<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="16684pt" height="684pt"
 viewBox="0.00 0.00 16684.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-680 16680,-680 16680,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 16656,-8 16656,-8 16662,-8 16668,-14 16668,-20 16668,-20 16668,-656 16668,-656 16668,-662 16662,-668 16656,-668 16656,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="8338" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="8338" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram system.mem_ctrls2.dram system.mem_ctrls3.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 16648,-16 16648,-16 16654,-16 16660,-22 16660,-28 16660,-28 16660,-610 16660,-610 16660,-616 16654,-622 16648,-622 16648,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="8338" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="8338" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu00</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu00.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu00.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu00.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu00.interrupts&#10;isa=system.cpu00.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu00.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu00.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu00.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M108,-24C108,-24 1018,-24 1018,-24 1024,-24 1030,-30 1030,-36 1030,-36 1030,-380 1030,-380 1030,-386 1024,-392 1018,-392 1018,-392 108,-392 108,-392 102,-392 96,-386 96,-380 96,-380 96,-36 96,-36 96,-30 102,-24 108,-24"/>
<text text-anchor="middle" x="563" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu00 </text>
<text text-anchor="middle" x="563" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu00_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu00.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu00.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M656,-147C656,-147 1010,-147 1010,-147 1016,-147 1022,-153 1022,-159 1022,-159 1022,-334 1022,-334 1022,-340 1016,-346 1010,-346 1010,-346 656,-346 656,-346 650,-346 644,-340 644,-334 644,-334 644,-159 644,-159 644,-153 650,-147 656,-147"/>
<text text-anchor="middle" x="833" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="833" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu00_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu00.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M664,-155C664,-155 817,-155 817,-155 823,-155 829,-161 829,-167 829,-167 829,-288 829,-288 829,-294 823,-300 817,-300 817,-300 664,-300 664,-300 658,-300 652,-294 652,-288 652,-288 652,-167 652,-167 652,-161 658,-155 664,-155"/>
<text text-anchor="middle" x="740.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="740.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu00_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu00.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M672,-163C672,-163 809,-163 809,-163 815,-163 821,-169 821,-175 821,-175 821,-242 821,-242 821,-248 815,-254 809,-254 809,-254 672,-254 672,-254 666,-254 660,-248 660,-242 660,-242 660,-175 660,-175 660,-169 666,-163 672,-163"/>
<text text-anchor="middle" x="740.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="740.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu00_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu00.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M849,-155C849,-155 1002,-155 1002,-155 1008,-155 1014,-161 1014,-167 1014,-167 1014,-288 1014,-288 1014,-294 1008,-300 1002,-300 1002,-300 849,-300 849,-300 843,-300 837,-294 837,-288 837,-288 837,-167 837,-167 837,-161 843,-155 849,-155"/>
<text text-anchor="middle" x="925.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="925.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu00_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu00.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M857,-163C857,-163 994,-163 994,-163 1000,-163 1006,-169 1006,-175 1006,-175 1006,-242 1006,-242 1006,-248 1000,-254 994,-254 994,-254 857,-254 857,-254 851,-254 845,-248 845,-242 845,-242 845,-175 845,-175 845,-169 851,-163 857,-163"/>
<text text-anchor="middle" x="925.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="925.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu00_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu00.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M116,-32C116,-32 286,-32 286,-32 292,-32 298,-38 298,-44 298,-44 298,-111 298,-111 298,-117 292,-123 286,-123 286,-123 116,-123 116,-123 110,-123 104,-117 104,-111 104,-111 104,-44 104,-44 104,-38 110,-32 116,-32"/>
<text text-anchor="middle" x="201" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="201" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu00_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu00.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M318,-32C318,-32 488,-32 488,-32 494,-32 500,-38 500,-44 500,-44 500,-111 500,-111 500,-117 494,-123 488,-123 488,-123 318,-123 318,-123 312,-123 306,-117 306,-111 306,-111 306,-44 306,-44 306,-38 312,-32 318,-32"/>
<text text-anchor="middle" x="403" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="403" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu00_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu00.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M531,-32C531,-32 701,-32 701,-32 707,-32 713,-38 713,-44 713,-44 713,-111 713,-111 713,-117 707,-123 701,-123 701,-123 531,-123 531,-123 525,-123 519,-117 519,-111 519,-111 519,-44 519,-44 519,-38 525,-32 531,-32"/>
<text text-anchor="middle" x="616" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="616" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu00_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu00.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M738,-32C738,-32 908,-32 908,-32 914,-32 920,-38 920,-44 920,-44 920,-111 920,-111 920,-117 914,-123 908,-123 908,-123 738,-123 738,-123 732,-123 726,-117 726,-111 726,-111 726,-44 726,-44 726,-38 732,-32 738,-32"/>
<text text-anchor="middle" x="823" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="823" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu00_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu00.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M334,-163C334,-163 624,-163 624,-163 630,-163 636,-169 636,-175 636,-175 636,-242 636,-242 636,-248 630,-254 624,-254 624,-254 334,-254 334,-254 328,-254 322,-248 322,-242 322,-242 322,-175 322,-175 322,-169 328,-163 334,-163"/>
<text text-anchor="middle" x="479" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="479" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu01</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu01.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu01.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu01.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu01.interrupts&#10;isa=system.cpu01.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu01.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu01.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu01.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1122,-24C1122,-24 2032,-24 2032,-24 2038,-24 2044,-30 2044,-36 2044,-36 2044,-380 2044,-380 2044,-386 2038,-392 2032,-392 2032,-392 1122,-392 1122,-392 1116,-392 1110,-386 1110,-380 1110,-380 1110,-36 1110,-36 1110,-30 1116,-24 1122,-24"/>
<text text-anchor="middle" x="1577" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu01 </text>
<text text-anchor="middle" x="1577" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu01_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu01.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu01.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1670,-147C1670,-147 2024,-147 2024,-147 2030,-147 2036,-153 2036,-159 2036,-159 2036,-334 2036,-334 2036,-340 2030,-346 2024,-346 2024,-346 1670,-346 1670,-346 1664,-346 1658,-340 1658,-334 1658,-334 1658,-159 1658,-159 1658,-153 1664,-147 1670,-147"/>
<text text-anchor="middle" x="1847" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1847" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu01_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu01.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1678,-155C1678,-155 1831,-155 1831,-155 1837,-155 1843,-161 1843,-167 1843,-167 1843,-288 1843,-288 1843,-294 1837,-300 1831,-300 1831,-300 1678,-300 1678,-300 1672,-300 1666,-294 1666,-288 1666,-288 1666,-167 1666,-167 1666,-161 1672,-155 1678,-155"/>
<text text-anchor="middle" x="1754.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1754.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu01_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu01.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1686,-163C1686,-163 1823,-163 1823,-163 1829,-163 1835,-169 1835,-175 1835,-175 1835,-242 1835,-242 1835,-248 1829,-254 1823,-254 1823,-254 1686,-254 1686,-254 1680,-254 1674,-248 1674,-242 1674,-242 1674,-175 1674,-175 1674,-169 1680,-163 1686,-163"/>
<text text-anchor="middle" x="1754.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1754.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu01_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu01.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1863,-155C1863,-155 2016,-155 2016,-155 2022,-155 2028,-161 2028,-167 2028,-167 2028,-288 2028,-288 2028,-294 2022,-300 2016,-300 2016,-300 1863,-300 1863,-300 1857,-300 1851,-294 1851,-288 1851,-288 1851,-167 1851,-167 1851,-161 1857,-155 1863,-155"/>
<text text-anchor="middle" x="1939.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1939.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu01_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu01.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1871,-163C1871,-163 2008,-163 2008,-163 2014,-163 2020,-169 2020,-175 2020,-175 2020,-242 2020,-242 2020,-248 2014,-254 2008,-254 2008,-254 1871,-254 1871,-254 1865,-254 1859,-248 1859,-242 1859,-242 1859,-175 1859,-175 1859,-169 1865,-163 1871,-163"/>
<text text-anchor="middle" x="1939.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1939.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu01_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu01.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1130,-32C1130,-32 1300,-32 1300,-32 1306,-32 1312,-38 1312,-44 1312,-44 1312,-111 1312,-111 1312,-117 1306,-123 1300,-123 1300,-123 1130,-123 1130,-123 1124,-123 1118,-117 1118,-111 1118,-111 1118,-44 1118,-44 1118,-38 1124,-32 1130,-32"/>
<text text-anchor="middle" x="1215" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1215" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu01_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu01.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1332,-32C1332,-32 1502,-32 1502,-32 1508,-32 1514,-38 1514,-44 1514,-44 1514,-111 1514,-111 1514,-117 1508,-123 1502,-123 1502,-123 1332,-123 1332,-123 1326,-123 1320,-117 1320,-111 1320,-111 1320,-44 1320,-44 1320,-38 1326,-32 1332,-32"/>
<text text-anchor="middle" x="1417" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1417" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu01_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu01.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1545,-32C1545,-32 1715,-32 1715,-32 1721,-32 1727,-38 1727,-44 1727,-44 1727,-111 1727,-111 1727,-117 1721,-123 1715,-123 1715,-123 1545,-123 1545,-123 1539,-123 1533,-117 1533,-111 1533,-111 1533,-44 1533,-44 1533,-38 1539,-32 1545,-32"/>
<text text-anchor="middle" x="1630" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1630" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu01_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu01.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1752,-32C1752,-32 1922,-32 1922,-32 1928,-32 1934,-38 1934,-44 1934,-44 1934,-111 1934,-111 1934,-117 1928,-123 1922,-123 1922,-123 1752,-123 1752,-123 1746,-123 1740,-117 1740,-111 1740,-111 1740,-44 1740,-44 1740,-38 1746,-32 1752,-32"/>
<text text-anchor="middle" x="1837" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1837" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu01_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu01.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1348,-163C1348,-163 1638,-163 1638,-163 1644,-163 1650,-169 1650,-175 1650,-175 1650,-242 1650,-242 1650,-248 1644,-254 1638,-254 1638,-254 1348,-254 1348,-254 1342,-254 1336,-248 1336,-242 1336,-242 1336,-175 1336,-175 1336,-169 1342,-163 1348,-163"/>
<text text-anchor="middle" x="1493" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1493" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu02</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu02.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu02.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu02.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu02.interrupts&#10;isa=system.cpu02.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu02.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu02.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu02.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2136,-24C2136,-24 3046,-24 3046,-24 3052,-24 3058,-30 3058,-36 3058,-36 3058,-380 3058,-380 3058,-386 3052,-392 3046,-392 3046,-392 2136,-392 2136,-392 2130,-392 2124,-386 2124,-380 2124,-380 2124,-36 2124,-36 2124,-30 2130,-24 2136,-24"/>
<text text-anchor="middle" x="2591" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu02 </text>
<text text-anchor="middle" x="2591" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu02_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu02.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu02.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2684,-147C2684,-147 3038,-147 3038,-147 3044,-147 3050,-153 3050,-159 3050,-159 3050,-334 3050,-334 3050,-340 3044,-346 3038,-346 3038,-346 2684,-346 2684,-346 2678,-346 2672,-340 2672,-334 2672,-334 2672,-159 2672,-159 2672,-153 2678,-147 2684,-147"/>
<text text-anchor="middle" x="2861" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2861" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu02_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu02.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2692,-155C2692,-155 2845,-155 2845,-155 2851,-155 2857,-161 2857,-167 2857,-167 2857,-288 2857,-288 2857,-294 2851,-300 2845,-300 2845,-300 2692,-300 2692,-300 2686,-300 2680,-294 2680,-288 2680,-288 2680,-167 2680,-167 2680,-161 2686,-155 2692,-155"/>
<text text-anchor="middle" x="2768.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2768.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu02_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu02.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2700,-163C2700,-163 2837,-163 2837,-163 2843,-163 2849,-169 2849,-175 2849,-175 2849,-242 2849,-242 2849,-248 2843,-254 2837,-254 2837,-254 2700,-254 2700,-254 2694,-254 2688,-248 2688,-242 2688,-242 2688,-175 2688,-175 2688,-169 2694,-163 2700,-163"/>
<text text-anchor="middle" x="2768.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2768.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu02_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu02.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2877,-155C2877,-155 3030,-155 3030,-155 3036,-155 3042,-161 3042,-167 3042,-167 3042,-288 3042,-288 3042,-294 3036,-300 3030,-300 3030,-300 2877,-300 2877,-300 2871,-300 2865,-294 2865,-288 2865,-288 2865,-167 2865,-167 2865,-161 2871,-155 2877,-155"/>
<text text-anchor="middle" x="2953.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2953.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu02_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu02.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2885,-163C2885,-163 3022,-163 3022,-163 3028,-163 3034,-169 3034,-175 3034,-175 3034,-242 3034,-242 3034,-248 3028,-254 3022,-254 3022,-254 2885,-254 2885,-254 2879,-254 2873,-248 2873,-242 2873,-242 2873,-175 2873,-175 2873,-169 2879,-163 2885,-163"/>
<text text-anchor="middle" x="2953.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2953.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu02_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu02.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2144,-32C2144,-32 2314,-32 2314,-32 2320,-32 2326,-38 2326,-44 2326,-44 2326,-111 2326,-111 2326,-117 2320,-123 2314,-123 2314,-123 2144,-123 2144,-123 2138,-123 2132,-117 2132,-111 2132,-111 2132,-44 2132,-44 2132,-38 2138,-32 2144,-32"/>
<text text-anchor="middle" x="2229" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2229" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu02_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu02.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2346,-32C2346,-32 2516,-32 2516,-32 2522,-32 2528,-38 2528,-44 2528,-44 2528,-111 2528,-111 2528,-117 2522,-123 2516,-123 2516,-123 2346,-123 2346,-123 2340,-123 2334,-117 2334,-111 2334,-111 2334,-44 2334,-44 2334,-38 2340,-32 2346,-32"/>
<text text-anchor="middle" x="2431" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2431" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu02_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu02.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2559,-32C2559,-32 2729,-32 2729,-32 2735,-32 2741,-38 2741,-44 2741,-44 2741,-111 2741,-111 2741,-117 2735,-123 2729,-123 2729,-123 2559,-123 2559,-123 2553,-123 2547,-117 2547,-111 2547,-111 2547,-44 2547,-44 2547,-38 2553,-32 2559,-32"/>
<text text-anchor="middle" x="2644" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2644" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu02_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu02.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2766,-32C2766,-32 2936,-32 2936,-32 2942,-32 2948,-38 2948,-44 2948,-44 2948,-111 2948,-111 2948,-117 2942,-123 2936,-123 2936,-123 2766,-123 2766,-123 2760,-123 2754,-117 2754,-111 2754,-111 2754,-44 2754,-44 2754,-38 2760,-32 2766,-32"/>
<text text-anchor="middle" x="2851" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2851" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu02_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu02.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2362,-163C2362,-163 2652,-163 2652,-163 2658,-163 2664,-169 2664,-175 2664,-175 2664,-242 2664,-242 2664,-248 2658,-254 2652,-254 2652,-254 2362,-254 2362,-254 2356,-254 2350,-248 2350,-242 2350,-242 2350,-175 2350,-175 2350,-169 2356,-163 2362,-163"/>
<text text-anchor="middle" x="2507" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2507" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu03</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu03.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu03.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu03.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu03.interrupts&#10;isa=system.cpu03.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu03.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu03.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu03.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3150,-24C3150,-24 4060,-24 4060,-24 4066,-24 4072,-30 4072,-36 4072,-36 4072,-380 4072,-380 4072,-386 4066,-392 4060,-392 4060,-392 3150,-392 3150,-392 3144,-392 3138,-386 3138,-380 3138,-380 3138,-36 3138,-36 3138,-30 3144,-24 3150,-24"/>
<text text-anchor="middle" x="3605" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu03 </text>
<text text-anchor="middle" x="3605" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu03_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu03.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu03.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3698,-147C3698,-147 4052,-147 4052,-147 4058,-147 4064,-153 4064,-159 4064,-159 4064,-334 4064,-334 4064,-340 4058,-346 4052,-346 4052,-346 3698,-346 3698,-346 3692,-346 3686,-340 3686,-334 3686,-334 3686,-159 3686,-159 3686,-153 3692,-147 3698,-147"/>
<text text-anchor="middle" x="3875" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3875" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu03_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu03.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3706,-155C3706,-155 3859,-155 3859,-155 3865,-155 3871,-161 3871,-167 3871,-167 3871,-288 3871,-288 3871,-294 3865,-300 3859,-300 3859,-300 3706,-300 3706,-300 3700,-300 3694,-294 3694,-288 3694,-288 3694,-167 3694,-167 3694,-161 3700,-155 3706,-155"/>
<text text-anchor="middle" x="3782.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3782.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu03_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu03.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3714,-163C3714,-163 3851,-163 3851,-163 3857,-163 3863,-169 3863,-175 3863,-175 3863,-242 3863,-242 3863,-248 3857,-254 3851,-254 3851,-254 3714,-254 3714,-254 3708,-254 3702,-248 3702,-242 3702,-242 3702,-175 3702,-175 3702,-169 3708,-163 3714,-163"/>
<text text-anchor="middle" x="3782.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3782.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu03_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu03.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3891,-155C3891,-155 4044,-155 4044,-155 4050,-155 4056,-161 4056,-167 4056,-167 4056,-288 4056,-288 4056,-294 4050,-300 4044,-300 4044,-300 3891,-300 3891,-300 3885,-300 3879,-294 3879,-288 3879,-288 3879,-167 3879,-167 3879,-161 3885,-155 3891,-155"/>
<text text-anchor="middle" x="3967.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3967.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu03_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu03.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3899,-163C3899,-163 4036,-163 4036,-163 4042,-163 4048,-169 4048,-175 4048,-175 4048,-242 4048,-242 4048,-248 4042,-254 4036,-254 4036,-254 3899,-254 3899,-254 3893,-254 3887,-248 3887,-242 3887,-242 3887,-175 3887,-175 3887,-169 3893,-163 3899,-163"/>
<text text-anchor="middle" x="3967.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3967.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu03_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu03.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3158,-32C3158,-32 3328,-32 3328,-32 3334,-32 3340,-38 3340,-44 3340,-44 3340,-111 3340,-111 3340,-117 3334,-123 3328,-123 3328,-123 3158,-123 3158,-123 3152,-123 3146,-117 3146,-111 3146,-111 3146,-44 3146,-44 3146,-38 3152,-32 3158,-32"/>
<text text-anchor="middle" x="3243" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3243" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu03_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu03.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3360,-32C3360,-32 3530,-32 3530,-32 3536,-32 3542,-38 3542,-44 3542,-44 3542,-111 3542,-111 3542,-117 3536,-123 3530,-123 3530,-123 3360,-123 3360,-123 3354,-123 3348,-117 3348,-111 3348,-111 3348,-44 3348,-44 3348,-38 3354,-32 3360,-32"/>
<text text-anchor="middle" x="3445" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3445" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu03_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu03.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3573,-32C3573,-32 3743,-32 3743,-32 3749,-32 3755,-38 3755,-44 3755,-44 3755,-111 3755,-111 3755,-117 3749,-123 3743,-123 3743,-123 3573,-123 3573,-123 3567,-123 3561,-117 3561,-111 3561,-111 3561,-44 3561,-44 3561,-38 3567,-32 3573,-32"/>
<text text-anchor="middle" x="3658" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3658" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu03_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu03.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3780,-32C3780,-32 3950,-32 3950,-32 3956,-32 3962,-38 3962,-44 3962,-44 3962,-111 3962,-111 3962,-117 3956,-123 3950,-123 3950,-123 3780,-123 3780,-123 3774,-123 3768,-117 3768,-111 3768,-111 3768,-44 3768,-44 3768,-38 3774,-32 3780,-32"/>
<text text-anchor="middle" x="3865" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3865" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu03_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu03.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3376,-163C3376,-163 3666,-163 3666,-163 3672,-163 3678,-169 3678,-175 3678,-175 3678,-242 3678,-242 3678,-248 3672,-254 3666,-254 3666,-254 3376,-254 3376,-254 3370,-254 3364,-248 3364,-242 3364,-242 3364,-175 3364,-175 3364,-169 3370,-163 3376,-163"/>
<text text-anchor="middle" x="3521" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3521" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_system_cpu04</title>
<g id="a_clust397"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu04.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu04.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu04.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu04.interrupts&#10;isa=system.cpu04.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu04.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu04.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu04.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4164,-24C4164,-24 5074,-24 5074,-24 5080,-24 5086,-30 5086,-36 5086,-36 5086,-380 5086,-380 5086,-386 5080,-392 5074,-392 5074,-392 4164,-392 4164,-392 4158,-392 4152,-386 4152,-380 4152,-380 4152,-36 4152,-36 4152,-30 4158,-24 4164,-24"/>
<text text-anchor="middle" x="4619" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu04 </text>
<text text-anchor="middle" x="4619" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu04_mmu</title>
<g id="a_clust398"><a xlink:title="dtb=system.cpu04.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu04.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4712,-147C4712,-147 5066,-147 5066,-147 5072,-147 5078,-153 5078,-159 5078,-159 5078,-334 5078,-334 5078,-340 5072,-346 5066,-346 5066,-346 4712,-346 4712,-346 4706,-346 4700,-340 4700,-334 4700,-334 4700,-159 4700,-159 4700,-153 4706,-147 4712,-147"/>
<text text-anchor="middle" x="4889" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4889" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_system_cpu04_mmu_itb</title>
<g id="a_clust399"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu04.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4720,-155C4720,-155 4873,-155 4873,-155 4879,-155 4885,-161 4885,-167 4885,-167 4885,-288 4885,-288 4885,-294 4879,-300 4873,-300 4873,-300 4720,-300 4720,-300 4714,-300 4708,-294 4708,-288 4708,-288 4708,-167 4708,-167 4708,-161 4714,-155 4720,-155"/>
<text text-anchor="middle" x="4796.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4796.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust400" class="cluster">
<title>cluster_system_cpu04_mmu_itb_walker</title>
<g id="a_clust400"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu04.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4728,-163C4728,-163 4865,-163 4865,-163 4871,-163 4877,-169 4877,-175 4877,-175 4877,-242 4877,-242 4877,-248 4871,-254 4865,-254 4865,-254 4728,-254 4728,-254 4722,-254 4716,-248 4716,-242 4716,-242 4716,-175 4716,-175 4716,-169 4722,-163 4728,-163"/>
<text text-anchor="middle" x="4796.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4796.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_system_cpu04_mmu_dtb</title>
<g id="a_clust402"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu04.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4905,-155C4905,-155 5058,-155 5058,-155 5064,-155 5070,-161 5070,-167 5070,-167 5070,-288 5070,-288 5070,-294 5064,-300 5058,-300 5058,-300 4905,-300 4905,-300 4899,-300 4893,-294 4893,-288 4893,-288 4893,-167 4893,-167 4893,-161 4899,-155 4905,-155"/>
<text text-anchor="middle" x="4981.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4981.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu04_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu04.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4913,-163C4913,-163 5050,-163 5050,-163 5056,-163 5062,-169 5062,-175 5062,-175 5062,-242 5062,-242 5062,-248 5056,-254 5050,-254 5050,-254 4913,-254 4913,-254 4907,-254 4901,-248 4901,-242 4901,-242 4901,-175 4901,-175 4901,-169 4907,-163 4913,-163"/>
<text text-anchor="middle" x="4981.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4981.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_system_cpu04_icache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu04.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4172,-32C4172,-32 4342,-32 4342,-32 4348,-32 4354,-38 4354,-44 4354,-44 4354,-111 4354,-111 4354,-117 4348,-123 4342,-123 4342,-123 4172,-123 4172,-123 4166,-123 4160,-117 4160,-111 4160,-111 4160,-44 4160,-44 4160,-38 4166,-32 4172,-32"/>
<text text-anchor="middle" x="4257" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4257" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_system_cpu04_dcache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu04.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4374,-32C4374,-32 4544,-32 4544,-32 4550,-32 4556,-38 4556,-44 4556,-44 4556,-111 4556,-111 4556,-117 4550,-123 4544,-123 4544,-123 4374,-123 4374,-123 4368,-123 4362,-117 4362,-111 4362,-111 4362,-44 4362,-44 4362,-38 4368,-32 4374,-32"/>
<text text-anchor="middle" x="4459" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4459" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_system_cpu04_itb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu04.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4587,-32C4587,-32 4757,-32 4757,-32 4763,-32 4769,-38 4769,-44 4769,-44 4769,-111 4769,-111 4769,-117 4763,-123 4757,-123 4757,-123 4587,-123 4587,-123 4581,-123 4575,-117 4575,-111 4575,-111 4575,-44 4575,-44 4575,-38 4581,-32 4587,-32"/>
<text text-anchor="middle" x="4672" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4672" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_system_cpu04_dtb_walker_cache</title>
<g id="a_clust487"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu04.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4794,-32C4794,-32 4964,-32 4964,-32 4970,-32 4976,-38 4976,-44 4976,-44 4976,-111 4976,-111 4976,-117 4970,-123 4964,-123 4964,-123 4794,-123 4794,-123 4788,-123 4782,-117 4782,-111 4782,-111 4782,-44 4782,-44 4782,-38 4788,-32 4794,-32"/>
<text text-anchor="middle" x="4879" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4879" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust493" class="cluster">
<title>cluster_system_cpu04_interrupts</title>
<g id="a_clust493"><a xlink:title="clk_domain=system.cpu04.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4390,-163C4390,-163 4680,-163 4680,-163 4686,-163 4692,-169 4692,-175 4692,-175 4692,-242 4692,-242 4692,-248 4686,-254 4680,-254 4680,-254 4390,-254 4390,-254 4384,-254 4378,-248 4378,-242 4378,-242 4378,-175 4378,-175 4378,-169 4384,-163 4390,-163"/>
<text text-anchor="middle" x="4535" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4535" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu05</title>
<g id="a_clust495"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu05.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu05.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu05.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu05.interrupts&#10;isa=system.cpu05.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu05.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu05.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu05.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5178,-24C5178,-24 6088,-24 6088,-24 6094,-24 6100,-30 6100,-36 6100,-36 6100,-380 6100,-380 6100,-386 6094,-392 6088,-392 6088,-392 5178,-392 5178,-392 5172,-392 5166,-386 5166,-380 5166,-380 5166,-36 5166,-36 5166,-30 5172,-24 5178,-24"/>
<text text-anchor="middle" x="5633" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu05 </text>
<text text-anchor="middle" x="5633" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust496" class="cluster">
<title>cluster_system_cpu05_mmu</title>
<g id="a_clust496"><a xlink:title="dtb=system.cpu05.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu05.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5726,-147C5726,-147 6080,-147 6080,-147 6086,-147 6092,-153 6092,-159 6092,-159 6092,-334 6092,-334 6092,-340 6086,-346 6080,-346 6080,-346 5726,-346 5726,-346 5720,-346 5714,-340 5714,-334 5714,-334 5714,-159 5714,-159 5714,-153 5720,-147 5726,-147"/>
<text text-anchor="middle" x="5903" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5903" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust497" class="cluster">
<title>cluster_system_cpu05_mmu_itb</title>
<g id="a_clust497"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu05.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5734,-155C5734,-155 5887,-155 5887,-155 5893,-155 5899,-161 5899,-167 5899,-167 5899,-288 5899,-288 5899,-294 5893,-300 5887,-300 5887,-300 5734,-300 5734,-300 5728,-300 5722,-294 5722,-288 5722,-288 5722,-167 5722,-167 5722,-161 5728,-155 5734,-155"/>
<text text-anchor="middle" x="5810.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5810.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_system_cpu05_mmu_itb_walker</title>
<g id="a_clust498"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu05.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5742,-163C5742,-163 5879,-163 5879,-163 5885,-163 5891,-169 5891,-175 5891,-175 5891,-242 5891,-242 5891,-248 5885,-254 5879,-254 5879,-254 5742,-254 5742,-254 5736,-254 5730,-248 5730,-242 5730,-242 5730,-175 5730,-175 5730,-169 5736,-163 5742,-163"/>
<text text-anchor="middle" x="5810.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5810.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu05_mmu_dtb</title>
<g id="a_clust500"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu05.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5919,-155C5919,-155 6072,-155 6072,-155 6078,-155 6084,-161 6084,-167 6084,-167 6084,-288 6084,-288 6084,-294 6078,-300 6072,-300 6072,-300 5919,-300 5919,-300 5913,-300 5907,-294 5907,-288 5907,-288 5907,-167 5907,-167 5907,-161 5913,-155 5919,-155"/>
<text text-anchor="middle" x="5995.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5995.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_cpu05_mmu_dtb_walker</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu05.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5927,-163C5927,-163 6064,-163 6064,-163 6070,-163 6076,-169 6076,-175 6076,-175 6076,-242 6076,-242 6076,-248 6070,-254 6064,-254 6064,-254 5927,-254 5927,-254 5921,-254 5915,-248 5915,-242 5915,-242 5915,-175 5915,-175 5915,-169 5921,-163 5927,-163"/>
<text text-anchor="middle" x="5995.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5995.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu05_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu05.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5186,-32C5186,-32 5356,-32 5356,-32 5362,-32 5368,-38 5368,-44 5368,-44 5368,-111 5368,-111 5368,-117 5362,-123 5356,-123 5356,-123 5186,-123 5186,-123 5180,-123 5174,-117 5174,-111 5174,-111 5174,-44 5174,-44 5174,-38 5180,-32 5186,-32"/>
<text text-anchor="middle" x="5271" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5271" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu05_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu05.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5388,-32C5388,-32 5558,-32 5558,-32 5564,-32 5570,-38 5570,-44 5570,-44 5570,-111 5570,-111 5570,-117 5564,-123 5558,-123 5558,-123 5388,-123 5388,-123 5382,-123 5376,-117 5376,-111 5376,-111 5376,-44 5376,-44 5376,-38 5382,-32 5388,-32"/>
<text text-anchor="middle" x="5473" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5473" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_system_cpu05_itb_walker_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu05.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5601,-32C5601,-32 5771,-32 5771,-32 5777,-32 5783,-38 5783,-44 5783,-44 5783,-111 5783,-111 5783,-117 5777,-123 5771,-123 5771,-123 5601,-123 5601,-123 5595,-123 5589,-117 5589,-111 5589,-111 5589,-44 5589,-44 5589,-38 5595,-32 5601,-32"/>
<text text-anchor="middle" x="5686" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5686" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu05_dtb_walker_cache</title>
<g id="a_clust585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu05.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5808,-32C5808,-32 5978,-32 5978,-32 5984,-32 5990,-38 5990,-44 5990,-44 5990,-111 5990,-111 5990,-117 5984,-123 5978,-123 5978,-123 5808,-123 5808,-123 5802,-123 5796,-117 5796,-111 5796,-111 5796,-44 5796,-44 5796,-38 5802,-32 5808,-32"/>
<text text-anchor="middle" x="5893" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5893" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust591" class="cluster">
<title>cluster_system_cpu05_interrupts</title>
<g id="a_clust591"><a xlink:title="clk_domain=system.cpu05.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5404,-163C5404,-163 5694,-163 5694,-163 5700,-163 5706,-169 5706,-175 5706,-175 5706,-242 5706,-242 5706,-248 5700,-254 5694,-254 5694,-254 5404,-254 5404,-254 5398,-254 5392,-248 5392,-242 5392,-242 5392,-175 5392,-175 5392,-169 5398,-163 5404,-163"/>
<text text-anchor="middle" x="5549" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5549" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust593" class="cluster">
<title>cluster_system_cpu06</title>
<g id="a_clust593"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu06.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu06.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu06.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu06.interrupts&#10;isa=system.cpu06.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu06.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu06.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu06.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6192,-24C6192,-24 7102,-24 7102,-24 7108,-24 7114,-30 7114,-36 7114,-36 7114,-380 7114,-380 7114,-386 7108,-392 7102,-392 7102,-392 6192,-392 6192,-392 6186,-392 6180,-386 6180,-380 6180,-380 6180,-36 6180,-36 6180,-30 6186,-24 6192,-24"/>
<text text-anchor="middle" x="6647" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu06 </text>
<text text-anchor="middle" x="6647" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust594" class="cluster">
<title>cluster_system_cpu06_mmu</title>
<g id="a_clust594"><a xlink:title="dtb=system.cpu06.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu06.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6740,-147C6740,-147 7094,-147 7094,-147 7100,-147 7106,-153 7106,-159 7106,-159 7106,-334 7106,-334 7106,-340 7100,-346 7094,-346 7094,-346 6740,-346 6740,-346 6734,-346 6728,-340 6728,-334 6728,-334 6728,-159 6728,-159 6728,-153 6734,-147 6740,-147"/>
<text text-anchor="middle" x="6917" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6917" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu06_mmu_itb</title>
<g id="a_clust595"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu06.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6748,-155C6748,-155 6901,-155 6901,-155 6907,-155 6913,-161 6913,-167 6913,-167 6913,-288 6913,-288 6913,-294 6907,-300 6901,-300 6901,-300 6748,-300 6748,-300 6742,-300 6736,-294 6736,-288 6736,-288 6736,-167 6736,-167 6736,-161 6742,-155 6748,-155"/>
<text text-anchor="middle" x="6824.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6824.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust596" class="cluster">
<title>cluster_system_cpu06_mmu_itb_walker</title>
<g id="a_clust596"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu06.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6756,-163C6756,-163 6893,-163 6893,-163 6899,-163 6905,-169 6905,-175 6905,-175 6905,-242 6905,-242 6905,-248 6899,-254 6893,-254 6893,-254 6756,-254 6756,-254 6750,-254 6744,-248 6744,-242 6744,-242 6744,-175 6744,-175 6744,-169 6750,-163 6756,-163"/>
<text text-anchor="middle" x="6824.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6824.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust598" class="cluster">
<title>cluster_system_cpu06_mmu_dtb</title>
<g id="a_clust598"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu06.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6933,-155C6933,-155 7086,-155 7086,-155 7092,-155 7098,-161 7098,-167 7098,-167 7098,-288 7098,-288 7098,-294 7092,-300 7086,-300 7086,-300 6933,-300 6933,-300 6927,-300 6921,-294 6921,-288 6921,-288 6921,-167 6921,-167 6921,-161 6927,-155 6933,-155"/>
<text text-anchor="middle" x="7009.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7009.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_system_cpu06_mmu_dtb_walker</title>
<g id="a_clust599"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu06.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6941,-163C6941,-163 7078,-163 7078,-163 7084,-163 7090,-169 7090,-175 7090,-175 7090,-242 7090,-242 7090,-248 7084,-254 7078,-254 7078,-254 6941,-254 6941,-254 6935,-254 6929,-248 6929,-242 6929,-242 6929,-175 6929,-175 6929,-169 6935,-163 6941,-163"/>
<text text-anchor="middle" x="7009.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7009.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu06_icache</title>
<g id="a_clust665"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu06.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6200,-32C6200,-32 6370,-32 6370,-32 6376,-32 6382,-38 6382,-44 6382,-44 6382,-111 6382,-111 6382,-117 6376,-123 6370,-123 6370,-123 6200,-123 6200,-123 6194,-123 6188,-117 6188,-111 6188,-111 6188,-44 6188,-44 6188,-38 6194,-32 6200,-32"/>
<text text-anchor="middle" x="6285" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6285" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_system_cpu06_dcache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu06.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6402,-32C6402,-32 6572,-32 6572,-32 6578,-32 6584,-38 6584,-44 6584,-44 6584,-111 6584,-111 6584,-117 6578,-123 6572,-123 6572,-123 6402,-123 6402,-123 6396,-123 6390,-117 6390,-111 6390,-111 6390,-44 6390,-44 6390,-38 6396,-32 6402,-32"/>
<text text-anchor="middle" x="6487" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6487" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu06_itb_walker_cache</title>
<g id="a_clust677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu06.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6615,-32C6615,-32 6785,-32 6785,-32 6791,-32 6797,-38 6797,-44 6797,-44 6797,-111 6797,-111 6797,-117 6791,-123 6785,-123 6785,-123 6615,-123 6615,-123 6609,-123 6603,-117 6603,-111 6603,-111 6603,-44 6603,-44 6603,-38 6609,-32 6615,-32"/>
<text text-anchor="middle" x="6700" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6700" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu06_dtb_walker_cache</title>
<g id="a_clust683"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu06.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6822,-32C6822,-32 6992,-32 6992,-32 6998,-32 7004,-38 7004,-44 7004,-44 7004,-111 7004,-111 7004,-117 6998,-123 6992,-123 6992,-123 6822,-123 6822,-123 6816,-123 6810,-117 6810,-111 6810,-111 6810,-44 6810,-44 6810,-38 6816,-32 6822,-32"/>
<text text-anchor="middle" x="6907" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6907" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu06_interrupts</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu06.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6418,-163C6418,-163 6708,-163 6708,-163 6714,-163 6720,-169 6720,-175 6720,-175 6720,-242 6720,-242 6720,-248 6714,-254 6708,-254 6708,-254 6418,-254 6418,-254 6412,-254 6406,-248 6406,-242 6406,-242 6406,-175 6406,-175 6406,-169 6412,-163 6418,-163"/>
<text text-anchor="middle" x="6563" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6563" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu07</title>
<g id="a_clust691"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu07.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu07.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu07.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu07.interrupts&#10;isa=system.cpu07.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu07.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu07.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu07.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7206,-24C7206,-24 8116,-24 8116,-24 8122,-24 8128,-30 8128,-36 8128,-36 8128,-380 8128,-380 8128,-386 8122,-392 8116,-392 8116,-392 7206,-392 7206,-392 7200,-392 7194,-386 7194,-380 7194,-380 7194,-36 7194,-36 7194,-30 7200,-24 7206,-24"/>
<text text-anchor="middle" x="7661" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu07 </text>
<text text-anchor="middle" x="7661" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust692" class="cluster">
<title>cluster_system_cpu07_mmu</title>
<g id="a_clust692"><a xlink:title="dtb=system.cpu07.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu07.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7754,-147C7754,-147 8108,-147 8108,-147 8114,-147 8120,-153 8120,-159 8120,-159 8120,-334 8120,-334 8120,-340 8114,-346 8108,-346 8108,-346 7754,-346 7754,-346 7748,-346 7742,-340 7742,-334 7742,-334 7742,-159 7742,-159 7742,-153 7748,-147 7754,-147"/>
<text text-anchor="middle" x="7931" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7931" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust693" class="cluster">
<title>cluster_system_cpu07_mmu_itb</title>
<g id="a_clust693"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu07.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7762,-155C7762,-155 7915,-155 7915,-155 7921,-155 7927,-161 7927,-167 7927,-167 7927,-288 7927,-288 7927,-294 7921,-300 7915,-300 7915,-300 7762,-300 7762,-300 7756,-300 7750,-294 7750,-288 7750,-288 7750,-167 7750,-167 7750,-161 7756,-155 7762,-155"/>
<text text-anchor="middle" x="7838.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7838.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_system_cpu07_mmu_itb_walker</title>
<g id="a_clust694"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu07.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7770,-163C7770,-163 7907,-163 7907,-163 7913,-163 7919,-169 7919,-175 7919,-175 7919,-242 7919,-242 7919,-248 7913,-254 7907,-254 7907,-254 7770,-254 7770,-254 7764,-254 7758,-248 7758,-242 7758,-242 7758,-175 7758,-175 7758,-169 7764,-163 7770,-163"/>
<text text-anchor="middle" x="7838.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7838.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust696" class="cluster">
<title>cluster_system_cpu07_mmu_dtb</title>
<g id="a_clust696"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu07.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7947,-155C7947,-155 8100,-155 8100,-155 8106,-155 8112,-161 8112,-167 8112,-167 8112,-288 8112,-288 8112,-294 8106,-300 8100,-300 8100,-300 7947,-300 7947,-300 7941,-300 7935,-294 7935,-288 7935,-288 7935,-167 7935,-167 7935,-161 7941,-155 7947,-155"/>
<text text-anchor="middle" x="8023.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="8023.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust697" class="cluster">
<title>cluster_system_cpu07_mmu_dtb_walker</title>
<g id="a_clust697"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu07.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7955,-163C7955,-163 8092,-163 8092,-163 8098,-163 8104,-169 8104,-175 8104,-175 8104,-242 8104,-242 8104,-248 8098,-254 8092,-254 8092,-254 7955,-254 7955,-254 7949,-254 7943,-248 7943,-242 7943,-242 7943,-175 7943,-175 7943,-169 7949,-163 7955,-163"/>
<text text-anchor="middle" x="8023.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8023.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu07_icache</title>
<g id="a_clust763"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu07.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7214,-32C7214,-32 7384,-32 7384,-32 7390,-32 7396,-38 7396,-44 7396,-44 7396,-111 7396,-111 7396,-117 7390,-123 7384,-123 7384,-123 7214,-123 7214,-123 7208,-123 7202,-117 7202,-111 7202,-111 7202,-44 7202,-44 7202,-38 7208,-32 7214,-32"/>
<text text-anchor="middle" x="7299" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7299" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust769" class="cluster">
<title>cluster_system_cpu07_dcache</title>
<g id="a_clust769"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu07.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7416,-32C7416,-32 7586,-32 7586,-32 7592,-32 7598,-38 7598,-44 7598,-44 7598,-111 7598,-111 7598,-117 7592,-123 7586,-123 7586,-123 7416,-123 7416,-123 7410,-123 7404,-117 7404,-111 7404,-111 7404,-44 7404,-44 7404,-38 7410,-32 7416,-32"/>
<text text-anchor="middle" x="7501" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7501" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust775" class="cluster">
<title>cluster_system_cpu07_itb_walker_cache</title>
<g id="a_clust775"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu07.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7629,-32C7629,-32 7799,-32 7799,-32 7805,-32 7811,-38 7811,-44 7811,-44 7811,-111 7811,-111 7811,-117 7805,-123 7799,-123 7799,-123 7629,-123 7629,-123 7623,-123 7617,-117 7617,-111 7617,-111 7617,-44 7617,-44 7617,-38 7623,-32 7629,-32"/>
<text text-anchor="middle" x="7714" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7714" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust781" class="cluster">
<title>cluster_system_cpu07_dtb_walker_cache</title>
<g id="a_clust781"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu07.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7836,-32C7836,-32 8006,-32 8006,-32 8012,-32 8018,-38 8018,-44 8018,-44 8018,-111 8018,-111 8018,-117 8012,-123 8006,-123 8006,-123 7836,-123 7836,-123 7830,-123 7824,-117 7824,-111 7824,-111 7824,-44 7824,-44 7824,-38 7830,-32 7836,-32"/>
<text text-anchor="middle" x="7921" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7921" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu07_interrupts</title>
<g id="a_clust787"><a xlink:title="clk_domain=system.cpu07.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7432,-163C7432,-163 7722,-163 7722,-163 7728,-163 7734,-169 7734,-175 7734,-175 7734,-242 7734,-242 7734,-248 7728,-254 7722,-254 7722,-254 7432,-254 7432,-254 7426,-254 7420,-248 7420,-242 7420,-242 7420,-175 7420,-175 7420,-169 7426,-163 7432,-163"/>
<text text-anchor="middle" x="7577" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7577" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust789" class="cluster">
<title>cluster_system_cpu08</title>
<g id="a_clust789"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu08.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=8&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu08.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu08.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu08.interrupts&#10;isa=system.cpu08.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu08.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu08.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu08.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M8220,-24C8220,-24 9130,-24 9130,-24 9136,-24 9142,-30 9142,-36 9142,-36 9142,-380 9142,-380 9142,-386 9136,-392 9130,-392 9130,-392 8220,-392 8220,-392 8214,-392 8208,-386 8208,-380 8208,-380 8208,-36 8208,-36 8208,-30 8214,-24 8220,-24"/>
<text text-anchor="middle" x="8675" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu08 </text>
<text text-anchor="middle" x="8675" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust790" class="cluster">
<title>cluster_system_cpu08_mmu</title>
<g id="a_clust790"><a xlink:title="dtb=system.cpu08.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu08.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M8768,-147C8768,-147 9122,-147 9122,-147 9128,-147 9134,-153 9134,-159 9134,-159 9134,-334 9134,-334 9134,-340 9128,-346 9122,-346 9122,-346 8768,-346 8768,-346 8762,-346 8756,-340 8756,-334 8756,-334 8756,-159 8756,-159 8756,-153 8762,-147 8768,-147"/>
<text text-anchor="middle" x="8945" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="8945" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust791" class="cluster">
<title>cluster_system_cpu08_mmu_itb</title>
<g id="a_clust791"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu08.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8776,-155C8776,-155 8929,-155 8929,-155 8935,-155 8941,-161 8941,-167 8941,-167 8941,-288 8941,-288 8941,-294 8935,-300 8929,-300 8929,-300 8776,-300 8776,-300 8770,-300 8764,-294 8764,-288 8764,-288 8764,-167 8764,-167 8764,-161 8770,-155 8776,-155"/>
<text text-anchor="middle" x="8852.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="8852.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust792" class="cluster">
<title>cluster_system_cpu08_mmu_itb_walker</title>
<g id="a_clust792"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu08.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M8784,-163C8784,-163 8921,-163 8921,-163 8927,-163 8933,-169 8933,-175 8933,-175 8933,-242 8933,-242 8933,-248 8927,-254 8921,-254 8921,-254 8784,-254 8784,-254 8778,-254 8772,-248 8772,-242 8772,-242 8772,-175 8772,-175 8772,-169 8778,-163 8784,-163"/>
<text text-anchor="middle" x="8852.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8852.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust794" class="cluster">
<title>cluster_system_cpu08_mmu_dtb</title>
<g id="a_clust794"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu08.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8961,-155C8961,-155 9114,-155 9114,-155 9120,-155 9126,-161 9126,-167 9126,-167 9126,-288 9126,-288 9126,-294 9120,-300 9114,-300 9114,-300 8961,-300 8961,-300 8955,-300 8949,-294 8949,-288 8949,-288 8949,-167 8949,-167 8949,-161 8955,-155 8961,-155"/>
<text text-anchor="middle" x="9037.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="9037.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust795" class="cluster">
<title>cluster_system_cpu08_mmu_dtb_walker</title>
<g id="a_clust795"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu08.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M8969,-163C8969,-163 9106,-163 9106,-163 9112,-163 9118,-169 9118,-175 9118,-175 9118,-242 9118,-242 9118,-248 9112,-254 9106,-254 9106,-254 8969,-254 8969,-254 8963,-254 8957,-248 8957,-242 8957,-242 8957,-175 8957,-175 8957,-169 8963,-163 8969,-163"/>
<text text-anchor="middle" x="9037.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9037.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust861" class="cluster">
<title>cluster_system_cpu08_icache</title>
<g id="a_clust861"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu08.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M8228,-32C8228,-32 8398,-32 8398,-32 8404,-32 8410,-38 8410,-44 8410,-44 8410,-111 8410,-111 8410,-117 8404,-123 8398,-123 8398,-123 8228,-123 8228,-123 8222,-123 8216,-117 8216,-111 8216,-111 8216,-44 8216,-44 8216,-38 8222,-32 8228,-32"/>
<text text-anchor="middle" x="8313" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="8313" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust867" class="cluster">
<title>cluster_system_cpu08_dcache</title>
<g id="a_clust867"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu08.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8430,-32C8430,-32 8600,-32 8600,-32 8606,-32 8612,-38 8612,-44 8612,-44 8612,-111 8612,-111 8612,-117 8606,-123 8600,-123 8600,-123 8430,-123 8430,-123 8424,-123 8418,-117 8418,-111 8418,-111 8418,-44 8418,-44 8418,-38 8424,-32 8430,-32"/>
<text text-anchor="middle" x="8515" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="8515" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust873" class="cluster">
<title>cluster_system_cpu08_itb_walker_cache</title>
<g id="a_clust873"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu08.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8643,-32C8643,-32 8813,-32 8813,-32 8819,-32 8825,-38 8825,-44 8825,-44 8825,-111 8825,-111 8825,-117 8819,-123 8813,-123 8813,-123 8643,-123 8643,-123 8637,-123 8631,-117 8631,-111 8631,-111 8631,-44 8631,-44 8631,-38 8637,-32 8643,-32"/>
<text text-anchor="middle" x="8728" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="8728" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust879" class="cluster">
<title>cluster_system_cpu08_dtb_walker_cache</title>
<g id="a_clust879"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu08.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8850,-32C8850,-32 9020,-32 9020,-32 9026,-32 9032,-38 9032,-44 9032,-44 9032,-111 9032,-111 9032,-117 9026,-123 9020,-123 9020,-123 8850,-123 8850,-123 8844,-123 8838,-117 8838,-111 8838,-111 8838,-44 8838,-44 8838,-38 8844,-32 8850,-32"/>
<text text-anchor="middle" x="8935" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="8935" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust885" class="cluster">
<title>cluster_system_cpu08_interrupts</title>
<g id="a_clust885"><a xlink:title="clk_domain=system.cpu08.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M8446,-163C8446,-163 8736,-163 8736,-163 8742,-163 8748,-169 8748,-175 8748,-175 8748,-242 8748,-242 8748,-248 8742,-254 8736,-254 8736,-254 8446,-254 8446,-254 8440,-254 8434,-248 8434,-242 8434,-242 8434,-175 8434,-175 8434,-169 8440,-163 8446,-163"/>
<text text-anchor="middle" x="8591" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="8591" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust887" class="cluster">
<title>cluster_system_cpu09</title>
<g id="a_clust887"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu09.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=9&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu09.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu09.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu09.interrupts&#10;isa=system.cpu09.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu09.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu09.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu09.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M9234,-24C9234,-24 10144,-24 10144,-24 10150,-24 10156,-30 10156,-36 10156,-36 10156,-380 10156,-380 10156,-386 10150,-392 10144,-392 10144,-392 9234,-392 9234,-392 9228,-392 9222,-386 9222,-380 9222,-380 9222,-36 9222,-36 9222,-30 9228,-24 9234,-24"/>
<text text-anchor="middle" x="9689" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu09 </text>
<text text-anchor="middle" x="9689" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust888" class="cluster">
<title>cluster_system_cpu09_mmu</title>
<g id="a_clust888"><a xlink:title="dtb=system.cpu09.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu09.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M9782,-147C9782,-147 10136,-147 10136,-147 10142,-147 10148,-153 10148,-159 10148,-159 10148,-334 10148,-334 10148,-340 10142,-346 10136,-346 10136,-346 9782,-346 9782,-346 9776,-346 9770,-340 9770,-334 9770,-334 9770,-159 9770,-159 9770,-153 9776,-147 9782,-147"/>
<text text-anchor="middle" x="9959" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="9959" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust889" class="cluster">
<title>cluster_system_cpu09_mmu_itb</title>
<g id="a_clust889"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu09.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9790,-155C9790,-155 9943,-155 9943,-155 9949,-155 9955,-161 9955,-167 9955,-167 9955,-288 9955,-288 9955,-294 9949,-300 9943,-300 9943,-300 9790,-300 9790,-300 9784,-300 9778,-294 9778,-288 9778,-288 9778,-167 9778,-167 9778,-161 9784,-155 9790,-155"/>
<text text-anchor="middle" x="9866.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="9866.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust890" class="cluster">
<title>cluster_system_cpu09_mmu_itb_walker</title>
<g id="a_clust890"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu09.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9798,-163C9798,-163 9935,-163 9935,-163 9941,-163 9947,-169 9947,-175 9947,-175 9947,-242 9947,-242 9947,-248 9941,-254 9935,-254 9935,-254 9798,-254 9798,-254 9792,-254 9786,-248 9786,-242 9786,-242 9786,-175 9786,-175 9786,-169 9792,-163 9798,-163"/>
<text text-anchor="middle" x="9866.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9866.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust892" class="cluster">
<title>cluster_system_cpu09_mmu_dtb</title>
<g id="a_clust892"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu09.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9975,-155C9975,-155 10128,-155 10128,-155 10134,-155 10140,-161 10140,-167 10140,-167 10140,-288 10140,-288 10140,-294 10134,-300 10128,-300 10128,-300 9975,-300 9975,-300 9969,-300 9963,-294 9963,-288 9963,-288 9963,-167 9963,-167 9963,-161 9969,-155 9975,-155"/>
<text text-anchor="middle" x="10051.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="10051.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust893" class="cluster">
<title>cluster_system_cpu09_mmu_dtb_walker</title>
<g id="a_clust893"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu09.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9983,-163C9983,-163 10120,-163 10120,-163 10126,-163 10132,-169 10132,-175 10132,-175 10132,-242 10132,-242 10132,-248 10126,-254 10120,-254 10120,-254 9983,-254 9983,-254 9977,-254 9971,-248 9971,-242 9971,-242 9971,-175 9971,-175 9971,-169 9977,-163 9983,-163"/>
<text text-anchor="middle" x="10051.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10051.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust959" class="cluster">
<title>cluster_system_cpu09_icache</title>
<g id="a_clust959"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu09.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M9242,-32C9242,-32 9412,-32 9412,-32 9418,-32 9424,-38 9424,-44 9424,-44 9424,-111 9424,-111 9424,-117 9418,-123 9412,-123 9412,-123 9242,-123 9242,-123 9236,-123 9230,-117 9230,-111 9230,-111 9230,-44 9230,-44 9230,-38 9236,-32 9242,-32"/>
<text text-anchor="middle" x="9327" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="9327" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust965" class="cluster">
<title>cluster_system_cpu09_dcache</title>
<g id="a_clust965"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu09.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9444,-32C9444,-32 9614,-32 9614,-32 9620,-32 9626,-38 9626,-44 9626,-44 9626,-111 9626,-111 9626,-117 9620,-123 9614,-123 9614,-123 9444,-123 9444,-123 9438,-123 9432,-117 9432,-111 9432,-111 9432,-44 9432,-44 9432,-38 9438,-32 9444,-32"/>
<text text-anchor="middle" x="9529" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="9529" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust971" class="cluster">
<title>cluster_system_cpu09_itb_walker_cache</title>
<g id="a_clust971"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu09.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9657,-32C9657,-32 9827,-32 9827,-32 9833,-32 9839,-38 9839,-44 9839,-44 9839,-111 9839,-111 9839,-117 9833,-123 9827,-123 9827,-123 9657,-123 9657,-123 9651,-123 9645,-117 9645,-111 9645,-111 9645,-44 9645,-44 9645,-38 9651,-32 9657,-32"/>
<text text-anchor="middle" x="9742" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="9742" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust977" class="cluster">
<title>cluster_system_cpu09_dtb_walker_cache</title>
<g id="a_clust977"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu09.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9864,-32C9864,-32 10034,-32 10034,-32 10040,-32 10046,-38 10046,-44 10046,-44 10046,-111 10046,-111 10046,-117 10040,-123 10034,-123 10034,-123 9864,-123 9864,-123 9858,-123 9852,-117 9852,-111 9852,-111 9852,-44 9852,-44 9852,-38 9858,-32 9864,-32"/>
<text text-anchor="middle" x="9949" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="9949" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust983" class="cluster">
<title>cluster_system_cpu09_interrupts</title>
<g id="a_clust983"><a xlink:title="clk_domain=system.cpu09.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M9460,-163C9460,-163 9750,-163 9750,-163 9756,-163 9762,-169 9762,-175 9762,-175 9762,-242 9762,-242 9762,-248 9756,-254 9750,-254 9750,-254 9460,-254 9460,-254 9454,-254 9448,-248 9448,-242 9448,-242 9448,-175 9448,-175 9448,-169 9454,-163 9460,-163"/>
<text text-anchor="middle" x="9605" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="9605" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust985" class="cluster">
<title>cluster_system_cpu10</title>
<g id="a_clust985"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu10.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=10&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu10.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu10.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu10.interrupts&#10;isa=system.cpu10.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu10.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu10.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu10.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M10248,-24C10248,-24 11158,-24 11158,-24 11164,-24 11170,-30 11170,-36 11170,-36 11170,-380 11170,-380 11170,-386 11164,-392 11158,-392 11158,-392 10248,-392 10248,-392 10242,-392 10236,-386 10236,-380 10236,-380 10236,-36 10236,-36 10236,-30 10242,-24 10248,-24"/>
<text text-anchor="middle" x="10703" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu10 </text>
<text text-anchor="middle" x="10703" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust986" class="cluster">
<title>cluster_system_cpu10_mmu</title>
<g id="a_clust986"><a xlink:title="dtb=system.cpu10.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu10.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M10796,-147C10796,-147 11150,-147 11150,-147 11156,-147 11162,-153 11162,-159 11162,-159 11162,-334 11162,-334 11162,-340 11156,-346 11150,-346 11150,-346 10796,-346 10796,-346 10790,-346 10784,-340 10784,-334 10784,-334 10784,-159 10784,-159 10784,-153 10790,-147 10796,-147"/>
<text text-anchor="middle" x="10973" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="10973" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust987" class="cluster">
<title>cluster_system_cpu10_mmu_itb</title>
<g id="a_clust987"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu10.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10804,-155C10804,-155 10957,-155 10957,-155 10963,-155 10969,-161 10969,-167 10969,-167 10969,-288 10969,-288 10969,-294 10963,-300 10957,-300 10957,-300 10804,-300 10804,-300 10798,-300 10792,-294 10792,-288 10792,-288 10792,-167 10792,-167 10792,-161 10798,-155 10804,-155"/>
<text text-anchor="middle" x="10880.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="10880.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust988" class="cluster">
<title>cluster_system_cpu10_mmu_itb_walker</title>
<g id="a_clust988"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu10.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10812,-163C10812,-163 10949,-163 10949,-163 10955,-163 10961,-169 10961,-175 10961,-175 10961,-242 10961,-242 10961,-248 10955,-254 10949,-254 10949,-254 10812,-254 10812,-254 10806,-254 10800,-248 10800,-242 10800,-242 10800,-175 10800,-175 10800,-169 10806,-163 10812,-163"/>
<text text-anchor="middle" x="10880.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10880.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust990" class="cluster">
<title>cluster_system_cpu10_mmu_dtb</title>
<g id="a_clust990"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu10.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10989,-155C10989,-155 11142,-155 11142,-155 11148,-155 11154,-161 11154,-167 11154,-167 11154,-288 11154,-288 11154,-294 11148,-300 11142,-300 11142,-300 10989,-300 10989,-300 10983,-300 10977,-294 10977,-288 10977,-288 10977,-167 10977,-167 10977,-161 10983,-155 10989,-155"/>
<text text-anchor="middle" x="11065.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="11065.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust991" class="cluster">
<title>cluster_system_cpu10_mmu_dtb_walker</title>
<g id="a_clust991"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu10.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10997,-163C10997,-163 11134,-163 11134,-163 11140,-163 11146,-169 11146,-175 11146,-175 11146,-242 11146,-242 11146,-248 11140,-254 11134,-254 11134,-254 10997,-254 10997,-254 10991,-254 10985,-248 10985,-242 10985,-242 10985,-175 10985,-175 10985,-169 10991,-163 10997,-163"/>
<text text-anchor="middle" x="11065.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11065.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1057" class="cluster">
<title>cluster_system_cpu10_icache</title>
<g id="a_clust1057"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu10.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M10256,-32C10256,-32 10426,-32 10426,-32 10432,-32 10438,-38 10438,-44 10438,-44 10438,-111 10438,-111 10438,-117 10432,-123 10426,-123 10426,-123 10256,-123 10256,-123 10250,-123 10244,-117 10244,-111 10244,-111 10244,-44 10244,-44 10244,-38 10250,-32 10256,-32"/>
<text text-anchor="middle" x="10341" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="10341" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1063" class="cluster">
<title>cluster_system_cpu10_dcache</title>
<g id="a_clust1063"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu10.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10458,-32C10458,-32 10628,-32 10628,-32 10634,-32 10640,-38 10640,-44 10640,-44 10640,-111 10640,-111 10640,-117 10634,-123 10628,-123 10628,-123 10458,-123 10458,-123 10452,-123 10446,-117 10446,-111 10446,-111 10446,-44 10446,-44 10446,-38 10452,-32 10458,-32"/>
<text text-anchor="middle" x="10543" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="10543" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1069" class="cluster">
<title>cluster_system_cpu10_itb_walker_cache</title>
<g id="a_clust1069"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu10.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10671,-32C10671,-32 10841,-32 10841,-32 10847,-32 10853,-38 10853,-44 10853,-44 10853,-111 10853,-111 10853,-117 10847,-123 10841,-123 10841,-123 10671,-123 10671,-123 10665,-123 10659,-117 10659,-111 10659,-111 10659,-44 10659,-44 10659,-38 10665,-32 10671,-32"/>
<text text-anchor="middle" x="10756" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="10756" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1075" class="cluster">
<title>cluster_system_cpu10_dtb_walker_cache</title>
<g id="a_clust1075"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu10.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10878,-32C10878,-32 11048,-32 11048,-32 11054,-32 11060,-38 11060,-44 11060,-44 11060,-111 11060,-111 11060,-117 11054,-123 11048,-123 11048,-123 10878,-123 10878,-123 10872,-123 10866,-117 10866,-111 10866,-111 10866,-44 10866,-44 10866,-38 10872,-32 10878,-32"/>
<text text-anchor="middle" x="10963" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="10963" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1081" class="cluster">
<title>cluster_system_cpu10_interrupts</title>
<g id="a_clust1081"><a xlink:title="clk_domain=system.cpu10.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M10474,-163C10474,-163 10764,-163 10764,-163 10770,-163 10776,-169 10776,-175 10776,-175 10776,-242 10776,-242 10776,-248 10770,-254 10764,-254 10764,-254 10474,-254 10474,-254 10468,-254 10462,-248 10462,-242 10462,-242 10462,-175 10462,-175 10462,-169 10468,-163 10474,-163"/>
<text text-anchor="middle" x="10619" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="10619" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1083" class="cluster">
<title>cluster_system_cpu11</title>
<g id="a_clust1083"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu11.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=11&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu11.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu11.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu11.interrupts&#10;isa=system.cpu11.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu11.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu11.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu11.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M11262,-24C11262,-24 12172,-24 12172,-24 12178,-24 12184,-30 12184,-36 12184,-36 12184,-380 12184,-380 12184,-386 12178,-392 12172,-392 12172,-392 11262,-392 11262,-392 11256,-392 11250,-386 11250,-380 11250,-380 11250,-36 11250,-36 11250,-30 11256,-24 11262,-24"/>
<text text-anchor="middle" x="11717" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu11 </text>
<text text-anchor="middle" x="11717" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1084" class="cluster">
<title>cluster_system_cpu11_mmu</title>
<g id="a_clust1084"><a xlink:title="dtb=system.cpu11.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu11.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M11810,-147C11810,-147 12164,-147 12164,-147 12170,-147 12176,-153 12176,-159 12176,-159 12176,-334 12176,-334 12176,-340 12170,-346 12164,-346 12164,-346 11810,-346 11810,-346 11804,-346 11798,-340 11798,-334 11798,-334 11798,-159 11798,-159 11798,-153 11804,-147 11810,-147"/>
<text text-anchor="middle" x="11987" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="11987" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1085" class="cluster">
<title>cluster_system_cpu11_mmu_itb</title>
<g id="a_clust1085"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu11.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11818,-155C11818,-155 11971,-155 11971,-155 11977,-155 11983,-161 11983,-167 11983,-167 11983,-288 11983,-288 11983,-294 11977,-300 11971,-300 11971,-300 11818,-300 11818,-300 11812,-300 11806,-294 11806,-288 11806,-288 11806,-167 11806,-167 11806,-161 11812,-155 11818,-155"/>
<text text-anchor="middle" x="11894.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="11894.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1086" class="cluster">
<title>cluster_system_cpu11_mmu_itb_walker</title>
<g id="a_clust1086"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu11.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M11826,-163C11826,-163 11963,-163 11963,-163 11969,-163 11975,-169 11975,-175 11975,-175 11975,-242 11975,-242 11975,-248 11969,-254 11963,-254 11963,-254 11826,-254 11826,-254 11820,-254 11814,-248 11814,-242 11814,-242 11814,-175 11814,-175 11814,-169 11820,-163 11826,-163"/>
<text text-anchor="middle" x="11894.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11894.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1088" class="cluster">
<title>cluster_system_cpu11_mmu_dtb</title>
<g id="a_clust1088"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu11.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M12003,-155C12003,-155 12156,-155 12156,-155 12162,-155 12168,-161 12168,-167 12168,-167 12168,-288 12168,-288 12168,-294 12162,-300 12156,-300 12156,-300 12003,-300 12003,-300 11997,-300 11991,-294 11991,-288 11991,-288 11991,-167 11991,-167 11991,-161 11997,-155 12003,-155"/>
<text text-anchor="middle" x="12079.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="12079.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1089" class="cluster">
<title>cluster_system_cpu11_mmu_dtb_walker</title>
<g id="a_clust1089"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu11.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M12011,-163C12011,-163 12148,-163 12148,-163 12154,-163 12160,-169 12160,-175 12160,-175 12160,-242 12160,-242 12160,-248 12154,-254 12148,-254 12148,-254 12011,-254 12011,-254 12005,-254 11999,-248 11999,-242 11999,-242 11999,-175 11999,-175 11999,-169 12005,-163 12011,-163"/>
<text text-anchor="middle" x="12079.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="12079.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1155" class="cluster">
<title>cluster_system_cpu11_icache</title>
<g id="a_clust1155"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu11.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M11270,-32C11270,-32 11440,-32 11440,-32 11446,-32 11452,-38 11452,-44 11452,-44 11452,-111 11452,-111 11452,-117 11446,-123 11440,-123 11440,-123 11270,-123 11270,-123 11264,-123 11258,-117 11258,-111 11258,-111 11258,-44 11258,-44 11258,-38 11264,-32 11270,-32"/>
<text text-anchor="middle" x="11355" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="11355" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1161" class="cluster">
<title>cluster_system_cpu11_dcache</title>
<g id="a_clust1161"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu11.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11472,-32C11472,-32 11642,-32 11642,-32 11648,-32 11654,-38 11654,-44 11654,-44 11654,-111 11654,-111 11654,-117 11648,-123 11642,-123 11642,-123 11472,-123 11472,-123 11466,-123 11460,-117 11460,-111 11460,-111 11460,-44 11460,-44 11460,-38 11466,-32 11472,-32"/>
<text text-anchor="middle" x="11557" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="11557" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1167" class="cluster">
<title>cluster_system_cpu11_itb_walker_cache</title>
<g id="a_clust1167"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu11.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11685,-32C11685,-32 11855,-32 11855,-32 11861,-32 11867,-38 11867,-44 11867,-44 11867,-111 11867,-111 11867,-117 11861,-123 11855,-123 11855,-123 11685,-123 11685,-123 11679,-123 11673,-117 11673,-111 11673,-111 11673,-44 11673,-44 11673,-38 11679,-32 11685,-32"/>
<text text-anchor="middle" x="11770" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="11770" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1173" class="cluster">
<title>cluster_system_cpu11_dtb_walker_cache</title>
<g id="a_clust1173"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu11.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11892,-32C11892,-32 12062,-32 12062,-32 12068,-32 12074,-38 12074,-44 12074,-44 12074,-111 12074,-111 12074,-117 12068,-123 12062,-123 12062,-123 11892,-123 11892,-123 11886,-123 11880,-117 11880,-111 11880,-111 11880,-44 11880,-44 11880,-38 11886,-32 11892,-32"/>
<text text-anchor="middle" x="11977" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="11977" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1179" class="cluster">
<title>cluster_system_cpu11_interrupts</title>
<g id="a_clust1179"><a xlink:title="clk_domain=system.cpu11.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M11488,-163C11488,-163 11778,-163 11778,-163 11784,-163 11790,-169 11790,-175 11790,-175 11790,-242 11790,-242 11790,-248 11784,-254 11778,-254 11778,-254 11488,-254 11488,-254 11482,-254 11476,-248 11476,-242 11476,-242 11476,-175 11476,-175 11476,-169 11482,-163 11488,-163"/>
<text text-anchor="middle" x="11633" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="11633" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1181" class="cluster">
<title>cluster_system_cpu12</title>
<g id="a_clust1181"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu12.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=12&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu12.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu12.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu12.interrupts&#10;isa=system.cpu12.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu12.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu12.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu12.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M12276,-24C12276,-24 13186,-24 13186,-24 13192,-24 13198,-30 13198,-36 13198,-36 13198,-380 13198,-380 13198,-386 13192,-392 13186,-392 13186,-392 12276,-392 12276,-392 12270,-392 12264,-386 12264,-380 12264,-380 12264,-36 12264,-36 12264,-30 12270,-24 12276,-24"/>
<text text-anchor="middle" x="12731" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu12 </text>
<text text-anchor="middle" x="12731" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1182" class="cluster">
<title>cluster_system_cpu12_mmu</title>
<g id="a_clust1182"><a xlink:title="dtb=system.cpu12.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu12.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M12824,-147C12824,-147 13178,-147 13178,-147 13184,-147 13190,-153 13190,-159 13190,-159 13190,-334 13190,-334 13190,-340 13184,-346 13178,-346 13178,-346 12824,-346 12824,-346 12818,-346 12812,-340 12812,-334 12812,-334 12812,-159 12812,-159 12812,-153 12818,-147 12824,-147"/>
<text text-anchor="middle" x="13001" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="13001" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1183" class="cluster">
<title>cluster_system_cpu12_mmu_itb</title>
<g id="a_clust1183"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu12.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M12832,-155C12832,-155 12985,-155 12985,-155 12991,-155 12997,-161 12997,-167 12997,-167 12997,-288 12997,-288 12997,-294 12991,-300 12985,-300 12985,-300 12832,-300 12832,-300 12826,-300 12820,-294 12820,-288 12820,-288 12820,-167 12820,-167 12820,-161 12826,-155 12832,-155"/>
<text text-anchor="middle" x="12908.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="12908.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1184" class="cluster">
<title>cluster_system_cpu12_mmu_itb_walker</title>
<g id="a_clust1184"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu12.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M12840,-163C12840,-163 12977,-163 12977,-163 12983,-163 12989,-169 12989,-175 12989,-175 12989,-242 12989,-242 12989,-248 12983,-254 12977,-254 12977,-254 12840,-254 12840,-254 12834,-254 12828,-248 12828,-242 12828,-242 12828,-175 12828,-175 12828,-169 12834,-163 12840,-163"/>
<text text-anchor="middle" x="12908.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="12908.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1186" class="cluster">
<title>cluster_system_cpu12_mmu_dtb</title>
<g id="a_clust1186"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu12.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M13017,-155C13017,-155 13170,-155 13170,-155 13176,-155 13182,-161 13182,-167 13182,-167 13182,-288 13182,-288 13182,-294 13176,-300 13170,-300 13170,-300 13017,-300 13017,-300 13011,-300 13005,-294 13005,-288 13005,-288 13005,-167 13005,-167 13005,-161 13011,-155 13017,-155"/>
<text text-anchor="middle" x="13093.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="13093.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1187" class="cluster">
<title>cluster_system_cpu12_mmu_dtb_walker</title>
<g id="a_clust1187"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu12.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M13025,-163C13025,-163 13162,-163 13162,-163 13168,-163 13174,-169 13174,-175 13174,-175 13174,-242 13174,-242 13174,-248 13168,-254 13162,-254 13162,-254 13025,-254 13025,-254 13019,-254 13013,-248 13013,-242 13013,-242 13013,-175 13013,-175 13013,-169 13019,-163 13025,-163"/>
<text text-anchor="middle" x="13093.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="13093.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1253" class="cluster">
<title>cluster_system_cpu12_icache</title>
<g id="a_clust1253"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu12.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M12284,-32C12284,-32 12454,-32 12454,-32 12460,-32 12466,-38 12466,-44 12466,-44 12466,-111 12466,-111 12466,-117 12460,-123 12454,-123 12454,-123 12284,-123 12284,-123 12278,-123 12272,-117 12272,-111 12272,-111 12272,-44 12272,-44 12272,-38 12278,-32 12284,-32"/>
<text text-anchor="middle" x="12369" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="12369" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1259" class="cluster">
<title>cluster_system_cpu12_dcache</title>
<g id="a_clust1259"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu12.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12486,-32C12486,-32 12656,-32 12656,-32 12662,-32 12668,-38 12668,-44 12668,-44 12668,-111 12668,-111 12668,-117 12662,-123 12656,-123 12656,-123 12486,-123 12486,-123 12480,-123 12474,-117 12474,-111 12474,-111 12474,-44 12474,-44 12474,-38 12480,-32 12486,-32"/>
<text text-anchor="middle" x="12571" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="12571" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1265" class="cluster">
<title>cluster_system_cpu12_itb_walker_cache</title>
<g id="a_clust1265"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu12.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12699,-32C12699,-32 12869,-32 12869,-32 12875,-32 12881,-38 12881,-44 12881,-44 12881,-111 12881,-111 12881,-117 12875,-123 12869,-123 12869,-123 12699,-123 12699,-123 12693,-123 12687,-117 12687,-111 12687,-111 12687,-44 12687,-44 12687,-38 12693,-32 12699,-32"/>
<text text-anchor="middle" x="12784" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="12784" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1271" class="cluster">
<title>cluster_system_cpu12_dtb_walker_cache</title>
<g id="a_clust1271"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu12.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12906,-32C12906,-32 13076,-32 13076,-32 13082,-32 13088,-38 13088,-44 13088,-44 13088,-111 13088,-111 13088,-117 13082,-123 13076,-123 13076,-123 12906,-123 12906,-123 12900,-123 12894,-117 12894,-111 12894,-111 12894,-44 12894,-44 12894,-38 12900,-32 12906,-32"/>
<text text-anchor="middle" x="12991" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="12991" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1277" class="cluster">
<title>cluster_system_cpu12_interrupts</title>
<g id="a_clust1277"><a xlink:title="clk_domain=system.cpu12.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M12502,-163C12502,-163 12792,-163 12792,-163 12798,-163 12804,-169 12804,-175 12804,-175 12804,-242 12804,-242 12804,-248 12798,-254 12792,-254 12792,-254 12502,-254 12502,-254 12496,-254 12490,-248 12490,-242 12490,-242 12490,-175 12490,-175 12490,-169 12496,-163 12502,-163"/>
<text text-anchor="middle" x="12647" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="12647" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1279" class="cluster">
<title>cluster_system_cpu13</title>
<g id="a_clust1279"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu13.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=13&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu13.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu13.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu13.interrupts&#10;isa=system.cpu13.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu13.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu13.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu13.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M13290,-24C13290,-24 14200,-24 14200,-24 14206,-24 14212,-30 14212,-36 14212,-36 14212,-380 14212,-380 14212,-386 14206,-392 14200,-392 14200,-392 13290,-392 13290,-392 13284,-392 13278,-386 13278,-380 13278,-380 13278,-36 13278,-36 13278,-30 13284,-24 13290,-24"/>
<text text-anchor="middle" x="13745" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu13 </text>
<text text-anchor="middle" x="13745" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1280" class="cluster">
<title>cluster_system_cpu13_mmu</title>
<g id="a_clust1280"><a xlink:title="dtb=system.cpu13.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu13.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M13838,-147C13838,-147 14192,-147 14192,-147 14198,-147 14204,-153 14204,-159 14204,-159 14204,-334 14204,-334 14204,-340 14198,-346 14192,-346 14192,-346 13838,-346 13838,-346 13832,-346 13826,-340 13826,-334 13826,-334 13826,-159 13826,-159 13826,-153 13832,-147 13838,-147"/>
<text text-anchor="middle" x="14015" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="14015" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1281" class="cluster">
<title>cluster_system_cpu13_mmu_itb</title>
<g id="a_clust1281"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu13.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M13846,-155C13846,-155 13999,-155 13999,-155 14005,-155 14011,-161 14011,-167 14011,-167 14011,-288 14011,-288 14011,-294 14005,-300 13999,-300 13999,-300 13846,-300 13846,-300 13840,-300 13834,-294 13834,-288 13834,-288 13834,-167 13834,-167 13834,-161 13840,-155 13846,-155"/>
<text text-anchor="middle" x="13922.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="13922.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1282" class="cluster">
<title>cluster_system_cpu13_mmu_itb_walker</title>
<g id="a_clust1282"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu13.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M13854,-163C13854,-163 13991,-163 13991,-163 13997,-163 14003,-169 14003,-175 14003,-175 14003,-242 14003,-242 14003,-248 13997,-254 13991,-254 13991,-254 13854,-254 13854,-254 13848,-254 13842,-248 13842,-242 13842,-242 13842,-175 13842,-175 13842,-169 13848,-163 13854,-163"/>
<text text-anchor="middle" x="13922.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="13922.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1284" class="cluster">
<title>cluster_system_cpu13_mmu_dtb</title>
<g id="a_clust1284"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu13.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M14031,-155C14031,-155 14184,-155 14184,-155 14190,-155 14196,-161 14196,-167 14196,-167 14196,-288 14196,-288 14196,-294 14190,-300 14184,-300 14184,-300 14031,-300 14031,-300 14025,-300 14019,-294 14019,-288 14019,-288 14019,-167 14019,-167 14019,-161 14025,-155 14031,-155"/>
<text text-anchor="middle" x="14107.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="14107.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1285" class="cluster">
<title>cluster_system_cpu13_mmu_dtb_walker</title>
<g id="a_clust1285"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu13.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M14039,-163C14039,-163 14176,-163 14176,-163 14182,-163 14188,-169 14188,-175 14188,-175 14188,-242 14188,-242 14188,-248 14182,-254 14176,-254 14176,-254 14039,-254 14039,-254 14033,-254 14027,-248 14027,-242 14027,-242 14027,-175 14027,-175 14027,-169 14033,-163 14039,-163"/>
<text text-anchor="middle" x="14107.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="14107.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1351" class="cluster">
<title>cluster_system_cpu13_icache</title>
<g id="a_clust1351"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu13.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M13298,-32C13298,-32 13468,-32 13468,-32 13474,-32 13480,-38 13480,-44 13480,-44 13480,-111 13480,-111 13480,-117 13474,-123 13468,-123 13468,-123 13298,-123 13298,-123 13292,-123 13286,-117 13286,-111 13286,-111 13286,-44 13286,-44 13286,-38 13292,-32 13298,-32"/>
<text text-anchor="middle" x="13383" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="13383" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1357" class="cluster">
<title>cluster_system_cpu13_dcache</title>
<g id="a_clust1357"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu13.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M13500,-32C13500,-32 13670,-32 13670,-32 13676,-32 13682,-38 13682,-44 13682,-44 13682,-111 13682,-111 13682,-117 13676,-123 13670,-123 13670,-123 13500,-123 13500,-123 13494,-123 13488,-117 13488,-111 13488,-111 13488,-44 13488,-44 13488,-38 13494,-32 13500,-32"/>
<text text-anchor="middle" x="13585" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="13585" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1363" class="cluster">
<title>cluster_system_cpu13_itb_walker_cache</title>
<g id="a_clust1363"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu13.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M13713,-32C13713,-32 13883,-32 13883,-32 13889,-32 13895,-38 13895,-44 13895,-44 13895,-111 13895,-111 13895,-117 13889,-123 13883,-123 13883,-123 13713,-123 13713,-123 13707,-123 13701,-117 13701,-111 13701,-111 13701,-44 13701,-44 13701,-38 13707,-32 13713,-32"/>
<text text-anchor="middle" x="13798" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="13798" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1369" class="cluster">
<title>cluster_system_cpu13_dtb_walker_cache</title>
<g id="a_clust1369"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu13.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M13920,-32C13920,-32 14090,-32 14090,-32 14096,-32 14102,-38 14102,-44 14102,-44 14102,-111 14102,-111 14102,-117 14096,-123 14090,-123 14090,-123 13920,-123 13920,-123 13914,-123 13908,-117 13908,-111 13908,-111 13908,-44 13908,-44 13908,-38 13914,-32 13920,-32"/>
<text text-anchor="middle" x="14005" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="14005" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1375" class="cluster">
<title>cluster_system_cpu13_interrupts</title>
<g id="a_clust1375"><a xlink:title="clk_domain=system.cpu13.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M13516,-163C13516,-163 13806,-163 13806,-163 13812,-163 13818,-169 13818,-175 13818,-175 13818,-242 13818,-242 13818,-248 13812,-254 13806,-254 13806,-254 13516,-254 13516,-254 13510,-254 13504,-248 13504,-242 13504,-242 13504,-175 13504,-175 13504,-169 13510,-163 13516,-163"/>
<text text-anchor="middle" x="13661" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="13661" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1377" class="cluster">
<title>cluster_system_cpu14</title>
<g id="a_clust1377"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu14.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=14&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu14.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu14.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu14.interrupts&#10;isa=system.cpu14.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu14.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu14.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu14.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M14304,-24C14304,-24 15214,-24 15214,-24 15220,-24 15226,-30 15226,-36 15226,-36 15226,-380 15226,-380 15226,-386 15220,-392 15214,-392 15214,-392 14304,-392 14304,-392 14298,-392 14292,-386 14292,-380 14292,-380 14292,-36 14292,-36 14292,-30 14298,-24 14304,-24"/>
<text text-anchor="middle" x="14759" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu14 </text>
<text text-anchor="middle" x="14759" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1378" class="cluster">
<title>cluster_system_cpu14_mmu</title>
<g id="a_clust1378"><a xlink:title="dtb=system.cpu14.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu14.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M14852,-147C14852,-147 15206,-147 15206,-147 15212,-147 15218,-153 15218,-159 15218,-159 15218,-334 15218,-334 15218,-340 15212,-346 15206,-346 15206,-346 14852,-346 14852,-346 14846,-346 14840,-340 14840,-334 14840,-334 14840,-159 14840,-159 14840,-153 14846,-147 14852,-147"/>
<text text-anchor="middle" x="15029" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="15029" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1379" class="cluster">
<title>cluster_system_cpu14_mmu_itb</title>
<g id="a_clust1379"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu14.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M14860,-155C14860,-155 15013,-155 15013,-155 15019,-155 15025,-161 15025,-167 15025,-167 15025,-288 15025,-288 15025,-294 15019,-300 15013,-300 15013,-300 14860,-300 14860,-300 14854,-300 14848,-294 14848,-288 14848,-288 14848,-167 14848,-167 14848,-161 14854,-155 14860,-155"/>
<text text-anchor="middle" x="14936.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="14936.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1380" class="cluster">
<title>cluster_system_cpu14_mmu_itb_walker</title>
<g id="a_clust1380"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu14.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M14868,-163C14868,-163 15005,-163 15005,-163 15011,-163 15017,-169 15017,-175 15017,-175 15017,-242 15017,-242 15017,-248 15011,-254 15005,-254 15005,-254 14868,-254 14868,-254 14862,-254 14856,-248 14856,-242 14856,-242 14856,-175 14856,-175 14856,-169 14862,-163 14868,-163"/>
<text text-anchor="middle" x="14936.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="14936.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1382" class="cluster">
<title>cluster_system_cpu14_mmu_dtb</title>
<g id="a_clust1382"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu14.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M15045,-155C15045,-155 15198,-155 15198,-155 15204,-155 15210,-161 15210,-167 15210,-167 15210,-288 15210,-288 15210,-294 15204,-300 15198,-300 15198,-300 15045,-300 15045,-300 15039,-300 15033,-294 15033,-288 15033,-288 15033,-167 15033,-167 15033,-161 15039,-155 15045,-155"/>
<text text-anchor="middle" x="15121.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="15121.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1383" class="cluster">
<title>cluster_system_cpu14_mmu_dtb_walker</title>
<g id="a_clust1383"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu14.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M15053,-163C15053,-163 15190,-163 15190,-163 15196,-163 15202,-169 15202,-175 15202,-175 15202,-242 15202,-242 15202,-248 15196,-254 15190,-254 15190,-254 15053,-254 15053,-254 15047,-254 15041,-248 15041,-242 15041,-242 15041,-175 15041,-175 15041,-169 15047,-163 15053,-163"/>
<text text-anchor="middle" x="15121.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="15121.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1449" class="cluster">
<title>cluster_system_cpu14_icache</title>
<g id="a_clust1449"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu14.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M14312,-32C14312,-32 14482,-32 14482,-32 14488,-32 14494,-38 14494,-44 14494,-44 14494,-111 14494,-111 14494,-117 14488,-123 14482,-123 14482,-123 14312,-123 14312,-123 14306,-123 14300,-117 14300,-111 14300,-111 14300,-44 14300,-44 14300,-38 14306,-32 14312,-32"/>
<text text-anchor="middle" x="14397" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="14397" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1455" class="cluster">
<title>cluster_system_cpu14_dcache</title>
<g id="a_clust1455"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu14.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M14514,-32C14514,-32 14684,-32 14684,-32 14690,-32 14696,-38 14696,-44 14696,-44 14696,-111 14696,-111 14696,-117 14690,-123 14684,-123 14684,-123 14514,-123 14514,-123 14508,-123 14502,-117 14502,-111 14502,-111 14502,-44 14502,-44 14502,-38 14508,-32 14514,-32"/>
<text text-anchor="middle" x="14599" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="14599" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1461" class="cluster">
<title>cluster_system_cpu14_itb_walker_cache</title>
<g id="a_clust1461"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu14.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M14727,-32C14727,-32 14897,-32 14897,-32 14903,-32 14909,-38 14909,-44 14909,-44 14909,-111 14909,-111 14909,-117 14903,-123 14897,-123 14897,-123 14727,-123 14727,-123 14721,-123 14715,-117 14715,-111 14715,-111 14715,-44 14715,-44 14715,-38 14721,-32 14727,-32"/>
<text text-anchor="middle" x="14812" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="14812" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1467" class="cluster">
<title>cluster_system_cpu14_dtb_walker_cache</title>
<g id="a_clust1467"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu14.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M14934,-32C14934,-32 15104,-32 15104,-32 15110,-32 15116,-38 15116,-44 15116,-44 15116,-111 15116,-111 15116,-117 15110,-123 15104,-123 15104,-123 14934,-123 14934,-123 14928,-123 14922,-117 14922,-111 14922,-111 14922,-44 14922,-44 14922,-38 14928,-32 14934,-32"/>
<text text-anchor="middle" x="15019" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="15019" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1473" class="cluster">
<title>cluster_system_cpu14_interrupts</title>
<g id="a_clust1473"><a xlink:title="clk_domain=system.cpu14.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M14530,-163C14530,-163 14820,-163 14820,-163 14826,-163 14832,-169 14832,-175 14832,-175 14832,-242 14832,-242 14832,-248 14826,-254 14820,-254 14820,-254 14530,-254 14530,-254 14524,-254 14518,-248 14518,-242 14518,-242 14518,-175 14518,-175 14518,-169 14524,-163 14530,-163"/>
<text text-anchor="middle" x="14675" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="14675" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1475" class="cluster">
<title>cluster_system_cpu15</title>
<g id="a_clust1475"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu15.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=15&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu15.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu15.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu15.interrupts&#10;isa=system.cpu15.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu15.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu15.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu15.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M15318,-24C15318,-24 16228,-24 16228,-24 16234,-24 16240,-30 16240,-36 16240,-36 16240,-380 16240,-380 16240,-386 16234,-392 16228,-392 16228,-392 15318,-392 15318,-392 15312,-392 15306,-386 15306,-380 15306,-380 15306,-36 15306,-36 15306,-30 15312,-24 15318,-24"/>
<text text-anchor="middle" x="15773" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu15 </text>
<text text-anchor="middle" x="15773" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1476" class="cluster">
<title>cluster_system_cpu15_mmu</title>
<g id="a_clust1476"><a xlink:title="dtb=system.cpu15.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu15.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M15866,-147C15866,-147 16220,-147 16220,-147 16226,-147 16232,-153 16232,-159 16232,-159 16232,-334 16232,-334 16232,-340 16226,-346 16220,-346 16220,-346 15866,-346 15866,-346 15860,-346 15854,-340 15854,-334 15854,-334 15854,-159 15854,-159 15854,-153 15860,-147 15866,-147"/>
<text text-anchor="middle" x="16043" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="16043" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1477" class="cluster">
<title>cluster_system_cpu15_mmu_itb</title>
<g id="a_clust1477"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu15.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M15874,-155C15874,-155 16027,-155 16027,-155 16033,-155 16039,-161 16039,-167 16039,-167 16039,-288 16039,-288 16039,-294 16033,-300 16027,-300 16027,-300 15874,-300 15874,-300 15868,-300 15862,-294 15862,-288 15862,-288 15862,-167 15862,-167 15862,-161 15868,-155 15874,-155"/>
<text text-anchor="middle" x="15950.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="15950.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1478" class="cluster">
<title>cluster_system_cpu15_mmu_itb_walker</title>
<g id="a_clust1478"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu15.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M15882,-163C15882,-163 16019,-163 16019,-163 16025,-163 16031,-169 16031,-175 16031,-175 16031,-242 16031,-242 16031,-248 16025,-254 16019,-254 16019,-254 15882,-254 15882,-254 15876,-254 15870,-248 15870,-242 15870,-242 15870,-175 15870,-175 15870,-169 15876,-163 15882,-163"/>
<text text-anchor="middle" x="15950.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="15950.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1480" class="cluster">
<title>cluster_system_cpu15_mmu_dtb</title>
<g id="a_clust1480"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu15.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M16059,-155C16059,-155 16212,-155 16212,-155 16218,-155 16224,-161 16224,-167 16224,-167 16224,-288 16224,-288 16224,-294 16218,-300 16212,-300 16212,-300 16059,-300 16059,-300 16053,-300 16047,-294 16047,-288 16047,-288 16047,-167 16047,-167 16047,-161 16053,-155 16059,-155"/>
<text text-anchor="middle" x="16135.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="16135.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1481" class="cluster">
<title>cluster_system_cpu15_mmu_dtb_walker</title>
<g id="a_clust1481"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu15.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M16067,-163C16067,-163 16204,-163 16204,-163 16210,-163 16216,-169 16216,-175 16216,-175 16216,-242 16216,-242 16216,-248 16210,-254 16204,-254 16204,-254 16067,-254 16067,-254 16061,-254 16055,-248 16055,-242 16055,-242 16055,-175 16055,-175 16055,-169 16061,-163 16067,-163"/>
<text text-anchor="middle" x="16135.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="16135.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1547" class="cluster">
<title>cluster_system_cpu15_icache</title>
<g id="a_clust1547"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu15.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M15326,-32C15326,-32 15496,-32 15496,-32 15502,-32 15508,-38 15508,-44 15508,-44 15508,-111 15508,-111 15508,-117 15502,-123 15496,-123 15496,-123 15326,-123 15326,-123 15320,-123 15314,-117 15314,-111 15314,-111 15314,-44 15314,-44 15314,-38 15320,-32 15326,-32"/>
<text text-anchor="middle" x="15411" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="15411" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1553" class="cluster">
<title>cluster_system_cpu15_dcache</title>
<g id="a_clust1553"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu15.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M15528,-32C15528,-32 15698,-32 15698,-32 15704,-32 15710,-38 15710,-44 15710,-44 15710,-111 15710,-111 15710,-117 15704,-123 15698,-123 15698,-123 15528,-123 15528,-123 15522,-123 15516,-117 15516,-111 15516,-111 15516,-44 15516,-44 15516,-38 15522,-32 15528,-32"/>
<text text-anchor="middle" x="15613" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="15613" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1559" class="cluster">
<title>cluster_system_cpu15_itb_walker_cache</title>
<g id="a_clust1559"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu15.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M15741,-32C15741,-32 15911,-32 15911,-32 15917,-32 15923,-38 15923,-44 15923,-44 15923,-111 15923,-111 15923,-117 15917,-123 15911,-123 15911,-123 15741,-123 15741,-123 15735,-123 15729,-117 15729,-111 15729,-111 15729,-44 15729,-44 15729,-38 15735,-32 15741,-32"/>
<text text-anchor="middle" x="15826" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="15826" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1565" class="cluster">
<title>cluster_system_cpu15_dtb_walker_cache</title>
<g id="a_clust1565"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu15.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M15948,-32C15948,-32 16118,-32 16118,-32 16124,-32 16130,-38 16130,-44 16130,-44 16130,-111 16130,-111 16130,-117 16124,-123 16118,-123 16118,-123 15948,-123 15948,-123 15942,-123 15936,-117 15936,-111 15936,-111 15936,-44 15936,-44 15936,-38 15942,-32 15948,-32"/>
<text text-anchor="middle" x="16033" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="16033" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1571" class="cluster">
<title>cluster_system_cpu15_interrupts</title>
<g id="a_clust1571"><a xlink:title="clk_domain=system.cpu15.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M15544,-163C15544,-163 15834,-163 15834,-163 15840,-163 15846,-169 15846,-175 15846,-175 15846,-242 15846,-242 15846,-248 15840,-254 15834,-254 15834,-254 15544,-254 15544,-254 15538,-254 15532,-248 15532,-242 15532,-242 15532,-175 15532,-175 15532,-169 15538,-163 15544,-163"/>
<text text-anchor="middle" x="15689" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="15689" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1577" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust1577"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M8113,-400C8113,-400 8365,-400 8365,-400 8371,-400 8377,-406 8377,-412 8377,-412 8377,-479 8377,-479 8377,-485 8371,-491 8365,-491 8365,-491 8113,-491 8113,-491 8107,-491 8101,-485 8101,-479 8101,-479 8101,-412 8101,-412 8101,-406 8107,-400 8113,-400"/>
<text text-anchor="middle" x="8239" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="8239" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust1580" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust1580"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M16260,-163C16260,-163 16331,-163 16331,-163 16337,-163 16343,-169 16343,-175 16343,-175 16343,-242 16343,-242 16343,-248 16337,-254 16331,-254 16331,-254 16260,-254 16260,-254 16254,-254 16248,-248 16248,-242 16248,-242 16248,-175 16248,-175 16248,-169 16254,-163 16260,-163"/>
<text text-anchor="middle" x="16295.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="16295.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust1584" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust1584"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M16363,-163C16363,-163 16434,-163 16434,-163 16440,-163 16446,-169 16446,-175 16446,-175 16446,-242 16446,-242 16446,-248 16440,-254 16434,-254 16434,-254 16363,-254 16363,-254 16357,-254 16351,-248 16351,-242 16351,-242 16351,-175 16351,-175 16351,-169 16357,-163 16363,-163"/>
<text text-anchor="middle" x="16398.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="16398.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust1588" class="cluster">
<title>cluster_system_mem_ctrls2</title>
<g id="a_clust1588"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls2.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls2.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M16466,-163C16466,-163 16537,-163 16537,-163 16543,-163 16549,-169 16549,-175 16549,-175 16549,-242 16549,-242 16549,-248 16543,-254 16537,-254 16537,-254 16466,-254 16466,-254 16460,-254 16454,-248 16454,-242 16454,-242 16454,-175 16454,-175 16454,-169 16460,-163 16466,-163"/>
<text text-anchor="middle" x="16501.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls2 </text>
<text text-anchor="middle" x="16501.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust1592" class="cluster">
<title>cluster_system_mem_ctrls3</title>
<g id="a_clust1592"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls3.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls3.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M16569,-163C16569,-163 16640,-163 16640,-163 16646,-163 16652,-169 16652,-175 16652,-175 16652,-242 16652,-242 16652,-248 16646,-254 16640,-254 16640,-254 16569,-254 16569,-254 16563,-254 16557,-248 16557,-242 16557,-242 16557,-175 16557,-175 16557,-169 16563,-163 16569,-163"/>
<text text-anchor="middle" x="16604.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls3 </text>
<text text-anchor="middle" x="16604.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M8131,-539.5C8131,-539.5 8203,-539.5 8203,-539.5 8209,-539.5 8215,-545.5 8215,-551.5 8215,-551.5 8215,-563.5 8215,-563.5 8215,-569.5 8209,-575.5 8203,-575.5 8203,-575.5 8131,-575.5 8131,-575.5 8125,-575.5 8119,-569.5 8119,-563.5 8119,-563.5 8119,-551.5 8119,-551.5 8119,-545.5 8125,-539.5 8131,-539.5"/>
<text text-anchor="middle" x="8167" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node242" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M8121,-408.5C8121,-408.5 8213,-408.5 8213,-408.5 8219,-408.5 8225,-414.5 8225,-420.5 8225,-420.5 8225,-432.5 8225,-432.5 8225,-438.5 8219,-444.5 8213,-444.5 8213,-444.5 8121,-444.5 8121,-444.5 8115,-444.5 8109,-438.5 8109,-432.5 8109,-432.5 8109,-420.5 8109,-420.5 8109,-414.5 8115,-408.5 8121,-408.5"/>
<text text-anchor="middle" x="8167" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M8167,-539.285C8167,-517.3856 8167,-480.3861 8167,-454.7663"/>
<polygon fill="#000000" stroke="#000000" points="8170.5001,-454.5603 8167,-444.5603 8163.5001,-454.5603 8170.5001,-454.5603"/>
</g>
<!-- system_cpu00_icache_port -->
<g id="node2" class="node">
<title>system_cpu00_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M116,-171.5C116,-171.5 184,-171.5 184,-171.5 190,-171.5 196,-177.5 196,-183.5 196,-183.5 196,-195.5 196,-195.5 196,-201.5 190,-207.5 184,-207.5 184,-207.5 116,-207.5 116,-207.5 110,-207.5 104,-201.5 104,-195.5 104,-195.5 104,-183.5 104,-183.5 104,-177.5 110,-171.5 116,-171.5"/>
<text text-anchor="middle" x="150" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu00_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu00_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M226,-40.5C226,-40.5 278,-40.5 278,-40.5 284,-40.5 290,-46.5 290,-52.5 290,-52.5 290,-64.5 290,-64.5 290,-70.5 284,-76.5 278,-76.5 278,-76.5 226,-76.5 226,-76.5 220,-76.5 214,-70.5 214,-64.5 214,-64.5 214,-52.5 214,-52.5 214,-46.5 220,-40.5 226,-40.5"/>
<text text-anchor="middle" x="252" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_icache_port&#45;&gt;system_cpu00_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu00_icache_port&#45;&gt;system_cpu00_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M165.4801,-171.3982C176.673,-158.1627 192.0417,-139.6837 205,-123 214.6432,-110.5845 224.9708,-96.5044 233.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="236.3488,-86.6821 239.3226,-76.5132 230.6564,-82.6081 236.3488,-86.6821"/>
</g>
<!-- system_cpu00_dcache_port -->
<g id="node3" class="node">
<title>system_cpu00_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M226,-171.5C226,-171.5 300,-171.5 300,-171.5 306,-171.5 312,-177.5 312,-183.5 312,-183.5 312,-195.5 312,-195.5 312,-201.5 306,-207.5 300,-207.5 300,-207.5 226,-207.5 226,-207.5 220,-207.5 214,-201.5 214,-195.5 214,-195.5 214,-183.5 214,-183.5 214,-177.5 220,-171.5 226,-171.5"/>
<text text-anchor="middle" x="263" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu00_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu00_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M428,-40.5C428,-40.5 480,-40.5 480,-40.5 486,-40.5 492,-46.5 492,-52.5 492,-52.5 492,-64.5 492,-64.5 492,-70.5 486,-76.5 480,-76.5 480,-76.5 428,-76.5 428,-76.5 422,-76.5 416,-70.5 416,-64.5 416,-64.5 416,-52.5 416,-52.5 416,-46.5 422,-40.5 428,-40.5"/>
<text text-anchor="middle" x="454" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_dcache_port&#45;&gt;system_cpu00_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu00_dcache_port&#45;&gt;system_cpu00_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M282.3438,-171.4969C292.348,-163.0156 305.1368,-153.3834 318,-147 354.6982,-128.7885 373.2391,-146.2082 407,-123 420.8228,-113.4978 432.0828,-98.5584 440.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="443.1647,-87.1631 445.1475,-76.7554 437.1072,-83.6549 443.1647,-87.1631"/>
</g>
<!-- system_cpu00_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu00_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M680,-171.5C680,-171.5 710,-171.5 710,-171.5 716,-171.5 722,-177.5 722,-183.5 722,-183.5 722,-195.5 722,-195.5 722,-201.5 716,-207.5 710,-207.5 710,-207.5 680,-207.5 680,-207.5 674,-207.5 668,-201.5 668,-195.5 668,-195.5 668,-183.5 668,-183.5 668,-177.5 674,-171.5 680,-171.5"/>
<text text-anchor="middle" x="695" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu00_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu00_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M641,-40.5C641,-40.5 693,-40.5 693,-40.5 699,-40.5 705,-46.5 705,-52.5 705,-52.5 705,-64.5 705,-64.5 705,-70.5 699,-76.5 693,-76.5 693,-76.5 641,-76.5 641,-76.5 635,-76.5 629,-70.5 629,-64.5 629,-64.5 629,-52.5 629,-52.5 629,-46.5 635,-40.5 641,-40.5"/>
<text text-anchor="middle" x="667" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_mmu_itb_walker_port&#45;&gt;system_cpu00_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu00_mmu_itb_walker_port&#45;&gt;system_cpu00_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M691.1067,-171.285C686.405,-149.2878 678.447,-112.0554 672.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="676.3732,-85.6078 670.8602,-76.5603 669.5278,-87.071 676.3732,-85.6078"/>
</g>
<!-- system_cpu00_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu00_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M865,-171.5C865,-171.5 895,-171.5 895,-171.5 901,-171.5 907,-177.5 907,-183.5 907,-183.5 907,-195.5 907,-195.5 907,-201.5 901,-207.5 895,-207.5 895,-207.5 865,-207.5 865,-207.5 859,-207.5 853,-201.5 853,-195.5 853,-195.5 853,-183.5 853,-183.5 853,-177.5 859,-171.5 865,-171.5"/>
<text text-anchor="middle" x="880" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu00_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu00_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M848,-40.5C848,-40.5 900,-40.5 900,-40.5 906,-40.5 912,-46.5 912,-52.5 912,-52.5 912,-64.5 912,-64.5 912,-70.5 906,-76.5 900,-76.5 900,-76.5 848,-76.5 848,-76.5 842,-76.5 836,-70.5 836,-64.5 836,-64.5 836,-52.5 836,-52.5 836,-46.5 842,-40.5 848,-40.5"/>
<text text-anchor="middle" x="874" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_mmu_dtb_walker_port&#45;&gt;system_cpu00_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu00_mmu_dtb_walker_port&#45;&gt;system_cpu00_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M879.1657,-171.285C878.1627,-149.3856 876.4681,-112.3861 875.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="878.7812,-86.3896 874.8272,-76.5603 871.7885,-86.71 878.7812,-86.3896"/>
</g>
<!-- system_cpu00_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu00_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M124,-40.5C124,-40.5 184,-40.5 184,-40.5 190,-40.5 196,-46.5 196,-52.5 196,-52.5 196,-64.5 196,-64.5 196,-70.5 190,-76.5 184,-76.5 184,-76.5 124,-76.5 124,-76.5 118,-76.5 112,-70.5 112,-64.5 112,-64.5 112,-52.5 112,-52.5 112,-46.5 118,-40.5 124,-40.5"/>
<text text-anchor="middle" x="154" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu00_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M326,-40.5C326,-40.5 386,-40.5 386,-40.5 392,-40.5 398,-46.5 398,-52.5 398,-52.5 398,-64.5 398,-64.5 398,-70.5 392,-76.5 386,-76.5 386,-76.5 326,-76.5 326,-76.5 320,-76.5 314,-70.5 314,-64.5 314,-64.5 314,-52.5 314,-52.5 314,-46.5 320,-40.5 326,-40.5"/>
<text text-anchor="middle" x="356" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu00_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M539,-40.5C539,-40.5 599,-40.5 599,-40.5 605,-40.5 611,-46.5 611,-52.5 611,-52.5 611,-64.5 611,-64.5 611,-70.5 605,-76.5 599,-76.5 599,-76.5 539,-76.5 539,-76.5 533,-76.5 527,-70.5 527,-64.5 527,-64.5 527,-52.5 527,-52.5 527,-46.5 533,-40.5 539,-40.5"/>
<text text-anchor="middle" x="569" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu00_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M746,-40.5C746,-40.5 806,-40.5 806,-40.5 812,-40.5 818,-46.5 818,-52.5 818,-52.5 818,-64.5 818,-64.5 818,-70.5 812,-76.5 806,-76.5 806,-76.5 746,-76.5 746,-76.5 740,-76.5 734,-70.5 734,-64.5 734,-64.5 734,-52.5 734,-52.5 734,-46.5 740,-40.5 746,-40.5"/>
<text text-anchor="middle" x="776" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu00_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M342.5,-171.5C342.5,-171.5 419.5,-171.5 419.5,-171.5 425.5,-171.5 431.5,-177.5 431.5,-183.5 431.5,-183.5 431.5,-195.5 431.5,-195.5 431.5,-201.5 425.5,-207.5 419.5,-207.5 419.5,-207.5 342.5,-207.5 342.5,-207.5 336.5,-207.5 330.5,-201.5 330.5,-195.5 330.5,-195.5 330.5,-183.5 330.5,-183.5 330.5,-177.5 336.5,-171.5 342.5,-171.5"/>
<text text-anchor="middle" x="381" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu00_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu00_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M534,-171.5C534,-171.5 616,-171.5 616,-171.5 622,-171.5 628,-177.5 628,-183.5 628,-183.5 628,-195.5 628,-195.5 628,-201.5 622,-207.5 616,-207.5 616,-207.5 534,-207.5 534,-207.5 528,-207.5 522,-201.5 522,-195.5 522,-195.5 522,-183.5 522,-183.5 522,-177.5 528,-171.5 534,-171.5"/>
<text text-anchor="middle" x="575" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu00_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu00_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M462,-171.5C462,-171.5 492,-171.5 492,-171.5 498,-171.5 504,-177.5 504,-183.5 504,-183.5 504,-195.5 504,-195.5 504,-201.5 498,-207.5 492,-207.5 492,-207.5 462,-207.5 462,-207.5 456,-207.5 450,-201.5 450,-195.5 450,-195.5 450,-183.5 450,-183.5 450,-177.5 456,-171.5 462,-171.5"/>
<text text-anchor="middle" x="477" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu01_icache_port -->
<g id="node17" class="node">
<title>system_cpu01_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1130,-171.5C1130,-171.5 1198,-171.5 1198,-171.5 1204,-171.5 1210,-177.5 1210,-183.5 1210,-183.5 1210,-195.5 1210,-195.5 1210,-201.5 1204,-207.5 1198,-207.5 1198,-207.5 1130,-207.5 1130,-207.5 1124,-207.5 1118,-201.5 1118,-195.5 1118,-195.5 1118,-183.5 1118,-183.5 1118,-177.5 1124,-171.5 1130,-171.5"/>
<text text-anchor="middle" x="1164" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu01_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu01_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1240,-40.5C1240,-40.5 1292,-40.5 1292,-40.5 1298,-40.5 1304,-46.5 1304,-52.5 1304,-52.5 1304,-64.5 1304,-64.5 1304,-70.5 1298,-76.5 1292,-76.5 1292,-76.5 1240,-76.5 1240,-76.5 1234,-76.5 1228,-70.5 1228,-64.5 1228,-64.5 1228,-52.5 1228,-52.5 1228,-46.5 1234,-40.5 1240,-40.5"/>
<text text-anchor="middle" x="1266" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_icache_port&#45;&gt;system_cpu01_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu01_icache_port&#45;&gt;system_cpu01_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1179.4801,-171.3982C1190.673,-158.1627 1206.0417,-139.6837 1219,-123 1228.6432,-110.5845 1238.9708,-96.5044 1247.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="1250.3488,-86.6821 1253.3226,-76.5132 1244.6564,-82.6081 1250.3488,-86.6821"/>
</g>
<!-- system_cpu01_dcache_port -->
<g id="node18" class="node">
<title>system_cpu01_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1240,-171.5C1240,-171.5 1314,-171.5 1314,-171.5 1320,-171.5 1326,-177.5 1326,-183.5 1326,-183.5 1326,-195.5 1326,-195.5 1326,-201.5 1320,-207.5 1314,-207.5 1314,-207.5 1240,-207.5 1240,-207.5 1234,-207.5 1228,-201.5 1228,-195.5 1228,-195.5 1228,-183.5 1228,-183.5 1228,-177.5 1234,-171.5 1240,-171.5"/>
<text text-anchor="middle" x="1277" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu01_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu01_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1442,-40.5C1442,-40.5 1494,-40.5 1494,-40.5 1500,-40.5 1506,-46.5 1506,-52.5 1506,-52.5 1506,-64.5 1506,-64.5 1506,-70.5 1500,-76.5 1494,-76.5 1494,-76.5 1442,-76.5 1442,-76.5 1436,-76.5 1430,-70.5 1430,-64.5 1430,-64.5 1430,-52.5 1430,-52.5 1430,-46.5 1436,-40.5 1442,-40.5"/>
<text text-anchor="middle" x="1468" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_dcache_port&#45;&gt;system_cpu01_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu01_dcache_port&#45;&gt;system_cpu01_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1296.3438,-171.4969C1306.348,-163.0156 1319.1368,-153.3834 1332,-147 1368.6982,-128.7885 1387.2391,-146.2082 1421,-123 1434.8228,-113.4978 1446.0828,-98.5584 1454.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="1457.1647,-87.1631 1459.1475,-76.7554 1451.1072,-83.6549 1457.1647,-87.1631"/>
</g>
<!-- system_cpu01_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu01_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1694,-171.5C1694,-171.5 1724,-171.5 1724,-171.5 1730,-171.5 1736,-177.5 1736,-183.5 1736,-183.5 1736,-195.5 1736,-195.5 1736,-201.5 1730,-207.5 1724,-207.5 1724,-207.5 1694,-207.5 1694,-207.5 1688,-207.5 1682,-201.5 1682,-195.5 1682,-195.5 1682,-183.5 1682,-183.5 1682,-177.5 1688,-171.5 1694,-171.5"/>
<text text-anchor="middle" x="1709" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu01_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu01_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1655,-40.5C1655,-40.5 1707,-40.5 1707,-40.5 1713,-40.5 1719,-46.5 1719,-52.5 1719,-52.5 1719,-64.5 1719,-64.5 1719,-70.5 1713,-76.5 1707,-76.5 1707,-76.5 1655,-76.5 1655,-76.5 1649,-76.5 1643,-70.5 1643,-64.5 1643,-64.5 1643,-52.5 1643,-52.5 1643,-46.5 1649,-40.5 1655,-40.5"/>
<text text-anchor="middle" x="1681" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_mmu_itb_walker_port&#45;&gt;system_cpu01_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu01_mmu_itb_walker_port&#45;&gt;system_cpu01_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1705.1067,-171.285C1700.405,-149.2878 1692.447,-112.0554 1686.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1690.3732,-85.6078 1684.8602,-76.5603 1683.5278,-87.071 1690.3732,-85.6078"/>
</g>
<!-- system_cpu01_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu01_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1879,-171.5C1879,-171.5 1909,-171.5 1909,-171.5 1915,-171.5 1921,-177.5 1921,-183.5 1921,-183.5 1921,-195.5 1921,-195.5 1921,-201.5 1915,-207.5 1909,-207.5 1909,-207.5 1879,-207.5 1879,-207.5 1873,-207.5 1867,-201.5 1867,-195.5 1867,-195.5 1867,-183.5 1867,-183.5 1867,-177.5 1873,-171.5 1879,-171.5"/>
<text text-anchor="middle" x="1894" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu01_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu01_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1862,-40.5C1862,-40.5 1914,-40.5 1914,-40.5 1920,-40.5 1926,-46.5 1926,-52.5 1926,-52.5 1926,-64.5 1926,-64.5 1926,-70.5 1920,-76.5 1914,-76.5 1914,-76.5 1862,-76.5 1862,-76.5 1856,-76.5 1850,-70.5 1850,-64.5 1850,-64.5 1850,-52.5 1850,-52.5 1850,-46.5 1856,-40.5 1862,-40.5"/>
<text text-anchor="middle" x="1888" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_mmu_dtb_walker_port&#45;&gt;system_cpu01_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu01_mmu_dtb_walker_port&#45;&gt;system_cpu01_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1893.1657,-171.285C1892.1627,-149.3856 1890.4681,-112.3861 1889.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1892.7812,-86.3896 1888.8272,-76.5603 1885.7885,-86.71 1892.7812,-86.3896"/>
</g>
<!-- system_cpu01_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu01_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1138,-40.5C1138,-40.5 1198,-40.5 1198,-40.5 1204,-40.5 1210,-46.5 1210,-52.5 1210,-52.5 1210,-64.5 1210,-64.5 1210,-70.5 1204,-76.5 1198,-76.5 1198,-76.5 1138,-76.5 1138,-76.5 1132,-76.5 1126,-70.5 1126,-64.5 1126,-64.5 1126,-52.5 1126,-52.5 1126,-46.5 1132,-40.5 1138,-40.5"/>
<text text-anchor="middle" x="1168" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu01_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1340,-40.5C1340,-40.5 1400,-40.5 1400,-40.5 1406,-40.5 1412,-46.5 1412,-52.5 1412,-52.5 1412,-64.5 1412,-64.5 1412,-70.5 1406,-76.5 1400,-76.5 1400,-76.5 1340,-76.5 1340,-76.5 1334,-76.5 1328,-70.5 1328,-64.5 1328,-64.5 1328,-52.5 1328,-52.5 1328,-46.5 1334,-40.5 1340,-40.5"/>
<text text-anchor="middle" x="1370" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu01_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1553,-40.5C1553,-40.5 1613,-40.5 1613,-40.5 1619,-40.5 1625,-46.5 1625,-52.5 1625,-52.5 1625,-64.5 1625,-64.5 1625,-70.5 1619,-76.5 1613,-76.5 1613,-76.5 1553,-76.5 1553,-76.5 1547,-76.5 1541,-70.5 1541,-64.5 1541,-64.5 1541,-52.5 1541,-52.5 1541,-46.5 1547,-40.5 1553,-40.5"/>
<text text-anchor="middle" x="1583" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu01_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1760,-40.5C1760,-40.5 1820,-40.5 1820,-40.5 1826,-40.5 1832,-46.5 1832,-52.5 1832,-52.5 1832,-64.5 1832,-64.5 1832,-70.5 1826,-76.5 1820,-76.5 1820,-76.5 1760,-76.5 1760,-76.5 1754,-76.5 1748,-70.5 1748,-64.5 1748,-64.5 1748,-52.5 1748,-52.5 1748,-46.5 1754,-40.5 1760,-40.5"/>
<text text-anchor="middle" x="1790" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu01_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1356.5,-171.5C1356.5,-171.5 1433.5,-171.5 1433.5,-171.5 1439.5,-171.5 1445.5,-177.5 1445.5,-183.5 1445.5,-183.5 1445.5,-195.5 1445.5,-195.5 1445.5,-201.5 1439.5,-207.5 1433.5,-207.5 1433.5,-207.5 1356.5,-207.5 1356.5,-207.5 1350.5,-207.5 1344.5,-201.5 1344.5,-195.5 1344.5,-195.5 1344.5,-183.5 1344.5,-183.5 1344.5,-177.5 1350.5,-171.5 1356.5,-171.5"/>
<text text-anchor="middle" x="1395" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu01_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu01_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1548,-171.5C1548,-171.5 1630,-171.5 1630,-171.5 1636,-171.5 1642,-177.5 1642,-183.5 1642,-183.5 1642,-195.5 1642,-195.5 1642,-201.5 1636,-207.5 1630,-207.5 1630,-207.5 1548,-207.5 1548,-207.5 1542,-207.5 1536,-201.5 1536,-195.5 1536,-195.5 1536,-183.5 1536,-183.5 1536,-177.5 1542,-171.5 1548,-171.5"/>
<text text-anchor="middle" x="1589" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu01_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu01_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1476,-171.5C1476,-171.5 1506,-171.5 1506,-171.5 1512,-171.5 1518,-177.5 1518,-183.5 1518,-183.5 1518,-195.5 1518,-195.5 1518,-201.5 1512,-207.5 1506,-207.5 1506,-207.5 1476,-207.5 1476,-207.5 1470,-207.5 1464,-201.5 1464,-195.5 1464,-195.5 1464,-183.5 1464,-183.5 1464,-177.5 1470,-171.5 1476,-171.5"/>
<text text-anchor="middle" x="1491" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu02_icache_port -->
<g id="node32" class="node">
<title>system_cpu02_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2144,-171.5C2144,-171.5 2212,-171.5 2212,-171.5 2218,-171.5 2224,-177.5 2224,-183.5 2224,-183.5 2224,-195.5 2224,-195.5 2224,-201.5 2218,-207.5 2212,-207.5 2212,-207.5 2144,-207.5 2144,-207.5 2138,-207.5 2132,-201.5 2132,-195.5 2132,-195.5 2132,-183.5 2132,-183.5 2132,-177.5 2138,-171.5 2144,-171.5"/>
<text text-anchor="middle" x="2178" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu02_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu02_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2254,-40.5C2254,-40.5 2306,-40.5 2306,-40.5 2312,-40.5 2318,-46.5 2318,-52.5 2318,-52.5 2318,-64.5 2318,-64.5 2318,-70.5 2312,-76.5 2306,-76.5 2306,-76.5 2254,-76.5 2254,-76.5 2248,-76.5 2242,-70.5 2242,-64.5 2242,-64.5 2242,-52.5 2242,-52.5 2242,-46.5 2248,-40.5 2254,-40.5"/>
<text text-anchor="middle" x="2280" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_icache_port&#45;&gt;system_cpu02_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu02_icache_port&#45;&gt;system_cpu02_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2193.4801,-171.3982C2204.673,-158.1627 2220.0417,-139.6837 2233,-123 2242.6432,-110.5845 2252.9708,-96.5044 2261.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="2264.3488,-86.6821 2267.3226,-76.5132 2258.6564,-82.6081 2264.3488,-86.6821"/>
</g>
<!-- system_cpu02_dcache_port -->
<g id="node33" class="node">
<title>system_cpu02_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2254,-171.5C2254,-171.5 2328,-171.5 2328,-171.5 2334,-171.5 2340,-177.5 2340,-183.5 2340,-183.5 2340,-195.5 2340,-195.5 2340,-201.5 2334,-207.5 2328,-207.5 2328,-207.5 2254,-207.5 2254,-207.5 2248,-207.5 2242,-201.5 2242,-195.5 2242,-195.5 2242,-183.5 2242,-183.5 2242,-177.5 2248,-171.5 2254,-171.5"/>
<text text-anchor="middle" x="2291" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu02_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu02_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2456,-40.5C2456,-40.5 2508,-40.5 2508,-40.5 2514,-40.5 2520,-46.5 2520,-52.5 2520,-52.5 2520,-64.5 2520,-64.5 2520,-70.5 2514,-76.5 2508,-76.5 2508,-76.5 2456,-76.5 2456,-76.5 2450,-76.5 2444,-70.5 2444,-64.5 2444,-64.5 2444,-52.5 2444,-52.5 2444,-46.5 2450,-40.5 2456,-40.5"/>
<text text-anchor="middle" x="2482" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_dcache_port&#45;&gt;system_cpu02_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu02_dcache_port&#45;&gt;system_cpu02_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2310.3438,-171.4969C2320.348,-163.0156 2333.1368,-153.3834 2346,-147 2382.6982,-128.7885 2401.2391,-146.2082 2435,-123 2448.8228,-113.4978 2460.0828,-98.5584 2468.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="2471.1647,-87.1631 2473.1475,-76.7554 2465.1072,-83.6549 2471.1647,-87.1631"/>
</g>
<!-- system_cpu02_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu02_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2708,-171.5C2708,-171.5 2738,-171.5 2738,-171.5 2744,-171.5 2750,-177.5 2750,-183.5 2750,-183.5 2750,-195.5 2750,-195.5 2750,-201.5 2744,-207.5 2738,-207.5 2738,-207.5 2708,-207.5 2708,-207.5 2702,-207.5 2696,-201.5 2696,-195.5 2696,-195.5 2696,-183.5 2696,-183.5 2696,-177.5 2702,-171.5 2708,-171.5"/>
<text text-anchor="middle" x="2723" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu02_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu02_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2669,-40.5C2669,-40.5 2721,-40.5 2721,-40.5 2727,-40.5 2733,-46.5 2733,-52.5 2733,-52.5 2733,-64.5 2733,-64.5 2733,-70.5 2727,-76.5 2721,-76.5 2721,-76.5 2669,-76.5 2669,-76.5 2663,-76.5 2657,-70.5 2657,-64.5 2657,-64.5 2657,-52.5 2657,-52.5 2657,-46.5 2663,-40.5 2669,-40.5"/>
<text text-anchor="middle" x="2695" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_mmu_itb_walker_port&#45;&gt;system_cpu02_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu02_mmu_itb_walker_port&#45;&gt;system_cpu02_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2719.1067,-171.285C2714.405,-149.2878 2706.447,-112.0554 2700.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2704.3732,-85.6078 2698.8602,-76.5603 2697.5278,-87.071 2704.3732,-85.6078"/>
</g>
<!-- system_cpu02_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu02_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2893,-171.5C2893,-171.5 2923,-171.5 2923,-171.5 2929,-171.5 2935,-177.5 2935,-183.5 2935,-183.5 2935,-195.5 2935,-195.5 2935,-201.5 2929,-207.5 2923,-207.5 2923,-207.5 2893,-207.5 2893,-207.5 2887,-207.5 2881,-201.5 2881,-195.5 2881,-195.5 2881,-183.5 2881,-183.5 2881,-177.5 2887,-171.5 2893,-171.5"/>
<text text-anchor="middle" x="2908" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu02_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu02_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2876,-40.5C2876,-40.5 2928,-40.5 2928,-40.5 2934,-40.5 2940,-46.5 2940,-52.5 2940,-52.5 2940,-64.5 2940,-64.5 2940,-70.5 2934,-76.5 2928,-76.5 2928,-76.5 2876,-76.5 2876,-76.5 2870,-76.5 2864,-70.5 2864,-64.5 2864,-64.5 2864,-52.5 2864,-52.5 2864,-46.5 2870,-40.5 2876,-40.5"/>
<text text-anchor="middle" x="2902" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_mmu_dtb_walker_port&#45;&gt;system_cpu02_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu02_mmu_dtb_walker_port&#45;&gt;system_cpu02_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2907.1657,-171.285C2906.1627,-149.3856 2904.4681,-112.3861 2903.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="2906.7812,-86.3896 2902.8272,-76.5603 2899.7885,-86.71 2906.7812,-86.3896"/>
</g>
<!-- system_cpu02_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu02_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2152,-40.5C2152,-40.5 2212,-40.5 2212,-40.5 2218,-40.5 2224,-46.5 2224,-52.5 2224,-52.5 2224,-64.5 2224,-64.5 2224,-70.5 2218,-76.5 2212,-76.5 2212,-76.5 2152,-76.5 2152,-76.5 2146,-76.5 2140,-70.5 2140,-64.5 2140,-64.5 2140,-52.5 2140,-52.5 2140,-46.5 2146,-40.5 2152,-40.5"/>
<text text-anchor="middle" x="2182" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu02_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2354,-40.5C2354,-40.5 2414,-40.5 2414,-40.5 2420,-40.5 2426,-46.5 2426,-52.5 2426,-52.5 2426,-64.5 2426,-64.5 2426,-70.5 2420,-76.5 2414,-76.5 2414,-76.5 2354,-76.5 2354,-76.5 2348,-76.5 2342,-70.5 2342,-64.5 2342,-64.5 2342,-52.5 2342,-52.5 2342,-46.5 2348,-40.5 2354,-40.5"/>
<text text-anchor="middle" x="2384" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu02_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2567,-40.5C2567,-40.5 2627,-40.5 2627,-40.5 2633,-40.5 2639,-46.5 2639,-52.5 2639,-52.5 2639,-64.5 2639,-64.5 2639,-70.5 2633,-76.5 2627,-76.5 2627,-76.5 2567,-76.5 2567,-76.5 2561,-76.5 2555,-70.5 2555,-64.5 2555,-64.5 2555,-52.5 2555,-52.5 2555,-46.5 2561,-40.5 2567,-40.5"/>
<text text-anchor="middle" x="2597" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu02_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2774,-40.5C2774,-40.5 2834,-40.5 2834,-40.5 2840,-40.5 2846,-46.5 2846,-52.5 2846,-52.5 2846,-64.5 2846,-64.5 2846,-70.5 2840,-76.5 2834,-76.5 2834,-76.5 2774,-76.5 2774,-76.5 2768,-76.5 2762,-70.5 2762,-64.5 2762,-64.5 2762,-52.5 2762,-52.5 2762,-46.5 2768,-40.5 2774,-40.5"/>
<text text-anchor="middle" x="2804" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu02_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2370.5,-171.5C2370.5,-171.5 2447.5,-171.5 2447.5,-171.5 2453.5,-171.5 2459.5,-177.5 2459.5,-183.5 2459.5,-183.5 2459.5,-195.5 2459.5,-195.5 2459.5,-201.5 2453.5,-207.5 2447.5,-207.5 2447.5,-207.5 2370.5,-207.5 2370.5,-207.5 2364.5,-207.5 2358.5,-201.5 2358.5,-195.5 2358.5,-195.5 2358.5,-183.5 2358.5,-183.5 2358.5,-177.5 2364.5,-171.5 2370.5,-171.5"/>
<text text-anchor="middle" x="2409" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu02_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu02_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2562,-171.5C2562,-171.5 2644,-171.5 2644,-171.5 2650,-171.5 2656,-177.5 2656,-183.5 2656,-183.5 2656,-195.5 2656,-195.5 2656,-201.5 2650,-207.5 2644,-207.5 2644,-207.5 2562,-207.5 2562,-207.5 2556,-207.5 2550,-201.5 2550,-195.5 2550,-195.5 2550,-183.5 2550,-183.5 2550,-177.5 2556,-171.5 2562,-171.5"/>
<text text-anchor="middle" x="2603" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu02_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu02_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2490,-171.5C2490,-171.5 2520,-171.5 2520,-171.5 2526,-171.5 2532,-177.5 2532,-183.5 2532,-183.5 2532,-195.5 2532,-195.5 2532,-201.5 2526,-207.5 2520,-207.5 2520,-207.5 2490,-207.5 2490,-207.5 2484,-207.5 2478,-201.5 2478,-195.5 2478,-195.5 2478,-183.5 2478,-183.5 2478,-177.5 2484,-171.5 2490,-171.5"/>
<text text-anchor="middle" x="2505" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu03_icache_port -->
<g id="node47" class="node">
<title>system_cpu03_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3158,-171.5C3158,-171.5 3226,-171.5 3226,-171.5 3232,-171.5 3238,-177.5 3238,-183.5 3238,-183.5 3238,-195.5 3238,-195.5 3238,-201.5 3232,-207.5 3226,-207.5 3226,-207.5 3158,-207.5 3158,-207.5 3152,-207.5 3146,-201.5 3146,-195.5 3146,-195.5 3146,-183.5 3146,-183.5 3146,-177.5 3152,-171.5 3158,-171.5"/>
<text text-anchor="middle" x="3192" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu03_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu03_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3268,-40.5C3268,-40.5 3320,-40.5 3320,-40.5 3326,-40.5 3332,-46.5 3332,-52.5 3332,-52.5 3332,-64.5 3332,-64.5 3332,-70.5 3326,-76.5 3320,-76.5 3320,-76.5 3268,-76.5 3268,-76.5 3262,-76.5 3256,-70.5 3256,-64.5 3256,-64.5 3256,-52.5 3256,-52.5 3256,-46.5 3262,-40.5 3268,-40.5"/>
<text text-anchor="middle" x="3294" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_icache_port&#45;&gt;system_cpu03_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu03_icache_port&#45;&gt;system_cpu03_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3207.4801,-171.3982C3218.673,-158.1627 3234.0417,-139.6837 3247,-123 3256.6432,-110.5845 3266.9708,-96.5044 3275.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="3278.3488,-86.6821 3281.3226,-76.5132 3272.6564,-82.6081 3278.3488,-86.6821"/>
</g>
<!-- system_cpu03_dcache_port -->
<g id="node48" class="node">
<title>system_cpu03_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3268,-171.5C3268,-171.5 3342,-171.5 3342,-171.5 3348,-171.5 3354,-177.5 3354,-183.5 3354,-183.5 3354,-195.5 3354,-195.5 3354,-201.5 3348,-207.5 3342,-207.5 3342,-207.5 3268,-207.5 3268,-207.5 3262,-207.5 3256,-201.5 3256,-195.5 3256,-195.5 3256,-183.5 3256,-183.5 3256,-177.5 3262,-171.5 3268,-171.5"/>
<text text-anchor="middle" x="3305" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu03_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu03_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3470,-40.5C3470,-40.5 3522,-40.5 3522,-40.5 3528,-40.5 3534,-46.5 3534,-52.5 3534,-52.5 3534,-64.5 3534,-64.5 3534,-70.5 3528,-76.5 3522,-76.5 3522,-76.5 3470,-76.5 3470,-76.5 3464,-76.5 3458,-70.5 3458,-64.5 3458,-64.5 3458,-52.5 3458,-52.5 3458,-46.5 3464,-40.5 3470,-40.5"/>
<text text-anchor="middle" x="3496" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_dcache_port&#45;&gt;system_cpu03_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu03_dcache_port&#45;&gt;system_cpu03_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3324.3438,-171.4969C3334.348,-163.0156 3347.1368,-153.3834 3360,-147 3396.6982,-128.7885 3415.2391,-146.2082 3449,-123 3462.8228,-113.4978 3474.0828,-98.5584 3482.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="3485.1647,-87.1631 3487.1475,-76.7554 3479.1072,-83.6549 3485.1647,-87.1631"/>
</g>
<!-- system_cpu03_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu03_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3722,-171.5C3722,-171.5 3752,-171.5 3752,-171.5 3758,-171.5 3764,-177.5 3764,-183.5 3764,-183.5 3764,-195.5 3764,-195.5 3764,-201.5 3758,-207.5 3752,-207.5 3752,-207.5 3722,-207.5 3722,-207.5 3716,-207.5 3710,-201.5 3710,-195.5 3710,-195.5 3710,-183.5 3710,-183.5 3710,-177.5 3716,-171.5 3722,-171.5"/>
<text text-anchor="middle" x="3737" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu03_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu03_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3683,-40.5C3683,-40.5 3735,-40.5 3735,-40.5 3741,-40.5 3747,-46.5 3747,-52.5 3747,-52.5 3747,-64.5 3747,-64.5 3747,-70.5 3741,-76.5 3735,-76.5 3735,-76.5 3683,-76.5 3683,-76.5 3677,-76.5 3671,-70.5 3671,-64.5 3671,-64.5 3671,-52.5 3671,-52.5 3671,-46.5 3677,-40.5 3683,-40.5"/>
<text text-anchor="middle" x="3709" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_mmu_itb_walker_port&#45;&gt;system_cpu03_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu03_mmu_itb_walker_port&#45;&gt;system_cpu03_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3733.1067,-171.285C3728.405,-149.2878 3720.447,-112.0554 3714.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3718.3732,-85.6078 3712.8602,-76.5603 3711.5278,-87.071 3718.3732,-85.6078"/>
</g>
<!-- system_cpu03_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu03_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3907,-171.5C3907,-171.5 3937,-171.5 3937,-171.5 3943,-171.5 3949,-177.5 3949,-183.5 3949,-183.5 3949,-195.5 3949,-195.5 3949,-201.5 3943,-207.5 3937,-207.5 3937,-207.5 3907,-207.5 3907,-207.5 3901,-207.5 3895,-201.5 3895,-195.5 3895,-195.5 3895,-183.5 3895,-183.5 3895,-177.5 3901,-171.5 3907,-171.5"/>
<text text-anchor="middle" x="3922" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu03_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu03_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3890,-40.5C3890,-40.5 3942,-40.5 3942,-40.5 3948,-40.5 3954,-46.5 3954,-52.5 3954,-52.5 3954,-64.5 3954,-64.5 3954,-70.5 3948,-76.5 3942,-76.5 3942,-76.5 3890,-76.5 3890,-76.5 3884,-76.5 3878,-70.5 3878,-64.5 3878,-64.5 3878,-52.5 3878,-52.5 3878,-46.5 3884,-40.5 3890,-40.5"/>
<text text-anchor="middle" x="3916" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_mmu_dtb_walker_port&#45;&gt;system_cpu03_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu03_mmu_dtb_walker_port&#45;&gt;system_cpu03_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3921.1657,-171.285C3920.1627,-149.3856 3918.4681,-112.3861 3917.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="3920.7812,-86.3896 3916.8272,-76.5603 3913.7885,-86.71 3920.7812,-86.3896"/>
</g>
<!-- system_cpu03_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu03_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3166,-40.5C3166,-40.5 3226,-40.5 3226,-40.5 3232,-40.5 3238,-46.5 3238,-52.5 3238,-52.5 3238,-64.5 3238,-64.5 3238,-70.5 3232,-76.5 3226,-76.5 3226,-76.5 3166,-76.5 3166,-76.5 3160,-76.5 3154,-70.5 3154,-64.5 3154,-64.5 3154,-52.5 3154,-52.5 3154,-46.5 3160,-40.5 3166,-40.5"/>
<text text-anchor="middle" x="3196" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu03_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3368,-40.5C3368,-40.5 3428,-40.5 3428,-40.5 3434,-40.5 3440,-46.5 3440,-52.5 3440,-52.5 3440,-64.5 3440,-64.5 3440,-70.5 3434,-76.5 3428,-76.5 3428,-76.5 3368,-76.5 3368,-76.5 3362,-76.5 3356,-70.5 3356,-64.5 3356,-64.5 3356,-52.5 3356,-52.5 3356,-46.5 3362,-40.5 3368,-40.5"/>
<text text-anchor="middle" x="3398" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu03_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3581,-40.5C3581,-40.5 3641,-40.5 3641,-40.5 3647,-40.5 3653,-46.5 3653,-52.5 3653,-52.5 3653,-64.5 3653,-64.5 3653,-70.5 3647,-76.5 3641,-76.5 3641,-76.5 3581,-76.5 3581,-76.5 3575,-76.5 3569,-70.5 3569,-64.5 3569,-64.5 3569,-52.5 3569,-52.5 3569,-46.5 3575,-40.5 3581,-40.5"/>
<text text-anchor="middle" x="3611" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu03_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3788,-40.5C3788,-40.5 3848,-40.5 3848,-40.5 3854,-40.5 3860,-46.5 3860,-52.5 3860,-52.5 3860,-64.5 3860,-64.5 3860,-70.5 3854,-76.5 3848,-76.5 3848,-76.5 3788,-76.5 3788,-76.5 3782,-76.5 3776,-70.5 3776,-64.5 3776,-64.5 3776,-52.5 3776,-52.5 3776,-46.5 3782,-40.5 3788,-40.5"/>
<text text-anchor="middle" x="3818" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu03_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3384.5,-171.5C3384.5,-171.5 3461.5,-171.5 3461.5,-171.5 3467.5,-171.5 3473.5,-177.5 3473.5,-183.5 3473.5,-183.5 3473.5,-195.5 3473.5,-195.5 3473.5,-201.5 3467.5,-207.5 3461.5,-207.5 3461.5,-207.5 3384.5,-207.5 3384.5,-207.5 3378.5,-207.5 3372.5,-201.5 3372.5,-195.5 3372.5,-195.5 3372.5,-183.5 3372.5,-183.5 3372.5,-177.5 3378.5,-171.5 3384.5,-171.5"/>
<text text-anchor="middle" x="3423" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu03_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu03_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3576,-171.5C3576,-171.5 3658,-171.5 3658,-171.5 3664,-171.5 3670,-177.5 3670,-183.5 3670,-183.5 3670,-195.5 3670,-195.5 3670,-201.5 3664,-207.5 3658,-207.5 3658,-207.5 3576,-207.5 3576,-207.5 3570,-207.5 3564,-201.5 3564,-195.5 3564,-195.5 3564,-183.5 3564,-183.5 3564,-177.5 3570,-171.5 3576,-171.5"/>
<text text-anchor="middle" x="3617" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu03_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu03_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3504,-171.5C3504,-171.5 3534,-171.5 3534,-171.5 3540,-171.5 3546,-177.5 3546,-183.5 3546,-183.5 3546,-195.5 3546,-195.5 3546,-201.5 3540,-207.5 3534,-207.5 3534,-207.5 3504,-207.5 3504,-207.5 3498,-207.5 3492,-201.5 3492,-195.5 3492,-195.5 3492,-183.5 3492,-183.5 3492,-177.5 3498,-171.5 3504,-171.5"/>
<text text-anchor="middle" x="3519" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu04_icache_port -->
<g id="node62" class="node">
<title>system_cpu04_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4172,-171.5C4172,-171.5 4240,-171.5 4240,-171.5 4246,-171.5 4252,-177.5 4252,-183.5 4252,-183.5 4252,-195.5 4252,-195.5 4252,-201.5 4246,-207.5 4240,-207.5 4240,-207.5 4172,-207.5 4172,-207.5 4166,-207.5 4160,-201.5 4160,-195.5 4160,-195.5 4160,-183.5 4160,-183.5 4160,-177.5 4166,-171.5 4172,-171.5"/>
<text text-anchor="middle" x="4206" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu04_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu04_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4282,-40.5C4282,-40.5 4334,-40.5 4334,-40.5 4340,-40.5 4346,-46.5 4346,-52.5 4346,-52.5 4346,-64.5 4346,-64.5 4346,-70.5 4340,-76.5 4334,-76.5 4334,-76.5 4282,-76.5 4282,-76.5 4276,-76.5 4270,-70.5 4270,-64.5 4270,-64.5 4270,-52.5 4270,-52.5 4270,-46.5 4276,-40.5 4282,-40.5"/>
<text text-anchor="middle" x="4308" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_icache_port&#45;&gt;system_cpu04_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu04_icache_port&#45;&gt;system_cpu04_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4221.4801,-171.3982C4232.673,-158.1627 4248.0417,-139.6837 4261,-123 4270.6432,-110.5845 4280.9708,-96.5044 4289.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="4292.3488,-86.6821 4295.3226,-76.5132 4286.6564,-82.6081 4292.3488,-86.6821"/>
</g>
<!-- system_cpu04_dcache_port -->
<g id="node63" class="node">
<title>system_cpu04_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4282,-171.5C4282,-171.5 4356,-171.5 4356,-171.5 4362,-171.5 4368,-177.5 4368,-183.5 4368,-183.5 4368,-195.5 4368,-195.5 4368,-201.5 4362,-207.5 4356,-207.5 4356,-207.5 4282,-207.5 4282,-207.5 4276,-207.5 4270,-201.5 4270,-195.5 4270,-195.5 4270,-183.5 4270,-183.5 4270,-177.5 4276,-171.5 4282,-171.5"/>
<text text-anchor="middle" x="4319" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu04_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu04_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4484,-40.5C4484,-40.5 4536,-40.5 4536,-40.5 4542,-40.5 4548,-46.5 4548,-52.5 4548,-52.5 4548,-64.5 4548,-64.5 4548,-70.5 4542,-76.5 4536,-76.5 4536,-76.5 4484,-76.5 4484,-76.5 4478,-76.5 4472,-70.5 4472,-64.5 4472,-64.5 4472,-52.5 4472,-52.5 4472,-46.5 4478,-40.5 4484,-40.5"/>
<text text-anchor="middle" x="4510" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_dcache_port&#45;&gt;system_cpu04_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu04_dcache_port&#45;&gt;system_cpu04_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4338.3438,-171.4969C4348.348,-163.0156 4361.1368,-153.3834 4374,-147 4410.6982,-128.7885 4429.2391,-146.2082 4463,-123 4476.8228,-113.4978 4488.0828,-98.5584 4496.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="4499.1647,-87.1631 4501.1475,-76.7554 4493.1072,-83.6549 4499.1647,-87.1631"/>
</g>
<!-- system_cpu04_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu04_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4736,-171.5C4736,-171.5 4766,-171.5 4766,-171.5 4772,-171.5 4778,-177.5 4778,-183.5 4778,-183.5 4778,-195.5 4778,-195.5 4778,-201.5 4772,-207.5 4766,-207.5 4766,-207.5 4736,-207.5 4736,-207.5 4730,-207.5 4724,-201.5 4724,-195.5 4724,-195.5 4724,-183.5 4724,-183.5 4724,-177.5 4730,-171.5 4736,-171.5"/>
<text text-anchor="middle" x="4751" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu04_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu04_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4697,-40.5C4697,-40.5 4749,-40.5 4749,-40.5 4755,-40.5 4761,-46.5 4761,-52.5 4761,-52.5 4761,-64.5 4761,-64.5 4761,-70.5 4755,-76.5 4749,-76.5 4749,-76.5 4697,-76.5 4697,-76.5 4691,-76.5 4685,-70.5 4685,-64.5 4685,-64.5 4685,-52.5 4685,-52.5 4685,-46.5 4691,-40.5 4697,-40.5"/>
<text text-anchor="middle" x="4723" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_mmu_itb_walker_port&#45;&gt;system_cpu04_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu04_mmu_itb_walker_port&#45;&gt;system_cpu04_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4747.1067,-171.285C4742.405,-149.2878 4734.447,-112.0554 4728.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="4732.3732,-85.6078 4726.8602,-76.5603 4725.5278,-87.071 4732.3732,-85.6078"/>
</g>
<!-- system_cpu04_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu04_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4921,-171.5C4921,-171.5 4951,-171.5 4951,-171.5 4957,-171.5 4963,-177.5 4963,-183.5 4963,-183.5 4963,-195.5 4963,-195.5 4963,-201.5 4957,-207.5 4951,-207.5 4951,-207.5 4921,-207.5 4921,-207.5 4915,-207.5 4909,-201.5 4909,-195.5 4909,-195.5 4909,-183.5 4909,-183.5 4909,-177.5 4915,-171.5 4921,-171.5"/>
<text text-anchor="middle" x="4936" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu04_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu04_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4904,-40.5C4904,-40.5 4956,-40.5 4956,-40.5 4962,-40.5 4968,-46.5 4968,-52.5 4968,-52.5 4968,-64.5 4968,-64.5 4968,-70.5 4962,-76.5 4956,-76.5 4956,-76.5 4904,-76.5 4904,-76.5 4898,-76.5 4892,-70.5 4892,-64.5 4892,-64.5 4892,-52.5 4892,-52.5 4892,-46.5 4898,-40.5 4904,-40.5"/>
<text text-anchor="middle" x="4930" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_mmu_dtb_walker_port&#45;&gt;system_cpu04_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu04_mmu_dtb_walker_port&#45;&gt;system_cpu04_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4935.1657,-171.285C4934.1627,-149.3856 4932.4681,-112.3861 4931.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="4934.7812,-86.3896 4930.8272,-76.5603 4927.7885,-86.71 4934.7812,-86.3896"/>
</g>
<!-- system_cpu04_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu04_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4180,-40.5C4180,-40.5 4240,-40.5 4240,-40.5 4246,-40.5 4252,-46.5 4252,-52.5 4252,-52.5 4252,-64.5 4252,-64.5 4252,-70.5 4246,-76.5 4240,-76.5 4240,-76.5 4180,-76.5 4180,-76.5 4174,-76.5 4168,-70.5 4168,-64.5 4168,-64.5 4168,-52.5 4168,-52.5 4168,-46.5 4174,-40.5 4180,-40.5"/>
<text text-anchor="middle" x="4210" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu04_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4382,-40.5C4382,-40.5 4442,-40.5 4442,-40.5 4448,-40.5 4454,-46.5 4454,-52.5 4454,-52.5 4454,-64.5 4454,-64.5 4454,-70.5 4448,-76.5 4442,-76.5 4442,-76.5 4382,-76.5 4382,-76.5 4376,-76.5 4370,-70.5 4370,-64.5 4370,-64.5 4370,-52.5 4370,-52.5 4370,-46.5 4376,-40.5 4382,-40.5"/>
<text text-anchor="middle" x="4412" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu04_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4595,-40.5C4595,-40.5 4655,-40.5 4655,-40.5 4661,-40.5 4667,-46.5 4667,-52.5 4667,-52.5 4667,-64.5 4667,-64.5 4667,-70.5 4661,-76.5 4655,-76.5 4655,-76.5 4595,-76.5 4595,-76.5 4589,-76.5 4583,-70.5 4583,-64.5 4583,-64.5 4583,-52.5 4583,-52.5 4583,-46.5 4589,-40.5 4595,-40.5"/>
<text text-anchor="middle" x="4625" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu04_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4802,-40.5C4802,-40.5 4862,-40.5 4862,-40.5 4868,-40.5 4874,-46.5 4874,-52.5 4874,-52.5 4874,-64.5 4874,-64.5 4874,-70.5 4868,-76.5 4862,-76.5 4862,-76.5 4802,-76.5 4802,-76.5 4796,-76.5 4790,-70.5 4790,-64.5 4790,-64.5 4790,-52.5 4790,-52.5 4790,-46.5 4796,-40.5 4802,-40.5"/>
<text text-anchor="middle" x="4832" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu04_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4398.5,-171.5C4398.5,-171.5 4475.5,-171.5 4475.5,-171.5 4481.5,-171.5 4487.5,-177.5 4487.5,-183.5 4487.5,-183.5 4487.5,-195.5 4487.5,-195.5 4487.5,-201.5 4481.5,-207.5 4475.5,-207.5 4475.5,-207.5 4398.5,-207.5 4398.5,-207.5 4392.5,-207.5 4386.5,-201.5 4386.5,-195.5 4386.5,-195.5 4386.5,-183.5 4386.5,-183.5 4386.5,-177.5 4392.5,-171.5 4398.5,-171.5"/>
<text text-anchor="middle" x="4437" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu04_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu04_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4590,-171.5C4590,-171.5 4672,-171.5 4672,-171.5 4678,-171.5 4684,-177.5 4684,-183.5 4684,-183.5 4684,-195.5 4684,-195.5 4684,-201.5 4678,-207.5 4672,-207.5 4672,-207.5 4590,-207.5 4590,-207.5 4584,-207.5 4578,-201.5 4578,-195.5 4578,-195.5 4578,-183.5 4578,-183.5 4578,-177.5 4584,-171.5 4590,-171.5"/>
<text text-anchor="middle" x="4631" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu04_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu04_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4518,-171.5C4518,-171.5 4548,-171.5 4548,-171.5 4554,-171.5 4560,-177.5 4560,-183.5 4560,-183.5 4560,-195.5 4560,-195.5 4560,-201.5 4554,-207.5 4548,-207.5 4548,-207.5 4518,-207.5 4518,-207.5 4512,-207.5 4506,-201.5 4506,-195.5 4506,-195.5 4506,-183.5 4506,-183.5 4506,-177.5 4512,-171.5 4518,-171.5"/>
<text text-anchor="middle" x="4533" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu05_icache_port -->
<g id="node77" class="node">
<title>system_cpu05_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5186,-171.5C5186,-171.5 5254,-171.5 5254,-171.5 5260,-171.5 5266,-177.5 5266,-183.5 5266,-183.5 5266,-195.5 5266,-195.5 5266,-201.5 5260,-207.5 5254,-207.5 5254,-207.5 5186,-207.5 5186,-207.5 5180,-207.5 5174,-201.5 5174,-195.5 5174,-195.5 5174,-183.5 5174,-183.5 5174,-177.5 5180,-171.5 5186,-171.5"/>
<text text-anchor="middle" x="5220" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu05_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu05_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5296,-40.5C5296,-40.5 5348,-40.5 5348,-40.5 5354,-40.5 5360,-46.5 5360,-52.5 5360,-52.5 5360,-64.5 5360,-64.5 5360,-70.5 5354,-76.5 5348,-76.5 5348,-76.5 5296,-76.5 5296,-76.5 5290,-76.5 5284,-70.5 5284,-64.5 5284,-64.5 5284,-52.5 5284,-52.5 5284,-46.5 5290,-40.5 5296,-40.5"/>
<text text-anchor="middle" x="5322" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_icache_port&#45;&gt;system_cpu05_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu05_icache_port&#45;&gt;system_cpu05_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5235.4801,-171.3982C5246.673,-158.1627 5262.0417,-139.6837 5275,-123 5284.6432,-110.5845 5294.9708,-96.5044 5303.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="5306.3488,-86.6821 5309.3226,-76.5132 5300.6564,-82.6081 5306.3488,-86.6821"/>
</g>
<!-- system_cpu05_dcache_port -->
<g id="node78" class="node">
<title>system_cpu05_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5296,-171.5C5296,-171.5 5370,-171.5 5370,-171.5 5376,-171.5 5382,-177.5 5382,-183.5 5382,-183.5 5382,-195.5 5382,-195.5 5382,-201.5 5376,-207.5 5370,-207.5 5370,-207.5 5296,-207.5 5296,-207.5 5290,-207.5 5284,-201.5 5284,-195.5 5284,-195.5 5284,-183.5 5284,-183.5 5284,-177.5 5290,-171.5 5296,-171.5"/>
<text text-anchor="middle" x="5333" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu05_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu05_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5498,-40.5C5498,-40.5 5550,-40.5 5550,-40.5 5556,-40.5 5562,-46.5 5562,-52.5 5562,-52.5 5562,-64.5 5562,-64.5 5562,-70.5 5556,-76.5 5550,-76.5 5550,-76.5 5498,-76.5 5498,-76.5 5492,-76.5 5486,-70.5 5486,-64.5 5486,-64.5 5486,-52.5 5486,-52.5 5486,-46.5 5492,-40.5 5498,-40.5"/>
<text text-anchor="middle" x="5524" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_dcache_port&#45;&gt;system_cpu05_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu05_dcache_port&#45;&gt;system_cpu05_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5352.3438,-171.4969C5362.348,-163.0156 5375.1368,-153.3834 5388,-147 5424.6982,-128.7885 5443.2391,-146.2082 5477,-123 5490.8228,-113.4978 5502.0828,-98.5584 5510.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="5513.1647,-87.1631 5515.1475,-76.7554 5507.1072,-83.6549 5513.1647,-87.1631"/>
</g>
<!-- system_cpu05_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu05_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5750,-171.5C5750,-171.5 5780,-171.5 5780,-171.5 5786,-171.5 5792,-177.5 5792,-183.5 5792,-183.5 5792,-195.5 5792,-195.5 5792,-201.5 5786,-207.5 5780,-207.5 5780,-207.5 5750,-207.5 5750,-207.5 5744,-207.5 5738,-201.5 5738,-195.5 5738,-195.5 5738,-183.5 5738,-183.5 5738,-177.5 5744,-171.5 5750,-171.5"/>
<text text-anchor="middle" x="5765" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu05_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu05_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5711,-40.5C5711,-40.5 5763,-40.5 5763,-40.5 5769,-40.5 5775,-46.5 5775,-52.5 5775,-52.5 5775,-64.5 5775,-64.5 5775,-70.5 5769,-76.5 5763,-76.5 5763,-76.5 5711,-76.5 5711,-76.5 5705,-76.5 5699,-70.5 5699,-64.5 5699,-64.5 5699,-52.5 5699,-52.5 5699,-46.5 5705,-40.5 5711,-40.5"/>
<text text-anchor="middle" x="5737" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_mmu_itb_walker_port&#45;&gt;system_cpu05_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu05_mmu_itb_walker_port&#45;&gt;system_cpu05_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5761.1067,-171.285C5756.405,-149.2878 5748.447,-112.0554 5742.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="5746.3732,-85.6078 5740.8602,-76.5603 5739.5278,-87.071 5746.3732,-85.6078"/>
</g>
<!-- system_cpu05_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu05_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5935,-171.5C5935,-171.5 5965,-171.5 5965,-171.5 5971,-171.5 5977,-177.5 5977,-183.5 5977,-183.5 5977,-195.5 5977,-195.5 5977,-201.5 5971,-207.5 5965,-207.5 5965,-207.5 5935,-207.5 5935,-207.5 5929,-207.5 5923,-201.5 5923,-195.5 5923,-195.5 5923,-183.5 5923,-183.5 5923,-177.5 5929,-171.5 5935,-171.5"/>
<text text-anchor="middle" x="5950" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu05_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu05_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5918,-40.5C5918,-40.5 5970,-40.5 5970,-40.5 5976,-40.5 5982,-46.5 5982,-52.5 5982,-52.5 5982,-64.5 5982,-64.5 5982,-70.5 5976,-76.5 5970,-76.5 5970,-76.5 5918,-76.5 5918,-76.5 5912,-76.5 5906,-70.5 5906,-64.5 5906,-64.5 5906,-52.5 5906,-52.5 5906,-46.5 5912,-40.5 5918,-40.5"/>
<text text-anchor="middle" x="5944" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_mmu_dtb_walker_port&#45;&gt;system_cpu05_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu05_mmu_dtb_walker_port&#45;&gt;system_cpu05_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5949.1657,-171.285C5948.1627,-149.3856 5946.4681,-112.3861 5945.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="5948.7812,-86.3896 5944.8272,-76.5603 5941.7885,-86.71 5948.7812,-86.3896"/>
</g>
<!-- system_cpu05_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu05_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5194,-40.5C5194,-40.5 5254,-40.5 5254,-40.5 5260,-40.5 5266,-46.5 5266,-52.5 5266,-52.5 5266,-64.5 5266,-64.5 5266,-70.5 5260,-76.5 5254,-76.5 5254,-76.5 5194,-76.5 5194,-76.5 5188,-76.5 5182,-70.5 5182,-64.5 5182,-64.5 5182,-52.5 5182,-52.5 5182,-46.5 5188,-40.5 5194,-40.5"/>
<text text-anchor="middle" x="5224" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu05_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5396,-40.5C5396,-40.5 5456,-40.5 5456,-40.5 5462,-40.5 5468,-46.5 5468,-52.5 5468,-52.5 5468,-64.5 5468,-64.5 5468,-70.5 5462,-76.5 5456,-76.5 5456,-76.5 5396,-76.5 5396,-76.5 5390,-76.5 5384,-70.5 5384,-64.5 5384,-64.5 5384,-52.5 5384,-52.5 5384,-46.5 5390,-40.5 5396,-40.5"/>
<text text-anchor="middle" x="5426" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu05_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5609,-40.5C5609,-40.5 5669,-40.5 5669,-40.5 5675,-40.5 5681,-46.5 5681,-52.5 5681,-52.5 5681,-64.5 5681,-64.5 5681,-70.5 5675,-76.5 5669,-76.5 5669,-76.5 5609,-76.5 5609,-76.5 5603,-76.5 5597,-70.5 5597,-64.5 5597,-64.5 5597,-52.5 5597,-52.5 5597,-46.5 5603,-40.5 5609,-40.5"/>
<text text-anchor="middle" x="5639" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu05_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5816,-40.5C5816,-40.5 5876,-40.5 5876,-40.5 5882,-40.5 5888,-46.5 5888,-52.5 5888,-52.5 5888,-64.5 5888,-64.5 5888,-70.5 5882,-76.5 5876,-76.5 5876,-76.5 5816,-76.5 5816,-76.5 5810,-76.5 5804,-70.5 5804,-64.5 5804,-64.5 5804,-52.5 5804,-52.5 5804,-46.5 5810,-40.5 5816,-40.5"/>
<text text-anchor="middle" x="5846" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu05_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5412.5,-171.5C5412.5,-171.5 5489.5,-171.5 5489.5,-171.5 5495.5,-171.5 5501.5,-177.5 5501.5,-183.5 5501.5,-183.5 5501.5,-195.5 5501.5,-195.5 5501.5,-201.5 5495.5,-207.5 5489.5,-207.5 5489.5,-207.5 5412.5,-207.5 5412.5,-207.5 5406.5,-207.5 5400.5,-201.5 5400.5,-195.5 5400.5,-195.5 5400.5,-183.5 5400.5,-183.5 5400.5,-177.5 5406.5,-171.5 5412.5,-171.5"/>
<text text-anchor="middle" x="5451" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu05_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu05_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5604,-171.5C5604,-171.5 5686,-171.5 5686,-171.5 5692,-171.5 5698,-177.5 5698,-183.5 5698,-183.5 5698,-195.5 5698,-195.5 5698,-201.5 5692,-207.5 5686,-207.5 5686,-207.5 5604,-207.5 5604,-207.5 5598,-207.5 5592,-201.5 5592,-195.5 5592,-195.5 5592,-183.5 5592,-183.5 5592,-177.5 5598,-171.5 5604,-171.5"/>
<text text-anchor="middle" x="5645" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu05_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu05_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5532,-171.5C5532,-171.5 5562,-171.5 5562,-171.5 5568,-171.5 5574,-177.5 5574,-183.5 5574,-183.5 5574,-195.5 5574,-195.5 5574,-201.5 5568,-207.5 5562,-207.5 5562,-207.5 5532,-207.5 5532,-207.5 5526,-207.5 5520,-201.5 5520,-195.5 5520,-195.5 5520,-183.5 5520,-183.5 5520,-177.5 5526,-171.5 5532,-171.5"/>
<text text-anchor="middle" x="5547" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu06_icache_port -->
<g id="node92" class="node">
<title>system_cpu06_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6200,-171.5C6200,-171.5 6268,-171.5 6268,-171.5 6274,-171.5 6280,-177.5 6280,-183.5 6280,-183.5 6280,-195.5 6280,-195.5 6280,-201.5 6274,-207.5 6268,-207.5 6268,-207.5 6200,-207.5 6200,-207.5 6194,-207.5 6188,-201.5 6188,-195.5 6188,-195.5 6188,-183.5 6188,-183.5 6188,-177.5 6194,-171.5 6200,-171.5"/>
<text text-anchor="middle" x="6234" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu06_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu06_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6310,-40.5C6310,-40.5 6362,-40.5 6362,-40.5 6368,-40.5 6374,-46.5 6374,-52.5 6374,-52.5 6374,-64.5 6374,-64.5 6374,-70.5 6368,-76.5 6362,-76.5 6362,-76.5 6310,-76.5 6310,-76.5 6304,-76.5 6298,-70.5 6298,-64.5 6298,-64.5 6298,-52.5 6298,-52.5 6298,-46.5 6304,-40.5 6310,-40.5"/>
<text text-anchor="middle" x="6336" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_icache_port&#45;&gt;system_cpu06_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu06_icache_port&#45;&gt;system_cpu06_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6249.4801,-171.3982C6260.673,-158.1627 6276.0417,-139.6837 6289,-123 6298.6432,-110.5845 6308.9708,-96.5044 6317.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="6320.3488,-86.6821 6323.3226,-76.5132 6314.6564,-82.6081 6320.3488,-86.6821"/>
</g>
<!-- system_cpu06_dcache_port -->
<g id="node93" class="node">
<title>system_cpu06_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6310,-171.5C6310,-171.5 6384,-171.5 6384,-171.5 6390,-171.5 6396,-177.5 6396,-183.5 6396,-183.5 6396,-195.5 6396,-195.5 6396,-201.5 6390,-207.5 6384,-207.5 6384,-207.5 6310,-207.5 6310,-207.5 6304,-207.5 6298,-201.5 6298,-195.5 6298,-195.5 6298,-183.5 6298,-183.5 6298,-177.5 6304,-171.5 6310,-171.5"/>
<text text-anchor="middle" x="6347" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu06_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu06_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6512,-40.5C6512,-40.5 6564,-40.5 6564,-40.5 6570,-40.5 6576,-46.5 6576,-52.5 6576,-52.5 6576,-64.5 6576,-64.5 6576,-70.5 6570,-76.5 6564,-76.5 6564,-76.5 6512,-76.5 6512,-76.5 6506,-76.5 6500,-70.5 6500,-64.5 6500,-64.5 6500,-52.5 6500,-52.5 6500,-46.5 6506,-40.5 6512,-40.5"/>
<text text-anchor="middle" x="6538" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_dcache_port&#45;&gt;system_cpu06_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu06_dcache_port&#45;&gt;system_cpu06_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6366.3438,-171.4969C6376.348,-163.0156 6389.1368,-153.3834 6402,-147 6438.6982,-128.7885 6457.2391,-146.2082 6491,-123 6504.8228,-113.4978 6516.0828,-98.5584 6524.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="6527.1647,-87.1631 6529.1475,-76.7554 6521.1072,-83.6549 6527.1647,-87.1631"/>
</g>
<!-- system_cpu06_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu06_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6764,-171.5C6764,-171.5 6794,-171.5 6794,-171.5 6800,-171.5 6806,-177.5 6806,-183.5 6806,-183.5 6806,-195.5 6806,-195.5 6806,-201.5 6800,-207.5 6794,-207.5 6794,-207.5 6764,-207.5 6764,-207.5 6758,-207.5 6752,-201.5 6752,-195.5 6752,-195.5 6752,-183.5 6752,-183.5 6752,-177.5 6758,-171.5 6764,-171.5"/>
<text text-anchor="middle" x="6779" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu06_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu06_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6725,-40.5C6725,-40.5 6777,-40.5 6777,-40.5 6783,-40.5 6789,-46.5 6789,-52.5 6789,-52.5 6789,-64.5 6789,-64.5 6789,-70.5 6783,-76.5 6777,-76.5 6777,-76.5 6725,-76.5 6725,-76.5 6719,-76.5 6713,-70.5 6713,-64.5 6713,-64.5 6713,-52.5 6713,-52.5 6713,-46.5 6719,-40.5 6725,-40.5"/>
<text text-anchor="middle" x="6751" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_mmu_itb_walker_port&#45;&gt;system_cpu06_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu06_mmu_itb_walker_port&#45;&gt;system_cpu06_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6775.1067,-171.285C6770.405,-149.2878 6762.447,-112.0554 6756.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="6760.3732,-85.6078 6754.8602,-76.5603 6753.5278,-87.071 6760.3732,-85.6078"/>
</g>
<!-- system_cpu06_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu06_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6949,-171.5C6949,-171.5 6979,-171.5 6979,-171.5 6985,-171.5 6991,-177.5 6991,-183.5 6991,-183.5 6991,-195.5 6991,-195.5 6991,-201.5 6985,-207.5 6979,-207.5 6979,-207.5 6949,-207.5 6949,-207.5 6943,-207.5 6937,-201.5 6937,-195.5 6937,-195.5 6937,-183.5 6937,-183.5 6937,-177.5 6943,-171.5 6949,-171.5"/>
<text text-anchor="middle" x="6964" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu06_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu06_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6932,-40.5C6932,-40.5 6984,-40.5 6984,-40.5 6990,-40.5 6996,-46.5 6996,-52.5 6996,-52.5 6996,-64.5 6996,-64.5 6996,-70.5 6990,-76.5 6984,-76.5 6984,-76.5 6932,-76.5 6932,-76.5 6926,-76.5 6920,-70.5 6920,-64.5 6920,-64.5 6920,-52.5 6920,-52.5 6920,-46.5 6926,-40.5 6932,-40.5"/>
<text text-anchor="middle" x="6958" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_mmu_dtb_walker_port&#45;&gt;system_cpu06_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu06_mmu_dtb_walker_port&#45;&gt;system_cpu06_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6963.1657,-171.285C6962.1627,-149.3856 6960.4681,-112.3861 6959.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="6962.7812,-86.3896 6958.8272,-76.5603 6955.7885,-86.71 6962.7812,-86.3896"/>
</g>
<!-- system_cpu06_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu06_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6208,-40.5C6208,-40.5 6268,-40.5 6268,-40.5 6274,-40.5 6280,-46.5 6280,-52.5 6280,-52.5 6280,-64.5 6280,-64.5 6280,-70.5 6274,-76.5 6268,-76.5 6268,-76.5 6208,-76.5 6208,-76.5 6202,-76.5 6196,-70.5 6196,-64.5 6196,-64.5 6196,-52.5 6196,-52.5 6196,-46.5 6202,-40.5 6208,-40.5"/>
<text text-anchor="middle" x="6238" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu06_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6410,-40.5C6410,-40.5 6470,-40.5 6470,-40.5 6476,-40.5 6482,-46.5 6482,-52.5 6482,-52.5 6482,-64.5 6482,-64.5 6482,-70.5 6476,-76.5 6470,-76.5 6470,-76.5 6410,-76.5 6410,-76.5 6404,-76.5 6398,-70.5 6398,-64.5 6398,-64.5 6398,-52.5 6398,-52.5 6398,-46.5 6404,-40.5 6410,-40.5"/>
<text text-anchor="middle" x="6440" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu06_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6623,-40.5C6623,-40.5 6683,-40.5 6683,-40.5 6689,-40.5 6695,-46.5 6695,-52.5 6695,-52.5 6695,-64.5 6695,-64.5 6695,-70.5 6689,-76.5 6683,-76.5 6683,-76.5 6623,-76.5 6623,-76.5 6617,-76.5 6611,-70.5 6611,-64.5 6611,-64.5 6611,-52.5 6611,-52.5 6611,-46.5 6617,-40.5 6623,-40.5"/>
<text text-anchor="middle" x="6653" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu06_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6830,-40.5C6830,-40.5 6890,-40.5 6890,-40.5 6896,-40.5 6902,-46.5 6902,-52.5 6902,-52.5 6902,-64.5 6902,-64.5 6902,-70.5 6896,-76.5 6890,-76.5 6890,-76.5 6830,-76.5 6830,-76.5 6824,-76.5 6818,-70.5 6818,-64.5 6818,-64.5 6818,-52.5 6818,-52.5 6818,-46.5 6824,-40.5 6830,-40.5"/>
<text text-anchor="middle" x="6860" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu06_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6426.5,-171.5C6426.5,-171.5 6503.5,-171.5 6503.5,-171.5 6509.5,-171.5 6515.5,-177.5 6515.5,-183.5 6515.5,-183.5 6515.5,-195.5 6515.5,-195.5 6515.5,-201.5 6509.5,-207.5 6503.5,-207.5 6503.5,-207.5 6426.5,-207.5 6426.5,-207.5 6420.5,-207.5 6414.5,-201.5 6414.5,-195.5 6414.5,-195.5 6414.5,-183.5 6414.5,-183.5 6414.5,-177.5 6420.5,-171.5 6426.5,-171.5"/>
<text text-anchor="middle" x="6465" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu06_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu06_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6618,-171.5C6618,-171.5 6700,-171.5 6700,-171.5 6706,-171.5 6712,-177.5 6712,-183.5 6712,-183.5 6712,-195.5 6712,-195.5 6712,-201.5 6706,-207.5 6700,-207.5 6700,-207.5 6618,-207.5 6618,-207.5 6612,-207.5 6606,-201.5 6606,-195.5 6606,-195.5 6606,-183.5 6606,-183.5 6606,-177.5 6612,-171.5 6618,-171.5"/>
<text text-anchor="middle" x="6659" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu06_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu06_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6546,-171.5C6546,-171.5 6576,-171.5 6576,-171.5 6582,-171.5 6588,-177.5 6588,-183.5 6588,-183.5 6588,-195.5 6588,-195.5 6588,-201.5 6582,-207.5 6576,-207.5 6576,-207.5 6546,-207.5 6546,-207.5 6540,-207.5 6534,-201.5 6534,-195.5 6534,-195.5 6534,-183.5 6534,-183.5 6534,-177.5 6540,-171.5 6546,-171.5"/>
<text text-anchor="middle" x="6561" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu07_icache_port -->
<g id="node107" class="node">
<title>system_cpu07_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7214,-171.5C7214,-171.5 7282,-171.5 7282,-171.5 7288,-171.5 7294,-177.5 7294,-183.5 7294,-183.5 7294,-195.5 7294,-195.5 7294,-201.5 7288,-207.5 7282,-207.5 7282,-207.5 7214,-207.5 7214,-207.5 7208,-207.5 7202,-201.5 7202,-195.5 7202,-195.5 7202,-183.5 7202,-183.5 7202,-177.5 7208,-171.5 7214,-171.5"/>
<text text-anchor="middle" x="7248" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu07_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu07_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7324,-40.5C7324,-40.5 7376,-40.5 7376,-40.5 7382,-40.5 7388,-46.5 7388,-52.5 7388,-52.5 7388,-64.5 7388,-64.5 7388,-70.5 7382,-76.5 7376,-76.5 7376,-76.5 7324,-76.5 7324,-76.5 7318,-76.5 7312,-70.5 7312,-64.5 7312,-64.5 7312,-52.5 7312,-52.5 7312,-46.5 7318,-40.5 7324,-40.5"/>
<text text-anchor="middle" x="7350" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_icache_port&#45;&gt;system_cpu07_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu07_icache_port&#45;&gt;system_cpu07_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7263.4801,-171.3982C7274.673,-158.1627 7290.0417,-139.6837 7303,-123 7312.6432,-110.5845 7322.9708,-96.5044 7331.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="7334.3488,-86.6821 7337.3226,-76.5132 7328.6564,-82.6081 7334.3488,-86.6821"/>
</g>
<!-- system_cpu07_dcache_port -->
<g id="node108" class="node">
<title>system_cpu07_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7324,-171.5C7324,-171.5 7398,-171.5 7398,-171.5 7404,-171.5 7410,-177.5 7410,-183.5 7410,-183.5 7410,-195.5 7410,-195.5 7410,-201.5 7404,-207.5 7398,-207.5 7398,-207.5 7324,-207.5 7324,-207.5 7318,-207.5 7312,-201.5 7312,-195.5 7312,-195.5 7312,-183.5 7312,-183.5 7312,-177.5 7318,-171.5 7324,-171.5"/>
<text text-anchor="middle" x="7361" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu07_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu07_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7526,-40.5C7526,-40.5 7578,-40.5 7578,-40.5 7584,-40.5 7590,-46.5 7590,-52.5 7590,-52.5 7590,-64.5 7590,-64.5 7590,-70.5 7584,-76.5 7578,-76.5 7578,-76.5 7526,-76.5 7526,-76.5 7520,-76.5 7514,-70.5 7514,-64.5 7514,-64.5 7514,-52.5 7514,-52.5 7514,-46.5 7520,-40.5 7526,-40.5"/>
<text text-anchor="middle" x="7552" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_dcache_port&#45;&gt;system_cpu07_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu07_dcache_port&#45;&gt;system_cpu07_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7380.3438,-171.4969C7390.348,-163.0156 7403.1368,-153.3834 7416,-147 7452.6982,-128.7885 7471.2391,-146.2082 7505,-123 7518.8228,-113.4978 7530.0828,-98.5584 7538.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="7541.1647,-87.1631 7543.1475,-76.7554 7535.1072,-83.6549 7541.1647,-87.1631"/>
</g>
<!-- system_cpu07_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu07_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7778,-171.5C7778,-171.5 7808,-171.5 7808,-171.5 7814,-171.5 7820,-177.5 7820,-183.5 7820,-183.5 7820,-195.5 7820,-195.5 7820,-201.5 7814,-207.5 7808,-207.5 7808,-207.5 7778,-207.5 7778,-207.5 7772,-207.5 7766,-201.5 7766,-195.5 7766,-195.5 7766,-183.5 7766,-183.5 7766,-177.5 7772,-171.5 7778,-171.5"/>
<text text-anchor="middle" x="7793" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu07_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu07_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7739,-40.5C7739,-40.5 7791,-40.5 7791,-40.5 7797,-40.5 7803,-46.5 7803,-52.5 7803,-52.5 7803,-64.5 7803,-64.5 7803,-70.5 7797,-76.5 7791,-76.5 7791,-76.5 7739,-76.5 7739,-76.5 7733,-76.5 7727,-70.5 7727,-64.5 7727,-64.5 7727,-52.5 7727,-52.5 7727,-46.5 7733,-40.5 7739,-40.5"/>
<text text-anchor="middle" x="7765" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_mmu_itb_walker_port&#45;&gt;system_cpu07_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu07_mmu_itb_walker_port&#45;&gt;system_cpu07_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7789.1067,-171.285C7784.405,-149.2878 7776.447,-112.0554 7770.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="7774.3732,-85.6078 7768.8602,-76.5603 7767.5278,-87.071 7774.3732,-85.6078"/>
</g>
<!-- system_cpu07_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu07_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7963,-171.5C7963,-171.5 7993,-171.5 7993,-171.5 7999,-171.5 8005,-177.5 8005,-183.5 8005,-183.5 8005,-195.5 8005,-195.5 8005,-201.5 7999,-207.5 7993,-207.5 7993,-207.5 7963,-207.5 7963,-207.5 7957,-207.5 7951,-201.5 7951,-195.5 7951,-195.5 7951,-183.5 7951,-183.5 7951,-177.5 7957,-171.5 7963,-171.5"/>
<text text-anchor="middle" x="7978" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu07_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu07_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7946,-40.5C7946,-40.5 7998,-40.5 7998,-40.5 8004,-40.5 8010,-46.5 8010,-52.5 8010,-52.5 8010,-64.5 8010,-64.5 8010,-70.5 8004,-76.5 7998,-76.5 7998,-76.5 7946,-76.5 7946,-76.5 7940,-76.5 7934,-70.5 7934,-64.5 7934,-64.5 7934,-52.5 7934,-52.5 7934,-46.5 7940,-40.5 7946,-40.5"/>
<text text-anchor="middle" x="7972" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_mmu_dtb_walker_port&#45;&gt;system_cpu07_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu07_mmu_dtb_walker_port&#45;&gt;system_cpu07_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7977.1657,-171.285C7976.1627,-149.3856 7974.4681,-112.3861 7973.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="7976.7812,-86.3896 7972.8272,-76.5603 7969.7885,-86.71 7976.7812,-86.3896"/>
</g>
<!-- system_cpu07_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu07_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7222,-40.5C7222,-40.5 7282,-40.5 7282,-40.5 7288,-40.5 7294,-46.5 7294,-52.5 7294,-52.5 7294,-64.5 7294,-64.5 7294,-70.5 7288,-76.5 7282,-76.5 7282,-76.5 7222,-76.5 7222,-76.5 7216,-76.5 7210,-70.5 7210,-64.5 7210,-64.5 7210,-52.5 7210,-52.5 7210,-46.5 7216,-40.5 7222,-40.5"/>
<text text-anchor="middle" x="7252" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu07_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7424,-40.5C7424,-40.5 7484,-40.5 7484,-40.5 7490,-40.5 7496,-46.5 7496,-52.5 7496,-52.5 7496,-64.5 7496,-64.5 7496,-70.5 7490,-76.5 7484,-76.5 7484,-76.5 7424,-76.5 7424,-76.5 7418,-76.5 7412,-70.5 7412,-64.5 7412,-64.5 7412,-52.5 7412,-52.5 7412,-46.5 7418,-40.5 7424,-40.5"/>
<text text-anchor="middle" x="7454" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu07_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7637,-40.5C7637,-40.5 7697,-40.5 7697,-40.5 7703,-40.5 7709,-46.5 7709,-52.5 7709,-52.5 7709,-64.5 7709,-64.5 7709,-70.5 7703,-76.5 7697,-76.5 7697,-76.5 7637,-76.5 7637,-76.5 7631,-76.5 7625,-70.5 7625,-64.5 7625,-64.5 7625,-52.5 7625,-52.5 7625,-46.5 7631,-40.5 7637,-40.5"/>
<text text-anchor="middle" x="7667" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu07_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7844,-40.5C7844,-40.5 7904,-40.5 7904,-40.5 7910,-40.5 7916,-46.5 7916,-52.5 7916,-52.5 7916,-64.5 7916,-64.5 7916,-70.5 7910,-76.5 7904,-76.5 7904,-76.5 7844,-76.5 7844,-76.5 7838,-76.5 7832,-70.5 7832,-64.5 7832,-64.5 7832,-52.5 7832,-52.5 7832,-46.5 7838,-40.5 7844,-40.5"/>
<text text-anchor="middle" x="7874" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu07_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7440.5,-171.5C7440.5,-171.5 7517.5,-171.5 7517.5,-171.5 7523.5,-171.5 7529.5,-177.5 7529.5,-183.5 7529.5,-183.5 7529.5,-195.5 7529.5,-195.5 7529.5,-201.5 7523.5,-207.5 7517.5,-207.5 7517.5,-207.5 7440.5,-207.5 7440.5,-207.5 7434.5,-207.5 7428.5,-201.5 7428.5,-195.5 7428.5,-195.5 7428.5,-183.5 7428.5,-183.5 7428.5,-177.5 7434.5,-171.5 7440.5,-171.5"/>
<text text-anchor="middle" x="7479" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu07_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu07_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7632,-171.5C7632,-171.5 7714,-171.5 7714,-171.5 7720,-171.5 7726,-177.5 7726,-183.5 7726,-183.5 7726,-195.5 7726,-195.5 7726,-201.5 7720,-207.5 7714,-207.5 7714,-207.5 7632,-207.5 7632,-207.5 7626,-207.5 7620,-201.5 7620,-195.5 7620,-195.5 7620,-183.5 7620,-183.5 7620,-177.5 7626,-171.5 7632,-171.5"/>
<text text-anchor="middle" x="7673" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu07_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu07_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7560,-171.5C7560,-171.5 7590,-171.5 7590,-171.5 7596,-171.5 7602,-177.5 7602,-183.5 7602,-183.5 7602,-195.5 7602,-195.5 7602,-201.5 7596,-207.5 7590,-207.5 7590,-207.5 7560,-207.5 7560,-207.5 7554,-207.5 7548,-201.5 7548,-195.5 7548,-195.5 7548,-183.5 7548,-183.5 7548,-177.5 7554,-171.5 7560,-171.5"/>
<text text-anchor="middle" x="7575" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu08_icache_port -->
<g id="node122" class="node">
<title>system_cpu08_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M8228,-171.5C8228,-171.5 8296,-171.5 8296,-171.5 8302,-171.5 8308,-177.5 8308,-183.5 8308,-183.5 8308,-195.5 8308,-195.5 8308,-201.5 8302,-207.5 8296,-207.5 8296,-207.5 8228,-207.5 8228,-207.5 8222,-207.5 8216,-201.5 8216,-195.5 8216,-195.5 8216,-183.5 8216,-183.5 8216,-177.5 8222,-171.5 8228,-171.5"/>
<text text-anchor="middle" x="8262" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu08_icache_cpu_side -->
<g id="node126" class="node">
<title>system_cpu08_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8338,-40.5C8338,-40.5 8390,-40.5 8390,-40.5 8396,-40.5 8402,-46.5 8402,-52.5 8402,-52.5 8402,-64.5 8402,-64.5 8402,-70.5 8396,-76.5 8390,-76.5 8390,-76.5 8338,-76.5 8338,-76.5 8332,-76.5 8326,-70.5 8326,-64.5 8326,-64.5 8326,-52.5 8326,-52.5 8326,-46.5 8332,-40.5 8338,-40.5"/>
<text text-anchor="middle" x="8364" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_icache_port&#45;&gt;system_cpu08_icache_cpu_side -->
<g id="edge34" class="edge">
<title>system_cpu08_icache_port&#45;&gt;system_cpu08_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8277.4801,-171.3982C8288.673,-158.1627 8304.0417,-139.6837 8317,-123 8326.6432,-110.5845 8336.9708,-96.5044 8345.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="8348.3488,-86.6821 8351.3226,-76.5132 8342.6564,-82.6081 8348.3488,-86.6821"/>
</g>
<!-- system_cpu08_dcache_port -->
<g id="node123" class="node">
<title>system_cpu08_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M8338,-171.5C8338,-171.5 8412,-171.5 8412,-171.5 8418,-171.5 8424,-177.5 8424,-183.5 8424,-183.5 8424,-195.5 8424,-195.5 8424,-201.5 8418,-207.5 8412,-207.5 8412,-207.5 8338,-207.5 8338,-207.5 8332,-207.5 8326,-201.5 8326,-195.5 8326,-195.5 8326,-183.5 8326,-183.5 8326,-177.5 8332,-171.5 8338,-171.5"/>
<text text-anchor="middle" x="8375" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu08_dcache_cpu_side -->
<g id="node128" class="node">
<title>system_cpu08_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8540,-40.5C8540,-40.5 8592,-40.5 8592,-40.5 8598,-40.5 8604,-46.5 8604,-52.5 8604,-52.5 8604,-64.5 8604,-64.5 8604,-70.5 8598,-76.5 8592,-76.5 8592,-76.5 8540,-76.5 8540,-76.5 8534,-76.5 8528,-70.5 8528,-64.5 8528,-64.5 8528,-52.5 8528,-52.5 8528,-46.5 8534,-40.5 8540,-40.5"/>
<text text-anchor="middle" x="8566" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_dcache_port&#45;&gt;system_cpu08_dcache_cpu_side -->
<g id="edge35" class="edge">
<title>system_cpu08_dcache_port&#45;&gt;system_cpu08_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8394.3438,-171.4969C8404.348,-163.0156 8417.1368,-153.3834 8430,-147 8466.6982,-128.7885 8485.2391,-146.2082 8519,-123 8532.8228,-113.4978 8544.0828,-98.5584 8552.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="8555.1647,-87.1631 8557.1475,-76.7554 8549.1072,-83.6549 8555.1647,-87.1631"/>
</g>
<!-- system_cpu08_mmu_itb_walker_port -->
<g id="node124" class="node">
<title>system_cpu08_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8792,-171.5C8792,-171.5 8822,-171.5 8822,-171.5 8828,-171.5 8834,-177.5 8834,-183.5 8834,-183.5 8834,-195.5 8834,-195.5 8834,-201.5 8828,-207.5 8822,-207.5 8822,-207.5 8792,-207.5 8792,-207.5 8786,-207.5 8780,-201.5 8780,-195.5 8780,-195.5 8780,-183.5 8780,-183.5 8780,-177.5 8786,-171.5 8792,-171.5"/>
<text text-anchor="middle" x="8807" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu08_itb_walker_cache_cpu_side -->
<g id="node130" class="node">
<title>system_cpu08_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8753,-40.5C8753,-40.5 8805,-40.5 8805,-40.5 8811,-40.5 8817,-46.5 8817,-52.5 8817,-52.5 8817,-64.5 8817,-64.5 8817,-70.5 8811,-76.5 8805,-76.5 8805,-76.5 8753,-76.5 8753,-76.5 8747,-76.5 8741,-70.5 8741,-64.5 8741,-64.5 8741,-52.5 8741,-52.5 8741,-46.5 8747,-40.5 8753,-40.5"/>
<text text-anchor="middle" x="8779" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_mmu_itb_walker_port&#45;&gt;system_cpu08_itb_walker_cache_cpu_side -->
<g id="edge36" class="edge">
<title>system_cpu08_mmu_itb_walker_port&#45;&gt;system_cpu08_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8803.1067,-171.285C8798.405,-149.2878 8790.447,-112.0554 8784.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="8788.3732,-85.6078 8782.8602,-76.5603 8781.5278,-87.071 8788.3732,-85.6078"/>
</g>
<!-- system_cpu08_mmu_dtb_walker_port -->
<g id="node125" class="node">
<title>system_cpu08_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8977,-171.5C8977,-171.5 9007,-171.5 9007,-171.5 9013,-171.5 9019,-177.5 9019,-183.5 9019,-183.5 9019,-195.5 9019,-195.5 9019,-201.5 9013,-207.5 9007,-207.5 9007,-207.5 8977,-207.5 8977,-207.5 8971,-207.5 8965,-201.5 8965,-195.5 8965,-195.5 8965,-183.5 8965,-183.5 8965,-177.5 8971,-171.5 8977,-171.5"/>
<text text-anchor="middle" x="8992" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu08_dtb_walker_cache_cpu_side -->
<g id="node132" class="node">
<title>system_cpu08_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8960,-40.5C8960,-40.5 9012,-40.5 9012,-40.5 9018,-40.5 9024,-46.5 9024,-52.5 9024,-52.5 9024,-64.5 9024,-64.5 9024,-70.5 9018,-76.5 9012,-76.5 9012,-76.5 8960,-76.5 8960,-76.5 8954,-76.5 8948,-70.5 8948,-64.5 8948,-64.5 8948,-52.5 8948,-52.5 8948,-46.5 8954,-40.5 8960,-40.5"/>
<text text-anchor="middle" x="8986" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_mmu_dtb_walker_port&#45;&gt;system_cpu08_dtb_walker_cache_cpu_side -->
<g id="edge37" class="edge">
<title>system_cpu08_mmu_dtb_walker_port&#45;&gt;system_cpu08_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8991.1657,-171.285C8990.1627,-149.3856 8988.4681,-112.3861 8987.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="8990.7812,-86.3896 8986.8272,-76.5603 8983.7885,-86.71 8990.7812,-86.3896"/>
</g>
<!-- system_cpu08_icache_mem_side -->
<g id="node127" class="node">
<title>system_cpu08_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8236,-40.5C8236,-40.5 8296,-40.5 8296,-40.5 8302,-40.5 8308,-46.5 8308,-52.5 8308,-52.5 8308,-64.5 8308,-64.5 8308,-70.5 8302,-76.5 8296,-76.5 8296,-76.5 8236,-76.5 8236,-76.5 8230,-76.5 8224,-70.5 8224,-64.5 8224,-64.5 8224,-52.5 8224,-52.5 8224,-46.5 8230,-40.5 8236,-40.5"/>
<text text-anchor="middle" x="8266" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_dcache_mem_side -->
<g id="node129" class="node">
<title>system_cpu08_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8438,-40.5C8438,-40.5 8498,-40.5 8498,-40.5 8504,-40.5 8510,-46.5 8510,-52.5 8510,-52.5 8510,-64.5 8510,-64.5 8510,-70.5 8504,-76.5 8498,-76.5 8498,-76.5 8438,-76.5 8438,-76.5 8432,-76.5 8426,-70.5 8426,-64.5 8426,-64.5 8426,-52.5 8426,-52.5 8426,-46.5 8432,-40.5 8438,-40.5"/>
<text text-anchor="middle" x="8468" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_itb_walker_cache_mem_side -->
<g id="node131" class="node">
<title>system_cpu08_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8651,-40.5C8651,-40.5 8711,-40.5 8711,-40.5 8717,-40.5 8723,-46.5 8723,-52.5 8723,-52.5 8723,-64.5 8723,-64.5 8723,-70.5 8717,-76.5 8711,-76.5 8711,-76.5 8651,-76.5 8651,-76.5 8645,-76.5 8639,-70.5 8639,-64.5 8639,-64.5 8639,-52.5 8639,-52.5 8639,-46.5 8645,-40.5 8651,-40.5"/>
<text text-anchor="middle" x="8681" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_dtb_walker_cache_mem_side -->
<g id="node133" class="node">
<title>system_cpu08_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8858,-40.5C8858,-40.5 8918,-40.5 8918,-40.5 8924,-40.5 8930,-46.5 8930,-52.5 8930,-52.5 8930,-64.5 8930,-64.5 8930,-70.5 8924,-76.5 8918,-76.5 8918,-76.5 8858,-76.5 8858,-76.5 8852,-76.5 8846,-70.5 8846,-64.5 8846,-64.5 8846,-52.5 8846,-52.5 8846,-46.5 8852,-40.5 8858,-40.5"/>
<text text-anchor="middle" x="8888" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_interrupts_int_requestor -->
<g id="node134" class="node">
<title>system_cpu08_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M8454.5,-171.5C8454.5,-171.5 8531.5,-171.5 8531.5,-171.5 8537.5,-171.5 8543.5,-177.5 8543.5,-183.5 8543.5,-183.5 8543.5,-195.5 8543.5,-195.5 8543.5,-201.5 8537.5,-207.5 8531.5,-207.5 8531.5,-207.5 8454.5,-207.5 8454.5,-207.5 8448.5,-207.5 8442.5,-201.5 8442.5,-195.5 8442.5,-195.5 8442.5,-183.5 8442.5,-183.5 8442.5,-177.5 8448.5,-171.5 8454.5,-171.5"/>
<text text-anchor="middle" x="8493" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu08_interrupts_int_responder -->
<g id="node135" class="node">
<title>system_cpu08_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M8646,-171.5C8646,-171.5 8728,-171.5 8728,-171.5 8734,-171.5 8740,-177.5 8740,-183.5 8740,-183.5 8740,-195.5 8740,-195.5 8740,-201.5 8734,-207.5 8728,-207.5 8728,-207.5 8646,-207.5 8646,-207.5 8640,-207.5 8634,-201.5 8634,-195.5 8634,-195.5 8634,-183.5 8634,-183.5 8634,-177.5 8640,-171.5 8646,-171.5"/>
<text text-anchor="middle" x="8687" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu08_interrupts_pio -->
<g id="node136" class="node">
<title>system_cpu08_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M8574,-171.5C8574,-171.5 8604,-171.5 8604,-171.5 8610,-171.5 8616,-177.5 8616,-183.5 8616,-183.5 8616,-195.5 8616,-195.5 8616,-201.5 8610,-207.5 8604,-207.5 8604,-207.5 8574,-207.5 8574,-207.5 8568,-207.5 8562,-201.5 8562,-195.5 8562,-195.5 8562,-183.5 8562,-183.5 8562,-177.5 8568,-171.5 8574,-171.5"/>
<text text-anchor="middle" x="8589" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu09_icache_port -->
<g id="node137" class="node">
<title>system_cpu09_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M9242,-171.5C9242,-171.5 9310,-171.5 9310,-171.5 9316,-171.5 9322,-177.5 9322,-183.5 9322,-183.5 9322,-195.5 9322,-195.5 9322,-201.5 9316,-207.5 9310,-207.5 9310,-207.5 9242,-207.5 9242,-207.5 9236,-207.5 9230,-201.5 9230,-195.5 9230,-195.5 9230,-183.5 9230,-183.5 9230,-177.5 9236,-171.5 9242,-171.5"/>
<text text-anchor="middle" x="9276" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu09_icache_cpu_side -->
<g id="node141" class="node">
<title>system_cpu09_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9352,-40.5C9352,-40.5 9404,-40.5 9404,-40.5 9410,-40.5 9416,-46.5 9416,-52.5 9416,-52.5 9416,-64.5 9416,-64.5 9416,-70.5 9410,-76.5 9404,-76.5 9404,-76.5 9352,-76.5 9352,-76.5 9346,-76.5 9340,-70.5 9340,-64.5 9340,-64.5 9340,-52.5 9340,-52.5 9340,-46.5 9346,-40.5 9352,-40.5"/>
<text text-anchor="middle" x="9378" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_icache_port&#45;&gt;system_cpu09_icache_cpu_side -->
<g id="edge38" class="edge">
<title>system_cpu09_icache_port&#45;&gt;system_cpu09_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M9291.4801,-171.3982C9302.673,-158.1627 9318.0417,-139.6837 9331,-123 9340.6432,-110.5845 9350.9708,-96.5044 9359.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="9362.3488,-86.6821 9365.3226,-76.5132 9356.6564,-82.6081 9362.3488,-86.6821"/>
</g>
<!-- system_cpu09_dcache_port -->
<g id="node138" class="node">
<title>system_cpu09_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M9352,-171.5C9352,-171.5 9426,-171.5 9426,-171.5 9432,-171.5 9438,-177.5 9438,-183.5 9438,-183.5 9438,-195.5 9438,-195.5 9438,-201.5 9432,-207.5 9426,-207.5 9426,-207.5 9352,-207.5 9352,-207.5 9346,-207.5 9340,-201.5 9340,-195.5 9340,-195.5 9340,-183.5 9340,-183.5 9340,-177.5 9346,-171.5 9352,-171.5"/>
<text text-anchor="middle" x="9389" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu09_dcache_cpu_side -->
<g id="node143" class="node">
<title>system_cpu09_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9554,-40.5C9554,-40.5 9606,-40.5 9606,-40.5 9612,-40.5 9618,-46.5 9618,-52.5 9618,-52.5 9618,-64.5 9618,-64.5 9618,-70.5 9612,-76.5 9606,-76.5 9606,-76.5 9554,-76.5 9554,-76.5 9548,-76.5 9542,-70.5 9542,-64.5 9542,-64.5 9542,-52.5 9542,-52.5 9542,-46.5 9548,-40.5 9554,-40.5"/>
<text text-anchor="middle" x="9580" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_dcache_port&#45;&gt;system_cpu09_dcache_cpu_side -->
<g id="edge39" class="edge">
<title>system_cpu09_dcache_port&#45;&gt;system_cpu09_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M9408.3438,-171.4969C9418.348,-163.0156 9431.1368,-153.3834 9444,-147 9480.6982,-128.7885 9499.2391,-146.2082 9533,-123 9546.8228,-113.4978 9558.0828,-98.5584 9566.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="9569.1647,-87.1631 9571.1475,-76.7554 9563.1072,-83.6549 9569.1647,-87.1631"/>
</g>
<!-- system_cpu09_mmu_itb_walker_port -->
<g id="node139" class="node">
<title>system_cpu09_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9806,-171.5C9806,-171.5 9836,-171.5 9836,-171.5 9842,-171.5 9848,-177.5 9848,-183.5 9848,-183.5 9848,-195.5 9848,-195.5 9848,-201.5 9842,-207.5 9836,-207.5 9836,-207.5 9806,-207.5 9806,-207.5 9800,-207.5 9794,-201.5 9794,-195.5 9794,-195.5 9794,-183.5 9794,-183.5 9794,-177.5 9800,-171.5 9806,-171.5"/>
<text text-anchor="middle" x="9821" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu09_itb_walker_cache_cpu_side -->
<g id="node145" class="node">
<title>system_cpu09_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9767,-40.5C9767,-40.5 9819,-40.5 9819,-40.5 9825,-40.5 9831,-46.5 9831,-52.5 9831,-52.5 9831,-64.5 9831,-64.5 9831,-70.5 9825,-76.5 9819,-76.5 9819,-76.5 9767,-76.5 9767,-76.5 9761,-76.5 9755,-70.5 9755,-64.5 9755,-64.5 9755,-52.5 9755,-52.5 9755,-46.5 9761,-40.5 9767,-40.5"/>
<text text-anchor="middle" x="9793" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_mmu_itb_walker_port&#45;&gt;system_cpu09_itb_walker_cache_cpu_side -->
<g id="edge40" class="edge">
<title>system_cpu09_mmu_itb_walker_port&#45;&gt;system_cpu09_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M9817.1067,-171.285C9812.405,-149.2878 9804.447,-112.0554 9798.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="9802.3732,-85.6078 9796.8602,-76.5603 9795.5278,-87.071 9802.3732,-85.6078"/>
</g>
<!-- system_cpu09_mmu_dtb_walker_port -->
<g id="node140" class="node">
<title>system_cpu09_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9991,-171.5C9991,-171.5 10021,-171.5 10021,-171.5 10027,-171.5 10033,-177.5 10033,-183.5 10033,-183.5 10033,-195.5 10033,-195.5 10033,-201.5 10027,-207.5 10021,-207.5 10021,-207.5 9991,-207.5 9991,-207.5 9985,-207.5 9979,-201.5 9979,-195.5 9979,-195.5 9979,-183.5 9979,-183.5 9979,-177.5 9985,-171.5 9991,-171.5"/>
<text text-anchor="middle" x="10006" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu09_dtb_walker_cache_cpu_side -->
<g id="node147" class="node">
<title>system_cpu09_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9974,-40.5C9974,-40.5 10026,-40.5 10026,-40.5 10032,-40.5 10038,-46.5 10038,-52.5 10038,-52.5 10038,-64.5 10038,-64.5 10038,-70.5 10032,-76.5 10026,-76.5 10026,-76.5 9974,-76.5 9974,-76.5 9968,-76.5 9962,-70.5 9962,-64.5 9962,-64.5 9962,-52.5 9962,-52.5 9962,-46.5 9968,-40.5 9974,-40.5"/>
<text text-anchor="middle" x="10000" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_mmu_dtb_walker_port&#45;&gt;system_cpu09_dtb_walker_cache_cpu_side -->
<g id="edge41" class="edge">
<title>system_cpu09_mmu_dtb_walker_port&#45;&gt;system_cpu09_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M10005.1657,-171.285C10004.1627,-149.3856 10002.4681,-112.3861 10001.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="10004.7812,-86.3896 10000.8272,-76.5603 9997.7885,-86.71 10004.7812,-86.3896"/>
</g>
<!-- system_cpu09_icache_mem_side -->
<g id="node142" class="node">
<title>system_cpu09_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9250,-40.5C9250,-40.5 9310,-40.5 9310,-40.5 9316,-40.5 9322,-46.5 9322,-52.5 9322,-52.5 9322,-64.5 9322,-64.5 9322,-70.5 9316,-76.5 9310,-76.5 9310,-76.5 9250,-76.5 9250,-76.5 9244,-76.5 9238,-70.5 9238,-64.5 9238,-64.5 9238,-52.5 9238,-52.5 9238,-46.5 9244,-40.5 9250,-40.5"/>
<text text-anchor="middle" x="9280" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_dcache_mem_side -->
<g id="node144" class="node">
<title>system_cpu09_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9452,-40.5C9452,-40.5 9512,-40.5 9512,-40.5 9518,-40.5 9524,-46.5 9524,-52.5 9524,-52.5 9524,-64.5 9524,-64.5 9524,-70.5 9518,-76.5 9512,-76.5 9512,-76.5 9452,-76.5 9452,-76.5 9446,-76.5 9440,-70.5 9440,-64.5 9440,-64.5 9440,-52.5 9440,-52.5 9440,-46.5 9446,-40.5 9452,-40.5"/>
<text text-anchor="middle" x="9482" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_itb_walker_cache_mem_side -->
<g id="node146" class="node">
<title>system_cpu09_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9665,-40.5C9665,-40.5 9725,-40.5 9725,-40.5 9731,-40.5 9737,-46.5 9737,-52.5 9737,-52.5 9737,-64.5 9737,-64.5 9737,-70.5 9731,-76.5 9725,-76.5 9725,-76.5 9665,-76.5 9665,-76.5 9659,-76.5 9653,-70.5 9653,-64.5 9653,-64.5 9653,-52.5 9653,-52.5 9653,-46.5 9659,-40.5 9665,-40.5"/>
<text text-anchor="middle" x="9695" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_dtb_walker_cache_mem_side -->
<g id="node148" class="node">
<title>system_cpu09_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9872,-40.5C9872,-40.5 9932,-40.5 9932,-40.5 9938,-40.5 9944,-46.5 9944,-52.5 9944,-52.5 9944,-64.5 9944,-64.5 9944,-70.5 9938,-76.5 9932,-76.5 9932,-76.5 9872,-76.5 9872,-76.5 9866,-76.5 9860,-70.5 9860,-64.5 9860,-64.5 9860,-52.5 9860,-52.5 9860,-46.5 9866,-40.5 9872,-40.5"/>
<text text-anchor="middle" x="9902" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_interrupts_int_requestor -->
<g id="node149" class="node">
<title>system_cpu09_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M9468.5,-171.5C9468.5,-171.5 9545.5,-171.5 9545.5,-171.5 9551.5,-171.5 9557.5,-177.5 9557.5,-183.5 9557.5,-183.5 9557.5,-195.5 9557.5,-195.5 9557.5,-201.5 9551.5,-207.5 9545.5,-207.5 9545.5,-207.5 9468.5,-207.5 9468.5,-207.5 9462.5,-207.5 9456.5,-201.5 9456.5,-195.5 9456.5,-195.5 9456.5,-183.5 9456.5,-183.5 9456.5,-177.5 9462.5,-171.5 9468.5,-171.5"/>
<text text-anchor="middle" x="9507" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu09_interrupts_int_responder -->
<g id="node150" class="node">
<title>system_cpu09_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M9660,-171.5C9660,-171.5 9742,-171.5 9742,-171.5 9748,-171.5 9754,-177.5 9754,-183.5 9754,-183.5 9754,-195.5 9754,-195.5 9754,-201.5 9748,-207.5 9742,-207.5 9742,-207.5 9660,-207.5 9660,-207.5 9654,-207.5 9648,-201.5 9648,-195.5 9648,-195.5 9648,-183.5 9648,-183.5 9648,-177.5 9654,-171.5 9660,-171.5"/>
<text text-anchor="middle" x="9701" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu09_interrupts_pio -->
<g id="node151" class="node">
<title>system_cpu09_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M9588,-171.5C9588,-171.5 9618,-171.5 9618,-171.5 9624,-171.5 9630,-177.5 9630,-183.5 9630,-183.5 9630,-195.5 9630,-195.5 9630,-201.5 9624,-207.5 9618,-207.5 9618,-207.5 9588,-207.5 9588,-207.5 9582,-207.5 9576,-201.5 9576,-195.5 9576,-195.5 9576,-183.5 9576,-183.5 9576,-177.5 9582,-171.5 9588,-171.5"/>
<text text-anchor="middle" x="9603" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu10_icache_port -->
<g id="node152" class="node">
<title>system_cpu10_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M10256,-171.5C10256,-171.5 10324,-171.5 10324,-171.5 10330,-171.5 10336,-177.5 10336,-183.5 10336,-183.5 10336,-195.5 10336,-195.5 10336,-201.5 10330,-207.5 10324,-207.5 10324,-207.5 10256,-207.5 10256,-207.5 10250,-207.5 10244,-201.5 10244,-195.5 10244,-195.5 10244,-183.5 10244,-183.5 10244,-177.5 10250,-171.5 10256,-171.5"/>
<text text-anchor="middle" x="10290" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu10_icache_cpu_side -->
<g id="node156" class="node">
<title>system_cpu10_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10366,-40.5C10366,-40.5 10418,-40.5 10418,-40.5 10424,-40.5 10430,-46.5 10430,-52.5 10430,-52.5 10430,-64.5 10430,-64.5 10430,-70.5 10424,-76.5 10418,-76.5 10418,-76.5 10366,-76.5 10366,-76.5 10360,-76.5 10354,-70.5 10354,-64.5 10354,-64.5 10354,-52.5 10354,-52.5 10354,-46.5 10360,-40.5 10366,-40.5"/>
<text text-anchor="middle" x="10392" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_icache_port&#45;&gt;system_cpu10_icache_cpu_side -->
<g id="edge42" class="edge">
<title>system_cpu10_icache_port&#45;&gt;system_cpu10_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M10305.4801,-171.3982C10316.673,-158.1627 10332.0417,-139.6837 10345,-123 10354.6432,-110.5845 10364.9708,-96.5044 10373.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="10376.3488,-86.6821 10379.3226,-76.5132 10370.6564,-82.6081 10376.3488,-86.6821"/>
</g>
<!-- system_cpu10_dcache_port -->
<g id="node153" class="node">
<title>system_cpu10_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M10366,-171.5C10366,-171.5 10440,-171.5 10440,-171.5 10446,-171.5 10452,-177.5 10452,-183.5 10452,-183.5 10452,-195.5 10452,-195.5 10452,-201.5 10446,-207.5 10440,-207.5 10440,-207.5 10366,-207.5 10366,-207.5 10360,-207.5 10354,-201.5 10354,-195.5 10354,-195.5 10354,-183.5 10354,-183.5 10354,-177.5 10360,-171.5 10366,-171.5"/>
<text text-anchor="middle" x="10403" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu10_dcache_cpu_side -->
<g id="node158" class="node">
<title>system_cpu10_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10568,-40.5C10568,-40.5 10620,-40.5 10620,-40.5 10626,-40.5 10632,-46.5 10632,-52.5 10632,-52.5 10632,-64.5 10632,-64.5 10632,-70.5 10626,-76.5 10620,-76.5 10620,-76.5 10568,-76.5 10568,-76.5 10562,-76.5 10556,-70.5 10556,-64.5 10556,-64.5 10556,-52.5 10556,-52.5 10556,-46.5 10562,-40.5 10568,-40.5"/>
<text text-anchor="middle" x="10594" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_dcache_port&#45;&gt;system_cpu10_dcache_cpu_side -->
<g id="edge43" class="edge">
<title>system_cpu10_dcache_port&#45;&gt;system_cpu10_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M10422.3438,-171.4969C10432.348,-163.0156 10445.1368,-153.3834 10458,-147 10494.6982,-128.7885 10513.2391,-146.2082 10547,-123 10560.8228,-113.4978 10572.0828,-98.5584 10580.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="10583.1647,-87.1631 10585.1475,-76.7554 10577.1072,-83.6549 10583.1647,-87.1631"/>
</g>
<!-- system_cpu10_mmu_itb_walker_port -->
<g id="node154" class="node">
<title>system_cpu10_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10820,-171.5C10820,-171.5 10850,-171.5 10850,-171.5 10856,-171.5 10862,-177.5 10862,-183.5 10862,-183.5 10862,-195.5 10862,-195.5 10862,-201.5 10856,-207.5 10850,-207.5 10850,-207.5 10820,-207.5 10820,-207.5 10814,-207.5 10808,-201.5 10808,-195.5 10808,-195.5 10808,-183.5 10808,-183.5 10808,-177.5 10814,-171.5 10820,-171.5"/>
<text text-anchor="middle" x="10835" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu10_itb_walker_cache_cpu_side -->
<g id="node160" class="node">
<title>system_cpu10_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10781,-40.5C10781,-40.5 10833,-40.5 10833,-40.5 10839,-40.5 10845,-46.5 10845,-52.5 10845,-52.5 10845,-64.5 10845,-64.5 10845,-70.5 10839,-76.5 10833,-76.5 10833,-76.5 10781,-76.5 10781,-76.5 10775,-76.5 10769,-70.5 10769,-64.5 10769,-64.5 10769,-52.5 10769,-52.5 10769,-46.5 10775,-40.5 10781,-40.5"/>
<text text-anchor="middle" x="10807" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_mmu_itb_walker_port&#45;&gt;system_cpu10_itb_walker_cache_cpu_side -->
<g id="edge44" class="edge">
<title>system_cpu10_mmu_itb_walker_port&#45;&gt;system_cpu10_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M10831.1067,-171.285C10826.405,-149.2878 10818.447,-112.0554 10812.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="10816.3732,-85.6078 10810.8602,-76.5603 10809.5278,-87.071 10816.3732,-85.6078"/>
</g>
<!-- system_cpu10_mmu_dtb_walker_port -->
<g id="node155" class="node">
<title>system_cpu10_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11005,-171.5C11005,-171.5 11035,-171.5 11035,-171.5 11041,-171.5 11047,-177.5 11047,-183.5 11047,-183.5 11047,-195.5 11047,-195.5 11047,-201.5 11041,-207.5 11035,-207.5 11035,-207.5 11005,-207.5 11005,-207.5 10999,-207.5 10993,-201.5 10993,-195.5 10993,-195.5 10993,-183.5 10993,-183.5 10993,-177.5 10999,-171.5 11005,-171.5"/>
<text text-anchor="middle" x="11020" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu10_dtb_walker_cache_cpu_side -->
<g id="node162" class="node">
<title>system_cpu10_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10988,-40.5C10988,-40.5 11040,-40.5 11040,-40.5 11046,-40.5 11052,-46.5 11052,-52.5 11052,-52.5 11052,-64.5 11052,-64.5 11052,-70.5 11046,-76.5 11040,-76.5 11040,-76.5 10988,-76.5 10988,-76.5 10982,-76.5 10976,-70.5 10976,-64.5 10976,-64.5 10976,-52.5 10976,-52.5 10976,-46.5 10982,-40.5 10988,-40.5"/>
<text text-anchor="middle" x="11014" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_mmu_dtb_walker_port&#45;&gt;system_cpu10_dtb_walker_cache_cpu_side -->
<g id="edge45" class="edge">
<title>system_cpu10_mmu_dtb_walker_port&#45;&gt;system_cpu10_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M11019.1657,-171.285C11018.1627,-149.3856 11016.4681,-112.3861 11015.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="11018.7812,-86.3896 11014.8272,-76.5603 11011.7885,-86.71 11018.7812,-86.3896"/>
</g>
<!-- system_cpu10_icache_mem_side -->
<g id="node157" class="node">
<title>system_cpu10_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10264,-40.5C10264,-40.5 10324,-40.5 10324,-40.5 10330,-40.5 10336,-46.5 10336,-52.5 10336,-52.5 10336,-64.5 10336,-64.5 10336,-70.5 10330,-76.5 10324,-76.5 10324,-76.5 10264,-76.5 10264,-76.5 10258,-76.5 10252,-70.5 10252,-64.5 10252,-64.5 10252,-52.5 10252,-52.5 10252,-46.5 10258,-40.5 10264,-40.5"/>
<text text-anchor="middle" x="10294" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_dcache_mem_side -->
<g id="node159" class="node">
<title>system_cpu10_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10466,-40.5C10466,-40.5 10526,-40.5 10526,-40.5 10532,-40.5 10538,-46.5 10538,-52.5 10538,-52.5 10538,-64.5 10538,-64.5 10538,-70.5 10532,-76.5 10526,-76.5 10526,-76.5 10466,-76.5 10466,-76.5 10460,-76.5 10454,-70.5 10454,-64.5 10454,-64.5 10454,-52.5 10454,-52.5 10454,-46.5 10460,-40.5 10466,-40.5"/>
<text text-anchor="middle" x="10496" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_itb_walker_cache_mem_side -->
<g id="node161" class="node">
<title>system_cpu10_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10679,-40.5C10679,-40.5 10739,-40.5 10739,-40.5 10745,-40.5 10751,-46.5 10751,-52.5 10751,-52.5 10751,-64.5 10751,-64.5 10751,-70.5 10745,-76.5 10739,-76.5 10739,-76.5 10679,-76.5 10679,-76.5 10673,-76.5 10667,-70.5 10667,-64.5 10667,-64.5 10667,-52.5 10667,-52.5 10667,-46.5 10673,-40.5 10679,-40.5"/>
<text text-anchor="middle" x="10709" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_dtb_walker_cache_mem_side -->
<g id="node163" class="node">
<title>system_cpu10_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10886,-40.5C10886,-40.5 10946,-40.5 10946,-40.5 10952,-40.5 10958,-46.5 10958,-52.5 10958,-52.5 10958,-64.5 10958,-64.5 10958,-70.5 10952,-76.5 10946,-76.5 10946,-76.5 10886,-76.5 10886,-76.5 10880,-76.5 10874,-70.5 10874,-64.5 10874,-64.5 10874,-52.5 10874,-52.5 10874,-46.5 10880,-40.5 10886,-40.5"/>
<text text-anchor="middle" x="10916" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_interrupts_int_requestor -->
<g id="node164" class="node">
<title>system_cpu10_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M10482.5,-171.5C10482.5,-171.5 10559.5,-171.5 10559.5,-171.5 10565.5,-171.5 10571.5,-177.5 10571.5,-183.5 10571.5,-183.5 10571.5,-195.5 10571.5,-195.5 10571.5,-201.5 10565.5,-207.5 10559.5,-207.5 10559.5,-207.5 10482.5,-207.5 10482.5,-207.5 10476.5,-207.5 10470.5,-201.5 10470.5,-195.5 10470.5,-195.5 10470.5,-183.5 10470.5,-183.5 10470.5,-177.5 10476.5,-171.5 10482.5,-171.5"/>
<text text-anchor="middle" x="10521" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu10_interrupts_int_responder -->
<g id="node165" class="node">
<title>system_cpu10_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M10674,-171.5C10674,-171.5 10756,-171.5 10756,-171.5 10762,-171.5 10768,-177.5 10768,-183.5 10768,-183.5 10768,-195.5 10768,-195.5 10768,-201.5 10762,-207.5 10756,-207.5 10756,-207.5 10674,-207.5 10674,-207.5 10668,-207.5 10662,-201.5 10662,-195.5 10662,-195.5 10662,-183.5 10662,-183.5 10662,-177.5 10668,-171.5 10674,-171.5"/>
<text text-anchor="middle" x="10715" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu10_interrupts_pio -->
<g id="node166" class="node">
<title>system_cpu10_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M10602,-171.5C10602,-171.5 10632,-171.5 10632,-171.5 10638,-171.5 10644,-177.5 10644,-183.5 10644,-183.5 10644,-195.5 10644,-195.5 10644,-201.5 10638,-207.5 10632,-207.5 10632,-207.5 10602,-207.5 10602,-207.5 10596,-207.5 10590,-201.5 10590,-195.5 10590,-195.5 10590,-183.5 10590,-183.5 10590,-177.5 10596,-171.5 10602,-171.5"/>
<text text-anchor="middle" x="10617" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu11_icache_port -->
<g id="node167" class="node">
<title>system_cpu11_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M11270,-171.5C11270,-171.5 11338,-171.5 11338,-171.5 11344,-171.5 11350,-177.5 11350,-183.5 11350,-183.5 11350,-195.5 11350,-195.5 11350,-201.5 11344,-207.5 11338,-207.5 11338,-207.5 11270,-207.5 11270,-207.5 11264,-207.5 11258,-201.5 11258,-195.5 11258,-195.5 11258,-183.5 11258,-183.5 11258,-177.5 11264,-171.5 11270,-171.5"/>
<text text-anchor="middle" x="11304" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu11_icache_cpu_side -->
<g id="node171" class="node">
<title>system_cpu11_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11380,-40.5C11380,-40.5 11432,-40.5 11432,-40.5 11438,-40.5 11444,-46.5 11444,-52.5 11444,-52.5 11444,-64.5 11444,-64.5 11444,-70.5 11438,-76.5 11432,-76.5 11432,-76.5 11380,-76.5 11380,-76.5 11374,-76.5 11368,-70.5 11368,-64.5 11368,-64.5 11368,-52.5 11368,-52.5 11368,-46.5 11374,-40.5 11380,-40.5"/>
<text text-anchor="middle" x="11406" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_icache_port&#45;&gt;system_cpu11_icache_cpu_side -->
<g id="edge46" class="edge">
<title>system_cpu11_icache_port&#45;&gt;system_cpu11_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M11319.4801,-171.3982C11330.673,-158.1627 11346.0417,-139.6837 11359,-123 11368.6432,-110.5845 11378.9708,-96.5044 11387.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="11390.3488,-86.6821 11393.3226,-76.5132 11384.6564,-82.6081 11390.3488,-86.6821"/>
</g>
<!-- system_cpu11_dcache_port -->
<g id="node168" class="node">
<title>system_cpu11_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M11380,-171.5C11380,-171.5 11454,-171.5 11454,-171.5 11460,-171.5 11466,-177.5 11466,-183.5 11466,-183.5 11466,-195.5 11466,-195.5 11466,-201.5 11460,-207.5 11454,-207.5 11454,-207.5 11380,-207.5 11380,-207.5 11374,-207.5 11368,-201.5 11368,-195.5 11368,-195.5 11368,-183.5 11368,-183.5 11368,-177.5 11374,-171.5 11380,-171.5"/>
<text text-anchor="middle" x="11417" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu11_dcache_cpu_side -->
<g id="node173" class="node">
<title>system_cpu11_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11582,-40.5C11582,-40.5 11634,-40.5 11634,-40.5 11640,-40.5 11646,-46.5 11646,-52.5 11646,-52.5 11646,-64.5 11646,-64.5 11646,-70.5 11640,-76.5 11634,-76.5 11634,-76.5 11582,-76.5 11582,-76.5 11576,-76.5 11570,-70.5 11570,-64.5 11570,-64.5 11570,-52.5 11570,-52.5 11570,-46.5 11576,-40.5 11582,-40.5"/>
<text text-anchor="middle" x="11608" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_dcache_port&#45;&gt;system_cpu11_dcache_cpu_side -->
<g id="edge47" class="edge">
<title>system_cpu11_dcache_port&#45;&gt;system_cpu11_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M11436.3438,-171.4969C11446.348,-163.0156 11459.1368,-153.3834 11472,-147 11508.6982,-128.7885 11527.2391,-146.2082 11561,-123 11574.8228,-113.4978 11586.0828,-98.5584 11594.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="11597.1647,-87.1631 11599.1475,-76.7554 11591.1072,-83.6549 11597.1647,-87.1631"/>
</g>
<!-- system_cpu11_mmu_itb_walker_port -->
<g id="node169" class="node">
<title>system_cpu11_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11834,-171.5C11834,-171.5 11864,-171.5 11864,-171.5 11870,-171.5 11876,-177.5 11876,-183.5 11876,-183.5 11876,-195.5 11876,-195.5 11876,-201.5 11870,-207.5 11864,-207.5 11864,-207.5 11834,-207.5 11834,-207.5 11828,-207.5 11822,-201.5 11822,-195.5 11822,-195.5 11822,-183.5 11822,-183.5 11822,-177.5 11828,-171.5 11834,-171.5"/>
<text text-anchor="middle" x="11849" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu11_itb_walker_cache_cpu_side -->
<g id="node175" class="node">
<title>system_cpu11_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11795,-40.5C11795,-40.5 11847,-40.5 11847,-40.5 11853,-40.5 11859,-46.5 11859,-52.5 11859,-52.5 11859,-64.5 11859,-64.5 11859,-70.5 11853,-76.5 11847,-76.5 11847,-76.5 11795,-76.5 11795,-76.5 11789,-76.5 11783,-70.5 11783,-64.5 11783,-64.5 11783,-52.5 11783,-52.5 11783,-46.5 11789,-40.5 11795,-40.5"/>
<text text-anchor="middle" x="11821" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_mmu_itb_walker_port&#45;&gt;system_cpu11_itb_walker_cache_cpu_side -->
<g id="edge48" class="edge">
<title>system_cpu11_mmu_itb_walker_port&#45;&gt;system_cpu11_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M11845.1067,-171.285C11840.405,-149.2878 11832.447,-112.0554 11826.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="11830.3732,-85.6078 11824.8602,-76.5603 11823.5278,-87.071 11830.3732,-85.6078"/>
</g>
<!-- system_cpu11_mmu_dtb_walker_port -->
<g id="node170" class="node">
<title>system_cpu11_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M12019,-171.5C12019,-171.5 12049,-171.5 12049,-171.5 12055,-171.5 12061,-177.5 12061,-183.5 12061,-183.5 12061,-195.5 12061,-195.5 12061,-201.5 12055,-207.5 12049,-207.5 12049,-207.5 12019,-207.5 12019,-207.5 12013,-207.5 12007,-201.5 12007,-195.5 12007,-195.5 12007,-183.5 12007,-183.5 12007,-177.5 12013,-171.5 12019,-171.5"/>
<text text-anchor="middle" x="12034" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu11_dtb_walker_cache_cpu_side -->
<g id="node177" class="node">
<title>system_cpu11_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12002,-40.5C12002,-40.5 12054,-40.5 12054,-40.5 12060,-40.5 12066,-46.5 12066,-52.5 12066,-52.5 12066,-64.5 12066,-64.5 12066,-70.5 12060,-76.5 12054,-76.5 12054,-76.5 12002,-76.5 12002,-76.5 11996,-76.5 11990,-70.5 11990,-64.5 11990,-64.5 11990,-52.5 11990,-52.5 11990,-46.5 11996,-40.5 12002,-40.5"/>
<text text-anchor="middle" x="12028" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_mmu_dtb_walker_port&#45;&gt;system_cpu11_dtb_walker_cache_cpu_side -->
<g id="edge49" class="edge">
<title>system_cpu11_mmu_dtb_walker_port&#45;&gt;system_cpu11_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M12033.1657,-171.285C12032.1627,-149.3856 12030.4681,-112.3861 12029.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="12032.7812,-86.3896 12028.8272,-76.5603 12025.7885,-86.71 12032.7812,-86.3896"/>
</g>
<!-- system_cpu11_icache_mem_side -->
<g id="node172" class="node">
<title>system_cpu11_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11278,-40.5C11278,-40.5 11338,-40.5 11338,-40.5 11344,-40.5 11350,-46.5 11350,-52.5 11350,-52.5 11350,-64.5 11350,-64.5 11350,-70.5 11344,-76.5 11338,-76.5 11338,-76.5 11278,-76.5 11278,-76.5 11272,-76.5 11266,-70.5 11266,-64.5 11266,-64.5 11266,-52.5 11266,-52.5 11266,-46.5 11272,-40.5 11278,-40.5"/>
<text text-anchor="middle" x="11308" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_dcache_mem_side -->
<g id="node174" class="node">
<title>system_cpu11_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11480,-40.5C11480,-40.5 11540,-40.5 11540,-40.5 11546,-40.5 11552,-46.5 11552,-52.5 11552,-52.5 11552,-64.5 11552,-64.5 11552,-70.5 11546,-76.5 11540,-76.5 11540,-76.5 11480,-76.5 11480,-76.5 11474,-76.5 11468,-70.5 11468,-64.5 11468,-64.5 11468,-52.5 11468,-52.5 11468,-46.5 11474,-40.5 11480,-40.5"/>
<text text-anchor="middle" x="11510" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_itb_walker_cache_mem_side -->
<g id="node176" class="node">
<title>system_cpu11_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11693,-40.5C11693,-40.5 11753,-40.5 11753,-40.5 11759,-40.5 11765,-46.5 11765,-52.5 11765,-52.5 11765,-64.5 11765,-64.5 11765,-70.5 11759,-76.5 11753,-76.5 11753,-76.5 11693,-76.5 11693,-76.5 11687,-76.5 11681,-70.5 11681,-64.5 11681,-64.5 11681,-52.5 11681,-52.5 11681,-46.5 11687,-40.5 11693,-40.5"/>
<text text-anchor="middle" x="11723" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_dtb_walker_cache_mem_side -->
<g id="node178" class="node">
<title>system_cpu11_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11900,-40.5C11900,-40.5 11960,-40.5 11960,-40.5 11966,-40.5 11972,-46.5 11972,-52.5 11972,-52.5 11972,-64.5 11972,-64.5 11972,-70.5 11966,-76.5 11960,-76.5 11960,-76.5 11900,-76.5 11900,-76.5 11894,-76.5 11888,-70.5 11888,-64.5 11888,-64.5 11888,-52.5 11888,-52.5 11888,-46.5 11894,-40.5 11900,-40.5"/>
<text text-anchor="middle" x="11930" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_interrupts_int_requestor -->
<g id="node179" class="node">
<title>system_cpu11_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M11496.5,-171.5C11496.5,-171.5 11573.5,-171.5 11573.5,-171.5 11579.5,-171.5 11585.5,-177.5 11585.5,-183.5 11585.5,-183.5 11585.5,-195.5 11585.5,-195.5 11585.5,-201.5 11579.5,-207.5 11573.5,-207.5 11573.5,-207.5 11496.5,-207.5 11496.5,-207.5 11490.5,-207.5 11484.5,-201.5 11484.5,-195.5 11484.5,-195.5 11484.5,-183.5 11484.5,-183.5 11484.5,-177.5 11490.5,-171.5 11496.5,-171.5"/>
<text text-anchor="middle" x="11535" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu11_interrupts_int_responder -->
<g id="node180" class="node">
<title>system_cpu11_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M11688,-171.5C11688,-171.5 11770,-171.5 11770,-171.5 11776,-171.5 11782,-177.5 11782,-183.5 11782,-183.5 11782,-195.5 11782,-195.5 11782,-201.5 11776,-207.5 11770,-207.5 11770,-207.5 11688,-207.5 11688,-207.5 11682,-207.5 11676,-201.5 11676,-195.5 11676,-195.5 11676,-183.5 11676,-183.5 11676,-177.5 11682,-171.5 11688,-171.5"/>
<text text-anchor="middle" x="11729" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu11_interrupts_pio -->
<g id="node181" class="node">
<title>system_cpu11_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M11616,-171.5C11616,-171.5 11646,-171.5 11646,-171.5 11652,-171.5 11658,-177.5 11658,-183.5 11658,-183.5 11658,-195.5 11658,-195.5 11658,-201.5 11652,-207.5 11646,-207.5 11646,-207.5 11616,-207.5 11616,-207.5 11610,-207.5 11604,-201.5 11604,-195.5 11604,-195.5 11604,-183.5 11604,-183.5 11604,-177.5 11610,-171.5 11616,-171.5"/>
<text text-anchor="middle" x="11631" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu12_icache_port -->
<g id="node182" class="node">
<title>system_cpu12_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M12284,-171.5C12284,-171.5 12352,-171.5 12352,-171.5 12358,-171.5 12364,-177.5 12364,-183.5 12364,-183.5 12364,-195.5 12364,-195.5 12364,-201.5 12358,-207.5 12352,-207.5 12352,-207.5 12284,-207.5 12284,-207.5 12278,-207.5 12272,-201.5 12272,-195.5 12272,-195.5 12272,-183.5 12272,-183.5 12272,-177.5 12278,-171.5 12284,-171.5"/>
<text text-anchor="middle" x="12318" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu12_icache_cpu_side -->
<g id="node186" class="node">
<title>system_cpu12_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12394,-40.5C12394,-40.5 12446,-40.5 12446,-40.5 12452,-40.5 12458,-46.5 12458,-52.5 12458,-52.5 12458,-64.5 12458,-64.5 12458,-70.5 12452,-76.5 12446,-76.5 12446,-76.5 12394,-76.5 12394,-76.5 12388,-76.5 12382,-70.5 12382,-64.5 12382,-64.5 12382,-52.5 12382,-52.5 12382,-46.5 12388,-40.5 12394,-40.5"/>
<text text-anchor="middle" x="12420" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_icache_port&#45;&gt;system_cpu12_icache_cpu_side -->
<g id="edge50" class="edge">
<title>system_cpu12_icache_port&#45;&gt;system_cpu12_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M12333.4801,-171.3982C12344.673,-158.1627 12360.0417,-139.6837 12373,-123 12382.6432,-110.5845 12392.9708,-96.5044 12401.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="12404.3488,-86.6821 12407.3226,-76.5132 12398.6564,-82.6081 12404.3488,-86.6821"/>
</g>
<!-- system_cpu12_dcache_port -->
<g id="node183" class="node">
<title>system_cpu12_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M12394,-171.5C12394,-171.5 12468,-171.5 12468,-171.5 12474,-171.5 12480,-177.5 12480,-183.5 12480,-183.5 12480,-195.5 12480,-195.5 12480,-201.5 12474,-207.5 12468,-207.5 12468,-207.5 12394,-207.5 12394,-207.5 12388,-207.5 12382,-201.5 12382,-195.5 12382,-195.5 12382,-183.5 12382,-183.5 12382,-177.5 12388,-171.5 12394,-171.5"/>
<text text-anchor="middle" x="12431" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu12_dcache_cpu_side -->
<g id="node188" class="node">
<title>system_cpu12_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12596,-40.5C12596,-40.5 12648,-40.5 12648,-40.5 12654,-40.5 12660,-46.5 12660,-52.5 12660,-52.5 12660,-64.5 12660,-64.5 12660,-70.5 12654,-76.5 12648,-76.5 12648,-76.5 12596,-76.5 12596,-76.5 12590,-76.5 12584,-70.5 12584,-64.5 12584,-64.5 12584,-52.5 12584,-52.5 12584,-46.5 12590,-40.5 12596,-40.5"/>
<text text-anchor="middle" x="12622" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_dcache_port&#45;&gt;system_cpu12_dcache_cpu_side -->
<g id="edge51" class="edge">
<title>system_cpu12_dcache_port&#45;&gt;system_cpu12_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M12450.3438,-171.4969C12460.348,-163.0156 12473.1368,-153.3834 12486,-147 12522.6982,-128.7885 12541.2391,-146.2082 12575,-123 12588.8228,-113.4978 12600.0828,-98.5584 12608.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="12611.1647,-87.1631 12613.1475,-76.7554 12605.1072,-83.6549 12611.1647,-87.1631"/>
</g>
<!-- system_cpu12_mmu_itb_walker_port -->
<g id="node184" class="node">
<title>system_cpu12_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M12848,-171.5C12848,-171.5 12878,-171.5 12878,-171.5 12884,-171.5 12890,-177.5 12890,-183.5 12890,-183.5 12890,-195.5 12890,-195.5 12890,-201.5 12884,-207.5 12878,-207.5 12878,-207.5 12848,-207.5 12848,-207.5 12842,-207.5 12836,-201.5 12836,-195.5 12836,-195.5 12836,-183.5 12836,-183.5 12836,-177.5 12842,-171.5 12848,-171.5"/>
<text text-anchor="middle" x="12863" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu12_itb_walker_cache_cpu_side -->
<g id="node190" class="node">
<title>system_cpu12_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12809,-40.5C12809,-40.5 12861,-40.5 12861,-40.5 12867,-40.5 12873,-46.5 12873,-52.5 12873,-52.5 12873,-64.5 12873,-64.5 12873,-70.5 12867,-76.5 12861,-76.5 12861,-76.5 12809,-76.5 12809,-76.5 12803,-76.5 12797,-70.5 12797,-64.5 12797,-64.5 12797,-52.5 12797,-52.5 12797,-46.5 12803,-40.5 12809,-40.5"/>
<text text-anchor="middle" x="12835" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_mmu_itb_walker_port&#45;&gt;system_cpu12_itb_walker_cache_cpu_side -->
<g id="edge52" class="edge">
<title>system_cpu12_mmu_itb_walker_port&#45;&gt;system_cpu12_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M12859.1067,-171.285C12854.405,-149.2878 12846.447,-112.0554 12840.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="12844.3732,-85.6078 12838.8602,-76.5603 12837.5278,-87.071 12844.3732,-85.6078"/>
</g>
<!-- system_cpu12_mmu_dtb_walker_port -->
<g id="node185" class="node">
<title>system_cpu12_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M13033,-171.5C13033,-171.5 13063,-171.5 13063,-171.5 13069,-171.5 13075,-177.5 13075,-183.5 13075,-183.5 13075,-195.5 13075,-195.5 13075,-201.5 13069,-207.5 13063,-207.5 13063,-207.5 13033,-207.5 13033,-207.5 13027,-207.5 13021,-201.5 13021,-195.5 13021,-195.5 13021,-183.5 13021,-183.5 13021,-177.5 13027,-171.5 13033,-171.5"/>
<text text-anchor="middle" x="13048" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu12_dtb_walker_cache_cpu_side -->
<g id="node192" class="node">
<title>system_cpu12_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13016,-40.5C13016,-40.5 13068,-40.5 13068,-40.5 13074,-40.5 13080,-46.5 13080,-52.5 13080,-52.5 13080,-64.5 13080,-64.5 13080,-70.5 13074,-76.5 13068,-76.5 13068,-76.5 13016,-76.5 13016,-76.5 13010,-76.5 13004,-70.5 13004,-64.5 13004,-64.5 13004,-52.5 13004,-52.5 13004,-46.5 13010,-40.5 13016,-40.5"/>
<text text-anchor="middle" x="13042" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_mmu_dtb_walker_port&#45;&gt;system_cpu12_dtb_walker_cache_cpu_side -->
<g id="edge53" class="edge">
<title>system_cpu12_mmu_dtb_walker_port&#45;&gt;system_cpu12_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M13047.1657,-171.285C13046.1627,-149.3856 13044.4681,-112.3861 13043.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="13046.7812,-86.3896 13042.8272,-76.5603 13039.7885,-86.71 13046.7812,-86.3896"/>
</g>
<!-- system_cpu12_icache_mem_side -->
<g id="node187" class="node">
<title>system_cpu12_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12292,-40.5C12292,-40.5 12352,-40.5 12352,-40.5 12358,-40.5 12364,-46.5 12364,-52.5 12364,-52.5 12364,-64.5 12364,-64.5 12364,-70.5 12358,-76.5 12352,-76.5 12352,-76.5 12292,-76.5 12292,-76.5 12286,-76.5 12280,-70.5 12280,-64.5 12280,-64.5 12280,-52.5 12280,-52.5 12280,-46.5 12286,-40.5 12292,-40.5"/>
<text text-anchor="middle" x="12322" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_dcache_mem_side -->
<g id="node189" class="node">
<title>system_cpu12_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12494,-40.5C12494,-40.5 12554,-40.5 12554,-40.5 12560,-40.5 12566,-46.5 12566,-52.5 12566,-52.5 12566,-64.5 12566,-64.5 12566,-70.5 12560,-76.5 12554,-76.5 12554,-76.5 12494,-76.5 12494,-76.5 12488,-76.5 12482,-70.5 12482,-64.5 12482,-64.5 12482,-52.5 12482,-52.5 12482,-46.5 12488,-40.5 12494,-40.5"/>
<text text-anchor="middle" x="12524" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_itb_walker_cache_mem_side -->
<g id="node191" class="node">
<title>system_cpu12_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12707,-40.5C12707,-40.5 12767,-40.5 12767,-40.5 12773,-40.5 12779,-46.5 12779,-52.5 12779,-52.5 12779,-64.5 12779,-64.5 12779,-70.5 12773,-76.5 12767,-76.5 12767,-76.5 12707,-76.5 12707,-76.5 12701,-76.5 12695,-70.5 12695,-64.5 12695,-64.5 12695,-52.5 12695,-52.5 12695,-46.5 12701,-40.5 12707,-40.5"/>
<text text-anchor="middle" x="12737" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_dtb_walker_cache_mem_side -->
<g id="node193" class="node">
<title>system_cpu12_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12914,-40.5C12914,-40.5 12974,-40.5 12974,-40.5 12980,-40.5 12986,-46.5 12986,-52.5 12986,-52.5 12986,-64.5 12986,-64.5 12986,-70.5 12980,-76.5 12974,-76.5 12974,-76.5 12914,-76.5 12914,-76.5 12908,-76.5 12902,-70.5 12902,-64.5 12902,-64.5 12902,-52.5 12902,-52.5 12902,-46.5 12908,-40.5 12914,-40.5"/>
<text text-anchor="middle" x="12944" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_interrupts_int_requestor -->
<g id="node194" class="node">
<title>system_cpu12_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M12510.5,-171.5C12510.5,-171.5 12587.5,-171.5 12587.5,-171.5 12593.5,-171.5 12599.5,-177.5 12599.5,-183.5 12599.5,-183.5 12599.5,-195.5 12599.5,-195.5 12599.5,-201.5 12593.5,-207.5 12587.5,-207.5 12587.5,-207.5 12510.5,-207.5 12510.5,-207.5 12504.5,-207.5 12498.5,-201.5 12498.5,-195.5 12498.5,-195.5 12498.5,-183.5 12498.5,-183.5 12498.5,-177.5 12504.5,-171.5 12510.5,-171.5"/>
<text text-anchor="middle" x="12549" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu12_interrupts_int_responder -->
<g id="node195" class="node">
<title>system_cpu12_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M12702,-171.5C12702,-171.5 12784,-171.5 12784,-171.5 12790,-171.5 12796,-177.5 12796,-183.5 12796,-183.5 12796,-195.5 12796,-195.5 12796,-201.5 12790,-207.5 12784,-207.5 12784,-207.5 12702,-207.5 12702,-207.5 12696,-207.5 12690,-201.5 12690,-195.5 12690,-195.5 12690,-183.5 12690,-183.5 12690,-177.5 12696,-171.5 12702,-171.5"/>
<text text-anchor="middle" x="12743" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu12_interrupts_pio -->
<g id="node196" class="node">
<title>system_cpu12_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M12630,-171.5C12630,-171.5 12660,-171.5 12660,-171.5 12666,-171.5 12672,-177.5 12672,-183.5 12672,-183.5 12672,-195.5 12672,-195.5 12672,-201.5 12666,-207.5 12660,-207.5 12660,-207.5 12630,-207.5 12630,-207.5 12624,-207.5 12618,-201.5 12618,-195.5 12618,-195.5 12618,-183.5 12618,-183.5 12618,-177.5 12624,-171.5 12630,-171.5"/>
<text text-anchor="middle" x="12645" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu13_icache_port -->
<g id="node197" class="node">
<title>system_cpu13_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M13298,-171.5C13298,-171.5 13366,-171.5 13366,-171.5 13372,-171.5 13378,-177.5 13378,-183.5 13378,-183.5 13378,-195.5 13378,-195.5 13378,-201.5 13372,-207.5 13366,-207.5 13366,-207.5 13298,-207.5 13298,-207.5 13292,-207.5 13286,-201.5 13286,-195.5 13286,-195.5 13286,-183.5 13286,-183.5 13286,-177.5 13292,-171.5 13298,-171.5"/>
<text text-anchor="middle" x="13332" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu13_icache_cpu_side -->
<g id="node201" class="node">
<title>system_cpu13_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13408,-40.5C13408,-40.5 13460,-40.5 13460,-40.5 13466,-40.5 13472,-46.5 13472,-52.5 13472,-52.5 13472,-64.5 13472,-64.5 13472,-70.5 13466,-76.5 13460,-76.5 13460,-76.5 13408,-76.5 13408,-76.5 13402,-76.5 13396,-70.5 13396,-64.5 13396,-64.5 13396,-52.5 13396,-52.5 13396,-46.5 13402,-40.5 13408,-40.5"/>
<text text-anchor="middle" x="13434" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_icache_port&#45;&gt;system_cpu13_icache_cpu_side -->
<g id="edge54" class="edge">
<title>system_cpu13_icache_port&#45;&gt;system_cpu13_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M13347.4801,-171.3982C13358.673,-158.1627 13374.0417,-139.6837 13387,-123 13396.6432,-110.5845 13406.9708,-96.5044 13415.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="13418.3488,-86.6821 13421.3226,-76.5132 13412.6564,-82.6081 13418.3488,-86.6821"/>
</g>
<!-- system_cpu13_dcache_port -->
<g id="node198" class="node">
<title>system_cpu13_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M13408,-171.5C13408,-171.5 13482,-171.5 13482,-171.5 13488,-171.5 13494,-177.5 13494,-183.5 13494,-183.5 13494,-195.5 13494,-195.5 13494,-201.5 13488,-207.5 13482,-207.5 13482,-207.5 13408,-207.5 13408,-207.5 13402,-207.5 13396,-201.5 13396,-195.5 13396,-195.5 13396,-183.5 13396,-183.5 13396,-177.5 13402,-171.5 13408,-171.5"/>
<text text-anchor="middle" x="13445" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu13_dcache_cpu_side -->
<g id="node203" class="node">
<title>system_cpu13_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13610,-40.5C13610,-40.5 13662,-40.5 13662,-40.5 13668,-40.5 13674,-46.5 13674,-52.5 13674,-52.5 13674,-64.5 13674,-64.5 13674,-70.5 13668,-76.5 13662,-76.5 13662,-76.5 13610,-76.5 13610,-76.5 13604,-76.5 13598,-70.5 13598,-64.5 13598,-64.5 13598,-52.5 13598,-52.5 13598,-46.5 13604,-40.5 13610,-40.5"/>
<text text-anchor="middle" x="13636" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_dcache_port&#45;&gt;system_cpu13_dcache_cpu_side -->
<g id="edge55" class="edge">
<title>system_cpu13_dcache_port&#45;&gt;system_cpu13_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M13464.3438,-171.4969C13474.348,-163.0156 13487.1368,-153.3834 13500,-147 13536.6982,-128.7885 13555.2391,-146.2082 13589,-123 13602.8228,-113.4978 13614.0828,-98.5584 13622.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="13625.1647,-87.1631 13627.1475,-76.7554 13619.1072,-83.6549 13625.1647,-87.1631"/>
</g>
<!-- system_cpu13_mmu_itb_walker_port -->
<g id="node199" class="node">
<title>system_cpu13_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M13862,-171.5C13862,-171.5 13892,-171.5 13892,-171.5 13898,-171.5 13904,-177.5 13904,-183.5 13904,-183.5 13904,-195.5 13904,-195.5 13904,-201.5 13898,-207.5 13892,-207.5 13892,-207.5 13862,-207.5 13862,-207.5 13856,-207.5 13850,-201.5 13850,-195.5 13850,-195.5 13850,-183.5 13850,-183.5 13850,-177.5 13856,-171.5 13862,-171.5"/>
<text text-anchor="middle" x="13877" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu13_itb_walker_cache_cpu_side -->
<g id="node205" class="node">
<title>system_cpu13_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13823,-40.5C13823,-40.5 13875,-40.5 13875,-40.5 13881,-40.5 13887,-46.5 13887,-52.5 13887,-52.5 13887,-64.5 13887,-64.5 13887,-70.5 13881,-76.5 13875,-76.5 13875,-76.5 13823,-76.5 13823,-76.5 13817,-76.5 13811,-70.5 13811,-64.5 13811,-64.5 13811,-52.5 13811,-52.5 13811,-46.5 13817,-40.5 13823,-40.5"/>
<text text-anchor="middle" x="13849" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_mmu_itb_walker_port&#45;&gt;system_cpu13_itb_walker_cache_cpu_side -->
<g id="edge56" class="edge">
<title>system_cpu13_mmu_itb_walker_port&#45;&gt;system_cpu13_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M13873.1067,-171.285C13868.405,-149.2878 13860.447,-112.0554 13854.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="13858.3732,-85.6078 13852.8602,-76.5603 13851.5278,-87.071 13858.3732,-85.6078"/>
</g>
<!-- system_cpu13_mmu_dtb_walker_port -->
<g id="node200" class="node">
<title>system_cpu13_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M14047,-171.5C14047,-171.5 14077,-171.5 14077,-171.5 14083,-171.5 14089,-177.5 14089,-183.5 14089,-183.5 14089,-195.5 14089,-195.5 14089,-201.5 14083,-207.5 14077,-207.5 14077,-207.5 14047,-207.5 14047,-207.5 14041,-207.5 14035,-201.5 14035,-195.5 14035,-195.5 14035,-183.5 14035,-183.5 14035,-177.5 14041,-171.5 14047,-171.5"/>
<text text-anchor="middle" x="14062" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu13_dtb_walker_cache_cpu_side -->
<g id="node207" class="node">
<title>system_cpu13_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14030,-40.5C14030,-40.5 14082,-40.5 14082,-40.5 14088,-40.5 14094,-46.5 14094,-52.5 14094,-52.5 14094,-64.5 14094,-64.5 14094,-70.5 14088,-76.5 14082,-76.5 14082,-76.5 14030,-76.5 14030,-76.5 14024,-76.5 14018,-70.5 14018,-64.5 14018,-64.5 14018,-52.5 14018,-52.5 14018,-46.5 14024,-40.5 14030,-40.5"/>
<text text-anchor="middle" x="14056" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_mmu_dtb_walker_port&#45;&gt;system_cpu13_dtb_walker_cache_cpu_side -->
<g id="edge57" class="edge">
<title>system_cpu13_mmu_dtb_walker_port&#45;&gt;system_cpu13_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M14061.1657,-171.285C14060.1627,-149.3856 14058.4681,-112.3861 14057.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="14060.7812,-86.3896 14056.8272,-76.5603 14053.7885,-86.71 14060.7812,-86.3896"/>
</g>
<!-- system_cpu13_icache_mem_side -->
<g id="node202" class="node">
<title>system_cpu13_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13306,-40.5C13306,-40.5 13366,-40.5 13366,-40.5 13372,-40.5 13378,-46.5 13378,-52.5 13378,-52.5 13378,-64.5 13378,-64.5 13378,-70.5 13372,-76.5 13366,-76.5 13366,-76.5 13306,-76.5 13306,-76.5 13300,-76.5 13294,-70.5 13294,-64.5 13294,-64.5 13294,-52.5 13294,-52.5 13294,-46.5 13300,-40.5 13306,-40.5"/>
<text text-anchor="middle" x="13336" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_dcache_mem_side -->
<g id="node204" class="node">
<title>system_cpu13_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13508,-40.5C13508,-40.5 13568,-40.5 13568,-40.5 13574,-40.5 13580,-46.5 13580,-52.5 13580,-52.5 13580,-64.5 13580,-64.5 13580,-70.5 13574,-76.5 13568,-76.5 13568,-76.5 13508,-76.5 13508,-76.5 13502,-76.5 13496,-70.5 13496,-64.5 13496,-64.5 13496,-52.5 13496,-52.5 13496,-46.5 13502,-40.5 13508,-40.5"/>
<text text-anchor="middle" x="13538" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_itb_walker_cache_mem_side -->
<g id="node206" class="node">
<title>system_cpu13_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13721,-40.5C13721,-40.5 13781,-40.5 13781,-40.5 13787,-40.5 13793,-46.5 13793,-52.5 13793,-52.5 13793,-64.5 13793,-64.5 13793,-70.5 13787,-76.5 13781,-76.5 13781,-76.5 13721,-76.5 13721,-76.5 13715,-76.5 13709,-70.5 13709,-64.5 13709,-64.5 13709,-52.5 13709,-52.5 13709,-46.5 13715,-40.5 13721,-40.5"/>
<text text-anchor="middle" x="13751" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_dtb_walker_cache_mem_side -->
<g id="node208" class="node">
<title>system_cpu13_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13928,-40.5C13928,-40.5 13988,-40.5 13988,-40.5 13994,-40.5 14000,-46.5 14000,-52.5 14000,-52.5 14000,-64.5 14000,-64.5 14000,-70.5 13994,-76.5 13988,-76.5 13988,-76.5 13928,-76.5 13928,-76.5 13922,-76.5 13916,-70.5 13916,-64.5 13916,-64.5 13916,-52.5 13916,-52.5 13916,-46.5 13922,-40.5 13928,-40.5"/>
<text text-anchor="middle" x="13958" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_interrupts_int_requestor -->
<g id="node209" class="node">
<title>system_cpu13_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M13524.5,-171.5C13524.5,-171.5 13601.5,-171.5 13601.5,-171.5 13607.5,-171.5 13613.5,-177.5 13613.5,-183.5 13613.5,-183.5 13613.5,-195.5 13613.5,-195.5 13613.5,-201.5 13607.5,-207.5 13601.5,-207.5 13601.5,-207.5 13524.5,-207.5 13524.5,-207.5 13518.5,-207.5 13512.5,-201.5 13512.5,-195.5 13512.5,-195.5 13512.5,-183.5 13512.5,-183.5 13512.5,-177.5 13518.5,-171.5 13524.5,-171.5"/>
<text text-anchor="middle" x="13563" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu13_interrupts_int_responder -->
<g id="node210" class="node">
<title>system_cpu13_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M13716,-171.5C13716,-171.5 13798,-171.5 13798,-171.5 13804,-171.5 13810,-177.5 13810,-183.5 13810,-183.5 13810,-195.5 13810,-195.5 13810,-201.5 13804,-207.5 13798,-207.5 13798,-207.5 13716,-207.5 13716,-207.5 13710,-207.5 13704,-201.5 13704,-195.5 13704,-195.5 13704,-183.5 13704,-183.5 13704,-177.5 13710,-171.5 13716,-171.5"/>
<text text-anchor="middle" x="13757" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu13_interrupts_pio -->
<g id="node211" class="node">
<title>system_cpu13_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M13644,-171.5C13644,-171.5 13674,-171.5 13674,-171.5 13680,-171.5 13686,-177.5 13686,-183.5 13686,-183.5 13686,-195.5 13686,-195.5 13686,-201.5 13680,-207.5 13674,-207.5 13674,-207.5 13644,-207.5 13644,-207.5 13638,-207.5 13632,-201.5 13632,-195.5 13632,-195.5 13632,-183.5 13632,-183.5 13632,-177.5 13638,-171.5 13644,-171.5"/>
<text text-anchor="middle" x="13659" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu14_icache_port -->
<g id="node212" class="node">
<title>system_cpu14_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M14312,-171.5C14312,-171.5 14380,-171.5 14380,-171.5 14386,-171.5 14392,-177.5 14392,-183.5 14392,-183.5 14392,-195.5 14392,-195.5 14392,-201.5 14386,-207.5 14380,-207.5 14380,-207.5 14312,-207.5 14312,-207.5 14306,-207.5 14300,-201.5 14300,-195.5 14300,-195.5 14300,-183.5 14300,-183.5 14300,-177.5 14306,-171.5 14312,-171.5"/>
<text text-anchor="middle" x="14346" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu14_icache_cpu_side -->
<g id="node216" class="node">
<title>system_cpu14_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14422,-40.5C14422,-40.5 14474,-40.5 14474,-40.5 14480,-40.5 14486,-46.5 14486,-52.5 14486,-52.5 14486,-64.5 14486,-64.5 14486,-70.5 14480,-76.5 14474,-76.5 14474,-76.5 14422,-76.5 14422,-76.5 14416,-76.5 14410,-70.5 14410,-64.5 14410,-64.5 14410,-52.5 14410,-52.5 14410,-46.5 14416,-40.5 14422,-40.5"/>
<text text-anchor="middle" x="14448" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_icache_port&#45;&gt;system_cpu14_icache_cpu_side -->
<g id="edge58" class="edge">
<title>system_cpu14_icache_port&#45;&gt;system_cpu14_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M14361.4801,-171.3982C14372.673,-158.1627 14388.0417,-139.6837 14401,-123 14410.6432,-110.5845 14420.9708,-96.5044 14429.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="14432.3488,-86.6821 14435.3226,-76.5132 14426.6564,-82.6081 14432.3488,-86.6821"/>
</g>
<!-- system_cpu14_dcache_port -->
<g id="node213" class="node">
<title>system_cpu14_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M14422,-171.5C14422,-171.5 14496,-171.5 14496,-171.5 14502,-171.5 14508,-177.5 14508,-183.5 14508,-183.5 14508,-195.5 14508,-195.5 14508,-201.5 14502,-207.5 14496,-207.5 14496,-207.5 14422,-207.5 14422,-207.5 14416,-207.5 14410,-201.5 14410,-195.5 14410,-195.5 14410,-183.5 14410,-183.5 14410,-177.5 14416,-171.5 14422,-171.5"/>
<text text-anchor="middle" x="14459" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu14_dcache_cpu_side -->
<g id="node218" class="node">
<title>system_cpu14_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14624,-40.5C14624,-40.5 14676,-40.5 14676,-40.5 14682,-40.5 14688,-46.5 14688,-52.5 14688,-52.5 14688,-64.5 14688,-64.5 14688,-70.5 14682,-76.5 14676,-76.5 14676,-76.5 14624,-76.5 14624,-76.5 14618,-76.5 14612,-70.5 14612,-64.5 14612,-64.5 14612,-52.5 14612,-52.5 14612,-46.5 14618,-40.5 14624,-40.5"/>
<text text-anchor="middle" x="14650" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_dcache_port&#45;&gt;system_cpu14_dcache_cpu_side -->
<g id="edge59" class="edge">
<title>system_cpu14_dcache_port&#45;&gt;system_cpu14_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M14478.3438,-171.4969C14488.348,-163.0156 14501.1368,-153.3834 14514,-147 14550.6982,-128.7885 14569.2391,-146.2082 14603,-123 14616.8228,-113.4978 14628.0828,-98.5584 14636.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="14639.1647,-87.1631 14641.1475,-76.7554 14633.1072,-83.6549 14639.1647,-87.1631"/>
</g>
<!-- system_cpu14_mmu_itb_walker_port -->
<g id="node214" class="node">
<title>system_cpu14_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M14876,-171.5C14876,-171.5 14906,-171.5 14906,-171.5 14912,-171.5 14918,-177.5 14918,-183.5 14918,-183.5 14918,-195.5 14918,-195.5 14918,-201.5 14912,-207.5 14906,-207.5 14906,-207.5 14876,-207.5 14876,-207.5 14870,-207.5 14864,-201.5 14864,-195.5 14864,-195.5 14864,-183.5 14864,-183.5 14864,-177.5 14870,-171.5 14876,-171.5"/>
<text text-anchor="middle" x="14891" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu14_itb_walker_cache_cpu_side -->
<g id="node220" class="node">
<title>system_cpu14_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14837,-40.5C14837,-40.5 14889,-40.5 14889,-40.5 14895,-40.5 14901,-46.5 14901,-52.5 14901,-52.5 14901,-64.5 14901,-64.5 14901,-70.5 14895,-76.5 14889,-76.5 14889,-76.5 14837,-76.5 14837,-76.5 14831,-76.5 14825,-70.5 14825,-64.5 14825,-64.5 14825,-52.5 14825,-52.5 14825,-46.5 14831,-40.5 14837,-40.5"/>
<text text-anchor="middle" x="14863" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_mmu_itb_walker_port&#45;&gt;system_cpu14_itb_walker_cache_cpu_side -->
<g id="edge60" class="edge">
<title>system_cpu14_mmu_itb_walker_port&#45;&gt;system_cpu14_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M14887.1067,-171.285C14882.405,-149.2878 14874.447,-112.0554 14868.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="14872.3732,-85.6078 14866.8602,-76.5603 14865.5278,-87.071 14872.3732,-85.6078"/>
</g>
<!-- system_cpu14_mmu_dtb_walker_port -->
<g id="node215" class="node">
<title>system_cpu14_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M15061,-171.5C15061,-171.5 15091,-171.5 15091,-171.5 15097,-171.5 15103,-177.5 15103,-183.5 15103,-183.5 15103,-195.5 15103,-195.5 15103,-201.5 15097,-207.5 15091,-207.5 15091,-207.5 15061,-207.5 15061,-207.5 15055,-207.5 15049,-201.5 15049,-195.5 15049,-195.5 15049,-183.5 15049,-183.5 15049,-177.5 15055,-171.5 15061,-171.5"/>
<text text-anchor="middle" x="15076" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu14_dtb_walker_cache_cpu_side -->
<g id="node222" class="node">
<title>system_cpu14_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M15044,-40.5C15044,-40.5 15096,-40.5 15096,-40.5 15102,-40.5 15108,-46.5 15108,-52.5 15108,-52.5 15108,-64.5 15108,-64.5 15108,-70.5 15102,-76.5 15096,-76.5 15096,-76.5 15044,-76.5 15044,-76.5 15038,-76.5 15032,-70.5 15032,-64.5 15032,-64.5 15032,-52.5 15032,-52.5 15032,-46.5 15038,-40.5 15044,-40.5"/>
<text text-anchor="middle" x="15070" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_mmu_dtb_walker_port&#45;&gt;system_cpu14_dtb_walker_cache_cpu_side -->
<g id="edge61" class="edge">
<title>system_cpu14_mmu_dtb_walker_port&#45;&gt;system_cpu14_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M15075.1657,-171.285C15074.1627,-149.3856 15072.4681,-112.3861 15071.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="15074.7812,-86.3896 15070.8272,-76.5603 15067.7885,-86.71 15074.7812,-86.3896"/>
</g>
<!-- system_cpu14_icache_mem_side -->
<g id="node217" class="node">
<title>system_cpu14_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14320,-40.5C14320,-40.5 14380,-40.5 14380,-40.5 14386,-40.5 14392,-46.5 14392,-52.5 14392,-52.5 14392,-64.5 14392,-64.5 14392,-70.5 14386,-76.5 14380,-76.5 14380,-76.5 14320,-76.5 14320,-76.5 14314,-76.5 14308,-70.5 14308,-64.5 14308,-64.5 14308,-52.5 14308,-52.5 14308,-46.5 14314,-40.5 14320,-40.5"/>
<text text-anchor="middle" x="14350" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_dcache_mem_side -->
<g id="node219" class="node">
<title>system_cpu14_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14522,-40.5C14522,-40.5 14582,-40.5 14582,-40.5 14588,-40.5 14594,-46.5 14594,-52.5 14594,-52.5 14594,-64.5 14594,-64.5 14594,-70.5 14588,-76.5 14582,-76.5 14582,-76.5 14522,-76.5 14522,-76.5 14516,-76.5 14510,-70.5 14510,-64.5 14510,-64.5 14510,-52.5 14510,-52.5 14510,-46.5 14516,-40.5 14522,-40.5"/>
<text text-anchor="middle" x="14552" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_itb_walker_cache_mem_side -->
<g id="node221" class="node">
<title>system_cpu14_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14735,-40.5C14735,-40.5 14795,-40.5 14795,-40.5 14801,-40.5 14807,-46.5 14807,-52.5 14807,-52.5 14807,-64.5 14807,-64.5 14807,-70.5 14801,-76.5 14795,-76.5 14795,-76.5 14735,-76.5 14735,-76.5 14729,-76.5 14723,-70.5 14723,-64.5 14723,-64.5 14723,-52.5 14723,-52.5 14723,-46.5 14729,-40.5 14735,-40.5"/>
<text text-anchor="middle" x="14765" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_dtb_walker_cache_mem_side -->
<g id="node223" class="node">
<title>system_cpu14_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14942,-40.5C14942,-40.5 15002,-40.5 15002,-40.5 15008,-40.5 15014,-46.5 15014,-52.5 15014,-52.5 15014,-64.5 15014,-64.5 15014,-70.5 15008,-76.5 15002,-76.5 15002,-76.5 14942,-76.5 14942,-76.5 14936,-76.5 14930,-70.5 14930,-64.5 14930,-64.5 14930,-52.5 14930,-52.5 14930,-46.5 14936,-40.5 14942,-40.5"/>
<text text-anchor="middle" x="14972" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_interrupts_int_requestor -->
<g id="node224" class="node">
<title>system_cpu14_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M14538.5,-171.5C14538.5,-171.5 14615.5,-171.5 14615.5,-171.5 14621.5,-171.5 14627.5,-177.5 14627.5,-183.5 14627.5,-183.5 14627.5,-195.5 14627.5,-195.5 14627.5,-201.5 14621.5,-207.5 14615.5,-207.5 14615.5,-207.5 14538.5,-207.5 14538.5,-207.5 14532.5,-207.5 14526.5,-201.5 14526.5,-195.5 14526.5,-195.5 14526.5,-183.5 14526.5,-183.5 14526.5,-177.5 14532.5,-171.5 14538.5,-171.5"/>
<text text-anchor="middle" x="14577" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu14_interrupts_int_responder -->
<g id="node225" class="node">
<title>system_cpu14_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M14730,-171.5C14730,-171.5 14812,-171.5 14812,-171.5 14818,-171.5 14824,-177.5 14824,-183.5 14824,-183.5 14824,-195.5 14824,-195.5 14824,-201.5 14818,-207.5 14812,-207.5 14812,-207.5 14730,-207.5 14730,-207.5 14724,-207.5 14718,-201.5 14718,-195.5 14718,-195.5 14718,-183.5 14718,-183.5 14718,-177.5 14724,-171.5 14730,-171.5"/>
<text text-anchor="middle" x="14771" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu14_interrupts_pio -->
<g id="node226" class="node">
<title>system_cpu14_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M14658,-171.5C14658,-171.5 14688,-171.5 14688,-171.5 14694,-171.5 14700,-177.5 14700,-183.5 14700,-183.5 14700,-195.5 14700,-195.5 14700,-201.5 14694,-207.5 14688,-207.5 14688,-207.5 14658,-207.5 14658,-207.5 14652,-207.5 14646,-201.5 14646,-195.5 14646,-195.5 14646,-183.5 14646,-183.5 14646,-177.5 14652,-171.5 14658,-171.5"/>
<text text-anchor="middle" x="14673" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu15_icache_port -->
<g id="node227" class="node">
<title>system_cpu15_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M15326,-171.5C15326,-171.5 15394,-171.5 15394,-171.5 15400,-171.5 15406,-177.5 15406,-183.5 15406,-183.5 15406,-195.5 15406,-195.5 15406,-201.5 15400,-207.5 15394,-207.5 15394,-207.5 15326,-207.5 15326,-207.5 15320,-207.5 15314,-201.5 15314,-195.5 15314,-195.5 15314,-183.5 15314,-183.5 15314,-177.5 15320,-171.5 15326,-171.5"/>
<text text-anchor="middle" x="15360" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu15_icache_cpu_side -->
<g id="node231" class="node">
<title>system_cpu15_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M15436,-40.5C15436,-40.5 15488,-40.5 15488,-40.5 15494,-40.5 15500,-46.5 15500,-52.5 15500,-52.5 15500,-64.5 15500,-64.5 15500,-70.5 15494,-76.5 15488,-76.5 15488,-76.5 15436,-76.5 15436,-76.5 15430,-76.5 15424,-70.5 15424,-64.5 15424,-64.5 15424,-52.5 15424,-52.5 15424,-46.5 15430,-40.5 15436,-40.5"/>
<text text-anchor="middle" x="15462" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_icache_port&#45;&gt;system_cpu15_icache_cpu_side -->
<g id="edge62" class="edge">
<title>system_cpu15_icache_port&#45;&gt;system_cpu15_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M15375.4801,-171.3982C15386.673,-158.1627 15402.0417,-139.6837 15415,-123 15424.6432,-110.5845 15434.9708,-96.5044 15443.482,-84.674"/>
<polygon fill="#000000" stroke="#000000" points="15446.3488,-86.6821 15449.3226,-76.5132 15440.6564,-82.6081 15446.3488,-86.6821"/>
</g>
<!-- system_cpu15_dcache_port -->
<g id="node228" class="node">
<title>system_cpu15_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M15436,-171.5C15436,-171.5 15510,-171.5 15510,-171.5 15516,-171.5 15522,-177.5 15522,-183.5 15522,-183.5 15522,-195.5 15522,-195.5 15522,-201.5 15516,-207.5 15510,-207.5 15510,-207.5 15436,-207.5 15436,-207.5 15430,-207.5 15424,-201.5 15424,-195.5 15424,-195.5 15424,-183.5 15424,-183.5 15424,-177.5 15430,-171.5 15436,-171.5"/>
<text text-anchor="middle" x="15473" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu15_dcache_cpu_side -->
<g id="node233" class="node">
<title>system_cpu15_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M15638,-40.5C15638,-40.5 15690,-40.5 15690,-40.5 15696,-40.5 15702,-46.5 15702,-52.5 15702,-52.5 15702,-64.5 15702,-64.5 15702,-70.5 15696,-76.5 15690,-76.5 15690,-76.5 15638,-76.5 15638,-76.5 15632,-76.5 15626,-70.5 15626,-64.5 15626,-64.5 15626,-52.5 15626,-52.5 15626,-46.5 15632,-40.5 15638,-40.5"/>
<text text-anchor="middle" x="15664" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_dcache_port&#45;&gt;system_cpu15_dcache_cpu_side -->
<g id="edge63" class="edge">
<title>system_cpu15_dcache_port&#45;&gt;system_cpu15_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M15492.3438,-171.4969C15502.348,-163.0156 15515.1368,-153.3834 15528,-147 15564.6982,-128.7885 15583.2391,-146.2082 15617,-123 15630.8228,-113.4978 15642.0828,-98.5584 15650.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="15653.1647,-87.1631 15655.1475,-76.7554 15647.1072,-83.6549 15653.1647,-87.1631"/>
</g>
<!-- system_cpu15_mmu_itb_walker_port -->
<g id="node229" class="node">
<title>system_cpu15_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M15890,-171.5C15890,-171.5 15920,-171.5 15920,-171.5 15926,-171.5 15932,-177.5 15932,-183.5 15932,-183.5 15932,-195.5 15932,-195.5 15932,-201.5 15926,-207.5 15920,-207.5 15920,-207.5 15890,-207.5 15890,-207.5 15884,-207.5 15878,-201.5 15878,-195.5 15878,-195.5 15878,-183.5 15878,-183.5 15878,-177.5 15884,-171.5 15890,-171.5"/>
<text text-anchor="middle" x="15905" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu15_itb_walker_cache_cpu_side -->
<g id="node235" class="node">
<title>system_cpu15_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M15851,-40.5C15851,-40.5 15903,-40.5 15903,-40.5 15909,-40.5 15915,-46.5 15915,-52.5 15915,-52.5 15915,-64.5 15915,-64.5 15915,-70.5 15909,-76.5 15903,-76.5 15903,-76.5 15851,-76.5 15851,-76.5 15845,-76.5 15839,-70.5 15839,-64.5 15839,-64.5 15839,-52.5 15839,-52.5 15839,-46.5 15845,-40.5 15851,-40.5"/>
<text text-anchor="middle" x="15877" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_mmu_itb_walker_port&#45;&gt;system_cpu15_itb_walker_cache_cpu_side -->
<g id="edge64" class="edge">
<title>system_cpu15_mmu_itb_walker_port&#45;&gt;system_cpu15_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M15901.1067,-171.285C15896.405,-149.2878 15888.447,-112.0554 15882.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="15886.3732,-85.6078 15880.8602,-76.5603 15879.5278,-87.071 15886.3732,-85.6078"/>
</g>
<!-- system_cpu15_mmu_dtb_walker_port -->
<g id="node230" class="node">
<title>system_cpu15_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M16075,-171.5C16075,-171.5 16105,-171.5 16105,-171.5 16111,-171.5 16117,-177.5 16117,-183.5 16117,-183.5 16117,-195.5 16117,-195.5 16117,-201.5 16111,-207.5 16105,-207.5 16105,-207.5 16075,-207.5 16075,-207.5 16069,-207.5 16063,-201.5 16063,-195.5 16063,-195.5 16063,-183.5 16063,-183.5 16063,-177.5 16069,-171.5 16075,-171.5"/>
<text text-anchor="middle" x="16090" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu15_dtb_walker_cache_cpu_side -->
<g id="node237" class="node">
<title>system_cpu15_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M16058,-40.5C16058,-40.5 16110,-40.5 16110,-40.5 16116,-40.5 16122,-46.5 16122,-52.5 16122,-52.5 16122,-64.5 16122,-64.5 16122,-70.5 16116,-76.5 16110,-76.5 16110,-76.5 16058,-76.5 16058,-76.5 16052,-76.5 16046,-70.5 16046,-64.5 16046,-64.5 16046,-52.5 16046,-52.5 16046,-46.5 16052,-40.5 16058,-40.5"/>
<text text-anchor="middle" x="16084" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_mmu_dtb_walker_port&#45;&gt;system_cpu15_dtb_walker_cache_cpu_side -->
<g id="edge65" class="edge">
<title>system_cpu15_mmu_dtb_walker_port&#45;&gt;system_cpu15_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M16089.1657,-171.285C16088.1627,-149.3856 16086.4681,-112.3861 16085.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="16088.7812,-86.3896 16084.8272,-76.5603 16081.7885,-86.71 16088.7812,-86.3896"/>
</g>
<!-- system_cpu15_icache_mem_side -->
<g id="node232" class="node">
<title>system_cpu15_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M15334,-40.5C15334,-40.5 15394,-40.5 15394,-40.5 15400,-40.5 15406,-46.5 15406,-52.5 15406,-52.5 15406,-64.5 15406,-64.5 15406,-70.5 15400,-76.5 15394,-76.5 15394,-76.5 15334,-76.5 15334,-76.5 15328,-76.5 15322,-70.5 15322,-64.5 15322,-64.5 15322,-52.5 15322,-52.5 15322,-46.5 15328,-40.5 15334,-40.5"/>
<text text-anchor="middle" x="15364" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_dcache_mem_side -->
<g id="node234" class="node">
<title>system_cpu15_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M15536,-40.5C15536,-40.5 15596,-40.5 15596,-40.5 15602,-40.5 15608,-46.5 15608,-52.5 15608,-52.5 15608,-64.5 15608,-64.5 15608,-70.5 15602,-76.5 15596,-76.5 15596,-76.5 15536,-76.5 15536,-76.5 15530,-76.5 15524,-70.5 15524,-64.5 15524,-64.5 15524,-52.5 15524,-52.5 15524,-46.5 15530,-40.5 15536,-40.5"/>
<text text-anchor="middle" x="15566" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_itb_walker_cache_mem_side -->
<g id="node236" class="node">
<title>system_cpu15_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M15749,-40.5C15749,-40.5 15809,-40.5 15809,-40.5 15815,-40.5 15821,-46.5 15821,-52.5 15821,-52.5 15821,-64.5 15821,-64.5 15821,-70.5 15815,-76.5 15809,-76.5 15809,-76.5 15749,-76.5 15749,-76.5 15743,-76.5 15737,-70.5 15737,-64.5 15737,-64.5 15737,-52.5 15737,-52.5 15737,-46.5 15743,-40.5 15749,-40.5"/>
<text text-anchor="middle" x="15779" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_dtb_walker_cache_mem_side -->
<g id="node238" class="node">
<title>system_cpu15_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M15956,-40.5C15956,-40.5 16016,-40.5 16016,-40.5 16022,-40.5 16028,-46.5 16028,-52.5 16028,-52.5 16028,-64.5 16028,-64.5 16028,-70.5 16022,-76.5 16016,-76.5 16016,-76.5 15956,-76.5 15956,-76.5 15950,-76.5 15944,-70.5 15944,-64.5 15944,-64.5 15944,-52.5 15944,-52.5 15944,-46.5 15950,-40.5 15956,-40.5"/>
<text text-anchor="middle" x="15986" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_interrupts_int_requestor -->
<g id="node239" class="node">
<title>system_cpu15_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M15552.5,-171.5C15552.5,-171.5 15629.5,-171.5 15629.5,-171.5 15635.5,-171.5 15641.5,-177.5 15641.5,-183.5 15641.5,-183.5 15641.5,-195.5 15641.5,-195.5 15641.5,-201.5 15635.5,-207.5 15629.5,-207.5 15629.5,-207.5 15552.5,-207.5 15552.5,-207.5 15546.5,-207.5 15540.5,-201.5 15540.5,-195.5 15540.5,-195.5 15540.5,-183.5 15540.5,-183.5 15540.5,-177.5 15546.5,-171.5 15552.5,-171.5"/>
<text text-anchor="middle" x="15591" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu15_interrupts_int_responder -->
<g id="node240" class="node">
<title>system_cpu15_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M15744,-171.5C15744,-171.5 15826,-171.5 15826,-171.5 15832,-171.5 15838,-177.5 15838,-183.5 15838,-183.5 15838,-195.5 15838,-195.5 15838,-201.5 15832,-207.5 15826,-207.5 15826,-207.5 15744,-207.5 15744,-207.5 15738,-207.5 15732,-201.5 15732,-195.5 15732,-195.5 15732,-183.5 15732,-183.5 15732,-177.5 15738,-171.5 15744,-171.5"/>
<text text-anchor="middle" x="15785" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu15_interrupts_pio -->
<g id="node241" class="node">
<title>system_cpu15_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M15672,-171.5C15672,-171.5 15702,-171.5 15702,-171.5 15708,-171.5 15714,-177.5 15714,-183.5 15714,-183.5 15714,-195.5 15714,-195.5 15714,-201.5 15708,-207.5 15702,-207.5 15702,-207.5 15672,-207.5 15672,-207.5 15666,-207.5 15660,-201.5 15660,-195.5 15660,-195.5 15660,-183.5 15660,-183.5 15660,-177.5 15666,-171.5 15672,-171.5"/>
<text text-anchor="middle" x="15687" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu00_icache_mem_side -->
<g id="edge66" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu00_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.6665,-426.3747C7315.0885,-424.9191 55.8437,-410.9238 37,-392 -1.4163,-353.4204 12.7513,-195.7463 37,-147 52.9943,-114.8472 86.863,-91.2654 114.0643,-76.5669"/>
<polygon fill="#000000" stroke="#000000" points="8098.9243,-429.8751 8108.9309,-426.3938 8098.9374,-422.8751 8098.9243,-429.8751"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu00_dcache_mem_side -->
<g id="edge67" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu00_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.5162,-426.3738C7315.114,-424.9109 73.7995,-410.8796 55,-392 35.792,-372.7101 36.7054,-167.1583 55,-147 92.0615,-106.1628 253.2207,-148.7257 302,-123 321.6351,-112.6446 336.9906,-91.8475 346.2264,-76.6589"/>
<polygon fill="#000000" stroke="#000000" points="8098.7727,-429.8742 8108.7792,-426.3929 8098.7858,-422.8742 8098.7727,-429.8742"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu00_itb_walker_cache_mem_side -->
<g id="edge68" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu00_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.6682,-426.3734C7317.0043,-424.9064 91.7577,-410.8378 73,-392 53.792,-372.71 54.2937,-166.7769 73,-147 105.9587,-112.1549 460.1778,-142.4953 504,-123 526.2236,-113.1133 545.1006,-92.0054 556.6931,-76.6205"/>
<polygon fill="#000000" stroke="#000000" points="8098.9019,-429.8738 8108.9084,-426.3926 8098.915,-422.8738 8098.9019,-429.8738"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu00_dtb_walker_cache_mem_side -->
<g id="edge69" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu00_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.5277,-426.3725C7317.1476,-424.898 110.7111,-410.7913 92,-392 72.7921,-372.7099 73.1239,-166.6149 92,-147 140.1888,-96.9252 653.9514,-152.2321 717,-123 738.0654,-113.2332 755.0254,-92.1018 765.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8098.7586,-429.8728 8108.7652,-426.3918 8098.7719,-422.8728 8098.7586,-429.8728"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu00_interrupts_int_requestor -->
<g id="edge70" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu00_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8098.504,-426.4739C7337.0021,-426.1518 481.5352,-422.4079 441,-392 382.1906,-347.8836 378.6962,-248.6565 379.9451,-207.7057"/>
<polygon fill="#000000" stroke="#000000" points="8098.7506,-429.974 8108.7521,-426.4782 8098.7536,-422.974 8098.7506,-429.974"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu01_icache_mem_side -->
<g id="edge71" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu01_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.7356,-426.3334C7370.7747,-424.5376 1065.4277,-408.5075 1049,-392 1010.5954,-353.4088 1024.5532,-195.6472 1049,-147 1065.243,-114.6776 1099.501,-91.1768 1127.1072,-76.5504"/>
<polygon fill="#000000" stroke="#000000" points="8098.7894,-429.8334 8108.7981,-426.3582 8098.8068,-422.8334 8098.7894,-429.8334"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu01_dcache_mem_side -->
<g id="edge72" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu01_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.9178,-426.3329C7372.9001,-424.5325 1084.3837,-408.4635 1068,-392 1048.7978,-372.7043 1049.7015,-167.1548 1068,-147 1105.2181,-106.0062 1267.02,-148.8194 1316,-123 1335.6371,-112.6485 1350.9923,-91.8506 1360.2274,-76.6608"/>
<polygon fill="#000000" stroke="#000000" points="8098.9448,-429.8329 8108.9534,-426.3578 8098.9622,-422.8329 8098.9448,-429.8329"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu01_itb_walker_cache_mem_side -->
<g id="edge73" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu01_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.8197,-426.3318C7373.4083,-424.5233 1103.3376,-408.4175 1087,-392 1067.7979,-372.7041 1068.2937,-166.7769 1087,-147 1119.9587,-112.1549 1474.1778,-142.4953 1518,-123 1540.2236,-113.1133 1559.1006,-92.0054 1570.6931,-76.6205"/>
<polygon fill="#000000" stroke="#000000" points="8098.8391,-429.8318 8108.8478,-426.3568 8098.8566,-422.8318 8098.8391,-429.8318"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu01_dtb_walker_cache_mem_side -->
<g id="edge74" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu01_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.7225,-426.3307C7373.9254,-424.514 1122.2916,-408.3714 1106,-392 1086.7981,-372.704 1087.1239,-166.6149 1106,-147 1154.1888,-96.9252 1667.9514,-152.2321 1731,-123 1752.0654,-113.2332 1769.0254,-92.1018 1779.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8098.7343,-429.8306 8108.7431,-426.3557 8098.7519,-422.8306 8098.7343,-429.8306"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu01_interrupts_int_requestor -->
<g id="edge75" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu01_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8098.5509,-426.4272C7394.1768,-425.646 1490.0531,-418.3139 1455,-392 1396.2055,-347.8638 1392.7027,-248.6479 1393.9472,-207.7029"/>
<polygon fill="#000000" stroke="#000000" points="8098.78,-429.9274 8108.7839,-426.4385 8098.7878,-422.9274 8098.78,-429.9274"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu02_icache_mem_side -->
<g id="edge76" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu02_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.3952,-426.4424C7429.3094,-425.8426 2091.0157,-420.1745 2063,-392 2024.6109,-353.3933 2038.5532,-195.6472 2063,-147 2079.243,-114.6776 2113.501,-91.1768 2141.1072,-76.5504"/>
<polygon fill="#000000" stroke="#000000" points="8098.8214,-429.9427 8108.8245,-426.4517 8098.8277,-422.9427 8098.8214,-429.9427"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu02_dcache_mem_side -->
<g id="edge77" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu02_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.0894,-426.4409C7428.8486,-425.8286 2109.921,-420.0798 2082,-392 2062.8056,-372.6965 2063.7015,-167.1548 2082,-147 2119.2181,-106.0062 2281.02,-148.8194 2330,-123 2349.6371,-112.6485 2364.9923,-91.8506 2374.2274,-76.6608"/>
<polygon fill="#000000" stroke="#000000" points="8098.5197,-429.9412 8108.5229,-426.4504 8098.5262,-422.9412 8098.5197,-429.9412"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu02_itb_walker_cache_mem_side -->
<g id="edge78" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu02_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.3046,-426.4399C7431.1534,-425.8176 2128.8336,-419.9923 2101,-392 2081.8058,-372.6963 2082.2937,-166.7769 2101,-147 2133.9587,-112.1549 2488.1778,-142.4953 2532,-123 2554.2236,-113.1133 2573.1006,-92.0054 2584.6931,-76.6205"/>
<polygon fill="#000000" stroke="#000000" points="8098.7023,-429.9402 8108.7055,-426.4495 8098.7088,-422.9402 8098.7023,-429.9402"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu02_dtb_walker_cache_mem_side -->
<g id="edge79" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu02_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.5197,-426.4389C7433.4582,-425.8066 2147.7462,-419.9049 2120,-392 2100.806,-372.6962 2101.1239,-166.6149 2120,-147 2168.1888,-96.9252 2681.9514,-152.2321 2745,-123 2766.0654,-113.2332 2783.0254,-92.1018 2793.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8098.8848,-429.9391 8108.8881,-426.4486 8098.8915,-422.9391 8098.8848,-429.9391"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu02_interrupts_int_requestor -->
<g id="edge80" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu02_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8098.5626,-426.3639C7455.6181,-425.0532 2498.5829,-414.2286 2469,-392 2410.2257,-347.8369 2406.7114,-248.6362 2407.9501,-207.6991"/>
<polygon fill="#000000" stroke="#000000" points="8098.5925,-429.8639 8108.5996,-426.3843 8098.6068,-422.8639 8098.5925,-429.8639"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu03_icache_mem_side -->
<g id="edge81" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu03_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.5182,-426.3645C7494.6438,-425.1313 3100.1981,-415.3559 3077,-392 3038.6327,-353.3717 3052.5532,-195.6472 3077,-147 3093.243,-114.6776 3127.501,-91.1768 3155.1072,-76.5504"/>
<polygon fill="#000000" stroke="#000000" points="8098.7919,-429.865 8108.799,-426.3854 8098.8062,-422.865 8098.7919,-429.865"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu03_dcache_mem_side -->
<g id="edge82" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu03_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.3027,-426.3623C7494.8718,-425.1142 3119.1052,-415.263 3096,-392 3076.8166,-372.6856 3077.7015,-167.1548 3096,-147 3133.2181,-106.0062 3295.02,-148.8194 3344,-123 3363.6371,-112.6485 3378.9923,-91.8506 3388.2274,-76.6608"/>
<polygon fill="#000000" stroke="#000000" points="8098.5703,-429.8628 8108.5776,-426.3835 8098.5848,-422.8628 8098.5703,-429.8628"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu03_itb_walker_cache_mem_side -->
<g id="edge83" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu03_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.56,-426.3611C7497.3901,-425.1022 3138.0184,-415.1761 3115,-392 3095.8168,-372.6854 3096.2937,-166.7769 3115,-147 3147.9587,-112.1549 3502.1778,-142.4953 3546,-123 3568.2236,-113.1133 3587.1006,-92.0054 3598.6931,-76.6205"/>
<polygon fill="#000000" stroke="#000000" points="8098.7891,-429.8614 8108.7964,-426.3824 8098.8038,-422.8615 8098.7891,-429.8614"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu03_dtb_walker_cache_mem_side -->
<g id="edge84" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu03_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.3483,-426.3588C7497.6443,-425.085 3156.9255,-415.0832 3134,-392 3114.8171,-372.6851 3115.1239,-166.6149 3134,-147 3182.1888,-96.9252 3695.9514,-152.2321 3759,-123 3780.0654,-113.2332 3797.0254,-92.1018 3807.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8098.5709,-429.8592 8108.5784,-426.3804 8098.5858,-422.8592 8098.5709,-429.8592"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu03_interrupts_int_requestor -->
<g id="edge85" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu03_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8098.7358,-426.2739C7523.5539,-424.336 3507.131,-410.1569 3483,-392 3424.2547,-347.7984 3420.724,-248.6195 3421.9542,-207.6937"/>
<polygon fill="#000000" stroke="#000000" points="8098.9295,-429.7744 8108.9413,-426.3082 8098.9531,-422.7745 8098.9295,-429.7744"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu04_icache_mem_side -->
<g id="edge86" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu04_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.6772,-426.2483C7566.8509,-424.2508 4109.3977,-410.5541 4091,-392 4052.6652,-353.3394 4066.5532,-195.6472 4091,-147 4107.243,-114.6776 4141.501,-91.1768 4169.1072,-76.5504"/>
<polygon fill="#000000" stroke="#000000" points="8098.8627,-429.7489 8108.8758,-426.2865 8098.889,-422.749 8098.8627,-429.7489"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu04_dcache_mem_side -->
<g id="edge87" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu04_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.5779,-426.2452C7567.8403,-424.2304 4128.3068,-410.4631 4110,-392 4090.833,-372.6693 4091.7015,-167.1548 4110,-147 4147.2181,-106.0062 4309.02,-148.8194 4358,-123 4377.6371,-112.6485 4392.9923,-91.8506 4402.2274,-76.6608"/>
<polygon fill="#000000" stroke="#000000" points="8098.7438,-429.7458 8108.757,-426.2838 8098.7703,-422.7458 8098.7438,-429.7458"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu04_itb_walker_cache_mem_side -->
<g id="edge88" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu04_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.4812,-426.2421C7568.847,-424.2098 4147.2159,-410.3722 4129,-392 4109.8334,-372.6689 4110.2937,-166.7769 4129,-147 4161.9587,-112.1549 4516.1778,-142.4953 4560,-123 4582.2236,-113.1133 4601.1006,-92.0054 4612.6931,-76.6205"/>
<polygon fill="#000000" stroke="#000000" points="8098.6272,-429.7426 8108.6406,-426.281 8098.6541,-422.7426 8098.6272,-429.7426"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu04_dtb_walker_cache_mem_side -->
<g id="edge89" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu04_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.8036,-426.2405C7571.6615,-424.1965 4166.1298,-410.2861 4148,-392 4128.8338,-372.6685 4129.1239,-166.6149 4148,-147 4196.1888,-96.9252 4709.9514,-152.2321 4773,-123 4794.0654,-113.2332 4811.0254,-92.1018 4821.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8098.9017,-429.7408 8108.9152,-426.2796 8098.9288,-422.7409 8098.9017,-429.7408"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu04_interrupts_int_requestor -->
<g id="edge90" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu04_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8098.5863,-426.4116C7599.2567,-425.7003 4534.3837,-420.1882 4497,-392 4438.2997,-347.7386 4434.7435,-248.5936 4435.9605,-207.6853"/>
<polygon fill="#000000" stroke="#000000" points="8098.8695,-429.9119 8108.8744,-426.4261 8098.8794,-422.9119 8098.8695,-429.9119"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu05_icache_mem_side -->
<g id="edge91" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu05_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.5439,-426.3823C7648.6064,-425.5305 5132.229,-419.5375 5105,-392 5066.7194,-353.2857 5080.5532,-195.6472 5105,-147 5121.243,-114.6776 5155.501,-91.1768 5183.1072,-76.5504"/>
<polygon fill="#000000" stroke="#000000" points="8098.7792,-429.8826 8108.7858,-426.4014 8098.7924,-422.8826 8098.7792,-429.8826"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu05_dcache_mem_side -->
<g id="edge92" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu05_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.6114,-426.3775C7650.4926,-425.4968 5151.0519,-419.3603 5124,-392 5104.8604,-372.6422 5105.7015,-167.1548 5124,-147 5161.2181,-106.0062 5323.02,-148.8194 5372,-123 5391.6371,-112.6485 5406.9923,-91.8506 5416.2274,-76.6608"/>
<polygon fill="#000000" stroke="#000000" points="8098.8063,-429.8778 8108.8131,-426.3973 8098.82,-422.8778 8098.8063,-429.8778"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu05_itb_walker_cache_mem_side -->
<g id="edge93" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu05_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.6824,-426.3727C7652.3957,-425.463 5169.8749,-419.1832 5143,-392 5123.8611,-372.6415 5124.2937,-166.7769 5143,-147 5175.9587,-112.1549 5530.1778,-142.4953 5574,-123 5596.2236,-113.1133 5615.1006,-92.0054 5626.6931,-76.6205"/>
<polygon fill="#000000" stroke="#000000" points="8098.8366,-429.8729 8108.8437,-426.3932 8098.8508,-422.8729 8098.8366,-429.8729"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu05_dtb_walker_cache_mem_side -->
<g id="edge94" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu05_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.7571,-426.3678C7654.3157,-425.4291 5188.6979,-419.0062 5162,-392 5142.8618,-372.6408 5143.1239,-166.6149 5162,-147 5210.1888,-96.9252 5723.9514,-152.2321 5787,-123 5808.0654,-113.2332 5825.0254,-92.1018 5835.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8098.8703,-429.8679 8108.8776,-426.389 8098.885,-422.868 8098.8703,-429.8679"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu05_interrupts_int_requestor -->
<g id="edge95" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu05_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8098.7441,-426.1623C7685.7369,-424.0533 5537.5872,-412.1223 5511,-392 5452.3792,-347.6334 5448.7779,-248.548 5449.9717,-207.6704"/>
<polygon fill="#000000" stroke="#000000" points="8098.7304,-429.6622 8108.7481,-426.2132 8098.7661,-422.6623 8098.7304,-429.6622"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu06_icache_mem_side -->
<g id="edge96" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu06_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.641,-425.994C7744.7845,-423.2964 6136.75,-410.0516 6119,-392 6080.8276,-353.1791 6094.5532,-195.6472 6119,-147 6135.243,-114.6776 6169.501,-91.1768 6197.1072,-76.5504"/>
<polygon fill="#000000" stroke="#000000" points="8098.7152,-429.4945 8108.7415,-426.0707 8098.7684,-422.4947 8098.7152,-429.4945"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu06_dcache_mem_side -->
<g id="edge97" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu06_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.7026,-425.9835C7746.9705,-423.2453 6155.5744,-409.8758 6138,-392 6118.9153,-372.588 6119.7015,-167.1548 6138,-147 6175.2181,-106.0062 6337.02,-148.8194 6386,-123 6405.6371,-112.6485 6420.9923,-91.8506 6430.2274,-76.6608"/>
<polygon fill="#000000" stroke="#000000" points="8098.7176,-429.4836 8108.7445,-426.0614 8098.772,-422.4838 8098.7176,-429.4836"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu06_itb_walker_cache_mem_side -->
<g id="edge98" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu06_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.514,-425.9708C7748.4135,-423.1873 6174.3947,-409.6959 6157,-392 6137.9169,-372.5865 6138.2937,-166.7769 6157,-147 6189.9587,-112.1549 6544.1778,-142.4953 6588,-123 6610.2236,-113.1133 6629.1006,-92.0054 6640.6931,-76.6205"/>
<polygon fill="#000000" stroke="#000000" points="8098.7279,-429.4725 8108.7553,-426.0519 8098.7834,-422.4727 8098.7279,-429.4725"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu06_dtb_walker_cache_mem_side -->
<g id="edge99" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu06_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.5944,-425.96C7750.6743,-423.1356 6193.2196,-409.5205 6176,-392 6156.9185,-372.5849 6157.1239,-166.6149 6176,-147 6224.1888,-96.9252 6737.9514,-152.2321 6801,-123 6822.0654,-113.2332 6839.0254,-92.1018 6849.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8098.746,-429.4613 8108.774,-426.0424 8098.8027,-422.4615 8098.746,-429.4613"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu06_interrupts_int_requestor -->
<g id="edge100" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu06_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8098.7695,-426.1574C7792.3314,-424.4835 6556.762,-416.2397 6525,-392 6466.5575,-347.3987 6462.8553,-248.4462 6463.9969,-207.6373"/>
<polygon fill="#000000" stroke="#000000" points="8098.8296,-429.6576 8108.8484,-426.2119 8098.8675,-422.6577 8098.8296,-429.6576"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu07_icache_mem_side -->
<g id="edge101" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu07_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.6857,-425.4842C7870.9139,-421.9371 7150.7972,-409.3676 7134,-392 7096.1499,-352.8647 7109.6517,-195.6966 7134,-147 7150.0902,-114.8196 7184.0619,-91.305 7211.4409,-76.6372"/>
<polygon fill="#000000" stroke="#000000" points="8098.7815,-428.986 8108.8345,-425.6413 8098.8899,-421.9868 8098.7815,-428.986"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu07_dcache_mem_side -->
<g id="edge102" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu07_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.7204,-425.4431C7873.6477,-421.799 7168.4715,-409.0409 7152,-392 7133.0808,-372.4268 7133.7015,-167.1548 7152,-147 7189.2181,-106.0062 7351.02,-148.8194 7400,-123 7419.6371,-112.6485 7434.9923,-91.8506 7444.2274,-76.6608"/>
<polygon fill="#000000" stroke="#000000" points="8098.6985,-428.9431 8108.7536,-425.6046 8098.8113,-421.944 8098.6985,-428.9431"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu07_itb_walker_cache_mem_side -->
<g id="edge103" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu07_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.5255,-425.3942C7876.0792,-421.6414 7187.1224,-408.6905 7171,-392 7152.0871,-372.4206 7152.2937,-166.7769 7171,-147 7203.9587,-112.1549 7558.1778,-142.4953 7602,-123 7624.2236,-113.1133 7643.1006,-92.0054 7654.6931,-76.6205"/>
<polygon fill="#000000" stroke="#000000" points="8098.7037,-428.8976 8108.761,-425.566 8098.8212,-421.8986 8098.7037,-428.8976"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu07_dtb_walker_cache_mem_side -->
<g id="edge104" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu07_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8098.7013,-425.3498C7879.3041,-421.495 7205.7825,-408.3496 7190,-392 7171.0937,-372.4143 7171.1239,-166.6149 7190,-147 7238.1888,-96.9252 7751.9514,-152.2321 7815,-123 7836.0654,-113.2332 7853.0254,-92.1018 7863.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8098.7414,-428.851 8108.801,-425.5264 8098.8638,-421.852 8098.7414,-428.851"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu07_interrupts_int_requestor -->
<g id="edge105" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu07_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8098.8594,-424.8507C7940.7454,-420.7419 7560.6772,-409.1319 7539,-392 7481.4651,-346.529 7477.2074,-248.5102 7478.0978,-207.8029"/>
<polygon fill="#000000" stroke="#000000" points="8098.8601,-428.3518 8108.947,-425.1105 8099.0404,-421.3541 8098.8601,-428.3518"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu08_icache_mem_side -->
<g id="edge106" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu08_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8153.8013,-398.7499C8153.0819,-396.5009 8152.4647,-394.234 8152,-392 8129.827,-285.3925 8104.1149,-244.7947 8152,-147 8167.6462,-115.0461 8201.0102,-91.3115 8227.6223,-76.5095"/>
<polygon fill="#000000" stroke="#000000" points="8150.6237,-400.2404 8157.4542,-408.3395 8157.1652,-397.7486 8150.6237,-400.2404"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu08_dcache_mem_side -->
<g id="edge107" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu08_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8162.9996,-398.1902C8154.6911,-334.5276 8138.955,-182.8349 8172,-147 8208.6354,-107.2716 8366.2239,-148.2574 8414,-123 8433.6248,-112.6251 8448.9823,-91.8316 8458.2213,-76.6492"/>
<polygon fill="#000000" stroke="#000000" points="8159.5592,-398.8691 8164.3561,-408.3158 8166.4972,-397.9396 8159.5592,-398.8691"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu08_itb_walker_cache_mem_side -->
<g id="edge108" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu08_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8167.4825,-397.9205C8168.9139,-330.177 8174.2175,-164.2109 8192,-147 8225.9064,-114.1835 8572.8961,-142.1994 8616,-123 8638.2191,-113.1031 8657.097,-91.9972 8668.6909,-76.6156"/>
<polygon fill="#000000" stroke="#000000" points="8163.9762,-398.2113 8167.278,-408.2785 8170.9748,-398.3496 8163.9762,-398.2113"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu08_dtb_walker_cache_mem_side -->
<g id="edge109" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu08_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8181.6463,-399.0427C8182.5508,-396.7012 8183.3547,-394.3351 8184,-392 8198.5515,-339.3483 8164.5511,-184.7854 8204,-147 8254.1876,-98.9288 8765.9514,-152.2321 8829,-123 8850.0654,-113.2332 8867.0254,-92.1018 8877.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8178.3573,-397.826 8177.5097,-408.3869 8184.7582,-400.6596 8178.3573,-397.826"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu08_interrupts_int_requestor -->
<g id="edge110" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu08_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8216.4761,-405.0515C8222.6238,-403.0343 8228.8949,-401.2719 8235,-400 8257.2073,-395.3734 8421.286,-406.1698 8439,-392 8495.9676,-346.4302 8496.8248,-248.0263 8494.5189,-207.5008"/>
<polygon fill="#000000" stroke="#000000" points="8215.232,-401.7789 8206.9588,-408.3974 8217.5537,-408.3827 8215.232,-401.7789"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu09_icache_mem_side -->
<g id="edge111" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu09_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9479,-405.0304C8222.2587,-402.9766 8228.7131,-401.2111 8235,-400 8247.0975,-397.6695 9112.5856,-399.9467 9122,-392 9206.5397,-320.64 9108.7244,-241.6505 9166,-147 9184.7441,-116.0245 9218.6491,-91.8207 9244.6278,-76.613"/>
<polygon fill="#000000" stroke="#000000" points="8214.4685,-401.8404 8206.1938,-408.4569 8216.7886,-408.4447 8214.4685,-401.8404"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu09_dcache_mem_side -->
<g id="edge112" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu09_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9476,-405.0288C8222.2585,-402.9753 8228.7129,-401.2103 8235,-400 8247.4661,-397.6002 9139.4127,-400.3214 9149,-392 9232.1658,-319.8151 9106.1693,-222.8569 9186,-147 9225.1758,-109.7743 9380.2239,-148.2574 9428,-123 9447.6248,-112.6251 9462.9823,-91.8316 9472.2213,-76.6492"/>
<polygon fill="#000000" stroke="#000000" points="8214.4683,-401.8387 8206.1934,-408.4551 8216.7883,-408.4431 8214.4683,-401.8387"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu09_itb_walker_cache_mem_side -->
<g id="edge113" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu09_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9473,-405.0275C8222.2583,-402.9742 8228.7128,-401.2096 8235,-400 8247.78,-397.5412 9162.2219,-400.5885 9172,-392 9254.5956,-319.4528 9125.1693,-221.5086 9206,-147 9240.6951,-115.0185 9586.8961,-142.1994 9630,-123 9652.2191,-113.1031 9671.097,-91.9972 9682.6909,-76.6156"/>
<polygon fill="#000000" stroke="#000000" points="8214.4682,-401.8373 8206.1931,-408.4536 8216.788,-408.4418 8214.4682,-401.8373"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu09_dtb_walker_cache_mem_side -->
<g id="edge114" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu09_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9471,-405.0263C8222.2581,-402.9732 8228.7127,-401.209 8235,-400 8248.0803,-397.4848 9184.1704,-400.9888 9194,-392 9234.3705,-355.083 9178.1886,-184.5192 9218,-147 9268.5752,-99.3367 9779.9514,-152.2321 9843,-123 9864.0654,-113.2332 9881.0254,-92.1018 9891.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8214.468,-401.8361 8206.1929,-408.4522 8216.7877,-408.4406 8214.468,-401.8361"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu09_interrupts_int_requestor -->
<g id="edge115" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu09_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8215.945,-405.0155C8222.2563,-402.9642 8228.7116,-401.2034 8235,-400 8251.6155,-396.8203 9439.6189,-402.3505 9453,-392 9510.7035,-347.3656 9511.1438,-248.4318 9508.6227,-207.6327"/>
<polygon fill="#000000" stroke="#000000" points="8214.4667,-401.825 8206.1905,-408.4397 8216.7853,-408.4299 8214.4667,-401.825"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu10_icache_mem_side -->
<g id="edge116" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu10_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9423,-405.0012C8222.2541,-402.9523 8228.7102,-401.196 8235,-400 8247.9691,-397.5339 10125.8915,-400.491 10136,-392 10220.7111,-320.8436 10122.7244,-241.6505 10180,-147 10198.7441,-116.0245 10232.6491,-91.8207 10258.6278,-76.613"/>
<polygon fill="#000000" stroke="#000000" points="8214.465,-401.8102 8206.1873,-408.4231 8216.7822,-408.4156 8214.465,-401.8102"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu10_dcache_mem_side -->
<g id="edge117" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu10_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9422,-405.0008C8222.254,-402.952 8228.7102,-401.1958 8235,-400 8248.1534,-397.4993 10152.8684,-400.7531 10163,-392 10246.3317,-320.0067 10120.1693,-222.8569 10200,-147 10239.1758,-109.7743 10394.2239,-148.2574 10442,-123 10461.6248,-112.6251 10476.9823,-91.8316 10486.2213,-76.6492"/>
<polygon fill="#000000" stroke="#000000" points="8214.465,-401.8099 8206.1872,-408.4227 8216.7821,-408.4153 8214.465,-401.8099"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu10_itb_walker_cache_mem_side -->
<g id="edge118" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu10_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9422,-405.0005C8222.254,-402.9518 8228.7102,-401.1956 8235,-400 8248.3104,-397.4698 10175.8006,-400.9185 10186,-392 10268.7564,-319.6362 10139.1693,-221.5086 10220,-147 10254.6951,-115.0185 10600.8961,-142.1994 10644,-123 10666.2191,-113.1031 10685.097,-91.9972 10696.6909,-76.6156"/>
<polygon fill="#000000" stroke="#000000" points="8214.4649,-401.8096 8206.1872,-408.4224 8216.782,-408.415 8214.4649,-401.8096"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu10_dtb_walker_cache_mem_side -->
<g id="edge119" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu10_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9421,-405.0003C8222.2539,-402.9515 8228.7101,-401.1955 8235,-400 8248.4605,-397.4416 10197.869,-401.2246 10208,-392 10248.4495,-355.1696 10192.1886,-184.5192 10232,-147 10282.5752,-99.3367 10793.9514,-152.2321 10857,-123 10878.0654,-113.2332 10895.0254,-92.1018 10905.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8214.4649,-401.8093 8206.1871,-408.4221 8216.782,-408.4147 8214.4649,-401.8093"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu10_interrupts_int_requestor -->
<g id="edge120" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu10_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8215.9416,-404.9974C8222.2535,-402.9492 8228.7098,-401.194 8235,-400 8250.2282,-397.1093 10454.7255,-401.4652 10467,-392 10524.77,-347.4517 10525.1727,-248.4692 10522.6321,-207.6448"/>
<polygon fill="#000000" stroke="#000000" points="8214.4646,-401.8063 8206.1865,-408.4188 8216.7813,-408.4118 8214.4646,-401.8063"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu11_icache_mem_side -->
<g id="edge121" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu11_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9406,-404.9923C8222.2527,-402.9449 8228.7093,-401.1914 8235,-400 8254.8896,-396.2331 11134.4901,-405.0088 11150,-392 11234.7632,-320.9056 11136.7244,-241.6505 11194,-147 11212.7441,-116.0245 11246.6491,-91.8207 11272.6278,-76.613"/>
<polygon fill="#000000" stroke="#000000" points="8214.464,-401.8011 8206.1854,-408.4129 8216.7802,-408.4068 8214.464,-401.8011"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu11_dcache_mem_side -->
<g id="edge122" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu11_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9406,-404.9921C8222.2526,-402.9448 8228.7093,-401.1913 8235,-400 8255.0738,-396.1985 11161.5304,-405.3455 11177,-392 11260.3832,-320.0663 11134.1693,-222.8569 11214,-147 11253.1758,-109.7743 11408.2239,-148.2574 11456,-123 11475.6248,-112.6251 11490.9823,-91.8316 11500.2213,-76.6492"/>
<polygon fill="#000000" stroke="#000000" points="8214.4639,-401.8009 8206.1853,-408.4127 8216.7802,-408.4066 8214.4639,-401.8009"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu11_itb_walker_cache_mem_side -->
<g id="edge123" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu11_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9406,-404.992C8222.2526,-402.9447 8228.7093,-401.1912 8235,-400 8255.2308,-396.169 11184.4902,-405.5429 11200,-392 11282.8071,-319.6943 11153.1693,-221.5086 11234,-147 11268.6951,-115.0185 11614.8961,-142.1994 11658,-123 11680.2191,-113.1031 11699.097,-91.9972 11710.6909,-76.6156"/>
<polygon fill="#000000" stroke="#000000" points="8214.4639,-401.8008 8206.1853,-408.4125 8216.7802,-408.4065 8214.4639,-401.8008"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu11_dtb_walker_cache_mem_side -->
<g id="edge124" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu11_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9405,-404.9919C8222.2526,-402.9446 8228.7093,-401.1912 8235,-400 8255.381,-396.1408 11206.6527,-405.9548 11222,-392 11262.4748,-355.1974 11206.1886,-184.5192 11246,-147 11296.5752,-99.3367 11807.9514,-152.2321 11871,-123 11892.0654,-113.2332 11909.0254,-92.1018 11919.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8214.4639,-401.8007 8206.1853,-408.4124 8216.7801,-408.4064 8214.4639,-401.8007"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu11_interrupts_int_requestor -->
<g id="edge125" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu11_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8215.9403,-404.9906C8222.2524,-402.9435 8228.7092,-401.1905 8235,-400 8257.1486,-395.8085 11463.1416,-405.7553 11481,-392 11538.7949,-347.4841 11539.1835,-248.4832 11536.6356,-207.6494"/>
<polygon fill="#000000" stroke="#000000" points="8214.4638,-401.7993 8206.185,-408.4109 8216.7798,-408.4051 8214.4638,-401.7993"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu12_icache_mem_side -->
<g id="edge126" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu12_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9398,-404.988C8222.252,-402.9414 8228.7089,-401.1892 8235,-400 8248.405,-397.4661 12153.5444,-400.7633 12164,-392 12248.7883,-320.9356 12150.7244,-241.6505 12208,-147 12226.7441,-116.0245 12260.6491,-91.8207 12286.6278,-76.613"/>
<polygon fill="#000000" stroke="#000000" points="8214.4635,-401.7966 8206.1844,-408.4079 8216.7793,-408.4025 8214.4635,-401.7966"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu12_dcache_mem_side -->
<g id="edge127" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu12_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9398,-404.9879C8222.252,-402.9413 8228.7089,-401.1891 8235,-400 8248.4971,-397.4488 12180.5962,-400.9689 12191,-392 12274.4083,-320.0954 12148.1693,-222.8569 12228,-147 12267.1758,-109.7743 12422.2239,-148.2574 12470,-123 12489.6248,-112.6251 12504.9823,-91.8316 12514.2213,-76.6492"/>
<polygon fill="#000000" stroke="#000000" points="8214.4634,-401.7965 8206.1844,-408.4078 8216.7793,-408.4024 8214.4634,-401.7965"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu12_itb_walker_cache_mem_side -->
<g id="edge128" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu12_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9398,-404.9878C8222.252,-402.9412 8228.7089,-401.1891 8235,-400 8248.5756,-397.4341 12203.5899,-401.0836 12214,-392 12296.832,-319.7227 12167.1693,-221.5086 12248,-147 12282.6951,-115.0185 12628.8961,-142.1994 12672,-123 12694.2191,-113.1031 12713.097,-91.9972 12724.6909,-76.6156"/>
<polygon fill="#000000" stroke="#000000" points="8214.4634,-401.7965 8206.1844,-408.4077 8216.7792,-408.4023 8214.4634,-401.7965"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu12_dtb_walker_cache_mem_side -->
<g id="edge129" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu12_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9398,-404.9878C8222.252,-402.9412 8228.7089,-401.189 8235,-400 8248.6507,-397.42 12225.7182,-401.3426 12236,-392 12276.4873,-355.2112 12220.1886,-184.5192 12260,-147 12310.5752,-99.3367 12821.9514,-152.2321 12885,-123 12906.0654,-113.2332 12923.0254,-92.1018 12933.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8214.4634,-401.7964 8206.1844,-408.4076 8216.7792,-408.4023 8214.4634,-401.7964"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu12_interrupts_int_requestor -->
<g id="edge130" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu12_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8215.9396,-404.987C8222.2518,-402.9406 8228.7088,-401.1887 8235,-400 8249.5345,-397.2538 12483.2788,-401.0226 12495,-392 12552.808,-347.501 12553.1892,-248.4906 12550.6374,-207.6518"/>
<polygon fill="#000000" stroke="#000000" points="8214.4633,-401.7956 8206.1842,-408.4068 8216.7791,-408.4015 8214.4633,-401.7956"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu13_icache_mem_side -->
<g id="edge131" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu13_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9393,-404.9854C8222.2516,-402.9392 8228.7087,-401.1878 8235,-400 8251.8652,-396.8157 13164.8437,-403.0221 13178,-392 13262.8032,-320.9533 13164.7244,-241.6505 13222,-147 13240.7441,-116.0245 13274.6491,-91.8207 13300.6278,-76.613"/>
<polygon fill="#000000" stroke="#000000" points="8214.4632,-401.794 8206.1839,-408.4049 8216.7787,-408.4 8214.4632,-401.794"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu13_dcache_mem_side -->
<g id="edge132" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu13_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9393,-404.9854C8222.2516,-402.9392 8228.7087,-401.1878 8235,-400 8251.9574,-396.7984 13191.9271,-403.2651 13205,-392 13288.4231,-320.1126 13162.1693,-222.8569 13242,-147 13281.1758,-109.7743 13436.2239,-148.2574 13484,-123 13503.6248,-112.6251 13518.9823,-91.8316 13528.2213,-76.6492"/>
<polygon fill="#000000" stroke="#000000" points="8214.4631,-401.794 8206.1839,-408.4049 8216.7787,-408.3999 8214.4631,-401.794"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu13_itb_walker_cache_mem_side -->
<g id="edge133" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu13_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9393,-404.9853C8222.2516,-402.9392 8228.7087,-401.1878 8235,-400 8252.0359,-396.7837 13214.9347,-403.3958 13228,-392 13310.8467,-319.7396 13181.1693,-221.5086 13262,-147 13296.6951,-115.0185 13642.8961,-142.1994 13686,-123 13708.2191,-113.1031 13727.097,-91.9972 13738.6909,-76.6156"/>
<polygon fill="#000000" stroke="#000000" points="8214.4631,-401.7939 8206.1839,-408.4048 8216.7787,-408.3999 8214.4631,-401.7939"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu13_dtb_walker_cache_mem_side -->
<g id="edge134" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu13_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9393,-404.9853C8222.2516,-402.9391 8228.7087,-401.1878 8235,-400 8252.1109,-396.7696 13237.1101,-403.7077 13250,-392 13290.4948,-355.2193 13234.1886,-184.5192 13274,-147 13324.5752,-99.3367 13835.9514,-152.2321 13899,-123 13920.0654,-113.2332 13937.0254,-92.1018 13947.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8214.4631,-401.7939 8206.1838,-408.4048 8216.7787,-408.3998 8214.4631,-401.7939"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu13_interrupts_int_requestor -->
<g id="edge135" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu13_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8215.9392,-404.9848C8222.2515,-402.9387 8228.7086,-401.1875 8235,-400 8252.9948,-396.6034 13494.4868,-403.1677 13509,-392 13566.816,-347.5115 13567.1926,-248.4951 13564.6385,-207.6532"/>
<polygon fill="#000000" stroke="#000000" points="8214.4631,-401.7934 8206.1837,-408.4042 8216.7786,-408.3993 8214.4631,-401.7934"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu14_icache_mem_side -->
<g id="edge136" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu14_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.939,-404.9838C8222.2513,-402.9379 8228.7085,-401.187 8235,-400 8255.3255,-396.1653 14176.143,-405.281 14192,-392 14276.813,-320.965 14178.7244,-241.6505 14236,-147 14254.7441,-116.0245 14288.6491,-91.8207 14314.6278,-76.613"/>
<polygon fill="#000000" stroke="#000000" points="8214.463,-401.7923 8206.1835,-408.403 8216.7784,-408.3983 8214.463,-401.7923"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu14_dcache_mem_side -->
<g id="edge137" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu14_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.939,-404.9837C8222.2513,-402.9378 8228.7085,-401.187 8235,-400 8255.4176,-396.148 14203.2581,-405.5614 14219,-392 14302.4329,-320.124 14176.1693,-222.8569 14256,-147 14295.1758,-109.7743 14450.2239,-148.2574 14498,-123 14517.6248,-112.6251 14532.9823,-91.8316 14542.2213,-76.6492"/>
<polygon fill="#000000" stroke="#000000" points="8214.4629,-401.7923 8206.1835,-408.403 8216.7783,-408.3983 8214.4629,-401.7923"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu14_itb_walker_cache_mem_side -->
<g id="edge138" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu14_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.939,-404.9837C8222.2513,-402.9378 8228.7085,-401.1869 8235,-400 8255.4961,-396.1332 14226.2795,-405.7079 14242,-392 14324.8565,-319.7509 14195.1693,-221.5086 14276,-147 14310.6951,-115.0185 14656.8961,-142.1994 14700,-123 14722.2191,-113.1031 14741.097,-91.9972 14752.6909,-76.6156"/>
<polygon fill="#000000" stroke="#000000" points="8214.4629,-401.7922 8206.1835,-408.4029 8216.7783,-408.3982 8214.4629,-401.7922"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu14_dtb_walker_cache_mem_side -->
<g id="edge139" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu14_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.939,-404.9837C8222.2513,-402.9378 8228.7085,-401.1869 8235,-400 8255.5712,-396.1191 14248.5019,-406.0728 14264,-392 14304.4997,-355.2248 14248.1886,-184.5192 14288,-147 14338.5752,-99.3367 14849.9514,-152.2321 14913,-123 14934.0654,-113.2332 14951.0254,-92.1018 14961.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8214.4629,-401.7922 8206.1835,-408.4029 8216.7783,-408.3982 8214.4629,-401.7922"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu14_interrupts_int_requestor -->
<g id="edge140" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu14_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8215.9389,-404.9833C8222.2513,-402.9375 8228.7085,-401.1868 8235,-400 8256.455,-395.953 14505.6949,-405.3127 14523,-392 14580.8214,-347.5185 14581.195,-248.4982 14578.6393,-207.6542"/>
<polygon fill="#000000" stroke="#000000" points="8214.4629,-401.7918 8206.1834,-408.4025 8216.7783,-408.3979 8214.4629,-401.7918"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu15_icache_mem_side -->
<g id="edge141" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu15_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9388,-404.9826C8222.2511,-402.9369 8228.7084,-401.1864 8235,-400 8246.8929,-397.7575 15196.7212,-399.7699 15206,-392 15290.8199,-320.9733 15192.7244,-241.6505 15250,-147 15268.7441,-116.0245 15302.6491,-91.8207 15328.6278,-76.613"/>
<polygon fill="#000000" stroke="#000000" points="8214.4628,-401.7911 8206.1833,-408.4016 8216.7781,-408.3971 8214.4628,-401.7911"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu15_dcache_mem_side -->
<g id="edge142" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu15_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9388,-404.9826C8222.2511,-402.9368 8228.7084,-401.1863 8235,-400 8246.9389,-397.7488 15223.7946,-399.9288 15233,-392 15316.4399,-320.1321 15190.1693,-222.8569 15270,-147 15309.1758,-109.7743 15464.2239,-148.2574 15512,-123 15531.6248,-112.6251 15546.9823,-91.8316 15556.2213,-76.6492"/>
<polygon fill="#000000" stroke="#000000" points="8214.4628,-401.791 8206.1832,-408.4016 8216.7781,-408.3971 8214.4628,-401.791"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu15_itb_walker_cache_mem_side -->
<g id="edge143" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu15_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9388,-404.9825C8222.2511,-402.9368 8228.7084,-401.1863 8235,-400 8246.9782,-397.7414 15246.8121,-400.0101 15256,-392 15338.8634,-319.7588 15209.1693,-221.5086 15290,-147 15324.6951,-115.0185 15670.8961,-142.1994 15714,-123 15736.2191,-113.1031 15755.097,-91.9972 15766.6909,-76.6156"/>
<polygon fill="#000000" stroke="#000000" points="8214.4628,-401.791 8206.1832,-408.4016 8216.7781,-408.3971 8214.4628,-401.791"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu15_dtb_walker_cache_mem_side -->
<g id="edge144" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu15_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M8215.9388,-404.9825C8222.2511,-402.9368 8228.7084,-401.1863 8235,-400 8247.0157,-397.7344 15268.9469,-400.219 15278,-392 15318.5032,-355.2286 15262.1886,-184.5192 15302,-147 15352.5752,-99.3367 15863.9514,-152.2321 15927,-123 15948.0654,-113.2332 15965.0254,-92.1018 15975.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="8214.4628,-401.791 8206.1832,-408.4015 8216.7781,-408.397 8214.4628,-401.791"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu15_interrupts_int_requestor -->
<g id="edge145" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu15_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M8215.9387,-404.9823C8222.2511,-402.9366 8228.7084,-401.1862 8235,-400 8247.4576,-397.6513 15526.9514,-399.7288 15537,-392 15594.8254,-347.5236 15595.1967,-248.5004 15592.6399,-207.6549"/>
<polygon fill="#000000" stroke="#000000" points="8214.4628,-401.7907 8206.1832,-408.4013 8216.778,-408.3968 8214.4628,-401.7907"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node243" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M8255.5,-408.5C8255.5,-408.5 8356.5,-408.5 8356.5,-408.5 8362.5,-408.5 8368.5,-414.5 8368.5,-420.5 8368.5,-420.5 8368.5,-432.5 8368.5,-432.5 8368.5,-438.5 8362.5,-444.5 8356.5,-444.5 8356.5,-444.5 8255.5,-444.5 8255.5,-444.5 8249.5,-444.5 8243.5,-438.5 8243.5,-432.5 8243.5,-432.5 8243.5,-420.5 8243.5,-420.5 8243.5,-414.5 8249.5,-408.5 8255.5,-408.5"/>
<text text-anchor="middle" x="8306" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_int_responder -->
<g id="edge147" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8264.4313,-408.3968C8254.6327,-404.9209 8244.0962,-401.8045 8234,-400 8208.0979,-395.3705 677.7807,-406.7631 656,-392 597.6761,-352.4679 581.3445,-263.4136 576.7741,-217.7179"/>
<polygon fill="#000000" stroke="#000000" points="580.248,-217.2668 575.8861,-207.6116 573.2749,-217.8796 580.248,-217.2668"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_pio -->
<g id="edge146" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8264.4313,-408.3967C8254.6328,-404.9208 8244.0963,-401.8044 8234,-400 8220.8046,-397.6417 523.2701,-400.6144 513,-392 462.3454,-349.5117 466.1322,-262.5534 472.1073,-217.6787"/>
<polygon fill="#000000" stroke="#000000" points="475.5765,-218.1432 473.5596,-207.7421 468.6501,-217.1308 475.5765,-218.1432"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_int_responder -->
<g id="edge149" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8264.4311,-408.398C8254.6325,-404.9221 8244.0961,-401.8053 8234,-400 8211.5642,-395.9882 1688.8653,-404.7892 1670,-392 1611.6794,-352.4632 1595.3462,-263.411 1590.7748,-217.7168"/>
<polygon fill="#000000" stroke="#000000" points="1594.2488,-217.266 1589.8865,-207.6109 1587.2756,-217.879 1594.2488,-217.266"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_pio -->
<g id="edge148" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8264.4311,-408.3978C8254.6326,-404.9219 8244.0961,-401.8052 8234,-400 8222.5377,-397.9505 1535.9207,-399.4837 1527,-392 1476.3487,-349.5077 1480.1341,-262.5512 1486.1081,-217.6778"/>
<polygon fill="#000000" stroke="#000000" points="1489.5773,-218.1425 1487.5601,-207.7415 1482.6508,-217.1303 1489.5773,-218.1425"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_int_responder -->
<g id="edge151" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8264.4308,-408.3997C8254.6323,-404.9236 8244.0959,-401.8064 8234,-400 8215.0304,-396.6058 2699.9498,-402.8153 2684,-392 2625.6838,-352.4567 2609.3486,-263.4074 2604.7758,-217.7153"/>
<polygon fill="#000000" stroke="#000000" points="2608.2498,-217.2649 2603.8872,-207.6099 2601.2767,-217.8781 2608.2498,-217.2649"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_pio -->
<g id="edge150" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8264.4308,-408.3994C8254.6323,-404.9234 8244.0959,-401.8063 8234,-400 8214.5416,-396.5187 2556.1427,-404.7062 2541,-392 2490.3532,-349.5024 2494.1366,-262.5483 2500.1091,-217.6766"/>
<polygon fill="#000000" stroke="#000000" points="2503.5783,-218.1416 2501.5608,-207.7407 2496.6518,-217.1296 2503.5783,-218.1416"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_int_responder -->
<g id="edge153" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8264.4303,-408.402C8254.6319,-404.9259 8244.0956,-401.8081 8234,-400 8218.4966,-397.2234 3711.0343,-400.8414 3698,-392 3639.6901,-352.4473 3623.3521,-263.4023 3618.7772,-217.7132"/>
<polygon fill="#000000" stroke="#000000" points="3622.2512,-217.2633 3617.8882,-207.6085 3615.2782,-217.8768 3622.2512,-217.2633"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_pio -->
<g id="edge152" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8264.4304,-408.4016C8254.6319,-404.9255 8244.0956,-401.8078 8234,-400 8218.0078,-397.1363 3567.444,-402.445 3555,-392 3504.3597,-349.4947 3508.1401,-262.544 3514.1106,-217.6748"/>
<polygon fill="#000000" stroke="#000000" points="3517.5797,-218.1404 3515.5619,-207.7395 3510.6532,-217.1286 3517.5797,-218.1404"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_int_responder -->
<g id="edge155" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8264.4297,-408.4058C8254.6312,-404.9295 8244.0951,-401.8106 8234,-400 8209.9258,-395.6821 4732.2376,-405.7351 4712,-392 4653.7002,-352.4325 4637.3576,-263.3942 4632.7795,-217.7099"/>
<polygon fill="#000000" stroke="#000000" points="4636.2535,-217.2607 4631.8897,-207.6063 4629.2805,-217.8748 4636.2535,-217.2607"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_pio -->
<g id="edge154" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8264.4298,-408.4051C8254.6313,-404.9289 8244.0952,-401.8102 8234,-400 8221.4741,-397.754 4578.7453,-400.1837 4569,-392 4518.3697,-349.4827 4522.1457,-262.5374 4528.1129,-217.6721"/>
<polygon fill="#000000" stroke="#000000" points="4531.5819,-218.1384 4529.5634,-207.7376 4524.6553,-217.127 4531.5819,-218.1384"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_int_responder -->
<g id="edge157" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8264.4285,-408.4126C8254.63,-404.936 8244.0943,-401.8153 8234,-400 8216.8582,-396.9174 5740.4067,-401.7873 5726,-392 5667.7184,-352.4057 5651.3675,-263.3796 5646.7835,-217.7039"/>
<polygon fill="#000000" stroke="#000000" points="5650.2577,-217.256 5645.8924,-207.6023 5643.2848,-217.8712 5650.2577,-217.256"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_pio -->
<g id="edge156" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8264.4287,-408.4113C8254.6303,-404.9348 8244.0945,-401.8144 8234,-400 8215.8806,-396.7432 5597.0932,-403.845 5583,-392 5532.3875,-349.4615 5536.1555,-262.5257 5542.117,-217.6672"/>
<polygon fill="#000000" stroke="#000000" points="5545.5857,-218.1349 5543.5662,-207.7343 5538.6591,-217.1242 5545.5857,-218.1349"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_int_responder -->
<g id="edge159" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8264.4256,-408.4286C8254.6273,-404.9513 8244.0923,-401.8262 8234,-400 8213.5813,-396.3053 6757.1514,-403.6792 6740,-392 6681.7612,-352.3426 6665.3909,-263.3451 6660.7931,-217.6898"/>
<polygon fill="#000000" stroke="#000000" points="6664.2675,-217.245 6659.8988,-207.5929 6657.2948,-217.8627 6664.2675,-217.245"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_pio -->
<g id="edge158" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8264.4262,-408.4252C8254.6279,-404.948 8244.0928,-401.8238 8234,-400 8222.813,-397.9784 6605.6958,-399.3225 6597,-392 6546.4273,-349.4143 6550.1776,-262.4995 6556.1261,-217.6563"/>
<polygon fill="#000000" stroke="#000000" points="6559.5944,-218.1271 6557.5723,-207.727 6552.6675,-217.1181 6559.5944,-218.1271"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_int_responder -->
<g id="edge161" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8264.0281,-408.3768C8254.3392,-404.9495 8243.9509,-401.8588 8234,-400 8207.7831,-395.1028 7775.9595,-407.1357 7754,-392 7695.9864,-352.0139 7679.514,-263.1656 7674.8435,-217.6163"/>
<polygon fill="#000000" stroke="#000000" points="7678.3191,-217.1877 7673.9325,-207.5437 7671.3476,-217.8184 7678.3191,-217.1877"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_pio -->
<g id="edge160" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8264.4154,-408.484C8254.6176,-405.0041 8244.0854,-401.864 8234,-400 8216.9812,-396.8546 7624.1941,-403.2003 7611,-392 7560.597,-349.2135 7564.2715,-262.3884 7570.1651,-217.6102"/>
<polygon fill="#000000" stroke="#000000" points="7573.6315,-218.0938 7571.5987,-207.6959 7566.7036,-217.092 7573.6315,-218.0938"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_int_responder -->
<g id="edge163" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8368.543,-423.4059C8455.819,-418.5384 8605.6783,-407.9699 8625,-392 8677.3624,-348.721 8686.4371,-262.4302 8687.4329,-217.7588"/>
<polygon fill="#000000" stroke="#000000" points="8690.9342,-217.6398 8687.5342,-207.6053 8683.9345,-217.5698 8690.9342,-217.6398"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_pio -->
<g id="edge162" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8368.5448,-421.5724C8437.3181,-415.5651 8539.8849,-404.6366 8553,-392 8600.3914,-346.3378 8598.2043,-261.4659 8593.2621,-217.5084"/>
<polygon fill="#000000" stroke="#000000" points="8596.7261,-217.0017 8592.0097,-207.5146 8589.7804,-217.8722 8596.7261,-217.0017"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_int_responder -->
<g id="edge165" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8368.5001,-425.869C8628.6637,-423.1196 9613.4105,-411.4444 9639,-392 9693.3393,-350.7098 9701.4739,-262.8356 9701.8396,-217.6387"/>
<polygon fill="#000000" stroke="#000000" points="9705.3397,-217.6226 9701.7976,-207.6375 9698.3398,-217.6521 9705.3397,-217.6226"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_pio -->
<g id="edge164" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8368.5547,-425.8535C8619.9227,-423.1227 9544.0683,-411.7546 9567,-392 9616.9855,-348.9399 9613.5706,-262.5521 9607.7999,-217.8097"/>
<polygon fill="#000000" stroke="#000000" points="9611.2266,-217.0467 9606.353,-207.6393 9604.2964,-218.0326 9611.2266,-217.0467"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_int_responder -->
<g id="edge167" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8368.7045,-426.0785C8739.4688,-423.5262 10629.4913,-409.6569 10653,-392 10707.5692,-351.0142 10715.6004,-263.0029 10715.8918,-217.7077"/>
<polygon fill="#000000" stroke="#000000" points="10719.3917,-217.6629 10715.8326,-207.6838 10712.3918,-217.7043 10719.3917,-217.6629"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_pio -->
<g id="edge166" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8368.5759,-426.0901C8732.333,-423.6426 10559.33,-410.4388 10581,-392 10631.3532,-349.155 10627.701,-262.356 10621.8234,-217.5968"/>
<polygon fill="#000000" stroke="#000000" points="10625.2859,-217.0845 10620.3936,-207.6868 10618.3576,-218.0841 10625.2859,-217.0845"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_int_responder -->
<g id="edge169" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8368.7148,-426.3613C8826.1833,-425.2899 11632.6597,-417.6734 11667,-392 11721.6599,-351.1352 11729.6502,-263.0695 11729.9123,-217.7352"/>
<polygon fill="#000000" stroke="#000000" points="11733.4121,-217.679 11729.8464,-207.7023 11726.4123,-217.7251 11733.4121,-217.679"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_pio -->
<g id="edge168" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8368.8394,-426.3873C8821.1384,-425.5115 11563.0152,-419.0869 11595,-392 11645.4532,-349.2728 11641.7563,-262.4212 11635.8464,-217.6238"/>
<polygon fill="#000000" stroke="#000000" points="11639.3071,-217.0997 11634.4091,-207.7051 11632.3795,-218.1036 11639.3071,-217.0997"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_int_responder -->
<g id="edge171" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8368.7666,-426.2578C8902.3459,-424.1695 12658.3746,-408.8732 12681,-392 12735.7085,-351.2003 12743.677,-263.1052 12743.9233,-217.7499"/>
<polygon fill="#000000" stroke="#000000" points="12747.4231,-217.6876 12743.8538,-207.7122 12740.4233,-217.7362 12747.4231,-217.6876"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_pio -->
<g id="edge170" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8368.5799,-426.2705C8896.564,-424.3023 12587.8049,-409.9045 12609,-392 12659.506,-349.3352 12655.7855,-262.4557 12649.8585,-217.6382"/>
<polygon fill="#000000" stroke="#000000" points="12653.3183,-217.1078 12648.4173,-207.7147 12646.391,-218.114 12653.3183,-217.1078"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_int_responder -->
<g id="edge173" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8368.5124,-426.3525C8967.319,-424.9103 13666.8957,-412.9268 13695,-392 13749.7387,-351.2409 13757.6936,-263.1276 13757.9302,-217.7591"/>
<polygon fill="#000000" stroke="#000000" points="13761.4299,-217.693 13757.8584,-207.7183 13754.4301,-217.7431 13761.4299,-217.693"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_pio -->
<g id="edge172" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8368.621,-426.3671C8963.4855,-425.0727 13596.587,-414.2778 13623,-392 13673.5386,-349.3738 13669.8036,-262.4771 13663.866,-217.647"/>
<polygon fill="#000000" stroke="#000000" points="13667.3252,-217.1128 13662.4224,-207.7207 13660.3981,-218.1204 13667.3252,-217.1128"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_int_responder -->
<g id="edge175" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8368.5132,-426.4166C9027.5043,-425.5076 14675.4036,-416.9898 14709,-392 14763.7594,-351.2686 14771.7049,-263.1428 14771.9349,-217.7654"/>
<polygon fill="#000000" stroke="#000000" points="14775.4346,-217.6967 14771.8616,-207.7226 14768.4348,-217.7479 14775.4346,-217.6967"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_pio -->
<g id="edge174" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8368.5888,-426.4329C9023.9168,-425.6989 14605.3515,-418.6654 14637,-392 14687.5607,-349.4 14683.8158,-262.4916 14677.8711,-217.6531"/>
<polygon fill="#000000" stroke="#000000" points="14681.3299,-217.1163 14676.4258,-207.7248 14674.403,-218.1247 14681.3299,-217.1163"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_int_responder -->
<g id="edge177" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M8368.6572,-426.463C9083.9651,-426.0117 15683.9011,-421.0604 15723,-392 15777.7744,-351.2888 15785.7132,-263.1539 15785.9383,-217.77"/>
<polygon fill="#000000" stroke="#000000" points="15789.438,-217.6994 15785.8639,-207.7256 15782.4382,-217.7513 15789.438,-217.6994"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_pio -->
<g id="edge176" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M8368.6148,-426.4806C9079.9843,-426.228 15614.1044,-423.0627 15651,-392 15701.5768,-349.4191 15697.8247,-262.5022 15691.8748,-217.6575"/>
<polygon fill="#000000" stroke="#000000" points="15695.3333,-217.1187 15690.4283,-207.7277 15688.4065,-218.1279 15695.3333,-217.1187"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node244" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M16268,-171.5C16268,-171.5 16298,-171.5 16298,-171.5 16304,-171.5 16310,-177.5 16310,-183.5 16310,-183.5 16310,-195.5 16310,-195.5 16310,-201.5 16304,-207.5 16298,-207.5 16298,-207.5 16268,-207.5 16268,-207.5 16262,-207.5 16256,-201.5 16256,-195.5 16256,-195.5 16256,-183.5 16256,-183.5 16256,-177.5 16262,-171.5 16268,-171.5"/>
<text text-anchor="middle" x="16283" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge178" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="#000000" d="M8368.7794,-426.4807C9110.6152,-426.2238 16178.1313,-422.9632 16220,-392 16274.9484,-351.3639 16283.3346,-263.1952 16283.7925,-217.787"/>
<polygon fill="#000000" stroke="#000000" points="16287.2925,-217.7291 16283.7697,-207.7371 16280.2925,-217.745 16287.2925,-217.7291"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node245" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M16371,-171.5C16371,-171.5 16401,-171.5 16401,-171.5 16407,-171.5 16413,-177.5 16413,-183.5 16413,-183.5 16413,-195.5 16413,-195.5 16413,-201.5 16407,-207.5 16401,-207.5 16401,-207.5 16371,-207.5 16371,-207.5 16365,-207.5 16359,-201.5 16359,-195.5 16359,-195.5 16359,-183.5 16359,-183.5 16359,-177.5 16365,-171.5 16371,-171.5"/>
<text text-anchor="middle" x="16386" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge179" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="#000000" d="M8368.5174,-426.3675C9116.5756,-424.7666 16326.6244,-408.8995 16347,-392 16398.0242,-349.6806 16395.6416,-262.6469 16390.4155,-217.7175"/>
<polygon fill="#000000" stroke="#000000" points="16393.8826,-217.2372 16389.1298,-207.7683 16386.9404,-218.1344 16393.8826,-217.2372"/>
</g>
<!-- system_mem_ctrls2_port -->
<g id="node246" class="node">
<title>system_mem_ctrls2_port</title>
<path fill="#94918b" stroke="#000000" d="M16474,-171.5C16474,-171.5 16504,-171.5 16504,-171.5 16510,-171.5 16516,-177.5 16516,-183.5 16516,-183.5 16516,-195.5 16516,-195.5 16516,-201.5 16510,-207.5 16504,-207.5 16504,-207.5 16474,-207.5 16474,-207.5 16468,-207.5 16462,-201.5 16462,-195.5 16462,-195.5 16462,-183.5 16462,-183.5 16462,-177.5 16468,-171.5 16474,-171.5"/>
<text text-anchor="middle" x="16489" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port -->
<g id="edge180" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port</title>
<path fill="none" stroke="#000000" d="M8368.7343,-426.3705C9123.1973,-424.7971 16429.3576,-409.1199 16450,-392 16501.0253,-349.682 16498.6423,-262.6477 16493.4158,-217.7179"/>
<polygon fill="#000000" stroke="#000000" points="16496.8829,-217.2374 16492.13,-207.7685 16489.9406,-218.1346 16496.8829,-217.2374"/>
</g>
<!-- system_mem_ctrls3_port -->
<g id="node247" class="node">
<title>system_mem_ctrls3_port</title>
<path fill="#94918b" stroke="#000000" d="M16577,-171.5C16577,-171.5 16607,-171.5 16607,-171.5 16613,-171.5 16619,-177.5 16619,-183.5 16619,-183.5 16619,-195.5 16619,-195.5 16619,-201.5 16613,-207.5 16607,-207.5 16607,-207.5 16577,-207.5 16577,-207.5 16571,-207.5 16565,-201.5 16565,-195.5 16565,-195.5 16565,-183.5 16565,-183.5 16565,-177.5 16571,-171.5 16577,-171.5"/>
<text text-anchor="middle" x="16592" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port -->
<g id="edge181" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port</title>
<path fill="none" stroke="#000000" d="M8368.6456,-426.374C9127.8176,-424.8314 16532.088,-409.3425 16553,-392 16604.0264,-349.6833 16601.6429,-262.6484 16596.416,-217.7182"/>
<polygon fill="#000000" stroke="#000000" points="16599.8831,-217.2376 16595.1302,-207.7687 16592.9409,-218.1349 16599.8831,-217.2376"/>
</g>
</g>
</svg>
