INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:12:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 buffer52/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.985ns period=5.970ns})
  Destination:            buffer30/dataReg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.985ns period=5.970ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.970ns  (clk rise@5.970ns - clk rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 1.862ns (31.752%)  route 4.002ns (68.248%))
  Logic Levels:           20  (CARRY4=7 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.453 - 5.970 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1860, unset)         0.508     0.508    buffer52/clk
    SLICE_X24Y63         FDRE                                         r  buffer52/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer52/outs_reg[2]/Q
                         net (fo=1, routed)           0.411     1.117    addi16/Memory_reg[3][0]_i_13_1[1]
    SLICE_X25Y62         LUT4 (Prop_lut4_I3_O)        0.119     1.236 r  addi16/Memory[1][4]_i_8/O
                         net (fo=1, routed)           0.000     1.236    addi16/Memory[1][4]_i_8_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.493 r  addi16/Memory_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.493    addi16/Memory_reg[1][4]_i_1_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.542 r  addi16/Memory_reg[1][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.542    addi16/Memory_reg[1][6]_i_2_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.591 r  addi16/Memory_reg[3][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.591    addi16/Memory_reg[3][0]_i_38_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.640 r  addi16/Memory_reg[3][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.640    addi16/Memory_reg[3][0]_i_34_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.744 r  addi16/Memory_reg[3][0]_i_30/O[0]
                         net (fo=3, routed)           0.504     2.248    cmpi3/Memory_reg[2][0]_i_2_0[16]
    SLICE_X26Y68         LUT6 (Prop_lut6_I3_O)        0.120     2.368 r  cmpi3/Memory[2][0]_i_11/O
                         net (fo=1, routed)           0.000     2.368    cmpi3/Memory[2][0]_i_11_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     2.625 r  cmpi3/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.625    cmpi3/Memory_reg[2][0]_i_4_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.732 f  cmpi3/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=10, routed)          0.376     3.108    buffer97/fifo/result[0]
    SLICE_X26Y73         LUT3 (Prop_lut3_I0_O)        0.123     3.231 f  buffer97/fifo/Head[1]_i_3__1/O
                         net (fo=2, routed)           0.302     3.533    buffer61/fifo/buffer97_outs
    SLICE_X30Y74         LUT6 (Prop_lut6_I0_O)        0.043     3.576 f  buffer61/fifo/Head[1]_i_2__3/O
                         net (fo=13, routed)          0.385     3.962    fork28/control/generateBlocks[1].regblock/buffer97_outs_ready
    SLICE_X25Y72         LUT6 (Prop_lut6_I2_O)        0.043     4.005 r  fork28/control/generateBlocks[1].regblock/i___3_i_7/O
                         net (fo=1, routed)           0.216     4.220    fork28/control/generateBlocks[2].regblock/transmitValue_reg_3
    SLICE_X24Y72         LUT5 (Prop_lut5_I4_O)        0.043     4.263 f  fork28/control/generateBlocks[2].regblock/i___3_i_4/O
                         net (fo=8, routed)           0.221     4.484    buffer61/fifo/transmitValue_reg_16
    SLICE_X25Y73         LUT5 (Prop_lut5_I3_O)        0.043     4.527 f  buffer61/fifo/i___3_i_1/O
                         net (fo=3, routed)           0.164     4.692    fork16/control/generateBlocks[2].regblock/addi16_result_ready
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.043     4.735 r  fork16/control/generateBlocks[2].regblock/transmitValue_i_23/O
                         net (fo=1, routed)           0.214     4.949    fork16/control/generateBlocks[2].regblock/transmitValue_i_23_n_0
    SLICE_X27Y74         LUT6 (Prop_lut6_I0_O)        0.043     4.992 r  fork16/control/generateBlocks[2].regblock/transmitValue_i_20/O
                         net (fo=1, routed)           0.231     5.223    fork16/control/generateBlocks[0].regblock/transmitValue_i_5__0
    SLICE_X29Y74         LUT6 (Prop_lut6_I3_O)        0.043     5.266 f  fork16/control/generateBlocks[0].regblock/transmitValue_i_14/O
                         net (fo=1, routed)           0.273     5.538    fork15/control/generateBlocks[12].regblock/transmitValue_reg_2
    SLICE_X30Y73         LUT6 (Prop_lut6_I2_O)        0.043     5.581 r  fork15/control/generateBlocks[12].regblock/transmitValue_i_5__0/O
                         net (fo=2, routed)           0.170     5.752    buffer39/control/transmitValue_reg_38
    SLICE_X29Y72         LUT6 (Prop_lut6_I4_O)        0.043     5.795 f  buffer39/control/fullReg_i_3__17/O
                         net (fo=23, routed)          0.260     6.055    buffer39/control/outputValid_reg_1
    SLICE_X28Y72         LUT6 (Prop_lut6_I3_O)        0.043     6.098 r  buffer39/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.274     6.372    buffer30/E[0]
    SLICE_X28Y71         FDRE                                         r  buffer30/dataReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.970     5.970 r  
                                                      0.000     5.970 r  clk (IN)
                         net (fo=1860, unset)         0.483     6.453    buffer30/clk
    SLICE_X28Y71         FDRE                                         r  buffer30/dataReg_reg[14]/C
                         clock pessimism              0.000     6.453    
                         clock uncertainty           -0.035     6.417    
    SLICE_X28Y71         FDRE (Setup_fdre_C_CE)      -0.194     6.223    buffer30/dataReg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.223    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 -0.149    




