synthesis:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Tue Nov 21 22:57:47 2017


Command Line:  synthesis -f memory_tst_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = font_test.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/dev/lattice/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/memory_tst/impl1 (searchpath added)
-p E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/memory_tst (searchpath added)
VHDL library = work
VHDL design file = E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/memory_tst/commonPak.vhd
VHDL design file = E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/memory_tst/Font_Rom.vhd
VHDL design file = E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/memory_tst/font_test.vhd
VHDL design file = E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/memory_tst/func_pack.vhd
VHDL design file = E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/memory_tst/memory_test.vhd
VHDL design file = E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/memory_tst/Pixel_On_Text.vhd
VHDL design file = E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/memory_tst/vga_sync.vhd
NGD file = memory_tst_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/dev/lattice/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/memory_tst/impl1". VHDL-1504
Analyzing VHDL file e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/commonpak.vhd. VHDL-1481
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/commonpak.vhd(16): analyzing package commonpak. VHDL-1014
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/commonpak.vhd(80): analyzing package body commonpak. VHDL-1013
unit font_test is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/font_rom.vhd. VHDL-1481
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/font_rom.vhd(32): analyzing entity font_rom. VHDL-1012
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/font_rom.vhd(40): analyzing architecture behavioral. VHDL-1010
unit font_test is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/func_pack.vhd. VHDL-1481
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/func_pack.vhd(6): analyzing package func_pack. VHDL-1014
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/func_pack.vhd(12): analyzing package body func_pack. VHDL-1013
unit font_test is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/memory_test.vhd. VHDL-1481
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/memory_test.vhd(17): analyzing entity memory_test. VHDL-1012
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/memory_test.vhd(28): analyzing architecture behavioral. VHDL-1010
unit font_test is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/vga_sync.vhd. VHDL-1481
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/vga_sync.vhd(12): analyzing entity vga_sync. VHDL-1012
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/vga_sync.vhd(24): analyzing architecture arch. VHDL-1010
unit font_test is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/pixel_on_text.vhd. VHDL-1481
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/pixel_on_text.vhd(30): analyzing entity pixel_on_text. VHDL-1012
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/pixel_on_text.vhd(49): analyzing architecture behavioral. VHDL-1010
unit font_test is not yet analyzed. VHDL-1485
Analyzing VHDL file e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/font_test.vhd. VHDL-1481
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/font_test.vhd(5): analyzing entity font_test. VHDL-1012
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/font_test.vhd(19): analyzing architecture behavioral. VHDL-1010
unit font_test is not yet analyzed. VHDL-1485
unit font_test is not yet analyzed. VHDL-1485
e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/font_test.vhd(5): executing font_test(Behavioral)

WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/font_test.vhd(17): replacing existing netlist font_test(Behavioral). VHDL-1205
Top module name (VHDL): font_test
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: D:/dev/lattice/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = font_test.
WARNING - synthesis: Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net charBitInRow[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net charBitInRow[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net charBitInRow[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net charBitInRow[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net charBitInRow[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net charBitInRow[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net charBitInRow[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net charBitInRow[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net bitPosition[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net bitPosition[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net bitPosition[0] will be ignored due to unrecognized driver type
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/memory_tst/font_rom.vhd(48): ram ROM_original_ramnet has no write-port on it. VDB-1038
INFO - synthesis: Extracted state machine for register '\memory_test_unit/state_reg' with one-hot encoding
State machine has 5 reachable states with original encodings of:

 000 

 001 

 010 

 011 

 100 

original encoding -> new encoding (one-hot encoding)

 000 -> 00001

 001 -> 00010

 010 -> 00100

 011 -> 01000

 100 -> 10000




WARNING - synthesis: Bit 0 of Register \memory_test_unit/state_reg_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \memory_test_unit/state_reg_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \memory_test_unit/state_reg_FSM is stuck at Zero
GSR instance connected to net reset_c.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in font_test_drc.log.
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file memory_tst_impl1.ngd.

################### Begin Area Report (font_test)######################
Number of register bits => 111 of 7209 (1 % )
BB => 8
CCU2D => 77
FD1P3AX => 61
FD1P3AY => 1
FD1P3IX => 39
FD1S3AX => 7
FD1S3AY => 1
FD1S3IX => 2
GSR => 1
IB => 2
L6MUX21 => 9
LUT4 => 145
OB => 27
PFUMX => 25
SP8KC => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : ext_clk_c, loads : 110
  Net : vga_sync_unit/pixel_tick, loads : 15
Clock Enable Nets
Number of Clock Enables: 8
Top 8 highest fanout Clock Enables:
  Net : memory_test_unit/ext_clk_c_enable_72, loads : 32
  Net : vga_sync_unit/v_count_next_9__N_198, loads : 20
  Net : memory_test_unit/ext_clk_c_enable_76, loads : 19
  Net : memory_test_unit/ext_clk_c_enable_81, loads : 19
  Net : memory_test_unit/ext_clk_c_enable_78, loads : 12
  Net : memory_test_unit/ext_clk_c_enable_68, loads : 3
  Net : memory_test_unit/ext_clk_c_enable_48, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : memory_test_unit/ext_clk_c_enable_72, loads : 32
  Net : textElement1/n3682, loads : 26
  Net : textElement1/n770, loads : 23
  Net : vga_sync_unit/v_count_next_9__N_198, loads : 20
  Net : textElement1/n3681, loads : 20
  Net : textElement1/n772, loads : 19
  Net : textElement1/n180, loads : 19
  Net : memory_test_unit/ext_clk_c_enable_81, loads : 19
  Net : memory_test_unit/n2491, loads : 19
  Net : memory_test_unit/ext_clk_c_enable_76, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets pixel_tick]              |    1.000 MHz|  106.576 MHz|     5  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets ext_clk_c]               |    1.000 MHz|   85.143 MHz|    21  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 110.828  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.719  secs
--------------------------------------------------------------
