<?xml version="1.0" encoding="UTF-8" standalone="no" ?>

<board schema_version="2.2" vendor="xilinx.com" name="c1100" display_name="Varium C1100 Blockchain Accelerator Card" url="https://www.xilinx.com/products/accelerators/varium/c1100.html" preset_file="preset.xml" supports_ced="false">
    <images>
        <image name="c1100_board.jpeg" display_name="C1100 BOARD" sub_type="board">
            <description>C1100 Board File Image</description>
        </image>
    </images>
    <compatible_board_revisions>
        <revision id="0">Rev 1.0</revision>
    </compatible_board_revisions>
    <file_version>1.0</file_version>
    <description>Varium C1100 Blockchain Accelerator Card</description>

    <parameters>
        <parameter name="heat_sink_type" value="medium" value_type="string"/>
        <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
    </parameters>
    <jumpers>
    </jumpers>

    <components>
        <component name="part0" display_name="Varium C1100 Blockchain Accelerator Card" type="fpga" part_name="xcu55n-fsvh2892-2L-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://www.xilinx.com/products/accelerators/varium/c1100.html">
            <description>Varium C1100 Blockchain Accelerator Card</description>
            <interfaces>
                <!-- CLOCK INTERFACES -->
                <interface mode="slave" name="pcie_refclk_0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk_0">
                    <parameters>
                        <parameter name="frequency" value="100000000"/>
                    </parameters>
                    <port_maps>
                        <port_map logical_port="CLK_P" physical_port="pcie_refclk_0_p" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="pcie_refclk_0_p"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="CLK_N" physical_port="pcie_refclk_0_n" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="pcie_refclk_0_n"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="slave" name="pcie_refclk_1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk_1">
                    <parameters>
                        <parameter name="frequency" value="100000000"/>
                    </parameters>
                    <port_maps>
                        <port_map logical_port="CLK_P" physical_port="pcie_refclk_1_p" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="pcie_refclk_1_p"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="CLK_N" physical_port="pcie_refclk_1_n" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="pcie_refclk_1_n"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="slave" name="pcie_sysclk_0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_sysclk_0">
                    <parameters>
                        <parameter name="frequency" value="100000000"/>
                    </parameters>
                    <port_maps>
                        <port_map logical_port="CLK_P" physical_port="pcie_sysclk_0_p" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="pcie_sysclk_0_p"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="CLK_N" physical_port="pcie_sysclk_0_n" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="pcie_sysclk_0_n"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="slave" name="pcie_sysclk_1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_sysclk_1">
                    <parameters>
                        <parameter name="frequency" value="100000000"/>
                    </parameters>
                    <port_maps>
                        <port_map logical_port="CLK_P" physical_port="pcie_sysclk_1_p" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="pcie_sysclk_1_p"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="CLK_N" physical_port="pcie_sysclk_1_n" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="pcie_sysclk_1_n"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="slave" name="sysclk_0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sysclk_0">
                    <parameters>
                        <parameter name="frequency" value="100000000"/>
                    </parameters>
                    <port_maps>
                        <port_map logical_port="CLK_P" physical_port="sysclk_0_p" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="sysclk_0_p"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="CLK_N" physical_port="sysclk_0_n" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="sysclk_0_n"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="slave" name="sysclk_1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sysclk_1">
                    <parameters>
                        <parameter name="frequency" value="100000000"/>
                    </parameters>
                    <port_maps>
                        <port_map logical_port="CLK_P" physical_port="sysclk_1_p" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="sysclk_1_p"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="CLK_N" physical_port="sysclk_1_n" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="sysclk_1_n"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>
                <!-- END CLOCK INTERFACES -->

                <!-- UART INTERFACES -->
                <interface mode="master" name="uart_0" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart_0">
                    <port_maps>
                        <port_map logical_port="TxD" physical_port="uart_0_txd" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="uart_0_txd"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="RxD" physical_port="uart_0_rxd" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="uart_0_rxd"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="master" name="uart_1" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart_1">
                    <port_maps>
                        <port_map logical_port="TxD" physical_port="uart_1_txd" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="uart_1_txd"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="RxD" physical_port="uart_1_rxd" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="uart_1_rxd"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="master" name="uart_2" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart_2">
                    <port_maps>
                        <port_map logical_port="TxD" physical_port="uart_2_txd" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="uart_2_txd"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="RxD" physical_port="uart_2_rxd" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="uart_2_rxd"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>
                <!-- END UART INTERFACES -->

                <!-- SATELLITE CONTROLLER INTERFACES -->
                <interface mode="master" name="sc_hbm_cattrip" type="xilinx.com:signal:interrupt:1.0" of_component="satellite_controller">
                    <parameters>
                        <parameter name="sensitivity" value="LEVEL_HIGH"/>
                    </parameters>
                    <port_maps>
                        <port_map logical_port="INTERRUPT" physical_port="sc_hbm_cattrip" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="sc_hbm_cattrip"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="master" name="sc_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="satellite_controller">
                    <port_maps>
                        <port_map logical_port="TxD" physical_port="sc_uart_txd" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="sc_uart_txd"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="RxD" physical_port="sc_uart_rxd" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="sc_uart_rxd"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="master" name="sc_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="satellite_controller">
                    <port_maps>
                        <port_map logical_port="TRI_I" physical_port="sc_gpio" dir="in" left="3" right="0"/>
                            <pin_map port_index="0" component_pin="sc_gpio_0"/>
                            <pin_map port_index="1" component_pin="sc_gpio_1"/>
                            <pin_map port_index="2" component_pin="sc_gpio_2"/>
                            <pin_map port_index="3" component_pin="sc_gpio_3"/>
                        <port_map/>
                    </port_maps>
                </interface>
                <!-- END SATELLITE CONTROLLER INTERFACES -->

                <!-- PCIE INTERFACES -->
                <interface mode="slave" name="pcie_perst" type="xilinx.com:signal:reset_rtl:1.0" of_component="pcie_perst">
                    <parameters>
                        <parameter name="rst_polarity" value="0"/>
                    </parameters>
                    <port_maps>
                        <port_map logical_port="RESET" physical_port="pcie_perst" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="pcie_perst"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="master" name="pcie_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pcie">
                    <port_maps>
                        <port_map logical_port="txn" physical_port="pcie_mgt_x1_tx_n" dir="out">
                            <pin_maps>
                              <pin_map port_index="0" component_pin="pcie_mgt_tx_0_n"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="txp" physical_port="pcie_mgt_x1_tx_p" dir="out">
                            <pin_maps>
                              <pin_map port_index="0" component_pin="pcie_mgt_tx_0_p"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="rxn" physical_port="pcie_mgt_x1_rx_n" dir="in">
                            <pin_maps>
                              <pin_map port_index="0" component_pin="pcie_mgt_rx_0_n"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="rxp" physical_port="pcie_mgt_x1_rx_p" dir="in">
                            <pin_maps>
                              <pin_map port_index="0" component_pin="pcie_mgt_rx_0_p"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>
                <!-- END PCIE INTERFACES -->
            </interfaces>
        </component>

        <component name="pcie_refclk_0" type="chip" sub_type="clock" major_group="Clocks">
            <description>Reference clock from edge connector for PCIe lanes 0-7.</description>
        </component>

        <component name="pcie_refclk_1" type="chip" sub_type="clock" major_group="Clocks">
            <description>Reference clock from edge connector for PCIe lanes 8-15.</description>
        </component>

        <component name="pcie_sysclk_0" type="chip" sub_type="clock" major_group="Clocks">
            <description>System clock derived from pcie_refclk_0.</description>
        </component>

        <component name="pcie_sysclk_1" type="chip" sub_type="clock" major_group="Clocks">
            <description>System clock derived from pcie_refclk_1.</description>
        </component>

        <component name="sysclk_0" type="chip" sub_type="clock" major_group="Clocks">
            <description>Onboard system clock for SLR0.</description>
        </component>

        <component name="sysclk_1" type="chip" sub_type="clock" major_group="Clocks">
            <description>Onboard system clock for SLR1.</description>
        </component>

        <component name="qsfp_clk_0" type="chip" sub_type="clock" major_group="Clocks">
            <description>Clock for QSFP28 0.</description>
        </component>

        <component name="qsfp_clk_1" type="chip" sub_type="clock" major_group="Clocks">
            <description>Clock for QSFP28 1.</description>
        </component>

        <component name="uart_0" type="chip" sub_type="uart" major_group="UARTs">
            <description>UART 0 - accessible over FTDI from micro-usb port.</description>
        </component>

        <component name="uart_1" type="chip" sub_type="uart" major_group="UARTs">
            <description>UART 1 - accessible over FTDI from micro-usb port.</description>
        </component>

        <component name="uart_2" type="chip" sub_type="uart" major_group="UARTs">
            <description>UART 2 - accessible only over Alveo maintenance port.</description>
        </component>

        <component name="satellite_controller" type="chip" sub_type="system_management" major_group="System Management">
            <component_modes>
                <component_mode name="cms" display_name="Card Management Subsystem">
                    <interfaces>
                        <interface name="sc_hbm_cattrip"/>
                        <interface name="sc_uart"/>
                        <interface name="sc_gpio"/>
                    </interfaces>
                </component_mode>
            </component_modes>
        </component>

        <component name="pcie_perst" type="chip" sub_type="reset" major_group="Resets">
            <description>Reset from the PCIe edge connector.</description>
        </component>

        <component name="pcie" type="chip" sub_type="pcie" major_group="PCIe">
            <description>PCIe</description>
            <component_modes>
                <component_mode name="pcie_x1" display_name="PCIe x1">
                    <interfaces>
                        <interface name="pcie_refclk_0"/>
                        <interface name="pcie_perst"/>
                        <interface name="pcie_x1"/>
                    </interfaces>
                </component_mode>
            </component_modes>
        </component>
    </components>

    <jtag_chains>
        <jtag_chain name="chain1">
            <position name="0" component="part0"/>
        </jtag_chain>
    </jtag_chains>

    <connections>
        <connection name="pcie_refclk_0" component1="part0" component2="pcie_refclk_0">
            <connection_map name="pcie_refclk_0" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
        </connection>

        <connection name="pcie_refclk_1" component1="part0" component2="pcie_refclk_1">
            <connection_map name="pcie_refclk_1" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1"/>
        </connection>

        <connection name="pcie_sysclk_0" component1="part0" component2="pcie_sysclk_0">
            <connection_map name="pcie_sysclk_0" c1_st_index="4" c1_end_index="5" c2_st_index="0" c2_end_index="1"/>
        </connection>

        <connection name="pcie_sysclk_1" component1="part0" component2="pcie_sysclk_1">
            <connection_map name="pcie_sysclk_1" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1"/>
        </connection>

        <connection name="sysclk_0" component1="part0" component2="sysclk_0">
            <connection_map name="sysclk_0" c1_st_index="8" c1_end_index="9" c2_st_index="0" c2_end_index="1"/>
        </connection>

        <connection name="sysclk_1" component1="part0" component2="sysclk_1">
            <connection_map name="sysclk_1" c1_st_index="10" c1_end_index="11" c2_st_index="0" c2_end_index="1"/>
        </connection>

        <connection name="pcie_mgt" component1="part0" component2="pcie">
            <connection_map name="pcie_mgt" c1_st_index="70" c1_end_index="133" c2_st_index="0" c2_end_index="63"/>
        </connection>
    </connections>
</board>
