// Seed: 2627336583
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output wor  id_3,
    input  tri1 id_4
);
  assign id_3 = -1;
  wire [-1 : 1] id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    output wand id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output wor id_6,
    output supply1 id_7,
    input wire id_8
);
  assign id_7 = 1;
  assign id_0 = id_3;
  logic id_10;
  ;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_6,
      id_4
  );
  always @(id_3)
    if ("") begin : LABEL_0
      id_0 = 1;
      id_0 <= id_4;
    end
endmodule
