{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "import sys\n",
    "sys.path.append(\"../examples\")\n",
    "from full_adder import FullAdder"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "from magma import *\n",
    "from magma.primitives import DefineRegister\n",
    "\n",
    "N = 4\n",
    "Register4 = DefineRegister(4, has_reset=True)\n",
    "T = Bits(N)\n",
    "\n",
    "class ResetShiftRegister(Circuit):\n",
    "    name = \"ResetShiftRegister\"\n",
    "    IO = [\"I\", In(T), \"RESET\", In(Bit), \"O\", Out(T), \"CLK\", In(Bit)]\n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        regs = [Register4().reset(io.RESET) for _ in range(4)]\n",
    "        [wire(io.CLK, reg.clk) for reg in regs]  # TODO: Clean up this clock wiring\n",
    "        wire(io.I, regs[0].D)\n",
    "        fold(regs, foldargs={\"D\":\"Q\"})\n",
    "        wire(regs[-1].Q, io.O)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling ResetShiftRegister\n",
      "module ResetShiftRegister (input [3:0] I, input  RESET, output [3:0] O, input  CLK);\n",
      "wire [3:0] inst0_Q;\n",
      "wire [3:0] inst1_Q;\n",
      "wire [3:0] inst2_Q;\n",
      "wire [3:0] inst3_Q;\n",
      "Reg_PR #(.WIDTH(4)) inst0 (.D(I), .clk(CLK), .Q(inst0_Q), .rst(RESET));\n",
      "Reg_PR #(.WIDTH(4)) inst1 (.D(inst0_Q), .clk(CLK), .Q(inst1_Q), .rst(RESET));\n",
      "Reg_PR #(.WIDTH(4)) inst2 (.D(inst1_Q), .clk(CLK), .Q(inst2_Q), .rst(RESET));\n",
      "Reg_PR #(.WIDTH(4)) inst3 (.D(inst2_Q), .clk(CLK), .Q(inst3_Q), .rst(RESET));\n",
      "assign O = inst3_Q;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from magma.backend.verilog import compile as compile_verilog\n",
    "print(compile_verilog(ResetShiftRegister))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 0, 0, 0, 0, 0, 0, 0, 0, 10, 10, 11, 11, 12, 12]\n"
     ]
    }
   ],
   "source": [
    "from magma.python_simulator import PythonSimulator\n",
    "from magma.scope import Scope\n",
    "from magma.bit_vector import BitVector\n",
    "\n",
    "simulator = PythonSimulator(ResetShiftRegister)\n",
    "scope = Scope()\n",
    "O0 = []\n",
    "O1 = []\n",
    "O2 = []\n",
    "O3 = []\n",
    "simulator.set_value(ResetShiftRegister.RESET, scope, True)\n",
    "for i in range(0, 1 << N):\n",
    "    simulator.set_value(ResetShiftRegister.I, scope, [bool(x) for x in int2seq(i, N)])\n",
    "    \n",
    "    for j in range(2):\n",
    "        if i == 9:\n",
    "            if j == 0:\n",
    "                simulator.set_value(ResetShiftRegister.RESET, scope, False)\n",
    "            else:\n",
    "                simulator.set_value(ResetShiftRegister.RESET, scope, True)\n",
    "        simulator.step()\n",
    "        simulator.evaluate()\n",
    "        O = simulator.get_value(ResetShiftRegister.O, scope)\n",
    "        O0.append(O[0])\n",
    "        O1.append(O[1])\n",
    "        O2.append(O[2])\n",
    "        O3.append(O[3])\n",
    "\n",
    "print([seq2int(val) for val in zip(O0, O1, O2, O3)])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAYIAAAD8CAYAAAB6paOMAAAABHNCSVQICAgIfAhkiAAAAAlwSFlz\nAAALEgAACxIB0t1+/AAADFhJREFUeJzt3W2Ipeddx/Hvz90mzRBjtUXQrtHWJmjXh0rSCkWlXfAh\n6lIXWeibbtclL0QLEihog09IF/FFhIAPtQQ2GgSjkAdxoi9MQ6CCkW6TGDZitqthN7ZIQtUYd6fJ\nbv++mDN6OtnsnDlzn5l79v/9wGFnrnOd/7nuva89v73P/ZSqQpLU19ft9AAkSTvLIJCk5gwCSWrO\nIJCk5gwCSWrOIJCk5gwCSWrOIJCk5gwCSWrOIJCk5gwCSWrOIJCk5gwCSWrOIJCk5gwCSWrOIJCk\n5gwCSWrOIJCk5gwCSWrOIJCk5gwCSWrOIJCk5gwCSWrOIJCk5gwCSWrOIJCk5gwCSWrOIJCk5gwC\nSWrOIJCk5sYdBEnN+Fiesd7yoDU3V8+aPWvuzNy05vhrLmJuzilVtajaW5fMPriqDFpvlpqbrWfN\nnjV3Ym5ac/w1FzE357R3EUUHs4iVM0vd3TCJrDn+mmOYm9Ycf81Ffc5twri/GpIkLZxBIEnNzRUE\nSX4zycfneN0HkvzVPO8pSVoMtwgkqbmZgiDJkST/mOTpJPete+49Sf5+8vyDSb5x0v6uJH87ec3n\nk3znute9N8mT69slSdtrwyBIsh/4VeBAVX0/8EvruvwJ8MtV9X3AM8BvTNr/FPj9yWveD3xpqub7\ngU8BH6qqM1teCknS3GbZIjgA/EVVvQRQVV9eeyLJNwBvqarHJ01/DPxIkq8H3l5VD05es1JV5yd9\nvhv4NHCwqs4OtBySpDntxD6CLwErwA/swHtLktaZJQg+AxxO8laAJN+09kRV/RfwH0l+eNL0EeDx\nqvpv4IUkPzN5zbVJliZ9/hP4KeC3k3xgmMWQJM1rwzOLq+pUkuPA40kuAU8Cz091+SjwqckH/b8A\nPzdp/wjwR0l+C3gNODxV89+T/DTw10mOVdUTgyyNJGnTxn2toVmsnXq9mdO0Zz1FfKh+1uxZ82pb\nHmuOf37MyfMIJKk5g0CSmjMIJKk5g0CSmjMIJKk5g0CSmjMIJKk5g0CSmhv3PYs3YxH39LSmNcdY\nz5rWvJI5Tjq7GrYIHllA/83UnLWvNfvV3Om5ac3x11zE3Ny03X+JCUnSllwNWwSSpC0wCCSpOYNA\nkpozCCSpOYNAkpozCCSpOYNAkpozCCSpOYNAkpozCCSpOYNAkpozCCSpOYNAkpozCCSpOYNAkpoz\nCCSpOYNAkpozCCSpOYNAkpozCDpIlklqAY9lxznicWpYi1nvo1jn3ry+g2RxK7kqg9VynMOOU8Na\n1HofwTrfu9MD0Dbq+GHoODW0odb7iNa5Xw1JUnMGgSQ1N1MQJNmX5OEkp5OcSXJ3kmuSHE3yYpJ7\npvp+IskXkvxzkh+ftF2X5KkkryZ526IWRpK0eRsGQZIADwAPVdVNwM3A9cDxSZf7q+r2Sd93Ax8G\n9gM/AfxBkj1VdaGq3gN8cQHLIEnaglm2CA4AK1V1AqCqLgF3AMeApXV9PwT8WVV9par+FfgC8L4B\nxytJGtgsQbAfODndUFUvA2d5/VFHbwfOTf3+wqRNkjRS7iyWpOZmCYJngVumG5LcANwIXFzX99+A\nb5v6fd+kTZI0UrMEwaPAUpIjAEn2AHcB9wLn1/X9S+DDSa5N8g7gJuAfhhuuJGloGwZBrV6D4hBw\nOMlp4DlgBbjzMn1PAX/O6lbE3wC/ONm5LEkaqZkuMVFV54CD69tXjyx9Xd/j/P+hpZKkkdvqzuIL\nwG3TJ5RdztoJZcCbgK9u8T0lSQPy6qMdrF3cahEXSbPmeGtqWEOvoxGtcw8flaTmDAJJas4gkKTm\nDAJJas4gkKTmxn2ryhHdyk1vYLesI8epsRp6nc9xFJJbBH08MvJ6i6rbfZwa1pDraTTr3PMIJKk5\ntwgkqTmDQJKaMwgkqTmDQJKaMwgkqTmDQJKaMwgkqTmDQJKaMwgkqTmDQJKaMwgkqTmDQJKaMwgk\nqTmDQJKaMwgkqTmDQJKaMwgkqTmDQJKaMwgkqTmDQPNJlklqlzyWd/qvS9ts98zPUcxNb16v+SS7\na+JUZaeHoG20m+bnCObm3p0egHa5EUziK9pNHwga3pjn54jmpl8NSVJzBoEkNWcQSFJzMwVBkn1J\nHk5yOsmZJHcnuSbJ0SQvJrln0u+tSR5L8kqS31tXY6391kUsiCRpPhsGQZIADwAPVdVNwM3A9cDx\nSZf7q+r2yc8rwK8BH19fp6o+CHxuiEFLkoYzyxbBAWClqk4AVNUl4A7gGLA03bGq/qeqPstqIEiS\ndoFZgmA/cHK6oapeBs7i4aeStOu5s1iSmpslCJ4FbpluSHIDcCNwcRGDkiRtn1mC4FFgKckRgCR7\ngLuAe4HzixuaJGk7bBgEtXoxokPA4SSngedY3Rl85+X6J3ke+F3gaJIXkrx7uOFKkoY2087eqjoH\nHFzfvnpk6ev6fseWRyVJ2jZb3Vl8Abht7YSyK0nyGPBO4LUtvqckaUBehlrzWbty4piv7gi7Z5wa\n1m5Y7yMao4ePSlJzBoEkNWcQSFJzBoEkNWcQSFJz475o3Iju6aldzrmksRp6bs5xFJJbBNqKR3Z6\nADPYDWPUYox93Y9mfJ5HIEnNuUUgSc0ZBJLUnEEgSc0ZBJLUnEEgSc0ZBJLUnEEgSc0ZBJLUnEEg\nSc0ZBJLUnEEgSc0ZBJLUnEEgSc0ZBJLUnEEgSc0ZBJLUnEEgSc0ZBJLUnEEgSc0ZBLq6JcsktUse\nyzv916VttKi5Oc9QvHm9rmpz/sPYMVXZ6SFomyxqbs4xh/YuYhzS6Iz9A3a3BZaGM4K56VdDktSc\nQSBJzc0UBEn2JXk4yekkZ5LcneSaJEeTvJjknkm/H01yMskzkz8PTNV4LMkrSW5d1MJIkjZvwyBI\nEuAB4KGqugm4GbgeOD7pcn9V3T75+SXgYFV9L/BR4L61OlX1QeBzA45dkjSAWbYIDgArVXUCoKou\nAXcAx4Cl6Y5V9WRVfXHy6ynguiTXDjheSdLAZgmC/cDJ6Yaqehk4y5WPOvpZ4PNV9ZX5hydJWrSF\nHD6aZD/wO8CPLaK+JGk4s2wRPAvcMt2Q5AbgRuDi+s5J9gEPAkeq6swQg5QkLc4sQfAosJTkCECS\nPcBdwL3A+emOSd4CLAO/UlV/N+xQJUmLsGEQ1Oo1KA4Bh5OcBp4DVoA7L9P9Y8C7gF9P8tTk8c1D\nDliSNKyZ9hFU1Tng4Pr21SNLv6bfJ4FPDjIySdK22OqZxReA29ZOKLuSJI8B7wRe2+J7SpIG5NVH\ndXVbu5jbCC7sdUW7ZZwazojWudcakqTmDAJJas4gkKTmDAJJas4gkKTmxn2rSm/fp26c89oBbhGo\ng0d2egAz2A1j1PBGsd49j0CSmnOLQJKaMwgkqTmDQJKaMwgkqTmDQJKaMwgkqTmDQJKaMwgkqTmD\nQJKaMwgkqTmDQJKaMwgkqTmDQJKaMwgkqTmDQJKaMwgkqTmDQJKaMwgkqTmDQJKa27vTA5CkwSXL\nwE/u9DB2RFU2+xJvXi/p6pP0/WCbIwjcIpB09ZrjQ7Ej9xFIUnMGgSQ1ZxBIUnMzBUGSfUkeTnI6\nyZkkdye5JsnRJC8muWfS731Jnpo8nk5yaNJ+3aTt1SRvW+QCSZI2Z8OjhpIEeAL4w6o6kWQP8Gng\ny8Ap4Naq+tik7xLwalVdTPItwNPAt1bVxcnzz0/6v7SoBZKk/ztqyJ3FM5lli+AAsFJVJwCq6hJw\nB3AMWJruWFXn1z70gTcDfQ/hkqRdYpYg2A+cnG6oqpeBs1zm8NMkP5jkFPAM8PNTwSBJGqHBdxZX\n1RNVtR94L/CJJG8e+j0kScOZJQieBW6ZbkhyA3Aj8Ib/26+qfwJeAb5nKwOUJC3WLEHwKLCU5AjA\nZGfxXcC9wPnpjknekWTv5OdvB74LeH7A8UqSBrZhENTqYUWHgMNJTgPPASvAnZfp/kPA00meAh4E\nfsEjhCRp3Ga61lBVnQMOrm9fPbL0a/rdB9w3yMgkSdtiqzuLLwC3rZ1Q9kbWTigD3gR8dYvvKUka\nkJehlnT18YSyTfFaQ5LUnEEgSc0ZBJLUnEEgSc0ZBJLU3LjvWdz5BtSStE08fFSSmvOrIUlqziCQ\npOYMAklqziCQpOYMAklqziCQpOYMAklqziCQpOYMAklqziCQpOYMAklqziCQpOYMAklqziCQpOYM\nAklqziCQpOYMAklqziCQpOYMAklqziCQpOYMAklqziCQpOYMAklq7n8B1kMu4DWk/DQAAAAASUVO\nRK5CYII=\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0x10795cda0>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "n = len(O1)//2\n",
    "t = np.repeat(0.5*np.arange(2*n+1),2)[1:-1]\n",
    "clock = np.tile(np.array([1,1,0,0]),n)\n",
    "\n",
    "O0 = np.repeat(np.array(O0),2)\n",
    "O1 = np.repeat(np.array(O1),2)\n",
    "O2 = np.repeat(np.array(O2),2)\n",
    "O3 = np.repeat(np.array(O3),2)\n",
    "\n",
    "plt.text(-1.5, 4.25, 'clock')\n",
    "plt.plot(t, 0.5*clock+4, 'r', linewidth = 2)\n",
    "plt.text(-1.5, 3.25, 'O[0]')\n",
    "plt.plot(t, 0.5*O0+3,    'r', linewidth = 2)\n",
    "plt.text(-1.5, 2.25, 'O[1]')\n",
    "plt.plot(t, 0.5*O1+2,    'r', linewidth = 2)\n",
    "plt.text(-1.5, 1.25, 'O[2]')\n",
    "plt.plot(t, 0.5*O2+1,    'r', linewidth = 2)\n",
    "plt.text(-1.5, 0.25, 'O[3]')\n",
    "plt.plot(t, 0.5*O3,    'r', linewidth = 2)\n",
    "plt.xlim([0,n])\n",
    "plt.ylim([0,5])\n",
    "\n",
    "plt.gca().axis('off')\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
