-makelib xcelium_lib/dist_mem_gen_v8_0_12 \
  "../../../../CPU.srcs/sources_1/bd/ram/ipshared/d46a/simulation/dist_mem_gen_v8_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/ram/ip/ram_dist_mem_gen_0_0/sim/ram_dist_mem_gen_0_0.v" \
  "../../../bd/ram/sim/ram.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

