Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri May  1 00:29:59 2020
| Host              : erhan-G3-3779 running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_timing_summary -file ./report/fft2d_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.778        0.000                      0                37695        0.054        0.000                      0                37695        0.500        0.000                       0                 13893  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.778        0.000                      0                37695        0.054        0.000                      0                37695        0.500        0.000                       0                 13893  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/arr0_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/tmp_4_reg_220_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 1.340ns (78.271%)  route 0.372ns (21.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14028, unset)        0.000     0.000    bd_0_i/hls_inst/U0/arr0_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ap_clk
                         URAM288                                      r  bd_0_i/hls_inst/U0/arr0_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
                         URAM288 (Prop_URAM288_CLK_DOUT_A[19])
                                                      1.250     1.250 r  bd_0_i/hls_inst/U0/arr0_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/DOUT_A[19]
                         net (fo=1, unplaced)         0.324     1.574    bd_0_i/hls_inst/U0/arr0_U/buf_q0[1]_1[19]
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.664 r  bd_0_i/hls_inst/U0/arr0_U/tmp_4_reg_220[19]_i_1/O
                         net (fo=1, unplaced)         0.048     1.712    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/arr0_q0[19]
                         FDRE                                         r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/tmp_4_reg_220_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=14028, unset)        0.000     2.500    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/tmp_4_reg_220_reg[19]/C
                         clock pessimism              0.000     2.500    
                         clock uncertainty           -0.035     2.465    
                         FDRE (Setup_FDRE_C_D)        0.025     2.490    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/tmp_4_reg_220_reg[19]
  -------------------------------------------------------------------
                         required time                          2.490    
                         arrival time                          -1.712    
  -------------------------------------------------------------------
                         slack                                  0.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14028, unset)        0.000     0.000    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/aclk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.waddr_reg[2]/Q
                         net (fo=32, unplaced)        0.078     0.116    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/A2
                         RAMD64E                                      r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14028, unset)        0.000     0.000    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK
                         RAMD64E                                      r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
                         clock pessimism              0.000     0.000    
                         RAMD64E (Hold_RAMD64E_CLK_WADR2)
                                                      0.062     0.062    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         2.500       0.500                bd_0_i/hls_inst/U0/arr0_U/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         1.250       0.550                bd_0_i/hls_inst/U0/arr0_U/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         1.250       0.550                bd_0_i/hls_inst/U0/arr0_U/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK



