// Seed: 2118766490
module module_0 (
    output supply1 id_0
    , id_14,
    input supply1 id_1,
    input supply0 id_2,
    input supply0 id_3
    , id_15,
    output wire id_4,
    output uwire id_5,
    input uwire id_6,
    input tri id_7,
    input tri id_8,
    input tri0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    input tri0 id_12
);
  assign module_1.id_2 = 0;
  wire id_16;
  assign id_11 = 1;
  id_17(
      .id_0((id_2 == 1'b0)), .id_1(1), .id_2(id_14), .id_3(1), .id_4(1'b0), .id_5(1)
  );
endmodule
module module_1 (
    input tri1 id_0
    , id_7,
    input tri1 id_1
    , id_8,
    input tri id_2,
    output tri0 id_3,
    input uwire id_4,
    input supply1 id_5
);
  wire id_9, id_10;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2
  );
endmodule
