
---------- Begin Simulation Statistics ----------
final_tick                                 3125382500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141438                       # Simulator instruction rate (inst/s)
host_mem_usage                                 875040                       # Number of bytes of host memory used
host_op_rate                                   161529                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    68.01                       # Real time elapsed on the host
host_tick_rate                               45957144                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618678                       # Number of instructions simulated
sim_ops                                      10985031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003125                       # Number of seconds simulated
sim_ticks                                  3125382500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.326496                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1123776                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1131396                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27419                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1716493                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              78375                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           80042                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1667                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2619709                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  347269                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          637                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4475020                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3676886                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24583                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418242                       # Number of branches committed
system.cpu.commit.bw_lim_events                558569                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          943813                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622808                       # Number of instructions committed
system.cpu.commit.committedOps               10989161                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5851869                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.877889                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.571126                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2753558     47.05%     47.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       918195     15.69%     62.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       558702      9.55%     72.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       406380      6.94%     79.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       232892      3.98%     83.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       240168      4.10%     87.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       150373      2.57%     89.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        33032      0.56%     90.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       558569      9.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5851869                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322766                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549744                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247692                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387352     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247692     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094461      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989161                       # Class of committed instruction
system.cpu.commit.refs                        2342153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618678                       # Number of Instructions Simulated
system.cpu.committedOps                      10985031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.649857                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.649857                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1195214                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2887                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1116453                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12108908                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2312328                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2305533                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24927                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  9364                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                143821                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2619709                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1943060                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3405888                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9358                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          227                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10767220                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   55526                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.419102                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2547908                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1549420                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.722544                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5981823                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.051804                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.792842                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3341726     55.86%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   177270      2.96%     58.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   479505      8.02%     66.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   448703      7.50%     74.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   162906      2.72%     77.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   380709      6.36%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   269844      4.51%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   152372      2.55%     90.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   568788      9.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5981823                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       143470                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       547517                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       781722                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        49091                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      16541364                       # number of prefetches that crossed the page
system.cpu.idleCycles                          268943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26975                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2498724                       # Number of branches executed
system.cpu.iew.exec_nop                          6218                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.873301                       # Inst execution rate
system.cpu.iew.exec_refs                      2537363                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1155584                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  245858                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1335772                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                398                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3234                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1209854                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11933808                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1381779                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             42407                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11709569                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1665                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 19678                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24927                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 22994                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1946                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36686                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          284                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        68367                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        88080                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       115393                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            284                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17231                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9744                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11171284                       # num instructions consuming a value
system.cpu.iew.wb_count                      11617724                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520506                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5814720                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.858608                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11627761                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13147282                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8471742                       # number of integer regfile writes
system.cpu.ipc                               1.538800                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.538800                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               600      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8884138     75.60%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90769      0.77%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7486      0.06%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11867      0.10%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56306      0.48%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48947      0.42%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20586      0.18%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23883      0.20%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39766      0.34%     78.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3207      0.03%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1331      0.01%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3138      0.03%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2405      0.02%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1973      0.02%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1390849     11.84%     90.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1164706      9.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11751976                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      118647                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010096                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   36638     30.88%     30.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.01%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                15211     12.82%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               473      0.40%     44.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    11      0.01%     44.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                10955      9.23%     53.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.01%     53.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      8      0.01%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22720     19.15%     72.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32606     27.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11549791                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28992668                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11329678                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12423388                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11927192                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11751976                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 398                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          942558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2077                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             69                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       683233                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5981823                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.964614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.027501                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1895421     31.69%     31.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1218511     20.37%     52.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              882232     14.75%     66.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              783355     13.10%     79.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              334134      5.59%     85.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              393723      6.58%     92.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              276668      4.63%     96.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              128455      2.15%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               69324      1.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5981823                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.880086                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 320232                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             613831                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       288046                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            447038                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            113024                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           100475                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1335772                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1209854                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8356069                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          6250766                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  397205                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 216073                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2373256                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4417                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8369                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19512626                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12022014                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12989050                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2381532                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 157958                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24927                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                430616                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1099939                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13460058                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         374287                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19276                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    688334                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            411                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           412618                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17224883                       # The number of ROB reads
system.cpu.rob.rob_writes                    23996245                       # The number of ROB writes
system.cpu.timesIdled                           20545                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   325939                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  220515                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9159                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       103508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       208169                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5314                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3767                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3767                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5314                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            78                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       581184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  581184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9159                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9159    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9159                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11104500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47886000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             99980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        80470                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4570                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4570                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         80599                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19382                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          110                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          110                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       241667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                312829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10308352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2137088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12445440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           104661                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000048                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006912                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 104656    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             104661                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          207904609                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36016433                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         120899495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                25153                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17183                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        53133                       # number of demand (read+write) hits
system.l2.demand_hits::total                    95469                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               25153                       # number of overall hits
system.l2.overall_hits::.cpu.data               17183                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        53133                       # number of overall hits
system.l2.overall_hits::total                   95469                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2313                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6769                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9082                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2313                       # number of overall misses
system.l2.overall_misses::.cpu.data              6769                       # number of overall misses
system.l2.overall_misses::total                  9082                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    180751500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    513964500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        694716000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    180751500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    513964500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       694716000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            27466                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23952                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        53133                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               104551                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           27466                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23952                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        53133                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              104551                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.084213                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282607                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086867                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.084213                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282607                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086867                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78145.914397                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75929.162358                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76493.723849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78145.914397                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75929.162358                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76493.723849                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9082                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9082                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    157631500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    446274500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    603906000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    157631500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    446274500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    603906000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.084213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086867                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.084213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086867                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68150.237786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65929.162358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66494.824928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68150.237786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65929.162358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66494.824928                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9440                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9440                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        80465                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            80465                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        80465                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        80465                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               803                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   803                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3767                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3767                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    286476500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     286476500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.824289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.824289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76048.977967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76048.977967                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    248806500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    248806500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.824289                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.824289                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66048.977967                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66048.977967                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          25153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        53133                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              78286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2313                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2313                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    180751500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    180751500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        27466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        53133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          80599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.084213                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.028698                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78145.914397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78145.914397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    157631500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157631500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.084213                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.028698                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68150.237786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68150.237786                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    227488000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    227488000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75778.814124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75778.814124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3002                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3002                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    197468000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    197468000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65778.814124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65778.814124                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            32                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                32                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           78                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              78                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          110                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           110                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.709091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.709091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1488500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1488500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.709091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.709091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6120.376431                       # Cycle average of tags in use
system.l2.tags.total_refs                      208085                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9181                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.664742                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.017959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1661.661236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4411.697236                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.050710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.134634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.186779                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          592                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8083                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.279205                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1674493                       # Number of tag accesses
system.l2.tags.data_accesses                  1674493                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         147968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         433216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             581184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       147968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147968                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9081                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          47343965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         138612154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             185956119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     47343965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         47343965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         47343965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        138612154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            185956119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000674500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18872                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9081                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9081                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     60835250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               231104000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6699.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25449.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7809                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9081                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.329114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   276.294467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.901691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          311     24.60%     24.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          257     20.33%     44.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          122      9.65%     54.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           78      6.17%     60.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           58      4.59%     65.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      2.77%     68.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      3.32%     71.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      3.01%     74.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          323     25.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1264                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 581184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  581184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       185.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    185.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3125292000                       # Total gap between requests
system.mem_ctrls.avgGap                     344157.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       147968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       433216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 47343965.098671920598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 138612153.872366011143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62507000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    168597000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27035.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24907.22                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4712400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2485725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31594500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     246470640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        440995890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        828781920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1555041075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        497.552244                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2149651750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    104260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    871470750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4369680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2311155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33243840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     246470640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        418205010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        847974240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1552574565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.763057                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2199576250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    104260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    821546250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1910981                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1910981                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1910981                       # number of overall hits
system.cpu.icache.overall_hits::total         1910981                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        32079                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          32079                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        32079                       # number of overall misses
system.cpu.icache.overall_misses::total         32079                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    600707984                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    600707984                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    600707984                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    600707984                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1943060                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1943060                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1943060                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1943060                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016510                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016510                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016510                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016510                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18725.894947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18725.894947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18725.894947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18725.894947                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6723                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               669                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.049327                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             37719                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        80470                       # number of writebacks
system.cpu.icache.writebacks::total             80470                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4613                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4613                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4613                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4613                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        27466                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        27466                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        27466                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        53133                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        80599                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    504724985                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    504724985                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    504724985                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    636406835                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1141131820                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014135                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014135                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014135                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041480                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18376.355676                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18376.355676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18376.355676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11977.619088                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14158.138687                       # average overall mshr miss latency
system.cpu.icache.replacements                  80470                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1910981                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1910981                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        32079                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         32079                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    600707984                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    600707984                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1943060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1943060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18725.894947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18725.894947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4613                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4613                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        27466                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        27466                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    504724985                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    504724985                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014135                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014135                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18376.355676                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18376.355676                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        53133                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        53133                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    636406835                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    636406835                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11977.619088                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11977.619088                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.786102                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1991579                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             80598                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.710030                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    54.714992                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    73.071111                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.427461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.570868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           70                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3966718                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3966718                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2306337                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2306337                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2307958                       # number of overall hits
system.cpu.dcache.overall_hits::total         2307958                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        66844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66844                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66872                       # number of overall misses
system.cpu.dcache.overall_misses::total         66872                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2695637711                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2695637711                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2695637711                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2695637711                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2373181                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2373181                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2374830                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2374830                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028166                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028166                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028159                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028159                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40327.295060                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40327.295060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40310.409603                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40310.409603                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        58846                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        34159                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2034                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             271                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.931170                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   126.047970                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9440                       # number of writebacks
system.cpu.dcache.writebacks::total              9440                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        42814                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42814                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        42814                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42814                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24057                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24057                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    734174881                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    734174881                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    734721881                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    734721881                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30552.429505                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30552.429505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30540.877125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30540.877125                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23038                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1238763                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1238763                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        39863                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39863                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1150974500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1150974500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1278626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1278626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28873.253393                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28873.253393                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    428756500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    428756500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22157.958656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22157.958656                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1067413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1067413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        26903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1542335768                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1542335768                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024584                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024584                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57329.508531                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57329.508531                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22301                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22301                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4602                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4602                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    303168938                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    303168938                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65877.648414                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65877.648414                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1621                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1621                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1649                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1649                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016980                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016980                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       547000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       547000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016374                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016374                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 20259.259259                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20259.259259                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2327443                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2327443                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29839.012821                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29839.012821                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2249443                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2249443                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28839.012821                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28839.012821                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       304500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       304500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029703                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029703                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 33833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016502                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016502                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           931.603121                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2332581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24062                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.940446                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   931.603121                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.909769                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.909769                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          564                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4774862                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4774862                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3125382500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3125382500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
