# SETTINGS ./simusched ej7/lote7.tsk 4 1 2 SchedRR 25 25 10 25
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 0 -1 3
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 1 -1 3
CPU 2  0 0
CPU 2  1 1
CPU 2 -1 2
CPU 2 -1 3
LOAD 3  2
CPU 3  0 0
CPU 3  1 1
# CONTEXT CPU 2 3
CPU 3 -1 3
BLOCK 4  0
CPU 4  0 0
CPU 4  1 1
CPU 4  2 2
CPU 4 -1 3
LOAD 5  3
BLOCK 5  0
UNBLOCK 5  0
CPU 5  0 0
CPU 5  1 1
CPU 5  2 2
# CONTEXT CPU 3 5
CPU 6  0 0
CPU 6  1 1
CPU 6  2 2
CPU 6  3 3
LOAD 7  4
CPU 7  0 0
CPU 7  1 1
CPU 7  2 2
CPU 7  3 3
BLOCK 8  3
CPU 8  0 0
CPU 8  1 1
CPU 8  2 2
# CONTEXT CPU 3 8
UNBLOCK 9  3
CPU 9  0 0
CPU 9  1 1
CPU 9  2 2
CPU 9  4 3
LOAD 10  5
CPU 10  0 0
CPU 10  1 1
CPU 10  2 2
CPU 10  4 3
BLOCK 11  0
# CONTEXT CPU 0 11
CPU 11  1 1
CPU 11  2 2
CPU 11  4 3
BLOCK 12  1
UNBLOCK 12  0
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
CPU 12  2 2
CPU 12  4 3
UNBLOCK 13  1
# CONTEXT CPU 0 13
CPU 13  5 1
CPU 13  2 2
CPU 13  4 3
BLOCK 14  4
CPU 14  3 0
CPU 14  5 1
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
BLOCK 15  3
UNBLOCK 15  4
# CONTEXT CPU 0 15
CPU 15  5 1
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
BLOCK 16  5
UNBLOCK 16  3
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
UNBLOCK 17  5
# CONTEXT CPU 0 17
# CONTEXT CPU 1 17
CPU 17  0 2
CPU 17  1 3
BLOCK 18  1
CPU 18  2 0
# CONTEXT CPU 1 18
CPU 18  0 2
# CONTEXT CPU 3 18
UNBLOCK 19  1
CPU 19  2 0
CPU 19  4 1
CPU 19  0 2
# CONTEXT CPU 3 19
BLOCK 20  4
BLOCK 20  0
CPU 20  2 0
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
# CONTEXT CPU 3 20
UNBLOCK 21  0
UNBLOCK 21  4
CPU 21  2 0
CPU 21  5 1
# CONTEXT CPU 2 21
CPU 21  3 3
CPU 22  2 0
CPU 22  5 1
# CONTEXT CPU 2 22
CPU 22  3 3
BLOCK 23  5
CPU 23  2 0
# CONTEXT CPU 1 23
CPU 23  1 2
CPU 23  3 3
UNBLOCK 24  5
CPU 24  2 0
CPU 24  4 1
CPU 24  1 2
CPU 24  3 3
CPU 25  2 0
CPU 25  4 1
CPU 25  1 2
CPU 25  3 3
BLOCK 26  4
CPU 26  2 0
# CONTEXT CPU 1 26
CPU 26  1 2
CPU 26  3 3
BLOCK 27  1
UNBLOCK 27  4
CPU 27  2 0
# CONTEXT CPU 1 27
# CONTEXT CPU 2 27
CPU 27  3 3
BLOCK 28  3
UNBLOCK 28  1
CPU 28  2 0
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
UNBLOCK 29  3
CPU 29  2 0
CPU 29  0 1
# CONTEXT CPU 2 29
# CONTEXT CPU 3 29
CPU 30  2 0
CPU 30  0 1
CPU 30  5 2
# CONTEXT CPU 3 30
CPU 31  2 0
CPU 31  0 1
CPU 31  5 2
CPU 31  4 3
BLOCK 32  5
CPU 32  2 0
CPU 32  0 1
# CONTEXT CPU 2 32
CPU 32  4 3
UNBLOCK 33  5
CPU 33  2 0
CPU 33  0 1
CPU 33  1 2
CPU 33  4 3
EXIT 34  2 0
# CONTEXT CPU 0 34
CPU 34  0 1
CPU 34  1 2
CPU 34  4 3
BLOCK 35  1
# CONTEXT CPU 0 35
CPU 35  0 1
# CONTEXT CPU 2 35
CPU 35  4 3
BLOCK 36  4
UNBLOCK 36  1
# CONTEXT CPU 0 36
CPU 36  0 1
CPU 36  5 2
# CONTEXT CPU 3 36
UNBLOCK 37  4
CPU 37  3 0
CPU 37  0 1
CPU 37  5 2
# CONTEXT CPU 3 37
BLOCK 38  5
CPU 38  3 0
CPU 38  0 1
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
BLOCK 39  3
UNBLOCK 39  5
# CONTEXT CPU 0 39
CPU 39  0 1
# CONTEXT CPU 2 39
CPU 39  1 3
BLOCK 40  1
UNBLOCK 40  3
# CONTEXT CPU 0 40
CPU 40  0 1
# CONTEXT CPU 2 40
# CONTEXT CPU 3 40
UNBLOCK 41  1
# CONTEXT CPU 0 41
CPU 41  0 1
CPU 41  4 2
# CONTEXT CPU 3 41
CPU 42  5 0
CPU 42  0 1
CPU 42  4 2
# CONTEXT CPU 3 42
EXIT 43  0 1
CPU 43  5 0
# CONTEXT CPU 1 43
CPU 43  4 2
CPU 43  3 3
BLOCK 44  5
BLOCK 44  3
CPU 44  5 0
# CONTEXT CPU 1 44
CPU 44  4 2
CPU 44  3 3
BLOCK 45  5
BLOCK 45  3
UNBLOCK 45  3
UNBLOCK 45  5
CPU 45  5 0
# CONTEXT CPU 1 45
CPU 45  4 2
CPU 45  3 3
BLOCK 46  3
CPU 46  5 0
CPU 46  1 1
CPU 46  4 2
CPU 46  3 3
BLOCK 47  3
UNBLOCK 47  3
CPU 47  5 0
CPU 47  1 1
CPU 47  4 2
CPU 47  3 3
CPU 48  5 0
CPU 48  1 1
CPU 48  4 2
CPU 48  3 3
BLOCK 49  1
BLOCK 49  3
CPU 49  5 0
CPU 49  1 1
CPU 49  4 2
CPU 49  3 3
BLOCK 50  1
BLOCK 50  3
UNBLOCK 50  1
UNBLOCK 50  3
CPU 50  5 0
CPU 50  1 1
CPU 50  4 2
CPU 50  3 3
CPU 51  5 0
CPU 51  1 1
CPU 51  4 2
CPU 51  3 3
BLOCK 52  5
BLOCK 52  4
BLOCK 52  3
CPU 52  5 0
CPU 52  1 1
CPU 52  4 2
CPU 52  3 3
BLOCK 53  5
BLOCK 53  1
BLOCK 53  4
BLOCK 53  3
UNBLOCK 53  3
UNBLOCK 53  4
UNBLOCK 53  5
CPU 53  5 0
CPU 53  1 1
CPU 53  4 2
CPU 53  3 3
BLOCK 54  5
BLOCK 54  1
BLOCK 54  3
UNBLOCK 54  1
CPU 54  5 0
CPU 54  1 1
CPU 54  4 2
CPU 54  3 3
BLOCK 55  5
EXIT 55  1 1
EXIT 55  4 2
BLOCK 55  3
UNBLOCK 55  3
UNBLOCK 55  5
CPU 55  5 0
CPU 55 -1 1
CPU 55 -1 2
CPU 55  3 3
BLOCK 56  5
CPU 56  5 0
CPU 56 -1 1
CPU 56 -1 2
CPU 56  3 3
BLOCK 57  5
UNBLOCK 57  5
CPU 57  5 0
CPU 57 -1 1
CPU 57 -1 2
CPU 57  3 3
CPU 58  5 0
CPU 58 -1 1
CPU 58 -1 2
CPU 58  3 3
BLOCK 59  3
CPU 59  5 0
CPU 59 -1 1
CPU 59 -1 2
CPU 59  3 3
BLOCK 60  5
BLOCK 60  3
UNBLOCK 60  3
CPU 60  5 0
CPU 60 -1 1
CPU 60 -1 2
CPU 60  3 3
BLOCK 61  5
UNBLOCK 61  5
CPU 61  5 0
CPU 61 -1 1
CPU 61 -1 2
CPU 61  3 3
CPU 62  5 0
CPU 62 -1 1
CPU 62 -1 2
CPU 62  3 3
EXIT 63  3 3
CPU 63  5 0
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
EXIT 64  5 0
CPU 64 -1 0
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
