 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LASER
Version: T-2022.03
Date   : Wed Apr 12 19:28:59 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cal_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: inside_counter_reg[5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LASER              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  cal_cnt_reg[1]/CK (DFFHQX4)              0.00       0.50 r
  cal_cnt_reg[1]/Q (DFFHQX4)               0.35       0.85 f
  U2769/Y (NOR2X8)                         0.41       1.26 r
  U2765/Y (AND2X2)                         0.69       1.95 r
  U4958/Y (INVX6)                          0.35       2.30 f
  U4991/Y (OAI22X1)                        0.33       2.63 r
  U4994/Y (NAND4BX2)                       0.22       2.84 r
  U3085/Y (NAND2X1)                        0.14       2.98 f
  U3178/Y (AND3X2)                         0.26       3.24 f
  U2898/Y (NAND2X4)                        0.17       3.41 r
  U2535/Y (NAND2X2)                        0.19       3.61 f
  U2520/Y (INVX1)                          0.21       3.82 r
  U5055/Y (NAND2X2)                        0.11       3.93 f
  U4318/Y (NAND2X2)                        0.24       4.17 r
  U5056/Y (OAI21X4)                        0.14       4.32 f
  U5057/Y (NAND2X2)                        0.15       4.47 r
  U2865/Y (NAND2X4)                        0.17       4.64 f
  U5067/Y (MXI2X4)                         0.20       4.84 f
  U2987/Y (XOR2X2)                         0.19       5.02 f
  U5068/Y (NAND3X2)                        0.13       5.16 r
  U5069/Y (NAND2X2)                        0.10       5.26 f
  U5070/Y (NAND2X2)                        0.11       5.36 r
  U5071/Y (NAND3X2)                        0.13       5.49 f
  U2787/Y (NAND2X2)                        0.18       5.67 r
  U2856/Y (OR2X4)                          0.19       5.86 r
  U5076/Y (INVX1)                          0.15       6.01 f
  U2781/Y (OAI21X1)                        0.27       6.28 r
  U2967/Y (NAND2X1)                        0.20       6.48 f
  U5081/Y (OAI21X2)                        0.32       6.80 r
  U2965/Y (NAND2X4)                        0.19       6.99 f
  U3177/Y (MXI2X4)                         0.21       7.20 r
  U5082/Y (MXI2X4)                         0.23       7.43 f
  U2779/Y (NOR2X4)                         0.15       7.58 r
  U2778/Y (NAND2X2)                        0.10       7.69 f
  U4339/Y (XOR2X1)                         0.22       7.90 f
  U2846/Y (AND2X2)                         0.24       8.14 f
  inside_counter_reg[5]/D (DFFQX1)         0.00       8.14 f
  data arrival time                                   8.14

  clock CLK (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.50       8.50
  clock uncertainty                       -0.10       8.40
  inside_counter_reg[5]/CK (DFFQX1)        0.00       8.40 r
  library setup time                      -0.26       8.14
  data required time                                  8.14
  -----------------------------------------------------------
  data required time                                  8.14
  data arrival time                                  -8.14
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
