// Seed: 208917702
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_5;
  supply0 id_6 = (id_1) - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  module_0(
      id_5, id_4, id_5, id_5
  );
  assign id_1[1] = 1 == 1'd0;
endmodule
