Timing Analyzer report for TEST_ON_Memory_Unit_1Byte
Wed Apr 16 16:59:10 2014
Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'T2'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                            ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.177 ns                                       ; RD                              ; inst16                          ;            ; T2       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.241 ns                                      ; counter_quanternary:inst6|inst5 ; TEST_OUT                        ; T2         ;          ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.283 ns                                      ; A[4]                            ; MA[4]                           ;            ;          ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.125 ns                                      ; RD                              ; inst16                          ;            ; T2       ; 0            ;
; Clock Setup: 'T2'            ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; counter_quanternary:inst6|inst5 ; counter_quanternary:inst6|inst5 ; T2         ; T2       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                 ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minumum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Clock Analysis Only                                   ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off clear and preset signal paths                 ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Do Min/Max analysis using Rise/Fall delays            ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Use Clock Latency for PLL offset                      ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                               ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; T2              ;                    ; User Pin ; NONE             ; NONE     ; N/A                   ; N/A                 ; N/A    ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'T2'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; counter_quanternary:inst6|inst5 ; counter_quanternary:inst6|inst5 ; T2         ; T2       ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; counter_quanternary:inst6|inst  ; counter_quanternary:inst6|inst  ; T2         ; T2       ; None                        ; None                      ; 0.843 ns                ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 0.177 ns   ; RD   ; inst16 ; T2       ;
+-------+--------------+------------+------+--------+----------+


+---------------------------------------------------------------------------------------------+
; tco                                                                                         ;
+-------+--------------+------------+---------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                            ; To       ; From Clock ;
+-------+--------------+------------+---------------------------------+----------+------------+
; N/A   ; None         ; 14.241 ns  ; counter_quanternary:inst6|inst5 ; TEST_OUT ; T2         ;
; N/A   ; None         ; 12.846 ns  ; counter_quanternary:inst6|inst  ; TEST_OUT ; T2         ;
+-------+--------------+------------+---------------------------------+----------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 11.283 ns       ; A[4] ; MA[4] ;
; N/A   ; None              ; 11.156 ns       ; A[1] ; MA[1] ;
; N/A   ; None              ; 11.154 ns       ; A[3] ; MA[3] ;
; N/A   ; None              ; 11.150 ns       ; A[2] ; MA[2] ;
; N/A   ; None              ; 10.960 ns       ; A[7] ; MA[7] ;
; N/A   ; None              ; 10.942 ns       ; A[0] ; MA[0] ;
; N/A   ; None              ; 10.525 ns       ; A[5] ; MA[5] ;
; N/A   ; None              ; 10.515 ns       ; A[6] ; MA[6] ;
+-------+-------------------+-----------------+------+-------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -0.125 ns ; RD   ; inst16 ; T2       ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 16 16:59:09 2014
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off TEST_ON_Memory_Unit_1Byte -c TEST_ON_Memory_Unit_1Byte --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "T2" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "counter_quanternary:inst6|inst" as buffer
Info: Clock "T2" Internal fmax is restricted to 275.03 MHz between source register "counter_quanternary:inst6|inst5" and destination register "counter_quanternary:inst6|inst5"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.027 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y15_N2; Fanout = 2; REG Node = 'counter_quanternary:inst6|inst5'
            Info: 2: + IC(0.549 ns) + CELL(0.478 ns) = 1.027 ns; Loc. = LC_X2_Y15_N2; Fanout = 2; REG Node = 'counter_quanternary:inst6|inst5'
            Info: Total cell delay = 0.478 ns ( 46.54 % )
            Info: Total interconnect delay = 0.549 ns ( 53.46 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "T2" to destination register is 9.255 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_63; Fanout = 2; CLK Node = 'T2'
                Info: 2: + IC(5.550 ns) + CELL(0.935 ns) = 7.960 ns; Loc. = LC_X2_Y15_N5; Fanout = 3; REG Node = 'counter_quanternary:inst6|inst'
                Info: 3: + IC(0.584 ns) + CELL(0.711 ns) = 9.255 ns; Loc. = LC_X2_Y15_N2; Fanout = 2; REG Node = 'counter_quanternary:inst6|inst5'
                Info: Total cell delay = 3.121 ns ( 33.72 % )
                Info: Total interconnect delay = 6.134 ns ( 66.28 % )
            Info: - Longest clock path from clock "T2" to source register is 9.255 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_63; Fanout = 2; CLK Node = 'T2'
                Info: 2: + IC(5.550 ns) + CELL(0.935 ns) = 7.960 ns; Loc. = LC_X2_Y15_N5; Fanout = 3; REG Node = 'counter_quanternary:inst6|inst'
                Info: 3: + IC(0.584 ns) + CELL(0.711 ns) = 9.255 ns; Loc. = LC_X2_Y15_N2; Fanout = 2; REG Node = 'counter_quanternary:inst6|inst5'
                Info: Total cell delay = 3.121 ns ( 33.72 % )
                Info: Total interconnect delay = 6.134 ns ( 66.28 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "inst16" (data pin = "RD", clock pin = "T2") is 0.177 ns
    Info: + Longest pin to register delay is 7.826 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_61; Fanout = 1; PIN Node = 'RD'
        Info: 2: + IC(5.484 ns) + CELL(0.867 ns) = 7.826 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'inst16'
        Info: Total cell delay = 2.342 ns ( 29.93 % )
        Info: Total interconnect delay = 5.484 ns ( 70.07 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "T2" to destination register is 7.686 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_63; Fanout = 2; CLK Node = 'T2'
        Info: 2: + IC(5.500 ns) + CELL(0.711 ns) = 7.686 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'inst16'
        Info: Total cell delay = 2.186 ns ( 28.44 % )
        Info: Total interconnect delay = 5.500 ns ( 71.56 % )
Info: tco from clock "T2" to destination pin "TEST_OUT" through register "counter_quanternary:inst6|inst5" is 14.241 ns
    Info: + Longest clock path from clock "T2" to source register is 9.255 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_63; Fanout = 2; CLK Node = 'T2'
        Info: 2: + IC(5.550 ns) + CELL(0.935 ns) = 7.960 ns; Loc. = LC_X2_Y15_N5; Fanout = 3; REG Node = 'counter_quanternary:inst6|inst'
        Info: 3: + IC(0.584 ns) + CELL(0.711 ns) = 9.255 ns; Loc. = LC_X2_Y15_N2; Fanout = 2; REG Node = 'counter_quanternary:inst6|inst5'
        Info: Total cell delay = 3.121 ns ( 33.72 % )
        Info: Total interconnect delay = 6.134 ns ( 66.28 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 4.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y15_N2; Fanout = 2; REG Node = 'counter_quanternary:inst6|inst5'
        Info: 2: + IC(0.550 ns) + CELL(0.292 ns) = 0.842 ns; Loc. = LC_X2_Y15_N4; Fanout = 1; COMB Node = 'memory_unit_8blocks:inst|memory_unit_1block:inst1|inst19~4'
        Info: 3: + IC(1.796 ns) + CELL(2.124 ns) = 4.762 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'TEST_OUT'
        Info: Total cell delay = 2.416 ns ( 50.73 % )
        Info: Total interconnect delay = 2.346 ns ( 49.27 % )
Info: Longest tpd from source pin "A[4]" to destination pin "MA[4]" is 11.283 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_23; Fanout = 1; PIN Node = 'A[4]'
    Info: 2: + IC(7.706 ns) + CELL(2.108 ns) = 11.283 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'MA[4]'
    Info: Total cell delay = 3.577 ns ( 31.70 % )
    Info: Total interconnect delay = 7.706 ns ( 68.30 % )
Info: th for register "inst16" (data pin = "RD", clock pin = "T2") is -0.125 ns
    Info: + Longest clock path from clock "T2" to destination register is 7.686 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_63; Fanout = 2; CLK Node = 'T2'
        Info: 2: + IC(5.500 ns) + CELL(0.711 ns) = 7.686 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'inst16'
        Info: Total cell delay = 2.186 ns ( 28.44 % )
        Info: Total interconnect delay = 5.500 ns ( 71.56 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.826 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_61; Fanout = 1; PIN Node = 'RD'
        Info: 2: + IC(5.484 ns) + CELL(0.867 ns) = 7.826 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'inst16'
        Info: Total cell delay = 2.342 ns ( 29.93 % )
        Info: Total interconnect delay = 5.484 ns ( 70.07 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Wed Apr 16 16:59:10 2014
    Info: Elapsed time: 00:00:02


