$date
	Tue Sep 07 15:48:23 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module converter $end
$var wire 1 ! a0 $end
$var wire 1 " a1 $end
$var wire 1 # a2 $end
$var wire 1 $ a3 $end
$var wire 1 % b0 $end
$var wire 1 & b1 $end
$var wire 1 ' b2 $end
$var wire 1 ( b3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#2
1%
1!
#4
1&
1"
0!
#6
0%
1!
#8
1'
1#
0"
0!
#10
1%
1!
#12
0&
1"
0!
#14
0%
1!
#16
1(
1$
0#
0"
0!
#18
1%
1!
