{"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct","interfaceLanguage":"swift"},"metadata":{"title":"SPI0","externalID":"s:7CoreAVR4SPI0V","roleHeading":"Structure","symbolKind":"struct","modules":[{"name":"CoreAVR"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"SPI0"}],"navigatorTitle":[{"kind":"identifier","text":"SPI0"}],"role":"symbol"},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR"]]},"primaryContentSections":[{"declarations":[{"tokens":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SPI0","kind":"identifier"}],"platforms":["macOS"],"languages":["swift"]}],"kind":"declarations"}],"variants":[{"paths":["\/documentation\/coreavr\/spi0-swift.struct"],"traits":[{"interfaceLanguage":"swift"}]}],"sections":[],"relationshipsSections":[{"kind":"relationships","type":"conformsTo","identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort"],"title":"Conforms To"}],"kind":"symbol","schemaVersion":{"patch":0,"major":0,"minor":3},"topicSections":[{"identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/clockPhase","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/clockPolarity","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/clockRateSelect","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/controlRegister","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/dataOrder","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/dataRegister","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/doubleSPISpeedBit","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/enable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/interruptEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/interruptFlag","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/masterSlaveSelect","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/statusRegister","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/writeCollisionFlag"],"title":"Type Properties"},{"identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/setup()","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/write(_:)"],"title":"Type Methods"}],"references":{"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/clockPhase":{"kind":"symbol","title":"clockPhase","url":"\/documentation\/coreavr\/spi0-swift.struct\/clockphase","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"clockPhase","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:7CoreAVR3SPIO","kind":"typeIdentifier","text":"SPI"},{"text":".","kind":"text"},{"text":"ClockPhase","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR3SPIO10ClockPhaseO"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/clockPhase","abstract":[{"type":"text","text":"Clock Phase"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 19.5.1."},{"text":" ","type":"text"},{"type":"text","text":"CPHA is bit 2 on SPCR"}],"type":"topic"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/doubleSPISpeedBit":{"title":"doubleSPISpeedBit","url":"\/documentation\/coreavr\/spi0-swift.struct\/doublespispeedbit","type":"topic","abstract":[{"text":"Double SPI Speed Bit","type":"text"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 19.5.2.","type":"text"},{"text":" ","type":"text"},{"text":"SPI2X is bit 0 on SPSR.","type":"text"}],"kind":"symbol","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"doubleSPISpeedBit"},{"kind":"text","text":": "},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/doubleSPISpeedBit"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/enable":{"fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"enable"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"title":"enable","abstract":[{"type":"text","text":"SPI  Enable"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 19.5.1."},{"text":" ","type":"text"},{"type":"text","text":"SPE is bit 6 on SPCR."}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/enable","type":"topic","url":"\/documentation\/coreavr\/spi0-swift.struct\/enable","kind":"symbol","role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/dataRegister":{"kind":"symbol","url":"\/documentation\/coreavr\/spi0-swift.struct\/dataregister","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"dataRegister"},{"kind":"text","text":": "},{"text":"UInt8","kind":"typeIdentifier","preciseIdentifier":"s:s5UInt8V"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/dataRegister","role":"symbol","type":"topic","title":"dataRegister","abstract":[]},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/writeCollisionFlag":{"title":"writeCollisionFlag","type":"topic","url":"\/documentation\/coreavr\/spi0-swift.struct\/writecollisionflag","abstract":[{"type":"text","text":"Write COLlision Flag"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 19.5.2.","type":"text"},{"type":"text","text":" "},{"text":"WCOL is bit 6 on SPSR.","type":"text"}],"role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"writeCollisionFlag"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/writeCollisionFlag"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/interruptFlag":{"abstract":[{"text":"Interrupt Flag","type":"text"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 19.5.2.","type":"text"},{"type":"text","text":" "},{"text":"SPIF is bit 7 on SPSR.","type":"text"}],"title":"interruptFlag","type":"topic","role":"symbol","url":"\/documentation\/coreavr\/spi0-swift.struct\/interruptflag","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"interruptFlag","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sb","kind":"typeIdentifier","text":"Bool"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/interruptFlag","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/interruptEnable":{"title":"interruptEnable","type":"topic","url":"\/documentation\/coreavr\/spi0-swift.struct\/interruptenable","abstract":[{"type":"text","text":"SPI Interrupt Enable"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 19.5.1.","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"SPIE is bit 7 on SPCR."}],"role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"interruptEnable","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/interruptEnable"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/controlRegister":{"title":"controlRegister","type":"topic","url":"\/documentation\/coreavr\/spi0-swift.struct\/controlregister","abstract":[],"role":"symbol","kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"controlRegister"},{"kind":"text","text":": "},{"text":"UInt8","preciseIdentifier":"s:s5UInt8V","kind":"typeIdentifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/controlRegister"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/statusRegister":{"role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/statusRegister","kind":"symbol","url":"\/documentation\/coreavr\/spi0-swift.struct\/statusregister","title":"statusRegister","type":"topic","abstract":[],"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"statusRegister"},{"kind":"text","text":": "},{"text":"UInt8","kind":"typeIdentifier","preciseIdentifier":"s:s5UInt8V"}]},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/write(_:)":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"write"},{"text":"(","kind":"text"},{"preciseIdentifier":"s:s5UInt8V","text":"UInt8","kind":"typeIdentifier"},{"text":")","kind":"text"}],"title":"write(_:)","type":"topic","url":"\/documentation\/coreavr\/spi0-swift.struct\/write(_:)","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/write(_:)"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/clockPolarity":{"abstract":[{"text":"Clock Polarity","type":"text"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 19.5.1.","type":"text"},{"text":" ","type":"text"},{"text":"CPOL is bit 3 on SPCR","type":"text"}],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"clockPolarity"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"SPI","preciseIdentifier":"s:7CoreAVR3SPIO"},{"text":".","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR3SPIO13ClockPolarityO","text":"ClockPolarity"}],"url":"\/documentation\/coreavr\/spi0-swift.struct\/clockpolarity","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/clockPolarity","role":"symbol","type":"topic","title":"clockPolarity"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/dataOrder":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"dataOrder"},{"kind":"text","text":": "},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"kind":"symbol","role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/dataOrder","abstract":[{"text":"SPI  DataOrder","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 19.5.1."},{"type":"text","text":" "},{"type":"text","text":"DORD is bit 5 on SPCR."}],"title":"dataOrder","url":"\/documentation\/coreavr\/spi0-swift.struct\/dataorder","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/setup()":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/setup()","type":"topic","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"setup"},{"kind":"text","text":"()"}],"abstract":[],"url":"\/documentation\/coreavr\/spi0-swift.struct\/setup()","title":"setup()","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/SPIPort":{"title":"SPIPort","role":"symbol","type":"topic","abstract":[],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"text":"SPIPort","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"SPIPort"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort","url":"\/documentation\/coreavr\/spiport"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/clockRateSelect":{"type":"topic","kind":"symbol","abstract":[{"text":"SPI Clock Rate Select 1 and 0","type":"text"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.2."},{"text":" ","type":"text"},{"type":"text","text":"SPR1, SPR0 are bits 1 and 0 on SPCR and SPI2X is bit 0 on SPSR"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/clockRateSelect","url":"\/documentation\/coreavr\/spi0-swift.struct\/clockrateselect","role":"symbol","title":"clockRateSelect","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"clockRateSelect","kind":"identifier"},{"text":": ","kind":"text"},{"text":"SPI","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR3SPIO"},{"kind":"text","text":"."},{"preciseIdentifier":"s:7CoreAVR3SPIO15ClockRateSelectO","text":"ClockRateSelect","kind":"typeIdentifier"}]},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/masterSlaveSelect":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"masterSlaveSelect"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/masterSlaveSelect","type":"topic","title":"masterSlaveSelect","url":"\/documentation\/coreavr\/spi0-swift.struct\/masterslaveselect","role":"symbol","abstract":[{"type":"text","text":"SPI  DataOrder"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 19.5.1."},{"text":" ","type":"text"},{"text":"MSTR is bit 4 on SPCR.","type":"text"}]},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct","type":"topic","role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SPI0","kind":"identifier"}],"navigatorTitle":[{"text":"SPI0","kind":"identifier"}],"abstract":[],"url":"\/documentation\/coreavr\/spi0-swift.struct","title":"SPI0","kind":"symbol"}}}