========= Scheduling for device: FPGA1_1 =========
Application__Src: Wait Application__startEvt__Application__startEvt params: t:4 l:1 (vl:1) params:(0(x)) to/from idle penalty: 0 scheduling penalty: 0 Ch: Application__startEvt__Application__startEvt
Application__Src: Write 20,Application__chToT1 t:5 l:5 (vl:20) params: to/from idle penalty: 0 scheduling penalty: 0 Ch: Application__chToT1
Application__T1: Read 20,Application__chToT1 t:10 l:5 (vl:20) params: to/from idle penalty: 0 scheduling penalty: 0 Ch: Application__chToT1
Application__T1: Execi 10 t:15 l:10 (vl:10) params: to/from idle penalty: 0 scheduling penalty: 0
Application__T1: Write 20,Application__chToT2 t:25 l:2 (vl:8) params: to/from idle penalty: 0 scheduling penalty: 0 Ch: Application__chToT2
Application__T2: Read 20,Application__chToT2 t:27 l:2 (vl:8) params: to/from idle penalty: 0 scheduling penalty: 0 Ch: Application__chToT2
Application__T1: Write 20,Application__chToT2 t:29 l:2 (vl:8) params: to/from idle penalty: 0 scheduling penalty: 0 Ch: Application__chToT2
========= Scheduling for device: Src_1 =========
Application__Start: IdleDL in Application__Start len:1 progress:0 ID:19 t:2 l:1 (vl:1) params: to/from idle penalty: 0 scheduling penalty: 0
Application__Start: Send Application__startEvt__Application__startEvt(evtFB) len:8 content:0 params: t:3 l:1 (vl:1) params:(0(x)) to/from idle penalty: 0 scheduling penalty: 0 Ch: Application__startEvt__Application__startEvt
========= Scheduling for device: Bus0_0 =========
Application__Src: Write 20,Application__chToT1 t:5 l:5 (vl:20) params: Ch: Application__chToT1
Application__T1: Read 20,Application__chToT1 t:10 l:5 (vl:20) params: Ch: Application__chToT1
Application__T1: Write 20,Application__chToT2 t:25 l:2 (vl:8) params: Ch: Application__chToT2
Application__T2: Read 20,Application__chToT2 t:27 l:2 (vl:8) params: Ch: Application__chToT2
Application__T1: Write 20,Application__chToT2 t:29 l:2 (vl:8) params: Ch: Application__chToT2