Timing Analyzer report for TestIOP16B
Tue Jul 06 12:07:54 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; TestIOP16B                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
;     Processors 3-4         ;   2.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 92.68 MHz ; 92.68 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_clk ; -9.790 ; -1109.912          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.433 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.201 ; -232.225                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.790 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; 0.044      ; 10.835     ;
; -9.647 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 10.614     ;
; -9.618 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 10.624     ;
; -9.603 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 10.613     ;
; -9.583 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; 0.001      ; 10.585     ;
; -9.565 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 10.545     ;
; -9.554 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 10.564     ;
; -9.527 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 10.533     ;
; -9.523 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; 0.019      ; 10.543     ;
; -9.436 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 10.440     ;
; -9.429 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 10.433     ;
; -9.408 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 10.418     ;
; -9.400 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 10.399     ;
; -9.392 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; 0.044      ; 10.437     ;
; -9.386 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; 0.044      ; 10.431     ;
; -9.381 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 10.385     ;
; -9.373 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 10.372     ;
; -9.340 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 10.350     ;
; -9.339 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; 0.044      ; 10.384     ;
; -9.299 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 10.295     ;
; -9.256 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 10.262     ;
; -9.254 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 10.253     ;
; -9.226 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 10.232     ;
; -9.204 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; 0.044      ; 10.249     ;
; -9.203 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 10.170     ;
; -9.160 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 10.170     ;
; -9.122 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 10.089     ;
; -9.079 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; 0.006      ; 10.086     ;
; -9.078 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 10.088     ;
; -9.042 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 10.009     ;
; -9.041 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; 0.001      ; 10.043     ;
; -9.038 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; 0.001      ; 10.040     ;
; -9.037 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; 0.001      ; 10.039     ;
; -9.034 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 10.040     ;
; -9.030 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 10.034     ;
; -9.025 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; 0.019      ; 10.045     ;
; -9.015 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; 0.044      ; 10.060     ;
; -9.000 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 10.010     ;
; -8.995 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 9.962      ;
; -8.986 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; 0.044      ; 10.031     ;
; -8.978 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 9.984      ;
; -8.952 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 9.962      ;
; -8.935 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; 0.044      ; 9.980      ;
; -8.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; 0.001      ; 9.925      ;
; -8.917 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 9.923      ;
; -8.901 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.898      ;
; -8.888 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 9.894      ;
; -8.862 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.477     ; 9.386      ;
; -8.833 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.830      ;
; -8.830 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.462     ; 9.369      ;
; -8.825 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 9.824      ;
; -8.810 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.352      ;
; -8.810 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[1]          ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.352      ;
; -8.810 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[6]          ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.352      ;
; -8.810 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[7]          ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.352      ;
; -8.810 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.352      ;
; -8.810 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.352      ;
; -8.810 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[5]          ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.352      ;
; -8.810 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[4]          ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.352      ;
; -8.807 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 9.806      ;
; -8.799 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 9.752      ;
; -8.771 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 9.736      ;
; -8.757 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.477     ; 9.281      ;
; -8.752 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 9.710      ;
; -8.741 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 9.703      ;
; -8.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|mode_Sec               ; i_clk        ; i_clk       ; 1.000        ; -0.476     ; 9.257      ;
; -8.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[6]         ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.274      ;
; -8.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[0]         ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.274      ;
; -8.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[1]         ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.274      ;
; -8.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[2]         ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.274      ;
; -8.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[3]         ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.274      ;
; -8.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[4]         ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.274      ;
; -8.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[5]         ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.274      ;
; -8.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[7]         ; i_clk        ; i_clk       ; 1.000        ; -0.459     ; 9.274      ;
; -8.731 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|mode_uSec              ; i_clk        ; i_clk       ; 1.000        ; -0.476     ; 9.256      ;
; -8.731 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|mode_mSec              ; i_clk        ; i_clk       ; 1.000        ; -0.476     ; 9.256      ;
; -8.697 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[8]        ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.224      ;
; -8.697 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[9]        ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.224      ;
; -8.697 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[1]        ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.224      ;
; -8.697 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[2]        ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.224      ;
; -8.697 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[3]        ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.224      ;
; -8.697 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[4]        ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.224      ;
; -8.697 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[5]        ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.224      ;
; -8.697 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[6]        ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.224      ;
; -8.697 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[7]        ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.224      ;
; -8.696 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.477     ; 9.220      ;
; -8.681 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; 0.044      ; 9.726      ;
; -8.661 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.658      ;
; -8.652 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[2]       ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.179      ;
; -8.652 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[0]       ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.179      ;
; -8.652 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[1]       ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.179      ;
; -8.652 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[3]       ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.179      ;
; -8.652 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[5]       ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.179      ;
; -8.652 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[4]       ; i_clk        ; i_clk       ; 1.000        ; -0.474     ; 9.179      ;
; -8.622 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.619      ;
; -8.609 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.606      ;
; -8.567 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.462     ; 9.106      ;
; -8.543 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[9]        ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 9.502      ;
; -8.543 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[6]        ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 9.502      ;
; -8.543 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countmSecs[0]        ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 9.502      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|clockRunning                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.445 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 0.758      ;
; 0.453 ; TimerUnit:timerUnit|mSecTick                 ; TimerUnit:timerUnit|mSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; TimerUnit:timerUnit|uSecTick                 ; TimerUnit:timerUnit|uSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; TimerUnit:timerUnit|SecTick                  ; TimerUnit:timerUnit|SecTick                                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.492 ; TimerUnit:timerUnit|w_countSecs[7]           ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.785      ;
; 0.494 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.786      ;
; 0.500 ; TimerUnit:timerUnit|w_countmSecs[9]          ; TimerUnit:timerUnit|w_countmSecs[9]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.099      ; 0.811      ;
; 0.502 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.795      ;
; 0.511 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.803      ;
; 0.517 ; TimerUnit:timerUnit|w_countuSecs[9]          ; TimerUnit:timerUnit|w_countuSecs[9]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.809      ;
; 0.724 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.037      ;
; 0.725 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.038      ;
; 0.725 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.038      ;
; 0.726 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.039      ;
; 0.726 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.039      ;
; 0.727 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.040      ;
; 0.742 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.055      ;
; 0.745 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.058      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.059      ;
; 0.747 ; TimerUnit:timerUnit|w_countSecs[4]           ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; TimerUnit:timerUnit|w_countSecs[5]           ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; TimerUnit:timerUnit|prescalerUSec[1]         ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; TimerUnit:timerUnit|prescalerUSec[3]         ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; TimerUnit:timerUnit|prescalerUSec[5]         ; TimerUnit:timerUnit|prescalerUSec[5]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; TimerUnit:timerUnit|w_countSecs[6]           ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; TimerUnit:timerUnit|prescalerUSec[2]         ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; TimerUnit:timerUnit|prescalerUSec[4]         ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; TimerUnit:timerUnit|w_countmSecs[1]          ; TimerUnit:timerUnit|w_countmSecs[1]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.099      ; 1.062      ;
; 0.751 ; TimerUnit:timerUnit|w_countmSecs[3]          ; TimerUnit:timerUnit|w_countmSecs[3]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.099      ; 1.062      ;
; 0.752 ; TimerUnit:timerUnit|w_countmSecs[5]          ; TimerUnit:timerUnit|w_countmSecs[5]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.099      ; 1.063      ;
; 0.754 ; TimerUnit:timerUnit|w_countmSecs[2]          ; TimerUnit:timerUnit|w_countmSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.099      ; 1.065      ;
; 0.754 ; TimerUnit:timerUnit|w_countmSecs[7]          ; TimerUnit:timerUnit|w_countmSecs[7]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.099      ; 1.065      ;
; 0.755 ; TimerUnit:timerUnit|w_countmSecs[6]          ; TimerUnit:timerUnit|w_countmSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.099      ; 1.066      ;
; 0.755 ; TimerUnit:timerUnit|w_countmSecs[4]          ; TimerUnit:timerUnit|w_countmSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.099      ; 1.066      ;
; 0.756 ; TimerUnit:timerUnit|w_countmSecs[8]          ; TimerUnit:timerUnit|w_countmSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.099      ; 1.067      ;
; 0.762 ; TimerUnit:timerUnit|w_countSecs[1]           ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; TimerUnit:timerUnit|w_countSecs[3]           ; TimerUnit:timerUnit|w_countSecs[3]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.055      ;
; 0.765 ; TimerUnit:timerUnit|w_countuSecs[2]          ; TimerUnit:timerUnit|w_countuSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; TimerUnit:timerUnit|prescalerUSec[0]         ; TimerUnit:timerUnit|prescalerUSec[0]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; TimerUnit:timerUnit|w_countSecs[2]           ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; TimerUnit:timerUnit|w_countuSecs[6]          ; TimerUnit:timerUnit|w_countuSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; TimerUnit:timerUnit|w_countuSecs[0]          ; TimerUnit:timerUnit|w_countuSecs[0]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 1.081      ;
; 0.771 ; TimerUnit:timerUnit|w_countuSecs[3]          ; TimerUnit:timerUnit|w_countuSecs[3]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; TimerUnit:timerUnit|w_countuSecs[1]          ; TimerUnit:timerUnit|w_countuSecs[1]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; TimerUnit:timerUnit|w_countuSecs[8]          ; TimerUnit:timerUnit|w_countuSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; TimerUnit:timerUnit|w_countuSecs[7]          ; TimerUnit:timerUnit|w_countuSecs[7]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; TimerUnit:timerUnit|w_countuSecs[5]          ; TimerUnit:timerUnit|w_countuSecs[5]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.066      ;
; 0.775 ; TimerUnit:timerUnit|w_countuSecs[4]          ; TimerUnit:timerUnit|w_countuSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.067      ;
; 0.776 ; TimerUnit:timerUnit|w_countmSecs[0]          ; TimerUnit:timerUnit|w_countmSecs[0]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.099      ; 1.087      ;
; 0.788 ; TimerUnit:timerUnit|w_countSecs[0]           ; TimerUnit:timerUnit|w_countSecs[0]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.081      ;
; 0.872 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.164      ;
; 0.893 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.004      ; 1.151      ;
; 0.909 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.004      ; 1.167      ;
; 0.918 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.004      ; 1.176      ;
; 0.931 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.004      ; 1.189      ;
; 0.932 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.004      ; 1.190      ;
; 0.935 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.004      ; 1.193      ;
; 0.943 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.004      ; 1.201      ;
; 0.957 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.004      ; 1.215      ;
; 0.960 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.004      ; 1.218      ;
; 1.004 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.083      ; 1.299      ;
; 1.012 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.304      ;
; 1.049 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.341      ;
; 1.056 ; TimerUnit:timerUnit|prescalerUSec[5]         ; TimerUnit:timerUnit|uSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.348      ;
; 1.078 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.391      ;
; 1.080 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.393      ;
; 1.080 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.393      ;
; 1.086 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.399      ;
; 1.086 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.399      ;
; 1.087 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.400      ;
; 1.088 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.401      ;
; 1.089 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.402      ;
; 1.095 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.408      ;
; 1.095 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.408      ;
; 1.096 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.409      ;
; 1.096 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.409      ;
; 1.097 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.410      ;
; 1.098 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.411      ;
; 1.099 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; TimerUnit:timerUnit|w_countSecs[5]           ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; TimerUnit:timerUnit|prescalerUSec[1]         ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.394      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 98.63 MHz ; 98.63 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -9.139 ; -1017.131         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.383 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.201 ; -232.225                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.139 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; 0.065      ; 10.206     ;
; -8.997 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.013     ; 9.986      ;
; -8.965 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 10.000     ;
; -8.949 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.985      ;
; -8.941 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 9.972      ;
; -8.901 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.001     ; 9.902      ;
; -8.879 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.915      ;
; -8.858 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; 0.040      ; 9.900      ;
; -8.855 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.890      ;
; -8.783 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 9.811      ;
; -8.751 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.787      ;
; -8.751 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 9.779      ;
; -8.744 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; 0.025      ; 9.771      ;
; -8.738 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; 0.068      ; 9.808      ;
; -8.715 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.027      ; 9.744      ;
; -8.709 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; 0.068      ; 9.779      ;
; -8.677 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 9.705      ;
; -8.647 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; 0.019      ; 9.668      ;
; -8.633 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; 0.068      ; 9.703      ;
; -8.611 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.646      ;
; -8.574 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.610      ;
; -8.564 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; 0.068      ; 9.634      ;
; -8.552 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; 0.027      ; 9.581      ;
; -8.501 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.013     ; 9.490      ;
; -8.463 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.498      ;
; -8.453 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.489      ;
; -8.451 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.013     ; 9.440      ;
; -8.436 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; 0.028      ; 9.466      ;
; -8.403 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.439      ;
; -8.399 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 9.430      ;
; -8.368 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 9.396      ;
; -8.323 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; 0.068      ; 9.393      ;
; -8.306 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.013     ; 9.295      ;
; -8.304 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.013     ; 9.293      ;
; -8.299 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 9.330      ;
; -8.290 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; 0.040      ; 9.332      ;
; -8.287 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 9.318      ;
; -8.284 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.319      ;
; -8.284 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.319      ;
; -8.275 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; 0.068      ; 9.345      ;
; -8.268 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 9.299      ;
; -8.261 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.296      ;
; -8.259 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.295      ;
; -8.258 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 9.294      ;
; -8.244 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; 0.068      ; 9.314      ;
; -8.234 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.422     ; 8.814      ;
; -8.196 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.231      ;
; -8.188 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 9.220      ;
; -8.184 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.409     ; 8.777      ;
; -8.127 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; 0.027      ; 9.156      ;
; -8.119 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.422     ; 8.699      ;
; -8.110 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 9.086      ;
; -8.087 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 9.119      ;
; -8.085 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.027      ; 9.114      ;
; -8.085 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.017     ; 9.070      ;
; -8.068 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 9.051      ;
; -8.058 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.421     ; 8.639      ;
; -8.025 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.621      ;
; -8.025 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[1]          ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.621      ;
; -8.025 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[6]          ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.621      ;
; -8.025 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[7]          ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.621      ;
; -8.025 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.621      ;
; -8.025 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.621      ;
; -8.025 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[5]          ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.621      ;
; -8.025 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[4]          ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.621      ;
; -8.019 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.009     ; 9.012      ;
; -8.011 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; 0.068      ; 9.081      ;
; -7.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 8.990      ;
; -7.955 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[6]         ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.551      ;
; -7.955 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[0]         ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.551      ;
; -7.955 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[1]         ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.551      ;
; -7.955 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[2]         ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.551      ;
; -7.955 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[3]         ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.551      ;
; -7.955 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[4]         ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.551      ;
; -7.955 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[5]         ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.551      ;
; -7.955 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[7]         ; i_clk        ; i_clk       ; 1.000        ; -0.406     ; 8.551      ;
; -7.950 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 8.982      ;
; -7.939 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|mode_uSec              ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.522      ;
; -7.939 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|mode_Sec               ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.522      ;
; -7.938 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|mode_mSec              ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.521      ;
; -7.936 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 8.968      ;
; -7.927 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[8]        ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.510      ;
; -7.927 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[9]        ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.510      ;
; -7.927 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[1]        ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.510      ;
; -7.927 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[2]        ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.510      ;
; -7.927 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[3]        ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.510      ;
; -7.927 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[4]        ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.510      ;
; -7.927 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[5]        ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.510      ;
; -7.927 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[6]        ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.510      ;
; -7.927 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[7]        ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.510      ;
; -7.876 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[2]       ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.459      ;
; -7.876 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[0]       ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.459      ;
; -7.876 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[1]       ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.459      ;
; -7.876 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[3]       ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.459      ;
; -7.876 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[5]       ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.459      ;
; -7.876 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[4]       ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.459      ;
; -7.874 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.421     ; 8.455      ;
; -7.841 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; 0.065      ; 8.908      ;
; -7.836 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.409     ; 8.429      ;
; -7.778 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.009     ; 8.771      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|clockRunning                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.399 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 0.684      ;
; 0.403 ; TimerUnit:timerUnit|uSecTick                 ; TimerUnit:timerUnit|uSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; TimerUnit:timerUnit|SecTick                  ; TimerUnit:timerUnit|SecTick                                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; TimerUnit:timerUnit|mSecTick                 ; TimerUnit:timerUnit|mSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.457 ; TimerUnit:timerUnit|w_countSecs[7]           ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.724      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.723      ;
; 0.460 ; TimerUnit:timerUnit|w_countmSecs[9]          ; TimerUnit:timerUnit|w_countmSecs[9]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.744      ;
; 0.472 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.739      ;
; 0.477 ; TimerUnit:timerUnit|w_countuSecs[9]          ; TimerUnit:timerUnit|w_countuSecs[9]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.743      ;
; 0.481 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.747      ;
; 0.676 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 0.961      ;
; 0.676 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 0.961      ;
; 0.676 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 0.961      ;
; 0.676 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 0.961      ;
; 0.676 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 0.961      ;
; 0.680 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 0.965      ;
; 0.689 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 0.974      ;
; 0.690 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 0.975      ;
; 0.694 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; TimerUnit:timerUnit|w_countSecs[4]           ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; TimerUnit:timerUnit|w_countSecs[5]           ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; TimerUnit:timerUnit|prescalerUSec[1]         ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; TimerUnit:timerUnit|prescalerUSec[5]         ; TimerUnit:timerUnit|prescalerUSec[5]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; TimerUnit:timerUnit|w_countmSecs[3]          ; TimerUnit:timerUnit|w_countmSecs[3]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.981      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; TimerUnit:timerUnit|prescalerUSec[3]         ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; TimerUnit:timerUnit|w_countmSecs[1]          ; TimerUnit:timerUnit|w_countmSecs[1]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.982      ;
; 0.698 ; TimerUnit:timerUnit|w_countmSecs[5]          ; TimerUnit:timerUnit|w_countmSecs[5]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.982      ;
; 0.698 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 0.983      ;
; 0.699 ; TimerUnit:timerUnit|w_countmSecs[6]          ; TimerUnit:timerUnit|w_countmSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.983      ;
; 0.699 ; TimerUnit:timerUnit|w_countSecs[6]           ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; TimerUnit:timerUnit|prescalerUSec[2]         ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 0.985      ;
; 0.701 ; TimerUnit:timerUnit|prescalerUSec[4]         ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; TimerUnit:timerUnit|w_countmSecs[2]          ; TimerUnit:timerUnit|w_countmSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.985      ;
; 0.701 ; TimerUnit:timerUnit|w_countmSecs[7]          ; TimerUnit:timerUnit|w_countmSecs[7]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.985      ;
; 0.701 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.967      ;
; 0.702 ; TimerUnit:timerUnit|w_countmSecs[4]          ; TimerUnit:timerUnit|w_countmSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.986      ;
; 0.705 ; TimerUnit:timerUnit|w_countmSecs[8]          ; TimerUnit:timerUnit|w_countmSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 0.989      ;
; 0.706 ; TimerUnit:timerUnit|w_countSecs[1]           ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; TimerUnit:timerUnit|w_countSecs[3]           ; TimerUnit:timerUnit|w_countSecs[3]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; TimerUnit:timerUnit|w_countuSecs[2]          ; TimerUnit:timerUnit|w_countuSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.975      ;
; 0.712 ; TimerUnit:timerUnit|w_countSecs[2]           ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.979      ;
; 0.714 ; TimerUnit:timerUnit|w_countuSecs[6]          ; TimerUnit:timerUnit|w_countuSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; TimerUnit:timerUnit|w_countuSecs[3]          ; TimerUnit:timerUnit|w_countuSecs[3]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.981      ;
; 0.717 ; TimerUnit:timerUnit|w_countuSecs[8]          ; TimerUnit:timerUnit|w_countuSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; TimerUnit:timerUnit|w_countuSecs[1]          ; TimerUnit:timerUnit|w_countuSecs[1]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.983      ;
; 0.718 ; TimerUnit:timerUnit|w_countuSecs[5]          ; TimerUnit:timerUnit|w_countuSecs[5]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; TimerUnit:timerUnit|prescalerUSec[0]         ; TimerUnit:timerUnit|prescalerUSec[0]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; TimerUnit:timerUnit|w_countuSecs[0]          ; TimerUnit:timerUnit|w_countuSecs[0]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.004      ;
; 0.719 ; TimerUnit:timerUnit|w_countuSecs[7]          ; TimerUnit:timerUnit|w_countuSecs[7]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.985      ;
; 0.722 ; TimerUnit:timerUnit|w_countuSecs[4]          ; TimerUnit:timerUnit|w_countuSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.988      ;
; 0.724 ; TimerUnit:timerUnit|w_countmSecs[0]          ; TimerUnit:timerUnit|w_countmSecs[0]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 1.008      ;
; 0.724 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.990      ;
; 0.735 ; TimerUnit:timerUnit|w_countSecs[0]           ; TimerUnit:timerUnit|w_countSecs[0]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.002      ;
; 0.798 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.064      ;
; 0.849 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.049      ;
; 0.864 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.064      ;
; 0.874 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.074      ;
; 0.884 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.084      ;
; 0.886 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.086      ;
; 0.888 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.088      ;
; 0.894 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.094      ;
; 0.907 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.107      ;
; 0.909 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.109      ;
; 0.909 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 1.178      ;
; 0.929 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.195      ;
; 0.963 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.229      ;
; 0.994 ; TimerUnit:timerUnit|prescalerUSec[5]         ; TimerUnit:timerUnit|uSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.260      ;
; 0.994 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.279      ;
; 0.995 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.280      ;
; 0.995 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.280      ;
; 0.999 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.284      ;
; 1.000 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.285      ;
; 1.000 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.285      ;
; 1.000 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.285      ;
; 1.000 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.285      ;
; 1.009 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.294      ;
; 1.010 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.295      ;
; 1.010 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.295      ;
; 1.013 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.279      ;
; 1.014 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.299      ;
; 1.014 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.299      ;
; 1.015 ; TimerUnit:timerUnit|w_countSecs[4]           ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.300      ;
; 1.016 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; TimerUnit:timerUnit|prescalerUSec[0]         ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.018 ; TimerUnit:timerUnit|w_countSecs[6]           ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -3.414 ; -370.912          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -202.471                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.414 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 4.383      ;
; -3.410 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.370      ;
; -3.380 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.339      ;
; -3.379 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.331      ;
; -3.378 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.322      ;
; -3.367 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.329      ;
; -3.367 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.325      ;
; -3.362 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.020     ; 4.329      ;
; -3.360 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.320      ;
; -3.357 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.319      ;
; -3.350 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 4.322      ;
; -3.294 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 4.250      ;
; -3.289 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.247      ;
; -3.288 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.246      ;
; -3.277 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.237      ;
; -3.273 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 4.245      ;
; -3.273 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 4.245      ;
; -3.264 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 4.218      ;
; -3.253 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 4.209      ;
; -3.247 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 4.200      ;
; -3.245 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.205      ;
; -3.243 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.205      ;
; -3.223 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.167      ;
; -3.221 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 4.193      ;
; -3.207 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.167      ;
; -3.187 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.131      ;
; -3.186 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.144      ;
; -3.178 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.137      ;
; -3.170 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.130      ;
; -3.168 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 4.140      ;
; -3.162 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.124      ;
; -3.152 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.111      ;
; -3.151 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.113      ;
; -3.145 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.107      ;
; -3.137 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 4.109      ;
; -3.132 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.091      ;
; -3.130 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 4.102      ;
; -3.129 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.088      ;
; -3.126 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.088      ;
; -3.116 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.060      ;
; -3.108 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.067      ;
; -3.105 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.067      ;
; -3.103 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.020     ; 4.070      ;
; -3.100 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.060      ;
; -3.098 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.042      ;
; -3.084 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.213     ; 3.858      ;
; -3.083 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.043      ;
; -3.070 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 4.011      ;
; -3.058 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 4.014      ;
; -3.046 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.004      ;
; -3.044 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 4.000      ;
; -3.040 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.223     ; 3.804      ;
; -3.040 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.223     ; 3.804      ;
; -3.036 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 3.973      ;
; -3.032 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.053     ; 3.966      ;
; -3.006 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 3.978      ;
; -2.994 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.770      ;
; -2.994 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[1]          ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.770      ;
; -2.994 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[6]          ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.770      ;
; -2.994 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[7]          ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.770      ;
; -2.994 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.770      ;
; -2.994 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.770      ;
; -2.994 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[5]          ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.770      ;
; -2.994 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|countValue[4]          ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.770      ;
; -2.994 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 3.952      ;
; -2.980 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.222     ; 3.745      ;
; -2.980 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|mode_Sec               ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.747      ;
; -2.980 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|mode_mSec              ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.747      ;
; -2.980 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.928      ;
; -2.978 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|mode_uSec              ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.745      ;
; -2.961 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[6]         ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.737      ;
; -2.961 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[0]         ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.737      ;
; -2.961 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[1]         ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.737      ;
; -2.961 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[2]         ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.737      ;
; -2.961 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[3]         ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.737      ;
; -2.961 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[4]         ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.737      ;
; -2.961 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[5]         ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.737      ;
; -2.961 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countSecs[7]         ; i_clk        ; i_clk       ; 1.000        ; -0.211     ; 3.737      ;
; -2.940 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.222     ; 3.705      ;
; -2.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[2]       ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.690      ;
; -2.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[0]       ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.690      ;
; -2.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[1]       ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.690      ;
; -2.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[3]       ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.690      ;
; -2.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[5]       ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.690      ;
; -2.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|prescalerUSec[4]       ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.690      ;
; -2.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.213     ; 3.697      ;
; -2.916 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[8]        ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.683      ;
; -2.916 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[9]        ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.683      ;
; -2.916 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[1]        ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.683      ;
; -2.916 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[2]        ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.683      ;
; -2.916 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[3]        ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.683      ;
; -2.916 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[4]        ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.683      ;
; -2.916 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[5]        ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.683      ;
; -2.916 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[6]        ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.683      ;
; -2.916 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; TimerUnit:timerUnit|w_countuSecs[7]        ; i_clk        ; i_clk       ; 1.000        ; -0.220     ; 3.683      ;
; -2.908 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 3.877      ;
; -2.905 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 3.863      ;
; -2.894 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 3.852      ;
; -2.893 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.226     ; 3.654      ;
; -2.888 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.842      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TimerUnit:timerUnit|clockRunning             ; TimerUnit:timerUnit|clockRunning                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; TimerUnit:timerUnit|uSecTick                 ; TimerUnit:timerUnit|uSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TimerUnit:timerUnit|mSecTick                 ; TimerUnit:timerUnit|mSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; TimerUnit:timerUnit|SecTick                  ; TimerUnit:timerUnit|SecTick                                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.198 ; TimerUnit:timerUnit|w_countSecs[7]           ; TimerUnit:timerUnit|w_countSecs[7]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.320      ;
; 0.202 ; TimerUnit:timerUnit|w_countmSecs[9]          ; TimerUnit:timerUnit|w_countmSecs[9]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.329      ;
; 0.208 ; TimerUnit:timerUnit|w_countuSecs[9]          ; TimerUnit:timerUnit|w_countuSecs[9]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.328      ;
; 0.290 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.418      ;
; 0.290 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.418      ;
; 0.291 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.419      ;
; 0.291 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.419      ;
; 0.291 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.419      ;
; 0.292 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.420      ;
; 0.297 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; TimerUnit:timerUnit|prescalerUSec[5]         ; TimerUnit:timerUnit|prescalerUSec[5]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; TimerUnit:timerUnit|prescalerUSec[2]         ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|prescalerUSec[1]         ; TimerUnit:timerUnit|prescalerUSec[1]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|prescalerUSec[3]         ; TimerUnit:timerUnit|prescalerUSec[3]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|w_countSecs[6]           ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|w_countSecs[4]           ; TimerUnit:timerUnit|w_countSecs[4]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; TimerUnit:timerUnit|w_countSecs[5]           ; TimerUnit:timerUnit|w_countSecs[5]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; TimerUnit:timerUnit|prescalerUSec[4]         ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; TimerUnit:timerUnit|w_countmSecs[1]          ; TimerUnit:timerUnit|w_countmSecs[1]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.429      ;
; 0.303 ; TimerUnit:timerUnit|w_countmSecs[6]          ; TimerUnit:timerUnit|w_countmSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.430      ;
; 0.303 ; TimerUnit:timerUnit|w_countmSecs[3]          ; TimerUnit:timerUnit|w_countmSecs[3]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.430      ;
; 0.303 ; TimerUnit:timerUnit|w_countmSecs[5]          ; TimerUnit:timerUnit|w_countmSecs[5]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.430      ;
; 0.304 ; TimerUnit:timerUnit|w_countmSecs[2]          ; TimerUnit:timerUnit|w_countmSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.431      ;
; 0.304 ; TimerUnit:timerUnit|w_countmSecs[7]          ; TimerUnit:timerUnit|w_countmSecs[7]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.431      ;
; 0.305 ; TimerUnit:timerUnit|w_countmSecs[4]          ; TimerUnit:timerUnit|w_countmSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.432      ;
; 0.305 ; TimerUnit:timerUnit|w_countmSecs[8]          ; TimerUnit:timerUnit|w_countmSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.432      ;
; 0.305 ; TimerUnit:timerUnit|w_countSecs[1]           ; TimerUnit:timerUnit|w_countSecs[1]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; TimerUnit:timerUnit|w_countSecs[3]           ; TimerUnit:timerUnit|w_countSecs[3]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; TimerUnit:timerUnit|w_countuSecs[2]          ; TimerUnit:timerUnit|w_countuSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; TimerUnit:timerUnit|w_countuSecs[6]          ; TimerUnit:timerUnit|w_countuSecs[6]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; TimerUnit:timerUnit|w_countSecs[2]           ; TimerUnit:timerUnit|w_countSecs[2]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; TimerUnit:timerUnit|w_countuSecs[3]          ; TimerUnit:timerUnit|w_countuSecs[3]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; TimerUnit:timerUnit|prescalerUSec[0]         ; TimerUnit:timerUnit|prescalerUSec[0]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; TimerUnit:timerUnit|w_countuSecs[5]          ; TimerUnit:timerUnit|w_countuSecs[5]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; TimerUnit:timerUnit|w_countuSecs[8]          ; TimerUnit:timerUnit|w_countuSecs[8]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; TimerUnit:timerUnit|w_countuSecs[0]          ; TimerUnit:timerUnit|w_countuSecs[0]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.439      ;
; 0.311 ; TimerUnit:timerUnit|w_countuSecs[1]          ; TimerUnit:timerUnit|w_countuSecs[1]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; TimerUnit:timerUnit|w_countuSecs[4]          ; TimerUnit:timerUnit|w_countuSecs[4]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; TimerUnit:timerUnit|w_countuSecs[7]          ; TimerUnit:timerUnit|w_countuSecs[7]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; TimerUnit:timerUnit|w_countmSecs[0]          ; TimerUnit:timerUnit|w_countmSecs[0]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.440      ;
; 0.318 ; TimerUnit:timerUnit|w_countSecs[0]           ; TimerUnit:timerUnit|w_countSecs[0]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.438      ;
; 0.337 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.029      ; 0.470      ;
; 0.346 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.029      ; 0.479      ;
; 0.352 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.029      ; 0.485      ;
; 0.354 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.029      ; 0.487      ;
; 0.356 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.029      ; 0.489      ;
; 0.358 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.029      ; 0.491      ;
; 0.360 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.029      ; 0.493      ;
; 0.361 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.029      ; 0.494      ;
; 0.366 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_tlu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.029      ; 0.499      ;
; 0.367 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.487      ;
; 0.406 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.529      ;
; 0.414 ; TimerUnit:timerUnit|prescalerUSec[5]         ; TimerUnit:timerUnit|uSecTick                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.534      ;
; 0.422 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.542      ;
; 0.439 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.567      ;
; 0.439 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.559      ;
; 0.440 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.568      ;
; 0.440 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.568      ;
; 0.446 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[6]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.576      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.576      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.577      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.577      ;
; 0.449 ; TimerUnit:timerUnit|prescalerUSec[1]         ; TimerUnit:timerUnit|prescalerUSec[2]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; TimerUnit:timerUnit|w_countSecs[5]           ; TimerUnit:timerUnit|w_countSecs[6]                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; TimerUnit:timerUnit|prescalerUSec[3]         ; TimerUnit:timerUnit|prescalerUSec[4]                                                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.569      ;
; 0.450 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.578      ;
; 0.450 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.578      ;
; 0.450 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.578      ;
; 0.451 ; TimerUnit:timerUnit|w_countmSecs[1]          ; TimerUnit:timerUnit|w_countmSecs[2]                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.578      ;
; 0.451 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.579      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.589 ns




+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.790    ; 0.179 ; N/A      ; N/A     ; -3.201              ;
;  i_clk           ; -9.790    ; 0.179 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -1109.912 ; 0.0   ; 0.0      ; 0.0     ; -232.225            ;
;  i_clk           ; -1109.912 ; 0.000 ; N/A      ; N/A     ; -232.225            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_key1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 9478     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 9478     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Jul 06 12:07:50 2021
Info: Command: quartus_sta TestIOP16B -c TestIOP16B
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TestIOP16B.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.790           -1109.912 i_clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -232.225 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.139           -1017.131 i_clk 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -232.225 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.414            -370.912 i_clk 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -202.471 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.589 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4770 megabytes
    Info: Processing ended: Tue Jul 06 12:07:54 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


