#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x287fab0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x287fdb0 .scope module, "tb" "tb" 3 80;
 .timescale -12 -12;
L_0x2884190 .functor NOT 1, L_0x28cf160, C4<0>, C4<0>, C4<0>;
L_0x28844a0 .functor XOR 3, L_0x28cec00, L_0x28cee50, C4<000>, C4<000>;
L_0x28859e0 .functor XOR 3, L_0x28844a0, L_0x28ceff0, C4<000>, C4<000>;
v0x28cd820_0 .net *"_ivl_10", 2 0, L_0x28ceff0;  1 drivers
v0x28cd920_0 .net *"_ivl_12", 2 0, L_0x28859e0;  1 drivers
v0x28cda00_0 .net *"_ivl_2", 2 0, L_0x28ceb60;  1 drivers
v0x28cdac0_0 .net *"_ivl_4", 2 0, L_0x28cec00;  1 drivers
v0x28cdba0_0 .net *"_ivl_6", 2 0, L_0x28cee50;  1 drivers
v0x28cdcd0_0 .net *"_ivl_8", 2 0, L_0x28844a0;  1 drivers
v0x28cddb0_0 .var "clk", 0 0;
v0x28cde50_0 .net "in", 99 0, v0x28cc830_0;  1 drivers
v0x28cdef0_0 .net "out_and_dut", 0 0, v0x28cd330_0;  1 drivers
v0x28ce050_0 .net "out_and_ref", 0 0, L_0x28ce8e0;  1 drivers
v0x28ce120_0 .net "out_or_dut", 0 0, v0x28cd3f0_0;  1 drivers
v0x28ce1f0_0 .net "out_or_ref", 0 0, L_0x28ce9d0;  1 drivers
v0x28ce2c0_0 .net "out_xor_dut", 0 0, v0x28cd490_0;  1 drivers
v0x28ce390_0 .net "out_xor_ref", 0 0, L_0x28cea70;  1 drivers
v0x28ce460_0 .var/2u "stats1", 287 0;
v0x28ce500_0 .var/2u "strobe", 0 0;
v0x28ce5a0_0 .net "tb_match", 0 0, L_0x28cf160;  1 drivers
v0x28ce670_0 .net "tb_mismatch", 0 0, L_0x2884190;  1 drivers
v0x28ce710_0 .net "wavedrom_enable", 0 0, v0x28cc9c0_0;  1 drivers
v0x28ce7e0_0 .net "wavedrom_title", 511 0, v0x28cca60_0;  1 drivers
L_0x28ceb60 .concat [ 1 1 1 0], L_0x28cea70, L_0x28ce9d0, L_0x28ce8e0;
L_0x28cec00 .concat [ 1 1 1 0], L_0x28cea70, L_0x28ce9d0, L_0x28ce8e0;
L_0x28cee50 .concat [ 1 1 1 0], v0x28cd490_0, v0x28cd3f0_0, v0x28cd330_0;
L_0x28ceff0 .concat [ 1 1 1 0], L_0x28cea70, L_0x28ce9d0, L_0x28ce8e0;
L_0x28cf160 .cmp/eeq 3, L_0x28ceb60, L_0x28859e0;
S_0x28804e0 .scope module, "good1" "reference_module" 3 127, 3 4 0, S_0x287fdb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v0x2882db0_0 .net "in", 99 0, v0x28cc830_0;  alias, 1 drivers
v0x2882fd0_0 .net "out_and", 0 0, L_0x28ce8e0;  alias, 1 drivers
v0x2884260_0 .net "out_or", 0 0, L_0x28ce9d0;  alias, 1 drivers
v0x2884570_0 .net "out_xor", 0 0, L_0x28cea70;  alias, 1 drivers
L_0x28ce8e0 .reduce/and v0x28cc830_0;
L_0x28ce9d0 .reduce/or v0x28cc830_0;
L_0x28cea70 .reduce/xor v0x28cc830_0;
S_0x28cbb60 .scope module, "stim1" "stimulus_gen" 3 123, 3 18 0, S_0x287fdb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x28cc770_0 .net "clk", 0 0, v0x28cddb0_0;  1 drivers
v0x28cc830_0 .var "in", 99 0;
v0x28cc8f0_0 .net "tb_match", 0 0, L_0x28cf160;  alias, 1 drivers
v0x28cc9c0_0 .var "wavedrom_enable", 0 0;
v0x28cca60_0 .var "wavedrom_title", 511 0;
S_0x28cbe10 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 40, 3 40 0, S_0x28cbb60;
 .timescale -12 -12;
v0x2885cd0_0 .var "count", 3 0;
E_0x288dc90/0 .event negedge, v0x28cc770_0;
E_0x288dc90/1 .event posedge, v0x28cc770_0;
E_0x288dc90 .event/or E_0x288dc90/0, E_0x288dc90/1;
S_0x28cc030 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 68, 3 68 0, S_0x28cbe10;
 .timescale -12 -12;
v0x2885af0_0 .var/2s "i", 31 0;
E_0x288dee0 .event posedge, v0x28cc770_0;
E_0x288e140 .event negedge, v0x28cc770_0;
S_0x28cc350 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x28cbb60;
 .timescale -12 -12;
v0x2886330_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28cc590 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x28cbb60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28ccc30 .scope module, "top_module1" "top_module" 3 133, 4 1 0, S_0x287fdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v0x28cd200_0 .net "in", 99 0, v0x28cc830_0;  alias, 1 drivers
v0x28cd330_0 .var "out_and", 0 0;
v0x28cd3f0_0 .var "out_or", 0 0;
v0x28cd490_0 .var "out_xor", 0 0;
E_0x2877a20 .event anyedge, v0x28cd330_0, v0x2882db0_0, v0x28cd3f0_0, v0x28cd490_0;
S_0x28ccf00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 13, 4 13 0, S_0x28ccc30;
 .timescale 0 0;
v0x28cd100_0 .var/2s "i", 31 0;
S_0x28cd600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 141, 3 141 0, S_0x287fdb0;
 .timescale -12 -12;
E_0x28ae5c0 .event anyedge, v0x28ce500_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28ce500_0;
    %nor/r;
    %assign/vec4 v0x28ce500_0, 0;
    %wait E_0x28ae5c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28cbb60;
T_3 ;
    %fork t_1, S_0x28cbe10;
    %jmp t_0;
    .scope S_0x28cbe10;
t_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2885cd0_0, 0, 4;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x28cc830_0, 0;
    %wait E_0x288e140;
    %wait E_0x288dc90;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x28cc830_0, 0;
    %wait E_0x288dc90;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v0x28cc830_0, 0;
    %wait E_0x288dc90;
    %pushi/vec4 262143, 0, 100;
    %assign/vec4 v0x28cc830_0, 0;
    %wait E_0x288dc90;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 4;
    %assign/vec4 v0x28cc830_0, 0;
    %wait E_0x288dc90;
    %pushi/vec4 128, 0, 100;
    %assign/vec4 v0x28cc830_0, 0;
    %wait E_0x288dc90;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967287, 0, 32;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v0x28cc830_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28cc590;
    %join;
    %wait E_0x288e140;
    %wait E_0x288dee0;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x28cc830_0, 0;
    %wait E_0x288dee0;
    %pushi/vec4 7, 0, 100;
    %assign/vec4 v0x28cc830_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x288dc90;
    %load/vec4 v0x2885cd0_0;
    %pad/u 100;
    %assign/vec4 v0x28cc830_0, 0;
    %load/vec4 v0x2885cd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x2885cd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x288dee0;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x28cc830_0, 0;
    %wait E_0x288e140;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28cc590;
    %join;
    %vpi_func 3 63 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x28cc830_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x288e140;
    %vpi_func 3 65 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x28cc830_0, 0;
    %wait E_0x288dee0;
    %vpi_func 3 66 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x28cc830_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %fork t_3, S_0x28cc030;
    %jmp t_2;
    .scope S_0x28cc030;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2885af0_0, 0, 32;
T_3.4 ; Top of for-loop 
    %load/vec4 v0x2885af0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_3.5, 5;
    %wait E_0x288e140;
    %pushi/vec4 1, 0, 100;
    %load/vec4 v0x2885af0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x28cc830_0, 0;
    %wait E_0x288dee0;
    %pushi/vec4 1, 0, 100;
    %load/vec4 v0x2885af0_0;
    %ix/vec4 4;
    %shiftl 4;
    %inv;
    %assign/vec4 v0x28cc830_0, 0;
T_3.6 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2885af0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2885af0_0, 0, 32;
    %jmp T_3.4;
T_3.5 ; for-loop exit label
    %end;
    .scope S_0x28cbe10;
t_2 %join;
    %wait E_0x288dee0;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x28cc830_0, 0;
    %wait E_0x288dee0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v0x28cc830_0, 0;
    %wait E_0x288dee0;
    %delay 1, 0;
    %vpi_call/w 3 75 "$finish" {0 0 0};
    %end;
    .scope S_0x28cbb60;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x28ccc30;
T_4 ;
    %wait E_0x2877a20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28cd330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28cd3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28cd490_0, 0, 1;
    %fork t_5, S_0x28ccf00;
    %jmp t_4;
    .scope S_0x28ccf00;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28cd100_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x28cd100_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x28cd330_0;
    %load/vec4 v0x28cd200_0;
    %load/vec4 v0x28cd100_0;
    %part/s 1;
    %and;
    %store/vec4 v0x28cd330_0, 0, 1;
    %load/vec4 v0x28cd3f0_0;
    %load/vec4 v0x28cd200_0;
    %load/vec4 v0x28cd100_0;
    %part/s 1;
    %or;
    %store/vec4 v0x28cd3f0_0, 0, 1;
    %load/vec4 v0x28cd490_0;
    %load/vec4 v0x28cd200_0;
    %load/vec4 v0x28cd100_0;
    %part/s 1;
    %xor;
    %store/vec4 v0x28cd490_0, 0, 1;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28cd100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28cd100_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x28ccc30;
t_4 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x287fdb0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28cddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ce500_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x287fdb0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x28cddb0_0;
    %inv;
    %store/vec4 v0x28cddb0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x287fdb0;
T_7 ;
    %vpi_call/w 3 115 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 116 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28cc770_0, v0x28ce670_0, v0x28cde50_0, v0x28ce050_0, v0x28cdef0_0, v0x28ce1f0_0, v0x28ce120_0, v0x28ce390_0, v0x28ce2c0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x287fdb0;
T_8 ;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 150 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 151 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_8.1 ;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 152 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 153 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_8.3 ;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 154 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_8.5 ;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 157 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 158 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 159 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x287fdb0;
T_9 ;
    %wait E_0x288dc90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28ce460_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ce460_0, 4, 32;
    %load/vec4 v0x28ce5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 170 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ce460_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28ce460_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ce460_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x28ce050_0;
    %load/vec4 v0x28ce050_0;
    %load/vec4 v0x28cdef0_0;
    %xor;
    %load/vec4 v0x28ce050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 174 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ce460_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ce460_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x28ce1f0_0;
    %load/vec4 v0x28ce1f0_0;
    %load/vec4 v0x28ce120_0;
    %xor;
    %load/vec4 v0x28ce1f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 177 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ce460_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ce460_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x28ce390_0;
    %load/vec4 v0x28ce390_0;
    %load/vec4 v0x28ce2c0_0;
    %xor;
    %load/vec4 v0x28ce390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ce460_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x28ce460_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28ce460_0, 4, 32;
T_9.12 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gates100/gates100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth1/machine/gates100/iter0/response0/top_module.sv";
