$date
	Fri Feb 21 16:53:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CPUTb $end
$var wire 4 ! CPU_OUT [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # RESET $end
$var reg 8 $ SWITCHES [7:0] $end
$scope module uut $end
$var wire 1 % _LSR $end
$var wire 1 " boardCLK $end
$var wire 1 # reset $end
$var wire 8 & switches [7:0] $end
$var wire 4 ' opcode [3:0] $end
$var wire 1 ( clk $end
$var wire 4 ) aluOut [3:0] $end
$var wire 1 * _XOR $end
$var wire 1 + _SUB $end
$var wire 1 , _SNZS $end
$var wire 1 - _SNZA $end
$var wire 1 . _RSH $end
$var wire 1 / _OR $end
$var wire 1 0 _LSH $end
$var wire 1 1 _LDSB $end
$var wire 1 2 _LDSA $end
$var wire 1 3 _LDO2 $end
$var wire 1 4 _LDO $end
$var wire 1 5 _LDB $end
$var wire 1 6 _LDA $end
$var wire 1 7 _INV $end
$var wire 1 8 _CLR $end
$var wire 1 9 _AND $end
$var wire 1 : _ADD $end
$var wire 1 ; SF $end
$var wire 1 < PCoverflow $end
$var wire 4 = PCout [3:0] $end
$var wire 4 > PCin [3:0] $end
$var wire 4 ? Oout [3:0] $end
$var wire 1 @ OF $end
$var wire 4 A Bout [3:0] $end
$var wire 4 B Aout [3:0] $end
$var wire 4 C ACCout [3:0] $end
$var reg 1 D _ADDin $end
$var reg 1 E _shiftFlag $end
$var reg 4 F cpuOut [3:0] $end
$var reg 4 G in1 [3:0] $end
$var reg 4 H in2 [3:0] $end
$scope module ACC $end
$var wire 1 I reset $end
$var wire 1 ( clk $end
$var wire 4 J D [3:0] $end
$var reg 4 K Q [3:0] $end
$upscope $end
$scope module LDOBuff $end
$var wire 1 ( clk $end
$var wire 1 4 D $end
$var reg 1 3 Q $end
$upscope $end
$scope module PC $end
$var wire 1 L enable $end
$var wire 1 # reset $end
$var wire 1 ( clk $end
$var wire 4 M D [3:0] $end
$var reg 4 N Q [3:0] $end
$upscope $end
$scope module RegA $end
$var wire 4 O D [3:0] $end
$var wire 1 6 enable $end
$var wire 1 ( clk $end
$var reg 4 P Q [3:0] $end
$upscope $end
$scope module RegB $end
$var wire 4 Q D [3:0] $end
$var wire 1 5 enable $end
$var wire 1 ( clk $end
$var reg 4 R Q [3:0] $end
$upscope $end
$scope module RegO $end
$var wire 4 S D [3:0] $end
$var wire 1 4 enable $end
$var wire 1 ( clk $end
$var reg 4 T Q [3:0] $end
$upscope $end
$scope module alu $end
$var wire 1 D ADD $end
$var wire 1 % LSR $end
$var wire 4 U in1 [3:0] $end
$var wire 4 V in2 [3:0] $end
$var wire 1 # reset $end
$var wire 4 W xorOut [3:0] $end
$var wire 1 X subtractorOverflowFlag $end
$var wire 4 Y subtractorOut [3:0] $end
$var wire 4 Z shiftOut [3:0] $end
$var wire 1 ; shiftFlag $end
$var wire 4 [ orOut [3:0] $end
$var wire 4 \ notOut [3:0] $end
$var wire 1 ( clk $end
$var wire 4 ] andOut [3:0] $end
$var wire 1 ^ adderOverflowFlag $end
$var wire 4 _ adderOut [3:0] $end
$var wire 1 * XOR $end
$var wire 1 + SUB $end
$var wire 1 . RSH $end
$var wire 1 / OR $end
$var wire 1 0 LSH $end
$var wire 1 7 INV $end
$var wire 1 8 CLR $end
$var wire 1 9 AND $end
$var reg 4 ` out [3:0] $end
$var reg 1 @ overflow $end
$scope module adder $end
$var wire 4 a in1 [3:0] $end
$var wire 4 b in2 [3:0] $end
$var reg 4 c out [3:0] $end
$var reg 1 ^ overflow $end
$upscope $end
$scope module andGate $end
$var wire 4 d in1 [3:0] $end
$var wire 4 e in2 [3:0] $end
$var wire 4 f out [3:0] $end
$upscope $end
$scope module notGate $end
$var wire 4 g in1 [3:0] $end
$var wire 4 h out [3:0] $end
$upscope $end
$scope module orGate $end
$var wire 4 i in1 [3:0] $end
$var wire 4 j in2 [3:0] $end
$var wire 4 k out [3:0] $end
$upscope $end
$scope module sr $end
$var wire 4 l in [3:0] $end
$var wire 1 % loadEnable $end
$var wire 2 m shiftState [1:0] $end
$var wire 4 n dataReg [3:0] $end
$var wire 1 ( clk $end
$var reg 1 ; flag $end
$var reg 4 o out [3:0] $end
$scope module inShift $end
$var wire 4 p D [3:0] $end
$var wire 1 % enable $end
$var wire 1 ( clk $end
$var reg 4 q Q [3:0] $end
$upscope $end
$upscope $end
$scope module subtractor $end
$var wire 4 r in1 [3:0] $end
$var wire 4 s in2 [3:0] $end
$var reg 4 t out [3:0] $end
$var reg 1 X overflow $end
$upscope $end
$scope module xorGate $end
$var wire 4 u in1 [3:0] $end
$var wire 4 v in2 [3:0] $end
$var wire 4 w out [3:0] $end
$upscope $end
$upscope $end
$scope module clkdiv $end
$var wire 1 " CLKin $end
$var wire 1 ( CLKout $end
$var parameter 32 x COUNTER_SIZE $end
$var parameter 32 y COUNTER_TARGET $end
$var reg 64 z counter [63:0] $end
$upscope $end
$scope module decoder $end
$var wire 4 { instructionIn [3:0] $end
$var wire 1 * XOR $end
$var wire 1 + SUB $end
$var wire 1 , SNZS $end
$var wire 1 - SNZA $end
$var wire 1 . RSH $end
$var wire 1 / OR $end
$var wire 1 0 LSH $end
$var wire 1 1 LDSB $end
$var wire 1 2 LDSA $end
$var wire 1 4 LDO $end
$var wire 1 5 LDB $end
$var wire 1 6 LDA $end
$var wire 1 7 INV $end
$var wire 1 8 CLR $end
$var wire 1 9 AND $end
$var wire 1 : ADD $end
$var reg 16 | ControlSignals [15:0] $end
$upscope $end
$scope module inc $end
$var wire 4 } in1 [3:0] $end
$var wire 4 ~ in2 [3:0] $end
$var reg 4 !" out [3:0] $end
$var reg 1 < overflow $end
$upscope $end
$scope module rom $end
$var wire 4 "" addressIn [3:0] $end
$var reg 4 #" dataOut [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 y
b1000000 x
$end
#0
$dumpvars
bx #"
bx ""
bx !"
b1 ~
bx }
bx |
bx {
b1 z
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
x^
bx ]
bx \
bx [
bx Z
bx Y
xX
bx W
bx V
bx U
bx T
bx S
bx R
b10 Q
bx P
b1111 O
bx N
bx M
1L
bx K
bx J
1I
bx H
bx G
bx F
xE
xD
bx C
bx B
bx A
x@
bx ?
bx >
bx =
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
0(
bx '
b11110010 &
x%
b11110010 $
1#
1"
bx !
$end
#5
0"
#10
0D
0%
07
0*
0/
09
0+
0:
0,
0-
08
0.
b0 m
00
01
02
04
05
16
b1 |
0<
b1 >
b1 M
b1 !"
b0 '
b0 {
b0 #"
b0 =
b0 N
b0 }
b0 ""
b0 C
b0 K
b0 S
1(
b10 z
1"
#15
0"
#20
b11 z
0I
1"
0#
#25
0"
#30
0(
b100 z
1"
#35
0"
#40
b101 z
1"
#45
0"
#50
15
06
b0 \
b0 h
b1111 [
b1111 k
b10 |
b1111 G
b1111 U
b1111 a
b1111 d
b1111 g
b1111 i
b1111 l
b1111 p
b1111 r
b1111 u
b10 >
b10 M
b10 !"
b1 '
b1 {
b1 #"
03
bx C
bx K
bx S
b1111 B
b1111 P
b1 =
b1 N
b1 }
b1 ""
1(
b110 z
1"
#55
0"
#60
b111 z
1"
#65
0"
#70
0(
b1000 z
1"
#75
0"
#80
b1001 z
1"
#85
0"
#90
1%
12
05
b1000 |
x^
bx _
bx c
xX
bx Y
bx t
bx ]
bx f
bx W
bx w
b11 >
b11 M
b11 !"
b11 '
b11 {
b11 #"
bx H
bx V
bx b
bx e
bx j
bx s
bx v
b10 =
b10 N
b10 }
b10 ""
b10 A
b10 R
1(
b1010 z
1"
#95
0"
#100
b1011 z
b1 O
b100 Q
1"
b10100 $
b10100 &
#105
0"
#110
0(
b1100 z
1"
#115
0"
#120
b1101 z
1"
#125
0"
#130
1E
1^
b1 _
b1 c
0X
b1101 Y
b1101 t
b10 ]
b10 f
b1101 W
b1101 w
1;
b1110 )
b1110 J
b1110 `
b10 H
b10 V
b10 b
b10 e
b10 j
b10 s
b10 v
0%
b10 m
10
02
b100000 |
b1110 Z
b1110 o
b100 >
b100 M
b100 !"
b101 '
b101 {
b101 #"
b1111 n
b1111 q
b11 =
b11 N
b11 }
b11 ""
1(
b1110 z
1"
#135
0"
#140
b1111 z
1"
#145
0"
#150
0(
b10000 z
1"
#155
0"
#160
b10001 z
1"
#165
0"
#170
b1 Y
b1 t
b1101 _
b1101 c
b1110 ]
b1110 f
b1 W
b1 w
1@
b1101 )
b1101 J
b1101 `
b1110 H
b1110 V
b1110 b
b1110 e
b1110 j
b1110 s
b1110 v
1D
b1111 Z
b1111 o
1-
b0 m
00
b100000000 |
b101 >
b101 M
b101 !"
b1000 '
b1000 {
b1000 #"
b100 =
b100 N
b100 }
b100 ""
b1110 C
b1110 K
b1110 S
1(
b10010 z
1"
#175
0"
#180
b10011 z
1"
#185
0"
#190
0(
b10100 z
1"
#195
0"
#200
b10101 z
1"
#205
0"
#210
0D
b1100 )
b1100 J
b1100 `
0-
14
b1 _
b1 c
b1101 Y
b1101 t
b10 ]
b10 f
b1101 W
b1101 w
b100 |
b10 H
b10 V
b10 b
b10 e
b10 j
b10 s
b10 v
b110 >
b110 M
b110 !"
b10 '
b10 {
b10 #"
b1101 C
b1101 K
b1101 S
b101 =
b101 N
b101 }
b101 ""
1(
b10110 z
1"
#215
0"
#220
b10111 z
1"
#225
0"
#230
0(
b11000 z
1"
#235
0"
#240
b11001 z
1"
#245
0"
#250
04
16
b1 |
b111 >
b111 M
b111 !"
b0 '
b0 {
b0 #"
b1101 !
b1101 F
b110 =
b110 N
b110 }
b110 ""
b1100 C
b1100 K
b1100 S
13
b1101 ?
b1101 T
1(
b11010 z
1"
#255
0"
#260
b11011 z
1"
#265
0"
#270
0(
b11100 z
1"
#275
0"
#280
b11101 z
1"
#285
0"
#290
15
06
0^
b11 _
b11 c
1X
b1111 Y
b1111 t
b0 ]
b0 f
b1110 \
b1110 h
b11 [
b11 k
b11 W
b11 w
b10 |
b1 G
b1 U
b1 a
b1 d
b1 g
b1 i
b1 l
b1 p
b1 r
b1 u
b1000 >
b1000 M
b1000 !"
b1 '
b1 {
b1 #"
03
b1 B
b1 P
b111 =
b111 N
b111 }
b111 ""
1(
b11110 z
1"
#295
0"
#300
b11111 z
1"
#305
0"
#310
0(
b100000 z
1"
#315
0"
#320
b100001 z
1"
#325
0"
#330
1%
12
05
b1000 |
b101 Y
b101 t
b1101 _
b1101 c
b1101 [
b1101 k
b1101 W
b1101 w
b1001 >
b1001 M
b1001 !"
b11 '
b11 {
b11 #"
b1100 H
b1100 V
b1100 b
b1100 e
b1100 j
b1100 s
b1100 v
b1000 =
b1000 N
b1000 }
b1000 ""
b100 A
b100 R
1(
b100010 z
1"
#335
0"
#340
b100011 z
1"
#345
0"
#350
0(
b100100 z
1"
#355
0"
#360
b100101 z
1"
#365
0"
#370
0E
b1101 Y
b1101 t
b101 _
b101 c
b101 [
b101 k
b101 W
b101 w
0;
b10 )
b10 J
b10 `
b100 H
b100 V
b100 b
b100 e
b100 j
b100 s
b100 v
0%
b10 m
10
02
b100000 |
b10 Z
b10 o
b1010 >
b1010 M
b1010 !"
b101 '
b101 {
b101 #"
b1 n
b1 q
b1001 =
b1001 N
b1001 }
b1001 ""
1(
b100110 z
1"
#375
0"
#380
b100111 z
1"
#385
0"
#390
0(
b101000 z
1"
#395
0"
#400
b101001 z
1"
#405
0"
#410
1I
b1 Z
b1 o
0@
b0 )
b0 J
b0 `
18
b0 m
00
b10000000 |
b1011 >
b1011 M
b1011 !"
b111 '
b111 {
b111 #"
b1010 =
b1010 N
b1010 }
b1010 ""
b10 C
b10 K
b10 S
1(
b101010 z
1"
#415
0"
#420
b101011 z
1"
#425
0"
#430
0(
b101100 z
1"
#435
0"
#440
b101101 z
1"
#445
0"
#450
b101 )
b101 J
b101 `
1D
0I
1-
08
b100000000 |
b1100 >
b1100 M
b1100 !"
b1000 '
b1000 {
b1000 #"
b0 C
b0 K
b0 S
b1011 =
b1011 N
b1011 }
b1011 ""
1(
b101110 z
1"
#455
0"
#460
b101111 z
1"
#465
0"
#470
0(
b110000 z
1"
#475
0"
#480
b110001 z
1"
#485
0"
#490
0D
0-
14
b100 |
b1101 >
b1101 M
b1101 !"
b10 '
b10 {
b10 #"
b1100 =
b1100 N
b1100 }
b1100 ""
b101 C
b101 K
b101 S
1(
b110010 z
1"
#495
0"
#500
b110011 z
1"
#505
0"
#510
0(
b110100 z
1"
#515
0"
#520
b110101 z
1"
#525
0"
#530
1I
b0 )
b0 J
b0 `
18
04
b10000000 |
b101 !
b101 F
b1110 >
b1110 M
b1110 !"
b111 '
b111 {
b111 #"
b101 ?
b101 T
13
b1101 =
b1101 N
b1101 }
b1101 ""
1(
b110110 z
1"
#535
0"
#540
b110111 z
1"
#545
0"
#550
0(
b111000 z
1"
#555
0"
#560
b111001 z
1"
#565
0"
#570
b1111 >
b1111 M
b1111 !"
b1110 =
b1110 N
b1110 }
b1110 ""
b0 C
b0 K
b0 S
03
1(
b111010 z
1"
#575
0"
#580
b111011 z
1"
#585
0"
#590
0(
b111100 z
1"
#595
0"
#600
b111101 z
1"
#605
0"
#610
1<
b0 >
b0 M
b0 !"
b1111 =
b1111 N
b1111 }
b1111 ""
1(
b111110 z
1"
#615
0"
#620
b111111 z
1"
#625
0"
#630
0(
b1000000 z
1"
#635
0"
#640
b1000001 z
1"
#645
0"
#650
0I
08
16
b1 |
0<
b1 >
b1 M
b1 !"
b0 '
b0 {
b0 #"
b0 =
b0 N
b0 }
b0 ""
1(
b1000010 z
1"
#655
0"
#660
b1000011 z
1"
#665
0"
#670
0(
b1000100 z
1"
#675
0"
#680
b1000101 z
1"
#685
0"
#690
15
06
b10 |
b10 >
b10 M
b10 !"
b1 '
b1 {
b1 #"
b1 =
b1 N
b1 }
b1 ""
1(
b1000110 z
1"
#695
0"
#700
b1000111 z
1"
#705
0"
#710
0(
b1001000 z
1"
#715
0"
#720
b1001001 z
1"
#725
0"
#730
b1 _
b1 c
0X
b1 Y
b1 t
b1 [
b1 k
b1 W
b1 w
b0 H
b0 V
b0 b
b0 e
b0 j
b0 s
b0 v
1%
12
05
b1000 |
b11 >
b11 M
b11 !"
b11 '
b11 {
b11 #"
b10 =
b10 N
b10 }
b10 ""
1(
b1001010 z
1"
#735
0"
#740
b1001011 z
1"
#745
0"
#750
0(
b1001100 z
1"
#755
0"
#760
b1001101 z
1"
#765
0"
#770
1X
b1101 Y
b1101 t
b101 _
b101 c
b101 [
b101 k
b101 W
b101 w
b10 Z
b10 o
b10 )
b10 J
b10 `
b100 H
b100 V
b100 b
b100 e
b100 j
b100 s
b100 v
0%
b10 m
10
02
b100000 |
b100 >
b100 M
b100 !"
b101 '
b101 {
b101 #"
b11 =
b11 N
b11 }
b11 ""
1(
b1001110 z
1"
#775
0"
#780
b1001111 z
1"
#785
0"
#790
0(
b1010000 z
1"
#795
0"
#800
b1010001 z
1"
#805
0"
#810
b101 )
b101 J
b101 `
1D
b1 Z
b1 o
1-
b0 m
00
b100000000 |
b101 >
b101 M
b101 !"
b1000 '
b1000 {
b1000 #"
b100 =
b100 N
b100 }
b100 ""
b10 C
b10 K
b10 S
1(
b1010010 z
1"
#815
0"
#820
b1010011 z
1"
#825
0"
#830
0(
b1010100 z
1"
#835
0"
#840
b1010101 z
1"
#845
0"
#850
0D
0-
14
b100 |
b110 >
b110 M
b110 !"
b10 '
b10 {
b10 #"
b101 C
b101 K
b101 S
b101 =
b101 N
b101 }
b101 ""
1(
b1010110 z
1"
#855
0"
#860
b1010111 z
1"
#865
0"
#870
0(
b1011000 z
1"
#875
0"
#880
b1011001 z
1"
#885
0"
#890
04
16
b1 |
b111 >
b111 M
b111 !"
b0 '
b0 {
b0 #"
b110 =
b110 N
b110 }
b110 ""
13
1(
b1011010 z
1"
#895
0"
#900
b1011011 z
1"
#905
0"
#910
0(
b1011100 z
1"
#915
0"
#920
b1011101 z
1"
#925
0"
#930
15
06
b10 |
b1000 >
b1000 M
b1000 !"
b1 '
b1 {
b1 #"
03
b111 =
b111 N
b111 }
b111 ""
1(
b1011110 z
1"
#935
0"
#940
b1011111 z
1"
#945
0"
#950
0(
b1100000 z
1"
#955
0"
#960
b1100001 z
1"
#965
0"
#970
b110 _
b110 c
b1100 Y
b1100 t
b1 ]
b1 f
b100 W
b100 w
b101 H
b101 V
b101 b
b101 e
b101 j
b101 s
b101 v
1%
12
05
b1000 |
b1001 >
b1001 M
b1001 !"
b11 '
b11 {
b11 #"
b1000 =
b1000 N
b1000 }
b1000 ""
1(
b1100010 z
1"
#975
0"
#980
b1100011 z
1"
#985
0"
#990
0(
b1100100 z
1"
#995
0"
#1000
b1100101 z
1"
#1005
0"
#1010
b1101 Y
b1101 t
b101 _
b101 c
b0 ]
b0 f
b101 W
b101 w
b10 Z
b10 o
b10 )
b10 J
b10 `
b100 H
b100 V
b100 b
b100 e
b100 j
b100 s
b100 v
0%
b10 m
10
02
b100000 |
b1010 >
b1010 M
b1010 !"
b101 '
b101 {
b101 #"
b1001 =
b1001 N
b1001 }
b1001 ""
1(
b1100110 z
1"
#1015
0"
#1020
b1100111 z
1"
#1025
0"
#1030
0(
b1101000 z
1"
#1035
0"
#1040
b1101001 z
1"
#1045
0"
#1050
1I
b1 Z
b1 o
b0 )
b0 J
b0 `
18
b0 m
00
b10000000 |
b1011 >
b1011 M
b1011 !"
b111 '
b111 {
b111 #"
b1010 =
b1010 N
b1010 }
b1010 ""
b10 C
b10 K
b10 S
1(
b1101010 z
1"
#1055
0"
#1060
b1101011 z
1"
#1065
0"
#1070
0(
b1101100 z
1"
#1075
0"
#1080
b1101101 z
1"
#1085
0"
#1090
b101 )
b101 J
b101 `
1D
0I
1-
08
b100000000 |
b1100 >
b1100 M
b1100 !"
b1000 '
b1000 {
b1000 #"
b0 C
b0 K
b0 S
b1011 =
b1011 N
b1011 }
b1011 ""
1(
b1101110 z
1"
#1095
0"
#1100
b1101111 z
1I
1"
1#
#1105
0"
#1110
0(
b1110000 z
1"
#1115
0"
#1120
b1110001 z
1"
#1125
0"
#1130
0D
0-
16
b1 |
b1 >
b1 M
b1 !"
b0 '
b0 {
b0 #"
b0 =
b0 N
b0 }
b0 ""
1(
b1110010 z
1"
#1135
0"
#1140
b1110011 z
1"
#1145
0"
#1150
0(
b1110100 z
1"
#1155
0"
#1160
b1110101 z
1"
#1165
0"
#1170
1(
b1110110 z
1"
#1175
0"
#1180
b1110111 z
1"
#1185
0"
#1190
0(
b1111000 z
1"
#1195
0"
#1200
b1111001 z
1"
