Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jan 28 14:29:28 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
INFO - synthesis: verilog/tli4970.v(50): going to vhdl side to elaborate module spi_master. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): executing spi_master(16,'U','X',2,16)(rtl)

INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(289): Found User declared VHDL assert of type Failure: "Generic parameter 'N' (shift register size) needs to be 8 bits minimum". VHDL-1700
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(293): Found User declared VHDL assert of type Failure: "Generic parameter 'PREFETCH' (lookahead count) needs to be 1 minimum". VHDL-1700
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(297): Found User declared VHDL assert of type Failure: "Generic parameter 'PREFETCH' (lookahead count) out of range, needs to be N-5 maximum". VHDL-1700
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(301): Found User declared VHDL assert of type Failure: "Generic parameter 'SPI_2X_CLK_DIV' must not be zero". VHDL-1700
WARNING - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(223): net spi_clk does not have a driver. VDB-1002
WARNING - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(226): net fsm_ce does not have a driver. VDB-1002
WARNING - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(228): net samp_ce does not have a driver. VDB-1002
INFO - synthesis: verilog/tli4970.v(50): back to verilog to continue elaboration. VERI-1232
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net state_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net state_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net state_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net state_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net state_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_ack_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net ssel_ena_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net do_transfer_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net di_req_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net do_valid_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net di_req_o_next will be ignored due to unrecognized driver type
WARNING - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(223): net spi_clk does not have a driver. VDB-1002
WARNING - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(226): net fsm_ce does not have a driver. VDB-1002
WARNING - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(228): net samp_ce does not have a driver. VDB-1002
######## Converting I/O port SDA to input.
WARNING - synthesis: verilog/TinyFPGA_B.v(18): net CS_CLK does not have a driver. VDB-1002
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net SCL. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net \tli/spi/spi_clk. Patching with GND.
######## Missing driver on net \tli/spi/fsm_ce. Patching with GND.
######## Missing driver on net \tli/spi/samp_ce. Patching with GND.
WARNING - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(403): Register \tli/spi/rx_bit_reg_104 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(478): Register \tli/spi/ssel_ena_reg_119 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(599): Register \tli/spi/spi_clk_reg_125 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(430): Register \tli/spi/do_valid_A_105 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(451): Register \tli/spi/wren_116 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \tli/current is stuck at Zero
WARNING - synthesis: Bit 1 of Register \tli/current is stuck at Zero
WARNING - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(467): Register \tli/spi/state_reg_i1 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(484): Register \tli/spi/sck_ena_reg_124 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 82 of 7680 (1 % )
SB_CARRY => 56
SB_DFF => 49
SB_DFFESR => 32
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 98
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 82
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tli/n841, loads : 46
  Net : tli/n804, loads : 32
  Net : tli/spi/spi_2x_ce_gen_proc.clk_cnt_0, loads : 5
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : tli/spi/spi_2x_ce_gen_proc.clk_cnt_1, loads : 4
  Net : tli/delay_counter_15_N, loads : 3
  Net : tli/delay_counter_14_N, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 199.766  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.122  secs
--------------------------------------------------------------
