--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programmi\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 1 -n 3 -fastpaths -xml comparison.twx comparison.ncd -o comparison.twr
comparison.pcf

Design file:              comparison.ncd
Physical constraint file: comparison.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data_in<0>  |   -1.877(R)|      FAST  |    5.341(R)|      SLOW  |clk_enable        |   0.000|
data_in<1>  |   -1.759(R)|      FAST  |    5.013(R)|      SLOW  |clk_enable        |   0.000|
data_in<2>  |   -1.831(R)|      FAST  |    5.190(R)|      SLOW  |clk_enable        |   0.000|
data_in<3>  |   -1.641(R)|      FAST  |    4.685(R)|      SLOW  |clk_enable        |   0.000|
data_in<4>  |   -1.701(R)|      FAST  |    4.850(R)|      SLOW  |clk_enable        |   0.000|
data_in<5>  |   -1.471(R)|      FAST  |    4.223(R)|      SLOW  |clk_enable        |   0.000|
data_in<6>  |   -1.583(R)|      FAST  |    4.523(R)|      SLOW  |clk_enable        |   0.000|
data_in<7>  |   -1.517(R)|      FAST  |    4.351(R)|      SLOW  |clk_enable        |   0.000|
reset       |    0.103(R)|      FAST  |    2.997(R)|      SLOW  |clk_enable        |   0.000|
            |    0.321(R)|      SLOW  |    1.782(R)|      SLOW  |clk_ind           |   0.000|
            |    0.226(R)|      FAST  |    1.246(R)|      SLOW  |clk_outd          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock in_out_sel
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |   -0.072(R)|      FAST  |    2.607(R)|      SLOW  |clk_ind           |   0.000|
            |   -0.117(R)|      FAST  |    2.039(R)|      SLOW  |clk_outd          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock start_comparison
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data_in<0>  |   -1.890(R)|      FAST  |    5.380(R)|      SLOW  |clk_enable        |   0.000|
data_in<1>  |   -1.772(R)|      FAST  |    5.052(R)|      SLOW  |clk_enable        |   0.000|
data_in<2>  |   -1.844(R)|      FAST  |    5.229(R)|      SLOW  |clk_enable        |   0.000|
data_in<3>  |   -1.654(R)|      FAST  |    4.724(R)|      SLOW  |clk_enable        |   0.000|
data_in<4>  |   -1.714(R)|      FAST  |    4.889(R)|      SLOW  |clk_enable        |   0.000|
data_in<5>  |   -1.484(R)|      FAST  |    4.262(R)|      SLOW  |clk_enable        |   0.000|
data_in<6>  |   -1.596(R)|      FAST  |    4.562(R)|      SLOW  |clk_enable        |   0.000|
data_in<7>  |   -1.530(R)|      FAST  |    4.390(R)|      SLOW  |clk_enable        |   0.000|
reset       |    0.090(R)|      FAST  |    3.036(R)|      SLOW  |clk_enable        |   0.000|
            |    0.213(R)|      FAST  |    1.933(R)|      SLOW  |clk_ind           |   0.000|
            |    0.174(R)|      FAST  |    1.398(R)|      SLOW  |clk_outd          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0>    |        13.015(R)|      SLOW  |         4.945(R)|      FAST  |clk_enable        |   0.000|
               |        11.155(R)|      SLOW  |         3.766(R)|      FAST  |clk_ind           |   0.000|
               |        11.265(R)|      SLOW  |         3.921(R)|      FAST  |clk_outd          |   0.000|
data_out<1>    |        13.218(R)|      SLOW  |         4.989(R)|      FAST  |clk_enable        |   0.000|
               |        10.887(R)|      SLOW  |         3.676(R)|      FAST  |clk_ind           |   0.000|
               |        10.512(R)|      SLOW  |         3.559(R)|      FAST  |clk_outd          |   0.000|
data_out<2>    |        13.520(R)|      SLOW  |         5.082(R)|      FAST  |clk_enable        |   0.000|
               |        11.019(R)|      SLOW  |         3.381(R)|      FAST  |clk_ind           |   0.000|
               |        10.250(R)|      SLOW  |         3.502(R)|      FAST  |clk_outd          |   0.000|
data_out<3>    |        12.865(R)|      SLOW  |         4.883(R)|      FAST  |clk_enable        |   0.000|
               |        11.438(R)|      SLOW  |         3.732(R)|      FAST  |clk_ind           |   0.000|
               |        11.554(R)|      SLOW  |         3.864(R)|      FAST  |clk_outd          |   0.000|
data_out<4>    |        13.970(R)|      SLOW  |         5.397(R)|      FAST  |clk_enable        |   0.000|
               |        11.726(R)|      SLOW  |         3.613(R)|      FAST  |clk_ind           |   0.000|
               |        10.440(R)|      SLOW  |         3.720(R)|      FAST  |clk_outd          |   0.000|
data_out<5>    |        12.775(R)|      SLOW  |         4.887(R)|      FAST  |clk_enable        |   0.000|
               |        11.422(R)|      SLOW  |         3.839(R)|      FAST  |clk_ind           |   0.000|
               |        10.401(R)|      SLOW  |         3.789(R)|      FAST  |clk_outd          |   0.000|
data_out<6>    |        13.394(R)|      SLOW  |         5.212(R)|      FAST  |clk_enable        |   0.000|
               |        10.672(R)|      SLOW  |         3.567(R)|      FAST  |clk_ind           |   0.000|
               |        10.627(R)|      SLOW  |         3.843(R)|      FAST  |clk_outd          |   0.000|
data_out<7>    |        13.110(R)|      SLOW  |         4.959(R)|      FAST  |clk_enable        |   0.000|
               |        10.796(R)|      SLOW  |         3.580(R)|      FAST  |clk_ind           |   0.000|
               |        10.614(R)|      SLOW  |         3.817(R)|      FAST  |clk_outd          |   0.000|
done_comparison|         9.815(R)|      SLOW  |         3.653(R)|      FAST  |clk_enable        |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock in_out_sel to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0> |        11.980(R)|      SLOW  |         4.104(R)|      FAST  |clk_ind           |   0.000|
            |        12.058(R)|      SLOW  |         4.264(R)|      FAST  |clk_outd          |   0.000|
data_out<1> |        11.712(R)|      SLOW  |         4.014(R)|      FAST  |clk_ind           |   0.000|
            |        11.305(R)|      SLOW  |         3.902(R)|      FAST  |clk_outd          |   0.000|
data_out<2> |        11.844(R)|      SLOW  |         3.719(R)|      FAST  |clk_ind           |   0.000|
            |        11.043(R)|      SLOW  |         3.845(R)|      FAST  |clk_outd          |   0.000|
data_out<3> |        12.263(R)|      SLOW  |         4.070(R)|      FAST  |clk_ind           |   0.000|
            |        12.347(R)|      SLOW  |         4.207(R)|      FAST  |clk_outd          |   0.000|
data_out<4> |        12.551(R)|      SLOW  |         3.951(R)|      FAST  |clk_ind           |   0.000|
            |        11.233(R)|      SLOW  |         4.063(R)|      FAST  |clk_outd          |   0.000|
data_out<5> |        12.247(R)|      SLOW  |         4.177(R)|      FAST  |clk_ind           |   0.000|
            |        11.194(R)|      SLOW  |         4.132(R)|      FAST  |clk_outd          |   0.000|
data_out<6> |        11.497(R)|      SLOW  |         3.905(R)|      FAST  |clk_ind           |   0.000|
            |        11.420(R)|      SLOW  |         4.186(R)|      FAST  |clk_outd          |   0.000|
data_out<7> |        11.621(R)|      SLOW  |         3.918(R)|      FAST  |clk_ind           |   0.000|
            |        11.407(R)|      SLOW  |         4.160(R)|      FAST  |clk_outd          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock start_comparison to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0>    |        13.054(R)|      SLOW  |         4.958(R)|      FAST  |clk_enable        |   0.000|
               |        11.306(R)|      SLOW  |         3.819(R)|      FAST  |clk_ind           |   0.000|
               |        11.417(R)|      SLOW  |         3.973(R)|      FAST  |clk_outd          |   0.000|
data_out<1>    |        13.257(R)|      SLOW  |         5.002(R)|      FAST  |clk_enable        |   0.000|
               |        11.038(R)|      SLOW  |         3.729(R)|      FAST  |clk_ind           |   0.000|
               |        10.664(R)|      SLOW  |         3.611(R)|      FAST  |clk_outd          |   0.000|
data_out<2>    |        13.559(R)|      SLOW  |         5.095(R)|      FAST  |clk_enable        |   0.000|
               |        11.170(R)|      SLOW  |         3.434(R)|      FAST  |clk_ind           |   0.000|
               |        10.402(R)|      SLOW  |         3.554(R)|      FAST  |clk_outd          |   0.000|
data_out<3>    |        12.904(R)|      SLOW  |         4.896(R)|      FAST  |clk_enable        |   0.000|
               |        11.589(R)|      SLOW  |         3.785(R)|      FAST  |clk_ind           |   0.000|
               |        11.706(R)|      SLOW  |         3.916(R)|      FAST  |clk_outd          |   0.000|
data_out<4>    |        14.009(R)|      SLOW  |         5.410(R)|      FAST  |clk_enable        |   0.000|
               |        11.877(R)|      SLOW  |         3.666(R)|      FAST  |clk_ind           |   0.000|
               |        10.592(R)|      SLOW  |         3.772(R)|      FAST  |clk_outd          |   0.000|
data_out<5>    |        12.814(R)|      SLOW  |         4.900(R)|      FAST  |clk_enable        |   0.000|
               |        11.573(R)|      SLOW  |         3.892(R)|      FAST  |clk_ind           |   0.000|
               |        10.553(R)|      SLOW  |         3.841(R)|      FAST  |clk_outd          |   0.000|
data_out<6>    |        13.433(R)|      SLOW  |         5.225(R)|      FAST  |clk_enable        |   0.000|
               |        10.823(R)|      SLOW  |         3.620(R)|      FAST  |clk_ind           |   0.000|
               |        10.779(R)|      SLOW  |         3.895(R)|      FAST  |clk_outd          |   0.000|
data_out<7>    |        13.149(R)|      SLOW  |         4.972(R)|      FAST  |clk_enable        |   0.000|
               |        10.947(R)|      SLOW  |         3.633(R)|      FAST  |clk_ind           |   0.000|
               |        10.766(R)|      SLOW  |         3.869(R)|      FAST  |clk_outd          |   0.000|
done_comparison|         9.854(R)|      SLOW  |         3.666(R)|      FAST  |clk_enable        |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk             |    5.374|         |         |         |
in_out_sel      |    1.131|         |         |         |
start_comparison|    5.374|    3.368|         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock in_out_sel
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk             |    5.374|         |         |         |
in_out_sel      |    1.131|         |         |         |
start_comparison|    5.374|    3.368|         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock start_comparison
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk             |    5.374|         |    6.465|         |
in_out_sel      |    1.131|         |    4.857|    2.110|
start_comparison|    5.374|    3.368|    6.465|         |
----------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
in_out_sel     |data_out<0>    |    9.374|
in_out_sel     |data_out<1>    |    8.248|
in_out_sel     |data_out<2>    |    8.207|
in_out_sel     |data_out<3>    |    9.383|
in_out_sel     |data_out<4>    |    9.586|
in_out_sel     |data_out<5>    |    9.072|
in_out_sel     |data_out<6>    |   10.091|
in_out_sel     |data_out<7>    |    9.697|
select_data<0> |data_out<0>    |    7.980|
select_data<0> |data_out<1>    |    7.843|
select_data<0> |data_out<2>    |    8.302|
select_data<0> |data_out<3>    |    8.166|
select_data<0> |data_out<4>    |    8.528|
select_data<0> |data_out<5>    |    7.986|
select_data<0> |data_out<6>    |    8.583|
select_data<0> |data_out<7>    |    7.535|
select_data<1> |data_out<0>    |    7.893|
select_data<1> |data_out<1>    |    8.878|
select_data<1> |data_out<2>    |    8.837|
select_data<1> |data_out<3>    |    8.031|
select_data<1> |data_out<4>    |    9.014|
select_data<1> |data_out<5>    |    8.645|
select_data<1> |data_out<6>    |    8.971|
select_data<1> |data_out<7>    |    8.669|
---------------+---------------+---------+


Analysis completed Thu Nov 21 22:05:57 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4999 MB



