 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:40:55 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay_out1_reg[2]/CLK (DFFX1_HVT)        0.00       0.00 r
  Delay_out1_reg[2]/Q (DFFX1_HVT)          0.21       0.21 f
  U514/Y (XOR2X1_RVT)                      0.14       0.35 r
  U858/Y (NOR2X0_HVT)                      0.11       0.46 f
  U648/Y (INVX0_HVT)                       0.04       0.50 r
  U1131/Y (AND2X1_HVT)                     0.07       0.57 r
  U640/Y (NAND2X0_RVT)                     0.03       0.60 f
  U795/Y (AND2X1_RVT)                      0.06       0.66 f
  U671/Y (OA21X1_LVT)                      0.07       0.73 f
  U859/Y (OA21X1_LVT)                      0.06       0.79 f
  U778/Y (INVX2_RVT)                       0.05       0.84 r
  U526/Y (NAND2X0_HVT)                     0.05       0.89 f
  U988/Y (NAND2X0_HVT)                     0.06       0.96 r
  U478/Y (XNOR2X1_HVT)                     0.15       1.11 r
  U1781/Y (NAND2X0_HVT)                    0.06       1.17 f
  U752/Y (NAND4X0_RVT)                     0.05       1.22 r
  Delay3_out1_reg[21]/D (DFFX1_HVT)        0.00       1.22 r
  data arrival time                                   1.22

  clock clk (rise edge)                    1.32       1.32
  clock network delay (ideal)              0.00       1.32
  Delay3_out1_reg[21]/CLK (DFFX1_HVT)      0.00       1.32 r
  library setup time                      -0.10       1.22
  data required time                                  1.22
  -----------------------------------------------------------
  data required time                                  1.22
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
