vendor_name = ModelSim
source_file = 1, /home/nicolas/Desktop/VHDL/projects/OR_4BITS/OR_4BITS.vhd
source_file = 1, /home/nicolas/Desktop/VHDL/projects/OR_4BITS/db/OR_4BITS.cbx.xml
source_file = 1, /home/nicolas/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/nicolas/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/nicolas/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/nicolas/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = OR_4BITS
instance = comp, \S~output\, S~output, OR_4BITS, 1
instance = comp, \A[2]~input\, A[2]~input, OR_4BITS, 1
instance = comp, \A[0]~input\, A[0]~input, OR_4BITS, 1
instance = comp, \A[3]~input\, A[3]~input, OR_4BITS, 1
instance = comp, \A[1]~input\, A[1]~input, OR_4BITS, 1
instance = comp, \S~0\, S~0, OR_4BITS, 1
