strict digraph "compose( ,  )" {
	node [label="\N"];
	"12:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f69bd425410>",
		fillcolor=turquoise,
		label="12:BL
Data_o_delayed <= Data_o;
flip = Data_o_delayed ^ Data_o;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f69bd425a50>, <pyverilog.vparser.ast.BlockingSubstitution object at \
0x7f69bd42eb90>]",
		style=filled,
		typ=Block];
	"Leaf_11:AL"	 [def_var="['flip', 'Data_o_delayed']",
		label="Leaf_11:AL"];
	"12:BL" -> "Leaf_11:AL"	 [cond="[]",
		lineno=None];
	"11:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f69bd425050>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Data_o', 'Data_o_delayed']"];
	"11:AL" -> "12:BL"	 [cond="[]",
		lineno=None];
	"Leaf_11:AL" -> "11:AL";
}
