digraph "CFG for '_Z10matrixMeanPfS_i' function" {
	label="CFG for '_Z10matrixMeanPfS_i' function";

	Node0x4db1140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %14 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 2, !range !4, !invariant.load !5\l  %17 = zext i16 %16 to i32\l  %18 = mul i32 %13, %17\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %20 = add i32 %18, %19\l  %21 = mul nsw i32 %20, %2\l  %22 = add nsw i32 %12, %21\l  %23 = zext i32 %22 to i64\l  %24 = getelementptr inbounds float, float addrspace(1)* %0, i64 %23\l  %25 = load float, float addrspace(1)* %24, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %26 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)* @sdata,\l... i32 0, i32 %19\l  store float %25, float addrspace(3)* %26, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %27 = icmp ugt i16 %16, 1\l  br i1 %27, label %30, label %28\l|{<s0>T|<s1>F}}"];
	Node0x4db1140:s0 -> Node0x4db5980;
	Node0x4db1140:s1 -> Node0x4db5a10;
	Node0x4db5a10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%28:\l28:                                               \l  %29 = icmp eq i32 %19, 0\l  br i1 %29, label %46, label %52\l|{<s0>T|<s1>F}}"];
	Node0x4db5a10:s0 -> Node0x4db5be0;
	Node0x4db5a10:s1 -> Node0x4db5c30;
	Node0x4db5980 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%30:\l30:                                               \l  %31 = phi i32 [ %34, %44 ], [ 1, %3 ]\l  %32 = add i32 %31, %19\l  %33 = icmp ult i32 %32, %2\l  %34 = shl i32 %31, 1\l  br i1 %33, label %35, label %44\l|{<s0>T|<s1>F}}"];
	Node0x4db5980:s0 -> Node0x4db4060;
	Node0x4db5980:s1 -> Node0x4db5da0;
	Node0x4db4060 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%35:\l35:                                               \l  %36 = add i32 %34, 1023\l  %37 = and i32 %36, %19\l  %38 = icmp eq i32 %37, 0\l  br i1 %38, label %39, label %44\l|{<s0>T|<s1>F}}"];
	Node0x4db4060:s0 -> Node0x4db64a0;
	Node0x4db4060:s1 -> Node0x4db5da0;
	Node0x4db64a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%39:\l39:                                               \l  %40 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)* @sdata,\l... i32 0, i32 %32\l  %41 = load float, float addrspace(3)* %40, align 4, !tbaa !7\l  %42 = load float, float addrspace(3)* %26, align 4, !tbaa !7\l  %43 = fadd contract float %41, %42\l  store float %43, float addrspace(3)* %26, align 4, !tbaa !7\l  br label %44\l}"];
	Node0x4db64a0 -> Node0x4db5da0;
	Node0x4db5da0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %45 = icmp ult i32 %34, %17\l  br i1 %45, label %30, label %28, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4db5da0:s0 -> Node0x4db5980;
	Node0x4db5da0:s1 -> Node0x4db5a10;
	Node0x4db5be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%46:\l46:                                               \l  %47 = load float, float addrspace(3)* getelementptr inbounds ([0 x float],\l... [0 x float] addrspace(3)* @sdata, i32 0, i32 0), align 4, !tbaa !7\l  %48 = sitofp i32 %2 to float\l  %49 = fdiv contract float %47, %48\l  %50 = zext i32 %4 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %1, i64 %50\l  store float %49, float addrspace(1)* %51, align 4, !tbaa !7\l  br label %52\l}"];
	Node0x4db5be0 -> Node0x4db5c30;
	Node0x4db5c30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%52:\l52:                                               \l  ret void\l}"];
}
