# RISC overview
- Verilog implementation of single cycle processor based on RISC architecture, contributed towards the completion of unit ELEC2602: Digital Logic
- SystemVerilog implementation of two-cycle pipelined processor based on RISCV architecture and NERV (https://github.com/YosysHQ/nerv), contributed towards the completion of unit ELEC3608: Computer Architecture
