{
	"cts__timing__setup__tns__pre_repair": -3.03879,
	"cts__timing__setup__ws__pre_repair": -0.617509,
	"cts__clock__skew__setup__pre_repair": 0,
	"cts__clock__skew__hold__pre_repair": 0,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.804668,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.933014,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 7,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__design__io__pre_repair": 17,
	"cts__design__die__area__pre_repair": 1709,
	"cts__design__core__area__pre_repair": 922.134,
	"cts__design__instance__count__pre_repair": 108,
	"cts__design__instance__area__pre_repair": 659.382,
	"cts__design__instance__count__stdcell__pre_repair": 108,
	"cts__design__instance__area__stdcell__pre_repair": 659.382,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.715061,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.715061,
	"cts__timing__setup__tns__post_repair": -3.03879,
	"cts__timing__setup__ws__post_repair": -0.617509,
	"cts__clock__skew__setup__post_repair": 0,
	"cts__clock__skew__hold__post_repair": 0,
	"cts__timing__drv__max_slew_limit__post_repair": 0.804668,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.933014,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 7,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__design__io__post_repair": 17,
	"cts__design__die__area__post_repair": 1709,
	"cts__design__core__area__post_repair": 922.134,
	"cts__design__instance__count__post_repair": 108,
	"cts__design__instance__area__post_repair": 659.382,
	"cts__design__instance__count__stdcell__post_repair": 108,
	"cts__design__instance__area__stdcell__post_repair": 659.382,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.715061,
	"cts__design__instance__utilization__stdcell__post_repair": 0.715061,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 973.813,
	"cts__design__instance__count__setup_buffer": 1,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 173.286,
	"cts__design__instance__displacement__mean": 1.589,
	"cts__design__instance__displacement__max": 18.7,
	"cts__route__wirelength__estimated": 1197.72,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -2.35106,
	"cts__timing__setup__ws": -0.403663,
	"cts__clock__skew__setup": 0,
	"cts__clock__skew__hold": 0,
	"cts__timing__drv__max_slew_limit": 0.803978,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.938194,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1e+30,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 7,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 17,
	"cts__design__die__area": 1709,
	"cts__design__core__area": 922.134,
	"cts__design__instance__count": 109,
	"cts__design__instance__area": 730.701,
	"cts__design__instance__count__stdcell": 109,
	"cts__design__instance__area__stdcell": 730.701,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.792402,
	"cts__design__instance__utilization__stdcell": 0.792402
}