Si8660/61/62/63 Data Sheet
 Low Power Six-Channel Digital Isolator
                                                                                             KEY FEATURES
 Silicon Lab's family of ultra-low-power digital isolators are CMOS devices offering sub-
 stantial data rate, propagation delay, power, size, reliability, and external BOM advan-    • High-speed operation
 tages over legacy isolation technologies. The operating parameters of these products          • DC to 150 Mbps
 remain stable across wide temperature ranges and throughout device service life for         • No start-up initialization required
 ease of design and highly uniform performance. All device versions have Schmitt trigger     • Wide Operating Supply Voltage
 inputs for high noise immunity and only require VDD bypass capacitors.                        • 2.5–5.5 V
 Data rates up to 150 Mbps are supported, and all devices achieve propagation delays of      • Up to 5000 VRMS isolation
 less than 10 ns. Ordering options include a choice of isolation ratings (1.0, 2.5, 3.75 and • 60-year life at rated working voltage
 5 kV) and a selectable fail-safe operating mode to control the default output state during  • High electromagnetic immunity
 power loss. All products >1 kVRMS are safety certified by UL, CSA, VDE, and CQC, and        • Ultra low power (typical)
 products in wide-body packages support reinforced insulation withstanding up to 5             • 5 V Operation
 kVRMS.                                                                                           • 1.6 mA per channel at 1 Mbps
                                                                                                  • 5.5 mA per channel at 100 Mbps
 Automotive Grade is available for certain part numbers. These products are built using
 automotive-specific flows at all steps in the manufacturing process to ensure the robust-     • 2.5 V Operation
 ness and low defectivity required for automotive applications.                                   • 1.5 mA per channel at 1 Mbps
                                                                                                  • 3.5 mA per channel at 100 Mbps
 Industrial Applications                        Automotive Applications
                                                                                             • Schmitt trigger inputs
  • Industrial automation systems                 • On-board chargers
                                                                                             • Selectable fail-safe mode
  • Medical electronics                           • Battery management systems                 • Default high or low output (ordering
  • Isolated switch mode supplies                 • Charging stations                             option)
                                                  • Traction inverters                       • Precise timing (typical)
  • Isolated ADC, DAC
                                                                                               • 10 ns propagation delay
  • Motor control                                 • Hybrid Electric Vehicles
                                                                                               • 1.5 ns pulse width distortion
  • Power inverters                               • Battery Electric Vehicles
                                                                                               • 0.5 ns channel-channel skew
  • Communication systems                                                                      • 2 ns propagation delay skew
 Safety Regulatory Approvals                                                                   • 5 ns minimum pulse width
  • UL 1577 recognized                                                                       • Transient Immunity 50 kV/µs
                                                                                             • AEC-Q100 qualification
      • Up to 5000 VRMS for 1 minute
                                                                                             • Wide temperature range
  • CSA component notice 5A approval                                                           • –40 to 125 °C
      • IEC 60950-1, 62368-1, 60601-1 (re-                                                   • RoHS-compliant packages
        inforced insulation)                                                                   • SOIC-16 wide body
  • VDE certification conformity                                                               • SOIC-16 narrow body
      • VDE 0884-10                                                                            • QSOP-16
      • EN60950-1 (reinforced insulation)                                                    • Automotive-grade OPNs available
  • CQC certification approval                                                                 • AIAG compliant PPAP documentation
                                                                                                  support
      • GB4943.1
                                                                                               • IMDS and CAMDS listing support
silabs.com | Building a more connected world.                                                                                        Rev. 1.73


                                                                                                                   Si8660/61/62/63 Data Sheet
                                                                                                                           Ordering Guide
1. Ordering Guide
Industrial and Automotive Grade OPNs
Industrial-grade devices (part numbers having an “-I” in their suffix) are built using well-controlled, high-quality manufacturing flows to
ensure robustness and reliability. Qualifications are compliant with JEDEC, and defect reduction methodologies are used throughout
definition, design, evaluation, qualification, and mass production steps.
Automotive-grade devices (part numbers having an “-A” in their suffix) are built using automotive-specific flows at all steps in the manu-
facturing process to ensure robustness and low defectivity. These devices are supported with AIAG-compliant Production Part Approval
Process (PPAP) documentation, and feature International Material Data System (IMDS) and China Automotive Material Data System
(CAMDS) listing. Qualifications are compliant with AEC-Q100, and a zero-defect methodology is maintained throughout definition, de-
sign, evaluation, qualification, and mass production steps.
                                               Table 1.1. Ordering Guide for Valid OPNs 1, 2, 4
                                                              Number Number
                                                             of Inputs of Inputs Max Data        Default    Isolation
   Ordering Part Number
                                  Automotive OPNs5, 6                                 Rate       Output      Rating           Package
             (OPN)                                             VDD1       VDD2       (Mbps)       State       (kV)
                                                                Side      Side
 QSOP-16 Packages
        Si8660BB-B-IU                  Si8660BB-AU                6         0          150         Low         2.5           QSOP-16
        Si8660EB-B-IU                  Si8660EB-AU                6         0          150        High         2.5           QSOP-16
        Si8661BB-B-IU                  Si8661BB-AU                5         1          150         Low         2.5           QSOP-16
        Si8661EB-B-IU                  Si8661EB-AU                5         1          150        High         2.5           QSOP-16
        Si8662BB-B-IU                  Si8662BB-AU                4         2          150         Low         2.5           QSOP-16
        Si8662EB-B-IU                  Si8662EB-AU                4         2          150        High         2.5           QSOP-16
        Si8663BB-B-IU                  Si8663BB-AU                3         3          150         Low         2.5           QSOP-16
        Si8663EB-B-IU                  Si8663EB-AU                3         3          150        High         2.5           QSOP-16
 SOIC-16 Packages
       Si8660BA-B-IS1                  Si8660BA-AS1               6         0          150         Low         1.0          NB SOIC-16
       Si8660BB-B-IS1                  Si8660BB-AS1               6         0          150         Low         2.5          NB SOIC-16
       Si8660BC-B-IS1                  Si8660BC-AS1               6         0          150         Low        3.75          NB SOIC-16
       Si8660EC-B-IS1                  Si8660EC-AS1               6         0          150        High        3.75          NB SOIC-16
        Si8660BD-B-IS                  Si8660BD-AS                6         0          150         Low         5.0          WB SOIC-16
        Si8660ED-B-IS                  Si8660ED-AS                6         0          150        High         5.0          WB SOIC-16
       Si8661BB-B-IS1                  Si8661BB-AS1               5         1          150         Low         2.5          NB SOIC-16
       Si8661BC-B-IS1                  Si8661BC-AS1               5         1          150         Low        3.75          NB SOIC-16
       Si8661EC-B-IS1                  Si8661EC-AS1               5         1          150        High        3.75          NB SOIC-16
        Si8661BD-B-IS                  Si8661BD-AS                5         1          150         Low         5.0          WB SOIC-16
        Si8661ED-B-IS                  Si8661ED-AS                5         1          150        High         5.0          WB SOIC-16
                                                                                                                            WB SOIC-16
       Si8661BD-B-IS2                  Si8661BD-AS2               5         1          150         Low         5.0
                                                                                                                         (8 mm creepage)7
       Si8662BB-B-IS1                  Si8662BB-AS1               4         2          150         Low         2.5          NB SOIC-16
       Si8662BC-B-IS1                  Si8662BC-AS1               4         2          150         Low        3.75          NB SOIC-16
silabs.com | Building a more connected world.                                                                                   Rev. 1.73 | 2


                                                                                                                   Si8660/61/62/63 Data Sheet
                                                                                                                           Ordering Guide
                                                                 Number Number
                                                                of Inputs of Inputs Max Data      Default    Isolation
   Ordering Part Number
                                    Automotive OPNs5, 6                                  Rate     Output      Rating          Package
              (OPN)                                               VDD1        VDD2      (Mbps)     State       (kV)
                                                                  Side        Side
        Si8662EC-B-IS1                 Si8662EC-AS1                  4          2         150      High        3.75         NB SOIC-16
         Si8662BD-B-IS                  Si8662BD-AS                  4          2         150      Low          5.0         WB SOIC-16
         Si8662ED-B-IS                  Si8662ED-AS                  4          2         150      High         5.0         WB SOIC-16
        Si8663BB-B-IS1                 Si8663BB-AS1                  3          3         150      Low          2.5         NB SOIC-16
        Si8663BC-B-IS1                 Si8663BC-AS1                  3          3         150      Low         3.75         NB SOIC-16
        Si8663EC-B-IS1                 Si8663EC-AS1                  3          3         150      High        3.75         NB SOIC-16
         Si8663BD-B-IS                  Si8663BD-AS                  3          3         150      Low          5.0         WB SOIC-16
         Si8663ED-B-IS                  Si8663ED-AS                  3          3         150      High         5.0         WB SOIC-16
 Notes:
    1. All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifica-
       tions and peak solder temperatures.
    2. “Si” and “SI” are used interchangeably.
    3. An "R" at the end of the part number denotes tape and reel packaging option.
    4. Temperature range is –40 to 125 °C.
    5. Automotive-Grade devices (with an "–A" suffix) are identical in construction materials, topside marking, and electrical parameters
       to their Industrial-Grade (with an "–I" suffix) version counterparts. Automotive-Grade products are produced utilizing full automo-
       tive process flows and additional statistical process controls throughout the manufacturing flow. The Automotive-Grade part num-
       ber is included on shipping labels.
    6. In the top markings of each device, the Manufacturing Code represented by either “RTTTTT” or “TTTTTT” contains as its first
       character a letter in the range N through Z to indicate Automotive-Grade.
    7. The package designated IS2 has a design that eliminates tie bars, thus allowing for extra creepage distance while maintaining
       standard WB SOIC-16 package dimensions and land pattern.
silabs.com | Building a more connected world.                                                                                   Rev. 1.73 | 3


Table of Contents
1. Ordering Guide              . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
2. Functional Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
    2.1 Theory of Operation .            .    . .   . . . .  .  .  . . . . . . . . . . . . . . .  .   .  . 5
    2.2 Eye Diagram.           .  .   .  .    . .   . . . .  .  .  . . . . . . . . . . . . . . .  .   .  . 6
3. Device Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
    3.1 Device Startup .          .   .  .    . .   . . . .  .  .  . . . . . . . . . . . . . . .  .   .  . 7
    3.2 Undervoltage Lockout             .    . .   . . . .  .  .  . . . . . . . . . . . . . . .  .   .  . 8
    3.3 Layout Recommendations .                .   . . . .  .  .  . . . . . . . . . . . . . . .  .   .  . 8
       3.3.1 Supply Bypass . . .                .   . . . .  .  .  . . . . . . . . . . . . . . .  .   .  . 8
       3.3.2 Output Pin Termination.            .   . . . .  .  .  . . . . . . . . . . . . . . .  .   .  . 8
    3.4 Fail-Safe Operating Mode .              .   . . . .  .  .  . . . . . . . . . . . . . . .  .   .  . 8
    3.5 Typical Performance Characteristics.            . .  .  .  . . . . . . . . . . . . . . .  .   .  . 9
4. Electrical Specifications                . . . . . . . . . . . . . . . . . . . . . . . . . . 11
5. Pin Descriptions              . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
6. Package Outline (16-Pin Wide Body SOIC)                     . . . . . . . . . . . . . . . . . . . 28
7. Land Pattern (16-Pin Wide-Body SOIC). . . . . . . . . . . . . . . . . . . . .                          30
8. Package Outline (16-Pin Narrow Body SOIC)                      . . . . . . . . . . . . . . . . . . 31
9. Land Pattern (16-Pin Narrow Body SOIC) . . . . . . . . . . . . . . . . . . . . 33
10. Package Outline (16-Pin QSOP) . . . . . . . . . . . . . . . . . . . . . . . 34
11. Land Pattern (16-Pin QSOP)                    . . . . . . . . . . . . . . . . . . . . . . . . 36
12. Top Marking (16-Pin Wide Body SOIC)                     . . . . . . . . . . . . . . . . . . . . 37
13. Top Marking (16-Pin Narrow Body SOIC)                       . . . . . . . . . . . . . . . . . . .38
14. Top Marking (16-Pin QSOP)                      . . . . . . . . . . . . . . . . . . . . . . . . 39
15. Revision History. . . . . . . . . . . . . . . . . . . . . . . . . . . . .                             40
silabs.com | Building a more connected world.                                                    Rev. 1.73 | 4


                                                                                                                 Si8660/61/62/63 Data Sheet
                                                                                                                 Functional Description
2. Functional Description
2.1 Theory of Operation
The operation of an Si866x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This
simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified
block diagram for a single Si866x channel is shown in the figure below.
                   Transmitter                                                                        Receiver
                                              RF
                                        OSCILLATOR
                                                             Semiconductor-
                                                             Based Isolation
    A                                   MODULATOR                                   DEMODULATOR                                       B
                                                                  Barrier
                                                 Figure 2.1. Simplified Channel Diagram
A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the
Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that
decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying
scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to
magnetic fields. See the figure below for more details.
                                                                                           Input Signal
                                                                                         Modulation Signal
                                                                                          Output Signal
                                                     Figure 2.2. Modulation Scheme
silabs.com | Building a more connected world.                                                                                 Rev. 1.73 | 5


                                                                                                               Si8660/61/62/63 Data Sheet
                                                                                                               Functional Description
2.2 Eye Diagram
The figure below illustrates an eye-diagram taken on an Si8660. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern
Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8660 were captured on an oscilloscope. The re-
sults illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that 2 ns pulse width
distortion and 350 ps peak jitter were exhibited.
                                                        Figure 2.3. Eye Diagram
silabs.com | Building a more connected world.                                                                               Rev. 1.73 | 6


                                                                                                                   Si8660/61/62/63 Data Sheet
                                                                                                                         Device Operation
3. Device Operation
Device behavior during start-up, normal operation, and shutdown is shown in Figure 3.1 Device Behavior during Normal Operation on
page 8, where UVLO+ and UVLO- are the positive-going and negative-going thresholds respectively. Refer to the table below to
determine outputs when power supply (VDD) is not present.
                                                     Table 3.1. Si866x Logic Operation
      VI Input 1,2        VDDI State1,3,4     VDDO State1,3,4          VO Output1,2      Comments
           H                     P                     P                     H           Normal operation.
            L                    P                     P                     L
           X5                   UP                     P                     L6          Upon transition of VDDI from unpowered to pow-
                                                                                         ered, VO returns to the same state as VI in less
                                                                            H6           than 1 µs.
           X5                    P                    UP               Undetermined      Upon transition of VDDO from unpowered to pow-
                                                                                         ered, VO returns to the same state as VI within 1
                                                                                         µs.
 Notes:
    1. VDDI and VDDO are the input and output power supplies. VI and VO are the respective input and output terminals.
    2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
    3. “Powered” state (P) is defined as 2.5 V < VDD < 5.5 V.
    4. “Unpowered” state (UP) is defined as VDD = 0 V.
    5. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
    6. See 1. Ordering Guide for details. This is the selectable fail-safe operating mode (ordering option). Some devices have default
       output state = H, and some have default output state = L, depending on the ordering part number (OPN). For default high devi-
       ces, the data channels have pull-ups on inputs/outputs. For default low devices, the data channels have pull-downs on inputs/
       outputs.
3.1 Device Startup
Outputs are held low during powerup until VDD is above the UVLO threshold for time period tSTART. Following this, the outputs follow
the states of inputs.
silabs.com | Building a more connected world.                                                                                   Rev. 1.73 | 7


                                                                                                                 Si8660/61/62/63 Data Sheet
                                                                                                                       Device Operation
3.2 Undervoltage Lockout
Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its
specified operating circuits range. Both Side A and Side B each have their own undervoltage lockout monitors. Each side can enter or
exit UVLO independently. For example, Side A unconditionally enters UVLO when VDD1 falls below VDD1(UVLO–) and exits UVLO when
VDD1 rises above VDD1(UVLO+). Side B operates the same as Side A with respect to its VDD2 supply.
                             UVLO+
                             UVLO-
                        VDD1
                             UVLO+
                             UVLO-
                        VDD2
                        INPUT
                                               tSD                                           tPHL  tPLH
                                 tSTART                  tSTART       tSTART
                        OUTPUT
                                            Figure 3.1. Device Behavior during Normal Operation
3.3 Layout Recommendations
To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 VAC) must be physically separated from the
safety extra-low voltage circuits (SELV is a circuit with <30 VAC) by a certain distance (creepage/clearance). If a component, such as a
digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large
high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 4.5 Regulatory Information 1 on
page 22 and Table 4.6 Insulation and Safety-Related Specifications on page 22 detail the working voltage and creepage/clearance
capabilities of the Si86xx. These tables also detail the component standards (UL1577, IEC60747, CSA 5A), which are readily accepted
by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010-1,
60950-1, 60601-1, etc.) requirements before starting any design that uses a digital isolator.
3.3.1 Supply Bypass
The Si866x family requires a 0.1 µF bypass capacitor between VDD1 and GND1 and VDD2 and GND2. The capacitor should be placed
as close as possible to the package. To enhance the robustness of a design, the user may also include resistors (50–300 Ω ) in series
with the inputs and outputs if the system is excessively noisy.
3.3.2 Output Pin Termination
The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-
chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will
be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
3.4 Fail-Safe Operating Mode
Si86xx devices feature a selectable (by ordering option) mode whereby the default output state (when the input supply is unpowered)
can either be a logic high or logic low when the output supply is powered. See Table 3.1 Si866x Logic Operation on page 7 and
1. Ordering Guide for more information.
silabs.com | Building a more connected world.                                                                                 Rev. 1.73 | 8


                                                                                                             Si8660/61/62/63 Data Sheet
                                                                                                                   Device Operation
3.5 Typical Performance Characteristics
The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to the electrical
characteristics tables for actual specification limits.
 Figure 3.2. Si8660 Typical VDD1 Supply Current vs. Data Rate Figure 3.3. Si8661 Typical VDD1 Supply Current vs. Data Rate
                      5, 3.3, and 2.5 V Operation                                     5, 3.3, and 2.5 V Operation
                                                                                               (15 pF Load)
 Figure 3.4. Si8662 Typical VDD1 Supply Current vs. Data Rate Figure 3.5. Si8660 Typical V
                                                                                                   DD2 Supply Current vs. Data Rate
                      5, 3.3, and 2.5 V Operation                                     5, 3.3, and 2.5 V Operation
                               (15 pF Load)                                                    (15 pF Load)
silabs.com | Building a more connected world.                                                                             Rev. 1.73 | 9


                                                                                                     Si8660/61/62/63 Data Sheet
                                                                                                           Device Operation
 Figure 3.6. Si8661 Typical VDD2 Supply Current vs. Data Rate Figure 3.7. Si8662 Typical VDD2 Supply Current vs. Data Rate
                      5, 3.3, and 2.5 V Operation                              5, 3.3, and 2.5 V Operation
                               (15 pF Load)                                             (15 pF Load)
                                                                     Figure 3.9. Propagation Delay vs. Temperature
   Figure 3.8. Si8663 Typical VDD1 or VDD2 Supply Current vs.
        Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)
silabs.com | Building a more connected world.                                                                    Rev. 1.73 | 10


                                                                                                           Si8660/61/62/63 Data Sheet
                                                                                                          Electrical Specifications
4. Electrical Specifications
                                              Table 4.1. Recommended Operating Conditions
                    Parameter                              Symbol                 Min          Typ        Max              Unit
 Junction Operating Temperature                               TJ                   —             —         150               °C
 Ambient Operating Temperature 1                              TA                  –40           25         125               °C
                                                            VDD1                 2.375           —         5.5                V
 Supply Voltage
                                                            VDD2                 2.375           —         5.5                V
 Note:
    1. The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply
       voltage.
                                                    Table 4.2. Electrical Characteristics
(VDD1 = 5 V ±10%, VDD2 = 5 V ±10%, TA = –40 to 125 °C)
                Parameter                   Symbol            Test Condition                Min         Typ        Max         Unit
 VDD Undervoltage Threshold                VDDUV+            VDD1, VDD2 rising              1.95        2.24      2.375          V
 VDD Undervoltage Threshold                VDDUV–           VDD1, VDD2 falling              1.88        2.16      2.325          V
 VDD Undervoltage
                                           VDDHYS                                            50          70         95          mV
 Hysteresis
 Positive-Going Input Threshold               VT+             All inputs rising              1.4        1.67        1.9          V
 Negative-Going
                                              VT–             All inputs falling             1.0        1.23        1.4          V
 Input Threshold
 Input Hysteresis                             VHYS                                          0.38        0.44       0.50         V
 High Level Input Voltage                      VIH                                           2.0         —          —           V
 Low Level Input Voltage                       VIL                                           —           —          0.8          V
 High Level Output Voltage                    VOH               loh = –4 mA            VDD1,VDD2 – 0.4   4.8        —            V
 Low Level Output Voltage                      VOL               lol = 4 mA                  —           0.2        0.4          V
 Input Leakage Current                          IL                                           —           —         ±10          µA
 Output Impedance 1                            ZO                                            —           50         —           Ω
 DC Supply Current (All Inputs 0 V or at Supply)
 Si8660Bx, Ex
 VDD1                                                        VI = 0(Bx), 1(Ex)
                                                                                             —           1.2        1.9
 VDD2                                                        VI = 0(Bx), 1(Ex)               —           3.5        5.3         mA
 VDD1                                                        VI = 1(Bx), 0(Ex)               —           8.8       12.3
 VDD2                                                        VI = 1(Bx), 0(Ex)               —           3.7        5.6
silabs.com | Building a more connected world.                                                                           Rev. 1.73 | 11


                                                                                          Si8660/61/62/63 Data Sheet
                                                                                         Electrical Specifications
              Parameter                     Symbol   Test Condition                 Min Typ       Max         Unit
 Si8661Bx, Ex
 VDD1                                                VI = 0(Bx), 1(Ex)
                                                                                     —  1.7        2.7
 VDD2                                                VI = 0(Bx), 1(Ex)               —  3.4        5.1        mA
 VDD1                                                VI = 1(Bx), 0(Ex)               —  7.9       11.1
 VDD2                                                VI = 1(Bx), 0(Ex)               —  4.8        7.2
 Si8662Bx, Ex
 VDD1                                                VI = 0(Bx), 1(Ex)
                                                                                     —  2.2        3.3
 VDD2                                                VI = 0(Bx), 1(Ex)               —  3.0        4.5        mA
 VDD1                                                VI = 1(Bx), 0(Ex)               —  7.5       10.5
 VDD2                                                VI = 1(Bx), 0(Ex)               —  5.6        8.4
 Si8663Bx, Ex
 VDD1                                                VI = 0(Bx), 1(Ex)
                                                                                     —  2.6        3.9
 VDD2                                                VI = 0(Bx), 1(Ex)               —  2.6        3.9        mA
 VDD1                                                VI = 1(Bx), 0(Ex)               —  6.5        9.1
 VDD2                                                VI = 1(Bx), 0(Ex)               —  6.5        9.1
 1 Mbps Supply Current (All Inputs = 500 kHz Square Wave, CI = 15 pF on all Outputs)
 Si8660Bx, Ex
 VDD1                                                                                —  5.0        7.0        mA
 VDD2                                                                                —  4.2        5.9
 Si8661Bx, Ex
 VDD1                                                                                —  4.9        6.9        mA
 VDD2                                                                                —  4.6        6.4
 Si8662Bx, Ex
 VDD1                                                                                —  5.1        7.1        mA
 VDD2                                                                                —  4.7        6.6
 Si8663Bx, Ex
 VDD1                                                                                —  4.9        6.8        mA
 VDD2                                                                                —  4.9        6.8
 10 Mbps Supply Current (All Inputs = 5 MHz Square Wave, CI = 15 pF on all Outputs)
 Si8660Bx, Ex
 VDD1                                                                                —  5.0        7.0        mA
 VDD2                                                                                —  5.9        8.3
 Si8661Bx, Ex
 VDD1                                                                                —  5.2        7.3        mA
 VDD2                                                                                —  6.1        8.5
silabs.com | Building a more connected world.                                                          Rev. 1.73 | 12


                                                                                          Si8660/61/62/63 Data Sheet
                                                                                         Electrical Specifications
               Parameter                    Symbol          Test Condition         Min Typ        Max         Unit
 Si8662Bx, Ex
 VDD1                                                                              —    5.6        7.9        mA
 VDD2                                                                              —    5.9        8.2
 Si8663Bx, Ex
 VDD1                                                                              —    5.7        8.0        mA
 VDD2                                                                              —    5.7        8.0
 100 Mbps Supply Current (All Inputs = 50 MHz Square Wave, CI = 15 pF on All Outputs)
 Si8660Bx, Ex
 VDD1                                                                              —    5.0        7.0        mA
 VDD2                                                                              —   26.2       34.1
 Si8661Bx, Ex
 VDD1                                                                              —    8.8       11.8        mA
 VDD2                                                                              —    23        29.8
 Si8662Bx, Ex
 VDD1                                                                              —   12.8       16.6        mA
 VDD2                                                                              —   19.4       25.2
 Si8663Bx, Ex
 VDD1                                                                              —   16.4       21.3        mA
 VDD2                                                                              —   16.4       21.3
 Timing Characteristics
 Si866xBx, Ex
 Maximum Data Rate                                                                  0   —         150        Mbps
 Minimum Pulse Width                                                               —    —         5.0          ns
                                                       See Figure 4.1 Propagation
 Propagation Delay                         tPHL, tPLH                              5.0 8.0         13          ns
                                                        Delay Timing on page 14
 Pulse Width Distortion                                See Figure 4.1 Propagation
                                              PWD                                  —   0.2        4.5          ns
 |tPLH - tPHL|                                          Delay Timing on page 14
 Propagation Delay Skew 2                   tPSK(P-P)                              —   2.0        4.5          ns
 Channel-Channel Skew                          tPSK                                —   0.4        2.5          ns
 All Models
                                                               CL = 15 pF
 Output Rise Time                                tr                                —   2.5        4.0          ns
                                                      (See Figure 4.1 Propagation
                                                        Delay Timing on page 14)
                                                               CL = 15 pF
 Output Fall Time                                tf                                —   2.5        4.0          ns
                                                      (See Figure 4.1 Propagation
                                                        Delay Timing on page 14)
 Peak Eye Diagram Jitter                     tJIT(PK)             See              —   350         —           ps
silabs.com | Building a more connected world.                                                          Rev. 1.73 | 13


                                                                                                                  Si8660/61/62/63 Data Sheet
                                                                                                                 Electrical Specifications
                Parameter                     Symbol             Test Condition                   Min           Typ       Max        Unit
                                                                 VI = VDD or 0 V
                                                                  VCM = 1500 V
 Common Mode
                                                CMTI                                               35            50        —        kV/µs
 Transient Immunity                                        (See Figure 4.2 Common
                                                           Mode Transient Immunity
                                                            Test Circuit on page 15)
 Startup Time 3                                   tSU                                              —             15        40         µs
    1. The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of
       the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission
       line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
    2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at the same
       supply voltages, load, and ambient temperature.
    3. Start-up time is the time period from the application of power to valid data at the output.
                             1.4 V
                   Typical
                   Input
                                            tPLH                    tPHL
                                              90%          90%
                             1.4 V
                                              10%          10%
                  Typical
                  Output
                                               tr                      tf
                                                      Figure 4.1. Propagation Delay Timing
silabs.com | Building a more connected world.                                                                                 Rev. 1.73 | 14


                                                                                                                    Si8660/61/62/63 Data Sheet
                                                                                                                   Electrical Specifications
                                                                                     3 to 5 V
                                                                                      Supply
                                                            Si86xx
                                                       VDD1        VDD2
                                  Input
                                  Signal               INPUT    OUTPUT
                                 Switch
                          3 to 5 V
                          Isolated
                           Supply                                                                            Oscilloscope
                                                       GND1       GND2
                        Isolated
                        Ground                                                       High Voltage    Output
                                                                               Input  Differential
                                                                                        Probe
                                                      Vcm Surge
                                                        Output
                                                     High Voltage
                                                    Surge Generator
                                         Figure 4.2. Common Mode Transient Immunity Test Circuit
                                                     Table 4.3. Electrical Characteristics
(VDD1 = 3.3 V ±10%, VDD2 = 3.3 V ±10%, TA = –40 to 125 °C)
              Parameter                      Symbol              Test Condition                    Min           Typ        Max         Unit
 VDD Undervoltage Threshold                 VDDUV+              VDD1, VDD2 rising                  1.95         2.24       2.375          V
 VDD Undervoltage Threshold                  VDDUV–            VDD1, VDD2 falling                  1.88         2.16       2.325          V
 VDD Undervoltage Hysteresis                 VDDHYS                                                 50            70         95         mV
 Positive-Going Input Threshold                VT+               All inputs rising                  1.4         1.67         1.9         V
 Negative-Going Input Threshold                VT–               All inputs falling                 1.0         1.23         1.4          V
 Input Hysteresis                             VHYS                                                 0.38         0.44        0.50         V
 High Level Input Voltage                      VIH                                                  2.0            —         —           V
 Low Level Input Voltage                       VIL                                                  —              —         0.8          V
 High Level Output Voltage                     VOH                 loh = –4 mA               VDD1,VDD2 – 0.4      3.1        —            V
 Low Level Output Voltage                      VOL                  lol = 4 mA                      —             0.2        0.4          V
 Input Leakage Current                          IL                                                  —              —        ±10          µA
 Output Impedance                               ZO                                                  —             50         —           Ω
 DC Supply Current (All Inputs 0 V or at Supply)
silabs.com | Building a more connected world.                                                                                    Rev. 1.73 | 15


                                                                                          Si8660/61/62/63 Data Sheet
                                                                                         Electrical Specifications
              Parameter                     Symbol   Test Condition                 Min Typ       Max         Unit
 Si8660Bx, Ex
 VDD1                                                VI = 0(Bx), 1(Ex)
                                                                                     —  1.2        1.9
 VDD2                                                VI = 0(Bx), 1(Ex)               —  3.5        5.3        mA
 VDD1                                                VI = 1(Bx), 0(Ex)               —  8.8       12.3
 VDD2                                                VI = 1(Bx), 0(Ex)               —  3.7        5.6
 Si8661Bx, Ex
 VDD1                                                VI = 0(Bx), 1(Ex)
                                                                                     —  1.7        2.7
 VDD2                                                VI = 0(Bx), 1(Ex)               —  3.4        5.1        mA
 VDD1                                                VI = 1(Bx), 0(Ex)               —  7.9       11.1
 VDD2                                                VI = 1(Bx), 0(Ex)               —  4.8        7.2
 Si8662Bx, Ex
 VDD1                                                VI = 0(Bx), 1(Ex)
                                                                                     —  2.2        3.3
 VDD2                                                VI = 0(Bx), 1(Ex)               —  3.0        4.5        mA
 VDD1                                                VI = 1(Bx), 0(Ex)               —  7.5       10.5
 VDD2                                                VI = 1(Bx), 0(Ex)               —  5.6        8.4
 Si8663Bx, Ex
 VDD1                                                VI = 0(Bx), 1(Ex)
                                                                                     —  2.6        3.9
 VDD2                                                VI = 0(Bx), 1(Ex)               —  2.6        3.9        mA
 VDD1                                                VI = 1(Bx), 0(Ex)               —  6.5        9.1
 VDD2                                                VI = 1(Bx), 0(Ex)               —  6.5        9.1
 1 Mbps Supply Current (All Inputs = 500 kHz Square Wave, CI = 15 pF on All Outputs)
 Si8660Bx, Ex
 VDD1                                                                                —  5.0        7.0        mA
 VDD2                                                                                —  4.2        5.9
 Si8661Bx, Ex
 VDD1                                                                                —  4.9        6.9        mA
 VDD2                                                                                —  4.6        6.4
 Si8662Bx, Ex
 VDD1                                                                                —  5.1        7.1        mA
 VDD2                                                                                —  4.7        6.6
 Si8663Bx, Ex
 VDD1                                                                                —  4.9        6.8        mA
 VDD2                                                                                —  4.9        6.8
 10 Mbps Supply Current (All Inputs = 5 MHz Square Wave, CI = 15 pF on All Outputs)
silabs.com | Building a more connected world.                                                          Rev. 1.73 | 16


                                                                                          Si8660/61/62/63 Data Sheet
                                                                                         Electrical Specifications
               Parameter                    Symbol         Test Condition          Min Typ        Max         Unit
 Si8660Bx, Ex
 VDD1                                                                              —    5.0        7.0        mA
 VDD2                                                                              —    5.0        7.0
 Si8661Bx, Ex
 VDD1                                                                              —    5.0        7.0        mA
 VDD2                                                                              —    5.3        7.4
 Si8662Bx, Ex
 VDD1                                                                              —    5.3        7.4        mA
 VDD2                                                                              —    5.2        7.3
 Si8663Bx, Ex
 VDD1                                                                              —    5.2        7.3        mA
 VDD2                                                                              —    5.2        7.3
 100 Mbps Supply Current (All Inputs = 50 MHz Square Wave, CI = 15 pF on All Outputs)
 Si8660Bx, Ex
 VDD1                                                                              —    5.0        7.0        mA
 VDD2                                                                              —   18.3       23.8
 Si8661Bx, Ex
 VDD1                                                                              —    7.4        9.9        mA
 VDD2                                                                              —   16.4       21.3
 Si8662Bx, Ex
 VDD1                                                                              —    10         13         mA
 VDD2                                                                              —   14.1       18.3
 Si8663Bx, Ex
 VDD1                                                                              —   12.3       15.9        mA
 VDD2                                                                              —   12.3       15.9
 Timing Characteristics
 Si866xBx, Ex
 Maximum Data Rate                                                                  0   —         150        Mbps
 Minimum Pulse Width                                                               —    —         5.0          ns
                                                      See Figure 4.1 Propagation
 Propagation Delay                         tPHL, tPLH                              5.0 8.0         13          ns
                                                       Delay Timing on page 14
 Pulse Width Distortion                               See Figure 4.1 Propagation
                                              PWD                                  —   0.2        4.5          ns
 |tPLH - tPHL|                                         Delay Timing on page 14
 Propagation Delay Skew 2                   tPSK(P-P)                              —   2.0        4.5          ns
 Channel-Channel Skew                         tPSK                                 —   0.4        2.5          ns
 All Models
silabs.com | Building a more connected world.                                                          Rev. 1.73 | 17


                                                                                                                  Si8660/61/62/63 Data Sheet
                                                                                                                 Electrical Specifications
                Parameter                     Symbol            Test Condition                    Min           Typ       Max         Unit
                                                                  CL = 15 pF
 Output Rise Time                                  tr                                              —            2.5        4.0         ns
                                                          See Figure 4.1 Propagation
                                                            Delay Timing on page 14
                                                                  CL = 15 pF
 Output Fall Time                                  tf                                              —            2.5        4.0         ns
                                                          See Figure 4.1 Propagation
                                                            Delay Timing on page 14
                                                          See Figure 2.3 Eye Diagram
 Peak Eye Diagram Jitter                       tJIT(PK)                                            —            350        —           ps
                                                                   on page 6
                                                                VI = VDD or 0 V
 Common Mode Transient                                     VCM = 1500 V (See Figure
                                                CMTI                                               35            50        —         kV/µs
 Immunity                                                  4.2 Common Mode Transi-
                                                          ent Immunity Test Circuit on
                                                                    page 15)
 Startup Time 3                                   tSU                                              —             15        40          µs
 Notes:
    1. The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of
       the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission
       line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
    2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at the same
       supply voltages, load, and ambient temperature.
    3. Start-up time is the time period from the application of power to valid data at the output.
silabs.com | Building a more connected world.                                                                                  Rev. 1.73 | 18


                                                                                                         Si8660/61/62/63 Data Sheet
                                                                                                        Electrical Specifications
                                                   Table 4.4. Electrical Characteristics
(VDD1 = 2.5 V ±5%, VDD2 = 2.5 V ±5%, TA = –40 to 125 °C)
              Parameter                     Symbol           Test Condition                Min        Typ        Max         Unit
 VDD Undervoltage Threshold                VDDUV+           VDD1, VDD2 rising              1.95       2.24      2.375          V
 VDD Undervoltage Threshold                VDDUV–          VDD1, VDD2 falling              1.88       2.16      2.325          V
 VDD Undervoltage
                                           VDDHYS                                           50         70         95         mV
 Hysteresis
 Positive-Going Input Threshold               VT+            All inputs rising              1.4       1.67        1.9         V
 Negative-Going Input Threshold               VT–            All inputs falling             1.0       1.23        1.4          V
 Input Hysteresis                             VHYS                                         0.38       0.44       0.50         V
 High Level Input Voltage                      VIH                                          2.0        —          —           V
 Low Level Input Voltage                       VIL                                          —          —          0.8          V
 High Level Output Voltage                    VOH              loh = –4 mA            VDD1,VDD2 – 0.4  2.3        —            V
 Low Level Output Voltage                     VOL               lol = 4 mA                  —          0.2        0.4          V
 Input Leakage Current                          IL                                          —          —         ±10          µA
 Output Impedance1                             ZO                                           —          50         —           Ω
 DC Supply Current (All Inputs 0 V or at Supply)
 Si8660Bx, Ex
 VDD1                                                       VI = 0(Bx), 1(Ex)
                                                                                            —          1.2        1.9
 VDD2                                                       VI = 0(Bx), 1(Ex)               —          3.5        5.3        mA
 VDD1                                                       VI = 1(Bx), 0(Ex)               —          8.8       12.3
 VDD2                                                       VI = 1(Bx), 0(Ex)               —          3.7        5.6
 Si8661Bx, Ex
 VDD1                                                       VI = 0(Bx), 1(Ex)
                                                                                            —          1.7        2.7
 VDD2                                                       VI = 0(Bx), 1(Ex)               —          3.4        5.1        mA
 VDD1                                                       VI = 1(Bx), 0(Ex)               —          7.9       11.1
 VDD2                                                       VI = 1(Bx), 0(Ex)               —          4.8        7.2
 Si8662Bx, Ex
 VDD1                                                       VI = 0(Bx), 1(Ex)
                                                                                            —          2.2        3.3
 VDD2                                                       VI = 0(Bx), 1(Ex)               —          3.0        4.5        mA
 VDD1                                                       VI = 1(Bx), 0(Ex)               —          7.5       10.5
 VDD2                                                       VI = 1(Bx), 0(Ex)               —          5.6        8.4
silabs.com | Building a more connected world.                                                                         Rev. 1.73 | 19


                                                                                           Si8660/61/62/63 Data Sheet
                                                                                          Electrical Specifications
              Parameter                     Symbol   Test Condition                 Min Typ        Max         Unit
 Si8663Bx, Ex
 VDD1                                                VI = 0(Bx), 1(Ex)
                                                                                     —   2.6        3.9
 VDD2                                                VI = 0(Bx), 1(Ex)               —   2.6        3.9        mA
 VDD1                                                VI = 1(Bx), 0(Ex)               —   6.5        9.1
 VDD2                                                VI = 1(Bx), 0(Ex)               —   6.5        9.1
 1 Mbps Supply Current (All Inputs = 500 kHz Square Wave, CI = 15 pF on All Outputs)
 Si8660Bx, Ex
 VDD1                                                                                —   5.0        7.0        mA
 VDD2                                                                                —   4.2        5.9
 Si8661Bx, Ex
 VDD1                                                                                —   4.9        6.9        mA
 VDD2                                                                                —   4.6        6.4
 Si8662Bx, Ex
 VDD1                                                                                —   5.1        7.1        mA
 VDD2                                                                                —   4.7        6.6
 Si8663Bx, Ex
 VDD1                                                                                —   4.9        6.8        mA
 VDD2                                                                                —   4.9        6.8
 10 Mbps Supply Current (All Inputs = 5 MHz Square Wave, CI = 15 pF on All Outputs)
 Si8660Bx, Ex
 VDD1                                                                                —   5.0        7.0        mA
 VDD2                                                                                —   4.6        6.4
 Si8661Bx, Ex
 VDD1                                                                                —   5.0        6.9        mA
 VDD2                                                                                —   4.9        6.9
 Si8662Bx, Ex
 VDD1                                                                                —   5.2        7.2        mA
 VDD2                                                                                —   4.9        6.9
 Si8663Bx, Ex
 VDD1                                                                                —   5.0        7.0        mA
 VDD2                                                                                —   5.0        7.0
 100 Mbps Supply Current (All Inputs = 50 MHz Square Wave, CI = 15 pF on All Outputs)
 Si8660Bx, Ex
 VDD1                                                                                —   5.0        7.0        mA
 VDD2                                                                                —  14.7       19.1
silabs.com | Building a more connected world.                                                           Rev. 1.73 | 20


                                                                                                                   Si8660/61/62/63 Data Sheet
                                                                                                                  Electrical Specifications
                Parameter                      Symbol           Test Condition                    Min           Typ        Max         Unit
 Si8661Bx, Ex
 VDD1                                                                                              —             6.7        9.1        mA
 VDD2                                                                                              —            13.4       17.4
 Si8662Bx, Ex
 VDD1                                                                                              —             8.7       11.3        mA
 VDD2                                                                                              —            11.7       15.2
 Si8663Bx, Ex
 VDD1                                                                                              —            10.3       13.4        mA
 VDD2                                                                                              —            10.3       13.4
 Timing Characteristics
 Si866xBx, Ex
 Maximum Data Rate                                                                                  0            —         150        Mbps
 Minimum Pulse Width                                                                               —             —         5.0          ns
                                                          See Figure 4.1 Propagation
 Propagation Delay                            tPHL, tPLH                                          5.0           8.0         14          ns
                                                           Delay Timing on page 14
 Pulse Width Distortion                                   See Figure 4.1 Propagation
                                                 PWD                                               —            0.2        5.0          ns
 |tPLH - tPHL|                                             Delay Timing on page 14
 Propagation Delay Skew2                       tPSK(P-P)                                           —            2.0        5.0          ns
 Channel-Channel Skew                             tPSK                                             —            0.4        2.5          ns
 All Models
                                                                  CL = 15 pF
 Output Rise Time                                   tr                                             —            2.5        4.0          ns
                                                          See Figure 4.1 Propagation
                                                           Delay Timing on page 14
                                                                  CL = 15 pF
 Output Fall Time                                   tf                                             —            2.5        4.0          ns
                                                          See Figure 4.1 Propagation
                                                           Delay Timing on page 14
                                                          See Figure 2.3 Eye Diagram
 Peak Eye Diagram Jitter                        tJIT(PK)                                           —            350         —           ps
                                                                   on page 6
                                                                VI = VDD or 0 V
                                                                 VCM = 1500 V
 Common Mode
                                                 CMTI                                              35            50         —         kV/µs
 Transient Immunity                                        (See Figure 4.2 Common
                                                           Mode Transient Immunity
                                                            Test Circuit on page 15)
 Startup Time3                                     tSU                                             —             15         40          µs
 Notes:
    1. The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of
       the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission
       line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
    2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at the same
       supply voltages, load, and ambient temperature.
    3. Start-up time is the time period from the application of power to valid data at the output.
silabs.com | Building a more connected world.                                                                                   Rev. 1.73 | 21


                                                                                                                Si8660/61/62/63 Data Sheet
                                                                                                               Electrical Specifications
                                                   Table 4.5. Regulatory Information 1
 CSA
 The Si866x is certified under CSA Component Acceptance Notice 5A. For more details, see Master Contract Number 232873.
 60950-1, 62368-1: Up to 600 VRMS reinforced insulation working voltage; up to 1000 VRMS basic insulation working voltage.
 60601-1: Up to 250 VRMS working voltage and 2 MOPP (Means of Patient Protection).
 VDE
 The Si866x is certified according to VDE 0884-10. For more details, see certificate 40018443.
 0884-10: Up to 1200 Vpeak for basic insulation working voltage.
 60950-1: Up to 600 VRMS reinforced insulation working voltage; up to 1000 VRMS basic insulation working voltage.
 UL
 The Si866x is certified under UL1577 component recognition program. For more details, see File E257455.
 Rated up to 5000 VRMS isolation voltage for basic protection.
 CQC
 The Si866x is certified under GB4943.1-2011. For more details, see certificates CQC13001096110 and CQC13001096239.
 Rated up to 600 VRMS reinforced insulation working voltage; up to 1000 VRMS basic insulation working voltage.
 Note:
    1. Regulatory Certifications apply to 2.5 kVRMS rated devices which are production tested to 3.0 kVRMS for 1 sec. Regulatory Certifi-
       cations apply to 3.75 kVRMS rated devices which are production tested to 4.5 kVRMS for 1 sec. Regulatory Certifications apply to
       5.0 kVRMS rated devices which are production tested to 6.0 kVRMS for 1 sec.
       For more information, see 1. Ordering Guide.
                                         Table 4.6. Insulation and Safety-Related Specifications
                                                                                                    Value
                  Parameter                      Symbol      Test Condition                                                        Unit
                                                                               WB SOIC-16        NB SOIC-16        QSOP-16
 Nominal External Air Gap (Clearance)1             CLR                              8.0                4.9             3.6          mm
 Nominal External Tracking (Creepage) 1            CPG                              8.0               4.01             3.6          mm
 Minimum Internal Gap
                                                    DTI                            0.014             0.014           0.014          mm
 (Internal Clearance)
 Tracking Resistance                            CTI or PTI      IEC60112            600               600             600          VRMS
 Erosion Depth                                      ED                             0.019             0.019           0.031          mm
 Resistance (Input-Output)2                         RIO                            1012               1012            1012           Ω
 Capacitance (Input-Output)2                        CIO         f = 1 MHz           2.0                2.0             2.0          pF
 Input Capacitance3                                  CI                             4.0                4.0             4.0          pF
silabs.com | Building a more connected world.                                                                               Rev. 1.73 | 22


                                                                                                                Si8660/61/62/63 Data Sheet
                                                                                                               Electrical Specifications
                                                                                                   Value
                    Parameter                     Symbol      Test Condition                                                       Unit
                                                                                WB SOIC-16       NB SOIC-16        QSOP-16
 Note:
    1. The values in this table correspond to the nominal creepage and clearance values. VDE certifies the clearance and creepage
       limits as 4.7 mm minimum for the NB SOIC-16 package and QSOP-16 packages and 8.5 mm minimum for the WB SOIC-16
       package. UL does not impose a clearance and creepage minimum for component-level certifications. CSA certifies the clearance
       and creepage of the WB SOIC-16 package with designation "IS2" as 8 mm minimum. CSA certifies the clearance and creepage
       limits as 3.9 mm minimum for the NB SOIC 16, 3.6 mm minimum for the QSOP-16, and 7.6 mm minimum for the WB SOIC-16
       package with package designation "IS" as listed in the data sheet.
    2. To determine resistance and capacitance, the Si86xx is converted into a 2-terminal device. Pins 1–8 are shorted together to form
       the first termina and pins 9–16 are shorted together to form the second terminal. The parameters are then measured between
       these two terminals.
    3. Measured from input pin to ground.
                                                      Table 4.7. IEC 60664-1 Ratings
                                                                                                 Specification
               Parameter                       Test Conditions
                                                                             WB SOIC-16           NB SOIC-16              QSOP-16
 Basic Isolation Group                Material Group                                I                    I                      I
                                      Rated Mains Voltages < 150
                                                                                  I-IV                I-IV                   I-IV
                                      VRMS
                                      Rated Mains Voltages < 300
                                                                                  I-IV                I-III                  I-III
                                      VRMS
 Installation Classification
                                      Rated Mains Voltages < 400
                                                                                  I-III                I-II                   I-II
                                      VRMS
                                      Rated Mains Voltages < 600
                                                                                  I-III                I-II                   I-II
                                      VRMS
silabs.com | Building a more connected world.                                                                               Rev. 1.73 | 23


                                                                                                                  Si8660/61/62/63 Data Sheet
                                                                                                                 Electrical Specifications
                                    Table 4.8. VDE 0884-10 Insulation Characteristics for Si86xxxx1
                                                                                                   Characteristic
             Parameter                Symbol                Test Condition                                                           Unit
                                                                                     WB SOIC-16      NB SOIC-16       QSOP-16
 Maximum Working Insulation
                                       VIORM                                             1200             630             630       Vpeak
 Voltage
                                                               Method b1
                                                     (VIORM x 1.875 = VPR, 100%
 Input to Output Test Voltage            VPR                                             2250            1182            1182       Vpeak
                                                      Production Test, tm = 1 sec,
                                                       Partial Discharge < 5 pC)
 Transient Overvoltage                  VIOTM                  t = 60 sec                6000            6000            6000       Vpeak
                                                  Tested per IEC 60065 with surge
 Surge Voltage                         VIOSM            voltage of 1.2 µs/50 µs                                                     Vpeak
                                                  Si866xxB/C/D tested with 4000 V        3077            3077            3077
 Pollution Degree
                                                                                           2               2               2
 (DIN VDE 0110, Table 1)
 Insulation Resistance at TS, VIO
                                         RS                                              >109            >109            >109          Ω
 = 500 V
 Note:
    1. Maintenance of the safety data is ensured by protective circuits. The Si86xxxx provides a climate classification of 40/125/21.
                                              Table 4.9. VDE 0884-10 Safety Limiting Values1
                                                                                                        Max
             Parameter                Symbol                Test Condition                                                           Unit
                                                                                      WB SOIC-16 NB SOIC-16           QSOP-16
 Case Temperature                        TS                                                150            150            150          °C
                                                    θJA = 100 °C/W (WB SOIC-16)
 Safety Input, Output, or Supply
                                          IS     105 °C/W (NB SOIC-16, QSOP-16)            220            215            215          mA
 Current
                                                 VI = 5.5 V, TJ = 150 °C, TA = 25 °C
 Device Power Dissipation2               PD                                                415            415            415         mW
 Note:
    1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figure 4.3 (WB SOIC-16) Thermal Derat-
       ing Curve, Dependence of Safety Limiting Values with Case Temperature per VDE 0884-10 on page 25 and Figure 4.4 (NB
       SOIC-16, QSOP-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per VDE 0884-10
       on page 25.
    2. The Si86xx is tested with VDD1 = VDD2 = 5.5 V; TJ = 150 ºC; CL = 15 pF, input a 150 Mbps 50% duty cycle square wave.
                                                   Table 4.10. Thermal Characteristics
                  Parameter                            Symbol               WB SOIC-16         NB SOIC-16/QSOP-16                Unit
 IC Junction-to-Air Thermal Resistance                   θJA                     100                     105                    °C/W
silabs.com | Building a more connected world.                                                                                 Rev. 1.73 | 24


                                                                                                                  Si8660/61/62/63 Data Sheet
                                                                                                                 Electrical Specifications
                                                         500
                                                                   450
                          Safety-Limiting Current (mA)
                                                                         VDD1, VDD2 = 2.70 V
                                                         400
                                                                   370
                                                                          VDD1, VDD2 = 3.6 V
                                                         300
                                                                   220
                                                         200
                                                                            VDD1, VDD2 = 5.5 V
                                                         100
                                                           0
                                                               0            50         100           150   200
                                                                                  Temperature (ºC)
  Figure 4.3. (WB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per VDE
                                                        0884-10
                                                         500
                                                                   430
                          Safety-Limiting Current (mA)
                                                                         VDD1, VDD2 = 2.70 V
                                                         400
                                                                   360
                                                                           VDD1, VDD2 = 3.6 V
                                                         300
                                                                   215
                                                         200
                                                                            VDD1, VDD2 = 5.5 V
                                                         100
                                                           0
                                                               0            50         100           150   200
                                                                                  Temperature (ºC)
  Figure 4.4. (NB SOIC-16, QSOP-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature
                                                    per VDE 0884-10
silabs.com | Building a more connected world.                                                                                 Rev. 1.73 | 25


                                                                                                          Si8660/61/62/63 Data Sheet
                                                                                                         Electrical Specifications
                                                 Table 4.11. Absolute Maximum Ratings 1
                        Parameter                                   Symbol            Min             Max                Unit
 Storage Temperature 2                                                TSTG            –65             150                 °C
 Ambient Temperature Under Bias                                        TA             –40             125                 °C
 Junction Temperature                                                  TJ               —             150                 °C
 Supply Voltage                                                    VDD1, VDD2         –0.5            7.0                  V
 Input Voltage                                                         VI             –0.5         VDD + 0.5               V
 Output Voltage                                                        VO             –0.5         VDD + 0.5               V
 Output Current Drive Channel                                          IO               —              10                mA
 Lead Solder Temperature (10 s)                                                         —             260                 °C
 Maximum Isolation (Input to Output) (1 sec)
                                                                                        —            4500               VRMS
 NB SOIC-16, QSOP-16
 Maximum Isolation (Input to Output) (1 sec)
                                                                                        —            6500               VRMS
 WB SOIC-16
 Notes:
    1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to
       conditions as specified in the operational sections of this data sheet.
    2. VDE certifies storage temperature from –40 to 150 °C.
silabs.com | Building a more connected world.                                                                         Rev. 1.73 | 26


                                                                                                                       Si8660/61/62/63 Data Sheet
                                                                                                                              Pin Descriptions
5. Pin Descriptions
                                 VDD1                                   VDD2  VDD1                               VDD2
                                              RF           RF                             RF           RF
                                   A1                                   B1     A1                                B1
                                             XMITR        RCVR                           XMITR        RCVR
                                                      I                                           I
                                   A2
                                              RF
                                             XMITR
                                                      s    RF
                                                          RCVR
                                                                        B2     A2
                                                                                          RF
                                                                                         XMITR
                                                                                                  s    RF
                                                                                                      RCVR
                                                                                                                 B2
                                                      o                                           o
                                              RF           RF                             RF           RF
                                   A3
                                             XMITR
                                                      l   RCVR
                                                                        B3     A3
                                                                                         XMITR
                                                                                                  l   RCVR
                                                                                                                 B3
                                                      a                                           a
                                              RF           RF                             RF           RF
                                   A4
                                             XMITR    t   RCVR
                                                                        B4     A4
                                                                                         XMITR    t   RCVR
                                                                                                                 B4
                                                      i                                           i
                                              RF           RF                             RF           RF
                                   A5
                                             XMITR    o   RCVR
                                                                        B5     A5
                                                                                         XMITR    o   RCVR
                                                                                                                 B5
                                                      n                                           n
                                              RF           RF                             RF           RF
                                   A6                                   B6     A6                                B6
                                             XMITR        RCVR                           RCVR        XMITR
                                GND1                                    GND2 GND1                                GND2
                                                   Si8660                                      Si8661
                                 VDD1                                   VDD2  VDD1                               VDD2
                                              RF           RF                             RF           RF
                                  A1                                    B1     A1                                B1
                                            XMITR        RCVR                            XMITR        RCVR
                                                      I                                           I
                                  A2
                                              RF
                                            XMITR
                                                     s     RF
                                                         RCVR
                                                                        B2     A2
                                                                                          RF
                                                                                         XMITR
                                                                                                  s    RF
                                                                                                      RCVR
                                                                                                                 B2
                                                     o                                            o
                                              RF           RF                             RF           RF
                                  A3
                                            XMITR
                                                      l  RCVR
                                                                        B3     A3
                                                                                         XMITR
                                                                                                  l   RCVR
                                                                                                                 B3
                                                     a                                            a
                                              RF           RF                             RF           RF
                                  A4
                                            XMITR     t  RCVR
                                                                        B4     A4
                                                                                         RCVR     t  XMITR
                                                                                                                 B4
                                                      i                                           i
                                              RF           RF                             RF           RF
                                  A5
                                            RCVR     o   XMITR
                                                                        B5     A5
                                                                                         RCVR     o  XMITR
                                                                                                                 B5
                                                     n                                            n
                                              RF           RF
                                                           RF                             RF           RF
                                                                                                       RF
                                  A6                                    B6     A6                                B6
                                            RCVR         XMITR
                                                         RCVR                            RCVR        XMITR
                                                                                                      RCVR
                                GND1                                    GND2 GND1                                GND2
                                                  Si8662                                      Si8663
                                                               Figure 5.1. Si866x Pinout
                                                        Table 5.1. Si866x Pin Descriptions
         Name                SOIC-16 Pin#                      Type                                        Description
         VDD1                          1                      Supply         Side 1 power supply.
          A1                           2                  Digital Input      Side 1 digital input.
          A2                           3                  Digital Input      Side 1 digital input.
          A3                           4                  Digital Input      Side 1 digital input.
          A4                           5                    Digital I/O      Side 1 digital input or output.
          A5                           6                    Digital I/O      Side 1 digital input or output.
          A6                           7                    Digital I/O      Side 1 digital input or output.
         GND1                          8                      Ground         Side 1 ground.
         GND2                          9                      Ground         Side 2 ground.
          B6                          10                    Digital I/O      Side 2 digital input or output.
          B5                          11                    Digital I/O      Side 2 digital input or output.
          B4                          12                    Digital I/O      Side 2 digital input or output.
          B3                          13                Digital Output       Side 2 digital output.
          B2                          14                Digital Output       Side 2 digital output.
          B1                          15                Digital Output       Side 2 digital output.
         VDD2                         16                      Supply         Side 2 power supply.
silabs.com | Building a more connected world.                                                                                      Rev. 1.73 | 27


                                                                                                                Si8660/61/62/63 Data Sheet
                                                                                             Package Outline (16-Pin Wide Body SOIC)
6. Package Outline (16-Pin Wide Body SOIC)
The figure below illustrates the package details for the Si86xx digital isolator in a 16-pin wide-body SOIC package. The table below lists
the values for the dimensions shown in the illustration.
                                                  Figure 6.1. 16-Pin Wide Body SOIC
silabs.com | Building a more connected world.                                                                               Rev. 1.73 | 28


                                                                                                          Si8660/61/62/63 Data Sheet
                                                                                      Package Outline (16-Pin Wide Body SOIC)
                                   Table 6.1. 16-Pin Wide Body SOIC Package Diagram Dimensions
                   Dimension                                      Min                                     Max
                        A                                          —                                      2.65
                        A1                                        0.10                                    0.30
                        A2                                        2.05                                     —
                        b                                         0.31                                    0.51
                         c                                        0.20                                    0.33
                        D                                                         10.30 BSC
                        E                                                         10.30 BSC
                        E1                                                         7.50 BSC
                         e                                                         1.27 BSC
                         L                                        0.40                                    1.27
                         h                                        0.25                                    0.75
                         θ                                         0°                                      8°
                       ααα                                         —                                      0.10
                       bbb                                         —                                      0.33
                       ccc                                         —                                      0.10
                       ddd                                         —                                      0.25
                       eee                                         —                                      0.10
                        fff                                        —                                      0.20
 Notes:
    1. All dimensions shown are in millimeters (mm) unless otherwise noted.
    2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
    3. This drawing conforms to JEDEC Outline MS-013, Variation AA.
    4. Recommended reflow profile per JEDEC J-STD-020 specification for small body, lead-free components.
silabs.com | Building a more connected world.                                                                         Rev. 1.73 | 29


                                                                                                              Si8660/61/62/63 Data Sheet
                                                                                            Land Pattern (16-Pin Wide-Body SOIC)
7. Land Pattern (16-Pin Wide-Body SOIC)
The figure below illustrates the recommended land pattern details for the Si86xx in a 16-pin wide-body SOIC package. The table below
lists the values for the dimensions shown in the illustration.
                                         Figure 7.1. 16-Pin Wide Body SOIC PCB Land Pattern
                                      Table 7.1. 16-Pin Wide Body SOIC Land Pattern Dimensions
                    Dimension                                     Feature                                     (mm)
                        C1                                  Pad Column Spacing                                 9.40
                         E                                     Pad Row Pitch                                   1.27
                        X1                                       Pad Width                                     0.60
                        Y1                                      Pad Length                                     1.90
 Notes:
    1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P1032X265-16AN for Density Level B (Median Land Protru-
       sion).
    2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.
silabs.com | Building a more connected world.                                                                             Rev. 1.73 | 30


                                                                                                            Si8660/61/62/63 Data Sheet
                                                                                      Package Outline (16-Pin Narrow Body SOIC)
8. Package Outline (16-Pin Narrow Body SOIC)
The figure below illustrates the package details for the Si86xx in a 16-pin narrow-body SOIC package. The table below lists the values
for the dimensions shown in the illustration.
                                                Figure 8.1. 16-Pin Narrow Body SOIC
silabs.com | Building a more connected world.                                                                           Rev. 1.73 | 31


                                                                                                         Si8660/61/62/63 Data Sheet
                                                                                    Package Outline (16-Pin Narrow Body SOIC)
                                  Table 8.1. 16-Pin Narrow Body SOIC Package Diagram Dimensions
                   Dimension                                      Min                                    Max
                        A                                          —                                     1.75
                        A1                                        0.10                                   0.25
                        A2                                        1.25                                    —
                         b                                        0.31                                   0.51
                         c                                        0.17                                   0.25
                        D                                                           9.90 BSC
                        E                                                           6.00 BSC
                        E1                                                          3.90 BSC
                         e                                                          1.27 BSC
                         L                                        0.40                                   1.27
                        L2                                                          0.25 BSC
                         h                                        0.25                                   0.50
                         θ                                         0°                                     8°
                       aaa                                                             0.10
                       bbb                                                             0.20
                       ccc                                                             0.10
                       ddd                                                             0.25
 Notes:
    1. All dimensions shown are in millimeters (mm) unless otherwise noted.
    2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
    3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.
    4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.
silabs.com | Building a more connected world.                                                                        Rev. 1.73 | 32


                                                                                                              Si8660/61/62/63 Data Sheet
                                                                                        Land Pattern (16-Pin Narrow Body SOIC)
9. Land Pattern (16-Pin Narrow Body SOIC)
The figure below illustrates the recommended land pattern details for the Si86xx in a 16-pin narrow-body SOIC package. The table
below lists the values for the dimensions shown in the illustration.
                                        Figure 9.1. 16-Pin Narrow Body SOIC PCB Land Pattern
                                     Table 9.1. 16-Pin Narrow Body SOIC Land Pattern Dimensions
                    Dimension                                     Feature                                     (mm)
                        C1                                 Pad Column Spacing                                  5.40
                         E                                     Pad Row Pitch                                   1.27
                        X1                                       Pad Width                                     0.60
                        Y1                                       Pad Length                                    1.55
 Notes:
    1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion).
    2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.
silabs.com | Building a more connected world.                                                                             Rev. 1.73 | 33


                                                                                                               Si8660/61/62/63 Data Sheet
                                                                                                  Package Outline (16-Pin QSOP)
10. Package Outline (16-Pin QSOP)
The figure below illustrates the package details for the Si86xx in a 16-pin QSOP package. The table lists the values for the dimensions
shown in the illustration.
                                                  Figure 10.1. 16-Pin QSOP Package
silabs.com | Building a more connected world.                                                                              Rev. 1.73 | 34


                                                                                                         Si8660/61/62/63 Data Sheet
                                                                                                 Package Outline (16-Pin QSOP)
                                     Table 10.1. 16-Pin QSOP Package Diagram Dimensions1, 2, 3, 4
                   Dimension                                      Min                                    Max
                        A                                          —                                     1.75
                        A1                                        0.10                                   0.25
                        A2                                        1.25                                    —
                         b                                        0.20                                   0.30
                         c                                        0.17                                   0.25
                        D                                                            4.89 BSC
                        E                                                            6.00 BSC
                        E1                                                           3.90 BSC
                         e                                                          0.635 BSC
                         L                                        0.40                                   1.27
                        L2                                                          0.25 BSC
                         h                                        0.25                                   0.50
                         θ                                         0°                                     8°
                       aaa                                                              0.10
                       bbb                                                              0.20
                       ccc                                                              0.10
                       ddd                                                              0.25
 Note:
    1. All dimensions shown are in millimeters (mm) unless otherwise noted.
    2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
    3. This drawing conforms to the JEDEC Solid State Outline MO-137, Variation AB.
    4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.
silabs.com | Building a more connected world.                                                                        Rev. 1.73 | 35


                                                                                                              Si8660/61/62/63 Data Sheet
                                                                                                       Land Pattern (16-Pin QSOP)
11. Land Pattern (16-Pin QSOP)
The figure below illustrates the recommended land pattern details for the Si86xx in a 16-pin QSOP package. The table lists the values
for the dimensions shown in the illustration.
                                              Figure 11.1. 16-Pin QSOP PCB Land Pattern
                                         Table 11.1. 16-Pin QSOP Land Pattern Dimensions1, 2
              Dimension                                         Feature                                            (mm)
                  C1                                      Pad Column Spacing                                        5.40
                   E                                         Pad Row Pitch                                         0.635
                  X1                                           Pad Width                                            0.40
                  Y1                                           Pad Length                                           1.55
 Note:
    1. This Land Pattern Design is based on IPC-7351 pattern SOP63P602X173-16N for Density Level B (Median Land Protrusion).
    2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.
silabs.com | Building a more connected world.                                                                             Rev. 1.73 | 36


                                                                                                                Si8660/61/62/63 Data Sheet
                                                                                              Top Marking (16-Pin Wide Body SOIC)
12. Top Marking (16-Pin Wide Body SOIC)
                                                                 Si86XYSV
                                                         YYWWRTTTTT
                                                                    e4      TW
                                            Figure 12.1. 16-Pin Wide Body SOIC Top Marking
                                      Table 12.1. 16-Pin Wide Body SOIC Top Marking Explanation
                                                                       Si86 = Isolator product series
                                                                       XY = Channel Configuration
                                                                         X = # of data channels (6)
                                                                         Y = # of reverse channels (3, 2, 1, 0)
                      Base Part Number
                                                                       S = Speed Grade
 Line 1 Marking:      Ordering Options
                                                                         A = 1 Mbps
                      (See 1. Ordering Guide for more information.)
                                                                         B = 150 Mbps (default output = low)
                                                                         E = 150 Mbps (default output = high)
                                                                       V = Insulation rating
                                                                         A = 1 kV; B = 2.5 kV; C = 3.75 kV; D = 5.0 kV
                      YY = Year                                        Assigned by assembly subcontractor. Corresponds to the year
                      WW = Workweek                                    and workweek of the mold date.
 Line 2 Marking:
                                                                       Manufacturing code from assembly house
                      RTTTTT = Mfg Code
                                                                       “R” indicates revision
                      Circle = 1.7 mm Diameter
                                                                       “e4” Pb-Free Symbol
 Line 3 Marking:      (Center-Justified)
                      Country of Origin ISO Code Abbreviation          TW = Taiwan as shown, TH = Thailand
silabs.com | Building a more connected world.                                                                               Rev. 1.73 | 37


                                                                                                                Si8660/61/62/63 Data Sheet
                                                                                            Top Marking (16-Pin Narrow Body SOIC)
13. Top Marking (16-Pin Narrow Body SOIC)
                                                                     Si86XYSV
                                                         e3   YYWWRTTTTT
                                           Figure 13.1. 16-Pin Narrow Body SOIC Top Marking
                                    Table 13.1. 16-Pin Narrow Body SOIC Top Marking Explanation
                                                                       Si86 = Isolator product series
                                                                       XY = Channel Configuration
                                                                         X = # of data channels (6)
                                                                         Y = # of reverse channels (3, 2, 1, 0)
                      Base Part Number
                                                                       S = Speed Grade
 Line 1 Marking:      Ordering Options
                                                                         A = 1 Mbps
                      (See 1. Ordering Guide for more information.)
                                                                         B = 150 Mbps (default output = low)
                                                                         E = 150 Mbps (default output = high)
                                                                       V = Insulation rating
                                                                         A = 1 kV; B = 2.5 kV; C = 3.75 kV
                      Circle = 1.2 mm Diameter                         “e3” Pb-Free Symbol
                      YY = Year                                        Assigned by the Assembly House. Corresponds to the year and
                      WW = Work Week                                   work week of the mold date.
 Line 2 Marking:
                                                                       Manufacturing code from assembly house.
                      RTTTTT = Mfg Code
                                                                       “R” indicates revision.
                      Circle = 1.2 mm diameter                         “e3” Pb-Free Symbol.
silabs.com | Building a more connected world.                                                                               Rev. 1.73 | 38


                                                                                                                Si8660/61/62/63 Data Sheet
                                                                                                          Top Marking (16-Pin QSOP)
14. Top Marking (16-Pin QSOP)
                                                  Figure 14.1. 16-Pin QSOP Top Marking
                                            Table 14.1. 16-Pin QSOP Top Marking Explanation
                                                                       86 = Isolator product series
                                                                       XY = Channel Configuration
                                                                         X = # of data channels (6)
                      Base Part Number                                   Y = # of reverse channels (3, 2, 1, 0)
 Line 1 Marking: Ordering Options                                      S = Speed Grade (max data rate) and operating mode:
                      (See 1. Ordering Guide for more information).      B = 150 Mbps (default output = low)
                                                                         E = 150 Mbps (default output = high)
                                                                       V = Insulation rating
                                                                         A = 1 kV; B = 2.5 kV; C = 3.75 kV
                                                                       Manufacturing code from assembly house
 Line 2 Marking: RTTTTT = Mfg Code
                                                                       “R” indicates revision
                      YY = Year                                        Assigned by the Assembly House. Corresponds to the year and
 Line 3 Marking:
                      WW = Work Week                                   work week of the mold date.
silabs.com | Building a more connected world.                                                                               Rev. 1.73 | 39


                                                                                                             Si8660/61/62/63 Data Sheet
                                                                                                                    Revision History
15. Revision History
Revision 1.73
September 2019
 • Updated the Ordering Guide.
Revision 1.72
October 2018
 • Added new Automotive-Grade OPN options.
Revision 1.71
January 2018
 • Added new table to Ordering Guide for Automotive-Grade OPN options.
Revision 1.7
October 18, 2017
 • Added new OPNs in Ordering Guide for IU (QSOP) and IS2 (8 mm creepage WB SOIC) package options.
 • Added 62368-1 references throughout.
 • Removed 61010-1 references throughout.
 • Added QSOP-16 package information.
Revision 1.6
June 18, 2015
 • Updated Table 4.5 Regulatory Information 1 on page 22.
    • Added CQC certificate numbers.
 • Updated 1. Ordering Guide.
    • Removed references to moisture sensitivity levels.
    • Removed Note 2.
 • Added note to Table 1.1 Ordering Guide for Valid OPNs 1, 2, 4 on page 2 for denoting tape and reel marking.
Revision 1.5
September 25, 2013
 • Added Figure 4.2 Common Mode Transient Immunity Test Circuit on page 15.
 • Added references to CQC throughout.
 • Added references to 2.5 kVRMS devices throughout.
 • Updated 1. Ordering Guide.
 • Updated 12. Top Marking (16-Pin Wide Body SOIC).
Revision 1.4
June 26, 2012
 • Updated Table 4.11 Absolute Maximum Ratings 1 on page 26.
    • Added junction temperature spec.
 • Updated 3.3.1 Supply Bypass.
 • Removed “3.3.2. Pin Connections”.
 • Updated 1. Ordering Guide.
    • Removed Rev A devices.
 • Updated 6. Package Outline (16-Pin Wide Body SOIC).
 • Updated Top Marks.
    • Added revision description.
silabs.com | Building a more connected world.                                                                            Rev. 1.73 | 40


                                                                                                   Si8660/61/62/63 Data Sheet
                                                                                                          Revision History
Revision 1.3
March 21, 2012
 • Updated 1. Ordering Guide to include MSL2A.
Revision 1.2
September 14, 2011
 • Reordered spec tables to conform to new convention.
 • Removed “pending” throughout document.
Revision 1.1
July 14, 2011
 • Reordered spec tables to conform to new convention.
 • Removed “pending” throughout document.
Revision 1.0
March 31, 2011
 • Added chip graphics on front page.
 • Updated features list on front page.
 • Moved Table 4.1 Recommended Operating Conditions on page 11 and Table 4.11 Absolute Maximum Ratings 1 on page 26.
 •  Updated 4. Electrical Specifications.
 •  Moved Table 3.1 Si866x Logic Operation on page 7.
 •  Moved and updated 3.5 Typical Performance Characteristics.
 •  Updated Table 5.1 Si866x Pin Descriptions on page 27.
 •  Updated 1. Ordering Guide.
 •  Removed references to QSOP-16 package.
Revision 0.1
September 15, 2010
 • Initial release.
silabs.com | Building a more connected world.                                                                  Rev. 1.73 | 41


       Smart.
       Connected.
       Energy-Friendly.
                            Products                                                          Quality                                              Support and Community
                      www.silabs.com/products                                          www.silabs.com/quality                                          community.silabs.com
Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or
intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical"
parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without
further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior
notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance
of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to
design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required
or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails,
can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no
circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs
disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.
Trademark Information
Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM®,
EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®,
Gecko®, Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® , Zentri, the Zentri logo and Zentri
DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings.
Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective
holders.
                                                        Silicon Laboratories Inc.
                                                        400 West Cesar Chavez
                                                        Austin, TX 78701
                                                        USA
                                                        http://www.silabs.com


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Silicon Laboratories:
  SI8660BA-A-IS1R SI8660BA-B-IS1R SI8660BC-B-IS1R SI8660BD-B-ISR SI8660EC-B-IS1R SI8660ED-B-ISR
SI8661BC-B-IS1R SI8661BD-B-ISR SI8661EC-B-IS1R SI8661ED-B-ISR SI8662BC-B-IS1R SI8662BD-B-ISR
SI8662EC-B-IS1R SI8662ED-B-ISR SI8663BC-B-IS1R SI8663BD-B-ISR SI8663EC-B-IS1R SI8663ED-B-ISR
SI8660ED-B-IS SI8661BB-B-IS1 SI8661BB-B-IS1R SI8662BB-B-IS1R SI8660BA-B-IS1 SI8660BB-B-IS1 SI8661EC-
B-IS1 SI8662BC-B-IS1 SI8663BD-B-IS SI8660BB-B-IS1R SI8661BC-B-IS1 SI8660BD-B-IS SI8663EC-B-IS1
SI8663BB-B-IS1 SI8660BA-A-IS1 SI8661ED-B-IS SI8663BB-B-IS1R SI8663ED-B-IS SI8660BC-B-IS1 SI8662BB-B-
IS1 SI8662EC-B-IS1 SI8660EC-B-IS1 SI8662BC-A-IS1 SI8662BD-B-IS SI8661BD-B-IS SI8663BC-B-IS1
SI8662ED-B-IS SI8661BD-B-IS2 SI8660BB-B-IU SI8663EB-B-IU SI8661BB-B-IU SI8661EB-B-IU SI8660EB-B-IU
SI8663BB-B-IU SI8662EB-B-IU SI8662BB-B-IU SI8661BD-B-IS2R SI8662BB-B-IUR SI8660BB-B-IUR SI8660EB-B-
IUR SI8661EB-B-IUR SI8662EB-B-IUR SI8663EB-B-IUR SI8661BB-B-IUR SI8663BB-B-IUR SI8660BC-AS1
SI8660BC-AS1R SI8660BD-AS SI8660BD-ASR SI8661BB-AS1 SI8661BB-AS1R SI8662BD-AS SI8662BD-ASR
SI8663BB-AS1 SI8663BB-AS1R SI8663BD-AS SI8663BD-ASR SI8661BD-AS SI8661BD-ASR SI8662BB-AS1
SI8662BB-AS1R SI8662BC-AS1 SI8662BC-AS1R SI8661BB-AU SI8661BC-AS1 SI8660EC-AS1R SI8661BD-AS2
SI8661ED-ASR SI8662ED-AS SI8661EC-AS1R SI8660BB-AUR SI8660EB-AUR SI8661EB-AUR SI8663BB-AUR
SI8663BC-AS1R SI8661BC-AS1R SI8662EC-AS1R SI8663EB-AU SI8660BA-AS1 SI8661EB-AU SI8663EC-AS1R
SI8660BB-AS1R
