INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2018_spring/Computer Organization_001/Vivado_project/lab01 ALU/lab01 ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1315] redeclaration of ansi port Cout is not allowed [D:/2018_spring/Computer Organization_001/Vivado_project/lab01 ALU/lab01 ALU.srcs/sources_1/new/ALU.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2018_spring/Computer Organization_001/Vivado_project/lab01 ALU/lab01 ALU.srcs/sim_1/new/fb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2018_spring/Computer Organization_001/Vivado_project/lab01 ALU/lab01 ALU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
