//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_convolution_41 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_convolution_41
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_convolution_41
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_convolution_41(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_13,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_14,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_15
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<38>;
	.reg .b32 	%r<187>;
	.reg .f32 	%f<61>;
	.reg .b64 	%rd<44>;
	.loc	1 19 0                          // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_0];
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_1];
$L__tmp0:
	.loc	1 22 28                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:22:33
	shl.b32 	%r127, %r1, 5;
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_2];
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_3];
	.loc	1 23 44                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:23:44
	mov.u32 	%r128, %tid.x;
	shl.b32 	%r129, %r128, 2;
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_4];
	and.b32  	%r130, %r129, 28;
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_5];
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_6];
	bfe.u32 	%r131, %r128, 3, 4;
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_7];
	or.b32  	%r132, %r131, 16;
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_8];
	.loc	1 23 23                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:23:23
	or.b32  	%r133, %r127, %r130;
	ld.param.u64 	%rd34, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_9];
	.loc	1 24 21                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:24:21
	setp.lt.s32 	%p3, %r133, 128;
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_10];
	ld.param.u64 	%rd36, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_11];
	.loc	1 25 28                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:25:33
	shl.b32 	%r134, %r2, 5;
	ld.param.u64 	%rd37, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_12];
	.loc	1 26 23                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:26:23
	or.b32  	%r135, %r134, %r131;
	ld.param.u64 	%rd38, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_13];
	or.b32  	%r136, %r134, %r132;
	.loc	1 27 21                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:27:21
	setp.lt.s32 	%p33, %r135, 64;
	setp.lt.s32 	%p34, %r136, 64;
	.loc	1 30 19                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:30:19
	shr.s32 	%r138, %r133, 31;
	shr.u32 	%r139, %r138, 27;
	add.s32 	%r140, %r133, %r139;
	.loc	1 29 19                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:29:19
	and.b32  	%r141, %r140, -32;
	sub.s32 	%r142, %r133, %r141;
	.loc	1 32 38                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:38
	shl.b32 	%r143, %r135, 5;
	shl.b32 	%r144, %r136, 5;
	.loc	1 32 48                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:48
	shl.b32 	%r145, %r140, 6;
	and.b32  	%r146, %r145, -2048;
	.loc	1 32 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:35
	add.s32 	%r147, %r146, %r142;
	.loc	1 32 43                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:43
	add.s32 	%r148, %r147, %r143;
	add.s32 	%r149, %r147, %r144;
	.loc	1 32 30                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:30
	mul.wide.s32 	%rd39, %r148, 4;
	add.s64 	%rd1, %rd25, %rd39;
	mul.wide.s32 	%rd40, %r149, 4;
	add.s64 	%rd2, %rd25, %rd40;
	.loc	1 32 61                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:61
	and.pred  	%p1, %p3, %p33;
	and.pred  	%p2, %p3, %p34;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:33:30
	mul.wide.s32 	%rd41, %r142, 4;
	add.s64 	%rd3, %rd26, %rd41;
	.loc	1 33 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:33:35
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:34:30
	add.s64 	%rd4, %rd27, %rd41;
	.loc	1 34 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:34:35
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r15;
	mov.b32 	%f2, %r16;
	mov.b32 	%f3, %r17;
	mov.b32 	%f4, %r18;
	.loc	1 35 31                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:35:31
	add.s64 	%rd5, %rd28, %rd41;
	.loc	1 35 36                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:35:36
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:36:31
	add.s64 	%rd6, %rd29, %rd41;
	.loc	1 36 36                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:36:36
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 39 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:39:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	add.f32 	%f7, %f3, 0f3727C5AC;
	add.f32 	%f8, %f4, 0f3727C5AC;
	.loc	1 40 26                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:40:26
	sqrt.approx.ftz.f32 	%f9, %f5;
	sqrt.approx.ftz.f32 	%f10, %f6;
	sqrt.approx.ftz.f32 	%f11, %f7;
	sqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f13, %r10;
	.loc	1 33 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:33:35
	mov.b32 	%f14, %r14;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f15, %f13, %f14;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f16, %r9;
	.loc	1 33 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:33:35
	mov.b32 	%f17, %r13;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f18, %f16, %f17;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f19, %r8;
	.loc	1 33 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:33:35
	mov.b32 	%f20, %r12;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f21, %f19, %f20;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f22, %r7;
	.loc	1 33 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:33:35
	mov.b32 	%f23, %r11;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f24, %f22, %f23;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f25, %r6;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f26, %f25, %f14;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f27, %r5;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f28, %f27, %f17;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f29, %r4;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f30, %f29, %f20;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f31, %r3;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f32, %f31, %f23;
	.loc	1 36 36                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:36:36
	mov.b32 	%f33, %r26;
	mov.b32 	%f34, %r25;
	mov.b32 	%f35, %r24;
	mov.b32 	%f36, %r23;
	.loc	1 35 36                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:35:36
	mov.b32 	%f37, %r22;
	mov.b32 	%f38, %r21;
	mov.b32 	%f39, %r20;
	mov.b32 	%f40, %r19;
	.loc	1 26 23                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:26:23
	or.b32  	%r150, %r134, %r130;
	.loc	1 27 21                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:27:21
	setp.lt.s32 	%p35, %r150, 64;
	.loc	1 23 23                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:23:23
	or.b32  	%r151, %r127, %r132;
	.loc	1 24 21                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:24:21
	setp.lt.s32 	%p36, %r151, 128;
	.loc	1 32 61                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:61
	and.pred  	%p16, %p36, %p35;
	.loc	1 23 23                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:23:23
	or.b32  	%r152, %r127, %r131;
	.loc	1 24 21                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:24:21
	setp.lt.s32 	%p37, %r152, 128;
	.loc	1 32 61                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:61
	and.pred  	%p15, %p37, %p35;
	.loc	1 42 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:42:18
	mov.b32 	%r29, %f9;
	mov.b32 	%r28, 1065353216;
	// begin inline asm
	div.full.f32 %r27, %r28, %r29;
	// end inline asm
	mov.b32 	%f41, %r27;
	mov.b32 	%r32, %f10;
	// begin inline asm
	div.full.f32 %r30, %r28, %r32;
	// end inline asm
	mov.b32 	%f42, %r30;
	mov.b32 	%r35, %f11;
	// begin inline asm
	div.full.f32 %r33, %r28, %r35;
	// end inline asm
	mov.b32 	%f43, %r33;
	mov.b32 	%r38, %f12;
	// begin inline asm
	div.full.f32 %r36, %r28, %r38;
	// end inline asm
	mov.b32 	%f44, %r36;
	.loc	1 45 19                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:45:19
	mul.f32 	%f45, %f32, %f41;
	mul.f32 	%f46, %f30, %f42;
	mul.f32 	%f47, %f28, %f43;
	mul.f32 	%f48, %f26, %f44;
	mul.f32 	%f49, %f24, %f41;
	mul.f32 	%f50, %f21, %f42;
	mul.f32 	%f51, %f18, %f43;
	mul.f32 	%f52, %f15, %f44;
	.loc	1 47 20                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:47:20
	fma.rn.f32 	%f53, %f45, %f40, %f36;
	fma.rn.f32 	%f54, %f46, %f39, %f35;
	fma.rn.f32 	%f55, %f47, %f38, %f34;
	fma.rn.f32 	%f56, %f48, %f37, %f33;
	fma.rn.f32 	%f57, %f49, %f40, %f36;
	fma.rn.f32 	%f58, %f50, %f39, %f35;
	fma.rn.f32 	%f59, %f51, %f38, %f34;
	fma.rn.f32 	%f60, %f52, %f37, %f33;
	.loc	1 48 33                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:48:33
	shl.b32 	%r153, %r152, 6;
	shl.b32 	%r154, %r151, 6;
	.loc	1 48 30                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:48:30
	add.s32 	%r155, %r150, %r153;
	add.s32 	%r156, %r150, %r154;
	.loc	1 48 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:48:25
	mul.wide.s32 	%rd42, %r155, 4;
	add.s64 	%rd7, %rd30, %rd42;
	mul.wide.s32 	%rd43, %r156, 4;
	add.s64 	%rd8, %rd30, %rd43;
	.loc	1 48 45                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:48:45
	shl.b32 	%r157, %r128, 7;
	and.b32  	%r158, %r157, 896;
	or.b32  	%r159, %r158, %r131;
	and.b32  	%r160, %r129, 508;
	shr.u32 	%r161, %r158, 3;
	mov.u32 	%r162, global_smem;
	add.s32 	%r163, %r162, %r161;
	shl.b32 	%r164, %r159, 2;
	add.s32 	%r39, %r163, %r164;
	mov.b32 	%r40, %f53;
	mov.pred 	%p7, -1;
	// begin inline asm
	@%p7 st.shared.b32 [ %r39 + 0 ], %r40;
	// end inline asm
	or.b32  	%r165, %r158, 32;
	shr.u32 	%r166, %r165, 3;
	add.s32 	%r167, %r162, %r166;
	add.s32 	%r168, %r167, %r164;
	add.s32 	%r41, %r168, 128;
	mov.b32 	%r42, %f54;
	// begin inline asm
	@%p7 st.shared.b32 [ %r41 + 0 ], %r42;
	// end inline asm
	or.b32  	%r169, %r158, 64;
	shr.u32 	%r170, %r169, 3;
	add.s32 	%r171, %r162, %r170;
	add.s32 	%r172, %r171, %r164;
	add.s32 	%r43, %r172, 256;
	mov.b32 	%r44, %f55;
	// begin inline asm
	@%p7 st.shared.b32 [ %r43 + 0 ], %r44;
	// end inline asm
	or.b32  	%r173, %r158, 96;
	shr.u32 	%r174, %r173, 3;
	add.s32 	%r175, %r162, %r174;
	add.s32 	%r176, %r175, %r164;
	add.s32 	%r45, %r176, 384;
	mov.b32 	%r46, %f56;
	// begin inline asm
	@%p7 st.shared.b32 [ %r45 + 0 ], %r46;
	// end inline asm
	add.s32 	%r47, %r39, 64;
	mov.b32 	%r48, %f57;
	// begin inline asm
	@%p7 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	add.s32 	%r49, %r168, 192;
	mov.b32 	%r50, %f58;
	// begin inline asm
	@%p7 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	add.s32 	%r51, %r172, 320;
	mov.b32 	%r52, %f59;
	// begin inline asm
	@%p7 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	add.s32 	%r53, %r176, 448;
	mov.b32 	%r54, %f60;
	// begin inline asm
	@%p7 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r177, %r128, 1;
	and.b32  	%r178, %r177, 60;
	add.s32 	%r179, %r162, %r178;
	shl.b32 	%r180, %r160, 2;
	add.s32 	%r181, %r179, %r180;
	ld.shared.u32 	%r55, [%r181];
	ld.shared.u32 	%r56, [%r181+4];
	ld.shared.u32 	%r57, [%r181+8];
	ld.shared.u32 	%r58, [%r181+12];
	or.b32  	%r182, %r160, 512;
	shr.u32 	%r183, %r182, 3;
	and.b32  	%r184, %r183, 124;
	add.s32 	%r185, %r162, %r184;
	add.s32 	%r186, %r185, %r180;
	ld.shared.u32 	%r59, [%r186+2048];
	ld.shared.u32 	%r60, [%r186+2052];
	ld.shared.u32 	%r61, [%r186+2056];
	ld.shared.u32 	%r62, [%r186+2060];
	// begin inline asm
	@%p15 st.global.v4.b32 [ %rd7 + 0 ], { %r55, %r56, %r57, %r58 };
	// end inline asm
	// begin inline asm
	@%p16 st.global.v4.b32 [ %rd8 + 0 ], { %r59, %r60, %r61, %r62 };
	// end inline asm
	.loc	1 49 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:49:25
	add.s64 	%rd9, %rd31, %rd39;
	add.s64 	%rd10, %rd31, %rd40;
	.loc	1 49 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:49:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd9 + 0 ], { %r40, %r42, %r44, %r46 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd10 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	.loc	1 50 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:50:25
	add.s64 	%rd11, %rd32, %rd39;
	add.s64 	%rd12, %rd32, %rd40;
	.loc	1 50 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:50:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd11 + 0 ], { %r40, %r42, %r44, %r46 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd12 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	.loc	1 51 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:51:25
	add.s64 	%rd13, %rd33, %rd39;
	add.s64 	%rd14, %rd33, %rd40;
	.loc	1 51 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:51:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd13 + 0 ], { %r40, %r42, %r44, %r46 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd14 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	.loc	1 52 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:52:25
	add.s64 	%rd15, %rd34, %rd39;
	add.s64 	%rd16, %rd34, %rd40;
	.loc	1 52 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:52:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd15 + 0 ], { %r40, %r42, %r44, %r46 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd16 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	.loc	1 53 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:53:25
	add.s64 	%rd17, %rd35, %rd39;
	add.s64 	%rd18, %rd35, %rd40;
	.loc	1 53 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:53:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd17 + 0 ], { %r40, %r42, %r44, %r46 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd18 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	.loc	1 54 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:54:25
	add.s64 	%rd19, %rd36, %rd39;
	add.s64 	%rd20, %rd36, %rd40;
	.loc	1 54 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:54:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd19 + 0 ], { %r40, %r42, %r44, %r46 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd20 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	.loc	1 55 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:55:25
	add.s64 	%rd21, %rd37, %rd39;
	add.s64 	%rd22, %rd37, %rd40;
	.loc	1 55 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:55:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd21 + 0 ], { %r40, %r42, %r44, %r46 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd22 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	.loc	1 56 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:56:25
	add.s64 	%rd23, %rd38, %rd39;
	add.s64 	%rd24, %rd38, %rd40;
	.loc	1 56 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:56:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd23 + 0 ], { %r40, %r42, %r44, %r46 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd24 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	.loc	1 56 4                          // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:56:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/vk/cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 118
.b8 107
.b8 122
.b8 103
.b8 110
.b8 105
.b8 54
.b8 122
.b8 113
.b8 113
.b8 97
.b8 107
.b8 105
.b8 109
.b8 104
.b8 120
.b8 100
.b8 102
.b8 115
.b8 117
.b8 100
.b8 116
.b8 54
.b8 120
.b8 107
.b8 108
.b8 103
.b8 107
.b8 109
.b8 54
.b8 114
.b8 50
.b8 55
.b8 118
.b8 99
.b8 112
.b8 110
.b8 121
.b8 113
.b8 53
.b8 99
.b8 117
.b8 100
.b8 53
.b8 52
.b8 110
.b8 50
.b8 55
.b8 119
.b8 100
.b8 110
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 118
.b8 107
.b8 0
	}
	.section	.debug_macinfo	{	}
