Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec 15 02:46:24 2018
| Host         : DESKTOP-CQ2ECPO running 64-bit major release  (build 9200)
| Command      : report_methodology -file controlador_methodology_drc_routed.rpt -rpx controlador_methodology_drc_routed.rpx
| Design       : controlador
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 51
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| SYNTH-9   | Warning  | Small multiplier                               | 12         |
| TIMING-6  | Warning  | No common primary clock between related clocks | 2          |
| TIMING-18 | Warning  | Missing input or output delay                  | 36         |
| TIMING-20 | Warning  | Non-clocked latch                              | 1          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-9#1 Warning
Small multiplier  
Detected multiplier at uut5/dataPath/next_out_reg[10]_i_1 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#2 Warning
Small multiplier  
Detected multiplier at uut5/dataPath/next_out_reg[10]_i_10 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#3 Warning
Small multiplier  
Detected multiplier at uut5/dataPath/next_out_reg[10]_i_11 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#4 Warning
Small multiplier  
Detected multiplier at uut5/dataPath/next_out_reg[10]_i_12 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#5 Warning
Small multiplier  
Detected multiplier at uut5/dataPath/next_out_reg[14]_i_1 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#6 Warning
Small multiplier  
Detected multiplier at uut5/dataPath/next_out_reg[14]_i_10 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#7 Warning
Small multiplier  
Detected multiplier at uut5/dataPath/next_out_reg[14]_i_11 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#8 Warning
Small multiplier  
Detected multiplier at uut5/dataPath/next_out_reg[14]_i_12 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#9 Warning
Small multiplier  
Detected multiplier at uut5/dataPath/next_out_reg[14]_i_13 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#10 Warning
Small multiplier  
Detected multiplier at uut5/dataPath/next_out_reg[14]_i_9 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#11 Warning
Small multiplier  
Detected multiplier at uut5/dataPath/next_out_reg[2]_i_1 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#12 Warning
Small multiplier  
Detected multiplier at uut5/dataPath/next_out_reg[6]_i_1 of size 8x8, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_100Mhz and clk_out1_clk_100Mhz_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_100Mhz] -to [get_clocks clk_out1_clk_100Mhz_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_100Mhz_1 and clk_out1_clk_100Mhz are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_100Mhz_1] -to [get_clocks clk_out1_clk_100Mhz]
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNC relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTNL relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BTNR relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW0 relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW1 relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on micro_data relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on an[4] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on an[5] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on an[6] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on an[7] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on jack_pwm relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led_out[0] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led_out[1] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led_out[2] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led_out[3] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led_out[4] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led_out[5] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led_out[6] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led_out[7] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on micro_clk relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on seg[7] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on state_out[0] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on state_out[1] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on state_out[2] relative to clock(s) VIRTUAL_clk_out1_clk_100Mhz 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch uut2/sample_out_ready_n_reg cannot be properly analyzed as its control pin uut2/sample_out_ready_n_reg/G is not reached by a timing clock
Related violations: <none>


