{
  "name": "core_arch::x86::avx512fp16::_mm_maskz_mul_sh",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_extract": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Extracts an element from a vector.\n\n `T` must be a vector with element type `U`, and `idx` must be `const`.\n\n # Safety\n\n `idx` must be const and in-bounds of the vector.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_insert": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Inserts an element into a vector, returning the updated vector.\n\n `T` must be a vector with element type `U`, and `idx` must be `const`.\n\n # Safety\n\n `idx` must be in-bounds of the vector.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": 11018,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:2310:1: 2320:2",
  "src": "pub fn _mm_maskz_mul_sh(k: __mmask8, a: __m128h, b: __m128h) -> __m128h {\n    unsafe {\n        let mut add: f16 = 0.;\n        if (k & 0b00000001) != 0 {\n            let extracta: f16 = simd_extract!(a, 0);\n            let extractb: f16 = simd_extract!(b, 0);\n            add = extracta * extractb;\n        }\n        simd_insert!(a, 0, add)\n    }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm_maskz_mul_sh(_1: u8, _2: core_arch::x86::__m128h, _3: core_arch::x86::__m128h) -> core_arch::x86::__m128h {\n    let mut _0: core_arch::x86::__m128h;\n    let mut _4: f16;\n    let mut _5: u8;\n    let  _6: f16;\n    let  _7: f16;\n    let mut _8: f16;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    debug add => _4;\n    debug extracta => _6;\n    debug extractb => _7;\n    bb0: {\n        StorageLive(_4);\n        _4 = 0f16;\n        StorageLive(_5);\n        _5 = BitAnd(_1, 1_u8);\n        switchInt(move _5) -> [0: bb4, otherwise: bb1];\n    }\n    bb1: {\n        StorageDead(_5);\n        _6 = intrinsics::simd::simd_extract::<core_arch::x86::__m128h, f16>(_2, core_arch::x86::avx512fp16::_mm_maskz_mul_sh::{constant#0}) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _7 = intrinsics::simd::simd_extract::<core_arch::x86::__m128h, f16>(_3, core_arch::x86::avx512fp16::_mm_maskz_mul_sh::{constant#1}) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _4 = Mul(_6, _7);\n        goto -> bb5;\n    }\n    bb4: {\n        StorageDead(_5);\n        goto -> bb5;\n    }\n    bb5: {\n        StorageLive(_8);\n        _8 = _4;\n        _0 = intrinsics::simd::simd_insert::<core_arch::x86::__m128h, f16>(_2, core_arch::x86::avx512fp16::_mm_maskz_mul_sh::{constant#2}, move _8) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_8);\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Multiply the lower half-precision (16-bit) floating-point elements in a and b, store the result in the\n lower element of dst, and copy the upper 7 packed elements from a to the upper elements of dst using\n zeromask k (the element is zeroed out when mask bit 0 is not set).\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_mul_sh)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}