<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'accumulator_V_0' is power-on initialization." projectName="HLS" solutionName="arbitrary_clock_gen_1" date="2019-07-21T12:31:55.679-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from HLS/acg_top.cpp:1:&#xA;In file included from HLS/acg_top.cpp:4:&#xA;In file included from HLS/acg_top.hpp:6:&#xA;In file included from /data/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_int.h:341:&#xA;/data/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_int_special.h:89:1: warning: 'complex' defined as a struct template here but previously declared as a class template [-Wmismatched-tags]&#xA;struct complex&lt;ap_int&lt;_AP_W> > {&#xA;^&#xA;/data/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_int_special.h:61:24: note: did you mean struct here?&#xA;template&lt;typename _Tp> class complex;&#xA;                       ^~~~~&#xA;                       struct&#xA;In file included from HLS/acg_top.cpp:1:&#xA;In file included from HLS/acg_top.cpp:4:&#xA;In file included from HLS/acg_top.hpp:6:&#xA;In file included from /data/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_int.h:349:&#xA;In file included from /data/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_fixed.h:380:&#xA;/data/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_fixed_special.h:89:1: warning: 'complex' defined as a struct template here but previously declared as a class template [-Wmismatched-tags]&#xA;struct complex&lt;ap_fixed&lt;_AP_W, _AP_I, _AP_Q, _AP_O, _AP_N> > {&#xA;^&#xA;/data/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_fixed_special.h:61:24: note: did you mean struct here?&#xA;template&lt;typename _Tp> class complex;&#xA;                       ^~~~~&#xA;                       struct&#xA;/data/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_int_special.h:61:24: note: did you mean struct here?&#xA;template&lt;typename _Tp> class complex;&#xA;                       ^~~~~&#xA;                       struct&#xA;2 warnings generated." projectName="HLS" solutionName="arbitrary_clock_gen_1" date="2019-07-21T12:31:54.776-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.043 ; gain = 499.586 ; free physical = 449 ; free virtual = 11665&#xA;Contents of report file './report/acg_top_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018&#xA;| Date         : Sun Jul 21 12:34:14 2019&#xA;| Host         : emerald running 64-bit Fedora release 29 (Twenty Nine)&#xA;| Command      : report_timing_summary -file ./report/acg_top_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z020-clg400&#xA;| Speed File   : -1  PRODUCTION 1.11 2014-09-11&#xA;------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  false&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 52 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 45 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      6.758        0.000                      0                  200        0.256        0.000                      0                  200        4.500        0.000                       0                   104  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              6.758        0.000                      0                  200        0.256        0.000                      0                  200        4.500        0.000                       0                   104  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        6.758ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             6.758ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[1]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/rdata_reg[0]/R&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        2.634ns  (logic 0.937ns (35.573%)  route 1.697ns (64.427%))&#xA;  Logic Levels:           2  (LUT2=1 LUT6=1)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=103, unset)          0.973     0.973    bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[1]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[1]/Q&#xA;                         net (fo=3, unplaced)         0.329     1.820    bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[1]_0&#xA;                         LUT2 (Prop_lut2_I1_O)        0.295     2.115 r  bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/rdata[31]_i_2/O&#xA;                         net (fo=33, unplaced)        0.521     2.636    bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/ar_hs&#xA;                         LUT6 (Prop_lut6_I0_O)        0.124     2.760 r  bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/rdata[31]_i_1/O&#xA;                         net (fo=32, unplaced)        0.847     3.607    bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/rdata[31]_i_1_n_0&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/rdata_reg[0]/R&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=103, unset)          0.924    10.924    bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/rdata_reg[0]/C&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/rdata_reg[0]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         10.365    &#xA;                         arrival time                          -3.607    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  6.758    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.256ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[3]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[3]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.398ns  (logic 0.262ns (65.874%)  route 0.136ns (34.126%))&#xA;  Logic Levels:           1  (LUT4=1)&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=103, unset)          0.410     0.410    bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[3]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[3]/Q&#xA;                         net (fo=2, unplaced)         0.136     0.710    bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/s_axi_AXILiteS_BVALID&#xA;                         LUT4 (Prop_lut4_I3_O)        0.098     0.808 r  bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/FSM_onehot_wstate[3]_i_1/O&#xA;                         net (fo=1, unplaced)         0.000     0.808    bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[3]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=103, unset)          0.432     0.432    bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[3]/C&#xA;                         clock pessimism              0.000     0.432    &#xA;                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/acg_top_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[3]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.552    &#xA;                         arrival time                           0.808    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.256    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                bd_0_i/hls_inst/inst/accumulator_V_0_reg[10]/C&#xA;Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/accumulator_V_0_reg[10]/C&#xA;High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/accumulator_V_0_reg[10]/C&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)&#xA;HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0&#xA;HLS EXTRACTION: synth area_current: 0 356 104 0 0 0 0 0 0 0&#xA;HLS EXTRACTION: generated /home/rob/acg-pynq/HLS/arbitrary_clock_gen_1/impl/report/verilog/acg_top_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2018.3&#xA;Project:             HLS&#xA;Solution:            arbitrary_clock_gen_1&#xA;Device target:       xc7z020clg400-1&#xA;Report date:         Sun Jul 21 12:34:14 CDT 2019&#xA;&#xA;&#xA;#=== Post-Synthesis Resource usage ===&#xA;SLICE:            0&#xA;LUT:            356&#xA;FF:             104&#xA;DSP:              0&#xA;BRAM:             0&#xA;SRL:              0&#xA;#=== Final timing ===&#xA;CP required:    10.000&#xA;CP achieved post-synthesis:    3.242&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /home/rob/acg-pynq/HLS/arbitrary_clock_gen_1/impl/report/verilog/acg_top_export.rpt" projectName="HLS" solutionName="arbitrary_clock_gen_1" date="2019-07-21T12:34:14.766-0500" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="HLS" solutionName="arbitrary_clock_gen_1" date="2019-07-21T12:34:04.942-0500" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1738.059 ; gain = 289.191 ; free physical = 576 ; free virtual = 11796&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.059 ; gain = 335.191 ; free physical = 425 ; free virtual = 11651&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.059 ; gain = 335.191 ; free physical = 425 ; free virtual = 11651&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.074 ; gain = 344.207 ; free physical = 424 ; free virtual = 11650&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.074 ; gain = 344.207 ; free physical = 424 ; free virtual = 11651&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.074 ; gain = 344.207 ; free physical = 424 ; free virtual = 11651&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.074 ; gain = 344.207 ; free physical = 424 ; free virtual = 11651&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.074 ; gain = 344.207 ; free physical = 424 ; free virtual = 11651&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.074 ; gain = 344.207 ; free physical = 424 ; free virtual = 11651&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.074 ; gain = 344.207 ; free physical = 424 ; free virtual = 11651&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+----------------+------+&#xA;|      |Cell            |Count |&#xA;+------+----------------+------+&#xA;|1     |bd_0_hls_inst_0 |     1|&#xA;+------+----------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |    49|&#xA;|2     |  bd_0_i |bd_0   |    49|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.074 ; gain = 344.207 ; free physical = 424 ; free virtual = 11651&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1793.074 ; gain = 84.215 ; free physical = 482 ; free virtual = 11709&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.082 ; gain = 344.207 ; free physical = 482 ; free virtual = 11709" projectName="HLS" solutionName="arbitrary_clock_gen_1" date="2019-07-21T12:34:04.673-0500" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xA;&#x9;CLK_DOMAIN=bd_0_ap_clk_0 &#xA;Wrote  : &lt;/home/rob/acg-pynq/HLS/arbitrary_clock_gen_1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> &#xA;VHDL Output written to : /home/rob/acg-pynq/HLS/arbitrary_clock_gen_1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v&#xA;VHDL Output written to : /home/rob/acg-pynq/HLS/arbitrary_clock_gen_1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v&#xA;VHDL Output written to : /home/rob/acg-pynq/HLS/arbitrary_clock_gen_1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xA;Using BD top: bd_0_wrapper" projectName="HLS" solutionName="arbitrary_clock_gen_1" date="2019-07-21T12:33:17.080-0500" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
