ncverilog(64): 14.10-s005: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-s005: Started on Mar 17, 2021 at 20:38:40 CST
ncverilog
	-f prev.f
		testfixture1.v
		STI_DAC.v
		+nc64bit
		+access+r
		+notimingchecks
file: testfixture1.v
	module worklib.testfixture1:v
		errors: 0, warnings: 0
file: STI_DAC.v
	module worklib.STI_DAC:v
		errors: 0, warnings: 0
	module worklib.CTRL:v
		errors: 0, warnings: 0
	module worklib.PROC:v
		errors: 0, warnings: 0
	module worklib.DAC:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.CTRL:v <0x0fff601c>
			streams:   4, words:  2163
		worklib.DAC:v <0x3567a4af>
			streams:  13, words:  9456
		worklib.PROC:v <0x1308363a>
			streams:  21, words:  8256
		worklib.testfixture1:v <0x594acbfc>
			streams:  27, words: 56118
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  5       5
		Registers:               74      74
		Scalar wires:            22       -
		Vectored wires:           7       -
		Always blocks:           22      22
		Initial blocks:          12      12
		Cont. assignments:        5      16
		Pseudo assignments:       3       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture1:v
Loading snapshot worklib.testfixture1:v .................... Done
*Verdi* Loading libsscore_ius141.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
--------------------------- Simulation Pattern is ready !!---------------------------
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'STI_DAC.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
--------------------------- [ testfuxture1.v ] Simulation START !!---------------------------
--------------------------- Simulation at parallel data input stage !!---------------------------
--------------------------- Simulation at serial data output and result verify !! ---------------------------
--------------------------- so_data simulation FINISH !!---------------------------
============================================================================

 \(^o^)/  The simulation result of so_data is PASS!!!

============================================================================
--------------------------- OM-memory and EM-memory simulation FINISH !!---------------------------
============================================================================

 \(^o^)/  The simulation result of OM-memory and EM-memory is PASS!!!

============================================================================
Simulation complete via $finish(1) at time 185420 NS + 0
./testfixture1.v:196      $finish;
ncsim> exit
TOOL:	ncverilog	14.10-s005: Exiting on Mar 17, 2021 at 20:38:43 CST  (total: 00:00:03)
