Classic Timing Analyzer report for lcd-driver
Wed Jul 03 12:39:04 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLOCK_50'
  6. Clock Setup: 'K0_clk'
  7. Clock Hold: 'CLOCK_50'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                                     ; To                                                                                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 7.761 ns                                       ; SW[4]                                                                                                                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.627 ns                                      ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                         ; LCD_DATA[3]                                                                                                               ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.553 ns                                       ; SW[0]                                                                                                                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A                                      ; None          ; 23.82 MHz ( period = 41.984 ns )               ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                              ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Setup: 'K0_clk'        ; N/A                                      ; None          ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg7 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a7~porta_memory_reg0  ; K0_clk     ; K0_clk   ; 0            ;
; Clock Hold: 'CLOCK_50'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Reset_Delay:r0|oRESET                                                                                                    ; LCD_Display:u1|LCD_E                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 29           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                                                          ;                                                                                                                           ;            ;          ; 29           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; K0_clk          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                      ; To                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 23.82 MHz ( period = 41.984 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.328 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.984 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.328 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.984 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.328 ns               ;
; N/A                                     ; 23.83 MHz ( period = 41.970 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.321 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.846 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.258 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.846 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.258 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.846 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.258 ns               ;
; N/A                                     ; 23.91 MHz ( period = 41.832 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.251 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.754 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.494 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.752 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.493 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.748 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.491 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.748 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.491 ns               ;
; N/A                                     ; 23.95 MHz ( period = 41.748 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.491 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.702 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.186 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.702 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.186 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.702 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.186 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.688 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.179 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.616 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.424 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.614 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.423 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.610 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.421 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.610 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.421 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.610 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.421 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.472 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.352 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.470 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.351 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.466 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.349 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.466 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.349 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.466 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.349 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.412 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.041 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.394 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.032 ns               ;
; N/A                                     ; 24.23 MHz ( period = 41.274 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.971 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.256 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.962 ns               ;
; N/A                                     ; 24.26 MHz ( period = 41.224 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.947 ns               ;
; N/A                                     ; 24.30 MHz ( period = 41.156 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.913 ns               ;
; N/A                                     ; 24.31 MHz ( period = 41.130 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.899 ns               ;
; N/A                                     ; 24.32 MHz ( period = 41.112 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.890 ns               ;
; N/A                                     ; 24.34 MHz ( period = 41.086 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.877 ns               ;
; N/A                                     ; 24.38 MHz ( period = 41.018 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.843 ns               ;
; N/A                                     ; 24.39 MHz ( period = 41.004 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.836 ns               ;
; N/A                                     ; 24.39 MHz ( period = 40.998 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.833 ns               ;
; N/A                                     ; 24.42 MHz ( period = 40.942 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.805 ns               ;
; N/A                                     ; 24.47 MHz ( period = 40.874 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.771 ns               ;
; N/A                                     ; 24.47 MHz ( period = 40.866 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.766 ns               ;
; N/A                                     ; 24.47 MHz ( period = 40.860 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.763 ns               ;
; N/A                                     ; 24.56 MHz ( period = 40.722 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.694 ns               ;
; N/A                                     ; 24.56 MHz ( period = 40.716 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.691 ns               ;
; N/A                                     ; 24.63 MHz ( period = 40.606 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.638 ns               ;
; N/A                                     ; 24.71 MHz ( period = 40.468 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.568 ns               ;
; N/A                                     ; 24.72 MHz ( period = 40.452 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.560 ns               ;
; N/A                                     ; 24.80 MHz ( period = 40.324 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.496 ns               ;
; N/A                                     ; 24.81 MHz ( period = 40.314 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.490 ns               ;
; N/A                                     ; 24.82 MHz ( period = 40.298 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.484 ns               ;
; N/A                                     ; 24.89 MHz ( period = 40.170 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.418 ns               ;
; N/A                                     ; 24.90 MHz ( period = 40.160 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.414 ns               ;
; N/A                                     ; 24.99 MHz ( period = 40.016 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.342 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.718 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.091 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.718 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.091 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.718 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.091 ns               ;
; N/A                                     ; 25.19 MHz ( period = 39.704 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.084 ns               ;
; N/A                                     ; 25.32 MHz ( period = 39.488 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.257 ns               ;
; N/A                                     ; 25.33 MHz ( period = 39.486 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.256 ns               ;
; N/A                                     ; 25.33 MHz ( period = 39.482 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.254 ns               ;
; N/A                                     ; 25.33 MHz ( period = 39.482 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.254 ns               ;
; N/A                                     ; 25.33 MHz ( period = 39.482 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.254 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.146 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.804 ns               ;
; N/A                                     ; 25.56 MHz ( period = 39.128 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.795 ns               ;
; N/A                                     ; 25.67 MHz ( period = 38.958 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.710 ns               ;
; N/A                                     ; 25.71 MHz ( period = 38.890 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.676 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.738 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.599 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.732 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.596 ns               ;
; N/A                                     ; 26.08 MHz ( period = 38.340 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.401 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.186 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.323 ns               ;
; N/A                                     ; 26.29 MHz ( period = 38.032 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.247 ns               ;
; N/A                                     ; 28.32 MHz ( period = 35.308 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 13.005 ns               ;
; N/A                                     ; 28.32 MHz ( period = 35.308 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 13.005 ns               ;
; N/A                                     ; 28.32 MHz ( period = 35.308 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 13.005 ns               ;
; N/A                                     ; 28.33 MHz ( period = 35.294 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.998 ns               ;
; N/A                                     ; 28.51 MHz ( period = 35.078 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.171 ns               ;
; N/A                                     ; 28.51 MHz ( period = 35.076 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.170 ns               ;
; N/A                                     ; 28.51 MHz ( period = 35.072 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.168 ns               ;
; N/A                                     ; 28.51 MHz ( period = 35.072 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.168 ns               ;
; N/A                                     ; 28.51 MHz ( period = 35.072 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.168 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.736 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.718 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.718 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.709 ns               ;
; N/A                                     ; 28.95 MHz ( period = 34.548 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.624 ns               ;
; N/A                                     ; 29.00 MHz ( period = 34.480 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.590 ns               ;
; N/A                                     ; 29.13 MHz ( period = 34.328 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.513 ns               ;
; N/A                                     ; 29.14 MHz ( period = 34.322 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.510 ns               ;
; N/A                                     ; 29.47 MHz ( period = 33.930 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.315 ns               ;
; N/A                                     ; 29.61 MHz ( period = 33.776 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.237 ns               ;
; N/A                                     ; 29.74 MHz ( period = 33.622 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.161 ns               ;
; N/A                                     ; 32.96 MHz ( period = 30.336 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.370 ns               ;
; N/A                                     ; 32.96 MHz ( period = 30.336 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.370 ns               ;
; N/A                                     ; 32.96 MHz ( period = 30.336 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.370 ns               ;
; N/A                                     ; 32.98 MHz ( period = 30.322 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.363 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.106 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.536 ns                ;
; N/A                                     ; 33.22 MHz ( period = 30.104 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.535 ns                ;
; N/A                                     ; 33.22 MHz ( period = 30.100 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.533 ns                ;
; N/A                                     ; 33.22 MHz ( period = 30.100 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.533 ns                ;
; N/A                                     ; 33.22 MHz ( period = 30.100 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.533 ns                ;
; N/A                                     ; 33.74 MHz ( period = 29.638 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.020 ns               ;
; N/A                                     ; 33.76 MHz ( period = 29.620 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.011 ns               ;
; N/A                                     ; 33.89 MHz ( period = 29.508 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.955 ns                ;
; N/A                                     ; 33.96 MHz ( period = 29.450 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.926 ns                ;
; N/A                                     ; 34.21 MHz ( period = 29.230 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.815 ns                ;
; N/A                                     ; 34.22 MHz ( period = 29.224 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.812 ns                ;
; N/A                                     ; 34.68 MHz ( period = 28.832 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 34.72 MHz ( period = 28.804 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 35.06 MHz ( period = 28.524 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.463 ns                ;
; N/A                                     ; 39.50 MHz ( period = 25.316 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 39.50 MHz ( period = 25.316 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 39.50 MHz ( period = 25.316 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 39.52 MHz ( period = 25.302 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.983 ns                ;
; N/A                                     ; 39.86 MHz ( period = 25.086 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.156 ns                ;
; N/A                                     ; 39.87 MHz ( period = 25.084 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 39.87 MHz ( period = 25.080 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 39.87 MHz ( period = 25.080 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 39.87 MHz ( period = 25.080 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 40.41 MHz ( period = 24.744 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.703 ns                ;
; N/A                                     ; 40.44 MHz ( period = 24.726 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.694 ns                ;
; N/A                                     ; 40.72 MHz ( period = 24.556 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.609 ns                ;
; N/A                                     ; 40.84 MHz ( period = 24.488 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.575 ns                ;
; N/A                                     ; 41.09 MHz ( period = 24.336 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.498 ns                ;
; N/A                                     ; 41.10 MHz ( period = 24.330 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.495 ns                ;
; N/A                                     ; 41.77 MHz ( period = 23.938 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 42.05 MHz ( period = 23.784 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 42.32 MHz ( period = 23.630 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.146 ns                ;
; N/A                                     ; 49.92 MHz ( period = 20.034 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.350 ns                ;
; N/A                                     ; 49.92 MHz ( period = 20.034 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.350 ns                ;
; N/A                                     ; 49.92 MHz ( period = 20.034 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.350 ns                ;
; N/A                                     ; 49.95 MHz ( period = 20.020 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 50.49 MHz ( period = 19.804 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.516 ns                ;
; N/A                                     ; 50.50 MHz ( period = 19.802 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 50.51 MHz ( period = 19.798 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.513 ns                ;
; N/A                                     ; 50.51 MHz ( period = 19.798 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.513 ns                ;
; N/A                                     ; 50.51 MHz ( period = 19.798 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.513 ns                ;
; N/A                                     ; 52.07 MHz ( period = 19.206 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.935 ns                ;
; N/A                                     ; 54.05 MHz ( period = 18.502 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.582 ns                ;
; N/A                                     ; 55.54 MHz ( period = 18.006 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.335 ns                ;
; N/A                                     ; 56.89 MHz ( period = 17.578 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 57.52 MHz ( period = 17.386 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.025 ns                ;
; N/A                                     ; 59.40 MHz ( period = 16.836 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.750 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 122.07 MHz ( period = 8.192 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.948 ns                ;
; N/A                                     ; 122.07 MHz ( period = 8.192 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.948 ns                ;
; N/A                                     ; 122.07 MHz ( period = 8.192 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.948 ns                ;
; N/A                                     ; 122.07 MHz ( period = 8.192 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.948 ns                ;
; N/A                                     ; 123.09 MHz ( period = 8.124 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 123.09 MHz ( period = 8.124 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 123.09 MHz ( period = 8.124 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 123.09 MHz ( period = 8.124 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 123.14 MHz ( period = 8.121 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.875 ns                ;
; N/A                                     ; 123.14 MHz ( period = 8.121 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.875 ns                ;
; N/A                                     ; 123.14 MHz ( period = 8.121 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.875 ns                ;
; N/A                                     ; 123.14 MHz ( period = 8.121 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.875 ns                ;
; N/A                                     ; 123.70 MHz ( period = 8.084 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.121 ns                ;
; N/A                                     ; 123.70 MHz ( period = 8.084 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.121 ns                ;
; N/A                                     ; 123.70 MHz ( period = 8.084 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.121 ns                ;
; N/A                                     ; 123.70 MHz ( period = 8.084 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.121 ns                ;
; N/A                                     ; 123.72 MHz ( period = 8.083 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.120 ns                ;
; N/A                                     ; 123.72 MHz ( period = 8.083 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.120 ns                ;
; N/A                                     ; 123.72 MHz ( period = 8.083 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.120 ns                ;
; N/A                                     ; 123.72 MHz ( period = 8.083 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.120 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 128.45 MHz ( period = 7.785 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.540 ns                ;
; N/A                                     ; 128.45 MHz ( period = 7.785 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.540 ns                ;
; N/A                                     ; 128.45 MHz ( period = 7.785 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.540 ns                ;
; N/A                                     ; 128.45 MHz ( period = 7.785 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.540 ns                ;
; N/A                                     ; 129.99 MHz ( period = 7.693 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 129.99 MHz ( period = 7.693 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 129.99 MHz ( period = 7.693 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 129.99 MHz ( period = 7.693 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 134.44 MHz ( period = 7.438 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.193 ns                ;
; N/A                                     ; 134.44 MHz ( period = 7.438 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.193 ns                ;
; N/A                                     ; 134.44 MHz ( period = 7.438 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.193 ns                ;
; N/A                                     ; 134.44 MHz ( period = 7.438 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.193 ns                ;
; N/A                                     ; 134.54 MHz ( period = 7.433 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.188 ns                ;
; N/A                                     ; 134.54 MHz ( period = 7.433 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.188 ns                ;
; N/A                                     ; 134.54 MHz ( period = 7.433 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.188 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                           ;                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'K0_clk'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                     ; To                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg0 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_memory_reg0  ; K0_clk     ; K0_clk   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg1 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a1~porta_memory_reg0  ; K0_clk     ; K0_clk   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg2 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a2~porta_memory_reg0  ; K0_clk     ; K0_clk   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg3 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a3~porta_memory_reg0  ; K0_clk     ; K0_clk   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg4 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a4~porta_memory_reg0  ; K0_clk     ; K0_clk   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg5 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a5~porta_memory_reg0  ; K0_clk     ; K0_clk   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg6 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a6~porta_memory_reg0  ; K0_clk     ; K0_clk   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg7 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a7~porta_memory_reg0  ; K0_clk     ; K0_clk   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[0]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[3]                                                                             ; K0_clk     ; K0_clk   ; None                        ; None                      ; 1.046 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[0]                                                                            ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_address_reg0 ; K0_clk     ; K0_clk   ; None                        ; None                      ; 0.991 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[0]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[2]                                                                             ; K0_clk     ; K0_clk   ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[1]                                                                            ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_address_reg1 ; K0_clk     ; K0_clk   ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[2]                                                                            ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_address_reg2 ; K0_clk     ; K0_clk   ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[2]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[3]                                                                             ; K0_clk     ; K0_clk   ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[3]                                                                            ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_address_reg3 ; K0_clk     ; K0_clk   ; None                        ; None                      ; 0.974 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[0]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[1]                                                                             ; K0_clk     ; K0_clk   ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[1]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[3]                                                                             ; K0_clk     ; K0_clk   ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[1]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[2]                                                                             ; K0_clk     ; K0_clk   ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[0]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[0]                                                                             ; K0_clk     ; K0_clk   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[1]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[1]                                                                             ; K0_clk     ; K0_clk   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[2]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[2]                                                                             ; K0_clk     ; K0_clk   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[3]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[3]                                                                             ; K0_clk     ; K0_clk   ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                  ; To                                                                                                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_E                                                                                                      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.DISPLAY_ON                                                                                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.FUNC_SET                                                                                      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.MODE_SET                                                                                      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.DISPLAY_CLEAR                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.DISPLAY_OFF                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.RESET2                                                                                        ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.RESET3                                                                                        ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.LINE2                                                                                         ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[7]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_RS                                                                                                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.493 ns                 ;
+------------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                               ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                                                        ; To Clock ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 7.761 ns   ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 7.761 ns   ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 7.761 ns   ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 7.754 ns   ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 7.646 ns   ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.645 ns   ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.643 ns   ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.643 ns   ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.643 ns   ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.347 ns   ; SW[4]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 7.273 ns   ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 7.273 ns   ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 7.273 ns   ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 7.266 ns   ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 7.158 ns   ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.157 ns   ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.155 ns   ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.155 ns   ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.155 ns   ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.995 ns   ; SW[4]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 6.987 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.978 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.893 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.859 ns   ; SW[7]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 6.783 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.780 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.747 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.584 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.538 ns   ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 6.538 ns   ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 6.538 ns   ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 6.533 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.531 ns   ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 6.507 ns   ; SW[7]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 6.437 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.430 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.423 ns   ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.422 ns   ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.420 ns   ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.420 ns   ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.420 ns   ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.359 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.350 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.265 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.187 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.184 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.162 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.155 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.152 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.150 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.147 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.124 ns   ; SW[5]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 6.068 ns   ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 6.068 ns   ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 6.068 ns   ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 6.063 ns   ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 6.063 ns   ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 6.063 ns   ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 6.061 ns   ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 6.056 ns   ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 6.054 ns   ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 6.054 ns   ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 6.054 ns   ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 6.047 ns   ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 5.956 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.953 ns   ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.952 ns   ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.950 ns   ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.950 ns   ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.950 ns   ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.948 ns   ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.947 ns   ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.945 ns   ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.945 ns   ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.945 ns   ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.939 ns   ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.938 ns   ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.936 ns   ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.936 ns   ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.936 ns   ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.884 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.875 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.802 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.790 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.787 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.782 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.778 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.773 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.772 ns   ; SW[5]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 5.719 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.688 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.680 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.677 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.654 ns   ; SW[3]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 5.649 ns   ; SW[1]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 5.640 ns   ; SW[6]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 5.593 ns   ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 5.593 ns   ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 5.593 ns   ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 5.586 ns   ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 5.578 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.575 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.481 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.478 ns   ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.477 ns   ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.475 ns   ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.475 ns   ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.475 ns   ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.384 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.379 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.327 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.326 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.325 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.317 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.302 ns   ; SW[3]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 5.297 ns   ; SW[1]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 5.288 ns   ; SW[6]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 5.232 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.225 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.179 ns   ; SW[2]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 5.122 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.119 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.102 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.024 ns   ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 5.024 ns   ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 5.024 ns   ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 5.017 ns   ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 4.923 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 4.909 ns   ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 4.908 ns   ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 4.906 ns   ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 4.906 ns   ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 4.906 ns   ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 4.827 ns   ; SW[2]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 4.769 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 4.610 ns   ; SW[0]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 4.258 ns   ; SW[0]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 4.243 ns   ; SW[11] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg1  ; K0_clk   ;
; N/A   ; None         ; 4.010 ns   ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 3.944 ns   ; SW[16] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg6  ; K0_clk   ;
; N/A   ; None         ; 3.935 ns   ; SW[17] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg7  ; K0_clk   ;
; N/A   ; None         ; 3.935 ns   ; SW[14] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg4  ; K0_clk   ;
; N/A   ; None         ; 3.887 ns   ; SW[10] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg0  ; K0_clk   ;
; N/A   ; None         ; 3.851 ns   ; SW[12] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg2  ; K0_clk   ;
; N/A   ; None         ; 3.806 ns   ; SW[13] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg3  ; K0_clk   ;
; N/A   ; None         ; 3.796 ns   ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 3.782 ns   ; SW[15] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg5  ; K0_clk   ;
; N/A   ; None         ; 3.700 ns   ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 3.425 ns   ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 2.950 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[7]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; -0.908 ns  ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -1.111 ns  ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -1.365 ns  ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -1.611 ns  ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -1.655 ns  ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -1.655 ns  ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -1.884 ns  ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -1.914 ns  ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; CLOCK_50 ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------+
; tco                                                                                             ;
+-------+--------------+------------+----------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                             ; To          ; From Clock ;
+-------+--------------+------------+----------------------------------+-------------+------------+
; N/A   ; None         ; 15.627 ns  ; LCD_Display:u1|DATA_BUS_VALUE[3] ; LCD_DATA[3] ; CLOCK_50   ;
; N/A   ; None         ; 15.532 ns  ; LCD_Display:u1|DATA_BUS_VALUE[5] ; LCD_DATA[5] ; CLOCK_50   ;
; N/A   ; None         ; 15.401 ns  ; LCD_Display:u1|DATA_BUS_VALUE[4] ; LCD_DATA[4] ; CLOCK_50   ;
; N/A   ; None         ; 15.124 ns  ; LCD_Display:u1|DATA_BUS_VALUE[2] ; LCD_DATA[2] ; CLOCK_50   ;
; N/A   ; None         ; 14.489 ns  ; LCD_Display:u1|LCD_RS            ; LCD_RS      ; CLOCK_50   ;
; N/A   ; None         ; 14.405 ns  ; LCD_Display:u1|DATA_BUS_VALUE[1] ; LCD_DATA[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.167 ns  ; LCD_Display:u1|DATA_BUS_VALUE[6] ; LCD_DATA[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.864 ns  ; LCD_Display:u1|DATA_BUS_VALUE[0] ; LCD_DATA[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.411 ns  ; LCD_Display:u1|LCD_E             ; LCD_EN      ; CLOCK_50   ;
; N/A   ; None         ; 12.861 ns  ; LCD_Display:u1|DATA_BUS_VALUE[7] ; LCD_DATA[7] ; CLOCK_50   ;
+-------+--------------+------------+----------------------------------+-------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                      ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                                                        ; To Clock ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 3.553 ns  ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 3.450 ns  ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 3.400 ns  ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 3.340 ns  ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 3.324 ns  ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 3.050 ns  ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 2.911 ns  ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 2.593 ns  ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; -2.415 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -2.720 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[7]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.190 ns ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.195 ns ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.396 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.403 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.502 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.513 ns ; SW[15] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg5  ; K0_clk   ;
; N/A           ; None        ; -3.537 ns ; SW[13] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg3  ; K0_clk   ;
; N/A           ; None        ; -3.548 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.566 ns ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.582 ns ; SW[12] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg2  ; K0_clk   ;
; N/A           ; None        ; -3.618 ns ; SW[10] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg0  ; K0_clk   ;
; N/A           ; None        ; -3.658 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.666 ns ; SW[17] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg7  ; K0_clk   ;
; N/A           ; None        ; -3.666 ns ; SW[14] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg4  ; K0_clk   ;
; N/A           ; None        ; -3.670 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.675 ns ; SW[16] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg6  ; K0_clk   ;
; N/A           ; None        ; -3.701 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.736 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.753 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.780 ns ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.794 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.888 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.974 ns ; SW[11] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg1  ; K0_clk   ;
; N/A           ; None        ; -3.980 ns ; SW[7]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -3.998 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.010 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.028 ns ; SW[0]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -4.041 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.064 ns ; SW[1]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -4.094 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.130 ns ; SW[5]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -4.229 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.248 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.275 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.332 ns ; SW[7]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -4.380 ns ; SW[0]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -4.416 ns ; SW[1]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -4.444 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.447 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.478 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.481 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.482 ns ; SW[5]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -4.539 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.555 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.597 ns ; SW[2]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -4.628 ns ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.628 ns ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.628 ns ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.630 ns ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.631 ns ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.676 ns ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.676 ns ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.676 ns ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.678 ns ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.679 ns ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.690 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.693 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.700 ns ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -4.707 ns ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -4.707 ns ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -4.707 ns ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -4.712 ns ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.712 ns ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.712 ns ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.714 ns ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.715 ns ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.748 ns ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -4.755 ns ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -4.755 ns ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -4.755 ns ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -4.778 ns ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.778 ns ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.778 ns ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.780 ns ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.781 ns ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -4.784 ns ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -4.791 ns ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -4.791 ns ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -4.791 ns ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -4.821 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.850 ns ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -4.857 ns ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -4.857 ns ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -4.857 ns ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -4.866 ns ; SW[6]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -4.872 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.889 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.892 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.896 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.934 ns ; SW[4]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -4.949 ns ; SW[2]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -4.967 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.987 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.995 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.024 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.072 ns ; SW[3]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -5.109 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.134 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.140 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.146 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.149 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.177 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.218 ns ; SW[6]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -5.245 ns ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.245 ns ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.245 ns ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.247 ns ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.248 ns ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.286 ns ; SW[4]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -5.317 ns ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -5.324 ns ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -5.324 ns ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -5.324 ns ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -5.345 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.348 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.350 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.353 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.415 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.423 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.424 ns ; SW[3]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -5.514 ns ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.514 ns ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.514 ns ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.516 ns ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.517 ns ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.582 ns ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.582 ns ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.582 ns ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.584 ns ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.585 ns ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.586 ns ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -5.593 ns ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -5.593 ns ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -5.593 ns ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -5.654 ns ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -5.661 ns ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -5.661 ns ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -5.661 ns ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -5.720 ns ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.720 ns ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.720 ns ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.722 ns ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.723 ns ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.792 ns ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -5.799 ns ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -5.799 ns ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -5.799 ns ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -5.954 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Wed Jul 03 12:39:03 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lcd-driver -c lcd-driver --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[5]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[2]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[0]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[3]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[7]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[1]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[6]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[4]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
    Info: Assuming node "K0_clk" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[2]" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[3]" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[1]" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[0]" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CLK_400HZ" as buffer
    Info: Detected gated clock "LCD_Display:u1|LCD_display_string:u1|WideOr0~25" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[4]" as buffer
    Info: Detected gated clock "LCD_Display:u1|LCD_display_string:u1|WideOr0~26" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 23.82 MHz between source register "LCD_Display:u1|LCD_display_string:u1|dec[5]" and destination memory "LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0" (period= 41.984 ns)
    Info: + Longest register to memory delay is 16.328 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X68_Y30_N30; Fanout = 11; REG Node = 'LCD_Display:u1|LCD_display_string:u1|dec[5]'
        Info: 2: + IC(0.286 ns) + CELL(0.393 ns) = 0.679 ns; Loc. = LCCOMB_X68_Y30_N4; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.750 ns; Loc. = LCCOMB_X68_Y30_N6; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.821 ns; Loc. = LCCOMB_X68_Y30_N8; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.231 ns; Loc. = LCCOMB_X68_Y30_N10; Fanout = 10; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16'
        Info: 6: + IC(0.495 ns) + CELL(0.275 ns) = 2.001 ns; Loc. = LCCOMB_X67_Y30_N12; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48'
        Info: 7: + IC(0.446 ns) + CELL(0.504 ns) = 2.951 ns; Loc. = LCCOMB_X68_Y30_N14; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.022 ns; Loc. = LCCOMB_X68_Y30_N16; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.093 ns; Loc. = LCCOMB_X68_Y30_N18; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.503 ns; Loc. = LCCOMB_X68_Y30_N20; Fanout = 10; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20'
        Info: 11: + IC(0.703 ns) + CELL(0.150 ns) = 4.356 ns; Loc. = LCCOMB_X66_Y30_N6; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34'
        Info: 12: + IC(0.261 ns) + CELL(0.414 ns) = 5.031 ns; Loc. = LCCOMB_X66_Y30_N22; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.102 ns; Loc. = LCCOMB_X66_Y30_N24; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.173 ns; Loc. = LCCOMB_X66_Y30_N26; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.244 ns; Loc. = LCCOMB_X66_Y30_N28; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 5.654 ns; Loc. = LCCOMB_X66_Y30_N30; Fanout = 10; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20'
        Info: 17: + IC(0.992 ns) + CELL(0.150 ns) = 6.796 ns; Loc. = LCCOMB_X65_Y29_N2; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24'
        Info: 18: + IC(0.720 ns) + CELL(0.414 ns) = 7.930 ns; Loc. = LCCOMB_X66_Y30_N8; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.001 ns; Loc. = LCCOMB_X66_Y30_N10; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.072 ns; Loc. = LCCOMB_X66_Y30_N12; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17'
        Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 8.231 ns; Loc. = LCCOMB_X66_Y30_N14; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19'
        Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 8.641 ns; Loc. = LCCOMB_X66_Y30_N16; Fanout = 8; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20'
        Info: 23: + IC(0.677 ns) + CELL(0.271 ns) = 9.589 ns; Loc. = LCCOMB_X69_Y29_N0; Fanout = 3; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13'
        Info: 24: + IC(0.701 ns) + CELL(0.414 ns) = 10.704 ns; Loc. = LCCOMB_X67_Y29_N18; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 10.775 ns; Loc. = LCCOMB_X67_Y29_N20; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 10.846 ns; Loc. = LCCOMB_X67_Y29_N22; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19'
        Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 11.256 ns; Loc. = LCCOMB_X67_Y29_N24; Fanout = 4; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20'
        Info: 28: + IC(0.467 ns) + CELL(0.150 ns) = 11.873 ns; Loc. = LCCOMB_X67_Y29_N12; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux4~184'
        Info: 29: + IC(0.444 ns) + CELL(0.271 ns) = 12.588 ns; Loc. = LCCOMB_X66_Y29_N2; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux4~186'
        Info: 30: + IC(0.246 ns) + CELL(0.150 ns) = 12.984 ns; Loc. = LCCOMB_X66_Y29_N20; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux4~187'
        Info: 31: + IC(0.261 ns) + CELL(0.275 ns) = 13.520 ns; Loc. = LCCOMB_X66_Y29_N14; Fanout = 4; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux4~188'
        Info: 32: + IC(0.269 ns) + CELL(0.388 ns) = 14.177 ns; Loc. = LCCOMB_X66_Y29_N0; Fanout = 1; COMB Node = 'LCD_Display:u1|Equal1~69'
        Info: 33: + IC(0.248 ns) + CELL(0.150 ns) = 14.575 ns; Loc. = LCCOMB_X66_Y29_N10; Fanout = 2; COMB Node = 'LCD_Display:u1|Equal1~70'
        Info: 34: + IC(0.255 ns) + CELL(0.150 ns) = 14.980 ns; Loc. = LCCOMB_X66_Y29_N28; Fanout = 6; COMB Node = 'LCD_Display:u1|Add2~127'
        Info: 35: + IC(0.277 ns) + CELL(0.150 ns) = 15.407 ns; Loc. = LCCOMB_X66_Y29_N30; Fanout = 2; COMB Node = 'LCD_Display:u1|Selector24~10'
        Info: 36: + IC(0.779 ns) + CELL(0.142 ns) = 16.328 ns; Loc. = M4K_X64_Y29; Fanout = 8; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 7.801 ns ( 47.78 % )
        Info: Total interconnect delay = 8.527 ns ( 52.22 % )
    Info: - Smallest clock skew is -4.629 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination memory is 6.305 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.919 ns) + CELL(0.787 ns) = 2.665 ns; Loc. = LCFF_X52_Y8_N21; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
            Info: 3: + IC(1.795 ns) + CELL(0.000 ns) = 4.460 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1|CLK_400HZ~clkctrl'
            Info: 4: + IC(1.156 ns) + CELL(0.689 ns) = 6.305 ns; Loc. = M4K_X64_Y29; Fanout = 8; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 2.435 ns ( 38.62 % )
            Info: Total interconnect delay = 3.870 ns ( 61.38 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 10.934 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.919 ns) + CELL(0.787 ns) = 2.665 ns; Loc. = LCFF_X52_Y8_N21; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
            Info: 3: + IC(2.313 ns) + CELL(0.787 ns) = 5.765 ns; Loc. = LCFF_X66_Y29_N31; Fanout = 22; REG Node = 'LCD_Display:u1|CHAR_COUNT[0]'
            Info: 4: + IC(0.814 ns) + CELL(0.413 ns) = 6.992 ns; Loc. = LCCOMB_X65_Y29_N26; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~25'
            Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 7.389 ns; Loc. = LCCOMB_X65_Y29_N20; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~26'
            Info: 6: + IC(1.806 ns) + CELL(0.000 ns) = 9.195 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl'
            Info: 7: + IC(1.589 ns) + CELL(0.150 ns) = 10.934 ns; Loc. = LCCOMB_X68_Y30_N30; Fanout = 11; REG Node = 'LCD_Display:u1|LCD_display_string:u1|dec[5]'
            Info: Total cell delay = 3.246 ns ( 29.69 % )
            Info: Total interconnect delay = 7.688 ns ( 70.31 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.035 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "K0_clk" Internal fmax is restricted to 210.08 MHz between source memory "LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X64_Y29; Fanout = 1; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X64_Y29; Fanout = 0; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.645 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "K0_clk" to destination memory is 3.714 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 24; CLK Node = 'K0_clk'
                Info: 2: + IC(2.237 ns) + CELL(0.635 ns) = 3.714 ns; Loc. = M4K_X64_Y29; Fanout = 0; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.477 ns ( 39.77 % )
                Info: Total interconnect delay = 2.237 ns ( 60.23 % )
            Info: - Longest clock path from clock "K0_clk" to source memory is 3.739 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 24; CLK Node = 'K0_clk'
                Info: 2: + IC(2.237 ns) + CELL(0.660 ns) = 3.739 ns; Loc. = M4K_X64_Y29; Fanout = 1; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.502 ns ( 40.17 % )
                Info: Total interconnect delay = 2.237 ns ( 59.83 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Warning: Circuit may not operate. Detected 29 non-operational path(s) clocked by clock "CLOCK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Reset_Delay:r0|oRESET" and destination pin or register "LCD_Display:u1|LCD_E" for clock "CLOCK_50" (Hold time is 2.12 ns)
    Info: + Largest clock skew is 3.410 ns
        Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.234 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.919 ns) + CELL(0.787 ns) = 2.665 ns; Loc. = LCFF_X52_Y8_N21; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
            Info: 3: + IC(1.795 ns) + CELL(0.000 ns) = 4.460 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1|CLK_400HZ~clkctrl'
            Info: 4: + IC(1.237 ns) + CELL(0.537 ns) = 6.234 ns; Loc. = LCFF_X70_Y28_N17; Fanout = 2; REG Node = 'LCD_Display:u1|LCD_E'
            Info: Total cell delay = 2.283 ns ( 36.62 % )
            Info: Total interconnect delay = 3.951 ns ( 63.38 % )
        Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.824 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 41; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.216 ns) + CELL(0.537 ns) = 2.824 ns; Loc. = LCFF_X75_Y27_N29; Fanout = 29; REG Node = 'Reset_Delay:r0|oRESET'
            Info: Total cell delay = 1.496 ns ( 52.97 % )
            Info: Total interconnect delay = 1.328 ns ( 47.03 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.306 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X75_Y27_N29; Fanout = 29; REG Node = 'Reset_Delay:r0|oRESET'
        Info: 2: + IC(1.072 ns) + CELL(0.150 ns) = 1.222 ns; Loc. = LCCOMB_X70_Y28_N16; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_E~71'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.306 ns; Loc. = LCFF_X70_Y28_N17; Fanout = 2; REG Node = 'LCD_Display:u1|LCD_E'
        Info: Total cell delay = 0.234 ns ( 17.92 % )
        Info: Total interconnect delay = 1.072 ns ( 82.08 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for memory "LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0" (data pin = "SW[4]", clock pin = "CLOCK_50") is 7.761 ns
    Info: + Longest pin to memory delay is 14.031 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 3; PIN Node = 'SW[4]'
        Info: 2: + IC(6.900 ns) + CELL(0.438 ns) = 8.170 ns; Loc. = LCCOMB_X69_Y28_N2; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux7~857'
        Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 8.561 ns; Loc. = LCCOMB_X69_Y28_N22; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux7~858'
        Info: 4: + IC(0.716 ns) + CELL(0.436 ns) = 9.713 ns; Loc. = LCCOMB_X70_Y29_N28; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux7~859'
        Info: 5: + IC(0.246 ns) + CELL(0.150 ns) = 10.109 ns; Loc. = LCCOMB_X70_Y29_N30; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux7~860'
        Info: 6: + IC(0.248 ns) + CELL(0.150 ns) = 10.507 ns; Loc. = LCCOMB_X70_Y29_N0; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux7~861'
        Info: 7: + IC(0.244 ns) + CELL(0.150 ns) = 10.901 ns; Loc. = LCCOMB_X70_Y29_N12; Fanout = 6; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux7~862'
        Info: 8: + IC(0.704 ns) + CELL(0.275 ns) = 11.880 ns; Loc. = LCCOMB_X66_Y29_N0; Fanout = 1; COMB Node = 'LCD_Display:u1|Equal1~69'
        Info: 9: + IC(0.248 ns) + CELL(0.150 ns) = 12.278 ns; Loc. = LCCOMB_X66_Y29_N10; Fanout = 2; COMB Node = 'LCD_Display:u1|Equal1~70'
        Info: 10: + IC(0.255 ns) + CELL(0.150 ns) = 12.683 ns; Loc. = LCCOMB_X66_Y29_N28; Fanout = 6; COMB Node = 'LCD_Display:u1|Add2~127'
        Info: 11: + IC(0.277 ns) + CELL(0.150 ns) = 13.110 ns; Loc. = LCCOMB_X66_Y29_N30; Fanout = 2; COMB Node = 'LCD_Display:u1|Selector24~10'
        Info: 12: + IC(0.779 ns) + CELL(0.142 ns) = 14.031 ns; Loc. = M4K_X64_Y29; Fanout = 8; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 3.173 ns ( 22.61 % )
        Info: Total interconnect delay = 10.858 ns ( 77.39 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination memory is 6.305 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.919 ns) + CELL(0.787 ns) = 2.665 ns; Loc. = LCFF_X52_Y8_N21; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
        Info: 3: + IC(1.795 ns) + CELL(0.000 ns) = 4.460 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.156 ns) + CELL(0.689 ns) = 6.305 ns; Loc. = M4K_X64_Y29; Fanout = 8; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_o8l1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 2.435 ns ( 38.62 % )
        Info: Total interconnect delay = 3.870 ns ( 61.38 % )
Info: tco from clock "CLOCK_50" to destination pin "LCD_DATA[3]" through register "LCD_Display:u1|DATA_BUS_VALUE[3]" is 15.627 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.233 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.919 ns) + CELL(0.787 ns) = 2.665 ns; Loc. = LCFF_X52_Y8_N21; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
        Info: 3: + IC(1.795 ns) + CELL(0.000 ns) = 4.460 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.236 ns) + CELL(0.537 ns) = 6.233 ns; Loc. = LCFF_X68_Y28_N11; Fanout = 2; REG Node = 'LCD_Display:u1|DATA_BUS_VALUE[3]'
        Info: Total cell delay = 2.283 ns ( 36.63 % )
        Info: Total interconnect delay = 3.950 ns ( 63.37 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 9.144 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X68_Y28_N11; Fanout = 2; REG Node = 'LCD_Display:u1|DATA_BUS_VALUE[3]'
        Info: 2: + IC(6.472 ns) + CELL(2.672 ns) = 9.144 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'LCD_DATA[3]'
        Info: Total cell delay = 2.672 ns ( 29.22 % )
        Info: Total interconnect delay = 6.472 ns ( 70.78 % )
Info: th for register "LCD_Display:u1|LCD_display_string:u1|dec[0]" (data pin = "SW[0]", clock pin = "CLOCK_50") is 3.553 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 10.937 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.919 ns) + CELL(0.787 ns) = 2.665 ns; Loc. = LCFF_X52_Y8_N21; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
        Info: 3: + IC(2.313 ns) + CELL(0.787 ns) = 5.765 ns; Loc. = LCFF_X66_Y29_N31; Fanout = 22; REG Node = 'LCD_Display:u1|CHAR_COUNT[0]'
        Info: 4: + IC(0.814 ns) + CELL(0.413 ns) = 6.992 ns; Loc. = LCCOMB_X65_Y29_N26; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~25'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 7.389 ns; Loc. = LCCOMB_X65_Y29_N20; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~26'
        Info: 6: + IC(1.806 ns) + CELL(0.000 ns) = 9.195 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl'
        Info: 7: + IC(1.592 ns) + CELL(0.150 ns) = 10.937 ns; Loc. = LCCOMB_X69_Y28_N30; Fanout = 1; REG Node = 'LCD_Display:u1|LCD_display_string:u1|dec[0]'
        Info: Total cell delay = 3.246 ns ( 29.68 % )
        Info: Total interconnect delay = 7.691 ns ( 70.32 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.384 ns
        Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 2; PIN Node = 'SW[0]'
        Info: 2: + IC(6.125 ns) + CELL(0.437 ns) = 7.384 ns; Loc. = LCCOMB_X69_Y28_N30; Fanout = 1; REG Node = 'LCD_Display:u1|LCD_display_string:u1|dec[0]'
        Info: Total cell delay = 1.259 ns ( 17.05 % )
        Info: Total interconnect delay = 6.125 ns ( 82.95 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Wed Jul 03 12:39:04 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


