{"vcs1":{"timestamp_begin":1747288803.930176009, "rt":10.68, "ut":10.71, "st":0.66}}
{"vcselab":{"timestamp_begin":1747288814.691553441, "rt":0.39, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747288815.133619339, "rt":0.42, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747288803.292763517}
{"VCS_COMP_START_TIME": 1747288803.292763517}
{"VCS_COMP_END_TIME": 1747288815.699676583}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 485688}}
{"vcselab": {"peak_mem": 183880}}
