fake_mem.v,verilog,xil_defaultlib,../../../../kl10-fpga-rtl.srcs/sources_1/ip/fake_mem/sim/fake_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
