Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: test_timerblock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_timerblock.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_timerblock"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : test_timerblock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/jeanw/ise-chess-timer-schematics/chess/test_timerblock.vhf" in Library work.
Entity <decodificador_4bits_muser_test_timerblock> compiled.
Entity <decodificador_4bits_muser_test_timerblock> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_test_timerblock> compiled.
Entity <m2_1_mxilinx_test_timerblock> (Architecture <behavioral>) compiled.
Entity <cr16ce_mxilinx_test_timerblock> compiled.
Entity <cr16ce_mxilinx_test_timerblock> (Architecture <behavioral>) compiled.
Entity <fjkc_mxilinx_test_timerblock> compiled.
Entity <fjkc_mxilinx_test_timerblock> (Architecture <behavioral>) compiled.
Entity <comp16_mxilinx_test_timerblock> compiled.
Entity <comp16_mxilinx_test_timerblock> (Architecture <behavioral>) compiled.
Entity <divisorfrequencia_muser_test_timerblock> compiled.
Entity <divisorfrequencia_muser_test_timerblock> (Architecture <behavioral>) compiled.
Entity <decade_down_counter_muser_test_timerblock> compiled.
Entity <decade_down_counter_muser_test_timerblock> (Architecture <behavioral>) compiled.
Entity <down_counter_3bit_muser_test_timerblock> compiled.
Entity <down_counter_3bit_muser_test_timerblock> (Architecture <behavioral>) compiled.
Entity <decimal_muser_test_timerblock> compiled.
Entity <decimal_muser_test_timerblock> (Architecture <behavioral>) compiled.
Entity <timerblock_muser_test_timerblock> compiled.
Entity <timerblock_muser_test_timerblock> (Architecture <behavioral>) compiled.
Entity <test_timerblock> compiled.
Entity <test_timerblock> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/jeanw/ise-chess-timer-schematics/chess/Decodificador_4bits.vhf" in Library work.
Architecture behavioral of Entity decodificador_4bits is up to date.
Compiling vhdl file "C:/Users/jeanw/ise-chess-timer-schematics/chess/DivisorFrequencia.vhf" in Library work.
Architecture behavioral of Entity cr16ce_mxilinx_divisorfrequencia is up to date.
Architecture behavioral of Entity fjkc_mxilinx_divisorfrequencia is up to date.
Architecture behavioral of Entity comp16_mxilinx_divisorfrequencia is up to date.
Architecture behavioral of Entity divisorfrequencia is up to date.
Compiling vhdl file "C:/Users/jeanw/ise-chess-timer-schematics/chess/TimerBlock.vhf" in Library work.
Architecture behavioral of Entity fjkc_mxilinx_timerblock is up to date.
Architecture behavioral of Entity decade_down_counter_muser_timerblock is up to date.
Architecture behavioral of Entity down_counter_3bit_muser_timerblock is up to date.
Architecture behavioral of Entity decimal_muser_timerblock is up to date.
Architecture behavioral of Entity timerblock is up to date.
Compiling vhdl file "C:/Users/jeanw/ise-chess-timer-schematics/chess/decade_down_counter.vhf" in Library work.
Architecture behavioral of Entity fjkc_mxilinx_decade_down_counter is up to date.
Architecture behavioral of Entity decade_down_counter is up to date.
Compiling vhdl file "C:/Users/jeanw/ise-chess-timer-schematics/chess/Decimal.vhf" in Library work.
Architecture behavioral of Entity fjkc_mxilinx_decimal is up to date.
Architecture behavioral of Entity down_counter_3bit_muser_decimal is up to date.
Architecture behavioral of Entity decimal is up to date.
Compiling vhdl file "C:/Users/jeanw/ise-chess-timer-schematics/chess/down_counter_3bit.vhf" in Library work.
Architecture behavioral of Entity fjkc_mxilinx_down_counter_3bit is up to date.
Architecture behavioral of Entity down_counter_3bit is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test_timerblock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TimerBlock_MUSER_test_timerblock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DivisorFrequencia_MUSER_test_timerblock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_test_timerblock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decodificador_4bits_MUSER_test_timerblock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decimal_MUSER_test_timerblock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decade_down_counter_MUSER_test_timerblock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COMP16_MXILINX_test_timerblock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FJKC_MXILINX_test_timerblock> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <CR16CE_MXILINX_test_timerblock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <down_counter_3bit_MUSER_test_timerblock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FJKC_MXILINX_test_timerblock> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_timerblock> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/jeanw/ise-chess-timer-schematics/chess/test_timerblock.vhf" line 1444: Unconnected output port 'TIMEOUT' of component 'TimerBlock_MUSER_test_timerblock'.
    Set user-defined property "HU_SET =  XLXI_4_11" for instance <XLXI_4> in unit <test_timerblock>.
    Set user-defined property "HU_SET =  XLXI_5_12" for instance <XLXI_5> in unit <test_timerblock>.
    Set user-defined property "HU_SET =  XLXI_6_13" for instance <XLXI_6> in unit <test_timerblock>.
    Set user-defined property "HU_SET =  XLXI_7_14" for instance <XLXI_7> in unit <test_timerblock>.
Entity <test_timerblock> analyzed. Unit <test_timerblock> generated.

Analyzing Entity <TimerBlock_MUSER_test_timerblock> in library <work> (Architecture <behavioral>).
Entity <TimerBlock_MUSER_test_timerblock> analyzed. Unit <TimerBlock_MUSER_test_timerblock> generated.

Analyzing Entity <Decimal_MUSER_test_timerblock> in library <work> (Architecture <behavioral>).
Entity <Decimal_MUSER_test_timerblock> analyzed. Unit <Decimal_MUSER_test_timerblock> generated.

Analyzing Entity <down_counter_3bit_MUSER_test_timerblock> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_9" for instance <XLXI_1> in unit <down_counter_3bit_MUSER_test_timerblock>.
    Set user-defined property "HU_SET =  XLXI_2_10" for instance <XLXI_2> in unit <down_counter_3bit_MUSER_test_timerblock>.
Entity <down_counter_3bit_MUSER_test_timerblock> analyzed. Unit <down_counter_3bit_MUSER_test_timerblock> generated.

Analyzing generic Entity <FJKC_MXILINX_test_timerblock> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_32> in unit <FJKC_MXILINX_test_timerblock>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_32> in unit <FJKC_MXILINX_test_timerblock>.
Entity <FJKC_MXILINX_test_timerblock> analyzed. Unit <FJKC_MXILINX_test_timerblock> generated.

Analyzing Entity <decade_down_counter_MUSER_test_timerblock> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_7" for instance <XLXI_1> in unit <decade_down_counter_MUSER_test_timerblock>.
    Set user-defined property "HU_SET =  XLXI_2_8" for instance <XLXI_2> in unit <decade_down_counter_MUSER_test_timerblock>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <decade_down_counter_MUSER_test_timerblock>.
    Set user-defined property "HU_SET =  XLXI_4_6" for instance <XLXI_4> in unit <decade_down_counter_MUSER_test_timerblock>.
Entity <decade_down_counter_MUSER_test_timerblock> analyzed. Unit <decade_down_counter_MUSER_test_timerblock> generated.

Analyzing Entity <DivisorFrequencia_MUSER_test_timerblock> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <XLXI_3> in unit <DivisorFrequencia_MUSER_test_timerblock>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <XLXI_4> in unit <DivisorFrequencia_MUSER_test_timerblock>.
    Set user-defined property "HU_SET =  XLXI_15_2" for instance <XLXI_15> in unit <DivisorFrequencia_MUSER_test_timerblock>.
    Set user-defined property "HU_SET =  XLXI_19_3" for instance <XLXI_19> in unit <DivisorFrequencia_MUSER_test_timerblock>.
    Set user-defined property "HU_SET =  XLXI_20_4" for instance <XLXI_20> in unit <DivisorFrequencia_MUSER_test_timerblock>.
Entity <DivisorFrequencia_MUSER_test_timerblock> analyzed. Unit <DivisorFrequencia_MUSER_test_timerblock> generated.

Analyzing Entity <COMP16_MXILINX_test_timerblock> in library <work> (Architecture <behavioral>).
Entity <COMP16_MXILINX_test_timerblock> analyzed. Unit <COMP16_MXILINX_test_timerblock> generated.

Analyzing Entity <CR16CE_MXILINX_test_timerblock> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <CR16CE_MXILINX_test_timerblock>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <CR16CE_MXILINX_test_timerblock>.
Entity <CR16CE_MXILINX_test_timerblock> analyzed. Unit <CR16CE_MXILINX_test_timerblock> generated.

Analyzing Entity <M2_1_MXILINX_test_timerblock> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_test_timerblock> analyzed. Unit <M2_1_MXILINX_test_timerblock> generated.

Analyzing Entity <Decodificador_4bits_MUSER_test_timerblock> in library <work> (Architecture <behavioral>).
Entity <Decodificador_4bits_MUSER_test_timerblock> analyzed. Unit <Decodificador_4bits_MUSER_test_timerblock> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <M2_1_MXILINX_test_timerblock>.
    Related source file is "C:/Users/jeanw/ise-chess-timer-schematics/chess/test_timerblock.vhf".
Unit <M2_1_MXILINX_test_timerblock> synthesized.


Synthesizing Unit <Decodificador_4bits_MUSER_test_timerblock>.
    Related source file is "C:/Users/jeanw/ise-chess-timer-schematics/chess/test_timerblock.vhf".
Unit <Decodificador_4bits_MUSER_test_timerblock> synthesized.


Synthesizing Unit <FJKC_MXILINX_test_timerblock>.
    Related source file is "C:/Users/jeanw/ise-chess-timer-schematics/chess/test_timerblock.vhf".
Unit <FJKC_MXILINX_test_timerblock> synthesized.


Synthesizing Unit <COMP16_MXILINX_test_timerblock>.
    Related source file is "C:/Users/jeanw/ise-chess-timer-schematics/chess/test_timerblock.vhf".
Unit <COMP16_MXILINX_test_timerblock> synthesized.


Synthesizing Unit <CR16CE_MXILINX_test_timerblock>.
    Related source file is "C:/Users/jeanw/ise-chess-timer-schematics/chess/test_timerblock.vhf".
Unit <CR16CE_MXILINX_test_timerblock> synthesized.


Synthesizing Unit <DivisorFrequencia_MUSER_test_timerblock>.
    Related source file is "C:/Users/jeanw/ise-chess-timer-schematics/chess/test_timerblock.vhf".
Unit <DivisorFrequencia_MUSER_test_timerblock> synthesized.


Synthesizing Unit <decade_down_counter_MUSER_test_timerblock>.
    Related source file is "C:/Users/jeanw/ise-chess-timer-schematics/chess/test_timerblock.vhf".
Unit <decade_down_counter_MUSER_test_timerblock> synthesized.


Synthesizing Unit <down_counter_3bit_MUSER_test_timerblock>.
    Related source file is "C:/Users/jeanw/ise-chess-timer-schematics/chess/test_timerblock.vhf".
Unit <down_counter_3bit_MUSER_test_timerblock> synthesized.


Synthesizing Unit <Decimal_MUSER_test_timerblock>.
    Related source file is "C:/Users/jeanw/ise-chess-timer-schematics/chess/test_timerblock.vhf".
Unit <Decimal_MUSER_test_timerblock> synthesized.


Synthesizing Unit <TimerBlock_MUSER_test_timerblock>.
    Related source file is "C:/Users/jeanw/ise-chess-timer-schematics/chess/test_timerblock.vhf".
Unit <TimerBlock_MUSER_test_timerblock> synthesized.


Synthesizing Unit <test_timerblock>.
    Related source file is "C:/Users/jeanw/ise-chess-timer-schematics/chess/test_timerblock.vhf".
Unit <test_timerblock> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_timerblock> ...

Optimizing unit <M2_1_MXILINX_test_timerblock> ...

Optimizing unit <Decodificador_4bits_MUSER_test_timerblock> ...

Optimizing unit <FJKC_MXILINX_test_timerblock> ...

Optimizing unit <COMP16_MXILINX_test_timerblock> ...

Optimizing unit <CR16CE_MXILINX_test_timerblock> ...

Optimizing unit <decade_down_counter_MUSER_test_timerblock> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_timerblock, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test_timerblock.ngr
Top Level Output File Name         : test_timerblock
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 171
#      AND2                        : 14
#      AND2B1                      : 11
#      AND2B2                      : 2
#      AND3                        : 3
#      AND3B1                      : 7
#      AND3B2                      : 8
#      AND3B3                      : 1
#      AND4                        : 10
#      GND                         : 1
#      INV                         : 52
#      OR2                         : 12
#      OR3                         : 10
#      OR4                         : 2
#      VCC                         : 3
#      XNOR2                       : 34
#      XOR2                        : 1
# FlipFlops/Latches                : 39
#      FDC                         : 7
#      FDCE_1                      : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 2
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                       26  out of   7680     0%  
 Number of Slice Flip Flops:             39  out of  15360     0%  
 Number of 4 input LUTs:                 52  out of  15360     0%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    173     5%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)                    | Load  |
-----------------------------------------+------------------------------------------+-------+
XLXI_3/XLXI_4/EQ(XLXI_3/XLXI_4/I_36_31:O)| NONE(*)(XLXI_3/XLXI_15/I_36_32)          | 1     |
XLXI_1/XLXI_10/XLXI_4/Q                  | NONE(XLXI_1/XLXI_6/XLXI_1/XLXI_2/I_36_32)| 2     |
XLXI_3/XLXI_3/EQ(XLXI_3/XLXI_3/I_36_31:O)| NONE(*)(XLXI_3/XLXI_20/I_Q0)             | 1     |
XLXI_3/XLXI_20/Q<0>                      | NONE(XLXI_3/XLXI_20/I_Q1)                | 1     |
XLXI_3/XLXI_20/Q<1>                      | NONE(XLXI_3/XLXI_20/I_Q2)                | 1     |
XLXI_3/XLXI_20/Q<2>                      | NONE(XLXI_3/XLXI_20/I_Q3)                | 1     |
XLXI_3/XLXI_20/Q<3>                      | NONE(XLXI_3/XLXI_20/I_Q4)                | 1     |
XLXI_3/XLXI_20/Q<4>                      | NONE(XLXI_3/XLXI_20/I_Q5)                | 1     |
XLXI_3/XLXI_20/Q<5>                      | NONE(XLXI_3/XLXI_20/I_Q6)                | 1     |
XLXI_3/XLXI_20/Q<6>                      | NONE(XLXI_3/XLXI_20/I_Q7)                | 1     |
XLXI_3/XLXI_20/Q<7>                      | NONE(XLXI_3/XLXI_20/I_Q8)                | 1     |
XLXI_3/XLXI_20/Q<8>                      | NONE(XLXI_3/XLXI_20/I_Q9)                | 1     |
XLXI_3/XLXI_20/Q<9>                      | NONE(XLXI_3/XLXI_20/I_Q10)               | 1     |
XLXI_3/XLXI_20/Q<10>                     | NONE(XLXI_3/XLXI_20/I_Q11)               | 1     |
XLXI_3/XLXI_20/Q<11>                     | NONE(XLXI_3/XLXI_20/I_Q12)               | 1     |
XLXI_3/XLXI_20/Q<12>                     | NONE(XLXI_3/XLXI_20/I_Q13)               | 1     |
XLXI_3/XLXI_20/Q<13>                     | NONE(XLXI_3/XLXI_20/I_Q14)               | 1     |
XLXI_3/XLXI_20/Q<14>                     | NONE(XLXI_3/XLXI_20/I_Q15)               | 1     |
CLOCK                                    | BUFGP                                    | 1     |
XLXI_3/XLXI_19/Q<0>                      | NONE(XLXI_3/XLXI_19/I_Q1)                | 1     |
XLXI_3/XLXI_19/Q<1>                      | NONE(XLXI_3/XLXI_19/I_Q2)                | 1     |
XLXI_3/XLXI_19/Q<2>                      | NONE(XLXI_3/XLXI_19/I_Q3)                | 1     |
XLXI_3/XLXI_19/Q<3>                      | NONE(XLXI_3/XLXI_19/I_Q4)                | 1     |
XLXI_3/XLXI_19/Q<4>                      | NONE(XLXI_3/XLXI_19/I_Q5)                | 1     |
XLXI_3/XLXI_19/Q<5>                      | NONE(XLXI_3/XLXI_19/I_Q6)                | 1     |
XLXI_3/XLXI_19/Q<6>                      | NONE(XLXI_3/XLXI_19/I_Q7)                | 1     |
XLXI_3/XLXI_19/Q<7>                      | NONE(XLXI_3/XLXI_19/I_Q8)                | 1     |
XLXI_3/XLXI_19/Q<8>                      | NONE(XLXI_3/XLXI_19/I_Q9)                | 1     |
XLXI_3/XLXI_19/Q<9>                      | NONE(XLXI_3/XLXI_19/I_Q10)               | 1     |
XLXI_3/XLXI_19/Q<10>                     | NONE(XLXI_3/XLXI_19/I_Q11)               | 1     |
XLXI_3/XLXI_19/Q<11>                     | NONE(XLXI_3/XLXI_19/I_Q12)               | 1     |
XLXI_3/XLXI_19/Q<12>                     | NONE(XLXI_3/XLXI_19/I_Q13)               | 1     |
XLXI_3/XLXI_19/Q<13>                     | NONE(XLXI_3/XLXI_19/I_Q14)               | 1     |
XLXI_3/XLXI_19/Q<14>                     | NONE(XLXI_3/XLXI_19/I_Q15)               | 1     |
XLXI_3/XLXI_15/Q                         | NONE(XLXI_1/XLXI_10/XLXI_1/I_36_32)      | 4     |
-----------------------------------------+------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+-----------------------------+-------+
Control Signal                           | Buffer(FF name)             | Load  |
-----------------------------------------+-----------------------------+-------+
XLXI_3/XLXI_4/EQ(XLXI_3/XLXI_4/I_36_31:O)| NONE(XLXI_3/XLXI_20/I_Q0)   | 16    |
XLXI_3/XLXN_7(XLXI_3/XLXI_7:O)           | NONE(XLXI_3/XLXI_19/I_Q0)   | 16    |
CLEAR                                    | IBUF                        | 6     |
XLXI_3/XLXN_21(XLXI_3/XLXI_18:O)         | NONE(XLXI_3/XLXI_15/I_36_32)| 1     |
-----------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.933ns (Maximum Frequency: 111.944MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 17.337ns
   Maximum combinational path delay: 17.410ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_4/EQ'
  Clock period: 4.630ns (frequency: 215.983MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               4.630ns (Levels of Logic = 2)
  Source:            XLXI_3/XLXI_15/I_36_32 (FF)
  Destination:       XLXI_3/XLXI_15/I_36_32 (FF)
  Source Clock:      XLXI_3/XLXI_4/EQ rising
  Destination Clock: XLXI_3/XLXI_4/EQ rising

  Data Path: XLXI_3/XLXI_15/I_36_32 to XLXI_3/XLXI_15/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.720   1.003  I_36_32 (Q)
     AND3B2:I2->O          1   0.551   0.801  I_36_37 (A0)
     OR3:I2->O             1   0.551   0.801  I_36_41 (AD)
     FDC:D                     0.203          I_36_32
    ----------------------------------------
    Total                      4.630ns (2.025ns logic, 2.605ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_10/XLXI_4/Q'
  Clock period: 6.102ns (frequency: 163.881MHz)
  Total number of paths / destination ports: 10 / 2
-------------------------------------------------------------------------
Delay:               6.102ns (Levels of Logic = 4)
  Source:            XLXI_1/XLXI_6/XLXI_1/XLXI_1/I_36_32 (FF)
  Destination:       XLXI_1/XLXI_6/XLXI_1/XLXI_2/I_36_32 (FF)
  Source Clock:      XLXI_1/XLXI_10/XLXI_4/Q rising
  Destination Clock: XLXI_1/XLXI_10/XLXI_4/Q rising

  Data Path: XLXI_1/XLXI_6/XLXI_1/XLXI_1/I_36_32 to XLXI_1/XLXI_6/XLXI_1/XLXI_2/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.720   0.921  I_36_32 (Q)
     end scope: 'XLXI_1/XLXI_6/XLXI_1/XLXI_1'
     INV:I->O              6   0.551   1.003  XLXI_1/XLXI_6/XLXI_1/XLXI_3 (XLXI_1/XLXI_6/XLXI_1/XLXN_3)
     begin scope: 'XLXI_1/XLXI_6/XLXI_1/XLXI_2'
     AND3B2:I0->O          1   0.551   0.801  I_36_37 (A0)
     OR3:I2->O             1   0.551   0.801  I_36_41 (AD)
     FDC:D                     0.203          I_36_32
    ----------------------------------------
    Total                      6.102ns (2.576ns logic, 3.526ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_3/EQ'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q0 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q0 (FF)
  Source Clock:      XLXI_3/XLXI_3/EQ falling
  Destination Clock: XLXI_3/XLXI_3/EQ falling

  Data Path: XLXI_3/XLXI_20/I_Q0 to XLXI_3/XLXI_20/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q0 (Q<0>)
     INV:I->O              1   0.551   0.801  I_36_84 (TQ0)
     FDCE_1:D                  0.203          I_Q0
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<0>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q1 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q1 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<0> falling
  Destination Clock: XLXI_3/XLXI_20/Q<0> falling

  Data Path: XLXI_3/XLXI_20/I_Q1 to XLXI_3/XLXI_20/I_Q1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q1 (Q<1>)
     INV:I->O              1   0.551   0.801  I_36_62 (TQ1)
     FDCE_1:D                  0.203          I_Q1
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<1>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q2 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q2 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<1> falling
  Destination Clock: XLXI_3/XLXI_20/Q<1> falling

  Data Path: XLXI_3/XLXI_20/I_Q2 to XLXI_3/XLXI_20/I_Q2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q2 (Q<2>)
     INV:I->O              1   0.551   0.801  I_36_63 (TQ2)
     FDCE_1:D                  0.203          I_Q2
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<2>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q3 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q3 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<2> falling
  Destination Clock: XLXI_3/XLXI_20/Q<2> falling

  Data Path: XLXI_3/XLXI_20/I_Q3 to XLXI_3/XLXI_20/I_Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q3 (Q<3>)
     INV:I->O              1   0.551   0.801  I_36_64 (TQ3)
     FDCE_1:D                  0.203          I_Q3
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<3>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q4 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q4 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<3> falling
  Destination Clock: XLXI_3/XLXI_20/Q<3> falling

  Data Path: XLXI_3/XLXI_20/I_Q4 to XLXI_3/XLXI_20/I_Q4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q4 (Q<4>)
     INV:I->O              1   0.551   0.801  I_36_54 (TQ4)
     FDCE_1:D                  0.203          I_Q4
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<4>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q5 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q5 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<4> falling
  Destination Clock: XLXI_3/XLXI_20/Q<4> falling

  Data Path: XLXI_3/XLXI_20/I_Q5 to XLXI_3/XLXI_20/I_Q5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q5 (Q<5>)
     INV:I->O              1   0.551   0.801  I_36_61 (TQ5)
     FDCE_1:D                  0.203          I_Q5
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<5>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q6 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q6 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<5> falling
  Destination Clock: XLXI_3/XLXI_20/Q<5> falling

  Data Path: XLXI_3/XLXI_20/I_Q6 to XLXI_3/XLXI_20/I_Q6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q6 (Q<6>)
     INV:I->O              1   0.551   0.801  I_36_60 (TQ6)
     FDCE_1:D                  0.203          I_Q6
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<6>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q7 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q7 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<6> falling
  Destination Clock: XLXI_3/XLXI_20/Q<6> falling

  Data Path: XLXI_3/XLXI_20/I_Q7 to XLXI_3/XLXI_20/I_Q7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q7 (Q<7>)
     INV:I->O              1   0.551   0.801  I_36_59 (TQ7)
     FDCE_1:D                  0.203          I_Q7
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<7>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q8 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q8 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<7> falling
  Destination Clock: XLXI_3/XLXI_20/Q<7> falling

  Data Path: XLXI_3/XLXI_20/I_Q8 to XLXI_3/XLXI_20/I_Q8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q8 (Q<8>)
     INV:I->O              1   0.551   0.801  I_36_68 (TQ8)
     FDCE_1:D                  0.203          I_Q8
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<8>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q9 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q9 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<8> falling
  Destination Clock: XLXI_3/XLXI_20/Q<8> falling

  Data Path: XLXI_3/XLXI_20/I_Q9 to XLXI_3/XLXI_20/I_Q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q9 (Q<9>)
     INV:I->O              1   0.551   0.801  I_36_67 (TQ9)
     FDCE_1:D                  0.203          I_Q9
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<9>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q10 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q10 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<9> falling
  Destination Clock: XLXI_3/XLXI_20/Q<9> falling

  Data Path: XLXI_3/XLXI_20/I_Q10 to XLXI_3/XLXI_20/I_Q10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q10 (Q<10>)
     INV:I->O              1   0.551   0.801  I_36_66 (TQ10)
     FDCE_1:D                  0.203          I_Q10
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<10>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q11 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q11 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<10> falling
  Destination Clock: XLXI_3/XLXI_20/Q<10> falling

  Data Path: XLXI_3/XLXI_20/I_Q11 to XLXI_3/XLXI_20/I_Q11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q11 (Q<11>)
     INV:I->O              1   0.551   0.801  I_36_65 (TQ11)
     FDCE_1:D                  0.203          I_Q11
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<11>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q12 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q12 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<11> falling
  Destination Clock: XLXI_3/XLXI_20/Q<11> falling

  Data Path: XLXI_3/XLXI_20/I_Q12 to XLXI_3/XLXI_20/I_Q12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q12 (Q<12>)
     INV:I->O              1   0.551   0.801  I_36_55 (TQ12)
     FDCE_1:D                  0.203          I_Q12
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<12>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q13 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q13 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<12> falling
  Destination Clock: XLXI_3/XLXI_20/Q<12> falling

  Data Path: XLXI_3/XLXI_20/I_Q13 to XLXI_3/XLXI_20/I_Q13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q13 (Q<13>)
     INV:I->O              1   0.551   0.801  I_36_56 (TQ13)
     FDCE_1:D                  0.203          I_Q13
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<13>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q14 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q14 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<13> falling
  Destination Clock: XLXI_3/XLXI_20/Q<13> falling

  Data Path: XLXI_3/XLXI_20/I_Q14 to XLXI_3/XLXI_20/I_Q14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q14 (Q<14>)
     INV:I->O              1   0.551   0.801  I_36_57 (TQ14)
     FDCE_1:D                  0.203          I_Q14
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_20/Q<14>'
  Clock period: 3.152ns (frequency: 317.259MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.152ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_20/I_Q15 (FF)
  Destination:       XLXI_3/XLXI_20/I_Q15 (FF)
  Source Clock:      XLXI_3/XLXI_20/Q<14> falling
  Destination Clock: XLXI_3/XLXI_20/Q<14> falling

  Data Path: XLXI_3/XLXI_20/I_Q15 to XLXI_3/XLXI_20/I_Q15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           2   0.720   0.877  I_Q15 (Q<15>)
     INV:I->O              1   0.551   0.801  I_36_58 (TQ15)
     FDCE_1:D                  0.203          I_Q15
    ----------------------------------------
    Total                      3.152ns (1.474ns logic, 1.678ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q0 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q0 (FF)
  Source Clock:      CLOCK falling
  Destination Clock: CLOCK falling

  Data Path: XLXI_3/XLXI_19/I_Q0 to XLXI_3/XLXI_19/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q0 (Q<0>)
     INV:I->O              1   0.551   0.801  I_36_84 (TQ0)
     FDCE_1:D                  0.203          I_Q0
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<0>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q1 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q1 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<0> falling
  Destination Clock: XLXI_3/XLXI_19/Q<0> falling

  Data Path: XLXI_3/XLXI_19/I_Q1 to XLXI_3/XLXI_19/I_Q1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q1 (Q<1>)
     INV:I->O              1   0.551   0.801  I_36_62 (TQ1)
     FDCE_1:D                  0.203          I_Q1
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<1>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q2 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q2 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<1> falling
  Destination Clock: XLXI_3/XLXI_19/Q<1> falling

  Data Path: XLXI_3/XLXI_19/I_Q2 to XLXI_3/XLXI_19/I_Q2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q2 (Q<2>)
     INV:I->O              1   0.551   0.801  I_36_63 (TQ2)
     FDCE_1:D                  0.203          I_Q2
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<2>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q3 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q3 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<2> falling
  Destination Clock: XLXI_3/XLXI_19/Q<2> falling

  Data Path: XLXI_3/XLXI_19/I_Q3 to XLXI_3/XLXI_19/I_Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q3 (Q<3>)
     INV:I->O              1   0.551   0.801  I_36_64 (TQ3)
     FDCE_1:D                  0.203          I_Q3
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<3>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q4 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q4 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<3> falling
  Destination Clock: XLXI_3/XLXI_19/Q<3> falling

  Data Path: XLXI_3/XLXI_19/I_Q4 to XLXI_3/XLXI_19/I_Q4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q4 (Q<4>)
     INV:I->O              1   0.551   0.801  I_36_54 (TQ4)
     FDCE_1:D                  0.203          I_Q4
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<4>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q5 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q5 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<4> falling
  Destination Clock: XLXI_3/XLXI_19/Q<4> falling

  Data Path: XLXI_3/XLXI_19/I_Q5 to XLXI_3/XLXI_19/I_Q5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q5 (Q<5>)
     INV:I->O              1   0.551   0.801  I_36_61 (TQ5)
     FDCE_1:D                  0.203          I_Q5
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<5>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q6 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q6 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<5> falling
  Destination Clock: XLXI_3/XLXI_19/Q<5> falling

  Data Path: XLXI_3/XLXI_19/I_Q6 to XLXI_3/XLXI_19/I_Q6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q6 (Q<6>)
     INV:I->O              1   0.551   0.801  I_36_60 (TQ6)
     FDCE_1:D                  0.203          I_Q6
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<6>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q7 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q7 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<6> falling
  Destination Clock: XLXI_3/XLXI_19/Q<6> falling

  Data Path: XLXI_3/XLXI_19/I_Q7 to XLXI_3/XLXI_19/I_Q7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q7 (Q<7>)
     INV:I->O              1   0.551   0.801  I_36_59 (TQ7)
     FDCE_1:D                  0.203          I_Q7
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<7>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q8 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q8 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<7> falling
  Destination Clock: XLXI_3/XLXI_19/Q<7> falling

  Data Path: XLXI_3/XLXI_19/I_Q8 to XLXI_3/XLXI_19/I_Q8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q8 (Q<8>)
     INV:I->O              1   0.551   0.801  I_36_68 (TQ8)
     FDCE_1:D                  0.203          I_Q8
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<8>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q9 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q9 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<8> falling
  Destination Clock: XLXI_3/XLXI_19/Q<8> falling

  Data Path: XLXI_3/XLXI_19/I_Q9 to XLXI_3/XLXI_19/I_Q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q9 (Q<9>)
     INV:I->O              1   0.551   0.801  I_36_67 (TQ9)
     FDCE_1:D                  0.203          I_Q9
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<9>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q10 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q10 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<9> falling
  Destination Clock: XLXI_3/XLXI_19/Q<9> falling

  Data Path: XLXI_3/XLXI_19/I_Q10 to XLXI_3/XLXI_19/I_Q10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q10 (Q<10>)
     INV:I->O              1   0.551   0.801  I_36_66 (TQ10)
     FDCE_1:D                  0.203          I_Q10
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<10>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q11 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q11 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<10> falling
  Destination Clock: XLXI_3/XLXI_19/Q<10> falling

  Data Path: XLXI_3/XLXI_19/I_Q11 to XLXI_3/XLXI_19/I_Q11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q11 (Q<11>)
     INV:I->O              1   0.551   0.801  I_36_65 (TQ11)
     FDCE_1:D                  0.203          I_Q11
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<11>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q12 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q12 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<11> falling
  Destination Clock: XLXI_3/XLXI_19/Q<11> falling

  Data Path: XLXI_3/XLXI_19/I_Q12 to XLXI_3/XLXI_19/I_Q12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q12 (Q<12>)
     INV:I->O              1   0.551   0.801  I_36_55 (TQ12)
     FDCE_1:D                  0.203          I_Q12
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<12>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q13 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q13 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<12> falling
  Destination Clock: XLXI_3/XLXI_19/Q<12> falling

  Data Path: XLXI_3/XLXI_19/I_Q13 to XLXI_3/XLXI_19/I_Q13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q13 (Q<13>)
     INV:I->O              1   0.551   0.801  I_36_56 (TQ13)
     FDCE_1:D                  0.203          I_Q13
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<13>'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q14 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q14 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<13> falling
  Destination Clock: XLXI_3/XLXI_19/Q<13> falling

  Data Path: XLXI_3/XLXI_19/I_Q14 to XLXI_3/XLXI_19/I_Q14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   0.907  I_Q14 (Q<14>)
     INV:I->O              1   0.551   0.801  I_36_57 (TQ14)
     FDCE_1:D                  0.203          I_Q14
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_19/Q<14>'
  Clock period: 3.152ns (frequency: 317.259MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.152ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19/I_Q15 (FF)
  Destination:       XLXI_3/XLXI_19/I_Q15 (FF)
  Source Clock:      XLXI_3/XLXI_19/Q<14> falling
  Destination Clock: XLXI_3/XLXI_19/Q<14> falling

  Data Path: XLXI_3/XLXI_19/I_Q15 to XLXI_3/XLXI_19/I_Q15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           2   0.720   0.877  I_Q15 (Q<15>)
     INV:I->O              1   0.551   0.801  I_36_58 (TQ15)
     FDCE_1:D                  0.203          I_Q15
    ----------------------------------------
    Total                      3.152ns (1.474ns logic, 1.678ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_15/Q'
  Clock period: 8.933ns (frequency: 111.944MHz)
  Total number of paths / destination ports: 77 / 4
-------------------------------------------------------------------------
Delay:               8.933ns (Levels of Logic = 6)
  Source:            XLXI_1/XLXI_10/XLXI_4/I_36_32 (FF)
  Destination:       XLXI_1/XLXI_10/XLXI_2/I_36_32 (FF)
  Source Clock:      XLXI_3/XLXI_15/Q rising
  Destination Clock: XLXI_3/XLXI_15/Q rising

  Data Path: XLXI_1/XLXI_10/XLXI_4/I_36_32 to XLXI_1/XLXI_10/XLXI_2/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.720   1.144  I_36_32 (Q)
     end scope: 'XLXI_1/XLXI_10/XLXI_4'
     INV:I->O              1   0.551   0.801  XLXI_1/XLXI_10/XLXI_16 (XLXI_1/XLXI_10/XLXN_18)
     AND3:I2->O            1   0.551   0.801  XLXI_1/XLXI_10/XLXI_13 (XLXI_1/XLXI_10/XLXN_16)
     OR2:I1->O             3   0.551   0.907  XLXI_1/XLXI_10/XLXI_28 (XLXI_1/XLXI_10/XLXN_22)
     begin scope: 'XLXI_1/XLXI_10/XLXI_2'
     AND3B2:I0->O          1   0.551   0.801  I_36_37 (A0)
     OR3:I2->O             1   0.551   0.801  I_36_41 (AD)
     FDC:D                     0.203          I_36_32
    ----------------------------------------
    Total                      8.933ns (3.678ns logic, 5.255ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/XLXI_15/Q'
  Total number of paths / destination ports: 36 / 7
-------------------------------------------------------------------------
Offset:              17.337ns (Levels of Logic = 10)
  Source:            XLXI_1/XLXI_10/XLXI_1/I_36_32 (FF)
  Destination:       D (PAD)
  Source Clock:      XLXI_3/XLXI_15/Q rising

  Data Path: XLXI_1/XLXI_10/XLXI_1/I_36_32 to D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.720   1.124  I_36_32 (Q)
     end scope: 'XLXI_1/XLXI_10/XLXI_1'
     begin scope: 'XLXI_4'
     AND2B1:I1->O          1   0.551   0.801  I_36_7 (M0)
     OR2:I1->O             5   0.551   0.921  I_36_8 (O)
     end scope: 'XLXI_4'
     INV:I->O              7   0.551   1.066  XLXI_9/XLXI_3 (XLXI_9/XLXN_34)
     AND2:I0->O            1   0.551   0.801  XLXI_9/XLXI_13 (XLXI_9/XLXN_40)
     OR4:I3->O             1   0.551   0.801  XLXI_9/XLXI_17 (XLXI_9/XLXN_52)
     OR2:I0->O             1   0.551   0.801  XLXI_9/XLXI_18 (XLXN_18)
     INV:I->O              1   0.551   0.801  XLXI_13 (D_OBUF)
     OBUF:I->O                 5.644          D_OBUF (D)
    ----------------------------------------
    Total                     17.337ns (10.221ns logic, 7.116ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_10/XLXI_4/Q'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              17.143ns (Levels of Logic = 10)
  Source:            XLXI_1/XLXI_6/XLXI_1/XLXI_2/I_36_32 (FF)
  Destination:       D (PAD)
  Source Clock:      XLXI_1/XLXI_10/XLXI_4/Q rising

  Data Path: XLXI_1/XLXI_6/XLXI_1/XLXI_2/I_36_32 to D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   0.917  I_36_32 (Q)
     end scope: 'XLXI_1/XLXI_6/XLXI_1/XLXI_2'
     begin scope: 'XLXI_5'
     AND2:I0->O            1   0.551   0.801  I_36_9 (M1)
     OR2:I0->O             8   0.551   1.083  I_36_8 (O)
     end scope: 'XLXI_5'
     INV:I->O              4   0.551   0.917  XLXI_9/XLXI_2 (XLXI_9/XLXN_33)
     AND3:I1->O            1   0.551   0.801  XLXI_9/XLXI_16 (XLXI_9/XLXN_43)
     OR4:I0->O             1   0.551   0.801  XLXI_9/XLXI_17 (XLXI_9/XLXN_52)
     OR2:I0->O             1   0.551   0.801  XLXI_9/XLXI_18 (XLXN_18)
     INV:I->O              1   0.551   0.801  XLXI_13 (D_OBUF)
     OBUF:I->O                 5.644          D_OBUF (D)
    ----------------------------------------
    Total                     17.143ns (10.221ns logic, 6.922ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 72 / 7
-------------------------------------------------------------------------
Delay:               17.410ns (Levels of Logic = 10)
  Source:            BUTTON (PAD)
  Destination:       D (PAD)

  Data Path: BUTTON to D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.821   1.083  BUTTON_IBUF (BUTTON_IBUF)
     begin scope: 'XLXI_5'
     AND2B1:I0->O          1   0.551   0.801  I_36_7 (M0)
     OR2:I1->O             8   0.551   1.083  I_36_8 (O)
     end scope: 'XLXI_5'
     INV:I->O              4   0.551   0.917  XLXI_9/XLXI_2 (XLXI_9/XLXN_33)
     AND3:I1->O            1   0.551   0.801  XLXI_9/XLXI_16 (XLXI_9/XLXN_43)
     OR4:I0->O             1   0.551   0.801  XLXI_9/XLXI_17 (XLXI_9/XLXN_52)
     OR2:I0->O             1   0.551   0.801  XLXI_9/XLXI_18 (XLXN_18)
     INV:I->O              1   0.551   0.801  XLXI_13 (D_OBUF)
     OBUF:I->O                 5.644          D_OBUF (D)
    ----------------------------------------
    Total                     17.410ns (10.322ns logic, 7.088ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.69 secs
 
--> 

Total memory usage is 4553784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

