  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.104 seconds; current allocated memory: 273.746 MB.
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.846 seconds; current allocated memory: 276.395 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,573 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,721 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,055 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,137 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,139 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,145 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_2' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:32:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:26:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_2' (FIR_HLS.cpp:32:22) in function 'FIR_filter' completely with a factor of 391 (FIR_HLS.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_1' (FIR_HLS.cpp:26:19) in function 'FIR_filter' completely with a factor of 195 (FIR_HLS.cpp:19:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR1' due to pipeline pragma (./FIR_HLS.h:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL11H_accu_FIR1': Complete partitioning on dimension 1. (./FIR_HLS.h:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.331 seconds; current allocated memory: 278.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 278.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 283.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 286.570 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'FIR_filter' (FIR_HLS.cpp:19:56)...78 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 308.836 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 314.035 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FIR_HLS' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln27_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 85, function 'FIR_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.201 seconds; current allocated memory: 326.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 327.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 327.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 331.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_195' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter' pipeline 'FIR_filter' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'FIR_filter' is 47166 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_24s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_31s_31_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_31s_31_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11ns_31s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11s_18s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11s_31s_31_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_12ns_31s_31_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13ns_26s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13ns_31s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_30s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_4ns_31s_31_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_31s_31_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_31s_31_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_31s_31_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_31s_31_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_31s_31_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_31s_31_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_31s_31_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_31s_31_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9ns_31s_31_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_31s_31_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.795 seconds; current allocated memory: 346.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR_HLS' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_HLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.968 seconds; current allocated memory: 363.930 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.397 seconds; current allocated memory: 366.562 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.371 seconds; current allocated memory: 373.594 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR_HLS.
INFO: [HLS 200-789] **** Estimated Fmax: 179.22 MHz
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 4 seconds. Total elapsed time: 40.262 seconds; peak allocated memory: 374.324 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 45s
