Warnings in file C:\Users\23945\Documents\AlchitryProjects\Snake\source\beta_cpu.luc:
    Line 122, Column 34 : The signal "random_number_generator.num" is wider than "regfile_system.write_data" and the most significant bits will be dropped
    Line 3, Column 4 : "slowclk" was never used
Warnings in file C:\Users\23945\Documents\AlchitryProjects\Snake\source\au_top.luc:
    Line 115, Column 26 : The signal "memory_unit.data_memory_output" is wider than "matrixwriter.data" and the most significant bits will be dropped
    Line 3, Column 4 : "rst_n" was never used
    Line 98, Column 17 : The signal "memory_unit.data_memory_output" is wider than "led[2:0]" and the most significant bits will be dropped
    Line 108, Column 26 : The signal "beta.mem_data_address[15:0]" is wider than "memory_unit.waddr" and the most significant bits will be dropped
    Line 109, Column 26 : The signal "beta.mem_data_address[15:0]" is wider than "memory_unit.raddr" and the most significant bits will be dropped
Warnings in file C:\Users\23945\Documents\AlchitryProjects\Snake\source\memoryunit.luc:
    Line 331, Column 29 : The signal "data_memory_input" is wider than "data_memory.write_data" and the most significant bits will be dropped
Starting Vivado...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\23945\Documents\AlchitryProjects\Snake\work\project.tcl}
# set projDir "C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado"
# set projName "Snake"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/au_top_0.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/button_conditioner_1.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/edge_detector_2.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/beta_cpu_3.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/counter_4.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/memoryunit_5.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/reset_conditioner_6.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/matrix_writer_7.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/pipeline_8.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/pn_gen_9.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/control_unit_10.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/alu_11.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/regfile_12.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/simple_dual_ram_13.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/adder_14.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/boolean_15.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/shifter_16.v" "C:/Users/23945/Documents/AlchitryProjects/Snake/work/verilog/compare_17.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/23945/Documents/AlchitryProjects/Snake/work/constraint/custom.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Sat Nov 28 21:47:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Nov 28 21:47:42 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10408
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_1' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_8' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/pipeline_8.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_8' (1#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/pipeline_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_1' (2#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (3#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'beta_cpu_3' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/beta_cpu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_9' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/pn_gen_9.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_9' (4#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/pn_gen_9.v:11]
INFO: [Synth 8-6157] synthesizing module 'control_unit_10' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/control_unit_10.v:7]
	Parameter CU_ROM bound to: 1152'b011100000000000100000000110001101100000000110000101100000000110000001100011100000000000100000000101011001100000000101111001100000000101100001100011100000000000100000000111011101100000000111010101100000000111001101100011100000000000100011100000000000100000000100000101100000000100000001100011100000000000100000000010001101100000000010000101100000000010000001100011100000000000100000000001011001100000000001111001100000000001100001100011100000000000100000000011011101100000000011010101100000000011001101100011100000000000100011100000000000100000000000000101100000000000000001100000010001101010110000010001101000100000010001101000100011100000000000100000000000000001100011100000000000100000001100000000001000000100000010110011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit_10' (5#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/control_unit_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_11' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/alu_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_14' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/adder_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/adder_14.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_14' (6#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/adder_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_15' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_15' (7#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_16' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/shifter_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_16' (8#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/shifter_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_17' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_17' (9#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/alu_11.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_11' (10#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/alu_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_12' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/regfile_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile_12' (11#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/regfile_12.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/beta_cpu_3.v:143]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/beta_cpu_3.v:155]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/beta_cpu_3.v:172]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/beta_cpu_3.v:184]
INFO: [Synth 8-6155] done synthesizing module 'beta_cpu_3' (12#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/beta_cpu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/counter_4.v:14]
	Parameter SIZE bound to: 5'b11011 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (13#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6157] synthesizing module 'memoryunit_5' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/memoryunit_5.v:7]
	Parameter SAMPLE_CODE bound to: 9728'b011101111111111111111110110110110111011111111111111111111111110011000011100111000000000000000001011110111111101111111111111110101101011101111100000000000000000011000011101111010000000000000001011101111111101100000000000001011101011101111101000000000111111110000011100111111111100000000000100000111011111111111000000000001000001110011111111110000000000010110111010110101110100000000000101101110011100111100000000000001100001110111111000000000000101011000011100111110000000000001011011011110101111100000000000000000110111100111111000000000000000001110111111111100000000000000110100000111101110011111000000000001010001110011100111010000000000010010011101000011101000000000000100100111000000011001000000000000111101111110100000000000001011010100110100101001110000000000000101001111001110011101000000000001010011010010100101010000000000011010011101111010000000000000000110100111001110000000000000000001101011110100001000000000100000011010111100000000000000000100000110101101010000100000000000000001101011010000000000000000000000001111011111111000000000000100000101000111001110011101000000000001001001110100001101000000000000010010011100000001001100000000000011110111111110000000000000001001101001110010110000000000000100101111011111111000000000000100110101000111001110011101000000000001001001110100001100010000000000010010011100000001000000000000000011110111111110000000000000010101101001110010110000000000000100001111011111111000000000000101100101000111001110011101000000000001001001110100001011110000000000010010011100000000111000000000000011110111111110000000000000100001101001110010110000000000000011101111011111111000000000000110010101000111001110011101000000000001001001110100001011010000000000010010011100000000110000000000000011110111111110000000000000101101101001110010110000000000000011001111011111111000000000000111000101000111001110011101000000000001001001110100001010110000000000010010011100000000101000000000000011110111111110000000000000111001101001110010110000000000000010101111011111111000000000000111110101000111001110011101000000000001001001110100001010010000000000010010011100000000100000000000000011110111111110000000000001000101101001110010110000000000000010001111011111111000000000001000100101000111001110011101000000000001001001110100001001110000000000010010011100000000011000000000000011110111111110000000000001010001101001110010110000000000000001101111011111111000000000001001010101000111001110011101000000000001001001110100001001010000000000010010011100000000010000000000000011110111111110000000000001011101101001110010110000000000000001001111011111111000000000001010000101000111001110011101000000000001001001110100001000110000000000010010011100000000001000000000000011110111111110000000000001101001101001110010110000000000000000101100111011111000000000000000000011110111111110100000000000000011100001101111111000000000000000101100111011111000000000000000000110000110111111100000000000010001110001110110010000000000001000010100111100111001001100000000000101100111001001011100000000000001100001110011111000000000000011001111011111111000000000000001001110101111001011000000000000010100110011101111100000000000000000001111011111111010000000000000001110000110111111100000000000000010110011101111100000000000000000011000011011111110000000000001000111000111011000000000000000100001010011110011100100010000000000010110011100100001110000000000000110000111001111100000000000001100111101111111100000000000001010011010111100101100000000000001001011001110111110000000000000000000111101111111101000000000000000111000011011111110000000000000001011001110111110000000000000000001100001101111111000000000000100011100011101011100000000000010000101001111001110001111000000000001011001110001110111000000000000011000011100111110000000000000110011110111111110000000000000111111101011110010110000000000000100001100111011111000000000000000000011110111111110100000000000000011100001101111111000000000000000101100111011111000000000000000000110000110111111100000000000010001110001110101100000000000001000010100111100111000110100000000000101100111000110011100000
000000001100001110011111000000000000011001111011111111000000000000101010110101111001011000000000000001110110011101111100000000000000000001111011111111010000000000000001110000110111111100000000000000010110011101111100000000000000000011000011011111110000000000001000111000111010101000000000000100001010011110011100010110000000000010110011100010101110000000000000110000111001111100000000000001100111101111111100000000000011010111010111100101100000000000000110011001110111110000000000000000000111101111111101000000000000000111000011011111110000000000000001011001110111110000000000000000001100001101111111000000000000100011100011101010000000000000010000101001111001110001001000000000001011001110001000111000000000000011000011100111110000000000000110011110111111110000000000010000001101011110010110000000000000010101100111011111000000000000000000011110111111110100000000000000011100001101111111000000000000000101100111011111000000000000000000110000110111111100000000000010001110001110100110000000000001000010100111100111000011100000000000101100111000011011100000000000001100001110011111000000000000011001111011111111000000000001001011110101111001011000000000000001000110011101111100000000000000000001111011111111010000000000000001110000110111111100000000000000010110011101111100000000000000000011000011011111110000000000001000111000111010010000000000000100001010011110011100001010000000000010110011100001001110000000000000110000111001111100000000000001100111101111111100000000000101011011010111100101100000000000000011011001110111110000000000000000000111101111111101000000000000000111000011011111110000000000000001011001110111110000000000000000001100001101111111000000000000100011100011101000100000000000010000101001111001110000011000000000001011001110000010111000000000000011000011100111110000000000000110011110111111110000000000011000011101011110010110000000000000001001100111011111000000000000000000011110111111110100000000000000011100001101111111000000000000000101100111011111000000000000000000110000110111111100000000000010001110001110100000000000000001000010100111100111000000100000000000101100111000000011100000000000001100001110011111000000000000011001111011111111000000000001101100110101111001011000000000000000010110011101111100000000000000000001111011111111010000000000000001110000110111111100000000000000100110011101111100000000000000000011000011011111110000000000010000111000111011100100000000000100001010011110011100110100000000000010110011100110011110000000000000110000111001111100000000000001101000001110110101111110000000000010000011100101001111100000000000100000100111110111111000000000001000001001011100111110000000000010000010101100111111100000000000100000101001001011111000000000000111101111111011000000000000011011010011011101100000000000001001100000111011010111111000000000001000001110010100111110000000000010000010001111011111100000000000100000100001110011111000000000001000001010110001111110000000000010000010100100001111100000000000011110111111101100000000000011101101001101110110000000000000100010000011101101011111100000000000100000111001010011111000000000001000000111111101111110000000000010000001110111001111100000000000100000101010111111111000000000001000001010001110111110000000000001111011111110110000000000010110110100110111011000000000000001111000001110110101111110000000000010000011100101001111100000000000100000011011110111111000000000001000000110011100111110000000000010000010101011011111100000000000100000101000110011111000000000000111101111111011000000000001111011010011011101100000000000000110100000111011010111111000000000001000001110010100111110000000000010000001011111011111100000000000100000010101110011111000000000001000001010101011111110000000000010000010100010101111100000000000011110111111101100000000001001101101001101110110000000000000010110000011101101011111100000000000100000111001010011111000000000001000000100111101111110000000000010000001000111001111100000000000100000101010100111111000000000001000001010001000111110000000000001111011111110110000000000101110110100110111011000000000000001001000001110110101111110000000000010000011100101001111100
0... (message truncated)
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_13' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/simple_dual_ram_13.v:48]
	Parameter SIZE bound to: 3'b110 
	Parameter DEPTH bound to: 11'b10000000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_13' (14#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/simple_dual_ram_13.v:48]
INFO: [Synth 8-6155] done synthesizing module 'memoryunit_5' (15#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/memoryunit_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_6' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_6' (16#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
INFO: [Synth 8-6157] synthesizing module 'matrix_writer_7' [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/matrix_writer_7.v:12]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
	Parameter DIV bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'matrix_writer_7' (17#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/matrix_writer_7.v:12]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (18#1) [C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.320 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.320 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/Snake/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/Snake/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/23945/Documents/AlchitryProjects/Snake/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1690.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1690.570 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---RAMs : 
	               6K Bit	(1024 X 6 bit)          RAMs := 1     
+---Muxes : 
	1024 Input  512 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   4 Input   16 Bit        Muxes := 4     
	  33 Input   16 Bit        Muxes := 2     
	   6 Input   16 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|regfile_12  | M_registers_q0 | 1024x496      | LUT            | 
|regfile_12  | M_registers_q0 | 1024x496      | LUT            | 
+------------+----------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|au_top_0    | memory_unit/data_memory/mem_reg | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:47 ; elapsed = 00:03:48 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|au_top_0    | memory_unit/data_memory/mem_reg | 1 K x 6(READ_FIRST)    | W |   | 1 K x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance memory_unit/data_memory/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:54 ; elapsed = 00:03:56 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    34|
|3     |LUT1     |    15|
|4     |LUT2     |    79|
|5     |LUT3     |    89|
|6     |LUT4     |   116|
|7     |LUT5     |   198|
|8     |LUT6     |   913|
|9     |MUXF7    |   277|
|10    |MUXF8    |    28|
|11    |RAMB18E1 |     1|
|12    |FDRE     |   712|
|13    |FDSE     |    54|
|14    |IBUF     |    15|
|15    |OBUF     |    58|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1690.570 ; gain = 676.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:36 ; elapsed = 00:03:44 . Memory (MB): peak = 1690.570 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:03:58 ; elapsed = 00:04:00 . Memory (MB): peak = 1690.570 ; gain = 676.250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1690.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 340 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1690.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:04 ; elapsed = 00:04:05 . Memory (MB): peak = 1690.570 ; gain = 676.250
INFO: [Common 17-1381] The checkpoint 'C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 28 21:51:53 2020...
[Sat Nov 28 21:51:58 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:16 . Memory (MB): peak = 1012.871 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Nov 28 21:51:59 2020] Launched impl_1...
Run output will be captured here: C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Nov 28 21:51:59 2020] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1012.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 340 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/Snake/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/Snake/work/constraint/custom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.824 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.875 . Memory (MB): peak = 1012.824 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22c700040

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1246.348 ; gain = 233.523

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22c700040

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1450.777 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22fda9496

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1450.777 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 157015fa8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1450.777 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 157015fa8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1450.777 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 157015fa8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1450.777 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20657c77a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1450.777 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1450.777 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 224ee5d4d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1450.777 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 224ee5d4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1534.621 ; gain = 0.000
Ending Power Optimization Task | Checksum: 224ee5d4d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.732 . Memory (MB): peak = 1534.621 ; gain = 83.844

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 224ee5d4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1534.621 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1534.621 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 224ee5d4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1534.621 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1534.621 ; gain = 521.797
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1534.621 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1534.621 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19b1cdb8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1534.621 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e15f0d30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.840 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c7f80ebb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c7f80ebb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1534.621 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c7f80ebb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1872e94fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 80 LUTNM shape to break, 20 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 79, total 80, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 89 nets or cells. Created 80 new cells, deleted 9 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1534.621 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           80  |              9  |                    89  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           80  |              9  |                    89  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 201dc18b3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1534.621 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1b6019d81

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1534.621 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b6019d81

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18b9451ff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1344918eb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19661fd43

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1541dd213

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c982fe0e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 18ee635b5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e6e9a5aa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ca9c8eb3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 259d52496

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1534.621 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 259d52496

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26524869d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.884 | TNS=-4472.211 |
Phase 1 Physical Synthesis Initialization | Checksum: 252f88f4b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1534.621 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f9faa86f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1534.621 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 26524869d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1534.621 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.649. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1494d4324

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.621 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1494d4324

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1494d4324

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1494d4324

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1534.621 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: cd4baedf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.621 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cd4baedf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.621 ; gain = 0.000
Ending Placer Task | Checksum: 951531d3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.621 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1534.621 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1534.621 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1534.621 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1534.621 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1534.621 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.649 | TNS=-4004.477 |
Phase 1 Physical Synthesis Initialization | Checksum: bb8336db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1534.621 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.649 | TNS=-4004.477 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: bb8336db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.649 | TNS=-4004.477 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data26[0].  Re-placed instance beta/regfile_system/M_registers_q_reg[416]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data26[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.628 | TNS=-4004.559 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data17[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[272]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data17[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net beta/M_beta_ia[9]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net beta/M_beta_ia[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.587 | TNS=-4015.176 |
INFO: [Physopt 32-81] Processed net beta/M_beta_ia[9]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/M_beta_ia[9]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.586 | TNS=-4019.858 |
INFO: [Physopt 32-81] Processed net beta/M_beta_ia[9]_repN_9. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/M_beta_ia[9]_repN_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.580 | TNS=-4032.037 |
INFO: [Physopt 32-81] Processed net beta/M_beta_ia[10]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net beta/M_beta_ia[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.578 | TNS=-4074.098 |
INFO: [Physopt 32-572] Net beta/M_beta_ia[9]_repN_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/M_beta_ia[9]_repN_10.  Did not re-place instance beta/M_pc_q_reg[9]_replica_10
INFO: [Physopt 32-702] Processed net beta/M_beta_ia[9]_repN_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_regfile_system_write_data[0].  Did not re-place instance beta/control_system/M_registers_q[480]_i_2
INFO: [Physopt 32-710] Processed net beta/random_number_generator/M_regfile_system_write_data_0[0]. Critical path length was reduced through logic transformation on cell beta/random_number_generator/M_registers_q[480]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/M_regfile_system_write_data[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.256 | TNS=-4064.765 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[0].  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_1
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/s.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_2
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[0]. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[8]_inst_i_1_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/s. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.086 | TNS=-4059.325 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0.  Re-placed instance beta/regfile_system/io_led_OBUF[8]_inst_i_7
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.083 | TNS=-4059.229 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_7
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_14
INFO: [Physopt 32-710] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0. Critical path length was reduced through logic transformation on cell beta/regfile_system/io_led_OBUF[8]_inst_i_7_comp.
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.952 | TNS=-4055.036 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_13_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_13
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.900 | TNS=-4053.372 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_13_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_13
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[15]_inst_i_32_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[11]_inst_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[11]_inst_i_18_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[11]_inst_i_18
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[11]_inst_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/mem_reg_i_61_n_0.  Did not re-place instance beta/regfile_system/mem_reg_i_61
INFO: [Physopt 32-572] Net beta/regfile_system/mem_reg_i_61_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/regfile_system/mem_reg_i_61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.837 | TNS=-4051.356 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/mem_reg_i_61_n_0.  Did not re-place instance beta/regfile_system/mem_reg_i_61
INFO: [Physopt 32-81] Processed net beta/regfile_system/mem_reg_i_61_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/regfile_system/mem_reg_i_61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.830 | TNS=-4051.164 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/mem_reg_i_61_n_0.  Did not re-place instance beta/regfile_system/mem_reg_i_61
INFO: [Physopt 32-702] Processed net beta/regfile_system/mem_reg_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/mem_reg_i_146_n_0.  Did not re-place instance beta/regfile_system/mem_reg_i_146
INFO: [Physopt 32-572] Net beta/regfile_system/mem_reg_i_146_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/regfile_system/mem_reg_i_146_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.792 | TNS=-4049.563 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data1[9].  Re-placed instance beta/regfile_system/M_registers_q_reg[25]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data1[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.780 | TNS=-4049.040 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_21_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_21
INFO: [Physopt 32-710] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0. Critical path length was reduced through logic transformation on cell beta/regfile_system/io_led_OBUF[8]_inst_i_7_comp_1.
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.773 | TNS=-4048.817 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/mem_reg_i_147_n_0.  Did not re-place instance beta/regfile_system/mem_reg_i_147
INFO: [Physopt 32-572] Net beta/regfile_system/mem_reg_i_147_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/regfile_system/mem_reg_i_147_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.742 | TNS=-4047.824 |
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[2]_3[2].  Did not re-place instance beta/control_system/io_led_OBUF[11]_inst_i_12
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[2]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net beta/regfile_system/M_pc_q_reg[2][3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_pc_q_reg[2][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.728 | TNS=-4037.122 |
INFO: [Physopt 32-702] Processed net memory_unit/data_memory/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/mem_reg_i_91_0.  Did not re-place instance beta/regfile_system/mem_reg_i_29
INFO: [Physopt 32-710] Processed net beta/control_system/ADDRARDADDR[0]. Critical path length was reduced through logic transformation on cell beta/control_system/mem_reg_i_3_comp.
INFO: [Physopt 32-735] Processed net beta/regfile_system/mem_reg_i_91_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.722 | TNS=-4023.042 |
INFO: [Physopt 32-572] Net beta/regfile_system/M_pc_q_reg[2][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2][3].  Did not re-place instance beta/regfile_system/io_led_OBUF[11]_inst_i_7
INFO: [Physopt 32-710] Processed net beta/control_system/M_pc_q_reg[2]_3[2]. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[11]_inst_i_12_comp.
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_pc_q_reg[2][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.721 | TNS=-4024.846 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[14]_inst_i_12_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[14]_inst_i_3
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[6]. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[14]_inst_i_1_comp.
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[14]_inst_i_12_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.716 | TNS=-4007.790 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_21_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_21_comp
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[2]_2[0].  Did not re-place instance beta/control_system/io_led_OBUF[15]_inst_i_28
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[2]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2][4].  Did not re-place instance beta/regfile_system/io_led_OBUF[12]_inst_i_5
INFO: [Physopt 32-710] Processed net beta/control_system/M_pc_q_reg[2]_2[0]. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[15]_inst_i_28_comp.
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_pc_q_reg[2][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.710 | TNS=-4007.604 |
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[2]_3[1].  Did not re-place instance beta/control_system/io_led_OBUF[11]_inst_i_13
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[2]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/regfile_system/M_pc_q_reg[2][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2][2].  Did not re-place instance beta/regfile_system/io_led_OBUF[10]_inst_i_6
INFO: [Physopt 32-710] Processed net beta/control_system/M_pc_q_reg[2]_3[1]. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[11]_inst_i_13_comp.
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_pc_q_reg[2][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.704 | TNS=-4008.662 |
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[2]_3[0].  Did not re-place instance beta/control_system/io_led_OBUF[11]_inst_i_14
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[2]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/regfile_system/M_pc_q_reg[2][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2][1].  Did not re-place instance beta/regfile_system/io_led_OBUF[9]_inst_i_6
INFO: [Physopt 32-710] Processed net beta/control_system/M_pc_q_reg[2]_3[0]. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[11]_inst_i_14_comp.
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_pc_q_reg[2][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.703 | TNS=-4008.630 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/mem_reg_i_146_n_0.  Did not re-place instance beta/regfile_system/mem_reg_i_146
INFO: [Physopt 32-572] Net beta/regfile_system/mem_reg_i_146_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/regfile_system/mem_reg_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/M_regfile_system_read_address_2__4[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/M_regfile_system_read_address_2__4[3].  Did not re-place instance beta/control_system/mem_reg_i_172
INFO: [Physopt 32-702] Processed net beta/control_system/M_regfile_system_read_address_2__4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_198_n_0.  Did not re-place instance beta/control_system/mem_reg_i_198
INFO: [Physopt 32-572] Net beta/control_system/mem_reg_i_198_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_252_n_0.  Did not re-place instance beta/control_system/mem_reg_i_252
INFO: [Physopt 32-735] Processed net beta/control_system/mem_reg_i_252_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.683 | TNS=-4003.978 |
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[2]_2[1].  Did not re-place instance beta/control_system/io_led_OBUF[15]_inst_i_27
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[2]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2][5].  Did not re-place instance beta/regfile_system/io_led_OBUF[13]_inst_i_5
INFO: [Physopt 32-710] Processed net beta/control_system/M_pc_q_reg[2]_2[1]. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[15]_inst_i_27_comp.
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_pc_q_reg[2][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.654 | TNS=-4002.481 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data26[2].  Re-placed instance beta/regfile_system/M_registers_q_reg[418]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data26[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.645 | TNS=-4002.065 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[2].  Re-placed instance beta/regfile_system/M_registers_q_reg[2]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.636 | TNS=-4001.540 |
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_216_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net beta/control_system/mem_reg_i_213_n_0. Net driver beta/control_system/mem_reg_i_213 was replaced.
INFO: [Physopt 32-735] Processed net beta/control_system/mem_reg_i_213_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.629 | TNS=-3964.158 |
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_252_n_0.  Did not re-place instance beta/control_system/mem_reg_i_252
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_252_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_214_n_0.  Did not re-place instance beta/control_system/mem_reg_i_214
INFO: [Physopt 32-572] Net beta/control_system/mem_reg_i_214_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/control_system/mem_reg_i_214_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.593 | TNS=-3945.725 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[15]_inst_i_131_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[15]_inst_i_131
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[15]_inst_i_131_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[15]_inst_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[15]_inst_i_127_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[15]_inst_i_127
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[15]_inst_i_131_n_0. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[15]_inst_i_131_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[15]_inst_i_127_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.588 | TNS=-3944.715 |
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_212_n_0.  Did not re-place instance beta/control_system/mem_reg_i_212
INFO: [Physopt 32-572] Net beta/control_system/mem_reg_i_212_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/control_system/mem_reg_i_212_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.511 | TNS=-3937.540 |
INFO: [Physopt 32-572] Net beta/control_system/mem_reg_i_213_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_213_n_0.  Did not re-place instance beta/control_system/mem_reg_i_213
INFO: [Physopt 32-572] Net beta/control_system/mem_reg_i_213_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/control_system/mem_reg_i_213_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.483 | TNS=-3922.225 |
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_211_n_0.  Did not re-place instance beta/control_system/mem_reg_i_211
INFO: [Physopt 32-134] Processed net beta/control_system/mem_reg_i_211_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net beta/control_system/mem_reg_i_211_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/control_system/mem_reg_i_211_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.479 | TNS=-3921.956 |
INFO: [Physopt 32-572] Net beta/control_system/mem_reg_i_213_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_213_n_0.  Did not re-place instance beta/control_system/mem_reg_i_213
INFO: [Physopt 32-572] Net beta/control_system/mem_reg_i_213_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_64_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/regfile_system/M_pc_q_reg[2]_13[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2]_13[0].  Did not re-place instance beta/regfile_system/io_led_OBUF[15]_inst_i_9
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_pc_q_reg[2]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[15]_inst_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/random_number_generator/M_regfile_system_write_data_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/random_number_generator/M_regfile_system_write_data_0[0].  Did not re-place instance beta/random_number_generator/M_registers_q[480]_i_1_comp
INFO: [Physopt 32-572] Net beta/random_number_generator/M_regfile_system_write_data_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/random_number_generator/M_regfile_system_write_data_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/data17[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[272]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data17[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/M_beta_ia[9]_repN_10.  Did not re-place instance beta/M_pc_q_reg[9]_replica_10
INFO: [Physopt 32-702] Processed net beta/M_beta_ia[9]_repN_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[0].  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_1_comp
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_7_comp_1
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.474 | TNS=-3919.621 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data7[2].  Re-placed instance beta/regfile_system/M_registers_q_reg[114]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data7[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-3918.979 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data28[2].  Re-placed instance beta/regfile_system/M_registers_q_reg[450]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data28[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.461 | TNS=-3918.457 |
INFO: [Physopt 32-702] Processed net memory_unit/data_memory/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[12]_inst_i_8_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[12]_inst_i_3
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[12]_inst_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/s01_in[4].  Did not re-place instance beta/regfile_system/io_led_OBUF[12]_inst_i_7
INFO: [Physopt 32-735] Processed net beta/regfile_system/s01_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.447 | TNS=-3918.362 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data15[1].  Re-placed instance beta/regfile_system/M_registers_q_reg[241]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data15[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.429 | TNS=-3917.132 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data6[4].  Re-placed instance beta/regfile_system/M_registers_q_reg[100]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data6[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.413 | TNS=-3916.709 |
INFO: [Physopt 32-702] Processed net beta/regfile_system/data23[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_w_q_reg[2].  Did not re-place instance beta/control_system/M_registers_q[482]_i_1
INFO: [Physopt 32-702] Processed net beta/control_system/M_w_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_registers_q[482]_i_4_n_0.  Did not re-place instance beta/control_system/M_registers_q[482]_i_4
INFO: [Physopt 32-702] Processed net beta/control_system/M_registers_q[482]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_shifter__s[1].  Did not re-place instance beta/regfile_system/M_registers_q[482]_i_6
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_shifter__s[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.408 | TNS=-3916.554 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_shifter__s[1].  Did not re-place instance beta/regfile_system/M_registers_q[482]_i_6
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_shifter__s[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/regfile_system/s01_in[2].  Re-placed instance beta/regfile_system/io_led_OBUF[10]_inst_i_7
INFO: [Physopt 32-735] Processed net beta/regfile_system/s01_in[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.406 | TNS=-3915.638 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_7_comp_1
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_21_n_0.  Re-placed instance beta/regfile_system/io_led_OBUF[8]_inst_i_21_comp
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.400 | TNS=-3915.351 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data10[7].  Re-placed instance beta/regfile_system/M_registers_q_reg[167]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data10[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.397 | TNS=-3917.708 |
INFO: [Physopt 32-663] Processed net beta/control_system/s.  Re-placed instance beta/control_system/io_led_OBUF[8]_inst_i_2_comp_1
INFO: [Physopt 32-735] Processed net beta/control_system/s. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.391 | TNS=-3917.323 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data5[9].  Re-placed instance beta/regfile_system/M_registers_q_reg[89]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data5[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.385 | TNS=-3916.969 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_13_n_0.  Re-placed instance beta/regfile_system/io_led_OBUF[8]_inst_i_13
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.377 | TNS=-3916.105 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/s01_in[2].  Did not re-place instance beta/regfile_system/io_led_OBUF[10]_inst_i_7
INFO: [Physopt 32-735] Processed net beta/regfile_system/s01_in[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.375 | TNS=-3915.703 |
INFO: [Physopt 32-702] Processed net beta/regfile_system/data23[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_w_q_reg[9].  Did not re-place instance beta/control_system/M_registers_q[489]_i_1
INFO: [Physopt 32-702] Processed net beta/control_system/M_w_q_reg[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/control_system/ADDRARDADDR[1].  Re-placed instance beta/control_system/mem_reg_i_2
INFO: [Physopt 32-735] Processed net beta/control_system/ADDRARDADDR[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.373 | TNS=-3910.513 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/s00_in[2].  Did not re-place instance beta/regfile_system/M_registers_q[482]_i_7
INFO: [Physopt 32-702] Processed net beta/regfile_system/s00_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[13]_inst_i_13_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[13]_inst_i_13
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[13]_inst_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2][3]_repN.  Did not re-place instance beta/regfile_system/io_led_OBUF[11]_inst_i_7_replica
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_pc_q_reg[2][3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.367 | TNS=-3894.494 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/s01_in[4].  Did not re-place instance beta/regfile_system/io_led_OBUF[12]_inst_i_7
INFO: [Physopt 32-702] Processed net beta/regfile_system/s01_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[13]_inst_i_12_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[13]_inst_i_12
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[13]_inst_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.358 | TNS=-3894.450 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_n_0.  Re-placed instance beta/regfile_system/io_led_OBUF[8]_inst_i_14_comp
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.324 | TNS=-3892.435 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/io_led_OBUF[12]_inst_i_10_n_0.  Re-placed instance beta/regfile_system/io_led_OBUF[12]_inst_i_10
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[12]_inst_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.317 | TNS=-3892.515 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data10[4].  Re-placed instance beta/regfile_system/M_registers_q_reg[164]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data10[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.306 | TNS=-3891.955 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[15]_inst_i_68_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[15]_inst_i_68
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[15]_inst_i_68_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.304 | TNS=-3891.953 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2][0].  Did not re-place instance beta/regfile_system/io_led_OBUF[14]_inst_i_11
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_pc_q_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/mem_reg_i_60_n_0.  Did not re-place instance beta/regfile_system/mem_reg_i_60
INFO: [Physopt 32-735] Processed net beta/regfile_system/mem_reg_i_60_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.298 | TNS=-3890.355 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[10]_inst_i_5_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[10]_inst_i_4
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[10]_inst_i_5_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/regfile_system/io_led_OBUF[11]_inst_i_10_n_0.  Re-placed instance beta/regfile_system/io_led_OBUF[11]_inst_i_10
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[11]_inst_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.295 | TNS=-3888.309 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_13_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_13
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[15]_inst_i_32_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[11]_inst_i_18_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[11]_inst_i_18
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[11]_inst_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/mem_reg_i_61_n_0.  Did not re-place instance beta/regfile_system/mem_reg_i_61
INFO: [Physopt 32-702] Processed net beta/regfile_system/mem_reg_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/mem_reg_i_146_n_0.  Did not re-place instance beta/regfile_system/mem_reg_i_146
INFO: [Physopt 32-702] Processed net beta/regfile_system/mem_reg_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_regfile_system_read_address_2__4[3].  Did not re-place instance beta/control_system/mem_reg_i_172
INFO: [Physopt 32-702] Processed net beta/control_system/M_regfile_system_read_address_2__4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_198_n_0.  Did not re-place instance beta/control_system/mem_reg_i_198
INFO: [Physopt 32-735] Processed net beta/control_system/mem_reg_i_198_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.295 | TNS=-3885.835 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data9[4].  Re-placed instance beta/regfile_system/M_registers_q_reg[148]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data9[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.294 | TNS=-3885.035 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[4].  Re-placed instance beta/regfile_system/M_registers_q_reg[4]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.289 | TNS=-3884.497 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data1[4].  Re-placed instance beta/regfile_system/M_registers_q_reg[20]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.269 | TNS=-3884.053 |
INFO: [Physopt 32-663] Processed net beta/control_system/s.  Re-placed instance beta/control_system/io_led_OBUF[8]_inst_i_2_comp_1
INFO: [Physopt 32-735] Processed net beta/control_system/s. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.260 | TNS=-3883.764 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_21_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_21_comp
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/M_registers_q[494]_i_67[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/control_system/M_registers_q[494]_i_62_n_0.  Re-placed instance beta/control_system/M_registers_q[494]_i_62
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[494]_i_62_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.258 | TNS=-3883.508 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data1[5].  Re-placed instance beta/regfile_system/M_registers_q_reg[21]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.252 | TNS=-3882.956 |
INFO: [Physopt 32-663] Processed net beta/control_system/s.  Re-placed instance beta/control_system/io_led_OBUF[8]_inst_i_2_comp_1
INFO: [Physopt 32-735] Processed net beta/control_system/s. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.248 | TNS=-3882.828 |
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_198_n_0.  Did not re-place instance beta/control_system/mem_reg_i_198
INFO: [Physopt 32-735] Processed net beta/control_system/mem_reg_i_198_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.243 | TNS=-3881.481 |
INFO: [Physopt 32-662] Processed net beta/control_system/s.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_2_comp_1
INFO: [Physopt 32-702] Processed net beta/control_system/s. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_5
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.232 | TNS=-3880.488 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/io_led_OBUF[10]_inst_i_9_n_0.  Re-placed instance beta/regfile_system/io_led_OBUF[10]_inst_i_9
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[10]_inst_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.224 | TNS=-3880.085 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data14[4].  Re-placed instance beta/regfile_system/M_registers_q_reg[228]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data14[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.219 | TNS=-3879.667 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2][3]_repN.  Did not re-place instance beta/regfile_system/io_led_OBUF[11]_inst_i_7_replica
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_pc_q_reg[2][3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[11]_inst_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_regfile_system_read_address_2__4[1].  Did not re-place instance beta/control_system/mem_reg_i_42
INFO: [Physopt 32-702] Processed net beta/control_system/M_regfile_system_read_address_2__4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_control_system_ra2sel.  Did not re-place instance beta/control_system/mem_reg_i_104
INFO: [Physopt 32-735] Processed net beta/control_system/M_control_system_ra2sel. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.212 | TNS=-3875.102 |
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_198_n_0.  Did not re-place instance beta/control_system/mem_reg_i_198
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_252_n_0.  Did not re-place instance beta/control_system/mem_reg_i_252
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_252_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_213_n_0.  Did not re-place instance beta/control_system/mem_reg_i_213
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_64_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2]_13[0].  Did not re-place instance beta/regfile_system/io_led_OBUF[15]_inst_i_9
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_pc_q_reg[2]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[15]_inst_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/random_number_generator/M_regfile_system_write_data_0[0].  Did not re-place instance beta/random_number_generator/M_registers_q[480]_i_1_comp
INFO: [Physopt 32-702] Processed net beta/random_number_generator/M_regfile_system_write_data_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.212 | TNS=-3875.102 |
Phase 3 Critical Path Optimization | Checksum: bb8336db

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1534.621 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.212 | TNS=-3875.102 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data17[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[272]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data17[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/M_beta_ia[9]_repN_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/M_beta_ia[9]_repN_10.  Did not re-place instance beta/M_pc_q_reg[9]_replica_10
INFO: [Physopt 32-702] Processed net beta/M_beta_ia[9]_repN_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[0].  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_1_comp
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_7_comp_1
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[0]. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[8]_inst_i_1_comp_1.
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.208 | TNS=-3874.526 |
INFO: [Physopt 32-702] Processed net beta/regfile_system/data23[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/M_w_q_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/M_w_q_reg[2].  Did not re-place instance beta/control_system/M_registers_q[482]_i_1
INFO: [Physopt 32-702] Processed net beta/control_system/M_w_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_registers_q[482]_i_4_n_0.  Did not re-place instance beta/control_system/M_registers_q[482]_i_4
INFO: [Physopt 32-710] Processed net beta/control_system/M_w_q_reg[2]. Critical path length was reduced through logic transformation on cell beta/control_system/M_registers_q[482]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[482]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.208 | TNS=-3871.953 |
INFO: [Physopt 32-702] Processed net memory_unit/data_memory/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[12]_inst_i_8_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[12]_inst_i_3
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[4]. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[12]_inst_i_1_comp.
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[12]_inst_i_8_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.194 | TNS=-3871.711 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_7_comp_2
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_14_comp
INFO: [Physopt 32-710] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0. Critical path length was reduced through logic transformation on cell beta/regfile_system/io_led_OBUF[8]_inst_i_7_comp_3.
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.190 | TNS=-3869.887 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[5].  Re-placed instance beta/regfile_system/M_registers_q_reg[53]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.188 | TNS=-3869.022 |
INFO: [Physopt 32-702] Processed net beta/regfile_system/data23[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/M_w_q_reg[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net beta/control_system/M_w_q_reg[12].  Re-placed instance beta/control_system/M_registers_q[492]_i_1
INFO: [Physopt 32-735] Processed net beta/control_system/M_w_q_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.168 | TNS=-3865.765 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data27[1].  Re-placed instance beta/regfile_system/M_registers_q_reg[433]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data27[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.167 | TNS=-3865.212 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[1].  Re-placed instance beta/regfile_system/M_registers_q_reg[33]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.155 | TNS=-3864.681 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[11].  Re-placed instance beta/regfile_system/M_registers_q_reg[491]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.137 | TNS=-3864.539 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_21_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_21_comp
INFO: [Physopt 32-710] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0. Critical path length was reduced through logic transformation on cell beta/regfile_system/io_led_OBUF[8]_inst_i_7_comp_4.
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.137 | TNS=-3863.579 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data17[5].  Re-placed instance beta/regfile_system/M_registers_q_reg[277]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data17[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.135 | TNS=-3862.835 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data6[7].  Re-placed instance beta/regfile_system/M_registers_q_reg[103]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data6[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.132 | TNS=-3862.521 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[13]_inst_i_8_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[13]_inst_i_3
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[5]. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[13]_inst_i_1_comp.
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[13]_inst_i_8_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.129 | TNS=-3862.218 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[7].  Re-placed instance beta/regfile_system/M_registers_q_reg[7]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.128 | TNS=-3862.122 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data7[5].  Re-placed instance beta/regfile_system/M_registers_q_reg[117]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data7[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.125 | TNS=-3861.619 |
INFO: [Physopt 32-662] Processed net beta/control_system/M_registers_q[482]_i_2_n_0.  Did not re-place instance beta/control_system/M_registers_q[482]_i_2
INFO: [Physopt 32-710] Processed net beta/control_system/M_w_q_reg[2]. Critical path length was reduced through logic transformation on cell beta/control_system/M_registers_q[482]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[482]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.123 | TNS=-3853.620 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_shifter__s[5].  Did not re-place instance beta/regfile_system/io_led_OBUF[15]_inst_i_5
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_shifter__s[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.122 | TNS=-3844.085 |
INFO: [Physopt 32-702] Processed net beta/regfile_system/data23[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net beta/control_system/M_w_q_reg[11]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/control_system/M_w_q_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.107 | TNS=-3839.213 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_14_comp_1
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[2]_2[3].  Did not re-place instance beta/control_system/io_led_OBUF[15]_inst_i_25
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[2]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2][7].  Did not re-place instance beta/regfile_system/io_led_OBUF[15]_inst_i_15
INFO: [Physopt 32-572] Net beta/regfile_system/M_pc_q_reg[2][7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_pc_q_reg[2][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.099 | TNS=-3838.957 |
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[2]_2[2].  Did not re-place instance beta/control_system/io_led_OBUF[15]_inst_i_26
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[2]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2][6].  Did not re-place instance beta/regfile_system/io_led_OBUF[14]_inst_i_6
INFO: [Physopt 32-710] Processed net beta/control_system/M_pc_q_reg[2]_2[2]. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[15]_inst_i_26_comp.
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_pc_q_reg[2][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.097 | TNS=-3838.893 |
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[2]_2[0].  Did not re-place instance beta/control_system/io_led_OBUF[15]_inst_i_28_comp
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[2]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/DIADI[4].  Did not re-place instance beta/regfile_system/mem_reg_i_15
INFO: [Physopt 32-572] Net beta/regfile_system/DIADI[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/regfile_system/DIADI[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/mem_reg_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/M_regfile_system_read_address_2__4[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/M_regfile_system_read_address_2__4[2].  Did not re-place instance beta/control_system/mem_reg_i_98
INFO: [Physopt 32-702] Processed net beta/control_system/M_regfile_system_read_address_2__4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_control_system_ra2sel.  Did not re-place instance beta/control_system/mem_reg_i_104
INFO: [Physopt 32-572] Net beta/control_system/M_control_system_ra2sel was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/M_control_system_ra2sel. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_178_n_0.  Did not re-place instance beta/control_system/mem_reg_i_178
INFO: [Physopt 32-601] Processed net beta/control_system/mem_reg_i_178_n_0. Net driver beta/control_system/mem_reg_i_178 was replaced.
INFO: [Physopt 32-735] Processed net beta/control_system/mem_reg_i_178_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.076 | TNS=-3793.650 |
INFO: [Physopt 32-702] Processed net beta/regfile_system/data23[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/M_w_q_reg[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/M_w_q_reg[9].  Did not re-place instance beta/control_system/M_registers_q[489]_i_1
INFO: [Physopt 32-702] Processed net beta/control_system/M_w_q_reg[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/ADDRARDADDR[1].  Did not re-place instance beta/control_system/mem_reg_i_2
INFO: [Physopt 32-572] Net beta/control_system/ADDRARDADDR[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/control_system/ADDRARDADDR[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.070 | TNS=-3787.250 |
INFO: [Physopt 32-702] Processed net beta/regfile_system/mem_reg_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/M_regfile_system_read_address_2__4[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/M_regfile_system_read_address_2__4[3].  Did not re-place instance beta/control_system/mem_reg_i_172
INFO: [Physopt 32-702] Processed net beta/control_system/M_regfile_system_read_address_2__4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_198_n_0.  Did not re-place instance beta/control_system/mem_reg_i_198
INFO: [Physopt 32-572] Net beta/control_system/mem_reg_i_198_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_252_n_0.  Did not re-place instance beta/control_system/mem_reg_i_252
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_252_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/mem_reg_i_213_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_213_n_0.  Did not re-place instance beta/control_system/mem_reg_i_213
INFO: [Physopt 32-572] Net beta/control_system/mem_reg_i_213_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_64_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/regfile_system/M_pc_q_reg[2]_13[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2]_13[0].  Did not re-place instance beta/regfile_system/io_led_OBUF[15]_inst_i_9
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_pc_q_reg[2]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[15]_inst_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/random_number_generator/M_regfile_system_write_data_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/random_number_generator/M_regfile_system_write_data_0[0].  Did not re-place instance beta/random_number_generator/M_registers_q[480]_i_1_comp
INFO: [Physopt 32-572] Net beta/random_number_generator/M_regfile_system_write_data_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/random_number_generator/M_regfile_system_write_data_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/data17[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[272]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data17[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/M_beta_ia[9]_repN_10.  Did not re-place instance beta/M_pc_q_reg[9]_replica_10
INFO: [Physopt 32-702] Processed net beta/M_beta_ia[9]_repN_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[0].  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_1_comp_1
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_7_comp_4
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_n_0.  Did not re-place instance beta/regfile_system/io_led_OBUF[8]_inst_i_14_comp_1
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[8]_inst_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[2]_2[0].  Did not re-place instance beta/control_system/io_led_OBUF[15]_inst_i_28_comp
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[2]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/DIADI[4].  Did not re-place instance beta/regfile_system/mem_reg_i_15
INFO: [Physopt 32-702] Processed net beta/regfile_system/DIADI[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/mem_reg_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/mem_reg_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_regfile_system_read_address_2__4[3].  Did not re-place instance beta/control_system/mem_reg_i_172
INFO: [Physopt 32-702] Processed net beta/control_system/M_regfile_system_read_address_2__4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_198_n_0.  Did not re-place instance beta/control_system/mem_reg_i_198
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_252_n_0.  Did not re-place instance beta/control_system/mem_reg_i_252
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_252_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/mem_reg_i_213_n_0.  Did not re-place instance beta/control_system/mem_reg_i_213
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_64_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/mem_reg_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_pc_q_reg[2]_13[0].  Did not re-place instance beta/regfile_system/io_led_OBUF[15]_inst_i_9
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_pc_q_reg[2]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[15]_inst_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[15]_inst_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/random_number_generator/M_regfile_system_write_data_0[0].  Did not re-place instance beta/random_number_generator/M_registers_q[480]_i_1_comp
INFO: [Physopt 32-702] Processed net beta/random_number_generator/M_regfile_system_write_data_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.070 | TNS=-3787.250 |
Phase 4 Critical Path Optimization | Checksum: bb8336db

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.621 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1534.621 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.070 | TNS=-3787.250 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.579  |        217.227  |           23  |              0  |                    91  |           0  |           2  |  00:00:31  |
|  Total          |          1.579  |        217.227  |           23  |              0  |                    91  |           0  |           3  |  00:00:31  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1534.621 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 16877a74f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.621 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
632 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 1534.621 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1534.621 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8d455849 ConstDB: 0 ShapeSum: 2cadd9ec RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dd4dbbfc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1605.809 ; gain = 71.188
Post Restoration Checksum: NetGraph: 9034e53b NumContArr: 4d18d6c1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dd4dbbfc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1605.809 ; gain = 71.188

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dd4dbbfc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.840 ; gain = 77.219

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dd4dbbfc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.840 ; gain = 77.219
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c58529a2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1621.184 ; gain = 86.563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.701 | TNS=-3269.246| WHS=-0.143 | THS=-6.551 |

Phase 2 Router Initialization | Checksum: 1a5e46aeb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1621.184 ; gain = 86.563

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1864
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1864
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d042c545

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1622.137 ; gain = 87.516
INFO: [Route 35-580] Design has 25 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                              beta/regfile_system/M_registers_q_reg[399]/D|
|                    clk_0 |                    clk_0 |                                                              beta/regfile_system/M_registers_q_reg[303]/D|
|                    clk_0 |                    clk_0 |                                                              beta/regfile_system/M_registers_q_reg[191]/D|
|                    clk_0 |                    clk_0 |                                                              beta/regfile_system/M_registers_q_reg[159]/D|
|                    clk_0 |                    clk_0 |                                                               beta/regfile_system/M_registers_q_reg[47]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1515
 Number of Nodes with overlaps = 508
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.540 | TNS=-5369.164| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1413476b9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1622.137 ; gain = 87.516

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 975
 Number of Nodes with overlaps = 503
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.720 | TNS=-4861.849| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19350c669

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1630.164 ; gain = 95.543

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 808
 Number of Nodes with overlaps = 375
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.936 | TNS=-5007.355| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2523e42a6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1636.105 ; gain = 101.484
Phase 4 Rip-up And Reroute | Checksum: 2523e42a6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1636.105 ; gain = 101.484

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21c8fb74f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1636.105 ; gain = 101.484
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.705 | TNS=-4821.497| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f01bd418

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1648.563 ; gain = 113.941

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f01bd418

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1648.563 ; gain = 113.941
Phase 5 Delay and Skew Optimization | Checksum: f01bd418

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1648.563 ; gain = 113.941

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19c0cfaf0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.563 ; gain = 113.941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.705 | TNS=-4818.659| WHS=0.115  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19c0cfaf0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.563 ; gain = 113.941
Phase 6 Post Hold Fix | Checksum: 19c0cfaf0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.563 ; gain = 113.941

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.56797 %
  Global Horizontal Routing Utilization  = 1.70549 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y52 -> INT_R_X27Y52
South Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y45 -> INT_L_X26Y45
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 14d9dce62

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.563 ; gain = 113.941

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14d9dce62

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.563 ; gain = 113.941

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f0a470b0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.563 ; gain = 113.941

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.705 | TNS=-4818.659| WHS=0.115  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f0a470b0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.563 ; gain = 113.941
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.563 ; gain = 113.941

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
652 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:49 . Memory (MB): peak = 1648.563 ; gain = 113.941
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1648.563 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
664 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/23945/Documents/AlchitryProjects/Snake/work/vivado/Snake/Snake.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Nov 28 21:54:46 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
684 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.121 ; gain = 426.570
INFO: [Common 17-206] Exiting Vivado at Sat Nov 28 21:54:46 2020...
[Sat Nov 28 21:54:50 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:52 . Memory (MB): peak = 1012.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 28 21:54:51 2020...

Finished building project.
