# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" -debugDB work.clock_divider 
# Start time: 23:45:53 on Oct 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
add wave -position insertpoint sim:/clock_divider/*
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog clock_divider
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 00:27:56 on Oct 06,2024
# vlog -reportprogress 300 clock_divider 
# ** Error: (vlog-7) Failed to open design unit file "clock_divider" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 00:27:56 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# F:/questasim/questasim64_2021.1/win64/vlog failed.
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 00:27:59 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 00:27:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc -debugDB work.clock_divider
# End time: 00:28:47 on Oct 06,2024, Elapsed time: 0:42:54
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -debugDB work.clock_divider 
# Start time: 00:28:54 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
add wave -position insertpoint sim:/clock_divider/*
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 00:45:07 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 00:45:07 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 00:47:59 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 00:47:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
	reg [DIV-1:0] clk_div_reg;
# invalid command name "DIV-1:0"

	always@(posedge clk or negedge resetn) begin
# invalid command name "always@(posedge"
		if(!resetn)begin
# invalid command name "if(!resetn)begin"
			clk_div_reg <= 2'b01;
# invalid command name "clk_div_reg"
		end
# wrong # args: should be "endpoint_image option ?arg ...?"
		else begin
# invalid command name "else"
			clk_div_reg <= {clk_div_reg[DIV-2:0],clk_div};// 00 -> 01 -> 10 -> 
# invalid command name "clk_div_reg"
		end
# wrong # args: should be "endpoint_image option ?arg ...?"
	end
# wrong # args: should be "endpoint_image option ?arg ...?"

	assign clk_div = clk_div_reg[DIV-1];
# invalid command name "DIV-1"
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 00:59:15 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 00:59:16 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 01:34:30 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 01:34:30 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
run

run
run
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 01:36:56 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 01:36:57 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
run

run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 02:21:13 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 02:21:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
run

run
run
run
run
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:18:06 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:18:07 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
run

run
run
run
run
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:18:52 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:18:52 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
run

run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:21:25 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:21:25 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
run

run
run
run
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:38:10 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:38:11 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
run

run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:10:12 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 15:10:12 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Error: clock_divider.v(65): (vopt-3373) Range of part-select [-2:0] into 'clk_div_reg' [5:0] is reversed.
# ** Warning: clock_divider.v(65): (vopt-2697) MSB -2 of part-select into 'clk_div_reg' is out of bounds.
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:10:35 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 15:10:35 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# No Design Loaded!
restart
# No Design Loaded!
vsim -voptargs=+acc -debugDB work.clock_divider
# vsim -voptargs="+acc" -debugDB work.clock_divider 
# Start time: 00:28:54 on Oct 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
run

run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog clock_divider.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:17:03 on Oct 06,2024
# vlog -reportprogress 300 clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 15:17:03 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.clock_divider(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/clock_divider/resetn 1'h1 0
run
run
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h0 0
run
run
run
run
run
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
force -freeze sim:/clock_divider/resetn 1'h1 0
run

run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 19:02:20 on Oct 07,2024, Elapsed time: 42:33:26
# Errors: 0, Warnings: 0
