Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: topmodule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topmodule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topmodule"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : topmodule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" into library work
Parsing module <Controller>.
Parsing module <ProgramCounter>.
Parsing module <MemoryAddress>.
Parsing module <MemoryData>.
Parsing module <InstructionRegister>.
Parsing module <Accumulator>.
Parsing module <ALU>.
Parsing module <Increment>.
Parsing module <Carry>.
Parsing module <two_way_mux>.
Parsing module <two_way_mux15>.
Parsing module <three_way_mux>.
Analyzing Verilog file "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\topmodule.v" into library work
Parsing module <topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <topmodule>.

Elaborating module <Accumulator>.
WARNING:HDLCompiler:1127 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 309: Assignment to data1 ignored, since the identifier is never used
ERROR:HDLCompiler:1401 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 299: Signal data2[15] in unit Accumulator is connected to following multiple drivers:
Driver 0: output signal data2[15] of instance Flip-flop (data2).
Driver 1: output signal data2[15] of instance Flip-flop (_i000007).
Driver 0: output signal data2[14] of instance Flip-flop (data2).
Driver 1: output signal data2[14] of instance Flip-flop (_i000007).
Driver 0: output signal data2[13] of instance Flip-flop (data2).
Driver 1: output signal data2[13] of instance Flip-flop (_i000007).
Driver 0: output signal data2[12] of instance Flip-flop (data2).
Driver 1: output signal data2[12] of instance Flip-flop (_i000007).
Driver 0: output signal data2[11] of instance Flip-flop (data2).
Driver 1: output signal data2[11] of instance Flip-flop (_i000007).
Driver 0: output signal data2[10] of instance Flip-flop (data2).
Driver 1: output signal data2[10] of instance Flip-flop (_i000007).
Driver 0: output signal data2[9] of instance Flip-flop (data2).
Driver 1: output signal data2[9] of instance Flip-flop (_i000007).
Driver 0: output signal data2[8] of instance Flip-flop (data2).
Driver 1: output signal data2[8] of instance Flip-flop (_i000007).
Driver 0: output signal data2[7] of instance Flip-flop (data2).
Driver 1: output signal data2[7] of instance Flip-flop (_i000007).
Driver 0: output signal data2[6] of instance Flip-flop (data2).
Driver 1: output signal data2[6] of instance Flip-flop (_i000007).
Driver 0: output signal data2[5] of instance Flip-flop (data2).
Driver 1: output signal data2[5] of instance Flip-flop (_i000007).
Driver 0: output signal data2[4] of instance Flip-flop (data2).
Driver 1: output signal data2[4] of instance Flip-flop (_i000007).
Driver 0: output signal data2[3] of instance Flip-flop (data2).
Driver 1: output signal data2[3] of instance Flip-flop (_i000007).
Driver 0: output signal data2[2] of instance Flip-flop (data2).
Driver 1: output signal data2[2] of instance Flip-flop (_i000007).
Driver 0: output signal data2[1] of instance Flip-flop (data2).
Driver 1: output signal data2[1] of instance Flip-flop (_i000007).
Driver 0: output signal data2[0] of instance Flip-flop (data2).
Driver 1: output signal data2[0] of instance Flip-flop (_i000007).
Module Accumulator remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 285: Empty module <Accumulator> remains a black box.

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 343: Result of 17-bit expression is truncated to fit in 16-bit target.
ERROR:HDLCompiler:1511 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 323: Mix of blocking and non-blocking assignments to variable <y> is not a recommended coding practice.
INFO - You can change the severity of this error message to warning using switch -change_error_to_warning "HDLCompiler:1511"
WARNING:HDLCompiler:1127 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 334: Assignment to carry ignored, since the identifier is never used
Module ALU remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 317: Empty module <ALU> remains a black box.

Elaborating module <Controller>.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 44: Signal <state> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 66: Signal <instruction_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 71: Signal <gtz> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 72: Signal <instruction_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 133: Signal <instruction_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 134: Signal <instruction_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 160: Signal <instruction_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 163: Signal <instruction_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 178: Signal <instruction_code> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
ERROR:HDLCompiler:1401 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 40: Signal state[4] in unit Controller is connected to following multiple drivers:
Driver 0: output signal state[4] of instance Latch (state[4]).
Driver 1: output signal state[4] of instance Flip-flop (state).
Driver 0: output signal state[3] of instance Latch (state[3]).
Driver 1: output signal state[3] of instance Flip-flop (state).
Driver 0: output signal state[2] of instance Latch (state[2]).
Driver 1: output signal state[2] of instance Flip-flop (state).
ERROR:HDLCompiler:1401 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 43: Signal state[1] in unit Controller is connected to following multiple drivers:
Driver 0: output signal state[1] of instance Flip-flop (state).
Driver 1: output signal state[1] of instance Latch (state[1]).
Driver 0: output signal state[0] of instance Flip-flop (state).
Driver 1: output signal state[0] of instance Latch (state[0]).
Module Controller remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 3: Empty module <Controller> remains a black box.

Elaborating module <Increment>.
WARNING:HDLCompiler:413 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 364: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <InstructionRegister>.
WARNING:HDLCompiler:413 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 280: Result of 16-bit expression is truncated to fit in 12-bit target.

Elaborating module <MemoryAddress>.

Elaborating module <MemoryData>.

Elaborating module <ProgramCounter>.

Elaborating module <Carry>.
ERROR:HDLCompiler:1401 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 377: Signal out in unit Carry is connected to following multiple drivers:
Driver 0: output signal out of instance Flip-Flop (out).
Driver 1: output signal out of instance Flip-Flop (_i000003).
Module Carry remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab5\Modules.v" Line 368: Empty module <Carry> remains a black box.

Elaborating module <two_way_mux>.

Elaborating module <three_way_mux>.
--> 

Total memory usage is 204272 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    0 (   0 filtered)

