/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [30:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [13:0] celloutsig_0_38z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire [4:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_57z;
  wire [3:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [20:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = in_data[58] ? celloutsig_0_4z[1] : celloutsig_0_1z[2];
  assign celloutsig_0_46z = ~celloutsig_0_1z[0];
  assign celloutsig_1_14z = ~celloutsig_1_13z[3];
  assign celloutsig_0_7z = ~celloutsig_0_2z[9];
  assign celloutsig_0_16z = ~((celloutsig_0_14z[9] | celloutsig_0_6z) & celloutsig_0_14z[16]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[1] | celloutsig_1_1z[6]) & (celloutsig_1_1z[7] | in_data[116]));
  assign celloutsig_1_3z = celloutsig_1_2z | ~(in_data[186]);
  assign celloutsig_0_21z = celloutsig_0_6z | ~(celloutsig_0_15z[2]);
  assign celloutsig_1_4z = celloutsig_1_0z[3] ^ celloutsig_1_3z;
  assign celloutsig_1_5z = celloutsig_1_0z[4] ^ celloutsig_1_1z[1];
  assign celloutsig_0_13z = celloutsig_0_3z[5] ^ celloutsig_0_4z[2];
  assign celloutsig_0_19z = celloutsig_0_10z[2] ^ celloutsig_0_0z;
  assign celloutsig_0_18z = { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_9z } + { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_12z };
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= celloutsig_0_18z[10:4];
  assign celloutsig_1_7z = celloutsig_1_1z[5:2] & celloutsig_1_1z[6:3];
  assign celloutsig_0_26z = _00_[6:2] & { _00_[4:2], celloutsig_0_21z, celloutsig_0_5z };
  assign celloutsig_0_28z = { in_data[91:88], celloutsig_0_27z } & celloutsig_0_2z[7:3];
  assign celloutsig_1_1z = in_data[151:144] / { 1'h1, in_data[124:118] };
  assign celloutsig_0_10z = celloutsig_0_1z / { 1'h1, celloutsig_0_1z[1], celloutsig_0_5z };
  assign celloutsig_0_34z = { in_data[31], celloutsig_0_10z } == celloutsig_0_25z;
  assign celloutsig_0_17z = { in_data[30:26], celloutsig_0_16z, celloutsig_0_15z } == { in_data[62:57], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_5z = { celloutsig_0_2z[8:0], celloutsig_0_0z } < { in_data[95:93], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_11z = { in_data[94:89], celloutsig_0_3z } < { celloutsig_0_46z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_57z = { celloutsig_0_49z, celloutsig_0_6z } * { in_data[17], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_41z };
  assign celloutsig_1_0z = in_data[167:163] * in_data[184:180];
  assign celloutsig_1_8z = { celloutsig_1_6z[2:1], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z } * { in_data[177:170], celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_14z = { celloutsig_0_2z[5:1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_46z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z } * { in_data[40:26], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[19:13], celloutsig_0_1z } * { in_data[12:7], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_58z = celloutsig_0_13z ? { celloutsig_0_28z[2:0], celloutsig_0_17z } : { celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_3z ? celloutsig_1_8z[9:7] : { celloutsig_1_7z[2], celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_1_19z = - { celloutsig_1_1z[3:0], celloutsig_1_1z };
  assign celloutsig_0_9z = - { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_25z = - { celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_0_27z = | { celloutsig_0_10z, celloutsig_0_9z[7:0] };
  assign celloutsig_0_4z = { celloutsig_0_2z[4:3], celloutsig_0_0z } <<< celloutsig_0_3z[4:2];
  assign celloutsig_1_6z = { celloutsig_1_0z[2:1], celloutsig_1_4z } <<< in_data[152:150];
  assign celloutsig_1_13z = { celloutsig_1_6z[2], celloutsig_1_2z, celloutsig_1_7z } <<< { celloutsig_1_12z[6:2], celloutsig_1_11z };
  assign celloutsig_0_12z = { celloutsig_0_2z[8:7], celloutsig_0_46z } >>> celloutsig_0_2z[2:0];
  assign celloutsig_0_1z = in_data[32:30] >>> in_data[35:33];
  assign celloutsig_0_3z = celloutsig_0_2z[8:0] ~^ { celloutsig_0_2z[7:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_4z[1:0], celloutsig_0_3z, celloutsig_0_4z } ~^ { celloutsig_0_2z, celloutsig_0_25z };
  assign celloutsig_0_49z = celloutsig_0_18z[10:6] ~^ { celloutsig_0_26z[4:1], celloutsig_0_17z };
  assign celloutsig_1_12z = { in_data[180:168], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z } ~^ in_data[137:117];
  assign celloutsig_0_15z = { celloutsig_0_3z[0], celloutsig_0_7z, celloutsig_0_0z } ~^ { celloutsig_0_3z[2:1], celloutsig_0_46z };
  assign celloutsig_0_0z = ~((in_data[80] & in_data[23]) | in_data[27]);
  assign celloutsig_0_41z = ~((celloutsig_0_34z & _00_[2]) | celloutsig_0_38z[0]);
  assign celloutsig_1_11z = ~((celloutsig_1_4z & celloutsig_1_6z[2]) | celloutsig_1_3z);
  assign { out_data[130:128], out_data[107:96], out_data[37:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
