---
title: Experience
nav: Experience
layout: default
nav_order: 3
---

{% include jumbotron.html title="Projects & Experiences" lead="<i>All Roads Lead to Rome! - Ancient Proverb</i>" btn-text="Jump Misc" btn-link="misc.html" %}

{% include card.html 
text="
- Backend Design Modules, Power Integration/Verification
- Involved and developed in Kirin High-end Series: Kirin990-5G (7+nm), Kirin9000(5+nm)
- DTCO (Design Technology Co-Optimization) WAT (Wafer Analysis Test) & PPA (Power Performance Area) of Fabrication and Processes Analysis
- Devloped and Programmed PDS (Platform Design Solution) and DTCO Flow Automation
- 'Invincible Huawei' Awardee; 'Star of Hisilicon' Awardee
" 
header="<b>WORK EXPERIENCE: HUAWEI</b>" title="<i>Chip & Device Engineer - Kirin Group of Hisilicon, 2012 Laboratory</i>" centered="true" img="https://i.pinimg.com/originals/98/ab/70/98ab70e604827a38ff1ed3f4640c2ccc.jpg" %}

### Product Chip Demonstration & Comparison

<table class="table table-bordered">
  <thead class="thead-dark">
    <tr>
      <th rowspan="2">Model</th>
      <th rowspan="2">Fabrication</th>
      <th colspan="3">CPU</th>
      <th colspan="2">GPU</th>
      <th rowspan="2">Transistors #</th>
      <th rowspan="2">Released</th>
      <th rowspan="2">Devices Used</th>
    </tr>
    <tr class="table-primary">
      <th>ISA</th>
      <th>Microarch</th>
      <th>Cores (GHz)</th>
      <th>Microarch</th>
      <th>Frequency (MHz)</th>
    </tr>
  </thead>
  <tbody>
    <tr class="table-primary">
      <td><b>Kirin 990 5G</b><br><img src="https://sosukeblog.com/wp-content/uploads/2015/05/chip-image-kirin.jpg" width="150" height="100"></td>
      <td>TSMC 7 nm+ FinFET (EUV)</td>
      <td>ARMv8.2-A</td>
      <td>Cortex-A76<br>Cortex-A55<br>DynamIQ</td>
      <td>2.86 (A76 H)<br>2.36 (A76 L)<br>1.95 (A55)</td>
      <td>Mali-G76 MP14</td>
      <td>600 MHz</td>
      <td>10.3 Billion</td>
      <td>Q4 2019</td>
      <td>Huawei Mate 30E Pro 5G<br>Huawei Mate 40E (4G/5G)</td>
    </tr>
    <tr>
      <td><b>A13 Bionic</b><br><img src="https://upload.wikimedia.org/wikipedia/commons/thumb/b/b4/Apple_A13_Bionic.jpg/140px-Apple_A13_Bionic.jpg" width="90" height="100"></td>
      <td>7 nm (N7P) FinFET</td>
      <td>ARMv8.4-A</td>
      <td>Lightning<br>Thunder</td>
      <td>2.65 GHz<br>1.72 GHz</td>
      <td>Third generation Apple-designed</td>
      <td>1230 MHz</td>
      <td>8.5 Billion</td>
      <td>Q4 2019</td>
      <td>iPhone 11<br>iPhone 11 Pro<br>iPhone 11 Pro Max</td>
    </tr>
    <tr>
      <td><b>Snapdragon 870</b><br><img src="https://www.dpreview.com/files/p/articles/8474024690/snapdragon_870_insert.jpeg" width="100" height="100"></td>
      <td>7 nm N7P (TSMC)</td>
      <td>ARMv8 (64-bit)</td>
      <td>Cortex-A77<br>Cortex-A55</td>
      <td>3.2 GHz<br>2.42 GHz<br>1.8 GHz</td>
      <td>Adreno 650</td>
      <td>670 MHz</td>
      <td>10.3 Billion</td>
      <td>Q1 2021</td>
      <td>iQOO Neo 6 5G<br>Realme GT Neo 3T 5G<br>POCO F4 5G</td>
    </tr>
    <tr class="table-primary">
      <td><b>Kirin 9000 5G/4G</b><br><img src="https://www.golem.de/2010/151676-246681-246680_rc.jpg" width="150" height="100"></td>
      <td>TSMC 5 nm+ FinFET (EUV)</td>
      <td>ARMv8.2-A</td>
      <td>Cortex-A77<br>Cortex-A55<br>DynamIQ</td>
      <td>3.13 (A77 H)<br>2.54 (A77 L)<br>2.05 (A55)</td>
      <td>Mali-G78 MP24</td>
      <td>759 MHz</td>
      <td>15.3 Billion</td>
      <td>Q4 2020</td>
      <td>Huawei Mate 30E Pro 5G<br>Huawei Mate 40E (4G/5G)</td>
    </tr>
    <tr>
      <td><b>A15 Bionic</b><br><img src="https://upload.wikimedia.org/wikipedia/commons/thumb/8/82/Apple_A15.jpg/140px-Apple_A15.jpg" width="80" height="100"></td>
      <td>5 nm (N4P) FinFET</td>
      <td>ARMv8.6-A</td>
      <td>Avalanche<br>Blizzard</td>
      <td>3.24 GHz<br>2.02 GHz</td>
      <td>Fifth generation Apple-designed</td>
      <td>1338 MHz</td>
      <td>15 Billion</td>
      <td>Q4 2021</td>
      <td>iPad Mini (6th generation)<br>iPhone 13 Pro and 13 Pro Max<br>iPhone 14 and 14 Plus<br>Apple TV 4K (3rd generation)</td>
    </tr>
    <tr>
      <td><b>Snapdragon 888+</b><br><img src="https://www.gpsworld.com/wp-content/uploads/2021/06/Qualcomm0Snapdragon888-plus-W.jpg" width="100" height="100"></td>
      <td>5 nm 5LPE (Samsung)</td>
      <td>ARMv8.4-A</td>
      <td>Cortex-X1<br>Cortex-A78<br>Cortex-A55</td>
      <td>2.84 GHz<br>2.42 GHz<br>1.8 GHz</td>
      <td>Adreno 660</td>
      <td>840 MHz</td>
      <td>~10 Billion</td>
      <td>Q3 2021</td>
      <td>Galaxy S21<br>S21 Plus<br>S21 Ultra</td>
    </tr>
  </tbody>
</table>

------

{% include card.html 
text="
- Built a 2m x 0.5m maglev vehicle prototype with 150m/s speed in vacuum; cooperated with CE team in featuring vehicle’s 
status in a real-time monitor; measured actuators’ forces on “I-beam” track with ME team for braking estimation; 
- Nominated as winner team of EDx 2018 (UCSB ENGR Design Expo)
" 
header="<b>PROJECT EXPERIENCE: SPACEX HYPERLOOP POD COMPETITION</b>" title="<i>Electronic Board Designer - Electrical Engineering Group, UCSB Hyperloop Team</i>" centered="true" img="https://pbs.twimg.com/media/CZk6YcJUsAEmmo_.png" %}

------

{% include card.html 
text="

Cornell University:
- Researched on backend design flow with ECE5745 'Complex Digital ASIC Design' in Cornell

University of California, Santa Barbara:
- Designed a 1.5 x 1.5 mm2 magnetic-field sensor chip consisting of custom MAGFETs, DC bias, VCO, and differential 
amplifier by MOSIS C5. The chip can detect mag-field in -150~150mT range
- Drew and verified the circuits layout in Virtuoso passing DRC/LVS; extracted parasitic and simulate noise independency 
(SNR), N/P MAGFET matching, amplifier’s gain, and VCO linearity using HSPICE; wrote LEF and netlist; organized power 
grid and I/O pins in INNOVUS
" 
header="<b>RESEARCH EXPERIENCE: VLSI MIXED-SIGNAL DESIGN & BACKEND FLOW RESEARCH</b>" title="<i>Circuitry Designer and Backend Flow Researcher - UCSB ECI Lab and Cornell Upson Hall</i>" centered="true" img="https://cornell-ece5745.github.io/ece5745-tut5-asic-tools/assets/fig/cadence-innovus-3.png" %}

------

{% include card.html 
text="
-  Fabricated MOSFETs, passive devices and evaluated the process variation on fabricated chips
- Measured critical dimension, oxide thickness and sheet resistance on test-lines
- Probe-tested devices IV/CV, threshold and breakdown
- Analyzed device performance on leakage, sub-threshold swing, etc.
" 
header="<b>RESEARCH EXPERIENCE: VLSI CHIP FABRICATION & SEMICONDUCTOR PROCESSES</b>" title="<i>Chip Processing Researcher and Devices Tester - UCSB Nano-Fab Cleanroom</i>" centered="true" img="https://www.novami.com/wp-content/uploads/2022/08/How-a-chip-is-born.nova-blog-banner.jpg" %}

------

<button id="scroll-to-top" type="button" class="btn btn-link btn-lg" onclick="scrollToTop();" title="Back to Top" aria-label="Back to Top">TOP</button>
