

================================================================
== Vivado HLS Report for 'aesl_mux_load_4_4_x_s'
================================================================
* Date:           Sat May  6 15:26:32 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver_float
* Solution:       minver_4b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.13|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: tmp (7)  [1/1] 0.00ns
entry_ifconv:0  %tmp = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %empty)

ST_1: tmp_64 (8)  [1/1] 0.00ns
entry_ifconv:1  %tmp_64 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %empty_11)

ST_1: p_cast (9)  [1/1] 0.00ns
entry_ifconv:2  %p_cast = sext i32 %tmp to i64

ST_1: p_addr (18)  [1/1] 0.00ns
entry_ifconv:11  %p_addr = getelementptr [4 x float]* %empty_10, i64 0, i64 %p_cast

ST_1: empty_24 (19)  [2/2] 2.39ns
entry_ifconv:12  %empty_24 = load float* %p_addr, align 4

ST_1: p_addr_1 (20)  [1/1] 0.00ns
entry_ifconv:13  %p_addr_1 = getelementptr [4 x float]* %empty_7, i64 0, i64 %p_cast

ST_1: empty_25 (21)  [2/2] 2.39ns
entry_ifconv:14  %empty_25 = load float* %p_addr_1, align 4

ST_1: p_addr_2 (22)  [1/1] 0.00ns
entry_ifconv:15  %p_addr_2 = getelementptr [4 x float]* %empty_8, i64 0, i64 %p_cast

ST_1: empty_26 (23)  [2/2] 2.39ns
entry_ifconv:16  %empty_26 = load float* %p_addr_2, align 4

ST_1: p_addr_3 (24)  [1/1] 0.00ns
entry_ifconv:17  %p_addr_3 = getelementptr [4 x float]* %empty_9, i64 0, i64 %p_cast

ST_1: empty_27 (25)  [2/2] 2.39ns
entry_ifconv:18  %empty_27 = load float* %p_addr_3, align 4


 <State 2>: 5.13ns
ST_2: StgValue_14 (10)  [1/1] 0.00ns
entry_ifconv:3  call void (...)* @_ssdm_op_SpecMemCore([4 x float]* %empty_10, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_15 (11)  [1/1] 0.00ns
entry_ifconv:4  call void (...)* @_ssdm_op_SpecMemCore([4 x float]* %empty_9, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_16 (12)  [1/1] 0.00ns
entry_ifconv:5  call void (...)* @_ssdm_op_SpecMemCore([4 x float]* %empty_8, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_17 (13)  [1/1] 0.00ns
entry_ifconv:6  call void (...)* @_ssdm_op_SpecMemCore([4 x float]* %empty_7, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_18 (14)  [1/1] 0.00ns
entry_ifconv:7  call void (...)* @_ssdm_op_SpecInterface([4 x float]* %empty_10, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_19 (15)  [1/1] 0.00ns
entry_ifconv:8  call void (...)* @_ssdm_op_SpecInterface([4 x float]* %empty_9, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_20 (16)  [1/1] 0.00ns
entry_ifconv:9  call void (...)* @_ssdm_op_SpecInterface([4 x float]* %empty_8, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_21 (17)  [1/1] 0.00ns
entry_ifconv:10  call void (...)* @_ssdm_op_SpecInterface([4 x float]* %empty_7, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: empty_24 (19)  [1/2] 2.39ns
entry_ifconv:12  %empty_24 = load float* %p_addr, align 4

ST_2: empty_25 (21)  [1/2] 2.39ns
entry_ifconv:14  %empty_25 = load float* %p_addr_1, align 4

ST_2: empty_26 (23)  [1/2] 2.39ns
entry_ifconv:16  %empty_26 = load float* %p_addr_2, align 4

ST_2: empty_27 (25)  [1/2] 2.39ns
entry_ifconv:18  %empty_27 = load float* %p_addr_3, align 4

ST_2: sel_tmp (26)  [1/1] 1.54ns
entry_ifconv:19  %sel_tmp = icmp eq i2 %tmp_64, 0

ST_2: sel_tmp1 (27)  [1/1] 0.00ns (grouped into LUT with out node sel_tmp3)
entry_ifconv:20  %sel_tmp1 = select i1 %sel_tmp, float %empty_25, float %empty_24

ST_2: sel_tmp2 (28)  [1/1] 1.54ns
entry_ifconv:21  %sel_tmp2 = icmp eq i2 %tmp_64, 1

ST_2: sel_tmp3 (29)  [1/1] 1.37ns (out node of the LUT)
entry_ifconv:22  %sel_tmp3 = select i1 %sel_tmp2, float %empty_26, float %sel_tmp1

ST_2: sel_tmp4 (30)  [1/1] 1.54ns
entry_ifconv:23  %sel_tmp4 = icmp eq i2 %tmp_64, -2

ST_2: UnifiedRetVal (31)  [1/1] 1.37ns (out node of the LUT)
entry_ifconv:24  %UnifiedRetVal = select i1 %sel_tmp4, float %empty_27, float %sel_tmp3

ST_2: StgValue_32 (32)  [1/1] 0.00ns
entry_ifconv:25  ret float %UnifiedRetVal



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	wire read on port 'empty' [7]  (0 ns)
	'getelementptr' operation ('p_addr_2') [22]  (0 ns)
	'load' operation ('empty_26') on array 'empty_8' [23]  (2.39 ns)

 <State 2>: 5.13ns
The critical path consists of the following:
	'load' operation ('empty_24') on array 'empty_10' [19]  (2.39 ns)
	'select' operation ('sel_tmp1') [27]  (0 ns)
	'select' operation ('sel_tmp3') [29]  (1.37 ns)
	'select' operation ('UnifiedRetVal') [31]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
