Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 10 18:10:47 2023
| Host         : LAPTOP-QJDTSDBT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file testbench_control_sets_placed.rpt
| Design       : testbench
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    62 |
|    Minimum number of control sets                        |    62 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    62 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    50 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           18 |
| Yes          | No                    | No                     |            1214 |          504 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             263 |          108 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                                                      Enable Signal                                                     |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  mydcm1/inst/clk_out1 | uart1/serial_out_i_1_n_0                                                                                               | pins1/srst                    |                1 |              1 |         1.00 |
|  mydcm1/inst/clk_out1 | spi1/mosi0_out                                                                                                         | spi1/mosi_i_1_n_0             |                1 |              1 |         1.00 |
|  mydcm1/inst/clk_out1 | spi1/sclk22_out                                                                                                        | spi1/sclk_i_1_n_0             |                1 |              1 |         1.00 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[5]_0                                                                                       | pins1/srst                    |                1 |              1 |         1.00 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/tx_busy_reg_0[0]                                                                                       | pins1/srst                    |                3 |              8 |         2.67 |
|  mydcm1/inst/clk_out1 | uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | pins1/srst                    |                4 |              8 |         2.00 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/tx_busy_reg_1                                                                                          | pins1/srst                    |                4 |              8 |         2.00 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/tx_busy27_out                                                                                          | pins1/srst                    |                5 |              8 |         1.60 |
|  mydcm1/inst/clk_out1 | uart1/counter[0]_i_2_n_0                                                                                               | uart1/counter[0]_i_1_n_0      |                3 |             12 |         4.00 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[2]_0                                                                                       | spi1/tx_counter[0]_i_1__1_n_0 |                4 |             13 |         3.25 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[2]_1                                                                                       | i2c1/tx_counter[0]_i_1__0_n_0 |                4 |             13 |         3.25 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[2]_2                                                                                       | uart1/tx_counter[0]_i_1_n_0   |                4 |             13 |         3.25 |
|  mydcm1/inst/clk_out1 | uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | pins1/srst                    |                6 |             24 |         4.00 |
|  mydcm1/inst/clk_out1 | uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | pins1/srst                    |                7 |             24 |         3.43 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[0][0]                                                                             |                               |               13 |             30 |         2.31 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[5]_2[0]                                                                                    | pins1/srst                    |               13 |             32 |         2.46 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_8[0]                                                                           |                               |               13 |             32 |         2.46 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_5[0]                                                                           |                               |               10 |             32 |         3.20 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/dir0                                                                                                   | pins1/srst                    |               19 |             32 |         1.68 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[1][0]                                                                             |                               |               16 |             32 |         2.00 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrccontrol/Q[2]                                                                                                 |                               |               13 |             32 |         2.46 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrccontrol/E[0]                                                                                                 |                               |               29 |             32 |         1.10 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[3]_4[0]                                                                                    | pins1/srst                    |               12 |             32 |         2.67 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_3[0]                                                                           |                               |                8 |             32 |         4.00 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_30[0]                                                                          |                               |               20 |             32 |         1.60 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_22[0]                                                                          |                               |               14 |             32 |         2.29 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_31[0]                                                                          |                               |               18 |             32 |         1.78 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_0[0]                                                                           |                               |                7 |             32 |         4.57 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_14[0]                                                                          |                               |               15 |             32 |         2.13 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_19[0]                                                                          |                               |               13 |             32 |         2.46 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_27[0]                                                                          |                               |                9 |             32 |         3.56 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_7[0]                                                                           |                               |               21 |             32 |         1.52 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_11[0]                                                                          |                               |                5 |             32 |         6.40 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_13[0]                                                                          |                               |               11 |             32 |         2.91 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_16[0]                                                                          |                               |               10 |             32 |         3.20 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_20[0]                                                                          |                               |               14 |             32 |         2.29 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_10[0]                                                                          |                               |                8 |             32 |         4.00 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_23[0]                                                                          |                               |               17 |             32 |         1.88 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_12[0]                                                                          |                               |               12 |             32 |         2.67 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_24[0]                                                                          |                               |               13 |             32 |         2.46 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_25[0]                                                                          |                               |               12 |             32 |         2.67 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/E[0]                                                                                                   | pins1/srst                    |               16 |             32 |         2.00 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_2[0]                                                                           |                               |               11 |             32 |         2.91 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_21[0]                                                                          |                               |               13 |             32 |         2.46 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_26[0]                                                                          |                               |               13 |             32 |         2.46 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3][0]                                                                             |                               |               15 |             32 |         2.13 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_17[0]                                                                          |                               |                6 |             32 |         5.33 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_1[0]                                                                           |                               |               11 |             32 |         2.91 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_18[0]                                                                          |                               |                9 |             32 |         3.56 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_28[0]                                                                          |                               |               11 |             32 |         2.91 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_15[0]                                                                          |                               |               12 |             32 |         2.67 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_29[0]                                                                          |                               |               14 |             32 |         2.29 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[6][0]                                                                             |                               |               18 |             32 |         1.78 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_4[0]                                                                           |                               |               13 |             32 |         2.46 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_6[0]                                                                           |                               |               16 |             32 |         2.00 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcirreg/FSM_onehot_state_reg[3]_9[0]                                                                           |                               |               21 |             32 |         1.52 |
|  mydcm1/inst/clk_out1 |                                                                                                                        | pins1/srst                    |               18 |             40 |         2.22 |
|  mydcm1/inst/clk_out1 |                                                                                                                        |                               |               34 |             82 |         2.41 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[12]_1                                                                                      |                               |               32 |            128 |         4.00 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[12]_3                                                                                      |                               |               32 |            128 |         4.00 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[12]_4                                                                                      |                               |               32 |            128 |         4.00 |
|  mydcm1/inst/clk_out1 | rsrc1/rsrcmareg/address_reg[12]_2                                                                                      |                               |               32 |            128 |         4.00 |
+-----------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+--------------+


