static T_1 F_1 ( T_2 V_1 )\r\n{\r\nreturn F_2 ( F_3 ( 0xf0003000 ) + V_1 ) ;\r\n}\r\nstatic void F_4 ( T_2 V_1 , T_1 V_2 )\r\n{\r\nF_5 ( V_2 , F_3 ( 0xf0003000 ) + V_1 ) ;\r\n}\r\nstatic void F_6 ( struct V_3 * V_4 )\r\n{\r\nunsigned int V_5 = V_4 -> V_5 ;\r\nT_2 V_6 = ( V_5 < 1016 ) ? V_7 : V_8 ;\r\nint V_9 = V_5 % 16 ;\r\nF_4 ( V_6 , F_1 ( V_6 ) | ( 1 << V_9 ) ) ;\r\n}\r\nstatic void F_7 ( struct V_3 * V_4 )\r\n{\r\nunsigned int V_5 = V_4 -> V_5 ;\r\nT_2 V_6 = ( V_5 < 1016 ) ? V_7 : V_8 ;\r\nint V_9 = V_5 % 16 ;\r\nF_4 ( V_6 , F_1 ( V_6 ) & ~ ( 1 << V_9 ) ) ;\r\n}\r\nstatic void F_8 ( unsigned int V_5 , struct V_10 * V_11 )\r\n{\r\nT_2 V_2 = F_1 ( V_12 ) << 16 |\r\nF_1 ( V_13 ) ;\r\nT_2 V_14 = F_1 ( V_8 ) << 16 |\r\nF_1 ( V_7 ) ;\r\nint V_15 ;\r\nV_2 &= ~ V_14 ;\r\nfor ( V_15 = 0 ; V_15 < 32 ; V_15 ++ ) {\r\nif ( ! ( V_2 & ( 1 << V_15 ) ) )\r\ncontinue;\r\nF_9 ( V_16 + V_15 ) ;\r\n}\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nint V_15 ;\r\nF_4 ( V_7 , 0xffff ) ;\r\nF_4 ( V_8 , 0xffff ) ;\r\nF_4 ( V_17 ,\r\n( 1 << 2 ) ) ;\r\nfor ( V_15 = V_16 ; V_15 < V_16 + 32 ; V_15 ++ ) {\r\nF_11 ( V_15 , & V_18 ,\r\nV_19 , L_1 ) ;\r\nF_12 ( V_15 , V_20 ) ;\r\n}\r\nF_13 ( F_14 ( 0x0340 ) , F_8 ) ;\r\nF_15 ( F_14 ( 0x0340 ) , V_21 ) ;\r\n}\r\nstatic int T_3 F_16 ( void )\r\n{\r\nstruct V_22 * V_23 = F_17 ( 0 ) ;\r\nstruct V_24 V_25 ;\r\nT_4 V_26 [ 2 ] ;\r\nint V_15 , V_27 ;\r\nif ( ! V_28 )\r\nreturn 0 ;\r\nif ( ! V_23 )\r\nreturn 0 ;\r\nV_25 . V_6 = 0x46 ;\r\nV_25 . V_26 = V_26 ;\r\nV_25 . V_29 = 2 ;\r\nV_25 . V_30 = 0 ;\r\nfor ( V_15 = 0 ; ; V_15 += 2 ) {\r\nV_26 [ 0 ] = V_28 [ V_15 + 0 ] ;\r\nV_26 [ 1 ] = V_28 [ V_15 + 1 ] ;\r\nif ( ( 0xff == V_26 [ 0 ] ) && ( 0xff == V_26 [ 1 ] ) )\r\nbreak;\r\nV_27 = F_18 ( V_23 , & V_25 , 1 ) ;\r\nif ( V_27 < 0 ) {\r\nF_19 ( L_2 ) ;\r\nbreak;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_3 F_20 ( void )\r\n{\r\nF_21 () ;\r\nF_22 ( V_31 , F_23 ( V_31 ) ) ;\r\n}\r\nstatic void T_3 F_24 ( void )\r\n{\r\nT_1 V_2 ;\r\nF_25 ( 0 , V_32 , F_23 ( V_32 ) ) ;\r\nF_26 () ;\r\nF_10 () ;\r\nV_28 = V_33 ;\r\n#ifdef F_27\r\nF_28 ( F_3 ( 0xf0002000 ) , 0x40440000 , 0x82000fff ) ;\r\n#endif\r\nF_29 () ;\r\nF_30 ( V_34 ,\r\nF_23 ( V_34 ) ) ;\r\nF_31 ( V_35 , NULL ) ;\r\nF_32 ( V_35 ) ;\r\nif ( ! F_33 ( V_35 ) ) {\r\nT_1 V_36 ;\r\nT_1 V_37 ;\r\nT_1 V_38 ;\r\nF_31 ( V_39 , NULL ) ;\r\nF_31 ( V_40 , NULL ) ;\r\nF_31 ( V_41 , NULL ) ;\r\nF_31 ( V_42 , NULL ) ;\r\nV_2 = F_1 ( V_43 ) ;\r\nF_34 ( L_3 ,\r\n( ( V_2 >> 8 ) & 0xFF ) ,\r\n( ( V_2 >> 0 ) & 0xFF ) ) ;\r\nV_36 = F_1 ( V_44 ) ;\r\nV_37 = F_1 ( V_45 ) ;\r\nV_38 = F_1 ( V_46 ) ;\r\nif ( F_35 ( V_36 , 1 ) &&\r\nF_35 ( V_37 , 9 ) &&\r\nF_35 ( V_38 , 4 ) ) {\r\nF_31 ( V_47 , NULL ) ;\r\nF_31 ( V_48 , NULL ) ;\r\n}\r\nif ( F_36 ( V_36 , 3 ) &&\r\nF_36 ( V_36 , 2 ) ) {\r\nF_31 ( V_49 , NULL ) ;\r\nF_31 ( V_50 , NULL ) ;\r\nF_31 ( V_51 , NULL ) ;\r\nF_31 ( V_52 , NULL ) ;\r\nF_31 ( V_53 , NULL ) ;\r\nF_31 ( V_54 , NULL ) ;\r\nF_31 ( V_55 , NULL ) ;\r\nF_31 ( V_56 , NULL ) ;\r\nF_31 ( V_57 , NULL ) ;\r\nF_31 ( V_58 , NULL ) ;\r\nF_31 ( V_59 , NULL ) ;\r\nF_31 ( V_60 , NULL ) ;\r\nF_31 ( V_61 , NULL ) ;\r\nF_31 ( V_62 , NULL ) ;\r\nF_31 ( V_63 , NULL ) ;\r\nF_31 ( V_64 , NULL ) ;\r\nF_31 ( V_65 , NULL ) ;\r\nF_31 ( V_66 , NULL ) ;\r\nF_31 ( V_67 , NULL ) ;\r\nF_31 ( V_68 , NULL ) ;\r\nF_31 ( V_69 , NULL ) ;\r\nF_31 ( V_70 , NULL ) ;\r\nF_31 ( V_71 , NULL ) ;\r\nF_31 ( V_72 , NULL ) ;\r\nF_31 ( V_73 , NULL ) ;\r\nF_31 ( V_74 , NULL ) ;\r\nF_31 ( V_75 , NULL ) ;\r\nF_31 ( V_76 , NULL ) ;\r\nF_31 ( V_77 , NULL ) ;\r\nF_31 ( V_78 , NULL ) ;\r\nF_31 ( V_79 , NULL ) ;\r\nF_37 ( V_79 , 1 ) ;\r\nF_4 ( V_80 , 1 ) ;\r\nF_5 ( 0x00FF , V_81 ) ;\r\nF_5 ( 0xFFFF , V_82 ) ;\r\n}\r\nF_30 ( V_83 ,\r\nF_23 ( V_83 ) ) ;\r\n}\r\n}\r\nstatic void T_3 F_38 ( void )\r\n{\r\nT_1 V_2 ;\r\nT_5 V_84 = 0 ;\r\nV_2 = F_1 ( V_85 ) ;\r\nif ( V_2 & ( 1 << 10 ) )\r\nV_84 |= V_86 ;\r\nif ( V_2 & ( 1 << 9 ) )\r\nV_84 |= V_87 ;\r\nif ( V_2 & ( 1 << 8 ) )\r\nV_84 |= V_88 ;\r\nF_39 ( V_84 ) ;\r\nF_40 () ;\r\n}\r\nstatic void T_3 F_41 ( void )\r\n{\r\nF_42 () ;\r\nV_89 . V_90 = F_38 ;\r\n}
