
# -------------- Run Logical synthesis --------------
# Openning genus ...
2023/09/09 22:53:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2023/09/09 22:53:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TMPDIR is being set to /tmp/genus_temp_705316_virmic09_luis.spader_JLUn8T
Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[22:53:58.199625] Configured Lic search path (21.01-s002): 5280@150.162.6.50

Version: 21.17-s066_1, built Wed Mar 15 05:43:30 PDT 2023
Options: -legacy_ui -files sintese.tcl 
Date:    Sat Sep 09 22:53:58 2023
Host:    virmic09 (x86_64 w/Linux 4.18.0-372.19.1.el8_6.x86_64) (4cores*4cpus*1physical cpu*Intel(R) Core(TM) i5-3570 CPU @ 3.40GHz 6144KB) (16178900KB)
PID:     705316
OS:      Rocky Linux release 8.6 (Green Obsidian)


[22:53:58.231424] Periodic Lic check successful
[22:53:58.231435] Feature usage summary:
[22:53:58.231435] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (10 seconds elapsed).

#@ Processing -files option
@genus 1> source sintese.tcl
Sourcing './utils.tcl' (Sat Sep 09 22:54:08 -03 2023)...
  Setting attribute of root '/': 'script_search_path' = ./
  Setting attribute of root '/': 'init_lib_search_path' = . /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef/ /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom/
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl
  Setting attribute of root '/': 'information_level' = 5
  Setting attribute of root '/': 'max_cpus_per_server' = 4
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false

Threads Configured:3
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 8)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 9)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 10)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 11)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 12)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 13)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 14)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 15)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 16)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 17)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 18)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 19)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 35)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 136618 is defined after at least one cell definition. The attribute will be ignored. (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 136619 is defined after at least one cell definition. The attribute will be ignored. (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 136620 is defined after at least one cell definition. The attr
  Message Summary for Library PnomV180T025_STD_CELL_7RF.lib:
  **********************************************************
ibute will be ignored. (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib)
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 13
  **********************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'PnomV180T025_STD_CELL_7RF.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FGTIE_A' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FGTIE_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_D' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_D' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_C' must have an output pin.
  Setting attribute of root '/': 'library' = PnomV180T025_STD_CELL_7RF.lib
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'contpr' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1pr_2x_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1pr_2x_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1pr_2x_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1pr_2x_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_mar_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_mar_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_mar_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_mar_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_2x_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_2x_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_2x_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_2x_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via3pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via3pr_mar_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via3pr_mar_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via3pr_mar_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via3pr_mar_west' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_E' has non-zero origin (280, 280).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-127'.

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M1' [line 85 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
        : Check the wire parameter in LEF technology files.
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M2' [line 107 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M3' [line 128 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M4' [line 149 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'MT' [line 171 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'ML' [line 189 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M1' [line 85 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M2' [line 107 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M3' [line 128 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M4' [line 149 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'MT' [line 171 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'ML' [line 189 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M1' [line 85 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M2' [line 107 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M3' [line 128 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M4' [line 149 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'MT' [line 171 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'ML' [line 189 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.2, 2.4) of 'MINSPACING' for layers 'M1' and 'ML' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_E' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_E' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'Q' in libcell 'SLATSR_E'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_E' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_E' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'QBAR' in libcell 'SLATSR_E'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_H' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_H' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'Q' in libcell 'SLATSR_H'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_H' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_H' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'QBAR' in libcell 'SLATSR_H'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_K' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_K' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'Q' in libcell 'SLATSR_K'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'QBAR' in libcell 'SLATSR_K'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_C'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_C'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_C'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_D'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_D'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_D'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_F'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_F'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'NONE' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '18.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '17.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '16.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '14.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '13.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '12.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '9.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '8.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '7.7mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.9mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.1mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5.3mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1910KCELLS_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1416KCELLS_DEFAULT' is non-monotonic.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-81'.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell NWSX cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell GAUNUSED096 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell GAUNUSED048 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell GAUNUSED024 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell GAUNUSED012 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell GAUNUSED006 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell GAUNUSED003 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
  Setting attribute of root '/': 'lef_library' = /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//ibm_cmos7rf_sc_12Track.lef
 --------------- read_RTL_list --------------- 
List of files in ../:
- ../RTL_list.txt
- ../clean.tcl
- ../clean_all.tcl
- ../clean_synthesis.tcl
- ../constraint
- ../rtl
- ../sim
- ../synthesis
- ../setup_synthesis.tcl
 --------------- read_HDL_files --------------- 

 RTL list:
item: carry_select_adder.vhd
item: top.vhd
VHDL filtered_rtl_list: carry_select_adder.vhd top.vhd
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'top' from file '../rtl/top.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'arch' for entity 'top'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'top' with default parameters value.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'carry_select_adder_bits17' from file '../rtl/carry_select_adder.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'carry_select_adder'.
Warning : Type conversion truncates constant value. [CDFG-370]
        : Constant 32'h00000001 truncated to 1'h1 in file '../rtl/carry_select_adder.vhd' on line 51.
Warning : Type conversion truncates constant value. [CDFG-370]
        : Constant 32'h00000001 truncated to 1'h1 in file '../rtl/carry_select_adder.vhd' on line 51.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'c_lsb(...)' in file '../rtl/carry_select_adder.vhd' on line 53.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'carry_select_adder_bits18' from file '../rtl/carry_select_adder.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'carry_select_adder'.
Warning : Type conversion truncates constant value. [CDFG-370]
        : Constant 32'h00000001 truncated to 1'h1 in file '../rtl/carry_select_adder.vhd' on line 33.
Warning : Type conversion truncates constant value. [CDFG-370]
        : Constant 32'h00000001 truncated to 1'h1 in file '../rtl/carry_select_adder.vhd' on line 33.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'c_lsb(...)' in file '../rtl/carry_select_adder.vhd' on line 35.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'carry_select_adder_bits19' from file '../rtl/carry_select_adder.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'carry_select_adder'.
Warning : Type conversion truncates constant value. [CDFG-370]
        : Constant 32'h00000001 truncated to 1'h1 in file '../rtl/carry_select_adder.vhd' on line 51.
Warning : Type conversion truncates constant value. [CDFG-370]
        : Constant 32'h00000001 truncated to 1'h1 in file '../rtl/carry_select_adder.vhd' on line 51.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'c_lsb(...)' in file '../rtl/carry_select_adder.vhd' on line 53.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'carry_select_adder_bits20' from file '../rtl/carry_select_adder.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'carry_select_adder'.
Warning : Type conversion truncates constant value. [CDFG-370]
        : Constant 32'h00000001 truncated to 1'h1 in file '../rtl/carry_select_adder.vhd' on line 33.
Warning : Type conversion truncates constant value. [CDFG-370]
        : Constant 32'h00000001 truncated to 1'h1 in file '../rtl/carry_select_adder.vhd' on line 33.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'c_lsb(...)' in file '../rtl/carry_select_adder.vhd' on line 35.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (19) does not match width of input port 'a' (20) of instance 'carry_select_adder_inst_17' of module 'carry_select_adder_bits20' in file '../rtl/top.vhd' on line 155.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'a' of instance 'carry_select_adder_inst_17' of module 'carry_select_adder_bits20' in file '../rtl/top.vhd' on line 155, column 34, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'top'

No empty modules in design 'top'

  Done Checking the design.
Error   : Invalid SDC command option combination. [SDC-204] [set_io_delay]
        : The set_io_delay command does not accept any invalid clock
        : This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '14' of the SDC file '../constraint/top.sdc': set_input_delay 0.1 -clock clk [all_inputs].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '15' of the SDC file '../constraint/top.sdc': set_output_delay 0.2 -clock clk [all_outputs].
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      0 , failed      1 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      0 , failed      1 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 2
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
# command failed at line '14' of file '../constraint/top.sdc':
set_input_delay 0.1 -clock clk [all_inputs]
# command failed at line '15' of file '../constraint/top.sdc':
set_output_delay 0.2 -clock clk [all_outputs]
 > failed.sdc
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Sep 09 2023  10:54:11 pm
  Module:                 top
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/top/ports_in/X[0]
/designs/top/ports_in/X[1]
/designs/top/ports_in/X[2]
/designs/top/ports_in/X[3]
/designs/top/ports_in/X[4]
/designs/top/ports_in/X[5]
/designs/top/ports_in/X[6]
/designs/top/ports_in/X[7]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/top/ports_out/y[0]
/designs/top/ports_out/y[10]
/designs/top/ports_out/y[11]
/designs/top/ports_out/y[12]
/designs/top/ports_out/y[13]
/designs/top/ports_out/y[14]
/designs/top/ports_out/y[15]
/designs/top/ports_out/y[16]
/designs/top/ports_out/y[17]
/designs/top/ports_out/y[18]
/designs/top/ports_out/y[19]
/designs/top/ports_out/y[1]
/designs/top/ports_out/y[2]
/designs/top/ports_out/y[3]
/designs/top/ports_out/y[4]
/designs/top/ports_out/y[5]
/designs/top/ports_out/y[6]
/designs/top/ports_out/y[7]
/designs/top/ports_out/y[8]
/designs/top/ports_out/y[9]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/top/ports_in/X[0]
/designs/top/ports_in/X[1]
/designs/top/ports_in/X[2]
/designs/top/ports_in/X[3]
/designs/top/ports_in/X[4]
/designs/top/ports_in/X[5]
/designs/top/ports_in/X[6]
/designs/top/ports_in/X[7]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/top/ports_out/y[0]
/designs/top/ports_out/y[10]
/designs/top/ports_out/y[11]
/designs/top/ports_out/y[12]
/designs/top/ports_out/y[13]
/designs/top/ports_out/y[14]
/designs/top/ports_out/y[15]
/designs/top/ports_out/y[16]
/designs/top/ports_out/y[17]
/designs/top/ports_out/y[18]
/designs/top/ports_out/y[19]
/designs/top/ports_out/y[1]
/designs/top/ports_out/y[2]
/designs/top/ports_out/y[3]
/designs/top/ports_out/y[4]
/designs/top/ports_out/y[5]
/designs/top/ports_out/y[6]
/designs/top/ports_out/y[7]
/designs/top/ports_out/y[8]
/designs/top/ports_out/y[9]
-------------------------------------------------------------------------------


Lint summary
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           8
 Outputs without clocked external delays                         20
 Inputs without external driver/transition                        8
 Outputs without external load                                   20
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         56

      Running additional step before syn_gen...

Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'a' of instance 'carry_select_adder_inst_17' of module 'carry_select_adder_bits20'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven input port.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 94.7 ps std_slew: 34.8 ps std_load: 12.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 7.280 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'top' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:12 (Sep09) |  378.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.003s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         3.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 7.280 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.015s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.018s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed identity transform (accepts: 0, rejects: 10, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |        15.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |        18.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |      10 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'top':
          live_trim(22) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_0' in module 'top' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_1' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_2' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_3' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_4' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_5' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_6' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_7' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_8' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_9' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_10' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_11' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_12' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_13' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_14' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_15' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_16' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_17' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_18' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_16_add_24_74 -> carry_select_adder_inst_18_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_17_add_24_74 -> carry_select_adder_inst_18_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_12_add_24_74 -> carry_select_adder_inst_16_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_13_add_24_74 -> carry_select_adder_inst_16_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_14_add_24_74 -> carry_select_adder_inst_17_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_15_add_24_74 -> carry_select_adder_inst_17_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_4_add_24_74 -> carry_select_adder_inst_12_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_5_add_24_74 -> carry_select_adder_inst_12_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_6_add_24_74 -> carry_select_adder_inst_13_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_7_add_24_74 -> carry_select_adder_inst_13_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_8_add_24_74 -> carry_select_adder_inst_14_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_9_add_24_74 -> carry_select_adder_inst_14_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_10_add_24_74 -> carry_select_adder_inst_15_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_11_add_24_74 -> carry_select_adder_inst_15_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_66_17 -> carry_select_adder_inst_4_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_65_17 -> carry_select_adder_inst_4_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_66_17 -> carry_select_adder_inst_4_add_49_51.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_65_17 -> carry_select_adder_inst_4_add_49_51.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_64_17 -> carry_select_adder_inst_5_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_63_17 -> carry_select_adder_inst_5_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_64_17 -> carry_select_adder_inst_5_add_49_51.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_63_17 -> carry_select_adder_inst_5_add_49_51.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_62_17 -> carry_select_adder_inst_6_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_61_17 -> carry_select_adder_inst_6_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_62_17 -> carry_select_adder_inst_6_add_49_51.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_61_17 -> carry_select_adder_inst_6_add_49_51.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_60_17 -> carry_select_adder_inst_7_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_59_17 -> carry_select_adder_inst_7_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_60_17 -> carry_select_adder_inst_7_add_49_51.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_59_17 -> carry_select_adder_inst_7_add_49_51.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_58_17 -> carry_select_adder_inst_8_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_57_17 -> carry_select_adder_inst_8_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_58_17 -> carry_select_adder_inst_8_add_49_51.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_57_17 -> carry_select_adder_inst_8_add_49_51.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_56_17 -> carry_select_adder_inst_9_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_56_17 -> carry_select_adder_inst_9_add_51_81.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_0_add_24_74 -> carry_select_adder_inst_10_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_1_add_24_74 -> carry_select_adder_inst_10_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_2_add_24_74 -> carry_select_adder_inst_11_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_3_add_24_74 -> carry_select_adder_inst_11_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_74_17 -> carry_select_adder_inst_0_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_73_17 -> carry_select_adder_inst_0_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_74_17 -> carry_select_adder_inst_0_add_49_51.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_73_17 -> carry_select_adder_inst_0_add_49_51.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_72_17 -> carry_select_adder_inst_1_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_71_17 -> carry_select_adder_inst_1_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_72_17 -> carry_select_adder_inst_1_add_49_51.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_71_17 -> carry_select_adder_inst_1_add_49_51.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_70_17 -> carry_select_adder_inst_2_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_69_17 -> carry_select_adder_inst_2_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_70_17 -> carry_select_adder_inst_2_add_49_51.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_69_17 -> carry_select_adder_inst_2_add_49_51.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_68_17 -> carry_select_adder_inst_3_add_24_74.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_67_17 -> carry_select_adder_inst_3_add_24_74.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_68_17 -> carry_select_adder_inst_3_add_49_51.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_67_17 -> carry_select_adder_inst_3_add_49_51.B
    MaxCSA: weighted_instance_count is 6272 
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 54 
MaxCSA: Successfully built Maximal CSA Expression Expr1
    MaxCSA: weighted_instance_count is 54 
MaxCSA: Successfully built Maximal CSA Expression Expr2
    MaxCSA: weighted_instance_count is 54 
MaxCSA: Successfully built Maximal CSA Expression Expr3
    MaxCSA: weighted_instance_count is 54 
MaxCSA: Successfully built Maximal CSA Expression Expr4
    MaxCSA: weighted_instance_count is 54 
MaxCSA: Successfully built Maximal CSA Expression Expr5
    MaxCSA: weighted_instance_count is 60 
MaxCSA: Successfully built Maximal CSA Expression Expr6
    MaxCSA: weighted_instance_count is 60 
MaxCSA: Successfully built Maximal CSA Expression Expr7
    MaxCSA: weighted_instance_count is 60 
MaxCSA: Successfully built Maximal CSA Expression Expr8
    MaxCSA: weighted_instance_count is 60 
MaxCSA: Successfully built Maximal CSA Expression Expr9
      Timing mult_const_trivial_821...
        Done timing mult_const_trivial_821.
      Timing mult_signed_const_834...
        Done timing mult_signed_const_834.
      Timing mult_signed_const_842_843...
        Done timing mult_signed_const_842_843.
      Timing mult_signed_const_850_851...
        Done timing mult_signed_const_850_851.
      Timing mult_signed_const_858_859...
        Done timing mult_signed_const_858_859.
      Timing mult_const_trivial_860_861...
        Done timing mult_const_trivial_860_861.
      Timing mult_signed_const_881_882...
        Done timing mult_signed_const_881_882.
      Timing mult_signed_const_895_896...
        Done timing mult_signed_const_895_896.
      Timing mult_signed_const_923_924...
        Done timing mult_signed_const_923_924.
      Timing mult_signed_const_932_933...
        Done timing mult_signed_const_932_933.
      Timing mult_const_trivial_934_935...
        Done timing mult_const_trivial_934_935.
      Timing mult_const_trivial_936_937...
        Done timing mult_const_trivial_936_937.
      Timing mult_signed_const_950_951...
        Done timing mult_signed_const_950_951.
      Timing mult_signed_const_963_964...
        Done timing mult_signed_const_963_964.
      Timing mult_signed_const_977_978...
        Done timing mult_signed_const_977_978.
      Timing mult_signed_const_986_987...
        Done timing mult_signed_const_986_987.
      Timing mult_signed_const_1001_1002...
        Done timing mult_signed_const_1001_1002.
      Timing mult_signed_const_1011_1012...
        Done timing mult_signed_const_1011_1012.
      Timing mult_signed_const_1020_1021...
        Done timing mult_signed_const_1020_1021.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_1026...
        Done timing csa_tree_1026.
      Timing csa_tree_1033...
        Done timing csa_tree_1033.
      Timing csa_tree_1040...
        Done timing csa_tree_1040.
      Timing csa_tree_1047...
        Done timing csa_tree_1047.
      Timing csa_tree_1054...
        Done timing csa_tree_1054.
      Timing csa_tree_1061...
        Done timing csa_tree_1061.
      Timing csa_tree_1068...
        Done timing csa_tree_1068.
      Timing csa_tree_1075...
        Done timing csa_tree_1075.
      Timing increment_signed...
        Done timing increment_signed.
      Timing csa_tree_1111...
        Done timing csa_tree_1111.
      Timing add_signed_carry_1116...
        Done timing add_signed_carry_1116.
      Timing csa_tree_1181...
        Done timing csa_tree_1181.
      Timing csa_tree_1195...
        Done timing csa_tree_1195.
      Timing add_signed_1206...
        Done timing add_signed_1206.
      Timing csa_tree_1208...
        Done timing csa_tree_1208.
      Timing add_signed_carry_1213...
        Done timing add_signed_carry_1213.
      Timing mux...
        Done timing mux.
      Timing csa_tree_1217...
        Done timing csa_tree_1217.
      Timing csa_tree_1224...
        Done timing csa_tree_1224.
      Timing csa_tree_1237...
        Done timing csa_tree_1237.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_2, ADD_TC_OP95)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_100, ADD_TC_OP96)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_104, ADD_TC_OP101)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_107, ADD_TC_OP105)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_110, ADD_TC_OP108)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_114, ADD_TC_OP111)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_118, ADD_TC_OP115)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_120, final_adder_ADD_TC_OP_28)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_124, ADD_TC_OP_34)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_126, final_adder_ADD_TC_OP123)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_128, ADD_TC_OP_40)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_132, ADD_TC_OP_46)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_136, ADD_TC_OP_57)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_140, ADD_TC_OP_63)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_148, final_adder_ADD_TC_OP_73)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_158, final_adder_ADD_TC_OP_85)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_176, final_adder_ADD_TC_OP_105)

      Timing increment_signed_2178_2252...
        Done timing increment_signed_2178_2252.
      Timing add_unsigned_carry_2578...
        Done timing add_unsigned_carry_2578.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing csa_tree_2608...
        Done timing csa_tree_2608.
      Timing add_unsigned_carry_2627...
        Done timing add_unsigned_carry_2627.
      Timing csa_tree_2650...
        Done timing csa_tree_2650.
      Timing increment_unsigned_3085_3120...
        Done timing increment_unsigned_3085_3120.
      Timing increment_unsigned_3085_3966...
        Done timing increment_unsigned_3085_3966.
      Timing increment_unsigned_3085_4823...
        Done timing increment_unsigned_3085_4823.
      Timing increment_unsigned_3085_5681...
        Done timing increment_unsigned_3085_5681.
      Timing increment_unsigned_3085_6539...
        Done timing increment_unsigned_3085_6539.
      Timing increment_unsigned_3085_7397...
        Done timing increment_unsigned_3085_7397.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in top: area: 151853900488 ,dp = 75 mux = 19 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_0_c1 in top: area: 128332227028 ,dp = 52 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c2 in top: area: 128332227028 ,dp = 52 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c3 in top: area: 128332227028 ,dp = 52 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c4 in top: area: 128332227028 ,dp = 52 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c5 in top: area: 128332227028 ,dp = 52 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c6 in top: area: 128332227028 ,dp = 52 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c7 in top: area: 156785864278 ,dp = 81 mux = 54 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

Best config: CDN_DP_region_0_0_c6 in top: area: 128332227028 ,dp = 52 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 128332227028.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     151853900488       128332227028       128332227028       128332227028       128332227028       128332227028       128332227028       156785864278  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                 25                 25                 25                 25                 25                 25                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                 17  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  3                  3                  3                  3                  3                  3                 20  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           151853900488 (       )    214748364.70 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START           151853900488 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  rewrite                       START           151853900488 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           151853900488 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           151853900488 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           151853900488 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           151853900488 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           151853900488 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           151853900488 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           151436580475 (  -0.27)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           151436580475 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           151019260462 (  -0.28)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           151019260462 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           150601940449 (  -0.28)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           150601940449 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           150184620436 (  -0.28)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           150184620436 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           149716716179 (  -0.31)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           149716716179 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           149299396166 (  -0.28)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           149299396166 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           148882076153 (  -0.28)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           148882076153 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           148464756140 (  -0.28)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           148464756140 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           148047436127 (  -0.28)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           148047436127 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           147630116114 (  -0.28)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           147630116114 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           147212796101 (  -0.28)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           147212796101 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           146795476088 (  -0.28)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           146795476088 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           146378156075 (  -0.28)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           146378156075 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           145960836062 (  -0.29)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           145960836062 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           145492931805 (  -0.32)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           145492931805 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           145075611792 (  -0.29)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           145075611792 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           144658291779 (  -0.29)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           144658291779 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           144190387522 (  -0.32)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           144190387522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) inc_ci_with_inv_select_version1 --> inc_ci_with_select_version2
##>                                  END           143722483265 (  -0.32)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           143722483265 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           143722483265 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           143722483265 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           143722483265 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           143722483265 (  -5.35)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START           143722483265 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           143722483265 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           143722483265 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128673670675 ( -10.47)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           1  
##>                                  END           128673670675 ( -15.26)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           1  
##>canonicalize_by_names           START           128673670675 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128673670675 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START           128673670675 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> rewrite                        START           128673670675 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) base_unsigned_add_ci_ldp_csa_from --> unsigned_add_ci_ldp_csa_to
##>                                  END           128079305808 (  -0.46)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           128079305808 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) base_unsigned_add_ci_ldp_csa_from --> unsigned_add_ci_ldp_csa_to
##>                                  END           127484940941 (  -0.46)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           127484940941 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) base_unsigned_add_ci_ldp_csa_from --> unsigned_add_ci_ldp_csa_comp_to
##>                                  END           129154220993 (  +1.31)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           127484940941 (  -1.29)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) base_comb_unsigned_add_hdp_add_from --> comb_unsigned_add_hdp_comp_add_to
##>                                  END           130823501045 (  +2.62)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           127484940941 (  -2.55)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) base_comb_unsigned_add_ci_ldp_add_ci_from --> comb_unsigned_add_ci_ldp_add_ci_to
##>                                  END           127345834270 (  -0.11)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           127345834270 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) base_comb_unsigned_add_hdp_p_add_from --> comb_unsigned_add_hdp_comp_p_add_to
##>                                  END           130684394374 (  +2.62)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           127345834270 (  -2.55)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) base_comb_unsigned_add_hdp_p_add_from --> comb_unsigned_add_hdp_comp_p_add_to
##>                                  END           131101714387 (  +2.95)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           127345834270 (  -2.86)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END           127737862161 (  +0.31)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           127737862161 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END           128129890052 (  +0.31)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           128129890052 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END           128471333699 (  +0.27)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           128471333699 (  -0.16)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           128471333699 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START           128446041577 (  -0.02)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128332227028 (  -0.09)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START           128332227028 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           129128928871 (  +0.62)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START           129128928871 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           129128928871 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START           128332227028 (  -0.62)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           128332227028 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(25), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'top'.
      Removing temporary intermediate hierarchies under top
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.105s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       105.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                                Message Text                                                                                                 |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    4 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list.                                                                                                             |
| CDFG-370    |Warning |    8 |Type conversion truncates constant value.                                                                                                                                                                    |
| CDFG-465    |Warning |    1 |Module port is wider than connected signal.                                                                                                                                                                  |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                           |
| CDFG-738    |Info    |    4 |Common subexpression eliminated.                                                                                                                                                                             |
| CDFG-739    |Info    |    4 |Common subexpression kept.                                                                                                                                                                                   |
| CDFG-771    |Info    |    1 |Replaced logic with a constant value.                                                                                                                                                                        |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                        |
| CWD-19      |Info    |  689 |An implementation was inferred.                                                                                                                                                                              |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                   |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                              |
| DPOPT-3     |Info    |    1 |Implementing datapath configurations.                                                                                                                                                                        |
| DPOPT-4     |Info    |    1 |Done implementing datapath configurations.                                                                                                                                                                   |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                          |
| ELAB-2      |Info    |    4 |Elaborating Subdesign.                                                                                                                                                                                       |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                     |
| ELAB-5      |Info    |    5 |Binding to architecture.                                                                                                                                                                                     |
| ELABUTL-127 |Warning |    1 |Undriven module input port.                                                                                                                                                                                  |
|             |        |      |Run check_design to check 'Undriven Port(s)/Pin(s)                                                                                                                                                           |
|             |        |      | ' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute             |
|             |        |      | 'hdl_unconnected_value', the default value is 0.                                                                                                                                                            |
| ELABUTL-131 |Info    |    1 |Undriven module input port.                                                                                                                                                                                  |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven input port.                                                                                                                             |
| GB-6        |Info    |  248 |A datapath component has been ungrouped.                                                                                                                                                                     |
| GLO-51      |Info    |   19 |Hierarchical instance automatically ungrouped.                                                                                                                                                               |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent  |
|             |        |      | individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                                                              |
| LBR-9       |Warning |   16 |Library cell has no output pins defined.                                                                                                                                                                     |
|             |        |      |Add the missing output pin(s)                                                                                                                                                                                |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will   |
|             |        |      | mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for           |
|             |        |      | synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground |
|             |        |      | pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                   |
| LBR-40      |Info    |   13 |An unsupported construct was detected in this library.                                                                                                                                                       |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                                                                            |
| LBR-81      |Warning |  993 |Non-monotonic wireload model found.                                                                                                                                                                          |
|             |        |      |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.                                                     |
| LBR-155     |Info    |  846 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                     |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                              |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                   |
| LBR-162     |Info    |  141 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                                                      |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                                                     |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                                                                                                                                         |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                              |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                               |
| LBR-511     |Warning |    3 |An attribute is used before it is defined.                                                                                                                                                                   |
| PHYS-12     |Warning |    1 |The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc.                                                        |
|             |        |      |Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.                                                                    |
| PHYS-15     |Warning |   18 |Missing wire parameter.                                                                                                                                                                                      |
|             |        |      |Check the wire parameter in LEF technology files.                                                                                                                                                            |
| PHYS-127    |Info    |  370 |Macro with non-zero origin.                                                                                                                                                                                  |
| PHYS-129    |Info    |   34 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                                                                             |
|             |        |      |If this is the expected behavior, this message can be ignored.                                                                                                                                               |
| PHYS-279    |Warning |    9 |Physical cell not defined in library.                                                                                                                                                                        |
|             |        |      |Ensure that the proper library files are available and have been imported.                                                                                                                                   |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                 |
| RTLOPT-30   |Info    |   17 |Accepted resource sharing opportunity.                                                                                                                                                                       |
| RTLOPT-40   |Info    |   13 |Transformed datapath macro.                                                                                                                                                                                  |
| SDC-202     |Error   |    2 |Could not interpret SDC command.                                                                                                                                                                             |
|             |        |      |The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.                                         |
| SDC-204     |Error   |    1 |Invalid SDC command option combination.                                                                                                                                                                      |
|             |        |      |This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.                               |
| SDC-209     |Warning |    1 |One or more commands failed when these constraints were applied.                                                                                                                                             |
|             |        |      |You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.                                                                                          |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                                |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 7.280 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 323 combo usable cells and 30 sequential usable cells
      Mapping 'top'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
        Rebuilding component 'WALLACE_CSA_DUMMY_OP25_group_3126' based on context...
        Rebuilding component 'WALLACE_CSA_DUMMY_OP30_group_3125' based on context...
        Rebuilding component 'WALLACE_CSA_DUMMY_OP33_group_3967' based on context...
        Rebuilding component 'WALLACE_CSA_DUMMY_OP_group_3128' based on context...
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) top...
          Done structuring (delay-based) top
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) mult_signed_const_923_924...
          Done structuring (delay-based) mult_signed_const_923_924
        Mapping component mult_signed_const_923_924...
          Structuring (delay-based) mult_signed_const_881_882...
          Done structuring (delay-based) mult_signed_const_881_882
        Mapping component mult_signed_const_881_882...
          Structuring (delay-based) mult_signed_const_1001_1002...
          Done structuring (delay-based) mult_signed_const_1001_1002
        Mapping component mult_signed_const_1001_1002...
          Structuring (delay-based) mult_signed_const_977_978...
          Done structuring (delay-based) mult_signed_const_977_978
        Mapping component mult_signed_const_977_978...
          Structuring (delay-based) mult_signed_const_950_951...
          Done structuring (delay-based) mult_signed_const_950_951
        Mapping component mult_signed_const_950_951...
          Structuring (delay-based) mult_signed_const_834...
          Done structuring (delay-based) mult_signed_const_834
        Mapping component mult_signed_const_834...
          Structuring (delay-based) mult_signed_const_895_896...
          Done structuring (delay-based) mult_signed_const_895_896
        Mapping component mult_signed_const_895_896...
          Structuring (delay-based) mult_signed_const_842_843...
          Done structuring (delay-based) mult_signed_const_842_843
        Mapping component mult_signed_const_842_843...
          Structuring (delay-based) mult_signed_const_1011_1012...
          Done structuring (delay-based) mult_signed_const_1011_1012
        Mapping component mult_signed_const_1011_1012...
          Structuring (delay-based) mult_signed_const_932_933...
          Done structuring (delay-based) mult_signed_const_932_933
        Mapping component mult_signed_const_932_933...
          Structuring (delay-based) mult_signed_const_986_987...
          Done structuring (delay-based) mult_signed_const_986_987
        Mapping component mult_signed_const_986_987...
          Structuring (delay-based) cb_part_437...
          Done structuring (delay-based) cb_part_437
        Mapping component cb_part_437...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP30_groupi'...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP25_groupi'...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP30_group_3125...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP30_group_3125
        Mapping component WALLACE_CSA_DUMMY_OP30_group_3125...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_3128...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_3128
        Mapping component WALLACE_CSA_DUMMY_OP_group_3128...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP25_group_3126...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP25_group_3126
        Mapping component WALLACE_CSA_DUMMY_OP25_group_3126...
          Structuring (delay-based) logic partition in top...
          Done structuring (delay-based) logic partition in top
        Mapping logic partition in top...
          Structuring (delay-based) logic partition in top...
          Done structuring (delay-based) logic partition in top
        Mapping logic partition in top...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP33_groupi'...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP33_group_3967...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP33_group_3967
        Mapping component WALLACE_CSA_DUMMY_OP33_group_3967...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |   37 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

          Performing post-condense optimization ...

PBS_Generic_Opt-Post - Elapsed_Time 60, CPU_Time 59.48605299999999
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:12 (Sep09) |  378.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:01:00(00:01:00) | 100.0(100.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:12 (Sep09) |  378.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:01:00(00:01:00) | 100.0(100.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     11723    286357       378
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      4343    109818       818
##>G:Misc                              60
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       61
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'top' to generic gates.
        Computing net loads.
Runtime & Memory after 'syn_generic'
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:04 (Sep09) |  166.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:01:08(00:01:09) | 100.0(100.0) |   22:55:12 (Sep09) |  818.7 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'NONE' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '18.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '17.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '16.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '14.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '13.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '12.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '9.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '8.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '7.7mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.9mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.1mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5.3mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1910KCELLS_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1416KCELLS_DEFAULT' is non-monotonic.
##Generic Timing Info for library domain: _default_ typical gate delay: 94.7 ps std_slew: 34.8 ps std_load: 12.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 7.280 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 323 combo usable cells and 30 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:12 (Sep09) |  378.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:01:00(00:01:00) |  98.4( 98.4) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:01(00:00:01) |   1.6(  1.6) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:12 (Sep09) |  378.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:01:00(00:01:00) |  98.4( 98.4) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:01(00:00:01) |   1.6(  1.6) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 7.280 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 323 combo usable cells and 30 sequential usable cells
      Mapping 'top'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) top...
          Done structuring (delay-based) top
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) mult_signed_const_986_987...
          Done structuring (delay-based) mult_signed_const_986_987
        Mapping component mult_signed_const_986_987...
          Structuring (delay-based) mult_signed_const_923_924...
          Done structuring (delay-based) mult_signed_const_923_924
        Mapping component mult_signed_const_923_924...
          Structuring (delay-based) mult_signed_const_881_882...
          Done structuring (delay-based) mult_signed_const_881_882
        Mapping component mult_signed_const_881_882...
          Structuring (delay-based) mult_signed_const_1001_1002...
          Done structuring (delay-based) mult_signed_const_1001_1002
        Mapping component mult_signed_const_1001_1002...
          Structuring (delay-based) mult_signed_const_895_896...
          Done structuring (delay-based) mult_signed_const_895_896
        Mapping component mult_signed_const_895_896...
          Structuring (delay-based) mult_signed_const_977_978...
          Done structuring (delay-based) mult_signed_const_977_978
        Mapping component mult_signed_const_977_978...
          Structuring (delay-based) mult_signed_const_950_951...
          Done structuring (delay-based) mult_signed_const_950_951
        Mapping component mult_signed_const_950_951...
          Structuring (delay-based) mult_signed_const_834...
          Done structuring (delay-based) mult_signed_const_834
        Mapping component mult_signed_const_834...
          Structuring (delay-based) mult_signed_const_1011_1012...
          Done structuring (delay-based) mult_signed_const_1011_1012
        Mapping component mult_signed_const_1011_1012...
          Structuring (delay-based) mult_signed_const_842_843...
          Done structuring (delay-based) mult_signed_const_842_843
        Mapping component mult_signed_const_842_843...
          Structuring (delay-based) mult_signed_const_932_933...
          Done structuring (delay-based) mult_signed_const_932_933
        Mapping component mult_signed_const_932_933...
          Structuring (delay-based) cb_part_438...
          Done structuring (delay-based) cb_part_438
        Mapping component cb_part_438...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP30_group_3125...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP30_group_3125
        Mapping component WALLACE_CSA_DUMMY_OP30_group_3125...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_3128...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_3128
        Mapping component WALLACE_CSA_DUMMY_OP_group_3128...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP25_group_3126...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP25_group_3126
        Mapping component WALLACE_CSA_DUMMY_OP25_group_3126...
          Structuring (delay-based) logic partition in top...
          Done structuring (delay-based) logic partition in top
        Mapping logic partition in top...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP33_group_3967...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP33_group_3967
        Mapping component WALLACE_CSA_DUMMY_OP33_group_3967...
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP33_group_3967...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP33_group_3967
        Optimizing component WALLACE_CSA_DUMMY_OP33_group_3967...
        Pre-mapped Exploration for WALLACE_CSA_DUMMY_OP33_group_3967 'very_fast' (slack=214748365, area=1961)...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP33_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP33_group
        Optimizing component WALLACE_CSA_DUMMY_OP33_group...
        Early Area Reclamation for WALLACE_CSA_DUMMY_OP33_group_3967 'very_fast' (slack=214748365, area=1961)...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP33_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP33_group
        Optimizing component WALLACE_CSA_DUMMY_OP33_group...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP33_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP33_group
        Optimizing component WALLACE_CSA_DUMMY_OP33_group...
          Restructuring (delay-based) logic partition in top...
          Done restructuring (delay-based) logic partition in top
        Optimizing logic partition in top...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP30_group_3125...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP30_group_3125
        Optimizing component WALLACE_CSA_DUMMY_OP30_group_3125...
        Pre-mapped Exploration for WALLACE_CSA_DUMMY_OP30_group_3125 'very_fast' (slack=214748365, area=2992)...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP30_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP30_group
        Optimizing component WALLACE_CSA_DUMMY_OP30_group...
        Early Area Reclamation for WALLACE_CSA_DUMMY_OP30_group_3125 'very_fast' (slack=214748365, area=2992)...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP30_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP30_group
        Optimizing component WALLACE_CSA_DUMMY_OP30_group...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP30_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP30_group
        Optimizing component WALLACE_CSA_DUMMY_OP30_group...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_3128...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_3128
        Optimizing component WALLACE_CSA_DUMMY_OP_group_3128...
        Pre-mapped Exploration for WALLACE_CSA_DUMMY_OP_group_3128 'very_fast' (slack=214748365, area=2476)...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
        Early Area Reclamation for WALLACE_CSA_DUMMY_OP_group_3128 'very_fast' (slack=214748365, area=2476)...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP25_group_3126...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP25_group_3126
        Optimizing component WALLACE_CSA_DUMMY_OP25_group_3126...
        Pre-mapped Exploration for WALLACE_CSA_DUMMY_OP25_group_3126 'very_fast' (slack=214748365, area=1584)...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP25_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP25_group
        Optimizing component WALLACE_CSA_DUMMY_OP25_group...
        Early Area Reclamation for WALLACE_CSA_DUMMY_OP25_group_3126 'very_fast' (slack=214748365, area=1584)...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP25_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP25_group
        Optimizing component WALLACE_CSA_DUMMY_OP25_group...
          Restructuring (delay-based) cb_part_438...
          Done restructuring (delay-based) cb_part_438
        Optimizing component cb_part_438...
          Restructuring (delay-based) mult_signed_const_986_987...
          Done restructuring (delay-based) mult_signed_const_986_987
        Optimizing component mult_signed_const_986_987...
        Pre-mapped Exploration for mult_signed_const_986_987 'very_fast' (slack=214748365, area=1298)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_986_987 'very_fast' (slack=214748365, area=1298)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_932_933...
          Done restructuring (delay-based) mult_signed_const_932_933
        Optimizing component mult_signed_const_932_933...
        Pre-mapped Exploration for mult_signed_const_932_933 'very_fast' (slack=214748365, area=1422)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_932_933 'very_fast' (slack=214748365, area=1419)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_923_924...
          Done restructuring (delay-based) mult_signed_const_923_924
        Optimizing component mult_signed_const_923_924...
        Pre-mapped Exploration for mult_signed_const_923_924 'very_fast' (slack=214748365, area=2980)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_923_924 'very_fast' (slack=214748365, area=2905)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_881_882...
          Done restructuring (delay-based) mult_signed_const_881_882
        Optimizing component mult_signed_const_881_882...
        Pre-mapped Exploration for mult_signed_const_881_882 'very_fast' (slack=214748365, area=2371)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_881_882 'very_fast' (slack=214748365, area=2284)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_1001_1002...
          Done restructuring (delay-based) mult_signed_const_1001_1002
        Optimizing component mult_signed_const_1001_1002...
        Pre-mapped Exploration for mult_signed_const_1001_1002 'very_fast' (slack=214748365, area=1803)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_1001_1002 'very_fast' (slack=214748365, area=1803)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_895_896...
          Done restructuring (delay-based) mult_signed_const_895_896
        Optimizing component mult_signed_const_895_896...
        Pre-mapped Exploration for mult_signed_const_895_896 'very_fast' (slack=214748365, area=1893)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_895_896 'very_fast' (slack=214748365, area=1607)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_977_978...
          Done restructuring (delay-based) mult_signed_const_977_978
        Optimizing component mult_signed_const_977_978...
        Pre-mapped Exploration for mult_signed_const_977_978 'very_fast' (slack=214748365, area=1532)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_977_978 'very_fast' (slack=214748365, area=1505)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_834...
          Done restructuring (delay-based) mult_signed_const_834
        Optimizing component mult_signed_const_834...
        Pre-mapped Exploration for mult_signed_const_834 'very_fast' (slack=214748365, area=1581)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_834 'very_fast' (slack=214748365, area=1543)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_950_951...
          Done restructuring (delay-based) mult_signed_const_950_951
        Optimizing component mult_signed_const_950_951...
        Pre-mapped Exploration for mult_signed_const_950_951 'very_fast' (slack=214748365, area=1524)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_950_951 'very_fast' (slack=214748365, area=1524)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_1011_1012...
          Done restructuring (delay-based) mult_signed_const_1011_1012
        Optimizing component mult_signed_const_1011_1012...
        Pre-mapped Exploration for mult_signed_const_1011_1012 'very_fast' (slack=214748365, area=1392)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_1011_1012 'very_fast' (slack=214748365, area=1392)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_842_843...
          Done restructuring (delay-based) mult_signed_const_842_843
        Optimizing component mult_signed_const_842_843...
        Pre-mapped Exploration for mult_signed_const_842_843 'very_fast' (slack=214748365, area=1445)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_842_843 'very_fast' (slack=214748365, area=1445)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                68241        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                      Message Text                                                                       |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6     |Info    |   20 |A datapath component has been ungrouped.                                                                                                                 |
| LBR-81   |Warning |  331 |Non-monotonic wireload model found.                                                                                                                      |
|          |        |      |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape. |
| LBR-155  |Info    |  282 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                 |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                          |
| PA-7     |Info    |   34 |Resetting power analysis results.                                                                                                                        |
|          |        |      |All computed switching activities are removed.                                                                                                           |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                             |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                                                                                                       |
| SYNTH-4  |Info    |    1 |Mapping.                                                                                                                                                 |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr               68183        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 24, CPU_Time 23.431332000000012
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:12 (Sep09) |  378.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:01:00(00:01:00) |  71.2( 70.6) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:01(00:00:01) |   1.2(  1.2) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:37(00:01:34) |  00:00:23(00:00:24) |  27.6( 28.2) |   22:55:37 (Sep09) |  791.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/top/fv_map.fv.json' for netlist 'fv/top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.9981799999999907
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:12 (Sep09) |  378.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:01:00(00:01:00) |  69.6( 69.8) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:01(00:00:01) |   1.2(  1.2) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:37(00:01:34) |  00:00:23(00:00:24) |  27.0( 27.9) |   22:55:37 (Sep09) |  791.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:35) |  00:00:01(00:00:01) |   2.3(  1.2) |   22:55:38 (Sep09) |  791.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.003124999999997158
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:12 (Sep09) |  378.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:01:00(00:01:00) |  69.6( 69.8) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:01(00:00:01) |   1.2(  1.2) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:37(00:01:34) |  00:00:23(00:00:24) |  27.0( 27.9) |   22:55:37 (Sep09) |  791.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:35) |  00:00:01(00:00:01) |   2.3(  1.2) |   22:55:38 (Sep09) |  791.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:35) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:55:38 (Sep09) |  791.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/top ... 

Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:12 (Sep09) |  378.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:01:00(00:01:00) |  69.6( 69.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:01(00:00:01) |   1.2(  1.1) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:37(00:01:34) |  00:00:23(00:00:24) |  27.0( 27.6) |   22:55:37 (Sep09) |  791.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:35) |  00:00:01(00:00:01) |   2.3(  1.1) |   22:55:38 (Sep09) |  791.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:35) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:55:38 (Sep09) |  791.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:36) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:55:39 (Sep09) |  791.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'NONE' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '18.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '17.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '16.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '14.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '13.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '12.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '9.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '8.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '7.7mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.9mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.1mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5.3mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1910KCELLS_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1416KCELLS_DEFAULT' is non-monotonic.
-------------------------------------------------------------------------------
 hi_fo_buf                 67961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                67961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_tns                  67961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.9968680000000063
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:12 (Sep09) |  378.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:01:00(00:01:00) |  68.8( 69.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:01(00:00:01) |   1.1(  1.1) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:37(00:01:34) |  00:00:23(00:00:24) |  26.7( 27.6) |   22:55:37 (Sep09) |  791.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:35) |  00:00:01(00:00:01) |   2.3(  1.1) |   22:55:38 (Sep09) |  791.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:35) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:55:38 (Sep09) |  791.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:36) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:55:39 (Sep09) |  791.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:01:36) |  00:00:00(00:00:00) |   1.1(  0.0) |   22:55:39 (Sep09) |  791.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:12 (Sep09) |  378.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:01:00(00:01:00) |  68.8( 69.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:12 (Sep09) |  818.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:01(00:00:01) |   1.1(  1.1) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:13 (Sep09) |  818.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:37(00:01:34) |  00:00:23(00:00:24) |  26.7( 27.6) |   22:55:37 (Sep09) |  791.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:35) |  00:00:01(00:00:01) |   2.3(  1.1) |   22:55:38 (Sep09) |  791.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:35) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:55:38 (Sep09) |  791.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:01:36) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:55:39 (Sep09) |  791.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:01:36) |  00:00:00(00:00:00) |   1.1(  0.0) |   22:55:39 (Sep09) |  791.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:01:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:55:39 (Sep09) |  791.8 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      4343    109818       818
##>M:Pre Cleanup                        0         -         -      4343    109818       818
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -      1127     47717       791
##>M:Const Prop                         0         -         0      1127     47717       791
##>M:Cleanup                            0         -         0      1123     47612       791
##>M:MBCI                               0         -         -      1123     47612       791
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              25
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       26
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'top'.
        Computing net loads.
Runtime & Memory after 'syn_map'
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:04 (Sep09) |  166.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:01:08(00:01:09) |  71.4( 71.9) |   22:55:12 (Sep09) |  818.7 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:01:36) |  00:00:27(00:00:27) |  28.6( 28.1) |   22:55:39 (Sep09) |  791.8 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 7.280 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'top' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_iopt                 67961        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                67961        0         0         0        0
 simp_cc_inputs            67924        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 67924        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                67924        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  67924        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  67924        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 67924        0         0         0        0
 undup                     65735        0         0         0        0
 rem_buf                   65708        0         0         0        0
 merge_bi                  64437        0         0         0        0
 io_phase                  64402        0         0         0        0
 gcomp_mog                 64344        0         0         0        0
 glob_area                 64336        0         0         0        0
 area_down                 64310        0         0         0        0
 gate_deco_area            64267        0         0         0        0
 rem_buf                   64195        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        65  (       64 /       64 )  0.43
         rem_buf         2  (        2 /        2 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi        60  (       60 /       60 )  0.31
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         2  (        2 /        2 )  0.01
       gate_comp        14  (        0 /        0 )  0.09
       gcomp_mog         1  (        1 /        1 )  0.04
       glob_area        31  (        2 /       31 )  0.05
       area_down         2  (        2 /        2 )  0.04
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         1  (        1 /        1 )  0.02
         rem_buf         2  (        2 /        2 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                64195        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  64195        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  64195        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 64195        0         0         0        0
 undup                     63590        0         0         0        0
 merge_bi                  63568        0         0         0        0
 glob_area                 63561        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        21  (       19 /       19 )  0.21
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         1  (        1 /        1 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        10  (        0 /        0 )  0.07
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        31  (        2 /       31 )  0.01
       area_down         0  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                63561        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  63561        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                                      Message Text                                                                       |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                                                                                            |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                                                                                                   |
| LBR-81  |Warning |  331 |Non-monotonic wireload model found.                                                                                                                      |
|         |        |      |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape. |
| LBR-155 |Info    |  282 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                 |
|         |        |      |The 'timing_sense' attribute will be respected.                                                                                                          |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                                                                                        |
|         |        |      |All computed switching activities are removed.                                                                                                           |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                                                                                            |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                                                                                                |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'top'.
        Computing net loads.
Runtime & Memory after syn_opt
stamp 'INCREMENTAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:54:04 (Sep09) |  166.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:09) |  00:01:08(00:01:09) |  70.0( 70.4) |   22:55:12 (Sep09) |  818.7 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:01:36) |  00:00:27(00:00:27) |  28.0( 27.6) |   22:55:39 (Sep09) |  791.8 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:42(00:01:38) |  00:00:01(00:00:02) |   1.9(  2.0) |   22:55:41 (Sep09) |  791.8 MB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
# ---------------------- report area ----------------------------- 
        Computing net loads.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Sep 09 2023  10:55:41 pm
  Module:                 top
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area 
--------------------------------------------------------------
top                     965  45275.059 18285.871    63560.930 
# ---------------------- report power ---------------------------- 
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Instance: /top
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     4.51732e-07  5.46840e-03  4.56338e-03  1.00322e-02 100.00%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     4.51732e-07  5.46840e-03  4.56338e-03  1.00322e-02 100.00%
  Percentage           0.00%       54.51%       45.49%      100.00% 100.00%
  -------------------------------------------------------------------------
# ----------------------- report timing -------------------------- 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Sep 09 2023  10:55:41 pm
  Module:                 top
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                     Pin                            Type       Fanout  Load Slew Delay Arrival   
                                                                       (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------------
X[6]                                             in port           27 288.6    0    +0       0 R 
const_mul_64_17_g895/A                                                              +0       0   
const_mul_64_17_g895/Z                           INVERTBAL_E       27 278.6  564  +314     314 F 
g20472__6161/B                                                                      +0     314   
g20472__6161/Z                                   NAND2_B            2  19.7  438  +330     643 R 
g20409__5107/A                                                                      +0     643   
g20409__5107/Z                                   NAND2_B            2  25.2  371  +237     880 F 
g20314__5526/B                                                                      +0     880   
g20314__5526/COUT                                ADDF_B             1  19.4  226  +316    1196 F 
g20271__7410/CIN                                                                    +0    1196   
g20271__7410/COUT                                ADDF_B             4  50.4  435  +345    1541 F 
g20235__7410/A1                                                                     +0    1541   
g20235__7410/Z                                   AOI21_A            2  20.5  622  +391    1932 R 
g20211__4319/A1                                                                     +0    1932   
g20211__4319/Z                                   OAI22_A            2  30.4  534  +345    2278 F 
g20513/A                                                                            +0    2278   
g20513/COUT                                      ADDF_E             2  21.2  144  +323    2600 F 
g20165__5115/A1                                                                     +0    2600   
g20165__5115/Z                                   OAI21_A            1  11.9  367  +201    2801 R 
g20154__5526/A1                                                                     +0    2801   
g20154__5526/Z                                   OAI21_A            2  20.8  437  +237    3038 F 
g20146__7410/B                                                                      +0    3038   
g20146__7410/Z                                   NOR2_B             2  33.4  584  +347    3385 R 
g20145/A                                                                            +0    3385   
g20145/Z                                         INVERT_I           1  13.1  119   +27    3413 F 
g20064__5526/B                                                                      +0    3413   
g20064__5526/Z                                   AND2_D             2  18.2  102  +136    3549 F 
g20056__7410/A                                                                      +0    3549   
g20056__7410/Z                                   NOR2_A             2  22.3  714  +369    3918 R 
g20049__4733/A                                                                      +0    3918   
g20049__4733/Z                                   NAND3_A            2  20.3  562  +334    4252 F 
g20045__6131/B                                                                      +0    4252   
g20045__6131/Z                                   NAND2_B            1  19.5  435  +328    4580 R 
WALLACE_CSA_DUMMY_OP30_groupi_g1672__7482/CIN                                       +0    4580   
WALLACE_CSA_DUMMY_OP30_groupi_g1672__7482/SUM    ADDF_B             1  19.4  202  +266    4846 F 
WALLACE_CSA_DUMMY_OP30_groupi_g1658__4319/CIN                                       +0    4846   
WALLACE_CSA_DUMMY_OP30_groupi_g1658__4319/SUM    ADDF_B             1  20.4  326  +267    5113 R 
WALLACE_CSA_DUMMY_OP30_groupi_g1654__5477/A                                         +0    5113   
WALLACE_CSA_DUMMY_OP30_groupi_g1654__5477/SUM    ADDF_B             2  23.1  364  +368    5481 R 
WALLACE_CSA_DUMMY_OP33_groupi_g1073__1881/B                                         +0    5481   
WALLACE_CSA_DUMMY_OP33_groupi_g1073__1881/Z      XOR2_A             1  19.5  361  +196    5677 R 
WALLACE_CSA_DUMMY_OP33_groupi_g1062__8428/CIN                                       +0    5677   
WALLACE_CSA_DUMMY_OP33_groupi_g1062__8428/SUM    ADDF_B             1  16.9  277  +199    5875 R 
WALLACE_CSA_DUMMY_OP33_groupi_g1053__2346/B                                         +0    5875   
WALLACE_CSA_DUMMY_OP33_groupi_g1053__2346/COUT   ADDF_B             1  19.5  310  +350    6225 R 
WALLACE_CSA_DUMMY_OP33_groupi_g1052__2883/CIN                                       +0    6225   
WALLACE_CSA_DUMMY_OP33_groupi_g1052__2883/COUT   ADDF_B             1  19.5  310  +247    6472 R 
WALLACE_CSA_DUMMY_OP33_groupi_g1051__9945/CIN                                       +0    6472   
WALLACE_CSA_DUMMY_OP33_groupi_g1051__9945/COUT   ADDF_B             1  19.5  310  +247    6719 R 
WALLACE_CSA_DUMMY_OP33_groupi_g1050__9315/CIN                                       +0    6719   
WALLACE_CSA_DUMMY_OP33_groupi_g1050__9315/COUT   ADDF_B             1  19.5  310  +247    6966 R 
WALLACE_CSA_DUMMY_OP33_groupi_g1049__6161/CIN                                       +0    6966   
WALLACE_CSA_DUMMY_OP33_groupi_g1049__6161/COUT   ADDF_B             1  19.5  310  +247    7213 R 
WALLACE_CSA_DUMMY_OP33_groupi_g1048__4733/CIN                                       +0    7213   
WALLACE_CSA_DUMMY_OP33_groupi_g1048__4733/COUT   ADDF_B             1  15.0  247  +216    7429 R 
WALLACE_CSA_DUMMY_OP33_groupi_g1047__7482/B                                         +0    7429   
WALLACE_CSA_DUMMY_OP33_groupi_g1047__7482/Z      XNOR2_A            1   8.8  254  +173    7602 R 
y[19]                                            interconnect                254    +0    7602 R 
                                                 out port                           +0    7602 R 
-------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X[6]
End-point    : y[19]

######################################################## 
 ################ Hierarquical Reports ################# 
# -------------------- report_area -physical
--------------------------- 
Warning : Option '-physical' is going to be obsoleted. [PHYS-56]
        : The reported area is computed using LEF cell area. Without '-physical' option, 'report area' command reports area computed using LEF cell area if the physical library has been loaded, otherwise, it reports area computed using LIB cell area.
============================================================
  Reported area based on physical library (LEF)

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Sep 09 2023  10:55:41 pm
  Module:                 top
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance Module  Cell Count  Physical Area  Net Area   Total Area 
------------------------------------------------------------------
top                     965      45275.059 18285.871    63560.930 
# -------------------- report_timing -physical
--------------------------- 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Sep 09 2023  10:55:41 pm
  Module:                 top
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                     Pin                            Type       Fanout  Load Slew Delay Arrival   Location    
                                                                       (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------------------
X[6]                                             in port           27 288.6    0    +0       0 R             
const_mul_64_17_g895/A                                                              +0       0               
const_mul_64_17_g895/Z                           INVERTBAL_E       27 278.6  564  +314     314 F             
g20472__6161/B                                                                      +0     314               
g20472__6161/Z                                   NAND2_B            2  19.7  438  +330     643 R             
g20409__5107/A                                                                      +0     643               
g20409__5107/Z                                   NAND2_B            2  25.2  371  +237     880 F             
g20314__5526/B                                                                      +0     880               
g20314__5526/COUT                                ADDF_B             1  19.4  226  +316    1196 F             
g20271__7410/CIN                                                                    +0    1196               
g20271__7410/COUT                                ADDF_B             4  50.4  435  +345    1541 F             
g20235__7410/A1                                                                     +0    1541               
g20235__7410/Z                                   AOI21_A            2  20.5  622  +391    1932 R             
g20211__4319/A1                                                                     +0    1932               
g20211__4319/Z                                   OAI22_A            2  30.4  534  +345    2278 F             
g20513/A                                                                            +0    2278               
g20513/COUT                                      ADDF_E             2  21.2  144  +323    2600 F             
g20165__5115/A1                                                                     +0    2600               
g20165__5115/Z                                   OAI21_A            1  11.9  367  +201    2801 R             
g20154__5526/A1                                                                     +0    2801               
g20154__5526/Z                                   OAI21_A            2  20.8  437  +237    3038 F             
g20146__7410/B                                                                      +0    3038               
g20146__7410/Z                                   NOR2_B             2  33.4  584  +347    3385 R             
g20145/A                                                                            +0    3385               
g20145/Z                                         INVERT_I           1  13.1  119   +27    3413 F             
g20064__5526/B                                                                      +0    3413               
g20064__5526/Z                                   AND2_D             2  18.2  102  +136    3549 F             
g20056__7410/A                                                                      +0    3549               
g20056__7410/Z                                   NOR2_A             2  22.3  714  +369    3918 R             
g20049__4733/A                                                                      +0    3918               
g20049__4733/Z                                   NAND3_A            2  20.3  562  +334    4252 F             
g20045__6131/B                                                                      +0    4252               
g20045__6131/Z                                   NAND2_B            1  19.5  435  +328    4580 R             
WALLACE_CSA_DUMMY_OP30_groupi_g1672__7482/CIN                                       +0    4580               
WALLACE_CSA_DUMMY_OP30_groupi_g1672__7482/SUM    ADDF_B             1  19.4  202  +266    4846 F             
WALLACE_CSA_DUMMY_OP30_groupi_g1658__4319/CIN                                       +0    4846               
WALLACE_CSA_DUMMY_OP30_groupi_g1658__4319/SUM    ADDF_B             1  20.4  326  +267    5113 R             
WALLACE_CSA_DUMMY_OP30_groupi_g1654__5477/A                                         +0    5113               
WALLACE_CSA_DUMMY_OP30_groupi_g1654__5477/SUM    ADDF_B             2  23.1  364  +368    5481 R             
WALLACE_CSA_DUMMY_OP33_groupi_g1073__1881/B                                         +0    5481               
WALLACE_CSA_DUMMY_OP33_groupi_g1073__1881/Z      XOR2_A             1  19.5  361  +196    5677 R             
WALLACE_CSA_DUMMY_OP33_groupi_g1062__8428/CIN                                       +0    5677               
WALLACE_CSA_DUMMY_OP33_groupi_g1062__8428/SUM    ADDF_B             1  16.9  277  +199    5875 R             
WALLACE_CSA_DUMMY_OP33_groupi_g1053__2346/B                                         +0    5875               
WALLACE_CSA_DUMMY_OP33_groupi_g1053__2346/COUT   ADDF_B             1  19.5  310  +350    6225 R             
WALLACE_CSA_DUMMY_OP33_groupi_g1052__2883/CIN                                       +0    6225               
WALLACE_CSA_DUMMY_OP33_groupi_g1052__2883/COUT   ADDF_B             1  19.5  310  +247    6472 R             
WALLACE_CSA_DUMMY_OP33_groupi_g1051__9945/CIN                                       +0    6472               
WALLACE_CSA_DUMMY_OP33_groupi_g1051__9945/COUT   ADDF_B             1  19.5  310  +247    6719 R             
WALLACE_CSA_DUMMY_OP33_groupi_g1050__9315/CIN                                       +0    6719               
WALLACE_CSA_DUMMY_OP33_groupi_g1050__9315/COUT   ADDF_B             1  19.5  310  +247    6966 R             
WALLACE_CSA_DUMMY_OP33_groupi_g1049__6161/CIN                                       +0    6966               
WALLACE_CSA_DUMMY_OP33_groupi_g1049__6161/COUT   ADDF_B             1  19.5  310  +247    7213 R             
WALLACE_CSA_DUMMY_OP33_groupi_g1048__4733/CIN                                       +0    7213               
WALLACE_CSA_DUMMY_OP33_groupi_g1048__4733/COUT   ADDF_B             1  15.0  247  +216    7429 R             
WALLACE_CSA_DUMMY_OP33_groupi_g1047__7482/B                                         +0    7429               
WALLACE_CSA_DUMMY_OP33_groupi_g1047__7482/Z      XNOR2_A            1   8.8  254  +173    7602 R             
y[19]                                            interconnect                254    +0    7602 R             
                                                 out port                           +0    7602 R             
-------------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X[6]
End-point    : y[19]

# -------------------- report_power -physical
--------------------------- 
Error: report_power is missing an argument for option -physical.
Unrecognized option of report_power: -physical -1
######################################################## 
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mm_viewdef'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node. See the Innovus setDesignMode -process <> command for more information about what this setting does.
Exporting design data for 'top' to layout/top...
%# Begin write_design (09/09 22:55:42, mem=1582.80M)
Info    : Generating design database. [PHYS-90]
        : Writing netlist: layout/top.v
        : The database contains all the files required to restore the design in the specified application.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: layout/top.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: layout/top.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: layout/top.mmmc.tcl
No loop breaker instances found (cdn_loop_breaker).
File layout/top.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file layout/top.default_emulate_constraint_mode.sdc has been written
Info: file layout/top.default_emulate_constraint_mode.sdc has been written
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode timing view file: layout/top.mmode.tcl
Info    : Not a Multi-Mode design. [MM_INVS-66]
        : File with default corner and mode will be created.
        : Default corner and mode will be created.
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: layout/top.mode
Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/usr/eda/cadence/innovus2117/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info    : File has been generated. [MM_INVS-53]
        : File name is: 'layout/top.mmode.tcl'.
Info    : Generating design database. [PHYS-90]
        : Writing Timing Derate file: layout/top.derate.tcl
Info    : Generating design database. [PHYS-90]
        : Writing NDR and minimum layer data files: 'layout/top.ndr.tcl' and 'layout/top.min_layer'

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

Info    : Generating design database. [PHYS-90]
        : Writing Innovus globals file: layout/top.globals
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: layout/top.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: layout/top.genus_setup.tcl
** To load the database source layout/top.invs_setup.tcl in an Innovus session.
** To load the database source layout/top.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'top' (command execution time mm:ss cpu = 00:04, real = 00:06).
.
%# End write_design (09/09 22:55:48, total cpu=05:00:04, real=05:00:06, peak res=818.70M, current mem=1580.80M)

Lic Summary:
[22:55:48.181754] Cdslmd servers: shockley
[22:55:48.181768] Feature usage summary:
[22:55:48.181768] Genus_Synthesis

Normal exit.
