

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4'
================================================================
* Date:           Fri Apr  4 16:47:43 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.840 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4100|     4100|  24.600 us|  24.600 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP  |     4098|     4098|         4|          1|          1|  4096|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.87>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [HLS/src/Crypto1.cpp:98]   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS/src/Crypto1.cpp:96]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten54 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %DataOutStream_V_data_V, i4 %DataOutStream_V_keep_V, i4 %DataOutStream_V_strb_V, i1 0, i1 %DataOutStream_V_last_V, i1 0, i1 0, void @empty_4"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %DataOutStream_V_last_V, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataOutStream_V_strb_V, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataOutStream_V_keep_V, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataOutStream_V_data_V, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 15 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.80ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten54"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%store_ln96 = store i7 0, i7 %j" [HLS/src/Crypto1.cpp:96]   --->   Operation 17 'store' 'store_ln96' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 18 [1/1] (0.80ns)   --->   "%store_ln98 = store i7 0, i7 %k" [HLS/src/Crypto1.cpp:98]   --->   Operation 18 'store' 'store_ln98' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body37.2"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten54_load = load i13 %indvar_flatten54" [HLS/src/Crypto1.cpp:96]   --->   Operation 20 'load' 'indvar_flatten54_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.26ns)   --->   "%icmp_ln96 = icmp_eq  i13 %indvar_flatten54_load, i13 4096" [HLS/src/Crypto1.cpp:96]   --->   Operation 21 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.26ns)   --->   "%add_ln96 = add i13 %indvar_flatten54_load, i13 1" [HLS/src/Crypto1.cpp:96]   --->   Operation 22 'add' 'add_ln96' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %for.inc57.2, void %sw.epilog.loopexit581.exitStub" [HLS/src/Crypto1.cpp:96]   --->   Operation 23 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.80ns)   --->   "%store_ln96 = store i13 %add_ln96, i13 %indvar_flatten54" [HLS/src/Crypto1.cpp:96]   --->   Operation 24 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.80>

State 2 <SV = 1> <Delay = 3.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [HLS/src/Crypto1.cpp:98]   --->   Operation 25 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [HLS/src/Crypto1.cpp:96]   --->   Operation 26 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.23ns)   --->   "%add_ln96_1 = add i7 %j_load, i7 1" [HLS/src/Crypto1.cpp:96]   --->   Operation 27 'add' 'add_ln96_1' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.23ns)   --->   "%icmp_ln98 = icmp_eq  i7 %k_load, i7 64" [HLS/src/Crypto1.cpp:98]   --->   Operation 28 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.48ns)   --->   "%select_ln96 = select i1 %icmp_ln98, i7 0, i7 %k_load" [HLS/src/Crypto1.cpp:96]   --->   Operation 29 'select' 'select_ln96' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.48ns)   --->   "%select_ln96_1 = select i1 %icmp_ln98, i7 %add_ln96_1, i7 %j_load" [HLS/src/Crypto1.cpp:96]   --->   Operation 30 'select' 'select_ln96_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.23ns)   --->   "%cmp51_2 = icmp_eq  i7 %select_ln96_1, i7 63" [HLS/src/Crypto1.cpp:96]   --->   Operation 31 'icmp' 'cmp51_2' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i7 %select_ln96" [HLS/src/Crypto1.cpp:98]   --->   Operation 32 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln98_8 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln96, i32 3, i32 5" [HLS/src/Crypto1.cpp:98]   --->   Operation 33 'partselect' 'trunc_ln98_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.23ns)   --->   "%icmp_ln102 = icmp_eq  i7 %select_ln96, i7 63" [HLS/src/Crypto1.cpp:102]   --->   Operation 34 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.46ns)   --->   "%DataStreamReg_last = and i1 %cmp51_2, i1 %icmp_ln102" [HLS/src/Crypto1.cpp:102]   --->   Operation 35 'and' 'DataStreamReg_last' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.23ns)   --->   "%add_ln98 = add i7 %select_ln96, i7 1" [HLS/src/Crypto1.cpp:98]   --->   Operation 36 'add' 'add_ln98' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%store_ln96 = store i7 %select_ln96_1, i7 %j" [HLS/src/Crypto1.cpp:96]   --->   Operation 37 'store' 'store_ln96' <Predicate = true> <Delay = 0.80>
ST_2 : Operation 38 [1/1] (0.80ns)   --->   "%store_ln98 = store i7 %add_ln98, i7 %k" [HLS/src/Crypto1.cpp:98]   --->   Operation 38 'store' 'store_ln98' <Predicate = true> <Delay = 0.80>

State 3 <SV = 2> <Delay = 3.83>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99 = add i10 %tmp, i10 128" [HLS/src/Crypto1.cpp:99]   --->   Operation 39 'add' 'add_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i7 %select_ln96_1" [HLS/src/Crypto1.cpp:99]   --->   Operation 40 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.84ns) (root node of TernaryAdder)   --->   "%add_ln99_1 = add i10 %add_ln99, i10 %zext_ln99" [HLS/src/Crypto1.cpp:99]   --->   Operation 41 'add' 'add_ln99_1' <Predicate = true> <Delay = 1.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln99_1, i3 %trunc_ln98" [HLS/src/Crypto1.cpp:99]   --->   Operation 42 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i13 %tmp_s" [HLS/src/Crypto1.cpp:99]   --->   Operation 43 'zext' 'zext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln99_1" [HLS/src/Crypto1.cpp:99]   --->   Operation 44 'getelementptr' 'DataRAM_addr' <Predicate = (trunc_ln98_8 == 0)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln99_1" [HLS/src/Crypto1.cpp:99]   --->   Operation 45 'getelementptr' 'DataRAM_1_addr' <Predicate = (trunc_ln98_8 == 1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln99_1" [HLS/src/Crypto1.cpp:99]   --->   Operation 46 'getelementptr' 'DataRAM_2_addr' <Predicate = (trunc_ln98_8 == 2)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln99_1" [HLS/src/Crypto1.cpp:99]   --->   Operation 47 'getelementptr' 'DataRAM_3_addr' <Predicate = (trunc_ln98_8 == 3)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln99_1" [HLS/src/Crypto1.cpp:99]   --->   Operation 48 'getelementptr' 'DataRAM_4_addr' <Predicate = (trunc_ln98_8 == 4)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln99_1" [HLS/src/Crypto1.cpp:99]   --->   Operation 49 'getelementptr' 'DataRAM_5_addr' <Predicate = (trunc_ln98_8 == 5)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln99_1" [HLS/src/Crypto1.cpp:99]   --->   Operation 50 'getelementptr' 'DataRAM_6_addr' <Predicate = (trunc_ln98_8 == 6)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln99_1" [HLS/src/Crypto1.cpp:99]   --->   Operation 51 'getelementptr' 'DataRAM_7_addr' <Predicate = (trunc_ln98_8 == 7)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (1.99ns)   --->   "%DataRAM_load = load i13 %DataRAM_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 52 'load' 'DataRAM_load' <Predicate = (trunc_ln98_8 == 0)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 53 [2/2] (1.99ns)   --->   "%DataRAM_1_load = load i13 %DataRAM_1_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 53 'load' 'DataRAM_1_load' <Predicate = (trunc_ln98_8 == 1)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 54 [2/2] (1.99ns)   --->   "%DataRAM_2_load = load i13 %DataRAM_2_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 54 'load' 'DataRAM_2_load' <Predicate = (trunc_ln98_8 == 2)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 55 [2/2] (1.99ns)   --->   "%DataRAM_3_load = load i13 %DataRAM_3_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 55 'load' 'DataRAM_3_load' <Predicate = (trunc_ln98_8 == 3)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 56 [2/2] (1.99ns)   --->   "%DataRAM_4_load = load i13 %DataRAM_4_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 56 'load' 'DataRAM_4_load' <Predicate = (trunc_ln98_8 == 4)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 57 [2/2] (1.99ns)   --->   "%DataRAM_5_load = load i13 %DataRAM_5_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 57 'load' 'DataRAM_5_load' <Predicate = (trunc_ln98_8 == 5)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 58 [2/2] (1.99ns)   --->   "%DataRAM_6_load = load i13 %DataRAM_6_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 58 'load' 'DataRAM_6_load' <Predicate = (trunc_ln98_8 == 6)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 59 [2/2] (1.99ns)   --->   "%DataRAM_7_load = load i13 %DataRAM_7_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 59 'load' 'DataRAM_7_load' <Predicate = (trunc_ln98_8 == 7)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 74 [1/1] (0.80ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln96)> <Delay = 0.80>

State 4 <SV = 3> <Delay = 3.68>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [HLS/src/Crypto1.cpp:98]   --->   Operation 62 'specpipeline' 'specpipeline_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (1.99ns)   --->   "%DataRAM_load = load i13 %DataRAM_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 63 'load' 'DataRAM_load' <Predicate = (trunc_ln98_8 == 0)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 64 [1/2] (1.99ns)   --->   "%DataRAM_1_load = load i13 %DataRAM_1_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 64 'load' 'DataRAM_1_load' <Predicate = (trunc_ln98_8 == 1)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 65 [1/2] (1.99ns)   --->   "%DataRAM_2_load = load i13 %DataRAM_2_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 65 'load' 'DataRAM_2_load' <Predicate = (trunc_ln98_8 == 2)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 66 [1/2] (1.99ns)   --->   "%DataRAM_3_load = load i13 %DataRAM_3_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 66 'load' 'DataRAM_3_load' <Predicate = (trunc_ln98_8 == 3)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 67 [1/2] (1.99ns)   --->   "%DataRAM_4_load = load i13 %DataRAM_4_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 67 'load' 'DataRAM_4_load' <Predicate = (trunc_ln98_8 == 4)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 68 [1/2] (1.99ns)   --->   "%DataRAM_5_load = load i13 %DataRAM_5_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 68 'load' 'DataRAM_5_load' <Predicate = (trunc_ln98_8 == 5)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 69 [1/2] (1.99ns)   --->   "%DataRAM_6_load = load i13 %DataRAM_6_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 69 'load' 'DataRAM_6_load' <Predicate = (trunc_ln98_8 == 6)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 70 [1/2] (1.99ns)   --->   "%DataRAM_7_load = load i13 %DataRAM_7_addr" [HLS/src/Crypto1.cpp:99]   --->   Operation 70 'load' 'DataRAM_7_load' <Predicate = (trunc_ln98_8 == 7)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 71 [1/1] (0.88ns)   --->   "%DataStreamReg_data = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %DataRAM_load, i3 1, i32 %DataRAM_1_load, i3 2, i32 %DataRAM_2_load, i3 3, i32 %DataRAM_3_load, i3 4, i32 %DataRAM_4_load, i3 5, i32 %DataRAM_5_load, i3 6, i32 %DataRAM_6_load, i3 7, i32 %DataRAM_7_load, i32 0, i3 %trunc_ln98_8" [HLS/src/Crypto1.cpp:99]   --->   Operation 71 'sparsemux' 'DataStreamReg_data' <Predicate = true> <Delay = 0.88> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.79ns)   --->   "%write_ln103 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %DataOutStream_V_data_V, i4 %DataOutStream_V_keep_V, i4 %DataOutStream_V_strb_V, i1 %DataOutStream_V_last_V, i32 %DataStreamReg_data, i4 15, i4 15, i1 %DataStreamReg_last" [HLS/src/Crypto1.cpp:103]   --->   Operation 72 'write' 'write_ln103' <Predicate = true> <Delay = 0.79> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.15> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.body37.2" [HLS/src/Crypto1.cpp:98]   --->   Operation 73 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DataRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataOutStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataOutStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataOutStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataOutStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca             ) [ 01100]
j                       (alloca             ) [ 01100]
indvar_flatten54        (alloca             ) [ 01000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
tmp                     (read               ) [ 01110]
store_ln0               (store              ) [ 00000]
store_ln96              (store              ) [ 00000]
store_ln98              (store              ) [ 00000]
br_ln0                  (br                 ) [ 00000]
indvar_flatten54_load   (load               ) [ 00000]
icmp_ln96               (icmp               ) [ 01110]
add_ln96                (add                ) [ 00000]
br_ln96                 (br                 ) [ 00000]
store_ln96              (store              ) [ 00000]
k_load                  (load               ) [ 00000]
j_load                  (load               ) [ 00000]
add_ln96_1              (add                ) [ 00000]
icmp_ln98               (icmp               ) [ 00000]
select_ln96             (select             ) [ 00000]
select_ln96_1           (select             ) [ 01010]
cmp51_2                 (icmp               ) [ 00000]
trunc_ln98              (trunc              ) [ 01010]
trunc_ln98_8            (partselect         ) [ 01011]
icmp_ln102              (icmp               ) [ 00000]
DataStreamReg_last      (and                ) [ 01011]
add_ln98                (add                ) [ 00000]
store_ln96              (store              ) [ 00000]
store_ln98              (store              ) [ 00000]
add_ln99                (add                ) [ 00000]
zext_ln99               (zext               ) [ 00000]
add_ln99_1              (add                ) [ 00000]
tmp_s                   (bitconcatenate     ) [ 00000]
zext_ln99_1             (zext               ) [ 00000]
DataRAM_addr            (getelementptr      ) [ 01001]
DataRAM_1_addr          (getelementptr      ) [ 01001]
DataRAM_2_addr          (getelementptr      ) [ 01001]
DataRAM_3_addr          (getelementptr      ) [ 01001]
DataRAM_4_addr          (getelementptr      ) [ 01001]
DataRAM_5_addr          (getelementptr      ) [ 01001]
DataRAM_6_addr          (getelementptr      ) [ 01001]
DataRAM_7_addr          (getelementptr      ) [ 01001]
specloopname_ln0        (specloopname       ) [ 00000]
speclooptripcount_ln0   (speclooptripcount  ) [ 00000]
specpipeline_ln98       (specpipeline       ) [ 00000]
DataRAM_load            (load               ) [ 00000]
DataRAM_1_load          (load               ) [ 00000]
DataRAM_2_load          (load               ) [ 00000]
DataRAM_3_load          (load               ) [ 00000]
DataRAM_4_load          (load               ) [ 00000]
DataRAM_5_load          (load               ) [ 00000]
DataRAM_6_load          (load               ) [ 00000]
DataRAM_7_load          (load               ) [ 00000]
DataStreamReg_data      (sparsemux          ) [ 00000]
write_ln103             (write              ) [ 00000]
br_ln98                 (br                 ) [ 00000]
ret_ln0                 (ret                ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataRAM">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataRAM_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DataRAM_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="DataRAM_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DataRAM_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DataRAM_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="DataOutStream_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOutStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="DataOutStream_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOutStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="DataOutStream_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOutStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="DataOutStream_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOutStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i32.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="k_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="j_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten54_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten54/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln103_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="0" index="3" bw="4" slack="0"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="0" index="5" bw="32" slack="0"/>
<pin id="133" dir="0" index="6" bw="1" slack="0"/>
<pin id="134" dir="0" index="7" bw="1" slack="0"/>
<pin id="135" dir="0" index="8" bw="1" slack="2"/>
<pin id="136" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="DataRAM_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="13" slack="0"/>
<pin id="148" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_addr/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="DataRAM_1_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="13" slack="0"/>
<pin id="155" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="DataRAM_2_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="13" slack="0"/>
<pin id="162" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="DataRAM_3_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="13" slack="0"/>
<pin id="169" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_3_addr/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="DataRAM_4_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="13" slack="0"/>
<pin id="176" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="DataRAM_5_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="13" slack="0"/>
<pin id="183" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="DataRAM_6_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="13" slack="0"/>
<pin id="190" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_6_addr/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="DataRAM_7_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="13" slack="0"/>
<pin id="197" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="13" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_load/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_1_load/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="13" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_2_load/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="13" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_3_load/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="13" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_4_load/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="13" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_5_load/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="13" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_6_load/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_7_load/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln0_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="13" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln96_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln98_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="indvar_flatten54_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten54_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln96_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="0"/>
<pin id="268" dir="0" index="1" bw="13" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln96_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="13" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln96_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="0" index="1" bw="13" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="k_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="1"/>
<pin id="285" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="j_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="1"/>
<pin id="288" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln96_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln98_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="0" index="1" bw="7" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln96_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln96_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="7" slack="0"/>
<pin id="312" dir="0" index="2" bw="7" slack="0"/>
<pin id="313" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="cmp51_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp51_2/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln98_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln98_8_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="0" index="1" bw="7" slack="0"/>
<pin id="330" dir="0" index="2" bw="3" slack="0"/>
<pin id="331" dir="0" index="3" bw="4" slack="0"/>
<pin id="332" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln98_8/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln102_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="7" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="DataStreamReg_last_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="DataStreamReg_last/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln98_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln96_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="0" index="1" bw="7" slack="1"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln98_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="0" index="1" bw="7" slack="1"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln99_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="2"/>
<pin id="367" dir="0" index="1" bw="9" slack="0"/>
<pin id="368" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln99_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="1"/>
<pin id="372" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln99_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99_1/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_s_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="13" slack="0"/>
<pin id="381" dir="0" index="1" bw="10" slack="0"/>
<pin id="382" dir="0" index="2" bw="3" slack="1"/>
<pin id="383" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln99_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="13" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_1/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="DataStreamReg_data_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="3" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="0" index="3" bw="3" slack="0"/>
<pin id="403" dir="0" index="4" bw="32" slack="0"/>
<pin id="404" dir="0" index="5" bw="3" slack="0"/>
<pin id="405" dir="0" index="6" bw="32" slack="0"/>
<pin id="406" dir="0" index="7" bw="3" slack="0"/>
<pin id="407" dir="0" index="8" bw="32" slack="0"/>
<pin id="408" dir="0" index="9" bw="3" slack="0"/>
<pin id="409" dir="0" index="10" bw="32" slack="0"/>
<pin id="410" dir="0" index="11" bw="3" slack="0"/>
<pin id="411" dir="0" index="12" bw="32" slack="0"/>
<pin id="412" dir="0" index="13" bw="3" slack="0"/>
<pin id="413" dir="0" index="14" bw="32" slack="0"/>
<pin id="414" dir="0" index="15" bw="3" slack="0"/>
<pin id="415" dir="0" index="16" bw="32" slack="0"/>
<pin id="416" dir="0" index="17" bw="32" slack="0"/>
<pin id="417" dir="0" index="18" bw="3" slack="2"/>
<pin id="418" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="DataStreamReg_data/4 "/>
</bind>
</comp>

<comp id="438" class="1005" name="k_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="445" class="1005" name="j_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="452" class="1005" name="indvar_flatten54_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="13" slack="0"/>
<pin id="454" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten54 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="2"/>
<pin id="461" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="464" class="1005" name="icmp_ln96_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="2"/>
<pin id="466" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="468" class="1005" name="select_ln96_1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="1"/>
<pin id="470" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln96_1 "/>
</bind>
</comp>

<comp id="473" class="1005" name="trunc_ln98_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="1"/>
<pin id="475" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln98 "/>
</bind>
</comp>

<comp id="478" class="1005" name="trunc_ln98_8_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="1"/>
<pin id="480" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln98_8 "/>
</bind>
</comp>

<comp id="483" class="1005" name="DataStreamReg_last_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="2"/>
<pin id="485" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="DataStreamReg_last "/>
</bind>
</comp>

<comp id="488" class="1005" name="DataRAM_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="13" slack="1"/>
<pin id="490" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_addr "/>
</bind>
</comp>

<comp id="493" class="1005" name="DataRAM_1_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="13" slack="1"/>
<pin id="495" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr "/>
</bind>
</comp>

<comp id="498" class="1005" name="DataRAM_2_addr_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="13" slack="1"/>
<pin id="500" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr "/>
</bind>
</comp>

<comp id="503" class="1005" name="DataRAM_3_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="13" slack="1"/>
<pin id="505" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_3_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="DataRAM_4_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="13" slack="1"/>
<pin id="510" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="DataRAM_5_addr_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="13" slack="1"/>
<pin id="515" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="DataRAM_6_addr_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="13" slack="1"/>
<pin id="520" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_6_addr "/>
</bind>
</comp>

<comp id="523" class="1005" name="DataRAM_7_addr_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="13" slack="1"/>
<pin id="525" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="137"><net_src comp="104" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="142"><net_src comp="106" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="143"><net_src comp="106" pin="0"/><net_sink comp="126" pin=7"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="72" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="72" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="72" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="72" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="144" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="151" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="158" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="165" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="172" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="179" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="186" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="193" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="263" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="54" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="283" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="283" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="314"><net_src comp="295" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="289" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="286" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="60" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="301" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="301" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="66" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="341"><net_src comp="301" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="60" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="317" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="301" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="309" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="349" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="365" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="70" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="379" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="397"><net_src comp="386" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="419"><net_src comp="84" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="420"><net_src comp="86" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="421"><net_src comp="200" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="422"><net_src comp="88" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="423"><net_src comp="206" pin="3"/><net_sink comp="398" pin=4"/></net>

<net id="424"><net_src comp="90" pin="0"/><net_sink comp="398" pin=5"/></net>

<net id="425"><net_src comp="212" pin="3"/><net_sink comp="398" pin=6"/></net>

<net id="426"><net_src comp="92" pin="0"/><net_sink comp="398" pin=7"/></net>

<net id="427"><net_src comp="218" pin="3"/><net_sink comp="398" pin=8"/></net>

<net id="428"><net_src comp="94" pin="0"/><net_sink comp="398" pin=9"/></net>

<net id="429"><net_src comp="224" pin="3"/><net_sink comp="398" pin=10"/></net>

<net id="430"><net_src comp="96" pin="0"/><net_sink comp="398" pin=11"/></net>

<net id="431"><net_src comp="230" pin="3"/><net_sink comp="398" pin=12"/></net>

<net id="432"><net_src comp="98" pin="0"/><net_sink comp="398" pin=13"/></net>

<net id="433"><net_src comp="236" pin="3"/><net_sink comp="398" pin=14"/></net>

<net id="434"><net_src comp="100" pin="0"/><net_sink comp="398" pin=15"/></net>

<net id="435"><net_src comp="242" pin="3"/><net_sink comp="398" pin=16"/></net>

<net id="436"><net_src comp="102" pin="0"/><net_sink comp="398" pin=17"/></net>

<net id="437"><net_src comp="398" pin="19"/><net_sink comp="126" pin=5"/></net>

<net id="441"><net_src comp="108" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="448"><net_src comp="112" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="455"><net_src comp="116" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="462"><net_src comp="120" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="467"><net_src comp="266" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="309" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="476"><net_src comp="323" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="481"><net_src comp="327" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="398" pin=18"/></net>

<net id="486"><net_src comp="343" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="126" pin=8"/></net>

<net id="491"><net_src comp="144" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="496"><net_src comp="151" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="501"><net_src comp="158" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="506"><net_src comp="165" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="511"><net_src comp="172" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="516"><net_src comp="179" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="521"><net_src comp="186" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="526"><net_src comp="193" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="242" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataOutStream_V_data_V | {4 }
	Port: DataOutStream_V_keep_V | {4 }
	Port: DataOutStream_V_strb_V | {4 }
	Port: DataOutStream_V_last_V | {4 }
 - Input state : 
	Port: Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 : empty | {1 }
	Port: Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 : DataRAM | {3 4 }
	Port: Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 : DataRAM_1 | {3 4 }
	Port: Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 : DataRAM_2 | {3 4 }
	Port: Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 : DataRAM_3 | {3 4 }
	Port: Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 : DataRAM_4 | {3 4 }
	Port: Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 : DataRAM_5 | {3 4 }
	Port: Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 : DataRAM_6 | {3 4 }
	Port: Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 : DataRAM_7 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln96 : 1
		store_ln98 : 1
		indvar_flatten54_load : 1
		icmp_ln96 : 2
		add_ln96 : 2
		br_ln96 : 3
		store_ln96 : 3
	State 2
		add_ln96_1 : 1
		icmp_ln98 : 1
		select_ln96 : 2
		select_ln96_1 : 2
		cmp51_2 : 3
		trunc_ln98 : 3
		trunc_ln98_8 : 3
		icmp_ln102 : 3
		DataStreamReg_last : 4
		add_ln98 : 3
		store_ln96 : 3
		store_ln98 : 4
	State 3
		add_ln99_1 : 1
		tmp_s : 2
		zext_ln99_1 : 3
		DataRAM_addr : 4
		DataRAM_1_addr : 4
		DataRAM_2_addr : 4
		DataRAM_3_addr : 4
		DataRAM_4_addr : 4
		DataRAM_5_addr : 4
		DataRAM_6_addr : 4
		DataRAM_7_addr : 4
		DataRAM_load : 5
		DataRAM_1_load : 5
		DataRAM_2_load : 5
		DataRAM_3_load : 5
		DataRAM_4_load : 5
		DataRAM_5_load : 5
		DataRAM_6_load : 5
		DataRAM_7_load : 5
	State 4
		DataStreamReg_data : 1
		write_ln103 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln96_fu_272      |    0    |    20   |
|          |     add_ln96_1_fu_289     |    0    |    14   |
|    add   |      add_ln98_fu_349      |    0    |    14   |
|          |      add_ln99_fu_365      |    0    |    10   |
|          |     add_ln99_1_fu_373     |    0    |    10   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln96_fu_266     |    0    |    20   |
|   icmp   |      icmp_ln98_fu_295     |    0    |    14   |
|          |       cmp51_2_fu_317      |    0    |    14   |
|          |     icmp_ln102_fu_337     |    0    |    14   |
|----------|---------------------------|---------|---------|
| sparsemux| DataStreamReg_data_fu_398 |    29   |    33   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln96_fu_301    |    0    |    7    |
|          |    select_ln96_1_fu_309   |    0    |    7    |
|----------|---------------------------|---------|---------|
|    and   | DataStreamReg_last_fu_343 |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   |      tmp_read_fu_120      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln103_write_fu_126 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln98_fu_323     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|    trunc_ln98_8_fu_327    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln99_fu_370     |    0    |    0    |
|          |     zext_ln99_1_fu_386    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_379       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    29   |   179   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  DataRAM_1_addr_reg_493  |   13   |
|  DataRAM_2_addr_reg_498  |   13   |
|  DataRAM_3_addr_reg_503  |   13   |
|  DataRAM_4_addr_reg_508  |   13   |
|  DataRAM_5_addr_reg_513  |   13   |
|  DataRAM_6_addr_reg_518  |   13   |
|  DataRAM_7_addr_reg_523  |   13   |
|   DataRAM_addr_reg_488   |   13   |
|DataStreamReg_last_reg_483|    1   |
|     icmp_ln96_reg_464    |    1   |
| indvar_flatten54_reg_452 |   13   |
|         j_reg_445        |    7   |
|         k_reg_438        |    7   |
|   select_ln96_1_reg_468  |    7   |
|        tmp_reg_459       |   10   |
|   trunc_ln98_8_reg_478   |    3   |
|    trunc_ln98_reg_473    |    3   |
+--------------------------+--------+
|           Total          |   156  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_200 |  p0  |   2  |  13  |   26   ||    51   ||    9    |
| grp_access_fu_206 |  p0  |   2  |  13  |   26   ||    51   ||    9    |
| grp_access_fu_212 |  p0  |   2  |  13  |   26   ||    51   ||    9    |
| grp_access_fu_218 |  p0  |   2  |  13  |   26   ||    51   ||    9    |
| grp_access_fu_224 |  p0  |   2  |  13  |   26   ||    51   ||    9    |
| grp_access_fu_230 |  p0  |   2  |  13  |   26   ||    51   ||    9    |
| grp_access_fu_236 |  p0  |   2  |  13  |   26   ||    51   ||    9    |
| grp_access_fu_242 |  p0  |   2  |  13  |   26   ||    51   ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   208  ||  6.456  ||   408   ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   29   |   179  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |   408  |   72   |
|  Register |    -   |   156  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   593  |   251  |
+-----------+--------+--------+--------+
