

================================================================
== Vitis HLS Report for 'load_vec'
================================================================
* Date:           Thu Oct  2 21:24:45 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9265|     9265|  37.060 us|  37.060 us|  9265|  9265|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1   |     9264|     9264|       193|          -|          -|    48|        no|
        | + VITIS_LOOP_15_2  |      191|      191|        12|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.39>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MatMul.cpp:13]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %vec, i1 1, void @p_str"   --->   Operation 16 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem0, i1 1, void @p_str"   --->   Operation 17 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_51, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vec" [kernel_MatMul.cpp:11]   --->   Operation 20 'read' 'vec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.39ns)   --->   "%store_ln13 = store i10 0, i10 %i" [kernel_MatMul.cpp:13]   --->   Operation 21 'store' 'store_ln13' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_2" [kernel_MatMul.cpp:13]   --->   Operation 22 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_7 = load i10 %i" [kernel_MatMul.cpp:13]   --->   Operation 23 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.59ns)   --->   "%icmp_ln13 = icmp_ult  i10 %i_7, i10 768" [kernel_MatMul.cpp:13]   --->   Operation 24 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.end9, void %VITIS_LOOP_15_2.split" [kernel_MatMul.cpp:13]   --->   Operation 25 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MatMul.cpp:14]   --->   Operation 26 'specpipeline' 'specpipeline_ln14' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48" [kernel_MatMul.cpp:13]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_81" [kernel_MatMul.cpp:13]   --->   Operation 28 'specloopname' 'specloopname_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.39ns)   --->   "%br_ln15 = br void %for.inc" [kernel_MatMul.cpp:15]   --->   Operation 29 'br' 'br_ln15' <Predicate = (icmp_ln13)> <Delay = 0.39>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [kernel_MatMul.cpp:20]   --->   Operation 30 'ret' 'ret_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.53>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%add5_in = phi i10 %i_7, void %VITIS_LOOP_15_2.split, i10 %add_ln15_4, void %for.inc"   --->   Operation 31 'phi' 'add5_in' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add5_in, i2 0" [kernel_MatMul.cpp:17]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i12 %shl_ln" [kernel_MatMul.cpp:17]   --->   Operation 33 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.01ns)   --->   "%add_ln17 = add i64 %zext_ln17, i64 %vec_read" [kernel_MatMul.cpp:17]   --->   Operation 34 'add' 'add_ln17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln17, i32 2, i32 63" [kernel_MatMul.cpp:17]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [kernel_MatMul.cpp:17]   --->   Operation 36 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln17" [kernel_MatMul.cpp:17]   --->   Operation 37 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicAXIMAddr_to_gmem0_load_req = muxlogic i32 %gmem0_addr"   --->   Operation 38 'muxlogic' 'muxLogicAXIMAddr_to_gmem0_load_req' <Predicate = true> <Delay = 0.43>
ST_3 : Operation 39 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicAXIMBurst_to_gmem0_load_req = muxlogic i64 1"   --->   Operation 39 'muxlogic' 'muxLogicAXIMBurst_to_gmem0_load_req' <Predicate = true> <Delay = 0.43>
ST_3 : Operation 40 [11/11] (1.08ns) (share mux size 3)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [kernel_MatMul.cpp:17]   --->   Operation 40 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 41 [10/11] (2.92ns) (share mux size 3)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [kernel_MatMul.cpp:17]   --->   Operation 41 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 42 [9/11] (2.92ns) (share mux size 3)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [kernel_MatMul.cpp:17]   --->   Operation 42 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 43 [8/11] (2.92ns) (share mux size 3)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [kernel_MatMul.cpp:17]   --->   Operation 43 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 44 [7/11] (2.92ns) (share mux size 3)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [kernel_MatMul.cpp:17]   --->   Operation 44 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 45 [6/11] (2.92ns) (share mux size 3)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [kernel_MatMul.cpp:17]   --->   Operation 45 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 46 [5/11] (2.92ns) (share mux size 3)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [kernel_MatMul.cpp:17]   --->   Operation 46 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 47 [4/11] (2.92ns) (share mux size 3)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [kernel_MatMul.cpp:17]   --->   Operation 47 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 48 [3/11] (2.92ns) (share mux size 3)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [kernel_MatMul.cpp:17]   --->   Operation 48 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 49 [2/11] (2.92ns) (share mux size 3)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [kernel_MatMul.cpp:17]   --->   Operation 49 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.08>
ST_13 : Operation 50 [1/11] (1.08ns) (share mux size 3)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [kernel_MatMul.cpp:17]   --->   Operation 50 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.41>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%j = phi i4 0, void %VITIS_LOOP_15_2.split, i4 %trunc_ln15, void %for.inc" [kernel_MatMul.cpp:15]   --->   Operation 51 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %j" [kernel_MatMul.cpp:15]   --->   Operation 52 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_80" [kernel_MatMul.cpp:15]   --->   Operation 53 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicAXIMCE_to_gmem0_addr_read = muxlogic"   --->   Operation 54 'muxlogic' 'muxLogicAXIMCE_to_gmem0_addr_read' <Predicate = true> <Delay = 0.34>
ST_14 : Operation 55 [1/1] (1.08ns) (share mux size 3)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr" [kernel_MatMul.cpp:17]   --->   Operation 55 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln17 = muxlogic i32 %gmem0_addr_read"   --->   Operation 56 'muxlogic' 'muxLogicFIFOData_to_write_ln17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] ( I:0.98ns O:0.98ns )   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %vec_stream, i32 %gmem0_addr_read" [kernel_MatMul.cpp:17]   --->   Operation 57 'write' 'write_ln17' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_14 : Operation 58 [1/1] (0.66ns)   --->   "%add_ln15 = add i5 %zext_ln15, i5 1" [kernel_MatMul.cpp:15]   --->   Operation 58 'add' 'add_ln15' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i5 %add_ln15" [kernel_MatMul.cpp:15]   --->   Operation 59 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i5 %add_ln15" [kernel_MatMul.cpp:15]   --->   Operation 60 'zext' 'zext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (0.71ns)   --->   "%add_ln15_4 = add i10 %i_7, i10 %zext_ln15_5" [kernel_MatMul.cpp:15]   --->   Operation 61 'add' 'add_ln15_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 62 [1/1] (0.49ns)   --->   "%icmp_ln15 = icmp_eq  i5 %add_ln15, i5 16" [kernel_MatMul.cpp:15]   --->   Operation 62 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.49> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc, void %for.inc7" [kernel_MatMul.cpp:15]   --->   Operation 64 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.71ns)   --->   "%add_ln13 = add i10 %i_7, i10 16" [kernel_MatMul.cpp:13]   --->   Operation 65 'add' 'add_ln13' <Predicate = (icmp_ln15)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 66 [1/1] (0.39ns)   --->   "%store_ln13 = store i10 %add_ln13, i10 %i" [kernel_MatMul.cpp:13]   --->   Operation 66 'store' 'store_ln13' <Predicate = (icmp_ln15)> <Delay = 0.39>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_2" [kernel_MatMul.cpp:13]   --->   Operation 67 'br' 'br_ln13' <Predicate = (icmp_ln15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.393ns
The critical path consists of the following:
	'alloca' operation 10 bit ('i', kernel_MatMul.cpp:13) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln13', kernel_MatMul.cpp:13) of constant 0 on local variable 'i', kernel_MatMul.cpp:13 [10]  (0.393 ns)

 <State 2>: 0.985ns
The critical path consists of the following:
	'load' operation 10 bit ('i', kernel_MatMul.cpp:13) on local variable 'i', kernel_MatMul.cpp:13 [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13', kernel_MatMul.cpp:13) [14]  (0.592 ns)
	blocking operation 0.393 ns on control path)

 <State 3>: 2.533ns
The critical path consists of the following:
	'phi' operation 10 bit ('i') with incoming values : ('i', kernel_MatMul.cpp:13) ('add_ln15_4', kernel_MatMul.cpp:15) [23]  (0.000 ns)
	'add' operation 64 bit ('add_ln17', kernel_MatMul.cpp:17) [28]  (1.014 ns)
	'getelementptr' operation 32 bit ('gmem0_addr', kernel_MatMul.cpp:17) [31]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_gmem0_load_req') [32]  (0.437 ns)
	bus request operation ('gmem0_load_req', kernel_MatMul.cpp:17) on port 'gmem0' (kernel_MatMul.cpp:17) [34]  (1.082 ns)

 <State 4>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', kernel_MatMul.cpp:17) on port 'gmem0' (kernel_MatMul.cpp:17) [34]  (2.920 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', kernel_MatMul.cpp:17) on port 'gmem0' (kernel_MatMul.cpp:17) [34]  (2.920 ns)

 <State 6>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', kernel_MatMul.cpp:17) on port 'gmem0' (kernel_MatMul.cpp:17) [34]  (2.920 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', kernel_MatMul.cpp:17) on port 'gmem0' (kernel_MatMul.cpp:17) [34]  (2.920 ns)

 <State 8>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', kernel_MatMul.cpp:17) on port 'gmem0' (kernel_MatMul.cpp:17) [34]  (2.920 ns)

 <State 9>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', kernel_MatMul.cpp:17) on port 'gmem0' (kernel_MatMul.cpp:17) [34]  (2.920 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', kernel_MatMul.cpp:17) on port 'gmem0' (kernel_MatMul.cpp:17) [34]  (2.920 ns)

 <State 11>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', kernel_MatMul.cpp:17) on port 'gmem0' (kernel_MatMul.cpp:17) [34]  (2.920 ns)

 <State 12>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', kernel_MatMul.cpp:17) on port 'gmem0' (kernel_MatMul.cpp:17) [34]  (2.920 ns)

 <State 13>: 1.082ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', kernel_MatMul.cpp:17) on port 'gmem0' (kernel_MatMul.cpp:17) [34]  (1.082 ns)

 <State 14>: 2.417ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem0_addr_read') [35]  (0.347 ns)
	bus read operation ('gmem0_addr_read', kernel_MatMul.cpp:17) on port 'gmem0' (kernel_MatMul.cpp:17) [36]  (1.082 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln17') [37]  (0.000 ns)
	fifo write operation ('write_ln17', kernel_MatMul.cpp:17) on port 'vec_stream' (kernel_MatMul.cpp:17) [38]  (0.988 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
