 
****************************************
Report : qor
Design : ripple_carry_adder_4bit
Version: K-2015.06-SP2
Date   : Fri Feb 27 00:37:51 2026
****************************************


  Timing Path Group 'vclk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.79
  Critical Path Slack:           0.21
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:         20
  Leaf Cell Count:                 13
  Buf/Inv Cell Count:               2
  Buf Cell Count:                   0
  Inv Cell Count:                   2
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        13
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       48.600000
  Noncombinational Area:     0.000000
  Buf/Inv Area:              2.160000
  Total Buffer Area:             0.00
  Total Inverter Area:           2.16
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                48.600000
  Design Area:              48.600000


  Design Rules
  -----------------------------------
  Total Number of Nets:            24
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ieng6-ece-09.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  2.52
  Mapping Optimization:               14.93
  -----------------------------------------
  Overall Compile Time:               50.00
  Overall Compile Wall Clock Time:    53.07

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
