{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554751159285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554751159285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 16:19:19 2019 " "Processing started: Mon Apr 08 16:19:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554751159285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554751159285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bancoRegistradores -c bancoRegistradores " "Command: quartus_map --read_settings_files=on --write_settings_files=off bancoRegistradores -c bancoRegistradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554751159285 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554751159863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751159959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751159959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751159959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751159959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.sv 1 1 " "Found 1 design units, including 1 entities, in source file inversor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "inversor.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/inversor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751159959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751159959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751159974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751159974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751159974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751159974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751159974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751159974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751159974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751159974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.sv 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751159990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/bancoregistradores_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/bancoregistradores_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores_tb " "Found entity 1: bancoRegistradores_tb" {  } { { "testbench/bancoRegistradores_tb.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/testbench/bancoRegistradores_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554751159990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns mux2.sv(3) " "Verilog HDL Implicit Net warning at mux2.sv(3): created implicit net for \"ns\"" {  } { { "mux2.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux2.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y0 mux32.sv(3) " "Verilog HDL Implicit Net warning at mux32.sv(3): created implicit net for \"y0\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 mux32.sv(4) " "Verilog HDL Implicit Net warning at mux32.sv(4): created implicit net for \"y1\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y2 mux32.sv(5) " "Verilog HDL Implicit Net warning at mux32.sv(5): created implicit net for \"y2\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y3 mux32.sv(6) " "Verilog HDL Implicit Net warning at mux32.sv(6): created implicit net for \"y3\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y4 mux32.sv(7) " "Verilog HDL Implicit Net warning at mux32.sv(7): created implicit net for \"y4\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y5 mux32.sv(8) " "Verilog HDL Implicit Net warning at mux32.sv(8): created implicit net for \"y5\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y6 mux32.sv(9) " "Verilog HDL Implicit Net warning at mux32.sv(9): created implicit net for \"y6\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y7 mux32.sv(10) " "Verilog HDL Implicit Net warning at mux32.sv(10): created implicit net for \"y7\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y8 mux32.sv(12) " "Verilog HDL Implicit Net warning at mux32.sv(12): created implicit net for \"y8\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y9 mux32.sv(13) " "Verilog HDL Implicit Net warning at mux32.sv(13): created implicit net for \"y9\"" {  } { { "mux32.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ck bancoRegistradores_tb.sv(12) " "Verilog HDL Implicit Net warning at bancoRegistradores_tb.sv(12): created implicit net for \"ck\"" {  } { { "testbench/bancoRegistradores_tb.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/testbench/bancoRegistradores_tb.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751159990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bancoRegistradores " "Elaborating entity \"bancoRegistradores\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554751160053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decodificador " "Elaborating entity \"decoder\" for hierarchy \"decoder:decodificador\"" {  } { { "bancoRegistradores.sv" "decodificador" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751160084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr flopenr:registrador\[0\].registrador " "Elaborating entity \"flopenr\" for hierarchy \"flopenr:registrador\[0\].registrador\"" {  } { { "bancoRegistradores.sv" "registrador\[0\].registrador" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751160099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:muxA " "Elaborating entity \"mux32\" for hierarchy \"mux32:muxA\"" {  } { { "bancoRegistradores.sv" "muxA" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751160162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux32:muxA\|mux4:m1 " "Elaborating entity \"mux4\" for hierarchy \"mux32:muxA\|mux4:m1\"" {  } { { "mux32.sv" "m1" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux32.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751160178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux32:muxA\|mux4:m1\|mux2:lowmux " "Elaborating entity \"mux2\" for hierarchy \"mux32:muxA\|mux4:m1\|mux2:lowmux\"" {  } { { "mux4.sv" "lowmux" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux4.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751160193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate mux32:muxA\|mux4:m1\|mux2:lowmux\|tristate:t0 " "Elaborating entity \"tristate\" for hierarchy \"mux32:muxA\|mux4:m1\|mux2:lowmux\|tristate:t0\"" {  } { { "mux2.sv" "t0" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux2.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751160209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor mux32:muxA\|mux4:m1\|mux2:lowmux\|inversor:inv " "Elaborating entity \"inversor\" for hierarchy \"mux32:muxA\|mux4:m1\|mux2:lowmux\|inversor:inv\"" {  } { { "mux2.sv" "inv" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/mux2.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554751160224 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "decoder:decodificador\|Ram0 " "RAM logic \"decoder:decodificador\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "decoder.sv" "Ram0" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/decoder.sv" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1554751161165 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1554751161165 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux2:m11\|tristate:t0\|y RD1 " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux2:m11\|tristate:t0\|y\" to the node \"RD1\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux2:m11\|tristate:t0\|y RD2 " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux2:m11\|tristate:t0\|y\" to the node \"RD2\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m9\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux2:m11\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m9\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux2:m11\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m10\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux2:m11\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m10\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux2:m11\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m9\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux2:m11\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m9\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux2:m11\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m10\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux2:m11\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m10\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux2:m11\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m9\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m9\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m9\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m9\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m9\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m9\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m9\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m9\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m10\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m10\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m10\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m10\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m10\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m10\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m10\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m10\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m9\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m9\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m9\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m9\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m9\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m9\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m9\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m9\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m10\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m10\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m10\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m10\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m10\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m10\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m10\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m10\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m1\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m9\|mux2:lowmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m1\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m9\|mux2:lowmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m2\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m9\|mux2:lowmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m2\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m9\|mux2:lowmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m3\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m9\|mux2:highmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m3\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m9\|mux2:highmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m4\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m9\|mux2:highmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m4\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m9\|mux2:highmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m5\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m10\|mux2:lowmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m5\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m10\|mux2:lowmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m6\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m10\|mux2:lowmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m6\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m10\|mux2:lowmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m7\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m10\|mux2:highmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m7\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m10\|mux2:highmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m8\|mux2:finalmux\|tristate:t0\|y mux32:muxA\|mux4:m10\|mux2:highmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m8\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m10\|mux2:highmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m1\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m9\|mux2:lowmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m1\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m9\|mux2:lowmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m2\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m9\|mux2:lowmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m2\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m9\|mux2:lowmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m3\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m9\|mux2:highmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m3\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m9\|mux2:highmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m4\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m9\|mux2:highmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m4\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m9\|mux2:highmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m5\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m10\|mux2:lowmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m5\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m10\|mux2:lowmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m6\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m10\|mux2:lowmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m6\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m10\|mux2:lowmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m7\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m10\|mux2:highmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m7\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m10\|mux2:highmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m8\|mux2:finalmux\|tristate:t0\|y mux32:muxB\|mux4:m10\|mux2:highmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m8\|mux2:finalmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m10\|mux2:highmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m1\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m1\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m1\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m1\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m1\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m1\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m1\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m1\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m2\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m2\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m2\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m2\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m2\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m2\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m2\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m2\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m3\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m3\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m3\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m3\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m3\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m3\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m3\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m3\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m4\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m4\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m4\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m4\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m4\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m4\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m4\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m4\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m5\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m5\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m5\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m5\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m5\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m5\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m5\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m5\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m6\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m6\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m6\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m6\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m6\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m6\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m6\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m6\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m7\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m7\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m7\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m7\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m7\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m7\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m7\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m7\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m8\|mux2:lowmux\|tristate:t0\|y mux32:muxA\|mux4:m8\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m8\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m8\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxA\|mux4:m8\|mux2:highmux\|tristate:t0\|y mux32:muxA\|mux4:m8\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxA\|mux4:m8\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxA\|mux4:m8\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m1\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m1\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m1\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m1\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m1\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m1\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m1\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m1\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m2\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m2\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m2\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m2\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m2\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m2\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m2\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m2\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m3\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m3\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m3\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m3\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m3\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m3\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m3\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m3\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m4\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m4\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m4\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m4\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m4\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m4\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m4\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m4\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m5\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m5\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m5\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m5\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m5\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m5\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m5\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m5\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m6\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m6\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m6\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m6\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m6\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m6\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m6\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m6\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m7\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m7\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m7\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m7\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m7\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m7\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m7\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m7\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m8\|mux2:lowmux\|tristate:t0\|y mux32:muxB\|mux4:m8\|mux2:finalmux\|tristate:t0\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m8\|mux2:lowmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m8\|mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux32:muxB\|mux4:m8\|mux2:highmux\|tristate:t0\|y mux32:muxB\|mux4:m8\|mux2:finalmux\|tristate:t1\|y " "Converted the fanout from the always-enabled tri-state buffer \"mux32:muxB\|mux4:m8\|mux2:highmux\|tristate:t0\|y\" to the node \"mux32:muxB\|mux4:m8\|mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1554751161368 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1554751161368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1554751161571 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554751162519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554751162519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554751162943 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554751162943 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554751162943 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554751162943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554751163005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 16:19:23 2019 " "Processing ended: Mon Apr 08 16:19:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554751163005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554751163005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554751163005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554751163005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554751164418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554751164418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 16:19:23 2019 " "Processing started: Mon Apr 08 16:19:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554751164418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554751164418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bancoRegistradores -c bancoRegistradores " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bancoRegistradores -c bancoRegistradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554751164418 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1554751164575 ""}
{ "Info" "0" "" "Project  = bancoRegistradores" {  } {  } 0 0 "Project  = bancoRegistradores" 0 0 "Fitter" 0 0 1554751164575 ""}
{ "Info" "0" "" "Revision = bancoRegistradores" {  } {  } 0 0 "Revision = bancoRegistradores" 0 0 "Fitter" 0 0 1554751164575 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1554751164793 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "bancoRegistradores EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design bancoRegistradores" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1554751164887 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1554751164934 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1554751164934 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554751165668 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554751165684 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554751166108 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554751166108 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554751166108 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554751166108 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554751166108 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554751166108 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554751166108 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554751166108 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554751166108 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554751166108 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD1 " "Pin RD1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RD1 } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD2 " "Pin RD2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RD2 } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1\[3\] " "Pin A1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A1[3] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 1 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1\[2\] " "Pin A1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A1[2] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 1 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1\[0\] " "Pin A1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A1[0] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 1 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1\[1\] " "Pin A1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A1[1] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 1 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1\[4\] " "Pin A1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A1[4] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 1 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2\[3\] " "Pin A2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A2[3] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 1 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2\[2\] " "Pin A2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A2[2] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 1 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2\[0\] " "Pin A2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A2[0] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 1 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2\[1\] " "Pin A2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A2[1] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 1 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2\[4\] " "Pin A2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A2[4] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 1 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD3 " "Pin WD3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { WD3 } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3\[0\] " "Pin A3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A3[0] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3\[1\] " "Pin A3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A3[1] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WE3 " "Pin WE3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { WE3 } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WE3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3\[4\] " "Pin A3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A3[4] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3\[3\] " "Pin A3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A3[3] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3\[2\] " "Pin A3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { A3[2] } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ck " "Pin ck not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ck } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_banco " "Pin reset_banco not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset_banco } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_banco } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554751166374 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1554751166374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bancoRegistradores.sdc " "Synopsys Design Constraints File file not found: 'bancoRegistradores.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554751166686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554751166686 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554751166686 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1554751166686 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554751166686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ck~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node ck~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554751166733 ""}  } { { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ck~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554751166733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_banco~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node reset_banco~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554751166733 ""}  } { { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_banco~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554751166733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554751167124 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554751167124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554751167124 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554751167139 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554751167139 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554751167139 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554751167139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1554751167139 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554751167139 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 17 2 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 17 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1554751167139 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1554751167139 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1554751167139 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554751167139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554751167139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554751167139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554751167139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554751167139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554751167139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554751167139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554751167139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554751167139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554751167139 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1554751167139 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1554751167139 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554751167155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554751168311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554751168389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554751168405 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554751168842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554751168842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554751169889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X21_Y9 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9" {  } { { "loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} 11 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1554751171625 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554751171625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554751171907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1554751171907 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1554751171907 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554751171907 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1554751171922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554751172016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554751172188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554751172297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554751172422 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554751172782 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ck 2.5 V J7 " "Pin ck uses I/O standard 2.5 V at J7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ck } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554751173129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_banco 2.5 V J6 " "Pin reset_banco uses I/O standard 2.5 V at J6" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset_banco } } } { "bancoRegistradores.sv" "" { Text "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.sv" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_banco } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554751173129 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1554751173129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.fit.smsg " "Generated suppressed messages file C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/bancoRegistradores.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554751173223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554751173973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 16:19:33 2019 " "Processing ended: Mon Apr 08 16:19:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554751173973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554751173973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554751173973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554751173973 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554751175692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554751175692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 16:19:35 2019 " "Processing started: Mon Apr 08 16:19:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554751175692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554751175692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bancoRegistradores -c bancoRegistradores " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bancoRegistradores -c bancoRegistradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554751175692 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1554751176523 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554751176601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554751177134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 16:19:37 2019 " "Processing ended: Mon Apr 08 16:19:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554751177134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554751177134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554751177134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554751177134 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554751177790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554751178978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554751178978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 16:19:38 2019 " "Processing started: Mon Apr 08 16:19:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554751178978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554751178978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bancoRegistradores -c bancoRegistradores " "Command: quartus_sta bancoRegistradores -c bancoRegistradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554751178978 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1554751179181 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554751179368 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1554751179431 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1554751179431 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bancoRegistradores.sdc " "Synopsys Design Constraints File file not found: 'bancoRegistradores.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1554751179831 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1554751179831 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ck ck " "create_clock -period 1.000 -name ck ck" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554751179831 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554751179831 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1554751179925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554751179925 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1554751179925 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1554751179941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.293 " "Worst-case setup slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751179956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751179956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293         0.000 ck  " "    0.293         0.000 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751179956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554751179956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751179972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751179972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 ck  " "    0.355         0.000 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751179972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554751179972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1554751179972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1554751179972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554751179988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554751179988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751179988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751179988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -35.000 ck  " "   -3.000       -35.000 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751179988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554751179988 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554751180035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1554751180097 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1554751180769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554751180925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.376 " "Worst-case setup slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751180988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751180988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376         0.000 ck  " "    0.376         0.000 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751180988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554751180988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 ck  " "    0.310         0.000 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554751181081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1554751181144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1554751181144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554751181144 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554751181144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -35.000 ck  " "   -3.000       -35.000 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554751181160 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554751181238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.600 " "Worst-case setup slack is 0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600         0.000 ck  " "    0.600         0.000 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554751181535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 ck  " "    0.186         0.000 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554751181535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1554751181550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1554751181550 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554751181550 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554751181550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -35.862 ck  " "   -3.000       -35.862 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554751181566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554751181566 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554751182160 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554751182160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554751182271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 16:19:42 2019 " "Processing ended: Mon Apr 08 16:19:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554751182271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554751182271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554751182271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554751182271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554751184048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554751184048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 16:19:43 2019 " "Processing started: Mon Apr 08 16:19:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554751184048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554751184048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bancoRegistradores -c bancoRegistradores " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bancoRegistradores -c bancoRegistradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554751184048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bancoRegistradores_6_1200mv_85c_slow.vo C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/ simulation " "Generated file bancoRegistradores_6_1200mv_85c_slow.vo in folder \"C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554751184517 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bancoRegistradores_6_1200mv_0c_slow.vo C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/ simulation " "Generated file bancoRegistradores_6_1200mv_0c_slow.vo in folder \"C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554751184767 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bancoRegistradores_min_1200mv_0c_fast.vo C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/ simulation " "Generated file bancoRegistradores_min_1200mv_0c_fast.vo in folder \"C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554751184845 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bancoRegistradores.vo C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/ simulation " "Generated file bancoRegistradores.vo in folder \"C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554751184892 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bancoRegistradores_6_1200mv_85c_v_slow.sdo C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/ simulation " "Generated file bancoRegistradores_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554751184955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bancoRegistradores_6_1200mv_0c_v_slow.sdo C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/ simulation " "Generated file bancoRegistradores_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554751185001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bancoRegistradores_min_1200mv_0c_v_fast.sdo C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/ simulation " "Generated file bancoRegistradores_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554751185048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bancoRegistradores_v.sdo C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/ simulation " "Generated file bancoRegistradores_v.sdo in folder \"C:/Users/Thales/Desktop/CECI_MIPS/bancoRegistradores/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554751185095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554751185236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 16:19:45 2019 " "Processing ended: Mon Apr 08 16:19:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554751185236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554751185236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554751185236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554751185236 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus II Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554751185939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554751250403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554751250403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 16:20:50 2019 " "Processing started: Mon Apr 08 16:20:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554751250403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1554751250403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp bancoRegistradores -c bancoRegistradores --netlist_type=sgate " "Command: quartus_rpp bancoRegistradores -c bancoRegistradores --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1554751250403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4450 " "Peak virtual memory: 4450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554751250528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 16:20:50 2019 " "Processing ended: Mon Apr 08 16:20:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554751250528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554751250528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554751250528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1554751250528 ""}
