<div class="timeline">
    <h2>逻辑</h2>
    <ul>
        <li>
            <span class="date">2024-05-30</span>
            <span class="event"><a href="/index.html?blog=LoGi_Verilog中可调参数的写法">Verilog中可调参数的写法</a></span>
        </li>
        <li>
            <span class="date">2024-05-29</span>
            <span class="event"><a href="/index.html?blog=LoGi_Verilog 约束时钟和引脚">Verilog 约束时钟和引脚</a></span>
        </li>
        <li>
            <span class="date">2024-05-28</span>
            <span class="event"><a href="/index.html?blog=LoGi_FPGA仿真文件写法鉴赏">FPGA仿真文件写法鉴赏</a></span>
        </li>
        <li>
            <span class="date">2024-05-28</span>
            <span class="event"><a href="/index.html?blog=LoGi_FPGA数据发生器逻辑">FPGA数据发生器逻辑</a></span>
        </li>
        <li>
            <span class="date">2024-05-28</span>
            <span class="event"><a href="/index.html?blog=LoGi_FPGA数据计数器逻辑">FPGA数据计数器逻辑</a></span>
        </li>
        <li>
            <span class="date">2024-05-28</span>
            <span class="event"><a href="/index.html?blog=LoGi_Vivado FIFO Generator">Vivado FIFO Generator</a></span>
        </li>
        <li>
            <span class="date">2024-05-28</span>
            <span class="event"><a href="/index.html?blog=LoGi_Vivado VIO">Vivado VIO</a></span>
        </li>
        <li>
            <span class="date">2024-04-11</span>
            <span class="event"><a href="/index.html?blog=LoGi_FPGA中的AXI总线">FPGA中的AXI总线</a></span>
        </li>
        <li>
            <span class="date">2024-04-11</span>
            <span class="event"><a href="/index.html?blog=LoGi_FPGA固件与FLASH">FPGA固件与FLASH</a></span>
        </li>
        <li>
            <span class="date">2024-04-10</span>
            <span class="event"><a href="/index.html?blog=LoGi_Verilog状态机三段式">Verilog状态机三段式</a></span>
        </li>
        <li>
            <span class="date">2024-04-10</span>
            <span class="event"><a href="/index.html?blog=LoGi_Verilog的锁存器与寄存器">Verilog的锁存器与寄存器</a></span>
        </li>
        <li>
            <span class="date">2024-04-09</span>
            <span class="event"><a href="/index.html?blog=LoGi_Verilog状态机中的定时器">Verilog状态机里的计数器</a></span>
        </li>
        <li>
            <span class="date">2024-04-05</span>
            <span class="event"><a href="/index.html?blog=LoGi_Vivado综合实现电路实例">Vivado综合实现电路实例</a></span>
        </li>
        <li>
            <span class="date">2024-03-04</span>
            <span class="event"><a href="/index.html?blog=LoGi_Verilog_case语句">Verilog case语句</a></span>
        </li>
        <li>
            <span class="date">2024-03-04</span>
            <span class="event"><a href="/index.html?blog=LoGi_Verilog原语">Verilog原语</a></span>
        </li>
        <li>
            <span class="date">2024-03-04</span>
            <span class="event"><a href="/index.html?blog=LoGi_Verilog异或">Verilog异或</a></span>
        </li>
        <li>
            <span class="date">2024-03-04</span>
            <span class="event"><a href="/index.html?blog=LoGi_Vivado中MMCM和PLL的区别">Vivado中MMCM和PLL的区别</a></span>
        </li>
    </ul>
</div>
