Vivado Simulator v2024.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Final_Project_tb_behav xil_defaultlib.Final_Project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce_div
Compiling module xil_defaultlib.btn_debounce
Compiling module xil_defaultlib.debounce_buttons
Compiling module xil_defaultlib.clk_gen(COUNTER_MAX=100000000)
Compiling module xil_defaultlib.game_logic
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.segdisplay_driver
Compiling module xil_defaultlib.Final_Project
Compiling module xil_defaultlib.Final_Project_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Final_Project_tb_behav
