Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
David F. Bacon , Susan L. Graham , Oliver J. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys (CSUR), v.26 n.4, p.345-420, Dec. 1994[doi>10.1145/197405.197406]
Reinaldo A. Bergamaschi, Behavioral network graph: unifying the domains of high-level and logic synthesis, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.213-218, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309916]
Brayton, R., Camposano, R., Micheli, G. D., Otten, R., and van Eijndhoven, J. 1988. The Yorktown Silicon Compiler System. Addison-Wesley, Chapter in Silicon Compilation.
Raul Camposano , Wayne H. Wolf, High-Level VLSI Synthesis, Kluwer Academic Publishers, Norwell, MA, 1991
Celoxica. Celoxica incorporated. DK Design Suite.
Chaiyakul, V., Gajski, D., and Ramachandran, L. 1992. Minimizing syntactic variance with assignment decision diagrams. Tech. Rep. ICS-TR-92-34, Department of Information and Computer Science, Univ. of California, Irvine.
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
dos Santos, L. 1998. Exploiting instruction-level parallelism: a constructive approach. Ph.D. thesis, Electrical Engineering department, Eindhoven University of Technology.
Kemal Ebcioglu , Alexandru Nicolau, Aglobalresource-constrained parallelization technique, Proceedings of the 3rd international conference on Supercomputing, p.154-163, June 05-09, 1989, Crete, Greece[doi>10.1145/318789.318807]
Fisher, J. 1981. Trace scheduling: A technique for global microcode compaction. IEEE Trans. Comput. 30, 478--490.
Forte. Forte Design Systems. Behavioral Design Suite.
Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
Get2Chip. Get2Chip Incorporated (acquired by Cadence). G2C Architectural Compiler.
Gimp website. GNU Image Manipulation Program. http://www.gimp.org.
M. Girkar , C. D. Polychronopoulos, Automatic Extraction of Functional Parallelism from Ordinary Programs, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.166-178, March 1992[doi>10.1109/71.127258]
Sumit Gupta , Nikil Dutt , Rajesh Gupta , Alex Nicolau, SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing Compiler Transformations, Proceedings of the 16th International Conference on VLSI Design, p.461, January 04-08, 2003
Gupta, S., Gupta, R., Dutt, N., and Nicolau, A. 2004. SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits. Kluwer Academic.
Sumit Gupta , Nick Savoiu , Nikil Dutt , Rajesh Gupta , Alex Nicolau , Timothy Kam , Michael Kishinevsky , Shai Rotem, Coordinated transformations for high-level synthesis of high performance microprocessor blocks, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514140]
Sumit Gupta , Miguel Miranda , Francky Catthoor , Rajesh Gupta, Analysis of high-level address code transformations for programmable processors, Proceedings of the conference on Design, automation and test in Europe, p.9-13, March 27-30, 2000, Paris, France[doi>10.1145/343647.343683]
Sumit Gupta , Mehrdad Reshadi , Nick Savoiu , Nikil Dutt , Rajesh Gupta , Alex Nicolau, Dynamic common sub-expression elimination during scheduling in high-level synthesis, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581256]
Sumit Gupta , Nick Savoiu , Nikil Dutt , Rajesh Gupta , Alex Nicolau, Conditional speculation and its effects on performance and area for high-level snthesis, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, MontrÃ©al, P.Q., Canada[doi>10.1145/500001.500040]
S. Gupta , N. Savoiu , N. Dutt , R. Gupta , A. Nicolau, Using global code motions to improve the quality of results for high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.2, p.302-312, November 2006[doi>10.1109/TCAD.2003.822105]
Sumit Gupta , Nick Savoiu , Sunwoo Kim , Nikil Dutt , Rajesh Gupta , Alex Nicolau, Speculation techniques for high level synthesis of control intensive designs, Proceedings of the 38th annual Design Automation Conference, p.269-272, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378481]
Steven Paul Haynal , Forrest D. Brewer, Automata-based symbolic scheduling, 2000
Zia Iqbal , Miodrag Potkonjak , Sujit Dey , Alice Parker, Critical path minimization using retiming and algebraic speed-up, Proceedings of the 30th international Design Automation Conference, p.573-577, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165046]
Martin Janssen , Francky Catthoor , Hugo De Man, A specification invariant technique for operation cost minimisation in flow-graphs, Proceedings of the 7th international symposium on High-level synthesis, p.146-151, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
Robert Kennedy , Sun Chan , Shin-Ming Liu , Raymond Lo , Peng Tu , Fred Chow, Partial redundancy elimination in SSA form, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.3, p.627-676, May 1999[doi>10.1145/319301.319348]
Kountouris, A. and Wolinski, C. 1999. High level pre-synthesis optimization steps using hierarchical conditional dependency graphs. In Proceedings of the Euromicro Confernce. 1290--1294.
David Ku , Gionvanni De Micheli, Relative scheduling under timing constraints, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.59-64, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123227]
G. Lakshminarayana , K. S. Khouri , N. K. Jha, Wavesched: a novel scheduling technique for control-flow intensive designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.5, p.505-523, November 2006[doi>10.1109/43.759064]
Jian Li , Rajesh K. Gupta, Decomposition of timed decision tables and its use in presynthesis optimizations, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.22-27, November 09-13, 1997, San Jose, California, USA
Donald A. Lobo , Barry M. Pangrle, Redundant operator creation: a scheduling optimization technique, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.775-778, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127768]
McFarland, M. C. 1978. The Value Trace: A database for automated digital design. Technical Report DRC-01-4-80, Carnegie-Mellon University, Design Research Center.
MediaBench. UCLA Mediabench benchmark suite. http://cares.icsl.ucla.edu/MediaBench/.
Miguel A. Miranda , Francky V. M. Catthoor , Martin Janssen , Hugo J. De Man, High-level address optimization and synthesis techniques for data-transfer-intensive applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.677-686, Dec. 1998[doi>10.1109/92.736141]
Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
Nicolau, A. 1985. A development environment for scientific parallel programs. Tech. Rep. TR 86-722, Department of Computer Science, Cornell University.
Nicolau, A. and Novack, S. 1993. Trailblazing: A hierarchical approach to Percolation Scheduling. In Proceedings of the International Conference on Parallel Processing. 87--96.
Steven Novack , Alexandru Nicolau, Mutation Scheduling: A Unified Approach to Compiling for Fine-Grain Parallelism, Proceedings of the 7th International Workshop on Languages and Compilers for Parallel Computing, p.16-30, August 08-10, 1994
Steven Novack , Alexandru Nicolau, An Efficient Global Resource-Directed Approach to Exploiting Instruction-Level Parallelism, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.87, October 20-23, 1996
Alex Orailoglu , Daniel D. Gajski, Flow graph representation, Proceedings of the 23rd ACM/IEEE Design Automation Conference, p.503-509, July 1986, Las Vegas, Nevada, USA
Sanghun Park , Kiyoung Choi, Performance-driven high-level synthesis with bit-level chaining and clock selection, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.2, p.199-212, November 2006[doi>10.1109/43.908436]
R. Pasko , P. Schaumont , V. Derudder , S. Vernalde , D. Durackova, A new algorithm for elimination of common subexpressions, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.1, p.58-68, November 2006[doi>10.1109/43.739059]
Armita Peymandoust , Giovanni De Micheli, Symbolic algebra and timing driven data-flow synthesis, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Potkonjak, M. and Rabaey, J. 1994. Optimizing resource utlization using tranformations. IEEE Trans. CAD, 13, 277--293.
M. Potkonjak , M. B. Srivastava , A. P. Chandrakasan, Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.2, p.151-165, November 2006[doi>10.1109/43.486662]
I. Radivojevic , F. Brewer, A new symbolic technique for control-dependent scheduling, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.1, p.45-57, November 2006[doi>10.1109/43.486271]
Minjoong Rim , Yaw Fann , Rajiv Jain, Global scheduling with code-motions for high-level synthesis applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.3, p.379-392, Sept. 1995[doi>10.1109/92.406996]
SPARK WEBSITE. SPARK parallelizing high-level synthesis framework website. http://mesl.ucsd.edu/spark.
Vugranam C. Sreedhar , Guang R. Gao , Yong-Fong Lee, A new framework for exhaustive and incremental data flow analysis using DJ graphs, Proceedings of the ACM SIGPLAN 1996 conference on Programming language design and implementation, p.278-290, May 21-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/231379.231434]
Vugranam C. Sreedhar , Guang R. Gao , Yong-Fong Lee, Incremental computation of dominator trees, ACM Transactions on Programming Languages and Systems (TOPLAS), v.19 n.2, p.239-252, March 1997[doi>10.1145/244795.244799]
Kazutoshi Wakabayashi, C-based synthesis experiences with a behavior synthesizer, âcyberâ, Proceedings of the conference on Design, automation and test in Europe, p.83-es, January 1999, Munich, Germany[doi>10.1145/307418.307530]
K. Wakabayashi , H. Tanaka, Global scheduling independent of control dependencies based on condition vectors, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.112-115, June 08-12, 1992, Anaheim, California, USA
Walker, R. and Thomas, D. 1989. Behavioral transformation for algorithmic level IC design. IEEE Trans. CAD, 8, 1115--1128.
