/*-
 * Copyright (c) 2013 Neel Natu <neel@freebsd.org>
 * Copyright (c) 2013 Tycho Nightingale <tycho.nightingale@pluribusnetworks.com>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY NETAPP, INC ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL NETAPP, INC OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * $FreeBSD$
 */

#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <stdbool.h>
#include <sys/errno.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <unistd.h>

#include "dm.h"
#include "vmmapi.h"
#include "acpi.h"
#include "inout.h"
#include "pci_core.h"
#include "irq.h"
#include "lpc.h"
#include "pit.h"
#include "uart_core.h"

#define	IO_ICU1		0x20
#define	IO_ICU2		0xA0

SET_DECLARE(lpc_dsdt_set, struct lpc_dsdt);
SET_DECLARE(lpc_sysres_set, struct lpc_sysres);

#define	ELCR_PORT	0x4d0
SYSRES_IO(ELCR_PORT, 2);

SYSRES_IO(NMISC_PORT, 1);

static struct pci_vdev *lpc_bridge;

#define	LPC_UART_NUM	2
static struct lpc_uart_vdev {
	struct uart_vdev *uart;
	const char *opts;
	int	iobase;
	int	irq;
	int	enabled;
} lpc_uart_vdev[LPC_UART_NUM];

static const char *lpc_uart_names[LPC_UART_NUM] = { "COM1", "COM2" };

/*
 * LPC device configuration is in the following form:
 * <lpc_device_name>[,<options>]
 * For e.g. "com1,stdio"
 */
int
lpc_device_parse(const char *opts)
{
	int unit, error;
	char *str, *cpy, *lpcdev;

	error = -1;
	str = cpy = strdup(opts);
	lpcdev = strsep(&str, ",");
	if (lpcdev != NULL) {
		for (unit = 0; unit < LPC_UART_NUM; unit++) {
			if (strcasecmp(lpcdev, lpc_uart_names[unit]) == 0) {
				lpc_uart_vdev[unit].opts = str;
				error = 0;
				goto done;
			}
		}
	}

done:
	if (error)
		free(cpy);

	return error;
}

static void
lpc_uart_intr_assert(void *arg)
{
	struct lpc_uart_vdev *lpc_uart = arg;

	if (lpc_uart->irq < 0) {
		pr_warn("%s: Invalid irq pin lpc_uart\n", __func__);
		return;
	}

	if (lpc_bridge)
		vm_set_gsi_irq(lpc_bridge->vmctx,
				 lpc_uart->irq,
				 GSI_RAISING_PULSE);
}

static void
lpc_uart_intr_deassert(void *arg)
{
	/*
	 * The COM devices on the LPC bus generate edge triggered interrupts,
	 * so nothing more to do here.
	 */
}

static int
lpc_uart_io_handler(struct vmctx *ctx, int vcpu, int in, int port, int bytes,
		    uint32_t *eax, void *arg)
{
	int offset;
	struct lpc_uart_vdev *lpc_uart = arg;

	offset = port - lpc_uart->iobase;

	switch (bytes) {
	case 1:
		if (in)
			*eax = uart_read(lpc_uart->uart, offset);
		else
			uart_write(lpc_uart->uart, offset, *eax);
		break;
	case 2:
		if (in) {
			*eax = uart_read(lpc_uart->uart, offset);
			*eax |= uart_read(lpc_uart->uart, offset + 1) << 8;
		} else {
			uart_write(lpc_uart->uart, offset, *eax);
			uart_write(lpc_uart->uart, offset + 1, *eax >> 8);
		}
		break;
	default:
		return -1;
	}

	return 0;
}

static void
lpc_deinit(struct vmctx *ctx)
{
	struct lpc_uart_vdev *lpc_uart;
	struct inout_port iop;
	const char *name;
	int unit;

	/* COM1 and COM2 */
	for (unit = 0; unit < LPC_UART_NUM; unit++) {
		name = lpc_uart_names[unit];
		lpc_uart = &lpc_uart_vdev[unit];

		if (lpc_uart->enabled == 0)
			continue;

		bzero(&iop, sizeof(struct inout_port));
		iop.name = name;
		iop.port = lpc_uart->iobase;
		iop.size = UART_IO_BAR_SIZE;
		iop.flags = IOPORT_F_INOUT;
		unregister_inout(&iop);

		uart_release_backend(lpc_uart->uart, lpc_uart->opts);
		uart_legacy_dealloc(unit);
		lpc_uart->uart = NULL;
		lpc_uart->enabled = 0;
	}
}


static int
lpc_init(struct vmctx *ctx)
{
	struct lpc_uart_vdev *lpc_uart;
	struct inout_port iop;
	const char *name;
	int unit, error;

	/* COM1 and COM2 */
	for (unit = 0; unit < LPC_UART_NUM; unit++) {
		lpc_uart = &lpc_uart_vdev[unit];
		name = lpc_uart_names[unit];

		if (uart_legacy_alloc(unit,
				      &lpc_uart->iobase,
				      &lpc_uart->irq) != 0) {
			pr_err("Unable to allocate resources for "
			    "LPC device %s\n", name);
			goto init_failed;
		}
		pci_irq_reserve(lpc_uart->irq);

		lpc_uart->uart = uart_set_backend(lpc_uart_intr_assert, lpc_uart_intr_deassert,
			lpc_uart, lpc_uart->opts);
		if (lpc_uart->uart == NULL) {
			uart_legacy_dealloc(unit);
			goto init_failed;
		}

		bzero(&iop, sizeof(struct inout_port));
		iop.name = name;
		iop.port = lpc_uart->iobase;
		iop.size = UART_IO_BAR_SIZE;
		iop.flags = IOPORT_F_INOUT;
		iop.handler = lpc_uart_io_handler;
		iop.arg = lpc_uart;

		error = register_inout(&iop);
		if (error)
			goto init_failed;
		lpc_uart->enabled = 1;
	}

	return 0;

init_failed:
	lpc_deinit(ctx);
	return -1;
}

static void
pci_lpc_write_dsdt(struct pci_vdev *dev)
{
	struct lpc_dsdt **ldpp, *ldp;

	dsdt_line("");
	dsdt_line("Device (ISA)");
	dsdt_line("{");
	dsdt_line("  Name (_ADR, 0x%04X%04X)", dev->slot, dev->func);
	dsdt_line("  OperationRegion (LPCR, PCI_Config, 0x00, 0x100)");
	dsdt_line("  Field (LPCR, AnyAcc, NoLock, Preserve)");
	dsdt_line("  {");
	dsdt_line("    Offset (0x60),");
	dsdt_line("    PIRA,   8,");
	dsdt_line("    PIRB,   8,");
	dsdt_line("    PIRC,   8,");
	dsdt_line("    PIRD,   8,");
	dsdt_line("    Offset (0x68),");
	dsdt_line("    PIRE,   8,");
	dsdt_line("    PIRF,   8,");
	dsdt_line("    PIRG,   8,");
	dsdt_line("    PIRH,   8");
	dsdt_line("  }");
	dsdt_line("");

	dsdt_indent(1);
	SET_FOREACH(ldpp, lpc_dsdt_set) {
		ldp = *ldpp;
		ldp->handler();
	}

	if(!is_rtvm) {
		dsdt_line("");
		dsdt_line("Device (PIC)");
		dsdt_line("{");
		dsdt_line("  Name (_HID, EisaId (\"PNP0000\"))");
		dsdt_line("  Name (_CRS, ResourceTemplate ()");
		dsdt_line("  {");
		dsdt_indent(2);
		dsdt_fixed_ioport(IO_ICU1, 2);
		dsdt_fixed_ioport(IO_ICU2, 2);
		dsdt_fixed_irq(2);
		dsdt_unindent(2);
		dsdt_line("  })");
		dsdt_line("}");
	}
	dsdt_line("");
	dsdt_line("Device (TIMR)");
	dsdt_line("{");
	dsdt_line("  Name (_HID, EisaId (\"PNP0100\"))");
	dsdt_line("  Name (_CRS, ResourceTemplate ()");
	dsdt_line("  {");
	dsdt_indent(2);
	dsdt_fixed_ioport(IO_TIMER1_PORT, 4);
	dsdt_fixed_irq(0);
	dsdt_unindent(2);
	dsdt_line("  })");
	dsdt_line("}");
	dsdt_unindent(1);

	dsdt_line("}");
}

static void
pci_lpc_sysres_dsdt(void)
{
	struct lpc_sysres **lspp, *lsp;

	dsdt_line("");
	dsdt_line("Device (SIO)");
	dsdt_line("{");
	dsdt_line("  Name (_HID, EisaId (\"PNP0C02\"))");
	dsdt_line("  Name (_CRS, ResourceTemplate ()");
	dsdt_line("  {");

	dsdt_indent(2);
	SET_FOREACH(lspp, lpc_sysres_set) {
		lsp = *lspp;
		switch (lsp->type) {
		case LPC_SYSRES_IO:
			dsdt_fixed_ioport(lsp->base, lsp->length);
			break;
		case LPC_SYSRES_MEM:
			dsdt_fixed_mem32(lsp->base, lsp->length);
			break;
		}
	}
	dsdt_unindent(2);

	dsdt_line("  })");
	dsdt_line("}");
}
LPC_DSDT(pci_lpc_sysres_dsdt);

static void
pci_lpc_uart_dsdt(void)
{
	struct lpc_uart_vdev *lpc_uart;
	int unit;

	for (unit = 0; unit < LPC_UART_NUM; unit++) {
		lpc_uart = &lpc_uart_vdev[unit];
		if (!lpc_uart->enabled)
			continue;
		dsdt_line("");
		dsdt_line("Device (%s)", lpc_uart_names[unit]);
		dsdt_line("{");
		dsdt_line("  Name (_HID, EisaId (\"PNP0501\"))");
		dsdt_line("  Name (_UID, %d)", unit + 1);
		dsdt_line("  Name (_CRS, ResourceTemplate ()");
		dsdt_line("  {");
		dsdt_indent(2);
		dsdt_fixed_ioport(lpc_uart->iobase, UART_IO_BAR_SIZE);
		dsdt_fixed_irq(lpc_uart->irq);
		dsdt_unindent(2);
		dsdt_line("  })");
		dsdt_line("}");
	}
}
LPC_DSDT(pci_lpc_uart_dsdt);

static int
pci_lpc_cfgwrite(struct vmctx *ctx, int vcpu, struct pci_vdev *pi,
		 int coff, int bytes, uint32_t val)
{
	int pirq_pin;

	if (bytes == 1) {
		pirq_pin = 0;
		if (coff >= 0x60 && coff <= 0x63)
			pirq_pin = coff - 0x60 + 1;
		if (coff >= 0x68 && coff <= 0x6b)
			pirq_pin = coff - 0x68 + 5;
		if (pirq_pin != 0) {
			pirq_write(ctx, pirq_pin, val);
			pci_set_cfgdata8(pi, coff, pirq_read(pirq_pin));
			return 0;
		}
	}
	return -1;
}

static void
pci_lpc_write(struct vmctx *ctx, int vcpu, struct pci_vdev *pi,
	      int baridx, uint64_t offset, int size, uint64_t value)
{
}

static uint64_t
pci_lpc_read(struct vmctx *ctx, int vcpu, struct pci_vdev *pi,
	     int baridx, uint64_t offset, int size)
{
	return 0;
}

#define	LPC_DEV		0x7000
#define	LPC_VENDOR	0x8086

static int
pci_lpc_init(struct vmctx *ctx, struct pci_vdev *pi, char *opts)
{
	/*
	 * Do not allow more than one LPC bridge to be configured.
	 */
	if (lpc_bridge != NULL) {
		pr_err("Only one LPC bridge is allowed.\n");
		return -1;
	}

	/*
	 * Enforce that the LPC can only be configured on bus 0. This
	 * simplifies the ACPI DSDT because it can provide a decode for
	 * all legacy i/o ports behind bus 0.
	 */
	if (pi->bus != 0) {
		pr_err("LPC bridge can be present only on bus 0.\n");
		return -1;
	}

	if (lpc_init(ctx) != 0)
		return -1;

	/* initialize config space */
	pci_set_cfgdata16(pi, PCIR_DEVICE, LPC_DEV);
	pci_set_cfgdata16(pi, PCIR_VENDOR, LPC_VENDOR);
	pci_set_cfgdata8(pi, PCIR_CLASS, PCIC_BRIDGE);
	pci_set_cfgdata8(pi, PCIR_SUBCLASS, PCIS_BRIDGE_ISA);

	lpc_bridge = pi;

	return 0;
}

static void
pci_lpc_deinit(struct vmctx *ctx, struct pci_vdev *pi, char *opts)
{
	lpc_bridge = NULL;
	lpc_deinit(ctx);
}

char *
lpc_pirq_name(int pin)
{
	char *name = NULL;

	if (lpc_bridge == NULL)
		return NULL;

	if (asprintf(&name, "\\_SB.PCI0.ISA.LNK%c,", 'A' + pin - 1) < 0) {
		if (name != NULL)
			free(name);

		return NULL;
	}
	return name;
}

void
lpc_pirq_routed(void)
{
	int pin;

	if (lpc_bridge == NULL)
		return;

	for (pin = 0; pin < 4; pin++)
		pci_set_cfgdata8(lpc_bridge, 0x60 + pin, pirq_read(pin + 1));
	for (pin = 0; pin < 4; pin++)
		pci_set_cfgdata8(lpc_bridge, 0x68 + pin, pirq_read(pin + 5));
}

static int
pci_igd_lpc_init(struct vmctx *ctx, struct pci_vdev *pi, char *opts)
{
	int fd;
	uint8_t host_config[PCI_REGMAX+1];
	int ret;

	fd = open("/sys/bus/pci/devices/0000:00:1f.0/config", O_RDONLY);
	if (fd == -1) {
		pr_err("lpcbridge:open host pci config failed\n");
		return -1;
	}

	ret = pread(fd, host_config, PCI_REGMAX+1, 0);
	if (ret <= PCI_REGMAX) {
		pr_err("failed to read lpcbridge config space\n");
		return -1;
	}

	close(fd);

	/*
	 * The VID, DID, REVID, SUBVID, SUBDID of igd-lpc need aligned with physical one.
	 * Without these physical values, gvt-d GOP driver couldn't work.
	 */
	pci_set_cfgdata16(pi, PCIR_DEVICE, *(uint16_t *)(host_config + PCIR_DEVICE));
	pci_set_cfgdata16(pi, PCIR_VENDOR, *(uint16_t *)(host_config + PCIR_VENDOR));
	pci_set_cfgdata8(pi, PCIR_REVID, host_config[PCIR_REVID]);
	pci_set_cfgdata16(pi, PCIR_SUBVEND_0, *(uint16_t *)(host_config + PCIR_SUBVEND_0));
	pci_set_cfgdata16(pi, PCIR_SUBDEV_0, *(uint16_t *)(host_config + PCIR_SUBDEV_0));

	pci_set_cfgdata8(pi, PCIR_CLASS, PCIC_BRIDGE);
	pci_set_cfgdata8(pi, PCIR_SUBCLASS, PCIS_BRIDGE_ISA);
	return 0;
}

struct pci_vdev_ops pci_ops_lpc = {
	.class_name		= "lpc",
	.vdev_init		= pci_lpc_init,
	.vdev_deinit		= pci_lpc_deinit,
	.vdev_write_dsdt	= pci_lpc_write_dsdt,
	.vdev_cfgwrite		= pci_lpc_cfgwrite,
	.vdev_barwrite		= pci_lpc_write,
	.vdev_barread		= pci_lpc_read
};
DEFINE_PCI_DEVTYPE(pci_ops_lpc);

/*
 * Intel Graphics Device(IGD) passthrough on Windows guest has the restriction
 * that it need a lpc bridge device located in 00:1f.0 PCI slot.
 * Here, create an extra lpc class for this restriction.
 */
struct pci_vdev_ops pci_ops_igd_lpc = {
	.class_name	= "igd-lpc",
	.vdev_init	= pci_igd_lpc_init,
};
DEFINE_PCI_DEVTYPE(pci_ops_igd_lpc);
