

================================================================
== Vitis HLS Report for 'load_mlp_weights_one_layer'
================================================================
* Date:           Mon Apr 12 16:03:23 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   371702|   371702|  3.717 ms|  3.717 ms|  371702|  371702|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_282_1   |   187800|   187800|       313|          -|          -|   600|        no|
        | + VITIS_LOOP_284_2  |      301|      301|         3|          1|          1|   300|       yes|
        |- VITIS_LOOP_288_3   |   183900|   183900|       613|          -|          -|   300|        no|
        | + VITIS_LOOP_290_4  |      601|      601|         3|          1|          1|   600|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 2 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.22>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%gnn_node_mlp_2_bias_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_2_bias_fixed"   --->   Operation 30 'read' 'gnn_node_mlp_2_bias_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%gnn_node_mlp_2_weights_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_2_weights_fixed"   --->   Operation 31 'read' 'gnn_node_mlp_2_weights_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gnn_node_mlp_1_bias_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_1_bias_fixed"   --->   Operation 32 'read' 'gnn_node_mlp_1_bias_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%gnn_node_mlp_1_weights_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_1_weights_fixed"   --->   Operation 33 'read' 'gnn_node_mlp_1_weights_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 34 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer_cast2 = zext i3 %layer_read"   --->   Operation 35 'zext' 'layer_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer_cast1 = zext i3 %layer_read"   --->   Operation 36 'zext' 'layer_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer_cast = zext i3 %layer_read"   --->   Operation 37 'zext' 'layer_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_47, i32 0, i32 0, void @empty_11, i32 0, i32 100000, void @empty_41, void @empty_2, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.86ns)   --->   "%mul_ln282 = mul i13 %layer_cast, i13 600" [GIN_compute.cpp:282]   --->   Operation 39 'mul' 'mul_ln282' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.08ns)   --->   "%mul_ln282_1 = mul i21 %layer_cast1, i21 180000" [GIN_compute.cpp:282]   --->   Operation 40 'mul' 'mul_ln282_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln282, i2 0" [GIN_compute.cpp:282]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %tmp" [GIN_compute.cpp:282]   --->   Operation 42 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.14ns)   --->   "%empty = add i64 %p_cast, i64 %gnn_node_mlp_1_bias_fixed_read" [GIN_compute.cpp:282]   --->   Operation 43 'add' 'empty' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63" [GIN_compute.cpp:282]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln282_cast = sext i62 %trunc_ln" [GIN_compute.cpp:282]   --->   Operation 45 'sext' 'trunc_ln282_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i21.i2, i21 %mul_ln282_1, i2 0" [GIN_compute.cpp:282]   --->   Operation 46 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast5 = zext i23 %tmp_2" [GIN_compute.cpp:282]   --->   Operation 47 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.14ns)   --->   "%empty_72 = add i64 %p_cast5, i64 %gnn_node_mlp_1_weights_fixed_read" [GIN_compute.cpp:282]   --->   Operation 48 'add' 'empty_72' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln282_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_72, i32 2, i32 63" [GIN_compute.cpp:282]   --->   Operation 49 'partselect' 'trunc_ln282_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln282 = sext i62 %trunc_ln282_1" [GIN_compute.cpp:282]   --->   Operation 50 'sext' 'sext_ln282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln282 = br void" [GIN_compute.cpp:282]   --->   Operation 51 'br' 'br_ln282' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%dim_out = phi i10 %add_ln282, void, i10 0, void" [GIN_compute.cpp:282]   --->   Operation 52 'phi' 'dim_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%phi_mul = phi i18 %add_ln282_2, void, i18 0, void" [GIN_compute.cpp:282]   --->   Operation 53 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%phi_mul39 = phi i18 %add_ln282_1, void, i18 0, void" [GIN_compute.cpp:282]   --->   Operation 54 'phi' 'phi_mul39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.72ns)   --->   "%add_ln282 = add i10 %dim_out, i10 1" [GIN_compute.cpp:282]   --->   Operation 55 'add' 'add_ln282' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.79ns)   --->   "%add_ln282_1 = add i18 %phi_mul39, i18 300" [GIN_compute.cpp:282]   --->   Operation 56 'add' 'add_ln282_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.79ns)   --->   "%add_ln282_2 = add i18 %phi_mul, i18 300" [GIN_compute.cpp:282]   --->   Operation 57 'add' 'add_ln282_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.60ns)   --->   "%icmp_ln282 = icmp_eq  i10 %dim_out, i10 600" [GIN_compute.cpp:282]   --->   Operation 58 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600"   --->   Operation 59 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln282 = br i1 %icmp_ln282, void %.split6, void" [GIN_compute.cpp:282]   --->   Operation 60 'br' 'br_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln282_1 = zext i10 %dim_out" [GIN_compute.cpp:282]   --->   Operation 61 'zext' 'zext_ln282_1' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.12ns)   --->   "%add_ln283 = add i63 %trunc_ln282_cast, i63 %zext_ln282_1" [GIN_compute.cpp:283]   --->   Operation 62 'add' 'add_ln283' <Predicate = (!icmp_ln282)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln283 = sext i63 %add_ln283" [GIN_compute.cpp:283]   --->   Operation 63 'sext' 'sext_ln283' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln283" [GIN_compute.cpp:283]   --->   Operation 64 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i18 %phi_mul39" [GIN_compute.cpp:285]   --->   Operation 65 'zext' 'zext_ln285' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.12ns)   --->   "%add_ln285 = add i63 %zext_ln285, i63 %sext_ln282" [GIN_compute.cpp:285]   --->   Operation 66 'add' 'add_ln285' <Predicate = (!icmp_ln282)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln285 = sext i63 %add_ln285" [GIN_compute.cpp:285]   --->   Operation 67 'sext' 'sext_ln285' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln285" [GIN_compute.cpp:285]   --->   Operation 68 'getelementptr' 'mem_addr_2' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.70ns)   --->   "%mul_ln288 = mul i12 %layer_cast2, i12 300" [GIN_compute.cpp:288]   --->   Operation 69 'mul' 'mul_ln288' <Predicate = (icmp_ln282)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %mul_ln288, i2 0" [GIN_compute.cpp:288]   --->   Operation 70 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_cast7 = zext i14 %tmp_3" [GIN_compute.cpp:288]   --->   Operation 71 'zext' 'p_cast7' <Predicate = (icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.14ns)   --->   "%empty_75 = add i64 %p_cast7, i64 %gnn_node_mlp_2_bias_fixed_read" [GIN_compute.cpp:288]   --->   Operation 72 'add' 'empty_75' <Predicate = (icmp_ln282)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_75, i32 2, i32 63" [GIN_compute.cpp:288]   --->   Operation 73 'partselect' 'trunc_ln1' <Predicate = (icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln288_cast = sext i62 %trunc_ln1" [GIN_compute.cpp:288]   --->   Operation 74 'sext' 'trunc_ln288_cast' <Predicate = (icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.14ns)   --->   "%empty_76 = add i64 %p_cast5, i64 %gnn_node_mlp_2_weights_fixed_read" [GIN_compute.cpp:282]   --->   Operation 75 'add' 'empty_76' <Predicate = (icmp_ln282)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln288_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_76, i32 2, i32 63" [GIN_compute.cpp:288]   --->   Operation 76 'partselect' 'trunc_ln288_1' <Predicate = (icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln288 = sext i62 %trunc_ln288_1" [GIN_compute.cpp:288]   --->   Operation 77 'sext' 'sext_ln288' <Predicate = (icmp_ln282)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln288 = br void" [GIN_compute.cpp:288]   --->   Operation 78 'br' 'br_ln288' <Predicate = (icmp_ln282)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 79 [7/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:283]   --->   Operation 79 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 80 [6/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:283]   --->   Operation 80 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 81 [7/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:285]   --->   Operation 81 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 82 [5/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:283]   --->   Operation 82 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 83 [6/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:285]   --->   Operation 83 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 84 [4/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:283]   --->   Operation 84 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 85 [5/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:285]   --->   Operation 85 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 86 [3/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:283]   --->   Operation 86 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 87 [4/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:285]   --->   Operation 87 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 88 [2/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:283]   --->   Operation 88 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 89 [3/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:285]   --->   Operation 89 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 90 [1/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:283]   --->   Operation 90 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 91 [2/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:285]   --->   Operation 91 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 92 [1/1] (7.30ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr" [GIN_compute.cpp:283]   --->   Operation 92 'read' 'mem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 93 [1/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:285]   --->   Operation 93 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.20>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i10 %dim_out" [GIN_compute.cpp:282]   --->   Operation 94 'zext' 'zext_ln282' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [GIN_compute.cpp:282]   --->   Operation 95 'specloopname' 'specloopname_ln282' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_addr = getelementptr i32 %mlp_1_bias_V, i64 0, i64 %zext_ln282" [GIN_compute.cpp:283]   --->   Operation 96 'getelementptr' 'mlp_1_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (1.20ns)   --->   "%store_ln283 = store i32 %mem_addr_read, i10 %mlp_1_bias_V_addr" [GIN_compute.cpp:283]   --->   Operation 97 'store' 'store_ln283' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_11 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln284 = br void" [GIN_compute.cpp:284]   --->   Operation 98 'br' 'br_ln284' <Predicate = true> <Delay = 0.38>

State 12 <SV = 11> <Delay = 0.79>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%dim_in = phi i9 %add_ln284, void %.split4, i9 0, void %.split6" [GIN_compute.cpp:284]   --->   Operation 99 'phi' 'dim_in' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.71ns)   --->   "%add_ln284 = add i9 %dim_in, i9 1" [GIN_compute.cpp:284]   --->   Operation 100 'add' 'add_ln284' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.59ns)   --->   "%icmp_ln284 = icmp_eq  i9 %dim_in, i9 300" [GIN_compute.cpp:284]   --->   Operation 102 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 103 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %.split4, void" [GIN_compute.cpp:284]   --->   Operation 104 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln285_1 = zext i9 %dim_in" [GIN_compute.cpp:285]   --->   Operation 105 'zext' 'zext_ln285_1' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.79ns)   --->   "%add_ln285_1 = add i18 %phi_mul, i18 %zext_ln285_1" [GIN_compute.cpp:285]   --->   Operation 106 'add' 'add_ln285_1' <Predicate = (!icmp_ln284)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 107 [1/1] (7.30ns)   --->   "%mem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_2" [GIN_compute.cpp:285]   --->   Operation 107 'read' 'mem_addr_2_read' <Predicate = (!icmp_ln284)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.24>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln285_2 = zext i18 %add_ln285_1" [GIN_compute.cpp:285]   --->   Operation 108 'zext' 'zext_ln285_2' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%mlp_1_weights_V_addr = getelementptr i32 %mlp_1_weights_V, i64 0, i64 %zext_ln285_2" [GIN_compute.cpp:285]   --->   Operation 109 'getelementptr' 'mlp_1_weights_V_addr' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [GIN_compute.cpp:284]   --->   Operation 110 'specloopname' 'specloopname_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (1.24ns)   --->   "%store_ln285 = store i32 %mem_addr_2_read, i18 %mlp_1_weights_V_addr" [GIN_compute.cpp:285]   --->   Operation 111 'store' 'store_ln285' <Predicate = (!icmp_ln284)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180000> <RAM>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (!icmp_ln284)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 1.12>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%dim_out_1 = phi i9 %add_ln288, void, i9 0, void" [GIN_compute.cpp:288]   --->   Operation 114 'phi' 'dim_out_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%phi_mul41 = phi i18 %add_ln288_2, void, i18 0, void" [GIN_compute.cpp:288]   --->   Operation 115 'phi' 'phi_mul41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%phi_mul43 = phi i18 %add_ln288_1, void, i18 0, void" [GIN_compute.cpp:288]   --->   Operation 116 'phi' 'phi_mul43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.71ns)   --->   "%add_ln288 = add i9 %dim_out_1, i9 1" [GIN_compute.cpp:288]   --->   Operation 117 'add' 'add_ln288' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.79ns)   --->   "%add_ln288_1 = add i18 %phi_mul43, i18 600" [GIN_compute.cpp:288]   --->   Operation 118 'add' 'add_ln288_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (0.79ns)   --->   "%add_ln288_2 = add i18 %phi_mul41, i18 600" [GIN_compute.cpp:288]   --->   Operation 119 'add' 'add_ln288_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (0.59ns)   --->   "%icmp_ln288 = icmp_eq  i9 %dim_out_1, i9 300" [GIN_compute.cpp:288]   --->   Operation 120 'icmp' 'icmp_ln288' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 121 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288, void %.split2, void" [GIN_compute.cpp:288]   --->   Operation 122 'br' 'br_ln288' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln288_1 = zext i9 %dim_out_1" [GIN_compute.cpp:288]   --->   Operation 123 'zext' 'zext_ln288_1' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (1.12ns)   --->   "%add_ln289 = add i63 %trunc_ln288_cast, i63 %zext_ln288_1" [GIN_compute.cpp:289]   --->   Operation 124 'add' 'add_ln289' <Predicate = (!icmp_ln288)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln289 = sext i63 %add_ln289" [GIN_compute.cpp:289]   --->   Operation 125 'sext' 'sext_ln289' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln289" [GIN_compute.cpp:289]   --->   Operation 126 'getelementptr' 'mem_addr_1' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i18 %phi_mul43" [GIN_compute.cpp:291]   --->   Operation 127 'zext' 'zext_ln291' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (1.12ns)   --->   "%add_ln291 = add i63 %zext_ln291, i63 %sext_ln288" [GIN_compute.cpp:291]   --->   Operation 128 'add' 'add_ln291' <Predicate = (!icmp_ln288)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln291 = sext i63 %add_ln291" [GIN_compute.cpp:291]   --->   Operation 129 'sext' 'sext_ln291' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%mem_addr_3 = getelementptr i32 %mem, i64 %sext_ln291" [GIN_compute.cpp:291]   --->   Operation 130 'getelementptr' 'mem_addr_3' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln295 = ret" [GIN_compute.cpp:295]   --->   Operation 131 'ret' 'ret_ln295' <Predicate = (icmp_ln288)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 7.30>
ST_17 : Operation 132 [7/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:289]   --->   Operation 132 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 4> <Delay = 7.30>
ST_18 : Operation 133 [6/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:289]   --->   Operation 133 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 134 [7/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:291]   --->   Operation 134 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 135 [5/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:289]   --->   Operation 135 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 136 [6/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:291]   --->   Operation 136 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 137 [4/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:289]   --->   Operation 137 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 138 [5/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:291]   --->   Operation 138 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 139 [3/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:289]   --->   Operation 139 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 140 [4/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:291]   --->   Operation 140 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 141 [2/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:289]   --->   Operation 141 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 142 [3/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:291]   --->   Operation 142 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 9> <Delay = 7.30>
ST_23 : Operation 143 [1/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:289]   --->   Operation 143 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 144 [2/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:291]   --->   Operation 144 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 10> <Delay = 7.30>
ST_24 : Operation 145 [1/1] (7.30ns)   --->   "%mem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_1" [GIN_compute.cpp:289]   --->   Operation 145 'read' 'mem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 146 [1/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:291]   --->   Operation 146 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 11> <Delay = 1.19>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln288 = zext i9 %dim_out_1" [GIN_compute.cpp:288]   --->   Operation 147 'zext' 'zext_ln288' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln288 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [GIN_compute.cpp:288]   --->   Operation 148 'specloopname' 'specloopname_ln288' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_addr = getelementptr i32 %mlp_2_bias_V, i64 0, i64 %zext_ln288" [GIN_compute.cpp:289]   --->   Operation 149 'getelementptr' 'mlp_2_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (1.19ns)   --->   "%store_ln289 = store i32 %mem_addr_1_read, i9 %mlp_2_bias_V_addr" [GIN_compute.cpp:289]   --->   Operation 150 'store' 'store_ln289' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_25 : Operation 151 [1/1] (0.38ns)   --->   "%br_ln290 = br void" [GIN_compute.cpp:290]   --->   Operation 151 'br' 'br_ln290' <Predicate = true> <Delay = 0.38>

State 26 <SV = 12> <Delay = 0.79>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%dim_in_1 = phi i10 %add_ln290, void %.split, i10 0, void %.split2" [GIN_compute.cpp:290]   --->   Operation 152 'phi' 'dim_in_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 153 [1/1] (0.72ns)   --->   "%add_ln290 = add i10 %dim_in_1, i10 1" [GIN_compute.cpp:290]   --->   Operation 153 'add' 'add_ln290' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.60ns)   --->   "%icmp_ln290 = icmp_eq  i10 %dim_in_1, i10 600" [GIN_compute.cpp:290]   --->   Operation 155 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600"   --->   Operation 156 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290, void %.split, void" [GIN_compute.cpp:290]   --->   Operation 157 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln291_1 = zext i10 %dim_in_1" [GIN_compute.cpp:291]   --->   Operation 158 'zext' 'zext_ln291_1' <Predicate = (!icmp_ln290)> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (0.79ns)   --->   "%add_ln291_1 = add i18 %phi_mul41, i18 %zext_ln291_1" [GIN_compute.cpp:291]   --->   Operation 159 'add' 'add_ln291_1' <Predicate = (!icmp_ln290)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 7.30>
ST_27 : Operation 160 [1/1] (7.30ns)   --->   "%mem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_3" [GIN_compute.cpp:291]   --->   Operation 160 'read' 'mem_addr_3_read' <Predicate = (!icmp_ln290)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 14> <Delay = 1.24>
ST_28 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln291_2 = zext i18 %add_ln291_1" [GIN_compute.cpp:291]   --->   Operation 161 'zext' 'zext_ln291_2' <Predicate = (!icmp_ln290)> <Delay = 0.00>
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "%mlp_2_weights_V_addr = getelementptr i32 %mlp_2_weights_V, i64 0, i64 %zext_ln291_2" [GIN_compute.cpp:291]   --->   Operation 162 'getelementptr' 'mlp_2_weights_V_addr' <Predicate = (!icmp_ln290)> <Delay = 0.00>
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [GIN_compute.cpp:290]   --->   Operation 163 'specloopname' 'specloopname_ln290' <Predicate = (!icmp_ln290)> <Delay = 0.00>
ST_28 : Operation 164 [1/1] (1.24ns)   --->   "%store_ln291 = store i32 %mem_addr_3_read, i18 %mlp_2_weights_V_addr" [GIN_compute.cpp:291]   --->   Operation 164 'store' 'store_ln291' <Predicate = (!icmp_ln290)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180000> <RAM>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 165 'br' 'br_ln0' <Predicate = (!icmp_ln290)> <Delay = 0.00>

State 29 <SV = 13> <Delay = 0.00>
ST_29 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 166 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.23ns
The critical path consists of the following:
	wire read on port 'layer' [18]  (0 ns)
	'mul' operation ('mul_ln282_1', GIN_compute.cpp:282) [24]  (2.08 ns)
	'add' operation ('empty_72', GIN_compute.cpp:282) [32]  (1.15 ns)

 <State 2>: 2.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln288', GIN_compute.cpp:288) [82]  (1.7 ns)
	'add' operation ('empty_75', GIN_compute.cpp:288) [85]  (1.15 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:283) [54]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:283) [54]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:283) [54]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:283) [54]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:283) [54]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:283) [54]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:283) [54]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:283) [55]  (7.3 ns)

 <State 11>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('mlp_1_bias_V_addr', GIN_compute.cpp:283) [50]  (0 ns)
	'store' operation ('store_ln283', GIN_compute.cpp:283) of variable 'mem_addr_read', GIN_compute.cpp:283 on array 'mlp_1_bias_V' [56]  (1.2 ns)

 <State 12>: 0.797ns
The critical path consists of the following:
	'phi' operation ('dim_in', GIN_compute.cpp:284) with incoming values : ('add_ln284', GIN_compute.cpp:284) [64]  (0 ns)
	'add' operation ('add_ln285_1', GIN_compute.cpp:285) [72]  (0.797 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:285) [76]  (7.3 ns)

 <State 14>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('mlp_1_weights_V_addr', GIN_compute.cpp:285) [74]  (0 ns)
	'store' operation ('store_ln285', GIN_compute.cpp:285) of variable 'mem_addr_2_read', GIN_compute.cpp:285 on array 'mlp_1_weights_V' [77]  (1.25 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 1.12ns
The critical path consists of the following:
	'phi' operation ('dim_out', GIN_compute.cpp:288) with incoming values : ('add_ln288', GIN_compute.cpp:288) [93]  (0 ns)
	'add' operation ('add_ln289', GIN_compute.cpp:289) [107]  (1.12 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:289) [110]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:289) [110]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:289) [110]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:289) [110]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:289) [110]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:289) [110]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:289) [110]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:289) [111]  (7.3 ns)

 <State 25>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('mlp_2_bias_V_addr', GIN_compute.cpp:289) [106]  (0 ns)
	'store' operation ('store_ln289', GIN_compute.cpp:289) of variable 'mem_addr_1_read', GIN_compute.cpp:289 on array 'mlp_2_bias_V' [112]  (1.2 ns)

 <State 26>: 0.797ns
The critical path consists of the following:
	'phi' operation ('dim_in', GIN_compute.cpp:290) with incoming values : ('add_ln290', GIN_compute.cpp:290) [120]  (0 ns)
	'add' operation ('add_ln291_1', GIN_compute.cpp:291) [128]  (0.797 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:291) [132]  (7.3 ns)

 <State 28>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('mlp_2_weights_V_addr', GIN_compute.cpp:291) [130]  (0 ns)
	'store' operation ('store_ln291', GIN_compute.cpp:291) of variable 'mem_addr_3_read', GIN_compute.cpp:291 on array 'mlp_2_weights_V' [133]  (1.25 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
