// Seed: 3652122453
module module_0 #(
    parameter id_1 = 32'd44
) (
    output supply1 id_0,
    output tri _id_1,
    input uwire id_2,
    input wor id_3,
    output tri1 id_4
);
  logic [-1 : id_1] id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    output wor id_6,
    output logic id_7
);
  assign #id_9 id_6 = 1 ? 1 : id_9 ? id_5 : -1;
  always @(-1'b0) if (1 - ~1) id_7 <= 1;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_1,
      id_3,
      id_6
  );
endmodule
