#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x100c0e4a0 .scope module, "t_LAB5_1" "t_LAB5_1" 2 3;
 .timescale -12 -12;
v0x100c16150_0 .var/2u *"_ivl_0", 0 0; Local signal
v0x100c161f0_0 .var/2u *"_ivl_1", 0 0; Local signal
v0x100c16290_0 .var/2u *"_ivl_10", 0 0; Local signal
v0x100c16330_0 .var/2u *"_ivl_11", 0 0; Local signal
v0x100c163d0_0 .var/2u *"_ivl_2", 0 0; Local signal
v0x100c16470_0 .var/2u *"_ivl_3", 0 0; Local signal
v0xa27088000_0 .var/2u *"_ivl_4", 0 0; Local signal
v0xa270880a0_0 .var/2u *"_ivl_5", 0 0; Local signal
v0xa27088140_0 .var/2u *"_ivl_6", 0 0; Local signal
v0xa270881e0_0 .var/2u *"_ivl_7", 0 0; Local signal
v0xa27088280_0 .var/2u *"_ivl_8", 0 0; Local signal
v0xa27088320_0 .var/2u *"_ivl_9", 0 0; Local signal
v0xa270883c0_0 .var "clear", 0 0;
v0xa27088460_0 .var "clk", 0 0;
v0xa27088500_0 .var "count", 0 0;
v0xa270885a0_0 .var "in", 3 0;
v0xa27088640_0 .var "load", 0 0;
v0xa270886e0_0 .net "out", 3 0, v0x100c160b0_0;  1 drivers
S_0x100c0e620 .scope module, "i1" "LAB5_1" 2 16, 3 1 0, S_0x100c0e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clear";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "count";
    .port_info 3 /INPUT 4 "in";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /OUTPUT 4 "out";
v0x100c0a570_0 .net "clear", 0 0, v0xa270883c0_0;  1 drivers
v0x100c0a610_0 .net "clk", 0 0, v0xa27088460_0;  1 drivers
v0x100c0a6b0_0 .net "count", 0 0, v0xa27088500_0;  1 drivers
v0x100c0a750_0 .net "in", 3 0, v0xa270885a0_0;  1 drivers
v0x100c16010_0 .net "load", 0 0, v0xa27088640_0;  1 drivers
v0x100c160b0_0 .var "out", 3 0;
E_0xa26c28340 .event posedge, v0x100c0a570_0, v0x100c0a610_0;
    .scope S_0x100c0e620;
T_0 ;
    %wait E_0xa26c28340;
    %load/vec4 v0x100c0a570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x100c160b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x100c16010_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x100c0a750_0;
    %store/vec4 v0x100c160b0_0, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x100c0a6b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x100c160b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x100c160b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x100c160b0_0;
    %assign/vec4 v0x100c160b0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x100c0e4a0;
T_1 ;
    %delay 500000, 0;
    %vpi_call 2 27 "$stop" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x100c0e4a0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa270883c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100c16150_0, 0, 1;
    %pushi/vec4 40000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x100c16150_0;
    %store/vec4 v0xa270883c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x100c0e4a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa27088460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x100c161f0_0, 0, 1;
    %pushi/vec4 10000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x100c161f0_0;
    %store/vec4 v0xa27088460_0, 0, 1;
    %delay 10000, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x100c0e4a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa27088500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x100c163d0_0, 0, 1;
    %pushi/vec4 70000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x100c163d0_0;
    %store/vec4 v0xa27088500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100c16470_0, 0, 1;
    %pushi/vec4 170000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x100c16470_0;
    %store/vec4 v0xa27088500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa27088000_0, 0, 1;
    %pushi/vec4 40000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xa27088000_0;
    %store/vec4 v0xa27088500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa270880a0_0, 0, 1;
    %pushi/vec4 20000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xa270880a0_0;
    %store/vec4 v0xa27088500_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x100c0e4a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa27088640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa27088140_0, 0, 1;
    %pushi/vec4 40000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xa27088140_0;
    %store/vec4 v0xa27088640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa270881e0_0, 0, 1;
    %pushi/vec4 20000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xa270881e0_0;
    %store/vec4 v0xa27088640_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x100c0e4a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa270885a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa27088280_0, 0, 1;
    %pushi/vec4 40000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xa27088280_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa270885a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa27088320_0, 0, 1;
    %pushi/vec4 20000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xa27088320_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa270885a0_0, 4, 1;
    %end;
    .thread T_6;
    .scope S_0x100c0e4a0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa270885a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x100c16290_0, 0, 1;
    %pushi/vec4 40000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x100c16290_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa270885a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100c16330_0, 0, 1;
    %pushi/vec4 20000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x100c16330_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa270885a0_0, 4, 1;
    %end;
    .thread T_7;
    .scope S_0x100c0e4a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa270885a0_0, 4, 1;
    %end;
    .thread T_8;
    .scope S_0x100c0e4a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa270885a0_0, 4, 1;
    %end;
    .thread T_9;
    .scope S_0x100c0e4a0;
T_10 ;
    %vpi_call 2 89 "$dumpfile", "t_LAB5_1.vcd" {0 0 0};
    %vpi_call 2 90 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x100c0e4a0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "t_LAB5_1.v";
    "./LAB5_1.v";
