

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Tue Dec 31 16:01:07 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.69|     6.380|        3.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25457|  25457|  25457|  25457|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  25456|  25456|      1591|          -|          -|    16|    no    |
        | + Loop 1.1  |      8|      8|         2|          1|          1|     8|    yes   |
        | + Loop 1.2  |   1578|   1578|        12|          1|          0|  1568|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    438|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     215|    196|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    188|    -|
|Register         |        0|      -|    1223|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|    1438|   1014|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+-------+-----+----+-----+
    |             Instance            |           Module           | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +---------------------------------+----------------------------+---------+-------+-----+----+-----+
    |network_mul_32s_16s_32_5_1_U113  |network_mul_32s_16s_32_5_1  |        0|      2|  215|   1|    0|
    |network_mux_1287_16_1_1_x_U111   |network_mux_1287_16_1_1_x   |        0|      0|    0|  65|    0|
    |network_mux_164_16_1_1_x_U110    |network_mux_164_16_1_1_x    |        0|      0|    0|  65|    0|
    |network_mux_164_32_1_1_U112      |network_mux_164_32_1_1      |        0|      0|    0|  65|    0|
    +---------------------------------+----------------------------+---------+-------+-----+----+-----+
    |Total                            |                            |        0|      2|  215| 196|    0|
    +---------------------------------+----------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+--------------+
    |                  Instance                 |                Module                |  Expression  |
    +-------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_4ns_9ns_9s_12_1_1_U114  |network_mac_muladd_4ns_9ns_9s_12_1_1  | i0 + i1 * i2 |
    +-------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_591_p2        |     +    |      0|  0|  12|          12|           8|
    |add_ln28_fu_679_p2        |     +    |      0|  0|  15|           7|           7|
    |add_ln31_fu_1060_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln33_fu_1116_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln39_4_fu_1199_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln39_fu_1134_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln47_1_fu_1374_p2     |     +    |      0|  0|  17|          13|          13|
    |add_ln47_fu_1237_p2       |     +    |      0|  0|  15|           9|           9|
    |buffer_fu_1365_p2         |     +    |      0|  0|  29|          22|          22|
    |i_fu_669_p2               |     +    |      0|  0|  13|           4|           1|
    |in_d_fu_1226_p2           |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_603_p2           |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_1066_p2          |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_1168_p2          |     +    |      0|  0|  13|           4|           1|
    |sub_ln39_2_fu_1102_p2     |     -    |      0|  0|  15|           9|           9|
    |sub_ln39_fu_1048_p2       |     -    |      0|  0|  15|           9|           9|
    |and_ln32_fu_1162_p2       |    and   |      0|  0|   2|           1|           1|
    |output_r_d0               |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_597_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln26_fu_663_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_1054_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln33_fu_1072_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln36_2_fu_1231_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln36_fu_1156_p2      |   icmp   |      0|  0|  11|           4|           5|
    |or_ln36_fu_1174_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln31_fu_1108_p3    |  select  |      0|  0|   4|           1|           4|
    |select_ln32_3_fu_1340_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln32_4_fu_1146_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln32_5_fu_1205_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln32_fu_1139_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln33_fu_1122_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln36_4_fu_1179_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln36_5_fu_1191_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln36_6_fu_1213_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln36_fu_1346_p3    |  select  |      0|  0|  22|           1|          22|
    |select_ln46_fu_1395_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln32_fu_1151_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln46_fu_1389_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 438|         210|         251|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter11           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_buffer_0_phi_fu_569_p4  |   9|          2|   22|         44|
    |ap_phi_mux_i_0_phi_fu_514_p4       |   9|          2|    4|          8|
    |ap_phi_mux_in_d_0_phi_fu_580_p4    |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_559_p4   |   9|          2|    4|          8|
    |buffer_0_reg_566                   |   9|          2|   22|         44|
    |i_0_reg_510                        |   9|          2|    4|          8|
    |in_d_0_reg_576                     |   9|          2|    4|          8|
    |indvar_flatten18_reg_522           |   9|          2|   11|         22|
    |indvar_flatten_reg_544             |   9|          2|    8|         16|
    |out_d_0_reg_488                    |   9|          2|    5|         10|
    |out_h_0_reg_533                    |   9|          2|    4|          8|
    |out_w_0_reg_555                    |   9|          2|    4|          8|
    |phi_mul_reg_499                    |   9|          2|   12|         24|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 188|         40|  112|        230|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln24_reg_1521                  |  12|   0|   12|          0|
    |add_ln28_reg_1556                  |   7|   0|    7|          0|
    |add_ln39_1_reg_1636                |  12|   0|   12|          0|
    |add_ln39_4_reg_1631                |   9|   0|    9|          0|
    |add_ln39_reg_1602                  |   9|   0|    9|          0|
    |add_ln47_1_reg_1687                |  13|   0|   13|          0|
    |add_ln47_reg_1650                  |   9|   0|    9|          0|
    |and_ln32_reg_1612                  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9            |   1|   0|    1|          0|
    |buffer_0_reg_566                   |  22|   0|   22|          0|
    |buffer_reg_1680                    |  22|   0|   22|          0|
    |i_0_reg_510                        |   4|   0|    4|          0|
    |i_reg_1551                         |   4|   0|    4|          0|
    |icmp_ln26_reg_1547                 |   1|   0|    1|          0|
    |icmp_ln31_reg_1567                 |   1|   0|    1|          0|
    |icmp_ln33_reg_1576                 |   1|   0|    1|          0|
    |icmp_ln36_2_reg_1646               |   1|   0|    1|          0|
    |in_d_0_reg_576                     |   4|   0|    4|          0|
    |indvar_flatten18_reg_522           |  11|   0|   11|          0|
    |indvar_flatten_reg_544             |   8|   0|    8|          0|
    |input_load_reg_1660                |  16|   0|   16|          0|
    |kernel_buffer_15_016_fu_458        |  32|   0|   32|          0|
    |kernel_buffer_15_17_fu_406         |  32|   0|   32|          0|
    |kernel_buffer_15_18_fu_410         |  32|   0|   32|          0|
    |kernel_buffer_15_19_fu_414         |  32|   0|   32|          0|
    |kernel_buffer_15_20_fu_418         |  32|   0|   32|          0|
    |kernel_buffer_15_21_fu_422         |  32|   0|   32|          0|
    |kernel_buffer_15_22_fu_426         |  32|   0|   32|          0|
    |kernel_buffer_15_23_fu_430         |  32|   0|   32|          0|
    |kernel_buffer_15_24_fu_434         |  32|   0|   32|          0|
    |kernel_buffer_15_25_fu_438         |  32|   0|   32|          0|
    |kernel_buffer_15_26_fu_442         |  32|   0|   32|          0|
    |kernel_buffer_15_27_fu_446         |  32|   0|   32|          0|
    |kernel_buffer_15_28_fu_450         |  32|   0|   32|          0|
    |kernel_buffer_15_29_fu_454         |  32|   0|   32|          0|
    |kernel_buffer_15_fu_402            |  32|   0|   32|          0|
    |mul_ln39_reg_1675                  |  32|   0|   32|          0|
    |out_d_0_reg_488                    |   5|   0|    5|          0|
    |out_d_reg_1530                     |   5|   0|    5|          0|
    |out_h_0_reg_533                    |   4|   0|    4|          0|
    |out_w_0_reg_555                    |   4|   0|    4|          0|
    |phi_mul_reg_499                    |  12|   0|   12|          0|
    |select_ln32_4_reg_1607             |   8|   0|    9|          1|
    |select_ln36_4_reg_1618             |   4|   0|    4|          0|
    |select_ln36_5_reg_1625             |   4|   0|    4|          0|
    |sext_ln34_reg_1535                 |  22|   0|   22|          0|
    |shl_ln_reg_1542                    |   4|   0|    7|          3|
    |sub_ln39_2_reg_1586                |   8|   0|    9|          1|
    |sub_ln39_2_reg_1586_pp1_iter1_reg  |   8|   0|    9|          1|
    |sub_ln39_reg_1561                  |   8|   0|    9|          1|
    |tmp_reg_1665                       |  32|   0|   32|          0|
    |zext_ln24_reg_1516                 |  12|   0|   13|          1|
    |add_ln47_reg_1650                  |  64|  32|    9|          0|
    |and_ln32_reg_1612                  |  64|  32|    1|          0|
    |icmp_ln31_reg_1567                 |  64|  32|    1|          0|
    |icmp_ln33_reg_1576                 |  64|  32|    1|          0|
    |icmp_ln36_2_reg_1646               |  64|  32|    1|          0|
    |select_ln36_4_reg_1618             |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1223| 192|  864|          8|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

