#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Mon Nov 17 00:14:41 2025
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v" has been added to project successfully. 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/simulation/matrix_3x3.v" has been added to project successfully. 
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/simulation/matrix_tb.v" has been added to project successfully. 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Mon Nov 17 00:16:52 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/15_matrix_3x3.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v(line number: 2)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v successfully.
I: Module "matrix_3x3" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.177s wall, 0.016s user + 0.031s system = 0.047s CPU (4.0%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v(line number: 2)] Elaborating module matrix_3x3
I: Module instance {matrix_3x3} parameter value:
    IMG_WIDTH = 11'b11110000000
    IMG_HEIGHT = 11'b10000111000
E: Verilog-4072: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v(line number: 91)] fifo_line_buffer is referenced to undefined module
Program Error Out.
Action compile: Real time elapsed is 0h:0m:2s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 17 00:16:53 2025
Action compile: Peak memory pool usage is 125 MB
Open IP Compiler ...
C: Flow-2008: IP file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.idf". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.idf". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Mon Nov 17 00:24:31 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/15_matrix_3x3.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v(line number: 2)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_fifo_line_buffer (library work)
I: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_fifo_line_buffer (library work)
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 385)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 386)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 389)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 390)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 393)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 394)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 397)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 398)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 401)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 402)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 417)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 418)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 421)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 422)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 425)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 426)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 429)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 430)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 433)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 434)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 437)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 438)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 442)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 443)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 446)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 447)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 451)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 452)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 457)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 458)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 461)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 462)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 465)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 466)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 471)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 472)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_v1_10_fifo_line_buffer.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_v1_10_fifo_line_buffer.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_v1_10_fifo_line_buffer.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_fifo_line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_v1_10_fifo_line_buffer.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.v(line number: 16)] Analyzing module fifo_line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.v successfully.
I: Module "matrix_3x3" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.285s wall, 0.016s user + 0.016s system = 0.031s CPU (2.4%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v(line number: 2)] Elaborating module matrix_3x3
I: Module instance {matrix_3x3} parameter value:
    IMG_WIDTH = 11'b11110000000
    IMG_HEIGHT = 11'b10000111000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v(line number: 91)] Elaborating instance u1_fifo_line_buffer
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.v(line number: 16)] Elaborating module fifo_line_buffer
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.v(line number: 160)] Elaborating instance U_ipm2l_fifo_fifo_line_buffer
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_v1_10_fifo_line_buffer.v(line number: 19)] Elaborating module ipm2l_fifo_v1_10_fifo_line_buffer
I: Module instance {matrix_3x3/u1_fifo_line_buffer/U_ipm2l_fifo_fifo_line_buffer} parameter value:
    c_CAS_MODE = 36K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_v1_10_fifo_line_buffer.v(line number: 84)] Elaborating instance U_ipm2l_sdpram
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_fifo_line_buffer
I: Module instance {matrix_3x3/u1_fifo_line_buffer/U_ipm2l_fifo_fifo_line_buffer/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 516)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 517)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 538)] Case condition never applies
W: Verilog-2038: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 539)] Case condition never applies
W: Verilog-2038: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 540)] Case condition never applies
W: Verilog-2039: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 670)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 687)] Case condition never applies
W: Verilog-2038: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 688)] Case condition never applies
W: Verilog-2038: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 689)] Case condition never applies
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1
W: Verilog-2023: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance matrix_3x3/u1_fifo_line_buffer/U_ipm2l_fifo_fifo_line_buffer/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 869)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance matrix_3x3/u1_fifo_line_buffer/U_ipm2l_fifo_fifo_line_buffer/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[8] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[9] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[10] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[11] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[12] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[13] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[14] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[15] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[16] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[17] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[18] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[19] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[20] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[21] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[22] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[23] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[24] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[25] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[26] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[27] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[28] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[29] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[30] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[31] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[32] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[33] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[34] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 779)] Net DA_bus[35] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[8] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[9] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[10] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[11] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[12] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[13] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[14] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[15] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[16] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[17] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[18] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[19] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[20] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[21] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[22] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[23] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[24] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[25] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[26] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[27] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[28] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[29] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[30] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[31] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[32] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[33] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[34] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
W: Verilog-2020: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v(line number: 780)] Net DB_bus[35] in ipm2l_sdpram_v1_10_fifo_line_buffer(original module ipm2l_sdpram_v1_10_fifo_line_buffer) does not have a driver, tie it to 0
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_v1_10_fifo_line_buffer.v(line number: 109)] Elaborating instance U_ipm2l_fifo_ctrl
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 18)] Elaborating module ipm2l_fifo_ctrl_v1_1_fifo_line_buffer
I: Module instance {matrix_3x3/u1_fifo_line_buffer/U_ipm2l_fifo_fifo_line_buffer/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v(line number: 195)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v(line number: 107)] Elaborating instance u2_fifo_line_buffer
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/ipcore/fifo_line_buffer/fifo_line_buffer.v(line number: 16)] Elaborating module fifo_line_buffer
Executing : rtl-elaborate successfully. Time elapsed: 0.010s wall, 0.000s user + 0.016s system = 0.016s CPU (162.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.160s wall, 0.109s user + 0.047s system = 0.156s CPU (97.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.016s system = 0.016s CPU (1537.7%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N94_12 (bmsREDXOR).
I: Constant propagation done on N84 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N34 (bmsREDXOR).
I: Constant propagation done on N39 (bmsREDXOR).
I: Constant propagation done on N44 (bmsREDXOR).
I: Constant propagation done on N49 (bmsREDXOR).
I: Constant propagation done on N54 (bmsREDXOR).
I: Constant propagation done on N59 (bmsREDXOR).
I: Constant propagation done on N64 (bmsREDXOR).
Executing : sdm2adm successfully. Time elapsed: 0.013s wall, 0.000s user + 0.016s system = 0.016s CPU (121.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 17 00:24:34 2025
Action compile: Peak memory pool usage is 140 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/15_matrix_3x3/design/matrix_3x3.v". 
IP Compiler exited.
