Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 23 11:21:03 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: input_counter1/counterout_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.302        0.000                      0                   26        0.252        0.000                      0                   26        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.302        0.000                      0                   26        0.252        0.000                      0                   26        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 input_counter1/counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 2.034ns (76.431%)  route 0.627ns (23.569%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.377    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.833 r  input_counter1/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.451    input_counter1/counterout_reg_n_0_[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.125 r  input_counter1/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    input_counter1/counterout_reg[0]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  input_counter1/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    input_counter1/counterout_reg[4]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  input_counter1/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    input_counter1/counterout_reg[8]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  input_counter1/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.476    input_counter1/counterout_reg[12]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  input_counter1/counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.590    input_counter1/counterout_reg[16]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  input_counter1/counterout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.704    input_counter1/counterout_reg[20]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.038 r  input_counter1/counterout_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.038    input_counter1/counterout_reg[24]_i_1_n_6
    SLICE_X43Y27         FDCE                                         r  input_counter1/counterout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565    14.923    input_counter1/clk
    SLICE_X43Y27         FDCE                                         r  input_counter1/counterout_reg[25]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)        0.062    15.341    input_counter1/counterout_reg[25]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  7.302    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 input_counter1/counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 1.923ns (75.405%)  route 0.627ns (24.595%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.377    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.833 r  input_counter1/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.451    input_counter1/counterout_reg_n_0_[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.125 r  input_counter1/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    input_counter1/counterout_reg[0]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  input_counter1/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    input_counter1/counterout_reg[4]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  input_counter1/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    input_counter1/counterout_reg[8]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  input_counter1/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.476    input_counter1/counterout_reg[12]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  input_counter1/counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.590    input_counter1/counterout_reg[16]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  input_counter1/counterout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.704    input_counter1/counterout_reg[20]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.927 r  input_counter1/counterout_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.927    input_counter1/counterout_reg[24]_i_1_n_7
    SLICE_X43Y27         FDCE                                         r  input_counter1/counterout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565    14.923    input_counter1/clk
    SLICE_X43Y27         FDCE                                         r  input_counter1/counterout_reg[24]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)        0.062    15.341    input_counter1/counterout_reg[24]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 input_counter1/counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.920ns (75.376%)  route 0.627ns (24.624%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.377    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.833 r  input_counter1/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.451    input_counter1/counterout_reg_n_0_[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.125 r  input_counter1/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    input_counter1/counterout_reg[0]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  input_counter1/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    input_counter1/counterout_reg[4]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  input_counter1/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    input_counter1/counterout_reg[8]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  input_counter1/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.476    input_counter1/counterout_reg[12]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  input_counter1/counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.590    input_counter1/counterout_reg[16]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 r  input_counter1/counterout_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.924    input_counter1/counterout_reg[20]_i_1_n_6
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    14.922    input_counter1/clk
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[21]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.062    15.340    input_counter1/counterout_reg[21]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                  7.415    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 input_counter1/counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 1.899ns (75.171%)  route 0.627ns (24.829%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.377    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.833 r  input_counter1/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.451    input_counter1/counterout_reg_n_0_[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.125 r  input_counter1/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    input_counter1/counterout_reg[0]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  input_counter1/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    input_counter1/counterout_reg[4]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  input_counter1/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    input_counter1/counterout_reg[8]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  input_counter1/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.476    input_counter1/counterout_reg[12]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  input_counter1/counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.590    input_counter1/counterout_reg[16]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.903 r  input_counter1/counterout_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.903    input_counter1/counterout_reg[20]_i_1_n_4
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    14.922    input_counter1/clk
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[23]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.062    15.340    input_counter1/counterout_reg[23]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 input_counter1/counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 1.825ns (74.422%)  route 0.627ns (25.578%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.377    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.833 r  input_counter1/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.451    input_counter1/counterout_reg_n_0_[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.125 r  input_counter1/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    input_counter1/counterout_reg[0]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  input_counter1/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    input_counter1/counterout_reg[4]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  input_counter1/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    input_counter1/counterout_reg[8]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  input_counter1/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.476    input_counter1/counterout_reg[12]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  input_counter1/counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.590    input_counter1/counterout_reg[16]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.829 r  input_counter1/counterout_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.829    input_counter1/counterout_reg[20]_i_1_n_5
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    14.922    input_counter1/clk
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[22]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.062    15.340    input_counter1/counterout_reg[22]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 input_counter1/counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 1.809ns (74.254%)  route 0.627ns (25.746%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.377    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.833 r  input_counter1/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.451    input_counter1/counterout_reg_n_0_[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.125 r  input_counter1/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    input_counter1/counterout_reg[0]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  input_counter1/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    input_counter1/counterout_reg[4]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  input_counter1/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    input_counter1/counterout_reg[8]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  input_counter1/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.476    input_counter1/counterout_reg[12]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  input_counter1/counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.590    input_counter1/counterout_reg[16]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.813 r  input_counter1/counterout_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.813    input_counter1/counterout_reg[20]_i_1_n_7
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    14.922    input_counter1/clk
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[20]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.062    15.340    input_counter1/counterout_reg[20]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 input_counter1/counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.806ns (74.222%)  route 0.627ns (25.778%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.377    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.833 r  input_counter1/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.451    input_counter1/counterout_reg_n_0_[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.125 r  input_counter1/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    input_counter1/counterout_reg[0]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  input_counter1/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    input_counter1/counterout_reg[4]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  input_counter1/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    input_counter1/counterout_reg[8]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  input_counter1/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.476    input_counter1/counterout_reg[12]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.810 r  input_counter1/counterout_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.810    input_counter1/counterout_reg[16]_i_1_n_6
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562    14.920    input_counter1/clk
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[17]/C
                         clock pessimism              0.391    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X43Y25         FDCE (Setup_fdce_C_D)        0.062    15.338    input_counter1/counterout_reg[17]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 input_counter1/counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 1.785ns (73.998%)  route 0.627ns (26.002%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.377    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.833 r  input_counter1/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.451    input_counter1/counterout_reg_n_0_[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.125 r  input_counter1/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    input_counter1/counterout_reg[0]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  input_counter1/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    input_counter1/counterout_reg[4]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  input_counter1/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    input_counter1/counterout_reg[8]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  input_counter1/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.476    input_counter1/counterout_reg[12]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.789 r  input_counter1/counterout_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.789    input_counter1/counterout_reg[16]_i_1_n_4
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562    14.920    input_counter1/clk
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[19]/C
                         clock pessimism              0.391    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X43Y25         FDCE (Setup_fdce_C_D)        0.062    15.338    input_counter1/counterout_reg[19]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 input_counter1/counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 1.711ns (73.175%)  route 0.627ns (26.825%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.377    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.833 r  input_counter1/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.451    input_counter1/counterout_reg_n_0_[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.125 r  input_counter1/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    input_counter1/counterout_reg[0]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  input_counter1/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    input_counter1/counterout_reg[4]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  input_counter1/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    input_counter1/counterout_reg[8]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  input_counter1/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.476    input_counter1/counterout_reg[12]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.715 r  input_counter1/counterout_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.715    input_counter1/counterout_reg[16]_i_1_n_5
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562    14.920    input_counter1/clk
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[18]/C
                         clock pessimism              0.391    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X43Y25         FDCE (Setup_fdce_C_D)        0.062    15.338    input_counter1/counterout_reg[18]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.638ns  (required time - arrival time)
  Source:                 input_counter1/counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 1.695ns (72.990%)  route 0.627ns (27.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.377    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.833 r  input_counter1/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.451    input_counter1/counterout_reg_n_0_[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.125 r  input_counter1/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    input_counter1/counterout_reg[0]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  input_counter1/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    input_counter1/counterout_reg[4]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  input_counter1/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    input_counter1/counterout_reg[8]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  input_counter1/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.476    input_counter1/counterout_reg[12]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.699 r  input_counter1/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.699    input_counter1/counterout_reg[16]_i_1_n_7
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.562    14.920    input_counter1/clk
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[16]/C
                         clock pessimism              0.391    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X43Y25         FDCE (Setup_fdce_C_D)        0.062    15.338    input_counter1/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  7.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 input_counter1/counterout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.462    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  input_counter1/counterout_reg[3]/Q
                         net (fo=1, routed)           0.108     1.711    input_counter1/counterout_reg_n_0_[3]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  input_counter1/counterout_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    input_counter1/counterout_reg[0]_i_1_n_4
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.976    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[3]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X43Y21         FDCE (Hold_fdce_C_D)         0.105     1.567    input_counter1/counterout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 input_counter1/counterout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.582     1.460    input_counter1/clk
    SLICE_X43Y23         FDCE                                         r  input_counter1/counterout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  input_counter1/counterout_reg[11]/Q
                         net (fo=1, routed)           0.108     1.709    input_counter1/counterout_reg_n_0_[11]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  input_counter1/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    input_counter1/counterout_reg[8]_i_1_n_4
    SLICE_X43Y23         FDCE                                         r  input_counter1/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.848     1.973    input_counter1/clk
    SLICE_X43Y23         FDCE                                         r  input_counter1/counterout_reg[11]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.105     1.565    input_counter1/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 input_counter1/counterout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.581     1.459    input_counter1/clk
    SLICE_X43Y24         FDCE                                         r  input_counter1/counterout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  input_counter1/counterout_reg[15]/Q
                         net (fo=1, routed)           0.108     1.708    input_counter1/counterout_reg_n_0_[15]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  input_counter1/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    input_counter1/counterout_reg[12]_i_1_n_4
    SLICE_X43Y24         FDCE                                         r  input_counter1/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.847     1.972    input_counter1/clk
    SLICE_X43Y24         FDCE                                         r  input_counter1/counterout_reg[15]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.105     1.564    input_counter1/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 input_counter1/counterout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.581     1.459    input_counter1/clk
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  input_counter1/counterout_reg[19]/Q
                         net (fo=1, routed)           0.108     1.708    input_counter1/counterout_reg_n_0_[19]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  input_counter1/counterout_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    input_counter1/counterout_reg[16]_i_1_n_4
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.847     1.972    input_counter1/clk
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[19]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y25         FDCE (Hold_fdce_C_D)         0.105     1.564    input_counter1/counterout_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 input_counter1/counterout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.582     1.460    input_counter1/clk
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  input_counter1/counterout_reg[23]/Q
                         net (fo=1, routed)           0.108     1.709    input_counter1/counterout_reg_n_0_[23]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  input_counter1/counterout_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    input_counter1/counterout_reg[20]_i_1_n_4
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.848     1.973    input_counter1/clk
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[23]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.105     1.565    input_counter1/counterout_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 input_counter1/counterout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.462    input_counter1/clk
    SLICE_X43Y22         FDCE                                         r  input_counter1/counterout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  input_counter1/counterout_reg[7]/Q
                         net (fo=1, routed)           0.108     1.711    input_counter1/counterout_reg_n_0_[7]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  input_counter1/counterout_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    input_counter1/counterout_reg[4]_i_1_n_4
    SLICE_X43Y22         FDCE                                         r  input_counter1/counterout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.850     1.975    input_counter1/clk
    SLICE_X43Y22         FDCE                                         r  input_counter1/counterout_reg[7]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X43Y22         FDCE (Hold_fdce_C_D)         0.105     1.567    input_counter1/counterout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 input_counter1/counterout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.581     1.459    input_counter1/clk
    SLICE_X43Y24         FDCE                                         r  input_counter1/counterout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  input_counter1/counterout_reg[12]/Q
                         net (fo=1, routed)           0.105     1.705    input_counter1/counterout_reg_n_0_[12]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  input_counter1/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.820    input_counter1/counterout_reg[12]_i_1_n_7
    SLICE_X43Y24         FDCE                                         r  input_counter1/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.847     1.972    input_counter1/clk
    SLICE_X43Y24         FDCE                                         r  input_counter1/counterout_reg[12]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.105     1.564    input_counter1/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 input_counter1/counterout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.581     1.459    input_counter1/clk
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  input_counter1/counterout_reg[16]/Q
                         net (fo=1, routed)           0.105     1.705    input_counter1/counterout_reg_n_0_[16]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  input_counter1/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.820    input_counter1/counterout_reg[16]_i_1_n_7
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.847     1.972    input_counter1/clk
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[16]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y25         FDCE (Hold_fdce_C_D)         0.105     1.564    input_counter1/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 input_counter1/counterout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.582     1.460    input_counter1/clk
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  input_counter1/counterout_reg[20]/Q
                         net (fo=1, routed)           0.105     1.706    input_counter1/counterout_reg_n_0_[20]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.821 r  input_counter1/counterout_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.821    input_counter1/counterout_reg[20]_i_1_n_7
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.848     1.973    input_counter1/clk
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[20]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.105     1.565    input_counter1/counterout_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 input_counter1/counterout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter1/counterout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.582     1.460    input_counter1/clk
    SLICE_X43Y23         FDCE                                         r  input_counter1/counterout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  input_counter1/counterout_reg[8]/Q
                         net (fo=1, routed)           0.105     1.706    input_counter1/counterout_reg_n_0_[8]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.821 r  input_counter1/counterout_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.821    input_counter1/counterout_reg[8]_i_1_n_7
    SLICE_X43Y23         FDCE                                         r  input_counter1/counterout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.848     1.973    input_counter1/clk
    SLICE_X43Y23         FDCE                                         r  input_counter1/counterout_reg[8]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.105     1.565    input_counter1/counterout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21    input_counter1/counterout_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y23    input_counter1/counterout_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y23    input_counter1/counterout_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24    input_counter1/counterout_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24    input_counter1/counterout_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24    input_counter1/counterout_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24    input_counter1/counterout_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25    input_counter1/counterout_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25    input_counter1/counterout_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y21    input_counter1/counterout_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y21    input_counter1/counterout_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y23    input_counter1/counterout_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y23    input_counter1/counterout_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y23    input_counter1/counterout_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y23    input_counter1/counterout_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y24    input_counter1/counterout_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y24    input_counter1/counterout_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y24    input_counter1/counterout_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y24    input_counter1/counterout_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y21    input_counter1/counterout_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y21    input_counter1/counterout_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    input_counter1/counterout_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    input_counter1/counterout_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    input_counter1/counterout_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    input_counter1/counterout_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y24    input_counter1/counterout_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y24    input_counter1/counterout_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y24    input_counter1/counterout_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y24    input_counter1/counterout_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_bcdcounter/bcd_digit_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.773ns  (logic 4.201ns (62.030%)  route 2.572ns (37.970%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  input_bcdcounter/bcd_digit_reg[2]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  input_bcdcounter/bcd_digit_reg[2]/Q
                         net (fo=4, routed)           2.572     3.050    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.723     6.773 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.773    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bcdcounter/bcd_digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.015ns  (logic 4.192ns (69.701%)  route 1.822ns (30.299%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  input_bcdcounter/bcd_digit_reg[3]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  input_bcdcounter/bcd_digit_reg[3]/Q
                         net (fo=3, routed)           1.822     2.300    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.714     6.015 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.015    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bcdcounter/bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.762ns  (logic 4.067ns (70.579%)  route 1.695ns (29.421%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  input_bcdcounter/bcd_digit_reg[0]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  input_bcdcounter/bcd_digit_reg[0]/Q
                         net (fo=5, routed)           1.695     2.213    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549     5.762 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.762    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bcdcounter/bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.615ns  (logic 4.067ns (72.434%)  route 1.548ns (27.566%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  input_bcdcounter/bcd_digit_reg[1]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  input_bcdcounter/bcd_digit_reg[1]/Q
                         net (fo=4, routed)           1.548     2.066    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549     5.615 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.615    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_bcdcounter/bcd_digit_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 1.583ns (45.293%)  route 1.912ns (54.707%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.912     3.495    input_bcdcounter/AR[0]
    SLICE_X42Y21         FDCE                                         f  input_bcdcounter/bcd_digit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_bcdcounter/bcd_digit_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 1.583ns (45.293%)  route 1.912ns (54.707%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.912     3.495    input_bcdcounter/AR[0]
    SLICE_X42Y21         FDCE                                         f  input_bcdcounter/bcd_digit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_bcdcounter/bcd_digit_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 1.583ns (45.293%)  route 1.912ns (54.707%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.912     3.495    input_bcdcounter/AR[0]
    SLICE_X42Y21         FDCE                                         f  input_bcdcounter/bcd_digit_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_bcdcounter/bcd_digit_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 1.583ns (45.293%)  route 1.912ns (54.707%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.912     3.495    input_bcdcounter/AR[0]
    SLICE_X42Y21         FDCE                                         f  input_bcdcounter/bcd_digit_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bcdcounter/bcd_digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_bcdcounter/bcd_digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.497ns  (logic 0.807ns (53.908%)  route 0.690ns (46.092%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  input_bcdcounter/bcd_digit_reg[3]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  input_bcdcounter/bcd_digit_reg[3]/Q
                         net (fo=3, routed)           0.690     1.168    input_bcdcounter/Q[3]
    SLICE_X42Y21         LUT4 (Prop_lut4_I3_O)        0.329     1.497 r  input_bcdcounter/bcd_digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.497    input_bcdcounter/bcd_digit[3]_i_1_n_0
    SLICE_X42Y21         FDCE                                         r  input_bcdcounter/bcd_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bcdcounter/bcd_digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_bcdcounter/bcd_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.469ns  (logic 0.779ns (53.030%)  route 0.690ns (46.970%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  input_bcdcounter/bcd_digit_reg[3]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  input_bcdcounter/bcd_digit_reg[3]/Q
                         net (fo=3, routed)           0.690     1.168    input_bcdcounter/Q[3]
    SLICE_X42Y21         LUT4 (Prop_lut4_I3_O)        0.301     1.469 r  input_bcdcounter/bcd_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.469    input_bcdcounter/bcd_digit[1]_i_1_n_0
    SLICE_X42Y21         FDCE                                         r  input_bcdcounter/bcd_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_bcdcounter/bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_bcdcounter/bcd_digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  input_bcdcounter/bcd_digit_reg[0]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  input_bcdcounter/bcd_digit_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    input_bcdcounter/Q[0]
    SLICE_X42Y21         LUT3 (Prop_lut3_I2_O)        0.043     0.393 r  input_bcdcounter/bcd_digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.393    input_bcdcounter/bcd_digit[2]_i_1_n_0
    SLICE_X42Y21         FDCE                                         r  input_bcdcounter/bcd_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bcdcounter/bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_bcdcounter/bcd_digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  input_bcdcounter/bcd_digit_reg[0]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  input_bcdcounter/bcd_digit_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    input_bcdcounter/Q[0]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.043     0.393 r  input_bcdcounter/bcd_digit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.393    input_bcdcounter/bcd_digit[3]_i_1_n_0
    SLICE_X42Y21         FDCE                                         r  input_bcdcounter/bcd_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bcdcounter/bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_bcdcounter/bcd_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  input_bcdcounter/bcd_digit_reg[0]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  input_bcdcounter/bcd_digit_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    input_bcdcounter/Q[0]
    SLICE_X42Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  input_bcdcounter/bcd_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    input_bcdcounter/bcd_digit[0]_i_1_n_0
    SLICE_X42Y21         FDCE                                         r  input_bcdcounter/bcd_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bcdcounter/bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_bcdcounter/bcd_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  input_bcdcounter/bcd_digit_reg[0]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  input_bcdcounter/bcd_digit_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    input_bcdcounter/Q[0]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.045     0.395 r  input_bcdcounter/bcd_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    input_bcdcounter/bcd_digit[1]_i_1_n_0
    SLICE_X42Y21         FDCE                                         r  input_bcdcounter/bcd_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_bcdcounter/bcd_digit_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.165ns  (logic 0.350ns (30.000%)  route 0.816ns (70.000%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.816     1.165    input_bcdcounter/AR[0]
    SLICE_X42Y21         FDCE                                         f  input_bcdcounter/bcd_digit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_bcdcounter/bcd_digit_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.165ns  (logic 0.350ns (30.000%)  route 0.816ns (70.000%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.816     1.165    input_bcdcounter/AR[0]
    SLICE_X42Y21         FDCE                                         f  input_bcdcounter/bcd_digit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_bcdcounter/bcd_digit_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.165ns  (logic 0.350ns (30.000%)  route 0.816ns (70.000%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.816     1.165    input_bcdcounter/AR[0]
    SLICE_X42Y21         FDCE                                         f  input_bcdcounter/bcd_digit_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_bcdcounter/bcd_digit_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.165ns  (logic 0.350ns (30.000%)  route 0.816ns (70.000%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.816     1.165    input_bcdcounter/AR[0]
    SLICE_X42Y21         FDCE                                         f  input_bcdcounter/bcd_digit_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bcdcounter/bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.414ns (82.361%)  route 0.303ns (17.639%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  input_bcdcounter/bcd_digit_reg[1]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  input_bcdcounter/bcd_digit_reg[1]/Q
                         net (fo=4, routed)           0.303     0.467    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     1.716 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.716    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bcdcounter/bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.414ns (80.142%)  route 0.350ns (19.858%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE                         0.000     0.000 r  input_bcdcounter/bcd_digit_reg[0]/C
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  input_bcdcounter/bcd_digit_reg[0]/Q
                         net (fo=5, routed)           0.350     0.514    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     1.764 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.764    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.503ns  (logic 1.583ns (45.182%)  route 1.920ns (54.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.920     3.503    input_counter1/clear
    SLICE_X43Y27         FDCE                                         f  input_counter1/counterout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565     4.923    input_counter1/clk
    SLICE_X43Y27         FDCE                                         r  input_counter1/counterout_reg[24]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.503ns  (logic 1.583ns (45.182%)  route 1.920ns (54.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.920     3.503    input_counter1/clear
    SLICE_X43Y27         FDCE                                         f  input_counter1/counterout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565     4.923    input_counter1/clk
    SLICE_X43Y27         FDCE                                         r  input_counter1/counterout_reg[25]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.495ns  (logic 1.583ns (45.293%)  route 1.912ns (54.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.912     3.495    input_counter1/clear
    SLICE_X43Y21         FDCE                                         f  input_counter1/counterout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.567     4.925    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[0]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.495ns  (logic 1.583ns (45.293%)  route 1.912ns (54.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.912     3.495    input_counter1/clear
    SLICE_X43Y21         FDCE                                         f  input_counter1/counterout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.567     4.925    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.495ns  (logic 1.583ns (45.293%)  route 1.912ns (54.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.912     3.495    input_counter1/clear
    SLICE_X43Y21         FDCE                                         f  input_counter1/counterout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.567     4.925    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[2]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.495ns  (logic 1.583ns (45.293%)  route 1.912ns (54.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.912     3.495    input_counter1/clear
    SLICE_X43Y21         FDCE                                         f  input_counter1/counterout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.567     4.925    input_counter1/clk
    SLICE_X43Y21         FDCE                                         r  input_counter1/counterout_reg[3]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 1.583ns (46.620%)  route 1.812ns (53.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.812     3.395    input_counter1/clear
    SLICE_X43Y22         FDCE                                         f  input_counter1/counterout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565     4.923    input_counter1/clk
    SLICE_X43Y22         FDCE                                         r  input_counter1/counterout_reg[4]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 1.583ns (46.620%)  route 1.812ns (53.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.812     3.395    input_counter1/clear
    SLICE_X43Y22         FDCE                                         f  input_counter1/counterout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565     4.923    input_counter1/clk
    SLICE_X43Y22         FDCE                                         r  input_counter1/counterout_reg[5]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 1.583ns (46.620%)  route 1.812ns (53.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.812     3.395    input_counter1/clear
    SLICE_X43Y22         FDCE                                         f  input_counter1/counterout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565     4.923    input_counter1/clk
    SLICE_X43Y22         FDCE                                         r  input_counter1/counterout_reg[6]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 1.583ns (46.620%)  route 1.812ns (53.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=30, routed)          1.812     3.395    input_counter1/clear
    SLICE_X43Y22         FDCE                                         f  input_counter1/counterout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565     4.923    input_counter1/clk
    SLICE_X43Y22         FDCE                                         r  input_counter1/counterout_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.350ns (40.772%)  route 0.508ns (59.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.508     0.858    input_counter1/clear
    SLICE_X43Y26         FDCE                                         f  input_counter1/counterout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.848     1.973    input_counter1/clk
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[20]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.350ns (40.772%)  route 0.508ns (59.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.508     0.858    input_counter1/clear
    SLICE_X43Y26         FDCE                                         f  input_counter1/counterout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.848     1.973    input_counter1/clk
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[21]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.350ns (40.772%)  route 0.508ns (59.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.508     0.858    input_counter1/clear
    SLICE_X43Y26         FDCE                                         f  input_counter1/counterout_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.848     1.973    input_counter1/clk
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[22]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.350ns (40.772%)  route 0.508ns (59.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.508     0.858    input_counter1/clear
    SLICE_X43Y26         FDCE                                         f  input_counter1/counterout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.848     1.973    input_counter1/clk
    SLICE_X43Y26         FDCE                                         r  input_counter1/counterout_reg[23]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.350ns (34.087%)  route 0.676ns (65.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.676     1.026    input_counter1/clear
    SLICE_X43Y24         FDCE                                         f  input_counter1/counterout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.847     1.972    input_counter1/clk
    SLICE_X43Y24         FDCE                                         r  input_counter1/counterout_reg[12]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.350ns (34.087%)  route 0.676ns (65.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.676     1.026    input_counter1/clear
    SLICE_X43Y24         FDCE                                         f  input_counter1/counterout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.847     1.972    input_counter1/clk
    SLICE_X43Y24         FDCE                                         r  input_counter1/counterout_reg[13]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.350ns (34.087%)  route 0.676ns (65.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.676     1.026    input_counter1/clear
    SLICE_X43Y24         FDCE                                         f  input_counter1/counterout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.847     1.972    input_counter1/clk
    SLICE_X43Y24         FDCE                                         r  input_counter1/counterout_reg[14]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.350ns (34.087%)  route 0.676ns (65.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.676     1.026    input_counter1/clear
    SLICE_X43Y24         FDCE                                         f  input_counter1/counterout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.847     1.972    input_counter1/clk
    SLICE_X43Y24         FDCE                                         r  input_counter1/counterout_reg[15]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.350ns (33.023%)  route 0.709ns (66.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.709     1.059    input_counter1/clear
    SLICE_X43Y25         FDCE                                         f  input_counter1/counterout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.847     1.972    input_counter1/clk
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[16]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            input_counter1/counterout_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.350ns (33.023%)  route 0.709ns (66.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=30, routed)          0.709     1.059    input_counter1/clear
    SLICE_X43Y25         FDCE                                         f  input_counter1/counterout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.847     1.972    input_counter1/clk
    SLICE_X43Y25         FDCE                                         r  input_counter1/counterout_reg[17]/C





