 
****************************************
Report : qor
Design : tv80s
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:32:15 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          9.74
  Critical Path Slack:           0.01
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.09
  Total Hold Violation:         -2.57
  No. of Hold Violations:       50.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:        331
  Leaf Cell Count:               3347
  Buf/Inv Cell Count:             653
  Buf Cell Count:                  39
  Inv Cell Count:                 614
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2988
  Sequential Cell Count:          359
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6722.362974
  Noncombinational Area:  2375.992333
  Buf/Inv Area:            860.785735
  Total Buffer Area:            79.29
  Total Inverter Area:         781.49
  Macro/Black Box Area:      0.000000
  Net Area:               2171.696999
  -----------------------------------
  Cell Area:              9098.355307
  Design Area:           11270.052306


  Design Rules
  -----------------------------------
  Total Number of Nets:          3568
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   34.39
  Logic Optimization:                 10.89
  Mapping Optimization:               12.73
  -----------------------------------------
  Overall Compile Time:               60.75
  Overall Compile Wall Clock Time:    61.28

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.09  TNS: 2.57  Number of Violating Paths: 50

  --------------------------------------------------------------------


1
