#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x240c1a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x240c330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2419d10 .functor NOT 1, L_0x2445e60, C4<0>, C4<0>, C4<0>;
L_0x2445bc0 .functor XOR 1, L_0x2445a60, L_0x2445b20, C4<0>, C4<0>;
L_0x2445d50 .functor XOR 1, L_0x2445bc0, L_0x2445c80, C4<0>, C4<0>;
v0x2441020_0 .net *"_ivl_10", 0 0, L_0x2445c80;  1 drivers
v0x2441120_0 .net *"_ivl_12", 0 0, L_0x2445d50;  1 drivers
v0x2441200_0 .net *"_ivl_2", 0 0, L_0x2443020;  1 drivers
v0x24412c0_0 .net *"_ivl_4", 0 0, L_0x2445a60;  1 drivers
v0x24413a0_0 .net *"_ivl_6", 0 0, L_0x2445b20;  1 drivers
v0x24414d0_0 .net *"_ivl_8", 0 0, L_0x2445bc0;  1 drivers
v0x24415b0_0 .net "a", 0 0, v0x243d620_0;  1 drivers
v0x2441650_0 .net "b", 0 0, v0x243d6c0_0;  1 drivers
v0x24416f0_0 .net "c", 0 0, v0x243d760_0;  1 drivers
v0x2441790_0 .var "clk", 0 0;
v0x2441830_0 .net "d", 0 0, v0x243d8a0_0;  1 drivers
v0x24418d0_0 .net "q_dut", 0 0, L_0x2445900;  1 drivers
v0x2441970_0 .net "q_ref", 0 0, L_0x2442010;  1 drivers
v0x2441a10_0 .var/2u "stats1", 159 0;
v0x2441ab0_0 .var/2u "strobe", 0 0;
v0x2441b50_0 .net "tb_match", 0 0, L_0x2445e60;  1 drivers
v0x2441c10_0 .net "tb_mismatch", 0 0, L_0x2419d10;  1 drivers
v0x2441cd0_0 .net "wavedrom_enable", 0 0, v0x243d990_0;  1 drivers
v0x2441d70_0 .net "wavedrom_title", 511 0, v0x243da30_0;  1 drivers
L_0x2443020 .concat [ 1 0 0 0], L_0x2442010;
L_0x2445a60 .concat [ 1 0 0 0], L_0x2442010;
L_0x2445b20 .concat [ 1 0 0 0], L_0x2445900;
L_0x2445c80 .concat [ 1 0 0 0], L_0x2442010;
L_0x2445e60 .cmp/eeq 1, L_0x2443020, L_0x2445d50;
S_0x240c4c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x240c330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23f7ea0 .functor NOT 1, v0x243d620_0, C4<0>, C4<0>, C4<0>;
L_0x240cc20 .functor XOR 1, L_0x23f7ea0, v0x243d6c0_0, C4<0>, C4<0>;
L_0x2419d80 .functor XOR 1, L_0x240cc20, v0x243d760_0, C4<0>, C4<0>;
L_0x2442010 .functor XOR 1, L_0x2419d80, v0x243d8a0_0, C4<0>, C4<0>;
v0x2419f80_0 .net *"_ivl_0", 0 0, L_0x23f7ea0;  1 drivers
v0x241a020_0 .net *"_ivl_2", 0 0, L_0x240cc20;  1 drivers
v0x23f7ff0_0 .net *"_ivl_4", 0 0, L_0x2419d80;  1 drivers
v0x23f8090_0 .net "a", 0 0, v0x243d620_0;  alias, 1 drivers
v0x243c9e0_0 .net "b", 0 0, v0x243d6c0_0;  alias, 1 drivers
v0x243caf0_0 .net "c", 0 0, v0x243d760_0;  alias, 1 drivers
v0x243cbb0_0 .net "d", 0 0, v0x243d8a0_0;  alias, 1 drivers
v0x243cc70_0 .net "q", 0 0, L_0x2442010;  alias, 1 drivers
S_0x243cdd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x240c330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x243d620_0 .var "a", 0 0;
v0x243d6c0_0 .var "b", 0 0;
v0x243d760_0 .var "c", 0 0;
v0x243d800_0 .net "clk", 0 0, v0x2441790_0;  1 drivers
v0x243d8a0_0 .var "d", 0 0;
v0x243d990_0 .var "wavedrom_enable", 0 0;
v0x243da30_0 .var "wavedrom_title", 511 0;
E_0x2407100/0 .event negedge, v0x243d800_0;
E_0x2407100/1 .event posedge, v0x243d800_0;
E_0x2407100 .event/or E_0x2407100/0, E_0x2407100/1;
E_0x2407350 .event posedge, v0x243d800_0;
E_0x23f09f0 .event negedge, v0x243d800_0;
S_0x243d120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x243cdd0;
 .timescale -12 -12;
v0x243d320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x243d420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x243cdd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x243db90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x240c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2442140 .functor NOT 1, v0x243d620_0, C4<0>, C4<0>, C4<0>;
L_0x24421b0 .functor NOT 1, v0x243d6c0_0, C4<0>, C4<0>, C4<0>;
L_0x2442240 .functor AND 1, L_0x2442140, L_0x24421b0, C4<1>, C4<1>;
L_0x2442300 .functor NOT 1, v0x243d760_0, C4<0>, C4<0>, C4<0>;
L_0x24423a0 .functor AND 1, L_0x2442240, L_0x2442300, C4<1>, C4<1>;
L_0x24424b0 .functor AND 1, L_0x24423a0, v0x243d8a0_0, C4<1>, C4<1>;
L_0x24425b0 .functor NOT 1, v0x243d620_0, C4<0>, C4<0>, C4<0>;
L_0x2442620 .functor NOT 1, v0x243d6c0_0, C4<0>, C4<0>, C4<0>;
L_0x24426e0 .functor AND 1, L_0x24425b0, L_0x2442620, C4<1>, C4<1>;
L_0x24427f0 .functor AND 1, L_0x24426e0, v0x243d760_0, C4<1>, C4<1>;
L_0x2442910 .functor AND 1, L_0x24427f0, v0x243d8a0_0, C4<1>, C4<1>;
L_0x2442980 .functor OR 1, L_0x24424b0, L_0x2442910, C4<0>, C4<0>;
L_0x2442b00 .functor NOT 1, v0x243d620_0, C4<0>, C4<0>, C4<0>;
L_0x2442b70 .functor AND 1, L_0x2442b00, v0x243d6c0_0, C4<1>, C4<1>;
L_0x2442a90 .functor NOT 1, v0x243d760_0, C4<0>, C4<0>, C4<0>;
L_0x2442cb0 .functor AND 1, L_0x2442b70, L_0x2442a90, C4<1>, C4<1>;
L_0x2442e50 .functor AND 1, L_0x2442cb0, v0x243d8a0_0, C4<1>, C4<1>;
L_0x2442f10 .functor OR 1, L_0x2442980, L_0x2442e50, C4<0>, C4<0>;
L_0x24430c0 .functor NOT 1, v0x243d620_0, C4<0>, C4<0>, C4<0>;
L_0x2443240 .functor AND 1, L_0x24430c0, v0x243d6c0_0, C4<1>, C4<1>;
L_0x24434c0 .functor AND 1, L_0x2443240, v0x243d760_0, C4<1>, C4<1>;
L_0x2443690 .functor NOT 1, v0x243d8a0_0, C4<0>, C4<0>, C4<0>;
L_0x24438d0 .functor AND 1, L_0x24434c0, L_0x2443690, C4<1>, C4<1>;
L_0x24439e0 .functor OR 1, L_0x2442f10, L_0x24438d0, C4<0>, C4<0>;
L_0x2443bc0 .functor NOT 1, v0x243d6c0_0, C4<0>, C4<0>, C4<0>;
L_0x2443c30 .functor AND 1, v0x243d620_0, L_0x2443bc0, C4<1>, C4<1>;
L_0x2443dd0 .functor NOT 1, v0x243d760_0, C4<0>, C4<0>, C4<0>;
L_0x2443e40 .functor AND 1, L_0x2443c30, L_0x2443dd0, C4<1>, C4<1>;
L_0x2444040 .functor NOT 1, v0x243d8a0_0, C4<0>, C4<0>, C4<0>;
L_0x24440b0 .functor AND 1, L_0x2443e40, L_0x2444040, C4<1>, C4<1>;
L_0x24442c0 .functor OR 1, L_0x24439e0, L_0x24440b0, C4<0>, C4<0>;
L_0x24443d0 .functor NOT 1, v0x243d6c0_0, C4<0>, C4<0>, C4<0>;
L_0x2444550 .functor AND 1, v0x243d620_0, L_0x24443d0, C4<1>, C4<1>;
L_0x2444610 .functor AND 1, L_0x2444550, v0x243d760_0, C4<1>, C4<1>;
L_0x24447f0 .functor NOT 1, v0x243d8a0_0, C4<0>, C4<0>, C4<0>;
L_0x2444860 .functor AND 1, L_0x2444610, L_0x24447f0, C4<1>, C4<1>;
L_0x2444aa0 .functor OR 1, L_0x24442c0, L_0x2444860, C4<0>, C4<0>;
L_0x2444bb0 .functor AND 1, v0x243d620_0, v0x243d6c0_0, C4<1>, C4<1>;
L_0x2444d60 .functor NOT 1, v0x243d760_0, C4<0>, C4<0>, C4<0>;
L_0x2444dd0 .functor AND 1, L_0x2444bb0, L_0x2444d60, C4<1>, C4<1>;
L_0x2445030 .functor NOT 1, v0x243d8a0_0, C4<0>, C4<0>, C4<0>;
L_0x24450a0 .functor AND 1, L_0x2444dd0, L_0x2445030, C4<1>, C4<1>;
L_0x2445310 .functor OR 1, L_0x2444aa0, L_0x24450a0, C4<0>, C4<0>;
L_0x2445420 .functor AND 1, v0x243d620_0, v0x243d6c0_0, C4<1>, C4<1>;
L_0x2445600 .functor AND 1, L_0x2445420, v0x243d760_0, C4<1>, C4<1>;
L_0x24456c0 .functor AND 1, L_0x2445600, v0x243d8a0_0, C4<1>, C4<1>;
L_0x2445900 .functor OR 1, L_0x2445310, L_0x24456c0, C4<0>, C4<0>;
v0x243de80_0 .net *"_ivl_0", 0 0, L_0x2442140;  1 drivers
v0x243df60_0 .net *"_ivl_10", 0 0, L_0x24424b0;  1 drivers
v0x243e040_0 .net *"_ivl_12", 0 0, L_0x24425b0;  1 drivers
v0x243e130_0 .net *"_ivl_14", 0 0, L_0x2442620;  1 drivers
v0x243e210_0 .net *"_ivl_16", 0 0, L_0x24426e0;  1 drivers
v0x243e340_0 .net *"_ivl_18", 0 0, L_0x24427f0;  1 drivers
v0x243e420_0 .net *"_ivl_2", 0 0, L_0x24421b0;  1 drivers
v0x243e500_0 .net *"_ivl_20", 0 0, L_0x2442910;  1 drivers
v0x243e5e0_0 .net *"_ivl_22", 0 0, L_0x2442980;  1 drivers
v0x243e6c0_0 .net *"_ivl_24", 0 0, L_0x2442b00;  1 drivers
v0x243e7a0_0 .net *"_ivl_26", 0 0, L_0x2442b70;  1 drivers
v0x243e880_0 .net *"_ivl_28", 0 0, L_0x2442a90;  1 drivers
v0x243e960_0 .net *"_ivl_30", 0 0, L_0x2442cb0;  1 drivers
v0x243ea40_0 .net *"_ivl_32", 0 0, L_0x2442e50;  1 drivers
v0x243eb20_0 .net *"_ivl_34", 0 0, L_0x2442f10;  1 drivers
v0x243ec00_0 .net *"_ivl_36", 0 0, L_0x24430c0;  1 drivers
v0x243ece0_0 .net *"_ivl_38", 0 0, L_0x2443240;  1 drivers
v0x243edc0_0 .net *"_ivl_4", 0 0, L_0x2442240;  1 drivers
v0x243eea0_0 .net *"_ivl_40", 0 0, L_0x24434c0;  1 drivers
v0x243ef80_0 .net *"_ivl_42", 0 0, L_0x2443690;  1 drivers
v0x243f060_0 .net *"_ivl_44", 0 0, L_0x24438d0;  1 drivers
v0x243f140_0 .net *"_ivl_46", 0 0, L_0x24439e0;  1 drivers
v0x243f220_0 .net *"_ivl_48", 0 0, L_0x2443bc0;  1 drivers
v0x243f300_0 .net *"_ivl_50", 0 0, L_0x2443c30;  1 drivers
v0x243f3e0_0 .net *"_ivl_52", 0 0, L_0x2443dd0;  1 drivers
v0x243f4c0_0 .net *"_ivl_54", 0 0, L_0x2443e40;  1 drivers
v0x243f5a0_0 .net *"_ivl_56", 0 0, L_0x2444040;  1 drivers
v0x243f680_0 .net *"_ivl_58", 0 0, L_0x24440b0;  1 drivers
v0x243f760_0 .net *"_ivl_6", 0 0, L_0x2442300;  1 drivers
v0x243f840_0 .net *"_ivl_60", 0 0, L_0x24442c0;  1 drivers
v0x243f920_0 .net *"_ivl_62", 0 0, L_0x24443d0;  1 drivers
v0x243fa00_0 .net *"_ivl_64", 0 0, L_0x2444550;  1 drivers
v0x243fae0_0 .net *"_ivl_66", 0 0, L_0x2444610;  1 drivers
v0x243fdd0_0 .net *"_ivl_68", 0 0, L_0x24447f0;  1 drivers
v0x243feb0_0 .net *"_ivl_70", 0 0, L_0x2444860;  1 drivers
v0x243ff90_0 .net *"_ivl_72", 0 0, L_0x2444aa0;  1 drivers
v0x2440070_0 .net *"_ivl_74", 0 0, L_0x2444bb0;  1 drivers
v0x2440150_0 .net *"_ivl_76", 0 0, L_0x2444d60;  1 drivers
v0x2440230_0 .net *"_ivl_78", 0 0, L_0x2444dd0;  1 drivers
v0x2440310_0 .net *"_ivl_8", 0 0, L_0x24423a0;  1 drivers
v0x24403f0_0 .net *"_ivl_80", 0 0, L_0x2445030;  1 drivers
v0x24404d0_0 .net *"_ivl_82", 0 0, L_0x24450a0;  1 drivers
v0x24405b0_0 .net *"_ivl_84", 0 0, L_0x2445310;  1 drivers
v0x2440690_0 .net *"_ivl_86", 0 0, L_0x2445420;  1 drivers
v0x2440770_0 .net *"_ivl_88", 0 0, L_0x2445600;  1 drivers
v0x2440850_0 .net *"_ivl_90", 0 0, L_0x24456c0;  1 drivers
v0x2440930_0 .net "a", 0 0, v0x243d620_0;  alias, 1 drivers
v0x24409d0_0 .net "b", 0 0, v0x243d6c0_0;  alias, 1 drivers
v0x2440ac0_0 .net "c", 0 0, v0x243d760_0;  alias, 1 drivers
v0x2440bb0_0 .net "d", 0 0, v0x243d8a0_0;  alias, 1 drivers
v0x2440ca0_0 .net "q", 0 0, L_0x2445900;  alias, 1 drivers
S_0x2440e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x240c330;
 .timescale -12 -12;
E_0x2406ea0 .event anyedge, v0x2441ab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2441ab0_0;
    %nor/r;
    %assign/vec4 v0x2441ab0_0, 0;
    %wait E_0x2406ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x243cdd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243d8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243d6c0_0, 0;
    %assign/vec4 v0x243d620_0, 0;
    %wait E_0x23f09f0;
    %wait E_0x2407350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243d8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243d6c0_0, 0;
    %assign/vec4 v0x243d620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2407100;
    %load/vec4 v0x243d620_0;
    %load/vec4 v0x243d6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x243d760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x243d8a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243d8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243d6c0_0, 0;
    %assign/vec4 v0x243d620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x243d420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2407100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x243d8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243d6c0_0, 0;
    %assign/vec4 v0x243d620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x240c330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2441790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2441ab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x240c330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2441790_0;
    %inv;
    %store/vec4 v0x2441790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x240c330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x243d800_0, v0x2441c10_0, v0x24415b0_0, v0x2441650_0, v0x24416f0_0, v0x2441830_0, v0x2441970_0, v0x24418d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x240c330;
T_7 ;
    %load/vec4 v0x2441a10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2441a10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2441a10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2441a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2441a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2441a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2441a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x240c330;
T_8 ;
    %wait E_0x2407100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2441a10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2441a10_0, 4, 32;
    %load/vec4 v0x2441b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2441a10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2441a10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2441a10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2441a10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2441970_0;
    %load/vec4 v0x2441970_0;
    %load/vec4 v0x24418d0_0;
    %xor;
    %load/vec4 v0x2441970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2441a10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2441a10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2441a10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2441a10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit2/iter7/response4/top_module.sv";
