/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 11:12:00 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[7] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[7] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[7].in[1] (.names)                                                                               0.890     2.126
rq_a[7].out[0] (.names)                                                                              0.197     2.323
out:rq_a[7].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 2
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[17] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[17].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[17] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[17].in[1] (.names)                                                                               0.890     2.126
rq_a[17].out[0] (.names)                                                                              0.197     2.323
out:rq_a[17].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.714


#Path 3
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[14] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[15].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[14] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[15].in[1] (.names)                                                                               0.890     2.126
rq_a[15].out[0] (.names)                                                                              0.197     2.323
out:rq_a[15].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.714


#Path 4
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[13] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[14].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[13] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[14].in[1] (.names)                                                                               0.890     2.126
rq_a[14].out[0] (.names)                                                                              0.197     2.323
out:rq_a[14].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.714


#Path 5
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[12] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[13].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[12] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[13].in[1] (.names)                                                                               0.890     2.126
rq_a[13].out[0] (.names)                                                                              0.197     2.323
out:rq_a[13].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.714


#Path 6
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[11] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[12].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[11] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[12].in[1] (.names)                                                                               0.890     2.126
rq_a[12].out[0] (.names)                                                                              0.197     2.323
out:rq_a[12].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.714


#Path 7
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[10] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[11].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[10] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[11].in[1] (.names)                                                                               0.890     2.126
rq_a[11].out[0] (.names)                                                                              0.197     2.323
out:rq_a[11].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.714


#Path 8
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[9] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[10].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[9] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[10].in[1] (.names)                                                                              0.890     2.126
rq_a[10].out[0] (.names)                                                                             0.197     2.323
out:rq_a[10].outpad[0] (.output)                                                                     0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 9
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[8] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[9].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[8] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[9].in[1] (.names)                                                                               0.890     2.126
rq_a[9].out[0] (.names)                                                                              0.197     2.323
out:rq_a[9].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 10
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[16] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[8].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[16] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[8].in[1] (.names)                                                                                0.890     2.126
rq_a[8].out[0] (.names)                                                                               0.197     2.323
out:rq_a[8].outpad[0] (.output)                                                                       0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.714


#Path 11
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[6] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[6] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[6].in[1] (.names)                                                                               0.890     2.126
rq_a[6].out[0] (.names)                                                                              0.197     2.323
out:rq_a[6].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 12
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[5] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[5] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[5].in[1] (.names)                                                                               0.890     2.126
rq_a[5].out[0] (.names)                                                                              0.197     2.323
out:rq_a[5].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 13
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[4] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[4] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[4].in[1] (.names)                                                                               0.890     2.126
rq_a[4].out[0] (.names)                                                                              0.197     2.323
out:rq_a[4].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 14
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[3] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[3] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[3].in[1] (.names)                                                                               0.890     2.126
rq_a[3].out[0] (.names)                                                                              0.197     2.323
out:rq_a[3].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 15
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[2] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[2] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[2].in[1] (.names)                                                                               0.890     2.126
rq_a[2].out[0] (.names)                                                                              0.197     2.323
out:rq_a[2].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 16
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[1] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[1] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[1].in[1] (.names)                                                                               0.890     2.126
rq_a[1].out[0] (.names)                                                                              0.197     2.323
out:rq_a[1].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 17
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[0] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[0] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[0].in[1] (.names)                                                                               0.890     2.126
rq_a[0].out[0] (.names)                                                                              0.197     2.323
out:rq_a[0].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 18
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[15] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[16].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[15] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[16].in[2] (.names)                                                                               0.890     2.126
rq_a[16].out[0] (.names)                                                                              0.148     2.274
out:rq_a[16].outpad[0] (.output)                                                                      0.890     3.165
data arrival time                                                                                               3.165

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.165
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.665


#Path 19
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[11] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[30].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[11] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[30].in[1] (.names)                                                                               0.890     2.075
rq_a[30].out[0] (.names)                                                                              0.197     2.272
out:rq_a[30].outpad[0] (.output)                                                                      0.890     3.162
data arrival time                                                                                               3.162

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.162
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.662


#Path 20
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[8] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[27].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[8] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[27].in[1] (.names)                                                                              0.890     2.075
rq_a[27].out[0] (.names)                                                                             0.197     2.272
out:rq_a[27].outpad[0] (.output)                                                                     0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.662


#Path 21
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[7] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[25].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[7] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[25].in[1] (.names)                                                                              0.890     2.075
rq_a[25].out[0] (.names)                                                                             0.197     2.272
out:rq_a[25].outpad[0] (.output)                                                                     0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.662


#Path 22
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[9] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[28].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[9] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[28].in[1] (.names)                                                                              0.890     2.075
rq_a[28].out[0] (.names)                                                                             0.197     2.272
out:rq_a[28].outpad[0] (.output)                                                                     0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.662


#Path 23
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[10] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[29].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[10] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[29].in[1] (.names)                                                                               0.890     2.075
rq_a[29].out[0] (.names)                                                                              0.197     2.272
out:rq_a[29].outpad[0] (.output)                                                                      0.890     3.162
data arrival time                                                                                               3.162

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.162
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.662


#Path 24
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[6] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[24].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[6] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[24].in[1] (.names)                                                                              0.890     2.075
rq_a[24].out[0] (.names)                                                                             0.197     2.272
out:rq_a[24].outpad[0] (.output)                                                                     0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.662


#Path 25
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[0] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[18].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[0] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[18].in[1] (.names)                                                                              0.890     2.075
rq_a[18].out[0] (.names)                                                                             0.197     2.272
out:rq_a[18].outpad[0] (.output)                                                                     0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.662


#Path 26
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[1] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[19].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[1] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[19].in[1] (.names)                                                                              0.890     2.075
rq_a[19].out[0] (.names)                                                                             0.197     2.272
out:rq_a[19].outpad[0] (.output)                                                                     0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.662


#Path 27
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[2] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[20].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[2] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[20].in[1] (.names)                                                                              0.890     2.075
rq_a[20].out[0] (.names)                                                                             0.197     2.272
out:rq_a[20].outpad[0] (.output)                                                                     0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.662


#Path 28
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[12] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[31].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[12] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[31].in[1] (.names)                                                                               0.890     2.075
rq_a[31].out[0] (.names)                                                                              0.197     2.272
out:rq_a[31].outpad[0] (.output)                                                                      0.890     3.162
data arrival time                                                                                               3.162

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.162
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.662


#Path 29
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[3] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[21].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[3] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[21].in[1] (.names)                                                                              0.890     2.075
rq_a[21].out[0] (.names)                                                                             0.197     2.272
out:rq_a[21].outpad[0] (.output)                                                                     0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.662


#Path 30
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[16] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[26].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[16] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[26].in[1] (.names)                                                                               0.890     2.075
rq_a[26].out[0] (.names)                                                                              0.197     2.272
out:rq_a[26].outpad[0] (.output)                                                                      0.890     3.162
data arrival time                                                                                               3.162

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.162
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.662


#Path 31
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[4] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[22].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[4] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[22].in[1] (.names)                                                                              0.890     2.075
rq_a[22].out[0] (.names)                                                                             0.197     2.272
out:rq_a[22].outpad[0] (.output)                                                                     0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.662


#Path 32
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[5] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[23].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[5] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[23].in[1] (.names)                                                                              0.890     2.075
rq_a[23].out[0] (.names)                                                                             0.197     2.272
out:rq_a[23].outpad[0] (.output)                                                                     0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.662


#Path 33
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[13] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[14].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[13] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[14].in[1] (.names)                                                                               0.890     2.074
rq_b[14].out[0] (.names)                                                                              0.197     2.271
out:rq_b[14].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 34
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[2] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[2].in[1] (.names)                                                                               0.890     2.074
rq_b[2].out[0] (.names)                                                                              0.197     2.271
out:rq_b[2].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 35
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[0] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[0].in[1] (.names)                                                                               0.890     2.074
rq_b[0].out[0] (.names)                                                                              0.197     2.271
out:rq_b[0].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 36
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[14] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[15].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[14] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[15].in[1] (.names)                                                                               0.890     2.074
rq_b[15].out[0] (.names)                                                                              0.197     2.271
out:rq_b[15].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 37
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[3] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[3].in[1] (.names)                                                                               0.890     2.074
rq_b[3].out[0] (.names)                                                                              0.197     2.271
out:rq_b[3].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 38
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[15] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[16].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[15] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[16].in[1] (.names)                                                                               0.890     2.074
rq_b[16].out[0] (.names)                                                                              0.197     2.271
out:rq_b[16].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 39
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[4] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[4].in[1] (.names)                                                                               0.890     2.074
rq_b[4].out[0] (.names)                                                                              0.197     2.271
out:rq_b[4].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 40
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[8] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[9].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[8] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[9].in[1] (.names)                                                                               0.890     2.074
rq_b[9].out[0] (.names)                                                                              0.197     2.271
out:rq_b[9].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 41
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[16] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[8].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[16] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[8].in[1] (.names)                                                                                0.890     2.074
rq_b[8].out[0] (.names)                                                                               0.197     2.271
out:rq_b[8].outpad[0] (.output)                                                                       0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 42
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[5] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[5].in[1] (.names)                                                                               0.890     2.074
rq_b[5].out[0] (.names)                                                                              0.197     2.271
out:rq_b[5].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 43
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[9] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[10].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[9] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[10].in[1] (.names)                                                                              0.890     2.074
rq_b[10].out[0] (.names)                                                                             0.197     2.271
out:rq_b[10].outpad[0] (.output)                                                                     0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 44
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[6] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[6].in[1] (.names)                                                                               0.890     2.074
rq_b[6].out[0] (.names)                                                                              0.197     2.271
out:rq_b[6].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 45
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[10] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[11].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[10] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[11].in[1] (.names)                                                                               0.890     2.074
rq_b[11].out[0] (.names)                                                                              0.197     2.271
out:rq_b[11].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 46
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[7] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[7].in[1] (.names)                                                                               0.890     2.074
rq_b[7].out[0] (.names)                                                                              0.197     2.271
out:rq_b[7].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 47
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[11] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[12].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[11] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[12].in[1] (.names)                                                                               0.890     2.074
rq_b[12].out[0] (.names)                                                                              0.197     2.271
out:rq_b[12].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 48
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[12] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[13].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[12] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[13].in[1] (.names)                                                                               0.890     2.074
rq_b[13].out[0] (.names)                                                                              0.197     2.271
out:rq_b[13].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 49
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[17] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[17].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[17] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[17].in[1] (.names)                                                                               0.890     2.074
rq_b[17].out[0] (.names)                                                                              0.197     2.271
out:rq_b[17].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 50
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[1] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[1].in[2] (.names)                                                                               0.890     2.074
rq_b[1].out[0] (.names)                                                                              0.148     2.221
out:rq_b[1].outpad[0] (.output)                                                                      0.890     3.112
data arrival time                                                                                              3.112

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.112
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.612


#Path 51
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[23].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[23].in[0] (.names)                                                     0.890     1.935
rq_b[23].out[0] (.names)                                                    0.218     2.153
out:rq_b[23].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 52
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[26].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[26].in[0] (.names)                                                     0.890     1.935
rq_b[26].out[0] (.names)                                                    0.218     2.153
out:rq_b[26].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 53
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[31].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[31].in[0] (.names)                                                     0.890     1.935
rq_b[31].out[0] (.names)                                                    0.218     2.153
out:rq_b[31].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 54
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[22].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[22].in[0] (.names)                                                     0.890     1.935
rq_b[22].out[0] (.names)                                                    0.218     2.153
out:rq_b[22].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 55
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[30].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[30].in[0] (.names)                                                     0.890     1.935
rq_b[30].out[0] (.names)                                                    0.218     2.153
out:rq_b[30].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 56
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[20].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[20].in[0] (.names)                                                     0.890     1.935
rq_b[20].out[0] (.names)                                                    0.218     2.153
out:rq_b[20].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 57
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[21].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[21].in[0] (.names)                                                     0.890     1.935
rq_b[21].out[0] (.names)                                                    0.218     2.153
out:rq_b[21].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 58
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[29].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[29].in[0] (.names)                                                     0.890     1.935
rq_b[29].out[0] (.names)                                                    0.218     2.153
out:rq_b[29].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 59
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[19].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[19].in[0] (.names)                                                     0.890     1.935
rq_b[19].out[0] (.names)                                                    0.218     2.153
out:rq_b[19].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 60
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[24].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[24].in[0] (.names)                                                     0.890     1.935
rq_b[24].out[0] (.names)                                                    0.218     2.153
out:rq_b[24].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 61
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[28].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[28].in[0] (.names)                                                     0.890     1.935
rq_b[28].out[0] (.names)                                                    0.218     2.153
out:rq_b[28].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 62
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[18].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[18].in[0] (.names)                                                     0.890     1.935
rq_b[18].out[0] (.names)                                                    0.218     2.153
out:rq_b[18].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 63
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[25].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[25].in[0] (.names)                                                     0.890     1.935
rq_b[25].out[0] (.names)                                                    0.218     2.153
out:rq_b[25].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 64
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[27].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.890     0.890
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.044
rq_b[27].in[0] (.names)                                                     0.890     1.935
rq_b[27].out[0] (.names)                                                    0.218     2.153
out:rq_b[27].outpad[0] (.output)                                            0.890     3.044
data arrival time                                                                     3.044

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.544


#Path 65
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[7] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[7].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[7] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[7].in[1] (.names)                                                                               0.890     2.126
rq_a[7].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[7].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[7].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 66
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[16] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[8].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[16] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[8].in[1] (.names)                                                                                0.890     2.126
rq_a[8].out[0] (.names)                                                                               0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[8].D[0] (dffre)                                              0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[8].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.145


#Path 67
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[14] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[15].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[14] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[15].in[1] (.names)                                                                               0.890     2.126
rq_a[15].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[15].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[15].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.145


#Path 68
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[13] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[14].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[13] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[14].in[1] (.names)                                                                               0.890     2.126
rq_a[14].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[14].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[14].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.145


#Path 69
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[12] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[13].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[12] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[13].in[1] (.names)                                                                               0.890     2.126
rq_a[13].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[13].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[13].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.145


#Path 70
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[11] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[12].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[11] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[12].in[1] (.names)                                                                               0.890     2.126
rq_a[12].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[12].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[12].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.145


#Path 71
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[10] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[11].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[10] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[11].in[1] (.names)                                                                               0.890     2.126
rq_a[11].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[11].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[11].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.145


#Path 72
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[9] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[10].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[9] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[10].in[1] (.names)                                                                              0.890     2.126
rq_a[10].out[0] (.names)                                                                             0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[10].D[0] (dffre)                                            0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[10].C[0] (dffre)                                            0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 73
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[8] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[9].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[8] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[9].in[1] (.names)                                                                               0.890     2.126
rq_a[9].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[9].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[9].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 74
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[6] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[6].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[6] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[6].in[1] (.names)                                                                               0.890     2.126
rq_a[6].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[6].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[6].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 75
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[5] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[5].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[5] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[5].in[1] (.names)                                                                               0.890     2.126
rq_a[5].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[5].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[5].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 76
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[4] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[4].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[4] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[4].in[1] (.names)                                                                               0.890     2.126
rq_a[4].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[4].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[4].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 77
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[3] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[3].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[3] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[3].in[1] (.names)                                                                               0.890     2.126
rq_a[3].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[3].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[3].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 78
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[2] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[2].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[2] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[2].in[1] (.names)                                                                               0.890     2.126
rq_a[2].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[2].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[2].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 79
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[17] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[17].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[17] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[17].in[1] (.names)                                                                               0.890     2.126
rq_a[17].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[17].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[17].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.145


#Path 80
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[1] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[1].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[1] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[1].in[1] (.names)                                                                               0.890     2.126
rq_a[1].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[1].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[1].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 81
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[0] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[0].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[0] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[0].in[1] (.names)                                                                               0.890     2.126
rq_a[0].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$3311[0].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[0].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 82
Startpoint: wce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_a.inpad[0] (.input)                                                                            0.000     1.000
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[0] (.names)                                          0.890     1.890
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names)                                         0.218     2.109
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B1[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                            2.999

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.231     3.160
data required time                                                                                           3.160
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.160
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.161


#Path 83
Startpoint: wce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_a.inpad[0] (.input)                                                                            0.000     1.000
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[0] (.names)                                          0.890     1.890
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names)                                         0.218     2.109
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B2[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                            2.999

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.228     3.163
data required time                                                                                           3.163
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.163
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.164


#Path 84
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_A2[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_b.inpad[0] (.input)                                                                            0.000     1.000
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.in[0] (.names)                                          0.890     1.890
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.out[0] (.names)                                         0.218     2.109
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_A2[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                            2.999

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.199     3.192
data required time                                                                                           3.192
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.192
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.193


#Path 85
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[15] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[16].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[15] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[16].in[2] (.names)                                                                               0.890     2.126
rq_a[16].out[0] (.names)                                                                              0.148     2.274
$auto$memory_libmap.cc:2266:execute$3311[16].D[0] (dffre)                                             0.890     3.165
data arrival time                                                                                               3.165

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[16].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.165
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.194


#Path 86
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[16] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[26].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[16] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[26].in[1] (.names)                                                                               0.890     2.075
rq_a[26].out[0] (.names)                                                                              0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[26].D[0] (dffre)                                             0.890     3.162
data arrival time                                                                                               3.162

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[26].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.162
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.197


#Path 87
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[9] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[28].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[9] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[28].in[1] (.names)                                                                              0.890     2.075
rq_a[28].out[0] (.names)                                                                             0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[28].D[0] (dffre)                                            0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[28].C[0] (dffre)                                            0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.197


#Path 88
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[7] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[25].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[7] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[25].in[1] (.names)                                                                              0.890     2.075
rq_a[25].out[0] (.names)                                                                             0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[25].D[0] (dffre)                                            0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[25].C[0] (dffre)                                            0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.197


#Path 89
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[0] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[18].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[0] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[18].in[1] (.names)                                                                              0.890     2.075
rq_a[18].out[0] (.names)                                                                             0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[18].D[0] (dffre)                                            0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[18].C[0] (dffre)                                            0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.197


#Path 90
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[1] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[19].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[1] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[19].in[1] (.names)                                                                              0.890     2.075
rq_a[19].out[0] (.names)                                                                             0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[19].D[0] (dffre)                                            0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[19].C[0] (dffre)                                            0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.197


#Path 91
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[8] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[27].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[8] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[27].in[1] (.names)                                                                              0.890     2.075
rq_a[27].out[0] (.names)                                                                             0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[27].D[0] (dffre)                                            0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[27].C[0] (dffre)                                            0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.197


#Path 92
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[2] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[20].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[2] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[20].in[1] (.names)                                                                              0.890     2.075
rq_a[20].out[0] (.names)                                                                             0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[20].D[0] (dffre)                                            0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[20].C[0] (dffre)                                            0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.197


#Path 93
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[3] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[21].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[3] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[21].in[1] (.names)                                                                              0.890     2.075
rq_a[21].out[0] (.names)                                                                             0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[21].D[0] (dffre)                                            0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[21].C[0] (dffre)                                            0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.197


#Path 94
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[4] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[22].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[4] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[22].in[1] (.names)                                                                              0.890     2.075
rq_a[22].out[0] (.names)                                                                             0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[22].D[0] (dffre)                                            0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[22].C[0] (dffre)                                            0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.197


#Path 95
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[10] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[29].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[10] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[29].in[1] (.names)                                                                               0.890     2.075
rq_a[29].out[0] (.names)                                                                              0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[29].D[0] (dffre)                                             0.890     3.162
data arrival time                                                                                               3.162

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[29].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.162
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.197


#Path 96
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[5] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[23].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[5] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[23].in[1] (.names)                                                                              0.890     2.075
rq_a[23].out[0] (.names)                                                                             0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[23].D[0] (dffre)                                            0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[23].C[0] (dffre)                                            0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.197


#Path 97
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[11] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[30].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[11] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[30].in[1] (.names)                                                                               0.890     2.075
rq_a[30].out[0] (.names)                                                                              0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[30].D[0] (dffre)                                             0.890     3.162
data arrival time                                                                                               3.162

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[30].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.162
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.197


#Path 98
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[12] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[31].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                          0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[12] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[31].in[1] (.names)                                                                               0.890     2.075
rq_a[31].out[0] (.names)                                                                              0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[31].D[0] (dffre)                                             0.890     3.162
data arrival time                                                                                               3.162

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[31].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.162
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.197


#Path 99
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[6] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[24].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[6] (RS_TDP36K) [clock-to-output]     0.294     1.184
rq_a[24].in[1] (.names)                                                                              0.890     2.075
rq_a[24].out[0] (.names)                                                                             0.197     2.272
$auto$memory_libmap.cc:2266:execute$3311[24].D[0] (dffre)                                            0.890     3.162
data arrival time                                                                                              3.162

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[24].C[0] (dffre)                                            0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.162
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.197


#Path 100
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[8] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[9].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[8] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[9].in[1] (.names)                                                                               0.890     2.074
rq_b[9].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$3304[9].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                              3.161

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$3304[9].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.198


#End of timing report
