#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar 15 19:04:29 2020
# Process ID: 20489
# Current directory: /home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/proj/test_reduced/test_reduced.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/proj/test_reduced/test_reduced.runs/impl_1/system_wrapper.vdi
# Journal file: /home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/proj/test_reduced/test_reduced.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/heiko/Documents/Sandbox/Another_Goddam_IP_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.184 ; gain = 48.391 ; free physical = 3675 ; free virtual = 23131
Command: link_design -top system_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_FrankenCryptCore_0_0/system_FrankenCryptCore_0_0.dcp' for cell 'system_i/FrankenCryptCore_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axi_dma_0_0_1/system_axi_dma_0_0.dcp' for cell 'system_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axi_intc_0_0_1/system_axi_intc_0_0.dcp' for cell 'system_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axis_data_fifo_0_0_1/system_axis_data_fifo_0_0.dcp' for cell 'system_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_blk_mem_gen_0_0_1/system_blk_mem_gen_0_0.dcp' for cell 'system_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_clk_wiz_25M_0_1/system_clk_wiz_25M_0.dcp' for cell 'system_i/clk_wiz_25M'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_data_lmb_bram_if_cntlr_1_0_1/system_data_lmb_bram_if_cntlr_1_0.dcp' for cell 'system_i/data_lmb_bram_if_cntlr_1'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_data_lmb_v10_1_0_1/system_data_lmb_v10_1_0.dcp' for cell 'system_i/data_lmb_v10_1'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_dma_axi_bram_ctrl_1_0_1/system_dma_axi_bram_ctrl_1_0.dcp' for cell 'system_i/dma_axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_dma_blk_mem_gen_1_0_1/system_dma_blk_mem_gen_1_0.dcp' for cell 'system_i/dma_blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0_1/system_fifo_count_axi_gpio_0_0.dcp' for cell 'system_i/fifo_count_axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_i2s_output_1_0_1/system_i2s_output_1_0.dcp' for cell 'system_i/i2s_output_1'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_ins_lmb_bram_if_cntlr_0_0_1/system_ins_lmb_bram_if_cntlr_0_0.dcp' for cell 'system_i/ins_lmb_bram_if_cntlr_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_ins_lmb_v10_0_0_1/system_ins_lmb_v10_0_0.dcp' for cell 'system_i/ins_lmb_v10_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_int_axi_gpio_0_0_1/system_int_axi_gpio_0_0.dcp' for cell 'system_i/int_axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_mb_dma_axi_bram_ctrl_0_0_1/system_mb_dma_axi_bram_ctrl_0_0.dcp' for cell 'system_i/mb_dma_axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_microblaze_0_0_1/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_proc_sys_reset_0_0_1/system_proc_sys_reset_0_0.dcp' for cell 'system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_processing_system7_0_0_1/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_rst_ps7_0_100M_0_1/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_xadc_wiz_0_0_1/system_xadc_wiz_0_0.dcp' for cell 'system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_xlconcat_2_0_1/system_xlconcat_2_0.dcp' for cell 'system_i/xlconcat_2'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_xlconstant_0_0_1/system_xlconstant_0_0.dcp' for cell 'system_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_xlconstant_1_0_1/system_xlconstant_1_0.dcp' for cell 'system_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_xbar_0_1/system_xbar_0.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_xbar_1_1/system_xbar_1.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_auto_pc_2/system_auto_pc_2.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_25M/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/proj/test_reduced/test_reduced.runs/impl_1/.Xil/Vivado-20489-BuntuBot/dcp29/system_clk_wiz_0_0.edf:326]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_25M/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/proj/test_reduced/test_reduced.runs/impl_1/.Xil/Vivado-20489-BuntuBot/dcp8/system_clk_wiz_25M_0.edf:296]
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axi_dma_0_0_1/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axi_dma_0_0_1/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axi_intc_0_0_1/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axi_intc_0_0_1/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axis_data_fifo_0_0_1/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axis_data_fifo_0_0_1/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_clk_wiz_25M_0_1/system_clk_wiz_25M_0_board.xdc] for cell 'system_i/clk_wiz_25M/inst'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_clk_wiz_25M_0_1/system_clk_wiz_25M_0_board.xdc] for cell 'system_i/clk_wiz_25M/inst'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_clk_wiz_25M_0_1/system_clk_wiz_25M_0.xdc] for cell 'system_i/clk_wiz_25M/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_clk_wiz_25M_0_1/system_clk_wiz_25M_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_clk_wiz_25M_0_1/system_clk_wiz_25M_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2149.691 ; gain = 523.508 ; free physical = 2870 ; free virtual = 22361
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_clk_wiz_25M_0_1/system_clk_wiz_25M_0.xdc] for cell 'system_i/clk_wiz_25M/inst'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_data_lmb_v10_1_0_1/system_data_lmb_v10_1_0.xdc] for cell 'system_i/data_lmb_v10_1/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_data_lmb_v10_1_0_1/system_data_lmb_v10_1_0.xdc] for cell 'system_i/data_lmb_v10_1/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0_1/system_fifo_count_axi_gpio_0_0_board.xdc] for cell 'system_i/fifo_count_axi_gpio_0/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0_1/system_fifo_count_axi_gpio_0_0_board.xdc] for cell 'system_i/fifo_count_axi_gpio_0/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0_1/system_fifo_count_axi_gpio_0_0.xdc] for cell 'system_i/fifo_count_axi_gpio_0/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0_1/system_fifo_count_axi_gpio_0_0.xdc] for cell 'system_i/fifo_count_axi_gpio_0/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_ins_lmb_v10_0_0_1/system_ins_lmb_v10_0_0.xdc] for cell 'system_i/ins_lmb_v10_0/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_ins_lmb_v10_0_0_1/system_ins_lmb_v10_0_0.xdc] for cell 'system_i/ins_lmb_v10_0/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_int_axi_gpio_0_0_1/system_int_axi_gpio_0_0_board.xdc] for cell 'system_i/int_axi_gpio_0/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_int_axi_gpio_0_0_1/system_int_axi_gpio_0_0_board.xdc] for cell 'system_i/int_axi_gpio_0/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_int_axi_gpio_0_0_1/system_int_axi_gpio_0_0.xdc] for cell 'system_i/int_axi_gpio_0/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_int_axi_gpio_0_0_1/system_int_axi_gpio_0_0.xdc] for cell 'system_i/int_axi_gpio_0/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_microblaze_0_0_1/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_microblaze_0_0_1/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_proc_sys_reset_0_0_1/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_proc_sys_reset_0_0_1/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_proc_sys_reset_0_0_1/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_proc_sys_reset_0_0_1/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_processing_system7_0_0_1/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_processing_system7_0_0_1/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_rst_ps7_0_100M_0_1/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_rst_ps7_0_100M_0_1/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_rst_ps7_0_100M_0_1/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_rst_ps7_0_100M_0_1/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_xadc_wiz_0_0_1/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_xadc_wiz_0_0_1/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/constraints/Cora-Z7-Master.xdc]
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/constraints/Cora-Z7-Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axi_dma_0_0_1/system_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axis_data_fifo_0_0_1/system_axis_data_fifo_0_0.dcp'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axi_dma_0_0_1/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axi_dma_0_0_1/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axi_intc_0_0_1/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axi_intc_0_0_1/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axis_data_fifo_0_0_1/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0_clocks.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_axis_data_fifo_0_0_1/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0_clocks.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/media/heiko/Backup/Tools/Xilinx/2017/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/src/bd/system/ip/system_microblaze_0_0_1/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

47 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 2155.715 ; gain = 936.531 ; free physical = 2925 ; free virtual = 22383
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2187.707 ; gain = 31.992 ; free physical = 2921 ; free virtual = 22379

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 27 inverter(s) to 54 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10acfdd7e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2187.707 ; gain = 0.000 ; free physical = 2925 ; free virtual = 22379
INFO: [Opt 31-389] Phase Retarget created 187 cells and removed 286 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 14453ee9b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2187.707 ; gain = 0.000 ; free physical = 2925 ; free virtual = 22379
INFO: [Opt 31-389] Phase Constant propagation created 121 cells and removed 307 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1826fb834

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2187.707 ; gain = 0.000 ; free physical = 2928 ; free virtual = 22381
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1222 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1826fb834

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2187.707 ; gain = 0.000 ; free physical = 2928 ; free virtual = 22381
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1826fb834

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2187.707 ; gain = 0.000 ; free physical = 2927 ; free virtual = 22380
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2187.707 ; gain = 0.000 ; free physical = 2926 ; free virtual = 22379
Ending Logic Optimization Task | Checksum: 1a98c1c36

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2187.707 ; gain = 0.000 ; free physical = 2926 ; free virtual = 22379
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2187.707 ; gain = 31.992 ; free physical = 2927 ; free virtual = 22380
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2187.707 ; gain = 0.000 ; free physical = 2923 ; free virtual = 22379
INFO: [Common 17-1381] The checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/proj/test_reduced/test_reduced.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2187.707 ; gain = 0.000 ; free physical = 2916 ; free virtual = 22376
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/proj/test_reduced/test_reduced.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2187.707 ; gain = 0.000 ; free physical = 2906 ; free virtual = 22367
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1059d0cb5

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2187.707 ; gain = 0.000 ; free physical = 2906 ; free virtual = 22367
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2187.707 ; gain = 0.000 ; free physical = 2903 ; free virtual = 22364

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: df127ce1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2187.707 ; gain = 0.000 ; free physical = 2868 ; free virtual = 22333

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 209c7960b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2240.234 ; gain = 52.527 ; free physical = 2811 ; free virtual = 22277

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 209c7960b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2240.234 ; gain = 52.527 ; free physical = 2811 ; free virtual = 22277
Phase 1 Placer Initialization | Checksum: 209c7960b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2240.234 ; gain = 52.527 ; free physical = 2811 ; free virtual = 22277

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 207af8460

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 2280.254 ; gain = 92.547 ; free physical = 2785 ; free virtual = 22252

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 207af8460

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 2280.254 ; gain = 92.547 ; free physical = 2785 ; free virtual = 22252

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a29f9dcd

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2280.254 ; gain = 92.547 ; free physical = 2784 ; free virtual = 22251

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 226b38c5c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2280.254 ; gain = 92.547 ; free physical = 2784 ; free virtual = 22251

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 256837ca9

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2280.254 ; gain = 92.547 ; free physical = 2784 ; free virtual = 22251

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e1a68f09

Time (s): cpu = 00:01:17 ; elapsed = 00:00:44 . Memory (MB): peak = 2280.254 ; gain = 92.547 ; free physical = 2766 ; free virtual = 22234

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19f4dbc81

Time (s): cpu = 00:01:18 ; elapsed = 00:00:45 . Memory (MB): peak = 2280.254 ; gain = 92.547 ; free physical = 2767 ; free virtual = 22235

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b1e51acd

Time (s): cpu = 00:01:18 ; elapsed = 00:00:46 . Memory (MB): peak = 2280.254 ; gain = 92.547 ; free physical = 2767 ; free virtual = 22235
Phase 3 Detail Placement | Checksum: 1b1e51acd

Time (s): cpu = 00:01:18 ; elapsed = 00:00:46 . Memory (MB): peak = 2280.254 ; gain = 92.547 ; free physical = 2767 ; free virtual = 22235

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16c0c2069

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-33] Processed net system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/compare/A_hold_reg[1], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/compare/A_hold_reg[1]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 6 candidate nets, 0 success, 6 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16c0c2069

Time (s): cpu = 00:01:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2296.246 ; gain = 108.539 ; free physical = 2784 ; free virtual = 22253
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.681. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12aa19e9d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2296.246 ; gain = 108.539 ; free physical = 2784 ; free virtual = 22253
Phase 4.1 Post Commit Optimization | Checksum: 12aa19e9d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:52 . Memory (MB): peak = 2296.246 ; gain = 108.539 ; free physical = 2784 ; free virtual = 22253

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12aa19e9d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:52 . Memory (MB): peak = 2296.246 ; gain = 108.539 ; free physical = 2784 ; free virtual = 22253

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12aa19e9d

Time (s): cpu = 00:01:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2296.246 ; gain = 108.539 ; free physical = 2785 ; free virtual = 22253

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 17b653858

Time (s): cpu = 00:01:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2296.246 ; gain = 108.539 ; free physical = 2785 ; free virtual = 22253
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17b653858

Time (s): cpu = 00:01:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2296.246 ; gain = 108.539 ; free physical = 2785 ; free virtual = 22253
Ending Placer Task | Checksum: 143b9ed12

Time (s): cpu = 00:01:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2296.246 ; gain = 108.539 ; free physical = 2800 ; free virtual = 22268
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:56 . Memory (MB): peak = 2296.246 ; gain = 108.539 ; free physical = 2800 ; free virtual = 22268
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2300.254 ; gain = 4.008 ; free physical = 2759 ; free virtual = 22256
INFO: [Common 17-1381] The checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/proj/test_reduced/test_reduced.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2300.254 ; gain = 4.008 ; free physical = 2788 ; free virtual = 22266
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2300.254 ; gain = 0.000 ; free physical = 2777 ; free virtual = 22254
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2300.254 ; gain = 0.000 ; free physical = 2785 ; free virtual = 22263
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2300.254 ; gain = 0.000 ; free physical = 2785 ; free virtual = 22262
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2300.254 ; gain = 0.000 ; free physical = 2740 ; free virtual = 22247
INFO: [Common 17-1381] The checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/proj/test_reduced/test_reduced.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2300.254 ; gain = 0.000 ; free physical = 2766 ; free virtual = 22253
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 728d719a ConstDB: 0 ShapeSum: d12c7b78 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1373f4a36

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2327.090 ; gain = 26.836 ; free physical = 2674 ; free virtual = 22161
Post Restoration Checksum: NetGraph: 5dd10118 NumContArr: d96e491e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1373f4a36

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2327.090 ; gain = 26.836 ; free physical = 2675 ; free virtual = 22163

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1373f4a36

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2342.090 ; gain = 41.836 ; free physical = 2660 ; free virtual = 22148

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1373f4a36

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2342.090 ; gain = 41.836 ; free physical = 2660 ; free virtual = 22148
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1268102fc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2370.754 ; gain = 70.500 ; free physical = 2640 ; free virtual = 22129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.839  | TNS=0.000  | WHS=-2.384 | THS=-1155.297|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 11ca0ca66

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 2385.746 ; gain = 85.492 ; free physical = 2639 ; free virtual = 22128
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.839  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 10af42662

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2385.746 ; gain = 85.492 ; free physical = 2638 ; free virtual = 22128
Phase 2 Router Initialization | Checksum: 594ecfdf

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2385.746 ; gain = 85.492 ; free physical = 2638 ; free virtual = 22128

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14dd75849

Time (s): cpu = 00:01:22 ; elapsed = 00:00:39 . Memory (MB): peak = 2413.746 ; gain = 113.492 ; free physical = 2626 ; free virtual = 22115

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7622
 Number of Nodes with overlaps = 1051
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.962 | TNS=-0.962 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cf3ce3b5

Time (s): cpu = 00:02:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2627 ; free virtual = 22117

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.951 | TNS=-0.951 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 143ade262

Time (s): cpu = 00:02:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2630 ; free virtual = 22120
Phase 4 Rip-up And Reroute | Checksum: 143ade262

Time (s): cpu = 00:02:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2630 ; free virtual = 22120

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 143ade262

Time (s): cpu = 00:02:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2627 ; free virtual = 22117

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 143ade262

Time (s): cpu = 00:02:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2627 ; free virtual = 22117
Phase 5 Delay and Skew Optimization | Checksum: 143ade262

Time (s): cpu = 00:02:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2627 ; free virtual = 22117

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 112224f0a

Time (s): cpu = 00:02:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2627 ; free virtual = 22117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.951 | TNS=-0.951 | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 159b2a409

Time (s): cpu = 00:02:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2626 ; free virtual = 22116
Phase 6 Post Hold Fix | Checksum: 159b2a409

Time (s): cpu = 00:02:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2626 ; free virtual = 22116

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 27.5193 %
  Global Horizontal Routing Utilization  = 28.2755 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X21Y28 -> INT_R_X21Y28
South Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y43 -> INT_L_X16Y43
   INT_L_X16Y35 -> INT_L_X16Y35
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1bcd64c55

Time (s): cpu = 00:02:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2626 ; free virtual = 22116

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bcd64c55

Time (s): cpu = 00:02:35 ; elapsed = 00:01:11 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2626 ; free virtual = 22116

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d847e56c

Time (s): cpu = 00:02:36 ; elapsed = 00:01:13 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2625 ; free virtual = 22115

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.951 | TNS=-0.951 | WHS=0.014  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d847e56c

Time (s): cpu = 00:02:36 ; elapsed = 00:01:13 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2625 ; free virtual = 22115
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:36 ; elapsed = 00:01:13 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2655 ; free virtual = 22145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:45 ; elapsed = 00:01:17 . Memory (MB): peak = 2430.746 ; gain = 130.492 ; free physical = 2655 ; free virtual = 22145
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2438.750 ; gain = 0.000 ; free physical = 2604 ; free virtual = 22131
INFO: [Common 17-1381] The checkpoint '/home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/proj/test_reduced/test_reduced.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2438.750 ; gain = 8.004 ; free physical = 2636 ; free virtual = 22137
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/proj/test_reduced/test_reduced.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2502.781 ; gain = 64.031 ; free physical = 2609 ; free virtual = 22110
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/heiko/Desktop/Hardware_Sandbox/2020-ectf-insecure-example_copy/pl/proj/test_reduced/test_reduced.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 2502.781 ; gain = 0.000 ; free physical = 2496 ; free virtual = 21997
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
127 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2561.816 ; gain = 59.035 ; free physical = 2450 ; free virtual = 21963
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[0].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[0].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[0].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[0].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[0].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[0].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[10].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[10].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[10].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[10].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[10].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[10].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[11].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[11].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[11].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[11].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[11].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[11].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[12].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[12].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[12].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[12].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[12].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[12].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[13].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[13].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[13].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[13].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[13].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[13].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[14].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[14].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[14].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[14].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[14].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[14].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[15].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[15].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[15].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[15].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[15].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[15].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[16].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[16].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[16].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[16].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[16].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[16].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[17].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[17].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[17].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[17].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[17].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[17].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[18].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[18].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[18].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[18].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[18].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[18].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[19].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[19].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[19].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[19].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[19].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[19].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[1].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[1].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[1].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[1].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[1].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[1].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[20].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[20].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[20].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[20].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[20].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[20].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[2].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[2].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[2].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[2].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[2].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[2].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[3].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[3].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[3].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[3].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[3].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[3].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[4].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[4].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[4].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[4].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[4].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[4].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[5].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[5].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[5].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[5].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[5].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[5].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[6].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[6].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[6].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[6].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[6].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[6].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[7].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[7].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[7].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[7].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[7].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[7].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[8].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[8].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[8].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[8].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[8].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[8].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[9].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[9].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[9].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[9].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[9].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[9].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/G_LAST/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/G_LAST/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/G_LAST/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/G_LAST/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/G_LAST/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/G_LAST/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2_n_0 is a gated clock net sourced by a combinational pin system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2/O, cell system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 2 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, and system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[0].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[10].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[11].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[12].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[13].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[14].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[15].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[16].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[17].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[18].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[19].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[1].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[20].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[2].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[3].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[4].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[5].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[6].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[7].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[8].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[9].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/G_LAST/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[0].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[10].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[11].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[12].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[13].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[14].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[15].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[16].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[17].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[18].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[19].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[1].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[20].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[2].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[3].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[4].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[5].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[6].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[7].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[8].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/GI[9].GI/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/G_LAST/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 74 Warnings, 45 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8762688 bits.
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
190 Infos, 87 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2910.770 ; gain = 348.953 ; free physical = 2410 ; free virtual = 21933
INFO: [Common 17-206] Exiting Vivado at Sun Mar 15 19:09:54 2020...
