$date
	Fri Feb 07 21:47:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ov $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 32 % s0 $end
$var parameter 32 & s1 $end
$var parameter 32 ' s10 $end
$var parameter 32 ( s101 $end
$var parameter 32 ) s1010 $end
$var reg 3 * ns [2:0] $end
$var reg 1 ! out $end
$var reg 3 + ps [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx +
b0 *
1$
0#
0"
0!
$end
#5000
b0 +
1"
#10000
b1 *
0"
1#
#15000
b1 +
1"
0$
#20000
b10 *
0"
0#
#25000
b0 *
b10 +
1"
#30000
b11 *
0"
1#
#35000
b1 *
b11 +
1"
#40000
b100 *
0"
0#
#45000
b0 *
1!
b100 +
1"
#50000
b11 *
0"
1#
#55000
b1 *
0!
b11 +
1"
#60000
b100 *
0"
0#
#65000
b0 *
1!
b100 +
1"
#70000
b11 *
0"
1#
#75000
b1 *
0!
b11 +
1"
#80000
b100 *
0"
0#
#85000
b0 *
1!
b100 +
1"
#90000
b11 *
0"
1#
#95000
b1 *
0!
b11 +
1"
#100000
b100 *
0"
0#
#105000
b0 *
1!
b100 +
1"
#110000
b11 *
0"
1#
#115000
b1 *
0!
b11 +
1"
#120000
0"
