
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.163450                       # Number of seconds simulated
sim_ticks                                163450213500                       # Number of ticks simulated
final_tick                               163450213500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 382586                       # Simulator instruction rate (inst/s)
host_op_rate                                   382586                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              172439569                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656568                       # Number of bytes of host memory used
host_seconds                                   947.86                       # Real time elapsed on the host
sim_insts                                   362642261                       # Number of instructions simulated
sim_ops                                     362642290                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163450213500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           40320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           17216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              57536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        40320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40320                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 899                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             246680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             105328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                352009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        246680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           246680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            246680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            105328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               352009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         899                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       899                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  57536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   57536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  163450128500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   899                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    287.162303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.155459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.134929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           71     37.17%     37.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           41     21.46%     58.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30     15.70%     74.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      4.18%     78.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      6.80%     85.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      3.66%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.61%     91.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.04%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14      7.32%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          191                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     18026750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34883000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4495000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20052.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38802.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      696                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  181813268.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   949620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   478170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 4212600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              9097200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               694080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        40842210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        13800960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      39194916960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            39276055320                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.293692                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         163428409750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1187500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 163302950250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     35941750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      15874250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     89579750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   499800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2206260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              4624410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               430560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        25355310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3396960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      39210432540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            39252724275                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.150951                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         163438915500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       858500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 163374501000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      8846250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       8050750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     55617000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 163450213500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                80624187                       # Number of BP lookups
system.cpu.branchPred.condPredicted          73549577                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           9336333                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             52930477                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                47624074                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.974768                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         5060742                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4535331                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           525411                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       103809                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    163450213500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        326900428                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           53778008                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      408266633                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    80624187                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           52159405                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     263719853                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                18673130                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  50821619                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                883601                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          326834442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.249154                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.045725                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 68449356     20.94%     20.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                173887422     53.20%     74.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 33412564     10.22%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 36786262     11.25%     95.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 14298838      4.37%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            326834442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.246632                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.248902                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 67194498                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2733618                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 250597206                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1006297                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5302823                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             46067504                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred               4203158                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              395892993                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               6348515                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                5302823                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 75492995                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1786426                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7672                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 243191162                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1053364                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              388950463                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      8                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 925566                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1540                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           297597521                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             491234630                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        491234576                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                54                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             280380870                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 17216651                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              41105                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2029                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2343945                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             59927857                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16089080                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            623748                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              211                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  377815781                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1552                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 372929300                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2998                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        15175042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7793797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1432                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     326834442                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.141034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.009374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            89399776     27.35%     27.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           148319213     45.38%     72.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            53655697     16.41%     89.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            24540331      7.50%     96.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10919425      3.34%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       326834442                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      19    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                63      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             290025638     77.76%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              9396227      2.51%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   129      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  19      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   6      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             57467859     15.40%     95.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16039322      4.30%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              14      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             15      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::total              372929300                       # Type of FU issued
system.cpu.iq.rate                           1.140803                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                          19                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000000                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1072695935                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         392992504                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    368262512                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 124                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 80                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           58                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              372929194                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      62                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           181786                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4113110                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          411                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       419242                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           160                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5302823                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1786273                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    53                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           377817333                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           4354141                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              59927857                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             16089080                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1510                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    39                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            211                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4820133                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       756021                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              5576154                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             368864904                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              56692485                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4064396                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     72664200                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 71068542                       # Number of branches executed
system.cpu.iew.exec_stores                   15971715                       # Number of stores executed
system.cpu.iew.exec_rate                     1.128370                       # Inst execution rate
system.cpu.iew.wb_sent                      368635640                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     368262570                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 150735974                       # num instructions producing a value
system.cpu.iew.wb_consumers                 175103466                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.126528                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.860839                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        15175045                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             120                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           5302591                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    319746445                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.134155                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.287938                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    129953428     40.64%     40.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    104819936     32.78%     73.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     25891972      8.09%     81.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     30286026      9.47%     90.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     28795083      9.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    319746445                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            362642261                       # Number of instructions committed
system.cpu.commit.committedOps              362642290                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       71484585                       # Number of memory references committed
system.cpu.commit.loads                      55814747                       # Number of loads committed
system.cpu.commit.membars                          29                       # Number of memory barriers committed
system.cpu.commit.branches                   68882661                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         54                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 360652732                       # Number of committed integer instructions.
system.cpu.commit.function_calls              6369635                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        281761319     77.69%     77.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         9396219      2.59%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              103      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             16      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              5      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        55814737     15.39%     95.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15669823      4.32%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           10      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           15      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::total         362642290                       # Class of committed instruction
system.cpu.commit.bw_lim_events              28795083                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    668768346                       # The number of ROB reads
system.cpu.rob.rob_writes                   762722688                       # The number of ROB writes
system.cpu.timesIdled                             490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           65986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   362642261                       # Number of Instructions Simulated
system.cpu.committedOps                     362642290                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.901440                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.901440                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.109335                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.109335                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                465493445                       # number of integer regfile reads
system.cpu.int_regfile_writes               283627175                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        45                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       35                       # number of floating regfile writes
system.cpu.misc_regfile_reads                      49                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     29                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163450213500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           221.984368                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            71900228                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               269                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          267287.092936                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            281500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   221.984368                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.216781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.216781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.260742                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         143802645                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        143802645                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163450213500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     56231028                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        56231028                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15668874                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15668874                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           29                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           29                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           28                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      71899902                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         71899902                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     71899902                       # number of overall hits
system.cpu.dcache.overall_hits::total        71899902                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           290                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          936                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          936                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1226                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1226                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1226                       # number of overall misses
system.cpu.dcache.overall_misses::total          1226                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     27685000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27685000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     60771471                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     60771471                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       304500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       304500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     88456471                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     88456471                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     88456471                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     88456471                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     56231318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     56231318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15669810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15669810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     71901128                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     71901128                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     71901128                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     71901128                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000059                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.093750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.093750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 95465.517241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95465.517241                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64926.785256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64926.785256                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       101500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       101500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 72150.465742                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72150.465742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 72150.465742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72150.465742                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1966                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          157                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.410256                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    22.428571                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          792                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          792                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          959                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          959                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          123                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          267                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          267                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     11711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     12640499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12640499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     24351999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24351999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     24351999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24351999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 95215.447154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95215.447154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87781.243055                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87781.243055                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        94500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        94500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91205.988764                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91205.988764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91205.988764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91205.988764                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163450213500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           334.969868                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            50821453                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          75291.041481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   334.969868                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.654238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         101643913                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        101643913                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163450213500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     50820778                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        50820778                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      50820778                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         50820778                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     50820778                       # number of overall hits
system.cpu.icache.overall_hits::total        50820778                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          841                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           841                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          841                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            841                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          841                       # number of overall misses
system.cpu.icache.overall_misses::total           841                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     69839500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69839500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     69839500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69839500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     69839500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69839500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     50821619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     50821619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     50821619                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     50821619                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     50821619                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     50821619                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 83043.400713                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83043.400713                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 83043.400713                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83043.400713                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 83043.400713                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83043.400713                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          807                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   201.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          234                       # number of writebacks
system.cpu.icache.writebacks::total               234                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          164                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          164                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     58227000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58227000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     58227000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58227000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     58227000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58227000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 86007.385524                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86007.385524                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 86007.385524                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86007.385524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 86007.385524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86007.385524                       # average overall mshr miss latency
system.cpu.icache.replacements                    234                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 163450213500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   622.950933                       # Cycle average of tags in use
system.l2.tags.total_refs                        1180                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       899                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.312569                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        400.966349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        221.984583                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.012236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.006774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019010                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.027435                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10347                       # Number of tag accesses
system.l2.tags.data_accesses                    10347                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 163450213500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks          234                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              234                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst              45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 45                       # number of ReadCleanReq hits
system.l2.demand_hits::cpu.inst                    45                       # number of demand (read+write) hits
system.l2.demand_hits::total                       45                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   45                       # number of overall hits
system.l2.overall_hits::total                      45                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 144                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           631                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              631                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             125                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 631                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 269                       # number of demand (read+write) misses
system.l2.demand_misses::total                    900                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                631                       # number of overall misses
system.l2.overall_misses::cpu.data                269                       # number of overall misses
system.l2.overall_misses::total                   900                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     12421500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12421500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     56735500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56735500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     11711500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11711500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56735500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      24133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         80868500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56735500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     24133000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        80868500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks          234                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          234                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               269                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  945                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              269                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 945                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.933431                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.933431                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.933431                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.952380                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.933431                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.952380                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86260.416666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86260.416666                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 89913.629160                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89913.629160                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data        93692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        93692                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 89913.629160                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89713.754646                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89853.888888                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 89913.629160                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89713.754646                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89853.888888                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            144                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          631                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          631                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          125                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               900                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              900                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     10981500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10981500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     50435500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50435500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     10461500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10461500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     50435500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     21443000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     71878500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     50435500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     21443000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     71878500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.933431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.933431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.933431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.952380                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.933431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.952380                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76260.416666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76260.416666                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 79929.477020                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79929.477020                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data        83692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        83692                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 79929.477020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79713.754646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        79865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 79929.477020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79713.754646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        79865                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           899                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 163450213500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                755                       # Transaction distribution
system.membus.trans_dist::ReadExReq               144                       # Transaction distribution
system.membus.trans_dist::ReadExResp              144                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           755                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        57536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               899                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     899    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 899                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1099000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4763000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1181                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 163450213500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          234                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             144                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        17216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  75392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              945                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    945    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                945                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             824500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1012500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            403500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
