@misc{computecpp,
    author = {{Codeplay Software Ltd.}},
    title = {ComputeCpp},
    note = {Online; \url{https://www.codeplay.com/products/computesuite/computecpp}, zuletzt abgerufen am 19. August 2019}
}

@misc{hipsycl,
    author = {Alpay, Aksel},
    title = {hipSYCL -- Implementation of SYCL 1.2.1 over AMD HIP/NVIDIA CUDA},
    note = {Online; \url{https://github.com/illuhad/hipSYCL}, zuletzt abgerufen am 19. August 2019}
}

@misc{intelsycl,
    author = {Bader, Alexey and Lazarev, Vladimir and Airlie, Dave and Faye-Lund, Erik and Podchishchaeva, Mariya and Chen, Kurt and Klochkov, Vyacheslav and Toguchi, Michael and Savonichev, Andrew and Blower, Melanie and Bobrovsky, Konstantin and Chittireddy, Sindhu and Maksimova, Viktoria and Brodman, James and Sidorov, Dmitry and Pennycook, John and Gindinson, Artem and Voronov, Alexey and Gainullin, Artur and Semenov, Sergey and Gupta, Garima and Romanov, Vlad and Keir, Paul and Hammond, Jeff and Premanand, Rao and Keane, Erich and Merritt, Steve and Dai, Chunyang and Zverev, Sergey and Andrews, Elizabeth and Lomuller, Victor and Batashev, Alexander and Karachun, Ivan and Yan, Domi and Cranmer, Joshua and Kinsner, Michael and Reyes, Ruyman and Wood, David and Lychkov, Mikhail and Dmitriev, Sergey and Tian, Shilei and Sotkin, Alexey and Narayanaswamy, Ravi and Stepykin, Ilya and Gozillon, Andrew and Adams, Stuart and Stephan, Jan and Mendel, Mark and Maslov, Sergey and Dubinov, Igor},
    title = {Intel Project for LLVM technology},
    note = {Online; \url{https://github.com/intel/llvm}, zuletzt abgerufen am 19. August 2019}
}

@misc{sycltech,
    author = {{Codeplay Software Ltd.}},
    title = {sycl.tech},
    note = {Online; \url{http://sycl.tech}, zuletzt abgerufen am 19. August 2019}
}

@misc{trisycl,
    author = {Keryell, Ronan and Honorat, Alexandre and Thibault, Joan and Nagy-Egri, Máté Ferenc and Kallioniemi, Ville and Doumoulakis, Anastasios and Hsu, Min-Yih and Perkins, Hugh and Yu, Lin-Ya and Salzmann, Philip and Airlie, Dave and Withaar, Thijs and Gozillon, Andrew and Amstutz, Jefferson and Keir, Paul and Ficarelli, Federico and Dulek, Ruben},
    title = {triSYCL -- Generic system"=wide modern C++ for heterogeneous platforms with SYCL from Khronos Group},
    note = {Online; \url{https://github.com/triSYCL/triSYCL}, zuletzt abgerufen am 19. August 2019}
}

@misc{trisyclclang,
    author = {Keryell, Ronan and Gozillon, Andrew and Lezaud, Victor},
    title = {sycl -- Experimental fusion of triSYCL with Intel SYCL upstreaming effort into Clang/LLVM},
    note = {Online; \url{https://github.com/triSYCL/sycl}, zuletzt abgerufen am 19. August 2019}
}

@inproceedings{liao1997,
    author = {Liao, Stan and Tjiang, Steve and Gupta, Rajesh},
    title = {An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment},
    booktitle = {Proceedings of the \nth{34} annual Design Automation Conference},
    year = 1997,
    month = jun,
    pages = {70--75},
    doi = {10.1145/266021.266037}
}

@article{eweekly1999,
    author = {{Electronics Weekly}},
    title = {STM, Synopsys in 3-year R\&D deal},
    journal = {Electronics Weekly},
    year = 1999,
    month = dec,
    note = {Online; \url{https://www.electronicsweekly.com/news/archived/resources-archived/stm-synopsys-in-3-year-rampd-deal-1999-12/},
            zuletzt abgerufen am 15. September 2019}
}

@inproceedings{howes2006,
    author = {Howes, Lee W. and Price, Paul and Mencer, Oskar and Beckmann, Olav and Pell, Oliver},
    title = {Comparing FPGAs to Graphics Accelerators and the Playstation 2 Using a Unified Source Description},
    year = {2006},
    month = aug,
    booktitle = {2006 International Conference on Field Programmable Logic and Applications},
    pages = {119--124},
    doi = {10.1109/FPL.2006.311203}
}

@book{hawkins2010,
    author = {Hawkins, Charles and Segura, Jaume},
    title = {Introduction to Modern Digital Electronics},
    year = {2010},
    publisher = {SciTech Publishing, Inc.},
    edition = {Preliminary Edition},
    isbn = {978-1-891-12107-4}
}

@inproceedings{gaster2013,
    author = {Gaster, Benedict R. and Howes, Lee},
    title = {OpenCL C++},
    year = {2013},
    month = mar,
    booktitle = {Proceedings of the \nth{6} Workshop on General Purpose Processor Using Graphics Processing Units},
    pages = {86--95},
    doi = {10.1145/2458523.2458532}
}

@book{kesel2013,
    author = {Kesel, Frank and Bartholomä, Ruben},
    title = {Entwurf von digitalen Schaltungen und Systemen mit HDLs und FPGAs -- Einführung mit VHDL und SystemC},
    publisher = {Oldenbourg Verlag},
    year = {2013},
    edition = {3. Auflage},
    isbn = {978-3-486-73181-1}
}


@techreport{wong2016,
    author = {Wong, Michael and Richards, Andrew and Rovatsou, Maria and Reyes, Ruyman},
    title = {Khronos's OpenCL SYCL to support Heterogeneous Devices for C++},
    year = {2016},
    month = feb,
    institution = {Codeplay Software Ltd.},
    type = {Vorschlag für das C++-Standardisierungsverfahren. Untergruppe EWG, Studiengruppen SG1 und SG14.},
    number = {Dokumentennummer P0236R0},
}

@thesis{zuzek2016,
    author = {Žužek, Peter},
    title = {Implementacija knjižnice SYCL za heterogeno računanje},
    year = 2016,
    month = mar,
    school = {Univerza v Ljubljani},
    type = {Masterarbeit},
    address = {Kongresni trg 12, 1000 Ljubljana, Republik Slowenien}
}

@inproceedings{fifield2016,
    author = {Fifield, Jeff and Keryell, Ronan and Ratigner, Hervé and Styles, Henry and Wu, Jim},
    title = {Optimizing OpenCL applications on Xilinx FPGA},
    year = {2016},
    month = apr,
    booktitle = {Proceedings of the \nth{4} International Workshop on OpenCL},
    articleno = {5},
    doi = {10.1145/2909437.2909447}
}

@manual{ultrascaleclb2017,
    author = {{Xilinx, Inc.}},
    title = {UltraScale Architecture Configurable Logic Block -- User Guide},
    year = 2017,
    month = feb,
    edition = {UG574 (v1.5)},
    organization = {Xilinx, Inc.},
    address = {2100 Logic Drive, San Jose, CA 95124, Vereinigte Staaten von Amerika}
}

@inproceedings{copik2017,
    author = {Copik, Marcin and Kaiser, Hartmut},
    title = {Using SYCL as an Implementation Framework for HPX.Compute},
    year = {2017},
    month = may,
    booktitle = {Proceedings of the \nth{5} International Workshop on OpenCL},
    articleno = {30},
    doi = {10.1145/3078155.3078187}
}

@inproceedings{doumoulakis2017,
    author = {Doumoulakis, Anastasios and Keryell, Ronan and O'Brien, Kenneth},
    title = {SYCL C++ and \mbox{OpenCL} interoperability experimentation with triSYCL},
    year = {2017},
    month = may,
    booktitle = {Proceedings of the \nth{5} International Workshop on OpenCL},
    articleno = {31},
    doi = {10.1145/3078155.3078188}
}

@thesis{benner2018,
    author = {Benner, Sebastian},
    title = {Parallelisierung des datenintensiven Kalibrierungsalgorithmus für den Röntgenstrahlen"=Pixeldetektor \glq Jungfrau\grq},
    year = {2018},
    school = {Technische Universität Dresden},
    type = {Bachelorarbeit},
    address = {Fakultät Informatik, Helmholtzstraße 10, 01069 Dresden}
}

@article{chung2018,
    author = {Chung, Eric and Fowers, Jeremy and Ovtcharov, Kalin and
              Papamichael, Michael and Caulfield, Adrian and Massengill, Todd
              and Liu, Ming and Lo, Daniel and Alkalay, Shlomi and
              Haselman, Michael and Abeydeera, Maleen and Adams, Logan and
              Angepat, Hari and Boehn, Christian and Chiou, Derek and
              Firestein, Oren and Forin, Alessandro and Gatlin, Kan Su and
              Ghandi, Mahdi and Heil, Stephen and Holohan, Kyle and
              El Husseini, Ahmad and Juhasz, Tamas and Kagi, Kara and
              Kovvuri, Ratna K. and Lanka, Sitaram and van Megen, Friedel
              and Mukhortov, Dima and Patel, Prerak and Perez, Brandon and
              Rapsang, Amanda Grace and Reinhardt, Steven K. and
              Rouhani, Bita Darvish and Sapek, Adam and Seera, Raja and
              Shekhar, Sangeetha and Sridharan, Balaji and Weisz, Gabriel and
              Woods, Lisa and Xiao, Philip Yi and Zhang, Dan and Zhao, Ritchie
              and Burger, Doug},
    title = {Serving DNNs in Real Time at Datacenter Scale with Project
             Brainwave},
    year = 2018,
    month = mar,
    journal = {IEEE Micro},
    volume = {Volume 38},
    number = {Issue 2},
    pages = {8--20},
    doi = {10.1109/MM.2018.022071131}
}

@inproceedings{firestone2018,
    author = {Firestone, Daniel and Putnam, Andrew and Mundkur, Sambhrama and
              Chiou, Derek and Dabagh, Alireza and Andrewartha, Mike and
              Angepat, Hari and Bhanu, Vivek and Caulfield, Adrian and
              Chung, Eric and Chandrappa, Harish Kumar and Chaturmohta, Somesh
              and Humphrey, Matt and Lavier, Jack and Lam, Norman and
              Liu, Fengfen and Ovtcharov, Kalin and Padhye, Jitu and
              Popuri, Gautham and Raindel, Shachar and Sapre, Tejas and
              Shaw, Mark and Silva, Gabriel and Sivakumar, Madhan and
              Srivastava, Nisheeth and Verma, Anshuman and Zuhair, Qasim and
              Bansal, Deepak and Burger, Doug and Vaid, Kushagra and
              Maltz, David A. and Greenberg, Albert},
    title = {Azure Accelerated Networking: SmartNICs in the Public Cloud},
    year = 2018,
    month = apr,
    booktitle = {15th USENIX Symposium on Networked Systems Design and Implementation},
    pages = {51--64}
}

@inproceedings{fowers2018,
    author = {Fowers, Jeremy and Ovtcharov, Kalin and Papamichael, Michael and
              Massengill, Todd and Liu, Ming and Lo, Daniel and Alkalay, Shlomi
              and Haselman, Michael and Adams, Logan and Ghandi, Mahdi and
              Heil, Stephen and Patel, Prerak and Sapek, Adam and Weisz, Gabriel
              and Woods, Lisa and Lanka, Sitaram and Reinhardt, Steven K. and
              Caulfield, Adrian M. and Chung, Eric S. and Burger, Doug},
    title = {A Configurable Cloud-Scale DNN Processor for Real-Time AI},
    year = 2018,
    month = jun,
    booktitle = {Proceedings of the \nth{45} Annual International Symposium on
                  Computer Architecture},
    pages = {1--14},
    doi = {10.1109/ISCA.2018.00012}
}

@manual{alveobrief2018,
    author = {{Xilinx, Inc.}},
    title = {Xilinx Alveo -- Adaptable Accelerator Cards for Data Center Workloads},
    year = 2018,
    organization = {Xilinx, Inc.},
    address = {2100 Logic Drive, San Jose, CA 95124, Vereinigte Staaten von Amerika}
}

@manual{ultrascaleclock2018,
    author = {{Xilinx, Inc.}},
    title = {UltraScale Architecture Clocking Resources -- User Guide},
    year = 2018,
    month = dec,
    edition = {UG572 (v1.8)},
    organization = {Xilinx, Inc.},
    address = {2100 Logic Drive, San Jose, CA 95124, Vereinigte Staaten von Amerika}
}

@manual{ultrascalemem2019,
    author = {{Xilinx, Inc.}},
    title = {UltraScale Architecture Memory Resources -- User Guide},
    year = 2019,
    month = feb,
    edition = {UG573 (v1.10)},
    organization = {Xilinx, Inc.},
    address = {2100 Logic Drive, San Jose, CA 95124, Vereinigte Staaten von Amerika}
}

@inproceedings{burns2019,
    author = {Burns, Rod and Lawson, John and McBain, Duncan and Soutar, Daniel},
    title = {Accelerated Neural Networks on OpenCL Devices Using SYCL-DNN},
    year = {2019},
    month = may,
    booktitle = {Proceedings of the \nth{7} International Workshop on OpenCL},
    articleno = {??},
    doi = {10.1145/3318170.3318183}
}

@manual{ultrascaledsp2019,
    author = {{Xilinx, Inc.}},
    title = {UltraScale Architecture DSP Slice -- User Guide},
    year = 2019,
    month = may,
    edition = {UG579 (v1.8)},
    organization = {Xilinx, Inc.},
    address = {2100 Logic Drive, San Jose, CA 95124, Vereinigte Staaten von Amerika}
}

@standard{sycl2019,
    editor = {Keryell, Ronan and Rovatsou, Maria and Howes, Lee},
    title = {SYCL\texttrademark\ Specification},
    year = {2019},
    edition = {Version 1.2.1, Revision 5},
    month = apr,
    organization = {The Khronos Group},
    address = {9450 SW Gemini \mbox{Drive} \#45043, Beaverton, OR 97008-6018, Vereinigte Staaten von Amerika}
}

@article{rodriguez-gutiez2019,
    author = {Rodriguez-Gutiez, Eduardo and Moreton-Fernandez, Ana and Gonzalez-Escribano, Arturo and Llanos, Diego R.},
    title = {Toward a BLAS library truly portable across different accelerator types},
    year = {2019},
    month = jun,
    journal = {The Journal of Supercomputing},
    note = {Nach Auskunft des Verlages keiner speziellen Ausgabe zugeordnet.},
    doi = {10.1007/s11227-019-02925-3}
}

@manual{sdaccelopt2019,
    author = {{Xilinx, Inc.}},
    title = {SDAccel Environment Profiling and Optimization Guide},
    year = 2019,
    month = jun,
    edition = {UG1207 (v2019.1)},
    organization = {Xilinx, Inc.},
    address = {2100 Logic Drive, San Jose, CA 95124, Vereinigte Staaten von Amerika}
}

@manual{sdxpragma2019,
    author = {{Xilinx, Inc.}},
    title = {SDx Pragma Reference Guide},
    year = 2019,
    month = jun,
    edition = {UG1253 (v2019.1)},
    organization = {Xilinx, Inc.},
    address = {2100 Logic Drive, San Jose, CA 95124, Vereinigte Staaten von Amerika}
}

@manual{alveo2019,
    author = {{Xilinx, Inc.}},
    title = {Alveo U200 and U250 Data Center Accelerator Cards Data Sheet},
    year = 2019,
    month = jun,
    edition = {DS962 (v1.1)},
    organization = {Xilinx, Inc.},
    address = {2100 Logic Drive, San Jose, CA 95124, Vereinigte Staaten von Amerika}
}

@manual{ultrascale2019,
    author = {{Xilinx, Inc.}},
    title = {UltraScale Architecture and Product Data Sheet: Overview},
    year = 2019,
    month = aug,
    edition = {DS890 (v3.10)},
    organization = {Xilinx, Inc.},
    address = {2100 Logic Drive, San Jose, CA 95124, Vereinigte Staaten von Amerika}
}

@manual{ultrascaleio2019,
    author = {{Xilinx, Inc.}},
    title = {UltraScale Architecture SelectIO Resources -- User Guide},
    year = 2019,
    month = aug,
    edition = {UG571 (v1.12)},
    organization = {Xilinx, Inc.},
    address = {2100 Logic Drive, San Jose, CA 95124, Vereinigte Staaten von Amerika}
}
