INFO: [VRFC 10-163] Analyzing VHDL file "D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCM_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl_fake.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCM_ctrl_fake'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl_real.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCM_ctrl_real'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sim_1/new/DCM_ctrl_tester.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCM_ctrl_TESTER'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sim_1/new/DCM_ctrl_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCM_ctrl_TB'
