chip soc/intel/tigerlake

	device domain 0 on
	end

end
