Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: procesor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "procesor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "procesor"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : procesor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\FTN\III semestar\Procesor\FinalniProjekat_v0.1.0\reg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "D:\FTN\III semestar\Procesor\FinalniProjekat_v0.1.0\mux.vhd" into library work
Parsing entity <mux>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "D:\FTN\III semestar\Procesor\FinalniProjekat_v0.1.0\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "D:\FTN\III semestar\Procesor\FinalniProjekat_v0.1.0\cnt.vhd" into library work
Parsing entity <cnt>.
Parsing architecture <Behavioral> of entity <cnt>.
Parsing VHDL file "D:\FTN\III semestar\Procesor\FinalniProjekat_v0.1.0\alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "D:\FTN\III semestar\Procesor\FinalniProjekat_v0.1.0\procesor.vhd" into library work
Parsing entity <procesor>.
Parsing architecture <Behavioral> of entity <procesor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <procesor> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu> (architecture <Behavioral>) from library <work>.

Elaborating entity <cnt> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_unit> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <procesor>.
    Related source file is "D:\FTN\III semestar\Procesor\FinalniProjekat_v0.1.0\procesor.vhd".
    Found 1-bit register for signal <sSIGN>.
    Found 1-bit register for signal <sCARRY>.
    Found 1-bit register for signal <sZERO>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <procesor> synthesized.

Synthesizing Unit <reg>.
    Related source file is "D:\FTN\III semestar\Procesor\FinalniProjekat_v0.1.0\reg.vhd".
    Found 16-bit register for signal <sREG>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg> synthesized.

Synthesizing Unit <mux>.
    Related source file is "D:\FTN\III semestar\Procesor\FinalniProjekat_v0.1.0\mux.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <_n0034> created at line 43.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux> synthesized.

Synthesizing Unit <alu>.
    Related source file is "D:\FTN\III semestar\Procesor\FinalniProjekat_v0.1.0\alu.vhd".
    Found 16-bit adder for signal <iA[15]_iB[15]_add_1_OUT> created at line 63.
    Found 16-bit adder for signal <iA[15]_GND_8_o_add_13_OUT> created at line 127.
    Found 16-bit subtractor for signal <GND_8_o_GND_8_o_sub_17_OUT<15:0>> created at line 144.
    Found 16-bit subtractor for signal <_n0051> created at line 207.
    Found 16-bit 13-to-1 multiplexer for signal <sC> created at line 50.
    Found 16-bit comparator greater for signal <iA[15]_iB[15]_LessThan_6_o> created at line 81
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <cnt>.
    Related source file is "D:\FTN\III semestar\Procesor\FinalniProjekat_v0.1.0\cnt.vhd".
    Found 16-bit register for signal <sCNT>.
    Found 16-bit adder for signal <sCNT[15]_GND_9_o_add_0_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <cnt> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "D:\FTN\III semestar\Procesor\FinalniProjekat_v0.1.0\control_unit.vhd".
    Found 1-bit register for signal <sPC_LOAD1>.
    Found 2-bit register for signal <sCU>.
    Found finite state machine <FSM_0> for signal <sCU>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST_INV_39_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | fetch                                          |
    | Power Up State     | fetch                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit 3-to-1 multiplexer for signal <sMUXA_SEL> created at line 122.
    Found 4-bit 3-to-1 multiplexer for signal <sMUXB_SEL> created at line 122.
    Found 1-bit 8-to-1 multiplexer for signal <_n0153> created at line 244.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_unit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 3
 16-bit subtractor                                     : 2
# Registers                                            : 17
 1-bit register                                        : 4
 16-bit register                                       : 13
# Comparators                                          : 1
 16-bit comparator greater                             : 1
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 13-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 6
 4-bit 3-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <sREG_15> of sequential type is unconnected in block <IR>.

Synthesizing (advanced) Unit <cnt>.
The following registers are absorbed into counter <sCNT>: 1 register on signal <sCNT>.
Unit <cnt> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 2
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 196
 Flip-Flops                                            : 196
# Comparators                                          : 1
 16-bit comparator greater                             : 1
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 15
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 13-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 6
 4-bit 3-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <CU/FSM_0> on signal <sCU[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 fetch      | 00
 decode     | 01
 execute    | 10
 write_back | 11
------------------------

Optimizing unit <procesor> ...

Optimizing unit <reg> ...

Optimizing unit <control_unit> ...

Optimizing unit <alu> ...
WARNING:Xst:2677 - Node <IR/sREG_15> of sequential type is unconnected in block <procesor>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block procesor, actual ratio is 1.
FlipFlop CU/sCU_FSM_FFd1 has been replicated 3 time(s)
FlipFlop CU/sCU_FSM_FFd2 has been replicated 3 time(s)
FlipFlop IR/sREG_13 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop IR/sREG_13 connected to a primary input has been replicated
FlipFlop IR/sREG_14 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop IR/sREG_14 connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 223
 Flip-Flops                                            : 223

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : procesor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 496
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 16
#      LUT2                        : 50
#      LUT3                        : 22
#      LUT4                        : 30
#      LUT5                        : 26
#      LUT6                        : 152
#      MUXCY                       : 83
#      MUXF7                       : 17
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 223
#      FDR                         : 9
#      FDRE                        : 214
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 211
#      IBUF                        : 32
#      OBUF                        : 179

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:             223  out of  54576     0%  
 Number of Slice LUTs:                  314  out of  27288     1%  
    Number used as Logic:               314  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    452
   Number with an unused Flip Flop:     229  out of    452    50%  
   Number with an unused LUT:           138  out of    452    30%  
   Number of fully used LUT-FF pairs:    85  out of    452    18%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                         212
 Number of bonded IOBs:                 212  out of    358    59%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iCLK                               | BUFGP                  | 223   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.064ns (Maximum Frequency: 141.563MHz)
   Minimum input arrival time before clock: 5.145ns
   Maximum output required time after clock: 8.566ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iCLK'
  Clock period: 7.064ns (frequency: 141.563MHz)
  Total number of paths / destination ports: 9163 / 419
-------------------------------------------------------------------------
Delay:               7.064ns (Levels of Logic = 15)
  Source:            A/sREG_1 (FF)
  Destination:       sZERO (FF)
  Source Clock:      iCLK rising
  Destination Clock: iCLK rising

  Data Path: A/sREG_1 to sZERO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.525   1.039  A/sREG_1 (A/sREG_1)
     LUT2:I1->O            1   0.254   0.000  ALU1/Msub__n0051_lut<1> (ALU1/Msub__n0051_lut<1>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Msub__n0051_cy<1> (ALU1/Msub__n0051_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Msub__n0051_cy<2> (ALU1/Msub__n0051_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Msub__n0051_cy<3> (ALU1/Msub__n0051_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Msub__n0051_cy<4> (ALU1/Msub__n0051_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Msub__n0051_cy<5> (ALU1/Msub__n0051_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Msub__n0051_cy<6> (ALU1/Msub__n0051_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Msub__n0051_cy<7> (ALU1/Msub__n0051_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Msub__n0051_cy<8> (ALU1/Msub__n0051_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Msub__n0051_cy<9> (ALU1/Msub__n0051_cy<9>)
     XORCY:CI->O           3   0.206   0.994  ALU1/Msub__n0051_xor<10> (ALU1/_n0051<5>)
     LUT6:I3->O            1   0.235   0.790  ALU1/Mmux_sC_7 (ALU1/Mmux_sC_7)
     LUT6:I4->O            2   0.250   1.002  ALU1/iSEL<3> (sRESULT<10>)
     LUT4:I0->O            1   0.254   0.790  ALU1/Mmux_oZERO17_SW0 (N30)
     LUT6:I4->O            1   0.250   0.000  ALU1/Mmux_oZERO18 (sOZERO)
     FDRE:D                    0.074          sZERO
    ----------------------------------------
    Total                      7.064ns (2.449ns logic, 4.615ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iCLK'
  Total number of paths / destination ports: 257 / 257
-------------------------------------------------------------------------
Offset:              5.145ns (Levels of Logic = 2)
  Source:            inRST (PAD)
  Destination:       sZERO (FF)
  Destination Clock: iCLK rising

  Data Path: inRST to sZERO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  inRST_IBUF (inRST_IBUF)
     INV:I->O            222   0.255   2.422  inRST_inv1_INV_0 (A/inRST_inv)
     FDRE:R                    0.459          A/sREG_0
    ----------------------------------------
    Total                      5.145ns (2.042ns logic, 3.103ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iCLK'
  Total number of paths / destination ports: 800 / 179
-------------------------------------------------------------------------
Offset:              8.566ns (Levels of Logic = 4)
  Source:            CU/sCU_FSM_FFd1 (FF)
  Destination:       oADDR<15> (PAD)
  Source Clock:      iCLK rising

  Data Path: CU/sCU_FSM_FFd1 to oADDR<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             29   0.525   1.746  CU/sCU_FSM_FFd1 (CU/sCU_FSM_FFd1)
     LUT5:I1->O           32   0.254   1.975  CU/Mmux_sMUXB_SEL21 (sMUXB_SEL<1>)
     LUT6:I0->O            1   0.254   0.000  MUXB/Mmux__n0034_3 (MUXB/Mmux__n0034_3)
     MUXF7:I1->O           2   0.175   0.725  MUXB/Mmux__n0034_2_f7 (oADDR_0_OBUF)
     OBUF:I->O                 2.912          oADDR_0_OBUF (oADDR<0>)
    ----------------------------------------
    Total                      8.566ns (4.120ns logic, 4.446ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    7.064|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.15 secs
 
--> 

Total memory usage is 239288 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

