

================================================================
== Vivado HLS Report for 'Kernel64x64'
================================================================
* Date:           Fri Feb 26 20:29:25 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        FDTD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.954 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  9352001| 10.000 ns | 93.520 ms |    1|  9352001|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1         |        0|  9352000|      9352|          -|          -| 0 ~ 1000 |    no    |
        | + Loop 1.1      |     5141|     5141|        25|          5|          1|      1024|    yes   |
        | + Loop 1.2      |     4192|     4192|       131|          -|          -|        32|    no    |
        |  ++ Loop 1.2.1  |       64|       64|         2|          -|          -|        32|    no    |
        |  ++ Loop 1.2.2  |       64|       64|         2|          -|          -|        32|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 1
  Pipeline-0 : II = 5, D = 25, States = { 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 43 40 
40 --> 41 
41 --> 42 
42 --> 18 
43 --> 44 
44 --> 45 2 
45 --> 46 47 
46 --> 45 
47 --> 48 44 
48 --> 47 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %iter)" [FDTD/kernel64x64.cpp:56]   --->   Operation 49 'read' 'iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%coef_tj_read = call float @_ssdm_op_Read.ap_auto.float(float %coef_tj)" [FDTD/kernel64x64.cpp:56]   --->   Operation 50 'read' 'coef_tj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%coef_ti_read = call float @_ssdm_op_Read.ap_auto.float(float %coef_ti)" [FDTD/kernel64x64.cpp:56]   --->   Operation 51 'read' 'coef_ti_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%coef_tij_read = call float @_ssdm_op_Read.ap_auto.float(float %coef_tij)" [FDTD/kernel64x64.cpp:56]   --->   Operation 52 'read' 'coef_tij_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 31" [FDTD/kernel64x64.cpp:56]   --->   Operation 53 'getelementptr' 'array_buffer_0_0_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 31" [FDTD/kernel64x64.cpp:56]   --->   Operation 54 'getelementptr' 'array_buffer_0_1_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 31" [FDTD/kernel64x64.cpp:56]   --->   Operation 55 'getelementptr' 'array_buffer_1_1_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%bondary_s_buffer_0_s = getelementptr [32 x float]* %bondary_s_buffer_0, i64 0, i64 0" [FDTD/kernel64x64.cpp:6]   --->   Operation 56 'getelementptr' 'bondary_s_buffer_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%array_buffer_tmp_0_s = alloca [1024 x float], align 4" [FDTD/kernel64x64.cpp:22]   --->   Operation 57 'alloca' 'array_buffer_tmp_0_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%array_buffer_tmp_0_1 = alloca [1024 x float], align 4" [FDTD/kernel64x64.cpp:22]   --->   Operation 58 'alloca' 'array_buffer_tmp_0_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%array_buffer_tmp_0_2 = getelementptr [1024 x float]* %array_buffer_tmp_0_1, i64 0, i64 31" [FDTD/kernel64x64.cpp:56]   --->   Operation 59 'getelementptr' 'array_buffer_tmp_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%array_buffer_tmp_1_s = alloca [1024 x float], align 4" [FDTD/kernel64x64.cpp:22]   --->   Operation 60 'alloca' 'array_buffer_tmp_1_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%array_buffer_tmp_1_1 = alloca [1024 x float], align 4" [FDTD/kernel64x64.cpp:22]   --->   Operation 61 'alloca' 'array_buffer_tmp_1_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%bondary_n_buffer_1_s = getelementptr [32 x float]* %bondary_n_buffer_1, i64 0, i64 31" [FDTD/kernel64x64.cpp:56]   --->   Operation 62 'getelementptr' 'bondary_n_buffer_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%bondary_s_buffer_1_s = getelementptr [32 x float]* %bondary_s_buffer_1, i64 0, i64 31" [FDTD/kernel64x64.cpp:63]   --->   Operation 63 'getelementptr' 'bondary_s_buffer_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.76ns)   --->   "br label %1" [FDTD/kernel64x64.cpp:27]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%it_0 = phi i31 [ 0, %0 ], [ %add_ln27, %hls_label_0_end ]" [FDTD/kernel64x64.cpp:27]   --->   Operation 65 'phi' 'it_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %it_0 to i32" [FDTD/kernel64x64.cpp:27]   --->   Operation 66 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.47ns)   --->   "%icmp_ln27 = icmp slt i32 %zext_ln27, %iter_read" [FDTD/kernel64x64.cpp:27]   --->   Operation 67 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.52ns)   --->   "%add_ln27 = add i31 %it_0, 1" [FDTD/kernel64x64.cpp:27]   --->   Operation 68 'add' 'add_ln27' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %hls_label_0_begin, label %31" [FDTD/kernel64x64.cpp:27]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%bondary_n_buffer_1_1 = load float* %bondary_n_buffer_1_s, align 4" [FDTD/kernel64x64.cpp:56]   --->   Operation 70 'load' 'bondary_n_buffer_1_1' <Predicate = (icmp_ln27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l = load float* %array_buffer_1_1_a, align 4" [FDTD/kernel64x64.cpp:56]   --->   Operation 71 'load' 'array_buffer_1_1_l' <Predicate = (icmp_ln27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [FDTD/kernel64x64.cpp:119]   --->   Operation 72 'ret' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 73 [1/2] (3.25ns)   --->   "%bondary_n_buffer_1_1 = load float* %bondary_n_buffer_1_s, align 4" [FDTD/kernel64x64.cpp:56]   --->   Operation 73 'load' 'bondary_n_buffer_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 74 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l = load float* %array_buffer_1_1_a, align 4" [FDTD/kernel64x64.cpp:56]   --->   Operation 74 'load' 'array_buffer_1_1_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 75 [5/5] (7.25ns)   --->   "%tmp_0_1 = fadd float %bondary_n_buffer_1_1, %array_buffer_1_1_l" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56]   --->   Operation 75 'fadd' 'tmp_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 76 [4/5] (7.25ns)   --->   "%tmp_0_1 = fadd float %bondary_n_buffer_1_1, %array_buffer_1_1_l" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56]   --->   Operation 76 'fadd' 'tmp_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 77 [3/5] (7.25ns)   --->   "%tmp_0_1 = fadd float %bondary_n_buffer_1_1, %array_buffer_1_1_l" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56]   --->   Operation 77 'fadd' 'tmp_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 78 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l = load float* %array_buffer_0_1_a, align 4" [FDTD/kernel64x64.cpp:56]   --->   Operation 78 'load' 'array_buffer_0_1_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 79 [2/5] (7.25ns)   --->   "%tmp_0_1 = fadd float %bondary_n_buffer_1_1, %array_buffer_1_1_l" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56]   --->   Operation 79 'fadd' 'tmp_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 80 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l = load float* %array_buffer_0_1_a, align 4" [FDTD/kernel64x64.cpp:56]   --->   Operation 80 'load' 'array_buffer_0_1_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 81 [1/5] (7.25ns)   --->   "%tmp_0_1 = fadd float %bondary_n_buffer_1_1, %array_buffer_1_1_l" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56]   --->   Operation 81 'fadd' 'tmp_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 82 [4/4] (5.70ns)   --->   "%prod1_2_0_1 = fmul float %array_buffer_0_1_l, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:56]   --->   Operation 82 'fmul' 'prod1_2_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [4/4] (5.70ns)   --->   "%prod2_2_0_1 = fmul float %tmp_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56]   --->   Operation 83 'fmul' 'prod2_2_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 84 [3/4] (5.70ns)   --->   "%prod1_2_0_1 = fmul float %array_buffer_0_1_l, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:56]   --->   Operation 84 'fmul' 'prod1_2_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [3/4] (5.70ns)   --->   "%prod2_2_0_1 = fmul float %tmp_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56]   --->   Operation 85 'fmul' 'prod2_2_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 86 [2/4] (5.70ns)   --->   "%prod1_2_0_1 = fmul float %array_buffer_0_1_l, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:56]   --->   Operation 86 'fmul' 'prod1_2_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [2/4] (5.70ns)   --->   "%prod2_2_0_1 = fmul float %tmp_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56]   --->   Operation 87 'fmul' 'prod2_2_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 88 [1/4] (5.70ns)   --->   "%prod1_2_0_1 = fmul float %array_buffer_0_1_l, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:56]   --->   Operation 88 'fmul' 'prod1_2_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/4] (5.70ns)   --->   "%prod2_2_0_1 = fmul float %tmp_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56]   --->   Operation 89 'fmul' 'prod2_2_0_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 90 [5/5] (7.25ns)   --->   "%tmp_2_0_1 = fadd float %prod1_2_0_1, %prod2_2_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:56]   --->   Operation 90 'fadd' 'tmp_2_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 91 [4/5] (7.25ns)   --->   "%tmp_2_0_1 = fadd float %prod1_2_0_1, %prod2_2_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:56]   --->   Operation 91 'fadd' 'tmp_2_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 92 [3/5] (7.25ns)   --->   "%tmp_2_0_1 = fadd float %prod1_2_0_1, %prod2_2_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:56]   --->   Operation 92 'fadd' 'tmp_2_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 93 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l = load float* %array_buffer_0_0_a, align 4" [FDTD/kernel64x64.cpp:56]   --->   Operation 93 'load' 'array_buffer_0_0_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 94 [2/5] (7.25ns)   --->   "%tmp_2_0_1 = fadd float %prod1_2_0_1, %prod2_2_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:56]   --->   Operation 94 'fadd' 'tmp_2_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 95 [2/2] (3.25ns)   --->   "%bondary_s_buffer_0_1 = load float* %bondary_s_buffer_0_s, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 95 'load' 'bondary_s_buffer_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 96 [2/2] (3.25ns)   --->   "%bondary_s_buffer_1_1 = load float* %bondary_s_buffer_1_s, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 96 'load' 'bondary_s_buffer_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [FDTD/kernel64x64.cpp:28]   --->   Operation 97 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str1) nounwind" [FDTD/kernel64x64.cpp:29]   --->   Operation 98 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l = load float* %array_buffer_0_0_a, align 4" [FDTD/kernel64x64.cpp:56]   --->   Operation 99 'load' 'array_buffer_0_0_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 100 [1/5] (7.25ns)   --->   "%tmp_2_0_1 = fadd float %prod1_2_0_1, %prod2_2_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:56]   --->   Operation 100 'fadd' 'tmp_2_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 101 [1/2] (3.25ns)   --->   "%bondary_s_buffer_0_1 = load float* %bondary_s_buffer_0_s, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 101 'load' 'bondary_s_buffer_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 102 [1/2] (3.25ns)   --->   "%bondary_s_buffer_1_1 = load float* %bondary_s_buffer_1_s, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 102 'load' 'bondary_s_buffer_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 103 [1/1] (1.76ns)   --->   "br label %.preheader5" [FDTD/kernel64x64.cpp:30]   --->   Operation 103 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 17> <Delay = 7.95>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %hls_label_0_begin ], [ %add_ln30, %hls_label_1_end ]" [FDTD/kernel64x64.cpp:30]   --->   Operation 104 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%tile_i_0 = phi i7 [ 0, %hls_label_0_begin ], [ %select_ln30_14, %hls_label_1_end ]" [FDTD/kernel64x64.cpp:30]   --->   Operation 105 'phi' 'tile_i_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%tile_j_0 = phi i7 [ 0, %hls_label_0_begin ], [ %tile_j, %hls_label_1_end ]"   --->   Operation 106 'phi' 'tile_j_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i7 %tile_i_0 to i6" [FDTD/kernel64x64.cpp:30]   --->   Operation 107 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln43 = or i6 %trunc_ln30, 1" [FDTD/kernel64x64.cpp:43]   --->   Operation 108 'or' 'or_ln43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %tile_i_0, i32 1, i32 6)" [FDTD/kernel64x64.cpp:43]   --->   Operation 109 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i6 %lshr_ln to i64" [FDTD/kernel64x64.cpp:43]   --->   Operation 110 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (1.87ns)   --->   "%add_ln50 = add i7 -1, %tile_i_0" [FDTD/kernel64x64.cpp:50]   --->   Operation 111 'add' 'add_ln50' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 112 [1/1] (1.48ns)   --->   "%icmp_ln54 = icmp eq i7 %tile_i_0, 0" [FDTD/kernel64x64.cpp:54]   --->   Operation 112 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%bondary_w_buffer_0_s = getelementptr [32 x float]* %bondary_w_buffer_0, i64 0, i64 %zext_ln43" [FDTD/kernel64x64.cpp:43]   --->   Operation 113 'getelementptr' 'bondary_w_buffer_0_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [2/2] (3.25ns)   --->   "%bondary_w_buffer_0_1 = load float* %bondary_w_buffer_0_s, align 4" [FDTD/kernel64x64.cpp:43]   --->   Operation 114 'load' 'bondary_w_buffer_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%bondary_e_buffer_0_s = getelementptr [32 x float]* %bondary_e_buffer_0, i64 0, i64 %zext_ln43" [FDTD/kernel64x64.cpp:56]   --->   Operation 115 'getelementptr' 'bondary_e_buffer_0_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [2/2] (3.25ns)   --->   "%bondary_e_buffer_0_1 = load float* %bondary_e_buffer_0_s, align 4" [FDTD/kernel64x64.cpp:56]   --->   Operation 116 'load' 'bondary_e_buffer_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 117 [1/1] (1.42ns)   --->   "%icmp_ln48_1 = icmp eq i6 %or_ln43, -1" [FDTD/kernel64x64.cpp:48]   --->   Operation 117 'icmp' 'icmp_ln48_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%bondary_w_buffer_1_s = getelementptr [32 x float]* %bondary_w_buffer_1, i64 0, i64 %zext_ln43" [FDTD/kernel64x64.cpp:43]   --->   Operation 118 'getelementptr' 'bondary_w_buffer_1_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [2/2] (3.25ns)   --->   "%bondary_w_buffer_1_1 = load float* %bondary_w_buffer_1_s, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 119 'load' 'bondary_w_buffer_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%bondary_e_buffer_1_s = getelementptr [32 x float]* %bondary_e_buffer_1, i64 0, i64 %zext_ln43" [FDTD/kernel64x64.cpp:56]   --->   Operation 120 'getelementptr' 'bondary_e_buffer_1_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [2/2] (3.25ns)   --->   "%bondary_e_buffer_1_1 = load float* %bondary_e_buffer_1_s, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 121 'load' 'bondary_e_buffer_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln50, i32 1, i32 6)" [FDTD/kernel64x64.cpp:77]   --->   Operation 122 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (1.88ns)   --->   "%icmp_ln30 = icmp eq i11 %indvar_flatten, -1024" [FDTD/kernel64x64.cpp:30]   --->   Operation 123 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [1/1] (1.87ns)   --->   "%tile_i = add i7 2, %tile_i_0" [FDTD/kernel64x64.cpp:30]   --->   Operation 124 'add' 'tile_i' <Predicate = (!icmp_ln30)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %tile_j_0, i32 6)" [FDTD/kernel64x64.cpp:32]   --->   Operation 125 'bitselect' 'tmp_28' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.99ns)   --->   "%select_ln30 = select i1 %tmp_28, i7 0, i7 %tile_j_0" [FDTD/kernel64x64.cpp:30]   --->   Operation 126 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i7 %tile_i to i6" [FDTD/kernel64x64.cpp:30]   --->   Operation 127 'trunc' 'trunc_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41)   --->   "%select_ln30_1 = select i1 %tmp_28, i6 %trunc_ln30_1, i6 %trunc_ln30" [FDTD/kernel64x64.cpp:30]   --->   Operation 128 'select' 'select_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln43_1 = or i6 %trunc_ln30_1, 1" [FDTD/kernel64x64.cpp:43]   --->   Operation 129 'or' 'or_ln43_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%lshr_ln43_mid1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %tile_i, i32 1, i32 6)" [FDTD/kernel64x64.cpp:43]   --->   Operation 130 'partselect' 'lshr_ln43_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i6 %lshr_ln43_mid1 to i64" [FDTD/kernel64x64.cpp:43]   --->   Operation 131 'zext' 'zext_ln43_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (1.18ns)   --->   "%select_ln30_2 = select i1 %tmp_28, i6 %lshr_ln43_mid1, i6 %lshr_ln" [FDTD/kernel64x64.cpp:30]   --->   Operation 132 'select' 'select_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_32 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 0)" [FDTD/kernel64x64.cpp:43]   --->   Operation 133 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i11 %tmp_32 to i12" [FDTD/kernel64x64.cpp:70]   --->   Operation 134 'zext' 'zext_ln70_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (1.87ns)   --->   "%add_ln50_2 = add i7 1, %tile_i_0" [FDTD/kernel64x64.cpp:50]   --->   Operation 135 'add' 'add_ln50_2' <Predicate = (!icmp_ln30)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 136 [1/1] (1.48ns)   --->   "%icmp_ln54_2 = icmp eq i7 %tile_i, 0" [FDTD/kernel64x64.cpp:54]   --->   Operation 136 'icmp' 'icmp_ln54_2' <Predicate = (!icmp_ln30)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 137 [1/1] (0.99ns)   --->   "%select_ln30_3 = select i1 %tmp_28, i1 %icmp_ln54_2, i1 %icmp_ln54" [FDTD/kernel64x64.cpp:30]   --->   Operation 137 'select' 'select_ln30_3' <Predicate = (!icmp_ln30)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%bondary_w_buffer_0_2 = getelementptr [32 x float]* %bondary_w_buffer_0, i64 0, i64 %zext_ln43_4" [FDTD/kernel64x64.cpp:43]   --->   Operation 138 'getelementptr' 'bondary_w_buffer_0_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 139 [2/2] (3.25ns)   --->   "%bondary_w_buffer_0_3 = load float* %bondary_w_buffer_0_2, align 4" [FDTD/kernel64x64.cpp:43]   --->   Operation 139 'load' 'bondary_w_buffer_0_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%bondary_e_buffer_0_2 = getelementptr [32 x float]* %bondary_e_buffer_0, i64 0, i64 %zext_ln43_4" [FDTD/kernel64x64.cpp:56]   --->   Operation 140 'getelementptr' 'bondary_e_buffer_0_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 141 [2/2] (3.25ns)   --->   "%bondary_e_buffer_0_3 = load float* %bondary_e_buffer_0_2, align 4" [FDTD/kernel64x64.cpp:56]   --->   Operation 141 'load' 'bondary_e_buffer_0_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 142 [1/1] (1.42ns)   --->   "%icmp_ln48_3 = icmp eq i6 %or_ln43_1, -1" [FDTD/kernel64x64.cpp:48]   --->   Operation 142 'icmp' 'icmp_ln48_3' <Predicate = (!icmp_ln30)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [1/1] (0.99ns)   --->   "%select_ln30_4 = select i1 %tmp_28, i1 %icmp_ln48_3, i1 %icmp_ln48_1" [FDTD/kernel64x64.cpp:30]   --->   Operation 143 'select' 'select_ln30_4' <Predicate = (!icmp_ln30)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%bondary_w_buffer_1_2 = getelementptr [32 x float]* %bondary_w_buffer_1, i64 0, i64 %zext_ln43_4" [FDTD/kernel64x64.cpp:43]   --->   Operation 144 'getelementptr' 'bondary_w_buffer_1_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 145 [2/2] (3.25ns)   --->   "%bondary_w_buffer_1_3 = load float* %bondary_w_buffer_1_2, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 145 'load' 'bondary_w_buffer_1_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%bondary_e_buffer_1_2 = getelementptr [32 x float]* %bondary_e_buffer_1, i64 0, i64 %zext_ln43_4" [FDTD/kernel64x64.cpp:56]   --->   Operation 146 'getelementptr' 'bondary_e_buffer_1_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 147 [2/2] (3.25ns)   --->   "%bondary_e_buffer_1_3 = load float* %bondary_e_buffer_1_2, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 147 'load' 'bondary_e_buffer_1_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln77_mid1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln50_2, i32 1, i32 6)" [FDTD/kernel64x64.cpp:77]   --->   Operation 148 'partselect' 'trunc_ln77_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (1.18ns)   --->   "%select_ln30_11 = select i1 %tmp_28, i6 %trunc_ln77_mid1, i6 %trunc_ln5" [FDTD/kernel64x64.cpp:30]   --->   Operation 149 'select' 'select_ln30_11' <Predicate = (!icmp_ln30)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_38 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_11, i5 0)" [FDTD/kernel64x64.cpp:77]   --->   Operation 150 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln77_2 = sext i11 %tmp_38 to i12" [FDTD/kernel64x64.cpp:77]   --->   Operation 151 'sext' 'sext_ln77_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i7 %select_ln30 to i6" [FDTD/kernel64x64.cpp:32]   --->   Operation 152 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41)   --->   "%or_ln41 = or i6 %trunc_ln32, %select_ln30_1" [FDTD/kernel64x64.cpp:41]   --->   Operation 153 'or' 'or_ln41' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln41 = icmp eq i6 %or_ln41, 0" [FDTD/kernel64x64.cpp:41]   --->   Operation 154 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln30)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %3" [FDTD/kernel64x64.cpp:41]   --->   Operation 155 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (1.48ns)   --->   "%icmp_ln48 = icmp eq i7 %select_ln30, 0" [FDTD/kernel64x64.cpp:48]   --->   Operation 156 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln30 & !icmp_ln41)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %branch7, label %6" [FDTD/kernel64x64.cpp:68]   --->   Operation 157 'br' <Predicate = (!icmp_ln30 & !icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%lshr_ln6 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln30, i32 1, i32 6)" [FDTD/kernel64x64.cpp:84]   --->   Operation 158 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i6 %lshr_ln6 to i64" [FDTD/kernel64x64.cpp:84]   --->   Operation 159 'zext' 'zext_ln84' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln84_7 = zext i6 %lshr_ln6 to i12" [FDTD/kernel64x64.cpp:84]   --->   Operation 160 'zext' 'zext_ln84_7' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (1.63ns)   --->   "%add_ln84_3 = add i12 %zext_ln84_7, %zext_ln70_4" [FDTD/kernel64x64.cpp:84]   --->   Operation 161 'add' 'add_ln84_3' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln84_8 = zext i12 %add_ln84_3 to i64" [FDTD/kernel64x64.cpp:84]   --->   Operation 162 'zext' 'zext_ln84_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_7 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln84_8" [FDTD/kernel64x64.cpp:84]   --->   Operation 163 'getelementptr' 'array_buffer_0_0_a_7' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_8 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln84" [FDTD/kernel64x64.cpp:84]   --->   Operation 164 'getelementptr' 'array_buffer_0_1_a_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_9 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln84_8" [FDTD/kernel64x64.cpp:99]   --->   Operation 165 'getelementptr' 'array_buffer_0_1_a_9' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_5 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln84" [FDTD/kernel64x64.cpp:84]   --->   Operation 166 'getelementptr' 'array_buffer_1_0_a_5' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (1.63ns)   --->   "%add_ln91_3 = add i12 %zext_ln84_7, %sext_ln77_2" [FDTD/kernel64x64.cpp:91]   --->   Operation 167 'add' 'add_ln91_3' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i12 %add_ln91_3 to i64" [FDTD/kernel64x64.cpp:91]   --->   Operation 168 'zext' 'zext_ln91' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_6 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln91" [FDTD/kernel64x64.cpp:91]   --->   Operation 169 'getelementptr' 'array_buffer_1_0_a_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_7 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln84_8" [FDTD/kernel64x64.cpp:99]   --->   Operation 170 'getelementptr' 'array_buffer_1_0_a_7' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%array_buffer_tmp_0_4 = getelementptr [1024 x float]* %array_buffer_tmp_0_s, i64 0, i64 %zext_ln84" [FDTD/kernel64x64.cpp:84]   --->   Operation 171 'getelementptr' 'array_buffer_tmp_0_4' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%array_buffer_tmp_0_5 = getelementptr [1024 x float]* %array_buffer_tmp_0_s, i64 0, i64 %zext_ln84_8" [FDTD/kernel64x64.cpp:99]   --->   Operation 172 'getelementptr' 'array_buffer_tmp_0_5' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 173 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_6 = load float* %array_buffer_0_0_a_7, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 173 'load' 'array_buffer_0_0_l_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %select_ln30_3, label %branch3175, label %branch5" [FDTD/kernel64x64.cpp:82]   --->   Operation 174 'br' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 175 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_5 = load float* %array_buffer_1_0_a_6, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 175 'load' 'array_buffer_1_0_l_5' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 176 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_6 = load float* %array_buffer_1_0_a_7, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 176 'load' 'array_buffer_1_0_l_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 177 [1/1] (1.82ns)   --->   "%add_ln99 = add i6 %trunc_ln32, -1" [FDTD/kernel64x64.cpp:99]   --->   Operation 177 'add' 'add_ln99' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%lshr_ln7 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln99, i32 1, i32 5)" [FDTD/kernel64x64.cpp:99]   --->   Operation 178 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_40 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 %lshr_ln7)" [FDTD/kernel64x64.cpp:99]   --->   Operation 179 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i11 %tmp_40 to i64" [FDTD/kernel64x64.cpp:99]   --->   Operation 180 'zext' 'zext_ln99' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_10 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln99" [FDTD/kernel64x64.cpp:99]   --->   Operation 181 'getelementptr' 'array_buffer_0_1_a_10' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 0.00>
ST_18 : Operation 182 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_8 = load float* %array_buffer_0_1_a_10, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 182 'load' 'array_buffer_0_1_l_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 183 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_9 = load float* %array_buffer_0_1_a_9, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 183 'load' 'array_buffer_0_1_l_9' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%bondary_n_buffer_0_2 = getelementptr [32 x float]* %bondary_n_buffer_0, i64 0, i64 %zext_ln84" [FDTD/kernel64x64.cpp:84]   --->   Operation 184 'getelementptr' 'bondary_n_buffer_0_2' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 0.00>
ST_18 : Operation 185 [2/2] (3.25ns)   --->   "%bondary_n_buffer_0_3 = load float* %bondary_n_buffer_0_2, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 185 'load' 'bondary_n_buffer_0_3' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 186 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_4 = load float* %array_buffer_1_0_a_5, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 186 'load' 'array_buffer_1_0_l_4' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 187 [1/1] (1.82ns)   --->   "%add_ln84 = add i6 %trunc_ln32, -1" [FDTD/kernel64x64.cpp:84]   --->   Operation 187 'add' 'add_ln84' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%lshr_ln84_1 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln84, i32 1, i32 5)" [FDTD/kernel64x64.cpp:84]   --->   Operation 188 'partselect' 'lshr_ln84_1' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i5 %lshr_ln84_1 to i64" [FDTD/kernel64x64.cpp:84]   --->   Operation 189 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_7 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln84_1" [FDTD/kernel64x64.cpp:84]   --->   Operation 190 'getelementptr' 'array_buffer_0_1_a_7' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 0.00>
ST_18 : Operation 191 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_6 = load float* %array_buffer_0_1_a_7, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 191 'load' 'array_buffer_0_1_l_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 192 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_7 = load float* %array_buffer_0_1_a_8, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 192 'load' 'array_buffer_0_1_l_7' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 193 'br' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "br label %.preheader4.0.1"   --->   Operation 194 'br' <Predicate = (!icmp_ln30 & !icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%lshr_ln43_1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln30, i32 1, i32 6)" [FDTD/kernel64x64.cpp:43]   --->   Operation 195 'partselect' 'lshr_ln43_1' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i6 %lshr_ln43_1 to i64" [FDTD/kernel64x64.cpp:43]   --->   Operation 196 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i6 %lshr_ln43_1 to i12" [FDTD/kernel64x64.cpp:43]   --->   Operation 197 'zext' 'zext_ln43_6' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (1.63ns)   --->   "%add_ln43_2 = add i12 %zext_ln43_6, %zext_ln70_4" [FDTD/kernel64x64.cpp:43]   --->   Operation 198 'add' 'add_ln43_2' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i12 %add_ln43_2 to i64" [FDTD/kernel64x64.cpp:43]   --->   Operation 199 'zext' 'zext_ln43_7' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_6 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln43_7" [FDTD/kernel64x64.cpp:43]   --->   Operation 200 'getelementptr' 'array_buffer_0_0_a_6' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_6 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln43_7" [FDTD/kernel64x64.cpp:43]   --->   Operation 201 'getelementptr' 'array_buffer_0_1_a_6' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_4 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln43_7" [FDTD/kernel64x64.cpp:43]   --->   Operation 202 'getelementptr' 'array_buffer_1_0_a_4' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 203 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_5 = load float* %array_buffer_0_0_a_6, align 4" [FDTD/kernel64x64.cpp:43]   --->   Operation 203 'load' 'array_buffer_0_0_l_5' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%bondary_n_buffer_0_s = getelementptr [32 x float]* %bondary_n_buffer_0, i64 0, i64 %zext_ln43_1" [FDTD/kernel64x64.cpp:43]   --->   Operation 204 'getelementptr' 'bondary_n_buffer_0_s' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 205 [2/2] (3.25ns)   --->   "%bondary_n_buffer_0_1 = load float* %bondary_n_buffer_0_s, align 4" [FDTD/kernel64x64.cpp:43]   --->   Operation 205 'load' 'bondary_n_buffer_0_1' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 206 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_3 = load float* %array_buffer_1_0_a_4, align 4" [FDTD/kernel64x64.cpp:43]   --->   Operation 206 'load' 'array_buffer_1_0_l_3' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 207 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_5 = load float* %array_buffer_0_1_a_6, align 4" [FDTD/kernel64x64.cpp:43]   --->   Operation 207 'load' 'array_buffer_0_1_l_5' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%or_ln40 = or i6 %trunc_ln32, 1" [FDTD/kernel64x64.cpp:40]   --->   Operation 208 'or' 'or_ln40' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %or_ln40 to i7" [FDTD/kernel64x64.cpp:40]   --->   Operation 209 'zext' 'zext_ln40' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (1.42ns)   --->   "%icmp_ln54_1 = icmp eq i6 %or_ln40, -1" [FDTD/kernel64x64.cpp:54]   --->   Operation 210 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln30)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.97ns)   --->   "%and_ln54 = and i1 %icmp_ln54_1, %select_ln30_3" [FDTD/kernel64x64.cpp:54]   --->   Operation 211 'and' 'and_ln54' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %and_ln54, label %7, label %9" [FDTD/kernel64x64.cpp:54]   --->   Operation 212 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_1, label %branch3, label %12" [FDTD/kernel64x64.cpp:75]   --->   Operation 213 'br' <Predicate = (!icmp_ln30 & !and_ln54)> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%lshr_ln84_2 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln30, i32 1, i32 6)" [FDTD/kernel64x64.cpp:84]   --->   Operation 214 'partselect' 'lshr_ln84_2' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i6 %lshr_ln84_2 to i64" [FDTD/kernel64x64.cpp:84]   --->   Operation 215 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln84_9 = zext i6 %lshr_ln84_2 to i12" [FDTD/kernel64x64.cpp:84]   --->   Operation 216 'zext' 'zext_ln84_9' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (1.63ns)   --->   "%add_ln84_4 = add i12 %zext_ln84_9, %zext_ln70_4" [FDTD/kernel64x64.cpp:84]   --->   Operation 217 'add' 'add_ln84_4' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln84_10 = zext i12 %add_ln84_4 to i64" [FDTD/kernel64x64.cpp:84]   --->   Operation 218 'zext' 'zext_ln84_10' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_5 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln84_2" [FDTD/kernel64x64.cpp:84]   --->   Operation 219 'getelementptr' 'array_buffer_1_1_a_5' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (1.63ns)   --->   "%add_ln91_4 = add i12 %zext_ln84_9, %sext_ln77_2" [FDTD/kernel64x64.cpp:91]   --->   Operation 220 'add' 'add_ln91_4' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i12 %add_ln91_4 to i64" [FDTD/kernel64x64.cpp:91]   --->   Operation 221 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_6 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln91_1" [FDTD/kernel64x64.cpp:91]   --->   Operation 222 'getelementptr' 'array_buffer_1_1_a_6' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_7 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln84_10" [FDTD/kernel64x64.cpp:99]   --->   Operation 223 'getelementptr' 'array_buffer_1_1_a_7' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%array_buffer_tmp_0_6 = getelementptr [1024 x float]* %array_buffer_tmp_0_1, i64 0, i64 %zext_ln84_2" [FDTD/kernel64x64.cpp:84]   --->   Operation 224 'getelementptr' 'array_buffer_tmp_0_6' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %select_ln30_3, label %11, label %branch1" [FDTD/kernel64x64.cpp:82]   --->   Operation 225 'br' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 226 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_5 = load float* %array_buffer_1_1_a_6, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 226 'load' 'array_buffer_1_1_l_5' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 227 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_6 = load float* %array_buffer_1_1_a_7, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 227 'load' 'array_buffer_1_1_l_6' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 228 [1/1] (1.82ns)   --->   "%add_ln99_1 = add i7 %zext_ln40, -1" [FDTD/kernel64x64.cpp:99]   --->   Operation 228 'add' 'add_ln99_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_43 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln99_1, i32 1, i32 6)" [FDTD/kernel64x64.cpp:99]   --->   Operation 229 'partselect' 'tmp_43' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i6 %tmp_43 to i12" [FDTD/kernel64x64.cpp:99]   --->   Operation 230 'sext' 'sext_ln99' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (1.63ns)   --->   "%add_ln99_6 = add i12 %sext_ln99, %zext_ln70_4" [FDTD/kernel64x64.cpp:99]   --->   Operation 231 'add' 'add_ln99_6' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i12 %add_ln99_6 to i64" [FDTD/kernel64x64.cpp:99]   --->   Operation 232 'zext' 'zext_ln99_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_10 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln99_1" [FDTD/kernel64x64.cpp:99]   --->   Operation 233 'getelementptr' 'array_buffer_0_0_a_10' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 234 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_9 = load float* %array_buffer_0_0_a_10, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 234 'load' 'array_buffer_0_0_l_9' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%bondary_n_buffer_1_2 = getelementptr [32 x float]* %bondary_n_buffer_1, i64 0, i64 %zext_ln84_2" [FDTD/kernel64x64.cpp:84]   --->   Operation 235 'getelementptr' 'bondary_n_buffer_1_2' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 236 [2/2] (3.25ns)   --->   "%bondary_n_buffer_1_3 = load float* %bondary_n_buffer_1_2, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 236 'load' 'bondary_n_buffer_1_3' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 237 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_4 = load float* %array_buffer_1_1_a_5, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 237 'load' 'array_buffer_1_1_l_4' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 238 [1/1] (1.82ns)   --->   "%add_ln84_1 = add i7 %zext_ln40, -1" [FDTD/kernel64x64.cpp:84]   --->   Operation 238 'add' 'add_ln84_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln84_1, i32 1, i32 6)" [FDTD/kernel64x64.cpp:84]   --->   Operation 239 'partselect' 'trunc_ln84_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i6 %trunc_ln84_1 to i31" [FDTD/kernel64x64.cpp:84]   --->   Operation 240 'sext' 'sext_ln84' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i31 %sext_ln84 to i64" [FDTD/kernel64x64.cpp:84]   --->   Operation 241 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_8 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln84_3" [FDTD/kernel64x64.cpp:84]   --->   Operation 242 'getelementptr' 'array_buffer_0_0_a_8' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 243 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_7 = load float* %array_buffer_0_0_a_8, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 243 'load' 'array_buffer_0_0_l_7' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 244 'br' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "br label %.preheader4.preheader.1"   --->   Operation 245 'br' <Predicate = (!icmp_ln30 & !and_ln54)> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (1.48ns)   --->   "%icmp_ln48_2 = icmp eq i7 %select_ln30, 0" [FDTD/kernel64x64.cpp:48]   --->   Operation 246 'icmp' 'icmp_ln48_2' <Predicate = (!icmp_ln30)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [1/1] (0.97ns)   --->   "%and_ln48 = and i1 %icmp_ln48_2, %select_ln30_4" [FDTD/kernel64x64.cpp:48]   --->   Operation 247 'and' 'and_ln48' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %and_ln48, label %13, label %16" [FDTD/kernel64x64.cpp:48]   --->   Operation 248 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48_2, label %15, label %17" [FDTD/kernel64x64.cpp:68]   --->   Operation 249 'br' <Predicate = (!icmp_ln30 & !and_ln48)> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%lshr_ln84_5 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln30, i32 1, i32 6)" [FDTD/kernel64x64.cpp:84]   --->   Operation 250 'partselect' 'lshr_ln84_5' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln84_5 = zext i6 %lshr_ln84_5 to i64" [FDTD/kernel64x64.cpp:84]   --->   Operation 251 'zext' 'zext_ln84_5' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %select_ln30_4, label %branch7354, label %branch5336" [FDTD/kernel64x64.cpp:89]   --->   Operation 252 'br' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%bondary_s_buffer_0_2 = getelementptr [32 x float]* %bondary_s_buffer_0, i64 0, i64 %zext_ln84_5" [FDTD/kernel64x64.cpp:91]   --->   Operation 253 'getelementptr' 'bondary_s_buffer_0_2' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 0.00>
ST_18 : Operation 254 [2/2] (3.25ns)   --->   "%bondary_s_buffer_0_3 = load float* %bondary_s_buffer_0_2, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 254 'load' 'bondary_s_buffer_0_3' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "br label %.preheader4.1.1"   --->   Operation 255 'br' <Predicate = (!icmp_ln30 & !and_ln48)> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (0.97ns)   --->   "%and_ln61 = and i1 %icmp_ln54_1, %select_ln30_4" [FDTD/kernel64x64.cpp:61]   --->   Operation 256 'and' 'and_ln61' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %and_ln61, label %19, label %22" [FDTD/kernel64x64.cpp:61]   --->   Operation 257 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_1, label %21, label %23" [FDTD/kernel64x64.cpp:75]   --->   Operation 258 'br' <Predicate = (!icmp_ln30 & !and_ln61)> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%lshr_ln84_6 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln30, i32 1, i32 6)" [FDTD/kernel64x64.cpp:84]   --->   Operation 259 'partselect' 'lshr_ln84_6' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln84_6 = zext i6 %lshr_ln84_6 to i64" [FDTD/kernel64x64.cpp:84]   --->   Operation 260 'zext' 'zext_ln84_6' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %select_ln30_4, label %25, label %26" [FDTD/kernel64x64.cpp:89]   --->   Operation 261 'br' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%bondary_s_buffer_1_2 = getelementptr [32 x float]* %bondary_s_buffer_1, i64 0, i64 %zext_ln84_6" [FDTD/kernel64x64.cpp:91]   --->   Operation 262 'getelementptr' 'bondary_s_buffer_1_2' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_18 : Operation 263 [2/2] (3.25ns)   --->   "%bondary_s_buffer_1_3 = load float* %bondary_s_buffer_1_2, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 263 'load' 'bondary_s_buffer_1_3' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "br label %hls_label_1_end"   --->   Operation 264 'br' <Predicate = (!icmp_ln30 & !and_ln61)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i6 %or_ln43 to i7" [FDTD/kernel64x64.cpp:43]   --->   Operation 265 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %lshr_ln, i5 0)" [FDTD/kernel64x64.cpp:77]   --->   Operation 266 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i11 %tmp_18 to i64" [FDTD/kernel64x64.cpp:77]   --->   Operation 267 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%or_ln77 = or i11 %tmp_18, 31" [FDTD/kernel64x64.cpp:77]   --->   Operation 268 'or' 'or_ln77' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln77)" [FDTD/kernel64x64.cpp:77]   --->   Operation 269 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln77" [FDTD/kernel64x64.cpp:50]   --->   Operation 270 'getelementptr' 'array_buffer_1_0_a' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_3 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %tmp_19" [FDTD/kernel64x64.cpp:63]   --->   Operation 271 'getelementptr' 'array_buffer_1_1_a_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 272 [1/2] (3.25ns)   --->   "%bondary_w_buffer_0_1 = load float* %bondary_w_buffer_0_s, align 4" [FDTD/kernel64x64.cpp:43]   --->   Operation 272 'load' 'bondary_w_buffer_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 273 [1/2] (3.25ns)   --->   "%bondary_e_buffer_0_1 = load float* %bondary_e_buffer_0_s, align 4" [FDTD/kernel64x64.cpp:56]   --->   Operation 273 'load' 'bondary_e_buffer_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 274 [1/1] (1.82ns)   --->   "%add_ln43 = add i7 1, %zext_ln43_2" [FDTD/kernel64x64.cpp:43]   --->   Operation 274 'add' 'add_ln43' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [1/1] (1.82ns)   --->   "%add_ln50_1 = add i7 -1, %zext_ln43_2" [FDTD/kernel64x64.cpp:50]   --->   Operation 275 'add' 'add_ln50_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l = load float* %array_buffer_1_0_a, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 276 'load' 'array_buffer_1_0_l' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln50_1, i32 1, i32 6)" [FDTD/kernel64x64.cpp:50]   --->   Operation 277 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_20 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln4, i5 0)" [FDTD/kernel64x64.cpp:50]   --->   Operation 278 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i11 %tmp_20 to i36" [FDTD/kernel64x64.cpp:50]   --->   Operation 279 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i36 %sext_ln50 to i64" [FDTD/kernel64x64.cpp:50]   --->   Operation 280 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 281 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_4 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln50" [FDTD/kernel64x64.cpp:50]   --->   Operation 281 'getelementptr' 'array_buffer_0_0_a_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 282 [1/1] (0.00ns)   --->   "%or_ln63 = or i11 %tmp_20, 31" [FDTD/kernel64x64.cpp:63]   --->   Operation 282 'or' 'or_ln63' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i11 %or_ln63 to i36" [FDTD/kernel64x64.cpp:63]   --->   Operation 283 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %sext_ln63)" [FDTD/kernel64x64.cpp:63]   --->   Operation 284 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 285 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_4 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %tmp_21" [FDTD/kernel64x64.cpp:63]   --->   Operation 285 'getelementptr' 'array_buffer_0_1_a_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 286 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_1 = load float* %array_buffer_0_0_a_4, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 286 'load' 'array_buffer_0_0_l_1' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 287 [1/2] (3.25ns)   --->   "%bondary_w_buffer_1_1 = load float* %bondary_w_buffer_1_s, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 287 'load' 'bondary_w_buffer_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 288 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_2 = load float* %array_buffer_1_1_a_3, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 288 'load' 'array_buffer_1_1_l_2' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 289 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_1 = load float* %array_buffer_0_1_a_4, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 289 'load' 'array_buffer_0_1_l_1' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 290 [1/2] (3.25ns)   --->   "%bondary_e_buffer_1_1 = load float* %bondary_e_buffer_1_s, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 290 'load' 'bondary_e_buffer_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 291 [1/1] (0.00ns)   --->   "%lshr_ln4 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln43, i32 1, i32 6)" [FDTD/kernel64x64.cpp:77]   --->   Operation 291 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %lshr_ln4, i5 0)" [FDTD/kernel64x64.cpp:70]   --->   Operation 292 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i11 %tmp_22 to i64" [FDTD/kernel64x64.cpp:70]   --->   Operation 293 'zext' 'zext_ln70' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_5 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln70" [FDTD/kernel64x64.cpp:70]   --->   Operation 294 'getelementptr' 'array_buffer_0_0_a_5' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln77_1 = or i11 %tmp_22, 31" [FDTD/kernel64x64.cpp:77]   --->   Operation 295 'or' 'or_ln77_1' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln77_1)" [FDTD/kernel64x64.cpp:77]   --->   Operation 296 'bitconcatenate' 'tmp_23' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_5 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %tmp_23" [FDTD/kernel64x64.cpp:77]   --->   Operation 297 'getelementptr' 'array_buffer_0_1_a_5' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_19 : Operation 298 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_2 = load float* %array_buffer_0_1_a_5, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 298 'load' 'array_buffer_0_1_l_2' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 299 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_2 = load float* %array_buffer_0_0_a_5, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 299 'load' 'array_buffer_0_0_l_2' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_24 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln5, i5 0)" [FDTD/kernel64x64.cpp:70]   --->   Operation 300 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i11 %tmp_24 to i36" [FDTD/kernel64x64.cpp:70]   --->   Operation 301 'sext' 'sext_ln70' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i36 %sext_ln70 to i64" [FDTD/kernel64x64.cpp:70]   --->   Operation 302 'zext' 'zext_ln70_1' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_3 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln70_1" [FDTD/kernel64x64.cpp:70]   --->   Operation 303 'getelementptr' 'array_buffer_1_0_a_3' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%or_ln77_2 = or i11 %tmp_24, 31" [FDTD/kernel64x64.cpp:77]   --->   Operation 304 'or' 'or_ln77_2' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i11 %or_ln77_2 to i36" [FDTD/kernel64x64.cpp:77]   --->   Operation 305 'sext' 'sext_ln77' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %sext_ln77)" [FDTD/kernel64x64.cpp:77]   --->   Operation 306 'bitconcatenate' 'tmp_25' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_4 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %tmp_25" [FDTD/kernel64x64.cpp:77]   --->   Operation 307 'getelementptr' 'array_buffer_1_1_a_4' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_19 : Operation 308 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_3 = load float* %array_buffer_1_1_a_4, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 308 'load' 'array_buffer_1_1_l_3' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 309 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_2 = load float* %array_buffer_1_0_a_3, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 309 'load' 'array_buffer_1_0_l_2' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i6 %or_ln43_1 to i7" [FDTD/kernel64x64.cpp:43]   --->   Operation 310 'zext' 'zext_ln43_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_26 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %lshr_ln43_mid1, i5 0)" [FDTD/kernel64x64.cpp:77]   --->   Operation 311 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i11 %tmp_26 to i64" [FDTD/kernel64x64.cpp:77]   --->   Operation 312 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln77_3 = or i11 %tmp_26, 31" [FDTD/kernel64x64.cpp:77]   --->   Operation 313 'or' 'or_ln77_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln77_3)" [FDTD/kernel64x64.cpp:77]   --->   Operation 314 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_13 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln77_1" [FDTD/kernel64x64.cpp:50]   --->   Operation 315 'getelementptr' 'array_buffer_1_0_a_13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_13 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %tmp_27" [FDTD/kernel64x64.cpp:63]   --->   Operation 316 'getelementptr' 'array_buffer_1_1_a_13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 317 [1/2] (3.25ns)   --->   "%bondary_w_buffer_0_3 = load float* %bondary_w_buffer_0_2, align 4" [FDTD/kernel64x64.cpp:43]   --->   Operation 317 'load' 'bondary_w_buffer_0_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %select_ln30_2 to i64" [FDTD/kernel64x64.cpp:30]   --->   Operation 318 'zext' 'zext_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%bondary_w_buffer_0_4 = getelementptr [32 x float]* %bondary_w_buffer_0, i64 0, i64 %zext_ln30" [FDTD/kernel64x64.cpp:43]   --->   Operation 319 'getelementptr' 'bondary_w_buffer_0_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 320 [2/2] (3.25ns)   --->   "%bondary_w_buffer_0_5 = load float* %bondary_w_buffer_0_4, align 4" [FDTD/kernel64x64.cpp:30]   --->   Operation 320 'load' 'bondary_w_buffer_0_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 321 [1/2] (3.25ns)   --->   "%bondary_e_buffer_0_3 = load float* %bondary_e_buffer_0_2, align 4" [FDTD/kernel64x64.cpp:56]   --->   Operation 321 'load' 'bondary_e_buffer_0_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%bondary_e_buffer_0_4 = getelementptr [32 x float]* %bondary_e_buffer_0, i64 0, i64 %zext_ln30" [FDTD/kernel64x64.cpp:56]   --->   Operation 322 'getelementptr' 'bondary_e_buffer_0_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 323 [2/2] (3.25ns)   --->   "%bondary_e_buffer_0_5 = load float* %bondary_e_buffer_0_4, align 4" [FDTD/kernel64x64.cpp:30]   --->   Operation 323 'load' 'bondary_e_buffer_0_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 324 [1/1] (1.82ns)   --->   "%add_ln43_1 = add i7 1, %zext_ln43_3" [FDTD/kernel64x64.cpp:43]   --->   Operation 324 'add' 'add_ln43_1' <Predicate = (!icmp_ln30)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [1/1] (1.82ns)   --->   "%add_ln50_3 = add i7 -1, %zext_ln43_3" [FDTD/kernel64x64.cpp:50]   --->   Operation 325 'add' 'add_ln50_3' <Predicate = (!icmp_ln30)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 326 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_12 = load float* %array_buffer_1_0_a_13, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 326 'load' 'array_buffer_1_0_l_12' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln50_mid1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln50_3, i32 1, i32 6)" [FDTD/kernel64x64.cpp:50]   --->   Operation 327 'partselect' 'trunc_ln50_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_29 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln50_mid1, i5 0)" [FDTD/kernel64x64.cpp:50]   --->   Operation 328 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln50_1 = sext i11 %tmp_29 to i36" [FDTD/kernel64x64.cpp:50]   --->   Operation 329 'sext' 'sext_ln50_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i36 %sext_ln50_1 to i64" [FDTD/kernel64x64.cpp:50]   --->   Operation 330 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_16 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln50_1" [FDTD/kernel64x64.cpp:50]   --->   Operation 331 'getelementptr' 'array_buffer_0_0_a_16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 332 [1/1] (0.00ns)   --->   "%or_ln63_1 = or i11 %tmp_29, 31" [FDTD/kernel64x64.cpp:63]   --->   Operation 332 'or' 'or_ln63_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i11 %or_ln63_1 to i36" [FDTD/kernel64x64.cpp:63]   --->   Operation 333 'sext' 'sext_ln63_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %sext_ln63_1)" [FDTD/kernel64x64.cpp:63]   --->   Operation 334 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_16 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %tmp_30" [FDTD/kernel64x64.cpp:63]   --->   Operation 335 'getelementptr' 'array_buffer_0_1_a_16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (1.18ns)   --->   "%select_ln30_5 = select i1 %tmp_28, i6 %trunc_ln50_mid1, i6 %trunc_ln4" [FDTD/kernel64x64.cpp:30]   --->   Operation 336 'select' 'select_ln30_5' <Predicate = (!icmp_ln30)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 337 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_13 = load float* %array_buffer_0_0_a_16, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 337 'load' 'array_buffer_0_0_l_13' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 338 [1/2] (3.25ns)   --->   "%bondary_w_buffer_1_3 = load float* %bondary_w_buffer_1_2, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 338 'load' 'bondary_w_buffer_1_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 339 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_13 = load float* %array_buffer_1_1_a_13, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 339 'load' 'array_buffer_1_1_l_13' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 340 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_13 = load float* %array_buffer_0_1_a_16, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 340 'load' 'array_buffer_0_1_l_13' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 341 [1/2] (3.25ns)   --->   "%bondary_e_buffer_1_3 = load float* %bondary_e_buffer_1_2, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 341 'load' 'bondary_e_buffer_1_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%lshr_ln77_mid1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln43_1, i32 1, i32 6)" [FDTD/kernel64x64.cpp:77]   --->   Operation 342 'partselect' 'lshr_ln77_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_31 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %lshr_ln77_mid1, i5 0)" [FDTD/kernel64x64.cpp:70]   --->   Operation 343 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i11 %tmp_31 to i64" [FDTD/kernel64x64.cpp:70]   --->   Operation 344 'zext' 'zext_ln70_2' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_17 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln70_2" [FDTD/kernel64x64.cpp:70]   --->   Operation 345 'getelementptr' 'array_buffer_0_0_a_17' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%or_ln77_5 = or i11 %tmp_31, 31" [FDTD/kernel64x64.cpp:77]   --->   Operation 346 'or' 'or_ln77_5' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln77_5)" [FDTD/kernel64x64.cpp:77]   --->   Operation 347 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_19 : Operation 348 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_17 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %tmp_33" [FDTD/kernel64x64.cpp:77]   --->   Operation 348 'getelementptr' 'array_buffer_0_1_a_17' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_19 : Operation 349 [1/1] (1.18ns)   --->   "%select_ln30_8 = select i1 %tmp_28, i6 %lshr_ln77_mid1, i6 %lshr_ln4" [FDTD/kernel64x64.cpp:30]   --->   Operation 349 'select' 'select_ln30_8' <Predicate = (!icmp_ln30)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 350 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_14 = load float* %array_buffer_0_1_a_17, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 350 'load' 'array_buffer_0_1_l_14' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 351 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_14 = load float* %array_buffer_0_0_a_17, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 351 'load' 'array_buffer_0_0_l_14' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln77_mid1, i5 0)" [FDTD/kernel64x64.cpp:70]   --->   Operation 352 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i11 %tmp_34 to i36" [FDTD/kernel64x64.cpp:70]   --->   Operation 353 'sext' 'sext_ln70_1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i36 %sext_ln70_1 to i64" [FDTD/kernel64x64.cpp:70]   --->   Operation 354 'zext' 'zext_ln70_3' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_15 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln70_3" [FDTD/kernel64x64.cpp:70]   --->   Operation 355 'getelementptr' 'array_buffer_1_0_a_15' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln77_6 = or i11 %tmp_34, 31" [FDTD/kernel64x64.cpp:77]   --->   Operation 356 'or' 'or_ln77_6' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln77_1 = sext i11 %or_ln77_6 to i36" [FDTD/kernel64x64.cpp:77]   --->   Operation 357 'sext' 'sext_ln77_1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %sext_ln77_1)" [FDTD/kernel64x64.cpp:77]   --->   Operation 358 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_14 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %tmp_37" [FDTD/kernel64x64.cpp:77]   --->   Operation 359 'getelementptr' 'array_buffer_1_1_a_14' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_19 : Operation 360 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_14 = load float* %array_buffer_1_1_a_14, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 360 'load' 'array_buffer_1_1_l_14' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 361 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_14 = load float* %array_buffer_1_0_a_15, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 361 'load' 'array_buffer_1_0_l_14' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 362 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_6 = load float* %array_buffer_0_0_a_7, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 362 'load' 'array_buffer_0_0_l_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 363 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_5 = load float* %array_buffer_1_0_a_6, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 363 'load' 'array_buffer_1_0_l_5' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 364 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_6 = load float* %array_buffer_1_0_a_7, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 364 'load' 'array_buffer_1_0_l_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 365 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_8 = load float* %array_buffer_0_1_a_10, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 365 'load' 'array_buffer_0_1_l_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 366 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_9 = load float* %array_buffer_0_1_a_9, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 366 'load' 'array_buffer_0_1_l_9' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 367 [1/2] (3.25ns)   --->   "%bondary_n_buffer_0_3 = load float* %bondary_n_buffer_0_2, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 367 'load' 'bondary_n_buffer_0_3' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 368 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_4 = load float* %array_buffer_1_0_a_5, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 368 'load' 'array_buffer_1_0_l_4' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 369 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_6 = load float* %array_buffer_0_1_a_7, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 369 'load' 'array_buffer_0_1_l_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 370 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_7 = load float* %array_buffer_0_1_a_8, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 370 'load' 'array_buffer_0_1_l_7' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 371 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_5 = load float* %array_buffer_0_0_a_6, align 4" [FDTD/kernel64x64.cpp:43]   --->   Operation 371 'load' 'array_buffer_0_0_l_5' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 372 [1/2] (3.25ns)   --->   "%bondary_n_buffer_0_1 = load float* %bondary_n_buffer_0_s, align 4" [FDTD/kernel64x64.cpp:43]   --->   Operation 372 'load' 'bondary_n_buffer_0_1' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 373 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_3 = load float* %array_buffer_1_0_a_4, align 4" [FDTD/kernel64x64.cpp:43]   --->   Operation 373 'load' 'array_buffer_1_0_l_3' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 374 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_5 = load float* %array_buffer_0_1_a_6, align 4" [FDTD/kernel64x64.cpp:43]   --->   Operation 374 'load' 'array_buffer_0_1_l_5' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 375 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_5 = load float* %array_buffer_1_1_a_6, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 375 'load' 'array_buffer_1_1_l_5' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 376 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_6 = load float* %array_buffer_1_1_a_7, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 376 'load' 'array_buffer_1_1_l_6' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 377 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_9 = load float* %array_buffer_0_0_a_10, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 377 'load' 'array_buffer_0_0_l_9' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 378 [1/2] (3.25ns)   --->   "%bondary_n_buffer_1_3 = load float* %bondary_n_buffer_1_2, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 378 'load' 'bondary_n_buffer_1_3' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 379 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_4 = load float* %array_buffer_1_1_a_5, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 379 'load' 'array_buffer_1_1_l_4' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 380 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_7 = load float* %array_buffer_0_0_a_8, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 380 'load' 'array_buffer_0_0_l_7' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 381 [1/2] (3.25ns)   --->   "%bondary_s_buffer_0_3 = load float* %bondary_s_buffer_0_2, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 381 'load' 'bondary_s_buffer_0_3' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 382 [1/2] (3.25ns)   --->   "%bondary_s_buffer_1_3 = load float* %bondary_s_buffer_1_2, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 382 'load' 'bondary_s_buffer_1_3' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 383 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l = load float* %array_buffer_1_0_a, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 383 'load' 'array_buffer_1_0_l' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 384 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_1 = load float* %array_buffer_0_0_a_4, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 384 'load' 'array_buffer_0_0_l_1' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 385 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_2 = load float* %array_buffer_1_1_a_3, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 385 'load' 'array_buffer_1_1_l_2' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 386 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_1 = load float* %array_buffer_0_1_a_4, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 386 'load' 'array_buffer_0_1_l_1' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 387 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_2 = load float* %array_buffer_0_1_a_5, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 387 'load' 'array_buffer_0_1_l_2' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 388 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_2 = load float* %array_buffer_0_0_a_5, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 388 'load' 'array_buffer_0_0_l_2' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 389 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_3 = load float* %array_buffer_1_1_a_4, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 389 'load' 'array_buffer_1_1_l_3' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 390 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_2 = load float* %array_buffer_1_0_a_3, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 390 'load' 'array_buffer_1_0_l_2' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 391 [1/2] (3.25ns)   --->   "%bondary_w_buffer_0_5 = load float* %bondary_w_buffer_0_4, align 4" [FDTD/kernel64x64.cpp:30]   --->   Operation 391 'load' 'bondary_w_buffer_0_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 392 [1/2] (3.25ns)   --->   "%bondary_e_buffer_0_5 = load float* %bondary_e_buffer_0_4, align 4" [FDTD/kernel64x64.cpp:30]   --->   Operation 392 'load' 'bondary_e_buffer_0_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 393 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_12 = load float* %array_buffer_1_0_a_13, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 393 'load' 'array_buffer_1_0_l_12' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_35 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_5, i5 0)" [FDTD/kernel64x64.cpp:50]   --->   Operation 394 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_20 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln50_2 = sext i11 %tmp_35 to i12" [FDTD/kernel64x64.cpp:50]   --->   Operation 395 'sext' 'sext_ln50_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_20 : Operation 396 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_13 = load float* %array_buffer_0_0_a_16, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 396 'load' 'array_buffer_0_0_l_13' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 397 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_13 = load float* %array_buffer_1_1_a_13, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 397 'load' 'array_buffer_1_1_l_13' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 398 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_13 = load float* %array_buffer_0_1_a_16, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 398 'load' 'array_buffer_0_1_l_13' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_8, i5 0)" [FDTD/kernel64x64.cpp:77]   --->   Operation 399 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_20 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i11 %tmp_36 to i12" [FDTD/kernel64x64.cpp:77]   --->   Operation 400 'zext' 'zext_ln77_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_20 : Operation 401 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_14 = load float* %array_buffer_0_1_a_17, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 401 'load' 'array_buffer_0_1_l_14' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 402 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_14 = load float* %array_buffer_0_0_a_17, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 402 'load' 'array_buffer_0_0_l_14' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 403 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_14 = load float* %array_buffer_1_1_a_14, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 403 'load' 'array_buffer_1_1_l_14' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 404 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_14 = load float* %array_buffer_1_0_a_15, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 404 'load' 'array_buffer_1_0_l_14' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 405 [4/4] (5.70ns)   --->   "%prod1_8 = fmul float %array_buffer_0_0_l_6, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 405 'fmul' 'prod1_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 406 [5/5] (7.25ns)   --->   "%tmp_14 = fadd float %array_buffer_1_0_l_5, %array_buffer_1_0_l_6" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 406 'fadd' 'tmp_14' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 407 [5/5] (7.25ns)   --->   "%tmp_15 = fadd float %array_buffer_0_1_l_8, %array_buffer_0_1_l_9" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 407 'fadd' 'tmp_15' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 408 [4/4] (5.70ns)   --->   "%prod1_6 = fmul float %array_buffer_0_0_l_6, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:84]   --->   Operation 408 'fmul' 'prod1_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 409 [5/5] (7.25ns)   --->   "%tmp_10 = fadd float %bondary_n_buffer_0_3, %array_buffer_1_0_l_4" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 409 'fadd' 'tmp_10' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 410 [5/5] (7.25ns)   --->   "%tmp_11 = fadd float %array_buffer_0_1_l_6, %array_buffer_0_1_l_7" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 410 'fadd' 'tmp_11' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 411 [4/4] (5.70ns)   --->   "%prod1 = fmul float %array_buffer_0_0_l_5, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:43]   --->   Operation 411 'fmul' 'prod1' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 412 [5/5] (7.25ns)   --->   "%tmp1 = fadd float %bondary_n_buffer_0_1, %array_buffer_1_0_l_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:43]   --->   Operation 412 'fadd' 'tmp1' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 413 [5/5] (7.25ns)   --->   "%tmp_31_0_1 = fadd float %array_buffer_1_1_l_5, %array_buffer_1_1_l_6" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 413 'fadd' 'tmp_31_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 414 [5/5] (7.25ns)   --->   "%tmp_23_0_1 = fadd float %bondary_n_buffer_1_3, %array_buffer_1_1_l_4" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 414 'fadd' 'tmp_23_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i6 %lshr_ln84_5 to i12" [FDTD/kernel64x64.cpp:91]   --->   Operation 415 'zext' 'zext_ln91_2' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_20 : Operation 416 [1/1] (1.63ns)   --->   "%add_ln91_5 = add i12 %zext_ln91_2, %sext_ln50_2" [FDTD/kernel64x64.cpp:91]   --->   Operation 416 'add' 'add_ln91_5' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln91_3 = zext i12 %add_ln91_5 to i64" [FDTD/kernel64x64.cpp:91]   --->   Operation 417 'zext' 'zext_ln91_3' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_20 : Operation 418 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_12 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln91_3" [FDTD/kernel64x64.cpp:91]   --->   Operation 418 'getelementptr' 'array_buffer_0_0_a_12' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_20 : Operation 419 [1/1] (1.63ns)   --->   "%add_ln99_7 = add i12 %zext_ln91_2, %zext_ln77_3" [FDTD/kernel64x64.cpp:99]   --->   Operation 419 'add' 'add_ln99_7' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln99_3 = zext i12 %add_ln99_7 to i64" [FDTD/kernel64x64.cpp:99]   --->   Operation 420 'zext' 'zext_ln99_3' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_20 : Operation 421 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_13 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln99_3" [FDTD/kernel64x64.cpp:99]   --->   Operation 421 'getelementptr' 'array_buffer_0_0_a_13' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_20 : Operation 422 [1/1] (1.63ns)   --->   "%add_ln84_5 = add i12 %zext_ln91_2, %zext_ln70_4" [FDTD/kernel64x64.cpp:84]   --->   Operation 422 'add' 'add_ln84_5' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln84_11 = zext i12 %add_ln84_5 to i64" [FDTD/kernel64x64.cpp:84]   --->   Operation 423 'zext' 'zext_ln84_11' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_8 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln84_11" [FDTD/kernel64x64.cpp:84]   --->   Operation 424 'getelementptr' 'array_buffer_1_0_a_8' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_20 : Operation 425 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_8 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln84_11" [FDTD/kernel64x64.cpp:91]   --->   Operation 425 'getelementptr' 'array_buffer_1_1_a_8' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_20 : Operation 426 [1/1] (0.00ns)   --->   "%array_buffer_tmp_1_2 = getelementptr [1024 x float]* %array_buffer_tmp_1_s, i64 0, i64 %zext_ln84_11" [FDTD/kernel64x64.cpp:91]   --->   Operation 426 'getelementptr' 'array_buffer_tmp_1_2' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_20 : Operation 427 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_7 = load float* %array_buffer_1_0_a_8, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 427 'load' 'array_buffer_1_0_l_7' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 428 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_11 = load float* %array_buffer_0_0_a_12, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 428 'load' 'array_buffer_0_0_l_11' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 429 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_12 = load float* %array_buffer_0_0_a_13, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 429 'load' 'array_buffer_0_0_l_12' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 430 [1/1] (1.82ns)   --->   "%add_ln99_3 = add i6 %trunc_ln32, -1" [FDTD/kernel64x64.cpp:99]   --->   Operation 430 'add' 'add_ln99_3' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 431 [1/1] (0.00ns)   --->   "%lshr_ln99_3 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln99_3, i32 1, i32 5)" [FDTD/kernel64x64.cpp:99]   --->   Operation 431 'partselect' 'lshr_ln99_3' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 0.00>
ST_20 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_49 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 %lshr_ln99_3)" [FDTD/kernel64x64.cpp:99]   --->   Operation 432 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 0.00>
ST_20 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln99_4 = zext i11 %tmp_49 to i64" [FDTD/kernel64x64.cpp:99]   --->   Operation 433 'zext' 'zext_ln99_4' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 0.00>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_10 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln99_4" [FDTD/kernel64x64.cpp:99]   --->   Operation 434 'getelementptr' 'array_buffer_1_1_a_10' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 0.00>
ST_20 : Operation 435 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_9 = load float* %array_buffer_1_1_a_10, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 435 'load' 'array_buffer_1_1_l_9' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 436 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_10 = load float* %array_buffer_1_1_a_8, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 436 'load' 'array_buffer_1_1_l_10' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 437 [1/1] (1.82ns)   --->   "%add_ln91 = add i6 %trunc_ln32, -1" [FDTD/kernel64x64.cpp:91]   --->   Operation 437 'add' 'add_ln91' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 438 [1/1] (0.00ns)   --->   "%lshr_ln8 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln91, i32 1, i32 5)" [FDTD/kernel64x64.cpp:91]   --->   Operation 438 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 0.00>
ST_20 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_47 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 %lshr_ln8)" [FDTD/kernel64x64.cpp:91]   --->   Operation 439 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 0.00>
ST_20 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln91_4 = zext i11 %tmp_47 to i64" [FDTD/kernel64x64.cpp:91]   --->   Operation 440 'zext' 'zext_ln91_4' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 0.00>
ST_20 : Operation 441 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_9 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln91_4" [FDTD/kernel64x64.cpp:91]   --->   Operation 441 'getelementptr' 'array_buffer_1_1_a_9' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 0.00>
ST_20 : Operation 442 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_7 = load float* %array_buffer_1_1_a_9, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 442 'load' 'array_buffer_1_1_l_7' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 443 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_8 = load float* %array_buffer_1_1_a_8, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 443 'load' 'array_buffer_1_1_l_8' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln91_5 = zext i6 %lshr_ln84_6 to i12" [FDTD/kernel64x64.cpp:91]   --->   Operation 444 'zext' 'zext_ln91_5' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_20 : Operation 445 [1/1] (1.63ns)   --->   "%add_ln91_6 = add i12 %zext_ln91_5, %sext_ln50_2" [FDTD/kernel64x64.cpp:91]   --->   Operation 445 'add' 'add_ln91_6' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln91_6 = zext i12 %add_ln91_6 to i64" [FDTD/kernel64x64.cpp:91]   --->   Operation 446 'zext' 'zext_ln91_6' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_20 : Operation 447 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_12 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln91_6" [FDTD/kernel64x64.cpp:91]   --->   Operation 447 'getelementptr' 'array_buffer_0_1_a_12' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_20 : Operation 448 [1/1] (1.63ns)   --->   "%add_ln99_8 = add i12 %zext_ln91_5, %zext_ln77_3" [FDTD/kernel64x64.cpp:99]   --->   Operation 448 'add' 'add_ln99_8' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln99_5 = zext i12 %add_ln99_8 to i64" [FDTD/kernel64x64.cpp:99]   --->   Operation 449 'zext' 'zext_ln99_5' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_20 : Operation 450 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_13 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln99_5" [FDTD/kernel64x64.cpp:99]   --->   Operation 450 'getelementptr' 'array_buffer_0_1_a_13' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_20 : Operation 451 [1/1] (1.63ns)   --->   "%add_ln84_6 = add i12 %zext_ln91_5, %zext_ln70_4" [FDTD/kernel64x64.cpp:84]   --->   Operation 451 'add' 'add_ln84_6' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 452 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_11 = load float* %array_buffer_0_1_a_12, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 452 'load' 'array_buffer_0_1_l_11' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 453 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_12 = load float* %array_buffer_0_1_a_13, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 453 'load' 'array_buffer_0_1_l_12' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 454 [1/1] (1.82ns)   --->   "%add_ln99_4 = add i7 %zext_ln40, -1" [FDTD/kernel64x64.cpp:99]   --->   Operation 454 'add' 'add_ln99_4' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_54 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln99_4, i32 1, i32 6)" [FDTD/kernel64x64.cpp:99]   --->   Operation 455 'partselect' 'tmp_54' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_20 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln99_1 = sext i6 %tmp_54 to i12" [FDTD/kernel64x64.cpp:99]   --->   Operation 456 'sext' 'sext_ln99_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_20 : Operation 457 [1/1] (1.63ns)   --->   "%add_ln99_9 = add i12 %sext_ln99_1, %zext_ln70_4" [FDTD/kernel64x64.cpp:99]   --->   Operation 457 'add' 'add_ln99_9' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln99_6 = zext i12 %add_ln99_9 to i64" [FDTD/kernel64x64.cpp:99]   --->   Operation 458 'zext' 'zext_ln99_6' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_20 : Operation 459 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_11 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln99_6" [FDTD/kernel64x64.cpp:99]   --->   Operation 459 'getelementptr' 'array_buffer_1_0_a_11' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_20 : Operation 460 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_10 = load float* %array_buffer_1_0_a_11, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 460 'load' 'array_buffer_1_0_l_10' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 461 [1/1] (1.82ns)   --->   "%add_ln91_1 = add i7 %zext_ln40, -1" [FDTD/kernel64x64.cpp:91]   --->   Operation 461 'add' 'add_ln91_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_51 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln91_1, i32 1, i32 6)" [FDTD/kernel64x64.cpp:91]   --->   Operation 462 'partselect' 'tmp_51' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_20 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i6 %tmp_51 to i12" [FDTD/kernel64x64.cpp:91]   --->   Operation 463 'sext' 'sext_ln91' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_20 : Operation 464 [1/1] (1.63ns)   --->   "%add_ln91_7 = add i12 %sext_ln91, %zext_ln70_4" [FDTD/kernel64x64.cpp:91]   --->   Operation 464 'add' 'add_ln91_7' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln91_7 = zext i12 %add_ln91_7 to i64" [FDTD/kernel64x64.cpp:91]   --->   Operation 465 'zext' 'zext_ln91_7' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_20 : Operation 466 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_9 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln91_7" [FDTD/kernel64x64.cpp:91]   --->   Operation 466 'getelementptr' 'array_buffer_1_0_a_9' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_20 : Operation 467 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_8 = load float* %array_buffer_1_0_a_9, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 467 'load' 'array_buffer_1_0_l_8' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 468 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_2 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %tmp_19" [FDTD/kernel64x64.cpp:77]   --->   Operation 468 'getelementptr' 'array_buffer_0_0_a_2' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_21 : Operation 469 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_2 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %tmp_19" [FDTD/kernel64x64.cpp:77]   --->   Operation 469 'getelementptr' 'array_buffer_0_1_a_2' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_21 : Operation 470 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_2 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %tmp_19" [FDTD/kernel64x64.cpp:63]   --->   Operation 470 'getelementptr' 'array_buffer_1_0_a_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 471 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_2 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln77" [FDTD/kernel64x64.cpp:50]   --->   Operation 471 'getelementptr' 'array_buffer_1_1_a_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 472 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_1 = load float* %array_buffer_1_1_a_2, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 472 'load' 'array_buffer_1_1_l_1' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 473 [4/4] (5.70ns)   --->   "%prod1_1_1 = fmul float %array_buffer_1_0_l, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:50]   --->   Operation 473 'fmul' 'prod1_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 474 [5/5] (7.25ns)   --->   "%tmp_6_1 = fadd float %array_buffer_0_0_l_1, %bondary_s_buffer_0_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 474 'fadd' 'tmp_6_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 475 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_1 = load float* %array_buffer_1_0_a_2, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 475 'load' 'array_buffer_1_0_l_1' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 476 [4/4] (5.70ns)   --->   "%prod1_3_1_1 = fmul float %array_buffer_1_1_l_2, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:63]   --->   Operation 476 'fmul' 'prod1_3_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 477 [5/5] (7.25ns)   --->   "%tmp_11_1_1 = fadd float %array_buffer_0_1_l_1, %bondary_s_buffer_1_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 477 'fadd' 'tmp_11_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 478 [5/5] (7.25ns)   --->   "%tmp_19_1_1 = fadd float %array_buffer_0_1_l_1, %array_buffer_0_1_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 478 'fadd' 'tmp_19_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 479 [5/5] (7.25ns)   --->   "%tmp_15_1 = fadd float %array_buffer_0_0_l_1, %array_buffer_0_0_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 479 'fadd' 'tmp_15_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 480 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_3 = load float* %array_buffer_0_1_a_2, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 480 'load' 'array_buffer_0_1_l_3' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 481 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_3 = load float* %array_buffer_0_0_a_2, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 481 'load' 'array_buffer_0_0_l_3' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 482 [5/5] (7.25ns)   --->   "%tmp_19_0_1 = fadd float %array_buffer_1_1_l_3, %array_buffer_1_1_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 482 'fadd' 'tmp_19_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 483 [5/5] (7.25ns)   --->   "%tmp_s = fadd float %array_buffer_1_0_l_2, %array_buffer_1_0_l" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 483 'fadd' 'tmp_s' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 484 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_14 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %tmp_27" [FDTD/kernel64x64.cpp:77]   --->   Operation 484 'getelementptr' 'array_buffer_0_0_a_14' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_21 : Operation 485 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_14 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %tmp_27" [FDTD/kernel64x64.cpp:77]   --->   Operation 485 'getelementptr' 'array_buffer_0_1_a_14' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_21 : Operation 486 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_14 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %tmp_27" [FDTD/kernel64x64.cpp:63]   --->   Operation 486 'getelementptr' 'array_buffer_1_0_a_14' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_21 : Operation 487 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_12 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln77_1" [FDTD/kernel64x64.cpp:50]   --->   Operation 487 'getelementptr' 'array_buffer_1_1_a_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_21 : Operation 488 [5/5] (7.25ns)   --->   "%tmp_10_0_1_mid2_v_v = fadd float %array_buffer_0_0_l, %bondary_e_buffer_0_5" [FDTD/kernel64x64.cpp:30]   --->   Operation 488 'fadd' 'tmp_10_0_1_mid2_v_v' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 489 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_12 = load float* %array_buffer_1_1_a_12, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 489 'load' 'array_buffer_1_1_l_12' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 490 [4/4] (5.70ns)   --->   "%prod1_1_1_mid1 = fmul float %array_buffer_1_0_l_12, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:50]   --->   Operation 490 'fmul' 'prod1_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 491 [5/5] (7.25ns)   --->   "%tmp_6_1_mid1 = fadd float %array_buffer_0_0_l_13, %bondary_s_buffer_0_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 491 'fadd' 'tmp_6_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 492 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_13 = load float* %array_buffer_1_0_a_14, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 492 'load' 'array_buffer_1_0_l_13' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 493 [4/4] (5.70ns)   --->   "%prod1_3_1_1_mid1 = fmul float %array_buffer_1_1_l_13, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:63]   --->   Operation 493 'fmul' 'prod1_3_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 494 [5/5] (7.25ns)   --->   "%tmp_11_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %bondary_s_buffer_1_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 494 'fadd' 'tmp_11_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 495 [5/5] (7.25ns)   --->   "%tmp_19_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %array_buffer_0_1_l_14" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 495 'fadd' 'tmp_19_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 496 [5/5] (7.25ns)   --->   "%tmp_15_1_mid1 = fadd float %array_buffer_0_0_l_13, %array_buffer_0_0_l_14" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 496 'fadd' 'tmp_15_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 497 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_15 = load float* %array_buffer_0_1_a_14, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 497 'load' 'array_buffer_0_1_l_15' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 498 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_15 = load float* %array_buffer_0_0_a_14, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 498 'load' 'array_buffer_0_0_l_15' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 499 [5/5] (7.25ns)   --->   "%tmp_19_0_1_mid1 = fadd float %array_buffer_1_1_l_14, %array_buffer_1_1_l_13" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 499 'fadd' 'tmp_19_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 500 [5/5] (7.25ns)   --->   "%tmp_mid1 = fadd float %array_buffer_1_0_l_14, %array_buffer_1_0_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 500 'fadd' 'tmp_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 501 [3/4] (5.70ns)   --->   "%prod1_8 = fmul float %array_buffer_0_0_l_6, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 501 'fmul' 'prod1_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 502 [4/5] (7.25ns)   --->   "%tmp_14 = fadd float %array_buffer_1_0_l_5, %array_buffer_1_0_l_6" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 502 'fadd' 'tmp_14' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 503 [4/5] (7.25ns)   --->   "%tmp_15 = fadd float %array_buffer_0_1_l_8, %array_buffer_0_1_l_9" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 503 'fadd' 'tmp_15' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 504 [3/4] (5.70ns)   --->   "%prod1_6 = fmul float %array_buffer_0_0_l_6, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:84]   --->   Operation 504 'fmul' 'prod1_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 505 [4/5] (7.25ns)   --->   "%tmp_10 = fadd float %bondary_n_buffer_0_3, %array_buffer_1_0_l_4" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 505 'fadd' 'tmp_10' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 506 [4/5] (7.25ns)   --->   "%tmp_11 = fadd float %array_buffer_0_1_l_6, %array_buffer_0_1_l_7" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 506 'fadd' 'tmp_11' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 507 [3/4] (5.70ns)   --->   "%prod1 = fmul float %array_buffer_0_0_l_5, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:43]   --->   Operation 507 'fmul' 'prod1' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 508 [4/5] (7.25ns)   --->   "%tmp1 = fadd float %bondary_n_buffer_0_1, %array_buffer_1_0_l_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:43]   --->   Operation 508 'fadd' 'tmp1' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 509 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %bondary_w_buffer_0_5, %array_buffer_0_1_l_5" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:43]   --->   Operation 509 'fadd' 'tmp_3' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 510 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_11 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln84_10" [FDTD/kernel64x64.cpp:84]   --->   Operation 510 'getelementptr' 'array_buffer_0_1_a_11' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_21 : Operation 511 [1/1] (0.00ns)   --->   "%array_buffer_tmp_0_7 = getelementptr [1024 x float]* %array_buffer_tmp_0_1, i64 0, i64 %zext_ln84_10" [FDTD/kernel64x64.cpp:99]   --->   Operation 511 'getelementptr' 'array_buffer_tmp_0_7' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_21 : Operation 512 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_10 = load float* %array_buffer_0_1_a_11, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 512 'load' 'array_buffer_0_1_l_10' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 513 [1/1] (1.82ns)   --->   "%add_ln99_2 = add i6 %or_ln40, 1" [FDTD/kernel64x64.cpp:99]   --->   Operation 513 'add' 'add_ln99_2' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 514 [1/1] (0.00ns)   --->   "%lshr_ln99_2 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln99_2, i32 1, i32 5)" [FDTD/kernel64x64.cpp:99]   --->   Operation 514 'partselect' 'lshr_ln99_2' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_21 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_45 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 %lshr_ln99_2)" [FDTD/kernel64x64.cpp:99]   --->   Operation 515 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_21 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i11 %tmp_45 to i64" [FDTD/kernel64x64.cpp:99]   --->   Operation 516 'zext' 'zext_ln99_2' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_21 : Operation 517 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_11 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln99_2" [FDTD/kernel64x64.cpp:99]   --->   Operation 517 'getelementptr' 'array_buffer_0_0_a_11' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_21 : Operation 518 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_10 = load float* %array_buffer_0_0_a_11, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 518 'load' 'array_buffer_0_0_l_10' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 519 [4/5] (7.25ns)   --->   "%tmp_31_0_1 = fadd float %array_buffer_1_1_l_5, %array_buffer_1_1_l_6" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 519 'fadd' 'tmp_31_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 520 [1/1] (1.82ns)   --->   "%add_ln84_2 = add i6 %or_ln40, 1" [FDTD/kernel64x64.cpp:84]   --->   Operation 520 'add' 'add_ln84_2' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 521 [1/1] (0.00ns)   --->   "%lshr_ln84_4 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln84_2, i32 1, i32 5)" [FDTD/kernel64x64.cpp:84]   --->   Operation 521 'partselect' 'lshr_ln84_4' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_21 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln84_4 = zext i5 %lshr_ln84_4 to i64" [FDTD/kernel64x64.cpp:84]   --->   Operation 522 'zext' 'zext_ln84_4' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_21 : Operation 523 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_9 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln84_4" [FDTD/kernel64x64.cpp:84]   --->   Operation 523 'getelementptr' 'array_buffer_0_0_a_9' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_21 : Operation 524 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_8 = load float* %array_buffer_0_0_a_9, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 524 'load' 'array_buffer_0_0_l_8' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 525 [4/5] (7.25ns)   --->   "%tmp_23_0_1 = fadd float %bondary_n_buffer_1_3, %array_buffer_1_1_l_4" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 525 'fadd' 'tmp_23_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 526 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_7 = load float* %array_buffer_1_0_a_8, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 526 'load' 'array_buffer_1_0_l_7' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 527 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_11 = load float* %array_buffer_0_0_a_12, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 527 'load' 'array_buffer_0_0_l_11' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 528 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_12 = load float* %array_buffer_0_0_a_13, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 528 'load' 'array_buffer_0_0_l_12' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 529 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_9 = load float* %array_buffer_1_1_a_10, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 529 'load' 'array_buffer_1_1_l_9' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 530 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_10 = load float* %array_buffer_1_1_a_8, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 530 'load' 'array_buffer_1_1_l_10' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 531 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_7 = load float* %array_buffer_1_1_a_9, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 531 'load' 'array_buffer_1_1_l_7' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 532 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_8 = load float* %array_buffer_1_1_a_8, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 532 'load' 'array_buffer_1_1_l_8' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln84_12 = zext i12 %add_ln84_6 to i64" [FDTD/kernel64x64.cpp:84]   --->   Operation 533 'zext' 'zext_ln84_12' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_21 : Operation 534 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_11 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln84_12" [FDTD/kernel64x64.cpp:84]   --->   Operation 534 'getelementptr' 'array_buffer_1_1_a_11' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_21 : Operation 535 [1/1] (0.00ns)   --->   "%array_buffer_tmp_1_3 = getelementptr [1024 x float]* %array_buffer_tmp_1_1, i64 0, i64 %zext_ln84_12" [FDTD/kernel64x64.cpp:91]   --->   Operation 535 'getelementptr' 'array_buffer_tmp_1_3' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_21 : Operation 536 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l_11 = load float* %array_buffer_1_1_a_11, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 536 'load' 'array_buffer_1_1_l_11' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 537 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_11 = load float* %array_buffer_0_1_a_12, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 537 'load' 'array_buffer_0_1_l_11' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 538 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_12 = load float* %array_buffer_0_1_a_13, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 538 'load' 'array_buffer_0_1_l_12' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 539 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_10 = load float* %array_buffer_1_0_a_11, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 539 'load' 'array_buffer_1_0_l_10' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 540 [1/1] (1.82ns)   --->   "%add_ln99_5 = add i6 %or_ln40, 1" [FDTD/kernel64x64.cpp:99]   --->   Operation 540 'add' 'add_ln99_5' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 541 [1/1] (0.00ns)   --->   "%lshr_ln99_5 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln99_5, i32 1, i32 5)" [FDTD/kernel64x64.cpp:99]   --->   Operation 541 'partselect' 'lshr_ln99_5' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_21 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_55 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 %lshr_ln99_5)" [FDTD/kernel64x64.cpp:99]   --->   Operation 542 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_21 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln99_7 = zext i11 %tmp_55 to i64" [FDTD/kernel64x64.cpp:99]   --->   Operation 543 'zext' 'zext_ln99_7' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_21 : Operation 544 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_12 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln99_7" [FDTD/kernel64x64.cpp:99]   --->   Operation 544 'getelementptr' 'array_buffer_1_0_a_12' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_21 : Operation 545 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_11 = load float* %array_buffer_1_0_a_12, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 545 'load' 'array_buffer_1_0_l_11' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 546 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_8 = load float* %array_buffer_1_0_a_9, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 546 'load' 'array_buffer_1_0_l_8' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 547 [1/1] (1.82ns)   --->   "%add_ln91_2 = add i6 %or_ln40, 1" [FDTD/kernel64x64.cpp:91]   --->   Operation 547 'add' 'add_ln91_2' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 548 [1/1] (0.00ns)   --->   "%lshr_ln91_2 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln91_2, i32 1, i32 5)" [FDTD/kernel64x64.cpp:91]   --->   Operation 548 'partselect' 'lshr_ln91_2' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_21 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_53 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 %lshr_ln91_2)" [FDTD/kernel64x64.cpp:91]   --->   Operation 549 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_21 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln91_8 = zext i11 %tmp_53 to i64" [FDTD/kernel64x64.cpp:91]   --->   Operation 550 'zext' 'zext_ln91_8' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_21 : Operation 551 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_10 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln91_8" [FDTD/kernel64x64.cpp:91]   --->   Operation 551 'getelementptr' 'array_buffer_1_0_a_10' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 0.00>
ST_21 : Operation 552 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l_9 = load float* %array_buffer_1_0_a_10, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 552 'load' 'array_buffer_1_0_l_9' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 553 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_3 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln77" [FDTD/kernel64x64.cpp:70]   --->   Operation 553 'getelementptr' 'array_buffer_0_0_a_3' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_22 : Operation 554 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_3 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln77" [FDTD/kernel64x64.cpp:70]   --->   Operation 554 'getelementptr' 'array_buffer_0_1_a_3' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_22 : Operation 555 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_1 = load float* %array_buffer_1_1_a_2, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 555 'load' 'array_buffer_1_1_l_1' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 556 [3/4] (5.70ns)   --->   "%prod1_1_1 = fmul float %array_buffer_1_0_l, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:50]   --->   Operation 556 'fmul' 'prod1_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 557 [4/5] (7.25ns)   --->   "%tmp_6_1 = fadd float %array_buffer_0_0_l_1, %bondary_s_buffer_0_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 557 'fadd' 'tmp_6_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 558 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_1 = load float* %array_buffer_1_0_a_2, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 558 'load' 'array_buffer_1_0_l_1' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 559 [3/4] (5.70ns)   --->   "%prod1_3_1_1 = fmul float %array_buffer_1_1_l_2, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:63]   --->   Operation 559 'fmul' 'prod1_3_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 560 [4/5] (7.25ns)   --->   "%tmp_11_1_1 = fadd float %array_buffer_0_1_l_1, %bondary_s_buffer_1_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 560 'fadd' 'tmp_11_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 561 [4/5] (7.25ns)   --->   "%tmp_19_1_1 = fadd float %array_buffer_0_1_l_1, %array_buffer_0_1_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 561 'fadd' 'tmp_19_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 562 [4/5] (7.25ns)   --->   "%tmp_15_1 = fadd float %array_buffer_0_0_l_1, %array_buffer_0_0_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 562 'fadd' 'tmp_15_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 563 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_3 = load float* %array_buffer_0_1_a_2, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 563 'load' 'array_buffer_0_1_l_3' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 564 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_3 = load float* %array_buffer_0_0_a_2, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 564 'load' 'array_buffer_0_0_l_3' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 565 [4/5] (7.25ns)   --->   "%tmp_19_0_1 = fadd float %array_buffer_1_1_l_3, %array_buffer_1_1_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 565 'fadd' 'tmp_19_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 566 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_4 = load float* %array_buffer_0_0_a_3, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 566 'load' 'array_buffer_0_0_l_4' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 567 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_4 = load float* %array_buffer_0_1_a_3, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 567 'load' 'array_buffer_0_1_l_4' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 568 [4/5] (7.25ns)   --->   "%tmp_s = fadd float %array_buffer_1_0_l_2, %array_buffer_1_0_l" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 568 'fadd' 'tmp_s' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 569 [1/1] (1.63ns)   --->   "%add_ln30 = add i11 1, %indvar_flatten" [FDTD/kernel64x64.cpp:30]   --->   Operation 569 'add' 'add_ln30' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 570 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_15 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln77_1" [FDTD/kernel64x64.cpp:70]   --->   Operation 570 'getelementptr' 'array_buffer_0_0_a_15' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_22 : Operation 571 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_15 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln77_1" [FDTD/kernel64x64.cpp:70]   --->   Operation 571 'getelementptr' 'array_buffer_0_1_a_15' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 0.00>
ST_22 : Operation 572 [4/5] (7.25ns)   --->   "%tmp_10_0_1_mid2_v_v = fadd float %array_buffer_0_0_l, %bondary_e_buffer_0_5" [FDTD/kernel64x64.cpp:30]   --->   Operation 572 'fadd' 'tmp_10_0_1_mid2_v_v' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 573 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_12 = load float* %array_buffer_1_1_a_12, align 4" [FDTD/kernel64x64.cpp:50]   --->   Operation 573 'load' 'array_buffer_1_1_l_12' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 574 [3/4] (5.70ns)   --->   "%prod1_1_1_mid1 = fmul float %array_buffer_1_0_l_12, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:50]   --->   Operation 574 'fmul' 'prod1_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 575 [4/5] (7.25ns)   --->   "%tmp_6_1_mid1 = fadd float %array_buffer_0_0_l_13, %bondary_s_buffer_0_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 575 'fadd' 'tmp_6_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 576 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_13 = load float* %array_buffer_1_0_a_14, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 576 'load' 'array_buffer_1_0_l_13' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 577 [3/4] (5.70ns)   --->   "%prod1_3_1_1_mid1 = fmul float %array_buffer_1_1_l_13, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:63]   --->   Operation 577 'fmul' 'prod1_3_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 578 [4/5] (7.25ns)   --->   "%tmp_11_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %bondary_s_buffer_1_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 578 'fadd' 'tmp_11_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 579 [4/5] (7.25ns)   --->   "%tmp_19_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %array_buffer_0_1_l_14" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 579 'fadd' 'tmp_19_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 580 [4/5] (7.25ns)   --->   "%tmp_15_1_mid1 = fadd float %array_buffer_0_0_l_13, %array_buffer_0_0_l_14" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 580 'fadd' 'tmp_15_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 581 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_15 = load float* %array_buffer_0_1_a_14, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 581 'load' 'array_buffer_0_1_l_15' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 582 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_15 = load float* %array_buffer_0_0_a_14, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 582 'load' 'array_buffer_0_0_l_15' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 583 [4/5] (7.25ns)   --->   "%tmp_19_0_1_mid1 = fadd float %array_buffer_1_1_l_14, %array_buffer_1_1_l_13" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 583 'fadd' 'tmp_19_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 584 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l_16 = load float* %array_buffer_0_0_a_15, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 584 'load' 'array_buffer_0_0_l_16' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 585 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l_16 = load float* %array_buffer_0_1_a_15, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 585 'load' 'array_buffer_0_1_l_16' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 586 [4/5] (7.25ns)   --->   "%tmp_mid1 = fadd float %array_buffer_1_0_l_14, %array_buffer_1_0_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 586 'fadd' 'tmp_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 587 [1/1] (0.99ns)   --->   "%select_ln30_14 = select i1 %tmp_28, i7 %tile_i, i7 %tile_i_0" [FDTD/kernel64x64.cpp:30]   --->   Operation 587 'select' 'select_ln30_14' <Predicate = (!icmp_ln30)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [FDTD/kernel64x64.cpp:33]   --->   Operation 588 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_22 : Operation 589 [2/4] (5.70ns)   --->   "%prod1_8 = fmul float %array_buffer_0_0_l_6, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 589 'fmul' 'prod1_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 590 [3/5] (7.25ns)   --->   "%tmp_14 = fadd float %array_buffer_1_0_l_5, %array_buffer_1_0_l_6" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 590 'fadd' 'tmp_14' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 591 [3/5] (7.25ns)   --->   "%tmp_15 = fadd float %array_buffer_0_1_l_8, %array_buffer_0_1_l_9" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 591 'fadd' 'tmp_15' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 592 [2/4] (5.70ns)   --->   "%prod1_6 = fmul float %array_buffer_0_0_l_6, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:84]   --->   Operation 592 'fmul' 'prod1_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 593 [3/5] (7.25ns)   --->   "%tmp_10 = fadd float %bondary_n_buffer_0_3, %array_buffer_1_0_l_4" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 593 'fadd' 'tmp_10' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 594 [3/5] (7.25ns)   --->   "%tmp_11 = fadd float %array_buffer_0_1_l_6, %array_buffer_0_1_l_7" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 594 'fadd' 'tmp_11' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 595 [2/4] (5.70ns)   --->   "%prod1 = fmul float %array_buffer_0_0_l_5, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:43]   --->   Operation 595 'fmul' 'prod1' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 596 [3/5] (7.25ns)   --->   "%tmp1 = fadd float %bondary_n_buffer_0_1, %array_buffer_1_0_l_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:43]   --->   Operation 596 'fadd' 'tmp1' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 597 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %bondary_w_buffer_0_5, %array_buffer_0_1_l_5" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:43]   --->   Operation 597 'fadd' 'tmp_3' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 598 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_10 = load float* %array_buffer_0_1_a_11, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 598 'load' 'array_buffer_0_1_l_10' <Predicate = (!icmp_ln30 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 599 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_10 = load float* %array_buffer_0_0_a_11, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 599 'load' 'array_buffer_0_0_l_10' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 600 [3/5] (7.25ns)   --->   "%tmp_31_0_1 = fadd float %array_buffer_1_1_l_5, %array_buffer_1_1_l_6" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 600 'fadd' 'tmp_31_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 601 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_8 = load float* %array_buffer_0_0_a_9, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 601 'load' 'array_buffer_0_0_l_8' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 602 [3/5] (7.25ns)   --->   "%tmp_23_0_1 = fadd float %bondary_n_buffer_1_3, %array_buffer_1_1_l_4" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 602 'fadd' 'tmp_23_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 603 [4/4] (5.70ns)   --->   "%prod1_8_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 603 'fmul' 'prod1_8_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 604 [5/5] (7.25ns)   --->   "%tmp_31_1 = fadd float %array_buffer_0_0_l_11, %array_buffer_0_0_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 604 'fadd' 'tmp_31_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 605 [5/5] (7.25ns)   --->   "%tmp_32_1 = fadd float %array_buffer_1_1_l_9, %array_buffer_1_1_l_10" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 605 'fadd' 'tmp_32_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 606 [4/4] (5.70ns)   --->   "%prod1_7_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:91]   --->   Operation 606 'fmul' 'prod1_7_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 607 [5/5] (7.25ns)   --->   "%tmp_27_1 = fadd float %array_buffer_0_0_l_11, %bondary_s_buffer_0_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 607 'fadd' 'tmp_27_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 608 [5/5] (7.25ns)   --->   "%tmp_28_1 = fadd float %array_buffer_1_1_l_7, %array_buffer_1_1_l_8" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 608 'fadd' 'tmp_28_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 609 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l_11 = load float* %array_buffer_1_1_a_11, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 609 'load' 'array_buffer_1_1_l_11' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 610 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_11 = load float* %array_buffer_1_0_a_12, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 610 'load' 'array_buffer_1_0_l_11' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 611 [5/5] (7.25ns)   --->   "%tmp_31_1_1 = fadd float %array_buffer_0_1_l_11, %array_buffer_0_1_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 611 'fadd' 'tmp_31_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 612 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l_9 = load float* %array_buffer_1_0_a_10, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 612 'load' 'array_buffer_1_0_l_9' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 613 [5/5] (7.25ns)   --->   "%tmp_27_1_1 = fadd float %array_buffer_0_1_l_11, %bondary_s_buffer_1_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 613 'fadd' 'tmp_27_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 614 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_6)" [FDTD/kernel64x64.cpp:106]   --->   Operation 614 'specregionend' 'empty' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_22 : Operation 615 [1/1] (1.87ns)   --->   "%tile_j = add i7 %select_ln30, 2" [FDTD/kernel64x64.cpp:32]   --->   Operation 615 'add' 'tile_j' <Predicate = (!icmp_ln30)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 616 [1/1] (0.00ns)   --->   "br label %.preheader5" [FDTD/kernel64x64.cpp:32]   --->   Operation 616 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 617 [2/4] (5.70ns)   --->   "%prod1_1_1 = fmul float %array_buffer_1_0_l, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:50]   --->   Operation 617 'fmul' 'prod1_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 618 [3/5] (7.25ns)   --->   "%tmp_6_1 = fadd float %array_buffer_0_0_l_1, %bondary_s_buffer_0_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 618 'fadd' 'tmp_6_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 619 [5/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bondary_w_buffer_1_1, %array_buffer_1_1_l_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 619 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 620 [2/4] (5.70ns)   --->   "%prod1_3_1_1 = fmul float %array_buffer_1_1_l_2, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:63]   --->   Operation 620 'fmul' 'prod1_3_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 621 [3/5] (7.25ns)   --->   "%tmp_11_1_1 = fadd float %array_buffer_0_1_l_1, %bondary_s_buffer_1_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 621 'fadd' 'tmp_11_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 622 [5/5] (7.25ns)   --->   "%tmp_12_1_1 = fadd float %array_buffer_1_0_l_1, %bondary_e_buffer_1_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 622 'fadd' 'tmp_12_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 623 [3/5] (7.25ns)   --->   "%tmp_19_1_1 = fadd float %array_buffer_0_1_l_1, %array_buffer_0_1_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 623 'fadd' 'tmp_19_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 624 [3/5] (7.25ns)   --->   "%tmp_15_1 = fadd float %array_buffer_0_0_l_1, %array_buffer_0_0_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 624 'fadd' 'tmp_15_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 625 [4/4] (5.70ns)   --->   "%prod1_5_0_1 = fmul float %array_buffer_0_1_l_3, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:77]   --->   Operation 625 'fmul' 'prod1_5_0_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 626 [3/5] (7.25ns)   --->   "%tmp_19_0_1 = fadd float %array_buffer_1_1_l_3, %array_buffer_1_1_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 626 'fadd' 'tmp_19_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 627 [5/5] (7.25ns)   --->   "%tmp_20_0_1 = fadd float %array_buffer_0_0_l_3, %bondary_e_buffer_0_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 627 'fadd' 'tmp_20_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 628 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_4 = load float* %array_buffer_0_0_a_3, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 628 'load' 'array_buffer_0_0_l_4' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 629 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_4 = load float* %array_buffer_0_1_a_3, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 629 'load' 'array_buffer_0_1_l_4' <Predicate = (!tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 630 [3/5] (7.25ns)   --->   "%tmp_s = fadd float %array_buffer_1_0_l_2, %array_buffer_1_0_l" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 630 'fadd' 'tmp_s' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 631 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.preheader.0.preheader, label %hls_label_1_begin" [FDTD/kernel64x64.cpp:30]   --->   Operation 631 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 632 [3/5] (7.25ns)   --->   "%tmp_10_0_1_mid2_v_v = fadd float %array_buffer_0_0_l, %bondary_e_buffer_0_5" [FDTD/kernel64x64.cpp:30]   --->   Operation 632 'fadd' 'tmp_10_0_1_mid2_v_v' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 633 [2/4] (5.70ns)   --->   "%prod1_1_1_mid1 = fmul float %array_buffer_1_0_l_12, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:50]   --->   Operation 633 'fmul' 'prod1_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 634 [3/5] (7.25ns)   --->   "%tmp_6_1_mid1 = fadd float %array_buffer_0_0_l_13, %bondary_s_buffer_0_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 634 'fadd' 'tmp_6_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 635 [5/5] (7.25ns)   --->   "%tmp_7_1_mid1 = fadd float %bondary_w_buffer_1_3, %array_buffer_1_1_l_12" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 635 'fadd' 'tmp_7_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 636 [2/4] (5.70ns)   --->   "%prod1_3_1_1_mid1 = fmul float %array_buffer_1_1_l_13, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:63]   --->   Operation 636 'fmul' 'prod1_3_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 637 [3/5] (7.25ns)   --->   "%tmp_11_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %bondary_s_buffer_1_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 637 'fadd' 'tmp_11_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 638 [5/5] (7.25ns)   --->   "%tmp_12_1_1_mid1 = fadd float %array_buffer_1_0_l_13, %bondary_e_buffer_1_3" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 638 'fadd' 'tmp_12_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 639 [3/5] (7.25ns)   --->   "%tmp_19_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %array_buffer_0_1_l_14" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 639 'fadd' 'tmp_19_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 640 [3/5] (7.25ns)   --->   "%tmp_15_1_mid1 = fadd float %array_buffer_0_0_l_13, %array_buffer_0_0_l_14" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 640 'fadd' 'tmp_15_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 641 [4/4] (5.70ns)   --->   "%prod1_5_0_1_mid1 = fmul float %array_buffer_0_1_l_15, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:77]   --->   Operation 641 'fmul' 'prod1_5_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 642 [3/5] (7.25ns)   --->   "%tmp_19_0_1_mid1 = fadd float %array_buffer_1_1_l_14, %array_buffer_1_1_l_13" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 642 'fadd' 'tmp_19_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 643 [5/5] (7.25ns)   --->   "%tmp_20_0_1_mid1 = fadd float %array_buffer_0_0_l_15, %bondary_e_buffer_0_3" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 643 'fadd' 'tmp_20_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 644 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l_16 = load float* %array_buffer_0_0_a_15, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 644 'load' 'array_buffer_0_0_l_16' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 645 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l_16 = load float* %array_buffer_0_1_a_15, align 4" [FDTD/kernel64x64.cpp:70]   --->   Operation 645 'load' 'array_buffer_0_1_l_16' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 646 [3/5] (7.25ns)   --->   "%tmp_mid1 = fadd float %array_buffer_1_0_l_14, %array_buffer_1_0_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 646 'fadd' 'tmp_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 647 [1/4] (5.70ns)   --->   "%prod1_8 = fmul float %array_buffer_0_0_l_6, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 647 'fmul' 'prod1_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 648 [2/5] (7.25ns)   --->   "%tmp_14 = fadd float %array_buffer_1_0_l_5, %array_buffer_1_0_l_6" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 648 'fadd' 'tmp_14' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 649 [2/5] (7.25ns)   --->   "%tmp_15 = fadd float %array_buffer_0_1_l_8, %array_buffer_0_1_l_9" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 649 'fadd' 'tmp_15' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 650 [1/4] (5.70ns)   --->   "%prod1_6 = fmul float %array_buffer_0_0_l_6, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:84]   --->   Operation 650 'fmul' 'prod1_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 651 [2/5] (7.25ns)   --->   "%tmp_10 = fadd float %bondary_n_buffer_0_3, %array_buffer_1_0_l_4" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 651 'fadd' 'tmp_10' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 652 [2/5] (7.25ns)   --->   "%tmp_11 = fadd float %array_buffer_0_1_l_6, %array_buffer_0_1_l_7" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 652 'fadd' 'tmp_11' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 653 [1/4] (5.70ns)   --->   "%prod1 = fmul float %array_buffer_0_0_l_5, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:43]   --->   Operation 653 'fmul' 'prod1' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 654 [2/5] (7.25ns)   --->   "%tmp1 = fadd float %bondary_n_buffer_0_1, %array_buffer_1_0_l_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:43]   --->   Operation 654 'fadd' 'tmp1' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 655 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %bondary_w_buffer_0_5, %array_buffer_0_1_l_5" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:43]   --->   Operation 655 'fadd' 'tmp_3' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 656 [4/4] (5.70ns)   --->   "%prod1_8_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 656 'fmul' 'prod1_8_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 657 [2/5] (7.25ns)   --->   "%tmp_31_0_1 = fadd float %array_buffer_1_1_l_5, %array_buffer_1_1_l_6" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 657 'fadd' 'tmp_31_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 658 [5/5] (7.25ns)   --->   "%tmp_32_0_1 = fadd float %array_buffer_0_0_l_9, %array_buffer_0_0_l_10" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 658 'fadd' 'tmp_32_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 659 [4/4] (5.70ns)   --->   "%prod1_6_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:84]   --->   Operation 659 'fmul' 'prod1_6_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 660 [2/5] (7.25ns)   --->   "%tmp_23_0_1 = fadd float %bondary_n_buffer_1_3, %array_buffer_1_1_l_4" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 660 'fadd' 'tmp_23_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 661 [5/5] (7.25ns)   --->   "%tmp_24_0_1 = fadd float %array_buffer_0_0_l_7, %array_buffer_0_0_l_8" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 661 'fadd' 'tmp_24_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 662 [3/4] (5.70ns)   --->   "%prod1_8_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 662 'fmul' 'prod1_8_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 663 [4/5] (7.25ns)   --->   "%tmp_31_1 = fadd float %array_buffer_0_0_l_11, %array_buffer_0_0_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 663 'fadd' 'tmp_31_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 664 [4/5] (7.25ns)   --->   "%tmp_32_1 = fadd float %array_buffer_1_1_l_9, %array_buffer_1_1_l_10" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 664 'fadd' 'tmp_32_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 665 [3/4] (5.70ns)   --->   "%prod1_7_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:91]   --->   Operation 665 'fmul' 'prod1_7_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 666 [4/5] (7.25ns)   --->   "%tmp_27_1 = fadd float %array_buffer_0_0_l_11, %bondary_s_buffer_0_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 666 'fadd' 'tmp_27_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 667 [4/5] (7.25ns)   --->   "%tmp_28_1 = fadd float %array_buffer_1_1_l_7, %array_buffer_1_1_l_8" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 667 'fadd' 'tmp_28_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 668 [4/4] (5.70ns)   --->   "%prod1_8_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 668 'fmul' 'prod1_8_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 669 [4/5] (7.25ns)   --->   "%tmp_31_1_1 = fadd float %array_buffer_0_1_l_11, %array_buffer_0_1_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 669 'fadd' 'tmp_31_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 670 [5/5] (7.25ns)   --->   "%tmp_32_1_1 = fadd float %array_buffer_1_0_l_10, %array_buffer_1_0_l_11" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 670 'fadd' 'tmp_32_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 671 [4/4] (5.70ns)   --->   "%prod1_7_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:91]   --->   Operation 671 'fmul' 'prod1_7_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 672 [4/5] (7.25ns)   --->   "%tmp_27_1_1 = fadd float %array_buffer_0_1_l_11, %bondary_s_buffer_1_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 672 'fadd' 'tmp_27_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 673 [5/5] (7.25ns)   --->   "%tmp_28_1_1 = fadd float %array_buffer_1_0_l_8, %array_buffer_1_0_l_9" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 673 'fadd' 'tmp_28_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 674 [1/4] (5.70ns)   --->   "%prod1_1_1 = fmul float %array_buffer_1_0_l, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:50]   --->   Operation 674 'fmul' 'prod1_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 675 [2/5] (7.25ns)   --->   "%tmp_6_1 = fadd float %array_buffer_0_0_l_1, %bondary_s_buffer_0_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 675 'fadd' 'tmp_6_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 676 [4/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bondary_w_buffer_1_1, %array_buffer_1_1_l_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 676 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 677 [1/4] (5.70ns)   --->   "%prod1_3_1_1 = fmul float %array_buffer_1_1_l_2, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:63]   --->   Operation 677 'fmul' 'prod1_3_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 678 [2/5] (7.25ns)   --->   "%tmp_11_1_1 = fadd float %array_buffer_0_1_l_1, %bondary_s_buffer_1_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 678 'fadd' 'tmp_11_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 679 [4/5] (7.25ns)   --->   "%tmp_12_1_1 = fadd float %array_buffer_1_0_l_1, %bondary_e_buffer_1_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 679 'fadd' 'tmp_12_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 680 [2/5] (7.25ns)   --->   "%tmp_19_1_1 = fadd float %array_buffer_0_1_l_1, %array_buffer_0_1_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 680 'fadd' 'tmp_19_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 681 [2/5] (7.25ns)   --->   "%tmp_15_1 = fadd float %array_buffer_0_0_l_1, %array_buffer_0_0_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 681 'fadd' 'tmp_15_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 682 [3/4] (5.70ns)   --->   "%prod1_5_0_1 = fmul float %array_buffer_0_1_l_3, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:77]   --->   Operation 682 'fmul' 'prod1_5_0_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 683 [2/5] (7.25ns)   --->   "%tmp_19_0_1 = fadd float %array_buffer_1_1_l_3, %array_buffer_1_1_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 683 'fadd' 'tmp_19_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 684 [4/5] (7.25ns)   --->   "%tmp_20_0_1 = fadd float %array_buffer_0_0_l_3, %bondary_e_buffer_0_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 684 'fadd' 'tmp_20_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 685 [4/4] (5.70ns)   --->   "%prod1_4 = fmul float %array_buffer_0_0_l_4, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:70]   --->   Operation 685 'fmul' 'prod1_4' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 686 [2/5] (7.25ns)   --->   "%tmp_s = fadd float %array_buffer_1_0_l_2, %array_buffer_1_0_l" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 686 'fadd' 'tmp_s' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 687 [5/5] (7.25ns)   --->   "%tmp_1 = fadd float %bondary_w_buffer_0_1, %array_buffer_0_1_l_4" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 687 'fadd' 'tmp_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 688 [2/5] (7.25ns)   --->   "%tmp_10_0_1_mid2_v_v = fadd float %array_buffer_0_0_l, %bondary_e_buffer_0_5" [FDTD/kernel64x64.cpp:30]   --->   Operation 688 'fadd' 'tmp_10_0_1_mid2_v_v' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 689 [1/4] (5.70ns)   --->   "%prod1_1_1_mid1 = fmul float %array_buffer_1_0_l_12, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:50]   --->   Operation 689 'fmul' 'prod1_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 690 [2/5] (7.25ns)   --->   "%tmp_6_1_mid1 = fadd float %array_buffer_0_0_l_13, %bondary_s_buffer_0_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 690 'fadd' 'tmp_6_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 691 [4/5] (7.25ns)   --->   "%tmp_7_1_mid1 = fadd float %bondary_w_buffer_1_3, %array_buffer_1_1_l_12" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 691 'fadd' 'tmp_7_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 692 [1/4] (5.70ns)   --->   "%prod1_3_1_1_mid1 = fmul float %array_buffer_1_1_l_13, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:63]   --->   Operation 692 'fmul' 'prod1_3_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 693 [2/5] (7.25ns)   --->   "%tmp_11_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %bondary_s_buffer_1_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 693 'fadd' 'tmp_11_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 694 [4/5] (7.25ns)   --->   "%tmp_12_1_1_mid1 = fadd float %array_buffer_1_0_l_13, %bondary_e_buffer_1_3" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 694 'fadd' 'tmp_12_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 695 [2/5] (7.25ns)   --->   "%tmp_19_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %array_buffer_0_1_l_14" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 695 'fadd' 'tmp_19_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 696 [2/5] (7.25ns)   --->   "%tmp_15_1_mid1 = fadd float %array_buffer_0_0_l_13, %array_buffer_0_0_l_14" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 696 'fadd' 'tmp_15_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 697 [3/4] (5.70ns)   --->   "%prod1_5_0_1_mid1 = fmul float %array_buffer_0_1_l_15, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:77]   --->   Operation 697 'fmul' 'prod1_5_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 698 [2/5] (7.25ns)   --->   "%tmp_19_0_1_mid1 = fadd float %array_buffer_1_1_l_14, %array_buffer_1_1_l_13" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 698 'fadd' 'tmp_19_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 699 [4/5] (7.25ns)   --->   "%tmp_20_0_1_mid1 = fadd float %array_buffer_0_0_l_15, %bondary_e_buffer_0_3" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 699 'fadd' 'tmp_20_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 700 [4/4] (5.70ns)   --->   "%prod1_4_mid1 = fmul float %array_buffer_0_0_l_16, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:70]   --->   Operation 700 'fmul' 'prod1_4_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 701 [2/5] (7.25ns)   --->   "%tmp_mid1 = fadd float %array_buffer_1_0_l_14, %array_buffer_1_0_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 701 'fadd' 'tmp_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 702 [5/5] (7.25ns)   --->   "%tmp_1_mid1 = fadd float %bondary_w_buffer_0_3, %array_buffer_0_1_l_16" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 702 'fadd' 'tmp_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 703 [1/5] (7.25ns)   --->   "%tmp_14 = fadd float %array_buffer_1_0_l_5, %array_buffer_1_0_l_6" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 703 'fadd' 'tmp_14' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 704 [1/5] (7.25ns)   --->   "%tmp_15 = fadd float %array_buffer_0_1_l_8, %array_buffer_0_1_l_9" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 704 'fadd' 'tmp_15' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 705 [1/5] (7.25ns)   --->   "%tmp_10 = fadd float %bondary_n_buffer_0_3, %array_buffer_1_0_l_4" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 705 'fadd' 'tmp_10' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 706 [1/5] (7.25ns)   --->   "%tmp_11 = fadd float %array_buffer_0_1_l_6, %array_buffer_0_1_l_7" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 706 'fadd' 'tmp_11' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 707 [1/5] (7.25ns)   --->   "%tmp1 = fadd float %bondary_n_buffer_0_1, %array_buffer_1_0_l_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:43]   --->   Operation 707 'fadd' 'tmp1' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 708 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %bondary_w_buffer_0_5, %array_buffer_0_1_l_5" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:43]   --->   Operation 708 'fadd' 'tmp_3' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 709 [3/4] (5.70ns)   --->   "%prod1_8_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 709 'fmul' 'prod1_8_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 710 [1/5] (7.25ns)   --->   "%tmp_31_0_1 = fadd float %array_buffer_1_1_l_5, %array_buffer_1_1_l_6" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 710 'fadd' 'tmp_31_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 711 [4/5] (7.25ns)   --->   "%tmp_32_0_1 = fadd float %array_buffer_0_0_l_9, %array_buffer_0_0_l_10" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 711 'fadd' 'tmp_32_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 712 [3/4] (5.70ns)   --->   "%prod1_6_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:84]   --->   Operation 712 'fmul' 'prod1_6_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 713 [1/5] (7.25ns)   --->   "%tmp_23_0_1 = fadd float %bondary_n_buffer_1_3, %array_buffer_1_1_l_4" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 713 'fadd' 'tmp_23_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 714 [4/5] (7.25ns)   --->   "%tmp_24_0_1 = fadd float %array_buffer_0_0_l_7, %array_buffer_0_0_l_8" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 714 'fadd' 'tmp_24_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 715 [2/4] (5.70ns)   --->   "%prod1_8_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 715 'fmul' 'prod1_8_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 716 [3/5] (7.25ns)   --->   "%tmp_31_1 = fadd float %array_buffer_0_0_l_11, %array_buffer_0_0_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 716 'fadd' 'tmp_31_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 717 [3/5] (7.25ns)   --->   "%tmp_32_1 = fadd float %array_buffer_1_1_l_9, %array_buffer_1_1_l_10" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 717 'fadd' 'tmp_32_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 718 [2/4] (5.70ns)   --->   "%prod1_7_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:91]   --->   Operation 718 'fmul' 'prod1_7_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 719 [3/5] (7.25ns)   --->   "%tmp_27_1 = fadd float %array_buffer_0_0_l_11, %bondary_s_buffer_0_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 719 'fadd' 'tmp_27_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 720 [3/5] (7.25ns)   --->   "%tmp_28_1 = fadd float %array_buffer_1_1_l_7, %array_buffer_1_1_l_8" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 720 'fadd' 'tmp_28_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 721 [3/4] (5.70ns)   --->   "%prod1_8_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 721 'fmul' 'prod1_8_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 722 [3/5] (7.25ns)   --->   "%tmp_31_1_1 = fadd float %array_buffer_0_1_l_11, %array_buffer_0_1_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 722 'fadd' 'tmp_31_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 723 [4/5] (7.25ns)   --->   "%tmp_32_1_1 = fadd float %array_buffer_1_0_l_10, %array_buffer_1_0_l_11" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 723 'fadd' 'tmp_32_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 724 [3/4] (5.70ns)   --->   "%prod1_7_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:91]   --->   Operation 724 'fmul' 'prod1_7_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 725 [3/5] (7.25ns)   --->   "%tmp_27_1_1 = fadd float %array_buffer_0_1_l_11, %bondary_s_buffer_1_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 725 'fadd' 'tmp_27_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 726 [4/5] (7.25ns)   --->   "%tmp_28_1_1 = fadd float %array_buffer_1_0_l_8, %array_buffer_1_0_l_9" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 726 'fadd' 'tmp_28_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 727 [1/5] (7.25ns)   --->   "%tmp_6_1 = fadd float %array_buffer_0_0_l_1, %bondary_s_buffer_0_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 727 'fadd' 'tmp_6_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 728 [3/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bondary_w_buffer_1_1, %array_buffer_1_1_l_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 728 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 729 [1/5] (7.25ns)   --->   "%tmp_11_1_1 = fadd float %array_buffer_0_1_l_1, %bondary_s_buffer_1_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 729 'fadd' 'tmp_11_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 730 [3/5] (7.25ns)   --->   "%tmp_12_1_1 = fadd float %array_buffer_1_0_l_1, %bondary_e_buffer_1_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 730 'fadd' 'tmp_12_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 731 [1/5] (7.25ns)   --->   "%tmp_19_1_1 = fadd float %array_buffer_0_1_l_1, %array_buffer_0_1_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 731 'fadd' 'tmp_19_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 732 [1/5] (7.25ns)   --->   "%tmp_15_1 = fadd float %array_buffer_0_0_l_1, %array_buffer_0_0_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 732 'fadd' 'tmp_15_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 733 [2/4] (5.70ns)   --->   "%prod1_5_0_1 = fmul float %array_buffer_0_1_l_3, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:77]   --->   Operation 733 'fmul' 'prod1_5_0_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 734 [1/5] (7.25ns)   --->   "%tmp_19_0_1 = fadd float %array_buffer_1_1_l_3, %array_buffer_1_1_l_2" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 734 'fadd' 'tmp_19_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 735 [3/5] (7.25ns)   --->   "%tmp_20_0_1 = fadd float %array_buffer_0_0_l_3, %bondary_e_buffer_0_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 735 'fadd' 'tmp_20_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 736 [3/4] (5.70ns)   --->   "%prod1_4 = fmul float %array_buffer_0_0_l_4, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:70]   --->   Operation 736 'fmul' 'prod1_4' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 737 [1/5] (7.25ns)   --->   "%tmp_s = fadd float %array_buffer_1_0_l_2, %array_buffer_1_0_l" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 737 'fadd' 'tmp_s' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 738 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %bondary_w_buffer_0_1, %array_buffer_0_1_l_4" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 738 'fadd' 'tmp_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 739 [1/5] (7.25ns)   --->   "%tmp_10_0_1_mid2_v_v = fadd float %array_buffer_0_0_l, %bondary_e_buffer_0_5" [FDTD/kernel64x64.cpp:30]   --->   Operation 739 'fadd' 'tmp_10_0_1_mid2_v_v' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 740 [1/5] (7.25ns)   --->   "%tmp_6_1_mid1 = fadd float %array_buffer_0_0_l_13, %bondary_s_buffer_0_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 740 'fadd' 'tmp_6_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 741 [3/5] (7.25ns)   --->   "%tmp_7_1_mid1 = fadd float %bondary_w_buffer_1_3, %array_buffer_1_1_l_12" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 741 'fadd' 'tmp_7_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 742 [1/5] (7.25ns)   --->   "%tmp_11_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %bondary_s_buffer_1_1" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 742 'fadd' 'tmp_11_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 743 [3/5] (7.25ns)   --->   "%tmp_12_1_1_mid1 = fadd float %array_buffer_1_0_l_13, %bondary_e_buffer_1_3" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 743 'fadd' 'tmp_12_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 744 [1/5] (7.25ns)   --->   "%tmp_19_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %array_buffer_0_1_l_14" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 744 'fadd' 'tmp_19_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 745 [1/5] (7.25ns)   --->   "%tmp_15_1_mid1 = fadd float %array_buffer_0_0_l_13, %array_buffer_0_0_l_14" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 745 'fadd' 'tmp_15_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 746 [2/4] (5.70ns)   --->   "%prod1_5_0_1_mid1 = fmul float %array_buffer_0_1_l_15, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:77]   --->   Operation 746 'fmul' 'prod1_5_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 747 [1/5] (7.25ns)   --->   "%tmp_19_0_1_mid1 = fadd float %array_buffer_1_1_l_14, %array_buffer_1_1_l_13" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 747 'fadd' 'tmp_19_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 748 [3/5] (7.25ns)   --->   "%tmp_20_0_1_mid1 = fadd float %array_buffer_0_0_l_15, %bondary_e_buffer_0_3" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 748 'fadd' 'tmp_20_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 749 [3/4] (5.70ns)   --->   "%prod1_4_mid1 = fmul float %array_buffer_0_0_l_16, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:70]   --->   Operation 749 'fmul' 'prod1_4_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 750 [1/5] (7.25ns)   --->   "%tmp_mid1 = fadd float %array_buffer_1_0_l_14, %array_buffer_1_0_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 750 'fadd' 'tmp_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 751 [4/5] (7.25ns)   --->   "%tmp_1_mid1 = fadd float %bondary_w_buffer_0_3, %array_buffer_0_1_l_16" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 751 'fadd' 'tmp_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 752 [4/4] (5.70ns)   --->   "%prod2_8 = fmul float %tmp_14, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 752 'fmul' 'prod2_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 753 [4/4] (5.70ns)   --->   "%prod3_8 = fmul float %tmp_15, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 753 'fmul' 'prod3_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 754 [4/4] (5.70ns)   --->   "%prod2_6 = fmul float %tmp_10, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 754 'fmul' 'prod2_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 755 [4/4] (5.70ns)   --->   "%prod3_6 = fmul float %tmp_11, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 755 'fmul' 'prod3_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 756 [4/4] (5.70ns)   --->   "%prod2 = fmul float %tmp1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:43]   --->   Operation 756 'fmul' 'prod2' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 757 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %bondary_w_buffer_0_5, %array_buffer_0_1_l_5" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:43]   --->   Operation 757 'fadd' 'tmp_3' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 758 [2/4] (5.70ns)   --->   "%prod1_8_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 758 'fmul' 'prod1_8_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 759 [4/4] (5.70ns)   --->   "%prod2_8_0_1 = fmul float %tmp_31_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 759 'fmul' 'prod2_8_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 760 [3/5] (7.25ns)   --->   "%tmp_32_0_1 = fadd float %array_buffer_0_0_l_9, %array_buffer_0_0_l_10" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 760 'fadd' 'tmp_32_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 761 [2/4] (5.70ns)   --->   "%prod1_6_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:84]   --->   Operation 761 'fmul' 'prod1_6_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 762 [4/4] (5.70ns)   --->   "%prod2_6_0_1 = fmul float %tmp_23_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 762 'fmul' 'prod2_6_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 763 [3/5] (7.25ns)   --->   "%tmp_24_0_1 = fadd float %array_buffer_0_0_l_7, %array_buffer_0_0_l_8" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 763 'fadd' 'tmp_24_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 764 [1/4] (5.70ns)   --->   "%prod1_8_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 764 'fmul' 'prod1_8_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 765 [2/5] (7.25ns)   --->   "%tmp_31_1 = fadd float %array_buffer_0_0_l_11, %array_buffer_0_0_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 765 'fadd' 'tmp_31_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 766 [2/5] (7.25ns)   --->   "%tmp_32_1 = fadd float %array_buffer_1_1_l_9, %array_buffer_1_1_l_10" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 766 'fadd' 'tmp_32_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 767 [1/4] (5.70ns)   --->   "%prod1_7_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:91]   --->   Operation 767 'fmul' 'prod1_7_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 768 [2/5] (7.25ns)   --->   "%tmp_27_1 = fadd float %array_buffer_0_0_l_11, %bondary_s_buffer_0_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 768 'fadd' 'tmp_27_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 769 [2/5] (7.25ns)   --->   "%tmp_28_1 = fadd float %array_buffer_1_1_l_7, %array_buffer_1_1_l_8" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 769 'fadd' 'tmp_28_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 770 [2/4] (5.70ns)   --->   "%prod1_8_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 770 'fmul' 'prod1_8_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 771 [2/5] (7.25ns)   --->   "%tmp_31_1_1 = fadd float %array_buffer_0_1_l_11, %array_buffer_0_1_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 771 'fadd' 'tmp_31_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 772 [3/5] (7.25ns)   --->   "%tmp_32_1_1 = fadd float %array_buffer_1_0_l_10, %array_buffer_1_0_l_11" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 772 'fadd' 'tmp_32_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 773 [2/4] (5.70ns)   --->   "%prod1_7_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:91]   --->   Operation 773 'fmul' 'prod1_7_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 774 [2/5] (7.25ns)   --->   "%tmp_27_1_1 = fadd float %array_buffer_0_1_l_11, %bondary_s_buffer_1_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 774 'fadd' 'tmp_27_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 775 [3/5] (7.25ns)   --->   "%tmp_28_1_1 = fadd float %array_buffer_1_0_l_8, %array_buffer_1_0_l_9" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 775 'fadd' 'tmp_28_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 776 [4/4] (5.70ns)   --->   "%prod2_1_1 = fmul float %tmp_6_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 776 'fmul' 'prod2_1_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 777 [2/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bondary_w_buffer_1_1, %array_buffer_1_1_l_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 777 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 778 [4/4] (5.70ns)   --->   "%prod2_3_1_1 = fmul float %tmp_11_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 778 'fmul' 'prod2_3_1_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 779 [2/5] (7.25ns)   --->   "%tmp_12_1_1 = fadd float %array_buffer_1_0_l_1, %bondary_e_buffer_1_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 779 'fadd' 'tmp_12_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 780 [4/4] (5.70ns)   --->   "%prod2_5_1_1 = fmul float %tmp_19_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 780 'fmul' 'prod2_5_1_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 781 [4/4] (5.70ns)   --->   "%prod2_4_1 = fmul float %tmp_15_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 781 'fmul' 'prod2_4_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 782 [1/4] (5.70ns)   --->   "%prod1_5_0_1 = fmul float %array_buffer_0_1_l_3, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:77]   --->   Operation 782 'fmul' 'prod1_5_0_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 783 [4/4] (5.70ns)   --->   "%prod2_5_0_1 = fmul float %tmp_19_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 783 'fmul' 'prod2_5_0_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 784 [2/5] (7.25ns)   --->   "%tmp_20_0_1 = fadd float %array_buffer_0_0_l_3, %bondary_e_buffer_0_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 784 'fadd' 'tmp_20_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 785 [2/4] (5.70ns)   --->   "%prod1_4 = fmul float %array_buffer_0_0_l_4, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:70]   --->   Operation 785 'fmul' 'prod1_4' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 786 [4/4] (5.70ns)   --->   "%prod2_4 = fmul float %tmp_s, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 786 'fmul' 'prod2_4' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 787 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %bondary_w_buffer_0_1, %array_buffer_0_1_l_4" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 787 'fadd' 'tmp_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 788 [4/4] (5.70ns)   --->   "%prod2_1_1_mid1 = fmul float %tmp_6_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 788 'fmul' 'prod2_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 789 [2/5] (7.25ns)   --->   "%tmp_7_1_mid1 = fadd float %bondary_w_buffer_1_3, %array_buffer_1_1_l_12" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 789 'fadd' 'tmp_7_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 790 [4/4] (5.70ns)   --->   "%prod2_3_1_1_mid1 = fmul float %tmp_11_1_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 790 'fmul' 'prod2_3_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 791 [2/5] (7.25ns)   --->   "%tmp_12_1_1_mid1 = fadd float %array_buffer_1_0_l_13, %bondary_e_buffer_1_3" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 791 'fadd' 'tmp_12_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 792 [1/4] (5.70ns)   --->   "%prod1_5_0_1_mid1 = fmul float %array_buffer_0_1_l_15, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:77]   --->   Operation 792 'fmul' 'prod1_5_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 793 [2/5] (7.25ns)   --->   "%tmp_20_0_1_mid1 = fadd float %array_buffer_0_0_l_15, %bondary_e_buffer_0_3" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 793 'fadd' 'tmp_20_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 794 [2/4] (5.70ns)   --->   "%prod1_4_mid1 = fmul float %array_buffer_0_0_l_16, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:70]   --->   Operation 794 'fmul' 'prod1_4_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 795 [3/5] (7.25ns)   --->   "%tmp_1_mid1 = fadd float %bondary_w_buffer_0_3, %array_buffer_0_1_l_16" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 795 'fadd' 'tmp_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 796 [3/4] (5.70ns)   --->   "%prod2_8 = fmul float %tmp_14, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 796 'fmul' 'prod2_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 797 [3/4] (5.70ns)   --->   "%prod3_8 = fmul float %tmp_15, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 797 'fmul' 'prod3_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 798 [3/4] (5.70ns)   --->   "%prod2_6 = fmul float %tmp_10, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 798 'fmul' 'prod2_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 799 [3/4] (5.70ns)   --->   "%prod3_6 = fmul float %tmp_11, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 799 'fmul' 'prod3_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 800 [3/4] (5.70ns)   --->   "%prod2 = fmul float %tmp1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:43]   --->   Operation 800 'fmul' 'prod2' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 801 [1/4] (5.70ns)   --->   "%prod1_8_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 801 'fmul' 'prod1_8_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 802 [3/4] (5.70ns)   --->   "%prod2_8_0_1 = fmul float %tmp_31_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 802 'fmul' 'prod2_8_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 803 [2/5] (7.25ns)   --->   "%tmp_32_0_1 = fadd float %array_buffer_0_0_l_9, %array_buffer_0_0_l_10" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 803 'fadd' 'tmp_32_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 804 [1/4] (5.70ns)   --->   "%prod1_6_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:84]   --->   Operation 804 'fmul' 'prod1_6_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 805 [3/4] (5.70ns)   --->   "%prod2_6_0_1 = fmul float %tmp_23_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 805 'fmul' 'prod2_6_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 806 [2/5] (7.25ns)   --->   "%tmp_24_0_1 = fadd float %array_buffer_0_0_l_7, %array_buffer_0_0_l_8" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 806 'fadd' 'tmp_24_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 807 [1/5] (7.25ns)   --->   "%tmp_31_1 = fadd float %array_buffer_0_0_l_11, %array_buffer_0_0_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 807 'fadd' 'tmp_31_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 808 [1/5] (7.25ns)   --->   "%tmp_32_1 = fadd float %array_buffer_1_1_l_9, %array_buffer_1_1_l_10" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 808 'fadd' 'tmp_32_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 809 [1/5] (7.25ns)   --->   "%tmp_27_1 = fadd float %array_buffer_0_0_l_11, %bondary_s_buffer_0_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 809 'fadd' 'tmp_27_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 810 [1/5] (7.25ns)   --->   "%tmp_28_1 = fadd float %array_buffer_1_1_l_7, %array_buffer_1_1_l_8" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 810 'fadd' 'tmp_28_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 811 [1/4] (5.70ns)   --->   "%prod1_8_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:99]   --->   Operation 811 'fmul' 'prod1_8_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 812 [1/5] (7.25ns)   --->   "%tmp_31_1_1 = fadd float %array_buffer_0_1_l_11, %array_buffer_0_1_l_12" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 812 'fadd' 'tmp_31_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 813 [2/5] (7.25ns)   --->   "%tmp_32_1_1 = fadd float %array_buffer_1_0_l_10, %array_buffer_1_0_l_11" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 813 'fadd' 'tmp_32_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 814 [1/4] (5.70ns)   --->   "%prod1_7_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:91]   --->   Operation 814 'fmul' 'prod1_7_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 815 [1/5] (7.25ns)   --->   "%tmp_27_1_1 = fadd float %array_buffer_0_1_l_11, %bondary_s_buffer_1_3" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 815 'fadd' 'tmp_27_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 816 [2/5] (7.25ns)   --->   "%tmp_28_1_1 = fadd float %array_buffer_1_0_l_8, %array_buffer_1_0_l_9" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 816 'fadd' 'tmp_28_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 817 [3/4] (5.70ns)   --->   "%prod2_1_1 = fmul float %tmp_6_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 817 'fmul' 'prod2_1_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 818 [1/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bondary_w_buffer_1_1, %array_buffer_1_1_l_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 818 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 819 [3/4] (5.70ns)   --->   "%prod2_3_1_1 = fmul float %tmp_11_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 819 'fmul' 'prod2_3_1_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 820 [1/5] (7.25ns)   --->   "%tmp_12_1_1 = fadd float %array_buffer_1_0_l_1, %bondary_e_buffer_1_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 820 'fadd' 'tmp_12_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 821 [3/4] (5.70ns)   --->   "%prod2_5_1_1 = fmul float %tmp_19_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 821 'fmul' 'prod2_5_1_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 822 [3/4] (5.70ns)   --->   "%prod2_4_1 = fmul float %tmp_15_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 822 'fmul' 'prod2_4_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 823 [3/4] (5.70ns)   --->   "%prod2_5_0_1 = fmul float %tmp_19_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 823 'fmul' 'prod2_5_0_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 824 [1/5] (7.25ns)   --->   "%tmp_20_0_1 = fadd float %array_buffer_0_0_l_3, %bondary_e_buffer_0_1" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 824 'fadd' 'tmp_20_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 825 [1/4] (5.70ns)   --->   "%prod1_4 = fmul float %array_buffer_0_0_l_4, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:70]   --->   Operation 825 'fmul' 'prod1_4' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 826 [3/4] (5.70ns)   --->   "%prod2_4 = fmul float %tmp_s, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 826 'fmul' 'prod2_4' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 827 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %bondary_w_buffer_0_1, %array_buffer_0_1_l_4" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 827 'fadd' 'tmp_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 828 [4/4] (5.70ns)   --->   "%tmp_10_0_1_mid2_v = fmul float %tmp_10_0_1_mid2_v_v, %coef_ti_read" [FDTD/kernel64x64.cpp:30]   --->   Operation 828 'fmul' 'tmp_10_0_1_mid2_v' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 829 [3/4] (5.70ns)   --->   "%prod2_1_1_mid1 = fmul float %tmp_6_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 829 'fmul' 'prod2_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 830 [1/5] (7.25ns)   --->   "%tmp_7_1_mid1 = fadd float %bondary_w_buffer_1_3, %array_buffer_1_1_l_12" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 830 'fadd' 'tmp_7_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 831 [3/4] (5.70ns)   --->   "%prod2_3_1_1_mid1 = fmul float %tmp_11_1_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 831 'fmul' 'prod2_3_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 832 [1/5] (7.25ns)   --->   "%tmp_12_1_1_mid1 = fadd float %array_buffer_1_0_l_13, %bondary_e_buffer_1_3" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 832 'fadd' 'tmp_12_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 833 [4/4] (5.70ns)   --->   "%prod2_5_1_1_mid1 = fmul float %tmp_19_1_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 833 'fmul' 'prod2_5_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 834 [4/4] (5.70ns)   --->   "%prod2_4_1_mid1 = fmul float %tmp_15_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 834 'fmul' 'prod2_4_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 835 [4/4] (5.70ns)   --->   "%prod2_5_0_1_mid1 = fmul float %tmp_19_0_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 835 'fmul' 'prod2_5_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 836 [1/5] (7.25ns)   --->   "%tmp_20_0_1_mid1 = fadd float %array_buffer_0_0_l_15, %bondary_e_buffer_0_3" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 836 'fadd' 'tmp_20_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 837 [1/4] (5.70ns)   --->   "%prod1_4_mid1 = fmul float %array_buffer_0_0_l_16, %coef_tij_read" [FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:70]   --->   Operation 837 'fmul' 'prod1_4_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 838 [4/4] (5.70ns)   --->   "%prod2_4_mid1 = fmul float %tmp_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 838 'fmul' 'prod2_4_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 839 [2/5] (7.25ns)   --->   "%tmp_1_mid1 = fadd float %bondary_w_buffer_0_3, %array_buffer_0_1_l_16" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 839 'fadd' 'tmp_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 840 [2/4] (5.70ns)   --->   "%prod2_8 = fmul float %tmp_14, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 840 'fmul' 'prod2_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 841 [2/4] (5.70ns)   --->   "%prod3_8 = fmul float %tmp_15, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 841 'fmul' 'prod3_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 842 [2/4] (5.70ns)   --->   "%prod2_6 = fmul float %tmp_10, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 842 'fmul' 'prod2_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 843 [2/4] (5.70ns)   --->   "%prod3_6 = fmul float %tmp_11, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 843 'fmul' 'prod3_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 844 [2/4] (5.70ns)   --->   "%prod2 = fmul float %tmp1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:43]   --->   Operation 844 'fmul' 'prod2' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 845 [4/4] (5.70ns)   --->   "%prod3 = fmul float %tmp_3, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:43]   --->   Operation 845 'fmul' 'prod3' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 846 [2/4] (5.70ns)   --->   "%prod2_8_0_1 = fmul float %tmp_31_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 846 'fmul' 'prod2_8_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 847 [1/5] (7.25ns)   --->   "%tmp_32_0_1 = fadd float %array_buffer_0_0_l_9, %array_buffer_0_0_l_10" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 847 'fadd' 'tmp_32_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 848 [2/4] (5.70ns)   --->   "%prod2_6_0_1 = fmul float %tmp_23_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 848 'fmul' 'prod2_6_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 849 [1/5] (7.25ns)   --->   "%tmp_24_0_1 = fadd float %array_buffer_0_0_l_7, %array_buffer_0_0_l_8" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 849 'fadd' 'tmp_24_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 850 [4/4] (5.70ns)   --->   "%prod2_8_1 = fmul float %tmp_31_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 850 'fmul' 'prod2_8_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 851 [4/4] (5.70ns)   --->   "%prod3_8_1 = fmul float %tmp_32_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 851 'fmul' 'prod3_8_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 852 [4/4] (5.70ns)   --->   "%prod2_7_1 = fmul float %tmp_27_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 852 'fmul' 'prod2_7_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 853 [4/4] (5.70ns)   --->   "%prod3_7_1 = fmul float %tmp_28_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 853 'fmul' 'prod3_7_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 854 [4/4] (5.70ns)   --->   "%prod2_8_1_1 = fmul float %tmp_31_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 854 'fmul' 'prod2_8_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 855 [1/5] (7.25ns)   --->   "%tmp_32_1_1 = fadd float %array_buffer_1_0_l_10, %array_buffer_1_0_l_11" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 855 'fadd' 'tmp_32_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 856 [4/4] (5.70ns)   --->   "%prod2_7_1_1 = fmul float %tmp_27_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 856 'fmul' 'prod2_7_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 857 [1/5] (7.25ns)   --->   "%tmp_28_1_1 = fadd float %array_buffer_1_0_l_8, %array_buffer_1_0_l_9" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 857 'fadd' 'tmp_28_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 858 [2/4] (5.70ns)   --->   "%prod2_1_1 = fmul float %tmp_6_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 858 'fmul' 'prod2_1_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 859 [4/4] (5.70ns)   --->   "%prod3_1_1 = fmul float %tmp_7_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 859 'fmul' 'prod3_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 860 [2/4] (5.70ns)   --->   "%prod2_3_1_1 = fmul float %tmp_11_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 860 'fmul' 'prod2_3_1_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 861 [4/4] (5.70ns)   --->   "%prod3_3_1_1 = fmul float %tmp_12_1_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 861 'fmul' 'prod3_3_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 862 [2/4] (5.70ns)   --->   "%prod2_5_1_1 = fmul float %tmp_19_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 862 'fmul' 'prod2_5_1_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 863 [2/4] (5.70ns)   --->   "%prod2_4_1 = fmul float %tmp_15_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 863 'fmul' 'prod2_4_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 864 [2/4] (5.70ns)   --->   "%prod2_5_0_1 = fmul float %tmp_19_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 864 'fmul' 'prod2_5_0_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 865 [4/4] (5.70ns)   --->   "%prod3_5_0_1 = fmul float %tmp_20_0_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 865 'fmul' 'prod3_5_0_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 866 [2/4] (5.70ns)   --->   "%prod2_4 = fmul float %tmp_s, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 866 'fmul' 'prod2_4' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 867 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %bondary_w_buffer_0_1, %array_buffer_0_1_l_4" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 867 'fadd' 'tmp_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 868 [3/4] (5.70ns)   --->   "%tmp_10_0_1_mid2_v = fmul float %tmp_10_0_1_mid2_v_v, %coef_ti_read" [FDTD/kernel64x64.cpp:30]   --->   Operation 868 'fmul' 'tmp_10_0_1_mid2_v' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 869 [2/4] (5.70ns)   --->   "%prod2_1_1_mid1 = fmul float %tmp_6_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 869 'fmul' 'prod2_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 870 [4/4] (5.70ns)   --->   "%prod3_1_1_mid1 = fmul float %tmp_7_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 870 'fmul' 'prod3_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 871 [2/4] (5.70ns)   --->   "%prod2_3_1_1_mid1 = fmul float %tmp_11_1_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 871 'fmul' 'prod2_3_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 872 [4/4] (5.70ns)   --->   "%prod3_3_1_1_mid1 = fmul float %tmp_12_1_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 872 'fmul' 'prod3_3_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 873 [3/4] (5.70ns)   --->   "%prod2_5_1_1_mid1 = fmul float %tmp_19_1_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 873 'fmul' 'prod2_5_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 874 [3/4] (5.70ns)   --->   "%prod2_4_1_mid1 = fmul float %tmp_15_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 874 'fmul' 'prod2_4_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 875 [3/4] (5.70ns)   --->   "%prod2_5_0_1_mid1 = fmul float %tmp_19_0_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 875 'fmul' 'prod2_5_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 876 [4/4] (5.70ns)   --->   "%prod3_5_0_1_mid1 = fmul float %tmp_20_0_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 876 'fmul' 'prod3_5_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 877 [3/4] (5.70ns)   --->   "%prod2_4_mid1 = fmul float %tmp_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 877 'fmul' 'prod2_4_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 878 [1/5] (7.25ns)   --->   "%tmp_1_mid1 = fadd float %bondary_w_buffer_0_3, %array_buffer_0_1_l_16" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 878 'fadd' 'tmp_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 879 [1/4] (5.70ns)   --->   "%prod2_8 = fmul float %tmp_14, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 879 'fmul' 'prod2_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 880 [1/4] (5.70ns)   --->   "%prod3_8 = fmul float %tmp_15, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 880 'fmul' 'prod3_8' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 881 [1/4] (5.70ns)   --->   "%prod2_6 = fmul float %tmp_10, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 881 'fmul' 'prod2_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 882 [1/4] (5.70ns)   --->   "%prod3_6 = fmul float %tmp_11, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 882 'fmul' 'prod3_6' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 883 [1/4] (5.70ns)   --->   "%prod2 = fmul float %tmp1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:43]   --->   Operation 883 'fmul' 'prod2' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 884 [3/4] (5.70ns)   --->   "%prod3 = fmul float %tmp_3, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:43]   --->   Operation 884 'fmul' 'prod3' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 885 [1/4] (5.70ns)   --->   "%prod2_8_0_1 = fmul float %tmp_31_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 885 'fmul' 'prod2_8_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 886 [4/4] (5.70ns)   --->   "%prod3_8_0_1 = fmul float %tmp_32_0_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 886 'fmul' 'prod3_8_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 887 [1/4] (5.70ns)   --->   "%prod2_6_0_1 = fmul float %tmp_23_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:84]   --->   Operation 887 'fmul' 'prod2_6_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 888 [4/4] (5.70ns)   --->   "%prod3_6_0_1 = fmul float %tmp_24_0_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 888 'fmul' 'prod3_6_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 889 [3/4] (5.70ns)   --->   "%prod2_8_1 = fmul float %tmp_31_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 889 'fmul' 'prod2_8_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 890 [3/4] (5.70ns)   --->   "%prod3_8_1 = fmul float %tmp_32_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 890 'fmul' 'prod3_8_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 891 [3/4] (5.70ns)   --->   "%prod2_7_1 = fmul float %tmp_27_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 891 'fmul' 'prod2_7_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 892 [3/4] (5.70ns)   --->   "%prod3_7_1 = fmul float %tmp_28_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 892 'fmul' 'prod3_7_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 893 [3/4] (5.70ns)   --->   "%prod2_8_1_1 = fmul float %tmp_31_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 893 'fmul' 'prod2_8_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 894 [4/4] (5.70ns)   --->   "%prod3_8_1_1 = fmul float %tmp_32_1_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 894 'fmul' 'prod3_8_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 895 [3/4] (5.70ns)   --->   "%prod2_7_1_1 = fmul float %tmp_27_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 895 'fmul' 'prod2_7_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 896 [4/4] (5.70ns)   --->   "%prod3_7_1_1 = fmul float %tmp_28_1_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 896 'fmul' 'prod3_7_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 897 [1/4] (5.70ns)   --->   "%prod2_1_1 = fmul float %tmp_6_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 897 'fmul' 'prod2_1_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 898 [3/4] (5.70ns)   --->   "%prod3_1_1 = fmul float %tmp_7_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 898 'fmul' 'prod3_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 899 [1/4] (5.70ns)   --->   "%prod2_3_1_1 = fmul float %tmp_11_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 899 'fmul' 'prod2_3_1_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 900 [3/4] (5.70ns)   --->   "%prod3_3_1_1 = fmul float %tmp_12_1_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 900 'fmul' 'prod3_3_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 901 [1/4] (5.70ns)   --->   "%prod2_5_1_1 = fmul float %tmp_19_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 901 'fmul' 'prod2_5_1_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 902 [1/4] (5.70ns)   --->   "%prod2_4_1 = fmul float %tmp_15_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 902 'fmul' 'prod2_4_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 903 [1/4] (5.70ns)   --->   "%prod2_5_0_1 = fmul float %tmp_19_0_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 903 'fmul' 'prod2_5_0_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 904 [3/4] (5.70ns)   --->   "%prod3_5_0_1 = fmul float %tmp_20_0_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 904 'fmul' 'prod3_5_0_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 905 [1/4] (5.70ns)   --->   "%prod2_4 = fmul float %tmp_s, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 905 'fmul' 'prod2_4' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 906 [4/4] (5.70ns)   --->   "%prod3_4 = fmul float %tmp_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 906 'fmul' 'prod3_4' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 907 [2/4] (5.70ns)   --->   "%tmp_10_0_1_mid2_v = fmul float %tmp_10_0_1_mid2_v_v, %coef_ti_read" [FDTD/kernel64x64.cpp:30]   --->   Operation 907 'fmul' 'tmp_10_0_1_mid2_v' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 908 [1/4] (5.70ns)   --->   "%prod2_1_1_mid1 = fmul float %tmp_6_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50]   --->   Operation 908 'fmul' 'prod2_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 909 [3/4] (5.70ns)   --->   "%prod3_1_1_mid1 = fmul float %tmp_7_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 909 'fmul' 'prod3_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 910 [1/4] (5.70ns)   --->   "%prod2_3_1_1_mid1 = fmul float %tmp_11_1_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:63]   --->   Operation 910 'fmul' 'prod2_3_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 911 [3/4] (5.70ns)   --->   "%prod3_3_1_1_mid1 = fmul float %tmp_12_1_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 911 'fmul' 'prod3_3_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 912 [2/4] (5.70ns)   --->   "%prod2_5_1_1_mid1 = fmul float %tmp_19_1_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 912 'fmul' 'prod2_5_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 913 [2/4] (5.70ns)   --->   "%prod2_4_1_mid1 = fmul float %tmp_15_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 913 'fmul' 'prod2_4_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 914 [2/4] (5.70ns)   --->   "%prod2_5_0_1_mid1 = fmul float %tmp_19_0_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 914 'fmul' 'prod2_5_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 915 [3/4] (5.70ns)   --->   "%prod3_5_0_1_mid1 = fmul float %tmp_20_0_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 915 'fmul' 'prod3_5_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 916 [2/4] (5.70ns)   --->   "%prod2_4_mid1 = fmul float %tmp_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 916 'fmul' 'prod2_4_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 917 [4/4] (5.70ns)   --->   "%prod3_4_mid1 = fmul float %tmp_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 917 'fmul' 'prod3_4_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 918 [5/5] (7.25ns)   --->   "%tmp_16 = fadd float %prod1_8, %prod2_8" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 918 'fadd' 'tmp_16' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 919 [5/5] (7.25ns)   --->   "%tmp_12 = fadd float %prod1_6, %prod2_6" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 919 'fadd' 'tmp_12' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 920 [2/4] (5.70ns)   --->   "%prod3 = fmul float %tmp_3, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:43]   --->   Operation 920 'fmul' 'prod3' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 921 [5/5] (7.25ns)   --->   "%tmp_4 = fadd float %prod1, %prod2" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:43]   --->   Operation 921 'fadd' 'tmp_4' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 922 [3/4] (5.70ns)   --->   "%prod3_8_0_1 = fmul float %tmp_32_0_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 922 'fmul' 'prod3_8_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 923 [5/5] (7.25ns)   --->   "%tmp_33_0_1 = fadd float %prod1_8_0_1, %prod2_8_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 923 'fadd' 'tmp_33_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 924 [3/4] (5.70ns)   --->   "%prod3_6_0_1 = fmul float %tmp_24_0_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 924 'fmul' 'prod3_6_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 925 [5/5] (7.25ns)   --->   "%tmp_25_0_1 = fadd float %prod1_6_0_1, %prod2_6_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 925 'fadd' 'tmp_25_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 926 [2/4] (5.70ns)   --->   "%prod2_8_1 = fmul float %tmp_31_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 926 'fmul' 'prod2_8_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 927 [2/4] (5.70ns)   --->   "%prod3_8_1 = fmul float %tmp_32_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 927 'fmul' 'prod3_8_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 928 [2/4] (5.70ns)   --->   "%prod2_7_1 = fmul float %tmp_27_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 928 'fmul' 'prod2_7_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 929 [2/4] (5.70ns)   --->   "%prod3_7_1 = fmul float %tmp_28_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 929 'fmul' 'prod3_7_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 930 [2/4] (5.70ns)   --->   "%prod2_8_1_1 = fmul float %tmp_31_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 930 'fmul' 'prod2_8_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 931 [3/4] (5.70ns)   --->   "%prod3_8_1_1 = fmul float %tmp_32_1_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 931 'fmul' 'prod3_8_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 932 [2/4] (5.70ns)   --->   "%prod2_7_1_1 = fmul float %tmp_27_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 932 'fmul' 'prod2_7_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 933 [3/4] (5.70ns)   --->   "%prod3_7_1_1 = fmul float %tmp_28_1_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 933 'fmul' 'prod3_7_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 934 [2/4] (5.70ns)   --->   "%prod3_1_1 = fmul float %tmp_7_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 934 'fmul' 'prod3_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 935 [5/5] (7.25ns)   --->   "%tmp_8_1 = fadd float %prod1_1_1, %prod2_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 935 'fadd' 'tmp_8_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 936 [2/4] (5.70ns)   --->   "%prod3_3_1_1 = fmul float %tmp_12_1_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 936 'fmul' 'prod3_3_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 937 [5/5] (7.25ns)   --->   "%tmp_13_1_1 = fadd float %prod1_3_1_1, %prod2_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 937 'fadd' 'tmp_13_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 938 [5/5] (7.25ns)   --->   "%tmp_21_1_1 = fadd float %prod1_3_1_1, %prod2_5_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 938 'fadd' 'tmp_21_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 939 [5/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %prod1_1_1, %prod2_4_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 939 'fadd' 'tmp_17_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 940 [2/4] (5.70ns)   --->   "%prod3_5_0_1 = fmul float %tmp_20_0_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 940 'fmul' 'prod3_5_0_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 941 [5/5] (7.25ns)   --->   "%tmp_21_0_1 = fadd float %prod1_5_0_1, %prod2_5_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 941 'fadd' 'tmp_21_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 942 [3/4] (5.70ns)   --->   "%prod3_4 = fmul float %tmp_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 942 'fmul' 'prod3_4' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 943 [5/5] (7.25ns)   --->   "%tmp_2 = fadd float %prod1_4, %prod2_4" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 943 'fadd' 'tmp_2' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 944 [1/4] (5.70ns)   --->   "%tmp_10_0_1_mid2_v = fmul float %tmp_10_0_1_mid2_v_v, %coef_ti_read" [FDTD/kernel64x64.cpp:30]   --->   Operation 944 'fmul' 'tmp_10_0_1_mid2_v' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 945 [2/4] (5.70ns)   --->   "%prod3_1_1_mid1 = fmul float %tmp_7_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 945 'fmul' 'prod3_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 946 [5/5] (7.25ns)   --->   "%tmp_8_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 946 'fadd' 'tmp_8_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 947 [2/4] (5.70ns)   --->   "%prod3_3_1_1_mid1 = fmul float %tmp_12_1_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 947 'fmul' 'prod3_3_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 948 [5/5] (7.25ns)   --->   "%tmp_13_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 948 'fadd' 'tmp_13_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 949 [1/4] (5.70ns)   --->   "%prod2_5_1_1_mid1 = fmul float %tmp_19_1_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 949 'fmul' 'prod2_5_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 950 [1/4] (5.70ns)   --->   "%prod2_4_1_mid1 = fmul float %tmp_15_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 950 'fmul' 'prod2_4_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 951 [1/4] (5.70ns)   --->   "%prod2_5_0_1_mid1 = fmul float %tmp_19_0_1_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:77]   --->   Operation 951 'fmul' 'prod2_5_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 952 [2/4] (5.70ns)   --->   "%prod3_5_0_1_mid1 = fmul float %tmp_20_0_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 952 'fmul' 'prod3_5_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 953 [1/4] (5.70ns)   --->   "%prod2_4_mid1 = fmul float %tmp_mid1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:70]   --->   Operation 953 'fmul' 'prod2_4_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 954 [3/4] (5.70ns)   --->   "%prod3_4_mid1 = fmul float %tmp_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 954 'fmul' 'prod3_4_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 955 [4/5] (7.25ns)   --->   "%tmp_16 = fadd float %prod1_8, %prod2_8" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 955 'fadd' 'tmp_16' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 956 [4/5] (7.25ns)   --->   "%tmp_12 = fadd float %prod1_6, %prod2_6" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 956 'fadd' 'tmp_12' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 957 [1/4] (5.70ns)   --->   "%prod3 = fmul float %tmp_3, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:43]   --->   Operation 957 'fmul' 'prod3' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 958 [4/5] (7.25ns)   --->   "%tmp_4 = fadd float %prod1, %prod2" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:43]   --->   Operation 958 'fadd' 'tmp_4' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 959 [2/4] (5.70ns)   --->   "%prod3_8_0_1 = fmul float %tmp_32_0_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 959 'fmul' 'prod3_8_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 960 [4/5] (7.25ns)   --->   "%tmp_33_0_1 = fadd float %prod1_8_0_1, %prod2_8_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 960 'fadd' 'tmp_33_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 961 [2/4] (5.70ns)   --->   "%prod3_6_0_1 = fmul float %tmp_24_0_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 961 'fmul' 'prod3_6_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 962 [4/5] (7.25ns)   --->   "%tmp_25_0_1 = fadd float %prod1_6_0_1, %prod2_6_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 962 'fadd' 'tmp_25_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 963 [1/4] (5.70ns)   --->   "%prod2_8_1 = fmul float %tmp_31_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 963 'fmul' 'prod2_8_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 964 [1/4] (5.70ns)   --->   "%prod3_8_1 = fmul float %tmp_32_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 964 'fmul' 'prod3_8_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 965 [1/4] (5.70ns)   --->   "%prod2_7_1 = fmul float %tmp_27_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 965 'fmul' 'prod2_7_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 966 [1/4] (5.70ns)   --->   "%prod3_7_1 = fmul float %tmp_28_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 966 'fmul' 'prod3_7_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 967 [1/4] (5.70ns)   --->   "%prod2_8_1_1 = fmul float %tmp_31_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99]   --->   Operation 967 'fmul' 'prod2_8_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 968 [2/4] (5.70ns)   --->   "%prod3_8_1_1 = fmul float %tmp_32_1_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 968 'fmul' 'prod3_8_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 969 [1/4] (5.70ns)   --->   "%prod2_7_1_1 = fmul float %tmp_27_1_1, %coef_tj_read" [FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:91]   --->   Operation 969 'fmul' 'prod2_7_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 970 [2/4] (5.70ns)   --->   "%prod3_7_1_1 = fmul float %tmp_28_1_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 970 'fmul' 'prod3_7_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 971 [1/4] (5.70ns)   --->   "%prod3_1_1 = fmul float %tmp_7_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 971 'fmul' 'prod3_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 972 [4/5] (7.25ns)   --->   "%tmp_8_1 = fadd float %prod1_1_1, %prod2_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 972 'fadd' 'tmp_8_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 973 [1/4] (5.70ns)   --->   "%prod3_3_1_1 = fmul float %tmp_12_1_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 973 'fmul' 'prod3_3_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 974 [4/5] (7.25ns)   --->   "%tmp_13_1_1 = fadd float %prod1_3_1_1, %prod2_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 974 'fadd' 'tmp_13_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 975 [4/5] (7.25ns)   --->   "%tmp_21_1_1 = fadd float %prod1_3_1_1, %prod2_5_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 975 'fadd' 'tmp_21_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 976 [4/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %prod1_1_1, %prod2_4_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 976 'fadd' 'tmp_17_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 977 [1/4] (5.70ns)   --->   "%prod3_5_0_1 = fmul float %tmp_20_0_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 977 'fmul' 'prod3_5_0_1' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 978 [4/5] (7.25ns)   --->   "%tmp_21_0_1 = fadd float %prod1_5_0_1, %prod2_5_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 978 'fadd' 'tmp_21_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 979 [2/4] (5.70ns)   --->   "%prod3_4 = fmul float %tmp_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 979 'fmul' 'prod3_4' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 980 [4/5] (7.25ns)   --->   "%tmp_2 = fadd float %prod1_4, %prod2_4" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 980 'fadd' 'tmp_2' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 981 [1/4] (5.70ns)   --->   "%prod3_1_1_mid1 = fmul float %tmp_7_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50]   --->   Operation 981 'fmul' 'prod3_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 982 [4/5] (7.25ns)   --->   "%tmp_8_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 982 'fadd' 'tmp_8_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 983 [1/4] (5.70ns)   --->   "%prod3_3_1_1_mid1 = fmul float %tmp_12_1_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:63]   --->   Operation 983 'fmul' 'prod3_3_1_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 984 [4/5] (7.25ns)   --->   "%tmp_13_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 984 'fadd' 'tmp_13_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 985 [5/5] (7.25ns)   --->   "%tmp_21_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_5_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 985 'fadd' 'tmp_21_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 986 [5/5] (7.25ns)   --->   "%tmp_17_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_4_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 986 'fadd' 'tmp_17_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 987 [1/4] (5.70ns)   --->   "%prod3_5_0_1_mid1 = fmul float %tmp_20_0_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:77]   --->   Operation 987 'fmul' 'prod3_5_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 988 [5/5] (7.25ns)   --->   "%tmp_21_0_1_mid1 = fadd float %prod1_5_0_1_mid1, %prod2_5_0_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 988 'fadd' 'tmp_21_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 989 [2/4] (5.70ns)   --->   "%prod3_4_mid1 = fmul float %tmp_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 989 'fmul' 'prod3_4_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 990 [3/5] (7.25ns)   --->   "%tmp_16 = fadd float %prod1_8, %prod2_8" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 990 'fadd' 'tmp_16' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 991 [3/5] (7.25ns)   --->   "%tmp_12 = fadd float %prod1_6, %prod2_6" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 991 'fadd' 'tmp_12' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 992 [3/5] (7.25ns)   --->   "%tmp_4 = fadd float %prod1, %prod2" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:43]   --->   Operation 992 'fadd' 'tmp_4' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 993 [1/4] (5.70ns)   --->   "%prod3_8_0_1 = fmul float %tmp_32_0_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 993 'fmul' 'prod3_8_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 994 [3/5] (7.25ns)   --->   "%tmp_33_0_1 = fadd float %prod1_8_0_1, %prod2_8_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 994 'fadd' 'tmp_33_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 995 [1/4] (5.70ns)   --->   "%prod3_6_0_1 = fmul float %tmp_24_0_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:84]   --->   Operation 995 'fmul' 'prod3_6_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 996 [3/5] (7.25ns)   --->   "%tmp_25_0_1 = fadd float %prod1_6_0_1, %prod2_6_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 996 'fadd' 'tmp_25_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 997 [1/4] (5.70ns)   --->   "%prod3_8_1_1 = fmul float %tmp_32_1_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:99]   --->   Operation 997 'fmul' 'prod3_8_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 998 [1/4] (5.70ns)   --->   "%prod3_7_1_1 = fmul float %tmp_28_1_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:91]   --->   Operation 998 'fmul' 'prod3_7_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 999 [3/5] (7.25ns)   --->   "%tmp_8_1 = fadd float %prod1_1_1, %prod2_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 999 'fadd' 'tmp_8_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1000 [3/5] (7.25ns)   --->   "%tmp_13_1_1 = fadd float %prod1_3_1_1, %prod2_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1000 'fadd' 'tmp_13_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1001 [3/5] (7.25ns)   --->   "%tmp_21_1_1 = fadd float %prod1_3_1_1, %prod2_5_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1001 'fadd' 'tmp_21_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1002 [3/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %prod1_1_1, %prod2_4_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1002 'fadd' 'tmp_17_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1003 [3/5] (7.25ns)   --->   "%tmp_21_0_1 = fadd float %prod1_5_0_1, %prod2_5_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1003 'fadd' 'tmp_21_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1004 [1/4] (5.70ns)   --->   "%prod3_4 = fmul float %tmp_1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 1004 'fmul' 'prod3_4' <Predicate = (!tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1005 [3/5] (7.25ns)   --->   "%tmp_2 = fadd float %prod1_4, %prod2_4" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1005 'fadd' 'tmp_2' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1006 [5/5] (7.25ns)   --->   "%tmp_10_0_1_mid2 = fadd float %tmp_2_0_1, %tmp_10_0_1_mid2_v" [FDTD/kernel64x64.cpp:30]   --->   Operation 1006 'fadd' 'tmp_10_0_1_mid2' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1007 [3/5] (7.25ns)   --->   "%tmp_8_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1007 'fadd' 'tmp_8_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1008 [3/5] (7.25ns)   --->   "%tmp_13_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1008 'fadd' 'tmp_13_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1009 [4/5] (7.25ns)   --->   "%tmp_21_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_5_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1009 'fadd' 'tmp_21_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1010 [4/5] (7.25ns)   --->   "%tmp_17_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_4_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1010 'fadd' 'tmp_17_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1011 [4/5] (7.25ns)   --->   "%tmp_21_0_1_mid1 = fadd float %prod1_5_0_1_mid1, %prod2_5_0_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1011 'fadd' 'tmp_21_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1012 [1/4] (5.70ns)   --->   "%prod3_4_mid1 = fmul float %tmp_1_mid1, %coef_ti_read" [FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70]   --->   Operation 1012 'fmul' 'prod3_4_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1013 [5/5] (7.25ns)   --->   "%tmp_2_mid1 = fadd float %prod1_4_mid1, %prod2_4_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1013 'fadd' 'tmp_2_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1014 [2/5] (7.25ns)   --->   "%tmp_16 = fadd float %prod1_8, %prod2_8" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1014 'fadd' 'tmp_16' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1015 [2/5] (7.25ns)   --->   "%tmp_12 = fadd float %prod1_6, %prod2_6" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1015 'fadd' 'tmp_12' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1016 [2/5] (7.25ns)   --->   "%tmp_4 = fadd float %prod1, %prod2" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:43]   --->   Operation 1016 'fadd' 'tmp_4' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1017 [2/5] (7.25ns)   --->   "%tmp_33_0_1 = fadd float %prod1_8_0_1, %prod2_8_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1017 'fadd' 'tmp_33_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1018 [2/5] (7.25ns)   --->   "%tmp_25_0_1 = fadd float %prod1_6_0_1, %prod2_6_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1018 'fadd' 'tmp_25_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1019 [5/5] (7.25ns)   --->   "%tmp_33_1 = fadd float %prod1_8_1, %prod2_8_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1019 'fadd' 'tmp_33_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1020 [5/5] (7.25ns)   --->   "%tmp_29_1 = fadd float %prod1_7_1, %prod2_7_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1020 'fadd' 'tmp_29_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1021 [5/5] (7.25ns)   --->   "%tmp_33_1_1 = fadd float %prod1_8_1_1, %prod2_8_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1021 'fadd' 'tmp_33_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1022 [5/5] (7.25ns)   --->   "%tmp_29_1_1 = fadd float %prod1_7_1_1, %prod2_7_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1022 'fadd' 'tmp_29_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 1023 [2/5] (7.25ns)   --->   "%tmp_8_1 = fadd float %prod1_1_1, %prod2_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1023 'fadd' 'tmp_8_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1024 [2/5] (7.25ns)   --->   "%tmp_13_1_1 = fadd float %prod1_3_1_1, %prod2_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1024 'fadd' 'tmp_13_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1025 [2/5] (7.25ns)   --->   "%tmp_21_1_1 = fadd float %prod1_3_1_1, %prod2_5_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1025 'fadd' 'tmp_21_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1026 [2/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %prod1_1_1, %prod2_4_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1026 'fadd' 'tmp_17_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1027 [2/5] (7.25ns)   --->   "%tmp_21_0_1 = fadd float %prod1_5_0_1, %prod2_5_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1027 'fadd' 'tmp_21_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1028 [2/5] (7.25ns)   --->   "%tmp_2 = fadd float %prod1_4, %prod2_4" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1028 'fadd' 'tmp_2' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1029 [4/5] (7.25ns)   --->   "%tmp_10_0_1_mid2 = fadd float %tmp_2_0_1, %tmp_10_0_1_mid2_v" [FDTD/kernel64x64.cpp:30]   --->   Operation 1029 'fadd' 'tmp_10_0_1_mid2' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1030 [2/5] (7.25ns)   --->   "%tmp_8_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1030 'fadd' 'tmp_8_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1031 [2/5] (7.25ns)   --->   "%tmp_13_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1031 'fadd' 'tmp_13_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1032 [3/5] (7.25ns)   --->   "%tmp_21_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_5_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1032 'fadd' 'tmp_21_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1033 [3/5] (7.25ns)   --->   "%tmp_17_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_4_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1033 'fadd' 'tmp_17_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1034 [3/5] (7.25ns)   --->   "%tmp_21_0_1_mid1 = fadd float %prod1_5_0_1_mid1, %prod2_5_0_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1034 'fadd' 'tmp_21_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1035 [4/5] (7.25ns)   --->   "%tmp_2_mid1 = fadd float %prod1_4_mid1, %prod2_4_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1035 'fadd' 'tmp_2_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1036 [1/5] (7.25ns)   --->   "%tmp_16 = fadd float %prod1_8, %prod2_8" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1036 'fadd' 'tmp_16' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1037 [1/5] (7.25ns)   --->   "%tmp_12 = fadd float %prod1_6, %prod2_6" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1037 'fadd' 'tmp_12' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1038 [1/5] (7.25ns)   --->   "%tmp_4 = fadd float %prod1, %prod2" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:43]   --->   Operation 1038 'fadd' 'tmp_4' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1039 [1/5] (7.25ns)   --->   "%tmp_33_0_1 = fadd float %prod1_8_0_1, %prod2_8_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1039 'fadd' 'tmp_33_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1040 [1/5] (7.25ns)   --->   "%tmp_25_0_1 = fadd float %prod1_6_0_1, %prod2_6_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1040 'fadd' 'tmp_25_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1041 [4/5] (7.25ns)   --->   "%tmp_33_1 = fadd float %prod1_8_1, %prod2_8_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1041 'fadd' 'tmp_33_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1042 [4/5] (7.25ns)   --->   "%tmp_29_1 = fadd float %prod1_7_1, %prod2_7_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1042 'fadd' 'tmp_29_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1043 [4/5] (7.25ns)   --->   "%tmp_33_1_1 = fadd float %prod1_8_1_1, %prod2_8_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1043 'fadd' 'tmp_33_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1044 [4/5] (7.25ns)   --->   "%tmp_29_1_1 = fadd float %prod1_7_1_1, %prod2_7_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1044 'fadd' 'tmp_29_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 1045 [1/5] (7.25ns)   --->   "%tmp_8_1 = fadd float %prod1_1_1, %prod2_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1045 'fadd' 'tmp_8_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1046 [1/5] (7.25ns)   --->   "%tmp_13_1_1 = fadd float %prod1_3_1_1, %prod2_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1046 'fadd' 'tmp_13_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1047 [1/5] (7.25ns)   --->   "%tmp_21_1_1 = fadd float %prod1_3_1_1, %prod2_5_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1047 'fadd' 'tmp_21_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1048 [1/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %prod1_1_1, %prod2_4_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1048 'fadd' 'tmp_17_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1049 [1/5] (7.25ns)   --->   "%tmp_21_0_1 = fadd float %prod1_5_0_1, %prod2_5_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1049 'fadd' 'tmp_21_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1050 [1/5] (7.25ns)   --->   "%tmp_2 = fadd float %prod1_4, %prod2_4" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1050 'fadd' 'tmp_2' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1051 [3/5] (7.25ns)   --->   "%tmp_10_0_1_mid2 = fadd float %tmp_2_0_1, %tmp_10_0_1_mid2_v" [FDTD/kernel64x64.cpp:30]   --->   Operation 1051 'fadd' 'tmp_10_0_1_mid2' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1052 [1/5] (7.25ns)   --->   "%tmp_8_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1052 'fadd' 'tmp_8_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1053 [1/5] (7.25ns)   --->   "%tmp_13_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1053 'fadd' 'tmp_13_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1054 [2/5] (7.25ns)   --->   "%tmp_21_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_5_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1054 'fadd' 'tmp_21_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1055 [2/5] (7.25ns)   --->   "%tmp_17_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_4_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1055 'fadd' 'tmp_17_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1056 [2/5] (7.25ns)   --->   "%tmp_21_0_1_mid1 = fadd float %prod1_5_0_1_mid1, %prod2_5_0_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1056 'fadd' 'tmp_21_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1057 [3/5] (7.25ns)   --->   "%tmp_2_mid1 = fadd float %prod1_4_mid1, %prod2_4_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1057 'fadd' 'tmp_2_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1058 [5/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_16, %prod3_8" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1058 'fadd' 'tmp_17' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1059 [5/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_12, %prod3_6" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1059 'fadd' 'tmp_13' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1060 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, %prod3" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:43]   --->   Operation 1060 'fadd' 'tmp_5' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1061 [5/5] (7.25ns)   --->   "%tmp_34_0_1 = fadd float %tmp_33_0_1, %prod3_8_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1061 'fadd' 'tmp_34_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1062 [5/5] (7.25ns)   --->   "%tmp_26_0_1 = fadd float %tmp_25_0_1, %prod3_6_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1062 'fadd' 'tmp_26_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1063 [3/5] (7.25ns)   --->   "%tmp_33_1 = fadd float %prod1_8_1, %prod2_8_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1063 'fadd' 'tmp_33_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1064 [3/5] (7.25ns)   --->   "%tmp_29_1 = fadd float %prod1_7_1, %prod2_7_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1064 'fadd' 'tmp_29_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1065 [3/5] (7.25ns)   --->   "%tmp_33_1_1 = fadd float %prod1_8_1_1, %prod2_8_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1065 'fadd' 'tmp_33_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1066 [3/5] (7.25ns)   --->   "%tmp_29_1_1 = fadd float %prod1_7_1_1, %prod2_7_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1066 'fadd' 'tmp_29_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 1067 [5/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %prod3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1067 'fadd' 'tmp_9_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1068 [5/5] (7.25ns)   --->   "%tmp_14_1_1 = fadd float %tmp_13_1_1, %prod3_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1068 'fadd' 'tmp_14_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1069 [5/5] (7.25ns)   --->   "%tmp_22_1_1 = fadd float %tmp_21_1_1, %prod3_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1069 'fadd' 'tmp_22_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1070 [5/5] (7.25ns)   --->   "%tmp_18_1 = fadd float %tmp_17_1, %prod3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1070 'fadd' 'tmp_18_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1071 [5/5] (7.25ns)   --->   "%tmp_22_0_1 = fadd float %tmp_21_0_1, %prod3_5_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1071 'fadd' 'tmp_22_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1072 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_2, %prod3_4" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1072 'fadd' 'tmp_9' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1073 [2/5] (7.25ns)   --->   "%tmp_10_0_1_mid2 = fadd float %tmp_2_0_1, %tmp_10_0_1_mid2_v" [FDTD/kernel64x64.cpp:30]   --->   Operation 1073 'fadd' 'tmp_10_0_1_mid2' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1074 [1/5] (7.25ns)   --->   "%tmp_21_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_5_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1074 'fadd' 'tmp_21_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1075 [1/5] (7.25ns)   --->   "%tmp_17_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_4_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1075 'fadd' 'tmp_17_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1076 [1/5] (7.25ns)   --->   "%tmp_21_0_1_mid1 = fadd float %prod1_5_0_1_mid1, %prod2_5_0_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1076 'fadd' 'tmp_21_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1077 [2/5] (7.25ns)   --->   "%tmp_2_mid1 = fadd float %prod1_4_mid1, %prod2_4_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1077 'fadd' 'tmp_2_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1078 [4/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_16, %prod3_8" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1078 'fadd' 'tmp_17' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1079 [4/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_12, %prod3_6" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1079 'fadd' 'tmp_13' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1080 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, %prod3" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:43]   --->   Operation 1080 'fadd' 'tmp_5' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1081 [4/5] (7.25ns)   --->   "%tmp_34_0_1 = fadd float %tmp_33_0_1, %prod3_8_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1081 'fadd' 'tmp_34_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1082 [4/5] (7.25ns)   --->   "%tmp_26_0_1 = fadd float %tmp_25_0_1, %prod3_6_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1082 'fadd' 'tmp_26_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1083 [2/5] (7.25ns)   --->   "%tmp_33_1 = fadd float %prod1_8_1, %prod2_8_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1083 'fadd' 'tmp_33_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1084 [2/5] (7.25ns)   --->   "%tmp_29_1 = fadd float %prod1_7_1, %prod2_7_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1084 'fadd' 'tmp_29_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1085 [2/5] (7.25ns)   --->   "%tmp_33_1_1 = fadd float %prod1_8_1_1, %prod2_8_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1085 'fadd' 'tmp_33_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1086 [2/5] (7.25ns)   --->   "%tmp_29_1_1 = fadd float %prod1_7_1_1, %prod2_7_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1086 'fadd' 'tmp_29_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 1087 [4/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %prod3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1087 'fadd' 'tmp_9_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1088 [4/5] (7.25ns)   --->   "%tmp_14_1_1 = fadd float %tmp_13_1_1, %prod3_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1088 'fadd' 'tmp_14_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1089 [4/5] (7.25ns)   --->   "%tmp_22_1_1 = fadd float %tmp_21_1_1, %prod3_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1089 'fadd' 'tmp_22_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1090 [4/5] (7.25ns)   --->   "%tmp_18_1 = fadd float %tmp_17_1, %prod3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1090 'fadd' 'tmp_18_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1091 [4/5] (7.25ns)   --->   "%tmp_22_0_1 = fadd float %tmp_21_0_1, %prod3_5_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1091 'fadd' 'tmp_22_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1092 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_2, %prod3_4" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1092 'fadd' 'tmp_9' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1093 [1/5] (7.25ns)   --->   "%tmp_10_0_1_mid2 = fadd float %tmp_2_0_1, %tmp_10_0_1_mid2_v" [FDTD/kernel64x64.cpp:30]   --->   Operation 1093 'fadd' 'tmp_10_0_1_mid2' <Predicate = (!icmp_ln30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1094 [1/5] (7.25ns)   --->   "%tmp_2_mid1 = fadd float %prod1_4_mid1, %prod2_4_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1094 'fadd' 'tmp_2_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1095 [3/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_16, %prod3_8" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1095 'fadd' 'tmp_17' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1096 [3/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_12, %prod3_6" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1096 'fadd' 'tmp_13' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1097 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, %prod3" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:43]   --->   Operation 1097 'fadd' 'tmp_5' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1098 [3/5] (7.25ns)   --->   "%tmp_34_0_1 = fadd float %tmp_33_0_1, %prod3_8_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1098 'fadd' 'tmp_34_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1099 [3/5] (7.25ns)   --->   "%tmp_26_0_1 = fadd float %tmp_25_0_1, %prod3_6_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1099 'fadd' 'tmp_26_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1100 [1/5] (7.25ns)   --->   "%tmp_33_1 = fadd float %prod1_8_1, %prod2_8_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1100 'fadd' 'tmp_33_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1101 [1/5] (7.25ns)   --->   "%tmp_29_1 = fadd float %prod1_7_1, %prod2_7_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1101 'fadd' 'tmp_29_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1102 [1/5] (7.25ns)   --->   "%tmp_33_1_1 = fadd float %prod1_8_1_1, %prod2_8_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1102 'fadd' 'tmp_33_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1103 [1/5] (7.25ns)   --->   "%tmp_29_1_1 = fadd float %prod1_7_1_1, %prod2_7_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1103 'fadd' 'tmp_29_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 1104 [3/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %prod3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1104 'fadd' 'tmp_9_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1105 [3/5] (7.25ns)   --->   "%tmp_14_1_1 = fadd float %tmp_13_1_1, %prod3_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1105 'fadd' 'tmp_14_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1106 [3/5] (7.25ns)   --->   "%tmp_22_1_1 = fadd float %tmp_21_1_1, %prod3_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1106 'fadd' 'tmp_22_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1107 [3/5] (7.25ns)   --->   "%tmp_18_1 = fadd float %tmp_17_1, %prod3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1107 'fadd' 'tmp_18_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1108 [3/5] (7.25ns)   --->   "%tmp_22_0_1 = fadd float %tmp_21_0_1, %prod3_5_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1108 'fadd' 'tmp_22_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1109 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_2, %prod3_4" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1109 'fadd' 'tmp_9' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1110 [5/5] (7.25ns)   --->   "%tmp_9_1_mid1 = fadd float %tmp_8_1_mid1, %prod3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1110 'fadd' 'tmp_9_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1111 [5/5] (7.25ns)   --->   "%tmp_14_1_1_mid1 = fadd float %tmp_13_1_1_mid1, %prod3_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1111 'fadd' 'tmp_14_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1112 [5/5] (7.25ns)   --->   "%tmp_22_1_1_mid1 = fadd float %tmp_21_1_1_mid1, %prod3_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1112 'fadd' 'tmp_22_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1113 [5/5] (7.25ns)   --->   "%tmp_18_1_mid1 = fadd float %tmp_17_1_mid1, %prod3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1113 'fadd' 'tmp_18_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1114 [5/5] (7.25ns)   --->   "%tmp_22_0_1_mid1 = fadd float %tmp_21_0_1_mid1, %prod3_5_0_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1114 'fadd' 'tmp_22_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1115 [5/5] (7.25ns)   --->   "%tmp_9_mid1 = fadd float %tmp_2_mid1, %prod3_4_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1115 'fadd' 'tmp_9_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1116 [2/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_16, %prod3_8" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1116 'fadd' 'tmp_17' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1117 [2/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_12, %prod3_6" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1117 'fadd' 'tmp_13' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1118 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, %prod3" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:43]   --->   Operation 1118 'fadd' 'tmp_5' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1119 [2/5] (7.25ns)   --->   "%tmp_34_0_1 = fadd float %tmp_33_0_1, %prod3_8_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1119 'fadd' 'tmp_34_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1120 [2/5] (7.25ns)   --->   "%tmp_26_0_1 = fadd float %tmp_25_0_1, %prod3_6_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1120 'fadd' 'tmp_26_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1121 [5/5] (7.25ns)   --->   "%tmp_34_1 = fadd float %tmp_33_1, %prod3_8_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1121 'fadd' 'tmp_34_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1122 [5/5] (7.25ns)   --->   "%tmp_30_1 = fadd float %tmp_29_1, %prod3_7_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1122 'fadd' 'tmp_30_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1123 [5/5] (7.25ns)   --->   "%tmp_34_1_1 = fadd float %tmp_33_1_1, %prod3_8_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1123 'fadd' 'tmp_34_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1124 [5/5] (7.25ns)   --->   "%tmp_30_1_1 = fadd float %tmp_29_1_1, %prod3_7_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1124 'fadd' 'tmp_30_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 1125 [2/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %prod3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1125 'fadd' 'tmp_9_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1126 [2/5] (7.25ns)   --->   "%tmp_14_1_1 = fadd float %tmp_13_1_1, %prod3_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1126 'fadd' 'tmp_14_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1127 [2/5] (7.25ns)   --->   "%tmp_22_1_1 = fadd float %tmp_21_1_1, %prod3_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1127 'fadd' 'tmp_22_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1128 [2/5] (7.25ns)   --->   "%tmp_18_1 = fadd float %tmp_17_1, %prod3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1128 'fadd' 'tmp_18_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1129 [2/5] (7.25ns)   --->   "%tmp_22_0_1 = fadd float %tmp_21_0_1, %prod3_5_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1129 'fadd' 'tmp_22_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1130 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_2, %prod3_4" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1130 'fadd' 'tmp_9' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1131 [4/5] (7.25ns)   --->   "%tmp_9_1_mid1 = fadd float %tmp_8_1_mid1, %prod3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1131 'fadd' 'tmp_9_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1132 [4/5] (7.25ns)   --->   "%tmp_14_1_1_mid1 = fadd float %tmp_13_1_1_mid1, %prod3_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1132 'fadd' 'tmp_14_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1133 [4/5] (7.25ns)   --->   "%tmp_22_1_1_mid1 = fadd float %tmp_21_1_1_mid1, %prod3_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1133 'fadd' 'tmp_22_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1134 [4/5] (7.25ns)   --->   "%tmp_18_1_mid1 = fadd float %tmp_17_1_mid1, %prod3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1134 'fadd' 'tmp_18_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1135 [4/5] (7.25ns)   --->   "%tmp_22_0_1_mid1 = fadd float %tmp_21_0_1_mid1, %prod3_5_0_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1135 'fadd' 'tmp_22_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1136 [4/5] (7.25ns)   --->   "%tmp_9_mid1 = fadd float %tmp_2_mid1, %prod3_4_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1136 'fadd' 'tmp_9_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1137 [1/5] (7.25ns)   --->   "%tmp_17 = fadd float %tmp_16, %prod3_8" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1137 'fadd' 'tmp_17' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1138 [1/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_12, %prod3_6" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1138 'fadd' 'tmp_13' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1139 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_4, %prod3" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:43]   --->   Operation 1139 'fadd' 'tmp_5' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1140 [1/5] (7.25ns)   --->   "%tmp_34_0_1 = fadd float %tmp_33_0_1, %prod3_8_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1140 'fadd' 'tmp_34_0_1' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1141 [1/5] (7.25ns)   --->   "%tmp_26_0_1 = fadd float %tmp_25_0_1, %prod3_6_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:84]   --->   Operation 1141 'fadd' 'tmp_26_0_1' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1142 [1/1] (3.25ns)   --->   "store float %tmp_10_0_1_mid2, float* %array_buffer_tmp_0_2, align 4" [FDTD/kernel64x64.cpp:56]   --->   Operation 1142 'store' <Predicate = (!icmp_ln30 & and_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 1143 [1/1] (0.00ns)   --->   "br label %.preheader4.preheader.1" [FDTD/kernel64x64.cpp:60]   --->   Operation 1143 'br' <Predicate = (!icmp_ln30 & and_ln54)> <Delay = 0.00>
ST_38 : Operation 1144 [4/5] (7.25ns)   --->   "%tmp_34_1 = fadd float %tmp_33_1, %prod3_8_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1144 'fadd' 'tmp_34_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1145 [4/5] (7.25ns)   --->   "%tmp_30_1 = fadd float %tmp_29_1, %prod3_7_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1145 'fadd' 'tmp_30_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1146 [4/5] (7.25ns)   --->   "%tmp_34_1_1 = fadd float %tmp_33_1_1, %prod3_8_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1146 'fadd' 'tmp_34_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1147 [4/5] (7.25ns)   --->   "%tmp_30_1_1 = fadd float %tmp_29_1_1, %prod3_7_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1147 'fadd' 'tmp_30_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 1148 [1/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %prod3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1148 'fadd' 'tmp_9_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1149 [1/5] (7.25ns)   --->   "%tmp_14_1_1 = fadd float %tmp_13_1_1, %prod3_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1149 'fadd' 'tmp_14_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1150 [1/5] (7.25ns)   --->   "%tmp_22_1_1 = fadd float %tmp_21_1_1, %prod3_3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1150 'fadd' 'tmp_22_1_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1151 [1/5] (7.25ns)   --->   "%tmp_18_1 = fadd float %tmp_17_1, %prod3_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1151 'fadd' 'tmp_18_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1152 [1/5] (7.25ns)   --->   "%tmp_22_0_1 = fadd float %tmp_21_0_1, %prod3_5_0_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1152 'fadd' 'tmp_22_0_1' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1153 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_2, %prod3_4" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1153 'fadd' 'tmp_9' <Predicate = (!tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1154 [3/5] (7.25ns)   --->   "%tmp_9_1_mid1 = fadd float %tmp_8_1_mid1, %prod3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1154 'fadd' 'tmp_9_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1155 [3/5] (7.25ns)   --->   "%tmp_14_1_1_mid1 = fadd float %tmp_13_1_1_mid1, %prod3_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1155 'fadd' 'tmp_14_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1156 [3/5] (7.25ns)   --->   "%tmp_22_1_1_mid1 = fadd float %tmp_21_1_1_mid1, %prod3_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1156 'fadd' 'tmp_22_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1157 [3/5] (7.25ns)   --->   "%tmp_18_1_mid1 = fadd float %tmp_17_1_mid1, %prod3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1157 'fadd' 'tmp_18_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1158 [3/5] (7.25ns)   --->   "%tmp_22_0_1_mid1 = fadd float %tmp_21_0_1_mid1, %prod3_5_0_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1158 'fadd' 'tmp_22_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1159 [3/5] (7.25ns)   --->   "%tmp_9_mid1 = fadd float %tmp_2_mid1, %prod3_4_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1159 'fadd' 'tmp_9_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1160 [1/1] (3.25ns)   --->   "store float %tmp_17, float* %array_buffer_tmp_0_5, align 8" [FDTD/kernel64x64.cpp:99]   --->   Operation 1160 'store' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1161 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 1161 'br' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & !select_ln30_3)> <Delay = 0.00>
ST_39 : Operation 1162 [1/1] (3.25ns)   --->   "store float %tmp_13, float* %array_buffer_tmp_0_4, align 8" [FDTD/kernel64x64.cpp:84]   --->   Operation 1162 'store' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1163 [1/1] (0.00ns)   --->   "br label %5" [FDTD/kernel64x64.cpp:88]   --->   Operation 1163 'br' <Predicate = (!icmp_ln30 & !icmp_ln41 & !icmp_ln48 & select_ln30_3)> <Delay = 0.00>
ST_39 : Operation 1164 [1/1] (0.00ns)   --->   "%array_buffer_tmp_0_3 = getelementptr [1024 x float]* %array_buffer_tmp_0_s, i64 0, i64 %zext_ln43_7" [FDTD/kernel64x64.cpp:43]   --->   Operation 1164 'getelementptr' 'array_buffer_tmp_0_3' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 1165 [1/1] (3.25ns)   --->   "store float %tmp_5, float* %array_buffer_tmp_0_3, align 8" [FDTD/kernel64x64.cpp:43]   --->   Operation 1165 'store' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1166 [1/1] (0.00ns)   --->   "br label %.preheader4.0.1" [FDTD/kernel64x64.cpp:47]   --->   Operation 1166 'br' <Predicate = (!icmp_ln30 & icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 1167 [1/1] (3.25ns)   --->   "store float %tmp_34_0_1, float* %array_buffer_tmp_0_7, align 4" [FDTD/kernel64x64.cpp:99]   --->   Operation 1167 'store' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1168 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 1168 'br' <Predicate = (!icmp_ln30 & !select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_39 : Operation 1169 [1/1] (3.25ns)   --->   "store float %tmp_26_0_1, float* %array_buffer_tmp_0_6, align 4" [FDTD/kernel64x64.cpp:84]   --->   Operation 1169 'store' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1170 [1/1] (0.00ns)   --->   "br label %10" [FDTD/kernel64x64.cpp:88]   --->   Operation 1170 'br' <Predicate = (!icmp_ln30 & select_ln30_3 & !and_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_39 : Operation 1171 [3/5] (7.25ns)   --->   "%tmp_34_1 = fadd float %tmp_33_1, %prod3_8_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1171 'fadd' 'tmp_34_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1172 [3/5] (7.25ns)   --->   "%tmp_30_1 = fadd float %tmp_29_1, %prod3_7_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1172 'fadd' 'tmp_30_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1173 [3/5] (7.25ns)   --->   "%tmp_34_1_1 = fadd float %tmp_33_1_1, %prod3_8_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1173 'fadd' 'tmp_34_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1174 [3/5] (7.25ns)   --->   "%tmp_30_1_1 = fadd float %tmp_29_1_1, %prod3_7_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1174 'fadd' 'tmp_30_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 1175 [2/5] (7.25ns)   --->   "%tmp_9_1_mid1 = fadd float %tmp_8_1_mid1, %prod3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1175 'fadd' 'tmp_9_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1176 [2/5] (7.25ns)   --->   "%tmp_14_1_1_mid1 = fadd float %tmp_13_1_1_mid1, %prod3_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1176 'fadd' 'tmp_14_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1177 [2/5] (7.25ns)   --->   "%tmp_22_1_1_mid1 = fadd float %tmp_21_1_1_mid1, %prod3_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1177 'fadd' 'tmp_22_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1178 [2/5] (7.25ns)   --->   "%tmp_18_1_mid1 = fadd float %tmp_17_1_mid1, %prod3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1178 'fadd' 'tmp_18_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1179 [2/5] (7.25ns)   --->   "%tmp_22_0_1_mid1 = fadd float %tmp_21_0_1_mid1, %prod3_5_0_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1179 'fadd' 'tmp_22_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1180 [2/5] (7.25ns)   --->   "%tmp_9_mid1 = fadd float %tmp_2_mid1, %prod3_4_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1180 'fadd' 'tmp_9_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1181 [2/5] (7.25ns)   --->   "%tmp_34_1 = fadd float %tmp_33_1, %prod3_8_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1181 'fadd' 'tmp_34_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1182 [2/5] (7.25ns)   --->   "%tmp_30_1 = fadd float %tmp_29_1, %prod3_7_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1182 'fadd' 'tmp_30_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1183 [2/5] (7.25ns)   --->   "%tmp_34_1_1 = fadd float %tmp_33_1_1, %prod3_8_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1183 'fadd' 'tmp_34_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1184 [2/5] (7.25ns)   --->   "%tmp_30_1_1 = fadd float %tmp_29_1_1, %prod3_7_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1184 'fadd' 'tmp_30_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.95>
ST_41 : Operation 1185 [1/5] (7.25ns)   --->   "%tmp_9_1_mid1 = fadd float %tmp_8_1_mid1, %prod3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50]   --->   Operation 1185 'fadd' 'tmp_9_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1186 [1/1] (0.69ns)   --->   "%select_ln30_6 = select i1 %tmp_28, float %tmp_9_1_mid1, float %tmp_9_1" [FDTD/kernel64x64.cpp:30]   --->   Operation 1186 'select' 'select_ln30_6' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1187 [1/5] (7.25ns)   --->   "%tmp_14_1_1_mid1 = fadd float %tmp_13_1_1_mid1, %prod3_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:63]   --->   Operation 1187 'fadd' 'tmp_14_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1188 [1/1] (0.69ns)   --->   "%select_ln30_7 = select i1 %tmp_28, float %tmp_14_1_1_mid1, float %tmp_14_1_1" [FDTD/kernel64x64.cpp:30]   --->   Operation 1188 'select' 'select_ln30_7' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1189 [1/5] (7.25ns)   --->   "%tmp_22_1_1_mid1 = fadd float %tmp_21_1_1_mid1, %prod3_3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1189 'fadd' 'tmp_22_1_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1190 [1/1] (0.69ns)   --->   "%select_ln30_9 = select i1 %tmp_28, float %tmp_22_1_1_mid1, float %tmp_22_1_1" [FDTD/kernel64x64.cpp:30]   --->   Operation 1190 'select' 'select_ln30_9' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1191 [1/5] (7.25ns)   --->   "%tmp_18_1_mid1 = fadd float %tmp_17_1_mid1, %prod3_1_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1191 'fadd' 'tmp_18_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1192 [1/1] (0.69ns)   --->   "%select_ln30_10 = select i1 %tmp_28, float %tmp_18_1_mid1, float %tmp_18_1" [FDTD/kernel64x64.cpp:30]   --->   Operation 1192 'select' 'select_ln30_10' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1193 [1/5] (7.25ns)   --->   "%tmp_22_0_1_mid1 = fadd float %tmp_21_0_1_mid1, %prod3_5_0_1_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:77]   --->   Operation 1193 'fadd' 'tmp_22_0_1_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1194 [1/1] (0.69ns)   --->   "%select_ln30_12 = select i1 %tmp_28, float %tmp_22_0_1_mid1, float %tmp_22_0_1" [FDTD/kernel64x64.cpp:30]   --->   Operation 1194 'select' 'select_ln30_12' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1195 [1/5] (7.25ns)   --->   "%tmp_9_mid1 = fadd float %tmp_2_mid1, %prod3_4_mid1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:70]   --->   Operation 1195 'fadd' 'tmp_9_mid1' <Predicate = (!icmp_ln30 & tmp_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1196 [1/1] (0.69ns)   --->   "%select_ln30_13 = select i1 %tmp_28, float %tmp_9_mid1, float %tmp_9" [FDTD/kernel64x64.cpp:30]   --->   Operation 1196 'select' 'select_ln30_13' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1197 [1/5] (7.25ns)   --->   "%tmp_34_1 = fadd float %tmp_33_1, %prod3_8_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1197 'fadd' 'tmp_34_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1198 [1/5] (7.25ns)   --->   "%tmp_30_1 = fadd float %tmp_29_1, %prod3_7_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1198 'fadd' 'tmp_30_1' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1199 [1/5] (7.25ns)   --->   "%tmp_34_1_1 = fadd float %tmp_33_1_1, %prod3_8_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1199 'fadd' 'tmp_34_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1200 [1/5] (7.25ns)   --->   "%tmp_30_1_1 = fadd float %tmp_29_1_1, %prod3_7_1_1" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91]   --->   Operation 1200 'fadd' 'tmp_30_1_1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.02>
ST_42 : Operation 1201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 1201 'speclooptripcount' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_42 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i11 %tmp_32 to i64" [FDTD/kernel64x64.cpp:43]   --->   Operation 1202 'zext' 'zext_ln43_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_42 : Operation 1203 [1/1] (0.00ns)   --->   "%array_buffer_tmp_0_8 = getelementptr [1024 x float]* %array_buffer_tmp_0_s, i64 0, i64 %zext_ln43_5" [FDTD/kernel64x64.cpp:70]   --->   Operation 1203 'getelementptr' 'array_buffer_tmp_0_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_42 : Operation 1204 [1/1] (0.00ns)   --->   "%or_ln77_7 = or i11 %tmp_32, 31" [FDTD/kernel64x64.cpp:77]   --->   Operation 1204 'or' 'or_ln77_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_42 : Operation 1205 [1/1] (0.00ns)   --->   "%or_ln77_4 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln77_7)" [FDTD/kernel64x64.cpp:77]   --->   Operation 1205 'bitconcatenate' 'or_ln77_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_42 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i12 %or_ln77_4 to i64" [FDTD/kernel64x64.cpp:77]   --->   Operation 1206 'zext' 'zext_ln77_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_42 : Operation 1207 [1/1] (0.00ns)   --->   "%array_buffer_tmp_0_9 = getelementptr [1024 x float]* %array_buffer_tmp_0_1, i64 0, i64 %zext_ln77_2" [FDTD/kernel64x64.cpp:77]   --->   Operation 1207 'getelementptr' 'array_buffer_tmp_0_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_42 : Operation 1208 [1/1] (0.00ns)   --->   "%array_buffer_tmp_1_4 = getelementptr [1024 x float]* %array_buffer_tmp_1_s, i64 0, i64 %zext_ln43_5" [FDTD/kernel64x64.cpp:50]   --->   Operation 1208 'getelementptr' 'array_buffer_tmp_1_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_42 : Operation 1209 [1/1] (0.00ns)   --->   "%array_buffer_tmp_1_5 = getelementptr [1024 x float]* %array_buffer_tmp_1_1, i64 0, i64 %zext_ln77_2" [FDTD/kernel64x64.cpp:63]   --->   Operation 1209 'getelementptr' 'array_buffer_tmp_1_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_42 : Operation 1210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FDTD/kernel64x64.cpp:34]   --->   Operation 1210 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_42 : Operation 1211 [1/1] (3.25ns)   --->   "store float %select_ln30_13, float* %array_buffer_tmp_0_8, align 16" [FDTD/kernel64x64.cpp:70]   --->   Operation 1211 'store' <Predicate = (!icmp_ln30 & !icmp_ln41 & icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1212 [1/1] (0.00ns)   --->   "br label %4" [FDTD/kernel64x64.cpp:74]   --->   Operation 1212 'br' <Predicate = (!icmp_ln30 & !icmp_ln41 & icmp_ln48)> <Delay = 0.00>
ST_42 : Operation 1213 [1/1] (3.25ns)   --->   "store float %select_ln30_12, float* %array_buffer_tmp_0_9, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 1213 'store' <Predicate = (!icmp_ln30 & !and_ln54 & icmp_ln54_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1214 [1/1] (0.00ns)   --->   "br label %8" [FDTD/kernel64x64.cpp:81]   --->   Operation 1214 'br' <Predicate = (!icmp_ln30 & !and_ln54 & icmp_ln54_1)> <Delay = 0.00>
ST_42 : Operation 1215 [1/1] (1.76ns)   --->   "br label %18"   --->   Operation 1215 'br' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & !select_ln30_4)> <Delay = 1.76>
ST_42 : Operation 1216 [1/1] (1.76ns)   --->   "br label %18" [FDTD/kernel64x64.cpp:96]   --->   Operation 1216 'br' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2 & select_ln30_4)> <Delay = 1.76>
ST_42 : Operation 1217 [1/1] (0.00ns)   --->   "%storemerge = phi float [ %tmp_34_1, %branch5336 ], [ %tmp_30_1, %branch7354 ]" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1217 'phi' 'storemerge' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_42 : Operation 1218 [1/1] (3.25ns)   --->   "store float %storemerge, float* %array_buffer_tmp_1_2, align 8" [FDTD/kernel64x64.cpp:91]   --->   Operation 1218 'store' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1219 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 1219 'br' <Predicate = (!icmp_ln30 & !and_ln48 & !icmp_ln48_2)> <Delay = 0.00>
ST_42 : Operation 1220 [1/1] (3.25ns)   --->   "store float %select_ln30_10, float* %array_buffer_tmp_1_4, align 16" [FDTD/kernel64x64.cpp:70]   --->   Operation 1220 'store' <Predicate = (!icmp_ln30 & !and_ln48 & icmp_ln48_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1221 [1/1] (0.00ns)   --->   "br label %14" [FDTD/kernel64x64.cpp:74]   --->   Operation 1221 'br' <Predicate = (!icmp_ln30 & !and_ln48 & icmp_ln48_2)> <Delay = 0.00>
ST_42 : Operation 1222 [1/1] (3.25ns)   --->   "store float %select_ln30_6, float* %array_buffer_tmp_1_4, align 16" [FDTD/kernel64x64.cpp:50]   --->   Operation 1222 'store' <Predicate = (!icmp_ln30 & and_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1223 [1/1] (0.00ns)   --->   "br label %.preheader4.1.1" [FDTD/kernel64x64.cpp:53]   --->   Operation 1223 'br' <Predicate = (!icmp_ln30 & and_ln48)> <Delay = 0.00>
ST_42 : Operation 1224 [1/1] (1.76ns)   --->   "br label %24"   --->   Operation 1224 'br' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !select_ln30_4 & !and_ln61)> <Delay = 1.76>
ST_42 : Operation 1225 [1/1] (1.76ns)   --->   "br label %24" [FDTD/kernel64x64.cpp:96]   --->   Operation 1225 'br' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & select_ln30_4 & !and_ln61)> <Delay = 1.76>
ST_42 : Operation 1226 [1/1] (0.00ns)   --->   "%storemerge1 = phi float [ %tmp_34_1_1, %26 ], [ %tmp_30_1_1, %25 ]" [FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99]   --->   Operation 1226 'phi' 'storemerge1' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_42 : Operation 1227 [1/1] (3.25ns)   --->   "store float %storemerge1, float* %array_buffer_tmp_1_3, align 4" [FDTD/kernel64x64.cpp:91]   --->   Operation 1227 'store' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1228 [1/1] (0.00ns)   --->   "br label %20"   --->   Operation 1228 'br' <Predicate = (!icmp_ln30 & !icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_42 : Operation 1229 [1/1] (3.25ns)   --->   "store float %select_ln30_9, float* %array_buffer_tmp_1_5, align 4" [FDTD/kernel64x64.cpp:77]   --->   Operation 1229 'store' <Predicate = (!icmp_ln30 & icmp_ln54_1 & !and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1230 [1/1] (0.00ns)   --->   "br label %20" [FDTD/kernel64x64.cpp:81]   --->   Operation 1230 'br' <Predicate = (!icmp_ln30 & icmp_ln54_1 & !and_ln61)> <Delay = 0.00>
ST_42 : Operation 1231 [1/1] (3.25ns)   --->   "store float %select_ln30_7, float* %array_buffer_tmp_1_5, align 4" [FDTD/kernel64x64.cpp:63]   --->   Operation 1231 'store' <Predicate = (!icmp_ln30 & and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1232 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [FDTD/kernel64x64.cpp:67]   --->   Operation 1232 'br' <Predicate = (!icmp_ln30 & and_ln61)> <Delay = 0.00>

State 43 <SV = 39> <Delay = 1.76>
ST_43 : Operation 1233 [1/1] (1.76ns)   --->   "br label %.preheader.0"   --->   Operation 1233 'br' <Predicate = true> <Delay = 1.76>

State 44 <SV = 40> <Delay = 1.76>
ST_44 : Operation 1234 [1/1] (0.00ns)   --->   "%i1_0_0 = phi i7 [ %add_ln109, %hls_label_2_end ], [ 0, %.preheader.0.preheader ]" [FDTD/kernel64x64.cpp:109]   --->   Operation 1234 'phi' 'i1_0_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1235 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1236 [1/1] (1.48ns)   --->   "%icmp_ln109 = icmp eq i7 %i1_0_0, -64" [FDTD/kernel64x64.cpp:109]   --->   Operation 1236 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1237 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %hls_label_0_end, label %hls_label_2_begin" [FDTD/kernel64x64.cpp:109]   --->   Operation 1237 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1238 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [FDTD/kernel64x64.cpp:110]   --->   Operation 1238 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_44 : Operation 1239 [1/1] (0.00ns)   --->   "%lshr_ln5 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i1_0_0, i32 1, i32 6)" [FDTD/kernel64x64.cpp:115]   --->   Operation 1239 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_44 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %lshr_ln5, i5 0)" [FDTD/kernel64x64.cpp:115]   --->   Operation 1240 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_44 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i11 %tmp_39 to i12" [FDTD/kernel64x64.cpp:112]   --->   Operation 1241 'zext' 'zext_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_44 : Operation 1242 [1/1] (1.76ns)   --->   "br label %27" [FDTD/kernel64x64.cpp:112]   --->   Operation 1242 'br' <Predicate = (!icmp_ln109)> <Delay = 1.76>
ST_44 : Operation 1243 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [FDTD/kernel64x64.cpp:118]   --->   Operation 1243 'specregionend' 'empty_41' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_44 : Operation 1244 [1/1] (0.00ns)   --->   "br label %1" [FDTD/kernel64x64.cpp:27]   --->   Operation 1244 'br' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 45 <SV = 41> <Delay = 4.89>
ST_45 : Operation 1245 [1/1] (0.00ns)   --->   "%j2_0_0_0 = phi i7 [ 0, %hls_label_2_begin ], [ %add_ln112, %28 ]" [FDTD/kernel64x64.cpp:112]   --->   Operation 1245 'phi' 'j2_0_0_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1246 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1247 [1/1] (1.48ns)   --->   "%icmp_ln112 = icmp eq i7 %j2_0_0_0, -64" [FDTD/kernel64x64.cpp:112]   --->   Operation 1247 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %hls_label_2, label %28" [FDTD/kernel64x64.cpp:112]   --->   Operation 1248 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_41 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %j2_0_0_0, i32 1, i32 6)" [FDTD/kernel64x64.cpp:115]   --->   Operation 1249 'partselect' 'tmp_41' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_45 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i6 %tmp_41 to i12" [FDTD/kernel64x64.cpp:115]   --->   Operation 1250 'zext' 'zext_ln115' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_45 : Operation 1251 [1/1] (1.63ns)   --->   "%add_ln115 = add i12 %zext_ln115, %zext_ln112" [FDTD/kernel64x64.cpp:115]   --->   Operation 1251 'add' 'add_ln115' <Predicate = (!icmp_ln112)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i12 %add_ln115 to i64" [FDTD/kernel64x64.cpp:115]   --->   Operation 1252 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_45 : Operation 1253 [1/1] (0.00ns)   --->   "%array_buffer_tmp_0_10 = getelementptr [1024 x float]* %array_buffer_tmp_0_s, i64 0, i64 %zext_ln115_1" [FDTD/kernel64x64.cpp:115]   --->   Operation 1253 'getelementptr' 'array_buffer_tmp_0_10' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_45 : Operation 1254 [1/1] (0.00ns)   --->   "%array_buffer_tmp_0_11 = getelementptr [1024 x float]* %array_buffer_tmp_0_1, i64 0, i64 %zext_ln115_1" [FDTD/kernel64x64.cpp:115]   --->   Operation 1254 'getelementptr' 'array_buffer_tmp_0_11' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_45 : Operation 1255 [2/2] (3.25ns)   --->   "%array_buffer_tmp_0_12 = load float* %array_buffer_tmp_0_10, align 8" [FDTD/kernel64x64.cpp:115]   --->   Operation 1255 'load' 'array_buffer_tmp_0_12' <Predicate = (!icmp_ln112)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1256 [2/2] (3.25ns)   --->   "%array_buffer_tmp_0_13 = load float* %array_buffer_tmp_0_11, align 4" [FDTD/kernel64x64.cpp:115]   --->   Operation 1256 'load' 'array_buffer_tmp_0_13' <Predicate = (!icmp_ln112)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1257 [1/1] (1.87ns)   --->   "%add_ln112 = add i7 %j2_0_0_0, 2" [FDTD/kernel64x64.cpp:112]   --->   Operation 1257 'add' 'add_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1258 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_7)" [FDTD/kernel64x64.cpp:117]   --->   Operation 1258 'specregionend' 'empty_39' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_45 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [FDTD/kernel64x64.cpp:110]   --->   Operation 1259 'specregionbegin' 'tmp_8' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_45 : Operation 1260 [1/1] (1.76ns)   --->   "br label %29" [FDTD/kernel64x64.cpp:112]   --->   Operation 1260 'br' <Predicate = (icmp_ln112)> <Delay = 1.76>

State 46 <SV = 42> <Delay = 6.50>
ST_46 : Operation 1261 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_18 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln115_1" [FDTD/kernel64x64.cpp:115]   --->   Operation 1261 'getelementptr' 'array_buffer_0_0_a_18' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1262 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_18 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln115_1" [FDTD/kernel64x64.cpp:115]   --->   Operation 1262 'getelementptr' 'array_buffer_0_1_a_18' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1263 [1/2] (3.25ns)   --->   "%array_buffer_tmp_0_12 = load float* %array_buffer_tmp_0_10, align 8" [FDTD/kernel64x64.cpp:115]   --->   Operation 1263 'load' 'array_buffer_tmp_0_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1264 [1/1] (3.25ns)   --->   "store float %array_buffer_tmp_0_12, float* %array_buffer_0_0_a_18, align 4" [FDTD/kernel64x64.cpp:115]   --->   Operation 1264 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1265 [1/2] (3.25ns)   --->   "%array_buffer_tmp_0_13 = load float* %array_buffer_tmp_0_11, align 4" [FDTD/kernel64x64.cpp:115]   --->   Operation 1265 'load' 'array_buffer_tmp_0_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1266 [1/1] (3.25ns)   --->   "store float %array_buffer_tmp_0_13, float* %array_buffer_0_1_a_18, align 4" [FDTD/kernel64x64.cpp:115]   --->   Operation 1266 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1267 [1/1] (0.00ns)   --->   "br label %27" [FDTD/kernel64x64.cpp:112]   --->   Operation 1267 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 42> <Delay = 4.89>
ST_47 : Operation 1268 [1/1] (0.00ns)   --->   "%j2_0_1_0 = phi i7 [ 0, %hls_label_2 ], [ %add_ln112_1, %30 ]" [FDTD/kernel64x64.cpp:112]   --->   Operation 1268 'phi' 'j2_0_1_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1269 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1270 [1/1] (1.48ns)   --->   "%icmp_ln112_1 = icmp eq i7 %j2_0_1_0, -64" [FDTD/kernel64x64.cpp:112]   --->   Operation 1270 'icmp' 'icmp_ln112_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1271 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112_1, label %hls_label_2_end, label %30" [FDTD/kernel64x64.cpp:112]   --->   Operation 1271 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_42 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %j2_0_1_0, i32 1, i32 6)" [FDTD/kernel64x64.cpp:115]   --->   Operation 1272 'partselect' 'tmp_42' <Predicate = (!icmp_ln112_1)> <Delay = 0.00>
ST_47 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i6 %tmp_42 to i12" [FDTD/kernel64x64.cpp:115]   --->   Operation 1273 'zext' 'zext_ln115_2' <Predicate = (!icmp_ln112_1)> <Delay = 0.00>
ST_47 : Operation 1274 [1/1] (1.63ns)   --->   "%add_ln115_1 = add i12 %zext_ln115_2, %zext_ln112" [FDTD/kernel64x64.cpp:115]   --->   Operation 1274 'add' 'add_ln115_1' <Predicate = (!icmp_ln112_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln115_3 = zext i12 %add_ln115_1 to i64" [FDTD/kernel64x64.cpp:115]   --->   Operation 1275 'zext' 'zext_ln115_3' <Predicate = (!icmp_ln112_1)> <Delay = 0.00>
ST_47 : Operation 1276 [1/1] (0.00ns)   --->   "%array_buffer_tmp_1_6 = getelementptr [1024 x float]* %array_buffer_tmp_1_s, i64 0, i64 %zext_ln115_3" [FDTD/kernel64x64.cpp:115]   --->   Operation 1276 'getelementptr' 'array_buffer_tmp_1_6' <Predicate = (!icmp_ln112_1)> <Delay = 0.00>
ST_47 : Operation 1277 [1/1] (0.00ns)   --->   "%array_buffer_tmp_1_7 = getelementptr [1024 x float]* %array_buffer_tmp_1_1, i64 0, i64 %zext_ln115_3" [FDTD/kernel64x64.cpp:115]   --->   Operation 1277 'getelementptr' 'array_buffer_tmp_1_7' <Predicate = (!icmp_ln112_1)> <Delay = 0.00>
ST_47 : Operation 1278 [2/2] (3.25ns)   --->   "%array_buffer_tmp_1_8 = load float* %array_buffer_tmp_1_6, align 8" [FDTD/kernel64x64.cpp:115]   --->   Operation 1278 'load' 'array_buffer_tmp_1_8' <Predicate = (!icmp_ln112_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1279 [2/2] (3.25ns)   --->   "%array_buffer_tmp_1_9 = load float* %array_buffer_tmp_1_7, align 4" [FDTD/kernel64x64.cpp:115]   --->   Operation 1279 'load' 'array_buffer_tmp_1_9' <Predicate = (!icmp_ln112_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1280 [1/1] (1.87ns)   --->   "%add_ln112_1 = add i7 %j2_0_1_0, 2" [FDTD/kernel64x64.cpp:112]   --->   Operation 1280 'add' 'add_ln112_1' <Predicate = (!icmp_ln112_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1281 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_8)" [FDTD/kernel64x64.cpp:117]   --->   Operation 1281 'specregionend' 'empty_40' <Predicate = (icmp_ln112_1)> <Delay = 0.00>
ST_47 : Operation 1282 [1/1] (1.87ns)   --->   "%add_ln109 = add i7 %i1_0_0, 2" [FDTD/kernel64x64.cpp:109]   --->   Operation 1282 'add' 'add_ln109' <Predicate = (icmp_ln112_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1283 [1/1] (0.00ns)   --->   "br label %.preheader.0" [FDTD/kernel64x64.cpp:109]   --->   Operation 1283 'br' <Predicate = (icmp_ln112_1)> <Delay = 0.00>

State 48 <SV = 43> <Delay = 6.50>
ST_48 : Operation 1284 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_16 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln115_3" [FDTD/kernel64x64.cpp:115]   --->   Operation 1284 'getelementptr' 'array_buffer_1_0_a_16' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1285 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_15 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln115_3" [FDTD/kernel64x64.cpp:115]   --->   Operation 1285 'getelementptr' 'array_buffer_1_1_a_15' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1286 [1/2] (3.25ns)   --->   "%array_buffer_tmp_1_8 = load float* %array_buffer_tmp_1_6, align 8" [FDTD/kernel64x64.cpp:115]   --->   Operation 1286 'load' 'array_buffer_tmp_1_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1287 [1/1] (3.25ns)   --->   "store float %array_buffer_tmp_1_8, float* %array_buffer_1_0_a_16, align 4" [FDTD/kernel64x64.cpp:115]   --->   Operation 1287 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1288 [1/2] (3.25ns)   --->   "%array_buffer_tmp_1_9 = load float* %array_buffer_tmp_1_7, align 4" [FDTD/kernel64x64.cpp:115]   --->   Operation 1288 'load' 'array_buffer_tmp_1_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1289 [1/1] (3.25ns)   --->   "store float %array_buffer_tmp_1_9, float* %array_buffer_1_1_a_15, align 4" [FDTD/kernel64x64.cpp:115]   --->   Operation 1289 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1290 [1/1] (0.00ns)   --->   "br label %29" [FDTD/kernel64x64.cpp:112]   --->   Operation 1290 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('it_0', FDTD/kernel64x64.cpp:27) with incoming values : ('add_ln27', FDTD/kernel64x64.cpp:27) [34]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('bondary_n_buffer_1_1', FDTD/kernel64x64.cpp:56) on array 'bondary_n_buffer_1' [43]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('bondary_n_buffer_1_1', FDTD/kernel64x64.cpp:56) on array 'bondary_n_buffer_1' [43]  (3.25 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_0_1', FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56) [47]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_0_1', FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56) [47]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_0_1', FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56) [47]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_0_1', FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56) [47]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_0_1', FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:56) [47]  (7.26 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('prod1_2_0_1', FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:56) [46]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('prod1_2_0_1', FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:56) [46]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('prod1_2_0_1', FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:56) [46]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('prod1_2_0_1', FDTD/stencil.cpp:9->FDTD/kernel64x64.cpp:56) [46]  (5.7 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_0_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:56) [49]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_0_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:56) [49]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_0_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:56) [49]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_0_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:56) [49]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_0_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:56) [49]  (7.26 ns)

 <State 18>: 7.95ns
The critical path consists of the following:
	'phi' operation ('tile_i_0', FDTD/kernel64x64.cpp:30) with incoming values : ('select_ln30_14', FDTD/kernel64x64.cpp:30) [55]  (0 ns)
	'add' operation ('add_ln50_2', FDTD/kernel64x64.cpp:50) [199]  (1.87 ns)
	'select' operation ('select_ln30_11', FDTD/kernel64x64.cpp:30) [288]  (1.19 ns)
	'add' operation ('add_ln91_3', FDTD/kernel64x64.cpp:91) [332]  (1.64 ns)
	'getelementptr' operation ('array_buffer_1_0_a_6', FDTD/kernel64x64.cpp:91) [334]  (0 ns)
	'load' operation ('array_buffer_1_0_l_5', FDTD/kernel64x64.cpp:91) on array 'array_buffer_1_0' [341]  (3.25 ns)

 <State 19>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln50_1', FDTD/kernel64x64.cpp:50) [82]  (1.83 ns)
	'getelementptr' operation ('array_buffer_0_0_a_4', FDTD/kernel64x64.cpp:50) [88]  (0 ns)
	'load' operation ('array_buffer_0_0_l_1', FDTD/kernel64x64.cpp:50) on array 'array_buffer_0_0' [93]  (3.25 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_14', FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:99) [351]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_1', FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50) [98]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_1', FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50) [98]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_1', FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50) [98]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_1', FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50) [98]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_1', FDTD/stencil.cpp:10->FDTD/kernel64x64.cpp:50) [98]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_1', FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50) [100]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_1', FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:50) [100]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', FDTD/stencil.cpp:11->FDTD/kernel64x64.cpp:70) [158]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99) [355]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50) [102]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50) [102]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50) [102]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50) [102]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50) [102]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50) [103]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50) [103]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50) [103]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50) [103]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50) [103]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_1_mid1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50) [241]  (7.26 ns)

 <State 41>: 7.95ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_1_mid1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:50) [241]  (7.26 ns)
	'select' operation ('select_ln30_6', FDTD/kernel64x64.cpp:30) [242]  (0.698 ns)

 <State 42>: 5.02ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99) with incoming values : ('tmp_34_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99) ('tmp_30_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91) [552]  (1.77 ns)
	'phi' operation ('storemerge', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99) with incoming values : ('tmp_34_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99) ('tmp_30_1', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:91) [552]  (0 ns)
	'store' operation ('store_ln91', FDTD/kernel64x64.cpp:91) of variable 'storemerge', FDTD/stencil.cpp:13->FDTD/kernel64x64.cpp:99 on array 'array_buffer_tmp[1][0]', FDTD/kernel64x64.cpp:22 [553]  (3.25 ns)

 <State 43>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i1_0_0', FDTD/kernel64x64.cpp:109) with incoming values : ('add_ln109', FDTD/kernel64x64.cpp:109) [651]  (1.77 ns)

 <State 44>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j2_0_0_0', FDTD/kernel64x64.cpp:112) with incoming values : ('add_ln112', FDTD/kernel64x64.cpp:112) [662]  (1.77 ns)

 <State 45>: 4.89ns
The critical path consists of the following:
	'phi' operation ('j2_0_0_0', FDTD/kernel64x64.cpp:112) with incoming values : ('add_ln112', FDTD/kernel64x64.cpp:112) [662]  (0 ns)
	'add' operation ('add_ln115', FDTD/kernel64x64.cpp:115) [669]  (1.64 ns)
	'getelementptr' operation ('array_buffer_tmp_0_10', FDTD/kernel64x64.cpp:115) [673]  (0 ns)
	'load' operation ('array_buffer_tmp_0_12', FDTD/kernel64x64.cpp:115) on array 'array_buffer_tmp[0][0]', FDTD/kernel64x64.cpp:22 [675]  (3.25 ns)

 <State 46>: 6.51ns
The critical path consists of the following:
	'load' operation ('array_buffer_tmp_0_12', FDTD/kernel64x64.cpp:115) on array 'array_buffer_tmp[0][0]', FDTD/kernel64x64.cpp:22 [675]  (3.25 ns)
	'store' operation ('store_ln115', FDTD/kernel64x64.cpp:115) of variable 'array_buffer_tmp_0_12', FDTD/kernel64x64.cpp:115 on array 'array_buffer_0_0' [676]  (3.25 ns)

 <State 47>: 4.89ns
The critical path consists of the following:
	'phi' operation ('j2_0_1_0', FDTD/kernel64x64.cpp:112) with incoming values : ('add_ln112_1', FDTD/kernel64x64.cpp:112) [686]  (0 ns)
	'add' operation ('add_ln115_1', FDTD/kernel64x64.cpp:115) [693]  (1.64 ns)
	'getelementptr' operation ('array_buffer_tmp_1_6', FDTD/kernel64x64.cpp:115) [697]  (0 ns)
	'load' operation ('array_buffer_tmp_1_8', FDTD/kernel64x64.cpp:115) on array 'array_buffer_tmp[1][0]', FDTD/kernel64x64.cpp:22 [699]  (3.25 ns)

 <State 48>: 6.51ns
The critical path consists of the following:
	'load' operation ('array_buffer_tmp_1_8', FDTD/kernel64x64.cpp:115) on array 'array_buffer_tmp[1][0]', FDTD/kernel64x64.cpp:22 [699]  (3.25 ns)
	'store' operation ('store_ln115', FDTD/kernel64x64.cpp:115) of variable 'array_buffer_tmp_1_8', FDTD/kernel64x64.cpp:115 on array 'array_buffer_1_0' [700]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
