# Instruction Execution

[TOC]



## Res
### Related Topics
â†— [CPU (Central Processing Unit)](../../../ğŸ§¬%20Computer%20System/Computer%20Architecture/Computer%20Microarchitectures%20(Computer%20Organization)%20&%20von%20Neumann%20Model/ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips/ğŸ“Œ%20Microprocessors%20Unit%20(MPU)/CPU%20(Central%20Processing%20Unit)/CPU%20(Central%20Processing%20Unit).md)

â†— [Data Representations & Storage in CS](../../../../ğŸ—º%20CS%20Overview/ğŸ’‹%20Intro%20to%20Computer%20Science/ğŸ˜¤%20Information,%20Data,%20Number%20and%20Math%20in%20Digital%20Systems/Data%20Representations%20&%20Storage%20in%20CS.md)
â†— [ASM (Assembly Languages)](../../../ğŸ‘©â€ğŸ’»%20Programming%20Methodology%20and%20Languages/ASM%20(Assembly%20Languages)/ASM%20(Assembly%20Languages).md)
â†— [Instruction Set Architecture (ISA) & Processor Architecture](../../../ğŸ§¬%20Computer%20System/Computer%20Architecture/Instruction%20Set%20Architecture%20(ISA)%20&%20Processor%20Architecture/Instruction%20Set%20Architecture%20(ISA)%20&%20Processor%20Architecture.md)

â†— [von Neumann /Memory Access](Memory%20Access.md)



## Overview



## Instruction Cycle
> ğŸ‘‰ quick look at [ğŸ‘§ğŸ½ MARIE](../../../ğŸ§¬%20Computer%20System/Computer%20Architecture/Computer%20Microarchitectures%20(Computer%20Organization)%20&%20von%20Neumann%20Model/ğŸ‘§ğŸ½%20MARIE.md) for gists of Instruction processing

![](../../../../../../../Assets/Pics/Screenshot%202023-03-03%20at%209.05.51%20AM.png)

### Fetch-Decode-Execute Cycle


### Interrupts
â†— [Interrupts (Software & Hardware)](Interrupts%20(Software%20&%20Hardware).md)



## ğŸªœ Computer Instructions Processing Level
Instruction Processing Level:

Software -> Program -> Instruction (ISA) -> Microinstruction (RTN) -> Control Signals

![](../../../../../../../Assets/Pics/Screenshot%202023-03-21%20at%209.12.25%20PM.png)
<small>Instruction Processing Level</small>


ğŸ‘©â€ğŸ’» **Software Level** 
â†— [Software Engineering](../../../../../../Software%20Engineering/Software%20Engineering.md)
â†— [Cloud Computing & Cloud Native](../../../../Software%20Engineering/â˜ï¸%20Cloud%20Computing%20&%20Cloud%20Native/Cloud%20Computing%20&%20Cloud%20Native.md)
â†— [Operating System (Theory Part)](../../../ğŸ§¬%20Computer%20System/Operating%20System%20(Theory%20Part)/Operating%20System%20(Theory%20Part).md)


ğŸ’» **Program Level**
â†— [Programming Methodology and Languages](../../../ğŸ‘©â€ğŸ’»%20Programming%20Methodology%20and%20Languages/Programming%20Methodology%20and%20Languages.md)
â†— [Algorithm & Data Structure](../../../ğŸ¦„%20Algorithm%20&%20Data%20Structure/Algorithm%20&%20Data%20Structure.md)


ğŸ¤– **Instruction Level**
â†— [ASM (Assembly Languages)](../../../ğŸ‘©â€ğŸ’»%20Programming%20Methodology%20and%20Languages/ASM%20(Assembly%20Languages)/ASM%20(Assembly%20Languages).md)
ğŸ‘‰ğŸ‘‰ This section! ğŸ‘ˆ ğŸ‘ˆ

> Assembly language is human-readable characters encoding of binary machine code language!
> â†— [Machine Code](../../../ğŸ§¬%20Computer%20System/Computer%20Architecture/Instruction%20Set%20Architecture%20(ISA)%20&%20Processor%20Architecture/ğŸ“Œ%20Instruction%20Basics/Instruction%20Levels/Machine%20Code.md)


ğŸ“ **Micro-operations Level**
â†— [Microoperations](../../../ğŸ§¬%20Computer%20System/Computer%20Architecture/Instruction%20Set%20Architecture%20(ISA)%20&%20Processor%20Architecture/ğŸ“Œ%20Instruction%20Basics/Instruction%20Levels/Microoperations.md)


ğŸ”¬ **Microcode (Firmware Level)**
â†— [Firmware and Booting](../../../ğŸ§¬%20Computer%20System/Firmware%20and%20Booting/Firmware%20and%20Booting.md)
â†— [Microcode](../../../ğŸ§¬%20Computer%20System/Firmware%20and%20Booting/Microcode/Microcode.md)


âš¡ï¸ **Control Signals**
â†— [Digital (Logic) Electronics Foundations](../../../ğŸ§¬%20Computer%20System/âš¡ï¸%20Digital%20(Logic)%20Electronics%20Foundations/Digital%20(Logic)%20Electronics%20Foundations.md)


âš™ï¸ **Bare Metal** 
Beyond CS!



## Instruction Processing Process
![](../../../../../../../Assets/Pics/Screenshot%202023-10-13%20at%208.15.46PM.png)
![](../../../../../../../Assets/Pics/Screenshot%202023-10-13%20at%208.15.55PM.png)




## Ref
