# Ibrahim Hashim's Design Notebook

## Week of 8 September 2025

Project Work:
  * [Design Notebook]: Created my design notebook

Comments:
  * I created my first design notebook and submitted my first pull request. I went through the github and learned terminology and how to pull and push to git.


## Week of 15 September 2025

Project Work:
  * [Program Counter]: Wrote and tested a simple pc16 verilog module for the RiSC-16 CPU:([PC Implementation](https://github.com/1fHu/ProcessorDesign/))

Comments:
<<<<<<< HEAD
  * My team implemented the Program counter. We saved the module as pc16.v and verified its behavior with simple simulations.
=======
  * My team implemented the Program counter. We saved the module as pc16.v and verified its behavior with simple simulations.


## Week of 22 September 2025

Project Work:
  * [Testing Program Counter]: Tested the program counter with the test bench and made it compatible with it as well: ([Edited PC Implementation](https://github.com/ihash123/processorDesign))
  * [ALU Implementation]: Wrote and tested a simple alu verilog module for the RiSC-16 CPU: ([ALU Implementation](https://github.com/ihash123/processorDesign))

Comments:
  * Worked with my team to test the program counter and implement the ALU as alu.v, and verified the behavior with simple tests.


## Week of 29 September 2025

Project Work:
  * [Register File Implementation]: Wrote and tested a register file module for the RiSC-16 CPU: ([Register Implementation](https://github.com/ihash123/processorDesign))

Comments:
  * Worked with my team to create and test a register file for the RiSC-16 CPU, and tested it with the given testbench.


## Week of 13 October 2025

Project Work:
  * [Data Memory Testbench Implementation]: Wrote and tested a testbench for the provided module: ([https://github.com/1fHu/ProcessorDesign])

Comments:
  * Worked with my team to create and test a testbench for the module provided, and tested it.


## Week of 20 October 2025

Project Work:
  * [Instruction Memory & Control Module Implementation]: Wrote and tested the instruction memory and control model for the RiSC-16 CPU: ([https://github.com/1fHu/ProcessorDesign])
  
Comments:
  * Worked with my team to create and test the Instruction Memory and Control module, and tested them.


## Week of 27 October 2025

Project Work:
  * Started work on onboarding labs, completed lab 1: ([https://github.com/ihash123/processorLabs]) 


## Week of 17 November 2025
  * Completed lab 2, working on labs 3, 4: ([https://github.com/ihash123/onboarding-lab-2])


## Week of 24 November 2025

Project Work:
  * Completed lab 3, working on lab 4: ([https://github.com/ihash123/onboarding-lab-3])
>>>>>>> 03899dc7203e3c3c8959ce76fe2f7e5f0573b20a
