
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.177861                       # Number of seconds simulated
sim_ticks                                177861334500                       # Number of ticks simulated
final_tick                               177861334500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47426                       # Simulator instruction rate (inst/s)
host_op_rate                                    75238                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29076012                       # Simulator tick rate (ticks/s)
host_mem_usage                                4840120                       # Number of bytes of host memory used
host_seconds                                  6117.12                       # Real time elapsed on the host
sim_insts                                   290111108                       # Number of instructions simulated
sim_ops                                     460240537                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          185664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        19797120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19982784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       185664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        185664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      9098304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9098304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           309330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              312231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        142161                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             142161                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1043869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          111306485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112350355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1043869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1043869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        51153917                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51153917                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        51153917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1043869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         111306485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            163504272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      312231                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     142161                       # Number of write requests accepted
system.mem_ctrls.readBursts                    312231                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   142161                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               19958848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9097344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19982784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9098304                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    374                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10707                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  177861246000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                312231                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               142161                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  261605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   41613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       127544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.796023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.264155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.723529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        70500     55.28%     55.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21959     17.22%     72.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10968      8.60%     81.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4954      3.88%     84.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3980      3.12%     88.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2598      2.04%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2082      1.63%     91.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2071      1.62%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8432      6.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       127544                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.143619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    354.206212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8622     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8627                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.476875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.453230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.908147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6624     76.78%     76.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              203      2.35%     79.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1522     17.64%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              259      3.00%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8627                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   7168796250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             13016115000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1559285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22987.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41737.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       112.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        51.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.09                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   222410                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  104039                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     391426.89                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                421502760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                224018850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               939552600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              333939060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8309318160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4481272740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            311746560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     27550894710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      9979973280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      20021047920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            72574122030                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            408.037656                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         167220380750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    419058500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3522068000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  80812093750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  25988804250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6699775000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  60419535000                       # Time in different power states
system.mem_ctrls_1.actEnergy                489232800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                260010630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1287106380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              408063060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         8914738560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5272722870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            310901760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     31383753120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      9552644640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      17751540840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            75631696830                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            425.228435                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         165487742250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    357990500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3777028000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  71785800250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  24876943500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    8238414250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  68825158000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               120504861                       # Number of BP lookups
system.cpu.branchPred.condPredicted         120504861                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8108403                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             87009501                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6808101                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              78445                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        87009501                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           64448826                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         22560675                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2316620                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    72398140                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    28073520                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        281000                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        508181                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    67954096                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           724                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    69                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    177861334500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        355722670                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           70908270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      725896605                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   120504861                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           71256927                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     276480115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                16230510                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  588                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3256                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          342                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  67953539                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1706094                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          355507839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.251179                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.453570                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                161054854     45.30%     45.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 17755426      4.99%     50.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6709511      1.89%     52.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 13929780      3.92%     56.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 13398716      3.77%     59.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 21302736      5.99%     65.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 17916310      5.04%     70.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 12274683      3.45%     74.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 91165823     25.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            355507839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.338761                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.040625                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 53539506                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             138526737                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 132472905                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              22853436                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8115255                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1071659702                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8115255                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 65327635                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                93263007                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8469                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 139783005                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              49010468                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1028755868                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1250273                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               26979249                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1381751                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14045076                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               78                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1457153534                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2445086381                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1500030353                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          19730321                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             661741515                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                795412019                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                212                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            214                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  96618432                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             87413240                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            41467392                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          15924858                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         16109493                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  943397302                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 952                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 780624268                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           5557441                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       483157716                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    642772507                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            811                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     355507839                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.195800                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.363468                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           144994041     40.79%     40.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            36364018     10.23%     51.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            32342338      9.10%     60.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            30679550      8.63%     68.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            36904508     10.38%     79.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            28167276      7.92%     87.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            28177945      7.93%     94.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            13010462      3.66%     98.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4867701      1.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       355507839                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                12246019     98.78%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 11297      0.09%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  35965      0.29%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3536      0.03%     99.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             86328      0.70%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            13583      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11420400      1.46%      1.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             650267967     83.30%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19577      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                282022      0.04%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             6041262      0.77%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  41      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             79414050     10.17%     95.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            28360842      3.63%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3870920      0.50%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         947187      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              780624268                       # Type of FU issued
system.cpu.iq.rate                           2.194474                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    12396728                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015881                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1910899579                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1408964126                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    733090912                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            23810965                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           17600471                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     10003314                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              769932626                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                11667970                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 786181709                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         11016055                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      3144421                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     43569637                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        26475                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10127                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     22641791                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2388                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        174806                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8115255                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                73236013                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              10948429                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           943398254                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            248774                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              87413240                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             41467392                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                418                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 391252                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              10213605                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10127                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3937902                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      6043881                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9981783                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             750882673                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              72364091                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          21261723                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    100429701                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 70670571                       # Number of branches executed
system.cpu.iew.exec_stores                   28065610                       # Number of stores executed
system.cpu.iew.exec_rate                     2.110865                       # Inst execution rate
system.cpu.iew.wb_sent                      746239708                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     743094226                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 576479524                       # num instructions producing a value
system.cpu.iew.wb_consumers                 939225337                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.088971                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.613782                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       483161894                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             141                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8108888                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations               6366                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts       984227                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    290302229                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.585384                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.244426                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    127114980     43.79%     43.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     69524593     23.95%     67.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     30610356     10.54%     78.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     20603191      7.10%     85.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     10888035      3.75%     89.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6698809      2.31%     91.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2830916      0.98%     92.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2596814      0.89%     93.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     19434535      6.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    290302229                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            290111108                       # Number of instructions committed
system.cpu.commit.committedOps              460240537                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       62669204                       # Number of memory references committed
system.cpu.commit.loads                      43843603                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   46599972                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    9076523                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 449697370                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778897                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4555545      0.99%      0.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        387447640     84.18%     85.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           18998      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263490      0.06%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        5285660      1.15%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        41669983      9.05%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17905272      3.89%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      2173620      0.47%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       920329      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         460240537                       # Class of committed instruction
system.cpu.commit.bw_lim_events              19434535                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1214270125                       # The number of ROB reads
system.cpu.rob.rob_writes                  1952502214                       # The number of ROB writes
system.cpu.timesIdled                            1769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          214831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   290111108                       # Number of Instructions Simulated
system.cpu.committedOps                     460240537                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.226160                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.226160                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.815554                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.815554                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                978999630                       # number of integer regfile reads
system.cpu.int_regfile_writes               628428086                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  13924799                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9027632                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 355220836                       # number of cc regfile reads
system.cpu.cc_regfile_writes                381947128                       # number of cc regfile writes
system.cpu.misc_regfile_reads               256757734                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2462706                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.680505                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            79009710                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2462706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.082478                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.680505                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          944                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         168744878                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        168744878                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     60679281                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        60679281                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18348832                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18348832                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      79028113                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         79028113                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     79028113                       # number of overall hits
system.cpu.dcache.overall_hits::total        79028113                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3628402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3628402                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       484059                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       484059                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      4112461                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4112461                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4112461                       # number of overall misses
system.cpu.dcache.overall_misses::total       4112461                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 113699235000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 113699235000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  16025236815                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16025236815                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 129724471815                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 129724471815                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 129724471815                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 129724471815                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     64307683                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     64307683                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18832891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18832891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     83140574                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     83140574                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     83140574                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     83140574                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.056423                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056423                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025703                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.049464                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.049464                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049464                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31335.898007                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31335.898007                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33105.957776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33105.957776                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 31544.243657                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31544.243657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 31544.243657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31544.243657                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       934441                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        73470                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             55271                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             575                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.906533                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.773913                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2067560                       # number of writebacks
system.cpu.dcache.writebacks::total           2067560                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1648706                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1648706                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1648731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1648731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1648731                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1648731                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1979696                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1979696                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       484034                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       484034                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2463730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2463730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2463730                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2463730                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  39908735500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  39908735500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  15539551316                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15539551316                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  55448286816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55448286816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  55448286816                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55448286816                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.030785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.029633                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029633                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.029633                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029633                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20159.022143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20159.022143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32104.255726                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32104.255726                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22505.829298                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22505.829298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22505.829298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22505.829298                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3513                       # number of replacements
system.cpu.icache.tags.tagsinuse           507.424995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            56412256                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3513                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16058.142898                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   507.424995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.991064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         135911097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        135911097                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     67948506                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        67948506                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      67948506                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         67948506                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     67948506                       # number of overall hits
system.cpu.icache.overall_hits::total        67948506                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5030                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5030                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5030                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5030                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5030                       # number of overall misses
system.cpu.icache.overall_misses::total          5030                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    376015497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    376015497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    376015497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    376015497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    376015497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    376015497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     67953536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     67953536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     67953536                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     67953536                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     67953536                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     67953536                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74754.571968                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74754.571968                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 74754.571968                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74754.571968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 74754.571968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74754.571968                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2347                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                63                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.253968                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3513                       # number of writebacks
system.cpu.icache.writebacks::total              3513                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1004                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1004                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1004                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1004                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1004                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1004                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4026                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4026                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4026                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4026                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4026                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4026                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    309336497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    309336497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    309336497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    309336497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    309336497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    309336497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76834.698708                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76834.698708                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76834.698708                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76834.698708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76834.698708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76834.698708                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    281182                       # number of replacements
system.l2.tags.tagsinuse                 24991.999695                       # Cycle average of tags in use
system.l2.tags.total_refs                     2080977                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    281182                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.400819                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       52.030815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        733.830880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      24206.138000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.022395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.738713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.762695                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2762                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10726                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18605                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39785726                       # Number of tag accesses
system.l2.tags.data_accesses                 39785726                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2067560                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2067560                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3510                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3510                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             370189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                370189                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1124                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1124                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1784211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1784211                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1124                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2154400                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2155524                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1124                       # number of overall hits
system.l2.overall_hits::cpu.data              2154400                       # number of overall hits
system.l2.overall_hits::total                 2155524                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           113846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              113846                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2902                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2902                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       195484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          195484                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2902                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              309330                       # number of demand (read+write) misses
system.l2.demand_misses::total                 312232                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2902                       # number of overall misses
system.l2.overall_misses::cpu.data             309330                       # number of overall misses
system.l2.overall_misses::total                312232                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10846795000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10846795000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    291353500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    291353500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  17841195500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17841195500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     291353500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   28687990500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28979344000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    291353500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  28687990500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28979344000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2067560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2067560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3510                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3510                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         484035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1979695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1979695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4026                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2463730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2467756                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4026                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2463730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2467756                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.235202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.235202                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.720815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.720815                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.098745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.098745                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.720815                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.125554                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.126525                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.720815                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.125554                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.126525                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95276.030778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95276.030778                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 100397.484493                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100397.484493                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91266.781425                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91266.781425                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 100397.484493                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 92742.347978                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92813.497656                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 100397.484493                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 92742.347978                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92813.497656                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               142161                       # number of writebacks
system.l2.writebacks::total                    142161                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       113846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113846                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2902                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2902                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       195484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       195484                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         309330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            312232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        309330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           312232                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9708335000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9708335000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    262343500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    262343500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  15886355500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15886355500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    262343500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  25594690500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25857034000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    262343500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  25594690500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25857034000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.235202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.235202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.720815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.720815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.098745                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.098745                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.720815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.125554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.126525                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.720815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.125554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.126525                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85276.030778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85276.030778                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90400.930393                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90400.930393                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81266.781425                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81266.781425                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 90400.930393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 82742.347978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82813.529683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 90400.930393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 82742.347978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82813.529683                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        591416                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       279185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             198385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       142161                       # Transaction distribution
system.membus.trans_dist::CleanEvict           137024                       # Transaction distribution
system.membus.trans_dist::ReadExReq            113846                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        198385                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       903647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       903647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 903647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29081088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29081088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29081088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            312231                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  312231    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              312231                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1234452000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1664761750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4933975                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2466219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1998                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1998                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 177861334500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1983720                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2209721                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3513                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          534167                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484035                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4026                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1979695                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7390166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7401730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       482432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    290002560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              290484992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          281182                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9098304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2748938                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000728                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026970                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2746937     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2001      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2748938                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4538060500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6040494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3695596996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
