/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:07:46 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_pci_dma.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:57p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_PCI_DMA_H__
#define BCHP_PCI_DMA_H__

/***************************************************************************
 *PCI_DMA - PCI DMA Registers
 ***************************************************************************/
#define BCHP_PCI_DMA_FIRST_DESC_ADRS             0x00000300 /* PCI DMA First Descriptor Address */
#define BCHP_PCI_DMA_CTRL                        0x00000304 /* PCI DMA Descriptor List Control */
#define BCHP_PCI_DMA_LIST_CTRL                   0x00000308 /* PCI DMA Link List Contro0 */
#define BCHP_PCI_DMA_STATUS                      0x0000030c /* PCI DMA Engine Status */
#define BCHP_PCI_DMA_CUR_DESC_ADDR               0x00000310 /* PCI DMA Current Desc */
#define BCHP_PCI_DMA_Desc_Word_0                 0x00000314 /* DMA Descriptor Word0 */
#define BCHP_PCI_DMA_Desc_Word_1                 0x00000318 /* DMA Descriptor Word1 */
#define BCHP_PCI_DMA_Desc_Word_2                 0x0000031c /* DMA Descriptor Word2 */
#define BCHP_PCI_DMA_CUR_MEM_Byte_CNT            0x00000320 /* DMA Current MEM Byte Count */
#define BCHP_PCI_DMA_DMA_SCRATCH0                0x00000324 /* PCI DMA Scratch register */

/***************************************************************************
 *FIRST_DESC_ADRS - PCI DMA First Descriptor Address
 ***************************************************************************/
/* PCI_DMA :: FIRST_DESC_ADRS :: DESC_ADRS [31:04] */
#define BCHP_PCI_DMA_FIRST_DESC_ADRS_DESC_ADRS_MASK                0xfffffff0
#define BCHP_PCI_DMA_FIRST_DESC_ADRS_DESC_ADRS_SHIFT               4

/* PCI_DMA :: FIRST_DESC_ADRS :: reserved0 [03:00] */
#define BCHP_PCI_DMA_FIRST_DESC_ADRS_reserved0_MASK                0x0000000f
#define BCHP_PCI_DMA_FIRST_DESC_ADRS_reserved0_SHIFT               0

/***************************************************************************
 *CTRL - PCI DMA Descriptor List Control
 ***************************************************************************/
/* PCI_DMA :: CTRL :: reserved0 [31:03] */
#define BCHP_PCI_DMA_CTRL_reserved0_MASK                           0xfffffff8
#define BCHP_PCI_DMA_CTRL_reserved0_SHIFT                          3

/* PCI_DMA :: CTRL :: DMA_DESC_BYTE_ALIGN [02:02] */
#define BCHP_PCI_DMA_CTRL_DMA_DESC_BYTE_ALIGN_MASK                 0x00000004
#define BCHP_PCI_DMA_CTRL_DMA_DESC_BYTE_ALIGN_SHIFT                2
#define BCHP_PCI_DMA_CTRL_DMA_DESC_BYTE_ALIGN_BYTE_ALIGN           1
#define BCHP_PCI_DMA_CTRL_DMA_DESC_BYTE_ALIGN_WORD_ALIGN           0

/* PCI_DMA :: CTRL :: DMA_BURST_SIZE [01:01] */
#define BCHP_PCI_DMA_CTRL_DMA_BURST_SIZE_MASK                      0x00000002
#define BCHP_PCI_DMA_CTRL_DMA_BURST_SIZE_SHIFT                     1
#define BCHP_PCI_DMA_CTRL_DMA_BURST_SIZE_BURST                     0
#define BCHP_PCI_DMA_CTRL_DMA_BURST_SIZE_SINGLE                    1

/* PCI_DMA :: CTRL :: DMA_RUN_STOP [00:00] */
#define BCHP_PCI_DMA_CTRL_DMA_RUN_STOP_MASK                        0x00000001
#define BCHP_PCI_DMA_CTRL_DMA_RUN_STOP_SHIFT                       0
#define BCHP_PCI_DMA_CTRL_DMA_RUN_STOP_RUN                         1
#define BCHP_PCI_DMA_CTRL_DMA_RUN_STOP_STOP                        0

/***************************************************************************
 *LIST_CTRL - PCI DMA Link List Contro0
 ***************************************************************************/
/* PCI_DMA :: LIST_CTRL :: reserved0 [31:02] */
#define BCHP_PCI_DMA_LIST_CTRL_reserved0_MASK                      0xfffffffc
#define BCHP_PCI_DMA_LIST_CTRL_reserved0_SHIFT                     2

/* PCI_DMA :: LIST_CTRL :: WAKE_MODE [01:01] */
#define BCHP_PCI_DMA_LIST_CTRL_WAKE_MODE_MASK                      0x00000002
#define BCHP_PCI_DMA_LIST_CTRL_WAKE_MODE_SHIFT                     1

/* PCI_DMA :: LIST_CTRL :: WAKE [00:00] */
#define BCHP_PCI_DMA_LIST_CTRL_WAKE_MASK                           0x00000001
#define BCHP_PCI_DMA_LIST_CTRL_WAKE_SHIFT                          0

/***************************************************************************
 *STATUS - PCI DMA Engine Status
 ***************************************************************************/
/* PCI_DMA :: STATUS :: reserved0 [31:02] */
#define BCHP_PCI_DMA_STATUS_reserved0_MASK                         0xfffffffc
#define BCHP_PCI_DMA_STATUS_reserved0_SHIFT                        2

/* PCI_DMA :: STATUS :: DMA_STATUS [01:00] */
#define BCHP_PCI_DMA_STATUS_DMA_STATUS_MASK                        0x00000003
#define BCHP_PCI_DMA_STATUS_DMA_STATUS_SHIFT                       0
#define BCHP_PCI_DMA_STATUS_DMA_STATUS_IDLE_STATE                  0
#define BCHP_PCI_DMA_STATUS_DMA_STATUS_BUSY_STATE                  1
#define BCHP_PCI_DMA_STATUS_DMA_STATUS_SLEEP_STATE                 2
#define BCHP_PCI_DMA_STATUS_DMA_STATUS_INVALID                     3

/***************************************************************************
 *CUR_DESC_ADDR - PCI DMA Current Desc
 ***************************************************************************/
/* PCI_DMA :: CUR_DESC_ADDR :: DMA_CUR_DESC [31:04] */
#define BCHP_PCI_DMA_CUR_DESC_ADDR_DMA_CUR_DESC_MASK               0xfffffff0
#define BCHP_PCI_DMA_CUR_DESC_ADDR_DMA_CUR_DESC_SHIFT              4

/* PCI_DMA :: CUR_DESC_ADDR :: reserved0 [03:00] */
#define BCHP_PCI_DMA_CUR_DESC_ADDR_reserved0_MASK                  0x0000000f
#define BCHP_PCI_DMA_CUR_DESC_ADDR_reserved0_SHIFT                 0

/***************************************************************************
 *Desc_Word_0 - DMA Descriptor Word0
 ***************************************************************************/
/* PCI_DMA :: Desc_Word_0 :: LOCAL_BUF_ADRS [31:02] */
#define BCHP_PCI_DMA_Desc_Word_0_LOCAL_BUF_ADRS_MASK               0xfffffffc
#define BCHP_PCI_DMA_Desc_Word_0_LOCAL_BUF_ADRS_SHIFT              2

/* PCI_DMA :: Desc_Word_0 :: reserved0 [01:00] */
#define BCHP_PCI_DMA_Desc_Word_0_reserved0_MASK                    0x00000003
#define BCHP_PCI_DMA_Desc_Word_0_reserved0_SHIFT                   0

/***************************************************************************
 *Desc_Word_1 - DMA Descriptor Word1
 ***************************************************************************/
/* PCI_DMA :: Desc_Word_1 :: PCI_ADRS [31:02] */
#define BCHP_PCI_DMA_Desc_Word_1_PCI_ADRS_MASK                     0xfffffffc
#define BCHP_PCI_DMA_Desc_Word_1_PCI_ADRS_SHIFT                    2

/* PCI_DMA :: Desc_Word_1 :: reserved0 [01:00] */
#define BCHP_PCI_DMA_Desc_Word_1_reserved0_MASK                    0x00000003
#define BCHP_PCI_DMA_Desc_Word_1_reserved0_SHIFT                   0

/***************************************************************************
 *Desc_Word_2 - DMA Descriptor Word2
 ***************************************************************************/
/* PCI_DMA :: Desc_Word_2 :: DMA_DESC_DONE_INTR_ENABLE [31:31] */
#define BCHP_PCI_DMA_Desc_Word_2_DMA_DESC_DONE_INTR_ENABLE_MASK    0x80000000
#define BCHP_PCI_DMA_Desc_Word_2_DMA_DESC_DONE_INTR_ENABLE_SHIFT   31
#define BCHP_PCI_DMA_Desc_Word_2_DMA_DESC_DONE_INTR_ENABLE_ENABLE  1
#define BCHP_PCI_DMA_Desc_Word_2_DMA_DESC_DONE_INTR_ENABLE_DISABLE 0

/* PCI_DMA :: Desc_Word_2 :: DMA_DIRECTION [30:30] */
#define BCHP_PCI_DMA_Desc_Word_2_DMA_DIRECTION_MASK                0x40000000
#define BCHP_PCI_DMA_Desc_Word_2_DMA_DIRECTION_SHIFT               30
#define BCHP_PCI_DMA_Desc_Word_2_DMA_DIRECTION_PCI_TO_MEMORY       1
#define BCHP_PCI_DMA_Desc_Word_2_DMA_DIRECTION_MEMORY_TO_PCI       0

/* PCI_DMA :: Desc_Word_2 :: reserved0 [29:25] */
#define BCHP_PCI_DMA_Desc_Word_2_reserved0_MASK                    0x3e000000
#define BCHP_PCI_DMA_Desc_Word_2_reserved0_SHIFT                   25

/* PCI_DMA :: Desc_Word_2 :: DMA_TRANSFER_SIZE [24:02] */
#define BCHP_PCI_DMA_Desc_Word_2_DMA_TRANSFER_SIZE_MASK            0x01fffffc
#define BCHP_PCI_DMA_Desc_Word_2_DMA_TRANSFER_SIZE_SHIFT           2

/* PCI_DMA :: Desc_Word_2 :: reserved1 [01:00] */
#define BCHP_PCI_DMA_Desc_Word_2_reserved1_MASK                    0x00000003
#define BCHP_PCI_DMA_Desc_Word_2_reserved1_SHIFT                   0

/***************************************************************************
 *CUR_MEM_Byte_CNT - DMA Current MEM Byte Count
 ***************************************************************************/
/* PCI_DMA :: CUR_MEM_Byte_CNT :: reserved0 [31:26] */
#define BCHP_PCI_DMA_CUR_MEM_Byte_CNT_reserved0_MASK               0xfc000000
#define BCHP_PCI_DMA_CUR_MEM_Byte_CNT_reserved0_SHIFT              26

/* PCI_DMA :: CUR_MEM_Byte_CNT :: MEM_BYTE_COUNT [25:02] */
#define BCHP_PCI_DMA_CUR_MEM_Byte_CNT_MEM_BYTE_COUNT_MASK          0x03fffffc
#define BCHP_PCI_DMA_CUR_MEM_Byte_CNT_MEM_BYTE_COUNT_SHIFT         2

/* PCI_DMA :: CUR_MEM_Byte_CNT :: reserved1 [01:00] */
#define BCHP_PCI_DMA_CUR_MEM_Byte_CNT_reserved1_MASK               0x00000003
#define BCHP_PCI_DMA_CUR_MEM_Byte_CNT_reserved1_SHIFT              0

/***************************************************************************
 *DMA_SCRATCH0 - PCI DMA Scratch register
 ***************************************************************************/
/* PCI_DMA :: DMA_SCRATCH0 :: DATA [31:00] */
#define BCHP_PCI_DMA_DMA_SCRATCH0_DATA_MASK                        0xffffffff
#define BCHP_PCI_DMA_DMA_SCRATCH0_DATA_SHIFT                       0

#endif /* #ifndef BCHP_PCI_DMA_H__ */

/* End of File */
