// $Id:$
// This source code including any derived information including but
// not limited by net-lists, fpga bit-streams, and object files is the
// confidential and proprietary property of
// 
// Numascale AS
// Enebakkveien 302A
// NO-1188 Oslo
// Norway
// 
// Any unauthorized use, reproduction or transfer of the information
// provided herein is strictly prohibited.
// 
// Copyright Â© 2008-2011
// Numascale AS Oslo, Norway. 
// All Rights Reserved.
//

#include <stdio.h>

#include "dnc-regs.h"
#include "dnc-defs.h"
#include "dnc-bootloader.h"
#include "dnc-access.h"

#define PCI_CONF_SEL 0xcf8
#define PCI_CONF_DATA 0xcfc

#define PCI_EXT_CONF(bus, devfn, reg)                           \
    (0x80000000 | (((reg) & 0xF00) << 16) | ((bus) << 16)       \
     | ((devfn) << 8) | ((reg) & 0xFC))
#define PCI_MMIO_CONF(bus, device, func, reg)                   \
    (((bus) << 20) | ((device) << 15) | ((func) << 12) | (reg))

#define HT_REG(node, func, reg)				\
    (cht_config_use_extd_addressing ?			\
     PCI_EXT_CONF(255, ((((node))<<3)|(func)), (reg)) :	\
     PCI_EXT_CONF(0, (((24+(node))<<3)|(func)), (reg)))

#define cli() asm volatile("cli")
#define sti() asm volatile("sti")

//#define DEBUG(...) printf(__VA_ARGS__)
#define DEBUG(...) do { } while (0)

#define WATCHDOG_BASE (u32 *)0xfec000f0 /* AMD recommended */

static volatile u32 *watchdog_ctl = WATCHDOG_BASE;
static volatile u32 *watchdog_timer = WATCHDOG_BASE + 1;

int ht_testmode;
int cht_config_use_extd_addressing = 0;

u64 dnc_csr_base = DEF_DNC_CSR_BASE;
u64 dnc_csr_lim = DEF_DNC_CSR_LIM;

void pmio_writeb(u8 offset, u8 val)
{
    /* Write offset and value in single 16-bit write */
    outw(offset | val << 8, IO_PORT);
}

void pmio_writel(u8 offset, u32 val)
{
    unsigned int i;

    for (i = 0; i < sizeof(val); i++)
	pmio_writeb(offset + i, val >> (i * 8));
}

u8 pmio_readb(u8 offset)
{
    outb(offset, IO_PORT /* PMIO index */);
    return inb(IO_PORT + 1 /* PMIO data */);
}

u32 pmio_readl(u8 offset)
{
    unsigned int i;
    u32 val = 0;

    for (i = 0; i < sizeof(val); i++)
	val |= pmio_readb(offset + i) << (i * 8);

    return val;
}

void pmio_setb(u8 offset, u8 mask)
{
    u8 val = pmio_readb(offset) | mask;
    pmio_writeb(offset, val);
}

void pmio_clearb(u8 offset, u8 mask)
{
    u8 val = pmio_readb(offset) & ~mask;
    pmio_writeb(offset, val);
}

void pmio_setl(u8 offset, u32 mask)
{
    u32 val = pmio_readl(offset) | mask;
    pmio_writel(offset, val);
}

void pmio_clearl(u8 offset, u32 mask)
{
    u32 val = pmio_readb(offset) & ~mask;
    pmio_writel(offset, val);
}

static inline void watchdog_run(unsigned int counter)
{
    *watchdog_ctl = 0x81; /* WatchDogRunStopB | WatchDogTrigger */
    *watchdog_timer = counter; /* in centiseconds */
    *watchdog_ctl = 0x81;
}

static inline void watchdog_stop(void)
{
    *watchdog_ctl = 0;
}

void watchdog_setup(void)
{
    /* FIXME: These register offsets are correct for SP5100, but not for (eg) SB810 */

    /* enable watchdog timer */
    pmio_clearb(0x69, 1);

    /* enable watchdog decode */
    u32 val2 = dnc_read_conf(0xfff0, 0, 20, 0, 0x41);
    dnc_write_conf(0xfff0, 0, 20, 0, 0x41, val2 | (1 << 3));

    /* write watchdog base address */
    pmio_writel(0x6c, (unsigned int)watchdog_ctl);

    printf("watchdog enabled\n");
}

void reset_cf9(int mode, int last)
{
    int i;

    /* ensure last lines were sent from management controller */
    msleep(1000);

    for (i = 0; i <= last; i++) {
	u32 val = cht_read_config(i, NB_FUNC_HT, 0x6c);
	cht_write_config(i, NB_FUNC_HT, 0x6c, val | 0x20); /* BiosRstDet */
    }
    outb(mode, 0xcf9);
    outb(mode | 4, 0xcf9);
}

static u32 _read_config(u8 bus, u8 dev, u8 func, u16 reg)
{
    u32 ret;
    DEBUG("pci:%02x:%02x.%x %03x -> %08x",
	  bus, dev, func, reg, ret);
    cli();
    outl(PCI_EXT_CONF(bus, ((dev<<3)|func), reg), PCI_CONF_SEL);
    ret = inl(PCI_CONF_DATA);
    sti();
    DEBUG("\n");
    return ret;
}

static void _write_config(u8 bus, u8 dev, u8 func, u16 reg, u32 val)
{
    DEBUG("pci:%02x:%02x.%x %03x <- %08x",
	  bus, dev, func, reg, val);
    cli();
    outl(PCI_EXT_CONF(bus, ((dev<<3)|func), reg), PCI_CONF_SEL);
    outl(val, PCI_CONF_DATA);
    sti();
    DEBUG("\n");
}

u32 cht_read_config(u8 node, u8 func, u16 reg)
{
    u32 ret;
    DEBUG("HT#%d F%xx%03x -> %08x",
	  node, func, reg, ret);
    cli();
    outl(HT_REG(node, func, reg), PCI_CONF_SEL);
    ret = inl(PCI_CONF_DATA);
    sti();
    DEBUG("\n");
    return ret;
}

void cht_write_config(u8 node, u8 func, u16 reg, u32 val)
{
    DEBUG("HT#%d F%xx%03x <- %08x",
	  node, func, reg, val);
    cli();
    outl(HT_REG(node, func, reg), PCI_CONF_SEL);
    outl(val, PCI_CONF_DATA);
    sti();
    DEBUG("\n");
}

/* check for link instability */
static int cht_error(int node, int link)
{
    u32 status = cht_read_config(node, NB_FUNC_HT, 0x84 + link * 0x20);
    return status & ((3 << 8) | (1 << 4)); /* CrcErr, LinkFail */
}

void cht_test(u8 node, int neigh, int neigh_link)
{
    static int loop = 0, errors = 0;
    u32 base;
    int i;

    if (ht_testmode & HT_TESTMODE_WATCHDOG) {
	printf("Testing HT link (5s timeout)...");
	watchdog_run(500); /* reset if read hangs due to unstable link */
    } else
	printf("Testing HT link...");

    if (ht_testmode & HT_TESTMODE_LOOP)
	printf("loop %d ", loop++);

    base = cht_read_config(node, 1, H2S_CSR_F1_MMIO_BASE_ADDRESS_REGISTERS);

    for (i = 0; i < 2000000; i++) {
	u32 h = i;
	h ^= h >> 16;
	h *= 0x85ebca6b;
	h ^= h >> 13;
	h *= 0xc2b2ae35;
	h ^= h >> 16;
	h &= ~0xfc; /* Clear read-only bits */

	cht_write_config(node, 1, H2S_CSR_F1_MMIO_BASE_ADDRESS_REGISTERS, h);
	if (cht_read_config(node, 1, H2S_CSR_F1_MMIO_BASE_ADDRESS_REGISTERS) != h)
	    errors++;
    }

    /* Restore previous value */
    cht_write_config(node, 1, H2S_CSR_F1_MMIO_BASE_ADDRESS_REGISTERS, base);

    if (ht_testmode & HT_TESTMODE_WATCHDOG)
	watchdog_stop();

    if (!(ht_testmode & HT_TESTMODE_LOOP) && (errors || cht_error(neigh, neigh_link))) {
	printf("%d link errors while reading; resetting system...\n", errors);
	/* cold reset, since warm doesn't always reset the link enough */
	reset_cf9(0xa, neigh);
    }

    printf("%d errors\n", errors);
}

u32 cht_read_config_nc(u8 node, u8 func, int neigh, int neigh_link, u16 reg)
{
    u32 ret;
    int reboot;

    if (ht_testmode & HT_TESTMODE_WATCHDOG)
	watchdog_run(100); /* 1s timeout if read hangs due to unstable link */

    ret = cht_read_config(node, func, reg);

    if (ht_testmode & HT_TESTMODE_WATCHDOG)
	watchdog_stop();

    /* only check for Target Abort if unable to check link */
    if (neigh == -1 || neigh_link == -1)
	reboot = ret == 0xffffffff;
    else {
	reboot = cht_error(neigh, neigh_link);
	if (!reboot && ret == 0xffffffff) {
	    printf("Warning: undetected link error (HT%d F%dx%02x read 0xffffffff)\n",
		   node, func, reg);
	    reboot = 1;
	}
    }

    if (reboot) {
	printf("Link error while reading; resetting system...\n");
	/* cold reset, since warm doesn't always reset the link enough */
	reset_cf9(0xa, neigh);
    }

    return ret;
}

void cht_write_config_nc(u8 node, u8 func, int neigh, int neigh_link, u16 reg, u32 val)
{
    if (ht_testmode & HT_TESTMODE_WATCHDOG)
	watchdog_run(100); /* 1s timeout if write hangs due to unstable link */

    cht_write_config(node, func, reg, val);

    if (ht_testmode & HT_TESTMODE_WATCHDOG)
	watchdog_stop();

    /* only check for Target Abort if unable to check link */
    if (neigh != -1 && neigh_link != -1 && cht_error(neigh, neigh_link)) {
	printf("Link error while writing; resetting system...\n");
	/* cold reset, since warm doesn't always reset the link enough */
	reset_cf9(0xa, neigh);
    }
}

// Since we use FS to access these areas, the address needs to be in canonical form (sign extended from bit47).
#define canonicalize(a) (((a) & (1ULL<<47)) ? ((a) | (0xffffULL<<48)) : (a))

#define setup_fs(addr) do {                                             \
        asm volatile("mov %%ds, %%ax\n\tmov %%ax, %%fs" ::: "eax");     \
        asm volatile("wrmsr"                                            \
                     : /* no output */                                  \
                     : "A"(canonicalize(addr)), "c"(MSR_FS_BASE));      \
    } while(0)

u32 mem64_read32(u64 addr)
{
    u32 ret;
    cli();
    setup_fs(addr);
    asm volatile("mov %%fs:(0), %%eax" : "=a"(ret));
    sti();
    return ret;
}

void mem64_write32(u64 addr, u32 val)
{
    cli();
    setup_fs(addr);
    asm volatile("mov %0, %%fs:(0)" :: "a"(val));
    sti();
}

u16 mem64_read16(u64 addr)
{
    u16 ret;
    cli();
    setup_fs(addr);
    asm volatile("movw %%fs:(0), %%ax" : "=a"(ret));
    sti();
    return ret;
}

void mem64_write16(u64 addr, u16 val)
{
    cli();
    setup_fs(addr);
    asm volatile("movw %0, %%fs:(0)" :: "a"(val));
    sti();
}

u8 mem64_read8(u64 addr)
{
    u8 ret;
    cli();
    setup_fs(addr);
    asm volatile("movb %%fs:(0), %%al" : "=a"(ret));
    sti();
    return ret;
}

void mem64_write8(u64 addr, u8 val)
{
    cli();
    setup_fs(addr);
    asm volatile("movb %0, %%fs:(0)" :: "a"(val));
    sti();
}

u32 dnc_read_csr(u32 node, u16 csr)
{
    u32 val;
    DEBUG("sci%04x:csr%04x :  %08x", node, csr, val);
    val = u32bswap(mem64_read32(DNC_CSR_BASE | (node << 16) | 0x8000 | csr));
    DEBUG("\n");
    return val;
}

void dnc_write_csr(u32 node, u16 csr, u32 val)
{
    DEBUG("sci%04x:csr%04x <- %08x", node, csr, val);
    mem64_write32(DNC_CSR_BASE | (node << 16) | 0x8000 | csr, u32bswap(val));
    DEBUG("\n");
}


u32 dnc_read_csr_geo(u32 node, u8 bid, u16 csr)
{
    if (csr >= 0x800) {
	printf("*** dnc_write_csr_geo: read from unsupported range: "
	       "%04x#%d @%x\n",
	       node, bid, csr);
	return 0xffffffff;
    }

    return u32bswap(mem64_read32(DNC_CSR_BASE | (node << 16) | (bid << 11) | csr));
}

void dnc_write_csr_geo(u32 node, u8 bid, u16 csr, u32 val)
{
    if (csr >= 0x800) {
	printf("*** dnc_write_csr_geo: write to unsupported range: "
	       "%04x#%d @%x, %08x\n",
	       node, bid, csr, val);
	return;
    }

    mem64_write32(DNC_CSR_BASE | (node << 16) | (bid << 11) | csr, u32bswap(val));
}


u32 dnc_read_conf(u16 node, u8 bus, u8 device, u8 func, u16 reg)
{
    u32 val;
    if (node == 0xfff0) {
        val = _read_config(bus, device, func, reg);
    } else {
        DEBUG("sci%04x:dev%02x:%02x F%xx%03x :  %08x",
              node, bus, device, func, reg, val);
        val = mem64_read32(DNC_MCFG_BASE | ((u64)node << 28) | 
                           PCI_MMIO_CONF(bus, device, func, reg));
        DEBUG("\n");
    }
    return val;
}

void dnc_write_conf(u16 node, u8 bus, u8 device, u8 func, u16 reg, u32 val)
{
    if (node == 0xfff0) {
        _write_config(bus, device, func, reg, val);
    } else {
        DEBUG("sci%04x:dev%02x:%02x F%xx%03x <- %08x",
              node, bus, device, func, reg, val);
        mem64_write32(DNC_MCFG_BASE | ((u64)node << 28) | 
                      PCI_MMIO_CONF(bus, device, func, reg), val);
        DEBUG("\n");
    }
}

u64 dnc_rdmsr(u32 msr)
{
    union {
        u32 dw[2];
        u64 qw;
    } val;
    asm volatile("rdmsr" : "=d"(val.dw[1]), "=a"(val.dw[0]) : "c"(msr));
    return val.qw;
}


void dnc_wrmsr(u32 msr, u64 v)
{
    union {
        u32 dw[2];
        u64 qw;
    } val;
    val.qw = v;
    asm volatile("wrmsr" :: "d"(val.dw[1]), "a"(val.dw[0]), "c"(msr));
}
