<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: dev/pci/pcireg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_5fc0168d11760b9445bd29fa15d9290f.html">dev</a></li><li class="navelem"><a class="el" href="dir_6c430d28a1a7b5526ba97add504fd74e.html">pci</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pcireg.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pcireg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2001-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Nathan Binkert</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *          Miguel Serrano</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* @file</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * Device register definitions for a device&#39;s PCI config space</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#ifndef __PCIREG_H__</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define __PCIREG_H__</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &lt;sys/types.h&gt;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitunion_8hh.html">base/bitunion.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="unionPCIConfig.html">   56</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionPCIConfig.html">PCIConfig</a> {</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#ab0dc6e5f5cf9db340b97b1c8d75fce94">   57</a></span>&#160;    uint8_t <a class="code" href="unionPCIConfig.html#ab0dc6e5f5cf9db340b97b1c8d75fce94">data</a>[64];</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#af58380f8e16c47deff313058b9118726">   60</a></span>&#160;        uint16_t <a class="code" href="unionPCIConfig.html#af58380f8e16c47deff313058b9118726">vendor</a>;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#a4347e440567f9012bdd682ea21c0ebb3">   61</a></span>&#160;        uint16_t <a class="code" href="unionPCIConfig.html#a4347e440567f9012bdd682ea21c0ebb3">device</a>;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#aa310901519713f23fe0cc9de9bbb9682">   62</a></span>&#160;        uint16_t <a class="code" href="unionPCIConfig.html#aa310901519713f23fe0cc9de9bbb9682">command</a>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#ad4272f92494e28c7fdcde3cf9595fc53">   63</a></span>&#160;        uint16_t <a class="code" href="unionPCIConfig.html#ad4272f92494e28c7fdcde3cf9595fc53">status</a>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#aa20028a510661fd9081862ea98efc655">   64</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#aa20028a510661fd9081862ea98efc655">revision</a>;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#aa68ba7f5f8a61e94111d18ebf7227fe4">   65</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#aa68ba7f5f8a61e94111d18ebf7227fe4">progIF</a>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#abd24440a49e1c487ae23e1ce7f3541bd">   66</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#abd24440a49e1c487ae23e1ce7f3541bd">subClassCode</a>;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#ad2564994d04407a7f966f3ac767ce4da">   67</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#ad2564994d04407a7f966f3ac767ce4da">classCode</a>;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#a1a3f976651c86fa7cb3b3d8b100f9799">   68</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#a1a3f976651c86fa7cb3b3d8b100f9799">cacheLineSize</a>;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#abd5fe3c64487daa8aecd4048f3404c82">   69</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#abd5fe3c64487daa8aecd4048f3404c82">latencyTimer</a>;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#a0ae10ecbc50866fcda6470f500e539c8">   70</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#a0ae10ecbc50866fcda6470f500e539c8">headerType</a>;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#a27b32508f57c5552824bf1ff3aecc98a">   71</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#a27b32508f57c5552824bf1ff3aecc98a">bist</a>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#af113efad1fa55c2b680d067e1bc7e7cd">   72</a></span>&#160;        uint32_t <a class="code" href="unionPCIConfig.html#af113efad1fa55c2b680d067e1bc7e7cd">baseAddr</a>[6];</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#a13674e2fc05bc82ad2445ba12ed0837d">   73</a></span>&#160;        uint32_t <a class="code" href="unionPCIConfig.html#a13674e2fc05bc82ad2445ba12ed0837d">cardbusCIS</a>;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#a12e14d12256ebecd3c950fec533f4243">   74</a></span>&#160;        uint16_t <a class="code" href="unionPCIConfig.html#a12e14d12256ebecd3c950fec533f4243">subsystemVendorID</a>;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#a35e82ee7191cae055a477faa1e7aa3da">   75</a></span>&#160;        uint16_t <a class="code" href="unionPCIConfig.html#a35e82ee7191cae055a477faa1e7aa3da">subsystemID</a>;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#a85ae5fab6216bfb9cb80822f9c85923b">   76</a></span>&#160;        uint32_t <a class="code" href="unionPCIConfig.html#a85ae5fab6216bfb9cb80822f9c85923b">expansionROM</a>;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#a77a5e36cd8c7d1e5897e52f61a588750">   77</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#a77a5e36cd8c7d1e5897e52f61a588750">capabilityPtr</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <span class="comment">// Was 8 bytes in the legacy PCI spec, but to support PCIe</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        <span class="comment">// this field is now 7 bytes with PCIe&#39;s addition of the</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="comment">// capability list pointer.</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#a73a4f44f43aa4a9cacaa25ff505e8f00">   81</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#a73a4f44f43aa4a9cacaa25ff505e8f00">reserved</a>[7];</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#aa5b663df09124e887e2409307efd2468">   82</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#aa5b663df09124e887e2409307efd2468">interruptLine</a>;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#a6414192cfddf3f3e92a72c09272eda5b">   83</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#a6414192cfddf3f3e92a72c09272eda5b">interruptPin</a>;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#a0aa2e88fc18617c90bb00428cc4fa410">   84</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#a0aa2e88fc18617c90bb00428cc4fa410">minimumGrant</a>;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="unionPCIConfig.html#a6cd3b76bbfa6b533a8fd6918d281a728">   85</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#a6cd3b76bbfa6b533a8fd6918d281a728">maximumLatency</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    };</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;};</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">// Common PCI offsets</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ae01a383ed97f2fef624e91dadb388637">   90</a></span>&#160;<span class="preprocessor">#define PCI_VENDOR_ID           0x00    // Vendor ID                    ro</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ad26cd5a9786b77d9fb9ae23cd2d7eae5">   91</a></span>&#160;<span class="preprocessor">#define PCI_DEVICE_ID           0x02    // Device ID                    ro</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ace199ecb77d8e32d759ac065c22304b3">   92</a></span>&#160;<span class="preprocessor">#define PCI_COMMAND             0x04    // Command                      rw</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a250f9aa7637e1c67edc266e2d36adf49">   93</a></span>&#160;<span class="preprocessor">#define PCI_STATUS              0x06    // Status                       rw</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ad929de128f7af09f5859000ee3cff800">   94</a></span>&#160;<span class="preprocessor">#define PCI_REVISION_ID         0x08    // Revision ID                  ro</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="pcireg_8h.html#aeceb83f22ca5473d93fb37286277a025">   95</a></span>&#160;<span class="preprocessor">#define PCI_CLASS_CODE          0x09    // Class Code                   ro</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ac9318b91036f245b883c26723ef684cc">   96</a></span>&#160;<span class="preprocessor">#define PCI_SUB_CLASS_CODE      0x0A    // Sub Class Code               ro</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a42e0df2aedc08b732c75f823fcd85227">   97</a></span>&#160;<span class="preprocessor">#define PCI_BASE_CLASS_CODE     0x0B    // Base Class Code              ro</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ab0714901b1972ad6700d98d11d683f04">   98</a></span>&#160;<span class="preprocessor">#define PCI_CACHE_LINE_SIZE     0x0C    // Cache Line Size              ro+</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ae2cade69be1011c19d4918689e988e2d">   99</a></span>&#160;<span class="preprocessor">#define PCI_LATENCY_TIMER       0x0D    // Latency Timer                ro+</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a19e39e2931bb71460a3b5e1e30206d7b">  100</a></span>&#160;<span class="preprocessor">#define PCI_HEADER_TYPE         0x0E    // Header Type                  ro</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a7e90cb70f5d4911a8126fe93cdac2147">  101</a></span>&#160;<span class="preprocessor">#define PCI_BIST                0x0F    // Built in self test           rw</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// some pci command reg bitfields</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a184279369796cf3813da355aff656541">  104</a></span>&#160;<span class="preprocessor">#define PCI_CMD_BME     0x04 // Bus master function enable</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a19eeefdf3c3100d9ab29182cbbcba083">  105</a></span>&#160;<span class="preprocessor">#define PCI_CMD_MSE     0x02 // Memory Space Access enable</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a5ef611f182e4d3e653e8de20c1e5cece">  106</a></span>&#160;<span class="preprocessor">#define PCI_CMD_IOSE    0x01 // I/O space enable</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// Type 0 PCI offsets</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a39932ff1c345dd901bb659674bd48047">  109</a></span>&#160;<span class="preprocessor">#define PCI0_BASE_ADDR0         0x10    // Base Address 0               rw</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a64d335caa87a13112f58188eccfba11a">  110</a></span>&#160;<span class="preprocessor">#define PCI0_BASE_ADDR1         0x14    // Base Address 1               rw</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a6716bb8855d6b1ff25b62cc87027162c">  111</a></span>&#160;<span class="preprocessor">#define PCI0_BASE_ADDR2         0x18    // Base Address 2               rw</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a7c204d80c7bc7a50e5c94bd2f38e0f4d">  112</a></span>&#160;<span class="preprocessor">#define PCI0_BASE_ADDR3         0x1C    // Base Address 3               rw</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a304bb66dc75ec4c103bb9da0f49ea407">  113</a></span>&#160;<span class="preprocessor">#define PCI0_BASE_ADDR4         0x20    // Base Address 4               rw</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a47002e96fe34d8b3682b4234b3f26c1a">  114</a></span>&#160;<span class="preprocessor">#define PCI0_BASE_ADDR5         0x24    // Base Address 5               rw</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a3f233600f6bb6493b76898665d1701c9">  115</a></span>&#160;<span class="preprocessor">#define PCI0_CIS                0x28    // CardBus CIS Pointer          ro</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a8333b3eaf5d9613dd8bb9167f52b6c84">  116</a></span>&#160;<span class="preprocessor">#define PCI0_SUB_VENDOR_ID      0x2C    // Sub-Vendor ID                ro</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a185c9ea6643dcb3e5e8c786377c52d34">  117</a></span>&#160;<span class="preprocessor">#define PCI0_SUB_SYSTEM_ID      0x2E    // Sub-System ID                ro</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a4a70c485d282aee33ff0bcf87a8db2ea">  118</a></span>&#160;<span class="preprocessor">#define PCI0_ROM_BASE_ADDR      0x30    // Expansion ROM Base Address   rw</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a301b4097be4675151b3e433dc0b5e1fe">  119</a></span>&#160;<span class="preprocessor">#define PCI0_CAP_PTR            0x34    // Capability list pointer      ro</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a1bc84b06208bc0ae98469ea26240877a">  120</a></span>&#160;<span class="preprocessor">#define PCI0_RESERVED           0x35</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a2c5172494eed3f80066b8a9e201cace9">  121</a></span>&#160;<span class="preprocessor">#define PCI0_INTERRUPT_LINE     0x3C    // Interrupt Line               rw</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a0a00cf17c993aec6cdab188080f84692">  122</a></span>&#160;<span class="preprocessor">#define PCI0_INTERRUPT_PIN      0x3D    // Interrupt Pin                ro</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a1a5f87fba6c816f9dfaf67394355652c">  123</a></span>&#160;<span class="preprocessor">#define PCI0_MINIMUM_GRANT      0x3E    // Maximum Grant                ro</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a33ccf25ec6904c85fcb774db09bb0f56">  124</a></span>&#160;<span class="preprocessor">#define PCI0_MAXIMUM_LATENCY    0x3F    // Maximum Latency              ro</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// Type 1 PCI offsets</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a92394c8afe033718f5d2e126d300842a">  127</a></span>&#160;<span class="preprocessor">#define PCI1_BASE_ADDR0         0x10    // Base Address 0               rw</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a0c67b146b1701e298f86e41f57abb01c">  128</a></span>&#160;<span class="preprocessor">#define PCI1_BASE_ADDR1         0x14    // Base Address 1               rw</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a05bc4e6ac67ba912c140ded70498ee73">  129</a></span>&#160;<span class="preprocessor">#define PCI1_PRI_BUS_NUM        0x18    // Primary Bus Number           rw</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a17dbd8cf2d59fe60f24d08cb22f7fde1">  130</a></span>&#160;<span class="preprocessor">#define PCI1_SEC_BUS_NUM        0x19    // Secondary Bus Number         rw</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a43d361802be3f6b1700e3004d527d236">  131</a></span>&#160;<span class="preprocessor">#define PCI1_SUB_BUS_NUM        0x1A    // Subordinate Bus Number       rw</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a47e52e48ceb02749e182547beef59a0e">  132</a></span>&#160;<span class="preprocessor">#define PCI1_SEC_LAT_TIMER      0x1B    // Secondary Latency Timer      ro+</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a5496bbaa713db54ffc76f05cf3b721eb">  133</a></span>&#160;<span class="preprocessor">#define PCI1_IO_BASE            0x1C    // I/O Base                     rw</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a5153cc566c02c576df37f34bb61f9e84">  134</a></span>&#160;<span class="preprocessor">#define PCI1_IO_LIMIT           0x1D    // I/O Limit                    rw</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="pcireg_8h.html#adfd064b106440e1b6a7d58fc744c596c">  135</a></span>&#160;<span class="preprocessor">#define PCI1_SECONDARY_STATUS   0x1E    // Secondary Status             rw</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a911e017ff100d8cbf9c2f8c59c3be314">  136</a></span>&#160;<span class="preprocessor">#define PCI1_MEM_BASE           0x20    // Memory Base                  rw</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="pcireg_8h.html#aeedf506b1f233f880db89cf010fe4ff8">  137</a></span>&#160;<span class="preprocessor">#define PCI1_MEM_LIMIT          0x22    // Memory Limit                 rw</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a0cedd0cba44a5bf7af0bf7acefb8a182">  138</a></span>&#160;<span class="preprocessor">#define PCI1_PRF_MEM_BASE       0x24    // Prefetchable Memory Base     rw</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="pcireg_8h.html#accb94f315870af3ad26db80f72196997">  139</a></span>&#160;<span class="preprocessor">#define PCI1_PRF_MEM_LIMIT      0x26    // Prefetchable Memory Limit    rw</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a982537207402b86bb50108d982900a00">  140</a></span>&#160;<span class="preprocessor">#define PCI1_PRF_BASE_UPPER     0x28    // Prefetchable Base Upper 32   rw</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="pcireg_8h.html#acda80f3e11c8ecbed899ffbca5af1009">  141</a></span>&#160;<span class="preprocessor">#define PCI1_PRF_LIMIT_UPPER    0x2C    // Prefetchable Limit Upper 32  rw</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ad01262a1ae68f308944b41ee72fceeae">  142</a></span>&#160;<span class="preprocessor">#define PCI1_IO_BASE_UPPER      0x30    // I/O Base Upper 16 bits       rw</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a06879e1286d1cbd68082321dc689c340">  143</a></span>&#160;<span class="preprocessor">#define PCI1_IO_LIMIT_UPPER     0x32    // I/O Limit Upper 16 bits      rw</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a0e999bbf2e65e147ee48aaac9cf3b976">  144</a></span>&#160;<span class="preprocessor">#define PCI1_RESERVED           0x34    // Reserved                     ro</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a17b83a1762a8b2ee3c159a526ff06ac5">  145</a></span>&#160;<span class="preprocessor">#define PCI1_ROM_BASE_ADDR      0x38    // Expansion ROM Base Address   rw</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ab359a5b06ca41c532a783bb95d64be8d">  146</a></span>&#160;<span class="preprocessor">#define PCI1_INTR_LINE          0x3C    // Interrupt Line               rw</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a12c885ed6286a28461f0b69866fb8646">  147</a></span>&#160;<span class="preprocessor">#define PCI1_INTR_PIN           0x3D    // Interrupt Pin                ro</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a5f69308658a9b3d38c05e464d0ae6a5f">  148</a></span>&#160;<span class="preprocessor">#define PCI1_BRIDGE_CTRL        0x3E    // Bridge Control               rw</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// Device specific offsets</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="pcireg_8h.html#abb02d00821657dc348f9c78eab5f1995">  151</a></span>&#160;<span class="preprocessor">#define PCI_DEVICE_SPECIFIC             0x40    // 192 bytes</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="pcireg_8h.html#add6c868d54860748ec4f1ecd9b53fb90">  152</a></span>&#160;<span class="preprocessor">#define PCI_CONFIG_SIZE         0xFF</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// Some Vendor IDs</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a728f983d09f433a164b7f40c4752cd48">  155</a></span>&#160;<span class="preprocessor">#define PCI_VENDOR_DEC                  0x1011</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ae705fa509aaf829de2f69dc025d291a4">  156</a></span>&#160;<span class="preprocessor">#define PCI_VENDOR_NCR                  0x101A</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="pcireg_8h.html#abf4983b8f392643000e711557749c30d">  157</a></span>&#160;<span class="preprocessor">#define PCI_VENDOR_QLOGIC               0x1077</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="pcireg_8h.html#aaa39309c1b2d09fdeab9598c16d2a3af">  158</a></span>&#160;<span class="preprocessor">#define PCI_VENDOR_SIMOS                0x1291</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">// Some Product IDs</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="pcireg_8h.html#af3e1c0496e511a15fc573b362f8a051c">  161</a></span>&#160;<span class="preprocessor">#define PCI_PRODUCT_DEC_PZA             0x0008</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a271cb5a19565f86694462c1ada818103">  162</a></span>&#160;<span class="preprocessor">#define PCI_PRODUCT_NCR_810             0x0001</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a977ba3b4b0f8bfecdb3e2b2cfe8a23e2">  163</a></span>&#160;<span class="preprocessor">#define PCI_PRODUCT_QLOGIC_ISP1020      0x1020</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="pcireg_8h.html#aa07a101f340d4ed038f25f15cdcfd7f8">  164</a></span>&#160;<span class="preprocessor">#define PCI_PRODUCT_SIMOS_SIMOS         0x1291</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a0dbc15986b61ebc87dd0b46f56441ba9">  165</a></span>&#160;<span class="preprocessor">#define PCI_PRODUCT_SIMOS_ETHER         0x1292</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a9426b7be8feed35cad0096f345be46bb">  172</a></span>&#160;<span class="preprocessor">#define PMCAP_ID 0x00</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ab9b0608199979c9d79ce3592b0cb283a">  173</a></span>&#160;<span class="preprocessor">#define PMCAP_PC 0x02</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a24ca111bfbea1b8dbfa12984bc3d1c58">  174</a></span>&#160;<span class="preprocessor">#define PMCAP_PMCS 0x04</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a9bbcc7ac4cda9653a3fb9397bcfaf163">  175</a></span>&#160;<span class="preprocessor">#define PMCAP_SIZE 0x06</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a049ad8161a8633f28e560638c6814b6c">  177</a></span>&#160;<span class="preprocessor">#define MSICAP_ID 0x00</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="pcireg_8h.html#acc9aac103c9ec046fe8f462c858f83e8">  178</a></span>&#160;<span class="preprocessor">#define MSICAP_MC 0x02</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a8870176b7d35791d81e319a3b2d49100">  179</a></span>&#160;<span class="preprocessor">#define MSICAP_MA 0x04</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a2134a252ec6d23e7a001c6ec8be0e48c">  180</a></span>&#160;<span class="preprocessor">#define MSICAP_MUA 0x08</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a4e1cf8ff2123c4b8fd8d1bbc400a43a8">  181</a></span>&#160;<span class="preprocessor">#define MSICAP_MD 0x0C</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="pcireg_8h.html#abd41abd990ab5d9dfa2ed8d2711c5187">  182</a></span>&#160;<span class="preprocessor">#define MSICAP_MMASK 0x10</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="pcireg_8h.html#aa177834eb753b29b125ed937be017b32">  183</a></span>&#160;<span class="preprocessor">#define MSICAP_MPEND 0x14</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a36ebd2e0822cf59629e5177da0af5bd7">  184</a></span>&#160;<span class="preprocessor">#define MSICAP_SIZE 0x18</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ad9e87a7e7adb1d25556729a82ac4ab0b">  186</a></span>&#160;<span class="preprocessor">#define MSIXCAP_ID 0x00</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="pcireg_8h.html#aa3c48bd17632b394022479bd54c6af7c">  187</a></span>&#160;<span class="preprocessor">#define MSIXCAP_MXC 0x02</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="pcireg_8h.html#aef7ab42350c82b7eaa0fee0910acc80d">  188</a></span>&#160;<span class="preprocessor">#define MSIXCAP_MTAB 0x04</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a8a5dec2941bc249b8cc7cfbfb585deb5">  189</a></span>&#160;<span class="preprocessor">#define MSIXCAP_MPBA 0x08</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a5495aa4216d53607cf7a4d0196b3ea81">  190</a></span>&#160;<span class="preprocessor">#define MSIXCAP_SIZE 0x0C</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a0f5b1fcf31f05ce9dc20f0ad18687e57">  192</a></span>&#160;<span class="preprocessor">#define PXCAP_ID 0x00</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a19af7dd082c983acabf0bad9310ed86b">  193</a></span>&#160;<span class="preprocessor">#define PXCAP_PXCAP 0x02</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a0a4852b01daeaa3b054479096c02b451">  194</a></span>&#160;<span class="preprocessor">#define PXCAP_PXDCAP 0x04</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a1edde76c9d581a0bb0fd76d003a01690">  195</a></span>&#160;<span class="preprocessor">#define PXCAP_PXDC 0x08</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ac8440bf64d29dd9d798ab8692712dfe6">  196</a></span>&#160;<span class="preprocessor">#define PXCAP_PXDS 0x0A</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a226535093fe2098216216a4382f4deb5">  197</a></span>&#160;<span class="preprocessor">#define PXCAP_PXLCAP 0x0C</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a5a4c906689e67154ba361fe16305782f">  198</a></span>&#160;<span class="preprocessor">#define PXCAP_PXLC 0x10</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ab50453e2d1f8c488ad26a6b4d6c16e61">  199</a></span>&#160;<span class="preprocessor">#define PXCAP_PXLS 0x12</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="pcireg_8h.html#adba7afc36365d18b15fc3cd87473f3ce">  200</a></span>&#160;<span class="preprocessor">#define PXCAP_PXDCAP2 0x24</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="pcireg_8h.html#ae4efb399b1d86d96fc26f4b671642a36">  201</a></span>&#160;<span class="preprocessor">#define PXCAP_PXDC2 0x28</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="pcireg_8h.html#aec570453eed6fb3f06dde328107593b2">  202</a></span>&#160;<span class="preprocessor">#define PXCAP_SIZE 0x30</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="unionPMCAP.html">  208</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionPMCAP.html">PMCAP</a> {</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="unionPMCAP.html#ac97f20b3ffa2c9b0482427bc31cc0cac">  209</a></span>&#160;    uint8_t <a class="code" href="unionPCIConfig.html#ab0dc6e5f5cf9db340b97b1c8d75fce94">data</a>[6];</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="unionPMCAP.html#ae0c3b0b655ecb3a08b07b518335619e7">  211</a></span>&#160;        uint16_t <a class="code" href="unionPMCAP.html#ae0c3b0b655ecb3a08b07b518335619e7">pid</a>;  <span class="comment">/* 0:7  cid</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">                        * 8:15 next</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="unionPMCAP.html#a5a62f516cb0805954ac72a440847f20e">  214</a></span>&#160;        uint16_t <a class="code" href="unionPMCAP.html#a5a62f516cb0805954ac72a440847f20e">pc</a>;   <span class="comment">/* 0:2   vs</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">                        * 3     pmec</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">                        * 4     reserved</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">                        * 5     dsi</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">                        * 6:8   auxc</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">                        * 9     d1s</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">                        * 10    d2s</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">                        * 11:15 psup</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="unionPMCAP.html#a042578042bcb135c76e16d721a3776ce">  223</a></span>&#160;        uint16_t <a class="code" href="unionPMCAP.html#a042578042bcb135c76e16d721a3776ce">pmcs</a>; <span class="comment">/* 0:1   ps</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">                        * 2     reserved</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">                        * 3     nsfrst</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">                        * 4:7   reserved</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">                        * 8     pmee</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">                        * 9:12  dse</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">                        * 13:14 dsc</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">                        * 15    pmes</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    };</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;};</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="unionMSICAP.html">  241</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionMSICAP.html">MSICAP</a> {</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="unionMSICAP.html#aaed61e7bc4a3d693b6ae915df9c9988e">  242</a></span>&#160;    uint8_t <a class="code" href="unionPCIConfig.html#ab0dc6e5f5cf9db340b97b1c8d75fce94">data</a>[24];</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="unionMSICAP.html#af4d597f84100f37eac75f48498908d5d">  244</a></span>&#160;        uint16_t <a class="code" href="unionMSICAP.html#af4d597f84100f37eac75f48498908d5d">mid</a>;  <span class="comment">/* 0:7  cid</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">                        *  8:15 next</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="unionMSICAP.html#ada11145d9d7bd29d28f3c08661be5db2">  247</a></span>&#160;        uint16_t <a class="code" href="unionMSICAP.html#ada11145d9d7bd29d28f3c08661be5db2">mc</a>;   <span class="comment">/* 0     msie;</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">                        * 1:3   mmc;</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">                        * 4:6   mme;</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">                        * 7     c64;</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">                        * 8     pvm;</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">                        * 9:15  reserved;</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="unionMSICAP.html#ada4e7f68e55fee3a5603a56bf6eca712">  254</a></span>&#160;        uint32_t <a class="code" href="unionMSICAP.html#ada4e7f68e55fee3a5603a56bf6eca712">ma</a>;   <span class="comment">/* 0:1  reserved</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">                        * 2:31 addr</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="unionMSICAP.html#a8661efa4d071f50cbfac41a5265c2b8d">  257</a></span>&#160;        uint32_t <a class="code" href="unionMSICAP.html#a8661efa4d071f50cbfac41a5265c2b8d">mua</a>;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="unionMSICAP.html#abf3908a6399249baa1a093d022c6203d">  258</a></span>&#160;        uint16_t <a class="code" href="unionMSICAP.html#abf3908a6399249baa1a093d022c6203d">md</a>;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="unionMSICAP.html#a6a18d6755b6ceb544137d39636cc574d">  259</a></span>&#160;        uint32_t <a class="code" href="unionMSICAP.html#a6a18d6755b6ceb544137d39636cc574d">mmask</a>;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="unionMSICAP.html#a04f253c4263e7f55de5556e5046180f2">  260</a></span>&#160;        uint32_t <a class="code" href="unionMSICAP.html#a04f253c4263e7f55de5556e5046180f2">mpend</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;   };</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;};</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="unionMSIXCAP.html">  268</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionMSIXCAP.html">MSIXCAP</a> {</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="unionMSIXCAP.html#a7d1b5585e44ab5b6e3166b6eef349821">  269</a></span>&#160;    uint8_t <a class="code" href="unionPCIConfig.html#ab0dc6e5f5cf9db340b97b1c8d75fce94">data</a>[12];</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="unionMSIXCAP.html#acfd8110f30afbea02017d01be11a1a21">  271</a></span>&#160;        uint16_t <a class="code" href="unionMSIXCAP.html#acfd8110f30afbea02017d01be11a1a21">mxid</a>; <span class="comment">/* 0:7  cid</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">                        *  8:15 next</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="unionMSIXCAP.html#a4133d556203d2bf3f02e3a8cf9bfcd22">  274</a></span>&#160;        uint16_t <a class="code" href="unionMSIXCAP.html#a4133d556203d2bf3f02e3a8cf9bfcd22">mxc</a>;  <span class="comment">/* 0:10  ts;</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">                        * 11:13 reserved;</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">                        * 14    fm;</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">                        * 15    mxe;</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="unionMSIXCAP.html#a54d200c11ff337d09510ccaa25d9b5ba">  279</a></span>&#160;        uint32_t <a class="code" href="unionMSIXCAP.html#a54d200c11ff337d09510ccaa25d9b5ba">mtab</a>; <span class="comment">/* 0:2   tbir;</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">                        * 3:31  to;</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="unionMSIXCAP.html#a22ffdf0c5e394551047ab24b80cbbeb1">  282</a></span>&#160;        uint32_t <a class="code" href="unionMSIXCAP.html#a22ffdf0c5e394551047ab24b80cbbeb1">mpba</a>; <span class="comment">/* 0:2   pbir;</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">                        * 3:31&gt;  pbao;</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    };</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;};</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="unionMSIXTable.html">  288</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionMSIXTable.html">MSIXTable</a> {</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="unionMSIXTable.html#a438b4f874bf1b346ca7268271dc7e89d">  290</a></span>&#160;        uint32_t <a class="code" href="unionMSIXTable.html#a438b4f874bf1b346ca7268271dc7e89d">addr_lo</a>;</div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="unionMSIXTable.html#afbe10dc3dc5b3dcf0bde2606c8b621e9">  291</a></span>&#160;        uint32_t <a class="code" href="unionMSIXTable.html#afbe10dc3dc5b3dcf0bde2606c8b621e9">addr_hi</a>;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="unionMSIXTable.html#ac05211326064933d75edb952fe096d2a">  292</a></span>&#160;        uint32_t <a class="code" href="unionMSIXTable.html#ac05211326064933d75edb952fe096d2a">msg_data</a>;</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="unionMSIXTable.html#ab783582c56a58bda84fa27aecdd8ded2">  293</a></span>&#160;        uint32_t <a class="code" href="unionMSIXTable.html#ab783582c56a58bda84fa27aecdd8ded2">vec_ctrl</a>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    } fields;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="unionMSIXTable.html#abf398f5d0040131bba33160ae9a384c3">  295</a></span>&#160;    uint32_t <a class="code" href="unionPCIConfig.html#ab0dc6e5f5cf9db340b97b1c8d75fce94">data</a>[4];</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;};</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="pcireg_8h.html#a6efa12ed6b6e8399ae2e01ce3b12bca4">  298</a></span>&#160;<span class="preprocessor">#define MSIXVECS_PER_PBA 64</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="structMSIXPbaEntry.html">  299</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structMSIXPbaEntry.html">MSIXPbaEntry</a> {</div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="structMSIXPbaEntry.html#a2839e43288e05615d46220850b84aa79">  300</a></span>&#160;    uint64_t <a class="code" href="structMSIXPbaEntry.html#a2839e43288e05615d46220850b84aa79">bits</a>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;};</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="structPXCAP.html">  307</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structPXCAP.html">PXCAP</a> {</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="structPXCAP.html#a34fbaab5869e30ad29ce394c2a3887a3">  308</a></span>&#160;    uint8_t <a class="code" href="unionPCIConfig.html#ab0dc6e5f5cf9db340b97b1c8d75fce94">data</a>[48];</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="structPXCAP.html#ada2b112e8cfaa597a5b791d7015aaa1c">  310</a></span>&#160;        uint16_t <a class="code" href="structPXCAP.html#ada2b112e8cfaa597a5b791d7015aaa1c">pxid</a>; <span class="comment">/* 0:7  cid</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">                        *  8:15 next</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="structPXCAP.html#a9a21b046187b7eb228d491d98fa1592e">  313</a></span>&#160;        uint16_t <a class="code" href="structPXCAP.html#a9a21b046187b7eb228d491d98fa1592e">pxcap</a>; <span class="comment">/* 0:3   ver;</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">                         * 4:7   dpt;</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">                         * 8     si;</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">                         * 9:13  imn;</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">                         * 14:15 reserved;</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">                         */</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="structPXCAP.html#a2be9db673ba91e956508d03fc89cbd30">  319</a></span>&#160;        uint32_t <a class="code" href="structPXCAP.html#a2be9db673ba91e956508d03fc89cbd30">pxdcap</a>; <span class="comment">/* 0:2   mps;</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">                          * 3:4   pfs;</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">                          * 5     etfs;</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">                          * 6:8   l0sl;</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">                          * 9:11  l1l;</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">                          * 12:14 reserved;</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">                          * 15    rer;</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">                          * 16:17 reserved;</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">                          * 18:25 csplv;</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">                          * 26:27 cspls;</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">                          * 28    flrc;</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">                          * 29:31 reserved;</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">                          */</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="structPXCAP.html#ac2224f8e002c03671852074eeac1c112">  332</a></span>&#160;        uint16_t <a class="code" href="structPXCAP.html#ac2224f8e002c03671852074eeac1c112">pxdc</a>; <span class="comment">/* 0     cere;</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">                        * 1     nfere;</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">                        * 2     fere;</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">                        * 3     urre;</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">                        * 4     ero;</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">                        * 5:7   mps;</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">                        * 8     ete;</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">                        * 9     pfe;</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">                        * 10    appme;</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">                        * 11    ens;</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">                        * 12:14 mrrs;</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">                        * 15    func_reset;</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="structPXCAP.html#ae2b43e980dd6f6fa6a29f75857765426">  345</a></span>&#160;        uint16_t <a class="code" href="structPXCAP.html#ae2b43e980dd6f6fa6a29f75857765426">pxds</a>; <span class="comment">/* 0     ced;</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">                        * 1     nfed;</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">                        * 2     fed;</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">                        * 3     urd;</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">                        * 4     apd;</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">                        * 5     tp;</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">                        * 6:15  reserved;</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="structPXCAP.html#a7720e6b9efd0fd35c44443c923772325">  353</a></span>&#160;        uint32_t <a class="code" href="structPXCAP.html#a7720e6b9efd0fd35c44443c923772325">pxlcap</a>; <span class="comment">/* 0:3   sls;</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">                          * 4:9   mlw;</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">                          * 10:11 aspms;</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">                          * 12:14 l0sel;</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">                          * 15:17 l1el;</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">                          * 18    cpm;</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">                          * 19    sderc;</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">                          * 20    dllla;</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">                          * 21    lbnc;</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">                          * 22:23 reserved;</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">                          * 24:31 pn;</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">                          */</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="structPXCAP.html#a077d90b06efead43bcf346483614d1ca">  365</a></span>&#160;        uint16_t <a class="code" href="structPXCAP.html#a077d90b06efead43bcf346483614d1ca">pxlc</a>; <span class="comment">/* 0:1   aspmc;</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">                        * 2     reserved;</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">                        * 3     rcb;</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">                        * 4:5   reserved;</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">                        * 6     ccc;</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">                        * 7     es;</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">                        * 8     ecpm;</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">                        * 9     hawd;</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">                        * 10:15 reserved;</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="structPXCAP.html#a9cb0ecf4272eac78e920d5e0665a0d99">  375</a></span>&#160;        uint16_t <a class="code" href="structPXCAP.html#a9cb0ecf4272eac78e920d5e0665a0d99">pxls</a>; <span class="comment">/* 0:3   cls;</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">                        * 4:9   nlw;</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">                        * 10:11 reserved;</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">                        * 12    slot_clk_config;</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">                        * 13:15 reserved;</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">                        */</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="structPXCAP.html#a9db984e9d62172063cce19a5856754ef">  381</a></span>&#160;        uint8_t <a class="code" href="unionPCIConfig.html#a73a4f44f43aa4a9cacaa25ff505e8f00">reserved</a>[20];</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="structPXCAP.html#ae5a3a0c911359f69e6b08ffd9a773969">  382</a></span>&#160;        uint32_t <a class="code" href="structPXCAP.html#ae5a3a0c911359f69e6b08ffd9a773969">pxdcap2</a>; <span class="comment">/* 0:3   ctrs;</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">                           * 4     ctds;</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">                           * 5     arifs;</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">                           * 6     aors;</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">                           * 7     aocs32;</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">                           * 8     aocs64;</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">                           * 9     ccs128;</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">                           * 10    nprpr;</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">                           * 11    ltrs;</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">                           * 12:13 tphcs;</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">                           * 14:17 reserved;</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">                           * 18:19 obffs;</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">                           * 20    effs;</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">                           * 21    eetps;</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">                           * 22:23 meetp;</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">                           * 24:31 reserved;</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">                           */</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="structPXCAP.html#a2e5dbabb1a0cead1e464d795241bff19">  399</a></span>&#160;        uint32_t <a class="code" href="structPXCAP.html#a2e5dbabb1a0cead1e464d795241bff19">pxdc2</a>; <span class="comment">/* 0:3   ctv;</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">                         * 4     ctd;</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">                         * 5:9   reserved;</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">                         * 10    ltrme;</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">                         * 11:12 reserved;</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">                         * 13:14 obffe;</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">                         * 15:31 reserved;</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">                         */</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    };</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;};</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#endif // __PCIREG_H__</span></div><div class="ttc" id="unionMSIXCAP_html"><div class="ttname"><a href="unionMSIXCAP.html">MSIXCAP</a></div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00268">pcireg.h:268</a></div></div>
<div class="ttc" id="unionMSIXCAP_html_a54d200c11ff337d09510ccaa25d9b5ba"><div class="ttname"><a href="unionMSIXCAP.html#a54d200c11ff337d09510ccaa25d9b5ba">MSIXCAP::mtab</a></div><div class="ttdeci">uint32_t mtab</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00279">pcireg.h:279</a></div></div>
<div class="ttc" id="structPXCAP_html"><div class="ttname"><a href="structPXCAP.html">PXCAP</a></div><div class="ttdoc">Defines the PCI Express capability register and its associated bitfields for a PCIe device...</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00307">pcireg.h:307</a></div></div>
<div class="ttc" id="unionPCIConfig_html_a0ae10ecbc50866fcda6470f500e539c8"><div class="ttname"><a href="unionPCIConfig.html#a0ae10ecbc50866fcda6470f500e539c8">PCIConfig::headerType</a></div><div class="ttdeci">uint8_t headerType</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00070">pcireg.h:70</a></div></div>
<div class="ttc" id="unionPCIConfig_html_a0aa2e88fc18617c90bb00428cc4fa410"><div class="ttname"><a href="unionPCIConfig.html#a0aa2e88fc18617c90bb00428cc4fa410">PCIConfig::minimumGrant</a></div><div class="ttdeci">uint8_t minimumGrant</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00084">pcireg.h:84</a></div></div>
<div class="ttc" id="unionPCIConfig_html_aa68ba7f5f8a61e94111d18ebf7227fe4"><div class="ttname"><a href="unionPCIConfig.html#aa68ba7f5f8a61e94111d18ebf7227fe4">PCIConfig::progIF</a></div><div class="ttdeci">uint8_t progIF</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00065">pcireg.h:65</a></div></div>
<div class="ttc" id="unionPMCAP_html_a5a62f516cb0805954ac72a440847f20e"><div class="ttname"><a href="unionPMCAP.html#a5a62f516cb0805954ac72a440847f20e">PMCAP::pc</a></div><div class="ttdeci">uint16_t pc</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00214">pcireg.h:214</a></div></div>
<div class="ttc" id="structMSIXPbaEntry_html"><div class="ttname"><a href="structMSIXPbaEntry.html">MSIXPbaEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00299">pcireg.h:299</a></div></div>
<div class="ttc" id="unionMSICAP_html"><div class="ttname"><a href="unionMSICAP.html">MSICAP</a></div><div class="ttdoc">Defines the MSI Capability register and its associated bitfields for the a PCI/PCIe device...</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00241">pcireg.h:241</a></div></div>
<div class="ttc" id="unionPCIConfig_html_a6cd3b76bbfa6b533a8fd6918d281a728"><div class="ttname"><a href="unionPCIConfig.html#a6cd3b76bbfa6b533a8fd6918d281a728">PCIConfig::maximumLatency</a></div><div class="ttdeci">uint8_t maximumLatency</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00085">pcireg.h:85</a></div></div>
<div class="ttc" id="unionPCIConfig_html"><div class="ttname"><a href="unionPCIConfig.html">PCIConfig</a></div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00056">pcireg.h:56</a></div></div>
<div class="ttc" id="unionMSIXCAP_html_a22ffdf0c5e394551047ab24b80cbbeb1"><div class="ttname"><a href="unionMSIXCAP.html#a22ffdf0c5e394551047ab24b80cbbeb1">MSIXCAP::mpba</a></div><div class="ttdeci">uint32_t mpba</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00282">pcireg.h:282</a></div></div>
<div class="ttc" id="unionPCIConfig_html_aa5b663df09124e887e2409307efd2468"><div class="ttname"><a href="unionPCIConfig.html#aa5b663df09124e887e2409307efd2468">PCIConfig::interruptLine</a></div><div class="ttdeci">uint8_t interruptLine</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00082">pcireg.h:82</a></div></div>
<div class="ttc" id="unionPCIConfig_html_ad4272f92494e28c7fdcde3cf9595fc53"><div class="ttname"><a href="unionPCIConfig.html#ad4272f92494e28c7fdcde3cf9595fc53">PCIConfig::status</a></div><div class="ttdeci">uint16_t status</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00063">pcireg.h:63</a></div></div>
<div class="ttc" id="structPXCAP_html_a9cb0ecf4272eac78e920d5e0665a0d99"><div class="ttname"><a href="structPXCAP.html#a9cb0ecf4272eac78e920d5e0665a0d99">PXCAP::pxls</a></div><div class="ttdeci">uint16_t pxls</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00375">pcireg.h:375</a></div></div>
<div class="ttc" id="structPXCAP_html_ada2b112e8cfaa597a5b791d7015aaa1c"><div class="ttname"><a href="structPXCAP.html#ada2b112e8cfaa597a5b791d7015aaa1c">PXCAP::pxid</a></div><div class="ttdeci">uint16_t pxid</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00310">pcireg.h:310</a></div></div>
<div class="ttc" id="unionPCIConfig_html_a35e82ee7191cae055a477faa1e7aa3da"><div class="ttname"><a href="unionPCIConfig.html#a35e82ee7191cae055a477faa1e7aa3da">PCIConfig::subsystemID</a></div><div class="ttdeci">uint16_t subsystemID</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00075">pcireg.h:75</a></div></div>
<div class="ttc" id="unionMSIXTable_html_afbe10dc3dc5b3dcf0bde2606c8b621e9"><div class="ttname"><a href="unionMSIXTable.html#afbe10dc3dc5b3dcf0bde2606c8b621e9">MSIXTable::addr_hi</a></div><div class="ttdeci">uint32_t addr_hi</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00291">pcireg.h:291</a></div></div>
<div class="ttc" id="unionMSICAP_html_a6a18d6755b6ceb544137d39636cc574d"><div class="ttname"><a href="unionMSICAP.html#a6a18d6755b6ceb544137d39636cc574d">MSICAP::mmask</a></div><div class="ttdeci">uint32_t mmask</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00259">pcireg.h:259</a></div></div>
<div class="ttc" id="unionMSICAP_html_af4d597f84100f37eac75f48498908d5d"><div class="ttname"><a href="unionMSICAP.html#af4d597f84100f37eac75f48498908d5d">MSICAP::mid</a></div><div class="ttdeci">uint16_t mid</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00244">pcireg.h:244</a></div></div>
<div class="ttc" id="unionMSIXTable_html_ab783582c56a58bda84fa27aecdd8ded2"><div class="ttname"><a href="unionMSIXTable.html#ab783582c56a58bda84fa27aecdd8ded2">MSIXTable::vec_ctrl</a></div><div class="ttdeci">uint32_t vec_ctrl</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00293">pcireg.h:293</a></div></div>
<div class="ttc" id="unionMSIXTable_html_ac05211326064933d75edb952fe096d2a"><div class="ttname"><a href="unionMSIXTable.html#ac05211326064933d75edb952fe096d2a">MSIXTable::msg_data</a></div><div class="ttdeci">uint32_t msg_data</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00292">pcireg.h:292</a></div></div>
<div class="ttc" id="structPXCAP_html_a7720e6b9efd0fd35c44443c923772325"><div class="ttname"><a href="structPXCAP.html#a7720e6b9efd0fd35c44443c923772325">PXCAP::pxlcap</a></div><div class="ttdeci">uint32_t pxlcap</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00353">pcireg.h:353</a></div></div>
<div class="ttc" id="unionPMCAP_html"><div class="ttname"><a href="unionPMCAP.html">PMCAP</a></div><div class="ttdoc">Defines the Power Management capability register and all its associated bitfields for a PCIe device...</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00208">pcireg.h:208</a></div></div>
<div class="ttc" id="unionPCIConfig_html_a85ae5fab6216bfb9cb80822f9c85923b"><div class="ttname"><a href="unionPCIConfig.html#a85ae5fab6216bfb9cb80822f9c85923b">PCIConfig::expansionROM</a></div><div class="ttdeci">uint32_t expansionROM</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00076">pcireg.h:76</a></div></div>
<div class="ttc" id="structMSIXPbaEntry_html_a2839e43288e05615d46220850b84aa79"><div class="ttname"><a href="structMSIXPbaEntry.html#a2839e43288e05615d46220850b84aa79">MSIXPbaEntry::bits</a></div><div class="ttdeci">uint64_t bits</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00300">pcireg.h:300</a></div></div>
<div class="ttc" id="unionMSIXCAP_html_acfd8110f30afbea02017d01be11a1a21"><div class="ttname"><a href="unionMSIXCAP.html#acfd8110f30afbea02017d01be11a1a21">MSIXCAP::mxid</a></div><div class="ttdeci">uint16_t mxid</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00271">pcireg.h:271</a></div></div>
<div class="ttc" id="bitfield_8hh_html"><div class="ttname"><a href="bitfield_8hh.html">bitfield.hh</a></div></div>
<div class="ttc" id="structPXCAP_html_a2be9db673ba91e956508d03fc89cbd30"><div class="ttname"><a href="structPXCAP.html#a2be9db673ba91e956508d03fc89cbd30">PXCAP::pxdcap</a></div><div class="ttdeci">uint32_t pxdcap</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00319">pcireg.h:319</a></div></div>
<div class="ttc" id="unionPCIConfig_html_a4347e440567f9012bdd682ea21c0ebb3"><div class="ttname"><a href="unionPCIConfig.html#a4347e440567f9012bdd682ea21c0ebb3">PCIConfig::device</a></div><div class="ttdeci">uint16_t device</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00061">pcireg.h:61</a></div></div>
<div class="ttc" id="structPXCAP_html_a2e5dbabb1a0cead1e464d795241bff19"><div class="ttname"><a href="structPXCAP.html#a2e5dbabb1a0cead1e464d795241bff19">PXCAP::pxdc2</a></div><div class="ttdeci">uint32_t pxdc2</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00399">pcireg.h:399</a></div></div>
<div class="ttc" id="unionMSIXTable_html"><div class="ttname"><a href="unionMSIXTable.html">MSIXTable</a></div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00288">pcireg.h:288</a></div></div>
<div class="ttc" id="structPXCAP_html_a9a21b046187b7eb228d491d98fa1592e"><div class="ttname"><a href="structPXCAP.html#a9a21b046187b7eb228d491d98fa1592e">PXCAP::pxcap</a></div><div class="ttdeci">uint16_t pxcap</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00313">pcireg.h:313</a></div></div>
<div class="ttc" id="unionMSICAP_html_a8661efa4d071f50cbfac41a5265c2b8d"><div class="ttname"><a href="unionMSICAP.html#a8661efa4d071f50cbfac41a5265c2b8d">MSICAP::mua</a></div><div class="ttdeci">uint32_t mua</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00257">pcireg.h:257</a></div></div>
<div class="ttc" id="unionMSIXCAP_html_a4133d556203d2bf3f02e3a8cf9bfcd22"><div class="ttname"><a href="unionMSIXCAP.html#a4133d556203d2bf3f02e3a8cf9bfcd22">MSIXCAP::mxc</a></div><div class="ttdeci">uint16_t mxc</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00274">pcireg.h:274</a></div></div>
<div class="ttc" id="unionPCIConfig_html_a27b32508f57c5552824bf1ff3aecc98a"><div class="ttname"><a href="unionPCIConfig.html#a27b32508f57c5552824bf1ff3aecc98a">PCIConfig::bist</a></div><div class="ttdeci">uint8_t bist</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00071">pcireg.h:71</a></div></div>
<div class="ttc" id="unionPCIConfig_html_ad2564994d04407a7f966f3ac767ce4da"><div class="ttname"><a href="unionPCIConfig.html#ad2564994d04407a7f966f3ac767ce4da">PCIConfig::classCode</a></div><div class="ttdeci">uint8_t classCode</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00067">pcireg.h:67</a></div></div>
<div class="ttc" id="unionPCIConfig_html_af58380f8e16c47deff313058b9118726"><div class="ttname"><a href="unionPCIConfig.html#af58380f8e16c47deff313058b9118726">PCIConfig::vendor</a></div><div class="ttdeci">uint16_t vendor</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00060">pcireg.h:60</a></div></div>
<div class="ttc" id="structPXCAP_html_ac2224f8e002c03671852074eeac1c112"><div class="ttname"><a href="structPXCAP.html#ac2224f8e002c03671852074eeac1c112">PXCAP::pxdc</a></div><div class="ttdeci">uint16_t pxdc</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00332">pcireg.h:332</a></div></div>
<div class="ttc" id="unionPCIConfig_html_aa310901519713f23fe0cc9de9bbb9682"><div class="ttname"><a href="unionPCIConfig.html#aa310901519713f23fe0cc9de9bbb9682">PCIConfig::command</a></div><div class="ttdeci">uint16_t command</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00062">pcireg.h:62</a></div></div>
<div class="ttc" id="unionPCIConfig_html_a12e14d12256ebecd3c950fec533f4243"><div class="ttname"><a href="unionPCIConfig.html#a12e14d12256ebecd3c950fec533f4243">PCIConfig::subsystemVendorID</a></div><div class="ttdeci">uint16_t subsystemVendorID</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00074">pcireg.h:74</a></div></div>
<div class="ttc" id="unionPCIConfig_html_a73a4f44f43aa4a9cacaa25ff505e8f00"><div class="ttname"><a href="unionPCIConfig.html#a73a4f44f43aa4a9cacaa25ff505e8f00">PCIConfig::reserved</a></div><div class="ttdeci">uint8_t reserved[7]</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00081">pcireg.h:81</a></div></div>
<div class="ttc" id="unionMSICAP_html_ada4e7f68e55fee3a5603a56bf6eca712"><div class="ttname"><a href="unionMSICAP.html#ada4e7f68e55fee3a5603a56bf6eca712">MSICAP::ma</a></div><div class="ttdeci">uint32_t ma</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00254">pcireg.h:254</a></div></div>
<div class="ttc" id="unionMSICAP_html_a04f253c4263e7f55de5556e5046180f2"><div class="ttname"><a href="unionMSICAP.html#a04f253c4263e7f55de5556e5046180f2">MSICAP::mpend</a></div><div class="ttdeci">uint32_t mpend</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00260">pcireg.h:260</a></div></div>
<div class="ttc" id="bitunion_8hh_html"><div class="ttname"><a href="bitunion_8hh.html">bitunion.hh</a></div></div>
<div class="ttc" id="unionPCIConfig_html_abd24440a49e1c487ae23e1ce7f3541bd"><div class="ttname"><a href="unionPCIConfig.html#abd24440a49e1c487ae23e1ce7f3541bd">PCIConfig::subClassCode</a></div><div class="ttdeci">uint8_t subClassCode</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00066">pcireg.h:66</a></div></div>
<div class="ttc" id="unionPCIConfig_html_ab0dc6e5f5cf9db340b97b1c8d75fce94"><div class="ttname"><a href="unionPCIConfig.html#ab0dc6e5f5cf9db340b97b1c8d75fce94">PCIConfig::data</a></div><div class="ttdeci">uint8_t data[64]</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00057">pcireg.h:57</a></div></div>
<div class="ttc" id="structPXCAP_html_ae5a3a0c911359f69e6b08ffd9a773969"><div class="ttname"><a href="structPXCAP.html#ae5a3a0c911359f69e6b08ffd9a773969">PXCAP::pxdcap2</a></div><div class="ttdeci">uint32_t pxdcap2</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00382">pcireg.h:382</a></div></div>
<div class="ttc" id="unionMSICAP_html_ada11145d9d7bd29d28f3c08661be5db2"><div class="ttname"><a href="unionMSICAP.html#ada11145d9d7bd29d28f3c08661be5db2">MSICAP::mc</a></div><div class="ttdeci">uint16_t mc</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00247">pcireg.h:247</a></div></div>
<div class="ttc" id="unionPMCAP_html_a042578042bcb135c76e16d721a3776ce"><div class="ttname"><a href="unionPMCAP.html#a042578042bcb135c76e16d721a3776ce">PMCAP::pmcs</a></div><div class="ttdeci">uint16_t pmcs</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00223">pcireg.h:223</a></div></div>
<div class="ttc" id="unionMSICAP_html_abf3908a6399249baa1a093d022c6203d"><div class="ttname"><a href="unionMSICAP.html#abf3908a6399249baa1a093d022c6203d">MSICAP::md</a></div><div class="ttdeci">uint16_t md</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00258">pcireg.h:258</a></div></div>
<div class="ttc" id="structPXCAP_html_a077d90b06efead43bcf346483614d1ca"><div class="ttname"><a href="structPXCAP.html#a077d90b06efead43bcf346483614d1ca">PXCAP::pxlc</a></div><div class="ttdeci">uint16_t pxlc</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00365">pcireg.h:365</a></div></div>
<div class="ttc" id="unionPMCAP_html_ae0c3b0b655ecb3a08b07b518335619e7"><div class="ttname"><a href="unionPMCAP.html#ae0c3b0b655ecb3a08b07b518335619e7">PMCAP::pid</a></div><div class="ttdeci">uint16_t pid</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00211">pcireg.h:211</a></div></div>
<div class="ttc" id="unionPCIConfig_html_a1a3f976651c86fa7cb3b3d8b100f9799"><div class="ttname"><a href="unionPCIConfig.html#a1a3f976651c86fa7cb3b3d8b100f9799">PCIConfig::cacheLineSize</a></div><div class="ttdeci">uint8_t cacheLineSize</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00068">pcireg.h:68</a></div></div>
<div class="ttc" id="unionPCIConfig_html_a6414192cfddf3f3e92a72c09272eda5b"><div class="ttname"><a href="unionPCIConfig.html#a6414192cfddf3f3e92a72c09272eda5b">PCIConfig::interruptPin</a></div><div class="ttdeci">uint8_t interruptPin</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00083">pcireg.h:83</a></div></div>
<div class="ttc" id="unionPCIConfig_html_a77a5e36cd8c7d1e5897e52f61a588750"><div class="ttname"><a href="unionPCIConfig.html#a77a5e36cd8c7d1e5897e52f61a588750">PCIConfig::capabilityPtr</a></div><div class="ttdeci">uint8_t capabilityPtr</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00077">pcireg.h:77</a></div></div>
<div class="ttc" id="structPXCAP_html_ae2b43e980dd6f6fa6a29f75857765426"><div class="ttname"><a href="structPXCAP.html#ae2b43e980dd6f6fa6a29f75857765426">PXCAP::pxds</a></div><div class="ttdeci">uint16_t pxds</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00345">pcireg.h:345</a></div></div>
<div class="ttc" id="unionMSIXTable_html_a438b4f874bf1b346ca7268271dc7e89d"><div class="ttname"><a href="unionMSIXTable.html#a438b4f874bf1b346ca7268271dc7e89d">MSIXTable::addr_lo</a></div><div class="ttdeci">uint32_t addr_lo</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00290">pcireg.h:290</a></div></div>
<div class="ttc" id="unionPCIConfig_html_abd5fe3c64487daa8aecd4048f3404c82"><div class="ttname"><a href="unionPCIConfig.html#abd5fe3c64487daa8aecd4048f3404c82">PCIConfig::latencyTimer</a></div><div class="ttdeci">uint8_t latencyTimer</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00069">pcireg.h:69</a></div></div>
<div class="ttc" id="unionPCIConfig_html_af113efad1fa55c2b680d067e1bc7e7cd"><div class="ttname"><a href="unionPCIConfig.html#af113efad1fa55c2b680d067e1bc7e7cd">PCIConfig::baseAddr</a></div><div class="ttdeci">uint32_t baseAddr[6]</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00072">pcireg.h:72</a></div></div>
<div class="ttc" id="unionPCIConfig_html_a13674e2fc05bc82ad2445ba12ed0837d"><div class="ttname"><a href="unionPCIConfig.html#a13674e2fc05bc82ad2445ba12ed0837d">PCIConfig::cardbusCIS</a></div><div class="ttdeci">uint32_t cardbusCIS</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00073">pcireg.h:73</a></div></div>
<div class="ttc" id="unionPCIConfig_html_aa20028a510661fd9081862ea98efc655"><div class="ttname"><a href="unionPCIConfig.html#aa20028a510661fd9081862ea98efc655">PCIConfig::revision</a></div><div class="ttdeci">uint8_t revision</div><div class="ttdef"><b>Definition:</b> <a href="pcireg_8h_source.html#l00064">pcireg.h:64</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:08 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
