#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Feb 18 11:23:09 2016
# Process ID: 7549
# Current directory: /home/bas/workspace/simple_axi_interface/simple_axi_interface.runs/impl_1
# Command line: vivado -log simple_axi_interface_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source simple_axi_interface_wrapper.tcl -notrace
# Log file: /home/bas/workspace/simple_axi_interface/simple_axi_interface.runs/impl_1/simple_axi_interface_wrapper.vdi
# Journal file: /home/bas/workspace/simple_axi_interface/simple_axi_interface.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source simple_axi_interface_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/ip/simple_axi_interface_processing_system7_0_0/simple_axi_interface_processing_system7_0_0.xdc] for cell 'simple_axi_interface_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/ip/simple_axi_interface_processing_system7_0_0/simple_axi_interface_processing_system7_0_0.xdc] for cell 'simple_axi_interface_i/processing_system7_0/inst'
Parsing XDC File [/home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/ip/simple_axi_interface_rst_processing_system7_0_50M_0/simple_axi_interface_rst_processing_system7_0_50M_0_board.xdc] for cell 'simple_axi_interface_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/ip/simple_axi_interface_rst_processing_system7_0_50M_0/simple_axi_interface_rst_processing_system7_0_50M_0_board.xdc] for cell 'simple_axi_interface_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/ip/simple_axi_interface_rst_processing_system7_0_50M_0/simple_axi_interface_rst_processing_system7_0_50M_0.xdc] for cell 'simple_axi_interface_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/ip/simple_axi_interface_rst_processing_system7_0_50M_0/simple_axi_interface_rst_processing_system7_0_50M_0.xdc] for cell 'simple_axi_interface_i/rst_processing_system7_0_50M'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1224.434 ; gain = 314.379 ; free physical = 3314 ; free virtual = 9389
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1297.469 ; gain = 65.031 ; free physical = 3308 ; free virtual = 9383
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 22cd76b0a

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1715c4641

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1699.961 ; gain = 0.000 ; free physical = 2956 ; free virtual = 9046

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 47 cells.
Phase 2 Constant Propagation | Checksum: 1b919b26a

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1699.961 ; gain = 0.000 ; free physical = 2954 ; free virtual = 9045

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 350 unconnected nets.
INFO: [Opt 31-11] Eliminated 404 unconnected cells.
Phase 3 Sweep | Checksum: 12b1c421b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1699.961 ; gain = 0.000 ; free physical = 2954 ; free virtual = 9045

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.961 ; gain = 0.000 ; free physical = 2954 ; free virtual = 9045
Ending Logic Optimization Task | Checksum: 12b1c421b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1699.961 ; gain = 0.000 ; free physical = 2956 ; free virtual = 9047

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12b1c421b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1699.961 ; gain = 0.000 ; free physical = 2956 ; free virtual = 9047
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1699.961 ; gain = 475.527 ; free physical = 2955 ; free virtual = 9046
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1731.977 ; gain = 0.000 ; free physical = 2951 ; free virtual = 9044
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bas/workspace/simple_axi_interface/simple_axi_interface.runs/impl_1/simple_axi_interface_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.992 ; gain = 0.000 ; free physical = 2941 ; free virtual = 9036
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.992 ; gain = 0.000 ; free physical = 2942 ; free virtual = 9038

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1763.992 ; gain = 0.000 ; free physical = 2941 ; free virtual = 9037
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1780.000 ; gain = 16.008 ; free physical = 2937 ; free virtual = 9035

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1780.000 ; gain = 16.008 ; free physical = 2937 ; free virtual = 9034

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 15cdf3a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1780.000 ; gain = 16.008 ; free physical = 2937 ; free virtual = 9034
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3b2c67ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1780.000 ; gain = 16.008 ; free physical = 2937 ; free virtual = 9034

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 15b00492c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1780.000 ; gain = 16.008 ; free physical = 2936 ; free virtual = 9035
Phase 1.2.1 Place Init Design | Checksum: c9218dfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1780.000 ; gain = 16.008 ; free physical = 2927 ; free virtual = 9027
Phase 1.2 Build Placer Netlist Model | Checksum: c9218dfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1780.000 ; gain = 16.008 ; free physical = 2927 ; free virtual = 9027

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: c9218dfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1780.000 ; gain = 16.008 ; free physical = 2927 ; free virtual = 9028
Phase 1.3 Constrain Clocks/Macros | Checksum: c9218dfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1780.000 ; gain = 16.008 ; free physical = 2927 ; free virtual = 9027
Phase 1 Placer Initialization | Checksum: c9218dfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1780.000 ; gain = 16.008 ; free physical = 2928 ; free virtual = 9028

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11c1b6557

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2917 ; free virtual = 9019

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11c1b6557

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2917 ; free virtual = 9019

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170c65095

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2918 ; free virtual = 9020

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11f645012

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2917 ; free virtual = 9019

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 11f645012

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2917 ; free virtual = 9019

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 10c2f193d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2915 ; free virtual = 9018

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10c2f193d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2915 ; free virtual = 9018

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1dc74f449

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2912 ; free virtual = 9015
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1dc74f449

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2912 ; free virtual = 9015

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1dc74f449

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2912 ; free virtual = 9015

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1dc74f449

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2912 ; free virtual = 9015
Phase 3.7 Small Shape Detail Placement | Checksum: 1dc74f449

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2912 ; free virtual = 9015

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 11de332b8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2913 ; free virtual = 9015
Phase 3 Detail Placement | Checksum: 11de332b8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2913 ; free virtual = 9015

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 113764453

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2911 ; free virtual = 9014

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 113764453

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2912 ; free virtual = 9015

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 113764453

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2912 ; free virtual = 9015

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 15507851f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2910 ; free virtual = 9013
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 15507851f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2912 ; free virtual = 9015
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 15507851f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2912 ; free virtual = 9015

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.100. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1042dec34

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2912 ; free virtual = 9015
Phase 4.1.3 Post Placement Optimization | Checksum: 1042dec34

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2909 ; free virtual = 9012
Phase 4.1 Post Commit Optimization | Checksum: 1042dec34

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2911 ; free virtual = 9014

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1042dec34

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2911 ; free virtual = 9014

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1042dec34

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2911 ; free virtual = 9014

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1042dec34

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2911 ; free virtual = 9014
Phase 4.4 Placer Reporting | Checksum: 1042dec34

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2911 ; free virtual = 9014

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 12cf5a8e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2911 ; free virtual = 9014
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12cf5a8e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2911 ; free virtual = 9014
Ending Placer Task | Checksum: d60aa8cd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1835.047 ; gain = 71.055 ; free physical = 2911 ; free virtual = 9014
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1835.047 ; gain = 0.000 ; free physical = 2906 ; free virtual = 9013
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1835.047 ; gain = 0.000 ; free physical = 2907 ; free virtual = 9011
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1835.047 ; gain = 0.000 ; free physical = 2905 ; free virtual = 9009
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1835.047 ; gain = 0.000 ; free physical = 2907 ; free virtual = 9011
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 393d069 ConstDB: 0 ShapeSum: d276d864 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15531099c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1874.691 ; gain = 39.645 ; free physical = 2784 ; free virtual = 8891

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15531099c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1874.691 ; gain = 39.645 ; free physical = 2783 ; free virtual = 8891

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15531099c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1885.680 ; gain = 50.633 ; free physical = 2753 ; free virtual = 8862
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1183fa892

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2727 ; free virtual = 8836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.041 | TNS=0.000  | WHS=-0.192 | THS=-12.630|

Phase 2 Router Initialization | Checksum: 7cac830e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2727 ; free virtual = 8837

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 164375883

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2727 ; free virtual = 8837

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a40e2c2e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2725 ; free virtual = 8836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.486 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e22926a2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2724 ; free virtual = 8835

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 212aefa65

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2723 ; free virtual = 8833
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.486 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 249f9b935

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2724 ; free virtual = 8834
Phase 4 Rip-up And Reroute | Checksum: 249f9b935

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2724 ; free virtual = 8834

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f2bad40d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2723 ; free virtual = 8833
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.601 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1f2bad40d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2724 ; free virtual = 8834

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f2bad40d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2724 ; free virtual = 8834
Phase 5 Delay and Skew Optimization | Checksum: 1f2bad40d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2724 ; free virtual = 8834

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 2248489c0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2725 ; free virtual = 8835
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.601 | TNS=0.000  | WHS=0.068  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1dd9f9462

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2724 ; free virtual = 8834

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0987884 %
  Global Horizontal Routing Utilization  = 0.127535 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22ccebeda

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2727 ; free virtual = 8837

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22ccebeda

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2727 ; free virtual = 8837

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1eb0905a0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2725 ; free virtual = 8835

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.601 | TNS=0.000  | WHS=0.068  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1eb0905a0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2724 ; free virtual = 8834
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2726 ; free virtual = 8836

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1910.734 ; gain = 75.688 ; free physical = 2726 ; free virtual = 8836
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1910.734 ; gain = 0.000 ; free physical = 2722 ; free virtual = 8835
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bas/workspace/simple_axi_interface/simple_axi_interface.runs/impl_1/simple_axi_interface_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Feb 18 11:24:01 2016...
