

================================================================
== Vivado HLS Report for 'conv_3'
================================================================
* Date:           Mon May 13 18:06:52 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    31.477|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  48481|  48481|  48481|  48481|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_chout_loop_hout_loop_wout  |  48480|  48480|       404|          -|          -|   120|    no    |
        | + loop_chin_loop_ky_loop_kx      |    400|    400|         2|          1|          1|   400|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    620|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     305|    705|
|Memory           |      129|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    153|
|Register         |        -|      -|     142|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      129|      5|     447|   1478|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       46|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |top_net_fadd_32nsbkb_U23  |top_net_fadd_32nsbkb  |        0|      2|  177|  385|
    |top_net_fmul_32nscud_U24  |top_net_fmul_32nscud  |        0|      3|  128|  320|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  305|  705|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory   |      Module      | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------+------------------+---------+---+----+-------+-----+------+-------------+
    |c3_bias_U    |conv_3_c3_bias    |        1|  0|   0|    120|   32|     1|         3840|
    |c3_weight_U  |conv_3_c3_weight  |      128|  0|   0|  48000|   32|     1|      1536000|
    +-------------+------------------+---------+---+----+-------+-----+------+-------------+
    |Total        |                  |      129|  0|   0|  48120|   64|     2|      1539840|
    +-------------+------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |cin_s_fu_510_p2                   |     +    |      0|  0|  15|           1|           5|
    |cout_s_fu_312_p2                  |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten45_op_fu_840_p2     |     +    |      0|  0|  10|           2|           1|
    |indvar_flatten_next1_1_fu_282_p2  |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_next1_fu_490_p2    |     +    |      0|  0|  15|           1|           9|
    |indvar_flatten_op_fu_817_p2       |     +    |      0|  0|  15|           1|           6|
    |tmp2_fu_425_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp2_mid1_fu_577_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp3_fu_435_p2                    |     +    |      0|  0|  12|           3|           3|
    |tmp3_mid1_fu_690_p2               |     +    |      0|  0|  12|           3|           3|
    |tmp4_fu_462_p2                    |     +    |      0|  0|  13|          11|          11|
    |tmp4_mid1_fu_717_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp5_fu_478_p2                    |     +    |      0|  0|  15|           9|           9|
    |tmp5_mid1_fu_749_p2               |     +    |      0|  0|  15|           9|           9|
    |tmp5_mid_fu_626_p2                |     +    |      0|  0|  15|           9|           9|
    |tmp7_fu_790_p2                    |     +    |      0|  0|  19|          14|          14|
    |tmp_43_fu_408_p2                  |     +    |      0|  0|  13|          11|          11|
    |tmp_43_mid1_fu_540_p2             |     +    |      0|  0|  13|          11|          11|
    |tmp_46_fu_831_p2                  |     +    |      0|  0|  15|           7|           7|
    |tmp_48_fu_444_p2                  |     +    |      0|  0|  15|           7|           7|
    |tmp_50_fu_779_p2                  |     +    |      0|  0|  15|           9|           9|
    |tmp_51_mid1_fu_699_p2             |     +    |      0|  0|  15|           7|           7|
    |tmp_51_mid_fu_591_p2              |     +    |      0|  0|  15|           7|           7|
    |tmp_52_fu_800_p2                  |     +    |      0|  0|  23|          16|          16|
    |tmp_fu_472_p2                     |     +    |      0|  0|  19|          14|          14|
    |tmp_mid1_fu_727_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_mid_fu_612_p2                 |     +    |      0|  0|  19|          14|          14|
    |x_1_fu_811_p2                     |     +    |      0|  0|  12|           1|           3|
    |y_1_fu_666_p2                     |     +    |      0|  0|  12|           1|           3|
    |exitcond_mid_fu_652_p2            |    and   |      0|  0|   2|           1|           1|
    |h_cast_mid_fu_337_p2              |    and   |      0|  0|   2|           1|           1|
    |h_mid_fu_300_p2                   |    and   |      0|  0|   2|           1|           1|
    |w_mid_fu_306_p2                   |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten3_fu_288_p2       |   icmp   |      0|  0|   8|           2|           1|
    |exitcond_flatten4_fu_484_p2       |   icmp   |      0|  0|  13|           9|           8|
    |exitcond_flatten5_fu_496_p2       |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_flatten_fu_276_p2        |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_fu_646_p2                |   icmp   |      0|  0|   9|           3|           3|
    |h_1_fu_349_p2                     |    or    |      0|  0|   2|           1|           1|
    |tmp_7_fu_672_p2                   |    or    |      0|  0|   2|           1|           1|
    |cin_mid2_fu_658_p3                |  select  |      0|  0|   5|           1|           5|
    |h_cast_mid2_fu_355_p3             |  select  |      0|  0|   2|           1|           1|
    |h_mid2_fu_363_p3                  |  select  |      0|  0|   2|           1|           1|
    |indvar_flatten_next9_fu_846_p3    |  select  |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_823_p3     |  select  |      0|  0|   6|           1|           1|
    |p_shl_cast_mid2_fu_565_p3         |  select  |      0|  0|  13|           1|          13|
    |tmp2_mid2_fu_583_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp5_mid2_fu_755_p3               |  select  |      0|  0|   9|           1|           9|
    |tmp5_mid3_fu_632_p3               |  select  |      0|  0|   9|           1|           9|
    |tmp_32_mid2_v_v_fu_318_p3         |  select  |      0|  0|   7|           1|           7|
    |tmp_43_mid2_fu_545_p3             |  select  |      0|  0|  11|           1|          11|
    |tmp_mid2_fu_733_p3                |  select  |      0|  0|  14|           1|          14|
    |tmp_mid3_fu_618_p3                |  select  |      0|  0|  14|           1|          14|
    |x_mid2_fu_678_p3                  |  select  |      0|  0|   3|           1|           1|
    |y_mid2_fu_763_p3                  |  select  |      0|  0|   3|           1|           3|
    |y_mid_fu_502_p3                   |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |h_not_fu_343_p2                   |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_6_fu_294_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_7_fu_331_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_640_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 620|         277|         366|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |cin_reg_207              |   9|          2|    5|         10|
    |cout_reg_149             |   9|          2|    7|         14|
    |grp_fu_263_p0            |  15|          3|   32|         96|
    |h_reg_172                |   9|          2|    1|          2|
    |indvar_flatten1_reg_160  |   9|          2|    2|          4|
    |indvar_flatten2_reg_196  |   9|          2|    9|         18|
    |indvar_flatten9_reg_138  |   9|          2|    7|         14|
    |indvar_flatten_reg_218   |   9|          2|    6|         12|
    |output_buffer_2_reg_240  |   9|          2|   32|         64|
    |x_reg_252                |   9|          2|    3|          6|
    |y_reg_229                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 153|         32|  109|        255|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |c3_bias_load_reg_895            |  32|   0|   32|          0|
    |cin_reg_207                     |   5|   0|    5|          0|
    |cout_reg_149                    |   7|   0|    7|          0|
    |exitcond_flatten3_reg_861       |   1|   0|    1|          0|
    |exitcond_flatten4_reg_912       |   1|   0|    1|          0|
    |h_cast1_mid2_cast_reg_906       |   1|   0|    3|          2|
    |h_cast_mid2_cast_reg_900        |   1|   0|    7|          6|
    |h_cast_mid2_reg_878             |   1|   0|    1|          0|
    |h_mid2_reg_884                  |   1|   0|    1|          0|
    |h_reg_172                       |   1|   0|    1|          0|
    |indvar_flatten1_reg_160         |   2|   0|    2|          0|
    |indvar_flatten2_reg_196         |   9|   0|    9|          0|
    |indvar_flatten9_reg_138         |   7|   0|    7|          0|
    |indvar_flatten_next1_1_reg_856  |   7|   0|    7|          0|
    |indvar_flatten_reg_218          |   6|   0|    6|          0|
    |output_buffer_2_reg_240         |  32|   0|   32|          0|
    |tmp_32_mid2_reg_889             |   7|   0|   11|          4|
    |tmp_32_mid2_v_v_reg_866         |   7|   0|    7|          0|
    |w_reg_183                       |   1|   0|    1|          0|
    |x_reg_252                       |   3|   0|    3|          0|
    |y_reg_229                       |   3|   0|    3|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 142|   0|  154|         12|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv.3    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv.3    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv.3    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv.3    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv.3    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv.3    | return value |
|in_r_address0      | out |    9|  ap_memory |     in_r     |     array    |
|in_r_ce0           | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0            |  in |   32|  ap_memory |     in_r     |     array    |
|output_r_address0  | out |    7|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

