/*
 * Copyright (C) 2017 Christ Electronic Systems GmbH
 * Peter Fink <pfink@christ-es.de>
 * Copyright 2012-2015 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	chosen {
		stdout-path = &uart1;
	};

	memory: memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
/*			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usbhub_reset>;
			gpio = <&gpio1 5 0>;
			enable-active-high;
			startup-delay-us = <2000>;
*/			status = "okay";
			regulator-always-on;
		};

		reg_3v3: regulator@2 {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB565";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1>;
		status = "disabled";
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		pinctrl-0 = <&pinctrl_bkl_on>;
		enable-gpios = <&gpio7 12 0>;
		status = "okay";
	};

};

&clks {
	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rmii";
	fsl,magic-packet;
	status = "okay";
	phy-handle = <&ethphy>;
	phy-reset-gpios = <&gpio3 22 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <30>;
	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy: ethernet-phy@1 {
			compatible = "ethernet-phy-id0007.C0F1 , ethernet-phy-ieee802.3-c22";
			reg = <1>;
			max-speed = <100>;
		};
	};
};

&gpc {
	fsl,ldo-bypass = <0>;
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

        rtc_i2c: rtc@51 {
                compatible = "nxp,pcf8563";
                reg = <0x51>;
        };

        eeprom_i2c: at24@52 {
                compatible = "at24,24c256";
                pagesize = <32>;
                reg = <0x52>;
        };
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	touch_controller: ar1021@4d {
		compatible = "microchip,ar1021-i2c";
		reg = <0x4d>;
/*		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2>;
*/		interrupts = <26 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-parent = <&gpio3>;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";

		enet {
			pinctrl_enet: enetgrp {
				fsl,pins = <
					MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
					MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
					MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER	0x1b0b0
					MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN	0x1b0b0
					MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0	0x1b0b0
					MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1	0x1b0b0
					MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0	0x1b0b0
					MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1	0x1b0b0
					MX6QDL_PAD_GPIO_16__ENET_REF_CLK	0x4001b0a8
					MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN	0x1b0b0
					MX6QDL_PAD_EIM_D22__GPIO3_IO22		0x1b0b0 /* LAN8720 nRST */
				>;
			};
		};

		bkl {
			pinctrl_bkl_on: gpio_bkl_on {
				fsl,pins = <
					MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x130b0 /* PD */
				>;
			};
		};

		i2c1 {
			pinctrl_i2c1: i2c1grp {
				fsl,pins = <
					MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
					MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
				>;
			};
		};

		i2c2 {
			pinctrl_i2c2: i2c2grp {
				fsl,pins = <
					MX6QDL_PAD_EIM_D16__I2C2_SDA		0x4001b8b1
					MX6QDL_PAD_EIM_EB2__I2C2_SCL		0x4001b8b1
					MX6QDL_PAD_EIM_D26__GPIO3_IO26		0x130b0 /* AR1021 INT */
				>;
			};
		};

		i2c3 {
			pinctrl_i2c3: i2c3grp {
				fsl,pins = <
					MX6QDL_PAD_EIM_D17__I2C3_SCL		0x4001b8b1
					MX6QDL_PAD_EIM_D18__I2C3_SDA		0x4001b8b1
				>;
			};
		};

		ipu1 {
			pinctrl_ipu1: ipu1grp {
				fsl,pins = <
					MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
					MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
					MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
					MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
					MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
					MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
					MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
					MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
					MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
					MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
					MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
					MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
					MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
					MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
					MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
					MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
					MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
					MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
					MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
					MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
					MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
					MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
					MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
					MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
					MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
					MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
					MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
					MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
					MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
				>;
			};
		};

		pwm1 {
			pinctrl_pwm1: pwm1grp {
				fsl,pins = <
					MX6QDL_PAD_GPIO_9__PWM1_OUT		0x1b0b1
				>;
			};
		};

		uart1 {
			pinctrl_uart1: uart1grp {
				fsl,pins = <
					MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
					MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
					MX6QDL_PAD_EIM_D19__UART1_CTS_B		0x1b0b1
					MX6QDL_PAD_EIM_D20__UART1_RTS_B		0x1b0b1
				>;
			};
		};

		uart2 {
			pinctrl_uart2: uart2grp {
				fsl,pins = <
					MX6QDL_PAD_SD3_DAT4__UART2_RX_DATA	0x1b0b1
					MX6QDL_PAD_SD3_DAT5__UART2_TX_DATA	0x1b0b1
					MX6QDL_PAD_SD3_CMD__UART2_CTS_B		0x1b0b1
				>;
			};
		};

		uart3 {
			pinctrl_uart3: uart3grp {
				fsl,pins = <
					MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
					MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				>;
			};
		};

		usbotg {
			pinctrl_usbotg: usbotggrp {
				fsl,pins = <
					MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x17059
				>;
			};
		};

		usdhc2 {
			pinctrl_usdhc2: usdhc2grp {
				fsl,pins = <
					MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
					MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
					MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
					MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
					MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
					MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
					MX6QDL_PAD_NANDF_D2__GPIO2_IO02		0x1b0b0
				>;
			};
		};

		usdhc4 {
			pinctrl_usdhc4: usdhc4grp {
				fsl,pins = <
					MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
					MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
					MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
					MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
					MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
					MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
					MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
					MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
					MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
					MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
					MX6QDL_PAD_NANDF_ALE__SD4_RESET		0x17059
				>;
			};
		};

		flexcan2 {
			pinctrl_flexcan2: can2grp {
				fsl,pins = <
					MX6QDL_PAD_SD3_DAT0__FLEXCAN2_TX	0x1b0b0
					MX6QDL_PAD_SD3_DAT1__FLEXCAN2_RX	0x1b0b0
				>;
			};
		};
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";
		primary;

		display-timings {
			native-mode = <&timing0>;
			timing0: LDB-WVGA {
				clock-frequency = <29500000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <24>;
				hfront-porch = <96>;
				vback-porch = <10>;
				vfront-porch = <3>;
				hsync-len = <72>;
				vsync-len = <7>;
				hsync-active = <0>;
				vsync-active = <0>;
				pixelclk-active = <0>;
			};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "disabled";

		display-timings {
			native-mode = <&timing1>;
			timing1: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&snvs_poweroff {
	status = "okay";
};

&snvs_pwrkey {
	status = "okay";
};

&ssi2 {
	status = "disabled";
};

&can2{
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	bus-width = <4>;
	cd-gpios = <&gpio2 2 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&reg_3v3>;
	vqmmc-supply = <&reg_3v3>;
	no-1-8-v;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <8>;
	vmmc-supply = <&reg_3v3>;
	vqmmc-supply = <&reg_3v3>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&wdog1 {
	status = "okay";
};

&wdog2 {
        status = "disabled";
};
