[
  {
    "author": [
      {
        "family": "BELL71 Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      }
    ],
    "date": [
      "1971"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Structures: Readings and Examples"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BELL78a Bell",
        "given": "C."
      },
      {
        "family": "Mudge",
        "given": "J."
      },
      {
        "family": "McNamara",
        "given": "J."
      }
    ],
    "date": [
      "1978"
    ],
    "location": [
      "Bedford, MA"
    ],
    "publisher": [
      "Digital Press"
    ],
    "title": [
      "Computer Engineering: A DEC View of Hardware Systems Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BETK97 Betker",
        "given": "M."
      },
      {
        "family": "Fernando",
        "given": "J."
      },
      {
        "family": "Whalen",
        "given": "S."
      }
    ],
    "container-title": [
      "Computer Architecture: Concepts and Evolution",
      "Bell Labs Technical Journal"
    ],
    "date": [
      "1997",
      "1997"
    ],
    "editor": [
      {
        "family": "BLAA97 Blaauw",
        "given": "G."
      },
      {
        "family": "Brooks",
        "given": "F."
      }
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The History of the Microprocessor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BOHR98 Bohr",
        "given": "M."
      },
      {
        "literal": "Pentium, Pentium Pro Processor, Pentium II, Pentium III"
      }
    ],
    "container-title": [
      "Communications of the ACM",
      "The Intel Microprocessors"
    ],
    "date": [
      "1998-03",
      "2009"
    ],
    "issue": [
      "8066"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Silicon Trends and Limits for Advanced Microprocessors",
      "BREY09 Brey, B",
      "Pentium 4 and Core2 with 64-bit Extensions"
    ],
    "type": "article-journal",
    "volume": [
      "8086"
    ]
  },
  {
    "container-title": [
      "edu FURB00 Furber, S. ARM System-On-Chip Architecture"
    ],
    "date": [
      "2011",
      "2000"
    ],
    "editor": [
      {
        "family": "FULL11 Fuller",
        "given": "S."
      },
      {
        "family": "Millet",
        "given": "L."
      }
    ],
    "location": [
      "Washington, DC",
      "Reading, MA"
    ],
    "publisher": [
      "National Academies Press",
      "Addison-Wesley"
    ],
    "title": [
      "Known in the ARM community as the “ARM ARM",
      "The Future of Computing Performance: Game Over or Next Level?"
    ],
    "type": "chapter",
    "url": [
      "www.nap."
    ]
  },
  {
    "author": [
      {
        "family": "HAMM97 Hammond",
        "given": "L."
      },
      {
        "family": "Nayfay",
        "given": "B."
      },
      {
        "family": "Olukotun",
        "given": "K."
      },
      {
        "family": "HENN06 Henning",
        "given": "J."
      },
      {
        "family": "HUTC96 Hutcheson",
        "given": "G."
      },
      {
        "family": "Hutcheson",
        "given": "J."
      }
    ],
    "container-title": [
      "Intel ® 64 and IA-32 Intel Architectures Software Developer’s Manual",
      "Computer",
      "Computer Architecture News",
      "Scientific American"
    ],
    "date": [
      "1997-09",
      "2006-09",
      "1996-01",
      "2011"
    ],
    "location": [
      "Denver, CO"
    ],
    "title": [
      "A Single-Chip Multiprocessor",
      "SPEC CPU2006 Benchmark Descriptions",
      "Technology and Economics in the Semiconductor Industry",
      "INTE11 Intel Corp"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "OLUK96 Olukotun",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings, Seventh International Conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "The Case for a Single-Chip Multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SAKA02 Sakai",
        "given": "S."
      }
    ],
    "container-title": [
      "Proceedings of the 15th International Symposium on System Synthesis"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "CMP on SoC: Architect’s View"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SCHA97 Schaller",
        "given": "R."
      }
    ],
    "container-title": [
      "ARM Architecture Reference Manual",
      "IEEE Spectrum"
    ],
    "date": [
      "1997-06",
      "2000"
    ],
    "editor": [
      {
        "family": "SEAL00 Seal",
        "given": "D."
      }
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Moore’s Law: Past, Present, and Future"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SIEW82 Siewiorek",
        "given": "D."
      },
      {
        "family": "Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      }
    ],
    "date": [
      "1982"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Structures: Principles and Examples"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SING11 Singh",
        "given": "G."
      },
      {
        "family": "SMIT88 Smith",
        "given": "J."
      }
    ],
    "container-title": [
      "Computer",
      "Communications of the ACM",
      "Computer"
    ],
    "date": [
      "2011-08",
      "1988-10",
      "2008-05"
    ],
    "title": [
      "The IBM PC: The Silicon Story",
      "Characterizing Computer Performance with a Single Number",
      "SMIT08 Smith, B. “ARM and Intel Battle over the Mobile Chip’s Future"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "AGAR89 Agarwal",
        "given": "A."
      }
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Analysis of Cache Performance for Operating Systems and Multiprogramming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BELL74 Bell",
        "given": "J."
      },
      {
        "family": "Casasent",
        "given": "D."
      },
      {
        "family": "Bell",
        "given": "C."
      },
      {
        "family": "GOOD83 Goodman",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings, 10th Annual International Symposium on Computer Architecture",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1974-04",
      "1983"
    ],
    "note": [
      "Reprinted in [HILL00]."
    ],
    "title": [
      "An Investigation into Alternative Cache Organizations",
      "Using Cache Memory to Reduce Processor-Memory Bandwidth"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HAND98 Handy",
        "given": "J."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Diego"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "The Cache Memory Book"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HIGB90 Higbie",
        "given": "L."
      },
      {
        "family": "JACO08 Jacob",
        "given": "B."
      },
      {
        "family": "Ng",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "D."
      }
    ],
    "container-title": [
      "Computer Architecture News"
    ],
    "date": [
      "1990-06",
      "2008"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Quick and Easy Cache Performance Analysis",
      "Memory Systems: Cache, DRAM, Disk"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SMIT82 Smith",
        "given": "A."
      },
      {
        "family": "WILK65 Wilkes",
        "given": "M."
      }
    ],
    "container-title": [
      "ACM Computing Surveys",
      "IEEE Transactions on Electronic Computers"
    ],
    "date": [
      "1982-09",
      "1965-04"
    ],
    "note": [
      "Reprinted in [HILL00]."
    ],
    "title": [
      "Cache Memories",
      "Slave Memories and Dynamic Storage Allocation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ADAM91 Adamek",
        "given": "J."
      }
    ],
    "date": [
      "1991"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Foundations of Coding"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "ASH90 Ash",
        "given": "R."
      }
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Dover"
    ],
    "title": [
      "Information Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BEZ03 Bez",
        "given": "R."
      },
      {
        "others": true
      },
      {
        "family": "BLAH83 Blahut",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2003-04",
      "1983"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Introduction to Flash Memory",
      "Theory and Practice of Error Control Codes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CUPP01 Cuppu",
        "given": "V."
      },
      {
        "others": true
      },
      {
        "family": "JACO08 Jacob",
        "given": "B."
      },
      {
        "family": "Ng",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2001-11",
      "2008"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "High Performance DRAMS in Workstation Environments",
      "Memory Systems: Cache, DRAM, Disk"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "KEET01 Keeth",
        "given": "B."
      },
      {
        "family": "Baker",
        "given": "R."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "DRAM Circuit Design: A Tutorial"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MCEL85 McEliece",
        "given": "R."
      }
    ],
    "container-title": [
      "Scientific American"
    ],
    "date": [
      "1985-01"
    ],
    "title": [
      "The Reliability of Computer Memories"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PRIN97 Prince",
        "given": "B."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Semiconductor Memories"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "PRIN02 Prince",
        "given": "B."
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Emerging Memories: Technologies and Trends"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SHAR97 Sharma",
        "given": "A."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Semiconductor Memories: Technology, Testing, and Reliability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SHAR03 Sharma",
        "given": "A."
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Advanced Semiconductor Memories: Architectures, Designs, and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "CHEN94 Chen",
        "given": "P."
      },
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Gibson",
        "given": "G."
      },
      {
        "family": "Katz",
        "given": "R."
      },
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "CHEN96 Chen",
        "given": "S."
      },
      {
        "family": "Towsley",
        "given": "D."
      },
      {
        "family": "FRIE96 Friedman",
        "given": "M."
      },
      {
        "family": "HAUE08 Haeusser",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "ACM Computing Surveys",
      "IEEE Transactions on Computers",
      "IEEE Spectrum"
    ],
    "date": [
      "1994-06",
      "1996-10",
      "1996-04",
      "2007-10",
      "2008"
    ],
    "genre": [
      "IBM Redbook SG24-5946-05,"
    ],
    "location": [
      "Boston"
    ],
    "note": [
      "ibm.com/redbooks JACO08 Jacob, B.; Ng, S.; and Wang, D. Memory Systems: Cache, DRAM, Disk."
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "RAID: High-Performance, Reliable Secondary Storage",
      "A Performance Evaluation of RAID Architectures",
      "RAID Keeps Going and Going and",
      "IBM System Storage Tape Library Guide for Open Systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MANS97 Mansuripur",
        "given": "M."
      },
      {
        "family": "Sincerbox",
        "given": "G."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1997-11",
      "2008"
    ],
    "editor": [
      {
        "family": "OKLO08 Oklobdzija",
        "given": "V."
      }
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Principles and Techniques of Optical Data Storage",
      "Digital Design and Fabrication"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "OSUN11 Osuna",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "date": [
      "2011-06"
    ],
    "genre": [
      "IBM Redbook SG24-5946-07,"
    ],
    "title": [
      "IBM System Storage Tape Library Guide for Open Systems"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "PAVA97 Pavan",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1997-08"
    ],
    "title": [
      "Flash Memory Cells–An Overview"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BREY09 Brey",
        "given": "B."
      },
      {
        "literal": "Pentium, Pentium Pro Processor, Pentium II, Pentium III"
      }
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "8066"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "pages": [
      "80486,"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "The Intel Microprocessors",
      "Pentium 4 and Core2 with 64-bit Extensions"
    ],
    "type": "book",
    "volume": [
      "8086"
    ]
  },
  {
    "author": [
      {
        "family": "FUTR01 Futral",
        "given": "W."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Hillsboro, OR"
    ],
    "publisher": [
      "Intel Press"
    ],
    "title": [
      "InfiniBand Architecture: Development and Deployment"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "KAGA01 Kagan",
        "given": "M."
      },
      {
        "family": "Mazidi",
        "given": "M."
      },
      {
        "family": "Mazidi",
        "given": "J."
      },
      {
        "family": "Causey",
        "given": "D."
      }
    ],
    "container-title": [
      "Communications System Design"
    ],
    "date": [
      "2001-09",
      "2010"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "note": [
      "www.csdmag.com) MAZI10"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "InfiniBand: Thinking Outside the Box Design",
      "The x86 PC: Assembly Language, Design and Interfacing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SHAN03 Shanley",
        "given": "T."
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "InfinBand Network Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "ERCE04 Ercegovac",
        "given": "M."
      },
      {
        "family": "Lang",
        "given": "T."
      }
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Digital Arithmetic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "EVEN00a Even",
        "given": "G."
      },
      {
        "family": "Paul",
        "given": "W."
      },
      {
        "family": "EVEN00b Even",
        "given": "G."
      },
      {
        "family": "Seidel",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2000-05",
      "2000-07",
      "2001"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "FLYN01 Flynn, M., and Oberman, S. Advanced Computer Arithmetic Design."
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "On the Design of IEEE Compliant Floating-Point Units",
      "A Comparison of Three Rounding Algorithms for IEEE Floating-Point Multiplication"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GOLD91 Goldberg",
        "given": "D."
      },
      {
        "family": "KNUT98 Knuth",
        "given": "D."
      }
    ],
    "container-title": [
      "Seminumerical Algorithms",
      "ACM Computing Surveys"
    ],
    "date": [
      "1991-03",
      "1998"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "What Every Computer Scientist Should Know About Floating-Point Arithmetic",
      "The Art of Computer Programming"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "KUCK77 Kuck",
        "given": "D."
      },
      {
        "family": "Parker",
        "given": "D."
      },
      {
        "family": "Sameh",
        "given": "A."
      }
    ],
    "container-title": [
      "Handbook of Floating-Point Arithmetic",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1977-07",
      "2010"
    ],
    "editor": [
      {
        "family": "MULL10 Muller",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Birkhauser"
    ],
    "title": [
      "An Analysis of Rounding Methods in Floating-Point Arithmetic"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "OBER97a Oberman",
        "given": "S."
      },
      {
        "family": "Flynn",
        "given": "M."
      },
      {
        "family": "OBER97b Oberman",
        "given": "S."
      },
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "container-title": [
      "B. Computer Arithmetic: Algorithms and Hardware Design",
      "IEEE Transactions on Computers",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1997-02",
      "1997-08",
      "2010"
    ],
    "location": [
      "Oxford"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Design Issues in Division and Other Floating-Point Operations",
      "Division Algorithms and Implementations",
      "PARH10 Parhami"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SCHW99 Schwarz",
        "given": "E."
      },
      {
        "family": "Krygowski",
        "given": "C."
      },
      {
        "family": "SODE96 Soderquist",
        "given": "P."
      },
      {
        "family": "Leeser",
        "given": "M."
      }
    ],
    "container-title": [
      "Computer Arithmetic",
      "IBM Journal of Research and Development",
      "ACM Computing Surveys"
    ],
    "date": [
      "September/November 1999",
      "1996-09",
      "1990"
    ],
    "editor": [
      {
        "family": "SWAR90 Swartzlander",
        "given": "E."
      }
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "The S/390 G5 Floating-Point Unit",
      "Area and Performance Tradeoffs in Floating-Point Divide and Square-Root Implementations"
    ],
    "type": "article-journal",
    "volume": [
      "Volumes I and II"
    ]
  },
  {
    "author": [
      {
        "family": "BROW96 Brown",
        "given": "S."
      },
      {
        "family": "Rose",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Architecture of FPGAs and CPLDs: A Tutorial"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "FARH04 Farhat",
        "given": "H."
      }
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Boca Rato, FL"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Digital Design and Computer Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "GREG98 Gregg",
        "given": "J."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Ones and Zeros: Understanding Boolean Algebra, Digital Circuits, and the Logic of Sets"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Leong",
        "given": "LEON08"
      },
      {
        "given": "p"
      }
    ],
    "container-title": [
      "Proceedings, 4th IEEE International symposium on Electronic Design, Test, and Applications"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Recent Trends in FPGA Architectures and Applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MANO08 Mano",
        "given": "M."
      },
      {
        "family": "Kime",
        "given": "C."
      }
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Logic and Computer Design Fundamentals"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "STON96 Stonham",
        "given": "T."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "Chapman & Hall"
    ],
    "title": [
      "Digital Logic Techniques"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BREY09 Brey",
        "given": "B."
      },
      {
        "literal": "Pentium, Pentium Pro Processor, Pentium II, Pentium III"
      }
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "8066"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "pages": [
      "80486,"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "The Intel Microprocessors",
      "Pentium 4 and Core2 with 64-bit Extensions"
    ],
    "type": "book",
    "volume": [
      "8086"
    ]
  },
  {
    "author": [
      {
        "family": "CRAG92 Cragon",
        "given": "H."
      }
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Branch Strategy Taxonomy and Performance Models"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DUBE91 Dubey",
        "given": "P."
      },
      {
        "family": "Flynn",
        "given": "M."
      },
      {
        "family": "EVER01 Evers",
        "given": "M."
      },
      {
        "family": "Yeh",
        "given": "T."
      },
      {
        "family": "FOG08b Fog",
        "given": "A."
      },
      {
        "family": "HENN91 Hennessy",
        "given": "J."
      },
      {
        "family": "Jouppi",
        "given": "N."
      },
      {
        "family": "KAEL91 Kaeli",
        "given": "D."
      },
      {
        "family": "Emma",
        "given": "P."
      },
      {
        "family": "LILJ88 Lilja",
        "given": "D."
      },
      {
        "given": "G."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Proceedings, 18th Annual International Symposium on Computer Architecture",
      "Proceedings of the IEEE",
      "IEEE Transactions on Computers",
      "Computer",
      "Computer"
    ],
    "date": [
      "1991-10",
      "2001-11",
      "2008",
      "1991-09",
      "1991-05",
      "1988-07",
      "2001-11",
      "2001-11"
    ],
    "note": [
      "MOSH01 Moshovos, A., and Sohi,",
      "PATT01 Patt, Y. “Requirements, Bottlenecks, and Good Fortune: Agents for Microprocessor Evolution.” Proceedings of the IEEE,"
    ],
    "publisher": [
      "Copenhagen University College of Engineering"
    ],
    "title": [
      "Branch Strategies: Modeling and Optimization",
      "Understanding Branches and Designing Branch Predictors for High-Performance Microprocessors",
      "The Microarchitecture of Intel and AMD CPUs",
      "Computer Technology and Architecture: An Evolving Interaction",
      "Branch History Table Prediction of Moving Target Branches Due to Subroutine Returns",
      "Reducing the Branch Penalty in Pipelined Processors",
      "Microarchitectural Innovations: Boosting Microprocessor Performance Beyond Semiconductor Technology Scaling"
    ],
    "type": "article-journal",
    "url": [
      "www.agner.org/optimize/"
    ]
  },
  {
    "author": [
      {
        "family": "RAMA77 Ramamoorthy",
        "given": "C."
      },
      {
        "family": "SOHI90 Sohi",
        "given": "G."
      }
    ],
    "container-title": [
      "Computing Surveys",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1977-03",
      "1990-03"
    ],
    "title": [
      "Pipeline Architecture",
      "Instruction Issue Logic for High-Performance Interruptable, Multiple Functional Unit, Pipelined Computers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BASH91 Bashteen",
        "given": "A."
      },
      {
        "family": "Lui",
        "given": "I."
      },
      {
        "family": "Mullan",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings, COMPCON Spring ’91"
    ],
    "date": [
      "1991-02",
      "1990"
    ],
    "editor": [
      {
        "family": "DEWA90 Dewar",
        "given": "R."
      },
      {
        "family": "Smosna",
        "given": "M."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "A Superpipeline Approach to the MIPS Architecture",
      "Microprocessors: A Programmer’s View"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HENN84 Hennessy",
        "given": "J."
      },
      {
        "family": "KANE92 Kane",
        "given": "G."
      },
      {
        "family": "Heinrich",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1984-12",
      "1992"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "VLSI Processor Architecture",
      "MIPS RISC Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MIRA92 Mirapuri",
        "given": "S."
      },
      {
        "family": "Woodacre",
        "given": "M."
      },
      {
        "family": "Vasseghi",
        "given": "N."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1992-04"
    ],
    "title": [
      "The MIPS R4000 Processor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PATT82a Patterson",
        "given": "D."
      },
      {
        "family": "Sequin",
        "given": "C."
      },
      {
        "family": "PATT85a Patterson",
        "given": "D."
      },
      {
        "family": "RADI83 Radin",
        "given": "G."
      },
      {
        "family": "Stallings",
        "given": "W."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Computer",
      "Communications of the ACM",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1982-09",
      "1985-01",
      "1983-05",
      "1988-01"
    ],
    "edition": [
      "STAL88"
    ],
    "title": [
      "A VLSI RISC",
      "Reduced Instruction Set Computers",
      "The 801 Minicomputer",
      "Reduced Instruction Set Computer Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Limited",
        "given": "ARM08a A.R.M."
      },
      {
        "family": "FOG08b Fog",
        "given": "A."
      },
      {
        "family": "HINT01 Hinton",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "INTE01a Intel Corp. Intel Pentium 4 Processor Optimization Reference Manual. Document 248966-04 2001",
      "htm INTE01b Intel Corp. Desktop Performance and Optimization for Intel Pentium 4 Processor. Document 248966-04 2001",
      "Pentium4/documentation.htm INTE04a Intel Corp",
      "Intel Technology Journal"
    ],
    "date": [
      "2008",
      "2008",
      "2001",
      "2008"
    ],
    "genre": [
      "ARM DDI 0344E,"
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "note": [
      "IA-32 Intel Architecture Software Developer’s Manual (4 volumes). Document 253665 through 253668. 2004.",
      "Pentium4/documentation.htm JOHN08 John, E., and Rubio, J. Unique Chips and Systems."
    ],
    "publisher": [
      "Copenhagen University College of Engineering",
      "CRC Press"
    ],
    "title": [
      "Cortex-A8 Technical Reference Manual",
      "The Microarchitecture of Intel and AMD CPUs",
      "The Microarchitecture of the Pentium 4 Processor"
    ],
    "type": "article-journal",
    "url": [
      "www.arm.com",
      "http://www.agner.org/optimize/",
      "http://developer.intel.com/technology/itj/",
      "http://developer.intel.com/design/Pentium4/documentation.",
      "http://developer.intel.com/design/",
      "http://developer.intel.com/design/"
    ]
  },
  {
    "author": [
      {
        "family": "JOUP89a Jouppi",
        "given": "N."
      },
      {
        "family": "Wall",
        "given": "D."
      },
      {
        "family": "KUGA91 Kuga",
        "given": "M."
      },
      {
        "family": "Murakami",
        "given": "K."
      },
      {
        "family": "Tomita",
        "given": "S."
      },
      {
        "family": "LEE91 Lee",
        "given": "R."
      },
      {
        "family": "Kwok",
        "given": "A."
      },
      {
        "family": "Briggs",
        "given": "F."
      }
    ],
    "container-title": [
      "Proceedings, Third International Conference on Architectural Support for Programming Languages and Operating Systems",
      "Proceedings, Fourth International Conference on Architectural Support for Programming Languages and Operating Systems",
      "“Microarchitectural Innovations: Boosting Microprocessor Performance Beyond Semiconductor Technology Scaling.” Proceedings of the IEEE",
      "Computer Architecture News"
    ],
    "date": [
      "1989-04",
      "1991-06",
      "1991-04",
      "2001-11",
      "1999"
    ],
    "editor": [
      {
        "family": "MOSH01 Moshovos",
        "given": "A."
      },
      {
        "family": "Sohi",
        "given": "G."
      }
    ],
    "location": [
      "Boston"
    ],
    "note": [
      "OMON99 Omondi, A. The Microarchitecture of Pipelined and Superscalar Computers."
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines",
      "DSNS (Dynamically-hazard resolved, Statically-code-scheduled, Nonuniform Superscalar): Yet Another Superscalar Processor Architecture",
      "The Floating Point Performance of a Superscalar SPARC Processor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PATT01 Patt",
        "given": "Y."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001-11"
    ],
    "title": [
      "Requirements, Bottlenecks, and Good Fortune: Agents for Microprocessor Evolution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "POPE91 Popescu",
        "given": "V."
      },
      {
        "others": true
      },
      {
        "family": "RICH07 Riches",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Modern Processor Design: Fundamentals of Superscalar Processors",
      "IEEE Micro",
      "IQ Online"
    ],
    "date": [
      "1991-06",
      "2007",
      "2005"
    ],
    "editor": [
      {
        "family": "SHEN05 Shen",
        "given": "J.",
        "particle": "www.arm.com/iqonline"
      },
      {
        "family": "Lipasti",
        "given": "M."
      }
    ],
    "issue": [
      "3"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "The Metaflow Architecture",
      "A Fully Automated High Performance Implementation of ARM Cortex-A8"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "SIMA97 Sima",
        "given": "D."
      },
      {
        "family": "SIMA04 Sima",
        "given": "D."
      },
      {
        "family": "SMIT95 Smith",
        "given": "J."
      },
      {
        "family": "Sohi",
        "given": "G."
      },
      {
        "family": "WALL91 Wall",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Proceedings of the IEEE",
      "Proceedings, Fourth International Conference on Architectural Support for Programming Languages and Operating Systems",
      "IEEE Micro"
    ],
    "date": [
      "September/October 1997",
      "2004-12",
      "1995-12",
      "1991-04"
    ],
    "title": [
      "Superscalar Instruction Issue",
      "Decisive Aspects in the Evolution of Microprocessors",
      "The Microarchitecture of Superscalar Processors",
      "Limits of Instruction-Level Parallelism"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BUYY99a Buyya",
        "given": "R."
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "High-Performance Cluster Computing: Architectures and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BUYY99b Buyya",
        "given": "R."
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "High-Performance Cluster Computing: Programming and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DESA05 Desai",
        "given": "D."
      },
      {
        "others": true
      },
      {
        "family": "LILJ93 Lilja",
        "given": "D."
      },
      {
        "family": "MILE00 Milenkovic",
        "given": "A."
      }
    ],
    "container-title": [
      "The Cache Coherence Problem in Shared-Memory Multiprocessors: Hardware Solutions",
      "IBM Journal of Research and Development",
      "ACM Computing Surveys",
      "IEEE Concurrency"
    ],
    "date": [
      "2005-11",
      "1993-09",
      "2000-07",
      "1993"
    ],
    "editor": [
      {
        "family": "TOMA93 Tomasevic",
        "given": "M."
      },
      {
        "family": "Milutinovic",
        "given": "V."
      }
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "BladeCenter System Overview",
      "Cache Coherence in Large-Scale Shared-Memory Multiprocessors: Issues and Comparisons",
      "Achieving High Performance in Bus-Based Shared-Memory Multiprocessors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "UNGE02 Ungerer",
        "given": "T."
      },
      {
        "family": "Rubic",
        "given": "B."
      },
      {
        "family": "Silc",
        "given": "J."
      }
    ],
    "container-title": [
      "The Computer Journal"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Multithreaded Processors"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "UNGE03 Ungerer",
        "given": "T."
      },
      {
        "family": "Rubic",
        "given": "B."
      },
      {
        "family": "Silc",
        "given": "J."
      }
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "2003-03"
    ],
    "title": [
      "A Survey of Processors with Explicit Multithreading"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WEYG01 Weygant",
        "given": "P."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Clusters for High Availability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Limited",
        "given": "ARM08b A.R.M."
      },
      {
        "family": "BAER10 Baer",
        "given": "J.Microprocessor Architecture"
      }
    ],
    "date": [
      "2008",
      "2010"
    ],
    "genre": [
      "ARM DDI 0360E,"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "ARM11 MPCore Processor Technical Reference Manual",
      "From Simple Pipelines to Chip Multiprocessors"
    ],
    "type": null,
    "url": [
      "www.arm.com"
    ]
  },
  {
    "author": [
      {
        "family": "FOG08b Fog",
        "given": "A."
      },
      {
        "family": "GOCH06 Gochman",
        "given": "S."
      },
      {
        "others": true
      },
      {
        "family": "GOOD05 Goodacre",
        "given": "J."
      },
      {
        "family": "Sloss",
        "given": "A."
      }
    ],
    "container-title": [
      "“ARM MPCore: The Streamlined and Scalable ARM11 processor core.” Proceedings, 2007 Conference on Asia South Pacific Design Automation",
      "Intel Technology Journal",
      "Computer"
    ],
    "date": [
      "2008",
      "2006-05",
      "2005-07",
      "2007"
    ],
    "editor": [
      {
        "family": "HIRA07 Hirata",
        "given": "K."
      },
      {
        "family": "Goodacre",
        "given": "J."
      }
    ],
    "publisher": [
      "Copenhagen University College of Engineering"
    ],
    "title": [
      "The Microarchitecture of Intel and AMD CPUs",
      "Introduction to Intel Core Duo Processor Architecture",
      "Parallelism and the ARM Instruction Set Architecture"
    ],
    "type": "article-journal",
    "url": [
      "http://www.agner.org/optimize/"
    ]
  },
  {
    "author": [
      {
        "family": "MEND06 Mendelson",
        "given": "A."
      },
      {
        "others": true
      },
      {
        "family": "OLUK07 Olukotun",
        "given": "K."
      },
      {
        "family": "Hammond",
        "given": "L."
      },
      {
        "family": "Laudon",
        "given": "J."
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2006-05",
      "2007"
    ],
    "location": [
      "San Rafael, CA"
    ],
    "publisher": [
      "Morgan & Claypool"
    ],
    "title": [
      "CMP Implementation in Systems Based on the Intel Core Duo Processor",
      "Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency"
    ],
    "type": "article-journal"
  },
  {
    "title": [
      "PROJECTS FOR TEACHING COMPUTER ORGANIZATION AND ARCHITECTURE A.1 Interactive Simulations A.2 Research Projects A.3 Simulation Projects SimpleScalar SMPCache A.4 Assembly Language Projects A.5 Reading/Report Assignments A.6 Writing Assignments A.7 Test Bank"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "BART03 Bartlett",
        "given": "J."
      }
    ],
    "date": [
      "2003"
    ],
    "note": [
      "Available at this book’s Premium Content site."
    ],
    "title": [
      "Programming from the Ground Up"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "BECK97 Beck",
        "given": "L."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "System Software"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "CART06 Carter",
        "given": "P."
      },
      {
        "family": "Clarke",
        "given": "D."
      },
      {
        "family": "Merusi",
        "given": "D."
      }
    ],
    "container-title": [
      "CLAR98"
    ],
    "date": [
      "2006-07-23",
      "1998"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "PC Assembly Language",
      "Available at this book’s Web site",
      "System Software Programming: The Way Things Work"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "FOG08a Fog",
        "given": "A."
      },
      {
        "family": "KNAG04 Knaggs",
        "given": "P."
      },
      {
        "family": "Welsh",
        "given": "S.A.R.M."
      },
      {
        "family": "Programming",
        "given": "Assembly Language"
      }
    ],
    "container-title": [
      "Engineering & Computing. August"
    ],
    "date": [
      "2008",
      "2004"
    ],
    "note": [
      "Available at this book’s Premium Content site."
    ],
    "publisher": [
      "Copenhagen University College of Engineering"
    ],
    "title": [
      "Optimizing Subroutines in Assembly Language: An Optimization Guide for x86 Platforms",
      "Bournemouth University School of Design"
    ],
    "type": "article-journal",
    "url": [
      "http://"
    ],
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "LEVI00 Levine",
        "given": "J."
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Linkers and Loaders"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SALO93 Salomon",
        "given": "D.Assemblers"
      },
      {
        "family": "Ltd",
        "given": "Loaders Ellis Horwood"
      }
    ],
    "date": [
      "1993"
    ],
    "note": [
      "Available at this book’s Premium Content site."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Acosta",
        "given": "R."
      },
      {
        "family": "Kjelstrup",
        "given": "J."
      },
      {
        "family": "Torng",
        "given": "H."
      }
    ],
    "container-title": [
      "ACM Association for Computing Machinery IBM International Business Machines Corporation IEEE Institute of Electrical and Electronics Engineers ACOS86",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1986-09"
    ],
    "title": [
      "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ADAM91 Adamek",
        "given": "J."
      }
    ],
    "date": [
      "1991"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Foundations of Coding"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "AGAR89 Agarwal",
        "given": "A."
      }
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Analysis of Cache Performance for Operating Systems and Multiprogramming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "AGER87 Agerwala",
        "given": "T."
      },
      {
        "family": "Cocke",
        "given": "J."
      },
      {
        "family": "AMDA67 Amdahl",
        "given": "G."
      }
    ],
    "container-title": [
      "Proceedings, of the AFIPS Conference"
    ],
    "date": [
      "1987-01",
      "1967"
    ],
    "genre": [
      "Technical Report RC12434 (#55845)."
    ],
    "location": [
      "Yorktown, NY"
    ],
    "publisher": [
      "IBM Thomas J. Watson Research Center"
    ],
    "title": [
      "High Performance Reduced Instruction Set Processors",
      "Validity of the Single-Processor Approach to Achieving Large-Scale Computing Capability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ANDE67a Anderson",
        "given": "D."
      },
      {
        "family": "Sparacio",
        "given": "F."
      },
      {
        "family": "Tomasulo",
        "given": "F."
      },
      {
        "family": "ANDE67b Anderson",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1967-01",
      "1967-01"
    ],
    "note": [
      "Reprinted in [SWAR90,"
    ],
    "title": [
      "The IBM System/360 Model 91: Machine Philosophy and Instruction Handling",
      "The IBM System/360 Model 91: Floating-Point Execution Unit"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "ANTH08 Anthes",
        "given": "G."
      }
    ],
    "date": [
      "2008-06-16"
    ],
    "location": [
      "ComputerWorld"
    ],
    "title": [
      "What’s Next for the x86?"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Limited",
        "given": "ARM08a A.R.M."
      }
    ],
    "container-title": [
      "ARM DDI 0344E, 2008, www. arm.com ARM08b ARM Limited. ARM11 MPCore Processor Technical Reference Manual. ARM DDI 0360E, 2008, www.arm.com ASH90 Ash, R. Information Theory"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Dover"
    ],
    "title": [
      "Cortex-A8 Technical Reference Manual"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "ATKI96 Atkins",
        "given": "M."
      },
      {
        "family": "AZIM92 Azimi",
        "given": "M."
      },
      {
        "family": "Prasad",
        "given": "B."
      },
      {
        "family": "Bhat",
        "given": "K."
      },
      {
        "family": "BACO94 Bacon",
        "given": "F."
      },
      {
        "family": "Graham",
        "given": "S."
      },
      {
        "family": "Sharp",
        "given": "O."
      }
    ],
    "container-title": [
      "Proceedings COMPCON ’92",
      "IEEE Computer",
      "ACM Computing Surveys"
    ],
    "date": [
      "1996-08",
      "1992-02",
      "1994-12",
      "2010"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "BAER10 Baer, J. Microprocessor Architecture: From Simple Pipelines to Chip Multiprocessors."
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "PC Software Performance Tuning",
      "Two Level Cache Architectures",
      "Compiler Transformations for High-Performance Computing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BAIL93 Bailey",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings, Supercomputing ’93"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "RISC Microprocessors and Scientific Computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BASH81 Bashe",
        "given": "C."
      },
      {
        "family": "Bucholtz",
        "given": "W."
      },
      {
        "family": "Hawkins",
        "given": "G."
      },
      {
        "family": "Ingram",
        "given": "J."
      },
      {
        "family": "Rochester",
        "given": "N."
      },
      {
        "family": "BASH91 Bashteen",
        "given": "A."
      },
      {
        "family": "Lui",
        "given": "I."
      },
      {
        "family": "Mullan",
        "given": "J."
      },
      {
        "family": "Cady",
        "given": "R."
      },
      {
        "family": "McFarland",
        "given": "H."
      },
      {
        "family": "Delagi",
        "given": "B."
      },
      {
        "family": "O’Loughlin",
        "given": "J."
      },
      {
        "family": "Noonan",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings, COMPCON Spring ’91",
      "Proceedings, Spring Joint Computer Conference",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1981-09",
      "1991-02",
      "1970"
    ],
    "location": [
      "Bell, C"
    ],
    "title": [
      "The Architecture of IBM’s Early Computers",
      "A Superpipeline Approach to the MIPS Architecture",
      "BELL70",
      "A New Architecture for Minicomputers—The DEC PDP-11"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BELL71 Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      }
    ],
    "date": [
      "1971"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Structures: Readings and Examples"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BELL74 Bell",
        "given": "J."
      },
      {
        "family": "Casasent",
        "given": "D."
      },
      {
        "family": "Bell",
        "given": "C."
      },
      {
        "family": "BELL78a Bell",
        "given": "C."
      },
      {
        "family": "Mudge",
        "given": "J."
      },
      {
        "family": "McNamara",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1974-04",
      "1978"
    ],
    "location": [
      "Bedford, MA"
    ],
    "publisher": [
      "Digital Press"
    ],
    "title": [
      "An Investigation into Alternative Cache Organizations",
      "Computer Engineering: A DEC View of Hardware Systems Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BELL78b Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      },
      {
        "family": "Siewiorek",
        "given": "D."
      },
      {
        "family": "BELL78c Bell",
        "given": "C."
      },
      {
        "family": "Kotok",
        "given": "A."
      },
      {
        "family": "Hastings",
        "given": "T."
      },
      {
        "family": "Hill",
        "given": "R."
      },
      {
        "family": "BENH92 Benham",
        "given": "J."
      },
      {
        "family": "BETK97 Betker",
        "given": "M."
      },
      {
        "family": "Fernando",
        "given": "J."
      },
      {
        "family": "Whalen",
        "given": "S."
      }
    ],
    "container-title": [
      "[BELL78a",
      "Communications of the ACM",
      "SIGCSE Bulletin",
      "Bell Labs Technical Journal"
    ],
    "date": [
      "1978-01",
      "1992-12",
      "1997"
    ],
    "title": [
      "Structural Levels of the PDP-8",
      "The Evolution of the DEC System-10",
      "A Geometric Approach to Presenting Computer Representations of Integers",
      "The History of the Microprocessor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BEZ03 Bez",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Computer Architecture: Concepts and Evolution"
    ],
    "date": [
      "2003-04",
      "1997"
    ],
    "editor": [
      {
        "family": "BLAA97 Blaauw",
        "given": "G."
      },
      {
        "family": "Brooks",
        "given": "F."
      }
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Introduction to Flash Memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BLAH83 Blahut",
        "given": "R."
      }
    ],
    "date": [
      "1983"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Theory and Practice of Error Control Codes"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BOHR98 Bohr",
        "given": "M."
      },
      {
        "family": "BORK03 Borkar",
        "given": "S."
      }
    ],
    "container-title": [
      "Proceedings, ACM/ IEEE Design Automation Conference",
      "Communications of the ACM",
      "ACM Queue"
    ],
    "date": [
      "1998-03",
      "2003-10",
      "2007"
    ],
    "title": [
      "Silicon Trends and Limits for Advanced Microprocessors",
      "Getting Gigascale Chips: Challenges and Opportunities in Continuing Moore’s Law",
      "BORK07 Borkar, S. “Thousand Core Chips—A Technology Perspective"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BRAD91a Bradlee",
        "given": "D."
      },
      {
        "family": "Eggers",
        "given": "S."
      },
      {
        "family": "Henry",
        "given": "R."
      },
      {
        "family": "BRAD91b Bradlee",
        "given": "D."
      },
      {
        "family": "Eggers",
        "given": "S."
      },
      {
        "family": "Henry",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings, 18th Annual International Symposium on Computer Architecture",
      "Proceedings, Fourth International Conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1991-05",
      "1991-04"
    ],
    "title": [
      "The Effect on RISC Performance of Register Set Size and Structure Versus Code Generation Strategy",
      "Integrating Register Allocation and Instruction Scheduling for RISCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BREW97 Brewer",
        "given": "E."
      },
      {
        "literal": "Pentium, Pentium Pro Processor, Pentium II, Pentium III"
      }
    ],
    "container-title": [
      "Data Communications",
      "The Intel Microprocessors"
    ],
    "date": [
      "1997-07",
      "2009"
    ],
    "issue": [
      "8066"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Clustering: Multiply and Conquer",
      "BREY09 Brey, B",
      "Pentium 4 and Core2 with 64-bit Extensions"
    ],
    "type": "article-journal",
    "volume": [
      "8086"
    ]
  },
  {
    "author": [
      {
        "family": "BROW96 Brown",
        "given": "S."
      },
      {
        "family": "Rose",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Architecture of FPGAs and CPLDs: A Tutorial"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "BURK46 Burks",
        "given": "A."
      },
      {
        "family": "Goldstine",
        "given": "H."
      },
      {
        "family": "Neumann",
        "given": "J.",
        "particle": "von"
      },
      {
        "family": "U.S. Army Ordnance Department",
        "particle": "for"
      }
    ],
    "container-title": [
      "BELL71]. BUYY99a Buyya, R. High Performance Cluster Computing: Architectures and Systems"
    ],
    "date": [
      "1946",
      "1999"
    ],
    "edition": [
      "reprinted in"
    ],
    "genre": [
      "Report prepared"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Preliminary Discussion of the Logical Design of an Electronic Computer Instrument"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "BUYY99b Buyya",
        "given": "R."
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "High Performance Cluster Computing: Programming and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "CANT01 Cantin",
        "given": "J."
      },
      {
        "family": "Hill",
        "given": "H."
      }
    ],
    "container-title": [
      "Computer Architecture News"
    ],
    "date": [
      "2001-09"
    ],
    "title": [
      "Cache Performance for Selected SPEC CPU2000 Benchmarks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CART06 Carter",
        "given": "P.P.C.Assembly Language"
      },
      {
        "family": "Cekleov",
        "given": "M."
      },
      {
        "family": "Dubois",
        "given": "M."
      },
      {
        "family": "CHAI82 Chaitin",
        "given": "G."
      },
      {
        "family": "CHEN94 Chen",
        "given": "P."
      },
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Gibson",
        "given": "G."
      },
      {
        "family": "Katz",
        "given": "R."
      },
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "CHEN96 Chen",
        "given": "S."
      },
      {
        "family": "Towsley",
        "given": "D."
      },
      {
        "family": "CHOW86 Chow",
        "given": "F."
      },
      {
        "family": "Himmelstein",
        "given": "M."
      },
      {
        "family": "Killian",
        "given": "E."
      },
      {
        "family": "Weber",
        "given": "L."
      },
      {
        "family": "CHOW87 Chow",
        "given": "F."
      },
      {
        "family": "Correll",
        "given": "S."
      },
      {
        "family": "Himmelstein",
        "given": "M."
      },
      {
        "family": "Killian",
        "given": "E."
      },
      {
        "family": "Weber",
        "given": "L."
      },
      {
        "given": "A."
      }
    ],
    "container-title": [
      "Proceedings, SIG-PLAN Symposium on Compiler Construction",
      "Proceedings, COMPCON Spring ’86",
      "Proceedings, Second International Conference on Architectural Support for Programming Languages and Operating Systems",
      "CEKL97",
      "IEEE Micro",
      "ACM Computing Surveys",
      "IEEE Transactions on Computers",
      "ACM Transactions on Programming Languages",
      "IEEE Micro"
    ],
    "date": [
      "2006-07-23",
      "September/October 1997",
      "1982-06",
      "1994-06",
      "1996-10",
      "1986-03",
      "1987-10",
      "1990-10",
      "May/June 2000"
    ],
    "editor": [
      {
        "family": "CHOW90 Chow",
        "given": "F."
      },
      {
        "family": "Hennessy",
        "given": "J."
      }
    ],
    "note": [
      "CLAR85 Clark, D., and Emer, J. “Performance of the VAX-11/780 Translation Buffer: Simulation and Measurement.” ACM Transactions on Computer Systems, February 1985. CLEM00 Clemenwts,"
    ],
    "title": [
      "Available at this book’s Web site",
      "Virtual-Address Caches, Part 1: Problems and Solutions in Uniprocessors",
      "Register Allocation and Spilling via Graph Coloring",
      "RAID: High-Performance, Reliable Secondary Storage",
      "A Performance Evaluation of RAID Architectures",
      "Engineering a RISC Compiler System",
      "How Many Addressing Modes Are Enough?",
      "The Priority-Based Coloring Approach to Register Allocation",
      "The Undergraduate Curriculum in Computer Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "COHE81 Cohen",
        "given": "D."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1981-10"
    ],
    "title": [
      "On Holy Wars and a Plea for Peace"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "COLW85a Colwell",
        "given": "R."
      },
      {
        "family": "Hitchcock",
        "given": "C."
      },
      {
        "family": "Jensen",
        "given": "E."
      },
      {
        "family": "Brinkley-Sprunt",
        "given": "H."
      },
      {
        "family": "Kollar",
        "given": "C."
      },
      {
        "family": "COLW85b Colwell",
        "given": "R."
      },
      {
        "family": "Hitchcock",
        "given": "C."
      },
      {
        "family": "Jensen",
        "given": "E."
      },
      {
        "family": "Sprunt",
        "given": "H."
      },
      {
        "family": "COOK82 Cook",
        "given": "R."
      },
      {
        "family": "Dande",
        "given": "N."
      }
    ],
    "container-title": [
      "Proceedings, Symposium on Architecture Support for Programming Languages and Operating Systems",
      "Computer",
      "Computer"
    ],
    "date": [
      "1985-09",
      "1985-12",
      "1982-03"
    ],
    "title": [
      "Computers, Complexity, and Controversy",
      "More Controversy About ‘Computers, Complexity, and Controversy.’",
      "An Experiment to Improve Operand Addressing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "J",
        "given": "COON81 Coonen"
      },
      {
        "family": "COUT86 Coutant",
        "given": "D."
      },
      {
        "family": "Hammond",
        "given": "C."
      },
      {
        "family": "Kelley",
        "given": "J."
      },
      {
        "family": "CRAG79 Cragon",
        "given": "H."
      }
    ],
    "container-title": [
      "Proceedings, COMPCON Spring ’86",
      "CRAG92 Cragon, H. Branch Strategy Taxonomy and Performance Models",
      "IEEE Computer",
      "Computer Architecture News"
    ],
    "date": [
      "1981-03",
      "1986-03",
      "1979-02",
      "1992"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Underflow and Denormalized Numbers",
      "Compilers for the New Generation of Hewlett-Packard Computers",
      "An Evaluation of Code Space Requirements and Performance of Various Architectures"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CRAW90 Crawford",
        "given": "J."
      },
      {
        "family": "CRIS97 Crisp",
        "given": "R."
      },
      {
        "family": "CUPP01 Cuppu",
        "given": "V."
      },
      {
        "others": true
      },
      {
        "family": "CURR11 Curran",
        "given": "B."
      },
      {
        "others": true
      },
      {
        "family": "DATT93 Dattatreya",
        "given": "G."
      },
      {
        "family": "DAVI87 Davidson",
        "given": "J."
      },
      {
        "family": "Vaughan",
        "given": "R."
      },
      {
        "given": "P."
      },
      {
        "given": "H."
      }
    ],
    "container-title": [
      "Proceedings, Second International Conference on Architectural Support for Programming Languages and Operating Systems",
      "Proceedings, Fourteenth Annual International Symposium on Computer Architecture",
      "IEEE Micro",
      "IEEE Micro",
      "IEEE Transactions on Computers",
      "IEEE Micro",
      "IEEE Transactions on Education",
      "Communications of the ACM"
    ],
    "date": [
      "1990-02",
      "November/December 1997",
      "2001-11",
      "March/April 2011",
      "1993-02",
      "1987-10",
      "1968-05",
      "1987"
    ],
    "note": [
      "DENN68 Denning,",
      "DERO87 DeRosa, J., and Levy,"
    ],
    "title": [
      "The i486 CPU: Executing Instructions in One Clock Cycle",
      "Direct RAMBUS Technology: The New Main Memory Standard",
      "High Performance DRAMS in Workstation Environments",
      "The zEnterprise 196 System and Microprocessor",
      "A Systematic Approach to Teaching Binary Arithmetic in a First Course",
      "The Effect of Instruction Set Complexity on Program Size and Memory Performance",
      "The Working Set Model for Program Behavior",
      "An Evaluation of Branch Architectures"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DESA05 Desai",
        "given": "D."
      },
      {
        "others": true
      },
      {
        "family": "DEWA90 Dewar",
        "given": "R."
      },
      {
        "family": "Smosna",
        "given": "M."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2005-11",
      "1990"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "BladeCenter System Overview",
      "Microprocessors: A Programmer’s View"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DOWD98 Dowd",
        "given": "K."
      },
      {
        "family": "Severance",
        "given": "C."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Sebastopol, CA"
    ],
    "publisher": [
      "O’Reilly"
    ],
    "title": [
      "High Performance Computing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DUBE91 Dubey",
        "given": "P."
      },
      {
        "family": "Flynn",
        "given": "M."
      },
      {
        "family": "ECKE90 Eckert",
        "given": "R."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers",
      "ACM SIGCSE Bulletin"
    ],
    "date": [
      "1991-10",
      "1990-09"
    ],
    "title": [
      "Branch Strategies: Modeling and Optimization",
      "Communication Between Computers and Peripheral Devices—An Analogy"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "EISC07 Eischen",
        "given": "C."
      }
    ],
    "container-title": [
      "Network World"
    ],
    "date": [
      "2007-04-09"
    ],
    "title": [
      "RAID 6 Covers More Bases"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ELAY85 El-Ayat",
        "given": "K."
      },
      {
        "family": "Agarwal",
        "given": "R."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1985-12"
    ],
    "title": [
      "The Intel 80386—Architecture and Implementation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ERCE04 Ercegovac",
        "given": "M."
      },
      {
        "family": "Lang",
        "given": "T."
      }
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Digital Arithmetic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "EVEN00a Even",
        "given": "G."
      },
      {
        "family": "Paul",
        "given": "W."
      },
      {
        "family": "EVEN00b Even",
        "given": "G."
      },
      {
        "family": "Seidel",
        "given": "P."
      },
      {
        "family": "EVER98 Evers",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings, 25th Annual International Symposium on Microarchitecture",
      "Proceedings of the IEEE",
      "IEEE Transactions on Computers",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2000-05",
      "2000-07",
      "1998-07",
      "2001-11",
      "2004"
    ],
    "editor": [
      {
        "family": "EVER01 Evers",
        "given": "M."
      },
      {
        "family": "Yeh",
        "given": "T."
      }
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "note": [
      "FARH04 Farhat, H. Digital Design and Computer Organization."
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "On the Design of IEEE Compliant Floating-Point Units",
      "A Comparison of Three Rounding Algorithms for IEEE Floating-Point Multiplication",
      "An Analysis of Correlation and Predictability: What Makes Two-Level Branch Predictors Work",
      "Understanding Branches and Designing Branch Predictors for High-Performance Microprocessors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "FARM92 Farmwald",
        "given": "M."
      },
      {
        "family": "Mooring",
        "given": "D."
      },
      {
        "family": "FATA08 Fatahalian",
        "given": "K."
      },
      {
        "family": "Houston",
        "given": "M."
      },
      {
        "family": "FLEM86 Fleming",
        "given": "P."
      },
      {
        "family": "Wallace",
        "given": "J."
      },
      {
        "family": "FLYN72 Flynn",
        "given": "M."
      },
      {
        "family": "FLYN85 Flynn",
        "given": "M."
      },
      {
        "family": "Johnson",
        "given": "J."
      },
      {
        "family": "Wakefield",
        "given": "S."
      }
    ],
    "container-title": [
      "Communications of the ACM",
      "“And Now a Case for More Complex Instruction Sets.” Computer",
      "IEEE Spectrum",
      "Communications of the ACM",
      "IEEE Transactions on Computers",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1992-10",
      "2008-10",
      "1986-03",
      "1972-09",
      "1985-03",
      "1987-09",
      "2001"
    ],
    "editor": [
      {
        "family": "FLYN87 Flynn",
        "given": "M."
      },
      {
        "family": "Mitchell",
        "given": "C."
      },
      {
        "family": "Mulder",
        "given": "J."
      }
    ],
    "location": [
      "New York"
    ],
    "note": [
      "FLYN01 Flynn, M., and Oberman, S. Advanced Computer Arithmetic Design."
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "A Fast Path to One Memory",
      "A Closer Look at GPUs",
      "How Not to Lie with Statistics: The Correct Way to Summarize Benchmark Results",
      "Some Computer Organizations and Their Effectiveness",
      "On Instruction Sets and Their Formats"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "FOG08a Fog",
        "given": "A."
      },
      {
        "family": "FRAI83 Frailey",
        "given": "D."
      }
    ],
    "container-title": [
      ".org/optimize/ FOG08b Fog, A. The Microarchitecture of Intel and AMD CPUs",
      "Computer Architecture News"
    ],
    "date": [
      "2008",
      "2008",
      "1983-06"
    ],
    "publisher": [
      "Copenhagen University College of Engineering",
      "Copenhagen University College of Engineering"
    ],
    "title": [
      "Optimizing Subroutines in Assembly Language: An Optimization Guide for x86 Platforms",
      "Word Length of a Computer Architecture: Definitions and Applications"
    ],
    "type": "article-journal",
    "url": [
      "http://www.agner",
      "http://www.agner.org/optimize/"
    ]
  },
  {
    "author": [
      {
        "family": "FRIE96 Friedman",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1996-04"
    ],
    "title": [
      "RAID Keeps Going and Going and"
    ],
    "type": "article-journal"
  },
  {
    "container-title": [
      "www.nap.edu FURB00 Furber, S. ARM System-on-Chip Architecture"
    ],
    "date": [
      "2011",
      "2000"
    ],
    "editor": [
      {
        "family": "FULL11 Fuller",
        "given": "S."
      },
      {
        "family": "Millet",
        "given": "L."
      }
    ],
    "location": [
      "Washington, DC",
      "Reading, MA"
    ],
    "publisher": [
      "National Academies Press",
      "Addison-Wesley"
    ],
    "title": [
      "The Future of Computing Performance: Game Over or Next Level?"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "FUTR01 Futral",
        "given": "W."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Hillsboro, OR"
    ],
    "publisher": [
      "Intel Press"
    ],
    "title": [
      "InfiniBand Architecture: Development and Deployment"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "GENU04 Genu",
        "given": "P.A.Cache Primer Application Note AN2663"
      },
      {
        "family": "Ghai",
        "given": "S."
      },
      {
        "family": "Joyner",
        "given": "J."
      },
      {
        "family": "John",
        "given": "L."
      }
    ],
    "container-title": [
      "GHAI98"
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "Technical Report TR-980501-01,"
    ],
    "publisher": [
      "Laboratory for Computer Architecture, University of Texas at Austin"
    ],
    "title": [
      "Freescale Semiconductor, Inc., 2004 (available in Premium Content Document section",
      "Investigating the Effectiveness of a Third Level Cache"
    ],
    "type": "article-journal",
    "url": [
      "http://lca.ece.utexas.edu/pubs-by-type.html"
    ]
  },
  {
    "author": [
      {
        "family": "GIBB04 Gibbs",
        "given": "W."
      },
      {
        "family": "GIFF87 Gifford",
        "given": "D."
      },
      {
        "family": "Spector",
        "given": "A."
      }
    ],
    "container-title": [
      "Scientific American",
      "Communications of the ACM"
    ],
    "date": [
      "2004-11",
      "1987-04"
    ],
    "title": [
      "A Split at the Core",
      "Case Study: IBM’s System/360-370 Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GOCH06 Gochman",
        "given": "S."
      },
      {
        "others": true
      },
      {
        "family": "GOLD54 Goldstine",
        "given": "H."
      },
      {
        "family": "Pomerene",
        "given": "J."
      },
      {
        "family": "Smith",
        "given": "C."
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2006-05",
      "1954"
    ],
    "location": [
      "Princeton"
    ],
    "publisher": [
      "The Institute for Advanced Study Electronic Computer Project"
    ],
    "title": [
      "Introduction to Intel Core Duo Processor Architecture",
      "Final Progress Report on the Physical Realization of an Electronic Computing Instrument"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GOLD91 Goldberg",
        "given": "D."
      },
      {
        "family": "GOOD83 Goodman",
        "given": "J."
      },
      {
        "family": "GOOD05 Goodacre",
        "given": "J."
      },
      {
        "family": "Sloss",
        "given": "A."
      }
    ],
    "container-title": [
      "Proceedings, 10th Annual International Symposium on Computer Architecture",
      "Ones and Zeros: Understanding Boolean Algebra, Digital Circuits, and the Logic of Sets",
      "ACM Computing Surveys",
      "Computer"
    ],
    "date": [
      "1991-03",
      "1983",
      "2005-07",
      "1998"
    ],
    "editor": [
      {
        "family": "GREG98 Gregg",
        "given": "J."
      }
    ],
    "location": [
      "New York"
    ],
    "note": [
      "Reprinted in [HILL00]."
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "What Every Computer Scientist Should Know About Floating-Point Arithmetic",
      "Using Cache Memory to Reduce Processor-Memory Bandwidth",
      "Parallelism and the ARM Instruction Set Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GRIM05 Grimheden",
        "given": "M."
      },
      {
        "family": "Torngren",
        "given": "M."
      }
    ],
    "container-title": [
      "ACM Transactions on Embedded Computing Systems"
    ],
    "date": [
      "2005-08"
    ],
    "title": [
      "What Is Embedded Systems and How Should It Be Taught?—Results from a Didactic Analysis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GSOE08 Gsoedl",
        "given": "J."
      },
      {
        "family": "GUST88 Gustafson",
        "given": "J."
      },
      {
        "family": "L.",
        "given": "Nayfay"
      },
      {
        "family": "B."
      },
      {
        "family": "Olukotun",
        "given": "K."
      }
    ],
    "container-title": [
      "Storage",
      "Communications of the ACM",
      "Computer"
    ],
    "date": [
      "2008-07",
      "1988-05",
      "1997-09"
    ],
    "note": [
      "HAMM97 Hammond,"
    ],
    "title": [
      "Solid State: New Frontier in Storage",
      "Reevaluating Amdahl’s Law",
      "A Single-Chip Multiprocessor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HAND98 Handy",
        "given": "J."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Diego"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "The Cache Memory Book"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HARR06 Harris",
        "given": "W."
      }
    ],
    "date": [
      "2006-11-02"
    ],
    "genre": [
      "bit-tech.net technical paper,"
    ],
    "pages": [
      "– 2006 11 02 1"
    ],
    "title": [
      "Multi-Core in the Source Engine"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "HAYE98 Hayes",
        "given": "J."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Architecture and Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HEAT84 Heath",
        "given": "J."
      },
      {
        "family": "HENN82 Hennessy",
        "given": "J."
      },
      {
        "others": true
      },
      {
        "family": "HENN84 Hennessy",
        "given": "J."
      },
      {
        "family": "HENN91 Hennessy",
        "given": "J."
      },
      {
        "family": "Jouppi",
        "given": "N."
      },
      {
        "family": "HENN06 Henning",
        "given": "J."
      },
      {
        "family": "HENN07 Henning",
        "given": "J."
      },
      {
        "family": "HIDA90 Hidaka",
        "given": "H."
      },
      {
        "family": "Matsuda",
        "given": "Y."
      },
      {
        "family": "Asakura",
        "given": "M."
      },
      {
        "family": "Kazuyasu",
        "given": "F."
      },
      {
        "given": "L."
      },
      {
        "given": "M."
      }
    ],
    "container-title": [
      "Proceedings, Symposium on Architectural Support for Programming Languages and Operating Systems",
      "Computer Architecture News",
      "IEEE Transactions on Computers",
      "Computer",
      "Computer Architecture News",
      "Computer Architecture News",
      "IEEE Micro",
      "Computer Architecture News",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1984-03",
      "1982-03",
      "1984-12",
      "1991-09",
      "2006-09",
      "2007-03",
      "1990-04",
      "1990-06",
      "1989-12",
      "2000"
    ],
    "location": [
      "San Francisco"
    ],
    "note": [
      "HIGB90 Higbie,",
      "HILL89 Hill,",
      "HILL00 Hill, M.; Jouppi, N.; and Sohi, G. Readings in Computer Architecture."
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Re-Evaluation of RISC 1",
      "Hardware/Software Tradeoffs for Increased Performance",
      "VLSI Processor Architecture",
      "Computer Technology and Architecture: An Evolving Interaction",
      "SPEC CPU2006 Benchmark Descriptions",
      "SPEC CPU Suite Growth: An Historical Perspective",
      "The Cache DRAM Architecture: A DRAM with an on-Chip Cache Memory",
      "Quick and Easy Cache Performance Analysis",
      "Evaluating Associativity in CPU Caches"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HINT01 Hinton",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "“ARM MPCore: The Streamlined and Scalable ARM11",
      "Intel Technology Journal"
    ],
    "date": [
      "2001"
    ],
    "editor": [
      {
        "family": "HIRA07 Hirata",
        "given": "K."
      },
      {
        "family": "Goodacre",
        "given": "J."
      }
    ],
    "title": [
      "The Microarchitecture of the Pentium 4 Processor"
    ],
    "type": "article-journal",
    "url": [
      "http://developer.intel.com/technology/itj/"
    ],
    "volume": [
      "Q1"
    ]
  },
  {
    "container-title": [
      "Proceedings, 2007 Conference on Asia South Pacific Design Automation"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Processor Core"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HUCK83 Huck",
        "given": "T."
      }
    ],
    "date": [
      "1983-05"
    ],
    "genre": [
      "Technical Report No. 83-243,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Comparative Analysis of Computer Architectures"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "HUGU91 Huguet",
        "given": "M."
      },
      {
        "family": "Lang",
        "given": "T."
      }
    ],
    "container-title": [
      "“Technology and Economics in the Semiconductor Industry.” Scientific American",
      "ACM Transactions on Computer Systems"
    ],
    "date": [
      "1991-02",
      "1996-01"
    ],
    "editor": [
      {
        "family": "HUTC96 Hutcheson",
        "given": "G."
      },
      {
        "family": "Hutcheson",
        "given": "J."
      }
    ],
    "title": [
      "Architectural Support for Reduced Register Saving/Restoring in Single-Window Register Files"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HWAN93 Hwang",
        "given": "K."
      }
    ],
    "date": [
      "1993"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Advanced Computer Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HWAN99 Hwang",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Pentium Pro and Pentium II Processors and Related Products",
      "IEEE Concurrency",
      "IBM Data Sheet"
    ],
    "date": [
      "1999-01",
      "2001-01",
      "1998"
    ],
    "location": [
      "Aurora, CO"
    ],
    "title": [
      "Designing SSI Clusters with Hierarchical Checkpointing and Single I/O Space",
      "IBM01 International Business Machines, Inc. 64 Mb Synchronous DRAM",
      "INTE98 Intel Corp"
    ],
    "type": "article-journal",
    "volume": [
      "364164"
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "INTE01a Intel"
      }
    ],
    "container-title": [
      "documentation.htm INTE04b Intel Research and Development. Architecting the Era of Tera. Intel White Paper"
    ],
    "date": [
      "2001",
      "2001",
      "2004-02"
    ],
    "genre": [
      "Document 248966-04,",
      "Document 248966-04,"
    ],
    "note": [
      "IA-32 Intel Architecture Software Developer’s Manual (4 volumes). Document 253665 through 253668. 2004,"
    ],
    "title": [
      "Intel Pentium 4 Processor Optimization Reference Manual",
      "INTE01b Intel Corp. Desktop Performance and Optimization for Intel Pentium 4 Processor",
      "INTE04a Intel Corp"
    ],
    "type": "chapter",
    "url": [
      "http://developer.intel.com/design/Pentium4/documentation.htm",
      "http://developer.intel.com/design/Pentium4/documentation.htm",
      "http://developer.intel.com/design/Pentium4/",
      "http://www.intel.com/labs/teraera/index.htm"
    ]
  },
  {
    "date": [
      "2004-11-15"
    ],
    "genre": [
      "Endianness White Paper,"
    ],
    "title": [
      "INTE04c Intel Corp"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "INTE11 Intel"
      }
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Denver, CO"
    ],
    "title": [
      "Intel® 64 and IA-32 Intel Architectures Software Developer’s Manual"
    ],
    "type": null,
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "JACO08 Jacob",
        "given": "B."
      },
      {
        "family": "Ng",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "D."
      }
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Memory Systems: Cache, DRAM, Disk"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "JAME90 James",
        "given": "D."
      },
      {
        "family": "JOHN91 Johnson",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1990-06",
      "1991"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Multiplexed Buses: The Endian Wars Continue",
      "Superscalar Microprocessor Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "JOHN08 John",
        "given": "E."
      },
      {
        "family": "Rubio",
        "given": "J."
      }
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Unique Chips and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "JOUP88 Jouppi",
        "given": "N."
      },
      {
        "family": "JOUP89a Jouppi",
        "given": "N."
      },
      {
        "family": "Wall",
        "given": "D."
      },
      {
        "family": "JOUP89b Jouppi",
        "given": "N."
      },
      {
        "family": "KAEL91 Kaeli",
        "given": "D."
      },
      {
        "family": "Emma",
        "given": "P."
      },
      {
        "family": "KAGA01 Kagan",
        "given": "M."
      },
      {
        "family": "KALL04 Kalla",
        "given": "R."
      },
      {
        "family": "Sinharoy",
        "given": "B."
      },
      {
        "family": "Tendler",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings, Third International Conference on Architectural Support for Programming Languages and Operating Systems",
      "Proceedings, 18th Annual International Symposium on Computer Architecture",
      "Computer Architecture News",
      "IEEE Transactions on Computers",
      "Communications System Design",
      "IEEE Micro"
    ],
    "date": [
      "1988-06",
      "1989-04",
      "1989-12",
      "1991-05",
      "2001-09",
      "2004-03",
      "1992"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "note": [
      "KANE92 Kane, G., and Heinrich, J. MIPS RISC Architecture."
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Superscalar versus Superpipelined Machines",
      "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines",
      "The Nonuniform Distribution of Instruction-Level and Machine Parallelism and Its Effect on Performance",
      "Branch History Table Prediction of Moving Target Branches Due to Subroutine Returns",
      "InfiniBand: Thinking Outside the Box Design",
      "IBM Power5 Chip: A Dual-Core Multithreaded Processor"
    ],
    "type": "article-journal",
    "url": [
      "www.csdmag.com"
    ]
  },
  {
    "author": [
      {
        "family": "KAPP00 Kapp",
        "given": "C."
      }
    ],
    "container-title": [
      "Dr. Dobb’s Journal"
    ],
    "date": [
      "2000-07"
    ],
    "title": [
      "Managing Cluster Computers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "KATE83 Katevenis",
        "given": "M."
      }
    ],
    "date": [
      "1983-10",
      "1985"
    ],
    "genre": [
      "PhD dissertation,"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "note": [
      "Reprinted by"
    ],
    "publisher": [
      "Computer Science Department, University of California at Berkeley",
      "MIT Press"
    ],
    "title": [
      "Reduced Instruction Set Computer Architectures for VLSI"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "KATZ89 Katz",
        "given": "R."
      },
      {
        "family": "Gibson",
        "given": "G."
      },
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "KEET01 Keeth",
        "given": "B."
      },
      {
        "family": "Baker",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1989-12",
      "2001"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Disk System Architecture for High Performance Computing",
      "DRAM Circuit Design: A Tutorial"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KNAG04 Knaggs",
        "given": "P."
      },
      {
        "family": "Welsh",
        "given": "S.A.R.M."
      },
      {
        "family": "KNUT71 Knuth",
        "given": "D."
      }
    ],
    "container-title": [
      "August",
      "Software Practice and Experience"
    ],
    "date": [
      "2004",
      "1971"
    ],
    "pages": [
      "– – – – 729"
    ],
    "title": [
      "Assembly Language Programming. Bournemouth University, School of Design, Engineering, and Computing",
      "An Empirical Study of FORTRAN Programs"
    ],
    "type": "article-journal",
    "volume": [
      "31",
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "KNUT98 Knuth",
        "given": "D."
      }
    ],
    "container-title": [
      "Seminumerical Algorithms"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The Art of Computer Programming"
    ],
    "type": "chapter",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "KOLB05 Kolbehdari",
        "given": "M."
      },
      {
        "others": true
      },
      {
        "family": "KOOP96 Koopman",
        "given": "P."
      }
    ],
    "container-title": [
      "Proceedings, 1996 International Conference on Computer Design",
      "Intel Technology Journal"
    ],
    "date": [
      "2005-02",
      "1996"
    ],
    "title": [
      "The Emergence of PCI Express* in the Next Generation of Mobile Platforms",
      "Embedded System Design Issues (the Rest of the Story"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "KUCK77 Kuck",
        "given": "D."
      },
      {
        "family": "Parker",
        "given": "D."
      },
      {
        "family": "Sameh",
        "given": "A."
      },
      {
        "family": "KUGA91 Kuga",
        "given": "M."
      },
      {
        "family": "Murakami",
        "given": "K."
      },
      {
        "family": "Tomita",
        "given": "S."
      },
      {
        "family": "LEE91 Lee",
        "given": "R."
      },
      {
        "family": "Kwok",
        "given": "A."
      },
      {
        "family": "Briggs",
        "given": "F."
      },
      {
        "family": "LEON07 Leonard",
        "given": "T."
      },
      {
        "family": "LEON08 Leong",
        "given": "P."
      }
    ],
    "container-title": [
      "Proceedings, Fourth International Conference on Architectural Support for Programming Languages and Operating Systems",
      "Proceedings, Game Developers Conference 2007",
      "Proceedings, 4th IEEE International symposium on Electronic Design, Test, and Applications",
      "IEEE Transactions on Computers",
      "Computer Architecture News"
    ],
    "date": [
      "1977-07",
      "1991-06",
      "1991-04",
      "2007-03",
      "2008"
    ],
    "title": [
      "An Analysis of Rounding Methods in Floating-Point Arithmetic",
      "DSNS (Dynamically-hazard resolved, Statically-code-scheduled, Nonuniform Superscalar): Yet Another Superscalar Processor Architecture",
      "The Floating Point Performance of a Superscalar SPARC Processor",
      "Dragged Kicking and Screaming: Source Multicore",
      "Recent Trends in FPGA Architectures and Applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LILJ88 Lilja",
        "given": "D."
      },
      {
        "family": "LILJ93 Lilja",
        "given": "D."
      },
      {
        "family": "LITT61 Little",
        "given": "J."
      }
    ],
    "container-title": [
      "Computer",
      "ACM Computing Surveys",
      "Operations Research"
    ],
    "date": [
      "1988-07",
      "1993-09",
      "1961-05"
    ],
    "title": [
      "Reducing the Branch Penalty in Pipelined Processors",
      "Cache Coherence in Large-Scale Shared-Memory Multiprocessors: Issues and Comparisons",
      "A Proof for the Queuing Formula: L = lW"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LITT11 Little",
        "given": "J."
      }
    ],
    "container-title": [
      "Operations Research, May–June"
    ],
    "date": [
      "2011"
    ],
    "title": [
      "Little’s Law as Viewed on Its 50th Anniversary"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LOVE96 Lovett",
        "given": "T."
      },
      {
        "family": "Clapp",
        "given": "R."
      },
      {
        "family": "LUND77 Lunde",
        "given": "A."
      },
      {
        "family": "MACD84 MacDougall",
        "given": "M."
      }
    ],
    "container-title": [
      "Proceedings, 23rd Annual International Symposium on Computer Architecture",
      "Weaving High Performance Multiprocessor Fabric: Architectural Insights to the Intel QuickPath Interconnect",
      "Communications of the ACM",
      "IEEE Computer"
    ],
    "date": [
      "1996-05",
      "1977-03",
      "1984-07",
      "2009"
    ],
    "editor": [
      {
        "family": "MADD09 Maddox",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "location": [
      "Hillsboro, OR"
    ],
    "publisher": [
      "Intel Press"
    ],
    "title": [
      "Implementation and Performance of a CC-NUMA System",
      "Empirical Evaluation of Some Features of Instruction Set Processor Architectures",
      "Instruction-level Program and Process Modeling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MAK04 Mak",
        "given": "P."
      },
      {
        "others": true
      },
      {
        "family": "MAK97 Mak",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "May/July 2004",
      "July/September 1997"
    ],
    "title": [
      "Processor Subsystem Interconnect for a Large Symmetric Multiprocessing System",
      "Shared-Cache Clusters in a System with a Fully Shared Memory"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MANO08 Mano",
        "given": "M."
      },
      {
        "family": "Kime",
        "given": "C."
      }
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Logic and Computer Design Fundamentals"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MANS97 Mansuripur",
        "given": "M."
      },
      {
        "family": "Sincerbox",
        "given": "G."
      },
      {
        "family": "MARR02 Marr",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Intel Technology Journal, First Quarter"
    ],
    "date": [
      "1997-11",
      "2002"
    ],
    "title": [
      "Principles and Techniques of Optical Data Storage",
      "Hyper-Threading Technology Architecture and Microarchitecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MASH95 Mashey",
        "given": "J."
      },
      {
        "family": "MAYB84 Mayberry",
        "given": "W."
      },
      {
        "family": "Efland",
        "given": "G."
      },
      {
        "family": "MAZI10 Mazidi",
        "given": "M."
      },
      {
        "family": "Mazidi",
        "given": "J."
      },
      {
        "family": "Causey",
        "given": "D."
      }
    ],
    "container-title": [
      "USENET comp.arch newsgroup",
      "Computer Design"
    ],
    "date": [
      "1995-02",
      "1984-11",
      "2010"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "CISC vs. RISC (or what is RISC really",
      "Cache Boosts Multiprocessor Performance",
      "The x86 PC: Assembly Language, Design and Interfacing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MCDO05 McDougall",
        "given": "R."
      }
    ],
    "container-title": [
      "ACM Queue"
    ],
    "date": [
      "2005-09"
    ],
    "title": [
      "Extreme Software Scaling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MCDO06 McDougall",
        "given": "R."
      },
      {
        "family": "Laudon",
        "given": "J."
      },
      {
        "family": "MCEL85 McEliece",
        "given": "R."
      },
      {
        "family": "MEND06 Mendelson",
        "given": "A."
      },
      {
        "others": true
      },
      {
        "family": "MILE00 Milenkovic",
        "given": "A."
      },
      {
        "family": "MIRA92 Mirapuri",
        "given": "S."
      },
      {
        "family": "Woodacre",
        "given": "M."
      },
      {
        "family": "Vasseghi",
        "given": "N."
      }
    ],
    "container-title": [
      ";login",
      "Scientific American",
      "Intel Technology Journal",
      "IEEE Concurrency",
      "IEEE Micro",
      "Electronics Magazine"
    ],
    "date": [
      "2006-10",
      "1985-01",
      "2006-05",
      "2000-07",
      "1992-04",
      "1965-04-19"
    ],
    "note": [
      "MOOR65 Moore, G. “Cramming More Components Onto Integrated Circuits.”"
    ],
    "title": [
      "Multi-Core Microprocessors Are Here",
      "The Reliability of Computer Memories",
      "CMP Implementation in Systems Based on the Intel Core Duo Processor",
      "Achieving High Performance in Bus-Based Shared-Memory Multiprocessors",
      "The MIPS R4000 Processor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MORS78 Morse",
        "given": "S."
      },
      {
        "family": "Pohlman",
        "given": "W."
      },
      {
        "family": "Ravenel",
        "given": "B."
      },
      {
        "family": "MOSH01 Moshovos",
        "given": "A."
      },
      {
        "family": "Sohi",
        "given": "G."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Computer"
    ],
    "date": [
      "1978-06",
      "2001-11"
    ],
    "title": [
      "The Intel 8086 Microprocessor: A 16-bit Evolution of the 8080",
      "Microarchitectural Innovations: Boosting Microprocessor Performance Beyond Semiconductor Technology Scaling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MULL10 Muller",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Birkhauser"
    ],
    "title": [
      "Handbook of Floating-Point Arithmetic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MYER78 Myers",
        "given": "G."
      },
      {
        "family": "NOVI93 Novitsky",
        "given": "J."
      },
      {
        "family": "Azimi",
        "given": "M."
      },
      {
        "family": "Ghaznavi",
        "given": "R."
      },
      {
        "family": "NOWE07 Nowell",
        "given": "M."
      },
      {
        "family": "Vusirikala",
        "given": "V."
      },
      {
        "family": "Hays",
        "given": "R."
      },
      {
        "given": "M."
      }
    ],
    "container-title": [
      "Proceedings COMPCON ’92",
      "Ethernet Alliance White Paper",
      "Computer Architecture News",
      "IEEE Transactions on Computers",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1978-06",
      "1993-02",
      "2007-08",
      "1997-02",
      "1997-08"
    ],
    "editor": [
      {
        "family": "OBER97a Oberman",
        "given": "S."
      },
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "note": [
      "OBER97b Oberman, S., and Flynn,"
    ],
    "title": [
      "The Evaluation of Expressions in a Storage-to-Storage Architecture",
      "Optimizing Systems Performance Based on Pentium Processors",
      "Overview of Requirements and Applications for 40 Gigabit and 100 Gigabit Ethernet",
      "Design Issues in Division and Other Floating-Point Operations",
      "Division Algorithms and Implementations"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "OKLO08"
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "Oklobdzija",
        "given": "V."
      }
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Digital Design and Fabrication"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "OLUK96 Olukotun",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings, Seventh International Conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "The Case for a Single-Chip Multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "OLUK05 Olukotun",
        "given": "K."
      },
      {
        "family": "Hammond",
        "given": "L."
      },
      {
        "family": "OLUK07 Olukotun",
        "given": "K."
      },
      {
        "family": "Hammond",
        "given": "L."
      },
      {
        "family": "Laudon",
        "given": "J."
      }
    ],
    "container-title": [
      "ACM Queue"
    ],
    "date": [
      "2005-09",
      "2007"
    ],
    "location": [
      "San Rafael, CA"
    ],
    "publisher": [
      "Morgan & Claypool"
    ],
    "title": [
      "The Future of Microprocessors",
      "Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "OMON99 Omondi",
        "given": "A."
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "The Microarchitecture of Pipelined and Superscalar Computers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "OSUN11 Osuna",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "date": [
      "2011-06"
    ],
    "genre": [
      "IBM Redbook SG24-5946-07,"
    ],
    "title": [
      "IBM System Storage Tape Library Guide for Open Systems"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "PADE81 Padegs",
        "given": "A."
      },
      {
        "family": "PADE88 Padegs",
        "given": "A."
      },
      {
        "family": "Moore",
        "given": "B."
      },
      {
        "family": "Smith",
        "given": "R."
      },
      {
        "family": "Buchholz",
        "given": "W."
      }
    ],
    "container-title": [
      "B. Computer Arithmetic: Algorithms and Hardware Design",
      "IBM Journal of Research and Development",
      "IEEE Transactions on Communications"
    ],
    "date": [
      "1981-09",
      "1988-05",
      "2010"
    ],
    "location": [
      "Oxford"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "System/360 and Beyond",
      "The IBM System/370 Vector Architecture: Design Considerations",
      "PARH10 Parhami"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PATT82a Patterson",
        "given": "D."
      },
      {
        "family": "Sequin",
        "given": "C."
      },
      {
        "family": "PATT82b Patterson",
        "given": "D."
      },
      {
        "family": "Piepho",
        "given": "R."
      }
    ],
    "container-title": [
      "Computer",
      "IEEE Micro"
    ],
    "date": [
      "1982-09",
      "1982-11"
    ],
    "title": [
      "A VLSI RISC",
      "Assessing RISCs in High-Level Language Support"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PATT84 Patterson",
        "given": "D."
      },
      {
        "family": "PATT85a Patterson",
        "given": "D."
      },
      {
        "family": "PATT85b Patterson",
        "given": "D."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "PATT88 Patterson",
        "given": "D."
      },
      {
        "family": "Gibson",
        "given": "G."
      },
      {
        "family": "Katz",
        "given": "R."
      },
      {
        "family": "PATT01 Patt",
        "given": "Y."
      },
      {
        "family": "PAVA97 Pavan",
        "given": "P."
      },
      {
        "others": true
      },
      {
        "family": "PEIR99 Peir",
        "given": "J."
      },
      {
        "family": "Hsu",
        "given": "W."
      },
      {
        "family": "Smith",
        "given": "A."
      }
    ],
    "container-title": [
      "Proceedings, ACM SIGMOD Conference of Management of Data",
      "Proceedings of the IEEE",
      "Proceedings of the IEEE",
      "Computer Architecture News",
      "Communications of the ACM",
      "” Computer",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1984-03",
      "1985-01",
      "1985-11",
      "1988-06",
      "2001-11",
      "1997-08",
      "1999-02",
      "1997-01"
    ],
    "note": [
      "PELE97 Peleg, A.; Wilkie, S.; and Weiser, U. “Intel MMX for Multimedia PCs.” Communications of the ACM,"
    ],
    "title": [
      "RISC Watch",
      "Reduced Instruction Set Computers",
      "Response to ‘Computers, Complexity, and Controversy",
      "A Case for Redundant Arrays of Inexpensive Disks (RAID",
      "Requirements, Bottlenecks, and Good Fortune: Agents for Microprocessor Evolution",
      "Flash Memory Cells—An Overview",
      "Functional Implementation Techniques for CPU Cache Memories"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PFIS98 Pfister",
        "given": "G."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "In Search of Clusters"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "POLL99 Pollack",
        "given": "F."
      }
    ],
    "container-title": [
      "Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies (keynote address"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "POPE91 Popescu",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1991-06"
    ],
    "title": [
      "The Metaflow Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PRES01 Pressel",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings, ACM Symposium on Applied Computing"
    ],
    "date": [
      "2001-03"
    ],
    "title": [
      "Fundamental Limitations on the Use of Prefetching and Stream Buffers for Scientific Applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PRIN97 Prince",
        "given": "B."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Semiconductor Memories"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "PRIN02 Prince",
        "given": "B."
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Emerging Memories: Technologies and Trends"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "PROP11 Prophet",
        "given": "G."
      }
    ],
    "container-title": [
      "IDN"
    ],
    "date": [
      "2011-12-02"
    ],
    "title": [
      "Use GPUs to Boost Acceleration"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PRZY88 Przybylski",
        "given": "S."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "PRZY90 Przybylski",
        "given": "S."
      },
      {
        "family": "RADI83 Radin",
        "given": "G."
      },
      {
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings, Fifteenth Annual International Symposium on Computer Architecture",
      "Proceedings, 17th Annual International Symposium on Computer Architecture",
      "IBM Journal of Research and Development",
      "Computer Design"
    ],
    "date": [
      "1988-06",
      "1990-05",
      "1983-05",
      "1983-11"
    ],
    "note": [
      "RAGA83 Ragan-Kelley, R., and Clark,"
    ],
    "title": [
      "Performance Trade-Offs in Cache Design",
      "The Performance Impact of Block Size and Fetch Strategies",
      "The 801 Minicomputer",
      "Applying RISC Theory to a Large Computer"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "RAMA77 Ramamoorthy",
        "given": "C."
      },
      {
        "family": "RECH98 Reches",
        "given": "S."
      },
      {
        "family": "Weiss",
        "given": "S."
      }
    ],
    "container-title": [
      "Computing Surveys",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1977-03",
      "1998-08"
    ],
    "title": [
      "Pipeline Architecture",
      "Implementation and Analysis of Path History in Dynamic Branch Prediction Schemes"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "REDD76 Reddi",
        "given": "S."
      },
      {
        "family": "Feustel",
        "given": "E."
      }
    ],
    "container-title": [
      "Computing Surveys"
    ],
    "date": [
      "1976-06"
    ],
    "title": [
      "A Conceptual Framework for Computer Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "REIM06 Reimer",
        "given": "J."
      },
      {
        "family": "RICH07 Riches",
        "given": "S.",
        "particle": "arstechnica.com/ articles/paedia/cpu/valve-multicore.ars"
      },
      {
        "others": true
      },
      {
        "family": "Sakai",
        "given": "S."
      }
    ],
    "container-title": [
      "Proceedings, 15th International Symposium on System Synthesis",
      "ars technica",
      "IQ Online"
    ],
    "date": [
      "2006-11-05",
      "2007",
      "2002"
    ],
    "genre": [
      "www.arm.com/iqonline SAKA02"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Valve Goes Multicore",
      "A Fully Automated High Performance Implementation of ARM Cortex-A8",
      "CMP on SoC: Architect’s View"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "SATY81 Satyanarayanan",
        "given": "M."
      },
      {
        "family": "Bhandarkar",
        "given": "D."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1981-12"
    ],
    "title": [
      "Design Trade-Offs in VAX-11 Translation Buffer Organization"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SCHA97 Schaller",
        "given": "R."
      },
      {
        "family": "SCHW99 Schwarz",
        "given": "E."
      },
      {
        "family": "Krygowski",
        "given": "C."
      }
    ],
    "container-title": [
      "IEEE Spectrum",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1997-06",
      "September/November 1999"
    ],
    "title": [
      "Moore’s Law: Past, Present, and Future",
      "The S/390 G5 Floating-Point Unit"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "SEAL00"
    ],
    "container-title": [
      "ARM Architecture Reference Manual"
    ],
    "date": [
      "2000"
    ],
    "editor": [
      {
        "family": "Seal",
        "given": "D."
      }
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "SERL86 Serlin",
        "given": "O."
      }
    ],
    "container-title": [
      "Datamation"
    ],
    "date": [
      "1986-06-01"
    ],
    "title": [
      "MIPS, Dhrystones, and Other Tales"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SHAN38 Shannon",
        "given": "C."
      }
    ],
    "container-title": [
      "AIEE Transactions"
    ],
    "date": [
      "1938"
    ],
    "title": [
      "Symbolic Analysis of Relay and Switching Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "SHAN03 Shanley",
        "given": "T."
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "InfinBand Network Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SHAN05 Shanley",
        "given": "T."
      }
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Unabridged Pentium 4. The: IA32 Processor Genealogy"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SHAR97 Sharma",
        "given": "A."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Semiconductor Memories: Technology, Testing, and Reliability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SHAR03 Sharma",
        "given": "A."
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Advanced Semiconductor Memories: Architectures, Designs, and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SHEN05 Shen",
        "given": "J."
      },
      {
        "family": "Lipasti",
        "given": "M."
      }
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Modern Processor Design: Fundamentals of Superscalar Processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SIEG04 Siegel",
        "given": "T."
      },
      {
        "family": "Pfeffer",
        "given": "E."
      },
      {
        "family": "Magee",
        "given": "A."
      },
      {
        "family": "SIEW82 Siewiorek",
        "given": "D."
      },
      {
        "family": "Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "May/July 2004",
      "1982"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "The IBM z990 Microprocessor",
      "Computer Structures: Principles and Examples"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SIMA97 Sima",
        "given": "D."
      },
      {
        "family": "SIMA04 Sima",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "IEEE Micro"
    ],
    "date": [
      "September/October 1997",
      "2004-12"
    ],
    "title": [
      "Superscalar Instruction Issue",
      "Decisive Aspects in the Evolution of Microprocessors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SIMO96 Simon",
        "given": "H."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "The Sciences of the Artificial"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SING10 Singh",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2010-09"
    ],
    "title": [
      "The Feeding of High-Performance Processor Cores—Quickpath Interconnects and the New I/O Hubs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SING11 Singh",
        "given": "G."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2011-08"
    ],
    "title": [
      "The IBM PC: The Silicon Story"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SLOS04 Sloss",
        "given": "A."
      },
      {
        "family": "Symes",
        "given": "D."
      },
      {
        "family": "Wright",
        "given": "C."
      }
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "ARM System Developer’s Guide"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SMIT82 Smith",
        "given": "A."
      }
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "1982-09"
    ],
    "title": [
      "Cache Memories"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SMIT87 Smith",
        "given": "A."
      },
      {
        "family": "SMIT88 Smith",
        "given": "J."
      },
      {
        "family": "SMIT89 Smith",
        "given": "M."
      },
      {
        "family": "Johnson",
        "given": "M."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "SMIT95 Smith",
        "given": "J."
      },
      {
        "family": "Sohi",
        "given": "G."
      },
      {
        "family": "SMIT08 Smith",
        "given": "B."
      },
      {
        "family": "SODE96 Soderquist",
        "given": "P."
      },
      {
        "family": "Leeser",
        "given": "M."
      },
      {
        "family": "Stallings",
        "given": "W."
      }
    ],
    "container-title": [
      "Communications of the ACM",
      "Proceedings, Third International Conference on Architectural Support for Programming Languages and Operating Systems",
      "Proceedings of the IEEE",
      "Proceedings of the IEEE",
      "IEEE Transactions on Communications",
      "Computer",
      "ACM Computing Surveys",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1987-09",
      "1988-10",
      "1989-04",
      "1995-12",
      "2008-05",
      "1996-09",
      "1990-03",
      "1988-01",
      "2011"
    ],
    "edition": [
      "STAL88",
      "Ninth"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "note": [
      "SOHI90 Sohi, G. “Instruction Issue Logic for High-Performance Interruptable, Multiple Functional Unit, Pipelined Computers.”",
      "STAL11 Stallings, W. Data and Computer Communications,"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Line (Block) Size Choice for CPU Cache Memories",
      "Characterizing Computer Performance with a Single Number",
      "Limits on Multiple Instruction Issue",
      "The Microarchitecture of Superscalar Processors",
      "ARM and Intel Battle over the Mobile Chip’s Future",
      "Area and Performance Tradeoffs in Floating-Point Divide and Square-Root Implementations",
      "Reduced Instruction Set Computer Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "STAL12 Stallings",
        "given": "W."
      }
    ],
    "date": [
      "2012"
    ],
    "edition": [
      "Seventh"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Operating Systems, Internals and Design Principles"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "STEN90 Stenstrom",
        "given": "P."
      },
      {
        "family": "STEV64 Stevens",
        "given": "W."
      }
    ],
    "container-title": [
      "Computer",
      "IBM Systems Journal"
    ],
    "date": [
      "1990-06",
      "1964",
      "1993"
    ],
    "issue": [
      "2"
    ],
    "location": [
      "Reading, MA"
    ],
    "note": [
      "Reprinted in [SIEW82]. STON93 Stone, H."
    ],
    "publisher": [
      "High-Performance Computer Architecture",
      "Addison-Wesley"
    ],
    "title": [
      "A Survey of Cache Coherence Schemes of Multiprocessors",
      "The Structure of System/360, Part II: System Implementation"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "STON96 Stonham",
        "given": "T."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "Chapman & Hall"
    ],
    "title": [
      "Digital Logic Techniques"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "STRE78 Strecker",
        "given": "W."
      }
    ],
    "container-title": [
      "Proceedings, National Computer Conference"
    ],
    "date": [
      "1978"
    ],
    "title": [
      "VAX-11/780: A Virtual Address Extension to the DEC PDP-11 Family"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "STRE83 Strecker",
        "given": "W."
      },
      {
        "family": "STRI79 Stritter",
        "given": "E."
      },
      {
        "family": "Gunter",
        "given": "T."
      }
    ],
    "container-title": [
      "ACM Transactions on Computer Systems",
      "Computer Arithmetic",
      "Computer"
    ],
    "date": [
      "1983-11",
      "1979-02",
      "1990"
    ],
    "editor": [
      {
        "family": "SWAR90 Swartzlander",
        "given": "E."
      }
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Transient Behavior of Cache Memories",
      "A Microprocessor Architecture for a Changing World: The Motorola 68000"
    ],
    "type": "article-journal",
    "volume": [
      "Volumes I and II"
    ]
  },
  {
    "author": [
      {
        "family": "TAMI83 Tamir",
        "given": "Y."
      },
      {
        "family": "Sequin",
        "given": "C."
      },
      {
        "family": "TANE78 Tanenbaum",
        "given": "A."
      },
      {
        "family": "TJAD70 Tjaden",
        "given": "G."
      },
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "container-title": [
      "The Cache Coherence Problem in Shared-Memory Multiprocessors: Hardware Solutions",
      "IEEE Transactions on Computers",
      "Communications of the ACM",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1983-11",
      "1978-03",
      "1970-10",
      "1993"
    ],
    "editor": [
      {
        "family": "TOMA93 Tomasevic",
        "given": "M."
      },
      {
        "family": "Milutinovic",
        "given": "V."
      }
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Strategies for Managing the Register File in RISC",
      "Implications of Structured Programming for Machine Architecture",
      "Detection and Parallel Execution of Independent Instructions"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "TOON81 Toong",
        "given": "H."
      },
      {
        "family": "Gupta",
        "given": "A."
      },
      {
        "family": "TUCK87 Tucker",
        "given": "S."
      },
      {
        "family": "UNGE02 Ungerer",
        "given": "T."
      },
      {
        "family": "Rubic",
        "given": "B."
      },
      {
        "family": "Silc",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings, COMPCON Spring ’87",
      "IEEE Micro",
      "The Computer Journal"
    ],
    "date": [
      "1981-05",
      "1987-02",
      "2002"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "An Architectural Comparison of Contemporary 16-Bit Microprocessors",
      "The IBM 3090 System Design with Emphasis on the Vector Facility",
      "Multithreaded Processors"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "UNGE03 Ungerer",
        "given": "T."
      },
      {
        "family": "Rubic",
        "given": "B."
      },
      {
        "family": "Silc",
        "given": "J."
      },
      {
        "family": "VOGL94 Vogley",
        "given": "B."
      },
      {
        "family": "Neumann",
        "given": "J.",
        "particle": "VONN45 Von"
      }
    ],
    "container-title": [
      "Proceedings, COMPCON ’94",
      "ACM Computing Surveys"
    ],
    "date": [
      "2003-03",
      "1994-03",
      "1945",
      "1993"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "Reprinted in IEEE Annals on the History of Computing,"
    ],
    "publisher": [
      "Moore School, University of Pennsylvania"
    ],
    "title": [
      "A Survey of Processors with Explicit Multithreading",
      "800 Megabyte Per Second Systems Via Use of Synchronous DRAM",
      "First Draft of a Report on the EDVAC"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "VRAN80 Vranesic",
        "given": "Z."
      },
      {
        "family": "Thurber",
        "given": "K."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1980-06"
    ],
    "title": [
      "Teaching Computer Structures"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WALL85 Wallich",
        "given": "P."
      },
      {
        "family": "WALL91 Wall",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings, Fourth International Conference on Architectural Support for Programming Languages and Operating Systems",
      "IEEE Spectrum"
    ],
    "date": [
      "1985-08",
      "1991-04"
    ],
    "title": [
      "Toward Simpler, Faster Computers",
      "Limits of Instruction-Level Parallelism"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WANG99 Wang",
        "given": "G."
      },
      {
        "family": "Tafti",
        "given": "D."
      }
    ],
    "container-title": [
      "International Journal of Supercomputing Applications"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Performance Enhancement on Microprocessors with Hierarchical Memory Systems for Solving Large Sparse Linear Systems"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "WEIC90 Weicker",
        "given": "R."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1990-12"
    ],
    "title": [
      "An Overview of Common Benchmarks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WEIN75 Weinberg",
        "given": "G."
      }
    ],
    "date": [
      "1975"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "An Introduction to General Systems Thinking"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "WEIS84 Weiss",
        "given": "S."
      },
      {
        "family": "Smith",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1984-11"
    ],
    "title": [
      "Instruction Issue Logic in Pipelined Supercomputers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WEYG01 Weygant",
        "given": "P."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Clusters for High Availability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "WHIT97 Whitney",
        "given": "S."
      },
      {
        "others": true
      },
      {
        "family": "WHIT11 White",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings, COMPCON Spring ’97"
    ],
    "date": [
      "1997-02",
      "2011-06"
    ],
    "genre": [
      "IBM Redbook SG24-5946-07,"
    ],
    "title": [
      "The SGI Origin Software Environment and Application Performance",
      "IBM zEnterprise 196 Technical Guide"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WILE03 Wilen",
        "given": "A."
      },
      {
        "family": "Schade",
        "given": "J."
      },
      {
        "family": "Thronburg",
        "given": "R."
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Hillsboro, OR"
    ],
    "publisher": [
      "Intel Press"
    ],
    "title": [
      "Introduction to PCI Express—A Hardware and Software Developers Guide"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "WILK65 Wilkes",
        "given": "M."
      },
      {
        "family": "WILL90 Williams",
        "given": "F."
      },
      {
        "family": "Steven",
        "given": "G."
      }
    ],
    "container-title": [
      "“Two-Level Adapting Training Branch Prediction.” Proceedings, 24th Annual International Symposium on Microarchitecture",
      "IEEE Transactions on Electronic Computers",
      "Computer Architecture News"
    ],
    "date": [
      "1965-04",
      "1990-06",
      "1991"
    ],
    "editor": [
      {
        "family": "YEH91 Yeh",
        "given": "T."
      },
      {
        "family": "Patt",
        "given": "N."
      }
    ],
    "note": [
      "Reprinted in [HILL00]."
    ],
    "title": [
      "Slave Memories and Dynamic Storage Allocation",
      "Address and Data Register Separation on the M68000 Family"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ZHAN01 Zhang",
        "given": "Z."
      },
      {
        "family": "Zhu",
        "given": "Z."
      },
      {
        "family": "Zhang",
        "given": "X."
      }
    ],
    "container-title": [
      "IEEE Micro, July–August 2001. INDEX A Advanced RISC Machine (ARM",
      "Absolute address"
    ],
    "pages": [
      "45–49,",
      "715 144–146, 299–304, 416–417, 439–440,"
    ],
    "title": [
      "Cached DRAM for ILP Processor Memory Access Latency Reduction"
    ],
    "type": "article-journal",
    "volume": [
      "2",
      "478"
    ]
  },
  {
    "note": [
      "415–418 decoders, 382–384 development of, 25–27 Karnaugh map, 373–376 endian orders, 447–450 multiplexers, 380–382 instruction formats, 464–472 NAND implementation, 380 instruction-level parallelism, 573–609 NOR implementation, 380 machine instruction, 405–415, 533–538, 547 Quine–McCluskey method, 376–379 operands, 406–407, 413–415, 536–537 read-only memory (ROM), 384"
    ],
    "title": [
      "addressing modes, 451–464 shared nothing approach, 635 arithmetic and logic unit (ALU), 12, 405, SMP compared to, 639–640 319–404 Combinational circuits, 370–388 complex instruction set computer (CISC), adders, 384–388 534, 536, 568–569 algebraic simplification, 373 component functions of, 68–69 Boolean function in, 370–372 data types"
    ],
    "type": null
  },
  {
    "note": [
      "Commands, 229–230 data, 10 programmed I/O, 229–230 design, 37–43 Comment, assembly language, 703 evolution of, 15–37, 43–49 Commercial computers, 23–24 function, 8–13 Committing (retiring) instructions, 17 instructions, 588 integrated circuits, 28–33 Compact disk (CD), 210, 210–214 Intel x86 system, 2, 44–45 constant linear velocity (CLV), 211 introduction to, 6–14 digital versatile disk (DVD) microprocessors, 35–37 compared to, 213–214 organization, 1–14 read-only (CD-ROM), 210–212 performance, 37–59 recordable (CD-R), 210, 212–213 reader’s and instructor’s guide, 2–5 rewritable (CD-RW), 210, 213 reasons for study of, 3–4 Compaction, I/O memory, 286 semiconductors, 33–35 Compiler-based register structure, 8, 10–13 optimization, 543–545 transistors, 24–27 Complex instruction set computer (CISC), 2, vacuum tubes, 16–24 534, 536, 545–551, 568–569 Web site resources, 5 high-level language (HLL) and, 536, 545–547 Condition codes, 426–427, 434, 439–440, reduced instruction set computer (RISC) 487–488 architecture compared to, 549–551, 568–569 Advanced RISC Machine (ARM), 439–440"
    ],
    "type": null
  },
  {
    "container-title": [
      "IEEE. See Institute of Electrical and Electronics IAS computer operation",
      "I/O modules"
    ],
    "note": [
      "Front end, Pentium 4 processor, 590–593 (RISC), 412 Fully nested interrupt mode, 237 semantic gap and, 533–534 Functions, 8–13, 18–19, 27, 65–85, 108–112, High-performance computing (HPC), 123 226–238,",
      "20–23 Engineers (IEEE) input/output (I/O), 84–85, 226–227, 246–247 IEEE (Standards) 754-2008 instruction cycle, 20–23, 69–73, 76–80 floating-point formulas, 345–349 interrupts, 74–83 Immediate addressing mode, 454 software components, 67–68 Immediate constants,ARM, 476–477 von Neuman architecture and, 66–68 Indexing, 457–458"
    ],
    "pages": [
      "226–227, 246–247"
    ],
    "title": [
      "246–247 Hit ratio, 118 components and, 24, 66–84 Host channel adapter (HCA), 253 computer operation and, 10–13 execute cycle, 21, 69–74 I fetch cycle, 21, 69–74 IAS computer, 17–22 hardwired programs, 67 IBM. See International Business I/O channels, 247–248 Machines (IBM"
    ],
    "type": "article-journal",
    "volume": [
      "82–83"
    ]
  },
  {
    "container-title": [
      "Instruction-level parallelism",
      "Intel"
    ],
    "note": [
      "twos complement, 322–324, 326 Advanced RISC Machine (ARM) Cortex-A8 unsigned multiplication, 332 processor, 595–603 Integrated circuit (IC), 28–33 antidependency, 583–584 Integrated circuits, development of, 28–34 branch prediction, 587 Intel Pentium 4 processor, 589–595 degree of instruction execution and, 577–578 machine parallelism and, 579–580, 586–587 execution of superscalar programs, 587–588 output dependency, 581–583 implementation of superscalar programs, 588 procedural dependency, 579 instruction issue policy, 580–584 register renaming, 584–585, 594 Instruction pipeline, 500–501 resource conflict, 579 Instruction prefetch (fetch overlap), 496, 496 superscalar processors and, 573, 676 Instruction register (IR), 20, 70,",
      "machine instructions, 405–450 82C59A interrupt controller, 236–238 MIPS R4000 microprocessor, 556–557 8237A DMA controller, 243–246 operands, 406–407, 372–374 8086 microprocessor registers, 490–491 operations (opcode), 406, 418–431 80486 information pipelining, 510–512 reduced instruction set computers (RISC), 80386 microprocessor registers, 489–490 556–558, 564–566 evolution of, 44–46 Scalable Processor Architecture (SPARC), I/O memory management, 294–27 554–556 instruction format, 473–475 stacks, 447–448 instruction-level parallelism and, 590–516 Instruction window, 583 interrupt-driven I/O and, 232–236 Instructions. See Machine instructions; interrupt processing, 518–520 Micro-operations (micro-ops) machine instructions, 351–352, 349–356 Integers, 321–341, 595, 599–603 memory management instructions, 434 addition, 328–332 MMX (mutimedia task) instructions, 435–439 arithmetic and logic unit (ALU) data, MMX registers, 517–518 320–341 multicore computer organization, 676–677 arithmetic, 326–331 operations (opcode), 434–435 converting between bit lengths, 324–326 Pentium 4 processor, 141–144, 589–590 Cortex-A8 processor execute unit, 599–602 Pentium II processor, 290–294"
    ],
    "pages": [
      "572–573",
      "415–417, 425–433, 459–461, 473–475 238–243"
    ],
    "title": [
      "488 true data (flow) dependency, 577–578 Instructions, Assembly Language Intel x86 system, 2, 44–45, 236–240, 415, Statements, 703 434–444, 459–464 Instruction sets, 52, 347–348, 556–557, 563–575 addressing mode, 464–465 addressing modes, 451–479 cache memory, 141–144 Advanced RISC Machine (ARM), 416–417, call/return instructions, 433 339–341, 462–463, 475–477 chip multiprocessing, 702 architecture, 52 condition codes, 433 assembly language, 477–479 control register, 515–517 central processing unit (CPU) functions, Core Duo, 674–676 405–449 Core i7, 674–676 data types, 415–418 CPU instruction sets, 499 design, 412–413 data types, 415–418 endian byte orders, 447–449 direct memory access (DMA) and, 240, 253 IBM 3090 vector facility ALU, 650, 653 EFLAGS register, 512, 514 instruction formats, 464–472 82C55A programmable peripheral interface"
    ],
    "type": "article-journal",
    "volume": [
      "304",
      "x86"
    ]
  },
  {
    "container-title": [
      "Multitasking, operating systems (OS"
    ],
    "pages": [
      "274 536–537"
    ],
    "title": [
      "memory management and, 276 packed decimal representation, 414 uniprogramming compared to, 270, 276 reduced instruction set computers (RISC"
    ],
    "type": "chapter"
  },
  {
    "note": [
      "Multithreading, 626–633 Operating system (OS), 265–304 chip multiprocessing, 628, 631–633 Advanced RISC Machine (ARM) memory explicit, 627–631 management, 299–304 implicit, 626–627 batch, 270, 272–276 parallel processing, 626–633, 636–637 computer system support, 265–304 process, 626–627 evolution of, 270–271 switches, 627 functions, 266–276 thread, 627 Intel Pentium II memory management, 294–299"
    ],
    "type": null
  },
  {
    "note": [
      "Product of sums (POS), 372 Reading/report assignments, 696 Program counter (PC), 20, 69–70, 488 Read-mostly memory, 164 Program status word (PSW), 489 Read-only memory (ROM), 161, 163–164 Programmable array logic (PAL), 398 Read-with-intent-to-modify (RWITM), Programmable logic array (PLA), 397–401 624–625 Programmable logic devices (PLD), 397–401 Read-write dependency, 594 Programmable logic devices, 397–401 Recommended reading, 718 Sequential circuits, 388–397 Recordable (CD-R), 210 field-programmable gate array, 398–401 Reduced instruction set computers (RISC), 2, programmable logic array, 397–398 531–569 types of, 397 addressing mode simplicity, 548–549 Programmable read-only memory (PROM), architecture, 545–551"
    ],
    "type": "report"
  },
  {
    "note": [
      "microprocessor organizations, 490–491 operating system (OS) function, 266, 270, MMX, 517–518 277–283 Motorola MC68000 process, 277–280, 626 microprocessor, 490–491 queues, 282–283 program counter (PC), 20, 488 short-term, 278–283 program status word (PSW), 489 state of a process, 278–280 reduced instruction set computers (RISC), techniques, 280–283 538–545, 563–564 Secondary (auxiliary) memory, 119 registers, 12, 485–491 Sectors, magnetic disks, 188 Scalable Processor Architecture (SPARC), Seek time, magnetic disks, 193–194 562–564 Segmentation, Pentium II processor, 293–296 status, 486, 488–490 Selector channel, 247–248 user-visible, 486–488 Semantic gap, 533–534 windows, 539–541, 563–564 Semiconductors, 33–35, 160–169."
    ],
    "type": null
  },
  {
    "date": [
      "2013-09"
    ],
    "note": [
      "Computer Organization and Architecture, Ninth Edition William Stallings (Prentice-Hall, ISBN 978-0-13-293633-X"
    ],
    "title": [
      "Windows, register file size increase using, Z 539–541, 563–564 zEnterprise196, I/O structure Words, 19, 113, 465 cache structure, 685–686 addressing modes, 447 channel structure, 256–257 in page table structure, 290 system organization, 258–260, 684–685 Errata File"
    ],
    "type": null
  }
]
