
TimeBox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d30  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  08004ec0  08004ec0  00014ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005048  08005048  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08005048  08005048  00015048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005050  08005050  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005050  08005050  00015050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005054  08005054  00015054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08005058  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000148  20000090  080050e8  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d8  080050e8  000201d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c770  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f0c  00000000  00000000  0002c830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c0  00000000  00000000  0002e740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000920  00000000  00000000  0002f100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021686  00000000  00000000  0002fa20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b877  00000000  00000000  000510a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9d96  00000000  00000000  0005c91d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001266b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c78  00000000  00000000  00126708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004ea8 	.word	0x08004ea8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08004ea8 	.word	0x08004ea8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_d2uiz>:
 80005f8:	004a      	lsls	r2, r1, #1
 80005fa:	d211      	bcs.n	8000620 <__aeabi_d2uiz+0x28>
 80005fc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000600:	d211      	bcs.n	8000626 <__aeabi_d2uiz+0x2e>
 8000602:	d50d      	bpl.n	8000620 <__aeabi_d2uiz+0x28>
 8000604:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000608:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800060c:	d40e      	bmi.n	800062c <__aeabi_d2uiz+0x34>
 800060e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000612:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000616:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800061a:	fa23 f002 	lsr.w	r0, r3, r2
 800061e:	4770      	bx	lr
 8000620:	f04f 0000 	mov.w	r0, #0
 8000624:	4770      	bx	lr
 8000626:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800062a:	d102      	bne.n	8000632 <__aeabi_d2uiz+0x3a>
 800062c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000630:	4770      	bx	lr
 8000632:	f04f 0000 	mov.w	r0, #0
 8000636:	4770      	bx	lr

08000638 <__aeabi_uldivmod>:
 8000638:	b953      	cbnz	r3, 8000650 <__aeabi_uldivmod+0x18>
 800063a:	b94a      	cbnz	r2, 8000650 <__aeabi_uldivmod+0x18>
 800063c:	2900      	cmp	r1, #0
 800063e:	bf08      	it	eq
 8000640:	2800      	cmpeq	r0, #0
 8000642:	bf1c      	itt	ne
 8000644:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000648:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800064c:	f000 b96e 	b.w	800092c <__aeabi_idiv0>
 8000650:	f1ad 0c08 	sub.w	ip, sp, #8
 8000654:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000658:	f000 f806 	bl	8000668 <__udivmoddi4>
 800065c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000660:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000664:	b004      	add	sp, #16
 8000666:	4770      	bx	lr

08000668 <__udivmoddi4>:
 8000668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800066c:	9d08      	ldr	r5, [sp, #32]
 800066e:	4604      	mov	r4, r0
 8000670:	468c      	mov	ip, r1
 8000672:	2b00      	cmp	r3, #0
 8000674:	f040 8083 	bne.w	800077e <__udivmoddi4+0x116>
 8000678:	428a      	cmp	r2, r1
 800067a:	4617      	mov	r7, r2
 800067c:	d947      	bls.n	800070e <__udivmoddi4+0xa6>
 800067e:	fab2 f282 	clz	r2, r2
 8000682:	b142      	cbz	r2, 8000696 <__udivmoddi4+0x2e>
 8000684:	f1c2 0020 	rsb	r0, r2, #32
 8000688:	fa24 f000 	lsr.w	r0, r4, r0
 800068c:	4091      	lsls	r1, r2
 800068e:	4097      	lsls	r7, r2
 8000690:	ea40 0c01 	orr.w	ip, r0, r1
 8000694:	4094      	lsls	r4, r2
 8000696:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800069a:	0c23      	lsrs	r3, r4, #16
 800069c:	fbbc f6f8 	udiv	r6, ip, r8
 80006a0:	fa1f fe87 	uxth.w	lr, r7
 80006a4:	fb08 c116 	mls	r1, r8, r6, ip
 80006a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ac:	fb06 f10e 	mul.w	r1, r6, lr
 80006b0:	4299      	cmp	r1, r3
 80006b2:	d909      	bls.n	80006c8 <__udivmoddi4+0x60>
 80006b4:	18fb      	adds	r3, r7, r3
 80006b6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80006ba:	f080 8119 	bcs.w	80008f0 <__udivmoddi4+0x288>
 80006be:	4299      	cmp	r1, r3
 80006c0:	f240 8116 	bls.w	80008f0 <__udivmoddi4+0x288>
 80006c4:	3e02      	subs	r6, #2
 80006c6:	443b      	add	r3, r7
 80006c8:	1a5b      	subs	r3, r3, r1
 80006ca:	b2a4      	uxth	r4, r4
 80006cc:	fbb3 f0f8 	udiv	r0, r3, r8
 80006d0:	fb08 3310 	mls	r3, r8, r0, r3
 80006d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80006dc:	45a6      	cmp	lr, r4
 80006de:	d909      	bls.n	80006f4 <__udivmoddi4+0x8c>
 80006e0:	193c      	adds	r4, r7, r4
 80006e2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80006e6:	f080 8105 	bcs.w	80008f4 <__udivmoddi4+0x28c>
 80006ea:	45a6      	cmp	lr, r4
 80006ec:	f240 8102 	bls.w	80008f4 <__udivmoddi4+0x28c>
 80006f0:	3802      	subs	r0, #2
 80006f2:	443c      	add	r4, r7
 80006f4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80006f8:	eba4 040e 	sub.w	r4, r4, lr
 80006fc:	2600      	movs	r6, #0
 80006fe:	b11d      	cbz	r5, 8000708 <__udivmoddi4+0xa0>
 8000700:	40d4      	lsrs	r4, r2
 8000702:	2300      	movs	r3, #0
 8000704:	e9c5 4300 	strd	r4, r3, [r5]
 8000708:	4631      	mov	r1, r6
 800070a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800070e:	b902      	cbnz	r2, 8000712 <__udivmoddi4+0xaa>
 8000710:	deff      	udf	#255	; 0xff
 8000712:	fab2 f282 	clz	r2, r2
 8000716:	2a00      	cmp	r2, #0
 8000718:	d150      	bne.n	80007bc <__udivmoddi4+0x154>
 800071a:	1bcb      	subs	r3, r1, r7
 800071c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000720:	fa1f f887 	uxth.w	r8, r7
 8000724:	2601      	movs	r6, #1
 8000726:	fbb3 fcfe 	udiv	ip, r3, lr
 800072a:	0c21      	lsrs	r1, r4, #16
 800072c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000730:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000734:	fb08 f30c 	mul.w	r3, r8, ip
 8000738:	428b      	cmp	r3, r1
 800073a:	d907      	bls.n	800074c <__udivmoddi4+0xe4>
 800073c:	1879      	adds	r1, r7, r1
 800073e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000742:	d202      	bcs.n	800074a <__udivmoddi4+0xe2>
 8000744:	428b      	cmp	r3, r1
 8000746:	f200 80e9 	bhi.w	800091c <__udivmoddi4+0x2b4>
 800074a:	4684      	mov	ip, r0
 800074c:	1ac9      	subs	r1, r1, r3
 800074e:	b2a3      	uxth	r3, r4
 8000750:	fbb1 f0fe 	udiv	r0, r1, lr
 8000754:	fb0e 1110 	mls	r1, lr, r0, r1
 8000758:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800075c:	fb08 f800 	mul.w	r8, r8, r0
 8000760:	45a0      	cmp	r8, r4
 8000762:	d907      	bls.n	8000774 <__udivmoddi4+0x10c>
 8000764:	193c      	adds	r4, r7, r4
 8000766:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800076a:	d202      	bcs.n	8000772 <__udivmoddi4+0x10a>
 800076c:	45a0      	cmp	r8, r4
 800076e:	f200 80d9 	bhi.w	8000924 <__udivmoddi4+0x2bc>
 8000772:	4618      	mov	r0, r3
 8000774:	eba4 0408 	sub.w	r4, r4, r8
 8000778:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800077c:	e7bf      	b.n	80006fe <__udivmoddi4+0x96>
 800077e:	428b      	cmp	r3, r1
 8000780:	d909      	bls.n	8000796 <__udivmoddi4+0x12e>
 8000782:	2d00      	cmp	r5, #0
 8000784:	f000 80b1 	beq.w	80008ea <__udivmoddi4+0x282>
 8000788:	2600      	movs	r6, #0
 800078a:	e9c5 0100 	strd	r0, r1, [r5]
 800078e:	4630      	mov	r0, r6
 8000790:	4631      	mov	r1, r6
 8000792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000796:	fab3 f683 	clz	r6, r3
 800079a:	2e00      	cmp	r6, #0
 800079c:	d14a      	bne.n	8000834 <__udivmoddi4+0x1cc>
 800079e:	428b      	cmp	r3, r1
 80007a0:	d302      	bcc.n	80007a8 <__udivmoddi4+0x140>
 80007a2:	4282      	cmp	r2, r0
 80007a4:	f200 80b8 	bhi.w	8000918 <__udivmoddi4+0x2b0>
 80007a8:	1a84      	subs	r4, r0, r2
 80007aa:	eb61 0103 	sbc.w	r1, r1, r3
 80007ae:	2001      	movs	r0, #1
 80007b0:	468c      	mov	ip, r1
 80007b2:	2d00      	cmp	r5, #0
 80007b4:	d0a8      	beq.n	8000708 <__udivmoddi4+0xa0>
 80007b6:	e9c5 4c00 	strd	r4, ip, [r5]
 80007ba:	e7a5      	b.n	8000708 <__udivmoddi4+0xa0>
 80007bc:	f1c2 0320 	rsb	r3, r2, #32
 80007c0:	fa20 f603 	lsr.w	r6, r0, r3
 80007c4:	4097      	lsls	r7, r2
 80007c6:	fa01 f002 	lsl.w	r0, r1, r2
 80007ca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007ce:	40d9      	lsrs	r1, r3
 80007d0:	4330      	orrs	r0, r6
 80007d2:	0c03      	lsrs	r3, r0, #16
 80007d4:	fbb1 f6fe 	udiv	r6, r1, lr
 80007d8:	fa1f f887 	uxth.w	r8, r7
 80007dc:	fb0e 1116 	mls	r1, lr, r6, r1
 80007e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007e4:	fb06 f108 	mul.w	r1, r6, r8
 80007e8:	4299      	cmp	r1, r3
 80007ea:	fa04 f402 	lsl.w	r4, r4, r2
 80007ee:	d909      	bls.n	8000804 <__udivmoddi4+0x19c>
 80007f0:	18fb      	adds	r3, r7, r3
 80007f2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80007f6:	f080 808d 	bcs.w	8000914 <__udivmoddi4+0x2ac>
 80007fa:	4299      	cmp	r1, r3
 80007fc:	f240 808a 	bls.w	8000914 <__udivmoddi4+0x2ac>
 8000800:	3e02      	subs	r6, #2
 8000802:	443b      	add	r3, r7
 8000804:	1a5b      	subs	r3, r3, r1
 8000806:	b281      	uxth	r1, r0
 8000808:	fbb3 f0fe 	udiv	r0, r3, lr
 800080c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000810:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000814:	fb00 f308 	mul.w	r3, r0, r8
 8000818:	428b      	cmp	r3, r1
 800081a:	d907      	bls.n	800082c <__udivmoddi4+0x1c4>
 800081c:	1879      	adds	r1, r7, r1
 800081e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000822:	d273      	bcs.n	800090c <__udivmoddi4+0x2a4>
 8000824:	428b      	cmp	r3, r1
 8000826:	d971      	bls.n	800090c <__udivmoddi4+0x2a4>
 8000828:	3802      	subs	r0, #2
 800082a:	4439      	add	r1, r7
 800082c:	1acb      	subs	r3, r1, r3
 800082e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000832:	e778      	b.n	8000726 <__udivmoddi4+0xbe>
 8000834:	f1c6 0c20 	rsb	ip, r6, #32
 8000838:	fa03 f406 	lsl.w	r4, r3, r6
 800083c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000840:	431c      	orrs	r4, r3
 8000842:	fa20 f70c 	lsr.w	r7, r0, ip
 8000846:	fa01 f306 	lsl.w	r3, r1, r6
 800084a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800084e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000852:	431f      	orrs	r7, r3
 8000854:	0c3b      	lsrs	r3, r7, #16
 8000856:	fbb1 f9fe 	udiv	r9, r1, lr
 800085a:	fa1f f884 	uxth.w	r8, r4
 800085e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000862:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000866:	fb09 fa08 	mul.w	sl, r9, r8
 800086a:	458a      	cmp	sl, r1
 800086c:	fa02 f206 	lsl.w	r2, r2, r6
 8000870:	fa00 f306 	lsl.w	r3, r0, r6
 8000874:	d908      	bls.n	8000888 <__udivmoddi4+0x220>
 8000876:	1861      	adds	r1, r4, r1
 8000878:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800087c:	d248      	bcs.n	8000910 <__udivmoddi4+0x2a8>
 800087e:	458a      	cmp	sl, r1
 8000880:	d946      	bls.n	8000910 <__udivmoddi4+0x2a8>
 8000882:	f1a9 0902 	sub.w	r9, r9, #2
 8000886:	4421      	add	r1, r4
 8000888:	eba1 010a 	sub.w	r1, r1, sl
 800088c:	b2bf      	uxth	r7, r7
 800088e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000892:	fb0e 1110 	mls	r1, lr, r0, r1
 8000896:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800089a:	fb00 f808 	mul.w	r8, r0, r8
 800089e:	45b8      	cmp	r8, r7
 80008a0:	d907      	bls.n	80008b2 <__udivmoddi4+0x24a>
 80008a2:	19e7      	adds	r7, r4, r7
 80008a4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80008a8:	d22e      	bcs.n	8000908 <__udivmoddi4+0x2a0>
 80008aa:	45b8      	cmp	r8, r7
 80008ac:	d92c      	bls.n	8000908 <__udivmoddi4+0x2a0>
 80008ae:	3802      	subs	r0, #2
 80008b0:	4427      	add	r7, r4
 80008b2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80008b6:	eba7 0708 	sub.w	r7, r7, r8
 80008ba:	fba0 8902 	umull	r8, r9, r0, r2
 80008be:	454f      	cmp	r7, r9
 80008c0:	46c6      	mov	lr, r8
 80008c2:	4649      	mov	r1, r9
 80008c4:	d31a      	bcc.n	80008fc <__udivmoddi4+0x294>
 80008c6:	d017      	beq.n	80008f8 <__udivmoddi4+0x290>
 80008c8:	b15d      	cbz	r5, 80008e2 <__udivmoddi4+0x27a>
 80008ca:	ebb3 020e 	subs.w	r2, r3, lr
 80008ce:	eb67 0701 	sbc.w	r7, r7, r1
 80008d2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80008d6:	40f2      	lsrs	r2, r6
 80008d8:	ea4c 0202 	orr.w	r2, ip, r2
 80008dc:	40f7      	lsrs	r7, r6
 80008de:	e9c5 2700 	strd	r2, r7, [r5]
 80008e2:	2600      	movs	r6, #0
 80008e4:	4631      	mov	r1, r6
 80008e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008ea:	462e      	mov	r6, r5
 80008ec:	4628      	mov	r0, r5
 80008ee:	e70b      	b.n	8000708 <__udivmoddi4+0xa0>
 80008f0:	4606      	mov	r6, r0
 80008f2:	e6e9      	b.n	80006c8 <__udivmoddi4+0x60>
 80008f4:	4618      	mov	r0, r3
 80008f6:	e6fd      	b.n	80006f4 <__udivmoddi4+0x8c>
 80008f8:	4543      	cmp	r3, r8
 80008fa:	d2e5      	bcs.n	80008c8 <__udivmoddi4+0x260>
 80008fc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000900:	eb69 0104 	sbc.w	r1, r9, r4
 8000904:	3801      	subs	r0, #1
 8000906:	e7df      	b.n	80008c8 <__udivmoddi4+0x260>
 8000908:	4608      	mov	r0, r1
 800090a:	e7d2      	b.n	80008b2 <__udivmoddi4+0x24a>
 800090c:	4660      	mov	r0, ip
 800090e:	e78d      	b.n	800082c <__udivmoddi4+0x1c4>
 8000910:	4681      	mov	r9, r0
 8000912:	e7b9      	b.n	8000888 <__udivmoddi4+0x220>
 8000914:	4666      	mov	r6, ip
 8000916:	e775      	b.n	8000804 <__udivmoddi4+0x19c>
 8000918:	4630      	mov	r0, r6
 800091a:	e74a      	b.n	80007b2 <__udivmoddi4+0x14a>
 800091c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000920:	4439      	add	r1, r7
 8000922:	e713      	b.n	800074c <__udivmoddi4+0xe4>
 8000924:	3802      	subs	r0, #2
 8000926:	443c      	add	r4, r7
 8000928:	e724      	b.n	8000774 <__udivmoddi4+0x10c>
 800092a:	bf00      	nop

0800092c <__aeabi_idiv0>:
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop

08000930 <TurnHexIntoDec>:
/* USER CODE BEGIN 0 */

//Time is storing in format that being in Hex visually looks like the real time in decimals
//So this function translate this format into real decimal number of time digits
uint8_t TurnHexIntoDec(uint8_t hex)
{
 8000930:	b480      	push	{r7}
 8000932:	b083      	sub	sp, #12
 8000934:	af00      	add	r7, sp, #0
 8000936:	4603      	mov	r3, r0
 8000938:	71fb      	strb	r3, [r7, #7]
	return ((hex & 0x000F) + ((hex >> 4) & 0x000F)*10);
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	f003 030f 	and.w	r3, r3, #15
 8000940:	b2da      	uxtb	r2, r3
 8000942:	79fb      	ldrb	r3, [r7, #7]
 8000944:	091b      	lsrs	r3, r3, #4
 8000946:	b2db      	uxtb	r3, r3
 8000948:	4619      	mov	r1, r3
 800094a:	0089      	lsls	r1, r1, #2
 800094c:	440b      	add	r3, r1
 800094e:	005b      	lsls	r3, r3, #1
 8000950:	b2db      	uxtb	r3, r3
 8000952:	4413      	add	r3, r2
 8000954:	b2db      	uxtb	r3, r3
}
 8000956:	4618      	mov	r0, r3
 8000958:	370c      	adds	r7, #12
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr
	...

08000964 <TurnDecIntoHex>:

uint8_t TurnDecIntoHex(uint8_t dec)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	71fb      	strb	r3, [r7, #7]
	return ((((uint8_t)(floor(dec/10))) << 4) + dec%10);
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	4a11      	ldr	r2, [pc, #68]	; (80009b8 <TurnDecIntoHex+0x54>)
 8000972:	fba2 2303 	umull	r2, r3, r2, r3
 8000976:	08db      	lsrs	r3, r3, #3
 8000978:	b2db      	uxtb	r3, r3
 800097a:	4618      	mov	r0, r3
 800097c:	f7ff fdd2 	bl	8000524 <__aeabi_i2d>
 8000980:	4602      	mov	r2, r0
 8000982:	460b      	mov	r3, r1
 8000984:	4610      	mov	r0, r2
 8000986:	4619      	mov	r1, r3
 8000988:	f7ff fe36 	bl	80005f8 <__aeabi_d2uiz>
 800098c:	4603      	mov	r3, r0
 800098e:	b2db      	uxtb	r3, r3
 8000990:	011b      	lsls	r3, r3, #4
 8000992:	b2d8      	uxtb	r0, r3
 8000994:	79fa      	ldrb	r2, [r7, #7]
 8000996:	4b08      	ldr	r3, [pc, #32]	; (80009b8 <TurnDecIntoHex+0x54>)
 8000998:	fba3 1302 	umull	r1, r3, r3, r2
 800099c:	08d9      	lsrs	r1, r3, #3
 800099e:	460b      	mov	r3, r1
 80009a0:	009b      	lsls	r3, r3, #2
 80009a2:	440b      	add	r3, r1
 80009a4:	005b      	lsls	r3, r3, #1
 80009a6:	1ad3      	subs	r3, r2, r3
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	4403      	add	r3, r0
 80009ac:	b2db      	uxtb	r3, r3
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	cccccccd 	.word	0xcccccccd

080009bc <HappyToggling>:

void HappyToggling(uint8_t longetivity)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	71fb      	strb	r3, [r7, #7]
	uint8_t TogglingDelay = 0;
 80009c6:	2300      	movs	r3, #0
 80009c8:	73fb      	strb	r3, [r7, #15]
	for (TogglingDelay = 0; TogglingDelay < longetivity; TogglingDelay++)
 80009ca:	2300      	movs	r3, #0
 80009cc:	73fb      	strb	r3, [r7, #15]
 80009ce:	e00b      	b.n	80009e8 <HappyToggling+0x2c>
	{
	  HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 80009d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009d4:	4809      	ldr	r0, [pc, #36]	; (80009fc <HappyToggling+0x40>)
 80009d6:	f001 fb5e 	bl	8002096 <HAL_GPIO_TogglePin>
	  HAL_Delay(TogglingDelay);
 80009da:	7bfb      	ldrb	r3, [r7, #15]
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 ffab 	bl	8001938 <HAL_Delay>
	for (TogglingDelay = 0; TogglingDelay < longetivity; TogglingDelay++)
 80009e2:	7bfb      	ldrb	r3, [r7, #15]
 80009e4:	3301      	adds	r3, #1
 80009e6:	73fb      	strb	r3, [r7, #15]
 80009e8:	7bfa      	ldrb	r2, [r7, #15]
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d3ef      	bcc.n	80009d0 <HappyToggling+0x14>
	}
}
 80009f0:	bf00      	nop
 80009f2:	bf00      	nop
 80009f4:	3710      	adds	r7, #16
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40021400 	.word	0x40021400

08000a00 <SetTime>:

void SetTime(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	/** Initialize RTC and set the Time and Date*/
	sTime.Hours = 0x23;
 8000a06:	2323      	movs	r3, #35	; 0x23
 8000a08:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x25;
 8000a0a:	2325      	movs	r3, #37	; 0x25
 8000a0c:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000a12:	2300      	movs	r3, #0
 8000a14:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000a16:	2300      	movs	r3, #0
 8000a18:	617b      	str	r3, [r7, #20]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000a1a:	1d3b      	adds	r3, r7, #4
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4812      	ldr	r0, [pc, #72]	; (8000a6c <SetTime+0x6c>)
 8000a22:	f002 f98f 	bl	8002d44 <HAL_RTC_SetTime>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <SetTime+0x30>
	{
		Error_Handler();
 8000a2c:	f000 fc68 	bl	8001300 <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8000a30:	2304      	movs	r3, #4
 8000a32:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_FEBRUARY;
 8000a34:	2302      	movs	r3, #2
 8000a36:	707b      	strb	r3, [r7, #1]
	sDate.Date = 0x25;
 8000a38:	2325      	movs	r3, #37	; 0x25
 8000a3a:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 0x21;
 8000a3c:	2321      	movs	r3, #33	; 0x21
 8000a3e:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000a40:	463b      	mov	r3, r7
 8000a42:	2201      	movs	r2, #1
 8000a44:	4619      	mov	r1, r3
 8000a46:	4809      	ldr	r0, [pc, #36]	; (8000a6c <SetTime+0x6c>)
 8000a48:	f002 fa97 	bl	8002f7a <HAL_RTC_SetDate>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <SetTime+0x56>
	{
		Error_Handler();
 8000a52:	f000 fc55 	bl	8001300 <Error_Handler>
	}

	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 8000a56:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8000a5a:	2101      	movs	r1, #1
 8000a5c:	4803      	ldr	r0, [pc, #12]	; (8000a6c <SetTime+0x6c>)
 8000a5e:	f002 fe4b 	bl	80036f8 <HAL_RTCEx_BKUPWrite>
}
 8000a62:	bf00      	nop
 8000a64:	3718      	adds	r7, #24
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	2000014c 	.word	0x2000014c

08000a70 <SetAlarmFunc>:

void SetAlarmFunc(uint8_t SetInHours, uint8_t SetInMinutes, uint8_t SetInDate, uint8_t SetInSeconds)
{
 8000a70:	b590      	push	{r4, r7, lr}
 8000a72:	b08d      	sub	sp, #52	; 0x34
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4604      	mov	r4, r0
 8000a78:	4608      	mov	r0, r1
 8000a7a:	4611      	mov	r1, r2
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4623      	mov	r3, r4
 8000a80:	71fb      	strb	r3, [r7, #7]
 8000a82:	4603      	mov	r3, r0
 8000a84:	71bb      	strb	r3, [r7, #6]
 8000a86:	460b      	mov	r3, r1
 8000a88:	717b      	strb	r3, [r7, #5]
 8000a8a:	4613      	mov	r3, r2
 8000a8c:	713b      	strb	r3, [r7, #4]
	RTC_AlarmTypeDef sAlarm;

	sAlarm.AlarmTime.Hours = TurnDecIntoHex(SetInHours);
 8000a8e:	79fb      	ldrb	r3, [r7, #7]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff ff67 	bl	8000964 <TurnDecIntoHex>
 8000a96:	4603      	mov	r3, r0
 8000a98:	723b      	strb	r3, [r7, #8]
	sAlarm.AlarmTime.Minutes = TurnDecIntoHex(SetInMinutes);
 8000a9a:	79bb      	ldrb	r3, [r7, #6]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ff61 	bl	8000964 <TurnDecIntoHex>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	727b      	strb	r3, [r7, #9]
	sAlarm.AlarmTime.Seconds = TurnDecIntoHex(SetInSeconds);
 8000aa6:	793b      	ldrb	r3, [r7, #4]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff ff5b 	bl	8000964 <TurnDecIntoHex>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	72bb      	strb	r3, [r7, #10]
	sAlarm.AlarmTime.SubSeconds = 0x0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	60fb      	str	r3, [r7, #12]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	617b      	str	r3, [r7, #20]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000aba:	2300      	movs	r3, #0
 8000abc:	61bb      	str	r3, [r7, #24]
	sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	61fb      	str	r3, [r7, #28]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	623b      	str	r3, [r7, #32]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	627b      	str	r3, [r7, #36]	; 0x24
	sAlarm.AlarmDateWeekDay = TurnDecIntoHex(SetInDate);
 8000aca:	797b      	ldrb	r3, [r7, #5]
 8000acc:	4618      	mov	r0, r3
 8000ace:	f7ff ff49 	bl	8000964 <TurnDecIntoHex>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	sAlarm.Alarm = RTC_ALARM_A;
 8000ad8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000adc:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000ade:	f107 0308 	add.w	r3, r7, #8
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4806      	ldr	r0, [pc, #24]	; (8000b00 <SetAlarmFunc+0x90>)
 8000ae8:	f002 fb3e 	bl	8003168 <HAL_RTC_SetAlarm_IT>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <SetAlarmFunc+0x86>
	{
	Error_Handler();
 8000af2:	f000 fc05 	bl	8001300 <Error_Handler>
	}
}
 8000af6:	bf00      	nop
 8000af8:	3734      	adds	r7, #52	; 0x34
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd90      	pop	{r4, r7, pc}
 8000afe:	bf00      	nop
 8000b00:	2000014c 	.word	0x2000014c

08000b04 <GetTimeDate>:

void GetTimeDate(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af02      	add	r7, sp, #8
	/* Get the RTC current Time */
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	4913      	ldr	r1, [pc, #76]	; (8000b5c <GetTimeDate+0x58>)
 8000b0e:	4814      	ldr	r0, [pc, #80]	; (8000b60 <GetTimeDate+0x5c>)
 8000b10:	f002 f9d5 	bl	8002ebe <HAL_RTC_GetTime>
	/* Get the RTC current Date */
	HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BCD);
 8000b14:	2201      	movs	r2, #1
 8000b16:	4913      	ldr	r1, [pc, #76]	; (8000b64 <GetTimeDate+0x60>)
 8000b18:	4811      	ldr	r0, [pc, #68]	; (8000b60 <GetTimeDate+0x5c>)
 8000b1a:	f002 fad5 	bl	80030c8 <HAL_RTC_GetDate>

	/* Display time Format: hh:mm:ss */
	sprintf((char*)time,"%02x:%02x:%02x",gTime.Hours, gTime.Minutes, gTime.Seconds);
 8000b1e:	4b0f      	ldr	r3, [pc, #60]	; (8000b5c <GetTimeDate+0x58>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	461a      	mov	r2, r3
 8000b24:	4b0d      	ldr	r3, [pc, #52]	; (8000b5c <GetTimeDate+0x58>)
 8000b26:	785b      	ldrb	r3, [r3, #1]
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <GetTimeDate+0x58>)
 8000b2c:	789b      	ldrb	r3, [r3, #2]
 8000b2e:	9300      	str	r3, [sp, #0]
 8000b30:	460b      	mov	r3, r1
 8000b32:	490d      	ldr	r1, [pc, #52]	; (8000b68 <GetTimeDate+0x64>)
 8000b34:	480d      	ldr	r0, [pc, #52]	; (8000b6c <GetTimeDate+0x68>)
 8000b36:	f003 fcfb 	bl	8004530 <siprintf>

	/* Display date Format: yy-mm-dd */
	sprintf((char*)date,"%02x-%02x-%02x",gDate.Year, gDate.Month, gDate.Date);
 8000b3a:	4b0a      	ldr	r3, [pc, #40]	; (8000b64 <GetTimeDate+0x60>)
 8000b3c:	78db      	ldrb	r3, [r3, #3]
 8000b3e:	461a      	mov	r2, r3
 8000b40:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <GetTimeDate+0x60>)
 8000b42:	785b      	ldrb	r3, [r3, #1]
 8000b44:	4619      	mov	r1, r3
 8000b46:	4b07      	ldr	r3, [pc, #28]	; (8000b64 <GetTimeDate+0x60>)
 8000b48:	789b      	ldrb	r3, [r3, #2]
 8000b4a:	9300      	str	r3, [sp, #0]
 8000b4c:	460b      	mov	r3, r1
 8000b4e:	4908      	ldr	r1, [pc, #32]	; (8000b70 <GetTimeDate+0x6c>)
 8000b50:	4808      	ldr	r0, [pc, #32]	; (8000b74 <GetTimeDate+0x70>)
 8000b52:	f003 fced 	bl	8004530 <siprintf>
}
 8000b56:	bf00      	nop
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	200000f0 	.word	0x200000f0
 8000b60:	2000014c 	.word	0x2000014c
 8000b64:	200000bc 	.word	0x200000bc
 8000b68:	08004ec0 	.word	0x08004ec0
 8000b6c:	2000018c 	.word	0x2000018c
 8000b70:	08004ed0 	.word	0x08004ed0
 8000b74:	200001a4 	.word	0x200001a4

08000b78 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
	alarm = 1;
 8000b80:	4b04      	ldr	r3, [pc, #16]	; (8000b94 <HAL_RTC_AlarmAEventCallback+0x1c>)
 8000b82:	2201      	movs	r2, #1
 8000b84:	701a      	strb	r2, [r3, #0]
}
 8000b86:	bf00      	nop
 8000b88:	370c      	adds	r7, #12
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	200000ec 	.word	0x200000ec

08000b98 <IsAlarmSetBeforeNow>:

uint8_t IsAlarmSetBeforeNow(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
	GetTimeDate();
 8000b9c:	f7ff ffb2 	bl	8000b04 <GetTimeDate>
	HAL_RTC_GetAlarm(&hrtc, &gAlarm, RTC_ALARM_A, RTC_FORMAT_BCD);
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ba6:	4924      	ldr	r1, [pc, #144]	; (8000c38 <IsAlarmSetBeforeNow+0xa0>)
 8000ba8:	4824      	ldr	r0, [pc, #144]	; (8000c3c <IsAlarmSetBeforeNow+0xa4>)
 8000baa:	f002 fc15 	bl	80033d8 <HAL_RTC_GetAlarm>
	if (gAlarm.AlarmTime.Seconds < gDate.Month)
 8000bae:	4b22      	ldr	r3, [pc, #136]	; (8000c38 <IsAlarmSetBeforeNow+0xa0>)
 8000bb0:	789a      	ldrb	r2, [r3, #2]
 8000bb2:	4b23      	ldr	r3, [pc, #140]	; (8000c40 <IsAlarmSetBeforeNow+0xa8>)
 8000bb4:	785b      	ldrb	r3, [r3, #1]
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d201      	bcs.n	8000bbe <IsAlarmSetBeforeNow+0x26>
	{
		return 1;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e03a      	b.n	8000c34 <IsAlarmSetBeforeNow+0x9c>
	} else if (gAlarm.AlarmTime.Seconds > gDate.Month)
 8000bbe:	4b1e      	ldr	r3, [pc, #120]	; (8000c38 <IsAlarmSetBeforeNow+0xa0>)
 8000bc0:	789a      	ldrb	r2, [r3, #2]
 8000bc2:	4b1f      	ldr	r3, [pc, #124]	; (8000c40 <IsAlarmSetBeforeNow+0xa8>)
 8000bc4:	785b      	ldrb	r3, [r3, #1]
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	d901      	bls.n	8000bce <IsAlarmSetBeforeNow+0x36>
	{
		return 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	e032      	b.n	8000c34 <IsAlarmSetBeforeNow+0x9c>
	} else
	{
		if (gAlarm.AlarmDateWeekDay < gDate.Date)
 8000bce:	4b1a      	ldr	r3, [pc, #104]	; (8000c38 <IsAlarmSetBeforeNow+0xa0>)
 8000bd0:	f893 2020 	ldrb.w	r2, [r3, #32]
 8000bd4:	4b1a      	ldr	r3, [pc, #104]	; (8000c40 <IsAlarmSetBeforeNow+0xa8>)
 8000bd6:	789b      	ldrb	r3, [r3, #2]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d201      	bcs.n	8000be0 <IsAlarmSetBeforeNow+0x48>
		{
			return 1;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e029      	b.n	8000c34 <IsAlarmSetBeforeNow+0x9c>
		} else if (gAlarm.AlarmDateWeekDay > gDate.Date)
 8000be0:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <IsAlarmSetBeforeNow+0xa0>)
 8000be2:	f893 2020 	ldrb.w	r2, [r3, #32]
 8000be6:	4b16      	ldr	r3, [pc, #88]	; (8000c40 <IsAlarmSetBeforeNow+0xa8>)
 8000be8:	789b      	ldrb	r3, [r3, #2]
 8000bea:	429a      	cmp	r2, r3
 8000bec:	d901      	bls.n	8000bf2 <IsAlarmSetBeforeNow+0x5a>
		{
			return 0;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	e020      	b.n	8000c34 <IsAlarmSetBeforeNow+0x9c>
		} else
		{
			if (gAlarm.AlarmTime.Hours < gTime.Hours)
 8000bf2:	4b11      	ldr	r3, [pc, #68]	; (8000c38 <IsAlarmSetBeforeNow+0xa0>)
 8000bf4:	781a      	ldrb	r2, [r3, #0]
 8000bf6:	4b13      	ldr	r3, [pc, #76]	; (8000c44 <IsAlarmSetBeforeNow+0xac>)
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d201      	bcs.n	8000c02 <IsAlarmSetBeforeNow+0x6a>
			{
				return 1;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e018      	b.n	8000c34 <IsAlarmSetBeforeNow+0x9c>
			} else if (gAlarm.AlarmTime.Hours > gTime.Hours)
 8000c02:	4b0d      	ldr	r3, [pc, #52]	; (8000c38 <IsAlarmSetBeforeNow+0xa0>)
 8000c04:	781a      	ldrb	r2, [r3, #0]
 8000c06:	4b0f      	ldr	r3, [pc, #60]	; (8000c44 <IsAlarmSetBeforeNow+0xac>)
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d901      	bls.n	8000c12 <IsAlarmSetBeforeNow+0x7a>
			{
				return 0;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	e010      	b.n	8000c34 <IsAlarmSetBeforeNow+0x9c>
			} else
			{
				if (gAlarm.AlarmTime.Minutes < gTime.Minutes)
 8000c12:	4b09      	ldr	r3, [pc, #36]	; (8000c38 <IsAlarmSetBeforeNow+0xa0>)
 8000c14:	785a      	ldrb	r2, [r3, #1]
 8000c16:	4b0b      	ldr	r3, [pc, #44]	; (8000c44 <IsAlarmSetBeforeNow+0xac>)
 8000c18:	785b      	ldrb	r3, [r3, #1]
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d201      	bcs.n	8000c22 <IsAlarmSetBeforeNow+0x8a>
				{
					return 1;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	e008      	b.n	8000c34 <IsAlarmSetBeforeNow+0x9c>
				} else if (gAlarm.AlarmTime.Minutes > gTime.Minutes)
 8000c22:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <IsAlarmSetBeforeNow+0xa0>)
 8000c24:	785a      	ldrb	r2, [r3, #1]
 8000c26:	4b07      	ldr	r3, [pc, #28]	; (8000c44 <IsAlarmSetBeforeNow+0xac>)
 8000c28:	785b      	ldrb	r3, [r3, #1]
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d901      	bls.n	8000c32 <IsAlarmSetBeforeNow+0x9a>
				{
					return 0;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e000      	b.n	8000c34 <IsAlarmSetBeforeNow+0x9c>
				} else
				{
					return 1;
 8000c32:	2301      	movs	r3, #1
				}
			}
		}
	}
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	200000c4 	.word	0x200000c4
 8000c3c:	2000014c 	.word	0x2000014c
 8000c40:	200000bc 	.word	0x200000bc
 8000c44:	200000f0 	.word	0x200000f0

08000c48 <IsNewAlarmMoreForward>:

uint8_t IsNewAlarmMoreForward(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
	GetTimeDate();
 8000c4c:	f7ff ff5a 	bl	8000b04 <GetTimeDate>
	HAL_RTC_GetAlarm(&hrtc, &gAlarm, RTC_ALARM_A, RTC_FORMAT_BCD);
 8000c50:	2301      	movs	r3, #1
 8000c52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c56:	4928      	ldr	r1, [pc, #160]	; (8000cf8 <IsNewAlarmMoreForward+0xb0>)
 8000c58:	4828      	ldr	r0, [pc, #160]	; (8000cfc <IsNewAlarmMoreForward+0xb4>)
 8000c5a:	f002 fbbd 	bl	80033d8 <HAL_RTC_GetAlarm>
	if (gAlarm.AlarmTime.Seconds < SetSeconds)
 8000c5e:	4b26      	ldr	r3, [pc, #152]	; (8000cf8 <IsNewAlarmMoreForward+0xb0>)
 8000c60:	789a      	ldrb	r2, [r3, #2]
 8000c62:	4b27      	ldr	r3, [pc, #156]	; (8000d00 <IsNewAlarmMoreForward+0xb8>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	429a      	cmp	r2, r3
 8000c6a:	d201      	bcs.n	8000c70 <IsNewAlarmMoreForward+0x28>
	{
		return 1;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	e041      	b.n	8000cf4 <IsNewAlarmMoreForward+0xac>
	} else if (gAlarm.AlarmTime.Seconds > SetSeconds)
 8000c70:	4b21      	ldr	r3, [pc, #132]	; (8000cf8 <IsNewAlarmMoreForward+0xb0>)
 8000c72:	789a      	ldrb	r2, [r3, #2]
 8000c74:	4b22      	ldr	r3, [pc, #136]	; (8000d00 <IsNewAlarmMoreForward+0xb8>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	429a      	cmp	r2, r3
 8000c7c:	d901      	bls.n	8000c82 <IsNewAlarmMoreForward+0x3a>
	{
		return 0;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	e038      	b.n	8000cf4 <IsNewAlarmMoreForward+0xac>
	} else
	{
		if (gAlarm.AlarmDateWeekDay < SetDate)
 8000c82:	4b1d      	ldr	r3, [pc, #116]	; (8000cf8 <IsNewAlarmMoreForward+0xb0>)
 8000c84:	f893 2020 	ldrb.w	r2, [r3, #32]
 8000c88:	4b1e      	ldr	r3, [pc, #120]	; (8000d04 <IsNewAlarmMoreForward+0xbc>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	429a      	cmp	r2, r3
 8000c90:	d201      	bcs.n	8000c96 <IsNewAlarmMoreForward+0x4e>
		{
			return 1;
 8000c92:	2301      	movs	r3, #1
 8000c94:	e02e      	b.n	8000cf4 <IsNewAlarmMoreForward+0xac>
		} else if (gAlarm.AlarmDateWeekDay > SetDate)
 8000c96:	4b18      	ldr	r3, [pc, #96]	; (8000cf8 <IsNewAlarmMoreForward+0xb0>)
 8000c98:	f893 2020 	ldrb.w	r2, [r3, #32]
 8000c9c:	4b19      	ldr	r3, [pc, #100]	; (8000d04 <IsNewAlarmMoreForward+0xbc>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d901      	bls.n	8000caa <IsNewAlarmMoreForward+0x62>
		{
			return 0;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e024      	b.n	8000cf4 <IsNewAlarmMoreForward+0xac>
		} else
		{
			if (gAlarm.AlarmTime.Hours < SetHours)
 8000caa:	4b13      	ldr	r3, [pc, #76]	; (8000cf8 <IsNewAlarmMoreForward+0xb0>)
 8000cac:	781a      	ldrb	r2, [r3, #0]
 8000cae:	4b16      	ldr	r3, [pc, #88]	; (8000d08 <IsNewAlarmMoreForward+0xc0>)
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d201      	bcs.n	8000cbc <IsNewAlarmMoreForward+0x74>
			{
				return 1;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	e01b      	b.n	8000cf4 <IsNewAlarmMoreForward+0xac>
			} else if (gAlarm.AlarmTime.Hours > SetHours)
 8000cbc:	4b0e      	ldr	r3, [pc, #56]	; (8000cf8 <IsNewAlarmMoreForward+0xb0>)
 8000cbe:	781a      	ldrb	r2, [r3, #0]
 8000cc0:	4b11      	ldr	r3, [pc, #68]	; (8000d08 <IsNewAlarmMoreForward+0xc0>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d901      	bls.n	8000cce <IsNewAlarmMoreForward+0x86>
			{
				return 0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	e012      	b.n	8000cf4 <IsNewAlarmMoreForward+0xac>
			} else
			{
				if (gAlarm.AlarmTime.Minutes < SetMinutes)
 8000cce:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <IsNewAlarmMoreForward+0xb0>)
 8000cd0:	785a      	ldrb	r2, [r3, #1]
 8000cd2:	4b0e      	ldr	r3, [pc, #56]	; (8000d0c <IsNewAlarmMoreForward+0xc4>)
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d201      	bcs.n	8000ce0 <IsNewAlarmMoreForward+0x98>
				{
					return 1;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	e009      	b.n	8000cf4 <IsNewAlarmMoreForward+0xac>
				} else if (gAlarm.AlarmTime.Minutes > SetMinutes)
 8000ce0:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <IsNewAlarmMoreForward+0xb0>)
 8000ce2:	785a      	ldrb	r2, [r3, #1]
 8000ce4:	4b09      	ldr	r3, [pc, #36]	; (8000d0c <IsNewAlarmMoreForward+0xc4>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d901      	bls.n	8000cf2 <IsNewAlarmMoreForward+0xaa>
				{
					return 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	e000      	b.n	8000cf4 <IsNewAlarmMoreForward+0xac>
				} else
				{
					return 1;
 8000cf2:	2301      	movs	r3, #1
				}
			}
		}
	}
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	200000c4 	.word	0x200000c4
 8000cfc:	2000014c 	.word	0x2000014c
 8000d00:	200000ef 	.word	0x200000ef
 8000d04:	200000ee 	.word	0x200000ee
 8000d08:	200001ad 	.word	0x200001ad
 8000d0c:	200000c0 	.word	0x200000c0

08000d10 <Rewind5Sec>:

void Rewind5Sec(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
	if (K0isPressed)
 8000d16:	4b1d      	ldr	r3, [pc, #116]	; (8000d8c <Rewind5Sec+0x7c>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d031      	beq.n	8000d82 <Rewind5Sec+0x72>
	{
		RTC_TimeTypeDef gTime;

		HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 8000d1e:	1d3b      	adds	r3, r7, #4
 8000d20:	2201      	movs	r2, #1
 8000d22:	4619      	mov	r1, r3
 8000d24:	481a      	ldr	r0, [pc, #104]	; (8000d90 <Rewind5Sec+0x80>)
 8000d26:	f002 f8ca 	bl	8002ebe <HAL_RTC_GetTime>
		gTime.Seconds = TurnDecIntoHex(TurnHexIntoDec(gTime.Seconds)-5);
 8000d2a:	79bb      	ldrb	r3, [r7, #6]
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff fdff 	bl	8000930 <TurnHexIntoDec>
 8000d32:	4603      	mov	r3, r0
 8000d34:	3b05      	subs	r3, #5
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff fe13 	bl	8000964 <TurnDecIntoHex>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	71bb      	strb	r3, [r7, #6]
		gTime.Hours = TurnDecIntoHex(TurnHexIntoDec(gTime.Hours)-1);
 8000d42:	793b      	ldrb	r3, [r7, #4]
 8000d44:	4618      	mov	r0, r3
 8000d46:	f7ff fdf3 	bl	8000930 <TurnHexIntoDec>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	3b01      	subs	r3, #1
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff fe07 	bl	8000964 <TurnDecIntoHex>
 8000d56:	4603      	mov	r3, r0
 8000d58:	713b      	strb	r3, [r7, #4]

		if (HAL_RTC_SetTime(&hrtc, &gTime, RTC_FORMAT_BCD) != HAL_OK)
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	4619      	mov	r1, r3
 8000d60:	480b      	ldr	r0, [pc, #44]	; (8000d90 <Rewind5Sec+0x80>)
 8000d62:	f001 ffef 	bl	8002d44 <HAL_RTC_SetTime>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <Rewind5Sec+0x60>
		{
		  Error_Handler();
 8000d6c:	f000 fac8 	bl	8001300 <Error_Handler>
		}

		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 8000d70:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8000d74:	2101      	movs	r1, #1
 8000d76:	4806      	ldr	r0, [pc, #24]	; (8000d90 <Rewind5Sec+0x80>)
 8000d78:	f002 fcbe 	bl	80036f8 <HAL_RTCEx_BKUPWrite>

		K0isPressed = 0;
 8000d7c:	4b03      	ldr	r3, [pc, #12]	; (8000d8c <Rewind5Sec+0x7c>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	701a      	strb	r2, [r3, #0]
	}
}
 8000d82:	bf00      	nop
 8000d84:	3718      	adds	r7, #24
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20000148 	.word	0x20000148
 8000d90:	2000014c 	.word	0x2000014c

08000d94 <Forwardd5Sec>:

void Forwardd5Sec(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b086      	sub	sp, #24
 8000d98:	af00      	add	r7, sp, #0
	if (K1isPressed)
 8000d9a:	4b1d      	ldr	r3, [pc, #116]	; (8000e10 <Forwardd5Sec+0x7c>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d031      	beq.n	8000e06 <Forwardd5Sec+0x72>
	{
		RTC_TimeTypeDef gTime;

		HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 8000da2:	1d3b      	adds	r3, r7, #4
 8000da4:	2201      	movs	r2, #1
 8000da6:	4619      	mov	r1, r3
 8000da8:	481a      	ldr	r0, [pc, #104]	; (8000e14 <Forwardd5Sec+0x80>)
 8000daa:	f002 f888 	bl	8002ebe <HAL_RTC_GetTime>
		gTime.Seconds = TurnDecIntoHex(TurnHexIntoDec(gTime.Seconds)+5);
 8000dae:	79bb      	ldrb	r3, [r7, #6]
 8000db0:	4618      	mov	r0, r3
 8000db2:	f7ff fdbd 	bl	8000930 <TurnHexIntoDec>
 8000db6:	4603      	mov	r3, r0
 8000db8:	3305      	adds	r3, #5
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff fdd1 	bl	8000964 <TurnDecIntoHex>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	71bb      	strb	r3, [r7, #6]
		gTime.Hours = TurnDecIntoHex(TurnHexIntoDec(gTime.Hours)-1);
 8000dc6:	793b      	ldrb	r3, [r7, #4]
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f7ff fdb1 	bl	8000930 <TurnHexIntoDec>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	3b01      	subs	r3, #1
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff fdc5 	bl	8000964 <TurnDecIntoHex>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	713b      	strb	r3, [r7, #4]

		if (HAL_RTC_SetTime(&hrtc, &gTime, RTC_FORMAT_BCD) != HAL_OK)
 8000dde:	1d3b      	adds	r3, r7, #4
 8000de0:	2201      	movs	r2, #1
 8000de2:	4619      	mov	r1, r3
 8000de4:	480b      	ldr	r0, [pc, #44]	; (8000e14 <Forwardd5Sec+0x80>)
 8000de6:	f001 ffad 	bl	8002d44 <HAL_RTC_SetTime>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <Forwardd5Sec+0x60>
		{
		  Error_Handler();
 8000df0:	f000 fa86 	bl	8001300 <Error_Handler>
		}

		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 8000df4:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8000df8:	2101      	movs	r1, #1
 8000dfa:	4806      	ldr	r0, [pc, #24]	; (8000e14 <Forwardd5Sec+0x80>)
 8000dfc:	f002 fc7c 	bl	80036f8 <HAL_RTCEx_BKUPWrite>
		K1isPressed = 0;
 8000e00:	4b03      	ldr	r3, [pc, #12]	; (8000e10 <Forwardd5Sec+0x7c>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	701a      	strb	r2, [r3, #0]
	}
}
 8000e06:	bf00      	nop
 8000e08:	3718      	adds	r7, #24
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	20000149 	.word	0x20000149
 8000e14:	2000014c 	.word	0x2000014c

08000e18 <OpenTheDoor>:

void OpenTheDoor(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OpenDoor_GPIO_Port, OpenDoor_Pin, RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e22:	4807      	ldr	r0, [pc, #28]	; (8000e40 <OpenTheDoor+0x28>)
 8000e24:	f001 f91e 	bl	8002064 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000e28:	20c8      	movs	r0, #200	; 0xc8
 8000e2a:	f000 fd85 	bl	8001938 <HAL_Delay>
	HAL_GPIO_WritePin(OpenDoor_GPIO_Port, OpenDoor_Pin, SET);
 8000e2e:	2201      	movs	r2, #1
 8000e30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e34:	4802      	ldr	r0, [pc, #8]	; (8000e40 <OpenTheDoor+0x28>)
 8000e36:	f001 f915 	bl	8002064 <HAL_GPIO_WritePin>
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40020400 	.word	0x40020400

08000e44 <ToDoOnAlarm>:

void ToDoOnAlarm(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	OpenTheDoor();
 8000e48:	f7ff ffe6 	bl	8000e18 <OpenTheDoor>
	HappyToggling(100);
 8000e4c:	2064      	movs	r0, #100	; 0x64
 8000e4e:	f7ff fdb5 	bl	80009bc <HappyToggling>
}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
	...

08000e58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e5e:	f000 fcf9 	bl	8001854 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e62:	f000 f8d3 	bl	800100c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e66:	f000 f997 	bl	8001198 <MX_GPIO_Init>
  MX_RTC_Init();
 8000e6a:	f000 f945 	bl	80010f8 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8000e6e:	f000 f969 	bl	8001144 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2)
 8000e72:	2101      	movs	r1, #1
 8000e74:	4854      	ldr	r0, [pc, #336]	; (8000fc8 <main+0x170>)
 8000e76:	f002 fc59 	bl	800372c <HAL_RTCEx_BKUPRead>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d001      	beq.n	8000e88 <main+0x30>
  {
	  SetTime();
 8000e84:	f7ff fdbc 	bl	8000a00 <SetTime>
  }

  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8000e88:	4b50      	ldr	r3, [pc, #320]	; (8000fcc <main+0x174>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	68da      	ldr	r2, [r3, #12]
 8000e8e:	4b4f      	ldr	r3, [pc, #316]	; (8000fcc <main+0x174>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f042 0220 	orr.w	r2, r2, #32
 8000e96:	60da      	str	r2, [r3, #12]

  if (IsAlarmSetBeforeNow())
 8000e98:	f7ff fe7e 	bl	8000b98 <IsAlarmSetBeforeNow>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <main+0x4e>
  {
	  OpenTheDoor();
 8000ea2:	f7ff ffb9 	bl	8000e18 <OpenTheDoor>

//	!!
//	if I upload confifugartion from CubeMX Configurator I need to delete set time from MX_RTC_Init()!
//	!!

	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000ea6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000eaa:	4849      	ldr	r0, [pc, #292]	; (8000fd0 <main+0x178>)
 8000eac:	f001 f8f3 	bl	8002096 <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 8000eb0:	20c8      	movs	r0, #200	; 0xc8
 8000eb2:	f000 fd41 	bl	8001938 <HAL_Delay>

	  if (SetAlarm)
 8000eb6:	4b47      	ldr	r3, [pc, #284]	; (8000fd4 <main+0x17c>)
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d045      	beq.n	8000f4c <main+0xf4>
	  {
		  if (IsNewAlarmMoreForward())
 8000ec0:	f7ff fec2 	bl	8000c48 <IsNewAlarmMoreForward>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d01b      	beq.n	8000f02 <main+0xaa>
		  {
			  HAL_UART_Transmit(&huart1, Buffer, 8, 10);
 8000eca:	230a      	movs	r3, #10
 8000ecc:	2208      	movs	r2, #8
 8000ece:	4942      	ldr	r1, [pc, #264]	; (8000fd8 <main+0x180>)
 8000ed0:	483e      	ldr	r0, [pc, #248]	; (8000fcc <main+0x174>)
 8000ed2:	f002 fc9a 	bl	800380a <HAL_UART_Transmit>
			  HAL_Delay(5000);
 8000ed6:	f241 3088 	movw	r0, #5000	; 0x1388
 8000eda:	f000 fd2d 	bl	8001938 <HAL_Delay>
			  SetAlarmFunc(SetHours, SetMinutes, SetDate, SetSeconds);
 8000ede:	4b3f      	ldr	r3, [pc, #252]	; (8000fdc <main+0x184>)
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	b2d8      	uxtb	r0, r3
 8000ee4:	4b3e      	ldr	r3, [pc, #248]	; (8000fe0 <main+0x188>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	b2d9      	uxtb	r1, r3
 8000eea:	4b3e      	ldr	r3, [pc, #248]	; (8000fe4 <main+0x18c>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	b2da      	uxtb	r2, r3
 8000ef0:	4b3d      	ldr	r3, [pc, #244]	; (8000fe8 <main+0x190>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	f7ff fdbb 	bl	8000a70 <SetAlarmFunc>
			  SetAlarm = 0;
 8000efa:	4b36      	ldr	r3, [pc, #216]	; (8000fd4 <main+0x17c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	701a      	strb	r2, [r3, #0]
 8000f00:	e021      	b.n	8000f46 <main+0xee>
		  } else
		  {
			  HAL_RTC_GetAlarm(&hrtc, &gAlarm, RTC_ALARM_A, RTC_FORMAT_BCD);
 8000f02:	2301      	movs	r3, #1
 8000f04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f08:	4938      	ldr	r1, [pc, #224]	; (8000fec <main+0x194>)
 8000f0a:	482f      	ldr	r0, [pc, #188]	; (8000fc8 <main+0x170>)
 8000f0c:	f002 fa64 	bl	80033d8 <HAL_RTC_GetAlarm>
			  sprintf(AlarmIsOn, "%s %02x:%02x of %02x.%02x", AlarmIsOn, gAlarm.AlarmTime.Hours, gAlarm.AlarmTime.Minutes, gAlarm.AlarmTime.Seconds, gAlarm.AlarmDateWeekDay);
 8000f10:	4b36      	ldr	r3, [pc, #216]	; (8000fec <main+0x194>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	4618      	mov	r0, r3
 8000f16:	4b35      	ldr	r3, [pc, #212]	; (8000fec <main+0x194>)
 8000f18:	785b      	ldrb	r3, [r3, #1]
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	4b33      	ldr	r3, [pc, #204]	; (8000fec <main+0x194>)
 8000f1e:	789b      	ldrb	r3, [r3, #2]
 8000f20:	4619      	mov	r1, r3
 8000f22:	4b32      	ldr	r3, [pc, #200]	; (8000fec <main+0x194>)
 8000f24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f28:	9302      	str	r3, [sp, #8]
 8000f2a:	9101      	str	r1, [sp, #4]
 8000f2c:	9200      	str	r2, [sp, #0]
 8000f2e:	4603      	mov	r3, r0
 8000f30:	4a2f      	ldr	r2, [pc, #188]	; (8000ff0 <main+0x198>)
 8000f32:	4930      	ldr	r1, [pc, #192]	; (8000ff4 <main+0x19c>)
 8000f34:	482e      	ldr	r0, [pc, #184]	; (8000ff0 <main+0x198>)
 8000f36:	f003 fafb 	bl	8004530 <siprintf>
			  HAL_UART_Transmit(&huart1, AlarmIsOn, 26, 26);
 8000f3a:	231a      	movs	r3, #26
 8000f3c:	221a      	movs	r2, #26
 8000f3e:	492c      	ldr	r1, [pc, #176]	; (8000ff0 <main+0x198>)
 8000f40:	4822      	ldr	r0, [pc, #136]	; (8000fcc <main+0x174>)
 8000f42:	f002 fc62 	bl	800380a <HAL_UART_Transmit>
		  }
		  SetAlarm = 0;
 8000f46:	4b23      	ldr	r3, [pc, #140]	; (8000fd4 <main+0x17c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	701a      	strb	r2, [r3, #0]
	  }

	  GetTimeDate();
 8000f4c:	f7ff fdda 	bl	8000b04 <GetTimeDate>

	  if (alarm)
 8000f50:	4b29      	ldr	r3, [pc, #164]	; (8000ff8 <main+0x1a0>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d004      	beq.n	8000f62 <main+0x10a>
	  {
		  ToDoOnAlarm();
 8000f58:	f7ff ff74 	bl	8000e44 <ToDoOnAlarm>
		  alarm = 0;
 8000f5c:	4b26      	ldr	r3, [pc, #152]	; (8000ff8 <main+0x1a0>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	701a      	strb	r2, [r3, #0]
	  }

//	  1000 milliseconds is just a time, taken from nothing, during that RX interrupts will be disabled
	  NowTime = HAL_GetTick();
 8000f62:	f000 fcdd 	bl	8001920 <HAL_GetTick>
 8000f66:	4603      	mov	r3, r0
 8000f68:	4a24      	ldr	r2, [pc, #144]	; (8000ffc <main+0x1a4>)
 8000f6a:	6013      	str	r3, [r2, #0]
	  if ((IgnoringFlag == 1) && ((NowTime - StartIgnoringTimer) > 1000))
 8000f6c:	4b24      	ldr	r3, [pc, #144]	; (8001000 <main+0x1a8>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d123      	bne.n	8000fbc <main+0x164>
 8000f74:	4b21      	ldr	r3, [pc, #132]	; (8000ffc <main+0x1a4>)
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4b22      	ldr	r3, [pc, #136]	; (8001004 <main+0x1ac>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f82:	d91b      	bls.n	8000fbc <main+0x164>
//	  if (NowTime - StartIgnoringTimer > 1000)
	  {
		  CharCounter = 0;
 8000f84:	4b20      	ldr	r3, [pc, #128]	; (8001008 <main+0x1b0>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
		  IgnoringFlag = 0;
 8000f8a:	4b1d      	ldr	r3, [pc, #116]	; (8001000 <main+0x1a8>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
		  __HAL_UART_CLEAR_OREFLAG(&huart1);
 8000f90:	2300      	movs	r3, #0
 8000f92:	607b      	str	r3, [r7, #4]
 8000f94:	4b0d      	ldr	r3, [pc, #52]	; (8000fcc <main+0x174>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	607b      	str	r3, [r7, #4]
 8000f9c:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <main+0x174>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	607b      	str	r3, [r7, #4]
 8000fa4:	687b      	ldr	r3, [r7, #4]
		  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8000fa6:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <main+0x174>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	68da      	ldr	r2, [r3, #12]
 8000fac:	4b07      	ldr	r3, [pc, #28]	; (8000fcc <main+0x174>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f042 0220 	orr.w	r2, r2, #32
 8000fb4:	60da      	str	r2, [r3, #12]
		  HappyToggling(50);
 8000fb6:	2032      	movs	r0, #50	; 0x32
 8000fb8:	f7ff fd00 	bl	80009bc <HappyToggling>
	  }

	  Rewind5Sec();
 8000fbc:	f7ff fea8 	bl	8000d10 <Rewind5Sec>
	  Forwardd5Sec();
 8000fc0:	f7ff fee8 	bl	8000d94 <Forwardd5Sec>
	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000fc4:	e76f      	b.n	8000ea6 <main+0x4e>
 8000fc6:	bf00      	nop
 8000fc8:	2000014c 	.word	0x2000014c
 8000fcc:	20000104 	.word	0x20000104
 8000fd0:	40021400 	.word	0x40021400
 8000fd4:	200000ed 	.word	0x200000ed
 8000fd8:	2000019c 	.word	0x2000019c
 8000fdc:	200001ad 	.word	0x200001ad
 8000fe0:	200000c0 	.word	0x200000c0
 8000fe4:	200000ee 	.word	0x200000ee
 8000fe8:	200000ef 	.word	0x200000ef
 8000fec:	200000c4 	.word	0x200000c4
 8000ff0:	20000008 	.word	0x20000008
 8000ff4:	08004ee0 	.word	0x08004ee0
 8000ff8:	200000ec 	.word	0x200000ec
 8000ffc:	200001a0 	.word	0x200001a0
 8001000:	200000c1 	.word	0x200000c1
 8001004:	20000198 	.word	0x20000198
 8001008:	20000195 	.word	0x20000195

0800100c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b098      	sub	sp, #96	; 0x60
 8001010:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001012:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001016:	2230      	movs	r2, #48	; 0x30
 8001018:	2100      	movs	r1, #0
 800101a:	4618      	mov	r0, r3
 800101c:	f003 fa80 	bl	8004520 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001020:	f107 031c 	add.w	r3, r7, #28
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	609a      	str	r2, [r3, #8]
 800102c:	60da      	str	r2, [r3, #12]
 800102e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001030:	f107 030c 	add.w	r3, r7, #12
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	60bb      	str	r3, [r7, #8]
 8001042:	4b2b      	ldr	r3, [pc, #172]	; (80010f0 <SystemClock_Config+0xe4>)
 8001044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001046:	4a2a      	ldr	r2, [pc, #168]	; (80010f0 <SystemClock_Config+0xe4>)
 8001048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800104c:	6413      	str	r3, [r2, #64]	; 0x40
 800104e:	4b28      	ldr	r3, [pc, #160]	; (80010f0 <SystemClock_Config+0xe4>)
 8001050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800105a:	2300      	movs	r3, #0
 800105c:	607b      	str	r3, [r7, #4]
 800105e:	4b25      	ldr	r3, [pc, #148]	; (80010f4 <SystemClock_Config+0xe8>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a24      	ldr	r2, [pc, #144]	; (80010f4 <SystemClock_Config+0xe8>)
 8001064:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001068:	6013      	str	r3, [r2, #0]
 800106a:	4b22      	ldr	r3, [pc, #136]	; (80010f4 <SystemClock_Config+0xe8>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001076:	2306      	movs	r3, #6
 8001078:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800107a:	2301      	movs	r3, #1
 800107c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800107e:	2301      	movs	r3, #1
 8001080:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001082:	2310      	movs	r3, #16
 8001084:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001086:	2300      	movs	r3, #0
 8001088:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800108a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800108e:	4618      	mov	r0, r3
 8001090:	f001 f840 	bl	8002114 <HAL_RCC_OscConfig>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800109a:	f000 f931 	bl	8001300 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109e:	230f      	movs	r3, #15
 80010a0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010a2:	2300      	movs	r3, #0
 80010a4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a6:	2300      	movs	r3, #0
 80010a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010aa:	2300      	movs	r3, #0
 80010ac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ae:	2300      	movs	r3, #0
 80010b0:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010b2:	f107 031c 	add.w	r3, r7, #28
 80010b6:	2100      	movs	r1, #0
 80010b8:	4618      	mov	r0, r3
 80010ba:	f001 faa3 	bl	8002604 <HAL_RCC_ClockConfig>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80010c4:	f000 f91c 	bl	8001300 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80010c8:	2302      	movs	r3, #2
 80010ca:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80010cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010d0:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010d2:	f107 030c 	add.w	r3, r7, #12
 80010d6:	4618      	mov	r0, r3
 80010d8:	f001 fc90 	bl	80029fc <HAL_RCCEx_PeriphCLKConfig>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <SystemClock_Config+0xda>
  {
    Error_Handler();
 80010e2:	f000 f90d 	bl	8001300 <Error_Handler>
  }
}
 80010e6:	bf00      	nop
 80010e8:	3760      	adds	r7, #96	; 0x60
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40023800 	.word	0x40023800
 80010f4:	40007000 	.word	0x40007000

080010f8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80010fc:	4b0f      	ldr	r3, [pc, #60]	; (800113c <MX_RTC_Init+0x44>)
 80010fe:	4a10      	ldr	r2, [pc, #64]	; (8001140 <MX_RTC_Init+0x48>)
 8001100:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001102:	4b0e      	ldr	r3, [pc, #56]	; (800113c <MX_RTC_Init+0x44>)
 8001104:	2200      	movs	r2, #0
 8001106:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001108:	4b0c      	ldr	r3, [pc, #48]	; (800113c <MX_RTC_Init+0x44>)
 800110a:	227f      	movs	r2, #127	; 0x7f
 800110c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800110e:	4b0b      	ldr	r3, [pc, #44]	; (800113c <MX_RTC_Init+0x44>)
 8001110:	22ff      	movs	r2, #255	; 0xff
 8001112:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001114:	4b09      	ldr	r3, [pc, #36]	; (800113c <MX_RTC_Init+0x44>)
 8001116:	2200      	movs	r2, #0
 8001118:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800111a:	4b08      	ldr	r3, [pc, #32]	; (800113c <MX_RTC_Init+0x44>)
 800111c:	2200      	movs	r2, #0
 800111e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001120:	4b06      	ldr	r3, [pc, #24]	; (800113c <MX_RTC_Init+0x44>)
 8001122:	2200      	movs	r2, #0
 8001124:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001126:	4805      	ldr	r0, [pc, #20]	; (800113c <MX_RTC_Init+0x44>)
 8001128:	f001 fd4a 	bl	8002bc0 <HAL_RTC_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001132:	f000 f8e5 	bl	8001300 <Error_Handler>
//  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	2000014c 	.word	0x2000014c
 8001140:	40002800 	.word	0x40002800

08001144 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001148:	4b11      	ldr	r3, [pc, #68]	; (8001190 <MX_USART1_UART_Init+0x4c>)
 800114a:	4a12      	ldr	r2, [pc, #72]	; (8001194 <MX_USART1_UART_Init+0x50>)
 800114c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800114e:	4b10      	ldr	r3, [pc, #64]	; (8001190 <MX_USART1_UART_Init+0x4c>)
 8001150:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001154:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001156:	4b0e      	ldr	r3, [pc, #56]	; (8001190 <MX_USART1_UART_Init+0x4c>)
 8001158:	2200      	movs	r2, #0
 800115a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800115c:	4b0c      	ldr	r3, [pc, #48]	; (8001190 <MX_USART1_UART_Init+0x4c>)
 800115e:	2200      	movs	r2, #0
 8001160:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001162:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <MX_USART1_UART_Init+0x4c>)
 8001164:	2200      	movs	r2, #0
 8001166:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001168:	4b09      	ldr	r3, [pc, #36]	; (8001190 <MX_USART1_UART_Init+0x4c>)
 800116a:	220c      	movs	r2, #12
 800116c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800116e:	4b08      	ldr	r3, [pc, #32]	; (8001190 <MX_USART1_UART_Init+0x4c>)
 8001170:	2200      	movs	r2, #0
 8001172:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001174:	4b06      	ldr	r3, [pc, #24]	; (8001190 <MX_USART1_UART_Init+0x4c>)
 8001176:	2200      	movs	r2, #0
 8001178:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800117a:	4805      	ldr	r0, [pc, #20]	; (8001190 <MX_USART1_UART_Init+0x4c>)
 800117c:	f002 faf8 	bl	8003770 <HAL_UART_Init>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001186:	f000 f8bb 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000104 	.word	0x20000104
 8001194:	40011000 	.word	0x40011000

08001198 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08c      	sub	sp, #48	; 0x30
 800119c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119e:	f107 031c 	add.w	r3, r7, #28
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	60da      	str	r2, [r3, #12]
 80011ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	61bb      	str	r3, [r7, #24]
 80011b2:	4b4e      	ldr	r3, [pc, #312]	; (80012ec <MX_GPIO_Init+0x154>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	4a4d      	ldr	r2, [pc, #308]	; (80012ec <MX_GPIO_Init+0x154>)
 80011b8:	f043 0310 	orr.w	r3, r3, #16
 80011bc:	6313      	str	r3, [r2, #48]	; 0x30
 80011be:	4b4b      	ldr	r3, [pc, #300]	; (80012ec <MX_GPIO_Init+0x154>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	f003 0310 	and.w	r3, r3, #16
 80011c6:	61bb      	str	r3, [r7, #24]
 80011c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
 80011ce:	4b47      	ldr	r3, [pc, #284]	; (80012ec <MX_GPIO_Init+0x154>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	4a46      	ldr	r2, [pc, #280]	; (80012ec <MX_GPIO_Init+0x154>)
 80011d4:	f043 0304 	orr.w	r3, r3, #4
 80011d8:	6313      	str	r3, [r2, #48]	; 0x30
 80011da:	4b44      	ldr	r3, [pc, #272]	; (80012ec <MX_GPIO_Init+0x154>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	f003 0304 	and.w	r3, r3, #4
 80011e2:	617b      	str	r3, [r7, #20]
 80011e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	4b40      	ldr	r3, [pc, #256]	; (80012ec <MX_GPIO_Init+0x154>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	4a3f      	ldr	r2, [pc, #252]	; (80012ec <MX_GPIO_Init+0x154>)
 80011f0:	f043 0320 	orr.w	r3, r3, #32
 80011f4:	6313      	str	r3, [r2, #48]	; 0x30
 80011f6:	4b3d      	ldr	r3, [pc, #244]	; (80012ec <MX_GPIO_Init+0x154>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	f003 0320 	and.w	r3, r3, #32
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	4b39      	ldr	r3, [pc, #228]	; (80012ec <MX_GPIO_Init+0x154>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	4a38      	ldr	r2, [pc, #224]	; (80012ec <MX_GPIO_Init+0x154>)
 800120c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001210:	6313      	str	r3, [r2, #48]	; 0x30
 8001212:	4b36      	ldr	r3, [pc, #216]	; (80012ec <MX_GPIO_Init+0x154>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	60bb      	str	r3, [r7, #8]
 8001222:	4b32      	ldr	r3, [pc, #200]	; (80012ec <MX_GPIO_Init+0x154>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001226:	4a31      	ldr	r2, [pc, #196]	; (80012ec <MX_GPIO_Init+0x154>)
 8001228:	f043 0302 	orr.w	r3, r3, #2
 800122c:	6313      	str	r3, [r2, #48]	; 0x30
 800122e:	4b2f      	ldr	r3, [pc, #188]	; (80012ec <MX_GPIO_Init+0x154>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	f003 0302 	and.w	r3, r3, #2
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	4b2b      	ldr	r3, [pc, #172]	; (80012ec <MX_GPIO_Init+0x154>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	4a2a      	ldr	r2, [pc, #168]	; (80012ec <MX_GPIO_Init+0x154>)
 8001244:	f043 0301 	orr.w	r3, r3, #1
 8001248:	6313      	str	r3, [r2, #48]	; 0x30
 800124a:	4b28      	ldr	r3, [pc, #160]	; (80012ec <MX_GPIO_Init+0x154>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	f003 0301 	and.w	r3, r3, #1
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800125c:	4824      	ldr	r0, [pc, #144]	; (80012f0 <MX_GPIO_Init+0x158>)
 800125e:	f000 ff01 	bl	8002064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OpenDoor_GPIO_Port, OpenDoor_Pin, GPIO_PIN_SET);
 8001262:	2201      	movs	r2, #1
 8001264:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001268:	4822      	ldr	r0, [pc, #136]	; (80012f4 <MX_GPIO_Init+0x15c>)
 800126a:	f000 fefb 	bl	8002064 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY1_Pin KEY0_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY0_Pin;
 800126e:	2318      	movs	r3, #24
 8001270:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001272:	4b21      	ldr	r3, [pc, #132]	; (80012f8 <MX_GPIO_Init+0x160>)
 8001274:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001276:	2301      	movs	r3, #1
 8001278:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800127a:	f107 031c 	add.w	r3, r7, #28
 800127e:	4619      	mov	r1, r3
 8001280:	481e      	ldr	r0, [pc, #120]	; (80012fc <MX_GPIO_Init+0x164>)
 8001282:	f000 fd53 	bl	8001d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
 8001286:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800128a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800128c:	2311      	movs	r3, #17
 800128e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001294:	2300      	movs	r3, #0
 8001296:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001298:	f107 031c 	add.w	r3, r7, #28
 800129c:	4619      	mov	r1, r3
 800129e:	4814      	ldr	r0, [pc, #80]	; (80012f0 <MX_GPIO_Init+0x158>)
 80012a0:	f000 fd44 	bl	8001d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : OpenDoor_Pin */
  GPIO_InitStruct.Pin = OpenDoor_Pin;
 80012a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80012aa:	2311      	movs	r3, #17
 80012ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b2:	2300      	movs	r3, #0
 80012b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OpenDoor_GPIO_Port, &GPIO_InitStruct);
 80012b6:	f107 031c 	add.w	r3, r7, #28
 80012ba:	4619      	mov	r1, r3
 80012bc:	480d      	ldr	r0, [pc, #52]	; (80012f4 <MX_GPIO_Init+0x15c>)
 80012be:	f000 fd35 	bl	8001d2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2102      	movs	r1, #2
 80012c6:	2009      	movs	r0, #9
 80012c8:	f000 fc59 	bl	8001b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80012cc:	2009      	movs	r0, #9
 80012ce:	f000 fc72 	bl	8001bb6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 2, 0);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2102      	movs	r1, #2
 80012d6:	200a      	movs	r0, #10
 80012d8:	f000 fc51 	bl	8001b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80012dc:	200a      	movs	r0, #10
 80012de:	f000 fc6a 	bl	8001bb6 <HAL_NVIC_EnableIRQ>

}
 80012e2:	bf00      	nop
 80012e4:	3730      	adds	r7, #48	; 0x30
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40023800 	.word	0x40023800
 80012f0:	40021400 	.word	0x40021400
 80012f4:	40020400 	.word	0x40020400
 80012f8:	10110000 	.word	0x10110000
 80012fc:	40021000 	.word	0x40021000

08001300 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001304:	b672      	cpsid	i
}
 8001306:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001308:	e7fe      	b.n	8001308 <Error_Handler+0x8>
	...

0800130c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001312:	2300      	movs	r3, #0
 8001314:	607b      	str	r3, [r7, #4]
 8001316:	4b10      	ldr	r3, [pc, #64]	; (8001358 <HAL_MspInit+0x4c>)
 8001318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131a:	4a0f      	ldr	r2, [pc, #60]	; (8001358 <HAL_MspInit+0x4c>)
 800131c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001320:	6453      	str	r3, [r2, #68]	; 0x44
 8001322:	4b0d      	ldr	r3, [pc, #52]	; (8001358 <HAL_MspInit+0x4c>)
 8001324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001326:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800132a:	607b      	str	r3, [r7, #4]
 800132c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800132e:	2300      	movs	r3, #0
 8001330:	603b      	str	r3, [r7, #0]
 8001332:	4b09      	ldr	r3, [pc, #36]	; (8001358 <HAL_MspInit+0x4c>)
 8001334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001336:	4a08      	ldr	r2, [pc, #32]	; (8001358 <HAL_MspInit+0x4c>)
 8001338:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800133c:	6413      	str	r3, [r2, #64]	; 0x40
 800133e:	4b06      	ldr	r3, [pc, #24]	; (8001358 <HAL_MspInit+0x4c>)
 8001340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	40023800 	.word	0x40023800

0800135c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a08      	ldr	r2, [pc, #32]	; (800138c <HAL_RTC_MspInit+0x30>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d10a      	bne.n	8001384 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800136e:	4b08      	ldr	r3, [pc, #32]	; (8001390 <HAL_RTC_MspInit+0x34>)
 8001370:	2201      	movs	r2, #1
 8001372:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001374:	2200      	movs	r2, #0
 8001376:	2100      	movs	r1, #0
 8001378:	2029      	movs	r0, #41	; 0x29
 800137a:	f000 fc00 	bl	8001b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800137e:	2029      	movs	r0, #41	; 0x29
 8001380:	f000 fc19 	bl	8001bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001384:	bf00      	nop
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	40002800 	.word	0x40002800
 8001390:	42470e3c 	.word	0x42470e3c

08001394 <HAL_RTC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a06      	ldr	r2, [pc, #24]	; (80013bc <HAL_RTC_MspDeInit+0x28>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d105      	bne.n	80013b2 <HAL_RTC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspDeInit 0 */

  /* USER CODE END RTC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RTC_DISABLE();
 80013a6:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <HAL_RTC_MspDeInit+0x2c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]

    /* RTC interrupt DeInit */
    HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 80013ac:	2029      	movs	r0, #41	; 0x29
 80013ae:	f000 fc10 	bl	8001bd2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN RTC_MspDeInit 1 */

  /* USER CODE END RTC_MspDeInit 1 */
  }

}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40002800 	.word	0x40002800
 80013c0:	42470e3c 	.word	0x42470e3c

080013c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b08a      	sub	sp, #40	; 0x28
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
 80013da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a1d      	ldr	r2, [pc, #116]	; (8001458 <HAL_UART_MspInit+0x94>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d134      	bne.n	8001450 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	613b      	str	r3, [r7, #16]
 80013ea:	4b1c      	ldr	r3, [pc, #112]	; (800145c <HAL_UART_MspInit+0x98>)
 80013ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ee:	4a1b      	ldr	r2, [pc, #108]	; (800145c <HAL_UART_MspInit+0x98>)
 80013f0:	f043 0310 	orr.w	r3, r3, #16
 80013f4:	6453      	str	r3, [r2, #68]	; 0x44
 80013f6:	4b19      	ldr	r3, [pc, #100]	; (800145c <HAL_UART_MspInit+0x98>)
 80013f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013fa:	f003 0310 	and.w	r3, r3, #16
 80013fe:	613b      	str	r3, [r7, #16]
 8001400:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	4b15      	ldr	r3, [pc, #84]	; (800145c <HAL_UART_MspInit+0x98>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	4a14      	ldr	r2, [pc, #80]	; (800145c <HAL_UART_MspInit+0x98>)
 800140c:	f043 0301 	orr.w	r3, r3, #1
 8001410:	6313      	str	r3, [r2, #48]	; 0x30
 8001412:	4b12      	ldr	r3, [pc, #72]	; (800145c <HAL_UART_MspInit+0x98>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800141e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001424:	2302      	movs	r3, #2
 8001426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001428:	2300      	movs	r3, #0
 800142a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800142c:	2303      	movs	r3, #3
 800142e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001430:	2307      	movs	r3, #7
 8001432:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001434:	f107 0314 	add.w	r3, r7, #20
 8001438:	4619      	mov	r1, r3
 800143a:	4809      	ldr	r0, [pc, #36]	; (8001460 <HAL_UART_MspInit+0x9c>)
 800143c:	f000 fc76 	bl	8001d2c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001440:	2200      	movs	r2, #0
 8001442:	2100      	movs	r1, #0
 8001444:	2025      	movs	r0, #37	; 0x25
 8001446:	f000 fb9a 	bl	8001b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800144a:	2025      	movs	r0, #37	; 0x25
 800144c:	f000 fbb3 	bl	8001bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001450:	bf00      	nop
 8001452:	3728      	adds	r7, #40	; 0x28
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40011000 	.word	0x40011000
 800145c:	40023800 	.word	0x40023800
 8001460:	40020000 	.word	0x40020000

08001464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001468:	e7fe      	b.n	8001468 <NMI_Handler+0x4>

0800146a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800146e:	e7fe      	b.n	800146e <HardFault_Handler+0x4>

08001470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001474:	e7fe      	b.n	8001474 <MemManage_Handler+0x4>

08001476 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800147a:	e7fe      	b.n	800147a <BusFault_Handler+0x4>

0800147c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001480:	e7fe      	b.n	8001480 <UsageFault_Handler+0x4>

08001482 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr

0800149e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800149e:	b480      	push	{r7}
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014a2:	bf00      	nop
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014b0:	f000 fa22 	bl	80018f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

//	jitter solver
	if (HAL_GetTick() - JitterButtonK1 > 300)
 80014bc:	f000 fa30 	bl	8001920 <HAL_GetTick>
 80014c0:	4603      	mov	r3, r0
 80014c2:	4a0a      	ldr	r2, [pc, #40]	; (80014ec <EXTI3_IRQHandler+0x34>)
 80014c4:	7812      	ldrb	r2, [r2, #0]
 80014c6:	1a9b      	subs	r3, r3, r2
 80014c8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80014cc:	d908      	bls.n	80014e0 <EXTI3_IRQHandler+0x28>
	{
		JitterButtonK1 = HAL_GetTick();
 80014ce:	f000 fa27 	bl	8001920 <HAL_GetTick>
 80014d2:	4603      	mov	r3, r0
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	4b05      	ldr	r3, [pc, #20]	; (80014ec <EXTI3_IRQHandler+0x34>)
 80014d8:	701a      	strb	r2, [r3, #0]

//		here is our action on KEY1 button
		K1isPressed = 1;
 80014da:	4b05      	ldr	r3, [pc, #20]	; (80014f0 <EXTI3_IRQHandler+0x38>)
 80014dc:	2201      	movs	r2, #1
 80014de:	701a      	strb	r2, [r3, #0]
	}

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80014e0:	2008      	movs	r0, #8
 80014e2:	f000 fdf3 	bl	80020cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	200000ad 	.word	0x200000ad
 80014f0:	20000149 	.word	0x20000149

080014f4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

//	jitter solver
	if (HAL_GetTick() - JitterButtonK0 > 300)
 80014f8:	f000 fa12 	bl	8001920 <HAL_GetTick>
 80014fc:	4603      	mov	r3, r0
 80014fe:	4a0a      	ldr	r2, [pc, #40]	; (8001528 <EXTI4_IRQHandler+0x34>)
 8001500:	7812      	ldrb	r2, [r2, #0]
 8001502:	1a9b      	subs	r3, r3, r2
 8001504:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001508:	d908      	bls.n	800151c <EXTI4_IRQHandler+0x28>
	{
		JitterButtonK0 = HAL_GetTick();
 800150a:	f000 fa09 	bl	8001920 <HAL_GetTick>
 800150e:	4603      	mov	r3, r0
 8001510:	b2da      	uxtb	r2, r3
 8001512:	4b05      	ldr	r3, [pc, #20]	; (8001528 <EXTI4_IRQHandler+0x34>)
 8001514:	701a      	strb	r2, [r3, #0]

//		here is our action on KEY0 button
		K0isPressed = 1;
 8001516:	4b05      	ldr	r3, [pc, #20]	; (800152c <EXTI4_IRQHandler+0x38>)
 8001518:	2201      	movs	r2, #1
 800151a:	701a      	strb	r2, [r3, #0]
	}

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800151c:	2010      	movs	r0, #16
 800151e:	f000 fdd5 	bl	80020cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	200000ac 	.word	0x200000ac
 800152c:	20000148 	.word	0x20000148

08001530 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001530:	b590      	push	{r4, r7, lr}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001536:	4874      	ldr	r0, [pc, #464]	; (8001708 <USART1_IRQHandler+0x1d8>)
 8001538:	f002 fa9c 	bl	8003a74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  HAL_UART_Receive(&huart1, RxData, 1, 10);
 800153c:	230a      	movs	r3, #10
 800153e:	2201      	movs	r2, #1
 8001540:	4972      	ldr	r1, [pc, #456]	; (800170c <USART1_IRQHandler+0x1dc>)
 8001542:	4871      	ldr	r0, [pc, #452]	; (8001708 <USART1_IRQHandler+0x1d8>)
 8001544:	f002 f9f3 	bl	800392e <HAL_UART_Receive>
  Buffer[CharCounter] = *RxData;
 8001548:	4b71      	ldr	r3, [pc, #452]	; (8001710 <USART1_IRQHandler+0x1e0>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	461a      	mov	r2, r3
 800154e:	4b6f      	ldr	r3, [pc, #444]	; (800170c <USART1_IRQHandler+0x1dc>)
 8001550:	7819      	ldrb	r1, [r3, #0]
 8001552:	4b70      	ldr	r3, [pc, #448]	; (8001714 <USART1_IRQHandler+0x1e4>)
 8001554:	5499      	strb	r1, [r3, r2]
  CharCounter++;
 8001556:	4b6e      	ldr	r3, [pc, #440]	; (8001710 <USART1_IRQHandler+0x1e0>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	3301      	adds	r3, #1
 800155c:	b2da      	uxtb	r2, r3
 800155e:	4b6c      	ldr	r3, [pc, #432]	; (8001710 <USART1_IRQHandler+0x1e0>)
 8001560:	701a      	strb	r2, [r3, #0]

  if (CharCounter == strlen(OpenMessage))
 8001562:	4b6b      	ldr	r3, [pc, #428]	; (8001710 <USART1_IRQHandler+0x1e0>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	461c      	mov	r4, r3
 8001568:	486b      	ldr	r0, [pc, #428]	; (8001718 <USART1_IRQHandler+0x1e8>)
 800156a:	f7fe fe31 	bl	80001d0 <strlen>
 800156e:	4603      	mov	r3, r0
 8001570:	429c      	cmp	r4, r3
 8001572:	d143      	bne.n	80015fc <USART1_IRQHandler+0xcc>
  {
	  StartIgnoringTimer = HAL_GetTick();
 8001574:	f000 f9d4 	bl	8001920 <HAL_GetTick>
 8001578:	4603      	mov	r3, r0
 800157a:	4a68      	ldr	r2, [pc, #416]	; (800171c <USART1_IRQHandler+0x1ec>)
 800157c:	6013      	str	r3, [r2, #0]
	  uint8_t loop;
	  for (loop = 0; loop < CharCounter; loop++)
 800157e:	2300      	movs	r3, #0
 8001580:	71fb      	strb	r3, [r7, #7]
 8001582:	e034      	b.n	80015ee <USART1_IRQHandler+0xbe>
	  {
		  if (Buffer[loop] == OpenMessage[loop])
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	4a63      	ldr	r2, [pc, #396]	; (8001714 <USART1_IRQHandler+0x1e4>)
 8001588:	5cd2      	ldrb	r2, [r2, r3]
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	4962      	ldr	r1, [pc, #392]	; (8001718 <USART1_IRQHandler+0x1e8>)
 800158e:	5ccb      	ldrb	r3, [r1, r3]
 8001590:	429a      	cmp	r2, r3
 8001592:	d132      	bne.n	80015fa <USART1_IRQHandler+0xca>
		  {
			  if (loop == CharCounter-1)
 8001594:	79fa      	ldrb	r2, [r7, #7]
 8001596:	4b5e      	ldr	r3, [pc, #376]	; (8001710 <USART1_IRQHandler+0x1e0>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	3b01      	subs	r3, #1
 800159c:	429a      	cmp	r2, r3
 800159e:	d123      	bne.n	80015e8 <USART1_IRQHandler+0xb8>
			  {
				  IgnoringFlag = 1;
 80015a0:	4b5f      	ldr	r3, [pc, #380]	; (8001720 <USART1_IRQHandler+0x1f0>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	701a      	strb	r2, [r3, #0]
				  __HAL_UART_DISABLE_IT(&huart1, UART_IT_RXNE);
 80015a6:	4b58      	ldr	r3, [pc, #352]	; (8001708 <USART1_IRQHandler+0x1d8>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	68da      	ldr	r2, [r3, #12]
 80015ac:	4b56      	ldr	r3, [pc, #344]	; (8001708 <USART1_IRQHandler+0x1d8>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f022 0220 	bic.w	r2, r2, #32
 80015b4:	60da      	str	r2, [r3, #12]
				  if (IsAlarmSetBeforeNow())
 80015b6:	f7ff faef 	bl	8000b98 <IsAlarmSetBeforeNow>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d013      	beq.n	80015e8 <USART1_IRQHandler+0xb8>
				  {
					  HAL_GPIO_WritePin(OpenDoor_GPIO_Port, OpenDoor_Pin, RESET);
 80015c0:	2200      	movs	r2, #0
 80015c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015c6:	4857      	ldr	r0, [pc, #348]	; (8001724 <USART1_IRQHandler+0x1f4>)
 80015c8:	f000 fd4c 	bl	8002064 <HAL_GPIO_WritePin>
					  HAL_UART_Transmit(&huart1, Buffer, CharCounter, 10);
 80015cc:	4b50      	ldr	r3, [pc, #320]	; (8001710 <USART1_IRQHandler+0x1e0>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	b29a      	uxth	r2, r3
 80015d2:	230a      	movs	r3, #10
 80015d4:	494f      	ldr	r1, [pc, #316]	; (8001714 <USART1_IRQHandler+0x1e4>)
 80015d6:	484c      	ldr	r0, [pc, #304]	; (8001708 <USART1_IRQHandler+0x1d8>)
 80015d8:	f002 f917 	bl	800380a <HAL_UART_Transmit>
					  HAL_GPIO_WritePin(OpenDoor_GPIO_Port, OpenDoor_Pin, SET);
 80015dc:	2201      	movs	r2, #1
 80015de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015e2:	4850      	ldr	r0, [pc, #320]	; (8001724 <USART1_IRQHandler+0x1f4>)
 80015e4:	f000 fd3e 	bl	8002064 <HAL_GPIO_WritePin>
	  for (loop = 0; loop < CharCounter; loop++)
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	3301      	adds	r3, #1
 80015ec:	71fb      	strb	r3, [r7, #7]
 80015ee:	4b48      	ldr	r3, [pc, #288]	; (8001710 <USART1_IRQHandler+0x1e0>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	79fa      	ldrb	r2, [r7, #7]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d3c5      	bcc.n	8001584 <USART1_IRQHandler+0x54>
 80015f8:	e000      	b.n	80015fc <USART1_IRQHandler+0xcc>

			  }
			  continue;
		  }
		  else
			  break;
 80015fa:	bf00      	nop
	  }
  }

  if (CharCounter == strlen(SetMessage))
 80015fc:	4b44      	ldr	r3, [pc, #272]	; (8001710 <USART1_IRQHandler+0x1e0>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	461c      	mov	r4, r3
 8001602:	4849      	ldr	r0, [pc, #292]	; (8001728 <USART1_IRQHandler+0x1f8>)
 8001604:	f7fe fde4 	bl	80001d0 <strlen>
 8001608:	4603      	mov	r3, r0
 800160a:	429c      	cmp	r4, r3
 800160c:	d177      	bne.n	80016fe <USART1_IRQHandler+0x1ce>
  {
	  uint8_t loop;
	  for (loop = 0; loop < CharCounter; loop++)
 800160e:	2300      	movs	r3, #0
 8001610:	71bb      	strb	r3, [r7, #6]
 8001612:	e06d      	b.n	80016f0 <USART1_IRQHandler+0x1c0>
	  {
		  if isdigit((uint8_t)Buffer[loop])
 8001614:	79bb      	ldrb	r3, [r7, #6]
 8001616:	4a3f      	ldr	r2, [pc, #252]	; (8001714 <USART1_IRQHandler+0x1e4>)
 8001618:	5cd3      	ldrb	r3, [r2, r3]
 800161a:	3301      	adds	r3, #1
 800161c:	4a43      	ldr	r2, [pc, #268]	; (800172c <USART1_IRQHandler+0x1fc>)
 800161e:	4413      	add	r3, r2
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	f003 0304 	and.w	r3, r3, #4
 8001626:	2b00      	cmp	r3, #0
 8001628:	d068      	beq.n	80016fc <USART1_IRQHandler+0x1cc>
		  {
			  if (loop == CharCounter-1)
 800162a:	79ba      	ldrb	r2, [r7, #6]
 800162c:	4b38      	ldr	r3, [pc, #224]	; (8001710 <USART1_IRQHandler+0x1e0>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	3b01      	subs	r3, #1
 8001632:	429a      	cmp	r2, r3
 8001634:	d159      	bne.n	80016ea <USART1_IRQHandler+0x1ba>
			  {
				  IgnoringFlag = 1;
 8001636:	4b3a      	ldr	r3, [pc, #232]	; (8001720 <USART1_IRQHandler+0x1f0>)
 8001638:	2201      	movs	r2, #1
 800163a:	701a      	strb	r2, [r3, #0]
				  __HAL_UART_DISABLE_IT(&huart1, UART_IT_RXNE);
 800163c:	4b32      	ldr	r3, [pc, #200]	; (8001708 <USART1_IRQHandler+0x1d8>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	68da      	ldr	r2, [r3, #12]
 8001642:	4b31      	ldr	r3, [pc, #196]	; (8001708 <USART1_IRQHandler+0x1d8>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f022 0220 	bic.w	r2, r2, #32
 800164a:	60da      	str	r2, [r3, #12]
//				  HAL_UART_Transmit(&huart1, Buffer, CharCounter, 10);

//				  check if all the received numbers are valid to set for alarm
				  Hstr[0] = (uint8_t)Buffer[0];
 800164c:	4b31      	ldr	r3, [pc, #196]	; (8001714 <USART1_IRQHandler+0x1e4>)
 800164e:	781a      	ldrb	r2, [r3, #0]
 8001650:	4b37      	ldr	r3, [pc, #220]	; (8001730 <USART1_IRQHandler+0x200>)
 8001652:	701a      	strb	r2, [r3, #0]
				  Hstr[1] = (uint8_t)Buffer[1];
 8001654:	4b2f      	ldr	r3, [pc, #188]	; (8001714 <USART1_IRQHandler+0x1e4>)
 8001656:	785a      	ldrb	r2, [r3, #1]
 8001658:	4b35      	ldr	r3, [pc, #212]	; (8001730 <USART1_IRQHandler+0x200>)
 800165a:	705a      	strb	r2, [r3, #1]
				  SetHours = atoi(Hstr);
 800165c:	4834      	ldr	r0, [pc, #208]	; (8001730 <USART1_IRQHandler+0x200>)
 800165e:	f002 ff31 	bl	80044c4 <atoi>
 8001662:	4603      	mov	r3, r0
 8001664:	b2da      	uxtb	r2, r3
 8001666:	4b33      	ldr	r3, [pc, #204]	; (8001734 <USART1_IRQHandler+0x204>)
 8001668:	701a      	strb	r2, [r3, #0]
				  if ( (SetHours >= 0) && (SetHours <= 23) )
 800166a:	4b32      	ldr	r3, [pc, #200]	; (8001734 <USART1_IRQHandler+0x204>)
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	2b17      	cmp	r3, #23
 8001670:	d83b      	bhi.n	80016ea <USART1_IRQHandler+0x1ba>
				  {
					  Mstr[0] = (uint8_t)Buffer[2];
 8001672:	4b28      	ldr	r3, [pc, #160]	; (8001714 <USART1_IRQHandler+0x1e4>)
 8001674:	789a      	ldrb	r2, [r3, #2]
 8001676:	4b30      	ldr	r3, [pc, #192]	; (8001738 <USART1_IRQHandler+0x208>)
 8001678:	701a      	strb	r2, [r3, #0]
					  Mstr[1] = (uint8_t)Buffer[3];
 800167a:	4b26      	ldr	r3, [pc, #152]	; (8001714 <USART1_IRQHandler+0x1e4>)
 800167c:	78da      	ldrb	r2, [r3, #3]
 800167e:	4b2e      	ldr	r3, [pc, #184]	; (8001738 <USART1_IRQHandler+0x208>)
 8001680:	705a      	strb	r2, [r3, #1]
					  SetMinutes = atoi(Mstr);
 8001682:	482d      	ldr	r0, [pc, #180]	; (8001738 <USART1_IRQHandler+0x208>)
 8001684:	f002 ff1e 	bl	80044c4 <atoi>
 8001688:	4603      	mov	r3, r0
 800168a:	b2da      	uxtb	r2, r3
 800168c:	4b2b      	ldr	r3, [pc, #172]	; (800173c <USART1_IRQHandler+0x20c>)
 800168e:	701a      	strb	r2, [r3, #0]
					  if ( (SetMinutes >= 0) && (SetMinutes <= 59) )
 8001690:	4b2a      	ldr	r3, [pc, #168]	; (800173c <USART1_IRQHandler+0x20c>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b3b      	cmp	r3, #59	; 0x3b
 8001696:	d828      	bhi.n	80016ea <USART1_IRQHandler+0x1ba>
					  {
						  Dstr[0] = (uint8_t)Buffer[4];
 8001698:	4b1e      	ldr	r3, [pc, #120]	; (8001714 <USART1_IRQHandler+0x1e4>)
 800169a:	791a      	ldrb	r2, [r3, #4]
 800169c:	4b28      	ldr	r3, [pc, #160]	; (8001740 <USART1_IRQHandler+0x210>)
 800169e:	701a      	strb	r2, [r3, #0]
						  Dstr[1] = (uint8_t)Buffer[5];
 80016a0:	4b1c      	ldr	r3, [pc, #112]	; (8001714 <USART1_IRQHandler+0x1e4>)
 80016a2:	795a      	ldrb	r2, [r3, #5]
 80016a4:	4b26      	ldr	r3, [pc, #152]	; (8001740 <USART1_IRQHandler+0x210>)
 80016a6:	705a      	strb	r2, [r3, #1]
						  SetDate = atoi(Dstr);
 80016a8:	4825      	ldr	r0, [pc, #148]	; (8001740 <USART1_IRQHandler+0x210>)
 80016aa:	f002 ff0b 	bl	80044c4 <atoi>
 80016ae:	4603      	mov	r3, r0
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	4b24      	ldr	r3, [pc, #144]	; (8001744 <USART1_IRQHandler+0x214>)
 80016b4:	701a      	strb	r2, [r3, #0]
						  if ( (SetDate >= 1) && (SetDate <= 30) )
 80016b6:	4b23      	ldr	r3, [pc, #140]	; (8001744 <USART1_IRQHandler+0x214>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d015      	beq.n	80016ea <USART1_IRQHandler+0x1ba>
 80016be:	4b21      	ldr	r3, [pc, #132]	; (8001744 <USART1_IRQHandler+0x214>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	2b1e      	cmp	r3, #30
 80016c4:	d811      	bhi.n	80016ea <USART1_IRQHandler+0x1ba>
						  {
							  Sstr[0] = (uint8_t)Buffer[6];
 80016c6:	4b13      	ldr	r3, [pc, #76]	; (8001714 <USART1_IRQHandler+0x1e4>)
 80016c8:	799a      	ldrb	r2, [r3, #6]
 80016ca:	4b1f      	ldr	r3, [pc, #124]	; (8001748 <USART1_IRQHandler+0x218>)
 80016cc:	701a      	strb	r2, [r3, #0]
							  Sstr[1] = (uint8_t)Buffer[7];
 80016ce:	4b11      	ldr	r3, [pc, #68]	; (8001714 <USART1_IRQHandler+0x1e4>)
 80016d0:	79da      	ldrb	r2, [r3, #7]
 80016d2:	4b1d      	ldr	r3, [pc, #116]	; (8001748 <USART1_IRQHandler+0x218>)
 80016d4:	705a      	strb	r2, [r3, #1]
							  SetSeconds = atoi(Sstr);
 80016d6:	481c      	ldr	r0, [pc, #112]	; (8001748 <USART1_IRQHandler+0x218>)
 80016d8:	f002 fef4 	bl	80044c4 <atoi>
 80016dc:	4603      	mov	r3, r0
 80016de:	b2da      	uxtb	r2, r3
 80016e0:	4b1a      	ldr	r3, [pc, #104]	; (800174c <USART1_IRQHandler+0x21c>)
 80016e2:	701a      	strb	r2, [r3, #0]
							  SetAlarm = 1;
 80016e4:	4b1a      	ldr	r3, [pc, #104]	; (8001750 <USART1_IRQHandler+0x220>)
 80016e6:	2201      	movs	r2, #1
 80016e8:	701a      	strb	r2, [r3, #0]
	  for (loop = 0; loop < CharCounter; loop++)
 80016ea:	79bb      	ldrb	r3, [r7, #6]
 80016ec:	3301      	adds	r3, #1
 80016ee:	71bb      	strb	r3, [r7, #6]
 80016f0:	4b07      	ldr	r3, [pc, #28]	; (8001710 <USART1_IRQHandler+0x1e0>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	79ba      	ldrb	r2, [r7, #6]
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d38c      	bcc.n	8001614 <USART1_IRQHandler+0xe4>
			  break;
	  }
  }

  /* USER CODE END USART1_IRQn 1 */
}
 80016fa:	e000      	b.n	80016fe <USART1_IRQHandler+0x1ce>
			  break;
 80016fc:	bf00      	nop
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	bd90      	pop	{r4, r7, pc}
 8001706:	bf00      	nop
 8001708:	20000104 	.word	0x20000104
 800170c:	200001bc 	.word	0x200001bc
 8001710:	20000195 	.word	0x20000195
 8001714:	2000019c 	.word	0x2000019c
 8001718:	20000000 	.word	0x20000000
 800171c:	20000198 	.word	0x20000198
 8001720:	200000c1 	.word	0x200000c1
 8001724:	40020400 	.word	0x40020400
 8001728:	20000014 	.word	0x20000014
 800172c:	08004f14 	.word	0x08004f14
 8001730:	200001c0 	.word	0x200001c0
 8001734:	200001ad 	.word	0x200001ad
 8001738:	200001b8 	.word	0x200001b8
 800173c:	200000c0 	.word	0x200000c0
 8001740:	200001b4 	.word	0x200001b4
 8001744:	200000ee 	.word	0x200000ee
 8001748:	200001b0 	.word	0x200001b0
 800174c:	200000ef 	.word	0x200000ef
 8001750:	200000ed 	.word	0x200000ed

08001754 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001758:	4802      	ldr	r0, [pc, #8]	; (8001764 <RTC_Alarm_IRQHandler+0x10>)
 800175a:	f001 fecd 	bl	80034f8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	2000014c 	.word	0x2000014c

08001768 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001770:	4a14      	ldr	r2, [pc, #80]	; (80017c4 <_sbrk+0x5c>)
 8001772:	4b15      	ldr	r3, [pc, #84]	; (80017c8 <_sbrk+0x60>)
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800177c:	4b13      	ldr	r3, [pc, #76]	; (80017cc <_sbrk+0x64>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d102      	bne.n	800178a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001784:	4b11      	ldr	r3, [pc, #68]	; (80017cc <_sbrk+0x64>)
 8001786:	4a12      	ldr	r2, [pc, #72]	; (80017d0 <_sbrk+0x68>)
 8001788:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800178a:	4b10      	ldr	r3, [pc, #64]	; (80017cc <_sbrk+0x64>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4413      	add	r3, r2
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	429a      	cmp	r2, r3
 8001796:	d207      	bcs.n	80017a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001798:	f002 fe98 	bl	80044cc <__errno>
 800179c:	4603      	mov	r3, r0
 800179e:	220c      	movs	r2, #12
 80017a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017a6:	e009      	b.n	80017bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a8:	4b08      	ldr	r3, [pc, #32]	; (80017cc <_sbrk+0x64>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ae:	4b07      	ldr	r3, [pc, #28]	; (80017cc <_sbrk+0x64>)
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	4a05      	ldr	r2, [pc, #20]	; (80017cc <_sbrk+0x64>)
 80017b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ba:	68fb      	ldr	r3, [r7, #12]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3718      	adds	r7, #24
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20020000 	.word	0x20020000
 80017c8:	00000400 	.word	0x00000400
 80017cc:	200000b0 	.word	0x200000b0
 80017d0:	200001d8 	.word	0x200001d8

080017d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017d8:	4b08      	ldr	r3, [pc, #32]	; (80017fc <SystemInit+0x28>)
 80017da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017de:	4a07      	ldr	r2, [pc, #28]	; (80017fc <SystemInit+0x28>)
 80017e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80017e8:	4b04      	ldr	r3, [pc, #16]	; (80017fc <SystemInit+0x28>)
 80017ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80017ee:	609a      	str	r2, [r3, #8]
#endif
}
 80017f0:	bf00      	nop
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001800:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001838 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001804:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001806:	e003      	b.n	8001810 <LoopCopyDataInit>

08001808 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001808:	4b0c      	ldr	r3, [pc, #48]	; (800183c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800180a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800180c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800180e:	3104      	adds	r1, #4

08001810 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001810:	480b      	ldr	r0, [pc, #44]	; (8001840 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001812:	4b0c      	ldr	r3, [pc, #48]	; (8001844 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001814:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001816:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001818:	d3f6      	bcc.n	8001808 <CopyDataInit>
  ldr  r2, =_sbss
 800181a:	4a0b      	ldr	r2, [pc, #44]	; (8001848 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800181c:	e002      	b.n	8001824 <LoopFillZerobss>

0800181e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800181e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001820:	f842 3b04 	str.w	r3, [r2], #4

08001824 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001824:	4b09      	ldr	r3, [pc, #36]	; (800184c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001826:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001828:	d3f9      	bcc.n	800181e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800182a:	f7ff ffd3 	bl	80017d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800182e:	f002 fe53 	bl	80044d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001832:	f7ff fb11 	bl	8000e58 <main>
  bx  lr    
 8001836:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001838:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800183c:	08005058 	.word	0x08005058
  ldr  r0, =_sdata
 8001840:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001844:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 8001848:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 800184c:	200001d8 	.word	0x200001d8

08001850 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001850:	e7fe      	b.n	8001850 <ADC_IRQHandler>
	...

08001854 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001858:	4b0e      	ldr	r3, [pc, #56]	; (8001894 <HAL_Init+0x40>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a0d      	ldr	r2, [pc, #52]	; (8001894 <HAL_Init+0x40>)
 800185e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001862:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001864:	4b0b      	ldr	r3, [pc, #44]	; (8001894 <HAL_Init+0x40>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a0a      	ldr	r2, [pc, #40]	; (8001894 <HAL_Init+0x40>)
 800186a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800186e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001870:	4b08      	ldr	r3, [pc, #32]	; (8001894 <HAL_Init+0x40>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a07      	ldr	r2, [pc, #28]	; (8001894 <HAL_Init+0x40>)
 8001876:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800187a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800187c:	2003      	movs	r0, #3
 800187e:	f000 f973 	bl	8001b68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001882:	2000      	movs	r0, #0
 8001884:	f000 f808 	bl	8001898 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001888:	f7ff fd40 	bl	800130c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40023c00 	.word	0x40023c00

08001898 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018a0:	4b12      	ldr	r3, [pc, #72]	; (80018ec <HAL_InitTick+0x54>)
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <HAL_InitTick+0x58>)
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	4619      	mov	r1, r3
 80018aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80018b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018b6:	4618      	mov	r0, r3
 80018b8:	f000 f999 	bl	8001bee <HAL_SYSTICK_Config>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e00e      	b.n	80018e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2b0f      	cmp	r3, #15
 80018ca:	d80a      	bhi.n	80018e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018cc:	2200      	movs	r2, #0
 80018ce:	6879      	ldr	r1, [r7, #4]
 80018d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80018d4:	f000 f953 	bl	8001b7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018d8:	4a06      	ldr	r2, [pc, #24]	; (80018f4 <HAL_InitTick+0x5c>)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018de:	2300      	movs	r3, #0
 80018e0:	e000      	b.n	80018e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20000020 	.word	0x20000020
 80018f0:	20000028 	.word	0x20000028
 80018f4:	20000024 	.word	0x20000024

080018f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018fc:	4b06      	ldr	r3, [pc, #24]	; (8001918 <HAL_IncTick+0x20>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	461a      	mov	r2, r3
 8001902:	4b06      	ldr	r3, [pc, #24]	; (800191c <HAL_IncTick+0x24>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4413      	add	r3, r2
 8001908:	4a04      	ldr	r2, [pc, #16]	; (800191c <HAL_IncTick+0x24>)
 800190a:	6013      	str	r3, [r2, #0]
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	20000028 	.word	0x20000028
 800191c:	200001c4 	.word	0x200001c4

08001920 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return uwTick;
 8001924:	4b03      	ldr	r3, [pc, #12]	; (8001934 <HAL_GetTick+0x14>)
 8001926:	681b      	ldr	r3, [r3, #0]
}
 8001928:	4618      	mov	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	200001c4 	.word	0x200001c4

08001938 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001940:	f7ff ffee 	bl	8001920 <HAL_GetTick>
 8001944:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001950:	d005      	beq.n	800195e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001952:	4b0a      	ldr	r3, [pc, #40]	; (800197c <HAL_Delay+0x44>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	461a      	mov	r2, r3
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	4413      	add	r3, r2
 800195c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800195e:	bf00      	nop
 8001960:	f7ff ffde 	bl	8001920 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	68fa      	ldr	r2, [r7, #12]
 800196c:	429a      	cmp	r2, r3
 800196e:	d8f7      	bhi.n	8001960 <HAL_Delay+0x28>
  {
  }
}
 8001970:	bf00      	nop
 8001972:	bf00      	nop
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	20000028 	.word	0x20000028

08001980 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001980:	b480      	push	{r7}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001990:	4b0c      	ldr	r3, [pc, #48]	; (80019c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001996:	68ba      	ldr	r2, [r7, #8]
 8001998:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800199c:	4013      	ands	r3, r2
 800199e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019b2:	4a04      	ldr	r2, [pc, #16]	; (80019c4 <__NVIC_SetPriorityGrouping+0x44>)
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	60d3      	str	r3, [r2, #12]
}
 80019b8:	bf00      	nop
 80019ba:	3714      	adds	r7, #20
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	e000ed00 	.word	0xe000ed00

080019c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019cc:	4b04      	ldr	r3, [pc, #16]	; (80019e0 <__NVIC_GetPriorityGrouping+0x18>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	0a1b      	lsrs	r3, r3, #8
 80019d2:	f003 0307 	and.w	r3, r3, #7
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	e000ed00 	.word	0xe000ed00

080019e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	4603      	mov	r3, r0
 80019ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	db0b      	blt.n	8001a0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	f003 021f 	and.w	r2, r3, #31
 80019fc:	4907      	ldr	r1, [pc, #28]	; (8001a1c <__NVIC_EnableIRQ+0x38>)
 80019fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a02:	095b      	lsrs	r3, r3, #5
 8001a04:	2001      	movs	r0, #1
 8001a06:	fa00 f202 	lsl.w	r2, r0, r2
 8001a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a0e:	bf00      	nop
 8001a10:	370c      	adds	r7, #12
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	e000e100 	.word	0xe000e100

08001a20 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	db12      	blt.n	8001a58 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	f003 021f 	and.w	r2, r3, #31
 8001a38:	490a      	ldr	r1, [pc, #40]	; (8001a64 <__NVIC_DisableIRQ+0x44>)
 8001a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3e:	095b      	lsrs	r3, r3, #5
 8001a40:	2001      	movs	r0, #1
 8001a42:	fa00 f202 	lsl.w	r2, r0, r2
 8001a46:	3320      	adds	r3, #32
 8001a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001a4c:	f3bf 8f4f 	dsb	sy
}
 8001a50:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a52:	f3bf 8f6f 	isb	sy
}
 8001a56:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001a58:	bf00      	nop
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	e000e100 	.word	0xe000e100

08001a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	6039      	str	r1, [r7, #0]
 8001a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	db0a      	blt.n	8001a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	490c      	ldr	r1, [pc, #48]	; (8001ab4 <__NVIC_SetPriority+0x4c>)
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	0112      	lsls	r2, r2, #4
 8001a88:	b2d2      	uxtb	r2, r2
 8001a8a:	440b      	add	r3, r1
 8001a8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a90:	e00a      	b.n	8001aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4908      	ldr	r1, [pc, #32]	; (8001ab8 <__NVIC_SetPriority+0x50>)
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	f003 030f 	and.w	r3, r3, #15
 8001a9e:	3b04      	subs	r3, #4
 8001aa0:	0112      	lsls	r2, r2, #4
 8001aa2:	b2d2      	uxtb	r2, r2
 8001aa4:	440b      	add	r3, r1
 8001aa6:	761a      	strb	r2, [r3, #24]
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000e100 	.word	0xe000e100
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b089      	sub	sp, #36	; 0x24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	f1c3 0307 	rsb	r3, r3, #7
 8001ad6:	2b04      	cmp	r3, #4
 8001ad8:	bf28      	it	cs
 8001ada:	2304      	movcs	r3, #4
 8001adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	3304      	adds	r3, #4
 8001ae2:	2b06      	cmp	r3, #6
 8001ae4:	d902      	bls.n	8001aec <NVIC_EncodePriority+0x30>
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	3b03      	subs	r3, #3
 8001aea:	e000      	b.n	8001aee <NVIC_EncodePriority+0x32>
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43da      	mvns	r2, r3
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	401a      	ands	r2, r3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0e:	43d9      	mvns	r1, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b14:	4313      	orrs	r3, r2
         );
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3724      	adds	r7, #36	; 0x24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
	...

08001b24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b34:	d301      	bcc.n	8001b3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b36:	2301      	movs	r3, #1
 8001b38:	e00f      	b.n	8001b5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	; (8001b64 <SysTick_Config+0x40>)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b42:	210f      	movs	r1, #15
 8001b44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b48:	f7ff ff8e 	bl	8001a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b4c:	4b05      	ldr	r3, [pc, #20]	; (8001b64 <SysTick_Config+0x40>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b52:	4b04      	ldr	r3, [pc, #16]	; (8001b64 <SysTick_Config+0x40>)
 8001b54:	2207      	movs	r2, #7
 8001b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	e000e010 	.word	0xe000e010

08001b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f7ff ff05 	bl	8001980 <__NVIC_SetPriorityGrouping>
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b086      	sub	sp, #24
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	4603      	mov	r3, r0
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
 8001b8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b90:	f7ff ff1a 	bl	80019c8 <__NVIC_GetPriorityGrouping>
 8001b94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	68b9      	ldr	r1, [r7, #8]
 8001b9a:	6978      	ldr	r0, [r7, #20]
 8001b9c:	f7ff ff8e 	bl	8001abc <NVIC_EncodePriority>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ba6:	4611      	mov	r1, r2
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff5d 	bl	8001a68 <__NVIC_SetPriority>
}
 8001bae:	bf00      	nop
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff ff0d 	bl	80019e4 <__NVIC_EnableIRQ>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b082      	sub	sp, #8
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	4603      	mov	r3, r0
 8001bda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff ff1d 	bl	8001a20 <__NVIC_DisableIRQ>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f7ff ff94 	bl	8001b24 <SysTick_Config>
 8001bfc:	4603      	mov	r3, r0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c06:	b580      	push	{r7, lr}
 8001c08:	b084      	sub	sp, #16
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c12:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001c14:	f7ff fe84 	bl	8001920 <HAL_GetTick>
 8001c18:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d008      	beq.n	8001c38 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2280      	movs	r2, #128	; 0x80
 8001c2a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e052      	b.n	8001cde <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f022 0216 	bic.w	r2, r2, #22
 8001c46:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	695a      	ldr	r2, [r3, #20]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c56:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d103      	bne.n	8001c68 <HAL_DMA_Abort+0x62>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d007      	beq.n	8001c78 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f022 0208 	bic.w	r2, r2, #8
 8001c76:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f022 0201 	bic.w	r2, r2, #1
 8001c86:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c88:	e013      	b.n	8001cb2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c8a:	f7ff fe49 	bl	8001920 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b05      	cmp	r3, #5
 8001c96:	d90c      	bls.n	8001cb2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2220      	movs	r2, #32
 8001c9c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2203      	movs	r2, #3
 8001caa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e015      	b.n	8001cde <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0301 	and.w	r3, r3, #1
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d1e4      	bne.n	8001c8a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc4:	223f      	movs	r2, #63	; 0x3f
 8001cc6:	409a      	lsls	r2, r3
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3710      	adds	r7, #16
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b083      	sub	sp, #12
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d004      	beq.n	8001d04 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2280      	movs	r2, #128	; 0x80
 8001cfe:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e00c      	b.n	8001d1e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2205      	movs	r2, #5
 8001d08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f022 0201 	bic.w	r2, r2, #1
 8001d1a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d1c:	2300      	movs	r3, #0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
	...

08001d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b089      	sub	sp, #36	; 0x24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d36:	2300      	movs	r3, #0
 8001d38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d42:	2300      	movs	r3, #0
 8001d44:	61fb      	str	r3, [r7, #28]
 8001d46:	e16b      	b.n	8002020 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d48:	2201      	movs	r2, #1
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	697a      	ldr	r2, [r7, #20]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d5c:	693a      	ldr	r2, [r7, #16]
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	f040 815a 	bne.w	800201a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f003 0303 	and.w	r3, r3, #3
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d005      	beq.n	8001d7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d7a:	2b02      	cmp	r3, #2
 8001d7c:	d130      	bne.n	8001de0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	2203      	movs	r2, #3
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	4013      	ands	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	68da      	ldr	r2, [r3, #12]
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	005b      	lsls	r3, r3, #1
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	69ba      	ldr	r2, [r7, #24]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001db4:	2201      	movs	r2, #1
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	091b      	lsrs	r3, r3, #4
 8001dca:	f003 0201 	and.w	r2, r3, #1
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f003 0303 	and.w	r3, r3, #3
 8001de8:	2b03      	cmp	r3, #3
 8001dea:	d017      	beq.n	8001e1c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	2203      	movs	r2, #3
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4013      	ands	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	689a      	ldr	r2, [r3, #8]
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f003 0303 	and.w	r3, r3, #3
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d123      	bne.n	8001e70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	08da      	lsrs	r2, r3, #3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	3208      	adds	r2, #8
 8001e30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	f003 0307 	and.w	r3, r3, #7
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	220f      	movs	r2, #15
 8001e40:	fa02 f303 	lsl.w	r3, r2, r3
 8001e44:	43db      	mvns	r3, r3
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	4013      	ands	r3, r2
 8001e4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	691a      	ldr	r2, [r3, #16]
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	08da      	lsrs	r2, r3, #3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	3208      	adds	r2, #8
 8001e6a:	69b9      	ldr	r1, [r7, #24]
 8001e6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	2203      	movs	r2, #3
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	43db      	mvns	r3, r3
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	4013      	ands	r3, r2
 8001e86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f003 0203 	and.w	r2, r3, #3
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	f000 80b4 	beq.w	800201a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	4b60      	ldr	r3, [pc, #384]	; (8002038 <HAL_GPIO_Init+0x30c>)
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eba:	4a5f      	ldr	r2, [pc, #380]	; (8002038 <HAL_GPIO_Init+0x30c>)
 8001ebc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ec0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ec2:	4b5d      	ldr	r3, [pc, #372]	; (8002038 <HAL_GPIO_Init+0x30c>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ece:	4a5b      	ldr	r2, [pc, #364]	; (800203c <HAL_GPIO_Init+0x310>)
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	089b      	lsrs	r3, r3, #2
 8001ed4:	3302      	adds	r3, #2
 8001ed6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	f003 0303 	and.w	r3, r3, #3
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	220f      	movs	r2, #15
 8001ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eea:	43db      	mvns	r3, r3
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a52      	ldr	r2, [pc, #328]	; (8002040 <HAL_GPIO_Init+0x314>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d02b      	beq.n	8001f52 <HAL_GPIO_Init+0x226>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a51      	ldr	r2, [pc, #324]	; (8002044 <HAL_GPIO_Init+0x318>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d025      	beq.n	8001f4e <HAL_GPIO_Init+0x222>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a50      	ldr	r2, [pc, #320]	; (8002048 <HAL_GPIO_Init+0x31c>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d01f      	beq.n	8001f4a <HAL_GPIO_Init+0x21e>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a4f      	ldr	r2, [pc, #316]	; (800204c <HAL_GPIO_Init+0x320>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d019      	beq.n	8001f46 <HAL_GPIO_Init+0x21a>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a4e      	ldr	r2, [pc, #312]	; (8002050 <HAL_GPIO_Init+0x324>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d013      	beq.n	8001f42 <HAL_GPIO_Init+0x216>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a4d      	ldr	r2, [pc, #308]	; (8002054 <HAL_GPIO_Init+0x328>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d00d      	beq.n	8001f3e <HAL_GPIO_Init+0x212>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a4c      	ldr	r2, [pc, #304]	; (8002058 <HAL_GPIO_Init+0x32c>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d007      	beq.n	8001f3a <HAL_GPIO_Init+0x20e>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a4b      	ldr	r2, [pc, #300]	; (800205c <HAL_GPIO_Init+0x330>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d101      	bne.n	8001f36 <HAL_GPIO_Init+0x20a>
 8001f32:	2307      	movs	r3, #7
 8001f34:	e00e      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f36:	2308      	movs	r3, #8
 8001f38:	e00c      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f3a:	2306      	movs	r3, #6
 8001f3c:	e00a      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f3e:	2305      	movs	r3, #5
 8001f40:	e008      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f42:	2304      	movs	r3, #4
 8001f44:	e006      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f46:	2303      	movs	r3, #3
 8001f48:	e004      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	e002      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e000      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f52:	2300      	movs	r3, #0
 8001f54:	69fa      	ldr	r2, [r7, #28]
 8001f56:	f002 0203 	and.w	r2, r2, #3
 8001f5a:	0092      	lsls	r2, r2, #2
 8001f5c:	4093      	lsls	r3, r2
 8001f5e:	69ba      	ldr	r2, [r7, #24]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f64:	4935      	ldr	r1, [pc, #212]	; (800203c <HAL_GPIO_Init+0x310>)
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	089b      	lsrs	r3, r3, #2
 8001f6a:	3302      	adds	r3, #2
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f72:	4b3b      	ldr	r3, [pc, #236]	; (8002060 <HAL_GPIO_Init+0x334>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	43db      	mvns	r3, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d003      	beq.n	8001f96 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f96:	4a32      	ldr	r2, [pc, #200]	; (8002060 <HAL_GPIO_Init+0x334>)
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001f9c:	4b30      	ldr	r3, [pc, #192]	; (8002060 <HAL_GPIO_Init+0x334>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d003      	beq.n	8001fc0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fc0:	4a27      	ldr	r2, [pc, #156]	; (8002060 <HAL_GPIO_Init+0x334>)
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fc6:	4b26      	ldr	r3, [pc, #152]	; (8002060 <HAL_GPIO_Init+0x334>)
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d003      	beq.n	8001fea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fea:	4a1d      	ldr	r2, [pc, #116]	; (8002060 <HAL_GPIO_Init+0x334>)
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ff0:	4b1b      	ldr	r3, [pc, #108]	; (8002060 <HAL_GPIO_Init+0x334>)
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d003      	beq.n	8002014 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800200c:	69ba      	ldr	r2, [r7, #24]
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	4313      	orrs	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002014:	4a12      	ldr	r2, [pc, #72]	; (8002060 <HAL_GPIO_Init+0x334>)
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	3301      	adds	r3, #1
 800201e:	61fb      	str	r3, [r7, #28]
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	2b0f      	cmp	r3, #15
 8002024:	f67f ae90 	bls.w	8001d48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002028:	bf00      	nop
 800202a:	bf00      	nop
 800202c:	3724      	adds	r7, #36	; 0x24
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	40023800 	.word	0x40023800
 800203c:	40013800 	.word	0x40013800
 8002040:	40020000 	.word	0x40020000
 8002044:	40020400 	.word	0x40020400
 8002048:	40020800 	.word	0x40020800
 800204c:	40020c00 	.word	0x40020c00
 8002050:	40021000 	.word	0x40021000
 8002054:	40021400 	.word	0x40021400
 8002058:	40021800 	.word	0x40021800
 800205c:	40021c00 	.word	0x40021c00
 8002060:	40013c00 	.word	0x40013c00

08002064 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	460b      	mov	r3, r1
 800206e:	807b      	strh	r3, [r7, #2]
 8002070:	4613      	mov	r3, r2
 8002072:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002074:	787b      	ldrb	r3, [r7, #1]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800207a:	887a      	ldrh	r2, [r7, #2]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002080:	e003      	b.n	800208a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002082:	887b      	ldrh	r3, [r7, #2]
 8002084:	041a      	lsls	r2, r3, #16
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	619a      	str	r2, [r3, #24]
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002096:	b480      	push	{r7}
 8002098:	b085      	sub	sp, #20
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
 800209e:	460b      	mov	r3, r1
 80020a0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	695b      	ldr	r3, [r3, #20]
 80020a6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020a8:	887a      	ldrh	r2, [r7, #2]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	4013      	ands	r3, r2
 80020ae:	041a      	lsls	r2, r3, #16
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	43d9      	mvns	r1, r3
 80020b4:	887b      	ldrh	r3, [r7, #2]
 80020b6:	400b      	ands	r3, r1
 80020b8:	431a      	orrs	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	619a      	str	r2, [r3, #24]
}
 80020be:	bf00      	nop
 80020c0:	3714      	adds	r7, #20
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
	...

080020cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80020d6:	4b08      	ldr	r3, [pc, #32]	; (80020f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020d8:	695a      	ldr	r2, [r3, #20]
 80020da:	88fb      	ldrh	r3, [r7, #6]
 80020dc:	4013      	ands	r3, r2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d006      	beq.n	80020f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020e2:	4a05      	ldr	r2, [pc, #20]	; (80020f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020e4:	88fb      	ldrh	r3, [r7, #6]
 80020e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020e8:	88fb      	ldrh	r3, [r7, #6]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f000 f806 	bl	80020fc <HAL_GPIO_EXTI_Callback>
  }
}
 80020f0:	bf00      	nop
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40013c00 	.word	0x40013c00

080020fc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
	...

08002114 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d101      	bne.n	8002126 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e264      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b00      	cmp	r3, #0
 8002130:	d075      	beq.n	800221e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002132:	4ba3      	ldr	r3, [pc, #652]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f003 030c 	and.w	r3, r3, #12
 800213a:	2b04      	cmp	r3, #4
 800213c:	d00c      	beq.n	8002158 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800213e:	4ba0      	ldr	r3, [pc, #640]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002146:	2b08      	cmp	r3, #8
 8002148:	d112      	bne.n	8002170 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800214a:	4b9d      	ldr	r3, [pc, #628]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002152:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002156:	d10b      	bne.n	8002170 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002158:	4b99      	ldr	r3, [pc, #612]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d05b      	beq.n	800221c <HAL_RCC_OscConfig+0x108>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d157      	bne.n	800221c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e23f      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002178:	d106      	bne.n	8002188 <HAL_RCC_OscConfig+0x74>
 800217a:	4b91      	ldr	r3, [pc, #580]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a90      	ldr	r2, [pc, #576]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002184:	6013      	str	r3, [r2, #0]
 8002186:	e01d      	b.n	80021c4 <HAL_RCC_OscConfig+0xb0>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002190:	d10c      	bne.n	80021ac <HAL_RCC_OscConfig+0x98>
 8002192:	4b8b      	ldr	r3, [pc, #556]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a8a      	ldr	r2, [pc, #552]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002198:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800219c:	6013      	str	r3, [r2, #0]
 800219e:	4b88      	ldr	r3, [pc, #544]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a87      	ldr	r2, [pc, #540]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 80021a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021a8:	6013      	str	r3, [r2, #0]
 80021aa:	e00b      	b.n	80021c4 <HAL_RCC_OscConfig+0xb0>
 80021ac:	4b84      	ldr	r3, [pc, #528]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a83      	ldr	r2, [pc, #524]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 80021b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021b6:	6013      	str	r3, [r2, #0]
 80021b8:	4b81      	ldr	r3, [pc, #516]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a80      	ldr	r2, [pc, #512]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 80021be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d013      	beq.n	80021f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021cc:	f7ff fba8 	bl	8001920 <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021d4:	f7ff fba4 	bl	8001920 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b64      	cmp	r3, #100	; 0x64
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e204      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e6:	4b76      	ldr	r3, [pc, #472]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d0f0      	beq.n	80021d4 <HAL_RCC_OscConfig+0xc0>
 80021f2:	e014      	b.n	800221e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f4:	f7ff fb94 	bl	8001920 <HAL_GetTick>
 80021f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021fa:	e008      	b.n	800220e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021fc:	f7ff fb90 	bl	8001920 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	2b64      	cmp	r3, #100	; 0x64
 8002208:	d901      	bls.n	800220e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e1f0      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800220e:	4b6c      	ldr	r3, [pc, #432]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1f0      	bne.n	80021fc <HAL_RCC_OscConfig+0xe8>
 800221a:	e000      	b.n	800221e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800221c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d063      	beq.n	80022f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800222a:	4b65      	ldr	r3, [pc, #404]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f003 030c 	and.w	r3, r3, #12
 8002232:	2b00      	cmp	r3, #0
 8002234:	d00b      	beq.n	800224e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002236:	4b62      	ldr	r3, [pc, #392]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800223e:	2b08      	cmp	r3, #8
 8002240:	d11c      	bne.n	800227c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002242:	4b5f      	ldr	r3, [pc, #380]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d116      	bne.n	800227c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800224e:	4b5c      	ldr	r3, [pc, #368]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d005      	beq.n	8002266 <HAL_RCC_OscConfig+0x152>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d001      	beq.n	8002266 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e1c4      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002266:	4b56      	ldr	r3, [pc, #344]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	4952      	ldr	r1, [pc, #328]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002276:	4313      	orrs	r3, r2
 8002278:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800227a:	e03a      	b.n	80022f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d020      	beq.n	80022c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002284:	4b4f      	ldr	r3, [pc, #316]	; (80023c4 <HAL_RCC_OscConfig+0x2b0>)
 8002286:	2201      	movs	r2, #1
 8002288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800228a:	f7ff fb49 	bl	8001920 <HAL_GetTick>
 800228e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002290:	e008      	b.n	80022a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002292:	f7ff fb45 	bl	8001920 <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	2b02      	cmp	r3, #2
 800229e:	d901      	bls.n	80022a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80022a0:	2303      	movs	r3, #3
 80022a2:	e1a5      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a4:	4b46      	ldr	r3, [pc, #280]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d0f0      	beq.n	8002292 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b0:	4b43      	ldr	r3, [pc, #268]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	691b      	ldr	r3, [r3, #16]
 80022bc:	00db      	lsls	r3, r3, #3
 80022be:	4940      	ldr	r1, [pc, #256]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	600b      	str	r3, [r1, #0]
 80022c4:	e015      	b.n	80022f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022c6:	4b3f      	ldr	r3, [pc, #252]	; (80023c4 <HAL_RCC_OscConfig+0x2b0>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022cc:	f7ff fb28 	bl	8001920 <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022d2:	e008      	b.n	80022e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022d4:	f7ff fb24 	bl	8001920 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e184      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022e6:	4b36      	ldr	r3, [pc, #216]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d1f0      	bne.n	80022d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0308 	and.w	r3, r3, #8
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d030      	beq.n	8002360 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	695b      	ldr	r3, [r3, #20]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d016      	beq.n	8002334 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002306:	4b30      	ldr	r3, [pc, #192]	; (80023c8 <HAL_RCC_OscConfig+0x2b4>)
 8002308:	2201      	movs	r2, #1
 800230a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800230c:	f7ff fb08 	bl	8001920 <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002314:	f7ff fb04 	bl	8001920 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e164      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002326:	4b26      	ldr	r3, [pc, #152]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002328:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d0f0      	beq.n	8002314 <HAL_RCC_OscConfig+0x200>
 8002332:	e015      	b.n	8002360 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002334:	4b24      	ldr	r3, [pc, #144]	; (80023c8 <HAL_RCC_OscConfig+0x2b4>)
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800233a:	f7ff faf1 	bl	8001920 <HAL_GetTick>
 800233e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002340:	e008      	b.n	8002354 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002342:	f7ff faed 	bl	8001920 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b02      	cmp	r3, #2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e14d      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002354:	4b1a      	ldr	r3, [pc, #104]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002356:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002358:	f003 0302 	and.w	r3, r3, #2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1f0      	bne.n	8002342 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0304 	and.w	r3, r3, #4
 8002368:	2b00      	cmp	r3, #0
 800236a:	f000 80a0 	beq.w	80024ae <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800236e:	2300      	movs	r3, #0
 8002370:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002372:	4b13      	ldr	r3, [pc, #76]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d10f      	bne.n	800239e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	60bb      	str	r3, [r7, #8]
 8002382:	4b0f      	ldr	r3, [pc, #60]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	4a0e      	ldr	r2, [pc, #56]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800238c:	6413      	str	r3, [r2, #64]	; 0x40
 800238e:	4b0c      	ldr	r3, [pc, #48]	; (80023c0 <HAL_RCC_OscConfig+0x2ac>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002396:	60bb      	str	r3, [r7, #8]
 8002398:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800239a:	2301      	movs	r3, #1
 800239c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800239e:	4b0b      	ldr	r3, [pc, #44]	; (80023cc <HAL_RCC_OscConfig+0x2b8>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d121      	bne.n	80023ee <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023aa:	4b08      	ldr	r3, [pc, #32]	; (80023cc <HAL_RCC_OscConfig+0x2b8>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a07      	ldr	r2, [pc, #28]	; (80023cc <HAL_RCC_OscConfig+0x2b8>)
 80023b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023b6:	f7ff fab3 	bl	8001920 <HAL_GetTick>
 80023ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023bc:	e011      	b.n	80023e2 <HAL_RCC_OscConfig+0x2ce>
 80023be:	bf00      	nop
 80023c0:	40023800 	.word	0x40023800
 80023c4:	42470000 	.word	0x42470000
 80023c8:	42470e80 	.word	0x42470e80
 80023cc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023d0:	f7ff faa6 	bl	8001920 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e106      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e2:	4b85      	ldr	r3, [pc, #532]	; (80025f8 <HAL_RCC_OscConfig+0x4e4>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f0      	beq.n	80023d0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d106      	bne.n	8002404 <HAL_RCC_OscConfig+0x2f0>
 80023f6:	4b81      	ldr	r3, [pc, #516]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 80023f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023fa:	4a80      	ldr	r2, [pc, #512]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 80023fc:	f043 0301 	orr.w	r3, r3, #1
 8002400:	6713      	str	r3, [r2, #112]	; 0x70
 8002402:	e01c      	b.n	800243e <HAL_RCC_OscConfig+0x32a>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	2b05      	cmp	r3, #5
 800240a:	d10c      	bne.n	8002426 <HAL_RCC_OscConfig+0x312>
 800240c:	4b7b      	ldr	r3, [pc, #492]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 800240e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002410:	4a7a      	ldr	r2, [pc, #488]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 8002412:	f043 0304 	orr.w	r3, r3, #4
 8002416:	6713      	str	r3, [r2, #112]	; 0x70
 8002418:	4b78      	ldr	r3, [pc, #480]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 800241a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800241c:	4a77      	ldr	r2, [pc, #476]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 800241e:	f043 0301 	orr.w	r3, r3, #1
 8002422:	6713      	str	r3, [r2, #112]	; 0x70
 8002424:	e00b      	b.n	800243e <HAL_RCC_OscConfig+0x32a>
 8002426:	4b75      	ldr	r3, [pc, #468]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 8002428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800242a:	4a74      	ldr	r2, [pc, #464]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 800242c:	f023 0301 	bic.w	r3, r3, #1
 8002430:	6713      	str	r3, [r2, #112]	; 0x70
 8002432:	4b72      	ldr	r3, [pc, #456]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 8002434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002436:	4a71      	ldr	r2, [pc, #452]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 8002438:	f023 0304 	bic.w	r3, r3, #4
 800243c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d015      	beq.n	8002472 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002446:	f7ff fa6b 	bl	8001920 <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800244c:	e00a      	b.n	8002464 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800244e:	f7ff fa67 	bl	8001920 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	f241 3288 	movw	r2, #5000	; 0x1388
 800245c:	4293      	cmp	r3, r2
 800245e:	d901      	bls.n	8002464 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e0c5      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002464:	4b65      	ldr	r3, [pc, #404]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 8002466:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d0ee      	beq.n	800244e <HAL_RCC_OscConfig+0x33a>
 8002470:	e014      	b.n	800249c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002472:	f7ff fa55 	bl	8001920 <HAL_GetTick>
 8002476:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002478:	e00a      	b.n	8002490 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800247a:	f7ff fa51 	bl	8001920 <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	f241 3288 	movw	r2, #5000	; 0x1388
 8002488:	4293      	cmp	r3, r2
 800248a:	d901      	bls.n	8002490 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e0af      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002490:	4b5a      	ldr	r3, [pc, #360]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 8002492:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002494:	f003 0302 	and.w	r3, r3, #2
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1ee      	bne.n	800247a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800249c:	7dfb      	ldrb	r3, [r7, #23]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d105      	bne.n	80024ae <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024a2:	4b56      	ldr	r3, [pc, #344]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	4a55      	ldr	r2, [pc, #340]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 80024a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024ac:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	f000 809b 	beq.w	80025ee <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024b8:	4b50      	ldr	r3, [pc, #320]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f003 030c 	and.w	r3, r3, #12
 80024c0:	2b08      	cmp	r3, #8
 80024c2:	d05c      	beq.n	800257e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d141      	bne.n	8002550 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024cc:	4b4c      	ldr	r3, [pc, #304]	; (8002600 <HAL_RCC_OscConfig+0x4ec>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024d2:	f7ff fa25 	bl	8001920 <HAL_GetTick>
 80024d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024d8:	e008      	b.n	80024ec <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024da:	f7ff fa21 	bl	8001920 <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d901      	bls.n	80024ec <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e081      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ec:	4b43      	ldr	r3, [pc, #268]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d1f0      	bne.n	80024da <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	69da      	ldr	r2, [r3, #28]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a1b      	ldr	r3, [r3, #32]
 8002500:	431a      	orrs	r2, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002506:	019b      	lsls	r3, r3, #6
 8002508:	431a      	orrs	r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800250e:	085b      	lsrs	r3, r3, #1
 8002510:	3b01      	subs	r3, #1
 8002512:	041b      	lsls	r3, r3, #16
 8002514:	431a      	orrs	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800251a:	061b      	lsls	r3, r3, #24
 800251c:	4937      	ldr	r1, [pc, #220]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 800251e:	4313      	orrs	r3, r2
 8002520:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002522:	4b37      	ldr	r3, [pc, #220]	; (8002600 <HAL_RCC_OscConfig+0x4ec>)
 8002524:	2201      	movs	r2, #1
 8002526:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002528:	f7ff f9fa 	bl	8001920 <HAL_GetTick>
 800252c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002530:	f7ff f9f6 	bl	8001920 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e056      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002542:	4b2e      	ldr	r3, [pc, #184]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d0f0      	beq.n	8002530 <HAL_RCC_OscConfig+0x41c>
 800254e:	e04e      	b.n	80025ee <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002550:	4b2b      	ldr	r3, [pc, #172]	; (8002600 <HAL_RCC_OscConfig+0x4ec>)
 8002552:	2200      	movs	r2, #0
 8002554:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002556:	f7ff f9e3 	bl	8001920 <HAL_GetTick>
 800255a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800255c:	e008      	b.n	8002570 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800255e:	f7ff f9df 	bl	8001920 <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	2b02      	cmp	r3, #2
 800256a:	d901      	bls.n	8002570 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e03f      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002570:	4b22      	ldr	r3, [pc, #136]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1f0      	bne.n	800255e <HAL_RCC_OscConfig+0x44a>
 800257c:	e037      	b.n	80025ee <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	699b      	ldr	r3, [r3, #24]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d101      	bne.n	800258a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e032      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800258a:	4b1c      	ldr	r3, [pc, #112]	; (80025fc <HAL_RCC_OscConfig+0x4e8>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d028      	beq.n	80025ea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d121      	bne.n	80025ea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d11a      	bne.n	80025ea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025b4:	68fa      	ldr	r2, [r7, #12]
 80025b6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80025ba:	4013      	ands	r3, r2
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80025c0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d111      	bne.n	80025ea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d0:	085b      	lsrs	r3, r3, #1
 80025d2:	3b01      	subs	r3, #1
 80025d4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d107      	bne.n	80025ea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d001      	beq.n	80025ee <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e000      	b.n	80025f0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80025ee:	2300      	movs	r3, #0
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3718      	adds	r7, #24
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40007000 	.word	0x40007000
 80025fc:	40023800 	.word	0x40023800
 8002600:	42470060 	.word	0x42470060

08002604 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d101      	bne.n	8002618 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e0cc      	b.n	80027b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002618:	4b68      	ldr	r3, [pc, #416]	; (80027bc <HAL_RCC_ClockConfig+0x1b8>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0307 	and.w	r3, r3, #7
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	d90c      	bls.n	8002640 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002626:	4b65      	ldr	r3, [pc, #404]	; (80027bc <HAL_RCC_ClockConfig+0x1b8>)
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	b2d2      	uxtb	r2, r2
 800262c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800262e:	4b63      	ldr	r3, [pc, #396]	; (80027bc <HAL_RCC_ClockConfig+0x1b8>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0307 	and.w	r3, r3, #7
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	429a      	cmp	r2, r3
 800263a:	d001      	beq.n	8002640 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e0b8      	b.n	80027b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d020      	beq.n	800268e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0304 	and.w	r3, r3, #4
 8002654:	2b00      	cmp	r3, #0
 8002656:	d005      	beq.n	8002664 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002658:	4b59      	ldr	r3, [pc, #356]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	4a58      	ldr	r2, [pc, #352]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 800265e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002662:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0308 	and.w	r3, r3, #8
 800266c:	2b00      	cmp	r3, #0
 800266e:	d005      	beq.n	800267c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002670:	4b53      	ldr	r3, [pc, #332]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	4a52      	ldr	r2, [pc, #328]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002676:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800267a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800267c:	4b50      	ldr	r3, [pc, #320]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	494d      	ldr	r1, [pc, #308]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 800268a:	4313      	orrs	r3, r2
 800268c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b00      	cmp	r3, #0
 8002698:	d044      	beq.n	8002724 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d107      	bne.n	80026b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a2:	4b47      	ldr	r3, [pc, #284]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d119      	bne.n	80026e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e07f      	b.n	80027b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d003      	beq.n	80026c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026be:	2b03      	cmp	r3, #3
 80026c0:	d107      	bne.n	80026d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026c2:	4b3f      	ldr	r3, [pc, #252]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d109      	bne.n	80026e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e06f      	b.n	80027b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d2:	4b3b      	ldr	r3, [pc, #236]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d101      	bne.n	80026e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e067      	b.n	80027b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026e2:	4b37      	ldr	r3, [pc, #220]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f023 0203 	bic.w	r2, r3, #3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	4934      	ldr	r1, [pc, #208]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026f4:	f7ff f914 	bl	8001920 <HAL_GetTick>
 80026f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026fa:	e00a      	b.n	8002712 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026fc:	f7ff f910 	bl	8001920 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	f241 3288 	movw	r2, #5000	; 0x1388
 800270a:	4293      	cmp	r3, r2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e04f      	b.n	80027b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002712:	4b2b      	ldr	r3, [pc, #172]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	f003 020c 	and.w	r2, r3, #12
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	429a      	cmp	r2, r3
 8002722:	d1eb      	bne.n	80026fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002724:	4b25      	ldr	r3, [pc, #148]	; (80027bc <HAL_RCC_ClockConfig+0x1b8>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0307 	and.w	r3, r3, #7
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	429a      	cmp	r2, r3
 8002730:	d20c      	bcs.n	800274c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002732:	4b22      	ldr	r3, [pc, #136]	; (80027bc <HAL_RCC_ClockConfig+0x1b8>)
 8002734:	683a      	ldr	r2, [r7, #0]
 8002736:	b2d2      	uxtb	r2, r2
 8002738:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800273a:	4b20      	ldr	r3, [pc, #128]	; (80027bc <HAL_RCC_ClockConfig+0x1b8>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0307 	and.w	r3, r3, #7
 8002742:	683a      	ldr	r2, [r7, #0]
 8002744:	429a      	cmp	r2, r3
 8002746:	d001      	beq.n	800274c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e032      	b.n	80027b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0304 	and.w	r3, r3, #4
 8002754:	2b00      	cmp	r3, #0
 8002756:	d008      	beq.n	800276a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002758:	4b19      	ldr	r3, [pc, #100]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	4916      	ldr	r1, [pc, #88]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002766:	4313      	orrs	r3, r2
 8002768:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0308 	and.w	r3, r3, #8
 8002772:	2b00      	cmp	r3, #0
 8002774:	d009      	beq.n	800278a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002776:	4b12      	ldr	r3, [pc, #72]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	691b      	ldr	r3, [r3, #16]
 8002782:	00db      	lsls	r3, r3, #3
 8002784:	490e      	ldr	r1, [pc, #56]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002786:	4313      	orrs	r3, r2
 8002788:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800278a:	f000 f821 	bl	80027d0 <HAL_RCC_GetSysClockFreq>
 800278e:	4602      	mov	r2, r0
 8002790:	4b0b      	ldr	r3, [pc, #44]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	091b      	lsrs	r3, r3, #4
 8002796:	f003 030f 	and.w	r3, r3, #15
 800279a:	490a      	ldr	r1, [pc, #40]	; (80027c4 <HAL_RCC_ClockConfig+0x1c0>)
 800279c:	5ccb      	ldrb	r3, [r1, r3]
 800279e:	fa22 f303 	lsr.w	r3, r2, r3
 80027a2:	4a09      	ldr	r2, [pc, #36]	; (80027c8 <HAL_RCC_ClockConfig+0x1c4>)
 80027a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80027a6:	4b09      	ldr	r3, [pc, #36]	; (80027cc <HAL_RCC_ClockConfig+0x1c8>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff f874 	bl	8001898 <HAL_InitTick>

  return HAL_OK;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	40023c00 	.word	0x40023c00
 80027c0:	40023800 	.word	0x40023800
 80027c4:	08004efc 	.word	0x08004efc
 80027c8:	20000020 	.word	0x20000020
 80027cc:	20000024 	.word	0x20000024

080027d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80027d4:	b084      	sub	sp, #16
 80027d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80027d8:	2300      	movs	r3, #0
 80027da:	607b      	str	r3, [r7, #4]
 80027dc:	2300      	movs	r3, #0
 80027de:	60fb      	str	r3, [r7, #12]
 80027e0:	2300      	movs	r3, #0
 80027e2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027e8:	4b67      	ldr	r3, [pc, #412]	; (8002988 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f003 030c 	and.w	r3, r3, #12
 80027f0:	2b08      	cmp	r3, #8
 80027f2:	d00d      	beq.n	8002810 <HAL_RCC_GetSysClockFreq+0x40>
 80027f4:	2b08      	cmp	r3, #8
 80027f6:	f200 80bd 	bhi.w	8002974 <HAL_RCC_GetSysClockFreq+0x1a4>
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d002      	beq.n	8002804 <HAL_RCC_GetSysClockFreq+0x34>
 80027fe:	2b04      	cmp	r3, #4
 8002800:	d003      	beq.n	800280a <HAL_RCC_GetSysClockFreq+0x3a>
 8002802:	e0b7      	b.n	8002974 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002804:	4b61      	ldr	r3, [pc, #388]	; (800298c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002806:	60bb      	str	r3, [r7, #8]
       break;
 8002808:	e0b7      	b.n	800297a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800280a:	4b61      	ldr	r3, [pc, #388]	; (8002990 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800280c:	60bb      	str	r3, [r7, #8]
      break;
 800280e:	e0b4      	b.n	800297a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002810:	4b5d      	ldr	r3, [pc, #372]	; (8002988 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002818:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800281a:	4b5b      	ldr	r3, [pc, #364]	; (8002988 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d04d      	beq.n	80028c2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002826:	4b58      	ldr	r3, [pc, #352]	; (8002988 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	099b      	lsrs	r3, r3, #6
 800282c:	461a      	mov	r2, r3
 800282e:	f04f 0300 	mov.w	r3, #0
 8002832:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002836:	f04f 0100 	mov.w	r1, #0
 800283a:	ea02 0800 	and.w	r8, r2, r0
 800283e:	ea03 0901 	and.w	r9, r3, r1
 8002842:	4640      	mov	r0, r8
 8002844:	4649      	mov	r1, r9
 8002846:	f04f 0200 	mov.w	r2, #0
 800284a:	f04f 0300 	mov.w	r3, #0
 800284e:	014b      	lsls	r3, r1, #5
 8002850:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002854:	0142      	lsls	r2, r0, #5
 8002856:	4610      	mov	r0, r2
 8002858:	4619      	mov	r1, r3
 800285a:	ebb0 0008 	subs.w	r0, r0, r8
 800285e:	eb61 0109 	sbc.w	r1, r1, r9
 8002862:	f04f 0200 	mov.w	r2, #0
 8002866:	f04f 0300 	mov.w	r3, #0
 800286a:	018b      	lsls	r3, r1, #6
 800286c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002870:	0182      	lsls	r2, r0, #6
 8002872:	1a12      	subs	r2, r2, r0
 8002874:	eb63 0301 	sbc.w	r3, r3, r1
 8002878:	f04f 0000 	mov.w	r0, #0
 800287c:	f04f 0100 	mov.w	r1, #0
 8002880:	00d9      	lsls	r1, r3, #3
 8002882:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002886:	00d0      	lsls	r0, r2, #3
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	eb12 0208 	adds.w	r2, r2, r8
 8002890:	eb43 0309 	adc.w	r3, r3, r9
 8002894:	f04f 0000 	mov.w	r0, #0
 8002898:	f04f 0100 	mov.w	r1, #0
 800289c:	0259      	lsls	r1, r3, #9
 800289e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80028a2:	0250      	lsls	r0, r2, #9
 80028a4:	4602      	mov	r2, r0
 80028a6:	460b      	mov	r3, r1
 80028a8:	4610      	mov	r0, r2
 80028aa:	4619      	mov	r1, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	461a      	mov	r2, r3
 80028b0:	f04f 0300 	mov.w	r3, #0
 80028b4:	f7fd fec0 	bl	8000638 <__aeabi_uldivmod>
 80028b8:	4602      	mov	r2, r0
 80028ba:	460b      	mov	r3, r1
 80028bc:	4613      	mov	r3, r2
 80028be:	60fb      	str	r3, [r7, #12]
 80028c0:	e04a      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028c2:	4b31      	ldr	r3, [pc, #196]	; (8002988 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	099b      	lsrs	r3, r3, #6
 80028c8:	461a      	mov	r2, r3
 80028ca:	f04f 0300 	mov.w	r3, #0
 80028ce:	f240 10ff 	movw	r0, #511	; 0x1ff
 80028d2:	f04f 0100 	mov.w	r1, #0
 80028d6:	ea02 0400 	and.w	r4, r2, r0
 80028da:	ea03 0501 	and.w	r5, r3, r1
 80028de:	4620      	mov	r0, r4
 80028e0:	4629      	mov	r1, r5
 80028e2:	f04f 0200 	mov.w	r2, #0
 80028e6:	f04f 0300 	mov.w	r3, #0
 80028ea:	014b      	lsls	r3, r1, #5
 80028ec:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80028f0:	0142      	lsls	r2, r0, #5
 80028f2:	4610      	mov	r0, r2
 80028f4:	4619      	mov	r1, r3
 80028f6:	1b00      	subs	r0, r0, r4
 80028f8:	eb61 0105 	sbc.w	r1, r1, r5
 80028fc:	f04f 0200 	mov.w	r2, #0
 8002900:	f04f 0300 	mov.w	r3, #0
 8002904:	018b      	lsls	r3, r1, #6
 8002906:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800290a:	0182      	lsls	r2, r0, #6
 800290c:	1a12      	subs	r2, r2, r0
 800290e:	eb63 0301 	sbc.w	r3, r3, r1
 8002912:	f04f 0000 	mov.w	r0, #0
 8002916:	f04f 0100 	mov.w	r1, #0
 800291a:	00d9      	lsls	r1, r3, #3
 800291c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002920:	00d0      	lsls	r0, r2, #3
 8002922:	4602      	mov	r2, r0
 8002924:	460b      	mov	r3, r1
 8002926:	1912      	adds	r2, r2, r4
 8002928:	eb45 0303 	adc.w	r3, r5, r3
 800292c:	f04f 0000 	mov.w	r0, #0
 8002930:	f04f 0100 	mov.w	r1, #0
 8002934:	0299      	lsls	r1, r3, #10
 8002936:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800293a:	0290      	lsls	r0, r2, #10
 800293c:	4602      	mov	r2, r0
 800293e:	460b      	mov	r3, r1
 8002940:	4610      	mov	r0, r2
 8002942:	4619      	mov	r1, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	461a      	mov	r2, r3
 8002948:	f04f 0300 	mov.w	r3, #0
 800294c:	f7fd fe74 	bl	8000638 <__aeabi_uldivmod>
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	4613      	mov	r3, r2
 8002956:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002958:	4b0b      	ldr	r3, [pc, #44]	; (8002988 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	0c1b      	lsrs	r3, r3, #16
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	3301      	adds	r3, #1
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002968:	68fa      	ldr	r2, [r7, #12]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002970:	60bb      	str	r3, [r7, #8]
      break;
 8002972:	e002      	b.n	800297a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002974:	4b05      	ldr	r3, [pc, #20]	; (800298c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002976:	60bb      	str	r3, [r7, #8]
      break;
 8002978:	bf00      	nop
    }
  }
  return sysclockfreq;
 800297a:	68bb      	ldr	r3, [r7, #8]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3710      	adds	r7, #16
 8002980:	46bd      	mov	sp, r7
 8002982:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002986:	bf00      	nop
 8002988:	40023800 	.word	0x40023800
 800298c:	00f42400 	.word	0x00f42400
 8002990:	007a1200 	.word	0x007a1200

08002994 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002998:	4b03      	ldr	r3, [pc, #12]	; (80029a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800299a:	681b      	ldr	r3, [r3, #0]
}
 800299c:	4618      	mov	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	20000020 	.word	0x20000020

080029ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80029b0:	f7ff fff0 	bl	8002994 <HAL_RCC_GetHCLKFreq>
 80029b4:	4602      	mov	r2, r0
 80029b6:	4b05      	ldr	r3, [pc, #20]	; (80029cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	0a9b      	lsrs	r3, r3, #10
 80029bc:	f003 0307 	and.w	r3, r3, #7
 80029c0:	4903      	ldr	r1, [pc, #12]	; (80029d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029c2:	5ccb      	ldrb	r3, [r1, r3]
 80029c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40023800 	.word	0x40023800
 80029d0:	08004f0c 	.word	0x08004f0c

080029d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80029d8:	f7ff ffdc 	bl	8002994 <HAL_RCC_GetHCLKFreq>
 80029dc:	4602      	mov	r2, r0
 80029de:	4b05      	ldr	r3, [pc, #20]	; (80029f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	0b5b      	lsrs	r3, r3, #13
 80029e4:	f003 0307 	and.w	r3, r3, #7
 80029e8:	4903      	ldr	r1, [pc, #12]	; (80029f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029ea:	5ccb      	ldrb	r3, [r1, r3]
 80029ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	40023800 	.word	0x40023800
 80029f8:	08004f0c 	.word	0x08004f0c

080029fc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a04:	2300      	movs	r3, #0
 8002a06:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d105      	bne.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d035      	beq.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002a24:	4b62      	ldr	r3, [pc, #392]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002a2a:	f7fe ff79 	bl	8001920 <HAL_GetTick>
 8002a2e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a30:	e008      	b.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002a32:	f7fe ff75 	bl	8001920 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d901      	bls.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e0b0      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a44:	4b5b      	ldr	r3, [pc, #364]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d1f0      	bne.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	019a      	lsls	r2, r3, #6
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	071b      	lsls	r3, r3, #28
 8002a5c:	4955      	ldr	r1, [pc, #340]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002a64:	4b52      	ldr	r3, [pc, #328]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002a66:	2201      	movs	r2, #1
 8002a68:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002a6a:	f7fe ff59 	bl	8001920 <HAL_GetTick>
 8002a6e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002a70:	e008      	b.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002a72:	f7fe ff55 	bl	8001920 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e090      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002a84:	4b4b      	ldr	r3, [pc, #300]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d0f0      	beq.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0302 	and.w	r3, r3, #2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 8083 	beq.w	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60fb      	str	r3, [r7, #12]
 8002aa2:	4b44      	ldr	r3, [pc, #272]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa6:	4a43      	ldr	r2, [pc, #268]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002aa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aac:	6413      	str	r3, [r2, #64]	; 0x40
 8002aae:	4b41      	ldr	r3, [pc, #260]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002aba:	4b3f      	ldr	r3, [pc, #252]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a3e      	ldr	r2, [pc, #248]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ac4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002ac6:	f7fe ff2b 	bl	8001920 <HAL_GetTick>
 8002aca:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002acc:	e008      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002ace:	f7fe ff27 	bl	8001920 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e062      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002ae0:	4b35      	ldr	r3, [pc, #212]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0f0      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002aec:	4b31      	ldr	r3, [pc, #196]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002af0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002af4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d02f      	beq.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d028      	beq.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b0a:	4b2a      	ldr	r3, [pc, #168]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b12:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b14:	4b29      	ldr	r3, [pc, #164]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002b16:	2201      	movs	r2, #1
 8002b18:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b1a:	4b28      	ldr	r3, [pc, #160]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002b20:	4a24      	ldr	r2, [pc, #144]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002b26:	4b23      	ldr	r3, [pc, #140]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d114      	bne.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002b32:	f7fe fef5 	bl	8001920 <HAL_GetTick>
 8002b36:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b38:	e00a      	b.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b3a:	f7fe fef1 	bl	8001920 <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d901      	bls.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e02a      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b50:	4b18      	ldr	r3, [pc, #96]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d0ee      	beq.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b64:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b68:	d10d      	bne.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002b6a:	4b12      	ldr	r3, [pc, #72]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002b7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b7e:	490d      	ldr	r1, [pc, #52]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	608b      	str	r3, [r1, #8]
 8002b84:	e005      	b.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002b86:	4b0b      	ldr	r3, [pc, #44]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	4a0a      	ldr	r2, [pc, #40]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002b8c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002b90:	6093      	str	r3, [r2, #8]
 8002b92:	4b08      	ldr	r3, [pc, #32]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002b94:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b9e:	4905      	ldr	r1, [pc, #20]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3718      	adds	r7, #24
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	42470068 	.word	0x42470068
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	40007000 	.word	0x40007000
 8002bbc:	42470e40 	.word	0x42470e40

08002bc0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d101      	bne.n	8002bd2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e0a4      	b.n	8002d1c <HAL_RTC_Init+0x15c>
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param (IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	7f5b      	ldrb	r3, [r3, #29]
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d126      	bne.n	8002c2a <HAL_RTC_Init+0x6a>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	771a      	strb	r2, [r3, #28]

    hrtc->AlarmAEventCallback          =  HAL_RTC_AlarmAEventCallback;        /* Legacy weak AlarmAEventCallback      */
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a4f      	ldr	r2, [pc, #316]	; (8002d24 <HAL_RTC_Init+0x164>)
 8002be6:	621a      	str	r2, [r3, #32]
    hrtc->AlarmBEventCallback          =  HAL_RTCEx_AlarmBEventCallback;      /* Legacy weak AlarmBEventCallback      */
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a4f      	ldr	r2, [pc, #316]	; (8002d28 <HAL_RTC_Init+0x168>)
 8002bec:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->TimeStampEventCallback       =  HAL_RTCEx_TimeStampEventCallback;   /* Legacy weak TimeStampEventCallback   */
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a4e      	ldr	r2, [pc, #312]	; (8002d2c <HAL_RTC_Init+0x16c>)
 8002bf2:	629a      	str	r2, [r3, #40]	; 0x28
    hrtc->WakeUpTimerEventCallback     =  HAL_RTCEx_WakeUpTimerEventCallback; /* Legacy weak WakeUpTimerEventCallback */
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	4a4e      	ldr	r2, [pc, #312]	; (8002d30 <HAL_RTC_Init+0x170>)
 8002bf8:	62da      	str	r2, [r3, #44]	; 0x2c
    hrtc->Tamper1EventCallback         =  HAL_RTCEx_Tamper1EventCallback;     /* Legacy weak Tamper1EventCallback     */
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a4d      	ldr	r2, [pc, #308]	; (8002d34 <HAL_RTC_Init+0x174>)
 8002bfe:	631a      	str	r2, [r3, #48]	; 0x30
    hrtc->Tamper2EventCallback         =  HAL_RTCEx_Tamper2EventCallback;     /* Legacy weak Tamper2EventCallback     */
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a4d      	ldr	r2, [pc, #308]	; (8002d38 <HAL_RTC_Init+0x178>)
 8002c04:	635a      	str	r2, [r3, #52]	; 0x34

    if(hrtc->MspInitCallback == NULL)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d102      	bne.n	8002c14 <HAL_RTC_Init+0x54>
    {
      hrtc->MspInitCallback = HAL_RTC_MspInit;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a4a      	ldr	r2, [pc, #296]	; (8002d3c <HAL_RTC_Init+0x17c>)
 8002c12:	639a      	str	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware */
    hrtc->MspInitCallback(hrtc);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	4798      	blx	r3

    if(hrtc->MspDeInitCallback == NULL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d102      	bne.n	8002c2a <HAL_RTC_Init+0x6a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	4a46      	ldr	r2, [pc, #280]	; (8002d40 <HAL_RTC_Init+0x180>)
 8002c28:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_RTC_MspInit(hrtc);
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2202      	movs	r2, #2
 8002c2e:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	22ca      	movs	r2, #202	; 0xca
 8002c36:	625a      	str	r2, [r3, #36]	; 0x24
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2253      	movs	r2, #83	; 0x53
 8002c3e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 fcc9 	bl	80035d8 <RTC_EnterInitMode>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d008      	beq.n	8002c5e <HAL_RTC_Init+0x9e>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	22ff      	movs	r2, #255	; 0xff
 8002c52:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2204      	movs	r2, #4
 8002c58:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e05e      	b.n	8002d1c <HAL_RTC_Init+0x15c>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6812      	ldr	r2, [r2, #0]
 8002c68:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002c6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c70:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	6899      	ldr	r1, [r3, #8]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685a      	ldr	r2, [r3, #4]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	431a      	orrs	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	431a      	orrs	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	68d2      	ldr	r2, [r2, #12]
 8002c98:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6919      	ldr	r1, [r3, #16]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	041a      	lsls	r2, r3, #16
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	430a      	orrs	r2, r1
 8002cac:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	68da      	ldr	r2, [r3, #12]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cbc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f003 0320 	and.w	r3, r3, #32
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d10e      	bne.n	8002cea <HAL_RTC_Init+0x12a>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 fc5b 	bl	8003588 <HAL_RTC_WaitForSynchro>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d008      	beq.n	8002cea <HAL_RTC_Init+0x12a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	22ff      	movs	r2, #255	; 0xff
 8002cde:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2204      	movs	r2, #4
 8002ce4:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e018      	b.n	8002d1c <HAL_RTC_Init+0x15c>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002cf8:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	699a      	ldr	r2, [r3, #24]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	22ff      	movs	r2, #255	; 0xff
 8002d12:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
  }
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3708      	adds	r7, #8
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	08000b79 	.word	0x08000b79
 8002d28:	0800375d 	.word	0x0800375d
 8002d2c:	080036a9 	.word	0x080036a9
 8002d30:	080036e5 	.word	0x080036e5
 8002d34:	080036bd 	.word	0x080036bd
 8002d38:	080036d1 	.word	0x080036d1
 8002d3c:	0800135d 	.word	0x0800135d
 8002d40:	08001395 	.word	0x08001395

08002d44 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002d44:	b590      	push	{r4, r7, lr}
 8002d46:	b087      	sub	sp, #28
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	7f1b      	ldrb	r3, [r3, #28]
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d101      	bne.n	8002d60 <HAL_RTC_SetTime+0x1c>
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	e0aa      	b.n	8002eb6 <HAL_RTC_SetTime+0x172>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2201      	movs	r2, #1
 8002d64:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2202      	movs	r2, #2
 8002d6a:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d126      	bne.n	8002dc0 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d102      	bne.n	8002d86 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	2200      	movs	r2, #0
 8002d84:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f000 fc50 	bl	8003630 <RTC_ByteToBcd2>
 8002d90:	4603      	mov	r3, r0
 8002d92:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	785b      	ldrb	r3, [r3, #1]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f000 fc49 	bl	8003630 <RTC_ByteToBcd2>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002da2:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	789b      	ldrb	r3, [r3, #2]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f000 fc41 	bl	8003630 <RTC_ByteToBcd2>
 8002dae:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002db0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	78db      	ldrb	r3, [r3, #3]
 8002db8:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	617b      	str	r3, [r7, #20]
 8002dbe:	e018      	b.n	8002df2 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d102      	bne.n	8002dd4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	785b      	ldrb	r3, [r3, #1]
 8002dde:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002de0:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8002de2:	68ba      	ldr	r2, [r7, #8]
 8002de4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002de6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	78db      	ldrb	r3, [r3, #3]
 8002dec:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002dee:	4313      	orrs	r3, r2
 8002df0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	22ca      	movs	r2, #202	; 0xca
 8002df8:	625a      	str	r2, [r3, #36]	; 0x24
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2253      	movs	r2, #83	; 0x53
 8002e00:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f000 fbe8 	bl	80035d8 <RTC_EnterInitMode>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00b      	beq.n	8002e26 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	22ff      	movs	r2, #255	; 0xff
 8002e14:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2204      	movs	r2, #4
 8002e1a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e047      	b.n	8002eb6 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002e30:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002e34:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e44:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	6899      	ldr	r1, [r3, #8]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	68da      	ldr	r2, [r3, #12]
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	431a      	orrs	r2, r3
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68da      	ldr	r2, [r3, #12]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e6c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f003 0320 	and.w	r3, r3, #32
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d111      	bne.n	8002ea0 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002e7c:	68f8      	ldr	r0, [r7, #12]
 8002e7e:	f000 fb83 	bl	8003588 <HAL_RTC_WaitForSynchro>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00b      	beq.n	8002ea0 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	22ff      	movs	r2, #255	; 0xff
 8002e8e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2204      	movs	r2, #4
 8002e94:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e00a      	b.n	8002eb6 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	22ff      	movs	r2, #255	; 0xff
 8002ea6:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
  }
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	371c      	adds	r7, #28
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd90      	pop	{r4, r7, pc}

08002ebe <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b086      	sub	sp, #24
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	60f8      	str	r0, [r7, #12]
 8002ec6:	60b9      	str	r1, [r7, #8]
 8002ec8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002ef0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002ef4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	0c1b      	lsrs	r3, r3, #16
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f00:	b2da      	uxtb	r2, r3
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	0a1b      	lsrs	r3, r3, #8
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f10:	b2da      	uxtb	r2, r3
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f1e:	b2da      	uxtb	r2, r3
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	0c1b      	lsrs	r3, r3, #16
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f2e:	b2da      	uxtb	r2, r3
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d11a      	bne.n	8002f70 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f000 fb94 	bl	800366c <RTC_Bcd2ToByte>
 8002f44:	4603      	mov	r3, r0
 8002f46:	461a      	mov	r2, r3
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	785b      	ldrb	r3, [r3, #1]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f000 fb8b 	bl	800366c <RTC_Bcd2ToByte>
 8002f56:	4603      	mov	r3, r0
 8002f58:	461a      	mov	r2, r3
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	789b      	ldrb	r3, [r3, #2]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 fb82 	bl	800366c <RTC_Bcd2ToByte>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3718      	adds	r7, #24
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}

08002f7a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002f7a:	b590      	push	{r4, r7, lr}
 8002f7c:	b087      	sub	sp, #28
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	60f8      	str	r0, [r7, #12]
 8002f82:	60b9      	str	r1, [r7, #8]
 8002f84:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002f86:	2300      	movs	r3, #0
 8002f88:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	7f1b      	ldrb	r3, [r3, #28]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d101      	bne.n	8002f96 <HAL_RTC_SetDate+0x1c>
 8002f92:	2302      	movs	r3, #2
 8002f94:	e094      	b.n	80030c0 <HAL_RTC_SetDate+0x146>
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2201      	movs	r2, #1
 8002f9a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d10e      	bne.n	8002fc6 <HAL_RTC_SetDate+0x4c>
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	785b      	ldrb	r3, [r3, #1]
 8002fac:	f003 0310 	and.w	r3, r3, #16
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d008      	beq.n	8002fc6 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	785b      	ldrb	r3, [r3, #1]
 8002fb8:	f023 0310 	bic.w	r3, r3, #16
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	330a      	adds	r3, #10
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d11c      	bne.n	8003006 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	78db      	ldrb	r3, [r3, #3]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f000 fb2d 	bl	8003630 <RTC_ByteToBcd2>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	785b      	ldrb	r3, [r3, #1]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f000 fb26 	bl	8003630 <RTC_ByteToBcd2>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002fe8:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	789b      	ldrb	r3, [r3, #2]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 fb1e 	bl	8003630 <RTC_ByteToBcd2>
 8002ff4:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002ff6:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003000:	4313      	orrs	r3, r2
 8003002:	617b      	str	r3, [r7, #20]
 8003004:	e00e      	b.n	8003024 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	78db      	ldrb	r3, [r3, #3]
 800300a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	785b      	ldrb	r3, [r3, #1]
 8003010:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003012:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8003018:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003020:	4313      	orrs	r3, r2
 8003022:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	22ca      	movs	r2, #202	; 0xca
 800302a:	625a      	str	r2, [r3, #36]	; 0x24
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2253      	movs	r2, #83	; 0x53
 8003032:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003034:	68f8      	ldr	r0, [r7, #12]
 8003036:	f000 facf 	bl	80035d8 <RTC_EnterInitMode>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00b      	beq.n	8003058 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	22ff      	movs	r2, #255	; 0xff
 8003046:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2204      	movs	r2, #4
 800304c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2200      	movs	r2, #0
 8003052:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e033      	b.n	80030c0 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003062:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003066:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68da      	ldr	r2, [r3, #12]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003076:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f003 0320 	and.w	r3, r3, #32
 8003082:	2b00      	cmp	r3, #0
 8003084:	d111      	bne.n	80030aa <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 fa7e 	bl	8003588 <HAL_RTC_WaitForSynchro>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00b      	beq.n	80030aa <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	22ff      	movs	r2, #255	; 0xff
 8003098:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2204      	movs	r2, #4
 800309e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e00a      	b.n	80030c0 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	22ff      	movs	r2, #255	; 0xff
 80030b0:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2201      	movs	r2, #1
 80030b6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80030be:	2300      	movs	r3, #0
  }
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	371c      	adds	r7, #28
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd90      	pop	{r4, r7, pc}

080030c8 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b086      	sub	sp, #24
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80030d4:	2300      	movs	r3, #0
 80030d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80030e2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80030e6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	0c1b      	lsrs	r3, r3, #16
 80030ec:	b2da      	uxtb	r2, r3
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	0a1b      	lsrs	r3, r3, #8
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	f003 031f 	and.w	r3, r3, #31
 80030fc:	b2da      	uxtb	r2, r3
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	b2db      	uxtb	r3, r3
 8003106:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800310a:	b2da      	uxtb	r2, r3
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	0b5b      	lsrs	r3, r3, #13
 8003114:	b2db      	uxtb	r3, r3
 8003116:	f003 0307 	and.w	r3, r3, #7
 800311a:	b2da      	uxtb	r2, r3
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d11a      	bne.n	800315c <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	78db      	ldrb	r3, [r3, #3]
 800312a:	4618      	mov	r0, r3
 800312c:	f000 fa9e 	bl	800366c <RTC_Bcd2ToByte>
 8003130:	4603      	mov	r3, r0
 8003132:	461a      	mov	r2, r3
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	785b      	ldrb	r3, [r3, #1]
 800313c:	4618      	mov	r0, r3
 800313e:	f000 fa95 	bl	800366c <RTC_Bcd2ToByte>
 8003142:	4603      	mov	r3, r0
 8003144:	461a      	mov	r2, r3
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	789b      	ldrb	r3, [r3, #2]
 800314e:	4618      	mov	r0, r3
 8003150:	f000 fa8c 	bl	800366c <RTC_Bcd2ToByte>
 8003154:	4603      	mov	r3, r0
 8003156:	461a      	mov	r2, r3
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3718      	adds	r7, #24
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
	...

08003168 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003168:	b590      	push	{r4, r7, lr}
 800316a:	b089      	sub	sp, #36	; 0x24
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8003174:	2300      	movs	r3, #0
 8003176:	61fb      	str	r3, [r7, #28]
 8003178:	2300      	movs	r3, #0
 800317a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 800317c:	4b93      	ldr	r3, [pc, #588]	; (80033cc <HAL_RTC_SetAlarm_IT+0x264>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a93      	ldr	r2, [pc, #588]	; (80033d0 <HAL_RTC_SetAlarm_IT+0x268>)
 8003182:	fba2 2303 	umull	r2, r3, r2, r3
 8003186:	0adb      	lsrs	r3, r3, #11
 8003188:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800318c:	fb02 f303 	mul.w	r3, r2, r3
 8003190:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	7f1b      	ldrb	r3, [r3, #28]
 8003196:	2b01      	cmp	r3, #1
 8003198:	d101      	bne.n	800319e <HAL_RTC_SetAlarm_IT+0x36>
 800319a:	2302      	movs	r3, #2
 800319c:	e111      	b.n	80033c2 <HAL_RTC_SetAlarm_IT+0x25a>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2201      	movs	r2, #1
 80031a2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2202      	movs	r2, #2
 80031a8:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d137      	bne.n	8003220 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d102      	bne.n	80031c4 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	2200      	movs	r2, #0
 80031c2:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	4618      	mov	r0, r3
 80031ca:	f000 fa31 	bl	8003630 <RTC_ByteToBcd2>
 80031ce:	4603      	mov	r3, r0
 80031d0:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	785b      	ldrb	r3, [r3, #1]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f000 fa2a 	bl	8003630 <RTC_ByteToBcd2>
 80031dc:	4603      	mov	r3, r0
 80031de:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80031e0:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	789b      	ldrb	r3, [r3, #2]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f000 fa22 	bl	8003630 <RTC_ByteToBcd2>
 80031ec:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80031ee:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	78db      	ldrb	r3, [r3, #3]
 80031f6:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80031f8:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003202:	4618      	mov	r0, r3
 8003204:	f000 fa14 	bl	8003630 <RTC_ByteToBcd2>
 8003208:	4603      	mov	r3, r0
 800320a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800320c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003214:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800321a:	4313      	orrs	r3, r2
 800321c:	61fb      	str	r3, [r7, #28]
 800321e:	e023      	b.n	8003268 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800322a:	2b00      	cmp	r3, #0
 800322c:	d102      	bne.n	8003234 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	2200      	movs	r2, #0
 8003232:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	785b      	ldrb	r3, [r3, #1]
 800323e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003240:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8003242:	68ba      	ldr	r2, [r7, #8]
 8003244:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003246:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	78db      	ldrb	r3, [r3, #3]
 800324c:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800324e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003256:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003258:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800325e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003264:	4313      	orrs	r3, r2
 8003266:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	685a      	ldr	r2, [r3, #4]
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	699b      	ldr	r3, [r3, #24]
 8003270:	4313      	orrs	r3, r2
 8003272:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	22ca      	movs	r2, #202	; 0xca
 800327a:	625a      	str	r2, [r3, #36]	; 0x24
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2253      	movs	r2, #83	; 0x53
 8003282:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003288:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800328c:	d141      	bne.n	8003312 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	689a      	ldr	r2, [r3, #8]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800329c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	b2da      	uxtb	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80032ae:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	1e5a      	subs	r2, r3, #1
 80032b4:	617a      	str	r2, [r7, #20]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d10b      	bne.n	80032d2 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	22ff      	movs	r2, #255	; 0xff
 80032c0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2203      	movs	r2, #3
 80032c6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e077      	b.n	80033c2 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	f003 0301 	and.w	r3, r3, #1
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d0e7      	beq.n	80032b0 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	69fa      	ldr	r2, [r7, #28]
 80032e6:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	689a      	ldr	r2, [r3, #8]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032fe:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689a      	ldr	r2, [r3, #8]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800330e:	609a      	str	r2, [r3, #8]
 8003310:	e040      	b.n	8003394 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	689a      	ldr	r2, [r3, #8]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003320:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	b2da      	uxtb	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8003332:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	1e5a      	subs	r2, r3, #1
 8003338:	617a      	str	r2, [r7, #20]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10b      	bne.n	8003356 <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	22ff      	movs	r2, #255	; 0xff
 8003344:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2203      	movs	r2, #3
 800334a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e035      	b.n	80033c2 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	f003 0302 	and.w	r3, r3, #2
 8003360:	2b00      	cmp	r3, #0
 8003362:	d0e7      	beq.n	8003334 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	69fa      	ldr	r2, [r7, #28]
 800336a:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689a      	ldr	r2, [r3, #8]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003382:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689a      	ldr	r2, [r3, #8]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003392:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003394:	4b0f      	ldr	r3, [pc, #60]	; (80033d4 <HAL_RTC_SetAlarm_IT+0x26c>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a0e      	ldr	r2, [pc, #56]	; (80033d4 <HAL_RTC_SetAlarm_IT+0x26c>)
 800339a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800339e:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 80033a0:	4b0c      	ldr	r3, [pc, #48]	; (80033d4 <HAL_RTC_SetAlarm_IT+0x26c>)
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	4a0b      	ldr	r2, [pc, #44]	; (80033d4 <HAL_RTC_SetAlarm_IT+0x26c>)
 80033a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033aa:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	22ff      	movs	r2, #255	; 0xff
 80033b2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2201      	movs	r2, #1
 80033b8:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3724      	adds	r7, #36	; 0x24
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd90      	pop	{r4, r7, pc}
 80033ca:	bf00      	nop
 80033cc:	20000020 	.word	0x20000020
 80033d0:	10624dd3 	.word	0x10624dd3
 80033d4:	40013c00 	.word	0x40013c00

080033d8 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
 80033e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	617b      	str	r3, [r7, #20]
 80033ea:	2300      	movs	r3, #0
 80033ec:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033f4:	d10e      	bne.n	8003414 <HAL_RTC_GetAlarm+0x3c>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033fc:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	69db      	ldr	r3, [r3, #28]
 8003404:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003410:	613b      	str	r3, [r7, #16]
 8003412:	e00d      	b.n	8003430 <HAL_RTC_GetAlarm+0x58>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	f44f 7200 	mov.w	r2, #512	; 0x200
 800341a:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6a1b      	ldr	r3, [r3, #32]
 8003422:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800342a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800342e:	613b      	str	r3, [r7, #16]
  }

  /* Fill the structure with the read parameters */
  sAlarm->AlarmTime.Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> 16U);
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	0c1b      	lsrs	r3, r3, #16
 8003434:	b2db      	uxtb	r3, r3
 8003436:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800343a:	b2da      	uxtb	r2, r3
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	701a      	strb	r2, [r3, #0]
  sAlarm->AlarmTime.Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> 8U);
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	0a1b      	lsrs	r3, r3, #8
 8003444:	b2db      	uxtb	r3, r3
 8003446:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800344a:	b2da      	uxtb	r2, r3
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	705a      	strb	r2, [r3, #1]
  sAlarm->AlarmTime.Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU));
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	b2db      	uxtb	r3, r3
 8003454:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003458:	b2da      	uxtb	r2, r3
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	709a      	strb	r2, [r3, #2]
  sAlarm->AlarmTime.TimeFormat = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16U);
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	0c1b      	lsrs	r3, r3, #16
 8003462:	b2db      	uxtb	r3, r3
 8003464:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003468:	b2da      	uxtb	r2, r3
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	70da      	strb	r2, [r3, #3]
  sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	693a      	ldr	r2, [r7, #16]
 8003472:	605a      	str	r2, [r3, #4]
  sAlarm->AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24U);
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	0e1b      	lsrs	r3, r3, #24
 8003478:	b2db      	uxtb	r3, r3
 800347a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800347e:	b2da      	uxtb	r2, r3
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	f883 2020 	strb.w	r2, [r3, #32]
  sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	61da      	str	r2, [r3, #28]
  sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	f003 3280 	and.w	r2, r3, #2155905152	; 0x80808080
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	615a      	str	r2, [r3, #20]

  if(Format == RTC_FORMAT_BIN)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d125      	bne.n	80034ec <HAL_RTC_GetAlarm+0x114>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	4618      	mov	r0, r3
 80034a6:	f000 f8e1 	bl	800366c <RTC_Bcd2ToByte>
 80034aa:	4603      	mov	r3, r0
 80034ac:	461a      	mov	r2, r3
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	785b      	ldrb	r3, [r3, #1]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f000 f8d8 	bl	800366c <RTC_Bcd2ToByte>
 80034bc:	4603      	mov	r3, r0
 80034be:	461a      	mov	r2, r3
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	789b      	ldrb	r3, [r3, #2]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f000 f8cf 	bl	800366c <RTC_Bcd2ToByte>
 80034ce:	4603      	mov	r3, r0
 80034d0:	461a      	mov	r2, r3
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034dc:	4618      	mov	r0, r3
 80034de:	f000 f8c5 	bl	800366c <RTC_Bcd2ToByte>
 80034e2:	4603      	mov	r3, r0
 80034e4:	461a      	mov	r2, r3
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	f883 2020 	strb.w	r2, [r3, #32]
  }

  return HAL_OK;
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3718      	adds	r7, #24
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
	...

080034f8 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d013      	beq.n	8003536 <HAL_RTC_AlarmIRQHandler+0x3e>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00c      	beq.n	8003536 <HAL_RTC_AlarmIRQHandler+0x3e>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a1b      	ldr	r3, [r3, #32]
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	4798      	blx	r3
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	b2da      	uxtb	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8003534:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d013      	beq.n	800356c <HAL_RTC_AlarmIRQHandler+0x74>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00c      	beq.n	800356c <HAL_RTC_AlarmIRQHandler+0x74>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	4798      	blx	r3
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	b2da      	uxtb	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f462 7220 	orn	r2, r2, #640	; 0x280
 800356a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800356c:	4b05      	ldr	r3, [pc, #20]	; (8003584 <HAL_RTC_AlarmIRQHandler+0x8c>)
 800356e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003572:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	775a      	strb	r2, [r3, #29]
}
 800357a:	bf00      	nop
 800357c:	3708      	adds	r7, #8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	40013c00 	.word	0x40013c00

08003588 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	68da      	ldr	r2, [r3, #12]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80035a2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80035a4:	f7fe f9bc 	bl	8001920 <HAL_GetTick>
 80035a8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80035aa:	e009      	b.n	80035c0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80035ac:	f7fe f9b8 	bl	8001920 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035ba:	d901      	bls.n	80035c0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e007      	b.n	80035d0 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	f003 0320 	and.w	r3, r3, #32
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0ee      	beq.n	80035ac <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3710      	adds	r7, #16
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b084      	sub	sp, #16
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035e0:	2300      	movs	r3, #0
 80035e2:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d119      	bne.n	8003626 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035fa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80035fc:	f7fe f990 	bl	8001920 <HAL_GetTick>
 8003600:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003602:	e009      	b.n	8003618 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003604:	f7fe f98c 	bl	8001920 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003612:	d901      	bls.n	8003618 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e007      	b.n	8003628 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0ee      	beq.n	8003604 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8003626:	2300      	movs	r3, #0
}
 8003628:	4618      	mov	r0, r3
 800362a:	3710      	adds	r7, #16
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800363a:	2300      	movs	r3, #0
 800363c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800363e:	e005      	b.n	800364c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	3301      	adds	r3, #1
 8003644:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003646:	79fb      	ldrb	r3, [r7, #7]
 8003648:	3b0a      	subs	r3, #10
 800364a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800364c:	79fb      	ldrb	r3, [r7, #7]
 800364e:	2b09      	cmp	r3, #9
 8003650:	d8f6      	bhi.n	8003640 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	b2db      	uxtb	r3, r3
 8003656:	011b      	lsls	r3, r3, #4
 8003658:	b2da      	uxtb	r2, r3
 800365a:	79fb      	ldrb	r3, [r7, #7]
 800365c:	4313      	orrs	r3, r2
 800365e:	b2db      	uxtb	r3, r3
}
 8003660:	4618      	mov	r0, r3
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003676:	2300      	movs	r3, #0
 8003678:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800367a:	79fb      	ldrb	r3, [r7, #7]
 800367c:	091b      	lsrs	r3, r3, #4
 800367e:	b2db      	uxtb	r3, r3
 8003680:	461a      	mov	r2, r3
 8003682:	4613      	mov	r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	4413      	add	r3, r2
 8003688:	005b      	lsls	r3, r3, #1
 800368a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800368c:	79fb      	ldrb	r3, [r7, #7]
 800368e:	f003 030f 	and.w	r3, r3, #15
 8003692:	b2da      	uxtb	r2, r3
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	b2db      	uxtb	r3, r3
 8003698:	4413      	add	r3, r2
 800369a:	b2db      	uxtb	r3, r3
}
 800369c:	4618      	mov	r0, r3
 800369e:	3714      	adds	r7, #20
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <HAL_RTCEx_TimeStampEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_TimeStampEventCallback could be implemented in the user file
  */
}
 80036b0:	bf00      	nop
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <HAL_RTCEx_Tamper1EventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_Tamper1EventCallback could be implemented in the user file
   */
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <HAL_RTCEx_Tamper2EventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_Tamper2EventCallback could be implemented in the user file
   */
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b087      	sub	sp, #28
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8003704:	2300      	movs	r3, #0
 8003706:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	3350      	adds	r3, #80	; 0x50
 800370e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	697a      	ldr	r2, [r7, #20]
 8003716:	4413      	add	r3, r2
 8003718:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	601a      	str	r2, [r3, #0]
}
 8003720:	bf00      	nop
 8003722:	371c      	adds	r7, #28
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8003736:	2300      	movs	r3, #0
 8003738:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	3350      	adds	r3, #80	; 0x50
 8003740:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	4413      	add	r3, r2
 800374a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
}
 8003750:	4618      	mov	r0, r3
 8003752:	3714      	adds	r7, #20
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 8003764:	bf00      	nop
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d101      	bne.n	8003782 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e03f      	b.n	8003802 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d106      	bne.n	800379c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f7fd fe14 	bl	80013c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2224      	movs	r2, #36	; 0x24
 80037a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68da      	ldr	r2, [r3, #12]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f000 fcbd 	bl	8004134 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	691a      	ldr	r2, [r3, #16]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	695a      	ldr	r2, [r3, #20]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68da      	ldr	r2, [r3, #12]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2220      	movs	r2, #32
 80037f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2220      	movs	r2, #32
 80037fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b08a      	sub	sp, #40	; 0x28
 800380e:	af02      	add	r7, sp, #8
 8003810:	60f8      	str	r0, [r7, #12]
 8003812:	60b9      	str	r1, [r7, #8]
 8003814:	603b      	str	r3, [r7, #0]
 8003816:	4613      	mov	r3, r2
 8003818:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800381a:	2300      	movs	r3, #0
 800381c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b20      	cmp	r3, #32
 8003828:	d17c      	bne.n	8003924 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d002      	beq.n	8003836 <HAL_UART_Transmit+0x2c>
 8003830:	88fb      	ldrh	r3, [r7, #6]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e075      	b.n	8003926 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003840:	2b01      	cmp	r3, #1
 8003842:	d101      	bne.n	8003848 <HAL_UART_Transmit+0x3e>
 8003844:	2302      	movs	r3, #2
 8003846:	e06e      	b.n	8003926 <HAL_UART_Transmit+0x11c>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2221      	movs	r2, #33	; 0x21
 800385a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800385e:	f7fe f85f 	bl	8001920 <HAL_GetTick>
 8003862:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	88fa      	ldrh	r2, [r7, #6]
 8003868:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	88fa      	ldrh	r2, [r7, #6]
 800386e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003878:	d108      	bne.n	800388c <HAL_UART_Transmit+0x82>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d104      	bne.n	800388c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003882:	2300      	movs	r3, #0
 8003884:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	61bb      	str	r3, [r7, #24]
 800388a:	e003      	b.n	8003894 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003890:	2300      	movs	r3, #0
 8003892:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800389c:	e02a      	b.n	80038f4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	9300      	str	r3, [sp, #0]
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	2200      	movs	r2, #0
 80038a6:	2180      	movs	r1, #128	; 0x80
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	f000 fab9 	bl	8003e20 <UART_WaitOnFlagUntilTimeout>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d001      	beq.n	80038b8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e036      	b.n	8003926 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d10b      	bne.n	80038d6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	881b      	ldrh	r3, [r3, #0]
 80038c2:	461a      	mov	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	3302      	adds	r3, #2
 80038d2:	61bb      	str	r3, [r7, #24]
 80038d4:	e007      	b.n	80038e6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	781a      	ldrb	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	3301      	adds	r3, #1
 80038e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	3b01      	subs	r3, #1
 80038ee:	b29a      	uxth	r2, r3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1cf      	bne.n	800389e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	9300      	str	r3, [sp, #0]
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	2200      	movs	r2, #0
 8003906:	2140      	movs	r1, #64	; 0x40
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f000 fa89 	bl	8003e20 <UART_WaitOnFlagUntilTimeout>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d001      	beq.n	8003918 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e006      	b.n	8003926 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2220      	movs	r2, #32
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003920:	2300      	movs	r3, #0
 8003922:	e000      	b.n	8003926 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003924:	2302      	movs	r3, #2
  }
}
 8003926:	4618      	mov	r0, r3
 8003928:	3720      	adds	r7, #32
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b08a      	sub	sp, #40	; 0x28
 8003932:	af02      	add	r7, sp, #8
 8003934:	60f8      	str	r0, [r7, #12]
 8003936:	60b9      	str	r1, [r7, #8]
 8003938:	603b      	str	r3, [r7, #0]
 800393a:	4613      	mov	r3, r2
 800393c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800393e:	2300      	movs	r3, #0
 8003940:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b20      	cmp	r3, #32
 800394c:	f040 808c 	bne.w	8003a68 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d002      	beq.n	800395c <HAL_UART_Receive+0x2e>
 8003956:	88fb      	ldrh	r3, [r7, #6]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d101      	bne.n	8003960 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e084      	b.n	8003a6a <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003966:	2b01      	cmp	r3, #1
 8003968:	d101      	bne.n	800396e <HAL_UART_Receive+0x40>
 800396a:	2302      	movs	r3, #2
 800396c:	e07d      	b.n	8003a6a <HAL_UART_Receive+0x13c>
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2201      	movs	r2, #1
 8003972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2200      	movs	r2, #0
 800397a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2222      	movs	r2, #34	; 0x22
 8003980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2200      	movs	r2, #0
 8003988:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800398a:	f7fd ffc9 	bl	8001920 <HAL_GetTick>
 800398e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	88fa      	ldrh	r2, [r7, #6]
 8003994:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	88fa      	ldrh	r2, [r7, #6]
 800399a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039a4:	d108      	bne.n	80039b8 <HAL_UART_Receive+0x8a>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d104      	bne.n	80039b8 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80039ae:	2300      	movs	r3, #0
 80039b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	61bb      	str	r3, [r7, #24]
 80039b6:	e003      	b.n	80039c0 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039bc:	2300      	movs	r3, #0
 80039be:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80039c8:	e043      	b.n	8003a52 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	2200      	movs	r2, #0
 80039d2:	2120      	movs	r1, #32
 80039d4:	68f8      	ldr	r0, [r7, #12]
 80039d6:	f000 fa23 	bl	8003e20 <UART_WaitOnFlagUntilTimeout>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d001      	beq.n	80039e4 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e042      	b.n	8003a6a <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10c      	bne.n	8003a04 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	3302      	adds	r3, #2
 8003a00:	61bb      	str	r3, [r7, #24]
 8003a02:	e01f      	b.n	8003a44 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a0c:	d007      	beq.n	8003a1e <HAL_UART_Receive+0xf0>
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d10a      	bne.n	8003a2c <HAL_UART_Receive+0xfe>
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d106      	bne.n	8003a2c <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	b2da      	uxtb	r2, r3
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	701a      	strb	r2, [r3, #0]
 8003a2a:	e008      	b.n	8003a3e <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a38:	b2da      	uxtb	r2, r3
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	3301      	adds	r3, #1
 8003a42:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	3b01      	subs	r3, #1
 8003a4c:	b29a      	uxth	r2, r3
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1b6      	bne.n	80039ca <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8003a64:	2300      	movs	r3, #0
 8003a66:	e000      	b.n	8003a6a <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8003a68:	2302      	movs	r3, #2
  }
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3720      	adds	r7, #32
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
	...

08003a74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b08a      	sub	sp, #40	; 0x28
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9e:	f003 030f 	and.w	r3, r3, #15
 8003aa2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d10d      	bne.n	8003ac6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aac:	f003 0320 	and.w	r3, r3, #32
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d008      	beq.n	8003ac6 <HAL_UART_IRQHandler+0x52>
 8003ab4:	6a3b      	ldr	r3, [r7, #32]
 8003ab6:	f003 0320 	and.w	r3, r3, #32
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d003      	beq.n	8003ac6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 faa1 	bl	8004006 <UART_Receive_IT>
      return;
 8003ac4:	e17c      	b.n	8003dc0 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f000 80b1 	beq.w	8003c30 <HAL_UART_IRQHandler+0x1bc>
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d105      	bne.n	8003ae4 <HAL_UART_IRQHandler+0x70>
 8003ad8:	6a3b      	ldr	r3, [r7, #32]
 8003ada:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f000 80a6 	beq.w	8003c30 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d00a      	beq.n	8003b04 <HAL_UART_IRQHandler+0x90>
 8003aee:	6a3b      	ldr	r3, [r7, #32]
 8003af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d005      	beq.n	8003b04 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afc:	f043 0201 	orr.w	r2, r3, #1
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b06:	f003 0304 	and.w	r3, r3, #4
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00a      	beq.n	8003b24 <HAL_UART_IRQHandler+0xb0>
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	f003 0301 	and.w	r3, r3, #1
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d005      	beq.n	8003b24 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1c:	f043 0202 	orr.w	r2, r3, #2
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00a      	beq.n	8003b44 <HAL_UART_IRQHandler+0xd0>
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	f003 0301 	and.w	r3, r3, #1
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d005      	beq.n	8003b44 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3c:	f043 0204 	orr.w	r2, r3, #4
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b46:	f003 0308 	and.w	r3, r3, #8
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d00f      	beq.n	8003b6e <HAL_UART_IRQHandler+0xfa>
 8003b4e:	6a3b      	ldr	r3, [r7, #32]
 8003b50:	f003 0320 	and.w	r3, r3, #32
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d104      	bne.n	8003b62 <HAL_UART_IRQHandler+0xee>
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d005      	beq.n	8003b6e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b66:	f043 0208 	orr.w	r2, r3, #8
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	f000 811f 	beq.w	8003db6 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7a:	f003 0320 	and.w	r3, r3, #32
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d007      	beq.n	8003b92 <HAL_UART_IRQHandler+0x11e>
 8003b82:	6a3b      	ldr	r3, [r7, #32]
 8003b84:	f003 0320 	and.w	r3, r3, #32
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d002      	beq.n	8003b92 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 fa3a 	bl	8004006 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	695b      	ldr	r3, [r3, #20]
 8003b98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b9c:	2b40      	cmp	r3, #64	; 0x40
 8003b9e:	bf0c      	ite	eq
 8003ba0:	2301      	moveq	r3, #1
 8003ba2:	2300      	movne	r3, #0
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bac:	f003 0308 	and.w	r3, r3, #8
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d102      	bne.n	8003bba <HAL_UART_IRQHandler+0x146>
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d031      	beq.n	8003c1e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f000 f97a 	bl	8003eb4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bca:	2b40      	cmp	r3, #64	; 0x40
 8003bcc:	d123      	bne.n	8003c16 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	695a      	ldr	r2, [r3, #20]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bdc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d013      	beq.n	8003c0e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bea:	4a77      	ldr	r2, [pc, #476]	; (8003dc8 <HAL_UART_IRQHandler+0x354>)
 8003bec:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7fe f877 	bl	8001ce6 <HAL_DMA_Abort_IT>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d016      	beq.n	8003c2c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c08:	4610      	mov	r0, r2
 8003c0a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c0c:	e00e      	b.n	8003c2c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 f8f0 	bl	8003df4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c14:	e00a      	b.n	8003c2c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 f8ec 	bl	8003df4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c1c:	e006      	b.n	8003c2c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f000 f8e8 	bl	8003df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003c2a:	e0c4      	b.n	8003db6 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c2c:	bf00      	nop
    return;
 8003c2e:	e0c2      	b.n	8003db6 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	f040 80a2 	bne.w	8003d7e <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3c:	f003 0310 	and.w	r3, r3, #16
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f000 809c 	beq.w	8003d7e <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003c46:	6a3b      	ldr	r3, [r7, #32]
 8003c48:	f003 0310 	and.w	r3, r3, #16
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 8096 	beq.w	8003d7e <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c52:	2300      	movs	r3, #0
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	60fb      	str	r3, [r7, #12]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	60fb      	str	r3, [r7, #12]
 8003c66:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c72:	2b40      	cmp	r3, #64	; 0x40
 8003c74:	d14f      	bne.n	8003d16 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003c80:	8a3b      	ldrh	r3, [r7, #16]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	f000 8099 	beq.w	8003dba <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003c8c:	8a3a      	ldrh	r2, [r7, #16]
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	f080 8093 	bcs.w	8003dba <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	8a3a      	ldrh	r2, [r7, #16]
 8003c98:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c9e:	69db      	ldr	r3, [r3, #28]
 8003ca0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ca4:	d02b      	beq.n	8003cfe <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	68da      	ldr	r2, [r3, #12]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003cb4:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	695a      	ldr	r2, [r3, #20]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f022 0201 	bic.w	r2, r2, #1
 8003cc4:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	695a      	ldr	r2, [r3, #20]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cd4:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2220      	movs	r2, #32
 8003cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68da      	ldr	r2, [r3, #12]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f022 0210 	bic.w	r2, r2, #16
 8003cf2:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7fd ff84 	bl	8001c06 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f000 f87a 	bl	8003e08 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003d14:	e051      	b.n	8003dba <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d047      	beq.n	8003dbe <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8003d2e:	8a7b      	ldrh	r3, [r7, #18]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d044      	beq.n	8003dbe <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68da      	ldr	r2, [r3, #12]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003d42:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	695a      	ldr	r2, [r3, #20]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f022 0201 	bic.w	r2, r2, #1
 8003d52:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68da      	ldr	r2, [r3, #12]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f022 0210 	bic.w	r2, r2, #16
 8003d70:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003d72:	8a7b      	ldrh	r3, [r7, #18]
 8003d74:	4619      	mov	r1, r3
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 f846 	bl	8003e08 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003d7c:	e01f      	b.n	8003dbe <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d008      	beq.n	8003d9a <HAL_UART_IRQHandler+0x326>
 8003d88:	6a3b      	ldr	r3, [r7, #32]
 8003d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d003      	beq.n	8003d9a <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 f8cf 	bl	8003f36 <UART_Transmit_IT>
    return;
 8003d98:	e012      	b.n	8003dc0 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00d      	beq.n	8003dc0 <HAL_UART_IRQHandler+0x34c>
 8003da4:	6a3b      	ldr	r3, [r7, #32]
 8003da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d008      	beq.n	8003dc0 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f000 f911 	bl	8003fd6 <UART_EndTransmit_IT>
    return;
 8003db4:	e004      	b.n	8003dc0 <HAL_UART_IRQHandler+0x34c>
    return;
 8003db6:	bf00      	nop
 8003db8:	e002      	b.n	8003dc0 <HAL_UART_IRQHandler+0x34c>
      return;
 8003dba:	bf00      	nop
 8003dbc:	e000      	b.n	8003dc0 <HAL_UART_IRQHandler+0x34c>
      return;
 8003dbe:	bf00      	nop
  }
}
 8003dc0:	3728      	adds	r7, #40	; 0x28
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	08003f0f 	.word	0x08003f0f

08003dcc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003dd4:	bf00      	nop
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr

08003de0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	460b      	mov	r3, r1
 8003e12:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	60b9      	str	r1, [r7, #8]
 8003e2a:	603b      	str	r3, [r7, #0]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e30:	e02c      	b.n	8003e8c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e38:	d028      	beq.n	8003e8c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d007      	beq.n	8003e50 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e40:	f7fd fd6e 	bl	8001920 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	69ba      	ldr	r2, [r7, #24]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d21d      	bcs.n	8003e8c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68da      	ldr	r2, [r3, #12]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003e5e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	695a      	ldr	r2, [r3, #20]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f022 0201 	bic.w	r2, r2, #1
 8003e6e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2220      	movs	r2, #32
 8003e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e00f      	b.n	8003eac <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	4013      	ands	r3, r2
 8003e96:	68ba      	ldr	r2, [r7, #8]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	bf0c      	ite	eq
 8003e9c:	2301      	moveq	r3, #1
 8003e9e:	2300      	movne	r3, #0
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	79fb      	ldrb	r3, [r7, #7]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d0c3      	beq.n	8003e32 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3710      	adds	r7, #16
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}

08003eb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	68da      	ldr	r2, [r3, #12]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003eca:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	695a      	ldr	r2, [r3, #20]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f022 0201 	bic.w	r2, r2, #1
 8003eda:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d107      	bne.n	8003ef4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	68da      	ldr	r2, [r3, #12]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f022 0210 	bic.w	r2, r2, #16
 8003ef2:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2220      	movs	r2, #32
 8003ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003f02:	bf00      	nop
 8003f04:	370c      	adds	r7, #12
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr

08003f0e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f0e:	b580      	push	{r7, lr}
 8003f10:	b084      	sub	sp, #16
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f1a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f28:	68f8      	ldr	r0, [r7, #12]
 8003f2a:	f7ff ff63 	bl	8003df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f2e:	bf00      	nop
 8003f30:	3710      	adds	r7, #16
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003f36:	b480      	push	{r7}
 8003f38:	b085      	sub	sp, #20
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b21      	cmp	r3, #33	; 0x21
 8003f48:	d13e      	bne.n	8003fc8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f52:	d114      	bne.n	8003f7e <UART_Transmit_IT+0x48>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	691b      	ldr	r3, [r3, #16]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d110      	bne.n	8003f7e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a1b      	ldr	r3, [r3, #32]
 8003f60:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	881b      	ldrh	r3, [r3, #0]
 8003f66:	461a      	mov	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f70:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a1b      	ldr	r3, [r3, #32]
 8003f76:	1c9a      	adds	r2, r3, #2
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	621a      	str	r2, [r3, #32]
 8003f7c:	e008      	b.n	8003f90 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a1b      	ldr	r3, [r3, #32]
 8003f82:	1c59      	adds	r1, r3, #1
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	6211      	str	r1, [r2, #32]
 8003f88:	781a      	ldrb	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	3b01      	subs	r3, #1
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d10f      	bne.n	8003fc4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68da      	ldr	r2, [r3, #12]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fb2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68da      	ldr	r2, [r3, #12]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003fc2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	e000      	b.n	8003fca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003fc8:	2302      	movs	r3, #2
  }
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3714      	adds	r7, #20
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr

08003fd6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b082      	sub	sp, #8
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68da      	ldr	r2, [r3, #12]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2220      	movs	r2, #32
 8003ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f7ff fee8 	bl	8003dcc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3708      	adds	r7, #8
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b084      	sub	sp, #16
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b22      	cmp	r3, #34	; 0x22
 8004018:	f040 8087 	bne.w	800412a <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004024:	d117      	bne.n	8004056 <UART_Receive_IT+0x50>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d113      	bne.n	8004056 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800402e:	2300      	movs	r3, #0
 8004030:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004036:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	b29b      	uxth	r3, r3
 8004040:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004044:	b29a      	uxth	r2, r3
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800404e:	1c9a      	adds	r2, r3, #2
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	629a      	str	r2, [r3, #40]	; 0x28
 8004054:	e026      	b.n	80040a4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405a:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800405c:	2300      	movs	r3, #0
 800405e:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004068:	d007      	beq.n	800407a <UART_Receive_IT+0x74>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d10a      	bne.n	8004088 <UART_Receive_IT+0x82>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d106      	bne.n	8004088 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	b2da      	uxtb	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	701a      	strb	r2, [r3, #0]
 8004086:	e008      	b.n	800409a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	b2db      	uxtb	r3, r3
 8004090:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004094:	b2da      	uxtb	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800409e:	1c5a      	adds	r2, r3, #1
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	3b01      	subs	r3, #1
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	4619      	mov	r1, r3
 80040b2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d136      	bne.n	8004126 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68da      	ldr	r2, [r3, #12]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f022 0220 	bic.w	r2, r2, #32
 80040c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68da      	ldr	r2, [r3, #12]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80040d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	695a      	ldr	r2, [r3, #20]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0201 	bic.w	r2, r2, #1
 80040e6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2220      	movs	r2, #32
 80040ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d10e      	bne.n	8004116 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68da      	ldr	r2, [r3, #12]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f022 0210 	bic.w	r2, r2, #16
 8004106:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800410c:	4619      	mov	r1, r3
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f7ff fe7a 	bl	8003e08 <HAL_UARTEx_RxEventCallback>
 8004114:	e002      	b.n	800411c <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f7ff fe62 	bl	8003de0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8004122:	2300      	movs	r3, #0
 8004124:	e002      	b.n	800412c <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8004126:	2300      	movs	r3, #0
 8004128:	e000      	b.n	800412c <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 800412a:	2302      	movs	r3, #2
  }
}
 800412c:	4618      	mov	r0, r3
 800412e:	3710      	adds	r7, #16
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004138:	b09f      	sub	sp, #124	; 0x7c
 800413a:	af00      	add	r7, sp, #0
 800413c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800413e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	691b      	ldr	r3, [r3, #16]
 8004144:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004148:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800414a:	68d9      	ldr	r1, [r3, #12]
 800414c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	ea40 0301 	orr.w	r3, r0, r1
 8004154:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004156:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004158:	689a      	ldr	r2, [r3, #8]
 800415a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	431a      	orrs	r2, r3
 8004160:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004162:	695b      	ldr	r3, [r3, #20]
 8004164:	431a      	orrs	r2, r3
 8004166:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004168:	69db      	ldr	r3, [r3, #28]
 800416a:	4313      	orrs	r3, r2
 800416c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800416e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004178:	f021 010c 	bic.w	r1, r1, #12
 800417c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004182:	430b      	orrs	r3, r1
 8004184:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004186:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	695b      	ldr	r3, [r3, #20]
 800418c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004190:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004192:	6999      	ldr	r1, [r3, #24]
 8004194:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	ea40 0301 	orr.w	r3, r0, r1
 800419c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800419e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	4bc5      	ldr	r3, [pc, #788]	; (80044b8 <UART_SetConfig+0x384>)
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d004      	beq.n	80041b2 <UART_SetConfig+0x7e>
 80041a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	4bc3      	ldr	r3, [pc, #780]	; (80044bc <UART_SetConfig+0x388>)
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d103      	bne.n	80041ba <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80041b2:	f7fe fc0f 	bl	80029d4 <HAL_RCC_GetPCLK2Freq>
 80041b6:	6778      	str	r0, [r7, #116]	; 0x74
 80041b8:	e002      	b.n	80041c0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80041ba:	f7fe fbf7 	bl	80029ac <HAL_RCC_GetPCLK1Freq>
 80041be:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041c2:	69db      	ldr	r3, [r3, #28]
 80041c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041c8:	f040 80b6 	bne.w	8004338 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80041cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041ce:	461c      	mov	r4, r3
 80041d0:	f04f 0500 	mov.w	r5, #0
 80041d4:	4622      	mov	r2, r4
 80041d6:	462b      	mov	r3, r5
 80041d8:	1891      	adds	r1, r2, r2
 80041da:	6439      	str	r1, [r7, #64]	; 0x40
 80041dc:	415b      	adcs	r3, r3
 80041de:	647b      	str	r3, [r7, #68]	; 0x44
 80041e0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80041e4:	1912      	adds	r2, r2, r4
 80041e6:	eb45 0303 	adc.w	r3, r5, r3
 80041ea:	f04f 0000 	mov.w	r0, #0
 80041ee:	f04f 0100 	mov.w	r1, #0
 80041f2:	00d9      	lsls	r1, r3, #3
 80041f4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80041f8:	00d0      	lsls	r0, r2, #3
 80041fa:	4602      	mov	r2, r0
 80041fc:	460b      	mov	r3, r1
 80041fe:	1911      	adds	r1, r2, r4
 8004200:	6639      	str	r1, [r7, #96]	; 0x60
 8004202:	416b      	adcs	r3, r5
 8004204:	667b      	str	r3, [r7, #100]	; 0x64
 8004206:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	461a      	mov	r2, r3
 800420c:	f04f 0300 	mov.w	r3, #0
 8004210:	1891      	adds	r1, r2, r2
 8004212:	63b9      	str	r1, [r7, #56]	; 0x38
 8004214:	415b      	adcs	r3, r3
 8004216:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004218:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800421c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004220:	f7fc fa0a 	bl	8000638 <__aeabi_uldivmod>
 8004224:	4602      	mov	r2, r0
 8004226:	460b      	mov	r3, r1
 8004228:	4ba5      	ldr	r3, [pc, #660]	; (80044c0 <UART_SetConfig+0x38c>)
 800422a:	fba3 2302 	umull	r2, r3, r3, r2
 800422e:	095b      	lsrs	r3, r3, #5
 8004230:	011e      	lsls	r6, r3, #4
 8004232:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004234:	461c      	mov	r4, r3
 8004236:	f04f 0500 	mov.w	r5, #0
 800423a:	4622      	mov	r2, r4
 800423c:	462b      	mov	r3, r5
 800423e:	1891      	adds	r1, r2, r2
 8004240:	6339      	str	r1, [r7, #48]	; 0x30
 8004242:	415b      	adcs	r3, r3
 8004244:	637b      	str	r3, [r7, #52]	; 0x34
 8004246:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800424a:	1912      	adds	r2, r2, r4
 800424c:	eb45 0303 	adc.w	r3, r5, r3
 8004250:	f04f 0000 	mov.w	r0, #0
 8004254:	f04f 0100 	mov.w	r1, #0
 8004258:	00d9      	lsls	r1, r3, #3
 800425a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800425e:	00d0      	lsls	r0, r2, #3
 8004260:	4602      	mov	r2, r0
 8004262:	460b      	mov	r3, r1
 8004264:	1911      	adds	r1, r2, r4
 8004266:	65b9      	str	r1, [r7, #88]	; 0x58
 8004268:	416b      	adcs	r3, r5
 800426a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800426c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	461a      	mov	r2, r3
 8004272:	f04f 0300 	mov.w	r3, #0
 8004276:	1891      	adds	r1, r2, r2
 8004278:	62b9      	str	r1, [r7, #40]	; 0x28
 800427a:	415b      	adcs	r3, r3
 800427c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800427e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004282:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004286:	f7fc f9d7 	bl	8000638 <__aeabi_uldivmod>
 800428a:	4602      	mov	r2, r0
 800428c:	460b      	mov	r3, r1
 800428e:	4b8c      	ldr	r3, [pc, #560]	; (80044c0 <UART_SetConfig+0x38c>)
 8004290:	fba3 1302 	umull	r1, r3, r3, r2
 8004294:	095b      	lsrs	r3, r3, #5
 8004296:	2164      	movs	r1, #100	; 0x64
 8004298:	fb01 f303 	mul.w	r3, r1, r3
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	00db      	lsls	r3, r3, #3
 80042a0:	3332      	adds	r3, #50	; 0x32
 80042a2:	4a87      	ldr	r2, [pc, #540]	; (80044c0 <UART_SetConfig+0x38c>)
 80042a4:	fba2 2303 	umull	r2, r3, r2, r3
 80042a8:	095b      	lsrs	r3, r3, #5
 80042aa:	005b      	lsls	r3, r3, #1
 80042ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80042b0:	441e      	add	r6, r3
 80042b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042b4:	4618      	mov	r0, r3
 80042b6:	f04f 0100 	mov.w	r1, #0
 80042ba:	4602      	mov	r2, r0
 80042bc:	460b      	mov	r3, r1
 80042be:	1894      	adds	r4, r2, r2
 80042c0:	623c      	str	r4, [r7, #32]
 80042c2:	415b      	adcs	r3, r3
 80042c4:	627b      	str	r3, [r7, #36]	; 0x24
 80042c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80042ca:	1812      	adds	r2, r2, r0
 80042cc:	eb41 0303 	adc.w	r3, r1, r3
 80042d0:	f04f 0400 	mov.w	r4, #0
 80042d4:	f04f 0500 	mov.w	r5, #0
 80042d8:	00dd      	lsls	r5, r3, #3
 80042da:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80042de:	00d4      	lsls	r4, r2, #3
 80042e0:	4622      	mov	r2, r4
 80042e2:	462b      	mov	r3, r5
 80042e4:	1814      	adds	r4, r2, r0
 80042e6:	653c      	str	r4, [r7, #80]	; 0x50
 80042e8:	414b      	adcs	r3, r1
 80042ea:	657b      	str	r3, [r7, #84]	; 0x54
 80042ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	461a      	mov	r2, r3
 80042f2:	f04f 0300 	mov.w	r3, #0
 80042f6:	1891      	adds	r1, r2, r2
 80042f8:	61b9      	str	r1, [r7, #24]
 80042fa:	415b      	adcs	r3, r3
 80042fc:	61fb      	str	r3, [r7, #28]
 80042fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004302:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004306:	f7fc f997 	bl	8000638 <__aeabi_uldivmod>
 800430a:	4602      	mov	r2, r0
 800430c:	460b      	mov	r3, r1
 800430e:	4b6c      	ldr	r3, [pc, #432]	; (80044c0 <UART_SetConfig+0x38c>)
 8004310:	fba3 1302 	umull	r1, r3, r3, r2
 8004314:	095b      	lsrs	r3, r3, #5
 8004316:	2164      	movs	r1, #100	; 0x64
 8004318:	fb01 f303 	mul.w	r3, r1, r3
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	00db      	lsls	r3, r3, #3
 8004320:	3332      	adds	r3, #50	; 0x32
 8004322:	4a67      	ldr	r2, [pc, #412]	; (80044c0 <UART_SetConfig+0x38c>)
 8004324:	fba2 2303 	umull	r2, r3, r2, r3
 8004328:	095b      	lsrs	r3, r3, #5
 800432a:	f003 0207 	and.w	r2, r3, #7
 800432e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4432      	add	r2, r6
 8004334:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004336:	e0b9      	b.n	80044ac <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004338:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800433a:	461c      	mov	r4, r3
 800433c:	f04f 0500 	mov.w	r5, #0
 8004340:	4622      	mov	r2, r4
 8004342:	462b      	mov	r3, r5
 8004344:	1891      	adds	r1, r2, r2
 8004346:	6139      	str	r1, [r7, #16]
 8004348:	415b      	adcs	r3, r3
 800434a:	617b      	str	r3, [r7, #20]
 800434c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004350:	1912      	adds	r2, r2, r4
 8004352:	eb45 0303 	adc.w	r3, r5, r3
 8004356:	f04f 0000 	mov.w	r0, #0
 800435a:	f04f 0100 	mov.w	r1, #0
 800435e:	00d9      	lsls	r1, r3, #3
 8004360:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004364:	00d0      	lsls	r0, r2, #3
 8004366:	4602      	mov	r2, r0
 8004368:	460b      	mov	r3, r1
 800436a:	eb12 0804 	adds.w	r8, r2, r4
 800436e:	eb43 0905 	adc.w	r9, r3, r5
 8004372:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	4618      	mov	r0, r3
 8004378:	f04f 0100 	mov.w	r1, #0
 800437c:	f04f 0200 	mov.w	r2, #0
 8004380:	f04f 0300 	mov.w	r3, #0
 8004384:	008b      	lsls	r3, r1, #2
 8004386:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800438a:	0082      	lsls	r2, r0, #2
 800438c:	4640      	mov	r0, r8
 800438e:	4649      	mov	r1, r9
 8004390:	f7fc f952 	bl	8000638 <__aeabi_uldivmod>
 8004394:	4602      	mov	r2, r0
 8004396:	460b      	mov	r3, r1
 8004398:	4b49      	ldr	r3, [pc, #292]	; (80044c0 <UART_SetConfig+0x38c>)
 800439a:	fba3 2302 	umull	r2, r3, r3, r2
 800439e:	095b      	lsrs	r3, r3, #5
 80043a0:	011e      	lsls	r6, r3, #4
 80043a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043a4:	4618      	mov	r0, r3
 80043a6:	f04f 0100 	mov.w	r1, #0
 80043aa:	4602      	mov	r2, r0
 80043ac:	460b      	mov	r3, r1
 80043ae:	1894      	adds	r4, r2, r2
 80043b0:	60bc      	str	r4, [r7, #8]
 80043b2:	415b      	adcs	r3, r3
 80043b4:	60fb      	str	r3, [r7, #12]
 80043b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80043ba:	1812      	adds	r2, r2, r0
 80043bc:	eb41 0303 	adc.w	r3, r1, r3
 80043c0:	f04f 0400 	mov.w	r4, #0
 80043c4:	f04f 0500 	mov.w	r5, #0
 80043c8:	00dd      	lsls	r5, r3, #3
 80043ca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80043ce:	00d4      	lsls	r4, r2, #3
 80043d0:	4622      	mov	r2, r4
 80043d2:	462b      	mov	r3, r5
 80043d4:	1814      	adds	r4, r2, r0
 80043d6:	64bc      	str	r4, [r7, #72]	; 0x48
 80043d8:	414b      	adcs	r3, r1
 80043da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	4618      	mov	r0, r3
 80043e2:	f04f 0100 	mov.w	r1, #0
 80043e6:	f04f 0200 	mov.w	r2, #0
 80043ea:	f04f 0300 	mov.w	r3, #0
 80043ee:	008b      	lsls	r3, r1, #2
 80043f0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80043f4:	0082      	lsls	r2, r0, #2
 80043f6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80043fa:	f7fc f91d 	bl	8000638 <__aeabi_uldivmod>
 80043fe:	4602      	mov	r2, r0
 8004400:	460b      	mov	r3, r1
 8004402:	4b2f      	ldr	r3, [pc, #188]	; (80044c0 <UART_SetConfig+0x38c>)
 8004404:	fba3 1302 	umull	r1, r3, r3, r2
 8004408:	095b      	lsrs	r3, r3, #5
 800440a:	2164      	movs	r1, #100	; 0x64
 800440c:	fb01 f303 	mul.w	r3, r1, r3
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	011b      	lsls	r3, r3, #4
 8004414:	3332      	adds	r3, #50	; 0x32
 8004416:	4a2a      	ldr	r2, [pc, #168]	; (80044c0 <UART_SetConfig+0x38c>)
 8004418:	fba2 2303 	umull	r2, r3, r2, r3
 800441c:	095b      	lsrs	r3, r3, #5
 800441e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004422:	441e      	add	r6, r3
 8004424:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004426:	4618      	mov	r0, r3
 8004428:	f04f 0100 	mov.w	r1, #0
 800442c:	4602      	mov	r2, r0
 800442e:	460b      	mov	r3, r1
 8004430:	1894      	adds	r4, r2, r2
 8004432:	603c      	str	r4, [r7, #0]
 8004434:	415b      	adcs	r3, r3
 8004436:	607b      	str	r3, [r7, #4]
 8004438:	e9d7 2300 	ldrd	r2, r3, [r7]
 800443c:	1812      	adds	r2, r2, r0
 800443e:	eb41 0303 	adc.w	r3, r1, r3
 8004442:	f04f 0400 	mov.w	r4, #0
 8004446:	f04f 0500 	mov.w	r5, #0
 800444a:	00dd      	lsls	r5, r3, #3
 800444c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004450:	00d4      	lsls	r4, r2, #3
 8004452:	4622      	mov	r2, r4
 8004454:	462b      	mov	r3, r5
 8004456:	eb12 0a00 	adds.w	sl, r2, r0
 800445a:	eb43 0b01 	adc.w	fp, r3, r1
 800445e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	4618      	mov	r0, r3
 8004464:	f04f 0100 	mov.w	r1, #0
 8004468:	f04f 0200 	mov.w	r2, #0
 800446c:	f04f 0300 	mov.w	r3, #0
 8004470:	008b      	lsls	r3, r1, #2
 8004472:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004476:	0082      	lsls	r2, r0, #2
 8004478:	4650      	mov	r0, sl
 800447a:	4659      	mov	r1, fp
 800447c:	f7fc f8dc 	bl	8000638 <__aeabi_uldivmod>
 8004480:	4602      	mov	r2, r0
 8004482:	460b      	mov	r3, r1
 8004484:	4b0e      	ldr	r3, [pc, #56]	; (80044c0 <UART_SetConfig+0x38c>)
 8004486:	fba3 1302 	umull	r1, r3, r3, r2
 800448a:	095b      	lsrs	r3, r3, #5
 800448c:	2164      	movs	r1, #100	; 0x64
 800448e:	fb01 f303 	mul.w	r3, r1, r3
 8004492:	1ad3      	subs	r3, r2, r3
 8004494:	011b      	lsls	r3, r3, #4
 8004496:	3332      	adds	r3, #50	; 0x32
 8004498:	4a09      	ldr	r2, [pc, #36]	; (80044c0 <UART_SetConfig+0x38c>)
 800449a:	fba2 2303 	umull	r2, r3, r2, r3
 800449e:	095b      	lsrs	r3, r3, #5
 80044a0:	f003 020f 	and.w	r2, r3, #15
 80044a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4432      	add	r2, r6
 80044aa:	609a      	str	r2, [r3, #8]
}
 80044ac:	bf00      	nop
 80044ae:	377c      	adds	r7, #124	; 0x7c
 80044b0:	46bd      	mov	sp, r7
 80044b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044b6:	bf00      	nop
 80044b8:	40011000 	.word	0x40011000
 80044bc:	40011400 	.word	0x40011400
 80044c0:	51eb851f 	.word	0x51eb851f

080044c4 <atoi>:
 80044c4:	220a      	movs	r2, #10
 80044c6:	2100      	movs	r1, #0
 80044c8:	f000 b8d6 	b.w	8004678 <strtol>

080044cc <__errno>:
 80044cc:	4b01      	ldr	r3, [pc, #4]	; (80044d4 <__errno+0x8>)
 80044ce:	6818      	ldr	r0, [r3, #0]
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	2000002c 	.word	0x2000002c

080044d8 <__libc_init_array>:
 80044d8:	b570      	push	{r4, r5, r6, lr}
 80044da:	4d0d      	ldr	r5, [pc, #52]	; (8004510 <__libc_init_array+0x38>)
 80044dc:	4c0d      	ldr	r4, [pc, #52]	; (8004514 <__libc_init_array+0x3c>)
 80044de:	1b64      	subs	r4, r4, r5
 80044e0:	10a4      	asrs	r4, r4, #2
 80044e2:	2600      	movs	r6, #0
 80044e4:	42a6      	cmp	r6, r4
 80044e6:	d109      	bne.n	80044fc <__libc_init_array+0x24>
 80044e8:	4d0b      	ldr	r5, [pc, #44]	; (8004518 <__libc_init_array+0x40>)
 80044ea:	4c0c      	ldr	r4, [pc, #48]	; (800451c <__libc_init_array+0x44>)
 80044ec:	f000 fcdc 	bl	8004ea8 <_init>
 80044f0:	1b64      	subs	r4, r4, r5
 80044f2:	10a4      	asrs	r4, r4, #2
 80044f4:	2600      	movs	r6, #0
 80044f6:	42a6      	cmp	r6, r4
 80044f8:	d105      	bne.n	8004506 <__libc_init_array+0x2e>
 80044fa:	bd70      	pop	{r4, r5, r6, pc}
 80044fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004500:	4798      	blx	r3
 8004502:	3601      	adds	r6, #1
 8004504:	e7ee      	b.n	80044e4 <__libc_init_array+0xc>
 8004506:	f855 3b04 	ldr.w	r3, [r5], #4
 800450a:	4798      	blx	r3
 800450c:	3601      	adds	r6, #1
 800450e:	e7f2      	b.n	80044f6 <__libc_init_array+0x1e>
 8004510:	08005050 	.word	0x08005050
 8004514:	08005050 	.word	0x08005050
 8004518:	08005050 	.word	0x08005050
 800451c:	08005054 	.word	0x08005054

08004520 <memset>:
 8004520:	4402      	add	r2, r0
 8004522:	4603      	mov	r3, r0
 8004524:	4293      	cmp	r3, r2
 8004526:	d100      	bne.n	800452a <memset+0xa>
 8004528:	4770      	bx	lr
 800452a:	f803 1b01 	strb.w	r1, [r3], #1
 800452e:	e7f9      	b.n	8004524 <memset+0x4>

08004530 <siprintf>:
 8004530:	b40e      	push	{r1, r2, r3}
 8004532:	b500      	push	{lr}
 8004534:	b09c      	sub	sp, #112	; 0x70
 8004536:	ab1d      	add	r3, sp, #116	; 0x74
 8004538:	9002      	str	r0, [sp, #8]
 800453a:	9006      	str	r0, [sp, #24]
 800453c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004540:	4809      	ldr	r0, [pc, #36]	; (8004568 <siprintf+0x38>)
 8004542:	9107      	str	r1, [sp, #28]
 8004544:	9104      	str	r1, [sp, #16]
 8004546:	4909      	ldr	r1, [pc, #36]	; (800456c <siprintf+0x3c>)
 8004548:	f853 2b04 	ldr.w	r2, [r3], #4
 800454c:	9105      	str	r1, [sp, #20]
 800454e:	6800      	ldr	r0, [r0, #0]
 8004550:	9301      	str	r3, [sp, #4]
 8004552:	a902      	add	r1, sp, #8
 8004554:	f000 f8f6 	bl	8004744 <_svfiprintf_r>
 8004558:	9b02      	ldr	r3, [sp, #8]
 800455a:	2200      	movs	r2, #0
 800455c:	701a      	strb	r2, [r3, #0]
 800455e:	b01c      	add	sp, #112	; 0x70
 8004560:	f85d eb04 	ldr.w	lr, [sp], #4
 8004564:	b003      	add	sp, #12
 8004566:	4770      	bx	lr
 8004568:	2000002c 	.word	0x2000002c
 800456c:	ffff0208 	.word	0xffff0208

08004570 <_strtol_l.isra.0>:
 8004570:	2b01      	cmp	r3, #1
 8004572:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004576:	d001      	beq.n	800457c <_strtol_l.isra.0+0xc>
 8004578:	2b24      	cmp	r3, #36	; 0x24
 800457a:	d906      	bls.n	800458a <_strtol_l.isra.0+0x1a>
 800457c:	f7ff ffa6 	bl	80044cc <__errno>
 8004580:	2316      	movs	r3, #22
 8004582:	6003      	str	r3, [r0, #0]
 8004584:	2000      	movs	r0, #0
 8004586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800458a:	4f3a      	ldr	r7, [pc, #232]	; (8004674 <_strtol_l.isra.0+0x104>)
 800458c:	468e      	mov	lr, r1
 800458e:	4676      	mov	r6, lr
 8004590:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8004594:	5de5      	ldrb	r5, [r4, r7]
 8004596:	f015 0508 	ands.w	r5, r5, #8
 800459a:	d1f8      	bne.n	800458e <_strtol_l.isra.0+0x1e>
 800459c:	2c2d      	cmp	r4, #45	; 0x2d
 800459e:	d134      	bne.n	800460a <_strtol_l.isra.0+0x9a>
 80045a0:	f89e 4000 	ldrb.w	r4, [lr]
 80045a4:	f04f 0801 	mov.w	r8, #1
 80045a8:	f106 0e02 	add.w	lr, r6, #2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d05c      	beq.n	800466a <_strtol_l.isra.0+0xfa>
 80045b0:	2b10      	cmp	r3, #16
 80045b2:	d10c      	bne.n	80045ce <_strtol_l.isra.0+0x5e>
 80045b4:	2c30      	cmp	r4, #48	; 0x30
 80045b6:	d10a      	bne.n	80045ce <_strtol_l.isra.0+0x5e>
 80045b8:	f89e 4000 	ldrb.w	r4, [lr]
 80045bc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80045c0:	2c58      	cmp	r4, #88	; 0x58
 80045c2:	d14d      	bne.n	8004660 <_strtol_l.isra.0+0xf0>
 80045c4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80045c8:	2310      	movs	r3, #16
 80045ca:	f10e 0e02 	add.w	lr, lr, #2
 80045ce:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80045d2:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80045d6:	2600      	movs	r6, #0
 80045d8:	fbbc f9f3 	udiv	r9, ip, r3
 80045dc:	4635      	mov	r5, r6
 80045de:	fb03 ca19 	mls	sl, r3, r9, ip
 80045e2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80045e6:	2f09      	cmp	r7, #9
 80045e8:	d818      	bhi.n	800461c <_strtol_l.isra.0+0xac>
 80045ea:	463c      	mov	r4, r7
 80045ec:	42a3      	cmp	r3, r4
 80045ee:	dd24      	ble.n	800463a <_strtol_l.isra.0+0xca>
 80045f0:	2e00      	cmp	r6, #0
 80045f2:	db1f      	blt.n	8004634 <_strtol_l.isra.0+0xc4>
 80045f4:	45a9      	cmp	r9, r5
 80045f6:	d31d      	bcc.n	8004634 <_strtol_l.isra.0+0xc4>
 80045f8:	d101      	bne.n	80045fe <_strtol_l.isra.0+0x8e>
 80045fa:	45a2      	cmp	sl, r4
 80045fc:	db1a      	blt.n	8004634 <_strtol_l.isra.0+0xc4>
 80045fe:	fb05 4503 	mla	r5, r5, r3, r4
 8004602:	2601      	movs	r6, #1
 8004604:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8004608:	e7eb      	b.n	80045e2 <_strtol_l.isra.0+0x72>
 800460a:	2c2b      	cmp	r4, #43	; 0x2b
 800460c:	bf08      	it	eq
 800460e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8004612:	46a8      	mov	r8, r5
 8004614:	bf08      	it	eq
 8004616:	f106 0e02 	addeq.w	lr, r6, #2
 800461a:	e7c7      	b.n	80045ac <_strtol_l.isra.0+0x3c>
 800461c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8004620:	2f19      	cmp	r7, #25
 8004622:	d801      	bhi.n	8004628 <_strtol_l.isra.0+0xb8>
 8004624:	3c37      	subs	r4, #55	; 0x37
 8004626:	e7e1      	b.n	80045ec <_strtol_l.isra.0+0x7c>
 8004628:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800462c:	2f19      	cmp	r7, #25
 800462e:	d804      	bhi.n	800463a <_strtol_l.isra.0+0xca>
 8004630:	3c57      	subs	r4, #87	; 0x57
 8004632:	e7db      	b.n	80045ec <_strtol_l.isra.0+0x7c>
 8004634:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8004638:	e7e4      	b.n	8004604 <_strtol_l.isra.0+0x94>
 800463a:	2e00      	cmp	r6, #0
 800463c:	da05      	bge.n	800464a <_strtol_l.isra.0+0xda>
 800463e:	2322      	movs	r3, #34	; 0x22
 8004640:	6003      	str	r3, [r0, #0]
 8004642:	4665      	mov	r5, ip
 8004644:	b942      	cbnz	r2, 8004658 <_strtol_l.isra.0+0xe8>
 8004646:	4628      	mov	r0, r5
 8004648:	e79d      	b.n	8004586 <_strtol_l.isra.0+0x16>
 800464a:	f1b8 0f00 	cmp.w	r8, #0
 800464e:	d000      	beq.n	8004652 <_strtol_l.isra.0+0xe2>
 8004650:	426d      	negs	r5, r5
 8004652:	2a00      	cmp	r2, #0
 8004654:	d0f7      	beq.n	8004646 <_strtol_l.isra.0+0xd6>
 8004656:	b10e      	cbz	r6, 800465c <_strtol_l.isra.0+0xec>
 8004658:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 800465c:	6011      	str	r1, [r2, #0]
 800465e:	e7f2      	b.n	8004646 <_strtol_l.isra.0+0xd6>
 8004660:	2430      	movs	r4, #48	; 0x30
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1b3      	bne.n	80045ce <_strtol_l.isra.0+0x5e>
 8004666:	2308      	movs	r3, #8
 8004668:	e7b1      	b.n	80045ce <_strtol_l.isra.0+0x5e>
 800466a:	2c30      	cmp	r4, #48	; 0x30
 800466c:	d0a4      	beq.n	80045b8 <_strtol_l.isra.0+0x48>
 800466e:	230a      	movs	r3, #10
 8004670:	e7ad      	b.n	80045ce <_strtol_l.isra.0+0x5e>
 8004672:	bf00      	nop
 8004674:	08004f15 	.word	0x08004f15

08004678 <strtol>:
 8004678:	4613      	mov	r3, r2
 800467a:	460a      	mov	r2, r1
 800467c:	4601      	mov	r1, r0
 800467e:	4802      	ldr	r0, [pc, #8]	; (8004688 <strtol+0x10>)
 8004680:	6800      	ldr	r0, [r0, #0]
 8004682:	f7ff bf75 	b.w	8004570 <_strtol_l.isra.0>
 8004686:	bf00      	nop
 8004688:	2000002c 	.word	0x2000002c

0800468c <__ssputs_r>:
 800468c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004690:	688e      	ldr	r6, [r1, #8]
 8004692:	429e      	cmp	r6, r3
 8004694:	4682      	mov	sl, r0
 8004696:	460c      	mov	r4, r1
 8004698:	4690      	mov	r8, r2
 800469a:	461f      	mov	r7, r3
 800469c:	d838      	bhi.n	8004710 <__ssputs_r+0x84>
 800469e:	898a      	ldrh	r2, [r1, #12]
 80046a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80046a4:	d032      	beq.n	800470c <__ssputs_r+0x80>
 80046a6:	6825      	ldr	r5, [r4, #0]
 80046a8:	6909      	ldr	r1, [r1, #16]
 80046aa:	eba5 0901 	sub.w	r9, r5, r1
 80046ae:	6965      	ldr	r5, [r4, #20]
 80046b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80046b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80046b8:	3301      	adds	r3, #1
 80046ba:	444b      	add	r3, r9
 80046bc:	106d      	asrs	r5, r5, #1
 80046be:	429d      	cmp	r5, r3
 80046c0:	bf38      	it	cc
 80046c2:	461d      	movcc	r5, r3
 80046c4:	0553      	lsls	r3, r2, #21
 80046c6:	d531      	bpl.n	800472c <__ssputs_r+0xa0>
 80046c8:	4629      	mov	r1, r5
 80046ca:	f000 fb47 	bl	8004d5c <_malloc_r>
 80046ce:	4606      	mov	r6, r0
 80046d0:	b950      	cbnz	r0, 80046e8 <__ssputs_r+0x5c>
 80046d2:	230c      	movs	r3, #12
 80046d4:	f8ca 3000 	str.w	r3, [sl]
 80046d8:	89a3      	ldrh	r3, [r4, #12]
 80046da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046de:	81a3      	strh	r3, [r4, #12]
 80046e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046e8:	6921      	ldr	r1, [r4, #16]
 80046ea:	464a      	mov	r2, r9
 80046ec:	f000 fabe 	bl	8004c6c <memcpy>
 80046f0:	89a3      	ldrh	r3, [r4, #12]
 80046f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80046f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046fa:	81a3      	strh	r3, [r4, #12]
 80046fc:	6126      	str	r6, [r4, #16]
 80046fe:	6165      	str	r5, [r4, #20]
 8004700:	444e      	add	r6, r9
 8004702:	eba5 0509 	sub.w	r5, r5, r9
 8004706:	6026      	str	r6, [r4, #0]
 8004708:	60a5      	str	r5, [r4, #8]
 800470a:	463e      	mov	r6, r7
 800470c:	42be      	cmp	r6, r7
 800470e:	d900      	bls.n	8004712 <__ssputs_r+0x86>
 8004710:	463e      	mov	r6, r7
 8004712:	4632      	mov	r2, r6
 8004714:	6820      	ldr	r0, [r4, #0]
 8004716:	4641      	mov	r1, r8
 8004718:	f000 fab6 	bl	8004c88 <memmove>
 800471c:	68a3      	ldr	r3, [r4, #8]
 800471e:	6822      	ldr	r2, [r4, #0]
 8004720:	1b9b      	subs	r3, r3, r6
 8004722:	4432      	add	r2, r6
 8004724:	60a3      	str	r3, [r4, #8]
 8004726:	6022      	str	r2, [r4, #0]
 8004728:	2000      	movs	r0, #0
 800472a:	e7db      	b.n	80046e4 <__ssputs_r+0x58>
 800472c:	462a      	mov	r2, r5
 800472e:	f000 fb6f 	bl	8004e10 <_realloc_r>
 8004732:	4606      	mov	r6, r0
 8004734:	2800      	cmp	r0, #0
 8004736:	d1e1      	bne.n	80046fc <__ssputs_r+0x70>
 8004738:	6921      	ldr	r1, [r4, #16]
 800473a:	4650      	mov	r0, sl
 800473c:	f000 fabe 	bl	8004cbc <_free_r>
 8004740:	e7c7      	b.n	80046d2 <__ssputs_r+0x46>
	...

08004744 <_svfiprintf_r>:
 8004744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004748:	4698      	mov	r8, r3
 800474a:	898b      	ldrh	r3, [r1, #12]
 800474c:	061b      	lsls	r3, r3, #24
 800474e:	b09d      	sub	sp, #116	; 0x74
 8004750:	4607      	mov	r7, r0
 8004752:	460d      	mov	r5, r1
 8004754:	4614      	mov	r4, r2
 8004756:	d50e      	bpl.n	8004776 <_svfiprintf_r+0x32>
 8004758:	690b      	ldr	r3, [r1, #16]
 800475a:	b963      	cbnz	r3, 8004776 <_svfiprintf_r+0x32>
 800475c:	2140      	movs	r1, #64	; 0x40
 800475e:	f000 fafd 	bl	8004d5c <_malloc_r>
 8004762:	6028      	str	r0, [r5, #0]
 8004764:	6128      	str	r0, [r5, #16]
 8004766:	b920      	cbnz	r0, 8004772 <_svfiprintf_r+0x2e>
 8004768:	230c      	movs	r3, #12
 800476a:	603b      	str	r3, [r7, #0]
 800476c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004770:	e0d1      	b.n	8004916 <_svfiprintf_r+0x1d2>
 8004772:	2340      	movs	r3, #64	; 0x40
 8004774:	616b      	str	r3, [r5, #20]
 8004776:	2300      	movs	r3, #0
 8004778:	9309      	str	r3, [sp, #36]	; 0x24
 800477a:	2320      	movs	r3, #32
 800477c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004780:	f8cd 800c 	str.w	r8, [sp, #12]
 8004784:	2330      	movs	r3, #48	; 0x30
 8004786:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004930 <_svfiprintf_r+0x1ec>
 800478a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800478e:	f04f 0901 	mov.w	r9, #1
 8004792:	4623      	mov	r3, r4
 8004794:	469a      	mov	sl, r3
 8004796:	f813 2b01 	ldrb.w	r2, [r3], #1
 800479a:	b10a      	cbz	r2, 80047a0 <_svfiprintf_r+0x5c>
 800479c:	2a25      	cmp	r2, #37	; 0x25
 800479e:	d1f9      	bne.n	8004794 <_svfiprintf_r+0x50>
 80047a0:	ebba 0b04 	subs.w	fp, sl, r4
 80047a4:	d00b      	beq.n	80047be <_svfiprintf_r+0x7a>
 80047a6:	465b      	mov	r3, fp
 80047a8:	4622      	mov	r2, r4
 80047aa:	4629      	mov	r1, r5
 80047ac:	4638      	mov	r0, r7
 80047ae:	f7ff ff6d 	bl	800468c <__ssputs_r>
 80047b2:	3001      	adds	r0, #1
 80047b4:	f000 80aa 	beq.w	800490c <_svfiprintf_r+0x1c8>
 80047b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80047ba:	445a      	add	r2, fp
 80047bc:	9209      	str	r2, [sp, #36]	; 0x24
 80047be:	f89a 3000 	ldrb.w	r3, [sl]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f000 80a2 	beq.w	800490c <_svfiprintf_r+0x1c8>
 80047c8:	2300      	movs	r3, #0
 80047ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80047ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80047d2:	f10a 0a01 	add.w	sl, sl, #1
 80047d6:	9304      	str	r3, [sp, #16]
 80047d8:	9307      	str	r3, [sp, #28]
 80047da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80047de:	931a      	str	r3, [sp, #104]	; 0x68
 80047e0:	4654      	mov	r4, sl
 80047e2:	2205      	movs	r2, #5
 80047e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047e8:	4851      	ldr	r0, [pc, #324]	; (8004930 <_svfiprintf_r+0x1ec>)
 80047ea:	f7fb fcf9 	bl	80001e0 <memchr>
 80047ee:	9a04      	ldr	r2, [sp, #16]
 80047f0:	b9d8      	cbnz	r0, 800482a <_svfiprintf_r+0xe6>
 80047f2:	06d0      	lsls	r0, r2, #27
 80047f4:	bf44      	itt	mi
 80047f6:	2320      	movmi	r3, #32
 80047f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80047fc:	0711      	lsls	r1, r2, #28
 80047fe:	bf44      	itt	mi
 8004800:	232b      	movmi	r3, #43	; 0x2b
 8004802:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004806:	f89a 3000 	ldrb.w	r3, [sl]
 800480a:	2b2a      	cmp	r3, #42	; 0x2a
 800480c:	d015      	beq.n	800483a <_svfiprintf_r+0xf6>
 800480e:	9a07      	ldr	r2, [sp, #28]
 8004810:	4654      	mov	r4, sl
 8004812:	2000      	movs	r0, #0
 8004814:	f04f 0c0a 	mov.w	ip, #10
 8004818:	4621      	mov	r1, r4
 800481a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800481e:	3b30      	subs	r3, #48	; 0x30
 8004820:	2b09      	cmp	r3, #9
 8004822:	d94e      	bls.n	80048c2 <_svfiprintf_r+0x17e>
 8004824:	b1b0      	cbz	r0, 8004854 <_svfiprintf_r+0x110>
 8004826:	9207      	str	r2, [sp, #28]
 8004828:	e014      	b.n	8004854 <_svfiprintf_r+0x110>
 800482a:	eba0 0308 	sub.w	r3, r0, r8
 800482e:	fa09 f303 	lsl.w	r3, r9, r3
 8004832:	4313      	orrs	r3, r2
 8004834:	9304      	str	r3, [sp, #16]
 8004836:	46a2      	mov	sl, r4
 8004838:	e7d2      	b.n	80047e0 <_svfiprintf_r+0x9c>
 800483a:	9b03      	ldr	r3, [sp, #12]
 800483c:	1d19      	adds	r1, r3, #4
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	9103      	str	r1, [sp, #12]
 8004842:	2b00      	cmp	r3, #0
 8004844:	bfbb      	ittet	lt
 8004846:	425b      	neglt	r3, r3
 8004848:	f042 0202 	orrlt.w	r2, r2, #2
 800484c:	9307      	strge	r3, [sp, #28]
 800484e:	9307      	strlt	r3, [sp, #28]
 8004850:	bfb8      	it	lt
 8004852:	9204      	strlt	r2, [sp, #16]
 8004854:	7823      	ldrb	r3, [r4, #0]
 8004856:	2b2e      	cmp	r3, #46	; 0x2e
 8004858:	d10c      	bne.n	8004874 <_svfiprintf_r+0x130>
 800485a:	7863      	ldrb	r3, [r4, #1]
 800485c:	2b2a      	cmp	r3, #42	; 0x2a
 800485e:	d135      	bne.n	80048cc <_svfiprintf_r+0x188>
 8004860:	9b03      	ldr	r3, [sp, #12]
 8004862:	1d1a      	adds	r2, r3, #4
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	9203      	str	r2, [sp, #12]
 8004868:	2b00      	cmp	r3, #0
 800486a:	bfb8      	it	lt
 800486c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004870:	3402      	adds	r4, #2
 8004872:	9305      	str	r3, [sp, #20]
 8004874:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004940 <_svfiprintf_r+0x1fc>
 8004878:	7821      	ldrb	r1, [r4, #0]
 800487a:	2203      	movs	r2, #3
 800487c:	4650      	mov	r0, sl
 800487e:	f7fb fcaf 	bl	80001e0 <memchr>
 8004882:	b140      	cbz	r0, 8004896 <_svfiprintf_r+0x152>
 8004884:	2340      	movs	r3, #64	; 0x40
 8004886:	eba0 000a 	sub.w	r0, r0, sl
 800488a:	fa03 f000 	lsl.w	r0, r3, r0
 800488e:	9b04      	ldr	r3, [sp, #16]
 8004890:	4303      	orrs	r3, r0
 8004892:	3401      	adds	r4, #1
 8004894:	9304      	str	r3, [sp, #16]
 8004896:	f814 1b01 	ldrb.w	r1, [r4], #1
 800489a:	4826      	ldr	r0, [pc, #152]	; (8004934 <_svfiprintf_r+0x1f0>)
 800489c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80048a0:	2206      	movs	r2, #6
 80048a2:	f7fb fc9d 	bl	80001e0 <memchr>
 80048a6:	2800      	cmp	r0, #0
 80048a8:	d038      	beq.n	800491c <_svfiprintf_r+0x1d8>
 80048aa:	4b23      	ldr	r3, [pc, #140]	; (8004938 <_svfiprintf_r+0x1f4>)
 80048ac:	bb1b      	cbnz	r3, 80048f6 <_svfiprintf_r+0x1b2>
 80048ae:	9b03      	ldr	r3, [sp, #12]
 80048b0:	3307      	adds	r3, #7
 80048b2:	f023 0307 	bic.w	r3, r3, #7
 80048b6:	3308      	adds	r3, #8
 80048b8:	9303      	str	r3, [sp, #12]
 80048ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048bc:	4433      	add	r3, r6
 80048be:	9309      	str	r3, [sp, #36]	; 0x24
 80048c0:	e767      	b.n	8004792 <_svfiprintf_r+0x4e>
 80048c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80048c6:	460c      	mov	r4, r1
 80048c8:	2001      	movs	r0, #1
 80048ca:	e7a5      	b.n	8004818 <_svfiprintf_r+0xd4>
 80048cc:	2300      	movs	r3, #0
 80048ce:	3401      	adds	r4, #1
 80048d0:	9305      	str	r3, [sp, #20]
 80048d2:	4619      	mov	r1, r3
 80048d4:	f04f 0c0a 	mov.w	ip, #10
 80048d8:	4620      	mov	r0, r4
 80048da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048de:	3a30      	subs	r2, #48	; 0x30
 80048e0:	2a09      	cmp	r2, #9
 80048e2:	d903      	bls.n	80048ec <_svfiprintf_r+0x1a8>
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d0c5      	beq.n	8004874 <_svfiprintf_r+0x130>
 80048e8:	9105      	str	r1, [sp, #20]
 80048ea:	e7c3      	b.n	8004874 <_svfiprintf_r+0x130>
 80048ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80048f0:	4604      	mov	r4, r0
 80048f2:	2301      	movs	r3, #1
 80048f4:	e7f0      	b.n	80048d8 <_svfiprintf_r+0x194>
 80048f6:	ab03      	add	r3, sp, #12
 80048f8:	9300      	str	r3, [sp, #0]
 80048fa:	462a      	mov	r2, r5
 80048fc:	4b0f      	ldr	r3, [pc, #60]	; (800493c <_svfiprintf_r+0x1f8>)
 80048fe:	a904      	add	r1, sp, #16
 8004900:	4638      	mov	r0, r7
 8004902:	f3af 8000 	nop.w
 8004906:	1c42      	adds	r2, r0, #1
 8004908:	4606      	mov	r6, r0
 800490a:	d1d6      	bne.n	80048ba <_svfiprintf_r+0x176>
 800490c:	89ab      	ldrh	r3, [r5, #12]
 800490e:	065b      	lsls	r3, r3, #25
 8004910:	f53f af2c 	bmi.w	800476c <_svfiprintf_r+0x28>
 8004914:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004916:	b01d      	add	sp, #116	; 0x74
 8004918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800491c:	ab03      	add	r3, sp, #12
 800491e:	9300      	str	r3, [sp, #0]
 8004920:	462a      	mov	r2, r5
 8004922:	4b06      	ldr	r3, [pc, #24]	; (800493c <_svfiprintf_r+0x1f8>)
 8004924:	a904      	add	r1, sp, #16
 8004926:	4638      	mov	r0, r7
 8004928:	f000 f87a 	bl	8004a20 <_printf_i>
 800492c:	e7eb      	b.n	8004906 <_svfiprintf_r+0x1c2>
 800492e:	bf00      	nop
 8004930:	08005015 	.word	0x08005015
 8004934:	0800501f 	.word	0x0800501f
 8004938:	00000000 	.word	0x00000000
 800493c:	0800468d 	.word	0x0800468d
 8004940:	0800501b 	.word	0x0800501b

08004944 <_printf_common>:
 8004944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004948:	4616      	mov	r6, r2
 800494a:	4699      	mov	r9, r3
 800494c:	688a      	ldr	r2, [r1, #8]
 800494e:	690b      	ldr	r3, [r1, #16]
 8004950:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004954:	4293      	cmp	r3, r2
 8004956:	bfb8      	it	lt
 8004958:	4613      	movlt	r3, r2
 800495a:	6033      	str	r3, [r6, #0]
 800495c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004960:	4607      	mov	r7, r0
 8004962:	460c      	mov	r4, r1
 8004964:	b10a      	cbz	r2, 800496a <_printf_common+0x26>
 8004966:	3301      	adds	r3, #1
 8004968:	6033      	str	r3, [r6, #0]
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	0699      	lsls	r1, r3, #26
 800496e:	bf42      	ittt	mi
 8004970:	6833      	ldrmi	r3, [r6, #0]
 8004972:	3302      	addmi	r3, #2
 8004974:	6033      	strmi	r3, [r6, #0]
 8004976:	6825      	ldr	r5, [r4, #0]
 8004978:	f015 0506 	ands.w	r5, r5, #6
 800497c:	d106      	bne.n	800498c <_printf_common+0x48>
 800497e:	f104 0a19 	add.w	sl, r4, #25
 8004982:	68e3      	ldr	r3, [r4, #12]
 8004984:	6832      	ldr	r2, [r6, #0]
 8004986:	1a9b      	subs	r3, r3, r2
 8004988:	42ab      	cmp	r3, r5
 800498a:	dc26      	bgt.n	80049da <_printf_common+0x96>
 800498c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004990:	1e13      	subs	r3, r2, #0
 8004992:	6822      	ldr	r2, [r4, #0]
 8004994:	bf18      	it	ne
 8004996:	2301      	movne	r3, #1
 8004998:	0692      	lsls	r2, r2, #26
 800499a:	d42b      	bmi.n	80049f4 <_printf_common+0xb0>
 800499c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80049a0:	4649      	mov	r1, r9
 80049a2:	4638      	mov	r0, r7
 80049a4:	47c0      	blx	r8
 80049a6:	3001      	adds	r0, #1
 80049a8:	d01e      	beq.n	80049e8 <_printf_common+0xa4>
 80049aa:	6823      	ldr	r3, [r4, #0]
 80049ac:	68e5      	ldr	r5, [r4, #12]
 80049ae:	6832      	ldr	r2, [r6, #0]
 80049b0:	f003 0306 	and.w	r3, r3, #6
 80049b4:	2b04      	cmp	r3, #4
 80049b6:	bf08      	it	eq
 80049b8:	1aad      	subeq	r5, r5, r2
 80049ba:	68a3      	ldr	r3, [r4, #8]
 80049bc:	6922      	ldr	r2, [r4, #16]
 80049be:	bf0c      	ite	eq
 80049c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80049c4:	2500      	movne	r5, #0
 80049c6:	4293      	cmp	r3, r2
 80049c8:	bfc4      	itt	gt
 80049ca:	1a9b      	subgt	r3, r3, r2
 80049cc:	18ed      	addgt	r5, r5, r3
 80049ce:	2600      	movs	r6, #0
 80049d0:	341a      	adds	r4, #26
 80049d2:	42b5      	cmp	r5, r6
 80049d4:	d11a      	bne.n	8004a0c <_printf_common+0xc8>
 80049d6:	2000      	movs	r0, #0
 80049d8:	e008      	b.n	80049ec <_printf_common+0xa8>
 80049da:	2301      	movs	r3, #1
 80049dc:	4652      	mov	r2, sl
 80049de:	4649      	mov	r1, r9
 80049e0:	4638      	mov	r0, r7
 80049e2:	47c0      	blx	r8
 80049e4:	3001      	adds	r0, #1
 80049e6:	d103      	bne.n	80049f0 <_printf_common+0xac>
 80049e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80049ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049f0:	3501      	adds	r5, #1
 80049f2:	e7c6      	b.n	8004982 <_printf_common+0x3e>
 80049f4:	18e1      	adds	r1, r4, r3
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	2030      	movs	r0, #48	; 0x30
 80049fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80049fe:	4422      	add	r2, r4
 8004a00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a08:	3302      	adds	r3, #2
 8004a0a:	e7c7      	b.n	800499c <_printf_common+0x58>
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	4622      	mov	r2, r4
 8004a10:	4649      	mov	r1, r9
 8004a12:	4638      	mov	r0, r7
 8004a14:	47c0      	blx	r8
 8004a16:	3001      	adds	r0, #1
 8004a18:	d0e6      	beq.n	80049e8 <_printf_common+0xa4>
 8004a1a:	3601      	adds	r6, #1
 8004a1c:	e7d9      	b.n	80049d2 <_printf_common+0x8e>
	...

08004a20 <_printf_i>:
 8004a20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a24:	460c      	mov	r4, r1
 8004a26:	4691      	mov	r9, r2
 8004a28:	7e27      	ldrb	r7, [r4, #24]
 8004a2a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004a2c:	2f78      	cmp	r7, #120	; 0x78
 8004a2e:	4680      	mov	r8, r0
 8004a30:	469a      	mov	sl, r3
 8004a32:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a36:	d807      	bhi.n	8004a48 <_printf_i+0x28>
 8004a38:	2f62      	cmp	r7, #98	; 0x62
 8004a3a:	d80a      	bhi.n	8004a52 <_printf_i+0x32>
 8004a3c:	2f00      	cmp	r7, #0
 8004a3e:	f000 80d8 	beq.w	8004bf2 <_printf_i+0x1d2>
 8004a42:	2f58      	cmp	r7, #88	; 0x58
 8004a44:	f000 80a3 	beq.w	8004b8e <_printf_i+0x16e>
 8004a48:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004a4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004a50:	e03a      	b.n	8004ac8 <_printf_i+0xa8>
 8004a52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004a56:	2b15      	cmp	r3, #21
 8004a58:	d8f6      	bhi.n	8004a48 <_printf_i+0x28>
 8004a5a:	a001      	add	r0, pc, #4	; (adr r0, 8004a60 <_printf_i+0x40>)
 8004a5c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004a60:	08004ab9 	.word	0x08004ab9
 8004a64:	08004acd 	.word	0x08004acd
 8004a68:	08004a49 	.word	0x08004a49
 8004a6c:	08004a49 	.word	0x08004a49
 8004a70:	08004a49 	.word	0x08004a49
 8004a74:	08004a49 	.word	0x08004a49
 8004a78:	08004acd 	.word	0x08004acd
 8004a7c:	08004a49 	.word	0x08004a49
 8004a80:	08004a49 	.word	0x08004a49
 8004a84:	08004a49 	.word	0x08004a49
 8004a88:	08004a49 	.word	0x08004a49
 8004a8c:	08004bd9 	.word	0x08004bd9
 8004a90:	08004afd 	.word	0x08004afd
 8004a94:	08004bbb 	.word	0x08004bbb
 8004a98:	08004a49 	.word	0x08004a49
 8004a9c:	08004a49 	.word	0x08004a49
 8004aa0:	08004bfb 	.word	0x08004bfb
 8004aa4:	08004a49 	.word	0x08004a49
 8004aa8:	08004afd 	.word	0x08004afd
 8004aac:	08004a49 	.word	0x08004a49
 8004ab0:	08004a49 	.word	0x08004a49
 8004ab4:	08004bc3 	.word	0x08004bc3
 8004ab8:	680b      	ldr	r3, [r1, #0]
 8004aba:	1d1a      	adds	r2, r3, #4
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	600a      	str	r2, [r1, #0]
 8004ac0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004ac4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e0a3      	b.n	8004c14 <_printf_i+0x1f4>
 8004acc:	6825      	ldr	r5, [r4, #0]
 8004ace:	6808      	ldr	r0, [r1, #0]
 8004ad0:	062e      	lsls	r6, r5, #24
 8004ad2:	f100 0304 	add.w	r3, r0, #4
 8004ad6:	d50a      	bpl.n	8004aee <_printf_i+0xce>
 8004ad8:	6805      	ldr	r5, [r0, #0]
 8004ada:	600b      	str	r3, [r1, #0]
 8004adc:	2d00      	cmp	r5, #0
 8004ade:	da03      	bge.n	8004ae8 <_printf_i+0xc8>
 8004ae0:	232d      	movs	r3, #45	; 0x2d
 8004ae2:	426d      	negs	r5, r5
 8004ae4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ae8:	485e      	ldr	r0, [pc, #376]	; (8004c64 <_printf_i+0x244>)
 8004aea:	230a      	movs	r3, #10
 8004aec:	e019      	b.n	8004b22 <_printf_i+0x102>
 8004aee:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004af2:	6805      	ldr	r5, [r0, #0]
 8004af4:	600b      	str	r3, [r1, #0]
 8004af6:	bf18      	it	ne
 8004af8:	b22d      	sxthne	r5, r5
 8004afa:	e7ef      	b.n	8004adc <_printf_i+0xbc>
 8004afc:	680b      	ldr	r3, [r1, #0]
 8004afe:	6825      	ldr	r5, [r4, #0]
 8004b00:	1d18      	adds	r0, r3, #4
 8004b02:	6008      	str	r0, [r1, #0]
 8004b04:	0628      	lsls	r0, r5, #24
 8004b06:	d501      	bpl.n	8004b0c <_printf_i+0xec>
 8004b08:	681d      	ldr	r5, [r3, #0]
 8004b0a:	e002      	b.n	8004b12 <_printf_i+0xf2>
 8004b0c:	0669      	lsls	r1, r5, #25
 8004b0e:	d5fb      	bpl.n	8004b08 <_printf_i+0xe8>
 8004b10:	881d      	ldrh	r5, [r3, #0]
 8004b12:	4854      	ldr	r0, [pc, #336]	; (8004c64 <_printf_i+0x244>)
 8004b14:	2f6f      	cmp	r7, #111	; 0x6f
 8004b16:	bf0c      	ite	eq
 8004b18:	2308      	moveq	r3, #8
 8004b1a:	230a      	movne	r3, #10
 8004b1c:	2100      	movs	r1, #0
 8004b1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004b22:	6866      	ldr	r6, [r4, #4]
 8004b24:	60a6      	str	r6, [r4, #8]
 8004b26:	2e00      	cmp	r6, #0
 8004b28:	bfa2      	ittt	ge
 8004b2a:	6821      	ldrge	r1, [r4, #0]
 8004b2c:	f021 0104 	bicge.w	r1, r1, #4
 8004b30:	6021      	strge	r1, [r4, #0]
 8004b32:	b90d      	cbnz	r5, 8004b38 <_printf_i+0x118>
 8004b34:	2e00      	cmp	r6, #0
 8004b36:	d04d      	beq.n	8004bd4 <_printf_i+0x1b4>
 8004b38:	4616      	mov	r6, r2
 8004b3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b3e:	fb03 5711 	mls	r7, r3, r1, r5
 8004b42:	5dc7      	ldrb	r7, [r0, r7]
 8004b44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b48:	462f      	mov	r7, r5
 8004b4a:	42bb      	cmp	r3, r7
 8004b4c:	460d      	mov	r5, r1
 8004b4e:	d9f4      	bls.n	8004b3a <_printf_i+0x11a>
 8004b50:	2b08      	cmp	r3, #8
 8004b52:	d10b      	bne.n	8004b6c <_printf_i+0x14c>
 8004b54:	6823      	ldr	r3, [r4, #0]
 8004b56:	07df      	lsls	r7, r3, #31
 8004b58:	d508      	bpl.n	8004b6c <_printf_i+0x14c>
 8004b5a:	6923      	ldr	r3, [r4, #16]
 8004b5c:	6861      	ldr	r1, [r4, #4]
 8004b5e:	4299      	cmp	r1, r3
 8004b60:	bfde      	ittt	le
 8004b62:	2330      	movle	r3, #48	; 0x30
 8004b64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b68:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8004b6c:	1b92      	subs	r2, r2, r6
 8004b6e:	6122      	str	r2, [r4, #16]
 8004b70:	f8cd a000 	str.w	sl, [sp]
 8004b74:	464b      	mov	r3, r9
 8004b76:	aa03      	add	r2, sp, #12
 8004b78:	4621      	mov	r1, r4
 8004b7a:	4640      	mov	r0, r8
 8004b7c:	f7ff fee2 	bl	8004944 <_printf_common>
 8004b80:	3001      	adds	r0, #1
 8004b82:	d14c      	bne.n	8004c1e <_printf_i+0x1fe>
 8004b84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b88:	b004      	add	sp, #16
 8004b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b8e:	4835      	ldr	r0, [pc, #212]	; (8004c64 <_printf_i+0x244>)
 8004b90:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004b94:	6823      	ldr	r3, [r4, #0]
 8004b96:	680e      	ldr	r6, [r1, #0]
 8004b98:	061f      	lsls	r7, r3, #24
 8004b9a:	f856 5b04 	ldr.w	r5, [r6], #4
 8004b9e:	600e      	str	r6, [r1, #0]
 8004ba0:	d514      	bpl.n	8004bcc <_printf_i+0x1ac>
 8004ba2:	07d9      	lsls	r1, r3, #31
 8004ba4:	bf44      	itt	mi
 8004ba6:	f043 0320 	orrmi.w	r3, r3, #32
 8004baa:	6023      	strmi	r3, [r4, #0]
 8004bac:	b91d      	cbnz	r5, 8004bb6 <_printf_i+0x196>
 8004bae:	6823      	ldr	r3, [r4, #0]
 8004bb0:	f023 0320 	bic.w	r3, r3, #32
 8004bb4:	6023      	str	r3, [r4, #0]
 8004bb6:	2310      	movs	r3, #16
 8004bb8:	e7b0      	b.n	8004b1c <_printf_i+0xfc>
 8004bba:	6823      	ldr	r3, [r4, #0]
 8004bbc:	f043 0320 	orr.w	r3, r3, #32
 8004bc0:	6023      	str	r3, [r4, #0]
 8004bc2:	2378      	movs	r3, #120	; 0x78
 8004bc4:	4828      	ldr	r0, [pc, #160]	; (8004c68 <_printf_i+0x248>)
 8004bc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004bca:	e7e3      	b.n	8004b94 <_printf_i+0x174>
 8004bcc:	065e      	lsls	r6, r3, #25
 8004bce:	bf48      	it	mi
 8004bd0:	b2ad      	uxthmi	r5, r5
 8004bd2:	e7e6      	b.n	8004ba2 <_printf_i+0x182>
 8004bd4:	4616      	mov	r6, r2
 8004bd6:	e7bb      	b.n	8004b50 <_printf_i+0x130>
 8004bd8:	680b      	ldr	r3, [r1, #0]
 8004bda:	6826      	ldr	r6, [r4, #0]
 8004bdc:	6960      	ldr	r0, [r4, #20]
 8004bde:	1d1d      	adds	r5, r3, #4
 8004be0:	600d      	str	r5, [r1, #0]
 8004be2:	0635      	lsls	r5, r6, #24
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	d501      	bpl.n	8004bec <_printf_i+0x1cc>
 8004be8:	6018      	str	r0, [r3, #0]
 8004bea:	e002      	b.n	8004bf2 <_printf_i+0x1d2>
 8004bec:	0671      	lsls	r1, r6, #25
 8004bee:	d5fb      	bpl.n	8004be8 <_printf_i+0x1c8>
 8004bf0:	8018      	strh	r0, [r3, #0]
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	6123      	str	r3, [r4, #16]
 8004bf6:	4616      	mov	r6, r2
 8004bf8:	e7ba      	b.n	8004b70 <_printf_i+0x150>
 8004bfa:	680b      	ldr	r3, [r1, #0]
 8004bfc:	1d1a      	adds	r2, r3, #4
 8004bfe:	600a      	str	r2, [r1, #0]
 8004c00:	681e      	ldr	r6, [r3, #0]
 8004c02:	6862      	ldr	r2, [r4, #4]
 8004c04:	2100      	movs	r1, #0
 8004c06:	4630      	mov	r0, r6
 8004c08:	f7fb faea 	bl	80001e0 <memchr>
 8004c0c:	b108      	cbz	r0, 8004c12 <_printf_i+0x1f2>
 8004c0e:	1b80      	subs	r0, r0, r6
 8004c10:	6060      	str	r0, [r4, #4]
 8004c12:	6863      	ldr	r3, [r4, #4]
 8004c14:	6123      	str	r3, [r4, #16]
 8004c16:	2300      	movs	r3, #0
 8004c18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c1c:	e7a8      	b.n	8004b70 <_printf_i+0x150>
 8004c1e:	6923      	ldr	r3, [r4, #16]
 8004c20:	4632      	mov	r2, r6
 8004c22:	4649      	mov	r1, r9
 8004c24:	4640      	mov	r0, r8
 8004c26:	47d0      	blx	sl
 8004c28:	3001      	adds	r0, #1
 8004c2a:	d0ab      	beq.n	8004b84 <_printf_i+0x164>
 8004c2c:	6823      	ldr	r3, [r4, #0]
 8004c2e:	079b      	lsls	r3, r3, #30
 8004c30:	d413      	bmi.n	8004c5a <_printf_i+0x23a>
 8004c32:	68e0      	ldr	r0, [r4, #12]
 8004c34:	9b03      	ldr	r3, [sp, #12]
 8004c36:	4298      	cmp	r0, r3
 8004c38:	bfb8      	it	lt
 8004c3a:	4618      	movlt	r0, r3
 8004c3c:	e7a4      	b.n	8004b88 <_printf_i+0x168>
 8004c3e:	2301      	movs	r3, #1
 8004c40:	4632      	mov	r2, r6
 8004c42:	4649      	mov	r1, r9
 8004c44:	4640      	mov	r0, r8
 8004c46:	47d0      	blx	sl
 8004c48:	3001      	adds	r0, #1
 8004c4a:	d09b      	beq.n	8004b84 <_printf_i+0x164>
 8004c4c:	3501      	adds	r5, #1
 8004c4e:	68e3      	ldr	r3, [r4, #12]
 8004c50:	9903      	ldr	r1, [sp, #12]
 8004c52:	1a5b      	subs	r3, r3, r1
 8004c54:	42ab      	cmp	r3, r5
 8004c56:	dcf2      	bgt.n	8004c3e <_printf_i+0x21e>
 8004c58:	e7eb      	b.n	8004c32 <_printf_i+0x212>
 8004c5a:	2500      	movs	r5, #0
 8004c5c:	f104 0619 	add.w	r6, r4, #25
 8004c60:	e7f5      	b.n	8004c4e <_printf_i+0x22e>
 8004c62:	bf00      	nop
 8004c64:	08005026 	.word	0x08005026
 8004c68:	08005037 	.word	0x08005037

08004c6c <memcpy>:
 8004c6c:	440a      	add	r2, r1
 8004c6e:	4291      	cmp	r1, r2
 8004c70:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004c74:	d100      	bne.n	8004c78 <memcpy+0xc>
 8004c76:	4770      	bx	lr
 8004c78:	b510      	push	{r4, lr}
 8004c7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c82:	4291      	cmp	r1, r2
 8004c84:	d1f9      	bne.n	8004c7a <memcpy+0xe>
 8004c86:	bd10      	pop	{r4, pc}

08004c88 <memmove>:
 8004c88:	4288      	cmp	r0, r1
 8004c8a:	b510      	push	{r4, lr}
 8004c8c:	eb01 0402 	add.w	r4, r1, r2
 8004c90:	d902      	bls.n	8004c98 <memmove+0x10>
 8004c92:	4284      	cmp	r4, r0
 8004c94:	4623      	mov	r3, r4
 8004c96:	d807      	bhi.n	8004ca8 <memmove+0x20>
 8004c98:	1e43      	subs	r3, r0, #1
 8004c9a:	42a1      	cmp	r1, r4
 8004c9c:	d008      	beq.n	8004cb0 <memmove+0x28>
 8004c9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ca2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004ca6:	e7f8      	b.n	8004c9a <memmove+0x12>
 8004ca8:	4402      	add	r2, r0
 8004caa:	4601      	mov	r1, r0
 8004cac:	428a      	cmp	r2, r1
 8004cae:	d100      	bne.n	8004cb2 <memmove+0x2a>
 8004cb0:	bd10      	pop	{r4, pc}
 8004cb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004cb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004cba:	e7f7      	b.n	8004cac <memmove+0x24>

08004cbc <_free_r>:
 8004cbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004cbe:	2900      	cmp	r1, #0
 8004cc0:	d048      	beq.n	8004d54 <_free_r+0x98>
 8004cc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cc6:	9001      	str	r0, [sp, #4]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f1a1 0404 	sub.w	r4, r1, #4
 8004cce:	bfb8      	it	lt
 8004cd0:	18e4      	addlt	r4, r4, r3
 8004cd2:	f000 f8d3 	bl	8004e7c <__malloc_lock>
 8004cd6:	4a20      	ldr	r2, [pc, #128]	; (8004d58 <_free_r+0x9c>)
 8004cd8:	9801      	ldr	r0, [sp, #4]
 8004cda:	6813      	ldr	r3, [r2, #0]
 8004cdc:	4615      	mov	r5, r2
 8004cde:	b933      	cbnz	r3, 8004cee <_free_r+0x32>
 8004ce0:	6063      	str	r3, [r4, #4]
 8004ce2:	6014      	str	r4, [r2, #0]
 8004ce4:	b003      	add	sp, #12
 8004ce6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004cea:	f000 b8cd 	b.w	8004e88 <__malloc_unlock>
 8004cee:	42a3      	cmp	r3, r4
 8004cf0:	d90b      	bls.n	8004d0a <_free_r+0x4e>
 8004cf2:	6821      	ldr	r1, [r4, #0]
 8004cf4:	1862      	adds	r2, r4, r1
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	bf04      	itt	eq
 8004cfa:	681a      	ldreq	r2, [r3, #0]
 8004cfc:	685b      	ldreq	r3, [r3, #4]
 8004cfe:	6063      	str	r3, [r4, #4]
 8004d00:	bf04      	itt	eq
 8004d02:	1852      	addeq	r2, r2, r1
 8004d04:	6022      	streq	r2, [r4, #0]
 8004d06:	602c      	str	r4, [r5, #0]
 8004d08:	e7ec      	b.n	8004ce4 <_free_r+0x28>
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	b10b      	cbz	r3, 8004d14 <_free_r+0x58>
 8004d10:	42a3      	cmp	r3, r4
 8004d12:	d9fa      	bls.n	8004d0a <_free_r+0x4e>
 8004d14:	6811      	ldr	r1, [r2, #0]
 8004d16:	1855      	adds	r5, r2, r1
 8004d18:	42a5      	cmp	r5, r4
 8004d1a:	d10b      	bne.n	8004d34 <_free_r+0x78>
 8004d1c:	6824      	ldr	r4, [r4, #0]
 8004d1e:	4421      	add	r1, r4
 8004d20:	1854      	adds	r4, r2, r1
 8004d22:	42a3      	cmp	r3, r4
 8004d24:	6011      	str	r1, [r2, #0]
 8004d26:	d1dd      	bne.n	8004ce4 <_free_r+0x28>
 8004d28:	681c      	ldr	r4, [r3, #0]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	6053      	str	r3, [r2, #4]
 8004d2e:	4421      	add	r1, r4
 8004d30:	6011      	str	r1, [r2, #0]
 8004d32:	e7d7      	b.n	8004ce4 <_free_r+0x28>
 8004d34:	d902      	bls.n	8004d3c <_free_r+0x80>
 8004d36:	230c      	movs	r3, #12
 8004d38:	6003      	str	r3, [r0, #0]
 8004d3a:	e7d3      	b.n	8004ce4 <_free_r+0x28>
 8004d3c:	6825      	ldr	r5, [r4, #0]
 8004d3e:	1961      	adds	r1, r4, r5
 8004d40:	428b      	cmp	r3, r1
 8004d42:	bf04      	itt	eq
 8004d44:	6819      	ldreq	r1, [r3, #0]
 8004d46:	685b      	ldreq	r3, [r3, #4]
 8004d48:	6063      	str	r3, [r4, #4]
 8004d4a:	bf04      	itt	eq
 8004d4c:	1949      	addeq	r1, r1, r5
 8004d4e:	6021      	streq	r1, [r4, #0]
 8004d50:	6054      	str	r4, [r2, #4]
 8004d52:	e7c7      	b.n	8004ce4 <_free_r+0x28>
 8004d54:	b003      	add	sp, #12
 8004d56:	bd30      	pop	{r4, r5, pc}
 8004d58:	200000b4 	.word	0x200000b4

08004d5c <_malloc_r>:
 8004d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d5e:	1ccd      	adds	r5, r1, #3
 8004d60:	f025 0503 	bic.w	r5, r5, #3
 8004d64:	3508      	adds	r5, #8
 8004d66:	2d0c      	cmp	r5, #12
 8004d68:	bf38      	it	cc
 8004d6a:	250c      	movcc	r5, #12
 8004d6c:	2d00      	cmp	r5, #0
 8004d6e:	4606      	mov	r6, r0
 8004d70:	db01      	blt.n	8004d76 <_malloc_r+0x1a>
 8004d72:	42a9      	cmp	r1, r5
 8004d74:	d903      	bls.n	8004d7e <_malloc_r+0x22>
 8004d76:	230c      	movs	r3, #12
 8004d78:	6033      	str	r3, [r6, #0]
 8004d7a:	2000      	movs	r0, #0
 8004d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d7e:	f000 f87d 	bl	8004e7c <__malloc_lock>
 8004d82:	4921      	ldr	r1, [pc, #132]	; (8004e08 <_malloc_r+0xac>)
 8004d84:	680a      	ldr	r2, [r1, #0]
 8004d86:	4614      	mov	r4, r2
 8004d88:	b99c      	cbnz	r4, 8004db2 <_malloc_r+0x56>
 8004d8a:	4f20      	ldr	r7, [pc, #128]	; (8004e0c <_malloc_r+0xb0>)
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	b923      	cbnz	r3, 8004d9a <_malloc_r+0x3e>
 8004d90:	4621      	mov	r1, r4
 8004d92:	4630      	mov	r0, r6
 8004d94:	f000 f862 	bl	8004e5c <_sbrk_r>
 8004d98:	6038      	str	r0, [r7, #0]
 8004d9a:	4629      	mov	r1, r5
 8004d9c:	4630      	mov	r0, r6
 8004d9e:	f000 f85d 	bl	8004e5c <_sbrk_r>
 8004da2:	1c43      	adds	r3, r0, #1
 8004da4:	d123      	bne.n	8004dee <_malloc_r+0x92>
 8004da6:	230c      	movs	r3, #12
 8004da8:	6033      	str	r3, [r6, #0]
 8004daa:	4630      	mov	r0, r6
 8004dac:	f000 f86c 	bl	8004e88 <__malloc_unlock>
 8004db0:	e7e3      	b.n	8004d7a <_malloc_r+0x1e>
 8004db2:	6823      	ldr	r3, [r4, #0]
 8004db4:	1b5b      	subs	r3, r3, r5
 8004db6:	d417      	bmi.n	8004de8 <_malloc_r+0x8c>
 8004db8:	2b0b      	cmp	r3, #11
 8004dba:	d903      	bls.n	8004dc4 <_malloc_r+0x68>
 8004dbc:	6023      	str	r3, [r4, #0]
 8004dbe:	441c      	add	r4, r3
 8004dc0:	6025      	str	r5, [r4, #0]
 8004dc2:	e004      	b.n	8004dce <_malloc_r+0x72>
 8004dc4:	6863      	ldr	r3, [r4, #4]
 8004dc6:	42a2      	cmp	r2, r4
 8004dc8:	bf0c      	ite	eq
 8004dca:	600b      	streq	r3, [r1, #0]
 8004dcc:	6053      	strne	r3, [r2, #4]
 8004dce:	4630      	mov	r0, r6
 8004dd0:	f000 f85a 	bl	8004e88 <__malloc_unlock>
 8004dd4:	f104 000b 	add.w	r0, r4, #11
 8004dd8:	1d23      	adds	r3, r4, #4
 8004dda:	f020 0007 	bic.w	r0, r0, #7
 8004dde:	1ac2      	subs	r2, r0, r3
 8004de0:	d0cc      	beq.n	8004d7c <_malloc_r+0x20>
 8004de2:	1a1b      	subs	r3, r3, r0
 8004de4:	50a3      	str	r3, [r4, r2]
 8004de6:	e7c9      	b.n	8004d7c <_malloc_r+0x20>
 8004de8:	4622      	mov	r2, r4
 8004dea:	6864      	ldr	r4, [r4, #4]
 8004dec:	e7cc      	b.n	8004d88 <_malloc_r+0x2c>
 8004dee:	1cc4      	adds	r4, r0, #3
 8004df0:	f024 0403 	bic.w	r4, r4, #3
 8004df4:	42a0      	cmp	r0, r4
 8004df6:	d0e3      	beq.n	8004dc0 <_malloc_r+0x64>
 8004df8:	1a21      	subs	r1, r4, r0
 8004dfa:	4630      	mov	r0, r6
 8004dfc:	f000 f82e 	bl	8004e5c <_sbrk_r>
 8004e00:	3001      	adds	r0, #1
 8004e02:	d1dd      	bne.n	8004dc0 <_malloc_r+0x64>
 8004e04:	e7cf      	b.n	8004da6 <_malloc_r+0x4a>
 8004e06:	bf00      	nop
 8004e08:	200000b4 	.word	0x200000b4
 8004e0c:	200000b8 	.word	0x200000b8

08004e10 <_realloc_r>:
 8004e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e12:	4607      	mov	r7, r0
 8004e14:	4614      	mov	r4, r2
 8004e16:	460e      	mov	r6, r1
 8004e18:	b921      	cbnz	r1, 8004e24 <_realloc_r+0x14>
 8004e1a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004e1e:	4611      	mov	r1, r2
 8004e20:	f7ff bf9c 	b.w	8004d5c <_malloc_r>
 8004e24:	b922      	cbnz	r2, 8004e30 <_realloc_r+0x20>
 8004e26:	f7ff ff49 	bl	8004cbc <_free_r>
 8004e2a:	4625      	mov	r5, r4
 8004e2c:	4628      	mov	r0, r5
 8004e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e30:	f000 f830 	bl	8004e94 <_malloc_usable_size_r>
 8004e34:	42a0      	cmp	r0, r4
 8004e36:	d20f      	bcs.n	8004e58 <_realloc_r+0x48>
 8004e38:	4621      	mov	r1, r4
 8004e3a:	4638      	mov	r0, r7
 8004e3c:	f7ff ff8e 	bl	8004d5c <_malloc_r>
 8004e40:	4605      	mov	r5, r0
 8004e42:	2800      	cmp	r0, #0
 8004e44:	d0f2      	beq.n	8004e2c <_realloc_r+0x1c>
 8004e46:	4631      	mov	r1, r6
 8004e48:	4622      	mov	r2, r4
 8004e4a:	f7ff ff0f 	bl	8004c6c <memcpy>
 8004e4e:	4631      	mov	r1, r6
 8004e50:	4638      	mov	r0, r7
 8004e52:	f7ff ff33 	bl	8004cbc <_free_r>
 8004e56:	e7e9      	b.n	8004e2c <_realloc_r+0x1c>
 8004e58:	4635      	mov	r5, r6
 8004e5a:	e7e7      	b.n	8004e2c <_realloc_r+0x1c>

08004e5c <_sbrk_r>:
 8004e5c:	b538      	push	{r3, r4, r5, lr}
 8004e5e:	4d06      	ldr	r5, [pc, #24]	; (8004e78 <_sbrk_r+0x1c>)
 8004e60:	2300      	movs	r3, #0
 8004e62:	4604      	mov	r4, r0
 8004e64:	4608      	mov	r0, r1
 8004e66:	602b      	str	r3, [r5, #0]
 8004e68:	f7fc fc7e 	bl	8001768 <_sbrk>
 8004e6c:	1c43      	adds	r3, r0, #1
 8004e6e:	d102      	bne.n	8004e76 <_sbrk_r+0x1a>
 8004e70:	682b      	ldr	r3, [r5, #0]
 8004e72:	b103      	cbz	r3, 8004e76 <_sbrk_r+0x1a>
 8004e74:	6023      	str	r3, [r4, #0]
 8004e76:	bd38      	pop	{r3, r4, r5, pc}
 8004e78:	200001c8 	.word	0x200001c8

08004e7c <__malloc_lock>:
 8004e7c:	4801      	ldr	r0, [pc, #4]	; (8004e84 <__malloc_lock+0x8>)
 8004e7e:	f000 b811 	b.w	8004ea4 <__retarget_lock_acquire_recursive>
 8004e82:	bf00      	nop
 8004e84:	200001d0 	.word	0x200001d0

08004e88 <__malloc_unlock>:
 8004e88:	4801      	ldr	r0, [pc, #4]	; (8004e90 <__malloc_unlock+0x8>)
 8004e8a:	f000 b80c 	b.w	8004ea6 <__retarget_lock_release_recursive>
 8004e8e:	bf00      	nop
 8004e90:	200001d0 	.word	0x200001d0

08004e94 <_malloc_usable_size_r>:
 8004e94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e98:	1f18      	subs	r0, r3, #4
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	bfbc      	itt	lt
 8004e9e:	580b      	ldrlt	r3, [r1, r0]
 8004ea0:	18c0      	addlt	r0, r0, r3
 8004ea2:	4770      	bx	lr

08004ea4 <__retarget_lock_acquire_recursive>:
 8004ea4:	4770      	bx	lr

08004ea6 <__retarget_lock_release_recursive>:
 8004ea6:	4770      	bx	lr

08004ea8 <_init>:
 8004ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eaa:	bf00      	nop
 8004eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eae:	bc08      	pop	{r3}
 8004eb0:	469e      	mov	lr, r3
 8004eb2:	4770      	bx	lr

08004eb4 <_fini>:
 8004eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eb6:	bf00      	nop
 8004eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eba:	bc08      	pop	{r3}
 8004ebc:	469e      	mov	lr, r3
 8004ebe:	4770      	bx	lr
