from __future__ import annotations
import ctypes
from typing import Annotated, Literal
from tinygrad.runtime.support.c import DLL, record, Array, POINTER, CFUNCTYPE, CEnum, _IO, _IOW, _IOR, _IOWR, init_records
@record
class MCTP_HEADER:
  SIZE = 7
  constBlob: Annotated[NvU32, 0]
  msgType: Annotated[NvU8, 4]
  vendorId: Annotated[NvU16, 5]
NvU32 = Annotated[int, ctypes.c_uint32]
NvU8 = Annotated[int, ctypes.c_ubyte]
NvU16 = Annotated[int, ctypes.c_uint16]
@record
class NVDM_PAYLOAD_COT:
  SIZE = 860
  version: Annotated[NvU16, 0]
  size: Annotated[NvU16, 2]
  gspFmcSysmemOffset: Annotated[NvU64, 4]
  frtsSysmemOffset: Annotated[NvU64, 12]
  frtsSysmemSize: Annotated[NvU32, 20]
  frtsVidmemOffset: Annotated[NvU64, 24]
  frtsVidmemSize: Annotated[NvU32, 32]
  hash384: Annotated[Array[NvU32, Literal[12]], 36]
  publicKey: Annotated[Array[NvU32, Literal[96]], 84]
  signature: Annotated[Array[NvU32, Literal[96]], 468]
  gspBootArgsSysmemOffset: Annotated[NvU64, 852]
NvU64 = Annotated[int, ctypes.c_uint64]
@record
class MESSAGE_QUEUE_INIT_ARGUMENTS:
  SIZE = 32
  sharedMemPhysAddr: Annotated[NvU64, 0]
  pageTableEntryCount: Annotated[NvU32, 8]
  cmdQueueOffset: Annotated[NvLength, 16]
  statQueueOffset: Annotated[NvLength, 24]
NvLength = Annotated[int, ctypes.c_uint64]
@record
class GSP_SR_INIT_ARGUMENTS:
  SIZE = 12
  oldLevel: Annotated[NvU32, 0]
  flags: Annotated[NvU32, 4]
  bInPMTransition: Annotated[NvBool, 8]
NvBool = Annotated[int, ctypes.c_ubyte]
@record
class GSP_ARGUMENTS_CACHED:
  SIZE = 72
  messageQueueInitArguments: Annotated[MESSAGE_QUEUE_INIT_ARGUMENTS, 0]
  srInitArguments: Annotated[GSP_SR_INIT_ARGUMENTS, 32]
  gpuInstance: Annotated[NvU32, 44]
  bDmemStack: Annotated[NvBool, 48]
  profilerArgs: Annotated[_anonstruct0, 56]
@record
class _anonstruct0:
  SIZE = 16
  pa: Annotated[NvU64, 0]
  size: Annotated[NvU64, 8]
GSP_DMA_TARGET = CEnum(Annotated[int, ctypes.c_uint32])
GSP_DMA_TARGET_LOCAL_FB = GSP_DMA_TARGET.define('GSP_DMA_TARGET_LOCAL_FB', 0)
GSP_DMA_TARGET_COHERENT_SYSTEM = GSP_DMA_TARGET.define('GSP_DMA_TARGET_COHERENT_SYSTEM', 1)
GSP_DMA_TARGET_NONCOHERENT_SYSTEM = GSP_DMA_TARGET.define('GSP_DMA_TARGET_NONCOHERENT_SYSTEM', 2)
GSP_DMA_TARGET_COUNT = GSP_DMA_TARGET.define('GSP_DMA_TARGET_COUNT', 3)

@record
class struct_GSP_FMC_INIT_PARAMS:
  SIZE = 4
  regkeys: Annotated[NvU32, 0]
GSP_FMC_INIT_PARAMS = struct_GSP_FMC_INIT_PARAMS
@record
class struct_GSP_ACR_BOOT_GSP_RM_PARAMS:
  SIZE = 32
  target: Annotated[GSP_DMA_TARGET, 0]
  gspRmDescSize: Annotated[NvU32, 4]
  gspRmDescOffset: Annotated[NvU64, 8]
  wprCarveoutOffset: Annotated[NvU64, 16]
  wprCarveoutSize: Annotated[NvU32, 24]
  bIsGspRmBoot: Annotated[NvBool, 28]
GSP_ACR_BOOT_GSP_RM_PARAMS = struct_GSP_ACR_BOOT_GSP_RM_PARAMS
@record
class struct_GSP_RM_PARAMS:
  SIZE = 16
  target: Annotated[GSP_DMA_TARGET, 0]
  bootArgsOffset: Annotated[NvU64, 8]
GSP_RM_PARAMS = struct_GSP_RM_PARAMS
@record
class struct_GSP_SPDM_PARAMS:
  SIZE = 24
  target: Annotated[GSP_DMA_TARGET, 0]
  payloadBufferOffset: Annotated[NvU64, 8]
  payloadBufferSize: Annotated[NvU32, 16]
GSP_SPDM_PARAMS = struct_GSP_SPDM_PARAMS
@record
class struct_GSP_FMC_BOOT_PARAMS:
  SIZE = 80
  initParams: Annotated[GSP_FMC_INIT_PARAMS, 0]
  bootGspRmParams: Annotated[GSP_ACR_BOOT_GSP_RM_PARAMS, 8]
  gspRmParams: Annotated[GSP_RM_PARAMS, 40]
  gspSpdmParams: Annotated[GSP_SPDM_PARAMS, 56]
GSP_FMC_BOOT_PARAMS = struct_GSP_FMC_BOOT_PARAMS
@record
class GspFwWprMeta:
  SIZE = 256
  magic: Annotated[NvU64, 0]
  revision: Annotated[NvU64, 8]
  sysmemAddrOfRadix3Elf: Annotated[NvU64, 16]
  sizeOfRadix3Elf: Annotated[NvU64, 24]
  sysmemAddrOfBootloader: Annotated[NvU64, 32]
  sizeOfBootloader: Annotated[NvU64, 40]
  bootloaderCodeOffset: Annotated[NvU64, 48]
  bootloaderDataOffset: Annotated[NvU64, 56]
  bootloaderManifestOffset: Annotated[NvU64, 64]
  sysmemAddrOfSignature: Annotated[NvU64, 0]
  sizeOfSignature: Annotated[NvU64, 8]
  gspFwHeapFreeListWprOffset: Annotated[NvU32, 0]
  unused0: Annotated[NvU32, 4]
  unused1: Annotated[NvU64, 8]
  gspFwRsvdStart: Annotated[NvU64, 88]
  nonWprHeapOffset: Annotated[NvU64, 96]
  nonWprHeapSize: Annotated[NvU64, 104]
  gspFwWprStart: Annotated[NvU64, 112]
  gspFwHeapOffset: Annotated[NvU64, 120]
  gspFwHeapSize: Annotated[NvU64, 128]
  gspFwOffset: Annotated[NvU64, 136]
  bootBinOffset: Annotated[NvU64, 144]
  frtsOffset: Annotated[NvU64, 152]
  frtsSize: Annotated[NvU64, 160]
  gspFwWprEnd: Annotated[NvU64, 168]
  fbSize: Annotated[NvU64, 176]
  vgaWorkspaceOffset: Annotated[NvU64, 184]
  vgaWorkspaceSize: Annotated[NvU64, 192]
  bootCount: Annotated[NvU64, 200]
  partitionRpcAddr: Annotated[NvU64, 0]
  partitionRpcRequestOffset: Annotated[NvU16, 8]
  partitionRpcReplyOffset: Annotated[NvU16, 10]
  elfCodeOffset: Annotated[NvU32, 12]
  elfDataOffset: Annotated[NvU32, 16]
  elfCodeSize: Annotated[NvU32, 20]
  elfDataSize: Annotated[NvU32, 24]
  lsUcodeVersion: Annotated[NvU32, 28]
  partitionRpcPadding: Annotated[Array[NvU32, Literal[4]], 0]
  sysmemAddrOfCrashReportQueue: Annotated[NvU64, 16]
  sizeOfCrashReportQueue: Annotated[NvU32, 24]
  lsUcodeVersionPadding: Annotated[Array[NvU32, Literal[1]], 28]
  gspFwHeapVfPartitionCount: Annotated[NvU8, 240]
  flags: Annotated[NvU8, 241]
  padding: Annotated[Array[NvU8, Literal[2]], 242]
  pmuReservedSize: Annotated[NvU32, 244]
  verified: Annotated[NvU64, 248]
@record
class GspFwHeapFreeRegion:
  SIZE = 8
  offs: Annotated[NvU32, 0]
  length: Annotated[NvU32, 4]
@record
class GspFwHeapFreeList:
  SIZE = 1040
  magic: Annotated[NvU64, 0]
  nregions: Annotated[NvU32, 8]
  regions: Annotated[Array[GspFwHeapFreeRegion, Literal[128]], 12]
@record
class GspFwSRMeta:
  SIZE = 256
  magic: Annotated[NvU64, 0]
  revision: Annotated[NvU64, 8]
  sysmemAddrOfSuspendResumeData: Annotated[NvU64, 16]
  sizeOfSuspendResumeData: Annotated[NvU64, 24]
  internal: Annotated[Array[NvU32, Literal[32]], 32]
  flags: Annotated[NvU32, 160]
  subrevision: Annotated[NvU32, 164]
  padding: Annotated[Array[NvU32, Literal[22]], 168]
@record
class RM_RISCV_UCODE_DESC:
  SIZE = 84
  version: Annotated[NvU32, 0]
  bootloaderOffset: Annotated[NvU32, 4]
  bootloaderSize: Annotated[NvU32, 8]
  bootloaderParamOffset: Annotated[NvU32, 12]
  bootloaderParamSize: Annotated[NvU32, 16]
  riscvElfOffset: Annotated[NvU32, 20]
  riscvElfSize: Annotated[NvU32, 24]
  appVersion: Annotated[NvU32, 28]
  manifestOffset: Annotated[NvU32, 32]
  manifestSize: Annotated[NvU32, 36]
  monitorDataOffset: Annotated[NvU32, 40]
  monitorDataSize: Annotated[NvU32, 44]
  monitorCodeOffset: Annotated[NvU32, 48]
  monitorCodeSize: Annotated[NvU32, 52]
  bIsMonitorEnabled: Annotated[NvU32, 56]
  swbromCodeOffset: Annotated[NvU32, 60]
  swbromCodeSize: Annotated[NvU32, 64]
  swbromDataOffset: Annotated[NvU32, 68]
  swbromDataSize: Annotated[NvU32, 72]
  fbReservedSize: Annotated[NvU32, 76]
  bSignedAsCode: Annotated[NvU32, 80]
RPC_GR_BUFFER_TYPE = CEnum(Annotated[int, ctypes.c_uint32])
RPC_GR_BUFFER_TYPE_GRAPHICS = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS', 0)
RPC_GR_BUFFER_TYPE_GRAPHICS_ZCULL = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_ZCULL', 1)
RPC_GR_BUFFER_TYPE_GRAPHICS_GRAPHICS_PM = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_GRAPHICS_PM', 2)
RPC_GR_BUFFER_TYPE_COMPUTE_PREEMPT = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_COMPUTE_PREEMPT', 3)
RPC_GR_BUFFER_TYPE_GRAPHICS_PATCH = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_PATCH', 4)
RPC_GR_BUFFER_TYPE_GRAPHICS_BUNDLE_CB = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_BUNDLE_CB', 5)
RPC_GR_BUFFER_TYPE_GRAPHICS_PAGEPOOL_GLOBAL = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_PAGEPOOL_GLOBAL', 6)
RPC_GR_BUFFER_TYPE_GRAPHICS_ATTRIBUTE_CB = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_ATTRIBUTE_CB', 7)
RPC_GR_BUFFER_TYPE_GRAPHICS_RTV_CB_GLOBAL = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_RTV_CB_GLOBAL', 8)
RPC_GR_BUFFER_TYPE_GRAPHICS_GFXP_POOL = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_GFXP_POOL', 9)
RPC_GR_BUFFER_TYPE_GRAPHICS_GFXP_CTRL_BLK = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_GFXP_CTRL_BLK', 10)
RPC_GR_BUFFER_TYPE_GRAPHICS_FECS_EVENT = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_FECS_EVENT', 11)
RPC_GR_BUFFER_TYPE_GRAPHICS_PRIV_ACCESS_MAP = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_PRIV_ACCESS_MAP', 12)
RPC_GR_BUFFER_TYPE_GRAPHICS_MAX = RPC_GR_BUFFER_TYPE.define('RPC_GR_BUFFER_TYPE_GRAPHICS_MAX', 13)

FECS_ERROR_EVENT_TYPE = CEnum(Annotated[int, ctypes.c_uint32])
FECS_ERROR_EVENT_TYPE_NONE = FECS_ERROR_EVENT_TYPE.define('FECS_ERROR_EVENT_TYPE_NONE', 0)
FECS_ERROR_EVENT_TYPE_BUFFER_RESET_REQUIRED = FECS_ERROR_EVENT_TYPE.define('FECS_ERROR_EVENT_TYPE_BUFFER_RESET_REQUIRED', 1)
FECS_ERROR_EVENT_TYPE_BUFFER_FULL = FECS_ERROR_EVENT_TYPE.define('FECS_ERROR_EVENT_TYPE_BUFFER_FULL', 2)
FECS_ERROR_EVENT_TYPE_MAX = FECS_ERROR_EVENT_TYPE.define('FECS_ERROR_EVENT_TYPE_MAX', 3)

NV_RPC_UPDATE_PDE_BAR_TYPE = CEnum(Annotated[int, ctypes.c_uint32])
NV_RPC_UPDATE_PDE_BAR_1 = NV_RPC_UPDATE_PDE_BAR_TYPE.define('NV_RPC_UPDATE_PDE_BAR_1', 0)
NV_RPC_UPDATE_PDE_BAR_2 = NV_RPC_UPDATE_PDE_BAR_TYPE.define('NV_RPC_UPDATE_PDE_BAR_2', 1)
NV_RPC_UPDATE_PDE_BAR_INVALID = NV_RPC_UPDATE_PDE_BAR_TYPE.define('NV_RPC_UPDATE_PDE_BAR_INVALID', 2)

@record
class struct_VIRTUAL_DISPLAY_GET_MAX_RESOLUTION_PARAMS:
  SIZE = 12
  headIndex: Annotated[NvU32, 0]
  maxHResolution: Annotated[NvU32, 4]
  maxVResolution: Annotated[NvU32, 8]
VIRTUAL_DISPLAY_GET_MAX_RESOLUTION_PARAMS = struct_VIRTUAL_DISPLAY_GET_MAX_RESOLUTION_PARAMS
@record
class struct_VIRTUAL_DISPLAY_GET_NUM_HEADS_PARAMS:
  SIZE = 8
  numHeads: Annotated[NvU32, 0]
  maxNumHeads: Annotated[NvU32, 4]
VIRTUAL_DISPLAY_GET_NUM_HEADS_PARAMS = struct_VIRTUAL_DISPLAY_GET_NUM_HEADS_PARAMS
GPU_RECOVERY_EVENT_TYPE = CEnum(Annotated[int, ctypes.c_uint32])
GPU_RECOVERY_EVENT_TYPE_REFRESH = GPU_RECOVERY_EVENT_TYPE.define('GPU_RECOVERY_EVENT_TYPE_REFRESH', 0)
GPU_RECOVERY_EVENT_TYPE_GPU_DRAIN_P2P = GPU_RECOVERY_EVENT_TYPE.define('GPU_RECOVERY_EVENT_TYPE_GPU_DRAIN_P2P', 1)
GPU_RECOVERY_EVENT_TYPE_SYS_REBOOT = GPU_RECOVERY_EVENT_TYPE.define('GPU_RECOVERY_EVENT_TYPE_SYS_REBOOT', 2)

rpc_fns = CEnum(Annotated[int, ctypes.c_uint32])
NV_VGPU_MSG_FUNCTION_NOP = rpc_fns.define('NV_VGPU_MSG_FUNCTION_NOP', 0)
NV_VGPU_MSG_FUNCTION_SET_GUEST_SYSTEM_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_GUEST_SYSTEM_INFO', 1)
NV_VGPU_MSG_FUNCTION_ALLOC_ROOT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_ROOT', 2)
NV_VGPU_MSG_FUNCTION_ALLOC_DEVICE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_DEVICE', 3)
NV_VGPU_MSG_FUNCTION_ALLOC_MEMORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_MEMORY', 4)
NV_VGPU_MSG_FUNCTION_ALLOC_CTX_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_CTX_DMA', 5)
NV_VGPU_MSG_FUNCTION_ALLOC_CHANNEL_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_CHANNEL_DMA', 6)
NV_VGPU_MSG_FUNCTION_MAP_MEMORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_MAP_MEMORY', 7)
NV_VGPU_MSG_FUNCTION_BIND_CTX_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_BIND_CTX_DMA', 8)
NV_VGPU_MSG_FUNCTION_ALLOC_OBJECT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_OBJECT', 9)
NV_VGPU_MSG_FUNCTION_FREE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_FREE', 10)
NV_VGPU_MSG_FUNCTION_LOG = rpc_fns.define('NV_VGPU_MSG_FUNCTION_LOG', 11)
NV_VGPU_MSG_FUNCTION_ALLOC_VIDMEM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_VIDMEM', 12)
NV_VGPU_MSG_FUNCTION_UNMAP_MEMORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UNMAP_MEMORY', 13)
NV_VGPU_MSG_FUNCTION_MAP_MEMORY_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_MAP_MEMORY_DMA', 14)
NV_VGPU_MSG_FUNCTION_UNMAP_MEMORY_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UNMAP_MEMORY_DMA', 15)
NV_VGPU_MSG_FUNCTION_GET_EDID = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_EDID', 16)
NV_VGPU_MSG_FUNCTION_ALLOC_DISP_CHANNEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_DISP_CHANNEL', 17)
NV_VGPU_MSG_FUNCTION_ALLOC_DISP_OBJECT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_DISP_OBJECT', 18)
NV_VGPU_MSG_FUNCTION_ALLOC_SUBDEVICE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_SUBDEVICE', 19)
NV_VGPU_MSG_FUNCTION_ALLOC_DYNAMIC_MEMORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_DYNAMIC_MEMORY', 20)
NV_VGPU_MSG_FUNCTION_DUP_OBJECT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DUP_OBJECT', 21)
NV_VGPU_MSG_FUNCTION_IDLE_CHANNELS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_IDLE_CHANNELS', 22)
NV_VGPU_MSG_FUNCTION_ALLOC_EVENT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_EVENT', 23)
NV_VGPU_MSG_FUNCTION_SEND_EVENT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SEND_EVENT', 24)
NV_VGPU_MSG_FUNCTION_REMAPPER_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_REMAPPER_CONTROL', 25)
NV_VGPU_MSG_FUNCTION_DMA_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DMA_CONTROL', 26)
NV_VGPU_MSG_FUNCTION_DMA_FILL_PTE_MEM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DMA_FILL_PTE_MEM', 27)
NV_VGPU_MSG_FUNCTION_MANAGE_HW_RESOURCE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_MANAGE_HW_RESOURCE', 28)
NV_VGPU_MSG_FUNCTION_BIND_ARBITRARY_CTX_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_BIND_ARBITRARY_CTX_DMA', 29)
NV_VGPU_MSG_FUNCTION_CREATE_FB_SEGMENT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CREATE_FB_SEGMENT', 30)
NV_VGPU_MSG_FUNCTION_DESTROY_FB_SEGMENT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DESTROY_FB_SEGMENT', 31)
NV_VGPU_MSG_FUNCTION_ALLOC_SHARE_DEVICE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_SHARE_DEVICE', 32)
NV_VGPU_MSG_FUNCTION_DEFERRED_API_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DEFERRED_API_CONTROL', 33)
NV_VGPU_MSG_FUNCTION_REMOVE_DEFERRED_API = rpc_fns.define('NV_VGPU_MSG_FUNCTION_REMOVE_DEFERRED_API', 34)
NV_VGPU_MSG_FUNCTION_SIM_ESCAPE_READ = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SIM_ESCAPE_READ', 35)
NV_VGPU_MSG_FUNCTION_SIM_ESCAPE_WRITE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SIM_ESCAPE_WRITE', 36)
NV_VGPU_MSG_FUNCTION_SIM_MANAGE_DISPLAY_CONTEXT_DMA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SIM_MANAGE_DISPLAY_CONTEXT_DMA', 37)
NV_VGPU_MSG_FUNCTION_FREE_VIDMEM_VIRT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_FREE_VIDMEM_VIRT', 38)
NV_VGPU_MSG_FUNCTION_PERF_GET_PSTATE_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_PERF_GET_PSTATE_INFO', 39)
NV_VGPU_MSG_FUNCTION_PERF_GET_PERFMON_SAMPLE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_PERF_GET_PERFMON_SAMPLE', 40)
NV_VGPU_MSG_FUNCTION_PERF_GET_VIRTUAL_PSTATE_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_PERF_GET_VIRTUAL_PSTATE_INFO', 41)
NV_VGPU_MSG_FUNCTION_PERF_GET_LEVEL_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_PERF_GET_LEVEL_INFO', 42)
NV_VGPU_MSG_FUNCTION_MAP_SEMA_MEMORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_MAP_SEMA_MEMORY', 43)
NV_VGPU_MSG_FUNCTION_UNMAP_SEMA_MEMORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UNMAP_SEMA_MEMORY', 44)
NV_VGPU_MSG_FUNCTION_SET_SURFACE_PROPERTIES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_SURFACE_PROPERTIES', 45)
NV_VGPU_MSG_FUNCTION_CLEANUP_SURFACE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CLEANUP_SURFACE', 46)
NV_VGPU_MSG_FUNCTION_UNLOADING_GUEST_DRIVER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UNLOADING_GUEST_DRIVER', 47)
NV_VGPU_MSG_FUNCTION_TDR_SET_TIMEOUT_STATE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_TDR_SET_TIMEOUT_STATE', 48)
NV_VGPU_MSG_FUNCTION_SWITCH_TO_VGA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SWITCH_TO_VGA', 49)
NV_VGPU_MSG_FUNCTION_GPU_EXEC_REG_OPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GPU_EXEC_REG_OPS', 50)
NV_VGPU_MSG_FUNCTION_GET_STATIC_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_STATIC_INFO', 51)
NV_VGPU_MSG_FUNCTION_ALLOC_VIRTMEM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ALLOC_VIRTMEM', 52)
NV_VGPU_MSG_FUNCTION_UPDATE_PDE_2 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UPDATE_PDE_2', 53)
NV_VGPU_MSG_FUNCTION_SET_PAGE_DIRECTORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_PAGE_DIRECTORY', 54)
NV_VGPU_MSG_FUNCTION_GET_STATIC_PSTATE_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_STATIC_PSTATE_INFO', 55)
NV_VGPU_MSG_FUNCTION_TRANSLATE_GUEST_GPU_PTES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_TRANSLATE_GUEST_GPU_PTES', 56)
NV_VGPU_MSG_FUNCTION_RESERVED_57 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RESERVED_57', 57)
NV_VGPU_MSG_FUNCTION_RESET_CURRENT_GR_CONTEXT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RESET_CURRENT_GR_CONTEXT', 58)
NV_VGPU_MSG_FUNCTION_SET_SEMA_MEM_VALIDATION_STATE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_SEMA_MEM_VALIDATION_STATE', 59)
NV_VGPU_MSG_FUNCTION_GET_ENGINE_UTILIZATION = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_ENGINE_UTILIZATION', 60)
NV_VGPU_MSG_FUNCTION_UPDATE_GPU_PDES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UPDATE_GPU_PDES', 61)
NV_VGPU_MSG_FUNCTION_GET_ENCODER_CAPACITY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_ENCODER_CAPACITY', 62)
NV_VGPU_MSG_FUNCTION_VGPU_PF_REG_READ32 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_VGPU_PF_REG_READ32', 63)
NV_VGPU_MSG_FUNCTION_SET_GUEST_SYSTEM_INFO_EXT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_GUEST_SYSTEM_INFO_EXT', 64)
NV_VGPU_MSG_FUNCTION_GET_GSP_STATIC_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_GSP_STATIC_INFO', 65)
NV_VGPU_MSG_FUNCTION_RMFS_INIT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RMFS_INIT', 66)
NV_VGPU_MSG_FUNCTION_RMFS_CLOSE_QUEUE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RMFS_CLOSE_QUEUE', 67)
NV_VGPU_MSG_FUNCTION_RMFS_CLEANUP = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RMFS_CLEANUP', 68)
NV_VGPU_MSG_FUNCTION_RMFS_TEST = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RMFS_TEST', 69)
NV_VGPU_MSG_FUNCTION_UPDATE_BAR_PDE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UPDATE_BAR_PDE', 70)
NV_VGPU_MSG_FUNCTION_CONTINUATION_RECORD = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CONTINUATION_RECORD', 71)
NV_VGPU_MSG_FUNCTION_GSP_SET_SYSTEM_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GSP_SET_SYSTEM_INFO', 72)
NV_VGPU_MSG_FUNCTION_SET_REGISTRY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_REGISTRY', 73)
NV_VGPU_MSG_FUNCTION_GSP_INIT_POST_OBJGPU = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GSP_INIT_POST_OBJGPU', 74)
NV_VGPU_MSG_FUNCTION_SUBDEV_EVENT_SET_NOTIFICATION = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SUBDEV_EVENT_SET_NOTIFICATION', 75)
NV_VGPU_MSG_FUNCTION_GSP_RM_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GSP_RM_CONTROL', 76)
NV_VGPU_MSG_FUNCTION_GET_STATIC_INFO2 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_STATIC_INFO2', 77)
NV_VGPU_MSG_FUNCTION_DUMP_PROTOBUF_COMPONENT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DUMP_PROTOBUF_COMPONENT', 78)
NV_VGPU_MSG_FUNCTION_UNSET_PAGE_DIRECTORY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UNSET_PAGE_DIRECTORY', 79)
NV_VGPU_MSG_FUNCTION_GET_CONSOLIDATED_STATIC_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_CONSOLIDATED_STATIC_INFO', 80)
NV_VGPU_MSG_FUNCTION_GMMU_REGISTER_FAULT_BUFFER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GMMU_REGISTER_FAULT_BUFFER', 81)
NV_VGPU_MSG_FUNCTION_GMMU_UNREGISTER_FAULT_BUFFER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GMMU_UNREGISTER_FAULT_BUFFER', 82)
NV_VGPU_MSG_FUNCTION_GMMU_REGISTER_CLIENT_SHADOW_FAULT_BUFFER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GMMU_REGISTER_CLIENT_SHADOW_FAULT_BUFFER', 83)
NV_VGPU_MSG_FUNCTION_GMMU_UNREGISTER_CLIENT_SHADOW_FAULT_BUFFER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GMMU_UNREGISTER_CLIENT_SHADOW_FAULT_BUFFER', 84)
NV_VGPU_MSG_FUNCTION_CTRL_SET_VGPU_FB_USAGE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_VGPU_FB_USAGE', 85)
NV_VGPU_MSG_FUNCTION_CTRL_NVFBC_SW_SESSION_UPDATE_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_NVFBC_SW_SESSION_UPDATE_INFO', 86)
NV_VGPU_MSG_FUNCTION_CTRL_NVENC_SW_SESSION_UPDATE_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_NVENC_SW_SESSION_UPDATE_INFO', 87)
NV_VGPU_MSG_FUNCTION_CTRL_RESET_CHANNEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RESET_CHANNEL', 88)
NV_VGPU_MSG_FUNCTION_CTRL_RESET_ISOLATED_CHANNEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RESET_ISOLATED_CHANNEL', 89)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_HANDLE_VF_PRI_FAULT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_HANDLE_VF_PRI_FAULT', 90)
NV_VGPU_MSG_FUNCTION_CTRL_CLK_GET_EXTENDED_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CLK_GET_EXTENDED_INFO', 91)
NV_VGPU_MSG_FUNCTION_CTRL_PERF_BOOST = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PERF_BOOST', 92)
NV_VGPU_MSG_FUNCTION_CTRL_PERF_VPSTATES_GET_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PERF_VPSTATES_GET_CONTROL', 93)
NV_VGPU_MSG_FUNCTION_CTRL_GET_ZBC_CLEAR_TABLE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_ZBC_CLEAR_TABLE', 94)
NV_VGPU_MSG_FUNCTION_CTRL_SET_ZBC_COLOR_CLEAR = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_ZBC_COLOR_CLEAR', 95)
NV_VGPU_MSG_FUNCTION_CTRL_SET_ZBC_DEPTH_CLEAR = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_ZBC_DEPTH_CLEAR', 96)
NV_VGPU_MSG_FUNCTION_CTRL_GPFIFO_SCHEDULE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPFIFO_SCHEDULE', 97)
NV_VGPU_MSG_FUNCTION_CTRL_SET_TIMESLICE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_TIMESLICE', 98)
NV_VGPU_MSG_FUNCTION_CTRL_PREEMPT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PREEMPT', 99)
NV_VGPU_MSG_FUNCTION_CTRL_FIFO_DISABLE_CHANNELS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FIFO_DISABLE_CHANNELS', 100)
NV_VGPU_MSG_FUNCTION_CTRL_SET_TSG_INTERLEAVE_LEVEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_TSG_INTERLEAVE_LEVEL', 101)
NV_VGPU_MSG_FUNCTION_CTRL_SET_CHANNEL_INTERLEAVE_LEVEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_CHANNEL_INTERLEAVE_LEVEL', 102)
NV_VGPU_MSG_FUNCTION_GSP_RM_ALLOC = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GSP_RM_ALLOC', 103)
NV_VGPU_MSG_FUNCTION_CTRL_GET_P2P_CAPS_V2 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_P2P_CAPS_V2', 104)
NV_VGPU_MSG_FUNCTION_CTRL_CIPHER_AES_ENCRYPT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CIPHER_AES_ENCRYPT', 105)
NV_VGPU_MSG_FUNCTION_CTRL_CIPHER_SESSION_KEY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CIPHER_SESSION_KEY', 106)
NV_VGPU_MSG_FUNCTION_CTRL_CIPHER_SESSION_KEY_STATUS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CIPHER_SESSION_KEY_STATUS', 107)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_CLEAR_ALL_SM_ERROR_STATES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_CLEAR_ALL_SM_ERROR_STATES', 108)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_READ_ALL_SM_ERROR_STATES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_READ_ALL_SM_ERROR_STATES', 109)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_EXCEPTION_MASK = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_EXCEPTION_MASK', 110)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_PROMOTE_CTX = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_PROMOTE_CTX', 111)
NV_VGPU_MSG_FUNCTION_CTRL_GR_CTXSW_PREEMPTION_BIND = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_CTXSW_PREEMPTION_BIND', 112)
NV_VGPU_MSG_FUNCTION_CTRL_GR_SET_CTXSW_PREEMPTION_MODE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_SET_CTXSW_PREEMPTION_MODE', 113)
NV_VGPU_MSG_FUNCTION_CTRL_GR_CTXSW_ZCULL_BIND = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_CTXSW_ZCULL_BIND', 114)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_INITIALIZE_CTX = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_INITIALIZE_CTX', 115)
NV_VGPU_MSG_FUNCTION_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES', 116)
NV_VGPU_MSG_FUNCTION_CTRL_FIFO_CLEAR_FAULTED_BIT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FIFO_CLEAR_FAULTED_BIT', 117)
NV_VGPU_MSG_FUNCTION_CTRL_GET_LATEST_ECC_ADDRESSES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_LATEST_ECC_ADDRESSES', 118)
NV_VGPU_MSG_FUNCTION_CTRL_MC_SERVICE_INTERRUPTS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_MC_SERVICE_INTERRUPTS', 119)
NV_VGPU_MSG_FUNCTION_CTRL_DMA_SET_DEFAULT_VASPACE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DMA_SET_DEFAULT_VASPACE', 120)
NV_VGPU_MSG_FUNCTION_CTRL_GET_CE_PCE_MASK = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_CE_PCE_MASK', 121)
NV_VGPU_MSG_FUNCTION_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY', 122)
NV_VGPU_MSG_FUNCTION_CTRL_GET_NVLINK_PEER_ID_MASK = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_NVLINK_PEER_ID_MASK', 123)
NV_VGPU_MSG_FUNCTION_CTRL_GET_NVLINK_STATUS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_NVLINK_STATUS', 124)
NV_VGPU_MSG_FUNCTION_CTRL_GET_P2P_CAPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_P2P_CAPS', 125)
NV_VGPU_MSG_FUNCTION_CTRL_GET_P2P_CAPS_MATRIX = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_P2P_CAPS_MATRIX', 126)
NV_VGPU_MSG_FUNCTION_RESERVED_0 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RESERVED_0', 127)
NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_PM_AREA_SMPC = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_PM_AREA_SMPC', 128)
NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_HWPM_LEGACY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_HWPM_LEGACY', 129)
NV_VGPU_MSG_FUNCTION_CTRL_B0CC_EXEC_REG_OPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_B0CC_EXEC_REG_OPS', 130)
NV_VGPU_MSG_FUNCTION_CTRL_BIND_PM_RESOURCES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_BIND_PM_RESOURCES', 131)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SUSPEND_CONTEXT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SUSPEND_CONTEXT', 132)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_RESUME_CONTEXT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_RESUME_CONTEXT', 133)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_EXEC_REG_OPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_EXEC_REG_OPS', 134)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_MODE_MMU_DEBUG = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_MODE_MMU_DEBUG', 135)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_READ_SINGLE_SM_ERROR_STATE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_READ_SINGLE_SM_ERROR_STATE', 136)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_CLEAR_SINGLE_SM_ERROR_STATE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_CLEAR_SINGLE_SM_ERROR_STATE', 137)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_MODE_ERRBAR_DEBUG = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_MODE_ERRBAR_DEBUG', 138)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_NEXT_STOP_TRIGGER_TYPE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_NEXT_STOP_TRIGGER_TYPE', 139)
NV_VGPU_MSG_FUNCTION_CTRL_ALLOC_PMA_STREAM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_ALLOC_PMA_STREAM', 140)
NV_VGPU_MSG_FUNCTION_CTRL_PMA_STREAM_UPDATE_GET_PUT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PMA_STREAM_UPDATE_GET_PUT', 141)
NV_VGPU_MSG_FUNCTION_CTRL_FB_GET_INFO_V2 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FB_GET_INFO_V2', 142)
NV_VGPU_MSG_FUNCTION_CTRL_FIFO_SET_CHANNEL_PROPERTIES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FIFO_SET_CHANNEL_PROPERTIES', 143)
NV_VGPU_MSG_FUNCTION_CTRL_GR_GET_CTX_BUFFER_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_GET_CTX_BUFFER_INFO', 144)
NV_VGPU_MSG_FUNCTION_CTRL_KGR_GET_CTX_BUFFER_PTES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_KGR_GET_CTX_BUFFER_PTES', 145)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_EVICT_CTX = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_EVICT_CTX', 146)
NV_VGPU_MSG_FUNCTION_CTRL_FB_GET_FS_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FB_GET_FS_INFO', 147)
NV_VGPU_MSG_FUNCTION_CTRL_GRMGR_GET_GR_FS_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GRMGR_GET_GR_FS_INFO', 148)
NV_VGPU_MSG_FUNCTION_CTRL_STOP_CHANNEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_STOP_CHANNEL', 149)
NV_VGPU_MSG_FUNCTION_CTRL_GR_PC_SAMPLING_MODE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_PC_SAMPLING_MODE', 150)
NV_VGPU_MSG_FUNCTION_CTRL_PERF_RATED_TDP_GET_STATUS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PERF_RATED_TDP_GET_STATUS', 151)
NV_VGPU_MSG_FUNCTION_CTRL_PERF_RATED_TDP_SET_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PERF_RATED_TDP_SET_CONTROL', 152)
NV_VGPU_MSG_FUNCTION_CTRL_FREE_PMA_STREAM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FREE_PMA_STREAM', 153)
NV_VGPU_MSG_FUNCTION_CTRL_TIMER_SET_GR_TICK_FREQ = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_TIMER_SET_GR_TICK_FREQ', 154)
NV_VGPU_MSG_FUNCTION_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB', 155)
NV_VGPU_MSG_FUNCTION_GET_CONSOLIDATED_GR_STATIC_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_CONSOLIDATED_GR_STATIC_INFO', 156)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_SINGLE_SM_SINGLE_STEP = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_SINGLE_SM_SINGLE_STEP', 157)
NV_VGPU_MSG_FUNCTION_CTRL_GR_GET_TPC_PARTITION_MODE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_GET_TPC_PARTITION_MODE', 158)
NV_VGPU_MSG_FUNCTION_CTRL_GR_SET_TPC_PARTITION_MODE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GR_SET_TPC_PARTITION_MODE', 159)
NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_ALLOCATE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_ALLOCATE', 160)
NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_DESTROY = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_DESTROY', 161)
NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_MAP = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_MAP', 162)
NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_UNMAP = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_UNMAP', 163)
NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_PUSH_STREAM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_PUSH_STREAM', 164)
NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_SET_HANDLES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_PAGING_CHANNEL_SET_HANDLES', 165)
NV_VGPU_MSG_FUNCTION_UVM_METHOD_STREAM_GUEST_PAGES_OPERATION = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UVM_METHOD_STREAM_GUEST_PAGES_OPERATION', 166)
NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL', 167)
NV_VGPU_MSG_FUNCTION_DCE_RM_INIT = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DCE_RM_INIT', 168)
NV_VGPU_MSG_FUNCTION_REGISTER_VIRTUAL_EVENT_BUFFER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_REGISTER_VIRTUAL_EVENT_BUFFER', 169)
NV_VGPU_MSG_FUNCTION_CTRL_EVENT_BUFFER_UPDATE_GET = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_EVENT_BUFFER_UPDATE_GET', 170)
NV_VGPU_MSG_FUNCTION_GET_PLCABLE_ADDRESS_KIND = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_PLCABLE_ADDRESS_KIND', 171)
NV_VGPU_MSG_FUNCTION_CTRL_PERF_LIMITS_SET_STATUS_V2 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PERF_LIMITS_SET_STATUS_V2', 172)
NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM', 173)
NV_VGPU_MSG_FUNCTION_CTRL_GET_MMU_DEBUG_MODE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_MMU_DEBUG_MODE', 174)
NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS', 175)
NV_VGPU_MSG_FUNCTION_CTRL_FLCN_GET_CTX_BUFFER_SIZE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FLCN_GET_CTX_BUFFER_SIZE', 176)
NV_VGPU_MSG_FUNCTION_CTRL_FLCN_GET_CTX_BUFFER_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FLCN_GET_CTX_BUFFER_INFO', 177)
NV_VGPU_MSG_FUNCTION_DISABLE_CHANNELS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_DISABLE_CHANNELS', 178)
NV_VGPU_MSG_FUNCTION_CTRL_FABRIC_MEMORY_DESCRIBE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FABRIC_MEMORY_DESCRIBE', 179)
NV_VGPU_MSG_FUNCTION_CTRL_FABRIC_MEM_STATS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FABRIC_MEM_STATS', 180)
NV_VGPU_MSG_FUNCTION_SAVE_HIBERNATION_DATA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SAVE_HIBERNATION_DATA', 181)
NV_VGPU_MSG_FUNCTION_RESTORE_HIBERNATION_DATA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RESTORE_HIBERNATION_DATA', 182)
NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_MEMSYS_SET_ZBC_REFERENCED = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_INTERNAL_MEMSYS_SET_ZBC_REFERENCED', 183)
NV_VGPU_MSG_FUNCTION_CTRL_EXEC_PARTITIONS_CREATE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_EXEC_PARTITIONS_CREATE', 184)
NV_VGPU_MSG_FUNCTION_CTRL_EXEC_PARTITIONS_DELETE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_EXEC_PARTITIONS_DELETE', 185)
NV_VGPU_MSG_FUNCTION_CTRL_GPFIFO_GET_WORK_SUBMIT_TOKEN = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPFIFO_GET_WORK_SUBMIT_TOKEN', 186)
NV_VGPU_MSG_FUNCTION_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX', 187)
NV_VGPU_MSG_FUNCTION_PMA_SCRUBBER_SHARED_BUFFER_GUEST_PAGES_OPERATION = rpc_fns.define('NV_VGPU_MSG_FUNCTION_PMA_SCRUBBER_SHARED_BUFFER_GUEST_PAGES_OPERATION', 188)
NV_VGPU_MSG_FUNCTION_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK', 189)
NV_VGPU_MSG_FUNCTION_SET_SYSMEM_DIRTY_PAGE_TRACKING_BUFFER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_SET_SYSMEM_DIRTY_PAGE_TRACKING_BUFFER', 190)
NV_VGPU_MSG_FUNCTION_CTRL_SUBDEVICE_GET_P2P_CAPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SUBDEVICE_GET_P2P_CAPS', 191)
NV_VGPU_MSG_FUNCTION_CTRL_BUS_SET_P2P_MAPPING = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_BUS_SET_P2P_MAPPING', 192)
NV_VGPU_MSG_FUNCTION_CTRL_BUS_UNSET_P2P_MAPPING = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_BUS_UNSET_P2P_MAPPING', 193)
NV_VGPU_MSG_FUNCTION_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK', 194)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_MIGRATABLE_OPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_MIGRATABLE_OPS', 195)
NV_VGPU_MSG_FUNCTION_CTRL_GET_TOTAL_HS_CREDITS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_TOTAL_HS_CREDITS', 196)
NV_VGPU_MSG_FUNCTION_CTRL_GET_HS_CREDITS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GET_HS_CREDITS', 197)
NV_VGPU_MSG_FUNCTION_CTRL_SET_HS_CREDITS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_HS_CREDITS', 198)
NV_VGPU_MSG_FUNCTION_CTRL_PM_AREA_PC_SAMPLER = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_PM_AREA_PC_SAMPLER', 199)
NV_VGPU_MSG_FUNCTION_INVALIDATE_TLB = rpc_fns.define('NV_VGPU_MSG_FUNCTION_INVALIDATE_TLB', 200)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_QUERY_ECC_STATUS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_QUERY_ECC_STATUS', 201)
NV_VGPU_MSG_FUNCTION_ECC_NOTIFIER_WRITE_ACK = rpc_fns.define('NV_VGPU_MSG_FUNCTION_ECC_NOTIFIER_WRITE_ACK', 202)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_GET_MODE_MMU_DEBUG = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_GET_MODE_MMU_DEBUG', 203)
NV_VGPU_MSG_FUNCTION_RM_API_CONTROL = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RM_API_CONTROL', 204)
NV_VGPU_MSG_FUNCTION_CTRL_CMD_INTERNAL_GPU_START_FABRIC_PROBE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CMD_INTERNAL_GPU_START_FABRIC_PROBE', 205)
NV_VGPU_MSG_FUNCTION_CTRL_NVLINK_GET_INBAND_RECEIVED_DATA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_NVLINK_GET_INBAND_RECEIVED_DATA', 206)
NV_VGPU_MSG_FUNCTION_GET_STATIC_DATA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_STATIC_DATA', 207)
NV_VGPU_MSG_FUNCTION_RESERVED_208 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_RESERVED_208', 208)
NV_VGPU_MSG_FUNCTION_CTRL_GPU_GET_INFO_V2 = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_GPU_GET_INFO_V2', 209)
NV_VGPU_MSG_FUNCTION_GET_BRAND_CAPS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_GET_BRAND_CAPS', 210)
NV_VGPU_MSG_FUNCTION_CTRL_CMD_NVLINK_INBAND_SEND_DATA = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CMD_NVLINK_INBAND_SEND_DATA', 211)
NV_VGPU_MSG_FUNCTION_UPDATE_GPM_GUEST_BUFFER_INFO = rpc_fns.define('NV_VGPU_MSG_FUNCTION_UPDATE_GPM_GUEST_BUFFER_INFO', 212)
NV_VGPU_MSG_FUNCTION_CTRL_CMD_INTERNAL_CONTROL_GSP_TRACE = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_CMD_INTERNAL_CONTROL_GSP_TRACE', 213)
NV_VGPU_MSG_FUNCTION_CTRL_SET_ZBC_STENCIL_CLEAR = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SET_ZBC_STENCIL_CLEAR', 214)
NV_VGPU_MSG_FUNCTION_CTRL_SUBDEVICE_GET_VGPU_HEAP_STATS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SUBDEVICE_GET_VGPU_HEAP_STATS', 215)
NV_VGPU_MSG_FUNCTION_CTRL_SUBDEVICE_GET_LIBOS_HEAP_STATS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_SUBDEVICE_GET_LIBOS_HEAP_STATS', 216)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_MODE_MMU_GCC_DEBUG = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_SET_MODE_MMU_GCC_DEBUG', 217)
NV_VGPU_MSG_FUNCTION_CTRL_DBG_GET_MODE_MMU_GCC_DEBUG = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_DBG_GET_MODE_MMU_GCC_DEBUG', 218)
NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_HES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_HES', 219)
NV_VGPU_MSG_FUNCTION_CTRL_RELEASE_HES = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RELEASE_HES', 220)
NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_CCU_PROF = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RESERVE_CCU_PROF', 221)
NV_VGPU_MSG_FUNCTION_CTRL_RELEASE_CCU_PROF = rpc_fns.define('NV_VGPU_MSG_FUNCTION_CTRL_RELEASE_CCU_PROF', 222)
NV_VGPU_MSG_FUNCTION_NUM_FUNCTIONS = rpc_fns.define('NV_VGPU_MSG_FUNCTION_NUM_FUNCTIONS', 223)

rpc_events = CEnum(Annotated[int, ctypes.c_uint32])
NV_VGPU_MSG_EVENT_FIRST_EVENT = rpc_events.define('NV_VGPU_MSG_EVENT_FIRST_EVENT', 4096)
NV_VGPU_MSG_EVENT_GSP_INIT_DONE = rpc_events.define('NV_VGPU_MSG_EVENT_GSP_INIT_DONE', 4097)
NV_VGPU_MSG_EVENT_GSP_RUN_CPU_SEQUENCER = rpc_events.define('NV_VGPU_MSG_EVENT_GSP_RUN_CPU_SEQUENCER', 4098)
NV_VGPU_MSG_EVENT_POST_EVENT = rpc_events.define('NV_VGPU_MSG_EVENT_POST_EVENT', 4099)
NV_VGPU_MSG_EVENT_RC_TRIGGERED = rpc_events.define('NV_VGPU_MSG_EVENT_RC_TRIGGERED', 4100)
NV_VGPU_MSG_EVENT_MMU_FAULT_QUEUED = rpc_events.define('NV_VGPU_MSG_EVENT_MMU_FAULT_QUEUED', 4101)
NV_VGPU_MSG_EVENT_OS_ERROR_LOG = rpc_events.define('NV_VGPU_MSG_EVENT_OS_ERROR_LOG', 4102)
NV_VGPU_MSG_EVENT_RG_LINE_INTR = rpc_events.define('NV_VGPU_MSG_EVENT_RG_LINE_INTR', 4103)
NV_VGPU_MSG_EVENT_GPUACCT_PERFMON_UTIL_SAMPLES = rpc_events.define('NV_VGPU_MSG_EVENT_GPUACCT_PERFMON_UTIL_SAMPLES', 4104)
NV_VGPU_MSG_EVENT_SIM_READ = rpc_events.define('NV_VGPU_MSG_EVENT_SIM_READ', 4105)
NV_VGPU_MSG_EVENT_SIM_WRITE = rpc_events.define('NV_VGPU_MSG_EVENT_SIM_WRITE', 4106)
NV_VGPU_MSG_EVENT_SEMAPHORE_SCHEDULE_CALLBACK = rpc_events.define('NV_VGPU_MSG_EVENT_SEMAPHORE_SCHEDULE_CALLBACK', 4107)
NV_VGPU_MSG_EVENT_UCODE_LIBOS_PRINT = rpc_events.define('NV_VGPU_MSG_EVENT_UCODE_LIBOS_PRINT', 4108)
NV_VGPU_MSG_EVENT_VGPU_GSP_PLUGIN_TRIGGERED = rpc_events.define('NV_VGPU_MSG_EVENT_VGPU_GSP_PLUGIN_TRIGGERED', 4109)
NV_VGPU_MSG_EVENT_PERF_GPU_BOOST_SYNC_LIMITS_CALLBACK = rpc_events.define('NV_VGPU_MSG_EVENT_PERF_GPU_BOOST_SYNC_LIMITS_CALLBACK', 4110)
NV_VGPU_MSG_EVENT_PERF_BRIDGELESS_INFO_UPDATE = rpc_events.define('NV_VGPU_MSG_EVENT_PERF_BRIDGELESS_INFO_UPDATE', 4111)
NV_VGPU_MSG_EVENT_VGPU_CONFIG = rpc_events.define('NV_VGPU_MSG_EVENT_VGPU_CONFIG', 4112)
NV_VGPU_MSG_EVENT_DISPLAY_MODESET = rpc_events.define('NV_VGPU_MSG_EVENT_DISPLAY_MODESET', 4113)
NV_VGPU_MSG_EVENT_EXTDEV_INTR_SERVICE = rpc_events.define('NV_VGPU_MSG_EVENT_EXTDEV_INTR_SERVICE', 4114)
NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_256 = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_256', 4115)
NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_512 = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_512', 4116)
NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_1024 = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_1024', 4117)
NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_2048 = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_2048', 4118)
NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_4096 = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_INBAND_RECEIVED_DATA_4096', 4119)
NV_VGPU_MSG_EVENT_TIMED_SEMAPHORE_RELEASE = rpc_events.define('NV_VGPU_MSG_EVENT_TIMED_SEMAPHORE_RELEASE', 4120)
NV_VGPU_MSG_EVENT_NVLINK_IS_GPU_DEGRADED = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_IS_GPU_DEGRADED', 4121)
NV_VGPU_MSG_EVENT_PFM_REQ_HNDLR_STATE_SYNC_CALLBACK = rpc_events.define('NV_VGPU_MSG_EVENT_PFM_REQ_HNDLR_STATE_SYNC_CALLBACK', 4122)
NV_VGPU_MSG_EVENT_NVLINK_FAULT_UP = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_FAULT_UP', 4123)
NV_VGPU_MSG_EVENT_GSP_LOCKDOWN_NOTICE = rpc_events.define('NV_VGPU_MSG_EVENT_GSP_LOCKDOWN_NOTICE', 4124)
NV_VGPU_MSG_EVENT_MIG_CI_CONFIG_UPDATE = rpc_events.define('NV_VGPU_MSG_EVENT_MIG_CI_CONFIG_UPDATE', 4125)
NV_VGPU_MSG_EVENT_UPDATE_GSP_TRACE = rpc_events.define('NV_VGPU_MSG_EVENT_UPDATE_GSP_TRACE', 4126)
NV_VGPU_MSG_EVENT_NVLINK_FATAL_ERROR_RECOVERY = rpc_events.define('NV_VGPU_MSG_EVENT_NVLINK_FATAL_ERROR_RECOVERY', 4127)
NV_VGPU_MSG_EVENT_GSP_POST_NOCAT_RECORD = rpc_events.define('NV_VGPU_MSG_EVENT_GSP_POST_NOCAT_RECORD', 4128)
NV_VGPU_MSG_EVENT_FECS_ERROR = rpc_events.define('NV_VGPU_MSG_EVENT_FECS_ERROR', 4129)
NV_VGPU_MSG_EVENT_RECOVERY_ACTION = rpc_events.define('NV_VGPU_MSG_EVENT_RECOVERY_ACTION', 4130)
NV_VGPU_MSG_EVENT_NUM_EVENTS = rpc_events.define('NV_VGPU_MSG_EVENT_NUM_EVENTS', 4131)

LibosAddress = Annotated[int, ctypes.c_uint64]
LibosMemoryRegionKind = CEnum(Annotated[int, ctypes.c_uint32])
LIBOS_MEMORY_REGION_NONE = LibosMemoryRegionKind.define('LIBOS_MEMORY_REGION_NONE', 0)
LIBOS_MEMORY_REGION_CONTIGUOUS = LibosMemoryRegionKind.define('LIBOS_MEMORY_REGION_CONTIGUOUS', 1)
LIBOS_MEMORY_REGION_RADIX3 = LibosMemoryRegionKind.define('LIBOS_MEMORY_REGION_RADIX3', 2)

LibosMemoryRegionLoc = CEnum(Annotated[int, ctypes.c_uint32])
LIBOS_MEMORY_REGION_LOC_NONE = LibosMemoryRegionLoc.define('LIBOS_MEMORY_REGION_LOC_NONE', 0)
LIBOS_MEMORY_REGION_LOC_SYSMEM = LibosMemoryRegionLoc.define('LIBOS_MEMORY_REGION_LOC_SYSMEM', 1)
LIBOS_MEMORY_REGION_LOC_FB = LibosMemoryRegionLoc.define('LIBOS_MEMORY_REGION_LOC_FB', 2)

@record
class LibosMemoryRegionInitArgument:
  SIZE = 32
  id8: Annotated[LibosAddress, 0]
  pa: Annotated[LibosAddress, 8]
  size: Annotated[LibosAddress, 16]
  kind: Annotated[NvU8, 24]
  loc: Annotated[NvU8, 25]
@record
class msgqTxHeader:
  SIZE = 32
  version: Annotated[NvU32, 0]
  size: Annotated[NvU32, 4]
  msgSize: Annotated[NvU32, 8]
  msgCount: Annotated[NvU32, 12]
  writePtr: Annotated[NvU32, 16]
  flags: Annotated[NvU32, 20]
  rxHdrOff: Annotated[NvU32, 24]
  entryOff: Annotated[NvU32, 28]
@record
class msgqRxHeader:
  SIZE = 4
  readPtr: Annotated[NvU32, 0]
@record
class msgqMetadata:
  SIZE = 232
  pOurTxHdr: Annotated[POINTER(msgqTxHeader), 0]
  pTheirTxHdr: Annotated[POINTER(msgqTxHeader), 8]
  pOurRxHdr: Annotated[POINTER(msgqRxHeader), 16]
  pTheirRxHdr: Annotated[POINTER(msgqRxHeader), 24]
  pOurEntries: Annotated[POINTER(NvU8), 32]
  pTheirEntries: Annotated[POINTER(NvU8), 40]
  pReadIncoming: Annotated[POINTER(NvU32), 48]
  pWriteIncoming: Annotated[POINTER(NvU32), 56]
  pReadOutgoing: Annotated[POINTER(NvU32), 64]
  pWriteOutgoing: Annotated[POINTER(NvU32), 72]
  tx: Annotated[msgqTxHeader, 80]
  txReadPtr: Annotated[NvU32, 112]
  txFree: Annotated[NvU32, 116]
  txLinked: Annotated[NvBool, 120]
  rx: Annotated[msgqTxHeader, 124]
  rxReadPtr: Annotated[NvU32, 156]
  rxAvail: Annotated[NvU32, 160]
  rxLinked: Annotated[NvBool, 164]
  rxSwapped: Annotated[NvBool, 165]
  fcnNotify: Annotated[msgqFcnNotifyRemote, 168]
  fcnNotifyArg: Annotated[POINTER(None), 176]
  fcnBackendRw: Annotated[msgqFcnBackendRw, 184]
  fcnBackendRwArg: Annotated[POINTER(None), 192]
  fcnInvalidate: Annotated[msgqFcnCacheOp, 200]
  fcnFlush: Annotated[msgqFcnCacheOp, 208]
  fcnZero: Annotated[msgqFcnCacheOp, 216]
  fcnBarrier: Annotated[msgqFcnBarrier, 224]
msgqFcnNotifyRemote = CFUNCTYPE(Annotated[int, ctypes.c_int32], Annotated[int, ctypes.c_int32], POINTER(None))
msgqFcnBackendRw = CFUNCTYPE(Annotated[int, ctypes.c_int32], POINTER(None), POINTER(None), Annotated[int, ctypes.c_uint32], Annotated[int, ctypes.c_uint32], POINTER(None))
msgqFcnCacheOp = CFUNCTYPE(None, POINTER(None), Annotated[int, ctypes.c_uint32])
msgqFcnBarrier = CFUNCTYPE(None, )
@record
class struct_rpc_set_guest_system_info_v03_00:
  SIZE = 792
  vgxVersionMajorNum: Annotated[NvU32, 0]
  vgxVersionMinorNum: Annotated[NvU32, 4]
  guestDriverVersionBufferLength: Annotated[NvU32, 8]
  guestVersionBufferLength: Annotated[NvU32, 12]
  guestTitleBufferLength: Annotated[NvU32, 16]
  guestClNum: Annotated[NvU32, 20]
  guestDriverVersion: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[256]], 24]
  guestVersion: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[256]], 280]
  guestTitle: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[256]], 536]
rpc_set_guest_system_info_v03_00 = struct_rpc_set_guest_system_info_v03_00
rpc_set_guest_system_info_v = struct_rpc_set_guest_system_info_v03_00
@record
class struct_rpc_set_guest_system_info_ext_v15_02:
  SIZE = 264
  guestDriverBranch: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[256]], 0]
  domain: Annotated[NvU32, 256]
  bus: Annotated[NvU16, 260]
  device: Annotated[NvU16, 262]
rpc_set_guest_system_info_ext_v15_02 = struct_rpc_set_guest_system_info_ext_v15_02
@record
class struct_rpc_set_guest_system_info_ext_v25_1B:
  SIZE = 268
  guestDriverBranch: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[256]], 0]
  domain: Annotated[NvU32, 256]
  bus: Annotated[NvU16, 260]
  device: Annotated[NvU16, 262]
  gridBuildCsp: Annotated[NvU32, 264]
rpc_set_guest_system_info_ext_v25_1B = struct_rpc_set_guest_system_info_ext_v25_1B
rpc_set_guest_system_info_ext_v = struct_rpc_set_guest_system_info_ext_v25_1B
@record
class struct_rpc_alloc_root_v07_00:
  SIZE = 108
  hClient: Annotated[NvHandle, 0]
  processID: Annotated[NvU32, 4]
  processName: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[100]], 8]
NvHandle = Annotated[int, ctypes.c_uint32]
rpc_alloc_root_v07_00 = struct_rpc_alloc_root_v07_00
rpc_alloc_root_v = struct_rpc_alloc_root_v07_00
@record
class struct_rpc_alloc_memory_v13_01:
  SIZE = 56
  hClient: Annotated[NvHandle, 0]
  hDevice: Annotated[NvHandle, 4]
  hMemory: Annotated[NvHandle, 8]
  hClass: Annotated[NvU32, 12]
  flags: Annotated[NvU32, 16]
  pteAdjust: Annotated[NvU32, 20]
  format: Annotated[NvU32, 24]
  length: Annotated[NvU64, 32]
  pageCount: Annotated[NvU32, 40]
  pteDesc: Annotated[struct_pte_desc, 48]
@record
class struct_pte_desc:
  SIZE = 8
  idr: Annotated[NvU32, 0, 2, 0]
  reserved1: Annotated[NvU32, 0, 14, 2]
  length: Annotated[NvU32, 2, 16, 0]
  pte_pde: Annotated[Array[_anonunion1, Literal[0]], 8]
@record
class _anonunion1:
  SIZE = 8
  pte: Annotated[NvU64, 0]
  pde: Annotated[NvU64, 0]
rpc_alloc_memory_v13_01 = struct_rpc_alloc_memory_v13_01
rpc_alloc_memory_v = struct_rpc_alloc_memory_v13_01
@record
class struct_rpc_alloc_channel_dma_v1F_04:
  SIZE = 248
  hClient: Annotated[NvHandle, 0]
  hDevice: Annotated[NvHandle, 4]
  hChannel: Annotated[NvHandle, 8]
  hClass: Annotated[NvU32, 12]
  flags: Annotated[NvU32, 16]
  params: Annotated[NV_CHANNEL_ALLOC_PARAMS_v1F_04, 24]
  chid: Annotated[NvU32, 240]
@record
class struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04:
  SIZE = 216
  hObjectError: Annotated[NvHandle, 0]
  hObjectBuffer: Annotated[NvHandle, 4]
  gpFifoOffset: Annotated[NvU64, 8]
  gpFifoEntries: Annotated[NvU32, 16]
  flags: Annotated[NvU32, 20]
  hContextShare: Annotated[NvHandle, 24]
  hVASpace: Annotated[NvHandle, 28]
  hUserdMemory: Annotated[Array[NvHandle, Literal[1]], 32]
  userdOffset: Annotated[Array[NvU64, Literal[1]], 40]
  engineType: Annotated[NvU32, 48]
  hObjectEccError: Annotated[NvHandle, 52]
  instanceMem: Annotated[NV_MEMORY_DESC_PARAMS_v18_01, 56]
  ramfcMem: Annotated[NV_MEMORY_DESC_PARAMS_v18_01, 80]
  userdMem: Annotated[NV_MEMORY_DESC_PARAMS_v18_01, 104]
  mthdbufMem: Annotated[NV_MEMORY_DESC_PARAMS_v18_01, 128]
  hPhysChannelGroup: Annotated[NvHandle, 152]
  subDeviceId: Annotated[NvHandle, 156]
  internalFlags: Annotated[NvU32, 160]
  errorNotifierMem: Annotated[NV_MEMORY_DESC_PARAMS_v18_01, 168]
  eccErrorNotifierMem: Annotated[NV_MEMORY_DESC_PARAMS_v18_01, 192]
NV_CHANNEL_ALLOC_PARAMS_v1F_04 = struct_NV_CHANNEL_ALLOC_PARAMS_v1F_04
@record
class struct_NV_MEMORY_DESC_PARAMS_v18_01:
  SIZE = 24
  base: Annotated[NvU64, 0]
  size: Annotated[NvU64, 8]
  addressSpace: Annotated[NvU32, 16]
  cacheAttrib: Annotated[NvU32, 20]
NV_MEMORY_DESC_PARAMS_v18_01 = struct_NV_MEMORY_DESC_PARAMS_v18_01
rpc_alloc_channel_dma_v1F_04 = struct_rpc_alloc_channel_dma_v1F_04
rpc_alloc_channel_dma_v = struct_rpc_alloc_channel_dma_v1F_04
@record
class struct_rpc_alloc_object_v25_08:
  SIZE = 64
  hClient: Annotated[NvHandle, 0]
  hParent: Annotated[NvHandle, 4]
  hObject: Annotated[NvHandle, 8]
  hClass: Annotated[NvU32, 12]
  param_len: Annotated[NvU32, 16]
  params: Annotated[alloc_object_params_v25_08, 24]
@record
class union_alloc_object_params_v25_08:
  SIZE = 40
  param_NV50_TESLA: Annotated[alloc_object_NV50_TESLA_v03_00, 0]
  param_GT212_DMA_COPY: Annotated[alloc_object_GT212_DMA_COPY_v03_00, 0]
  param_GF100_DISP_SW: Annotated[alloc_object_GF100_DISP_SW_v03_00, 0]
  param_KEPLER_CHANNEL_GROUP_A: Annotated[alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08, 0]
  param_FERMI_CONTEXT_SHARE_A: Annotated[alloc_object_FERMI_CONTEXT_SHARE_A_v04_00, 0]
  param_NVD0B7_VIDEO_ENCODER: Annotated[alloc_object_NVD0B7_VIDEO_ENCODER_v03_00, 0]
  param_FERMI_VASPACE_A: Annotated[alloc_object_FERMI_VASPACE_A_v03_00, 0]
  param_NVB0B0_VIDEO_DECODER: Annotated[alloc_object_NVB0B0_VIDEO_DECODER_v03_00, 0]
  param_NV83DE_ALLOC_PARAMETERS: Annotated[alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00, 0]
  param_NVENC_SW_SESSION: Annotated[alloc_object_NVENC_SW_SESSION_v06_01, 0]
  param_NVC4B0_VIDEO_DECODER: Annotated[alloc_object_NVC4B0_VIDEO_DECODER_v12_02, 0]
  param_NVFBC_SW_SESSION: Annotated[alloc_object_NVFBC_SW_SESSION_v12_04, 0]
  param_NV_NVJPG_ALLOCATION_PARAMETERS: Annotated[alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02, 0]
  param_NV503B_ALLOC_PARAMETERS: Annotated[alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02, 0]
  param_NVC637_ALLOCATION_PARAMETERS: Annotated[alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00, 0]
  param_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS: Annotated[alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03, 0]
  param_NVC638_ALLOCATION_PARAMETERS: Annotated[alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06, 0]
  param_NV503C_ALLOC_PARAMETERS: Annotated[alloc_object_NV503C_ALLOC_PARAMETERS_v18_15, 0]
  param_NVC670_ALLOCATION_PARAMETERS: Annotated[alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01, 0]
  param_NVB1CC_ALLOC_PARAMETERS: Annotated[alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03, 0]
  param_NVB2CC_ALLOC_PARAMETERS: Annotated[alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03, 0]
  param_NV_GR_ALLOCATION_PARAMETERS: Annotated[NV_GR_ALLOCATION_PARAMETERS_v1A_17, 0]
  param_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS: Annotated[alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B, 0]
  param_NV00F8_ALLOCATION_PARAMETERS: Annotated[alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C, 0]
  param_NVC9FA_VIDEO_OFA: Annotated[alloc_object_NVC9FA_VIDEO_OFA_v1F_00, 0]
  param_NV2081_ALLOC_PARAMETERS: Annotated[alloc_object_NV2081_ALLOC_PARAMETERS_v25_08, 0]
alloc_object_params_v25_08 = union_alloc_object_params_v25_08
@record
class struct_alloc_object_NV50_TESLA_v03_00:
  SIZE = 16
  version: Annotated[NvU32, 0]
  flags: Annotated[NvU32, 4]
  size: Annotated[NvU32, 8]
  caps: Annotated[NvU32, 12]
alloc_object_NV50_TESLA_v03_00 = struct_alloc_object_NV50_TESLA_v03_00
@record
class struct_alloc_object_GT212_DMA_COPY_v03_00:
  SIZE = 8
  version: Annotated[NvU32, 0]
  engineInstance: Annotated[NvU32, 4]
alloc_object_GT212_DMA_COPY_v03_00 = struct_alloc_object_GT212_DMA_COPY_v03_00
@record
class struct_alloc_object_GF100_DISP_SW_v03_00:
  SIZE = 32
  _reserved1: Annotated[NvU32, 0]
  _reserved2: Annotated[NvU64, 8]
  logicalHeadId: Annotated[NvU32, 16]
  displayMask: Annotated[NvU32, 20]
  caps: Annotated[NvU32, 24]
alloc_object_GF100_DISP_SW_v03_00 = struct_alloc_object_GF100_DISP_SW_v03_00
@record
class struct_alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08:
  SIZE = 12
  hObjectError: Annotated[NvU32, 0]
  hVASpace: Annotated[NvU32, 4]
  engineType: Annotated[NvU32, 8]
alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08 = struct_alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08
@record
class struct_alloc_object_FERMI_CONTEXT_SHARE_A_v04_00:
  SIZE = 12
  hVASpace: Annotated[NvU32, 0]
  flags: Annotated[NvU32, 4]
  subctxId: Annotated[NvU32, 8]
alloc_object_FERMI_CONTEXT_SHARE_A_v04_00 = struct_alloc_object_FERMI_CONTEXT_SHARE_A_v04_00
@record
class struct_alloc_object_NVD0B7_VIDEO_ENCODER_v03_00:
  SIZE = 12
  size: Annotated[NvU32, 0]
  prohibitMultipleInstances: Annotated[NvU32, 4]
  engineInstance: Annotated[NvU32, 8]
alloc_object_NVD0B7_VIDEO_ENCODER_v03_00 = struct_alloc_object_NVD0B7_VIDEO_ENCODER_v03_00
@record
class struct_alloc_object_FERMI_VASPACE_A_v03_00:
  SIZE = 32
  index: Annotated[NvU32, 0]
  flags: Annotated[NvU32, 4]
  vaSize: Annotated[NvU64, 8]
  bigPageSize: Annotated[NvU32, 16]
  vaBase: Annotated[NvU64, 24]
alloc_object_FERMI_VASPACE_A_v03_00 = struct_alloc_object_FERMI_VASPACE_A_v03_00
@record
class struct_alloc_object_NVB0B0_VIDEO_DECODER_v03_00:
  SIZE = 8
  size: Annotated[NvU32, 0]
  prohibitMultipleInstances: Annotated[NvU32, 4]
alloc_object_NVB0B0_VIDEO_DECODER_v03_00 = struct_alloc_object_NVB0B0_VIDEO_DECODER_v03_00
@record
class struct_alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00:
  SIZE = 12
  hDebuggerClient: Annotated[NvHandle, 0]
  hAppClient: Annotated[NvHandle, 4]
  hClass3dObject: Annotated[NvHandle, 8]
alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00 = struct_alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00
@record
class struct_alloc_object_NVENC_SW_SESSION_v06_01:
  SIZE = 12
  codecType: Annotated[NvU32, 0]
  hResolution: Annotated[NvU32, 4]
  vResolution: Annotated[NvU32, 8]
alloc_object_NVENC_SW_SESSION_v06_01 = struct_alloc_object_NVENC_SW_SESSION_v06_01
@record
class struct_alloc_object_NVC4B0_VIDEO_DECODER_v12_02:
  SIZE = 12
  size: Annotated[NvU32, 0]
  prohibitMultipleInstances: Annotated[NvU32, 4]
  engineInstance: Annotated[NvU32, 8]
alloc_object_NVC4B0_VIDEO_DECODER_v12_02 = struct_alloc_object_NVC4B0_VIDEO_DECODER_v12_02
@record
class struct_alloc_object_NVFBC_SW_SESSION_v12_04:
  SIZE = 20
  displayOrdinal: Annotated[NvU32, 0]
  sessionType: Annotated[NvU32, 4]
  sessionFlags: Annotated[NvU32, 8]
  hMaxResolution: Annotated[NvU32, 12]
  vMaxResolution: Annotated[NvU32, 16]
alloc_object_NVFBC_SW_SESSION_v12_04 = struct_alloc_object_NVFBC_SW_SESSION_v12_04
@record
class struct_alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02:
  SIZE = 12
  size: Annotated[NvU32, 0]
  prohibitMultipleInstances: Annotated[NvU32, 4]
  engineInstance: Annotated[NvU32, 8]
alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02 = struct_alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02
@record
class struct_alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02:
  SIZE = 32
  hSubDevice: Annotated[NvHandle, 0]
  hPeerSubDevice: Annotated[NvHandle, 4]
  subDevicePeerIdMask: Annotated[NvU32, 8]
  peerSubDevicePeerIdMask: Annotated[NvU32, 12]
  mailboxBar1Addr: Annotated[NvU64, 16]
  mailboxTotalSize: Annotated[NvU32, 24]
  flags: Annotated[NvU32, 28]
alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02 = struct_alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02
@record
class struct_alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00:
  SIZE = 4
  swizzId: Annotated[NvU32, 0]
alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00 = struct_alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00
@record
class struct_alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03:
  SIZE = 24
  offset: Annotated[NvU64, 0]
  limit: Annotated[NvU64, 8]
  hVASpace: Annotated[NvHandle, 16]
alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03 = struct_alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03
@record
class struct_alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06:
  SIZE = 4
  execPartitionId: Annotated[NvU32, 0]
alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06 = struct_alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06
@record
class struct_alloc_object_NV503C_ALLOC_PARAMETERS_v18_15:
  SIZE = 16
  flags: Annotated[NvU32, 0]
  p2pToken: Annotated[NvU64, 8]
alloc_object_NV503C_ALLOC_PARAMETERS_v18_15 = struct_alloc_object_NV503C_ALLOC_PARAMETERS_v18_15
@record
class struct_alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01:
  SIZE = 12
  numHeads: Annotated[NvU32, 0]
  numSors: Annotated[NvU32, 4]
  numDsis: Annotated[NvU32, 8]
alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01 = struct_alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01
@record
class struct_alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03:
  SIZE = 4
  hSubDevice: Annotated[NvHandle, 0]
alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03 = struct_alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03
@record
class struct_alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03:
  SIZE = 8
  hClientTarget: Annotated[NvHandle, 0]
  hContextTarget: Annotated[NvHandle, 4]
alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03 = struct_alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03
@record
class struct_NV_GR_ALLOCATION_PARAMETERS_v1A_17:
  SIZE = 16
  version: Annotated[NvU32, 0]
  flags: Annotated[NvU32, 4]
  size: Annotated[NvU32, 8]
  caps: Annotated[NvU32, 12]
NV_GR_ALLOCATION_PARAMETERS_v1A_17 = struct_NV_GR_ALLOCATION_PARAMETERS_v1A_17
@record
class struct_alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B:
  SIZE = 8
  hClient: Annotated[NvHandle, 0]
  hChannel: Annotated[NvHandle, 4]
alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B = struct_alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B
@record
class struct_alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C:
  SIZE = 40
  alignment: Annotated[NvU64, 0]
  allocSize: Annotated[NvU64, 8]
  pageSize: Annotated[NvU32, 16]
  allocFlags: Annotated[NvU32, 20]
  map: Annotated[NV00F8_ALLOCATION_PARAMETERS_MAP_STRUCT_v1E_0C, 24]
alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C = struct_alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C
@record
class struct_NV00F8_ALLOCATION_PARAMETERS_MAP_STRUCT_v1E_0C:
  SIZE = 16
  offset: Annotated[NvU64, 0]
  hVidMem: Annotated[NvHandle, 8]
  flags: Annotated[NvU32, 12]
NV00F8_ALLOCATION_PARAMETERS_MAP_STRUCT_v1E_0C = struct_NV00F8_ALLOCATION_PARAMETERS_MAP_STRUCT_v1E_0C
@record
class struct_alloc_object_NVC9FA_VIDEO_OFA_v1F_00:
  SIZE = 8
  size: Annotated[NvU32, 0]
  prohibitMultipleInstances: Annotated[NvU32, 4]
alloc_object_NVC9FA_VIDEO_OFA_v1F_00 = struct_alloc_object_NVC9FA_VIDEO_OFA_v1F_00
@record
class struct_alloc_object_NV2081_ALLOC_PARAMETERS_v25_08:
  SIZE = 4
  reserved: Annotated[NvU32, 0]
alloc_object_NV2081_ALLOC_PARAMETERS_v25_08 = struct_alloc_object_NV2081_ALLOC_PARAMETERS_v25_08
rpc_alloc_object_v25_08 = struct_rpc_alloc_object_v25_08
@record
class struct_rpc_alloc_object_v26_00:
  SIZE = 80
  hClient: Annotated[NvHandle, 0]
  hParent: Annotated[NvHandle, 4]
  hObject: Annotated[NvHandle, 8]
  hClass: Annotated[NvU32, 12]
  param_len: Annotated[NvU32, 16]
  params: Annotated[alloc_object_params_v26_00, 24]
@record
class union_alloc_object_params_v26_00:
  SIZE = 56
  param_NV50_TESLA: Annotated[alloc_object_NV50_TESLA_v03_00, 0]
  param_GT212_DMA_COPY: Annotated[alloc_object_GT212_DMA_COPY_v03_00, 0]
  param_GF100_DISP_SW: Annotated[alloc_object_GF100_DISP_SW_v03_00, 0]
  param_KEPLER_CHANNEL_GROUP_A: Annotated[alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08, 0]
  param_FERMI_CONTEXT_SHARE_A: Annotated[alloc_object_FERMI_CONTEXT_SHARE_A_v04_00, 0]
  param_NVD0B7_VIDEO_ENCODER: Annotated[alloc_object_NVD0B7_VIDEO_ENCODER_v03_00, 0]
  param_FERMI_VASPACE_A: Annotated[alloc_object_FERMI_VASPACE_A_v03_00, 0]
  param_NVB0B0_VIDEO_DECODER: Annotated[alloc_object_NVB0B0_VIDEO_DECODER_v03_00, 0]
  param_NV83DE_ALLOC_PARAMETERS: Annotated[alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00, 0]
  param_NVENC_SW_SESSION: Annotated[alloc_object_NVENC_SW_SESSION_v06_01, 0]
  param_NVC4B0_VIDEO_DECODER: Annotated[alloc_object_NVC4B0_VIDEO_DECODER_v12_02, 0]
  param_NVFBC_SW_SESSION: Annotated[alloc_object_NVFBC_SW_SESSION_v12_04, 0]
  param_NV_NVJPG_ALLOCATION_PARAMETERS: Annotated[alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02, 0]
  param_NV503B_ALLOC_PARAMETERS: Annotated[alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02, 0]
  param_NVC637_ALLOCATION_PARAMETERS: Annotated[alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00, 0]
  param_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS: Annotated[alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03, 0]
  param_NVC638_ALLOCATION_PARAMETERS: Annotated[alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06, 0]
  param_NV503C_ALLOC_PARAMETERS: Annotated[alloc_object_NV503C_ALLOC_PARAMETERS_v18_15, 0]
  param_NVC670_ALLOCATION_PARAMETERS: Annotated[alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01, 0]
  param_NVB1CC_ALLOC_PARAMETERS: Annotated[alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03, 0]
  param_NVB2CC_ALLOC_PARAMETERS: Annotated[alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03, 0]
  param_NV_GR_ALLOCATION_PARAMETERS: Annotated[NV_GR_ALLOCATION_PARAMETERS_v1A_17, 0]
  param_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS: Annotated[alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B, 0]
  param_NV00F8_ALLOCATION_PARAMETERS: Annotated[alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C, 0]
  param_NVC9FA_VIDEO_OFA: Annotated[alloc_object_NVC9FA_VIDEO_OFA_v1F_00, 0]
  param_NV2081_ALLOC_PARAMETERS: Annotated[alloc_object_NV2081_ALLOC_PARAMETERS_v25_08, 0]
  param_padding: Annotated[Array[NvU8, Literal[56]], 0]
alloc_object_params_v26_00 = union_alloc_object_params_v26_00
rpc_alloc_object_v26_00 = struct_rpc_alloc_object_v26_00
@record
class struct_rpc_alloc_object_v27_00:
  SIZE = 80
  hClient: Annotated[NvHandle, 0]
  hParent: Annotated[NvHandle, 4]
  hObject: Annotated[NvHandle, 8]
  hClass: Annotated[NvU32, 12]
  param_len: Annotated[NvU32, 16]
  params: Annotated[alloc_object_params_v27_00, 24]
@record
class union_alloc_object_params_v27_00:
  SIZE = 56
  param_NV50_TESLA: Annotated[alloc_object_NV50_TESLA_v03_00, 0]
  param_GT212_DMA_COPY: Annotated[alloc_object_GT212_DMA_COPY_v03_00, 0]
  param_GF100_DISP_SW: Annotated[alloc_object_GF100_DISP_SW_v03_00, 0]
  param_KEPLER_CHANNEL_GROUP_A: Annotated[alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08, 0]
  param_FERMI_CONTEXT_SHARE_A: Annotated[alloc_object_FERMI_CONTEXT_SHARE_A_v04_00, 0]
  param_NVD0B7_VIDEO_ENCODER: Annotated[alloc_object_NVD0B7_VIDEO_ENCODER_v03_00, 0]
  param_FERMI_VASPACE_A: Annotated[alloc_object_FERMI_VASPACE_A_v03_00, 0]
  param_NVB0B0_VIDEO_DECODER: Annotated[alloc_object_NVB0B0_VIDEO_DECODER_v03_00, 0]
  param_NV83DE_ALLOC_PARAMETERS: Annotated[alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00, 0]
  param_NVENC_SW_SESSION: Annotated[alloc_object_NVENC_SW_SESSION_v06_01, 0]
  param_NVC4B0_VIDEO_DECODER: Annotated[alloc_object_NVC4B0_VIDEO_DECODER_v12_02, 0]
  param_NVFBC_SW_SESSION: Annotated[alloc_object_NVFBC_SW_SESSION_v12_04, 0]
  param_NV_NVJPG_ALLOCATION_PARAMETERS: Annotated[alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02, 0]
  param_NV503B_ALLOC_PARAMETERS: Annotated[alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02, 0]
  param_NVC637_ALLOCATION_PARAMETERS: Annotated[alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00, 0]
  param_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS: Annotated[alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03, 0]
  param_NVC638_ALLOCATION_PARAMETERS: Annotated[alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06, 0]
  param_NV503C_ALLOC_PARAMETERS: Annotated[alloc_object_NV503C_ALLOC_PARAMETERS_v18_15, 0]
  param_NVC670_ALLOCATION_PARAMETERS: Annotated[alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01, 0]
  param_NVB1CC_ALLOC_PARAMETERS: Annotated[alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03, 0]
  param_NVB2CC_ALLOC_PARAMETERS: Annotated[alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03, 0]
  param_NV_GR_ALLOCATION_PARAMETERS: Annotated[NV_GR_ALLOCATION_PARAMETERS_v1A_17, 0]
  param_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS: Annotated[alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B, 0]
  param_NV00F8_ALLOCATION_PARAMETERS: Annotated[alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C, 0]
  param_NVC9FA_VIDEO_OFA: Annotated[alloc_object_NVC9FA_VIDEO_OFA_v1F_00, 0]
  param_NV2081_ALLOC_PARAMETERS: Annotated[alloc_object_NV2081_ALLOC_PARAMETERS_v25_08, 0]
  param_padding: Annotated[Array[NvU8, Literal[56]], 0]
alloc_object_params_v27_00 = union_alloc_object_params_v27_00
rpc_alloc_object_v27_00 = struct_rpc_alloc_object_v27_00
@record
class struct_rpc_alloc_object_v29_06:
  SIZE = 80
  hClient: Annotated[NvHandle, 0]
  hParent: Annotated[NvHandle, 4]
  hObject: Annotated[NvHandle, 8]
  hClass: Annotated[NvU32, 12]
  param_len: Annotated[NvU32, 16]
  params: Annotated[alloc_object_params_v29_06, 24]
@record
class union_alloc_object_params_v29_06:
  SIZE = 56
  param_NV50_TESLA: Annotated[alloc_object_NV50_TESLA_v03_00, 0]
  param_GT212_DMA_COPY: Annotated[alloc_object_GT212_DMA_COPY_v03_00, 0]
  param_GF100_DISP_SW: Annotated[alloc_object_GF100_DISP_SW_v03_00, 0]
  param_KEPLER_CHANNEL_GROUP_A: Annotated[alloc_object_KEPLER_CHANNEL_GROUP_A_v12_08, 0]
  param_FERMI_CONTEXT_SHARE_A: Annotated[alloc_object_FERMI_CONTEXT_SHARE_A_v04_00, 0]
  param_NVD0B7_VIDEO_ENCODER: Annotated[alloc_object_NVD0B7_VIDEO_ENCODER_v03_00, 0]
  param_FERMI_VASPACE_A: Annotated[alloc_object_FERMI_VASPACE_A_v03_00, 0]
  param_NVB0B0_VIDEO_DECODER: Annotated[alloc_object_NVB0B0_VIDEO_DECODER_v03_00, 0]
  param_NV83DE_ALLOC_PARAMETERS: Annotated[alloc_object_NV83DE_ALLOC_PARAMETERS_v03_00, 0]
  param_NVENC_SW_SESSION: Annotated[alloc_object_NVENC_SW_SESSION_v06_01, 0]
  param_NVC4B0_VIDEO_DECODER: Annotated[alloc_object_NVC4B0_VIDEO_DECODER_v12_02, 0]
  param_NVFBC_SW_SESSION: Annotated[alloc_object_NVFBC_SW_SESSION_v12_04, 0]
  param_NV_NVJPG_ALLOCATION_PARAMETERS: Annotated[alloc_object_NV_NVJPG_ALLOCATION_PARAMETERS_v20_02, 0]
  param_NV503B_ALLOC_PARAMETERS: Annotated[alloc_object_NV503B_ALLOC_PARAMETERS_v1D_02, 0]
  param_NVC637_ALLOCATION_PARAMETERS: Annotated[alloc_object_NVC637_ALLOCATION_PARAMETERS_v13_00, 0]
  param_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS: Annotated[alloc_object_NV_MEMORY_VIRTUAL_ALLOCATION_PARAMS_v13_03, 0]
  param_NVC638_ALLOCATION_PARAMETERS: Annotated[alloc_object_NVC638_ALLOCATION_PARAMETERS_v18_06, 0]
  param_NV503C_ALLOC_PARAMETERS: Annotated[alloc_object_NV503C_ALLOC_PARAMETERS_v18_15, 0]
  param_NVC670_ALLOCATION_PARAMETERS: Annotated[alloc_object_NVC670_ALLOCATION_PARAMETERS_v1A_01, 0]
  param_NVB1CC_ALLOC_PARAMETERS: Annotated[alloc_object_NVB1CC_ALLOC_PARAMETERS_v1A_03, 0]
  param_NVB2CC_ALLOC_PARAMETERS: Annotated[alloc_object_NVB2CC_ALLOC_PARAMETERS_v1A_03, 0]
  param_NV_GR_ALLOCATION_PARAMETERS: Annotated[NV_GR_ALLOCATION_PARAMETERS_v1A_17, 0]
  param_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS: Annotated[alloc_object_NV_UVM_CHANNEL_RETAINER_ALLOC_PARAMS_v1A_1B, 0]
  param_NV00F8_ALLOCATION_PARAMETERS: Annotated[alloc_object_NV00F8_ALLOCATION_PARAMETERS_v1E_0C, 0]
  param_NVC9FA_VIDEO_OFA: Annotated[alloc_object_NVC9FA_VIDEO_OFA_v29_06, 0]
  param_NV2081_ALLOC_PARAMETERS: Annotated[alloc_object_NV2081_ALLOC_PARAMETERS_v25_08, 0]
  param_padding: Annotated[Array[NvU8, Literal[56]], 0]
alloc_object_params_v29_06 = union_alloc_object_params_v29_06
@record
class struct_alloc_object_NVC9FA_VIDEO_OFA_v29_06:
  SIZE = 12
  size: Annotated[NvU32, 0]
  prohibitMultipleInstances: Annotated[NvU32, 4]
  engineInstance: Annotated[NvU32, 8]
alloc_object_NVC9FA_VIDEO_OFA_v29_06 = struct_alloc_object_NVC9FA_VIDEO_OFA_v29_06
rpc_alloc_object_v29_06 = struct_rpc_alloc_object_v29_06
rpc_alloc_object_v = struct_rpc_alloc_object_v29_06
@record
class struct_rpc_free_v03_00:
  SIZE = 16
  params: Annotated[NVOS00_PARAMETERS_v03_00, 0]
@record
class struct_NVOS00_PARAMETERS_v03_00:
  SIZE = 16
  hRoot: Annotated[NvHandle, 0]
  hObjectParent: Annotated[NvHandle, 4]
  hObjectOld: Annotated[NvHandle, 8]
  status: Annotated[NvV32, 12]
NVOS00_PARAMETERS_v03_00 = struct_NVOS00_PARAMETERS_v03_00
NvV32 = Annotated[int, ctypes.c_uint32]
rpc_free_v03_00 = struct_rpc_free_v03_00
rpc_free_v = struct_rpc_free_v03_00
@record
class struct_rpc_log_v03_00:
  SIZE = 8
  level: Annotated[NvU32, 0]
  log_len: Annotated[NvU32, 4]
  log_msg: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[0]], 8]
rpc_log_v03_00 = struct_rpc_log_v03_00
rpc_log_v = struct_rpc_log_v03_00
@record
class struct_rpc_map_memory_dma_v03_00:
  SIZE = 56
  params: Annotated[NVOS46_PARAMETERS_v03_00, 0]
@record
class struct_NVOS46_PARAMETERS_v03_00:
  SIZE = 56
  hClient: Annotated[NvHandle, 0]
  hDevice: Annotated[NvHandle, 4]
  hDma: Annotated[NvHandle, 8]
  hMemory: Annotated[NvHandle, 12]
  offset: Annotated[NvU64, 16]
  length: Annotated[NvU64, 24]
  flags: Annotated[NvV32, 32]
  dmaOffset: Annotated[NvU64, 40]
  status: Annotated[NvV32, 48]
NVOS46_PARAMETERS_v03_00 = struct_NVOS46_PARAMETERS_v03_00
rpc_map_memory_dma_v03_00 = struct_rpc_map_memory_dma_v03_00
rpc_map_memory_dma_v = struct_rpc_map_memory_dma_v03_00
@record
class struct_rpc_unmap_memory_dma_v03_00:
  SIZE = 40
  params: Annotated[NVOS47_PARAMETERS_v03_00, 0]
@record
class struct_NVOS47_PARAMETERS_v03_00:
  SIZE = 40
  hClient: Annotated[NvHandle, 0]
  hDevice: Annotated[NvHandle, 4]
  hDma: Annotated[NvHandle, 8]
  hMemory: Annotated[NvHandle, 12]
  flags: Annotated[NvV32, 16]
  dmaOffset: Annotated[NvU64, 24]
  status: Annotated[NvV32, 32]
NVOS47_PARAMETERS_v03_00 = struct_NVOS47_PARAMETERS_v03_00
rpc_unmap_memory_dma_v03_00 = struct_rpc_unmap_memory_dma_v03_00
rpc_unmap_memory_dma_v = struct_rpc_unmap_memory_dma_v03_00
@record
class struct_rpc_alloc_subdevice_v08_01:
  SIZE = 40
  subDeviceInst: Annotated[NvU32, 0]
  params: Annotated[NVOS21_PARAMETERS_v03_00, 8]
@record
class struct_NVOS21_PARAMETERS_v03_00:
  SIZE = 32
  hRoot: Annotated[NvHandle, 0]
  hObjectParent: Annotated[NvHandle, 4]
  hObjectNew: Annotated[NvHandle, 8]
  hClass: Annotated[NvV32, 12]
  pAllocParms: Annotated[NvP64, 16]
  status: Annotated[NvV32, 24]
NVOS21_PARAMETERS_v03_00 = struct_NVOS21_PARAMETERS_v03_00
NvP64 = POINTER(None)
rpc_alloc_subdevice_v08_01 = struct_rpc_alloc_subdevice_v08_01
rpc_alloc_subdevice_v = struct_rpc_alloc_subdevice_v08_01
@record
class struct_rpc_dup_object_v03_00:
  SIZE = 28
  params: Annotated[NVOS55_PARAMETERS_v03_00, 0]
@record
class struct_NVOS55_PARAMETERS_v03_00:
  SIZE = 28
  hClient: Annotated[NvHandle, 0]
  hParent: Annotated[NvHandle, 4]
  hObject: Annotated[NvHandle, 8]
  hClientSrc: Annotated[NvHandle, 12]
  hObjectSrc: Annotated[NvHandle, 16]
  flags: Annotated[NvU32, 20]
  status: Annotated[NvU32, 24]
NVOS55_PARAMETERS_v03_00 = struct_NVOS55_PARAMETERS_v03_00
rpc_dup_object_v03_00 = struct_rpc_dup_object_v03_00
rpc_dup_object_v = struct_rpc_dup_object_v03_00
@record
class struct_rpc_idle_channels_v03_00:
  SIZE = 12
  flags: Annotated[NvU32, 0]
  timeout: Annotated[NvU32, 4]
  nchannels: Annotated[NvU32, 8]
  channel_list: Annotated[Array[idle_channel_list_v03_00, Literal[0]], 12]
@record
class struct_idle_channel_list_v03_00:
  SIZE = 12
  phClient: Annotated[NvU32, 0]
  phDevice: Annotated[NvU32, 4]
  phChannel: Annotated[NvU32, 8]
idle_channel_list_v03_00 = struct_idle_channel_list_v03_00
rpc_idle_channels_v03_00 = struct_rpc_idle_channels_v03_00
rpc_idle_channels_v = struct_rpc_idle_channels_v03_00
@record
class struct_rpc_alloc_event_v03_00:
  SIZE = 28
  hClient: Annotated[NvHandle, 0]
  hParentClient: Annotated[NvHandle, 4]
  hChannel: Annotated[NvHandle, 8]
  hObject: Annotated[NvHandle, 12]
  hEvent: Annotated[NvHandle, 16]
  hClass: Annotated[NvU32, 20]
  notifyIndex: Annotated[NvU32, 24]
rpc_alloc_event_v03_00 = struct_rpc_alloc_event_v03_00
rpc_alloc_event_v = struct_rpc_alloc_event_v03_00
@record
class struct_rpc_rm_api_control_v25_0D:
  SIZE = 40
  params: Annotated[NVOS54_PARAMETERS_v03_00, 0]
  rm_api_params: Annotated[NvP64, 32]
@record
class struct_NVOS54_PARAMETERS_v03_00:
  SIZE = 32
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  cmd: Annotated[NvRmctrlCmd, 8]
  params: Annotated[NvP64, 16]
  paramsSize: Annotated[NvU32, 24]
  status: Annotated[NvV32, 28]
NVOS54_PARAMETERS_v03_00 = struct_NVOS54_PARAMETERS_v03_00
NvRmctrlCmd = Annotated[int, ctypes.c_uint32]
rpc_rm_api_control_v25_0D = struct_rpc_rm_api_control_v25_0D
@record
class struct_rpc_rm_api_control_v25_0F:
  SIZE = 40
  params: Annotated[NVOS54_PARAMETERS_v03_00, 0]
  rm_api_params: Annotated[NvP64, 32]
rpc_rm_api_control_v25_0F = struct_rpc_rm_api_control_v25_0F
@record
class struct_rpc_rm_api_control_v25_10:
  SIZE = 40
  params: Annotated[NVOS54_PARAMETERS_v03_00, 0]
  rm_api_params: Annotated[NvP64, 32]
rpc_rm_api_control_v25_10 = struct_rpc_rm_api_control_v25_10
@record
class struct_rpc_rm_api_control_v25_14:
  SIZE = 40
  params: Annotated[NVOS54_PARAMETERS_v03_00, 0]
  rm_api_params: Annotated[NvP64, 32]
rpc_rm_api_control_v25_14 = struct_rpc_rm_api_control_v25_14
@record
class struct_rpc_rm_api_control_v25_15:
  SIZE = 40
  params: Annotated[NVOS54_PARAMETERS_v03_00, 0]
  rm_api_params: Annotated[NvP64, 32]
rpc_rm_api_control_v25_15 = struct_rpc_rm_api_control_v25_15
@record
class struct_rpc_rm_api_control_v25_16:
  SIZE = 40
  params: Annotated[NVOS54_PARAMETERS_v03_00, 0]
  rm_api_params: Annotated[NvP64, 32]
rpc_rm_api_control_v25_16 = struct_rpc_rm_api_control_v25_16
@record
class struct_rpc_rm_api_control_v25_17:
  SIZE = 40
  params: Annotated[NVOS54_PARAMETERS_v03_00, 0]
  rm_api_params: Annotated[NvP64, 32]
rpc_rm_api_control_v25_17 = struct_rpc_rm_api_control_v25_17
@record
class struct_rpc_rm_api_control_v25_18:
  SIZE = 40
  params: Annotated[NVOS54_PARAMETERS_v03_00, 0]
  rm_api_params: Annotated[NvP64, 32]
rpc_rm_api_control_v25_18 = struct_rpc_rm_api_control_v25_18
@record
class struct_rpc_rm_api_control_v25_19:
  SIZE = 40
  params: Annotated[NVOS54_PARAMETERS_v03_00, 0]
  rm_api_params: Annotated[NvP64, 32]
rpc_rm_api_control_v25_19 = struct_rpc_rm_api_control_v25_19
@record
class struct_rpc_rm_api_control_v25_1A:
  SIZE = 40
  params: Annotated[NVOS54_PARAMETERS_v03_00, 0]
  rm_api_params: Annotated[NvP64, 32]
rpc_rm_api_control_v25_1A = struct_rpc_rm_api_control_v25_1A
@record
class struct_rpc_rm_api_control_v27_03:
  SIZE = 40
  params: Annotated[NVOS54_PARAMETERS_v03_00, 0]
  rm_api_params: Annotated[NvP64, 32]
rpc_rm_api_control_v27_03 = struct_rpc_rm_api_control_v27_03
@record
class struct_rpc_rm_api_control_v29_04:
  SIZE = 40
  params: Annotated[NVOS54_PARAMETERS_v03_00, 0]
  rm_api_params: Annotated[NvP64, 32]
rpc_rm_api_control_v29_04 = struct_rpc_rm_api_control_v29_04
@record
class struct_rpc_rm_api_control_v29_09:
  SIZE = 40
  params: Annotated[NVOS54_PARAMETERS_v03_00, 0]
  rm_api_params: Annotated[NvP64, 32]
rpc_rm_api_control_v29_09 = struct_rpc_rm_api_control_v29_09
rpc_rm_api_control_v = struct_rpc_rm_api_control_v29_09
@record
class struct_rpc_alloc_share_device_v03_00:
  SIZE = 64
  hClient: Annotated[NvHandle, 0]
  hDevice: Annotated[NvHandle, 4]
  hClass: Annotated[NvU32, 8]
  params: Annotated[NV_DEVICE_ALLOCATION_PARAMETERS_v03_00, 16]
@record
class struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00:
  SIZE = 48
  szName: Annotated[NvP64, 0]
  hClientShare: Annotated[NvHandle, 8]
  hTargetClient: Annotated[NvHandle, 12]
  hTargetDevice: Annotated[NvHandle, 16]
  flags: Annotated[NvV32, 20]
  vaSpaceSize: Annotated[NvU64, 24]
  vaMode: Annotated[NvV32, 32]
  vaBase: Annotated[NvU64, 40]
NV_DEVICE_ALLOCATION_PARAMETERS_v03_00 = struct_NV_DEVICE_ALLOCATION_PARAMETERS_v03_00
rpc_alloc_share_device_v03_00 = struct_rpc_alloc_share_device_v03_00
rpc_alloc_share_device_v = struct_rpc_alloc_share_device_v03_00
@record
class struct_rpc_get_engine_utilization_v1F_0E:
  SIZE = 4048
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  cmd: Annotated[NvU32, 8]
  params: Annotated[vgpuGetEngineUtilization_data_v1F_0E, 16]
@record
class union_vgpuGetEngineUtilization_data_v1F_0E:
  SIZE = 4032
  vidPerfmonSample: Annotated[NV2080_CTRL_PERF_GET_VID_ENG_PERFMON_SAMPLE_PARAMS_v05_00, 0]
  getAccountingState: Annotated[NV0000_CTRL_GPUACCT_GET_ACCOUNTING_STATE_PARAMS_v09_0C, 0]
  setAccountingState: Annotated[NV0000_CTRL_GPUACCT_SET_ACCOUNTING_STATE_PARAMS_v09_0C, 0]
  getAccountingPidList: Annotated[NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C, 0]
  procAccountingInfo: Annotated[NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C, 0]
  clearAccountingInfo: Annotated[NV0000_CTRL_GPUACCT_CLEAR_ACCOUNTING_DATA_PARAMS_v09_0C, 0]
  gpumonPerfmonsampleV2: Annotated[Array[NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E, Literal[72]], 0]
vgpuGetEngineUtilization_data_v1F_0E = union_vgpuGetEngineUtilization_data_v1F_0E
@record
class struct_NV2080_CTRL_PERF_GET_VID_ENG_PERFMON_SAMPLE_PARAMS_v05_00:
  SIZE = 12
  engineType: Annotated[NV2080_CTRL_CMD_PERF_VID_ENG, 0]
  clkPercentBusy: Annotated[NvU32, 4]
  samplingPeriodUs: Annotated[NvU32, 8]
NV2080_CTRL_PERF_GET_VID_ENG_PERFMON_SAMPLE_PARAMS_v05_00 = struct_NV2080_CTRL_PERF_GET_VID_ENG_PERFMON_SAMPLE_PARAMS_v05_00
enum_NV2080_CTRL_CMD_PERF_VID_ENG = CEnum(Annotated[int, ctypes.c_uint32])
NV2080_CTRL_CMD_PERF_VID_ENG_NVENC = enum_NV2080_CTRL_CMD_PERF_VID_ENG.define('NV2080_CTRL_CMD_PERF_VID_ENG_NVENC', 1)
NV2080_CTRL_CMD_PERF_VID_ENG_NVDEC = enum_NV2080_CTRL_CMD_PERF_VID_ENG.define('NV2080_CTRL_CMD_PERF_VID_ENG_NVDEC', 2)
NV2080_CTRL_CMD_PERF_VID_ENG_NVJPG = enum_NV2080_CTRL_CMD_PERF_VID_ENG.define('NV2080_CTRL_CMD_PERF_VID_ENG_NVJPG', 3)
NV2080_CTRL_CMD_PERF_VID_ENG_NVOFA = enum_NV2080_CTRL_CMD_PERF_VID_ENG.define('NV2080_CTRL_CMD_PERF_VID_ENG_NVOFA', 4)

NV2080_CTRL_CMD_PERF_VID_ENG = enum_NV2080_CTRL_CMD_PERF_VID_ENG
@record
class struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_STATE_PARAMS_v09_0C:
  SIZE = 12
  gpuId: Annotated[NvU32, 0]
  vmPid: Annotated[NvU32, 4]
  state: Annotated[NvU32, 8]
NV0000_CTRL_GPUACCT_GET_ACCOUNTING_STATE_PARAMS_v09_0C = struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_STATE_PARAMS_v09_0C
@record
class struct_NV0000_CTRL_GPUACCT_SET_ACCOUNTING_STATE_PARAMS_v09_0C:
  SIZE = 12
  gpuId: Annotated[NvU32, 0]
  vmPid: Annotated[NvU32, 4]
  newState: Annotated[NvU32, 8]
NV0000_CTRL_GPUACCT_SET_ACCOUNTING_STATE_PARAMS_v09_0C = struct_NV0000_CTRL_GPUACCT_SET_ACCOUNTING_STATE_PARAMS_v09_0C
@record
class struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C:
  SIZE = 4016
  gpuId: Annotated[NvU32, 0]
  vmPid: Annotated[NvU32, 4]
  passIndex: Annotated[NvU32, 8]
  pidCount: Annotated[NvU32, 12]
  pidTable: Annotated[Array[NvU32, Literal[1000]], 16]
NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C = struct_NV0000_CTRL_GPUACCT_GET_ACCOUNTING_PIDS_PARAMS_v09_0C
@record
class struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C:
  SIZE = 48
  gpuId: Annotated[NvU32, 0]
  pid: Annotated[NvU32, 4]
  subPid: Annotated[NvU32, 8]
  gpuUtil: Annotated[NvU32, 12]
  fbUtil: Annotated[NvU32, 16]
  maxFbUsage: Annotated[NvU64, 24]
  startTime: Annotated[NvU64, 32]
  endTime: Annotated[NvU64, 40]
NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C = struct_NV0000_CTRL_GPUACCT_GET_PROC_ACCOUNTING_INFO_PARAMS_v09_0C
@record
class struct_NV0000_CTRL_GPUACCT_CLEAR_ACCOUNTING_DATA_PARAMS_v09_0C:
  SIZE = 8
  gpuId: Annotated[NvU32, 0]
  vmPid: Annotated[NvU32, 4]
NV0000_CTRL_GPUACCT_CLEAR_ACCOUNTING_DATA_PARAMS_v09_0C = struct_NV0000_CTRL_GPUACCT_CLEAR_ACCOUNTING_DATA_PARAMS_v09_0C
@record
class struct_NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E:
  SIZE = 56
  timeStamp: Annotated[NvU64, 0]
  fb: Annotated[NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00, 8]
  gr: Annotated[NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00, 20]
  nvenc: Annotated[NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00, 32]
  nvdec: Annotated[NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00, 44]
NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E = struct_NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E
@record
class struct_NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00:
  SIZE = 12
  util: Annotated[NvU32, 0]
  procId: Annotated[NvU32, 4]
  subProcessID: Annotated[NvU32, 8]
NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00 = struct_NV2080_CTRL_PERF_GPUMON_ENGINE_UTIL_SAMPLE_v17_00
rpc_get_engine_utilization_v1F_0E = struct_rpc_get_engine_utilization_v1F_0E
rpc_get_engine_utilization_v = struct_rpc_get_engine_utilization_v1F_0E
@record
class struct_rpc_perf_get_level_info_v03_00:
  SIZE = 24
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  level: Annotated[NvU32, 8]
  flags: Annotated[NvU32, 12]
  perfGetClkInfoListSize: Annotated[NvU32, 16]
  param_size: Annotated[NvU32, 20]
  params: Annotated[Array[NvU32, Literal[0]], 24]
rpc_perf_get_level_info_v03_00 = struct_rpc_perf_get_level_info_v03_00
rpc_perf_get_level_info_v = struct_rpc_perf_get_level_info_v03_00
@record
class struct_rpc_set_surface_properties_v07_07:
  SIZE = 76
  hClient: Annotated[NvHandle, 0]
  params: Annotated[NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07, 4]
@record
class struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07:
  SIZE = 72
  headIndex: Annotated[NvU32, 0]
  isPrimary: Annotated[NvU32, 4]
  offset: Annotated[NvU32, 8]
  surfaceType: Annotated[NvU32, 12]
  surfaceBlockHeight: Annotated[NvU32, 16]
  surfacePitch: Annotated[NvU32, 20]
  surfaceFormat: Annotated[NvU32, 24]
  surfaceWidth: Annotated[NvU32, 28]
  surfaceHeight: Annotated[NvU32, 32]
  rectX: Annotated[NvU32, 36]
  rectY: Annotated[NvU32, 40]
  rectWidth: Annotated[NvU32, 44]
  rectHeight: Annotated[NvU32, 48]
  surfaceSize: Annotated[NvU32, 52]
  surfaceKind: Annotated[NvU32, 56]
  hHwResDevice: Annotated[NvU32, 60]
  hHwResHandle: Annotated[NvU32, 64]
  effectiveFbPageSize: Annotated[NvU32, 68]
NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07 = struct_NVA080_CTRL_VGPU_DISPLAY_SET_SURFACE_PROPERTIES_v07_07
rpc_set_surface_properties_v07_07 = struct_rpc_set_surface_properties_v07_07
rpc_set_surface_properties_v = struct_rpc_set_surface_properties_v07_07
@record
class struct_rpc_cleanup_surface_v03_00:
  SIZE = 8
  params: Annotated[NVA080_CTRL_VGPU_DISPLAY_CLEANUP_SURFACE_PARAMS_v03_00, 0]
@record
class struct_NVA080_CTRL_VGPU_DISPLAY_CLEANUP_SURFACE_PARAMS_v03_00:
  SIZE = 8
  headIndex: Annotated[NvU32, 0]
  blankingEnabled: Annotated[NvU32, 4]
NVA080_CTRL_VGPU_DISPLAY_CLEANUP_SURFACE_PARAMS_v03_00 = struct_NVA080_CTRL_VGPU_DISPLAY_CLEANUP_SURFACE_PARAMS_v03_00
rpc_cleanup_surface_v03_00 = struct_rpc_cleanup_surface_v03_00
rpc_cleanup_surface_v = struct_rpc_cleanup_surface_v03_00
@record
class struct_rpc_unloading_guest_driver_v1F_07:
  SIZE = 8
  bInPMTransition: Annotated[NvBool, 0]
  bGc6Entering: Annotated[NvBool, 1]
  newLevel: Annotated[NvU32, 4]
rpc_unloading_guest_driver_v1F_07 = struct_rpc_unloading_guest_driver_v1F_07
rpc_unloading_guest_driver_v = struct_rpc_unloading_guest_driver_v1F_07
@record
class struct_rpc_gpu_exec_reg_ops_v12_01:
  SIZE = 56
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[gpu_exec_reg_ops_v12_01, 8]
@record
class struct_gpu_exec_reg_ops_v12_01:
  SIZE = 48
  reg_op_params: Annotated[NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01, 0]
  operations: Annotated[Array[NV2080_CTRL_GPU_REG_OP_v03_00, Literal[0]], 48]
gpu_exec_reg_ops_v12_01 = struct_gpu_exec_reg_ops_v12_01
@record
class struct_NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01:
  SIZE = 48
  hClientTarget: Annotated[NvHandle, 0]
  hChannelTarget: Annotated[NvHandle, 4]
  reserved00: Annotated[Array[NvU32, Literal[3]], 8]
  regOpCount: Annotated[NvU32, 20]
  grRouteInfo: Annotated[NV2080_CTRL_GR_ROUTE_INFO_v12_01, 24]
  regOps: Annotated[NvP64, 40]
NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01 = struct_NV2080_CTRL_GPU_EXEC_REG_OPS_PARAMS_v12_01
@record
class struct_NV2080_CTRL_GR_ROUTE_INFO_v12_01:
  SIZE = 16
  flags: Annotated[NvU32, 0]
  route: Annotated[NvU64, 8]
NV2080_CTRL_GR_ROUTE_INFO_v12_01 = struct_NV2080_CTRL_GR_ROUTE_INFO_v12_01
@record
class struct_NV2080_CTRL_GPU_REG_OP_v03_00:
  SIZE = 32
  regOp: Annotated[NvU8, 0]
  regType: Annotated[NvU8, 1]
  regStatus: Annotated[NvU8, 2]
  regQuad: Annotated[NvU8, 3]
  regGroupMask: Annotated[NvU32, 4]
  regSubGroupMask: Annotated[NvU32, 8]
  regOffset: Annotated[NvU32, 12]
  regValueHi: Annotated[NvU32, 16]
  regValueLo: Annotated[NvU32, 20]
  regAndNMaskHi: Annotated[NvU32, 24]
  regAndNMaskLo: Annotated[NvU32, 28]
NV2080_CTRL_GPU_REG_OP_v03_00 = struct_NV2080_CTRL_GPU_REG_OP_v03_00
rpc_gpu_exec_reg_ops_v12_01 = struct_rpc_gpu_exec_reg_ops_v12_01
rpc_gpu_exec_reg_ops_v = struct_rpc_gpu_exec_reg_ops_v12_01
@record
class struct_rpc_get_static_data_v25_0E:
  SIZE = 8
  offset: Annotated[NvU32, 0]
  size: Annotated[NvU32, 4]
  payload: Annotated[Array[NvU8, Literal[0]], 8]
rpc_get_static_data_v25_0E = struct_rpc_get_static_data_v25_0E
@record
class struct_rpc_get_static_data_v27_01:
  SIZE = 8
  offset: Annotated[NvU32, 0]
  size: Annotated[NvU32, 4]
  payload: Annotated[Array[NvU8, Literal[0]], 8]
rpc_get_static_data_v27_01 = struct_rpc_get_static_data_v27_01
rpc_get_static_data_v = struct_rpc_get_static_data_v27_01
@record
class struct_rpc_get_consolidated_gr_static_info_v1B_04:
  SIZE = 8
  offset: Annotated[NvU32, 0]
  size: Annotated[NvU32, 4]
  payload: Annotated[Array[NvU8, Literal[0]], 8]
rpc_get_consolidated_gr_static_info_v1B_04 = struct_rpc_get_consolidated_gr_static_info_v1B_04
rpc_get_consolidated_gr_static_info_v = struct_rpc_get_consolidated_gr_static_info_v1B_04
@record
class struct_rpc_set_page_directory_v1E_05:
  SIZE = 48
  hClient: Annotated[NvHandle, 0]
  hDevice: Annotated[NvHandle, 4]
  pasid: Annotated[NvU32, 8]
  params: Annotated[NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05, 16]
@record
class struct_NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05:
  SIZE = 32
  physAddress: Annotated[NvU64, 0]
  numEntries: Annotated[NvU32, 8]
  flags: Annotated[NvU32, 12]
  hVASpace: Annotated[NvHandle, 16]
  chId: Annotated[NvU32, 20]
  subDeviceId: Annotated[NvU32, 24]
  pasid: Annotated[NvU32, 28]
NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05 = struct_NV0080_CTRL_DMA_SET_PAGE_DIRECTORY_PARAMS_v1E_05
rpc_set_page_directory_v1E_05 = struct_rpc_set_page_directory_v1E_05
rpc_set_page_directory_v = struct_rpc_set_page_directory_v1E_05
@record
class struct_rpc_unset_page_directory_v1E_05:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hDevice: Annotated[NvHandle, 4]
  params: Annotated[NV0080_CTRL_DMA_UNSET_PAGE_DIRECTORY_PARAMS_v1E_05, 8]
@record
class struct_NV0080_CTRL_DMA_UNSET_PAGE_DIRECTORY_PARAMS_v1E_05:
  SIZE = 8
  hVASpace: Annotated[NvHandle, 0]
  subDeviceId: Annotated[NvU32, 4]
NV0080_CTRL_DMA_UNSET_PAGE_DIRECTORY_PARAMS_v1E_05 = struct_NV0080_CTRL_DMA_UNSET_PAGE_DIRECTORY_PARAMS_v1E_05
rpc_unset_page_directory_v1E_05 = struct_rpc_unset_page_directory_v1E_05
rpc_unset_page_directory_v = struct_rpc_unset_page_directory_v1E_05
@record
class struct_rpc_get_gsp_static_info_v14_00:
  SIZE = 4
  data: Annotated[NvU32, 0]
rpc_get_gsp_static_info_v14_00 = struct_rpc_get_gsp_static_info_v14_00
rpc_get_gsp_static_info_v = struct_rpc_get_gsp_static_info_v14_00
@record
class struct_rpc_update_bar_pde_v15_00:
  SIZE = 24
  info: Annotated[UpdateBarPde_v15_00, 0]
@record
class struct_UpdateBarPde_v15_00:
  SIZE = 24
  barType: Annotated[NV_RPC_UPDATE_PDE_BAR_TYPE, 0]
  entryValue: Annotated[NvU64, 8]
  entryLevelShift: Annotated[NvU64, 16]
UpdateBarPde_v15_00 = struct_UpdateBarPde_v15_00
rpc_update_bar_pde_v15_00 = struct_rpc_update_bar_pde_v15_00
rpc_update_bar_pde_v = struct_rpc_update_bar_pde_v15_00
@record
class struct_rpc_get_encoder_capacity_v07_00:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  encoderCapacity: Annotated[NvU32, 8]
rpc_get_encoder_capacity_v07_00 = struct_rpc_get_encoder_capacity_v07_00
rpc_get_encoder_capacity_v = struct_rpc_get_encoder_capacity_v07_00
@record
class struct_rpc_vgpu_pf_reg_read32_v15_00:
  SIZE = 16
  address: Annotated[NvU64, 0]
  value: Annotated[NvU32, 8]
  grEngId: Annotated[NvU32, 12]
rpc_vgpu_pf_reg_read32_v15_00 = struct_rpc_vgpu_pf_reg_read32_v15_00
rpc_vgpu_pf_reg_read32_v = struct_rpc_vgpu_pf_reg_read32_v15_00
@record
class struct_rpc_ctrl_set_vgpu_fb_usage_v1A_08:
  SIZE = 8
  setFbUsage: Annotated[NVA080_CTRL_SET_FB_USAGE_PARAMS_v07_02, 0]
@record
class struct_NVA080_CTRL_SET_FB_USAGE_PARAMS_v07_02:
  SIZE = 8
  fbUsed: Annotated[NvU64, 0]
NVA080_CTRL_SET_FB_USAGE_PARAMS_v07_02 = struct_NVA080_CTRL_SET_FB_USAGE_PARAMS_v07_02
rpc_ctrl_set_vgpu_fb_usage_v1A_08 = struct_rpc_ctrl_set_vgpu_fb_usage_v1A_08
rpc_ctrl_set_vgpu_fb_usage_v = struct_rpc_ctrl_set_vgpu_fb_usage_v1A_08
@record
class struct_rpc_ctrl_nvenc_sw_session_update_info_v1A_09:
  SIZE = 40
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  nvencSessionUpdate: Annotated[NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01, 8]
@record
class struct_NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01:
  SIZE = 32
  hResolution: Annotated[NvU32, 0]
  vResolution: Annotated[NvU32, 4]
  averageEncodeLatency: Annotated[NvU32, 8]
  averageEncodeFps: Annotated[NvU32, 12]
  timestampBufferSize: Annotated[NvU32, 16]
  timestampBuffer: Annotated[NvP64, 24]
NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01 = struct_NVA0BC_CTRL_NVENC_SW_SESSION_UPDATE_INFO_PARAMS_v06_01
rpc_ctrl_nvenc_sw_session_update_info_v1A_09 = struct_rpc_ctrl_nvenc_sw_session_update_info_v1A_09
rpc_ctrl_nvenc_sw_session_update_info_v = struct_rpc_ctrl_nvenc_sw_session_update_info_v1A_09
@record
class struct_rpc_ctrl_reset_channel_v1A_09:
  SIZE = 20
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  resetChannel: Annotated[NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS_v10_01, 8]
@record
class struct_NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS_v10_01:
  SIZE = 12
  engineID: Annotated[NvU32, 0]
  subdeviceInstance: Annotated[NvU32, 4]
  resetReason: Annotated[NvU32, 8]
NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS_v10_01 = struct_NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS_v10_01
rpc_ctrl_reset_channel_v1A_09 = struct_rpc_ctrl_reset_channel_v1A_09
rpc_ctrl_reset_channel_v = struct_rpc_ctrl_reset_channel_v1A_09
@record
class struct_rpc_ctrl_reset_isolated_channel_v1A_09:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  resetIsolatedChannel: Annotated[NV506F_CTRL_CMD_RESET_ISOLATED_CHANNEL_PARAMS_v03_00, 8]
@record
class struct_NV506F_CTRL_CMD_RESET_ISOLATED_CHANNEL_PARAMS_v03_00:
  SIZE = 8
  exceptType: Annotated[NvU32, 0]
  engineID: Annotated[NvU32, 4]
NV506F_CTRL_CMD_RESET_ISOLATED_CHANNEL_PARAMS_v03_00 = struct_NV506F_CTRL_CMD_RESET_ISOLATED_CHANNEL_PARAMS_v03_00
rpc_ctrl_reset_isolated_channel_v1A_09 = struct_rpc_ctrl_reset_isolated_channel_v1A_09
rpc_ctrl_reset_isolated_channel_v = struct_rpc_ctrl_reset_isolated_channel_v1A_09
@record
class struct_rpc_ctrl_gpu_handle_vf_pri_fault_v1A_09:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  handleVfPriFault: Annotated[NV2080_CTRL_CMD_GPU_HANDLE_VF_PRI_FAULT_PARAMS_v18_09, 8]
@record
class struct_NV2080_CTRL_CMD_GPU_HANDLE_VF_PRI_FAULT_PARAMS_v18_09:
  SIZE = 4
  faultType: Annotated[NvU32, 0]
NV2080_CTRL_CMD_GPU_HANDLE_VF_PRI_FAULT_PARAMS_v18_09 = struct_NV2080_CTRL_CMD_GPU_HANDLE_VF_PRI_FAULT_PARAMS_v18_09
rpc_ctrl_gpu_handle_vf_pri_fault_v1A_09 = struct_rpc_ctrl_gpu_handle_vf_pri_fault_v1A_09
rpc_ctrl_gpu_handle_vf_pri_fault_v = struct_rpc_ctrl_gpu_handle_vf_pri_fault_v1A_09
@record
class struct_rpc_ctrl_perf_boost_v1A_09:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  perfBoost: Annotated[NV2080_CTRL_PERF_BOOST_PARAMS_v03_00, 8]
@record
class struct_NV2080_CTRL_PERF_BOOST_PARAMS_v03_00:
  SIZE = 8
  flags: Annotated[NvU32, 0]
  duration: Annotated[NvU32, 4]
NV2080_CTRL_PERF_BOOST_PARAMS_v03_00 = struct_NV2080_CTRL_PERF_BOOST_PARAMS_v03_00
rpc_ctrl_perf_boost_v1A_09 = struct_rpc_ctrl_perf_boost_v1A_09
rpc_ctrl_perf_boost_v = struct_rpc_ctrl_perf_boost_v1A_09
@record
class struct_rpc_ctrl_get_zbc_clear_table_v1A_09:
  SIZE = 64
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  getZbcClearTable: Annotated[NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00, 8]
@record
class struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00:
  SIZE = 56
  value: Annotated[NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00, 0]
  indexSize: Annotated[NvU32, 40]
  indexUsed: Annotated[NvU32, 44]
  format: Annotated[NvU32, 48]
  valType: Annotated[NvU32, 52]
NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00 = struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_v04_00
@record
class struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00:
  SIZE = 40
  colorFB: Annotated[Array[NvU32, Literal[4]], 0]
  colorDS: Annotated[Array[NvU32, Literal[4]], 16]
  depth: Annotated[NvU32, 32]
  stencil: Annotated[NvU32, 36]
NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00 = struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_PARAMS_value_v04_00
rpc_ctrl_get_zbc_clear_table_v1A_09 = struct_rpc_ctrl_get_zbc_clear_table_v1A_09
rpc_ctrl_get_zbc_clear_table_v = struct_rpc_ctrl_get_zbc_clear_table_v1A_09
@record
class struct_rpc_ctrl_set_zbc_color_clear_v1A_09:
  SIZE = 44
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  setZbcColorClr: Annotated[NV9096_CTRL_SET_ZBC_COLOR_CLEAR_PARAMS_v03_00, 8]
@record
class struct_NV9096_CTRL_SET_ZBC_COLOR_CLEAR_PARAMS_v03_00:
  SIZE = 36
  colorFB: Annotated[Array[NvU32, Literal[4]], 0]
  colorDS: Annotated[Array[NvU32, Literal[4]], 16]
  format: Annotated[NvU32, 32]
NV9096_CTRL_SET_ZBC_COLOR_CLEAR_PARAMS_v03_00 = struct_NV9096_CTRL_SET_ZBC_COLOR_CLEAR_PARAMS_v03_00
rpc_ctrl_set_zbc_color_clear_v1A_09 = struct_rpc_ctrl_set_zbc_color_clear_v1A_09
rpc_ctrl_set_zbc_color_clear_v = struct_rpc_ctrl_set_zbc_color_clear_v1A_09
@record
class struct_rpc_ctrl_set_zbc_depth_clear_v1A_09:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  setZbcDepthClr: Annotated[NV9096_CTRL_SET_ZBC_DEPTH_CLEAR_PARAMS_v03_00, 8]
@record
class struct_NV9096_CTRL_SET_ZBC_DEPTH_CLEAR_PARAMS_v03_00:
  SIZE = 8
  depth: Annotated[NvU32, 0]
  format: Annotated[NvU32, 4]
NV9096_CTRL_SET_ZBC_DEPTH_CLEAR_PARAMS_v03_00 = struct_NV9096_CTRL_SET_ZBC_DEPTH_CLEAR_PARAMS_v03_00
rpc_ctrl_set_zbc_depth_clear_v1A_09 = struct_rpc_ctrl_set_zbc_depth_clear_v1A_09
rpc_ctrl_set_zbc_depth_clear_v = struct_rpc_ctrl_set_zbc_depth_clear_v1A_09
@record
class struct_rpc_ctrl_set_zbc_stencil_clear_v27_06:
  SIZE = 20
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  setZbcStencilClr: Annotated[NV9096_CTRL_SET_ZBC_STENCIL_CLEAR_PARAMS_v27_06, 8]
@record
class struct_NV9096_CTRL_SET_ZBC_STENCIL_CLEAR_PARAMS_v27_06:
  SIZE = 12
  stencil: Annotated[NvU32, 0]
  format: Annotated[NvU32, 4]
  bSkipL2Table: Annotated[NvBool, 8]
NV9096_CTRL_SET_ZBC_STENCIL_CLEAR_PARAMS_v27_06 = struct_NV9096_CTRL_SET_ZBC_STENCIL_CLEAR_PARAMS_v27_06
rpc_ctrl_set_zbc_stencil_clear_v27_06 = struct_rpc_ctrl_set_zbc_stencil_clear_v27_06
rpc_ctrl_set_zbc_stencil_clear_v = struct_rpc_ctrl_set_zbc_stencil_clear_v27_06
@record
class struct_rpc_ctrl_gpfifo_schedule_v1A_0A:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  cmd: Annotated[NvU32, 8]
  gpfifoSchedule: Annotated[NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS_v03_00, 12]
@record
class struct_NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS_v03_00:
  SIZE = 1
  bEnable: Annotated[NvBool, 0]
NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS_v03_00 = struct_NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS_v03_00
rpc_ctrl_gpfifo_schedule_v1A_0A = struct_rpc_ctrl_gpfifo_schedule_v1A_0A
rpc_ctrl_gpfifo_schedule_v = struct_rpc_ctrl_gpfifo_schedule_v1A_0A
@record
class struct_rpc_ctrl_set_timeslice_v1A_0A:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  setTimeSlice: Annotated[NVA06C_CTRL_TIMESLICE_PARAMS_v06_00, 8]
@record
class struct_NVA06C_CTRL_TIMESLICE_PARAMS_v06_00:
  SIZE = 8
  timesliceUs: Annotated[NvU64, 0]
NVA06C_CTRL_TIMESLICE_PARAMS_v06_00 = struct_NVA06C_CTRL_TIMESLICE_PARAMS_v06_00
rpc_ctrl_set_timeslice_v1A_0A = struct_rpc_ctrl_set_timeslice_v1A_0A
rpc_ctrl_set_timeslice_v = struct_rpc_ctrl_set_timeslice_v1A_0A
@record
class struct_rpc_ctrl_fifo_disable_channels_v1A_0A:
  SIZE = 544
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  fifoDisableChannels: Annotated[NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00, 8]
@record
class struct_NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00:
  SIZE = 536
  bDisable: Annotated[NvBool, 0]
  numChannels: Annotated[NvU32, 4]
  bOnlyDisableScheduling: Annotated[NvBool, 8]
  bRewindGpPut: Annotated[NvBool, 9]
  pRunlistPreemptEvent: Annotated[NvP64, 16]
  hClientList: Annotated[Array[NvHandle, Literal[64]], 24]
  hChannelList: Annotated[Array[NvHandle, Literal[64]], 280]
NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00 = struct_NV2080_CTRL_FIFO_DISABLE_CHANNELS_PARAMS_v06_00
rpc_ctrl_fifo_disable_channels_v1A_0A = struct_rpc_ctrl_fifo_disable_channels_v1A_0A
rpc_ctrl_fifo_disable_channels_v = struct_rpc_ctrl_fifo_disable_channels_v1A_0A
@record
class struct_rpc_ctrl_preempt_v1A_0A:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  cmdPreempt: Annotated[NVA06C_CTRL_PREEMPT_PARAMS_v09_0A, 8]
@record
class struct_NVA06C_CTRL_PREEMPT_PARAMS_v09_0A:
  SIZE = 8
  bWait: Annotated[NvBool, 0]
  bManualTimeout: Annotated[NvBool, 1]
  timeoutUs: Annotated[NvU32, 4]
NVA06C_CTRL_PREEMPT_PARAMS_v09_0A = struct_NVA06C_CTRL_PREEMPT_PARAMS_v09_0A
rpc_ctrl_preempt_v1A_0A = struct_rpc_ctrl_preempt_v1A_0A
rpc_ctrl_preempt_v = struct_rpc_ctrl_preempt_v1A_0A
@record
class struct_rpc_ctrl_set_tsg_interleave_level_v1A_0A:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  interleaveLevelTSG: Annotated[NVA06C_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02, 8]
@record
class struct_NVA06C_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02:
  SIZE = 4
  tsgInterleaveLevel: Annotated[NvU32, 0]
NVA06C_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02 = struct_NVA06C_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02
rpc_ctrl_set_tsg_interleave_level_v1A_0A = struct_rpc_ctrl_set_tsg_interleave_level_v1A_0A
rpc_ctrl_set_tsg_interleave_level_v = struct_rpc_ctrl_set_tsg_interleave_level_v1A_0A
@record
class struct_rpc_ctrl_set_channel_interleave_level_v1A_0A:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  interleaveLevelChannel: Annotated[NVA06F_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02, 8]
@record
class struct_NVA06F_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02:
  SIZE = 4
  channelInterleaveLevel: Annotated[NvU32, 0]
NVA06F_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02 = struct_NVA06F_CTRL_INTERLEAVE_LEVEL_PARAMS_v17_02
rpc_ctrl_set_channel_interleave_level_v1A_0A = struct_rpc_ctrl_set_channel_interleave_level_v1A_0A
rpc_ctrl_set_channel_interleave_level_v = struct_rpc_ctrl_set_channel_interleave_level_v1A_0A
@record
class struct_rpc_ctrl_gr_ctxsw_preemption_bind_v1A_0E:
  SIZE = 112
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01, 8]
@record
class struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01:
  SIZE = 104
  flags: Annotated[NvU32, 0]
  hClient: Annotated[NvHandle, 4]
  hChannel: Annotated[NvHandle, 8]
  vMemPtrs: Annotated[Array[NvU64, Literal[8]], 16]
  gfxpPreemptMode: Annotated[NvU32, 80]
  cilpPreemptMode: Annotated[NvU32, 84]
  grRouteInfo: Annotated[NV2080_CTRL_GR_ROUTE_INFO_v12_01, 88]
NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01 = struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v12_01
rpc_ctrl_gr_ctxsw_preemption_bind_v1A_0E = struct_rpc_ctrl_gr_ctxsw_preemption_bind_v1A_0E
@record
class struct_rpc_ctrl_gr_ctxsw_preemption_bind_v28_07:
  SIZE = 120
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07, 8]
@record
class struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07:
  SIZE = 112
  flags: Annotated[NvU32, 0]
  hClient: Annotated[NvHandle, 4]
  hChannel: Annotated[NvHandle, 8]
  vMemPtrs: Annotated[Array[NvU64, Literal[9]], 16]
  gfxpPreemptMode: Annotated[NvU32, 88]
  cilpPreemptMode: Annotated[NvU32, 92]
  grRouteInfo: Annotated[NV2080_CTRL_GR_ROUTE_INFO_v12_01, 96]
NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07 = struct_NV2080_CTRL_GR_CTXSW_PREEMPTION_BIND_PARAMS_v28_07
rpc_ctrl_gr_ctxsw_preemption_bind_v28_07 = struct_rpc_ctrl_gr_ctxsw_preemption_bind_v28_07
rpc_ctrl_gr_ctxsw_preemption_bind_v = struct_rpc_ctrl_gr_ctxsw_preemption_bind_v28_07
@record
class struct_rpc_ctrl_gr_set_ctxsw_preemption_mode_v1A_0E:
  SIZE = 40
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01, 8]
@record
class struct_NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01:
  SIZE = 32
  flags: Annotated[NvU32, 0]
  hChannel: Annotated[NvHandle, 4]
  gfxpPreemptMode: Annotated[NvU32, 8]
  cilpPreemptMode: Annotated[NvU32, 12]
  grRouteInfo: Annotated[NV2080_CTRL_GR_ROUTE_INFO_v12_01, 16]
NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01 = struct_NV2080_CTRL_GR_SET_CTXSW_PREEMPTION_MODE_PARAMS_v12_01
rpc_ctrl_gr_set_ctxsw_preemption_mode_v1A_0E = struct_rpc_ctrl_gr_set_ctxsw_preemption_mode_v1A_0E
rpc_ctrl_gr_set_ctxsw_preemption_mode_v = struct_rpc_ctrl_gr_set_ctxsw_preemption_mode_v1A_0E
@record
class struct_rpc_ctrl_gr_ctxsw_zcull_bind_v1A_0E:
  SIZE = 32
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00, 8]
@record
class struct_NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00:
  SIZE = 24
  hClient: Annotated[NvHandle, 0]
  hChannel: Annotated[NvHandle, 4]
  vMemPtr: Annotated[NvU64, 8]
  zcullMode: Annotated[NvU32, 16]
NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00 = struct_NV2080_CTRL_GR_CTXSW_ZCULL_BIND_PARAMS_v03_00
rpc_ctrl_gr_ctxsw_zcull_bind_v1A_0E = struct_rpc_ctrl_gr_ctxsw_zcull_bind_v1A_0E
rpc_ctrl_gr_ctxsw_zcull_bind_v = struct_rpc_ctrl_gr_ctxsw_zcull_bind_v1A_0E
@record
class struct_rpc_ctrl_gpu_initialize_ctx_v1A_0E:
  SIZE = 64
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00, 8]
@record
class struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00:
  SIZE = 56
  engineType: Annotated[NvU32, 0]
  hClient: Annotated[NvHandle, 4]
  ChID: Annotated[NvU32, 8]
  hChanClient: Annotated[NvHandle, 12]
  hObject: Annotated[NvHandle, 16]
  hVirtMemory: Annotated[NvHandle, 20]
  physAddress: Annotated[NvU64, 24]
  physAttr: Annotated[NvU32, 32]
  hDmaHandle: Annotated[NvHandle, 36]
  index: Annotated[NvU32, 40]
  size: Annotated[NvU64, 48]
NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00 = struct_NV2080_CTRL_GPU_INITIALIZE_CTX_PARAMS_v03_00
rpc_ctrl_gpu_initialize_ctx_v1A_0E = struct_rpc_ctrl_gpu_initialize_ctx_v1A_0E
rpc_ctrl_gpu_initialize_ctx_v = struct_rpc_ctrl_gpu_initialize_ctx_v1A_0E
@record
class struct_rpc_ctrl_vaspace_copy_server_reserved_pdes_v1E_04:
  SIZE = 192
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04, 8]
@record
class struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04:
  SIZE = 184
  hSubDevice: Annotated[NvHandle, 0]
  subDeviceId: Annotated[NvU32, 4]
  pageSize: Annotated[NvU64, 8]
  virtAddrLo: Annotated[NvU64, 16]
  virtAddrHi: Annotated[NvU64, 24]
  numLevelsToCopy: Annotated[NvU32, 32]
  levels: Annotated[Array[NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04, Literal[6]], 40]
NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04 = struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_v1E_04
@record
class struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04:
  SIZE = 24
  physAddress: Annotated[NvU64, 0]
  size: Annotated[NvU64, 8]
  aperture: Annotated[NvU32, 16]
  pageShift: Annotated[NvU8, 20]
NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04 = struct_NV90F1_CTRL_VASPACE_COPY_SERVER_RESERVED_PDES_PARAMS_levels_v1E_04
rpc_ctrl_vaspace_copy_server_reserved_pdes_v1E_04 = struct_rpc_ctrl_vaspace_copy_server_reserved_pdes_v1E_04
rpc_ctrl_vaspace_copy_server_reserved_pdes_v = struct_rpc_ctrl_vaspace_copy_server_reserved_pdes_v1E_04
@record
class struct_rpc_ctrl_mc_service_interrupts_v1A_0E:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_MC_SERVICE_INTERRUPTS_PARAMS_v15_01, 8]
@record
class struct_NV2080_CTRL_MC_SERVICE_INTERRUPTS_PARAMS_v15_01:
  SIZE = 4
  engines: Annotated[NvU32, 0]
NV2080_CTRL_MC_SERVICE_INTERRUPTS_PARAMS_v15_01 = struct_NV2080_CTRL_MC_SERVICE_INTERRUPTS_PARAMS_v15_01
rpc_ctrl_mc_service_interrupts_v1A_0E = struct_rpc_ctrl_mc_service_interrupts_v1A_0E
rpc_ctrl_mc_service_interrupts_v = struct_rpc_ctrl_mc_service_interrupts_v1A_0E
@record
class struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D:
  SIZE = 2208
  iter: Annotated[NvU8, 0]
  gpuIds: Annotated[Array[NvU32, Literal[32]], 4]
  gpuCount: Annotated[NvU32, 132]
  p2pCaps: Annotated[NvU32, 136]
  p2pOptimalReadCEs: Annotated[NvU32, 140]
  p2pOptimalWriteCEs: Annotated[NvU32, 144]
  p2pCapsStatus: Annotated[Array[NvU8, Literal[9]], 148]
  busPeerIds: Annotated[Array[NvU32, Literal[512]], 160]
rpc_ctrl_get_p2p_caps_v2_v1F_0D = struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D
rpc_ctrl_get_p2p_caps_v2_v = struct_rpc_ctrl_get_p2p_caps_v2_v1F_0D
@record
class struct_rpc_ctrl_subdevice_get_p2p_caps_v21_02:
  SIZE = 1544
  ctrlParams: Annotated[NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02, 0]
@record
class struct_NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02:
  SIZE = 1544
  bAllCaps: Annotated[NvBool, 0]
  bUseUuid: Annotated[NvBool, 1]
  peerGpuCount: Annotated[NvU32, 4]
  peerGpuCaps: Annotated[Array[NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02, Literal[32]], 8]
NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02 = struct_NV2080_CTRL_GET_P2P_CAPS_PARAMS_v21_02
@record
class struct_NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02:
  SIZE = 48
  gpuId: Annotated[NvU32, 0]
  gpuUuid: Annotated[Array[NvU8, Literal[16]], 4]
  p2pCaps: Annotated[NvU32, 20]
  p2pOptimalReadCEs: Annotated[NvU32, 24]
  p2pOptimalWriteCEs: Annotated[NvU32, 28]
  p2pCapsStatus: Annotated[Array[NvU8, Literal[9]], 32]
  busPeerId: Annotated[NvU32, 44]
NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02 = struct_NV2080_CTRL_GPU_P2P_PEER_CAPS_PEER_INFO_v21_02
rpc_ctrl_subdevice_get_p2p_caps_v21_02 = struct_rpc_ctrl_subdevice_get_p2p_caps_v21_02
rpc_ctrl_subdevice_get_p2p_caps_v = struct_rpc_ctrl_subdevice_get_p2p_caps_v21_02
@record
class struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_03:
  SIZE = 40
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03, 8]
@record
class struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03:
  SIZE = 32
  allocatedSize: Annotated[NvU64, 0]
  peakAllocatedSize: Annotated[NvU64, 8]
  managedSize: Annotated[NvU64, 16]
  allocationCount: Annotated[NvU32, 24]
  peakAllocationCount: Annotated[NvU32, 28]
NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03 = struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_03
rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_03 = struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_03
@record
class struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_06:
  SIZE = 48
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06, 8]
@record
class struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06:
  SIZE = 40
  allocatedSize: Annotated[NvU64, 0]
  peakAllocatedSize: Annotated[NvU64, 8]
  managedSize: Annotated[NvU64, 16]
  allocationCount: Annotated[NvU32, 24]
  peakAllocationCount: Annotated[NvU32, 28]
  largestFreeChunkSize: Annotated[NvU64, 32]
NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06 = struct_NV2080_CTRL_CMD_GSP_GET_VGPU_HEAP_STATS_PARAMS_v28_06
rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_06 = struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_06
rpc_ctrl_subdevice_get_vgpu_heap_stats_v = struct_rpc_ctrl_subdevice_get_vgpu_heap_stats_v28_06
@record
class struct_rpc_ctrl_dbg_clear_all_sm_error_states_v1A_0C:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV83DE_CTRL_DEBUG_CLEAR_ALL_SM_ERROR_STATES_PARAMS_v03_00, 8]
@record
class struct_NV83DE_CTRL_DEBUG_CLEAR_ALL_SM_ERROR_STATES_PARAMS_v03_00:
  SIZE = 8
  hTargetChannel: Annotated[NvHandle, 0]
  numSMsToClear: Annotated[NvU32, 4]
NV83DE_CTRL_DEBUG_CLEAR_ALL_SM_ERROR_STATES_PARAMS_v03_00 = struct_NV83DE_CTRL_DEBUG_CLEAR_ALL_SM_ERROR_STATES_PARAMS_v03_00
rpc_ctrl_dbg_clear_all_sm_error_states_v1A_0C = struct_rpc_ctrl_dbg_clear_all_sm_error_states_v1A_0C
rpc_ctrl_dbg_clear_all_sm_error_states_v = struct_rpc_ctrl_dbg_clear_all_sm_error_states_v1A_0C
@record
class struct_rpc_ctrl_dbg_read_all_sm_error_states_v21_06:
  SIZE = 3872
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06, 8]
@record
class struct_NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06:
  SIZE = 3864
  hTargetChannel: Annotated[NvHandle, 0]
  numSMsToRead: Annotated[NvU32, 4]
  smErrorStateArray: Annotated[Array[NV83DE_SM_ERROR_STATE_REGISTERS_v21_06, Literal[80]], 8]
  mmuFaultInfo: Annotated[NvU32, 3848]
  mmuFault: Annotated[NV83DE_MMU_FAULT_INFO_v16_03, 3852]
  startingSM: Annotated[NvU32, 3860]
NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06 = struct_NV83DE_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PARAMS_v21_06
@record
class struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06:
  SIZE = 48
  hwwGlobalEsr: Annotated[NvU32, 0]
  hwwWarpEsr: Annotated[NvU32, 4]
  hwwWarpEsrPc: Annotated[NvU32, 8]
  hwwGlobalEsrReportMask: Annotated[NvU32, 12]
  hwwWarpEsrReportMask: Annotated[NvU32, 16]
  hwwEsrAddr: Annotated[NvU64, 24]
  hwwWarpEsrPc64: Annotated[NvU64, 32]
  hwwCgaEsr: Annotated[NvU32, 40]
  hwwCgaEsrReportMask: Annotated[NvU32, 44]
NV83DE_SM_ERROR_STATE_REGISTERS_v21_06 = struct_NV83DE_SM_ERROR_STATE_REGISTERS_v21_06
@record
class struct_NV83DE_MMU_FAULT_INFO_v16_03:
  SIZE = 8
  valid: Annotated[NvBool, 0]
  faultInfo: Annotated[NvU32, 4]
NV83DE_MMU_FAULT_INFO_v16_03 = struct_NV83DE_MMU_FAULT_INFO_v16_03
rpc_ctrl_dbg_read_all_sm_error_states_v21_06 = struct_rpc_ctrl_dbg_read_all_sm_error_states_v21_06
rpc_ctrl_dbg_read_all_sm_error_states_v = struct_rpc_ctrl_dbg_read_all_sm_error_states_v21_06
@record
class struct_rpc_ctrl_dbg_set_exception_mask_v1A_0C:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV83DE_CTRL_DEBUG_SET_EXCEPTION_MASK_PARAMS_v03_00, 8]
@record
class struct_NV83DE_CTRL_DEBUG_SET_EXCEPTION_MASK_PARAMS_v03_00:
  SIZE = 4
  exceptionMask: Annotated[NvU32, 0]
NV83DE_CTRL_DEBUG_SET_EXCEPTION_MASK_PARAMS_v03_00 = struct_NV83DE_CTRL_DEBUG_SET_EXCEPTION_MASK_PARAMS_v03_00
rpc_ctrl_dbg_set_exception_mask_v1A_0C = struct_rpc_ctrl_dbg_set_exception_mask_v1A_0C
rpc_ctrl_dbg_set_exception_mask_v = struct_rpc_ctrl_dbg_set_exception_mask_v1A_0C
@record
class struct_rpc_ctrl_gpu_promote_ctx_v1A_20:
  SIZE = 568
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  promoteCtx: Annotated[NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20, 8]
@record
class struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20:
  SIZE = 560
  engineType: Annotated[NvU32, 0]
  hClient: Annotated[NvHandle, 4]
  ChID: Annotated[NvU32, 8]
  hChanClient: Annotated[NvHandle, 12]
  hObject: Annotated[NvHandle, 16]
  hVirtMemory: Annotated[NvHandle, 20]
  virtAddress: Annotated[NvU64, 24]
  size: Annotated[NvU64, 32]
  entryCount: Annotated[NvU32, 40]
  promoteEntry: Annotated[Array[NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20, Literal[16]], 48]
NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20 = struct_NV2080_CTRL_GPU_PROMOTE_CTX_PARAMS_v1A_20
@record
class struct_NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20:
  SIZE = 32
  gpuPhysAddr: Annotated[NvU64, 0]
  gpuVirtAddr: Annotated[NvU64, 8]
  size: Annotated[NvU64, 16]
  physAttr: Annotated[NvU32, 24]
  bufferId: Annotated[NvU16, 28]
  bInitialize: Annotated[NvU8, 30]
  bNonmapped: Annotated[NvU8, 31]
NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20 = struct_NV2080_CTRL_GPU_PROMOTE_CTX_BUFFER_ENTRY_v1A_20
rpc_ctrl_gpu_promote_ctx_v1A_20 = struct_rpc_ctrl_gpu_promote_ctx_v1A_20
rpc_ctrl_gpu_promote_ctx_v = struct_rpc_ctrl_gpu_promote_ctx_v1A_20
@record
class struct_rpc_ctrl_dbg_suspend_context_v1A_10:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV83DE_CTRL_CMD_DEBUG_SUSPEND_CONTEXT_PARAMS_v1A_06, 8]
@record
class struct_NV83DE_CTRL_CMD_DEBUG_SUSPEND_CONTEXT_PARAMS_v1A_06:
  SIZE = 8
  waitForEvent: Annotated[NvU32, 0]
  hResidentChannel: Annotated[NvHandle, 4]
NV83DE_CTRL_CMD_DEBUG_SUSPEND_CONTEXT_PARAMS_v1A_06 = struct_NV83DE_CTRL_CMD_DEBUG_SUSPEND_CONTEXT_PARAMS_v1A_06
rpc_ctrl_dbg_suspend_context_v1A_10 = struct_rpc_ctrl_dbg_suspend_context_v1A_10
rpc_ctrl_dbg_suspend_context_v = struct_rpc_ctrl_dbg_suspend_context_v1A_10
@record
class struct_rpc_ctrl_dbg_resume_context_v1A_10:
  SIZE = 8
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
rpc_ctrl_dbg_resume_context_v1A_10 = struct_rpc_ctrl_dbg_resume_context_v1A_10
rpc_ctrl_dbg_resume_context_v = struct_rpc_ctrl_dbg_resume_context_v1A_10
@record
class struct_rpc_ctrl_dbg_exec_reg_ops_v1A_10:
  SIZE = 3216
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV83DE_CTRL_DEBUG_EXEC_REG_OPS_PARAMS_v1A_06, 8]
@record
class struct_NV83DE_CTRL_DEBUG_EXEC_REG_OPS_PARAMS_v1A_06:
  SIZE = 3208
  bNonTransactional: Annotated[NvBool, 0]
  regOpCount: Annotated[NvU32, 4]
  regOps: Annotated[Array[NV2080_CTRL_GPU_REG_OP_v03_00, Literal[100]], 8]
NV83DE_CTRL_DEBUG_EXEC_REG_OPS_PARAMS_v1A_06 = struct_NV83DE_CTRL_DEBUG_EXEC_REG_OPS_PARAMS_v1A_06
rpc_ctrl_dbg_exec_reg_ops_v1A_10 = struct_rpc_ctrl_dbg_exec_reg_ops_v1A_10
rpc_ctrl_dbg_exec_reg_ops_v = struct_rpc_ctrl_dbg_exec_reg_ops_v1A_10
@record
class struct_rpc_ctrl_dbg_set_mode_mmu_debug_v1A_10:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV83DE_CTRL_DEBUG_SET_MODE_MMU_DEBUG_PARAMS_v1A_06, 8]
@record
class struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_DEBUG_PARAMS_v1A_06:
  SIZE = 4
  action: Annotated[NvU32, 0]
NV83DE_CTRL_DEBUG_SET_MODE_MMU_DEBUG_PARAMS_v1A_06 = struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_DEBUG_PARAMS_v1A_06
rpc_ctrl_dbg_set_mode_mmu_debug_v1A_10 = struct_rpc_ctrl_dbg_set_mode_mmu_debug_v1A_10
rpc_ctrl_dbg_set_mode_mmu_debug_v = struct_rpc_ctrl_dbg_set_mode_mmu_debug_v1A_10
@record
class struct_rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v29_07:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV83DE_CTRL_DEBUG_SET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07, 8]
@record
class struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07:
  SIZE = 4
  action: Annotated[NvU32, 0]
NV83DE_CTRL_DEBUG_SET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07 = struct_NV83DE_CTRL_DEBUG_SET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07
rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v29_07 = struct_rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v29_07
rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v = struct_rpc_ctrl_dbg_set_mode_mmu_gcc_debug_v29_07
@record
class struct_rpc_ctrl_dbg_read_single_sm_error_state_v21_06:
  SIZE = 64
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV83DE_CTRL_DEBUG_READ_SINGLE_SM_ERROR_STATE_PARAMS_v21_06, 8]
@record
class struct_NV83DE_CTRL_DEBUG_READ_SINGLE_SM_ERROR_STATE_PARAMS_v21_06:
  SIZE = 56
  hTargetChannel: Annotated[NvHandle, 0]
  smID: Annotated[NvU32, 4]
  smErrorState: Annotated[NV83DE_SM_ERROR_STATE_REGISTERS_v21_06, 8]
NV83DE_CTRL_DEBUG_READ_SINGLE_SM_ERROR_STATE_PARAMS_v21_06 = struct_NV83DE_CTRL_DEBUG_READ_SINGLE_SM_ERROR_STATE_PARAMS_v21_06
rpc_ctrl_dbg_read_single_sm_error_state_v21_06 = struct_rpc_ctrl_dbg_read_single_sm_error_state_v21_06
rpc_ctrl_dbg_read_single_sm_error_state_v = struct_rpc_ctrl_dbg_read_single_sm_error_state_v21_06
@record
class struct_rpc_ctrl_dbg_clear_single_sm_error_state_v1A_10:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV83DE_CTRL_DEBUG_CLEAR_SINGLE_SM_ERROR_STATE_PARAMS_v1A_06, 8]
@record
class struct_NV83DE_CTRL_DEBUG_CLEAR_SINGLE_SM_ERROR_STATE_PARAMS_v1A_06:
  SIZE = 8
  hTargetChannel: Annotated[NvHandle, 0]
  smID: Annotated[NvU32, 4]
NV83DE_CTRL_DEBUG_CLEAR_SINGLE_SM_ERROR_STATE_PARAMS_v1A_06 = struct_NV83DE_CTRL_DEBUG_CLEAR_SINGLE_SM_ERROR_STATE_PARAMS_v1A_06
rpc_ctrl_dbg_clear_single_sm_error_state_v1A_10 = struct_rpc_ctrl_dbg_clear_single_sm_error_state_v1A_10
rpc_ctrl_dbg_clear_single_sm_error_state_v = struct_rpc_ctrl_dbg_clear_single_sm_error_state_v1A_10
@record
class struct_rpc_ctrl_dbg_set_mode_errbar_debug_v1A_10:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV83DE_CTRL_DEBUG_SET_MODE_ERRBAR_DEBUG_PARAMS_v1A_06, 8]
@record
class struct_NV83DE_CTRL_DEBUG_SET_MODE_ERRBAR_DEBUG_PARAMS_v1A_06:
  SIZE = 4
  action: Annotated[NvU32, 0]
NV83DE_CTRL_DEBUG_SET_MODE_ERRBAR_DEBUG_PARAMS_v1A_06 = struct_NV83DE_CTRL_DEBUG_SET_MODE_ERRBAR_DEBUG_PARAMS_v1A_06
rpc_ctrl_dbg_set_mode_errbar_debug_v1A_10 = struct_rpc_ctrl_dbg_set_mode_errbar_debug_v1A_10
rpc_ctrl_dbg_set_mode_errbar_debug_v = struct_rpc_ctrl_dbg_set_mode_errbar_debug_v1A_10
@record
class struct_rpc_ctrl_dbg_set_next_stop_trigger_type_v1A_10:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV83DE_CTRL_DEBUG_SET_NEXT_STOP_TRIGGER_TYPE_PARAMS_v1A_06, 8]
@record
class struct_NV83DE_CTRL_DEBUG_SET_NEXT_STOP_TRIGGER_TYPE_PARAMS_v1A_06:
  SIZE = 4
  stopTriggerType: Annotated[NvU32, 0]
NV83DE_CTRL_DEBUG_SET_NEXT_STOP_TRIGGER_TYPE_PARAMS_v1A_06 = struct_NV83DE_CTRL_DEBUG_SET_NEXT_STOP_TRIGGER_TYPE_PARAMS_v1A_06
rpc_ctrl_dbg_set_next_stop_trigger_type_v1A_10 = struct_rpc_ctrl_dbg_set_next_stop_trigger_type_v1A_10
rpc_ctrl_dbg_set_next_stop_trigger_type_v = struct_rpc_ctrl_dbg_set_next_stop_trigger_type_v1A_10
@record
class struct_rpc_ctrl_dma_set_default_vaspace_v1A_0E:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV0080_CTRL_DMA_SET_DEFAULT_VASPACE_PARAMS_v03_00, 8]
@record
class struct_NV0080_CTRL_DMA_SET_DEFAULT_VASPACE_PARAMS_v03_00:
  SIZE = 4
  hVASpace: Annotated[NvHandle, 0]
NV0080_CTRL_DMA_SET_DEFAULT_VASPACE_PARAMS_v03_00 = struct_NV0080_CTRL_DMA_SET_DEFAULT_VASPACE_PARAMS_v03_00
rpc_ctrl_dma_set_default_vaspace_v1A_0E = struct_rpc_ctrl_dma_set_default_vaspace_v1A_0E
rpc_ctrl_dma_set_default_vaspace_v = struct_rpc_ctrl_dma_set_default_vaspace_v1A_0E
@record
class struct_rpc_ctrl_get_ce_pce_mask_v1A_0E:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_CE_GET_CE_PCE_MASK_PARAMS_v1A_07, 8]
@record
class struct_NV2080_CTRL_CE_GET_CE_PCE_MASK_PARAMS_v1A_07:
  SIZE = 8
  ceEngineType: Annotated[NvU32, 0]
  pceMask: Annotated[NvU32, 4]
NV2080_CTRL_CE_GET_CE_PCE_MASK_PARAMS_v1A_07 = struct_NV2080_CTRL_CE_GET_CE_PCE_MASK_PARAMS_v1A_07
rpc_ctrl_get_ce_pce_mask_v1A_0E = struct_rpc_ctrl_get_ce_pce_mask_v1A_0E
rpc_ctrl_get_ce_pce_mask_v = struct_rpc_ctrl_get_ce_pce_mask_v1A_0E
@record
class struct_rpc_ctrl_get_zbc_clear_table_entry_v1A_0E:
  SIZE = 64
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07, 8]
@record
class struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07:
  SIZE = 56
  value: Annotated[NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07, 0]
  format: Annotated[NvU32, 40]
  index: Annotated[NvU32, 44]
  bIndexValid: Annotated[NvBool, 48]
  tableType: Annotated[NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE, 52]
NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07 = struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_v1A_07
@record
class struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07:
  SIZE = 40
  colorFB: Annotated[Array[NvU32, Literal[4]], 0]
  colorDS: Annotated[Array[NvU32, Literal[4]], 16]
  depth: Annotated[NvU32, 32]
  stencil: Annotated[NvU32, 36]
NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07 = struct_NV9096_CTRL_GET_ZBC_CLEAR_TABLE_ENTRY_PARAMS_value_v1A_07
enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE = CEnum(Annotated[int, ctypes.c_uint32])
NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_INVALID = enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE.define('NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_INVALID', 0)
NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_COLOR = enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE.define('NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_COLOR', 1)
NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_DEPTH = enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE.define('NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_DEPTH', 2)
NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_STENCIL = enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE.define('NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_STENCIL', 3)
NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_COUNT = enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE.define('NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE_COUNT', 4)

NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE = enum_NV9096_CTRL_ZBC_CLEAR_TABLE_TYPE
rpc_ctrl_get_zbc_clear_table_entry_v1A_0E = struct_rpc_ctrl_get_zbc_clear_table_entry_v1A_0E
rpc_ctrl_get_zbc_clear_table_entry_v = struct_rpc_ctrl_get_zbc_clear_table_entry_v1A_0E
@record
class struct_rpc_ctrl_get_nvlink_status_v23_04:
  SIZE = 3088
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v23_04, 8]
@record
class struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v23_04:
  SIZE = 3080
  enabledLinkMask: Annotated[NvU32, 0]
  linkInfo: Annotated[Array[NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D, Literal[24]], 8]
NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v23_04 = struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v23_04
@record
class struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D:
  SIZE = 128
  capsTbl: Annotated[NvU32, 0]
  phyType: Annotated[NvU8, 4]
  subLinkWidth: Annotated[NvU8, 5]
  linkState: Annotated[NvU32, 8]
  rxSublinkStatus: Annotated[NvU8, 12]
  txSublinkStatus: Annotated[NvU8, 13]
  nvlinkVersion: Annotated[NvU8, 14]
  nciVersion: Annotated[NvU8, 15]
  phyVersion: Annotated[NvU8, 16]
  nvlinkLinkClockKHz: Annotated[NvU32, 20]
  nvlinkLineRateMbps: Annotated[NvU32, 24]
  connected: Annotated[NvBool, 28]
  remoteDeviceLinkNumber: Annotated[NvU8, 29]
  localDeviceLinkNumber: Annotated[NvU8, 30]
  remoteDeviceInfo: Annotated[NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02, 32]
  localDeviceInfo: Annotated[NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02, 80]
NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D = struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v18_0D
@record
class struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02:
  SIZE = 48
  deviceIdFlags: Annotated[NvU32, 0]
  domain: Annotated[NvU32, 4]
  bus: Annotated[NvU16, 8]
  device: Annotated[NvU16, 10]
  function: Annotated[NvU16, 12]
  pciDeviceId: Annotated[NvU32, 16]
  deviceType: Annotated[NvU64, 24]
  deviceUUID: Annotated[Array[NvU8, Literal[16]], 32]
NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02 = struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v15_02
rpc_ctrl_get_nvlink_status_v23_04 = struct_rpc_ctrl_get_nvlink_status_v23_04
@record
class struct_rpc_ctrl_get_nvlink_status_v28_09:
  SIZE = 3472
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v28_09, 8]
@record
class struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v28_09:
  SIZE = 3464
  enabledLinkMask: Annotated[NvU32, 0]
  linkInfo: Annotated[Array[NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09, Literal[24]], 8]
NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v28_09 = struct_NV2080_CTRL_CMD_NVLINK_GET_NVLINK_STATUS_PARAMS_v28_09
@record
class struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09:
  SIZE = 144
  capsTbl: Annotated[NvU32, 0]
  phyType: Annotated[NvU8, 4]
  subLinkWidth: Annotated[NvU8, 5]
  linkState: Annotated[NvU32, 8]
  rxSublinkStatus: Annotated[NvU8, 12]
  txSublinkStatus: Annotated[NvU8, 13]
  nvlinkVersion: Annotated[NvU8, 14]
  nciVersion: Annotated[NvU8, 15]
  phyVersion: Annotated[NvU8, 16]
  nvlinkLinkClockKHz: Annotated[NvU32, 20]
  nvlinkLineRateMbps: Annotated[NvU32, 24]
  connected: Annotated[NvBool, 28]
  remoteDeviceLinkNumber: Annotated[NvU8, 29]
  localDeviceLinkNumber: Annotated[NvU8, 30]
  remoteDeviceInfo: Annotated[NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09, 32]
  localDeviceInfo: Annotated[NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09, 88]
NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09 = struct_NV2080_CTRL_NVLINK_LINK_STATUS_INFO_v28_09
@record
class struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09:
  SIZE = 56
  deviceIdFlags: Annotated[NvU32, 0]
  domain: Annotated[NvU32, 4]
  bus: Annotated[NvU16, 8]
  device: Annotated[NvU16, 10]
  function: Annotated[NvU16, 12]
  pciDeviceId: Annotated[NvU32, 16]
  deviceType: Annotated[NvU64, 24]
  deviceUUID: Annotated[Array[NvU8, Literal[16]], 32]
  fabricRecoveryStatusMask: Annotated[NvU32, 48]
NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09 = struct_NV2080_CTRL_NVLINK_DEVICE_INFO_v28_09
rpc_ctrl_get_nvlink_status_v28_09 = struct_rpc_ctrl_get_nvlink_status_v28_09
rpc_ctrl_get_nvlink_status_v = struct_rpc_ctrl_get_nvlink_status_v28_09
@record
class struct_rpc_ctrl_get_p2p_caps_v1F_0D:
  SIZE = 164
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D, 8]
@record
class struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D:
  SIZE = 156
  gpuIds: Annotated[Array[NvU32, Literal[32]], 0]
  gpuCount: Annotated[NvU32, 128]
  p2pCaps: Annotated[NvU32, 132]
  p2pOptimalReadCEs: Annotated[NvU32, 136]
  p2pOptimalWriteCEs: Annotated[NvU32, 140]
  p2pCapsStatus: Annotated[Array[NvU8, Literal[9]], 144]
NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D = struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_PARAMS_v1F_0D
rpc_ctrl_get_p2p_caps_v1F_0D = struct_rpc_ctrl_get_p2p_caps_v1F_0D
rpc_ctrl_get_p2p_caps_v = struct_rpc_ctrl_get_p2p_caps_v1F_0D
@record
class struct_rpc_ctrl_get_p2p_caps_matrix_v1A_0E:
  SIZE = 1360
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A, 8]
@record
class struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A:
  SIZE = 1352
  grpACount: Annotated[NvU32, 0]
  grpBCount: Annotated[NvU32, 4]
  gpuIdGrpA: Annotated[Array[NvU32, Literal[8]], 8]
  gpuIdGrpB: Annotated[Array[NvU32, Literal[8]], 40]
  p2pCaps: Annotated[Array[NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A, Literal[8]], 72]
  a2bOptimalReadCes: Annotated[Array[NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A, Literal[8]], 328]
  a2bOptimalWriteCes: Annotated[Array[NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A, Literal[8]], 584]
  b2aOptimalReadCes: Annotated[Array[NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A, Literal[8]], 840]
  b2aOptimalWriteCes: Annotated[Array[NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A, Literal[8]], 1096]
NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A = struct_NV0000_CTRL_SYSTEM_GET_P2P_CAPS_MATRIX_PARAMS_v18_0A
@record
class struct_NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A:
  SIZE = 32
  array: Annotated[Array[NvU32, Literal[8]], 0]
NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A = struct_NV0000_CTRL_P2P_CAPS_MATRIX_ROW_v18_0A
rpc_ctrl_get_p2p_caps_matrix_v1A_0E = struct_rpc_ctrl_get_p2p_caps_matrix_v1A_0E
rpc_ctrl_get_p2p_caps_matrix_v = struct_rpc_ctrl_get_p2p_caps_matrix_v1A_0E
@record
class struct_rpc_ctrl_reserve_pm_area_smpc_v1A_0F:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_RESERVE_PM_AREA_SMPC_PARAMS_v1A_0F, 8]
@record
class struct_NVB0CC_CTRL_RESERVE_PM_AREA_SMPC_PARAMS_v1A_0F:
  SIZE = 1
  ctxsw: Annotated[NvBool, 0]
NVB0CC_CTRL_RESERVE_PM_AREA_SMPC_PARAMS_v1A_0F = struct_NVB0CC_CTRL_RESERVE_PM_AREA_SMPC_PARAMS_v1A_0F
rpc_ctrl_reserve_pm_area_smpc_v1A_0F = struct_rpc_ctrl_reserve_pm_area_smpc_v1A_0F
rpc_ctrl_reserve_pm_area_smpc_v = struct_rpc_ctrl_reserve_pm_area_smpc_v1A_0F
@record
class struct_rpc_ctrl_reserve_hwpm_legacy_v1A_0F:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_RESERVE_HWPM_LEGACY_PARAMS_v1A_0F, 8]
@record
class struct_NVB0CC_CTRL_RESERVE_HWPM_LEGACY_PARAMS_v1A_0F:
  SIZE = 1
  ctxsw: Annotated[NvBool, 0]
NVB0CC_CTRL_RESERVE_HWPM_LEGACY_PARAMS_v1A_0F = struct_NVB0CC_CTRL_RESERVE_HWPM_LEGACY_PARAMS_v1A_0F
rpc_ctrl_reserve_hwpm_legacy_v1A_0F = struct_rpc_ctrl_reserve_hwpm_legacy_v1A_0F
rpc_ctrl_reserve_hwpm_legacy_v = struct_rpc_ctrl_reserve_hwpm_legacy_v1A_0F
@record
class struct_rpc_ctrl_b0cc_exec_reg_ops_v1A_0F:
  SIZE = 3988
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F, 8]
@record
class struct_NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F:
  SIZE = 3980
  regOpCount: Annotated[NvU32, 0]
  mode: Annotated[NVB0CC_REGOPS_MODE, 4]
  bPassed: Annotated[NvBool, 8]
  bDirect: Annotated[NvBool, 9]
  regOps: Annotated[Array[NV2080_CTRL_GPU_REG_OP_v03_00, Literal[124]], 12]
NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F = struct_NVB0CC_CTRL_EXEC_REG_OPS_PARAMS_v1A_0F
enum_NVB0CC_REGOPS_MODE = CEnum(Annotated[int, ctypes.c_uint32])
NVB0CC_REGOPS_MODE_ALL_OR_NONE = enum_NVB0CC_REGOPS_MODE.define('NVB0CC_REGOPS_MODE_ALL_OR_NONE', 0)
NVB0CC_REGOPS_MODE_CONTINUE_ON_ERROR = enum_NVB0CC_REGOPS_MODE.define('NVB0CC_REGOPS_MODE_CONTINUE_ON_ERROR', 1)

NVB0CC_REGOPS_MODE = enum_NVB0CC_REGOPS_MODE
rpc_ctrl_b0cc_exec_reg_ops_v1A_0F = struct_rpc_ctrl_b0cc_exec_reg_ops_v1A_0F
rpc_ctrl_b0cc_exec_reg_ops_v = struct_rpc_ctrl_b0cc_exec_reg_ops_v1A_0F
@record
class struct_rpc_ctrl_bind_pm_resources_v1A_0F:
  SIZE = 8
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
rpc_ctrl_bind_pm_resources_v1A_0F = struct_rpc_ctrl_bind_pm_resources_v1A_0F
rpc_ctrl_bind_pm_resources_v = struct_rpc_ctrl_bind_pm_resources_v1A_0F
@record
class struct_rpc_ctrl_alloc_pma_stream_v1A_14:
  SIZE = 64
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14, 8]
@record
class struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14:
  SIZE = 56
  hMemPmaBuffer: Annotated[NvHandle, 0]
  pmaBufferOffset: Annotated[NvU64, 8]
  pmaBufferSize: Annotated[NvU64, 16]
  hMemPmaBytesAvailable: Annotated[NvHandle, 24]
  pmaBytesAvailableOffset: Annotated[NvU64, 32]
  ctxsw: Annotated[NvBool, 40]
  pmaChannelIdx: Annotated[NvU32, 44]
  pmaBufferVA: Annotated[NvU64, 48]
NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14 = struct_NVB0CC_CTRL_ALLOC_PMA_STREAM_PARAMS_v1A_14
rpc_ctrl_alloc_pma_stream_v1A_14 = struct_rpc_ctrl_alloc_pma_stream_v1A_14
rpc_ctrl_alloc_pma_stream_v = struct_rpc_ctrl_alloc_pma_stream_v1A_14
@record
class struct_rpc_ctrl_pma_stream_update_get_put_v1A_14:
  SIZE = 56
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14, 8]
@record
class struct_NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14:
  SIZE = 48
  bytesConsumed: Annotated[NvU64, 0]
  bUpdateAvailableBytes: Annotated[NvBool, 8]
  bWait: Annotated[NvBool, 9]
  bytesAvailable: Annotated[NvU64, 16]
  bReturnPut: Annotated[NvBool, 24]
  putPtr: Annotated[NvU64, 32]
  pmaChannelIdx: Annotated[NvU32, 40]
NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14 = struct_NVB0CC_CTRL_PMA_STREAM_UPDATE_GET_PUT_PARAMS_v1A_14
rpc_ctrl_pma_stream_update_get_put_v1A_14 = struct_rpc_ctrl_pma_stream_update_get_put_v1A_14
rpc_ctrl_pma_stream_update_get_put_v = struct_rpc_ctrl_pma_stream_update_get_put_v1A_14
@record
class struct_rpc_ctrl_fb_get_info_v2_v25_0A:
  SIZE = 452
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v25_0A, 8]
@record
class struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v25_0A:
  SIZE = 444
  fbInfoListSize: Annotated[NvU32, 0]
  fbInfoList: Annotated[Array[NV2080_CTRL_FB_INFO_v1A_15, Literal[55]], 4]
NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v25_0A = struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v25_0A
@record
class struct_NV2080_CTRL_FB_INFO_v1A_15:
  SIZE = 8
  index: Annotated[NvU32, 0]
  data: Annotated[NvU32, 4]
NV2080_CTRL_FB_INFO_v1A_15 = struct_NV2080_CTRL_FB_INFO_v1A_15
rpc_ctrl_fb_get_info_v2_v25_0A = struct_rpc_ctrl_fb_get_info_v2_v25_0A
@record
class struct_rpc_ctrl_fb_get_info_v2_v27_00:
  SIZE = 468
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v27_00, 8]
@record
class struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v27_00:
  SIZE = 460
  fbInfoListSize: Annotated[NvU32, 0]
  fbInfoList: Annotated[Array[NV2080_CTRL_FB_INFO_v1A_15, Literal[57]], 4]
NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v27_00 = struct_NV2080_CTRL_FB_GET_INFO_V2_PARAMS_v27_00
rpc_ctrl_fb_get_info_v2_v27_00 = struct_rpc_ctrl_fb_get_info_v2_v27_00
rpc_ctrl_fb_get_info_v2_v = struct_rpc_ctrl_fb_get_info_v2_v27_00
@record
class struct_rpc_ctrl_fifo_set_channel_properties_v1A_16:
  SIZE = 24
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV0080_CTRL_FIFO_SET_CHANNEL_PROPERTIES_PARAMS_v03_00, 8]
@record
class struct_NV0080_CTRL_FIFO_SET_CHANNEL_PROPERTIES_PARAMS_v03_00:
  SIZE = 16
  hChannel: Annotated[NvHandle, 0]
  property: Annotated[NvU32, 4]
  value: Annotated[NvU64, 8]
NV0080_CTRL_FIFO_SET_CHANNEL_PROPERTIES_PARAMS_v03_00 = struct_NV0080_CTRL_FIFO_SET_CHANNEL_PROPERTIES_PARAMS_v03_00
rpc_ctrl_fifo_set_channel_properties_v1A_16 = struct_rpc_ctrl_fifo_set_channel_properties_v1A_16
rpc_ctrl_fifo_set_channel_properties_v = struct_rpc_ctrl_fifo_set_channel_properties_v1A_16
@record
class struct_rpc_ctrl_gpu_evict_ctx_v1A_1C:
  SIZE = 28
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00, 8]
@record
class struct_NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00:
  SIZE = 20
  engineType: Annotated[NvU32, 0]
  hClient: Annotated[NvHandle, 4]
  ChID: Annotated[NvU32, 8]
  hChanClient: Annotated[NvHandle, 12]
  hObject: Annotated[NvHandle, 16]
NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00 = struct_NV2080_CTRL_GPU_EVICT_CTX_PARAMS_v03_00
rpc_ctrl_gpu_evict_ctx_v1A_1C = struct_rpc_ctrl_gpu_evict_ctx_v1A_1C
rpc_ctrl_gpu_evict_ctx_v = struct_rpc_ctrl_gpu_evict_ctx_v1A_1C
@record
class struct_rpc_ctrl_fb_get_fs_info_v24_00:
  SIZE = 3856
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v24_00, 8]
@record
class struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v24_00:
  SIZE = 3848
  numQueries: Annotated[NvU16, 0]
  reserved: Annotated[Array[NvU8, Literal[6]], 2]
  queries: Annotated[Array[NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D, Literal[120]], 8]
NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v24_00 = struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v24_00
@record
class struct_NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D:
  SIZE = 32
  queryType: Annotated[NvU16, 0]
  reserved: Annotated[Array[NvU8, Literal[2]], 2]
  status: Annotated[NvU32, 4]
  queryParams: Annotated[NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D, 8]
NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_QUERY_v1A_1D
@record
class union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D:
  SIZE = 24
  inv: Annotated[NV2080_CTRL_FB_FS_INFO_INVALID_QUERY_PARAMS_v1A_1D, 0]
  fbp: Annotated[NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D, 0]
  ltc: Annotated[NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D, 0]
  lts: Annotated[NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D, 0]
  fbpa: Annotated[NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D, 0]
  rop: Annotated[NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D, 0]
  dmLtc: Annotated[NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D, 0]
  dmLts: Annotated[NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D, 0]
  dmFbpa: Annotated[NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D, 0]
  dmRop: Annotated[NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D, 0]
  dmFbpaSubp: Annotated[NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D, 0]
  fbpaSubp: Annotated[NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D, 0]
  fbpLogicalMap: Annotated[NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D, 0]
NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D = union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v1A_1D
@record
class struct_NV2080_CTRL_FB_FS_INFO_INVALID_QUERY_PARAMS_v1A_1D:
  SIZE = 24
  data: Annotated[Array[NvU8, Literal[24]], 0]
NV2080_CTRL_FB_FS_INFO_INVALID_QUERY_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_INVALID_QUERY_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D:
  SIZE = 16
  swizzId: Annotated[NvU32, 0]
  fbpEnMask: Annotated[NvU64, 8]
NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D:
  SIZE = 8
  fbpIndex: Annotated[NvU32, 0]
  ltcEnMask: Annotated[NvU32, 4]
NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D:
  SIZE = 8
  fbpIndex: Annotated[NvU32, 0]
  ltsEnMask: Annotated[NvU32, 4]
NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D:
  SIZE = 8
  fbpIndex: Annotated[NvU32, 0]
  fbpaEnMask: Annotated[NvU32, 4]
NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D:
  SIZE = 8
  fbpIndex: Annotated[NvU32, 0]
  ropEnMask: Annotated[NvU32, 4]
NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D:
  SIZE = 12
  fbpIndex: Annotated[NvU32, 0]
  swizzId: Annotated[NvU32, 4]
  ltcEnMask: Annotated[NvU32, 8]
NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D:
  SIZE = 12
  fbpIndex: Annotated[NvU32, 0]
  swizzId: Annotated[NvU32, 4]
  ltsEnMask: Annotated[NvU32, 8]
NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D:
  SIZE = 12
  fbpIndex: Annotated[NvU32, 0]
  swizzId: Annotated[NvU32, 4]
  fbpaEnMask: Annotated[NvU32, 8]
NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D:
  SIZE = 12
  fbpIndex: Annotated[NvU32, 0]
  swizzId: Annotated[NvU32, 4]
  ropEnMask: Annotated[NvU32, 8]
NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D:
  SIZE = 16
  fbpIndex: Annotated[NvU32, 0]
  swizzId: Annotated[NvU32, 4]
  fbpaSubpEnMask: Annotated[NvU64, 8]
NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D:
  SIZE = 8
  fbpIndex: Annotated[NvU32, 0]
  fbpaSubpEnMask: Annotated[NvU32, 4]
NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D:
  SIZE = 8
  fbpIndex: Annotated[NvU32, 0]
  fbpLogicalIndex: Annotated[NvU32, 4]
NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D = struct_NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D
rpc_ctrl_fb_get_fs_info_v24_00 = struct_rpc_ctrl_fb_get_fs_info_v24_00
@record
class struct_rpc_ctrl_fb_get_fs_info_v26_04:
  SIZE = 3856
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v26_04, 8]
@record
class struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v26_04:
  SIZE = 3848
  numQueries: Annotated[NvU16, 0]
  reserved: Annotated[Array[NvU8, Literal[6]], 2]
  queries: Annotated[Array[NV2080_CTRL_FB_FS_INFO_QUERY_v26_04, Literal[120]], 8]
NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v26_04 = struct_NV2080_CTRL_FB_GET_FS_INFO_PARAMS_v26_04
@record
class struct_NV2080_CTRL_FB_FS_INFO_QUERY_v26_04:
  SIZE = 32
  queryType: Annotated[NvU16, 0]
  reserved: Annotated[Array[NvU8, Literal[2]], 2]
  status: Annotated[NvU32, 4]
  queryParams: Annotated[NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04, 8]
NV2080_CTRL_FB_FS_INFO_QUERY_v26_04 = struct_NV2080_CTRL_FB_FS_INFO_QUERY_v26_04
@record
class union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04:
  SIZE = 24
  inv: Annotated[NV2080_CTRL_FB_FS_INFO_INVALID_QUERY_PARAMS_v1A_1D, 0]
  fbp: Annotated[NV2080_CTRL_FB_FS_INFO_FBP_MASK_PARAMS_v1A_1D, 0]
  ltc: Annotated[NV2080_CTRL_FB_FS_INFO_LTC_MASK_PARAMS_v1A_1D, 0]
  lts: Annotated[NV2080_CTRL_FB_FS_INFO_LTS_MASK_PARAMS_v1A_1D, 0]
  fbpa: Annotated[NV2080_CTRL_FB_FS_INFO_FBPA_MASK_PARAMS_v1A_1D, 0]
  rop: Annotated[NV2080_CTRL_FB_FS_INFO_ROP_MASK_PARAMS_v1A_1D, 0]
  dmLtc: Annotated[NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTC_MASK_PARAMS_v1A_1D, 0]
  dmLts: Annotated[NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LTS_MASK_PARAMS_v1A_1D, 0]
  dmFbpa: Annotated[NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_MASK_PARAMS_v1A_1D, 0]
  dmRop: Annotated[NV2080_CTRL_FB_FS_INFO_PROFILER_MON_ROP_MASK_PARAMS_v1A_1D, 0]
  dmFbpaSubp: Annotated[NV2080_CTRL_FB_FS_INFO_PROFILER_MON_FBPA_SUBP_MASK_PARAMS_v1A_1D, 0]
  fbpaSubp: Annotated[NV2080_CTRL_FB_FS_INFO_FBPA_SUBP_MASK_PARAMS_v1A_1D, 0]
  fbpLogicalMap: Annotated[NV2080_CTRL_FB_FS_INFO_FBP_LOGICAL_MAP_PARAMS_v1A_1D, 0]
  sysl2Ltc: Annotated[NV2080_CTRL_SYSL2_FS_INFO_SYSLTC_MASK_PARAMS_v26_04, 0]
  pac: Annotated[NV2080_CTRL_FB_FS_INFO_PAC_MASK_PARAMS_v26_04, 0]
  logicalLtc: Annotated[NV2080_CTRL_FB_FS_INFO_LOGICAL_LTC_MASK_PARAMS_v26_04, 0]
  dmLogicalLtc: Annotated[NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LOGICAL_LTC_MASK_PARAMS_v26_04, 0]
NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04 = union_NV2080_CTRL_FB_FS_INFO_QUERY_DATA_v26_04
@record
class struct_NV2080_CTRL_SYSL2_FS_INFO_SYSLTC_MASK_PARAMS_v26_04:
  SIZE = 8
  sysIdx: Annotated[NvU32, 0]
  sysl2LtcEnMask: Annotated[NvU32, 4]
NV2080_CTRL_SYSL2_FS_INFO_SYSLTC_MASK_PARAMS_v26_04 = struct_NV2080_CTRL_SYSL2_FS_INFO_SYSLTC_MASK_PARAMS_v26_04
@record
class struct_NV2080_CTRL_FB_FS_INFO_PAC_MASK_PARAMS_v26_04:
  SIZE = 8
  fbpIndex: Annotated[NvU32, 0]
  pacEnMask: Annotated[NvU32, 4]
NV2080_CTRL_FB_FS_INFO_PAC_MASK_PARAMS_v26_04 = struct_NV2080_CTRL_FB_FS_INFO_PAC_MASK_PARAMS_v26_04
@record
class struct_NV2080_CTRL_FB_FS_INFO_LOGICAL_LTC_MASK_PARAMS_v26_04:
  SIZE = 16
  fbpIndex: Annotated[NvU32, 0]
  logicalLtcEnMask: Annotated[NvU64, 8]
NV2080_CTRL_FB_FS_INFO_LOGICAL_LTC_MASK_PARAMS_v26_04 = struct_NV2080_CTRL_FB_FS_INFO_LOGICAL_LTC_MASK_PARAMS_v26_04
@record
class struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LOGICAL_LTC_MASK_PARAMS_v26_04:
  SIZE = 16
  fbpIndex: Annotated[NvU32, 0]
  swizzId: Annotated[NvU32, 4]
  logicalLtcEnMask: Annotated[NvU64, 8]
NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LOGICAL_LTC_MASK_PARAMS_v26_04 = struct_NV2080_CTRL_FB_FS_INFO_PROFILER_MON_LOGICAL_LTC_MASK_PARAMS_v26_04
rpc_ctrl_fb_get_fs_info_v26_04 = struct_rpc_ctrl_fb_get_fs_info_v26_04
rpc_ctrl_fb_get_fs_info_v = struct_rpc_ctrl_fb_get_fs_info_v26_04
@record
class struct_rpc_ctrl_grmgr_get_gr_fs_info_v1A_1D:
  SIZE = 1936
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_GRMGR_GET_GR_FS_INFO_PARAMS_v1A_1D, 8]
@record
class struct_NV2080_CTRL_GRMGR_GET_GR_FS_INFO_PARAMS_v1A_1D:
  SIZE = 1928
  numQueries: Annotated[NvU16, 0]
  reserved: Annotated[Array[NvU8, Literal[6]], 2]
  queries: Annotated[Array[NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D, Literal[96]], 8]
NV2080_CTRL_GRMGR_GET_GR_FS_INFO_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GET_GR_FS_INFO_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D:
  SIZE = 20
  queryType: Annotated[NvU16, 0]
  reserved: Annotated[Array[NvU8, Literal[2]], 2]
  status: Annotated[NvU32, 4]
  queryData: Annotated[NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D, 8]
NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_PARAMS_v1A_1D
@record
class union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D:
  SIZE = 12
  gpcCountData: Annotated[NV2080_CTRL_GRMGR_GR_FS_INFO_GPC_COUNT_PARAMS_v1A_1D, 0]
  chipletGpcMapData: Annotated[NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_GPC_MAP_PARAMS_v1A_1D, 0]
  tpcMaskData: Annotated[NV2080_CTRL_GRMGR_GR_FS_INFO_TPC_MASK_PARAMS_v1A_1D, 0]
  ppcMaskData: Annotated[NV2080_CTRL_GRMGR_GR_FS_INFO_PPC_MASK_PARAMS_v1A_1D, 0]
  partitionGpcMapData: Annotated[NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_GPC_MAP_PARAMS_v1A_1D, 0]
  syspipeMaskData: Annotated[NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_SYSPIPE_MASK_PARAMS_v1A_1D, 0]
  partitionChipletSyspipeData: Annotated[NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_SYSPIPE_IDS_PARAMS_v1A_1D, 0]
  dmGpcMaskData: Annotated[NV2080_CTRL_GRMGR_GR_FS_INFO_PROFILER_MON_GPC_MASK_PARAMS_v1A_1D, 0]
  partitionSyspipeIdData: Annotated[NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_SYSPIPE_ID_PARAMS_v1A_1D, 0]
  ropMaskData: Annotated[NV2080_CTRL_GRMGR_GR_FS_INFO_ROP_MASK_PARAMS_v1A_1D, 0]
NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D = union_NV2080_CTRL_GRMGR_GR_FS_INFO_QUERY_DATA_v1A_1D
@record
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_GPC_COUNT_PARAMS_v1A_1D:
  SIZE = 4
  gpcCount: Annotated[NvU32, 0]
NV2080_CTRL_GRMGR_GR_FS_INFO_GPC_COUNT_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_GPC_COUNT_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_GPC_MAP_PARAMS_v1A_1D:
  SIZE = 8
  gpcId: Annotated[NvU32, 0]
  chipletGpcMap: Annotated[NvU32, 4]
NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_GPC_MAP_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_GPC_MAP_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_TPC_MASK_PARAMS_v1A_1D:
  SIZE = 8
  gpcId: Annotated[NvU32, 0]
  tpcMask: Annotated[NvU32, 4]
NV2080_CTRL_GRMGR_GR_FS_INFO_TPC_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_TPC_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PPC_MASK_PARAMS_v1A_1D:
  SIZE = 8
  gpcId: Annotated[NvU32, 0]
  ppcMask: Annotated[NvU32, 4]
NV2080_CTRL_GRMGR_GR_FS_INFO_PPC_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PPC_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_GPC_MAP_PARAMS_v1A_1D:
  SIZE = 12
  swizzId: Annotated[NvU32, 0]
  gpcId: Annotated[NvU32, 4]
  chipletGpcMap: Annotated[NvU32, 8]
NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_GPC_MAP_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_GPC_MAP_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_SYSPIPE_MASK_PARAMS_v1A_1D:
  SIZE = 4
  chipletSyspipeMask: Annotated[NvU32, 0]
NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_SYSPIPE_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_CHIPLET_SYSPIPE_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_SYSPIPE_IDS_PARAMS_v1A_1D:
  SIZE = 12
  swizzId: Annotated[NvU16, 0]
  physSyspipeIdCount: Annotated[NvU16, 2]
  physSyspipeId: Annotated[Array[NvU8, Literal[8]], 4]
NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_SYSPIPE_IDS_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_CHIPLET_SYSPIPE_IDS_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PROFILER_MON_GPC_MASK_PARAMS_v1A_1D:
  SIZE = 12
  swizzId: Annotated[NvU32, 0]
  grIdx: Annotated[NvU32, 4]
  gpcEnMask: Annotated[NvU32, 8]
NV2080_CTRL_GRMGR_GR_FS_INFO_PROFILER_MON_GPC_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PROFILER_MON_GPC_MASK_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_SYSPIPE_ID_PARAMS_v1A_1D:
  SIZE = 4
  syspipeId: Annotated[NvU32, 0]
NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_SYSPIPE_ID_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_PARTITION_SYSPIPE_ID_PARAMS_v1A_1D
@record
class struct_NV2080_CTRL_GRMGR_GR_FS_INFO_ROP_MASK_PARAMS_v1A_1D:
  SIZE = 8
  gpcId: Annotated[NvU32, 0]
  ropMask: Annotated[NvU32, 4]
NV2080_CTRL_GRMGR_GR_FS_INFO_ROP_MASK_PARAMS_v1A_1D = struct_NV2080_CTRL_GRMGR_GR_FS_INFO_ROP_MASK_PARAMS_v1A_1D
rpc_ctrl_grmgr_get_gr_fs_info_v1A_1D = struct_rpc_ctrl_grmgr_get_gr_fs_info_v1A_1D
rpc_ctrl_grmgr_get_gr_fs_info_v = struct_rpc_ctrl_grmgr_get_gr_fs_info_v1A_1D
@record
class struct_rpc_ctrl_stop_channel_v1A_1E:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVA06F_CTRL_STOP_CHANNEL_PARAMS_v1A_1E, 8]
@record
class struct_NVA06F_CTRL_STOP_CHANNEL_PARAMS_v1A_1E:
  SIZE = 1
  bImmediate: Annotated[NvBool, 0]
NVA06F_CTRL_STOP_CHANNEL_PARAMS_v1A_1E = struct_NVA06F_CTRL_STOP_CHANNEL_PARAMS_v1A_1E
rpc_ctrl_stop_channel_v1A_1E = struct_rpc_ctrl_stop_channel_v1A_1E
rpc_ctrl_stop_channel_v = struct_rpc_ctrl_stop_channel_v1A_1E
@record
class struct_rpc_ctrl_gr_pc_sampling_mode_v1A_1F:
  SIZE = 32
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_GR_PC_SAMPLING_MODE_PARAMS_v1A_1F, 8]
@record
class struct_NV2080_CTRL_GR_PC_SAMPLING_MODE_PARAMS_v1A_1F:
  SIZE = 24
  hChannel: Annotated[NvHandle, 0]
  samplingMode: Annotated[NvU32, 4]
  grRouteInfo: Annotated[NV2080_CTRL_GR_ROUTE_INFO_v12_01, 8]
NV2080_CTRL_GR_PC_SAMPLING_MODE_PARAMS_v1A_1F = struct_NV2080_CTRL_GR_PC_SAMPLING_MODE_PARAMS_v1A_1F
rpc_ctrl_gr_pc_sampling_mode_v1A_1F = struct_rpc_ctrl_gr_pc_sampling_mode_v1A_1F
rpc_ctrl_gr_pc_sampling_mode_v = struct_rpc_ctrl_gr_pc_sampling_mode_v1A_1F
@record
class struct_rpc_ctrl_perf_rated_tdp_get_status_v1A_1F:
  SIZE = 40
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_PERF_RATED_TDP_STATUS_PARAMS_v1A_1F, 8]
@record
class struct_NV2080_CTRL_PERF_RATED_TDP_STATUS_PARAMS_v1A_1F:
  SIZE = 32
  rm: Annotated[PERF_RATED_TDP_RM_INTERNAL_STATE_STRUCT_v1A_1F, 0]
  output: Annotated[NV2080_CTRL_PERF_RATED_TDP_ACTION, 8]
  inputs: Annotated[Array[NV2080_CTRL_PERF_RATED_TDP_ACTION, Literal[5]], 12]
NV2080_CTRL_PERF_RATED_TDP_STATUS_PARAMS_v1A_1F = struct_NV2080_CTRL_PERF_RATED_TDP_STATUS_PARAMS_v1A_1F
@record
class struct_PERF_RATED_TDP_RM_INTERNAL_STATE_STRUCT_v1A_1F:
  SIZE = 8
  clientActiveMask: Annotated[NvU32, 0]
  bRegkeyLimitRatedTdp: Annotated[NvU8, 4]
PERF_RATED_TDP_RM_INTERNAL_STATE_STRUCT_v1A_1F = struct_PERF_RATED_TDP_RM_INTERNAL_STATE_STRUCT_v1A_1F
enum_NV2080_CTRL_PERF_RATED_TDP_ACTION = CEnum(Annotated[int, ctypes.c_uint32])
NV2080_CTRL_PERF_RATED_TDP_ACTION_DEFAULT = enum_NV2080_CTRL_PERF_RATED_TDP_ACTION.define('NV2080_CTRL_PERF_RATED_TDP_ACTION_DEFAULT', 0)
NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_EXCEED = enum_NV2080_CTRL_PERF_RATED_TDP_ACTION.define('NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_EXCEED', 1)
NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_LIMIT = enum_NV2080_CTRL_PERF_RATED_TDP_ACTION.define('NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_LIMIT', 2)
NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_LOCK = enum_NV2080_CTRL_PERF_RATED_TDP_ACTION.define('NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_LOCK', 3)
NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_FLOOR = enum_NV2080_CTRL_PERF_RATED_TDP_ACTION.define('NV2080_CTRL_PERF_RATED_TDP_ACTION_FORCE_FLOOR', 4)

NV2080_CTRL_PERF_RATED_TDP_ACTION = enum_NV2080_CTRL_PERF_RATED_TDP_ACTION
rpc_ctrl_perf_rated_tdp_get_status_v1A_1F = struct_rpc_ctrl_perf_rated_tdp_get_status_v1A_1F
rpc_ctrl_perf_rated_tdp_get_status_v = struct_rpc_ctrl_perf_rated_tdp_get_status_v1A_1F
@record
class struct_rpc_ctrl_perf_rated_tdp_set_control_v1A_1F:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_PERF_RATED_TDP_CONTROL_PARAMS_v1A_1F, 8]
@record
class struct_NV2080_CTRL_PERF_RATED_TDP_CONTROL_PARAMS_v1A_1F:
  SIZE = 8
  client: Annotated[NV2080_CTRL_PERF_RATED_TDP_CLIENT, 0]
  input: Annotated[NV2080_CTRL_PERF_RATED_TDP_ACTION, 4]
NV2080_CTRL_PERF_RATED_TDP_CONTROL_PARAMS_v1A_1F = struct_NV2080_CTRL_PERF_RATED_TDP_CONTROL_PARAMS_v1A_1F
enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT = CEnum(Annotated[int, ctypes.c_uint32])
NV2080_CTRL_PERF_RATED_TDP_CLIENT_RM = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT.define('NV2080_CTRL_PERF_RATED_TDP_CLIENT_RM', 0)
NV2080_CTRL_PERF_RATED_TDP_CLIENT_WAR_BUG_1785342 = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT.define('NV2080_CTRL_PERF_RATED_TDP_CLIENT_WAR_BUG_1785342', 1)
NV2080_CTRL_PERF_RATED_TDP_CLIENT_GLOBAL = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT.define('NV2080_CTRL_PERF_RATED_TDP_CLIENT_GLOBAL', 2)
NV2080_CTRL_PERF_RATED_TDP_CLIENT_OS = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT.define('NV2080_CTRL_PERF_RATED_TDP_CLIENT_OS', 3)
NV2080_CTRL_PERF_RATED_TDP_CLIENT_PROFILE = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT.define('NV2080_CTRL_PERF_RATED_TDP_CLIENT_PROFILE', 4)
NV2080_CTRL_PERF_RATED_TDP_CLIENT_NUM_CLIENTS = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT.define('NV2080_CTRL_PERF_RATED_TDP_CLIENT_NUM_CLIENTS', 5)

NV2080_CTRL_PERF_RATED_TDP_CLIENT = enum_NV2080_CTRL_PERF_RATED_TDP_CLIENT
rpc_ctrl_perf_rated_tdp_set_control_v1A_1F = struct_rpc_ctrl_perf_rated_tdp_set_control_v1A_1F
rpc_ctrl_perf_rated_tdp_set_control_v = struct_rpc_ctrl_perf_rated_tdp_set_control_v1A_1F
@record
class struct_rpc_ctrl_timer_set_gr_tick_freq_v1A_1F:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_CMD_TIMER_SET_GR_TICK_FREQ_PARAMS_v1A_1F, 8]
@record
class struct_NV2080_CTRL_CMD_TIMER_SET_GR_TICK_FREQ_PARAMS_v1A_1F:
  SIZE = 1
  bSetMaxFreq: Annotated[NvBool, 0]
NV2080_CTRL_CMD_TIMER_SET_GR_TICK_FREQ_PARAMS_v1A_1F = struct_NV2080_CTRL_CMD_TIMER_SET_GR_TICK_FREQ_PARAMS_v1A_1F
rpc_ctrl_timer_set_gr_tick_freq_v1A_1F = struct_rpc_ctrl_timer_set_gr_tick_freq_v1A_1F
rpc_ctrl_timer_set_gr_tick_freq_v = struct_rpc_ctrl_timer_set_gr_tick_freq_v1A_1F
@record
class struct_rpc_ctrl_free_pma_stream_v1A_1F:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_FREE_PMA_STREAM_PARAMS_v1A_1F, 8]
@record
class struct_NVB0CC_CTRL_FREE_PMA_STREAM_PARAMS_v1A_1F:
  SIZE = 4
  pmaChannelIdx: Annotated[NvU32, 0]
NVB0CC_CTRL_FREE_PMA_STREAM_PARAMS_v1A_1F = struct_NVB0CC_CTRL_FREE_PMA_STREAM_PARAMS_v1A_1F
rpc_ctrl_free_pma_stream_v1A_1F = struct_rpc_ctrl_free_pma_stream_v1A_1F
rpc_ctrl_free_pma_stream_v = struct_rpc_ctrl_free_pma_stream_v1A_1F
@record
class struct_rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v1A_23:
  SIZE = 32
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23, 8]
@record
class struct_NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23:
  SIZE = 24
  base: Annotated[NvU64, 0]
  size: Annotated[NvU64, 8]
  addressSpace: Annotated[NvU32, 16]
  cacheAttrib: Annotated[NvU32, 20]
NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23 = struct_NV2080_CTRL_FIFO_SETUP_VF_ZOMBIE_SUBCTX_PDB_PARAMS_v1A_23
rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v1A_23 = struct_rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v1A_23
rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v = struct_rpc_ctrl_fifo_setup_vf_zombie_subctx_pdb_v1A_23
@record
class struct_rpc_ctrl_dbg_set_single_sm_single_step_v1C_02:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV83DE_CTRL_DEBUG_SET_SINGLE_SM_SINGLE_STEP_PARAMS_v1C_02, 8]
@record
class struct_NV83DE_CTRL_DEBUG_SET_SINGLE_SM_SINGLE_STEP_PARAMS_v1C_02:
  SIZE = 8
  smID: Annotated[NvU32, 0]
  bSingleStep: Annotated[NvBool, 4]
NV83DE_CTRL_DEBUG_SET_SINGLE_SM_SINGLE_STEP_PARAMS_v1C_02 = struct_NV83DE_CTRL_DEBUG_SET_SINGLE_SM_SINGLE_STEP_PARAMS_v1C_02
rpc_ctrl_dbg_set_single_sm_single_step_v1C_02 = struct_rpc_ctrl_dbg_set_single_sm_single_step_v1C_02
rpc_ctrl_dbg_set_single_sm_single_step_v = struct_rpc_ctrl_dbg_set_single_sm_single_step_v1C_02
@record
class struct_rpc_ctrl_gr_get_tpc_partition_mode_v1C_04:
  SIZE = 40
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04, 8]
@record
class struct_NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04:
  SIZE = 32
  hChannelGroup: Annotated[NvHandle, 0]
  mode: Annotated[NV0080_CTRL_GR_TPC_PARTITION_MODE, 4]
  bEnableAllTpcs: Annotated[NvBool, 8]
  grRouteInfo: Annotated[NV2080_CTRL_GR_ROUTE_INFO_v12_01, 16]
NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04 = struct_NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04
enum_NV0080_CTRL_GR_TPC_PARTITION_MODE = CEnum(Annotated[int, ctypes.c_uint32])
NV0080_CTRL_GR_TPC_PARTITION_MODE_NONE = enum_NV0080_CTRL_GR_TPC_PARTITION_MODE.define('NV0080_CTRL_GR_TPC_PARTITION_MODE_NONE', 0)
NV0080_CTRL_GR_TPC_PARTITION_MODE_STATIC = enum_NV0080_CTRL_GR_TPC_PARTITION_MODE.define('NV0080_CTRL_GR_TPC_PARTITION_MODE_STATIC', 1)
NV0080_CTRL_GR_TPC_PARTITION_MODE_DYNAMIC = enum_NV0080_CTRL_GR_TPC_PARTITION_MODE.define('NV0080_CTRL_GR_TPC_PARTITION_MODE_DYNAMIC', 2)

NV0080_CTRL_GR_TPC_PARTITION_MODE = enum_NV0080_CTRL_GR_TPC_PARTITION_MODE
rpc_ctrl_gr_get_tpc_partition_mode_v1C_04 = struct_rpc_ctrl_gr_get_tpc_partition_mode_v1C_04
rpc_ctrl_gr_get_tpc_partition_mode_v = struct_rpc_ctrl_gr_get_tpc_partition_mode_v1C_04
@record
class struct_rpc_ctrl_gr_set_tpc_partition_mode_v1C_04:
  SIZE = 40
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV0080_CTRL_GR_TPC_PARTITION_MODE_PARAMS_v1C_04, 8]
rpc_ctrl_gr_set_tpc_partition_mode_v1C_04 = struct_rpc_ctrl_gr_set_tpc_partition_mode_v1C_04
rpc_ctrl_gr_set_tpc_partition_mode_v = struct_rpc_ctrl_gr_set_tpc_partition_mode_v1C_04
@record
class struct_rpc_ctrl_internal_promote_fault_method_buffers_v1E_07:
  SIZE = 96
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVA06C_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS_PARAMS_v1E_07, 8]
@record
class struct_NVA06C_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS_PARAMS_v1E_07:
  SIZE = 88
  methodBufferMemdesc: Annotated[Array[NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07, Literal[2]], 0]
  bar2Addr: Annotated[Array[NvU64, Literal[2]], 64]
  numValidEntries: Annotated[NvU32, 80]
NVA06C_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS_PARAMS_v1E_07 = struct_NVA06C_CTRL_INTERNAL_PROMOTE_FAULT_METHOD_BUFFERS_PARAMS_v1E_07
@record
class struct_NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07:
  SIZE = 32
  base: Annotated[NvU64, 0]
  size: Annotated[NvU64, 8]
  alignment: Annotated[NvU64, 16]
  addressSpace: Annotated[NvU32, 24]
  cpuCacheAttrib: Annotated[NvU32, 28]
NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07 = struct_NV2080_CTRL_INTERNAL_MEMDESC_INFO_v1E_07
rpc_ctrl_internal_promote_fault_method_buffers_v1E_07 = struct_rpc_ctrl_internal_promote_fault_method_buffers_v1E_07
rpc_ctrl_internal_promote_fault_method_buffers_v = struct_rpc_ctrl_internal_promote_fault_method_buffers_v1E_07
@record
class struct_rpc_ctrl_internal_memsys_set_zbc_referenced_v1F_05:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_CMD_INTERNAL_MEMSYS_SET_ZBC_REFERENCED_v1F_05, 8]
@record
class struct_NV2080_CTRL_CMD_INTERNAL_MEMSYS_SET_ZBC_REFERENCED_v1F_05:
  SIZE = 1
  bZbcSurfacesExist: Annotated[NvBool, 0]
NV2080_CTRL_CMD_INTERNAL_MEMSYS_SET_ZBC_REFERENCED_v1F_05 = struct_NV2080_CTRL_CMD_INTERNAL_MEMSYS_SET_ZBC_REFERENCED_v1F_05
rpc_ctrl_internal_memsys_set_zbc_referenced_v1F_05 = struct_rpc_ctrl_internal_memsys_set_zbc_referenced_v1F_05
rpc_ctrl_internal_memsys_set_zbc_referenced_v = struct_rpc_ctrl_internal_memsys_set_zbc_referenced_v1F_05
@record
class struct_rpc_ctrl_fabric_memory_describe_v1E_0C:
  SIZE = 2080
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C, 8]
@record
class struct_NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C:
  SIZE = 2072
  offset: Annotated[NvU64, 0]
  totalPfns: Annotated[NvU64, 8]
  pfnArray: Annotated[Array[NvU32, Literal[512]], 16]
  numPfns: Annotated[NvU32, 2064]
NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C = struct_NV00F8_CTRL_DESCRIBE_PARAMS_v1E_0C
rpc_ctrl_fabric_memory_describe_v1E_0C = struct_rpc_ctrl_fabric_memory_describe_v1E_0C
rpc_ctrl_fabric_memory_describe_v = struct_rpc_ctrl_fabric_memory_describe_v1E_0C
@record
class struct_rpc_ctrl_fabric_mem_stats_v1E_0C:
  SIZE = 24
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_FLA_GET_FABRIC_MEM_STATS_PARAMS_v1E_0C, 8]
@record
class struct_NV2080_CTRL_FLA_GET_FABRIC_MEM_STATS_PARAMS_v1E_0C:
  SIZE = 16
  totalSize: Annotated[NvU64, 0]
  freeSize: Annotated[NvU64, 8]
NV2080_CTRL_FLA_GET_FABRIC_MEM_STATS_PARAMS_v1E_0C = struct_NV2080_CTRL_FLA_GET_FABRIC_MEM_STATS_PARAMS_v1E_0C
rpc_ctrl_fabric_mem_stats_v1E_0C = struct_rpc_ctrl_fabric_mem_stats_v1E_0C
rpc_ctrl_fabric_mem_stats_v = struct_rpc_ctrl_fabric_mem_stats_v1E_0C
@record
class struct_rpc_ctrl_bus_set_p2p_mapping_v21_03:
  SIZE = 44
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03, 8]
@record
class struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03:
  SIZE = 36
  connectionType: Annotated[NvU32, 0]
  peerId: Annotated[NvU32, 4]
  bSpaAccessOnly: Annotated[NvU32, 8]
  bUseUuid: Annotated[NvBool, 12]
  remoteGpuId: Annotated[NvU32, 16]
  remoteGpuUuid: Annotated[Array[NvU8, Literal[16]], 20]
NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03 = struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v21_03
rpc_ctrl_bus_set_p2p_mapping_v21_03 = struct_rpc_ctrl_bus_set_p2p_mapping_v21_03
@record
class struct_rpc_ctrl_bus_set_p2p_mapping_v29_08:
  SIZE = 48
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08, 8]
@record
class struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08:
  SIZE = 40
  connectionType: Annotated[NvU32, 0]
  peerId: Annotated[NvU32, 4]
  bEgmPeer: Annotated[NvBool, 8]
  bSpaAccessOnly: Annotated[NvU32, 12]
  bUseUuid: Annotated[NvBool, 16]
  remoteGpuId: Annotated[NvU32, 20]
  remoteGpuUuid: Annotated[Array[NvU8, Literal[16]], 24]
NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08 = struct_NV2080_CTRL_BUS_SET_P2P_MAPPING_PARAMS_v29_08
rpc_ctrl_bus_set_p2p_mapping_v29_08 = struct_rpc_ctrl_bus_set_p2p_mapping_v29_08
rpc_ctrl_bus_set_p2p_mapping_v = struct_rpc_ctrl_bus_set_p2p_mapping_v29_08
@record
class struct_rpc_ctrl_bus_unset_p2p_mapping_v21_03:
  SIZE = 40
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03, 8]
@record
class struct_NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03:
  SIZE = 32
  connectionType: Annotated[NvU32, 0]
  peerId: Annotated[NvU32, 4]
  bUseUuid: Annotated[NvBool, 8]
  remoteGpuId: Annotated[NvU32, 12]
  remoteGpuUuid: Annotated[Array[NvU8, Literal[16]], 16]
NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03 = struct_NV2080_CTRL_BUS_UNSET_P2P_MAPPING_PARAMS_v21_03
rpc_ctrl_bus_unset_p2p_mapping_v21_03 = struct_rpc_ctrl_bus_unset_p2p_mapping_v21_03
rpc_ctrl_bus_unset_p2p_mapping_v = struct_rpc_ctrl_bus_unset_p2p_mapping_v21_03
@record
class struct_rpc_ctrl_gpu_get_info_v2_v25_11:
  SIZE = 532
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_GPU_GET_INFO_V2_PARAMS_v25_11, 8]
@record
class struct_NV2080_CTRL_GPU_GET_INFO_V2_PARAMS_v25_11:
  SIZE = 524
  gpuInfoListSize: Annotated[NvU32, 0]
  gpuInfoList: Annotated[Array[NV2080_CTRL_GPU_INFO_v25_11, Literal[65]], 4]
NV2080_CTRL_GPU_GET_INFO_V2_PARAMS_v25_11 = struct_NV2080_CTRL_GPU_GET_INFO_V2_PARAMS_v25_11
@record
class struct_NV2080_CTRL_GPU_INFO_v25_11:
  SIZE = 8
  index: Annotated[NvU32, 0]
  data: Annotated[NvU32, 4]
NV2080_CTRL_GPU_INFO_v25_11 = struct_NV2080_CTRL_GPU_INFO_v25_11
rpc_ctrl_gpu_get_info_v2_v25_11 = struct_rpc_ctrl_gpu_get_info_v2_v25_11
rpc_ctrl_gpu_get_info_v2_v = struct_rpc_ctrl_gpu_get_info_v2_v25_11
@record
class struct_rpc_update_gpm_guest_buffer_info_v27_01:
  SIZE = 24
  gpfn: Annotated[NvU64, 0]
  swizzId: Annotated[NvU32, 8]
  computeId: Annotated[NvU32, 12]
  bufSize: Annotated[NvU32, 16]
  bMap: Annotated[NvBool, 20]
rpc_update_gpm_guest_buffer_info_v27_01 = struct_rpc_update_gpm_guest_buffer_info_v27_01
rpc_update_gpm_guest_buffer_info_v = struct_rpc_update_gpm_guest_buffer_info_v27_01
@record
class struct_rpc_ctrl_internal_quiesce_pma_channel_v1C_08:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL_PARAMS_v1C_08, 8]
@record
class struct_NVB0CC_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL_PARAMS_v1C_08:
  SIZE = 8
  pmaChannelIdx: Annotated[NvU32, 0]
  bMembytesPollingRequired: Annotated[NvBool, 4]
NVB0CC_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL_PARAMS_v1C_08 = struct_NVB0CC_CTRL_INTERNAL_QUIESCE_PMA_CHANNEL_PARAMS_v1C_08
rpc_ctrl_internal_quiesce_pma_channel_v1C_08 = struct_rpc_ctrl_internal_quiesce_pma_channel_v1C_08
rpc_ctrl_internal_quiesce_pma_channel_v = struct_rpc_ctrl_internal_quiesce_pma_channel_v1C_08
@record
class struct_rpc_ctrl_internal_sriov_promote_pma_stream_v1C_0C:
  SIZE = 56
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C, 8]
@record
class struct_NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C:
  SIZE = 48
  pmaChannelIdx: Annotated[NvU32, 0]
  pmaBufferVA: Annotated[NvU64, 8]
  pmaBufferSize: Annotated[NvU64, 16]
  membytesVA: Annotated[NvU64, 24]
  hwpmIBPA: Annotated[NvU64, 32]
  hwpmIBAperture: Annotated[NvU8, 40]
NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C = struct_NVB0CC_CTRL_INTERNAL_SRIOV_PROMOTE_PMA_STREAM_PARAMS_v1C_0C
rpc_ctrl_internal_sriov_promote_pma_stream_v1C_0C = struct_rpc_ctrl_internal_sriov_promote_pma_stream_v1C_0C
rpc_ctrl_internal_sriov_promote_pma_stream_v = struct_rpc_ctrl_internal_sriov_promote_pma_stream_v1C_0C
@record
class struct_rpc_ctrl_exec_partitions_create_v24_05:
  SIZE = 436
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  status: Annotated[NvU32, 8]
  execPartitionsCreate: Annotated[NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05, 12]
@record
class struct_NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05:
  SIZE = 424
  bQuery: Annotated[NvBool, 0]
  execPartCount: Annotated[NvU32, 4]
  execPartInfo: Annotated[Array[NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05, Literal[8]], 8]
  execPartId: Annotated[Array[NvU32, Literal[8]], 392]
NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05 = struct_NVC637_CTRL_EXEC_PARTITIONS_CREATE_PARAMS_v24_05
@record
class struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05:
  SIZE = 48
  gpcCount: Annotated[NvU32, 0]
  gfxGpcCount: Annotated[NvU32, 4]
  veidCount: Annotated[NvU32, 8]
  ceCount: Annotated[NvU32, 12]
  nvEncCount: Annotated[NvU32, 16]
  nvDecCount: Annotated[NvU32, 20]
  nvJpgCount: Annotated[NvU32, 24]
  ofaCount: Annotated[NvU32, 28]
  sharedEngFlag: Annotated[NvU32, 32]
  smCount: Annotated[NvU32, 36]
  spanStart: Annotated[NvU32, 40]
  computeSize: Annotated[NvU32, 44]
NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05 = struct_NVC637_CTRL_EXEC_PARTITIONS_INFO_v24_05
rpc_ctrl_exec_partitions_create_v24_05 = struct_rpc_ctrl_exec_partitions_create_v24_05
rpc_ctrl_exec_partitions_create_v = struct_rpc_ctrl_exec_partitions_create_v24_05
@record
class struct_rpc_ctrl_fla_setup_instance_mem_block_v21_05:
  SIZE = 24
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK_PARAMS_v13_04, 8]
@record
class struct_NV2080_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK_PARAMS_v13_04:
  SIZE = 16
  imbPhysAddr: Annotated[NvU64, 0]
  addrSpace: Annotated[NvU32, 8]
  flaAction: Annotated[NvU32, 12]
NV2080_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK_PARAMS_v13_04 = struct_NV2080_CTRL_FLA_SETUP_INSTANCE_MEM_BLOCK_PARAMS_v13_04
rpc_ctrl_fla_setup_instance_mem_block_v21_05 = struct_rpc_ctrl_fla_setup_instance_mem_block_v21_05
rpc_ctrl_fla_setup_instance_mem_block_v = struct_rpc_ctrl_fla_setup_instance_mem_block_v21_05
@record
class struct_rpc_ctrl_get_total_hs_credits_v21_08:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_GET_TOTAL_HS_CREDITS_PARAMS_v21_08, 8]
@record
class struct_NVB0CC_CTRL_GET_TOTAL_HS_CREDITS_PARAMS_v21_08:
  SIZE = 4
  numCredits: Annotated[NvU32, 0]
NVB0CC_CTRL_GET_TOTAL_HS_CREDITS_PARAMS_v21_08 = struct_NVB0CC_CTRL_GET_TOTAL_HS_CREDITS_PARAMS_v21_08
rpc_ctrl_get_total_hs_credits_v21_08 = struct_rpc_ctrl_get_total_hs_credits_v21_08
rpc_ctrl_get_total_hs_credits_v = struct_rpc_ctrl_get_total_hs_credits_v21_08
@record
class struct_rpc_ctrl_get_hs_credits_v21_08:
  SIZE = 264
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08, 8]
@record
class struct_NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08:
  SIZE = 256
  pmaChannelIdx: Annotated[NvU8, 0]
  numEntries: Annotated[NvU8, 1]
  statusInfo: Annotated[NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08, 2]
  creditInfo: Annotated[Array[NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08, Literal[63]], 4]
NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08 = struct_NVB0CC_CTRL_GET_HS_CREDITS_PARAMS_v21_08
@record
class struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08:
  SIZE = 2
  status: Annotated[NvU8, 0]
  entryIndex: Annotated[NvU8, 1]
NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08 = struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08
@record
class struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08:
  SIZE = 4
  chipletType: Annotated[NvU8, 0]
  chipletIndex: Annotated[NvU8, 1]
  numCredits: Annotated[NvU16, 2]
NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08 = struct_NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08
rpc_ctrl_get_hs_credits_v21_08 = struct_rpc_ctrl_get_hs_credits_v21_08
rpc_ctrl_get_hs_credits_v = struct_rpc_ctrl_get_hs_credits_v21_08
@record
class struct_rpc_ctrl_reserve_hes_v29_07:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_RESERVE_HES_PARAMS_v29_07, 8]
@record
class struct_NVB0CC_CTRL_RESERVE_HES_PARAMS_v29_07:
  SIZE = 8
  type: Annotated[NvU32, 0]
  reserveParams: Annotated[NVB0CC_CTRL_HES_RESERVATION_UNION_v29_07, 4]
NVB0CC_CTRL_RESERVE_HES_PARAMS_v29_07 = struct_NVB0CC_CTRL_RESERVE_HES_PARAMS_v29_07
@record
class struct_NVB0CC_CTRL_HES_RESERVATION_UNION_v29_07:
  SIZE = 1
  cwd: Annotated[NVB0CC_CTRL_RESERVE_HES_CWD_PARAMS_v29_07, 0]
NVB0CC_CTRL_HES_RESERVATION_UNION_v29_07 = struct_NVB0CC_CTRL_HES_RESERVATION_UNION_v29_07
@record
class struct_NVB0CC_CTRL_RESERVE_HES_CWD_PARAMS_v29_07:
  SIZE = 1
  ctxsw: Annotated[NvBool, 0]
NVB0CC_CTRL_RESERVE_HES_CWD_PARAMS_v29_07 = struct_NVB0CC_CTRL_RESERVE_HES_CWD_PARAMS_v29_07
rpc_ctrl_reserve_hes_v29_07 = struct_rpc_ctrl_reserve_hes_v29_07
rpc_ctrl_reserve_hes_v = struct_rpc_ctrl_reserve_hes_v29_07
@record
class struct_rpc_ctrl_release_hes_v29_07:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_RELEASE_HES_PARAMS_v29_07, 8]
@record
class struct_NVB0CC_CTRL_RELEASE_HES_PARAMS_v29_07:
  SIZE = 4
  type: Annotated[NvU32, 0]
NVB0CC_CTRL_RELEASE_HES_PARAMS_v29_07 = struct_NVB0CC_CTRL_RELEASE_HES_PARAMS_v29_07
rpc_ctrl_release_hes_v29_07 = struct_rpc_ctrl_release_hes_v29_07
rpc_ctrl_release_hes_v = struct_rpc_ctrl_release_hes_v29_07
@record
class struct_rpc_ctrl_reserve_ccu_prof_v29_07:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_RESERVE_CCUPROF_PARAMS_v29_07, 8]
@record
class struct_NVB0CC_CTRL_RESERVE_CCUPROF_PARAMS_v29_07:
  SIZE = 1
  ctxsw: Annotated[NvBool, 0]
NVB0CC_CTRL_RESERVE_CCUPROF_PARAMS_v29_07 = struct_NVB0CC_CTRL_RESERVE_CCUPROF_PARAMS_v29_07
rpc_ctrl_reserve_ccu_prof_v29_07 = struct_rpc_ctrl_reserve_ccu_prof_v29_07
rpc_ctrl_reserve_ccu_prof_v = struct_rpc_ctrl_reserve_ccu_prof_v29_07
@record
class struct_rpc_ctrl_release_ccu_prof_v29_07:
  SIZE = 8
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
rpc_ctrl_release_ccu_prof_v29_07 = struct_rpc_ctrl_release_ccu_prof_v29_07
rpc_ctrl_release_ccu_prof_v = struct_rpc_ctrl_release_ccu_prof_v29_07
@record
class struct_rpc_ctrl_set_hs_credits_v21_08:
  SIZE = 264
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08, 8]
@record
class struct_NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08:
  SIZE = 256
  pmaChannelIdx: Annotated[NvU8, 0]
  numEntries: Annotated[NvU8, 1]
  statusInfo: Annotated[NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_STATUS_v21_08, 2]
  creditInfo: Annotated[Array[NVB0CC_CTRL_PMA_STREAM_HS_CREDITS_INFO_v21_08, Literal[63]], 4]
NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08 = struct_NVB0CC_CTRL_SET_HS_CREDITS_PARAMS_v21_08
rpc_ctrl_set_hs_credits_v21_08 = struct_rpc_ctrl_set_hs_credits_v21_08
rpc_ctrl_set_hs_credits_v = struct_rpc_ctrl_set_hs_credits_v21_08
@record
class struct_rpc_ctrl_pm_area_pc_sampler_v21_0B:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  cmd: Annotated[NvU32, 8]
rpc_ctrl_pm_area_pc_sampler_v21_0B = struct_rpc_ctrl_pm_area_pc_sampler_v21_0B
rpc_ctrl_pm_area_pc_sampler_v = struct_rpc_ctrl_pm_area_pc_sampler_v21_0B
@record
class struct_rpc_ctrl_exec_partitions_delete_v1F_0A:
  SIZE = 44
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  execPartitionsDelete: Annotated[NVC637_CTRL_EXEC_PARTITIONS_DELETE_PARAMS_v18_05, 8]
@record
class struct_NVC637_CTRL_EXEC_PARTITIONS_DELETE_PARAMS_v18_05:
  SIZE = 36
  execPartCount: Annotated[NvU32, 0]
  execPartId: Annotated[Array[NvU32, Literal[8]], 4]
NVC637_CTRL_EXEC_PARTITIONS_DELETE_PARAMS_v18_05 = struct_NVC637_CTRL_EXEC_PARTITIONS_DELETE_PARAMS_v18_05
rpc_ctrl_exec_partitions_delete_v1F_0A = struct_rpc_ctrl_exec_partitions_delete_v1F_0A
rpc_ctrl_exec_partitions_delete_v = struct_rpc_ctrl_exec_partitions_delete_v1F_0A
@record
class struct_rpc_ctrl_gpfifo_get_work_submit_token_v1F_0A:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  workSubmitToken: Annotated[NVC36F_CTRL_CMD_GPFIFO_GET_WORK_SUBMIT_TOKEN_PARAMS_v08_00, 8]
@record
class struct_NVC36F_CTRL_CMD_GPFIFO_GET_WORK_SUBMIT_TOKEN_PARAMS_v08_00:
  SIZE = 4
  workSubmitToken: Annotated[NvU32, 0]
NVC36F_CTRL_CMD_GPFIFO_GET_WORK_SUBMIT_TOKEN_PARAMS_v08_00 = struct_NVC36F_CTRL_CMD_GPFIFO_GET_WORK_SUBMIT_TOKEN_PARAMS_v08_00
rpc_ctrl_gpfifo_get_work_submit_token_v1F_0A = struct_rpc_ctrl_gpfifo_get_work_submit_token_v1F_0A
rpc_ctrl_gpfifo_get_work_submit_token_v = struct_rpc_ctrl_gpfifo_get_work_submit_token_v1F_0A
@record
class struct_rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v1F_0A:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  setWorkSubmitTokenIndex: Annotated[NVC36F_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX_PARAMS_v16_04, 8]
@record
class struct_NVC36F_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX_PARAMS_v16_04:
  SIZE = 4
  index: Annotated[NvU32, 0]
NVC36F_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX_PARAMS_v16_04 = struct_NVC36F_CTRL_GPFIFO_SET_WORK_SUBMIT_TOKEN_NOTIF_INDEX_PARAMS_v16_04
rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v1F_0A = struct_rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v1F_0A
rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v = struct_rpc_ctrl_gpfifo_set_work_submit_token_notif_index_v1F_0A
@record
class struct_rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v1F_0D:
  SIZE = 16
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  vfErrContIntrMask: Annotated[NV90E6_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK_PARAMS_v18_0B, 8]
@record
class struct_NV90E6_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK_PARAMS_v18_0B:
  SIZE = 8
  eccMask: Annotated[NvU32, 0]
  nvlinkMask: Annotated[NvU32, 4]
NV90E6_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK_PARAMS_v18_0B = struct_NV90E6_CTRL_MASTER_GET_VIRTUAL_FUNCTION_ERROR_CONT_INTR_MASK_PARAMS_v18_0B
rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v1F_0D = struct_rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v1F_0D
rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v = struct_rpc_ctrl_master_get_virtual_function_error_cont_intr_mask_v1F_0D
@record
class struct_rpc_save_hibernation_data_v1E_0E:
  SIZE = 4
  remainedBytes: Annotated[NvU32, 0]
  payload: Annotated[Array[NvU8, Literal[0]], 4]
rpc_save_hibernation_data_v1E_0E = struct_rpc_save_hibernation_data_v1E_0E
rpc_save_hibernation_data_v = struct_rpc_save_hibernation_data_v1E_0E
@record
class struct_rpc_restore_hibernation_data_v1E_0E:
  SIZE = 4
  remainedBytes: Annotated[NvU32, 0]
  payload: Annotated[Array[NvU8, Literal[0]], 4]
rpc_restore_hibernation_data_v1E_0E = struct_rpc_restore_hibernation_data_v1E_0E
rpc_restore_hibernation_data_v = struct_rpc_restore_hibernation_data_v1E_0E
@record
class struct_rpc_ctrl_get_mmu_debug_mode_v1E_06:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV0090_CTRL_GET_MMU_DEBUG_MODE_PARAMS_v1E_06, 8]
@record
class struct_NV0090_CTRL_GET_MMU_DEBUG_MODE_PARAMS_v1E_06:
  SIZE = 1
  bMode: Annotated[NvBool, 0]
NV0090_CTRL_GET_MMU_DEBUG_MODE_PARAMS_v1E_06 = struct_NV0090_CTRL_GET_MMU_DEBUG_MODE_PARAMS_v1E_06
rpc_ctrl_get_mmu_debug_mode_v1E_06 = struct_rpc_ctrl_get_mmu_debug_mode_v1E_06
rpc_ctrl_get_mmu_debug_mode_v = struct_rpc_ctrl_get_mmu_debug_mode_v1E_06
@record
class struct_rpc_disable_channels_v1E_0B:
  SIZE = 4
  bDisable: Annotated[NvU32, 0]
rpc_disable_channels_v1E_0B = struct_rpc_disable_channels_v1E_0B
rpc_disable_channels_v = struct_rpc_disable_channels_v1E_0B
@record
class struct_rpc_ctrl_gpu_migratable_ops_v21_07:
  SIZE = 1840
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07, 8]
@record
class struct_NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07:
  SIZE = 1832
  hClientTarget: Annotated[NvHandle, 0]
  hChannelTarget: Annotated[NvHandle, 4]
  bNonTransactional: Annotated[NvU32, 8]
  regOpCount: Annotated[NvU32, 12]
  smIds: Annotated[Array[NvU32, Literal[50]], 16]
  regOps: Annotated[Array[NV2080_CTRL_GPU_REG_OP_v03_00, Literal[50]], 216]
  grRouteInfo: Annotated[NV2080_CTRL_GR_ROUTE_INFO_v12_01, 1816]
NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07 = struct_NV2080_CTRL_GPU_MIGRATABLE_OPS_PARAMS_v21_07
rpc_ctrl_gpu_migratable_ops_v21_07 = struct_rpc_ctrl_gpu_migratable_ops_v21_07
rpc_ctrl_gpu_migratable_ops_v = struct_rpc_ctrl_gpu_migratable_ops_v21_07
@record
class struct_rpc_invalidate_tlb_v23_03:
  SIZE = 16
  pdbAddress: Annotated[NvU64, 0]
  regVal: Annotated[NvU32, 8]
rpc_invalidate_tlb_v23_03 = struct_rpc_invalidate_tlb_v23_03
rpc_invalidate_tlb_v = struct_rpc_invalidate_tlb_v23_03
@record
class struct_rpc_get_brand_caps_v25_12:
  SIZE = 4
  brands: Annotated[NvU32, 0]
rpc_get_brand_caps_v25_12 = struct_rpc_get_brand_caps_v25_12
rpc_get_brand_caps_v = struct_rpc_get_brand_caps_v25_12
@record
class struct_rpc_gsp_set_system_info_v17_00:
  SIZE = 4
  data: Annotated[NvU32, 0]
rpc_gsp_set_system_info_v17_00 = struct_rpc_gsp_set_system_info_v17_00
rpc_gsp_set_system_info_v = struct_rpc_gsp_set_system_info_v17_00
@record
class struct_rpc_gsp_rm_alloc_v03_00:
  SIZE = 32
  hClient: Annotated[NvHandle, 0]
  hParent: Annotated[NvHandle, 4]
  hObject: Annotated[NvHandle, 8]
  hClass: Annotated[NvU32, 12]
  status: Annotated[NvU32, 16]
  paramsSize: Annotated[NvU32, 20]
  flags: Annotated[NvU32, 24]
  reserved: Annotated[Array[NvU8, Literal[4]], 28]
  params: Annotated[Array[NvU8, Literal[0]], 32]
rpc_gsp_rm_alloc_v03_00 = struct_rpc_gsp_rm_alloc_v03_00
rpc_gsp_rm_alloc_v = struct_rpc_gsp_rm_alloc_v03_00
@record
class struct_rpc_gsp_rm_control_v03_00:
  SIZE = 24
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  cmd: Annotated[NvU32, 8]
  status: Annotated[NvU32, 12]
  paramsSize: Annotated[NvU32, 16]
  flags: Annotated[NvU32, 20]
  params: Annotated[Array[NvU8, Literal[0]], 24]
rpc_gsp_rm_control_v03_00 = struct_rpc_gsp_rm_control_v03_00
rpc_gsp_rm_control_v = struct_rpc_gsp_rm_control_v03_00
@record
class struct_rpc_dump_protobuf_component_v18_12:
  SIZE = 16
  component: Annotated[NvU16, 0]
  nvDumpType: Annotated[NvU8, 2]
  countOnly: Annotated[NvBool, 3]
  bugCheckCode: Annotated[NvU32, 4]
  internalCode: Annotated[NvU32, 8]
  bufferSize: Annotated[NvU32, 12]
  blob: Annotated[Array[NvU8, Literal[0]], 16]
rpc_dump_protobuf_component_v18_12 = struct_rpc_dump_protobuf_component_v18_12
rpc_dump_protobuf_component_v = struct_rpc_dump_protobuf_component_v18_12
@record
class struct_rpc_run_cpu_sequencer_v17_00:
  SIZE = 40
  bufferSizeDWord: Annotated[NvU32, 0]
  cmdIndex: Annotated[NvU32, 4]
  regSaveArea: Annotated[Array[NvU32, Literal[8]], 8]
  commandBuffer: Annotated[Array[NvU32, Literal[0]], 40]
rpc_run_cpu_sequencer_v17_00 = struct_rpc_run_cpu_sequencer_v17_00
rpc_run_cpu_sequencer_v = struct_rpc_run_cpu_sequencer_v17_00
@record
class struct_rpc_post_event_v17_00:
  SIZE = 32
  hClient: Annotated[NvHandle, 0]
  hEvent: Annotated[NvHandle, 4]
  notifyIndex: Annotated[NvU32, 8]
  data: Annotated[NvU32, 12]
  info16: Annotated[NvU16, 16]
  status: Annotated[NvU32, 20]
  eventDataSize: Annotated[NvU32, 24]
  bNotifyList: Annotated[NvBool, 28]
  eventData: Annotated[Array[NvU8, Literal[0]], 29]
rpc_post_event_v17_00 = struct_rpc_post_event_v17_00
rpc_post_event_v = struct_rpc_post_event_v17_00
@record
class struct_rpc_rc_triggered_v17_02:
  SIZE = 48
  nv2080EngineType: Annotated[NvU32, 0]
  chid: Annotated[NvU32, 4]
  gfid: Annotated[NvU32, 8]
  exceptLevel: Annotated[NvU32, 12]
  exceptType: Annotated[NvU32, 16]
  scope: Annotated[NvU32, 20]
  partitionAttributionId: Annotated[NvU16, 24]
  mmuFaultAddrLo: Annotated[NvU32, 28]
  mmuFaultAddrHi: Annotated[NvU32, 32]
  mmuFaultType: Annotated[NvU32, 36]
  bCallbackNeeded: Annotated[NvBool, 40]
  rcJournalBufferSize: Annotated[NvU32, 44]
  rcJournalBuffer: Annotated[Array[NvU8, Literal[0]], 48]
rpc_rc_triggered_v17_02 = struct_rpc_rc_triggered_v17_02
rpc_rc_triggered_v = struct_rpc_rc_triggered_v17_02
@record
class struct_rpc_os_error_log_v17_00:
  SIZE = 268
  exceptType: Annotated[NvU32, 0]
  runlistId: Annotated[NvU32, 4]
  chid: Annotated[NvU32, 8]
  errString: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[256]], 12]
rpc_os_error_log_v17_00 = struct_rpc_os_error_log_v17_00
rpc_os_error_log_v = struct_rpc_os_error_log_v17_00
@record
class struct_rpc_rg_line_intr_v17_00:
  SIZE = 8
  head: Annotated[NvU32, 0]
  rgIntr: Annotated[NvU32, 4]
rpc_rg_line_intr_v17_00 = struct_rpc_rg_line_intr_v17_00
rpc_rg_line_intr_v = struct_rpc_rg_line_intr_v17_00
@record
class struct_rpc_display_modeset_v01_00:
  SIZE = 12
  bModesetStart: Annotated[NvBool, 0]
  minRequiredIsoBandwidthKBPS: Annotated[NvU32, 4]
  minRequiredFloorBandwidthKBPS: Annotated[NvU32, 8]
rpc_display_modeset_v01_00 = struct_rpc_display_modeset_v01_00
rpc_display_modeset_v = struct_rpc_display_modeset_v01_00
@record
class struct_rpc_gpuacct_perfmon_util_samples_v1F_0E:
  SIZE = 4048
  params: Annotated[NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E, 0]
@record
class struct_NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E:
  SIZE = 4048
  type: Annotated[NvU8, 0]
  bufSize: Annotated[NvU32, 4]
  count: Annotated[NvU32, 8]
  tracker: Annotated[NvU32, 12]
  samples: Annotated[Array[NV2080_CTRL_PERF_GPUMON_PERFMON_UTIL_SAMPLE_v1F_0E, Literal[72]], 16]
NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E = struct_NV2080_CTRL_PERF_GET_GPUMON_PERFMON_UTIL_SAMPLES_V2_PARAMS_v1F_0E
rpc_gpuacct_perfmon_util_samples_v1F_0E = struct_rpc_gpuacct_perfmon_util_samples_v1F_0E
rpc_gpuacct_perfmon_util_samples_v = struct_rpc_gpuacct_perfmon_util_samples_v1F_0E
@record
class struct_rpc_vgpu_gsp_plugin_triggered_v17_00:
  SIZE = 8
  gfid: Annotated[NvU32, 0]
  notifyIndex: Annotated[NvU32, 4]
rpc_vgpu_gsp_plugin_triggered_v17_00 = struct_rpc_vgpu_gsp_plugin_triggered_v17_00
rpc_vgpu_gsp_plugin_triggered_v = struct_rpc_vgpu_gsp_plugin_triggered_v17_00
@record
class struct_rpc_vgpu_config_event_v17_00:
  SIZE = 4
  notifyIndex: Annotated[NvU32, 0]
rpc_vgpu_config_event_v17_00 = struct_rpc_vgpu_config_event_v17_00
rpc_vgpu_config_event_v = struct_rpc_vgpu_config_event_v17_00
@record
class struct_rpc_dce_rm_init_v01_00:
  SIZE = 8
  bInit: Annotated[NvBool, 0]
  hInternalClient: Annotated[NvU32, 4]
rpc_dce_rm_init_v01_00 = struct_rpc_dce_rm_init_v01_00
rpc_dce_rm_init_v = struct_rpc_dce_rm_init_v01_00
@record
class struct_rpc_sim_read_v1E_01:
  SIZE = 264
  path: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[256]], 0]
  index: Annotated[NvU32, 256]
  count: Annotated[NvU32, 260]
rpc_sim_read_v1E_01 = struct_rpc_sim_read_v1E_01
rpc_sim_read_v = struct_rpc_sim_read_v1E_01
@record
class struct_rpc_sim_write_v1E_01:
  SIZE = 268
  path: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[256]], 0]
  index: Annotated[NvU32, 256]
  count: Annotated[NvU32, 260]
  data: Annotated[NvU32, 264]
rpc_sim_write_v1E_01 = struct_rpc_sim_write_v1E_01
rpc_sim_write_v = struct_rpc_sim_write_v1E_01
@record
class struct_rpc_ucode_libos_print_v1E_08:
  SIZE = 8
  ucodeEngDesc: Annotated[NvU32, 0]
  libosPrintBufSize: Annotated[NvU32, 4]
  libosPrintBuf: Annotated[Array[NvU8, Literal[0]], 8]
rpc_ucode_libos_print_v1E_08 = struct_rpc_ucode_libos_print_v1E_08
rpc_ucode_libos_print_v = struct_rpc_ucode_libos_print_v1E_08
@record
class struct_rpc_init_done_v17_00:
  SIZE = 4
  not_used: Annotated[NvU32, 0]
rpc_init_done_v17_00 = struct_rpc_init_done_v17_00
rpc_init_done_v = struct_rpc_init_done_v17_00
@record
class struct_rpc_semaphore_schedule_callback_v17_00:
  SIZE = 32
  GPUVA: Annotated[NvU64, 0]
  hVASpace: Annotated[NvU32, 8]
  ReleaseValue: Annotated[NvU32, 12]
  Flags: Annotated[NvU32, 16]
  completionStatus: Annotated[NvU32, 20]
  hClient: Annotated[NvHandle, 24]
  hEvent: Annotated[NvHandle, 28]
rpc_semaphore_schedule_callback_v17_00 = struct_rpc_semaphore_schedule_callback_v17_00
rpc_semaphore_schedule_callback_v = struct_rpc_semaphore_schedule_callback_v17_00
@record
class struct_rpc_timed_semaphore_release_v01_00:
  SIZE = 40
  semaphoreVA: Annotated[NvU64, 0]
  notifierVA: Annotated[NvU64, 8]
  hVASpace: Annotated[NvU32, 16]
  releaseValue: Annotated[NvU32, 20]
  completionStatus: Annotated[NvU32, 24]
  hClient: Annotated[NvHandle, 28]
  hDevice: Annotated[NvHandle, 32]
rpc_timed_semaphore_release_v01_00 = struct_rpc_timed_semaphore_release_v01_00
rpc_timed_semaphore_release_v = struct_rpc_timed_semaphore_release_v01_00
@record
class struct_rpc_perf_gpu_boost_sync_limits_callback_v17_00:
  SIZE = 16
  params: Annotated[NV2080_CTRL_INTERNAL_PERF_GPU_BOOST_SYNC_SET_LIMITS_PARAMS_v17_00, 0]
@record
class struct_NV2080_CTRL_INTERNAL_PERF_GPU_BOOST_SYNC_SET_LIMITS_PARAMS_v17_00:
  SIZE = 16
  flags: Annotated[NvU32, 0]
  bBridgeless: Annotated[NvBool, 4]
  currLimits: Annotated[Array[NvU32, Literal[2]], 8]
NV2080_CTRL_INTERNAL_PERF_GPU_BOOST_SYNC_SET_LIMITS_PARAMS_v17_00 = struct_NV2080_CTRL_INTERNAL_PERF_GPU_BOOST_SYNC_SET_LIMITS_PARAMS_v17_00
rpc_perf_gpu_boost_sync_limits_callback_v17_00 = struct_rpc_perf_gpu_boost_sync_limits_callback_v17_00
rpc_perf_gpu_boost_sync_limits_callback_v = struct_rpc_perf_gpu_boost_sync_limits_callback_v17_00
@record
class struct_rpc_perf_bridgeless_info_update_v17_00:
  SIZE = 8
  bBridgeless: Annotated[NvU64, 0]
rpc_perf_bridgeless_info_update_v17_00 = struct_rpc_perf_bridgeless_info_update_v17_00
rpc_perf_bridgeless_info_update_v = struct_rpc_perf_bridgeless_info_update_v17_00
@record
class struct_rpc_nvlink_fault_up_v17_00:
  SIZE = 4
  linkId: Annotated[NvU32, 0]
rpc_nvlink_fault_up_v17_00 = struct_rpc_nvlink_fault_up_v17_00
rpc_nvlink_fault_up_v = struct_rpc_nvlink_fault_up_v17_00
@record
class struct_rpc_nvlink_inband_received_data_256_v17_00:
  SIZE = 260
  params: Annotated[NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_256_PARAMS_v17_00, 0]
@record
class struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_256_PARAMS_v17_00:
  SIZE = 260
  dataSize: Annotated[NvU32, 0]
  data: Annotated[Array[NvU8, Literal[256]], 4]
NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_256_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_256_PARAMS_v17_00
rpc_nvlink_inband_received_data_256_v17_00 = struct_rpc_nvlink_inband_received_data_256_v17_00
rpc_nvlink_inband_received_data_256_v = struct_rpc_nvlink_inband_received_data_256_v17_00
@record
class struct_rpc_nvlink_inband_received_data_512_v17_00:
  SIZE = 516
  params: Annotated[NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_512_PARAMS_v17_00, 0]
@record
class struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_512_PARAMS_v17_00:
  SIZE = 516
  dataSize: Annotated[NvU32, 0]
  data: Annotated[Array[NvU8, Literal[512]], 4]
NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_512_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_512_PARAMS_v17_00
rpc_nvlink_inband_received_data_512_v17_00 = struct_rpc_nvlink_inband_received_data_512_v17_00
rpc_nvlink_inband_received_data_512_v = struct_rpc_nvlink_inband_received_data_512_v17_00
@record
class struct_rpc_nvlink_inband_received_data_1024_v17_00:
  SIZE = 1028
  params: Annotated[NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_1024_PARAMS_v17_00, 0]
@record
class struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_1024_PARAMS_v17_00:
  SIZE = 1028
  dataSize: Annotated[NvU32, 0]
  data: Annotated[Array[NvU8, Literal[1024]], 4]
NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_1024_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_1024_PARAMS_v17_00
rpc_nvlink_inband_received_data_1024_v17_00 = struct_rpc_nvlink_inband_received_data_1024_v17_00
rpc_nvlink_inband_received_data_1024_v = struct_rpc_nvlink_inband_received_data_1024_v17_00
@record
class struct_rpc_nvlink_inband_received_data_2048_v17_00:
  SIZE = 2052
  params: Annotated[NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_2048_PARAMS_v17_00, 0]
@record
class struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_2048_PARAMS_v17_00:
  SIZE = 2052
  dataSize: Annotated[NvU32, 0]
  data: Annotated[Array[NvU8, Literal[2048]], 4]
NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_2048_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_2048_PARAMS_v17_00
rpc_nvlink_inband_received_data_2048_v17_00 = struct_rpc_nvlink_inband_received_data_2048_v17_00
rpc_nvlink_inband_received_data_2048_v = struct_rpc_nvlink_inband_received_data_2048_v17_00
@record
class struct_rpc_nvlink_inband_received_data_4096_v17_00:
  SIZE = 4100
  params: Annotated[NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_4096_PARAMS_v17_00, 0]
@record
class struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_4096_PARAMS_v17_00:
  SIZE = 4100
  dataSize: Annotated[NvU32, 0]
  data: Annotated[Array[NvU8, Literal[4096]], 4]
NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_4096_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_4096_PARAMS_v17_00
rpc_nvlink_inband_received_data_4096_v17_00 = struct_rpc_nvlink_inband_received_data_4096_v17_00
rpc_nvlink_inband_received_data_4096_v = struct_rpc_nvlink_inband_received_data_4096_v17_00
@record
class struct_rpc_nvlink_is_gpu_degraded_v17_00:
  SIZE = 8
  params: Annotated[NV2080_CTRL_NVLINK_IS_GPU_DEGRADED_PARAMS_v17_00, 0]
@record
class struct_NV2080_CTRL_NVLINK_IS_GPU_DEGRADED_PARAMS_v17_00:
  SIZE = 8
  linkId: Annotated[NvU32, 0]
  bIsGpuDegraded: Annotated[NvBool, 4]
NV2080_CTRL_NVLINK_IS_GPU_DEGRADED_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_IS_GPU_DEGRADED_PARAMS_v17_00
rpc_nvlink_is_gpu_degraded_v17_00 = struct_rpc_nvlink_is_gpu_degraded_v17_00
rpc_nvlink_is_gpu_degraded_v = struct_rpc_nvlink_is_gpu_degraded_v17_00
@record
class struct_rpc_nvlink_fatal_error_recovery_v17_00:
  SIZE = 2
  params: Annotated[NV2080_CTRL_NVLINK_FATAL_ERROR_RECOVERY_PARAMS_v17_00, 0]
@record
class struct_NV2080_CTRL_NVLINK_FATAL_ERROR_RECOVERY_PARAMS_v17_00:
  SIZE = 2
  bRecoverable: Annotated[NvBool, 0]
  bLazy: Annotated[NvBool, 1]
NV2080_CTRL_NVLINK_FATAL_ERROR_RECOVERY_PARAMS_v17_00 = struct_NV2080_CTRL_NVLINK_FATAL_ERROR_RECOVERY_PARAMS_v17_00
rpc_nvlink_fatal_error_recovery_v17_00 = struct_rpc_nvlink_fatal_error_recovery_v17_00
rpc_nvlink_fatal_error_recovery_v = struct_rpc_nvlink_fatal_error_recovery_v17_00
@record
class struct_rpc_update_gsp_trace_v01_00:
  SIZE = 8
  records: Annotated[NvU32, 0]
  data: Annotated[NvU32, 4]
rpc_update_gsp_trace_v01_00 = struct_rpc_update_gsp_trace_v01_00
rpc_update_gsp_trace_v = struct_rpc_update_gsp_trace_v01_00
@record
class struct_rpc_gsp_post_nocat_record_v01_00:
  SIZE = 4
  data: Annotated[NvU32, 0]
rpc_gsp_post_nocat_record_v01_00 = struct_rpc_gsp_post_nocat_record_v01_00
rpc_gsp_post_nocat_record_v = struct_rpc_gsp_post_nocat_record_v01_00
@record
class struct_rpc_extdev_intr_service_v17_00:
  SIZE = 4
  lossRegStatus: Annotated[NvU8, 0]
  gainRegStatus: Annotated[NvU8, 1]
  miscRegStatus: Annotated[NvU8, 2]
  rmStatus: Annotated[NvBool, 3]
rpc_extdev_intr_service_v17_00 = struct_rpc_extdev_intr_service_v17_00
rpc_extdev_intr_service_v = struct_rpc_extdev_intr_service_v17_00
@record
class struct_rpc_pfm_req_hndlr_state_sync_callback_v21_04:
  SIZE = 16
  params: Annotated[NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_PARAMS_v21_04, 0]
@record
class struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_PARAMS_v21_04:
  SIZE = 16
  flags: Annotated[NvU8, 0]
  syncData: Annotated[NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_data_v21_04, 4]
NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_PARAMS_v21_04 = struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_PARAMS_v21_04
@record
class struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_data_v21_04:
  SIZE = 12
  type: Annotated[NvU8, 0]
  data: Annotated[NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_type_v21_04, 4]
NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_data_v21_04 = struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_data_v21_04
@record
class union_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_type_v21_04:
  SIZE = 8
  smbpbi: Annotated[NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_SMBPBI_v21_04, 0]
NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_type_v21_04 = union_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_type_v21_04
@record
class struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_SMBPBI_v21_04:
  SIZE = 8
  sensorId: Annotated[NvU32, 0]
  limit: Annotated[NvU32, 4]
NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_SMBPBI_v21_04 = struct_NV2080_CTRL_INTERNAL_PFM_REQ_HNDLR_STATE_SYNC_DATA_SMBPBI_v21_04
rpc_pfm_req_hndlr_state_sync_callback_v21_04 = struct_rpc_pfm_req_hndlr_state_sync_callback_v21_04
rpc_pfm_req_hndlr_state_sync_callback_v = struct_rpc_pfm_req_hndlr_state_sync_callback_v21_04
@record
class struct_rpc_vgpu_gsp_mig_ci_config_v21_03:
  SIZE = 44
  execPartCount: Annotated[NvU32, 0]
  execPartId: Annotated[Array[NvU32, Literal[8]], 4]
  gfid: Annotated[NvU32, 36]
  bDelete: Annotated[NvBool, 40]
rpc_vgpu_gsp_mig_ci_config_v21_03 = struct_rpc_vgpu_gsp_mig_ci_config_v21_03
rpc_vgpu_gsp_mig_ci_config_v = struct_rpc_vgpu_gsp_mig_ci_config_v21_03
@record
class struct_rpc_gsp_lockdown_notice_v17_00:
  SIZE = 1
  bLockdownEngaging: Annotated[NvBool, 0]
rpc_gsp_lockdown_notice_v17_00 = struct_rpc_gsp_lockdown_notice_v17_00
rpc_gsp_lockdown_notice_v = struct_rpc_gsp_lockdown_notice_v17_00
@record
class struct_rpc_ctrl_gpu_query_ecc_status_v24_06:
  SIZE = 1016
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_GPU_QUERY_ECC_STATUS_DEPRECATED_RPC_PARAMS_v24_06, 8]
@record
class struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_DEPRECATED_RPC_PARAMS_v24_06:
  SIZE = 1008
  units: Annotated[Array[NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01, Literal[25]], 0]
  bFatalPoisonError: Annotated[NvBool, 1000]
  flags: Annotated[NvU32, 1004]
NV2080_CTRL_GPU_QUERY_ECC_STATUS_DEPRECATED_RPC_PARAMS_v24_06 = struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_DEPRECATED_RPC_PARAMS_v24_06
@record
class struct_NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01:
  SIZE = 40
  enabled: Annotated[NvBool, 0]
  scrubComplete: Annotated[NvBool, 1]
  supported: Annotated[NvBool, 2]
  dbe: Annotated[NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01, 8]
  dbeNonResettable: Annotated[NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01, 16]
  sbe: Annotated[NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01, 24]
  sbeNonResettable: Annotated[NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01, 32]
NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01 = struct_NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01
@record
class struct_NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01:
  SIZE = 8
  count: Annotated[NvU64, 0]
NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01 = struct_NV2080_CTRL_GPU_QUERY_ECC_EXCEPTION_STATUS_v15_01
rpc_ctrl_gpu_query_ecc_status_v24_06 = struct_rpc_ctrl_gpu_query_ecc_status_v24_06
@record
class struct_rpc_ctrl_gpu_query_ecc_status_v26_02:
  SIZE = 1216
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  params: Annotated[NV2080_CTRL_GPU_QUERY_ECC_STATUS_PARAMS_v26_02, 8]
@record
class struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_PARAMS_v26_02:
  SIZE = 1208
  units: Annotated[Array[NV2080_CTRL_GPU_QUERY_ECC_UNIT_STATUS_v15_01, Literal[30]], 0]
  bFatalPoisonError: Annotated[NvBool, 1200]
  flags: Annotated[NvU32, 1204]
NV2080_CTRL_GPU_QUERY_ECC_STATUS_PARAMS_v26_02 = struct_NV2080_CTRL_GPU_QUERY_ECC_STATUS_PARAMS_v26_02
rpc_ctrl_gpu_query_ecc_status_v26_02 = struct_rpc_ctrl_gpu_query_ecc_status_v26_02
rpc_ctrl_gpu_query_ecc_status_v = struct_rpc_ctrl_gpu_query_ecc_status_v26_02
@record
class struct_rpc_ctrl_dbg_get_mode_mmu_debug_v25_04:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV83DE_CTRL_DEBUG_GET_MODE_MMU_DEBUG_PARAMS_v25_04, 8]
@record
class struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_DEBUG_PARAMS_v25_04:
  SIZE = 4
  value: Annotated[NvU32, 0]
NV83DE_CTRL_DEBUG_GET_MODE_MMU_DEBUG_PARAMS_v25_04 = struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_DEBUG_PARAMS_v25_04
rpc_ctrl_dbg_get_mode_mmu_debug_v25_04 = struct_rpc_ctrl_dbg_get_mode_mmu_debug_v25_04
rpc_ctrl_dbg_get_mode_mmu_debug_v = struct_rpc_ctrl_dbg_get_mode_mmu_debug_v25_04
@record
class struct_rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v29_07:
  SIZE = 12
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV83DE_CTRL_DEBUG_GET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07, 8]
@record
class struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07:
  SIZE = 4
  value: Annotated[NvU32, 0]
NV83DE_CTRL_DEBUG_GET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07 = struct_NV83DE_CTRL_DEBUG_GET_MODE_MMU_GCC_DEBUG_PARAMS_v29_07
rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v29_07 = struct_rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v29_07
rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v = struct_rpc_ctrl_dbg_get_mode_mmu_gcc_debug_v29_07
@record
class struct_rpc_ctrl_cmd_internal_gpu_start_fabric_probe_v25_09:
  SIZE = 1
  bwMode: Annotated[NvU8, 0]
rpc_ctrl_cmd_internal_gpu_start_fabric_probe_v25_09 = struct_rpc_ctrl_cmd_internal_gpu_start_fabric_probe_v25_09
rpc_ctrl_cmd_internal_gpu_start_fabric_probe_v = struct_rpc_ctrl_cmd_internal_gpu_start_fabric_probe_v25_09
@record
class struct_rpc_ctrl_nvlink_get_inband_received_data_v25_0C:
  SIZE = 520
  message_type: Annotated[NvU16, 0]
  more: Annotated[NvBool, 2]
  payload: Annotated[NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_PARAMS_v25_0C, 4]
@record
class struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_PARAMS_v25_0C:
  SIZE = 516
  dataSize: Annotated[NvU32, 0]
  data: Annotated[Array[NvU8, Literal[512]], 4]
NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_PARAMS_v25_0C = struct_NV2080_CTRL_NVLINK_INBAND_RECEIVED_DATA_PARAMS_v25_0C
rpc_ctrl_nvlink_get_inband_received_data_v25_0C = struct_rpc_ctrl_nvlink_get_inband_received_data_v25_0C
rpc_ctrl_nvlink_get_inband_received_data_v = struct_rpc_ctrl_nvlink_get_inband_received_data_v25_0C
@record
class struct_rpc_fecs_error_v26_02:
  SIZE = 8
  grIdx: Annotated[NvU32, 0]
  error_type: Annotated[NvU8, 4]
rpc_fecs_error_v26_02 = struct_rpc_fecs_error_v26_02
rpc_fecs_error_v = struct_rpc_fecs_error_v26_02
@record
class struct_rpc_ctrl_cmd_nvlink_inband_send_data_v26_05:
  SIZE = 1028
  buffer: Annotated[Array[NvU8, Literal[1024]], 0]
  dataSize: Annotated[NvU32, 1024]
rpc_ctrl_cmd_nvlink_inband_send_data_v26_05 = struct_rpc_ctrl_cmd_nvlink_inband_send_data_v26_05
rpc_ctrl_cmd_nvlink_inband_send_data_v = struct_rpc_ctrl_cmd_nvlink_inband_send_data_v26_05
@record
class struct_rpc_ctrl_cmd_internal_control_gsp_trace_v28_00:
  SIZE = 32
  bufferSize: Annotated[NvU32, 0]
  tracepointMask: Annotated[NvU32, 4]
  bufferWatermark: Annotated[NvU32, 8]
  bufferAddr: Annotated[NvU64, 16]
  flag: Annotated[NvU8, 24]
rpc_ctrl_cmd_internal_control_gsp_trace_v28_00 = struct_rpc_ctrl_cmd_internal_control_gsp_trace_v28_00
rpc_ctrl_cmd_internal_control_gsp_trace_v = struct_rpc_ctrl_cmd_internal_control_gsp_trace_v28_00
@record
class struct_rpc_recovery_action_v28_01:
  SIZE = 8
  type: Annotated[NvU32, 0]
  value: Annotated[NvBool, 4]
rpc_recovery_action_v28_01 = struct_rpc_recovery_action_v28_01
rpc_recovery_action_v = struct_rpc_recovery_action_v28_01
@record
class struct_rpc_ctrl_subdevice_get_libos_heap_stats_v29_02:
  SIZE = 1048
  hClient: Annotated[NvHandle, 0]
  hObject: Annotated[NvHandle, 4]
  ctrlParams: Annotated[NV2080_CTRL_CMD_GSP_GET_LIBOS_HEAP_STATS_PARAMS_v29_02, 8]
@record
class struct_NV2080_CTRL_CMD_GSP_GET_LIBOS_HEAP_STATS_PARAMS_v29_02:
  SIZE = 1040
  poolStats: Annotated[Array[NV2080_CTRL_GSP_LIBOS_POOL_STATS_v29_02, Literal[64]], 0]
  totalHeapSize: Annotated[NvU64, 1024]
  poolCount: Annotated[NvU8, 1032]
NV2080_CTRL_CMD_GSP_GET_LIBOS_HEAP_STATS_PARAMS_v29_02 = struct_NV2080_CTRL_CMD_GSP_GET_LIBOS_HEAP_STATS_PARAMS_v29_02
@record
class struct_NV2080_CTRL_GSP_LIBOS_POOL_STATS_v29_02:
  SIZE = 16
  allocations: Annotated[NvU32, 0]
  peakAllocations: Annotated[NvU32, 4]
  objectSize: Annotated[NvU64, 8]
NV2080_CTRL_GSP_LIBOS_POOL_STATS_v29_02 = struct_NV2080_CTRL_GSP_LIBOS_POOL_STATS_v29_02
rpc_ctrl_subdevice_get_libos_heap_stats_v29_02 = struct_rpc_ctrl_subdevice_get_libos_heap_stats_v29_02
rpc_ctrl_subdevice_get_libos_heap_stats_v = struct_rpc_ctrl_subdevice_get_libos_heap_stats_v29_02
@record
class struct_GSP_MSG_QUEUE_ELEMENT:
  SIZE = 48
  authTagBuffer: Annotated[Array[NvU8, Literal[16]], 0]
  aadBuffer: Annotated[Array[NvU8, Literal[16]], 16]
  checkSum: Annotated[NvU32, 32]
  seqNum: Annotated[NvU32, 36]
  elemCount: Annotated[NvU32, 40]
  padding: Annotated[NvU32, 44]
GSP_MSG_QUEUE_ELEMENT = struct_GSP_MSG_QUEUE_ELEMENT
@record
class union_rpc_message_rpc_union_field_v03_00:
  SIZE = 4
  spare: Annotated[NvU32, 0]
  cpuRmGfid: Annotated[NvU32, 0]
rpc_message_rpc_union_field_v03_00 = union_rpc_message_rpc_union_field_v03_00
rpc_message_rpc_union_field_v = union_rpc_message_rpc_union_field_v03_00
@record
class struct_rpc_message_header_v03_00:
  SIZE = 32
  header_version: Annotated[NvU32, 0]
  signature: Annotated[NvU32, 4]
  length: Annotated[NvU32, 8]
  function: Annotated[NvU32, 12]
  rpc_result: Annotated[NvU32, 16]
  rpc_result_private: Annotated[NvU32, 20]
  sequence: Annotated[NvU32, 24]
  u: Annotated[rpc_message_rpc_union_field_v, 28]
rpc_message_header_v03_00 = struct_rpc_message_header_v03_00
rpc_message_header_v = struct_rpc_message_header_v03_00
@record
class struct_PACKED_REGISTRY_ENTRY:
  SIZE = 16
  nameOffset: Annotated[NvU32, 0]
  type: Annotated[NvU8, 4]
  data: Annotated[NvU32, 8]
  length: Annotated[NvU32, 12]
PACKED_REGISTRY_ENTRY = struct_PACKED_REGISTRY_ENTRY
@record
class struct_PACKED_REGISTRY_TABLE:
  SIZE = 8
  size: Annotated[NvU32, 0]
  numEntries: Annotated[NvU32, 4]
PACKED_REGISTRY_TABLE = struct_PACKED_REGISTRY_TABLE
DISPMUXSTATE = CEnum(Annotated[int, ctypes.c_uint32])
dispMuxState_None = DISPMUXSTATE.define('dispMuxState_None', 0)
dispMuxState_IntegratedGPU = DISPMUXSTATE.define('dispMuxState_IntegratedGPU', 1)
dispMuxState_DiscreteGPU = DISPMUXSTATE.define('dispMuxState_DiscreteGPU', 2)

@record
class ACPI_DSM_CACHE:
  SIZE = 28
  suppFuncStatus: Annotated[NvU32, 0]
  suppFuncs: Annotated[Array[NvU8, Literal[8]], 4]
  suppFuncsLen: Annotated[NvU32, 12]
  bArg3isInteger: Annotated[NvBool, 16]
  callbackStatus: Annotated[NvU32, 20]
  callback: Annotated[NvU32, 24]
@record
class ACPI_DATA:
  SIZE = 472
  dsm: Annotated[Array[ACPI_DSM_CACHE, Literal[12]], 0]
  dispStatusHotplugFunc: Annotated[ACPI_DSM_FUNCTION, 336]
  dispStatusConfigFunc: Annotated[ACPI_DSM_FUNCTION, 340]
  perfPostPowerStateFunc: Annotated[ACPI_DSM_FUNCTION, 344]
  stereo3dStateActiveFunc: Annotated[ACPI_DSM_FUNCTION, 348]
  dsmPlatCapsCache: Annotated[Array[NvU32, Literal[12]], 352]
  MDTLFeatureSupport: Annotated[NvU32, 400]
  dsmCurrentFunc: Annotated[Array[ACPI_DSM_FUNCTION, Literal[8]], 404]
  dsmCurrentSubFunc: Annotated[Array[NvU32, Literal[8]], 436]
  dsmCurrentFuncSupport: Annotated[NvU32, 468]
enum__ACPI_DSM_FUNCTION = CEnum(Annotated[int, ctypes.c_uint32])
ACPI_DSM_FUNCTION_NBSI = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_NBSI', 0)
ACPI_DSM_FUNCTION_NVHG = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_NVHG', 1)
ACPI_DSM_FUNCTION_MXM = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_MXM', 2)
ACPI_DSM_FUNCTION_NBCI = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_NBCI', 3)
ACPI_DSM_FUNCTION_NVOP = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_NVOP', 4)
ACPI_DSM_FUNCTION_PCFG = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_PCFG', 5)
ACPI_DSM_FUNCTION_GPS_2X = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_GPS_2X', 6)
ACPI_DSM_FUNCTION_JT = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_JT', 7)
ACPI_DSM_FUNCTION_PEX = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_PEX', 8)
ACPI_DSM_FUNCTION_NVPCF_2X = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_NVPCF_2X', 9)
ACPI_DSM_FUNCTION_GPS = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_GPS', 10)
ACPI_DSM_FUNCTION_NVPCF = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_NVPCF', 11)
ACPI_DSM_FUNCTION_COUNT = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_COUNT', 12)
ACPI_DSM_FUNCTION_CURRENT = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_CURRENT', 13)
ACPI_DSM_FUNCTION_INVALID = enum__ACPI_DSM_FUNCTION.define('ACPI_DSM_FUNCTION_INVALID', 255)

ACPI_DSM_FUNCTION = enum__ACPI_DSM_FUNCTION
@record
class struct_DOD_METHOD_DATA:
  SIZE = 72
  status: Annotated[NV_STATUS, 0]
  acpiIdListLen: Annotated[NvU32, 4]
  acpiIdList: Annotated[Array[NvU32, Literal[16]], 8]
NV_STATUS = Annotated[int, ctypes.c_uint32]
DOD_METHOD_DATA = struct_DOD_METHOD_DATA
@record
class struct_JT_METHOD_DATA:
  SIZE = 12
  status: Annotated[NV_STATUS, 0]
  jtCaps: Annotated[NvU32, 4]
  jtRevId: Annotated[NvU16, 8]
  bSBIOSCaps: Annotated[NvBool, 10]
JT_METHOD_DATA = struct_JT_METHOD_DATA
@record
class struct_MUX_METHOD_DATA_ELEMENT:
  SIZE = 12
  acpiId: Annotated[NvU32, 0]
  mode: Annotated[NvU32, 4]
  status: Annotated[NV_STATUS, 8]
MUX_METHOD_DATA_ELEMENT = struct_MUX_METHOD_DATA_ELEMENT
@record
class struct_MUX_METHOD_DATA:
  SIZE = 580
  tableLen: Annotated[NvU32, 0]
  acpiIdMuxModeTable: Annotated[Array[MUX_METHOD_DATA_ELEMENT, Literal[16]], 4]
  acpiIdMuxPartTable: Annotated[Array[MUX_METHOD_DATA_ELEMENT, Literal[16]], 196]
  acpiIdMuxStateTable: Annotated[Array[MUX_METHOD_DATA_ELEMENT, Literal[16]], 388]
MUX_METHOD_DATA = struct_MUX_METHOD_DATA
@record
class struct_CAPS_METHOD_DATA:
  SIZE = 8
  status: Annotated[NV_STATUS, 0]
  optimusCaps: Annotated[NvU32, 4]
CAPS_METHOD_DATA = struct_CAPS_METHOD_DATA
@record
class struct_ACPI_METHOD_DATA:
  SIZE = 676
  bValid: Annotated[NvBool, 0]
  dodMethodData: Annotated[DOD_METHOD_DATA, 4]
  jtMethodData: Annotated[JT_METHOD_DATA, 76]
  muxMethodData: Annotated[MUX_METHOD_DATA, 88]
  capsMethodData: Annotated[CAPS_METHOD_DATA, 668]
ACPI_METHOD_DATA = struct_ACPI_METHOD_DATA
RM_ENGINE_TYPE = CEnum(Annotated[int, ctypes.c_uint32])
RM_ENGINE_TYPE_NULL = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NULL', 0)
RM_ENGINE_TYPE_GR0 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR0', 1)
RM_ENGINE_TYPE_GR1 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR1', 2)
RM_ENGINE_TYPE_GR2 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR2', 3)
RM_ENGINE_TYPE_GR3 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR3', 4)
RM_ENGINE_TYPE_GR4 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR4', 5)
RM_ENGINE_TYPE_GR5 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR5', 6)
RM_ENGINE_TYPE_GR6 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR6', 7)
RM_ENGINE_TYPE_GR7 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_GR7', 8)
RM_ENGINE_TYPE_COPY0 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY0', 9)
RM_ENGINE_TYPE_COPY1 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY1', 10)
RM_ENGINE_TYPE_COPY2 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY2', 11)
RM_ENGINE_TYPE_COPY3 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY3', 12)
RM_ENGINE_TYPE_COPY4 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY4', 13)
RM_ENGINE_TYPE_COPY5 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY5', 14)
RM_ENGINE_TYPE_COPY6 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY6', 15)
RM_ENGINE_TYPE_COPY7 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY7', 16)
RM_ENGINE_TYPE_COPY8 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY8', 17)
RM_ENGINE_TYPE_COPY9 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY9', 18)
RM_ENGINE_TYPE_COPY10 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY10', 19)
RM_ENGINE_TYPE_COPY11 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY11', 20)
RM_ENGINE_TYPE_COPY12 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY12', 21)
RM_ENGINE_TYPE_COPY13 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY13', 22)
RM_ENGINE_TYPE_COPY14 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY14', 23)
RM_ENGINE_TYPE_COPY15 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY15', 24)
RM_ENGINE_TYPE_COPY16 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY16', 25)
RM_ENGINE_TYPE_COPY17 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY17', 26)
RM_ENGINE_TYPE_COPY18 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY18', 27)
RM_ENGINE_TYPE_COPY19 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_COPY19', 28)
RM_ENGINE_TYPE_NVDEC0 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC0', 29)
RM_ENGINE_TYPE_NVDEC1 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC1', 30)
RM_ENGINE_TYPE_NVDEC2 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC2', 31)
RM_ENGINE_TYPE_NVDEC3 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC3', 32)
RM_ENGINE_TYPE_NVDEC4 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC4', 33)
RM_ENGINE_TYPE_NVDEC5 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC5', 34)
RM_ENGINE_TYPE_NVDEC6 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC6', 35)
RM_ENGINE_TYPE_NVDEC7 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVDEC7', 36)
RM_ENGINE_TYPE_NVENC0 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVENC0', 37)
RM_ENGINE_TYPE_NVENC1 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVENC1', 38)
RM_ENGINE_TYPE_NVENC2 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVENC2', 39)
RM_ENGINE_TYPE_NVENC3 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVENC3', 40)
RM_ENGINE_TYPE_VP = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_VP', 41)
RM_ENGINE_TYPE_ME = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_ME', 42)
RM_ENGINE_TYPE_PPP = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_PPP', 43)
RM_ENGINE_TYPE_MPEG = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_MPEG', 44)
RM_ENGINE_TYPE_SW = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_SW', 45)
RM_ENGINE_TYPE_TSEC = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_TSEC', 46)
RM_ENGINE_TYPE_VIC = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_VIC', 47)
RM_ENGINE_TYPE_MP = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_MP', 48)
RM_ENGINE_TYPE_SEC2 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_SEC2', 49)
RM_ENGINE_TYPE_HOST = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_HOST', 50)
RM_ENGINE_TYPE_DPU = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_DPU', 51)
RM_ENGINE_TYPE_PMU = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_PMU', 52)
RM_ENGINE_TYPE_FBFLCN = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_FBFLCN', 53)
RM_ENGINE_TYPE_NVJPEG0 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG0', 54)
RM_ENGINE_TYPE_NVJPEG1 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG1', 55)
RM_ENGINE_TYPE_NVJPEG2 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG2', 56)
RM_ENGINE_TYPE_NVJPEG3 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG3', 57)
RM_ENGINE_TYPE_NVJPEG4 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG4', 58)
RM_ENGINE_TYPE_NVJPEG5 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG5', 59)
RM_ENGINE_TYPE_NVJPEG6 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG6', 60)
RM_ENGINE_TYPE_NVJPEG7 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_NVJPEG7', 61)
RM_ENGINE_TYPE_OFA0 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_OFA0', 62)
RM_ENGINE_TYPE_OFA1 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_OFA1', 63)
RM_ENGINE_TYPE_RESERVED40 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED40', 64)
RM_ENGINE_TYPE_RESERVED41 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED41', 65)
RM_ENGINE_TYPE_RESERVED42 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED42', 66)
RM_ENGINE_TYPE_RESERVED43 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED43', 67)
RM_ENGINE_TYPE_RESERVED44 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED44', 68)
RM_ENGINE_TYPE_RESERVED45 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED45', 69)
RM_ENGINE_TYPE_RESERVED46 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED46', 70)
RM_ENGINE_TYPE_RESERVED47 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED47', 71)
RM_ENGINE_TYPE_RESERVED48 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED48', 72)
RM_ENGINE_TYPE_RESERVED49 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED49', 73)
RM_ENGINE_TYPE_RESERVED4a = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED4a', 74)
RM_ENGINE_TYPE_RESERVED4b = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED4b', 75)
RM_ENGINE_TYPE_RESERVED4c = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED4c', 76)
RM_ENGINE_TYPE_RESERVED4d = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED4d', 77)
RM_ENGINE_TYPE_RESERVED4e = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED4e', 78)
RM_ENGINE_TYPE_RESERVED4f = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED4f', 79)
RM_ENGINE_TYPE_RESERVED50 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED50', 80)
RM_ENGINE_TYPE_RESERVED51 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED51', 81)
RM_ENGINE_TYPE_RESERVED52 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED52', 82)
RM_ENGINE_TYPE_RESERVED53 = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_RESERVED53', 83)
RM_ENGINE_TYPE_LAST = RM_ENGINE_TYPE.define('RM_ENGINE_TYPE_LAST', 84)

@record
class BUSINFO:
  SIZE = 10
  deviceID: Annotated[NvU16, 0]
  vendorID: Annotated[NvU16, 2]
  subdeviceID: Annotated[NvU16, 4]
  subvendorID: Annotated[NvU16, 6]
  revisionID: Annotated[NvU8, 8]
@record
class struct_GSP_VF_INFO:
  SIZE = 40
  totalVFs: Annotated[NvU32, 0]
  firstVFOffset: Annotated[NvU32, 4]
  FirstVFBar0Address: Annotated[NvU64, 8]
  FirstVFBar1Address: Annotated[NvU64, 16]
  FirstVFBar2Address: Annotated[NvU64, 24]
  b64bitBar0: Annotated[NvBool, 32]
  b64bitBar1: Annotated[NvBool, 33]
  b64bitBar2: Annotated[NvBool, 34]
GSP_VF_INFO = struct_GSP_VF_INFO
@record
class GSP_PCIE_CONFIG_REG:
  SIZE = 4
  linkCap: Annotated[NvU32, 0]
@record
class EcidManufacturingInfo:
  SIZE = 12
  ecidLow: Annotated[NvU32, 0]
  ecidHigh: Annotated[NvU32, 4]
  ecidExtended: Annotated[NvU32, 8]
@record
class FW_WPR_LAYOUT_OFFSET:
  SIZE = 16
  nonWprHeapOffset: Annotated[NvU64, 0]
  frtsOffset: Annotated[NvU64, 8]
@record
class struct_GspStaticConfigInfo_t:
  SIZE = 1656
  grCapsBits: Annotated[Array[NvU8, Literal[23]], 0]
  gidInfo: Annotated[NV2080_CTRL_GPU_GET_GID_INFO_PARAMS, 24]
  SKUInfo: Annotated[NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS, 292]
  fbRegionInfoParams: Annotated[NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS, 344]
  sriovCaps: Annotated[NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS, 1120]
  sriovMaxGfid: Annotated[NvU32, 1200]
  engineCaps: Annotated[Array[NvU32, Literal[3]], 1204]
  poisonFuseEnabled: Annotated[NvBool, 1216]
  fb_length: Annotated[NvU64, 1224]
  fbio_mask: Annotated[NvU64, 1232]
  fb_bus_width: Annotated[NvU32, 1240]
  fb_ram_type: Annotated[NvU32, 1244]
  fbp_mask: Annotated[NvU64, 1248]
  l2_cache_size: Annotated[NvU32, 1256]
  gpuNameString: Annotated[Array[NvU8, Literal[64]], 1260]
  gpuShortNameString: Annotated[Array[NvU8, Literal[64]], 1324]
  gpuNameString_Unicode: Annotated[Array[NvU16, Literal[64]], 1388]
  bGpuInternalSku: Annotated[NvBool, 1516]
  bIsQuadroGeneric: Annotated[NvBool, 1517]
  bIsQuadroAd: Annotated[NvBool, 1518]
  bIsNvidiaNvs: Annotated[NvBool, 1519]
  bIsVgx: Annotated[NvBool, 1520]
  bGeforceSmb: Annotated[NvBool, 1521]
  bIsTitan: Annotated[NvBool, 1522]
  bIsTesla: Annotated[NvBool, 1523]
  bIsMobile: Annotated[NvBool, 1524]
  bIsGc6Rtd3Allowed: Annotated[NvBool, 1525]
  bIsGc8Rtd3Allowed: Annotated[NvBool, 1526]
  bIsGcOffRtd3Allowed: Annotated[NvBool, 1527]
  bIsGcoffLegacyAllowed: Annotated[NvBool, 1528]
  bIsMigSupported: Annotated[NvBool, 1529]
  RTD3GC6TotalBoardPower: Annotated[NvU16, 1530]
  RTD3GC6PerstDelay: Annotated[NvU16, 1532]
  bar1PdeBase: Annotated[NvU64, 1536]
  bar2PdeBase: Annotated[NvU64, 1544]
  bVbiosValid: Annotated[NvBool, 1552]
  vbiosSubVendor: Annotated[NvU32, 1556]
  vbiosSubDevice: Annotated[NvU32, 1560]
  bPageRetirementSupported: Annotated[NvBool, 1564]
  bSplitVasBetweenServerClientRm: Annotated[NvBool, 1565]
  bClRootportNeedsNosnoopWAR: Annotated[NvBool, 1566]
  displaylessMaxHeads: Annotated[VIRTUAL_DISPLAY_GET_NUM_HEADS_PARAMS, 1568]
  displaylessMaxResolution: Annotated[VIRTUAL_DISPLAY_GET_MAX_RESOLUTION_PARAMS, 1576]
  displaylessMaxPixels: Annotated[NvU64, 1592]
  hInternalClient: Annotated[NvHandle, 1600]
  hInternalDevice: Annotated[NvHandle, 1604]
  hInternalSubdevice: Annotated[NvHandle, 1608]
  bSelfHostedMode: Annotated[NvBool, 1612]
  bAtsSupported: Annotated[NvBool, 1613]
  bIsGpuUefi: Annotated[NvBool, 1614]
  bIsEfiInit: Annotated[NvBool, 1615]
  ecidInfo: Annotated[Array[EcidManufacturingInfo, Literal[2]], 1616]
  fwWprLayoutOffset: Annotated[FW_WPR_LAYOUT_OFFSET, 1640]
@record
class struct_NV2080_CTRL_GPU_GET_GID_INFO_PARAMS:
  SIZE = 268
  index: Annotated[NvU32, 0]
  flags: Annotated[NvU32, 4]
  length: Annotated[NvU32, 8]
  data: Annotated[Array[NvU8, Literal[256]], 12]
NV2080_CTRL_GPU_GET_GID_INFO_PARAMS = struct_NV2080_CTRL_GPU_GET_GID_INFO_PARAMS
@record
class struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS:
  SIZE = 48
  BoardID: Annotated[NvU32, 0]
  chipSKU: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[9]], 4]
  chipSKUMod: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[5]], 13]
  skuConfigVersion: Annotated[NvU32, 20]
  project: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[5]], 24]
  projectSKU: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[5]], 29]
  CDP: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[6]], 34]
  projectSKUMod: Annotated[Array[Annotated[bytes, ctypes.c_char], Literal[2]], 40]
  businessCycle: Annotated[NvU32, 44]
NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS = struct_NV2080_CTRL_BIOS_GET_SKU_INFO_PARAMS
@record
class struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS:
  SIZE = 776
  numFBRegions: Annotated[NvU32, 0]
  fbRegion: Annotated[Array[NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO, Literal[16]], 8]
NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS = struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_INFO_PARAMS
@record
class struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO:
  SIZE = 48
  base: Annotated[NvU64, 0]
  limit: Annotated[NvU64, 8]
  reserved: Annotated[NvU64, 16]
  performance: Annotated[NvU32, 24]
  supportCompressed: Annotated[NvBool, 28]
  supportISO: Annotated[NvBool, 29]
  bProtected: Annotated[NvBool, 30]
  blackList: Annotated[NV2080_CTRL_CMD_FB_GET_FB_REGION_SURFACE_MEM_TYPE_FLAG, 31]
NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO = struct_NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO
NV2080_CTRL_CMD_FB_GET_FB_REGION_SURFACE_MEM_TYPE_FLAG = Array[Annotated[int, ctypes.c_ubyte], Literal[17]]
@record
class struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS:
  SIZE = 80
  totalVFs: Annotated[NvU32, 0]
  firstVfOffset: Annotated[NvU32, 4]
  vfFeatureMask: Annotated[NvU32, 8]
  FirstVFBar0Address: Annotated[NvU64, 16]
  FirstVFBar1Address: Annotated[NvU64, 24]
  FirstVFBar2Address: Annotated[NvU64, 32]
  bar0Size: Annotated[NvU64, 40]
  bar1Size: Annotated[NvU64, 48]
  bar2Size: Annotated[NvU64, 56]
  b64bitBar0: Annotated[NvBool, 64]
  b64bitBar1: Annotated[NvBool, 65]
  b64bitBar2: Annotated[NvBool, 66]
  bSriovEnabled: Annotated[NvBool, 67]
  bSriovHeavyEnabled: Annotated[NvBool, 68]
  bEmulateVFBar0TlbInvalidationRegister: Annotated[NvBool, 69]
  bClientRmAllocatedCtxBuffer: Annotated[NvBool, 70]
  bNonPowerOf2ChannelCountSupported: Annotated[NvBool, 71]
  bVfResizableBAR1Supported: Annotated[NvBool, 72]
NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS = struct_NV0080_CTRL_GPU_GET_SRIOV_CAPS_PARAMS
GspStaticConfigInfo = struct_GspStaticConfigInfo_t
@record
class struct_GspSystemInfo:
  SIZE = 928
  gpuPhysAddr: Annotated[NvU64, 0]
  gpuPhysFbAddr: Annotated[NvU64, 8]
  gpuPhysInstAddr: Annotated[NvU64, 16]
  gpuPhysIoAddr: Annotated[NvU64, 24]
  nvDomainBusDeviceFunc: Annotated[NvU64, 32]
  simAccessBufPhysAddr: Annotated[NvU64, 40]
  notifyOpSharedSurfacePhysAddr: Annotated[NvU64, 48]
  pcieAtomicsOpMask: Annotated[NvU64, 56]
  consoleMemSize: Annotated[NvU64, 64]
  maxUserVa: Annotated[NvU64, 72]
  pciConfigMirrorBase: Annotated[NvU32, 80]
  pciConfigMirrorSize: Annotated[NvU32, 84]
  PCIDeviceID: Annotated[NvU32, 88]
  PCISubDeviceID: Annotated[NvU32, 92]
  PCIRevisionID: Annotated[NvU32, 96]
  pcieAtomicsCplDeviceCapMask: Annotated[NvU32, 100]
  oorArch: Annotated[NvU8, 104]
  clPdbProperties: Annotated[NvU64, 112]
  Chipset: Annotated[NvU32, 120]
  bGpuBehindBridge: Annotated[NvBool, 124]
  bFlrSupported: Annotated[NvBool, 125]
  b64bBar0Supported: Annotated[NvBool, 126]
  bMnocAvailable: Annotated[NvBool, 127]
  chipsetL1ssEnable: Annotated[NvU32, 128]
  bUpstreamL0sUnsupported: Annotated[NvBool, 132]
  bUpstreamL1Unsupported: Annotated[NvBool, 133]
  bUpstreamL1PorSupported: Annotated[NvBool, 134]
  bUpstreamL1PorMobileOnly: Annotated[NvBool, 135]
  bSystemHasMux: Annotated[NvBool, 136]
  upstreamAddressValid: Annotated[NvU8, 137]
  FHBBusInfo: Annotated[BUSINFO, 138]
  chipsetIDInfo: Annotated[BUSINFO, 148]
  acpiMethodData: Annotated[ACPI_METHOD_DATA, 160]
  hypervisorType: Annotated[NvU32, 836]
  bIsPassthru: Annotated[NvBool, 840]
  sysTimerOffsetNs: Annotated[NvU64, 848]
  gspVFInfo: Annotated[GSP_VF_INFO, 856]
  bIsPrimary: Annotated[NvBool, 896]
  isGridBuild: Annotated[NvBool, 897]
  pcieConfigReg: Annotated[GSP_PCIE_CONFIG_REG, 900]
  gridBuildCsp: Annotated[NvU32, 904]
  bPreserveVideoMemoryAllocations: Annotated[NvBool, 908]
  bTdrEventSupported: Annotated[NvBool, 909]
  bFeatureStretchVblankCapable: Annotated[NvBool, 910]
  bEnableDynamicGranularityPageArrays: Annotated[NvBool, 911]
  bClockBoostSupported: Annotated[NvBool, 912]
  bRouteDispIntrsToCPU: Annotated[NvBool, 913]
  hostPageSize: Annotated[NvU64, 920]
GspSystemInfo = struct_GspSystemInfo
@record
class FALCON_APPLICATION_INTERFACE_HEADER_V1:
  SIZE = 4
  version: Annotated[NvU8, 0]
  headerSize: Annotated[NvU8, 1]
  entrySize: Annotated[NvU8, 2]
  entryCount: Annotated[NvU8, 3]
@record
class FALCON_APPLICATION_INTERFACE_ENTRY_V1:
  SIZE = 8
  id: Annotated[NvU32, 0]
  dmemOffset: Annotated[NvU32, 4]
@record
class FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3:
  SIZE = 64
  signature: Annotated[NvU32, 0]
  version: Annotated[NvU16, 4]
  size: Annotated[NvU16, 6]
  cmd_in_buffer_offset: Annotated[NvU32, 8]
  cmd_in_buffer_size: Annotated[NvU32, 12]
  cmd_out_buffer_offset: Annotated[NvU32, 16]
  cmd_out_buffer_size: Annotated[NvU32, 20]
  nvf_img_data_buffer_offset: Annotated[NvU32, 24]
  nvf_img_data_buffer_size: Annotated[NvU32, 28]
  printfBufferHdr: Annotated[NvU32, 32]
  ucode_build_time_stamp: Annotated[NvU32, 36]
  ucode_signature: Annotated[NvU32, 40]
  init_cmd: Annotated[NvU32, 44]
  ucode_feature: Annotated[NvU32, 48]
  ucode_cmd_mask0: Annotated[NvU32, 52]
  ucode_cmd_mask1: Annotated[NvU32, 56]
  multiTgtTbl: Annotated[NvU32, 60]
@record
class struct_BIT_HEADER_V1_00:
  SIZE = 12
  Id: Annotated[Annotated[int, ctypes.c_uint16], 0]
  Signature: Annotated[Annotated[int, ctypes.c_uint32], 2]
  BCD_Version: Annotated[Annotated[int, ctypes.c_uint16], 6]
  HeaderSize: Annotated[Annotated[int, ctypes.c_ubyte], 8]
  TokenSize: Annotated[Annotated[int, ctypes.c_ubyte], 9]
  TokenEntries: Annotated[Annotated[int, ctypes.c_ubyte], 10]
  HeaderChksum: Annotated[Annotated[int, ctypes.c_ubyte], 11]
BIT_HEADER_V1_00 = struct_BIT_HEADER_V1_00
@record
class struct_BIT_TOKEN_V1_00:
  SIZE = 8
  TokenId: Annotated[Annotated[int, ctypes.c_ubyte], 0]
  DataVersion: Annotated[Annotated[int, ctypes.c_ubyte], 1]
  DataSize: Annotated[Annotated[int, ctypes.c_uint16], 2]
  DataPtr: Annotated[Annotated[int, ctypes.c_uint32], 4]
BIT_TOKEN_V1_00 = struct_BIT_TOKEN_V1_00
@record
class BIT_DATA_BIOSDATA_BINVER:
  SIZE = 5
  Version: Annotated[Annotated[int, ctypes.c_uint32], 0]
  OemVersion: Annotated[Annotated[int, ctypes.c_ubyte], 4]
@record
class BIT_DATA_FALCON_DATA_V2:
  SIZE = 4
  FalconUcodeTablePtr: Annotated[Annotated[int, ctypes.c_uint32], 0]
@record
class FALCON_UCODE_TABLE_HDR_V1:
  SIZE = 6
  Version: Annotated[Annotated[int, ctypes.c_ubyte], 0]
  HeaderSize: Annotated[Annotated[int, ctypes.c_ubyte], 1]
  EntrySize: Annotated[Annotated[int, ctypes.c_ubyte], 2]
  EntryCount: Annotated[Annotated[int, ctypes.c_ubyte], 3]
  DescVersion: Annotated[Annotated[int, ctypes.c_ubyte], 4]
  DescSize: Annotated[Annotated[int, ctypes.c_ubyte], 5]
@record
class FALCON_UCODE_TABLE_ENTRY_V1:
  SIZE = 6
  ApplicationID: Annotated[Annotated[int, ctypes.c_ubyte], 0]
  TargetID: Annotated[Annotated[int, ctypes.c_ubyte], 1]
  DescPtr: Annotated[Annotated[int, ctypes.c_uint32], 2]
@record
class FALCON_UCODE_DESC_HEADER:
  SIZE = 4
  vDesc: Annotated[Annotated[int, ctypes.c_uint32], 0]
@record
class FALCON_UCODE_DESC_V3:
  SIZE = 44
  Hdr: Annotated[FALCON_UCODE_DESC_HEADER, 0]
  StoredSize: Annotated[Annotated[int, ctypes.c_uint32], 4]
  PKCDataOffset: Annotated[Annotated[int, ctypes.c_uint32], 8]
  InterfaceOffset: Annotated[Annotated[int, ctypes.c_uint32], 12]
  IMEMPhysBase: Annotated[Annotated[int, ctypes.c_uint32], 16]
  IMEMLoadSize: Annotated[Annotated[int, ctypes.c_uint32], 20]
  IMEMVirtBase: Annotated[Annotated[int, ctypes.c_uint32], 24]
  DMEMPhysBase: Annotated[Annotated[int, ctypes.c_uint32], 28]
  DMEMLoadSize: Annotated[Annotated[int, ctypes.c_uint32], 32]
  EngineIdMask: Annotated[Annotated[int, ctypes.c_uint16], 36]
  UcodeId: Annotated[Annotated[int, ctypes.c_ubyte], 38]
  SignatureCount: Annotated[Annotated[int, ctypes.c_ubyte], 39]
  SignatureVersions: Annotated[Annotated[int, ctypes.c_uint16], 40]
  Reserved: Annotated[Annotated[int, ctypes.c_uint16], 42]
@record
class FWSECLIC_READ_VBIOS_DESC:
  SIZE = 24
  version: Annotated[NvU32, 0]
  size: Annotated[NvU32, 4]
  gfwImageOffset: Annotated[NvU64, 8]
  gfwImageSize: Annotated[NvU32, 16]
  flags: Annotated[NvU32, 20]
@record
class FWSECLIC_FRTS_REGION_DESC:
  SIZE = 20
  version: Annotated[NvU32, 0]
  size: Annotated[NvU32, 4]
  frtsRegionOffset4K: Annotated[NvU32, 8]
  frtsRegionSize: Annotated[NvU32, 12]
  frtsRegionMediaType: Annotated[NvU32, 16]
@record
class FWSECLIC_FRTS_CMD:
  SIZE = 44
  readVbiosDesc: Annotated[FWSECLIC_READ_VBIOS_DESC, 0]
  frtsRegionDesc: Annotated[FWSECLIC_FRTS_REGION_DESC, 24]
@record
class struct__PCI_EXP_ROM_STANDARD:
  SIZE = 30
  sig: Annotated[NvU16, 0]
  reserved: Annotated[Array[NvU8, Literal[22]], 2]
  pciDataStrucPtr: Annotated[NvU16, 24]
  sizeOfBlock: Annotated[NvU32, 26]
PCI_EXP_ROM_STANDARD = struct__PCI_EXP_ROM_STANDARD
PPCI_EXP_ROM_STANDARD = POINTER(struct__PCI_EXP_ROM_STANDARD)
@record
class struct__PCI_EXP_ROM_NBSI:
  SIZE = 30
  sig: Annotated[NvU16, 0]
  reserved: Annotated[Array[NvU8, Literal[20]], 2]
  nbsiDataOffset: Annotated[NvU16, 22]
  pciDataStrucPtr: Annotated[NvU16, 24]
  sizeOfBlock: Annotated[NvU32, 26]
PCI_EXP_ROM_NBSI = struct__PCI_EXP_ROM_NBSI
PPCI_EXP_ROM_NBSI = POINTER(struct__PCI_EXP_ROM_NBSI)
@record
class union__PCI_EXP_ROM:
  SIZE = 30
  standard: Annotated[PCI_EXP_ROM_STANDARD, 0]
  nbsi: Annotated[PCI_EXP_ROM_NBSI, 0]
PCI_EXP_ROM = union__PCI_EXP_ROM
PPCI_EXP_ROM = POINTER(union__PCI_EXP_ROM)
@record
class struct__PCI_DATA_STRUCT:
  SIZE = 24
  sig: Annotated[NvU32, 0]
  vendorID: Annotated[NvU16, 4]
  deviceID: Annotated[NvU16, 6]
  deviceListPtr: Annotated[NvU16, 8]
  pciDataStructLen: Annotated[NvU16, 10]
  pciDataStructRev: Annotated[NvU8, 12]
  classCode: Annotated[Array[NvU8, Literal[3]], 13]
  imageLen: Annotated[NvU16, 16]
  vendorRomRev: Annotated[NvU16, 18]
  codeType: Annotated[NvU8, 20]
  lastImage: Annotated[NvU8, 21]
  maxRunTimeImageLen: Annotated[NvU16, 22]
PCI_DATA_STRUCT = struct__PCI_DATA_STRUCT
PPCI_DATA_STRUCT = POINTER(struct__PCI_DATA_STRUCT)
@record
class struct__NV_PCI_DATA_EXT_STRUCT:
  SIZE = 12
  signature: Annotated[NvU32, 0]
  nvPciDataExtRev: Annotated[NvU16, 4]
  nvPciDataExtLen: Annotated[NvU16, 6]
  subimageLen: Annotated[NvU16, 8]
  privLastImage: Annotated[NvU8, 10]
  flags: Annotated[NvU8, 11]
NV_PCI_DATA_EXT_STRUCT = struct__NV_PCI_DATA_EXT_STRUCT
PNV_PCI_DATA_EXT_STRUCT = POINTER(struct__NV_PCI_DATA_EXT_STRUCT)
init_records()
GSP_FW_WPR_META_VERIFIED = 0xa0a0a0a0a0a0a0a0
GSP_FW_WPR_META_REVISION = 1
GSP_FW_WPR_META_MAGIC = 0xdc3aae21371a60b3
GSP_FW_WPR_HEAP_FREE_REGION_COUNT = 128
GSP_FW_HEAP_FREE_LIST_MAGIC = 0x4845415046524545
GSP_FW_SR_META_MAGIC = 0x8a3bb9e6c6c39d93
GSP_FW_SR_META_REVISION = 2
GSP_FW_SR_META_INTERNAL_SIZE = 128
NVDM_TYPE_HULK = 0x11
NVDM_TYPE_FIRMWARE_UPDATE = 0x12
NVDM_TYPE_PRC = 0x13
NVDM_TYPE_COT = 0x14
NVDM_TYPE_FSP_RESPONSE = 0x15
NVDM_TYPE_CAPS_QUERY = 0x16
NVDM_TYPE_INFOROM = 0x17
NVDM_TYPE_SMBPBI = 0x18
NVDM_TYPE_ROMREAD = 0x1A
NVDM_TYPE_UEFI_RM = 0x1C
NVDM_TYPE_UEFI_XTL_DEBUG_INTR = 0x1D
NVDM_TYPE_TNVL = 0x1F
NVDM_TYPE_CLOCK_BOOST = 0x20
NVDM_TYPE_FSP_GSP_COMM = 0x21
MAX_GPC_COUNT = 32
VGPU_MAX_REGOPS_PER_RPC = 100
VGPU_RESERVED_HANDLE_BASE = 0xCAF3F000
VGPU_RESERVED_HANDLE_RANGE = 0x1000
VGPU_CALC_PARAM_OFFSET = lambda prev_offset,prev_params: (prev_offset + NV_ALIGN_UP(sizeof(prev_params), sizeof(NvU32)))
NV_VGPU_MSG_HEADER_VERSION_MAJOR_TOT = 0x00000003
NV_VGPU_MSG_HEADER_VERSION_MINOR_TOT = 0x00000000
NV_VGPU_MSG_SIGNATURE_VALID = 0x43505256
NV_VGPU_MSG_RESULT_VMIOP_INVAL = 0xFF000001
NV_VGPU_MSG_RESULT_VMIOP_RESOURCE = 0xFF000002
NV_VGPU_MSG_RESULT_VMIOP_RANGE = 0xFF000003
NV_VGPU_MSG_RESULT_VMIOP_READ_ONLY = 0xFF000004
NV_VGPU_MSG_RESULT_VMIOP_NOT_FOUND = 0xFF000005
NV_VGPU_MSG_RESULT_VMIOP_NO_ADDRESS_SPACE = 0xFF000006
NV_VGPU_MSG_RESULT_VMIOP_TIMEOUT = 0xFF000007
NV_VGPU_MSG_RESULT_VMIOP_NOT_ALLOWED_IN_CALLBACK = 0xFF000008
NV_VGPU_MSG_RESULT_VMIOP_ECC_MISMATCH = 0xFF000009
NV_VGPU_MSG_RESULT_VMIOP_NOT_SUPPORTED = 0xFF00000a
NV_VGPU_MSG_RESULT_RPC_UNKNOWN_FUNCTION = 0xFF100001
NV_VGPU_MSG_RESULT_RPC_INVALID_MESSAGE_FORMAT = 0xFF100002
NV_VGPU_MSG_RESULT_RPC_HANDLE_NOT_FOUND = 0xFF100003
NV_VGPU_MSG_RESULT_RPC_HANDLE_EXISTS = 0xFF100004
NV_VGPU_MSG_RESULT_RPC_UNKNOWN_RM_ERROR = 0xFF100005
NV_VGPU_MSG_RESULT_RPC_UNKNOWN_VMIOP_ERROR = 0xFF100006
NV_VGPU_MSG_RESULT_RPC_RESERVED_HANDLE = 0xFF100007
NV_VGPU_MSG_RESULT_RPC_CUDA_PROFILING_DISABLED = 0xFF100008
NV_VGPU_MSG_RESULT_RPC_API_CONTROL_NOT_SUPPORTED = 0xFF100009
NV_VGPU_MSG_RESULT_RPC_PENDING = 0xFFFFFFFF
NV_VGPU_MSG_UNION_INIT = 0x00000000
NV_VGPU_PTEDESC_INIT = 0x00000000
NV_VGPU_PTEDESC__PROD = 0x00000000
NV_VGPU_PTEDESC_IDR_NONE = 0x00000000
NV_VGPU_PTEDESC_IDR_SINGLE = 0x00000001
NV_VGPU_PTEDESC_IDR_DOUBLE = 0x00000002
NV_VGPU_PTEDESC_IDR_TRIPLE = 0x00000003
NV_VGPU_PTE_PAGE_SIZE = 0x1000
NV_VGPU_PTE_SIZE = 4
NV_VGPU_PTE_INDEX_SHIFT = 10
NV_VGPU_PTE_INDEX_MASK = 0x3FF
NV_VGPU_PTE_64_PAGE_SIZE = 0x1000
NV_VGPU_PTE_64_SIZE = 8
NV_VGPU_PTE_64_INDEX_SHIFT = 9
NV_VGPU_PTE_64_INDEX_MASK = 0x1FF
NV_VGPU_LOG_LEVEL_FATAL = 0x00000000
NV_VGPU_LOG_LEVEL_ERROR = 0x00000001
NV_VGPU_LOG_LEVEL_NOTICE = 0x00000002
NV_VGPU_LOG_LEVEL_STATUS = 0x00000003
NV_VGPU_LOG_LEVEL_DEBUG = 0x00000004
VGPU_RPC_GET_P2P_CAPS_V2_MAX_GPUS_SQUARED_PER_RPC = 512
GR_MAX_RPC_CTX_BUFFER_COUNT = 32
VGPU_RPC_CTRL_DEBUG_READ_ALL_SM_ERROR_STATES_PER_RPC_v21_06 = 80
LIBOS_MEMORY_REGION_INIT_ARGUMENTS_MAX = 4096
LIBOS_MEMORY_REGION_RADIX_PAGE_SIZE = 4096
LIBOS_MEMORY_REGION_RADIX_PAGE_LOG2 = 12
MSGQ_VERSION = 0
MAX_DSM_SUPPORTED_FUNCS_RTN_LEN = 8
NV_ACPI_GENERIC_FUNC_COUNT = 8
REGISTRY_TABLE_ENTRY_TYPE_UNKNOWN = 0
REGISTRY_TABLE_ENTRY_TYPE_DWORD = 1
REGISTRY_TABLE_ENTRY_TYPE_BINARY = 2
REGISTRY_TABLE_ENTRY_TYPE_STRING = 3
MAX_GROUP_COUNT = 2
RM_ENGINE_TYPE_GRAPHICS = RM_ENGINE_TYPE_GR0
RM_ENGINE_TYPE_BSP = RM_ENGINE_TYPE_NVDEC0
RM_ENGINE_TYPE_MSENC = RM_ENGINE_TYPE_NVENC0
RM_ENGINE_TYPE_CIPHER = RM_ENGINE_TYPE_TSEC
RM_ENGINE_TYPE_NVJPG = RM_ENGINE_TYPE_NVJPEG0
RM_ENGINE_TYPE_COPY_SIZE = 20
RM_ENGINE_TYPE_NVENC_SIZE = 4
RM_ENGINE_TYPE_NVJPEG_SIZE = 8
RM_ENGINE_TYPE_NVDEC_SIZE = 8
RM_ENGINE_TYPE_OFA_SIZE = 2
RM_ENGINE_TYPE_GR_SIZE = 8
NVGPU_ENGINE_CAPS_MASK_BITS = 32
NVGPU_ENGINE_CAPS_MASK_ARRAY_MAX = ((RM_ENGINE_TYPE_LAST-1)/NVGPU_ENGINE_CAPS_MASK_BITS + 1)
NVGPU_GET_ENGINE_CAPS_MASK = lambda caps,id: (caps[(id)/NVGPU_ENGINE_CAPS_MASK_BITS] & NVBIT((id) % NVGPU_ENGINE_CAPS_MASK_BITS))
FALCON_APPLICATION_INTERFACE_ENTRY_ID_DMEMMAPPER = (0x4)
FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3_CMD_FRTS = (0x15)
FALCON_APPLICATION_INTERFACE_DMEM_MAPPER_V3_CMD_SB = (0x19)
BIT_HEADER_ID = 0xB8FF
BIT_HEADER_SIGNATURE = 0x00544942
BIT_HEADER_SIZE_OFFSET = 8
BIT_HEADER_V1_00_FMT = "1w1d1w4b"
BIT_TOKEN_V1_00_SIZE_6 = 6
BIT_TOKEN_V1_00_SIZE_8 = 8
BIT_TOKEN_V1_00_FMT_SIZE_6 = "2b2w"
BIT_TOKEN_V1_00_FMT_SIZE_8 = "2b1w1d"
BIT_TOKEN_BIOSDATA = 0x42
BIT_DATA_BIOSDATA_VERSION_1 = 0x1
BIT_DATA_BIOSDATA_VERSION_2 = 0x2
BIT_DATA_BIOSDATA_BINVER_FMT = "1d1b"
BIT_DATA_BIOSDATA_BINVER_SIZE_5 = 5
BIT_TOKEN_FALCON_DATA = 0x70
BIT_DATA_FALCON_DATA_V2_4_FMT = "1d"
BIT_DATA_FALCON_DATA_V2_SIZE_4 = 4
FALCON_UCODE_TABLE_HDR_V1_VERSION = 1
FALCON_UCODE_TABLE_HDR_V1_SIZE_6 = 6
FALCON_UCODE_TABLE_HDR_V1_6_FMT = "6b"
FALCON_UCODE_TABLE_ENTRY_V1_VERSION = 1
FALCON_UCODE_TABLE_ENTRY_V1_SIZE_6 = 6
FALCON_UCODE_TABLE_ENTRY_V1_6_FMT = "2b1d"
FALCON_UCODE_ENTRY_APPID_FIRMWARE_SEC_LIC = 0x05
FALCON_UCODE_ENTRY_APPID_FWSEC_DBG = 0x45
FALCON_UCODE_ENTRY_APPID_FWSEC_PROD = 0x85
NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC_FLAGS_VERSION_UNAVAILABLE = 0x00
NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC_FLAGS_VERSION_AVAILABLE = 0x01
NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC_VERSION_V1 = 0x01
NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC_VERSION_V2 = 0x02
NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC_VERSION_V3 = 0x03
NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC_VERSION_V4 = 0x04
FALCON_UCODE_DESC_HEADER_FORMAT = "1d"
FALCON_UCODE_DESC_V3_SIZE_44 = 44
FALCON_UCODE_DESC_V3_44_FMT = "9d1w2b2w"
BCRT30_RSA3K_SIG_SIZE = 384
FWSECLIC_READ_VBIOS_STRUCT_FLAGS = (2)
FWSECLIC_FRTS_REGION_MEDIA_FB = (2)
FWSECLIC_FRTS_REGION_SIZE_1MB_IN_4K = (0x100)
NV_BCRT_HASH_INFO_BASE_CODE_TYPE_VBIOS_BASE = 0x00
NV_BCRT_HASH_INFO_BASE_CODE_TYPE_VBIOS_EXT = 0xE0
PCI_EXP_ROM_SIGNATURE = 0xaa55
PCI_EXP_ROM_SIGNATURE_NV = 0x4e56
PCI_EXP_ROM_SIGNATURE_NV2 = 0xbb77
IS_VALID_PCI_ROM_SIG = lambda sig: ((sig == PCI_EXP_ROM_SIGNATURE) or (sig == PCI_EXP_ROM_SIGNATURE_NV) or (sig == PCI_EXP_ROM_SIGNATURE_NV2))
OFFSETOF_PCI_EXP_ROM_SIG = 0x0
OFFSETOF_PCI_EXP_ROM_NBSI_DATA_OFFSET = 0x16
OFFSETOF_PCI_EXP_ROM_PCI_DATA_STRUCT_PTR = 0x18
PCI_DATA_STRUCT_SIGNATURE = 0x52494350
PCI_DATA_STRUCT_SIGNATURE_NV = 0x5344504E
PCI_DATA_STRUCT_SIGNATURE_NV2 = 0x53494752
IS_VALID_PCI_DATA_SIG = lambda sig: ((sig == PCI_DATA_STRUCT_SIGNATURE) or (sig == PCI_DATA_STRUCT_SIGNATURE_NV) or (sig == PCI_DATA_STRUCT_SIGNATURE_NV2))
PCI_ROM_IMAGE_BLOCK_SIZE = 512
OFFSETOF_PCI_DATA_STRUCT_SIG = 0x0
OFFSETOF_PCI_DATA_STRUCT_VENDOR_ID = 0x4
OFFSETOF_PCI_DATA_STRUCT_LEN = 0xa
OFFSETOF_PCI_DATA_STRUCT_CLASS_CODE = 0xd
OFFSETOF_PCI_DATA_STRUCT_CODE_TYPE = 0x14
OFFSETOF_PCI_DATA_STRUCT_IMAGE_LEN = 0x10
OFFSETOF_PCI_DATA_STRUCT_LAST_IMAGE = 0x15
NV_PCI_DATA_EXT_SIG = 0x4544504E
NV_PCI_DATA_EXT_REV_10 = 0x100
NV_PCI_DATA_EXT_REV_11 = 0x101
OFFSETOF_PCI_DATA_EXT_STRUCT_SIG = 0x0
OFFSETOF_PCI_DATA_EXT_STRUCT_LEN = 0x6
OFFSETOF_PCI_DATA_EXT_STRUCT_REV = 0x4
OFFSETOF_PCI_DATA_EXT_STRUCT_SUBIMAGE_LEN = 0x8
OFFSETOF_PCI_DATA_EXT_STRUCT_LAST_IMAGE = 0xa
OFFSETOF_PCI_DATA_EXT_STRUCT_FLAGS = 0xb
PCI_DATA_EXT_STRUCT_FLAGS_CHECKSUM_DISABLED = 0x04