
FRA262STUIII.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e64  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000620  08007004  08007004  00017004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007624  08007624  000200b8  2**0
                  CONTENTS
  4 .ARM          00000008  08007624  08007624  00017624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800762c  0800762c  000200b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800762c  0800762c  0001762c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007630  08007630  00017630  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  08007634  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000494  200000b8  080076ec  000200b8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000054c  080076ec  0002054c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   001650b5  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036ff  00000000  00000000  0018519d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00051a5e  00000000  00000000  0018889c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c50  00000000  00000000  001da300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00008670  00000000  00000000  001daf50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002bc96  00000000  00000000  001e35c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    003da412  00000000  00000000  0020f256  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  005e9668  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037a8  00000000  00000000  005e96b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000b8 	.word	0x200000b8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006fec 	.word	0x08006fec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000bc 	.word	0x200000bc
 80001dc:	08006fec 	.word	0x08006fec

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2f>:
 800084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000850:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000854:	bf24      	itt	cs
 8000856:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800085a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800085e:	d90d      	bls.n	800087c <__aeabi_d2f+0x30>
 8000860:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000864:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000868:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800086c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000870:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000874:	bf08      	it	eq
 8000876:	f020 0001 	biceq.w	r0, r0, #1
 800087a:	4770      	bx	lr
 800087c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000880:	d121      	bne.n	80008c6 <__aeabi_d2f+0x7a>
 8000882:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000886:	bfbc      	itt	lt
 8000888:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800088c:	4770      	bxlt	lr
 800088e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000892:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000896:	f1c2 0218 	rsb	r2, r2, #24
 800089a:	f1c2 0c20 	rsb	ip, r2, #32
 800089e:	fa10 f30c 	lsls.w	r3, r0, ip
 80008a2:	fa20 f002 	lsr.w	r0, r0, r2
 80008a6:	bf18      	it	ne
 80008a8:	f040 0001 	orrne.w	r0, r0, #1
 80008ac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008b0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008b4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008b8:	ea40 000c 	orr.w	r0, r0, ip
 80008bc:	fa23 f302 	lsr.w	r3, r3, r2
 80008c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008c4:	e7cc      	b.n	8000860 <__aeabi_d2f+0x14>
 80008c6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008ca:	d107      	bne.n	80008dc <__aeabi_d2f+0x90>
 80008cc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008d0:	bf1e      	ittt	ne
 80008d2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80008d6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80008da:	4770      	bxne	lr
 80008dc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80008e0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80008e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop

080008ec <__aeabi_uldivmod>:
 80008ec:	b953      	cbnz	r3, 8000904 <__aeabi_uldivmod+0x18>
 80008ee:	b94a      	cbnz	r2, 8000904 <__aeabi_uldivmod+0x18>
 80008f0:	2900      	cmp	r1, #0
 80008f2:	bf08      	it	eq
 80008f4:	2800      	cmpeq	r0, #0
 80008f6:	bf1c      	itt	ne
 80008f8:	f04f 31ff 	movne.w	r1, #4294967295
 80008fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000900:	f000 b974 	b.w	8000bec <__aeabi_idiv0>
 8000904:	f1ad 0c08 	sub.w	ip, sp, #8
 8000908:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800090c:	f000 f806 	bl	800091c <__udivmoddi4>
 8000910:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000918:	b004      	add	sp, #16
 800091a:	4770      	bx	lr

0800091c <__udivmoddi4>:
 800091c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000920:	9d08      	ldr	r5, [sp, #32]
 8000922:	4604      	mov	r4, r0
 8000924:	468e      	mov	lr, r1
 8000926:	2b00      	cmp	r3, #0
 8000928:	d14d      	bne.n	80009c6 <__udivmoddi4+0xaa>
 800092a:	428a      	cmp	r2, r1
 800092c:	4694      	mov	ip, r2
 800092e:	d969      	bls.n	8000a04 <__udivmoddi4+0xe8>
 8000930:	fab2 f282 	clz	r2, r2
 8000934:	b152      	cbz	r2, 800094c <__udivmoddi4+0x30>
 8000936:	fa01 f302 	lsl.w	r3, r1, r2
 800093a:	f1c2 0120 	rsb	r1, r2, #32
 800093e:	fa20 f101 	lsr.w	r1, r0, r1
 8000942:	fa0c fc02 	lsl.w	ip, ip, r2
 8000946:	ea41 0e03 	orr.w	lr, r1, r3
 800094a:	4094      	lsls	r4, r2
 800094c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000950:	0c21      	lsrs	r1, r4, #16
 8000952:	fbbe f6f8 	udiv	r6, lr, r8
 8000956:	fa1f f78c 	uxth.w	r7, ip
 800095a:	fb08 e316 	mls	r3, r8, r6, lr
 800095e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000962:	fb06 f107 	mul.w	r1, r6, r7
 8000966:	4299      	cmp	r1, r3
 8000968:	d90a      	bls.n	8000980 <__udivmoddi4+0x64>
 800096a:	eb1c 0303 	adds.w	r3, ip, r3
 800096e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000972:	f080 811f 	bcs.w	8000bb4 <__udivmoddi4+0x298>
 8000976:	4299      	cmp	r1, r3
 8000978:	f240 811c 	bls.w	8000bb4 <__udivmoddi4+0x298>
 800097c:	3e02      	subs	r6, #2
 800097e:	4463      	add	r3, ip
 8000980:	1a5b      	subs	r3, r3, r1
 8000982:	b2a4      	uxth	r4, r4
 8000984:	fbb3 f0f8 	udiv	r0, r3, r8
 8000988:	fb08 3310 	mls	r3, r8, r0, r3
 800098c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000990:	fb00 f707 	mul.w	r7, r0, r7
 8000994:	42a7      	cmp	r7, r4
 8000996:	d90a      	bls.n	80009ae <__udivmoddi4+0x92>
 8000998:	eb1c 0404 	adds.w	r4, ip, r4
 800099c:	f100 33ff 	add.w	r3, r0, #4294967295
 80009a0:	f080 810a 	bcs.w	8000bb8 <__udivmoddi4+0x29c>
 80009a4:	42a7      	cmp	r7, r4
 80009a6:	f240 8107 	bls.w	8000bb8 <__udivmoddi4+0x29c>
 80009aa:	4464      	add	r4, ip
 80009ac:	3802      	subs	r0, #2
 80009ae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009b2:	1be4      	subs	r4, r4, r7
 80009b4:	2600      	movs	r6, #0
 80009b6:	b11d      	cbz	r5, 80009c0 <__udivmoddi4+0xa4>
 80009b8:	40d4      	lsrs	r4, r2
 80009ba:	2300      	movs	r3, #0
 80009bc:	e9c5 4300 	strd	r4, r3, [r5]
 80009c0:	4631      	mov	r1, r6
 80009c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c6:	428b      	cmp	r3, r1
 80009c8:	d909      	bls.n	80009de <__udivmoddi4+0xc2>
 80009ca:	2d00      	cmp	r5, #0
 80009cc:	f000 80ef 	beq.w	8000bae <__udivmoddi4+0x292>
 80009d0:	2600      	movs	r6, #0
 80009d2:	e9c5 0100 	strd	r0, r1, [r5]
 80009d6:	4630      	mov	r0, r6
 80009d8:	4631      	mov	r1, r6
 80009da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009de:	fab3 f683 	clz	r6, r3
 80009e2:	2e00      	cmp	r6, #0
 80009e4:	d14a      	bne.n	8000a7c <__udivmoddi4+0x160>
 80009e6:	428b      	cmp	r3, r1
 80009e8:	d302      	bcc.n	80009f0 <__udivmoddi4+0xd4>
 80009ea:	4282      	cmp	r2, r0
 80009ec:	f200 80f9 	bhi.w	8000be2 <__udivmoddi4+0x2c6>
 80009f0:	1a84      	subs	r4, r0, r2
 80009f2:	eb61 0303 	sbc.w	r3, r1, r3
 80009f6:	2001      	movs	r0, #1
 80009f8:	469e      	mov	lr, r3
 80009fa:	2d00      	cmp	r5, #0
 80009fc:	d0e0      	beq.n	80009c0 <__udivmoddi4+0xa4>
 80009fe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000a02:	e7dd      	b.n	80009c0 <__udivmoddi4+0xa4>
 8000a04:	b902      	cbnz	r2, 8000a08 <__udivmoddi4+0xec>
 8000a06:	deff      	udf	#255	; 0xff
 8000a08:	fab2 f282 	clz	r2, r2
 8000a0c:	2a00      	cmp	r2, #0
 8000a0e:	f040 8092 	bne.w	8000b36 <__udivmoddi4+0x21a>
 8000a12:	eba1 010c 	sub.w	r1, r1, ip
 8000a16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a1a:	fa1f fe8c 	uxth.w	lr, ip
 8000a1e:	2601      	movs	r6, #1
 8000a20:	0c20      	lsrs	r0, r4, #16
 8000a22:	fbb1 f3f7 	udiv	r3, r1, r7
 8000a26:	fb07 1113 	mls	r1, r7, r3, r1
 8000a2a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a2e:	fb0e f003 	mul.w	r0, lr, r3
 8000a32:	4288      	cmp	r0, r1
 8000a34:	d908      	bls.n	8000a48 <__udivmoddi4+0x12c>
 8000a36:	eb1c 0101 	adds.w	r1, ip, r1
 8000a3a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000a3e:	d202      	bcs.n	8000a46 <__udivmoddi4+0x12a>
 8000a40:	4288      	cmp	r0, r1
 8000a42:	f200 80cb 	bhi.w	8000bdc <__udivmoddi4+0x2c0>
 8000a46:	4643      	mov	r3, r8
 8000a48:	1a09      	subs	r1, r1, r0
 8000a4a:	b2a4      	uxth	r4, r4
 8000a4c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a50:	fb07 1110 	mls	r1, r7, r0, r1
 8000a54:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a58:	fb0e fe00 	mul.w	lr, lr, r0
 8000a5c:	45a6      	cmp	lr, r4
 8000a5e:	d908      	bls.n	8000a72 <__udivmoddi4+0x156>
 8000a60:	eb1c 0404 	adds.w	r4, ip, r4
 8000a64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a68:	d202      	bcs.n	8000a70 <__udivmoddi4+0x154>
 8000a6a:	45a6      	cmp	lr, r4
 8000a6c:	f200 80bb 	bhi.w	8000be6 <__udivmoddi4+0x2ca>
 8000a70:	4608      	mov	r0, r1
 8000a72:	eba4 040e 	sub.w	r4, r4, lr
 8000a76:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a7a:	e79c      	b.n	80009b6 <__udivmoddi4+0x9a>
 8000a7c:	f1c6 0720 	rsb	r7, r6, #32
 8000a80:	40b3      	lsls	r3, r6
 8000a82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a8a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a8e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a92:	431c      	orrs	r4, r3
 8000a94:	40f9      	lsrs	r1, r7
 8000a96:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a9a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a9e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000aa2:	0c20      	lsrs	r0, r4, #16
 8000aa4:	fa1f fe8c 	uxth.w	lr, ip
 8000aa8:	fb09 1118 	mls	r1, r9, r8, r1
 8000aac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ab0:	fb08 f00e 	mul.w	r0, r8, lr
 8000ab4:	4288      	cmp	r0, r1
 8000ab6:	fa02 f206 	lsl.w	r2, r2, r6
 8000aba:	d90b      	bls.n	8000ad4 <__udivmoddi4+0x1b8>
 8000abc:	eb1c 0101 	adds.w	r1, ip, r1
 8000ac0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ac4:	f080 8088 	bcs.w	8000bd8 <__udivmoddi4+0x2bc>
 8000ac8:	4288      	cmp	r0, r1
 8000aca:	f240 8085 	bls.w	8000bd8 <__udivmoddi4+0x2bc>
 8000ace:	f1a8 0802 	sub.w	r8, r8, #2
 8000ad2:	4461      	add	r1, ip
 8000ad4:	1a09      	subs	r1, r1, r0
 8000ad6:	b2a4      	uxth	r4, r4
 8000ad8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000adc:	fb09 1110 	mls	r1, r9, r0, r1
 8000ae0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ae4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ae8:	458e      	cmp	lr, r1
 8000aea:	d908      	bls.n	8000afe <__udivmoddi4+0x1e2>
 8000aec:	eb1c 0101 	adds.w	r1, ip, r1
 8000af0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000af4:	d26c      	bcs.n	8000bd0 <__udivmoddi4+0x2b4>
 8000af6:	458e      	cmp	lr, r1
 8000af8:	d96a      	bls.n	8000bd0 <__udivmoddi4+0x2b4>
 8000afa:	3802      	subs	r0, #2
 8000afc:	4461      	add	r1, ip
 8000afe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b02:	fba0 9402 	umull	r9, r4, r0, r2
 8000b06:	eba1 010e 	sub.w	r1, r1, lr
 8000b0a:	42a1      	cmp	r1, r4
 8000b0c:	46c8      	mov	r8, r9
 8000b0e:	46a6      	mov	lr, r4
 8000b10:	d356      	bcc.n	8000bc0 <__udivmoddi4+0x2a4>
 8000b12:	d053      	beq.n	8000bbc <__udivmoddi4+0x2a0>
 8000b14:	b15d      	cbz	r5, 8000b2e <__udivmoddi4+0x212>
 8000b16:	ebb3 0208 	subs.w	r2, r3, r8
 8000b1a:	eb61 010e 	sbc.w	r1, r1, lr
 8000b1e:	fa01 f707 	lsl.w	r7, r1, r7
 8000b22:	fa22 f306 	lsr.w	r3, r2, r6
 8000b26:	40f1      	lsrs	r1, r6
 8000b28:	431f      	orrs	r7, r3
 8000b2a:	e9c5 7100 	strd	r7, r1, [r5]
 8000b2e:	2600      	movs	r6, #0
 8000b30:	4631      	mov	r1, r6
 8000b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b36:	f1c2 0320 	rsb	r3, r2, #32
 8000b3a:	40d8      	lsrs	r0, r3
 8000b3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b40:	fa21 f303 	lsr.w	r3, r1, r3
 8000b44:	4091      	lsls	r1, r2
 8000b46:	4301      	orrs	r1, r0
 8000b48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b4c:	fa1f fe8c 	uxth.w	lr, ip
 8000b50:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b54:	fb07 3610 	mls	r6, r7, r0, r3
 8000b58:	0c0b      	lsrs	r3, r1, #16
 8000b5a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b5e:	fb00 f60e 	mul.w	r6, r0, lr
 8000b62:	429e      	cmp	r6, r3
 8000b64:	fa04 f402 	lsl.w	r4, r4, r2
 8000b68:	d908      	bls.n	8000b7c <__udivmoddi4+0x260>
 8000b6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b72:	d22f      	bcs.n	8000bd4 <__udivmoddi4+0x2b8>
 8000b74:	429e      	cmp	r6, r3
 8000b76:	d92d      	bls.n	8000bd4 <__udivmoddi4+0x2b8>
 8000b78:	3802      	subs	r0, #2
 8000b7a:	4463      	add	r3, ip
 8000b7c:	1b9b      	subs	r3, r3, r6
 8000b7e:	b289      	uxth	r1, r1
 8000b80:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b84:	fb07 3316 	mls	r3, r7, r6, r3
 8000b88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b8c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b90:	428b      	cmp	r3, r1
 8000b92:	d908      	bls.n	8000ba6 <__udivmoddi4+0x28a>
 8000b94:	eb1c 0101 	adds.w	r1, ip, r1
 8000b98:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b9c:	d216      	bcs.n	8000bcc <__udivmoddi4+0x2b0>
 8000b9e:	428b      	cmp	r3, r1
 8000ba0:	d914      	bls.n	8000bcc <__udivmoddi4+0x2b0>
 8000ba2:	3e02      	subs	r6, #2
 8000ba4:	4461      	add	r1, ip
 8000ba6:	1ac9      	subs	r1, r1, r3
 8000ba8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000bac:	e738      	b.n	8000a20 <__udivmoddi4+0x104>
 8000bae:	462e      	mov	r6, r5
 8000bb0:	4628      	mov	r0, r5
 8000bb2:	e705      	b.n	80009c0 <__udivmoddi4+0xa4>
 8000bb4:	4606      	mov	r6, r0
 8000bb6:	e6e3      	b.n	8000980 <__udivmoddi4+0x64>
 8000bb8:	4618      	mov	r0, r3
 8000bba:	e6f8      	b.n	80009ae <__udivmoddi4+0x92>
 8000bbc:	454b      	cmp	r3, r9
 8000bbe:	d2a9      	bcs.n	8000b14 <__udivmoddi4+0x1f8>
 8000bc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000bc4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000bc8:	3801      	subs	r0, #1
 8000bca:	e7a3      	b.n	8000b14 <__udivmoddi4+0x1f8>
 8000bcc:	4646      	mov	r6, r8
 8000bce:	e7ea      	b.n	8000ba6 <__udivmoddi4+0x28a>
 8000bd0:	4620      	mov	r0, r4
 8000bd2:	e794      	b.n	8000afe <__udivmoddi4+0x1e2>
 8000bd4:	4640      	mov	r0, r8
 8000bd6:	e7d1      	b.n	8000b7c <__udivmoddi4+0x260>
 8000bd8:	46d0      	mov	r8, sl
 8000bda:	e77b      	b.n	8000ad4 <__udivmoddi4+0x1b8>
 8000bdc:	3b02      	subs	r3, #2
 8000bde:	4461      	add	r1, ip
 8000be0:	e732      	b.n	8000a48 <__udivmoddi4+0x12c>
 8000be2:	4630      	mov	r0, r6
 8000be4:	e709      	b.n	80009fa <__udivmoddi4+0xde>
 8000be6:	4464      	add	r4, ip
 8000be8:	3802      	subs	r0, #2
 8000bea:	e742      	b.n	8000a72 <__udivmoddi4+0x156>

08000bec <__aeabi_idiv0>:
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0>:
    * \code
    * quaternion.fromRotationMatrix((Matrix3f() << axis0, axis1, axis2).finished());
    * \endcode
    */
  EIGEN_DEVICE_FUNC
  inline XprType& finished() {
 8000bf0:	b508      	push	{r3, lr}
      eigen_assert(((m_row+m_currentBlockRows) == m_xpr.rows() || m_xpr.cols() == 0)
 8000bf2:	68c2      	ldr	r2, [r0, #12]
 8000bf4:	6843      	ldr	r3, [r0, #4]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	2b03      	cmp	r3, #3
 8000bfa:	d103      	bne.n	8000c04 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0+0x14>
 8000bfc:	6883      	ldr	r3, [r0, #8]
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d100      	bne.n	8000c04 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0+0x14>
           && m_col == m_xpr.cols()
           && "Too few coefficients passed to comma initializer (operator<<)");
      return m_xpr;
  }
 8000c02:	bd08      	pop	{r3, pc}
      eigen_assert(((m_row+m_currentBlockRows) == m_xpr.rows() || m_xpr.cols() == 0)
 8000c04:	4b02      	ldr	r3, [pc, #8]	; (8000c10 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0+0x20>)
 8000c06:	4a03      	ldr	r2, [pc, #12]	; (8000c14 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0+0x24>)
 8000c08:	4803      	ldr	r0, [pc, #12]	; (8000c18 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0+0x28>)
 8000c0a:	217a      	movs	r1, #122	; 0x7a
 8000c0c:	f005 f9ca 	bl	8005fa4 <__assert_func>
 8000c10:	08007004 	.word	0x08007004
 8000c14:	080070a4 	.word	0x080070a4
 8000c18:	0800710c 	.word	0x0800710c

08000c1c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0>:
  inline XprType& finished() {
 8000c1c:	b508      	push	{r3, lr}
      eigen_assert(((m_row+m_currentBlockRows) == m_xpr.rows() || m_xpr.cols() == 0)
 8000c1e:	68c2      	ldr	r2, [r0, #12]
 8000c20:	6843      	ldr	r3, [r0, #4]
 8000c22:	4413      	add	r3, r2
 8000c24:	2b03      	cmp	r3, #3
 8000c26:	d103      	bne.n	8000c30 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0+0x14>
 8000c28:	6883      	ldr	r3, [r0, #8]
 8000c2a:	2b03      	cmp	r3, #3
 8000c2c:	d100      	bne.n	8000c30 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0+0x14>
  }
 8000c2e:	bd08      	pop	{r3, pc}
      eigen_assert(((m_row+m_currentBlockRows) == m_xpr.rows() || m_xpr.cols() == 0)
 8000c30:	4b02      	ldr	r3, [pc, #8]	; (8000c3c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0+0x20>)
 8000c32:	4a03      	ldr	r2, [pc, #12]	; (8000c40 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0+0x24>)
 8000c34:	4803      	ldr	r0, [pc, #12]	; (8000c44 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0+0x28>)
 8000c36:	217a      	movs	r1, #122	; 0x7a
 8000c38:	f005 f9b4 	bl	8005fa4 <__assert_func>
 8000c3c:	08007004 	.word	0x08007004
 8000c40:	08007154 	.word	0x08007154
 8000c44:	0800710c 	.word	0x0800710c

08000c48 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c48:	b500      	push	{lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c4a:	2300      	movs	r3, #0
{
 8000c4c:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c4e:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 8000c52:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c56:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8000c5a:	e9cd 3304 	strd	r3, r3, [sp, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c5e:	4926      	ldr	r1, [pc, #152]	; (8000cf8 <_Z18SystemClock_Configv+0xb0>)
 8000c60:	9300      	str	r3, [sp, #0]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c62:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c64:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c66:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c68:	4a24      	ldr	r2, [pc, #144]	; (8000cfc <_Z18SystemClock_Configv+0xb4>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6a:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8000c6e:	6408      	str	r0, [r1, #64]	; 0x40
 8000c70:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000c72:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8000c76:	9100      	str	r1, [sp, #0]
 8000c78:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c7a:	9301      	str	r3, [sp, #4]
 8000c7c:	6813      	ldr	r3, [r2, #0]
 8000c7e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c82:	6013      	str	r3, [r2, #0]
 8000c84:	6813      	ldr	r3, [r2, #0]
 8000c86:	f403 4340 	and.w	r3, r3, #49152	; 0xc000

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c8a:	2102      	movs	r1, #2
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c8c:	9301      	str	r3, [sp, #4]
 8000c8e:	9801      	ldr	r0, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c90:	9108      	str	r1, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c92:	2002      	movs	r0, #2
 8000c94:	2100      	movs	r1, #0
 8000c96:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8000c9a:	2008      	movs	r0, #8
 8000c9c:	2164      	movs	r1, #100	; 0x64
 8000c9e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8000ca2:	2002      	movs	r0, #2
 8000ca4:	2104      	movs	r1, #4
 8000ca6:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000caa:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cac:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 100;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cae:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cb0:	e9cd 230b 	strd	r2, r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb4:	f003 fe90 	bl	80049d8 <HAL_RCC_OscConfig>
 8000cb8:	b108      	cbz	r0, 8000cbe <_Z18SystemClock_Configv+0x76>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cba:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cbc:	e7fe      	b.n	8000cbc <_Z18SystemClock_Configv+0x74>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cbe:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8000ce8 <_Z18SystemClock_Configv+0xa0>
 8000cc2:	ed8d 7b02 	vstr	d7, [sp, #8]
 8000cc6:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8000cf0 <_Z18SystemClock_Configv+0xa8>
 8000cca:	4603      	mov	r3, r0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000ccc:	2103      	movs	r1, #3
 8000cce:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cd0:	ed8d 7b04 	vstr	d7, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cd4:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000cd6:	f004 f897 	bl	8004e08 <HAL_RCC_ClockConfig>
 8000cda:	b108      	cbz	r0, 8000ce0 <_Z18SystemClock_Configv+0x98>
 8000cdc:	b672      	cpsid	i
  while (1)
 8000cde:	e7fe      	b.n	8000cde <_Z18SystemClock_Configv+0x96>
}
 8000ce0:	b015      	add	sp, #84	; 0x54
 8000ce2:	f85d fb04 	ldr.w	pc, [sp], #4
 8000ce6:	bf00      	nop
 8000ce8:	0000000f 	.word	0x0000000f
 8000cec:	00000002 	.word	0x00000002
 8000cf0:	00000000 	.word	0x00000000
 8000cf4:	00001000 	.word	0x00001000
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40007000 	.word	0x40007000

08000d00 <_Z10Trajectoryv>:
void Trajectory(){
 8000d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
{return _micros + htim11.Instance->CNT;}
 8000d04:	4ba0      	ldr	r3, [pc, #640]	; (8000f88 <_Z10Trajectoryv+0x288>)
 8000d06:	49a1      	ldr	r1, [pc, #644]	; (8000f8c <_Z10Trajectoryv+0x28c>)
 8000d08:	681d      	ldr	r5, [r3, #0]
	if(micros() - TimeStampTraject >= 1000){
 8000d0a:	4ca1      	ldr	r4, [pc, #644]	; (8000f90 <_Z10Trajectoryv+0x290>)
{return _micros + htim11.Instance->CNT;}
 8000d0c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	if(micros() - TimeStampTraject >= 1000){
 8000d0e:	6820      	ldr	r0, [r4, #0]
{return _micros + htim11.Instance->CNT;}
 8000d10:	e9d1 2100 	ldrd	r2, r1, [r1]
	if(micros() - TimeStampTraject >= 1000){
 8000d14:	1a1b      	subs	r3, r3, r0
 8000d16:	eb60 0000 	sbc.w	r0, r0, r0
 8000d1a:	189b      	adds	r3, r3, r2
 8000d1c:	eb41 0100 	adc.w	r1, r1, r0
 8000d20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d24:	f171 0300 	sbcs.w	r3, r1, #0
void Trajectory(){
 8000d28:	ed2d 8b08 	vpush	{d8-d11}
	if(micros() - TimeStampTraject >= 1000){
 8000d2c:	d369      	bcc.n	8000e02 <_Z10Trajectoryv+0x102>
		if (Finalposition/Velocity > Velocity/Acceleration){
 8000d2e:	4b99      	ldr	r3, [pc, #612]	; (8000f94 <_Z10Trajectoryv+0x294>)
 8000d30:	4999      	ldr	r1, [pc, #612]	; (8000f98 <_Z10Trajectoryv+0x298>)
 8000d32:	ed93 7a00 	vldr	s14, [r3]
 8000d36:	4b99      	ldr	r3, [pc, #612]	; (8000f9c <_Z10Trajectoryv+0x29c>)
 8000d38:	ed91 8a00 	vldr	s16, [r1]
 8000d3c:	ed93 aa00 	vldr	s20, [r3]
{return _micros + htim11.Instance->CNT;}
 8000d40:	6a6b      	ldr	r3, [r5, #36]	; 0x24
		if (Finalposition/Velocity > Velocity/Acceleration){
 8000d42:	eec7 7a08 	vdiv.f32	s15, s14, s16
{return _micros + htim11.Instance->CNT;}
 8000d46:	189b      	adds	r3, r3, r2
		TimeStampTraject = micros();
 8000d48:	6023      	str	r3, [r4, #0]
		if (Finalposition/Velocity > Velocity/Acceleration){
 8000d4a:	eec8 8a0a 	vdiv.f32	s17, s16, s20
 8000d4e:	eef4 7ae8 	vcmpe.f32	s15, s17
 8000d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d56:	dc58      	bgt.n	8000e0a <_Z10Trajectoryv+0x10a>
			Velocity = sqrt(Finalposition/2);
 8000d58:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8000d5c:	ee67 7a27 	vmul.f32	s15, s14, s15
			Tb = sqrt(2*Finalposition);
 8000d60:	ee77 6a07 	vadd.f32	s13, s14, s14
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8000d64:	eeb1 8ae7 	vsqrt.f32	s16, s15
 8000d68:	eef1 8ae6 	vsqrt.f32	s17, s13
			Velocity = sqrt(Finalposition/2);
 8000d6c:	ed81 8a00 	vstr	s16, [r1]
		timeFinal = (4*Velocity) + ((Finalposition-(2*Velocity*Velocity))/Velocity);
 8000d70:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000d74:	eef0 5a47 	vmov.f32	s11, s14
 8000d78:	eee7 5ae6 	vfms.f32	s11, s15, s13
		if (TimeinS < Tb){
 8000d7c:	4e88      	ldr	r6, [pc, #544]	; (8000fa0 <_Z10Trajectoryv+0x2a0>)
 8000d7e:	4a89      	ldr	r2, [pc, #548]	; (8000fa4 <_Z10Trajectoryv+0x2a4>)
 8000d80:	ed96 9a00 	vldr	s18, [r6]
		timeFinal = (4*Velocity) + ((Finalposition-(2*Velocity*Velocity))/Velocity);
 8000d84:	4b88      	ldr	r3, [pc, #544]	; (8000fa8 <_Z10Trajectoryv+0x2a8>)
 8000d86:	edc2 8a00 	vstr	s17, [r2]
 8000d8a:	eec5 7a88 	vdiv.f32	s15, s11, s16
 8000d8e:	eeb1 6a00 	vmov.f32	s12, #16	; 0x40800000  4.0
 8000d92:	eee8 7a06 	vfma.f32	s15, s16, s12
		if (TimeinS < Tb){
 8000d96:	eeb4 9ae8 	vcmpe.f32	s18, s17
 8000d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		timeFinal = (4*Velocity) + ((Finalposition-(2*Velocity*Velocity))/Velocity);
 8000d9e:	edc3 7a00 	vstr	s15, [r3]
		if (TimeinS < Tb){
 8000da2:	d535      	bpl.n	8000e10 <_Z10Trajectoryv+0x110>
			OutPosition = (0.5*Acceleration*TimeinS*TimeinS);
 8000da4:	ee19 0a10 	vmov	r0, s18
 8000da8:	f7ff fcf8 	bl	800079c <__aeabi_f2d>
 8000dac:	4604      	mov	r4, r0
 8000dae:	460d      	mov	r5, r1
 8000db0:	ee1a 0a10 	vmov	r0, s20
 8000db4:	f7ff fcf2 	bl	800079c <__aeabi_f2d>
 8000db8:	4622      	mov	r2, r4
 8000dba:	462b      	mov	r3, r5
 8000dbc:	f7ff fa60 	bl	8000280 <__aeabi_dmul>
 8000dc0:	4b7a      	ldr	r3, [pc, #488]	; (8000fac <_Z10Trajectoryv+0x2ac>)
 8000dc2:	4f7b      	ldr	r7, [pc, #492]	; (8000fb0 <_Z10Trajectoryv+0x2b0>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f7ff fa5b 	bl	8000280 <__aeabi_dmul>
 8000dca:	4622      	mov	r2, r4
 8000dcc:	462b      	mov	r3, r5
 8000dce:	f7ff fa57 	bl	8000280 <__aeabi_dmul>
 8000dd2:	f7ff fd3b 	bl	800084c <__aeabi_d2f>
			OutVelocity = Acceleration*TimeinS;
 8000dd6:	ee2a 9a09 	vmul.f32	s18, s20, s18
 8000dda:	4b76      	ldr	r3, [pc, #472]	; (8000fb4 <_Z10Trajectoryv+0x2b4>)
			OutAcceleration = Acceleration;
 8000ddc:	4a76      	ldr	r2, [pc, #472]	; (8000fb8 <_Z10Trajectoryv+0x2b8>)
			OutVelocity = Acceleration*TimeinS;
 8000dde:	ed83 9a00 	vstr	s18, [r3]
			ch = 1;
 8000de2:	4b76      	ldr	r3, [pc, #472]	; (8000fbc <_Z10Trajectoryv+0x2bc>)
			OutAcceleration = Acceleration;
 8000de4:	ed82 aa00 	vstr	s20, [r2]
			ch = 1;
 8000de8:	2201      	movs	r2, #1
			OutPosition = (0.5*Acceleration*TimeinS*TimeinS);
 8000dea:	6038      	str	r0, [r7, #0]
			ch = 1;
 8000dec:	701a      	strb	r2, [r3, #0]
		TimeinS = TimeinS + Dt;
 8000dee:	a364      	add	r3, pc, #400	; (adr r3, 8000f80 <_Z10Trajectoryv+0x280>)
 8000df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000df4:	4620      	mov	r0, r4
 8000df6:	4629      	mov	r1, r5
 8000df8:	f7ff fb72 	bl	80004e0 <__adddf3>
 8000dfc:	f7ff fd26 	bl	800084c <__aeabi_d2f>
 8000e00:	6030      	str	r0, [r6, #0]
}
 8000e02:	ecbd 8b08 	vpop	{d8-d11}
 8000e06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		timeFinal = (4*Velocity) + ((Finalposition-(2*Velocity*Velocity))/Velocity);
 8000e0a:	ee68 7a08 	vmul.f32	s15, s16, s16
 8000e0e:	e7af      	b.n	8000d70 <_Z10Trajectoryv+0x70>
		else if(TimeinS < (timeFinal-Tb)){
 8000e10:	ee37 6ae8 	vsub.f32	s12, s15, s17
 8000e14:	eeb4 9ac6 	vcmpe.f32	s18, s12
 8000e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e1c:	d414      	bmi.n	8000e48 <_Z10Trajectoryv+0x148>
		else if(((timeFinal-Tb) <= TimeinS) && (TimeinS <= timeFinal)){
 8000e1e:	eef4 7ac9 	vcmpe.f32	s15, s18
 8000e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e26:	da49      	bge.n	8000ebc <_Z10Trajectoryv+0x1bc>
			OutPosition = Finalposition;
 8000e28:	4861      	ldr	r0, [pc, #388]	; (8000fb0 <_Z10Trajectoryv+0x2b0>)
			OutAcceleration = 0;
 8000e2a:	4b63      	ldr	r3, [pc, #396]	; (8000fb8 <_Z10Trajectoryv+0x2b8>)
			ch = 4;
 8000e2c:	4963      	ldr	r1, [pc, #396]	; (8000fbc <_Z10Trajectoryv+0x2bc>)
			OutPosition = Finalposition;
 8000e2e:	ed80 7a00 	vstr	s14, [r0]
			OutAcceleration = 0;
 8000e32:	2200      	movs	r2, #0
			ch = 4;
 8000e34:	2404      	movs	r4, #4
 8000e36:	700c      	strb	r4, [r1, #0]
			OutPosition = (0.5*Acceleration*TimeinS*TimeinS);
 8000e38:	ee19 0a10 	vmov	r0, s18
			OutAcceleration = 0;
 8000e3c:	601a      	str	r2, [r3, #0]
			OutPosition = (0.5*Acceleration*TimeinS*TimeinS);
 8000e3e:	f7ff fcad 	bl	800079c <__aeabi_f2d>
 8000e42:	4604      	mov	r4, r0
 8000e44:	460d      	mov	r5, r1
 8000e46:	e7d2      	b.n	8000dee <_Z10Trajectoryv+0xee>
			OutPosition = (0.5*Acceleration*(Tb*Tb)) + (Velocity*(TimeinS-Tb));
 8000e48:	ee68 7aa8 	vmul.f32	s15, s17, s17
 8000e4c:	ee79 8a68 	vsub.f32	s17, s18, s17
 8000e50:	ee17 0a90 	vmov	r0, s15
 8000e54:	f7ff fca2 	bl	800079c <__aeabi_f2d>
 8000e58:	4604      	mov	r4, r0
 8000e5a:	ee1a 0a10 	vmov	r0, s20
 8000e5e:	460d      	mov	r5, r1
 8000e60:	f7ff fc9c 	bl	800079c <__aeabi_f2d>
 8000e64:	4b51      	ldr	r3, [pc, #324]	; (8000fac <_Z10Trajectoryv+0x2ac>)
 8000e66:	4f52      	ldr	r7, [pc, #328]	; (8000fb0 <_Z10Trajectoryv+0x2b0>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f7ff fa09 	bl	8000280 <__aeabi_dmul>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	460b      	mov	r3, r1
 8000e72:	4620      	mov	r0, r4
 8000e74:	4629      	mov	r1, r5
 8000e76:	f7ff fa03 	bl	8000280 <__aeabi_dmul>
 8000e7a:	ee68 7a88 	vmul.f32	s15, s17, s16
 8000e7e:	4604      	mov	r4, r0
 8000e80:	ee17 0a90 	vmov	r0, s15
 8000e84:	460d      	mov	r5, r1
 8000e86:	f7ff fc89 	bl	800079c <__aeabi_f2d>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	4620      	mov	r0, r4
 8000e90:	4629      	mov	r1, r5
 8000e92:	f7ff fb25 	bl	80004e0 <__adddf3>
 8000e96:	f7ff fcd9 	bl	800084c <__aeabi_d2f>
			OutVelocity = Velocity;
 8000e9a:	4b46      	ldr	r3, [pc, #280]	; (8000fb4 <_Z10Trajectoryv+0x2b4>)
			OutAcceleration = 0;
 8000e9c:	4946      	ldr	r1, [pc, #280]	; (8000fb8 <_Z10Trajectoryv+0x2b8>)
			OutVelocity = Velocity;
 8000e9e:	ed83 8a00 	vstr	s16, [r3]
			ch = 2;
 8000ea2:	4b46      	ldr	r3, [pc, #280]	; (8000fbc <_Z10Trajectoryv+0x2bc>)
			OutPosition = (0.5*Acceleration*(Tb*Tb)) + (Velocity*(TimeinS-Tb));
 8000ea4:	6038      	str	r0, [r7, #0]
			ch = 2;
 8000ea6:	2202      	movs	r2, #2
			OutAcceleration = 0;
 8000ea8:	2000      	movs	r0, #0
 8000eaa:	6008      	str	r0, [r1, #0]
			ch = 2;
 8000eac:	701a      	strb	r2, [r3, #0]
			OutPosition = (0.5*Acceleration*TimeinS*TimeinS);
 8000eae:	ee19 0a10 	vmov	r0, s18
 8000eb2:	f7ff fc73 	bl	800079c <__aeabi_f2d>
 8000eb6:	4604      	mov	r4, r0
 8000eb8:	460d      	mov	r5, r1
 8000eba:	e798      	b.n	8000dee <_Z10Trajectoryv+0xee>
			OutPosition = (0.5*Acceleration*(Tb*Tb))+ (Velocity*(timeFinal-(2*Tb)))  + (Velocity*(TimeinS-(timeFinal-Tb))) - (0.5*Acceleration*((TimeinS-(timeFinal-Tb))*(TimeinS-(timeFinal-Tb))));
 8000ebc:	ee39 ba28 	vadd.f32	s22, s18, s17
 8000ec0:	ee28 7aa8 	vmul.f32	s14, s17, s17
 8000ec4:	ee3b ba67 	vsub.f32	s22, s22, s15
 8000ec8:	eee8 7ae6 	vfms.f32	s15, s17, s13
 8000ecc:	4f38      	ldr	r7, [pc, #224]	; (8000fb0 <_Z10Trajectoryv+0x2b0>)
 8000ece:	ee76 aa49 	vsub.f32	s21, s12, s18
 8000ed2:	ee17 0a10 	vmov	r0, s14
 8000ed6:	eef0 9a67 	vmov.f32	s19, s15
 8000eda:	f7ff fc5f 	bl	800079c <__aeabi_f2d>
 8000ede:	ee6b 7a2a 	vmul.f32	s15, s22, s21
 8000ee2:	4604      	mov	r4, r0
 8000ee4:	ee17 0a90 	vmov	r0, s15
 8000ee8:	460d      	mov	r5, r1
 8000eea:	f7ff fc57 	bl	800079c <__aeabi_f2d>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	4620      	mov	r0, r4
 8000ef4:	4629      	mov	r1, r5
 8000ef6:	f7ff faf3 	bl	80004e0 <__adddf3>
 8000efa:	4604      	mov	r4, r0
 8000efc:	ee1a 0a10 	vmov	r0, s20
 8000f00:	460d      	mov	r5, r1
 8000f02:	f7ff fc4b 	bl	800079c <__aeabi_f2d>
 8000f06:	4b29      	ldr	r3, [pc, #164]	; (8000fac <_Z10Trajectoryv+0x2ac>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	f7ff f9b9 	bl	8000280 <__aeabi_dmul>
 8000f0e:	4602      	mov	r2, r0
 8000f10:	460b      	mov	r3, r1
 8000f12:	4620      	mov	r0, r4
 8000f14:	4629      	mov	r1, r5
 8000f16:	f7ff f9b3 	bl	8000280 <__aeabi_dmul>
 8000f1a:	ee69 7a88 	vmul.f32	s15, s19, s16
 8000f1e:	4604      	mov	r4, r0
 8000f20:	ee17 0a90 	vmov	r0, s15
 8000f24:	460d      	mov	r5, r1
 8000f26:	f7ff fc39 	bl	800079c <__aeabi_f2d>
 8000f2a:	ee6b 7a08 	vmul.f32	s15, s22, s16
 8000f2e:	4680      	mov	r8, r0
 8000f30:	ee17 0a90 	vmov	r0, s15
 8000f34:	4689      	mov	r9, r1
 8000f36:	f7ff fc31 	bl	800079c <__aeabi_f2d>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	4640      	mov	r0, r8
 8000f40:	4649      	mov	r1, r9
 8000f42:	f7ff facd 	bl	80004e0 <__adddf3>
			OutVelocity = Velocity-(Acceleration*(TimeinS-(timeFinal-Tb)));
 8000f46:	eeaa 8a2a 	vfma.f32	s16, s20, s21
			OutPosition = (0.5*Acceleration*(Tb*Tb))+ (Velocity*(timeFinal-(2*Tb)))  + (Velocity*(TimeinS-(timeFinal-Tb))) - (0.5*Acceleration*((TimeinS-(timeFinal-Tb))*(TimeinS-(timeFinal-Tb))));
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	460b      	mov	r3, r1
 8000f4e:	4620      	mov	r0, r4
 8000f50:	4629      	mov	r1, r5
 8000f52:	f7ff fac5 	bl	80004e0 <__adddf3>
 8000f56:	f7ff fc79 	bl	800084c <__aeabi_d2f>
			OutVelocity = Velocity-(Acceleration*(TimeinS-(timeFinal-Tb)));
 8000f5a:	4b16      	ldr	r3, [pc, #88]	; (8000fb4 <_Z10Trajectoryv+0x2b4>)
			OutAcceleration = -Acceleration;
 8000f5c:	4916      	ldr	r1, [pc, #88]	; (8000fb8 <_Z10Trajectoryv+0x2b8>)
			OutVelocity = Velocity-(Acceleration*(TimeinS-(timeFinal-Tb)));
 8000f5e:	ed83 8a00 	vstr	s16, [r3]
			ch = 3;
 8000f62:	4b16      	ldr	r3, [pc, #88]	; (8000fbc <_Z10Trajectoryv+0x2bc>)
			OutPosition = (0.5*Acceleration*(Tb*Tb))+ (Velocity*(timeFinal-(2*Tb)))  + (Velocity*(TimeinS-(timeFinal-Tb))) - (0.5*Acceleration*((TimeinS-(timeFinal-Tb))*(TimeinS-(timeFinal-Tb))));
 8000f64:	6038      	str	r0, [r7, #0]
			ch = 3;
 8000f66:	2203      	movs	r2, #3
			OutAcceleration = -Acceleration;
 8000f68:	eeb1 aa4a 	vneg.f32	s20, s20
			OutPosition = (0.5*Acceleration*TimeinS*TimeinS);
 8000f6c:	ee19 0a10 	vmov	r0, s18
			OutAcceleration = -Acceleration;
 8000f70:	ed81 aa00 	vstr	s20, [r1]
			ch = 3;
 8000f74:	701a      	strb	r2, [r3, #0]
			OutPosition = (0.5*Acceleration*TimeinS*TimeinS);
 8000f76:	f7ff fc11 	bl	800079c <__aeabi_f2d>
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	460d      	mov	r5, r1
			ch = 3;
 8000f7e:	e736      	b.n	8000dee <_Z10Trajectoryv+0xee>
 8000f80:	d2f1a9fc 	.word	0xd2f1a9fc
 8000f84:	3f50624d 	.word	0x3f50624d
 8000f88:	200003ec 	.word	0x200003ec
 8000f8c:	200002e8 	.word	0x200002e8
 8000f90:	200002b8 	.word	0x200002b8
 8000f94:	20000004 	.word	0x20000004
 8000f98:	20000028 	.word	0x20000028
 8000f9c:	20000000 	.word	0x20000000
 8000fa0:	200002c0 	.word	0x200002c0
 8000fa4:	200002a4 	.word	0x200002a4
 8000fa8:	20000520 	.word	0x20000520
 8000fac:	3fe00000 	.word	0x3fe00000
 8000fb0:	20000228 	.word	0x20000228
 8000fb4:	20000230 	.word	0x20000230
 8000fb8:	20000224 	.word	0x20000224
 8000fbc:	20000334 	.word	0x20000334

08000fc0 <_Z10Unwrappingv>:
void Unwrapping(){
 8000fc0:	b538      	push	{r3, r4, r5, lr}
{return _micros + htim11.Instance->CNT;}
 8000fc2:	4b33      	ldr	r3, [pc, #204]	; (8001090 <_Z10Unwrappingv+0xd0>)
 8000fc4:	4933      	ldr	r1, [pc, #204]	; (8001094 <_Z10Unwrappingv+0xd4>)
 8000fc6:	681d      	ldr	r5, [r3, #0]
	if(micros() - TimeUnwrap >= 1000){
 8000fc8:	4c33      	ldr	r4, [pc, #204]	; (8001098 <_Z10Unwrappingv+0xd8>)
{return _micros + htim11.Instance->CNT;}
 8000fca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	if(micros() - TimeUnwrap >= 1000){
 8000fcc:	6820      	ldr	r0, [r4, #0]
{return _micros + htim11.Instance->CNT;}
 8000fce:	e9d1 2100 	ldrd	r2, r1, [r1]
	if(micros() - TimeUnwrap >= 1000){
 8000fd2:	1a1b      	subs	r3, r3, r0
 8000fd4:	eb60 0000 	sbc.w	r0, r0, r0
 8000fd8:	189b      	adds	r3, r3, r2
 8000fda:	eb41 0100 	adc.w	r1, r1, r0
 8000fde:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fe2:	f171 0300 	sbcs.w	r3, r1, #0
 8000fe6:	d337      	bcc.n	8001058 <_Z10Unwrappingv+0x98>
		Pn=BinPosXI*0.006136;
 8000fe8:	492c      	ldr	r1, [pc, #176]	; (800109c <_Z10Unwrappingv+0xdc>)
{return _micros + htim11.Instance->CNT;}
 8000fea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
		Pn=BinPosXI*0.006136;
 8000fec:	8808      	ldrh	r0, [r1, #0]
{return _micros + htim11.Instance->CNT;}
 8000fee:	189b      	adds	r3, r3, r2
		TimeUnwrap = micros();
 8000ff0:	6023      	str	r3, [r4, #0]
		Pn=BinPosXI*0.006136;
 8000ff2:	f7ff fbc1 	bl	8000778 <__aeabi_i2d>
 8000ff6:	a324      	add	r3, pc, #144	; (adr r3, 8001088 <_Z10Unwrappingv+0xc8>)
 8000ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ffc:	f7ff f940 	bl	8000280 <__aeabi_dmul>
 8001000:	f7ff fc24 	bl	800084c <__aeabi_d2f>
		if(Pn-P_n <= -1*e){
 8001004:	4a26      	ldr	r2, [pc, #152]	; (80010a0 <_Z10Unwrappingv+0xe0>)
 8001006:	4b27      	ldr	r3, [pc, #156]	; (80010a4 <_Z10Unwrappingv+0xe4>)
 8001008:	ed92 7a00 	vldr	s14, [r2]
 800100c:	edd3 6a00 	vldr	s13, [r3]
		Pn=BinPosXI*0.006136;
 8001010:	4b25      	ldr	r3, [pc, #148]	; (80010a8 <_Z10Unwrappingv+0xe8>)
 8001012:	ee07 0a90 	vmov	s15, r0
		if(Pn-P_n <= -1*e){
 8001016:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800101a:	eeb1 6a66 	vneg.f32	s12, s13
 800101e:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8001022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		Pn=BinPosXI*0.006136;
 8001026:	6018      	str	r0, [r3, #0]
		if(Pn-P_n <= -1*e){
 8001028:	d817      	bhi.n	800105a <_Z10Unwrappingv+0x9a>
			P0=P_0+P_max;
 800102a:	4920      	ldr	r1, [pc, #128]	; (80010ac <_Z10Unwrappingv+0xec>)
 800102c:	4b20      	ldr	r3, [pc, #128]	; (80010b0 <_Z10Unwrappingv+0xf0>)
 800102e:	edd1 6a00 	vldr	s13, [r1]
 8001032:	ed93 7a00 	vldr	s14, [r3]
 8001036:	491f      	ldr	r1, [pc, #124]	; (80010b4 <_Z10Unwrappingv+0xf4>)
 8001038:	ee37 7a26 	vadd.f32	s14, s14, s13
 800103c:	ed81 7a00 	vstr	s14, [r1]
		OutUnwrap=Pn+P0;
 8001040:	481d      	ldr	r0, [pc, #116]	; (80010b8 <_Z10Unwrappingv+0xf8>)
		CurrentEn=BinPosXI*0.006136;
 8001042:	491e      	ldr	r1, [pc, #120]	; (80010bc <_Z10Unwrappingv+0xfc>)
		P_n=Pn;
 8001044:	edc2 7a00 	vstr	s15, [r2]
		OutUnwrap=Pn+P0;
 8001048:	ee77 6a87 	vadd.f32	s13, s15, s14
		CurrentEn=BinPosXI*0.006136;
 800104c:	edc1 7a00 	vstr	s15, [r1]
		OutUnwrap=Pn+P0;
 8001050:	edc0 6a00 	vstr	s13, [r0]
		P_0=P0;
 8001054:	ed83 7a00 	vstr	s14, [r3]
}
 8001058:	bd38      	pop	{r3, r4, r5, pc}
		else if(Pn-P_n >= e){
 800105a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800105e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			P0=P_0-P_max;
 8001062:	4b13      	ldr	r3, [pc, #76]	; (80010b0 <_Z10Unwrappingv+0xf0>)
		else if(Pn-P_n >= e){
 8001064:	db0a      	blt.n	800107c <_Z10Unwrappingv+0xbc>
			P0=P_0-P_max;
 8001066:	4911      	ldr	r1, [pc, #68]	; (80010ac <_Z10Unwrappingv+0xec>)
 8001068:	ed93 7a00 	vldr	s14, [r3]
 800106c:	edd1 6a00 	vldr	s13, [r1]
 8001070:	4910      	ldr	r1, [pc, #64]	; (80010b4 <_Z10Unwrappingv+0xf4>)
 8001072:	ee37 7a66 	vsub.f32	s14, s14, s13
 8001076:	ed81 7a00 	vstr	s14, [r1]
 800107a:	e7e1      	b.n	8001040 <_Z10Unwrappingv+0x80>
			P0=P_0;
 800107c:	490d      	ldr	r1, [pc, #52]	; (80010b4 <_Z10Unwrappingv+0xf4>)
 800107e:	ed93 7a00 	vldr	s14, [r3]
 8001082:	ed81 7a00 	vstr	s14, [r1]
 8001086:	e7db      	b.n	8001040 <_Z10Unwrappingv+0x80>
 8001088:	f540895d 	.word	0xf540895d
 800108c:	3f79220f 	.word	0x3f79220f
 8001090:	200003ec 	.word	0x200003ec
 8001094:	200002e8 	.word	0x200002e8
 8001098:	200002bc 	.word	0x200002bc
 800109c:	20000104 	.word	0x20000104
 80010a0:	20000264 	.word	0x20000264
 80010a4:	20000044 	.word	0x20000044
 80010a8:	20000268 	.word	0x20000268
 80010ac:	2000001c 	.word	0x2000001c
 80010b0:	20000260 	.word	0x20000260
 80010b4:	20000258 	.word	0x20000258
 80010b8:	2000022c 	.word	0x2000022c
 80010bc:	20000114 	.word	0x20000114

080010c0 <_Z11PIDPositionv>:
{return _micros + htim11.Instance->CNT;}
 80010c0:	4b27      	ldr	r3, [pc, #156]	; (8001160 <_Z11PIDPositionv+0xa0>)
 80010c2:	4928      	ldr	r1, [pc, #160]	; (8001164 <_Z11PIDPositionv+0xa4>)
void PIDPosition(){
 80010c4:	b430      	push	{r4, r5}
{return _micros + htim11.Instance->CNT;}
 80010c6:	681d      	ldr	r5, [r3, #0]
	if(micros() - TimeStampPID_P >= 1000){
 80010c8:	4c27      	ldr	r4, [pc, #156]	; (8001168 <_Z11PIDPositionv+0xa8>)
{return _micros + htim11.Instance->CNT;}
 80010ca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	if(micros() - TimeStampPID_P >= 1000){
 80010cc:	6820      	ldr	r0, [r4, #0]
{return _micros + htim11.Instance->CNT;}
 80010ce:	e9d1 2100 	ldrd	r2, r1, [r1]
	if(micros() - TimeStampPID_P >= 1000){
 80010d2:	1a1b      	subs	r3, r3, r0
 80010d4:	eb60 0000 	sbc.w	r0, r0, r0
 80010d8:	189b      	adds	r3, r3, r2
 80010da:	eb41 0100 	adc.w	r1, r1, r0
 80010de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010e2:	f171 0300 	sbcs.w	r3, r1, #0
 80010e6:	d339      	bcc.n	800115c <_Z11PIDPositionv+0x9c>
		ErrPos[0] = OutPosition - KalP;
 80010e8:	4920      	ldr	r1, [pc, #128]	; (800116c <_Z11PIDPositionv+0xac>)
 80010ea:	4b21      	ldr	r3, [pc, #132]	; (8001170 <_Z11PIDPositionv+0xb0>)
 80010ec:	ed91 7a00 	vldr	s14, [r1]
 80010f0:	edd3 6a00 	vldr	s13, [r3]
 80010f4:	491f      	ldr	r1, [pc, #124]	; (8001174 <_Z11PIDPositionv+0xb4>)
		Derivate = K_D * (ErrPos[0]-ErrPos[1]); // d/dt position
 80010f6:	4b20      	ldr	r3, [pc, #128]	; (8001178 <_Z11PIDPositionv+0xb8>)
 80010f8:	edd1 7a01 	vldr	s15, [r1, #4]
 80010fc:	481f      	ldr	r0, [pc, #124]	; (800117c <_Z11PIDPositionv+0xbc>)
		ErrPos[0] = OutPosition - KalP;
 80010fe:	ee37 7a66 	vsub.f32	s14, s14, s13
		Derivate = K_D * (ErrPos[0]-ErrPos[1]); // d/dt position
 8001102:	edd3 6a00 	vldr	s13, [r3]
{return _micros + htim11.Instance->CNT;}
 8001106:	6a6b      	ldr	r3, [r5, #36]	; 0x24
		ErrPos[0] = OutPosition - KalP;
 8001108:	ed81 7a00 	vstr	s14, [r1]
{return _micros + htim11.Instance->CNT;}
 800110c:	189b      	adds	r3, r3, r2
		Derivate = K_D * (ErrPos[0]-ErrPos[1]); // d/dt position
 800110e:	ee77 7a67 	vsub.f32	s15, s14, s15
		sumError = sumError + ErrPos[0];
 8001112:	4a1b      	ldr	r2, [pc, #108]	; (8001180 <_Z11PIDPositionv+0xc0>)
		TimeStampPID_P = micros();
 8001114:	6023      	str	r3, [r4, #0]
		Derivate = K_D * (ErrPos[0]-ErrPos[1]); // d/dt position
 8001116:	ee67 7aa6 	vmul.f32	s15, s15, s13
		Integral = K_I * sumError; // Integral -Newton-Leibniz
 800111a:	4b1a      	ldr	r3, [pc, #104]	; (8001184 <_Z11PIDPositionv+0xc4>)
		sumError = sumError + ErrPos[0];
 800111c:	edd2 6a00 	vldr	s13, [r2]
		Derivate = K_D * (ErrPos[0]-ErrPos[1]); // d/dt position
 8001120:	edc0 7a00 	vstr	s15, [r0]
		Integral = K_I * sumError; // Integral -Newton-Leibniz
 8001124:	edd3 5a00 	vldr	s11, [r3]
		Propo = K_P * ErrPos[0];
 8001128:	4817      	ldr	r0, [pc, #92]	; (8001188 <_Z11PIDPositionv+0xc8>)
		ufromposit = Propo + Integral + Derivate;
 800112a:	4b18      	ldr	r3, [pc, #96]	; (800118c <_Z11PIDPositionv+0xcc>)
		Propo = K_P * ErrPos[0];
 800112c:	ed90 6a00 	vldr	s12, [r0]
 8001130:	4817      	ldr	r0, [pc, #92]	; (8001190 <_Z11PIDPositionv+0xd0>)
		ErrPos[1] = ErrPos[0]; // log previous error
 8001132:	ed81 7a01 	vstr	s14, [r1, #4]
		sumError = sumError + ErrPos[0];
 8001136:	ee77 6a26 	vadd.f32	s13, s14, s13
		Propo = K_P * ErrPos[0];
 800113a:	ee27 6a06 	vmul.f32	s12, s14, s12
		sumError = sumError + ErrPos[0];
 800113e:	edc2 6a00 	vstr	s13, [r2]
		Integral = K_I * sumError; // Integral -Newton-Leibniz
 8001142:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8001146:	4a13      	ldr	r2, [pc, #76]	; (8001194 <_Z11PIDPositionv+0xd4>)
		Propo = K_P * ErrPos[0];
 8001148:	ed80 6a00 	vstr	s12, [r0]
		ufromposit = Propo + Integral + Derivate;
 800114c:	ee76 7aa7 	vadd.f32	s15, s13, s15
		Integral = K_I * sumError; // Integral -Newton-Leibniz
 8001150:	edc2 6a00 	vstr	s13, [r2]
		ufromposit = Propo + Integral + Derivate;
 8001154:	ee77 7a86 	vadd.f32	s15, s15, s12
 8001158:	edc3 7a00 	vstr	s15, [r3]
}
 800115c:	bc30      	pop	{r4, r5}
 800115e:	4770      	bx	lr
 8001160:	200003ec 	.word	0x200003ec
 8001164:	200002e8 	.word	0x200002e8
 8001168:	200002b0 	.word	0x200002b0
 800116c:	20000228 	.word	0x20000228
 8001170:	200001f4 	.word	0x200001f4
 8001174:	20000198 	.word	0x20000198
 8001178:	20000008 	.word	0x20000008
 800117c:	2000011c 	.word	0x2000011c
 8001180:	2000051c 	.word	0x2000051c
 8001184:	2000000c 	.word	0x2000000c
 8001188:	20000014 	.word	0x20000014
 800118c:	20000530 	.word	0x20000530
 8001190:	2000026c 	.word	0x2000026c
 8001194:	200001e0 	.word	0x200001e0

08001198 <_Z11PIDVelocityv>:
{return _micros + htim11.Instance->CNT;}
 8001198:	4b23      	ldr	r3, [pc, #140]	; (8001228 <_Z11PIDVelocityv+0x90>)
 800119a:	4924      	ldr	r1, [pc, #144]	; (800122c <_Z11PIDVelocityv+0x94>)
void PIDVelocity(){
 800119c:	b430      	push	{r4, r5}
{return _micros + htim11.Instance->CNT;}
 800119e:	681d      	ldr	r5, [r3, #0]
	if(micros() - TimeStampPID_V >= 1000){
 80011a0:	4c23      	ldr	r4, [pc, #140]	; (8001230 <_Z11PIDVelocityv+0x98>)
{return _micros + htim11.Instance->CNT;}
 80011a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	if(micros() - TimeStampPID_V >= 1000){
 80011a4:	6820      	ldr	r0, [r4, #0]
{return _micros + htim11.Instance->CNT;}
 80011a6:	e9d1 2100 	ldrd	r2, r1, [r1]
	if(micros() - TimeStampPID_V >= 1000){
 80011aa:	1a1b      	subs	r3, r3, r0
 80011ac:	eb60 0000 	sbc.w	r0, r0, r0
 80011b0:	189b      	adds	r3, r3, r2
 80011b2:	eb41 0100 	adc.w	r1, r1, r0
 80011b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80011ba:	f171 0300 	sbcs.w	r3, r1, #0
 80011be:	d331      	bcc.n	8001224 <_Z11PIDVelocityv+0x8c>
		ErrVelo[0] = OutVelocity + ufromposit - KalV;
 80011c0:	491c      	ldr	r1, [pc, #112]	; (8001234 <_Z11PIDVelocityv+0x9c>)
 80011c2:	4b1d      	ldr	r3, [pc, #116]	; (8001238 <_Z11PIDVelocityv+0xa0>)
 80011c4:	ed91 7a00 	vldr	s14, [r1]
 80011c8:	edd3 7a00 	vldr	s15, [r3]
 80011cc:	4b1b      	ldr	r3, [pc, #108]	; (800123c <_Z11PIDVelocityv+0xa4>)
 80011ce:	491c      	ldr	r1, [pc, #112]	; (8001240 <_Z11PIDVelocityv+0xa8>)
		SumAll = SumAll + ErrVelo[0];
 80011d0:	481c      	ldr	r0, [pc, #112]	; (8001244 <_Z11PIDVelocityv+0xac>)
		ErrVelo[0] = OutVelocity + ufromposit - KalV;
 80011d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011d6:	edd3 7a00 	vldr	s15, [r3]
{return _micros + htim11.Instance->CNT;}
 80011da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
		SumAll = SumAll + ErrVelo[0];
 80011dc:	edd0 6a00 	vldr	s13, [r0]
		ErrVelo[0] = OutVelocity + ufromposit - KalV;
 80011e0:	ee37 7a67 	vsub.f32	s14, s14, s15
		u_contr = (K_P_V * ErrVelo[0])+(K_I_V * SumAll)+(K_D * (ErrVelo[0]-ErrVelo[1])) ;
 80011e4:	edd1 7a01 	vldr	s15, [r1, #4]
		ErrVelo[0] = OutVelocity + ufromposit - KalV;
 80011e8:	ed81 7a00 	vstr	s14, [r1]
		ErrVelo[1] = ErrVelo[0]; // log previous error
 80011ec:	ed81 7a01 	vstr	s14, [r1, #4]
		u_contr = (K_P_V * ErrVelo[0])+(K_I_V * SumAll)+(K_D * (ErrVelo[0]-ErrVelo[1])) ;
 80011f0:	4915      	ldr	r1, [pc, #84]	; (8001248 <_Z11PIDVelocityv+0xb0>)
{return _micros + htim11.Instance->CNT;}
 80011f2:	189b      	adds	r3, r3, r2
		u_contr = (K_P_V * ErrVelo[0])+(K_I_V * SumAll)+(K_D * (ErrVelo[0]-ErrVelo[1])) ;
 80011f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011f8:	4a14      	ldr	r2, [pc, #80]	; (800124c <_Z11PIDVelocityv+0xb4>)
 80011fa:	edd1 5a00 	vldr	s11, [r1]
 80011fe:	ed92 6a00 	vldr	s12, [r2]
 8001202:	4a13      	ldr	r2, [pc, #76]	; (8001250 <_Z11PIDVelocityv+0xb8>)
		TimeStampPID_V = micros();
 8001204:	6023      	str	r3, [r4, #0]
		SumAll = SumAll + ErrVelo[0];
 8001206:	ee77 6a26 	vadd.f32	s13, s14, s13
		u_contr = (K_P_V * ErrVelo[0])+(K_I_V * SumAll)+(K_D * (ErrVelo[0]-ErrVelo[1])) ;
 800120a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800120e:	4b11      	ldr	r3, [pc, #68]	; (8001254 <_Z11PIDVelocityv+0xbc>)
		SumAll = SumAll + ErrVelo[0];
 8001210:	edc0 6a00 	vstr	s13, [r0]
		u_contr = (K_P_V * ErrVelo[0])+(K_I_V * SumAll)+(K_D * (ErrVelo[0]-ErrVelo[1])) ;
 8001214:	eee6 7a86 	vfma.f32	s15, s13, s12
 8001218:	ed92 6a00 	vldr	s12, [r2]
 800121c:	eee7 7a06 	vfma.f32	s15, s14, s12
 8001220:	edc3 7a00 	vstr	s15, [r3]
}
 8001224:	bc30      	pop	{r4, r5}
 8001226:	4770      	bx	lr
 8001228:	200003ec 	.word	0x200003ec
 800122c:	200002e8 	.word	0x200002e8
 8001230:	200002b4 	.word	0x200002b4
 8001234:	20000230 	.word	0x20000230
 8001238:	20000530 	.word	0x20000530
 800123c:	200001f8 	.word	0x200001f8
 8001240:	200001a0 	.word	0x200001a0
 8001244:	200002a0 	.word	0x200002a0
 8001248:	20000008 	.word	0x20000008
 800124c:	20000010 	.word	0x20000010
 8001250:	20000018 	.word	0x20000018
 8001254:	2000052c 	.word	0x2000052c

08001258 <_Z12MotDrvCytronv>:
{return _micros + htim11.Instance->CNT;}
 8001258:	4b2b      	ldr	r3, [pc, #172]	; (8001308 <_Z12MotDrvCytronv+0xb0>)
 800125a:	492c      	ldr	r1, [pc, #176]	; (800130c <_Z12MotDrvCytronv+0xb4>)
void MotDrvCytron(){
 800125c:	b570      	push	{r4, r5, r6, lr}
{return _micros + htim11.Instance->CNT;}
 800125e:	681e      	ldr	r6, [r3, #0]
	if(micros() - TimeDrive >= 1000){
 8001260:	4d2b      	ldr	r5, [pc, #172]	; (8001310 <_Z12MotDrvCytronv+0xb8>)
{return _micros + htim11.Instance->CNT;}
 8001262:	6a73      	ldr	r3, [r6, #36]	; 0x24
	if(micros() - TimeDrive >= 1000){
 8001264:	6828      	ldr	r0, [r5, #0]
{return _micros + htim11.Instance->CNT;}
 8001266:	680a      	ldr	r2, [r1, #0]
 8001268:	6849      	ldr	r1, [r1, #4]
	if(micros() - TimeDrive >= 1000){
 800126a:	1a1b      	subs	r3, r3, r0
 800126c:	eb60 0000 	sbc.w	r0, r0, r0
 8001270:	189b      	adds	r3, r3, r2
 8001272:	eb41 0100 	adc.w	r1, r1, r0
 8001276:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800127a:	f171 0300 	sbcs.w	r3, r1, #0
 800127e:	d32b      	bcc.n	80012d8 <_Z12MotDrvCytronv+0x80>
{return _micros + htim11.Instance->CNT;}
 8001280:	6a73      	ldr	r3, [r6, #36]	; 0x24
		u_contr = u_contr*833.3;
 8001282:	4e24      	ldr	r6, [pc, #144]	; (8001314 <_Z12MotDrvCytronv+0xbc>)
{return _micros + htim11.Instance->CNT;}
 8001284:	189b      	adds	r3, r3, r2
		u_contr = u_contr*833.3;
 8001286:	6830      	ldr	r0, [r6, #0]
		TimeDrive = micros();
 8001288:	602b      	str	r3, [r5, #0]
		u_contr = u_contr*833.3;
 800128a:	f7ff fa87 	bl	800079c <__aeabi_f2d>
 800128e:	a31c      	add	r3, pc, #112	; (adr r3, 8001300 <_Z12MotDrvCytronv+0xa8>)
 8001290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001294:	f7fe fff4 	bl	8000280 <__aeabi_dmul>
 8001298:	f7ff fad8 	bl	800084c <__aeabi_d2f>
 800129c:	ee07 0a90 	vmov	s15, r0
		if(u_contr < 0){
 80012a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		u_contr = u_contr*833.3;
 80012a8:	6030      	str	r0, [r6, #0]
		if(u_contr < 0){
 80012aa:	d404      	bmi.n	80012b6 <_Z12MotDrvCytronv+0x5e>
		else if(u_contr > 0) {
 80012ac:	dd06      	ble.n	80012bc <_Z12MotDrvCytronv+0x64>
			mot_dirctn = 0;
 80012ae:	4b1a      	ldr	r3, [pc, #104]	; (8001318 <_Z12MotDrvCytronv+0xc0>)
 80012b0:	2400      	movs	r4, #0
 80012b2:	701c      	strb	r4, [r3, #0]
 80012b4:	e002      	b.n	80012bc <_Z12MotDrvCytronv+0x64>
			mot_dirctn= 1;
 80012b6:	4b18      	ldr	r3, [pc, #96]	; (8001318 <_Z12MotDrvCytronv+0xc0>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	701a      	strb	r2, [r3, #0]
		PWMOut= (int)fabsf(u_contr); // Absolute int
 80012bc:	eef0 7ae7 	vabs.f32	s15, s15
 80012c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012c4:	4a15      	ldr	r2, [pc, #84]	; (800131c <_Z12MotDrvCytronv+0xc4>)
 80012c6:	ee17 3a90 	vmov	r3, s15
		if(PWMOut> 5000){
 80012ca:	f241 3188 	movw	r1, #5000	; 0x1388
		PWMOut= (int)fabsf(u_contr); // Absolute int
 80012ce:	b29b      	uxth	r3, r3
		if(PWMOut> 5000){
 80012d0:	428b      	cmp	r3, r1
		PWMOut= (int)fabsf(u_contr); // Absolute int
 80012d2:	8013      	strh	r3, [r2, #0]
		if(PWMOut> 5000){
 80012d4:	d901      	bls.n	80012da <_Z12MotDrvCytronv+0x82>
			PWMOut = 5000; // saturate 50% gear 1:6 - 120rpm => 10rpm
 80012d6:	8011      	strh	r1, [r2, #0]
}
 80012d8:	bd70      	pop	{r4, r5, r6, pc}
		if(PWMOut < 1600 && fabsf(ErrPos[0]) >= 4){
 80012da:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80012de:	d2fb      	bcs.n	80012d8 <_Z12MotDrvCytronv+0x80>
 80012e0:	4b0f      	ldr	r3, [pc, #60]	; (8001320 <_Z12MotDrvCytronv+0xc8>)
 80012e2:	edd3 7a00 	vldr	s15, [r3]
 80012e6:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80012ea:	eef0 7ae7 	vabs.f32	s15, s15
 80012ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			PWMOut = 1600;  //pvnt too low pwm that can't drive mot
 80012f6:	bfa4      	itt	ge
 80012f8:	f44f 63c8 	movge.w	r3, #1600	; 0x640
 80012fc:	8013      	strhge	r3, [r2, #0]
}
 80012fe:	bd70      	pop	{r4, r5, r6, pc}
 8001300:	66666666 	.word	0x66666666
 8001304:	408a0a66 	.word	0x408a0a66
 8001308:	200003ec 	.word	0x200003ec
 800130c:	200002e8 	.word	0x200002e8
 8001310:	200002a8 	.word	0x200002a8
 8001314:	2000052c 	.word	0x2000052c
 8001318:	20000508 	.word	0x20000508
 800131c:	2000025c 	.word	0x2000025c
 8001320:	20000198 	.word	0x20000198

08001324 <HAL_GPIO_EXTI_Callback>:
	if(GPIO_Pin == GPIO_PIN_11){
 8001324:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001328:	b510      	push	{r4, lr}
	if(GPIO_Pin == GPIO_PIN_11){
 800132a:	d01c      	beq.n	8001366 <HAL_GPIO_EXTI_Callback+0x42>
	if(GPIO_Pin == GPIO_PIN_10){
 800132c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8001330:	d007      	beq.n	8001342 <HAL_GPIO_EXTI_Callback+0x1e>
	if(GPIO_Pin == GPIO_PIN_13){
 8001332:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8001336:	d110      	bne.n	800135a <HAL_GPIO_EXTI_Callback+0x36>
		bluecounter++;
 8001338:	4a14      	ldr	r2, [pc, #80]	; (800138c <HAL_GPIO_EXTI_Callback+0x68>)
 800133a:	7813      	ldrb	r3, [r2, #0]
 800133c:	3301      	adds	r3, #1
 800133e:	7013      	strb	r3, [r2, #0]
}
 8001340:	bd10      	pop	{r4, pc}
		if(grandState == work){grandState = stopnd;}
 8001342:	4a13      	ldr	r2, [pc, #76]	; (8001390 <HAL_GPIO_EXTI_Callback+0x6c>)
		PWMOut = 0;
 8001344:	4c13      	ldr	r4, [pc, #76]	; (8001394 <HAL_GPIO_EXTI_Callback+0x70>)
		if(grandState == work){grandState = stopnd;}
 8001346:	7811      	ldrb	r1, [r2, #0]
		bluecounter = 0;
 8001348:	4810      	ldr	r0, [pc, #64]	; (800138c <HAL_GPIO_EXTI_Callback+0x68>)
		PWMOut = 0;
 800134a:	2300      	movs	r3, #0
		if(grandState == work){grandState = stopnd;}
 800134c:	2901      	cmp	r1, #1
		PWMOut = 0;
 800134e:	8023      	strh	r3, [r4, #0]
		bluecounter = 0;
 8001350:	7003      	strb	r3, [r0, #0]
		if(grandState == work){grandState = stopnd;}
 8001352:	d1f5      	bne.n	8001340 <HAL_GPIO_EXTI_Callback+0x1c>
 8001354:	2304      	movs	r3, #4
 8001356:	7013      	strb	r3, [r2, #0]
}
 8001358:	bd10      	pop	{r4, pc}
		if(GPIO_Pin == GPIO_PIN_2){
 800135a:	2804      	cmp	r0, #4
 800135c:	d1f0      	bne.n	8001340 <HAL_GPIO_EXTI_Callback+0x1c>
			TargetDeg = 0 + POSOFFSET;
 800135e:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <HAL_GPIO_EXTI_Callback+0x74>)
 8001360:	4a0e      	ldr	r2, [pc, #56]	; (800139c <HAL_GPIO_EXTI_Callback+0x78>)
 8001362:	601a      	str	r2, [r3, #0]
}
 8001364:	bd10      	pop	{r4, pc}
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001366:	480e      	ldr	r0, [pc, #56]	; (80013a0 <HAL_GPIO_EXTI_Callback+0x7c>)
		bluecounter = 0;
 8001368:	4c08      	ldr	r4, [pc, #32]	; (800138c <HAL_GPIO_EXTI_Callback+0x68>)
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800136a:	2120      	movs	r1, #32
 800136c:	f001 fe4a 	bl	8003004 <HAL_GPIO_TogglePin>
		counter_e++;
 8001370:	490c      	ldr	r1, [pc, #48]	; (80013a4 <HAL_GPIO_EXTI_Callback+0x80>)
		grandState = emer;
 8001372:	4807      	ldr	r0, [pc, #28]	; (8001390 <HAL_GPIO_EXTI_Callback+0x6c>)
		counter_e++;
 8001374:	780b      	ldrb	r3, [r1, #0]
		grandState = emer;
 8001376:	f04f 0c03 	mov.w	ip, #3
		bluecounter = 0;
 800137a:	2200      	movs	r2, #0
		grandState = emer;
 800137c:	f880 c000 	strb.w	ip, [r0]
		counter_e++;
 8001380:	3301      	adds	r3, #1
		PWMOut = 0;
 8001382:	4804      	ldr	r0, [pc, #16]	; (8001394 <HAL_GPIO_EXTI_Callback+0x70>)
		counter_e++;
 8001384:	700b      	strb	r3, [r1, #0]
		bluecounter = 0;
 8001386:	7022      	strb	r2, [r4, #0]
		PWMOut = 0;
 8001388:	8002      	strh	r2, [r0, #0]
}
 800138a:	bd10      	pop	{r4, pc}
 800138c:	200002f0 	.word	0x200002f0
 8001390:	200002e0 	.word	0x200002e0
 8001394:	2000025c 	.word	0x2000025c
 8001398:	20000024 	.word	0x20000024
 800139c:	c42c4000 	.word	0xc42c4000
 80013a0:	40020000 	.word	0x40020000
 80013a4:	20000335 	.word	0x20000335

080013a8 <HAL_TIM_PeriodElapsedCallback>:
 if(htim == &htim11)
 80013a8:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013aa:	4283      	cmp	r3, r0
 80013ac:	d000      	beq.n	80013b0 <HAL_TIM_PeriodElapsedCallback+0x8>
}
 80013ae:	4770      	bx	lr
 {_micros += 65535;}
 80013b0:	4a06      	ldr	r2, [pc, #24]	; (80013cc <HAL_TIM_PeriodElapsedCallback+0x24>)
 80013b2:	e9d2 3100 	ldrd	r3, r1, [r2]
 80013b6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80013ba:	181b      	adds	r3, r3, r0
 80013bc:	f141 0100 	adc.w	r1, r1, #0
 80013c0:	e9c2 3100 	strd	r3, r1, [r2]
}
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	200003ec 	.word	0x200003ec
 80013cc:	200002e8 	.word	0x200002e8

080013d0 <Error_Handler>:
 80013d0:	b672      	cpsid	i
  while (1)
 80013d2:	e7fe      	b.n	80013d2 <Error_Handler+0x2>

080013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>:
  CommaInitializer& operator,(const Scalar& s)
 80013d4:	b538      	push	{r3, r4, r5, lr}
    if (m_col==m_xpr.cols())
 80013d6:	6883      	ldr	r3, [r0, #8]
 80013d8:	6802      	ldr	r2, [r0, #0]
 80013da:	2b03      	cmp	r3, #3
 80013dc:	d011      	beq.n	8001402 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x2e>
    eigen_assert(m_col<m_xpr.cols()
 80013de:	2b02      	cmp	r3, #2
 80013e0:	dc25      	bgt.n	800142e <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x5a>
    eigen_assert(m_currentBlockRows==1);
 80013e2:	68c4      	ldr	r4, [r0, #12]
 80013e4:	2c01      	cmp	r4, #1
 80013e6:	d11c      	bne.n	8001422 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x4e>
 80013e8:	6844      	ldr	r4, [r0, #4]
    m_xpr.coeffRef(m_row, m_col++) = s;
 80013ea:	f8d1 c000 	ldr.w	ip, [r1]
    EIGEN_STRONG_INLINE Scalar& coeffRef(Index rowId, Index colId)
    {
      if(Flags & RowMajorBit)
        return m_storage.data()[colId + rowId * m_storage.cols()];
      else // column-major
        return m_storage.data()[rowId + colId * m_storage.rows()];
 80013ee:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80013f2:	4421      	add	r1, r4
 80013f4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80013f8:	3301      	adds	r3, #1
 80013fa:	6083      	str	r3, [r0, #8]
 80013fc:	f8c2 c000 	str.w	ip, [r2]
  }
 8001400:	bd38      	pop	{r3, r4, r5, pc}
      m_row+=m_currentBlockRows;
 8001402:	68c3      	ldr	r3, [r0, #12]
 8001404:	6844      	ldr	r4, [r0, #4]
 8001406:	441c      	add	r4, r3
      m_currentBlockRows = 1;
 8001408:	2501      	movs	r5, #1
      m_col = 0;
 800140a:	2300      	movs	r3, #0
      eigen_assert(m_row<m_xpr.rows()
 800140c:	2c02      	cmp	r4, #2
      m_col = 0;
 800140e:	e9c0 4301 	strd	r4, r3, [r0, #4]
      m_currentBlockRows = 1;
 8001412:	60c5      	str	r5, [r0, #12]
      eigen_assert(m_row<m_xpr.rows()
 8001414:	dde9      	ble.n	80013ea <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x16>
 8001416:	4b09      	ldr	r3, [pc, #36]	; (800143c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x68>)
 8001418:	4a09      	ldr	r2, [pc, #36]	; (8001440 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x6c>)
 800141a:	480a      	ldr	r0, [pc, #40]	; (8001444 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x70>)
 800141c:	2148      	movs	r1, #72	; 0x48
 800141e:	f004 fdc1 	bl	8005fa4 <__assert_func>
    eigen_assert(m_currentBlockRows==1);
 8001422:	4b09      	ldr	r3, [pc, #36]	; (8001448 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x74>)
 8001424:	4a06      	ldr	r2, [pc, #24]	; (8001440 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x6c>)
 8001426:	4807      	ldr	r0, [pc, #28]	; (8001444 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x70>)
 8001428:	214d      	movs	r1, #77	; 0x4d
 800142a:	f004 fdbb 	bl	8005fa4 <__assert_func>
    eigen_assert(m_col<m_xpr.cols()
 800142e:	4b07      	ldr	r3, [pc, #28]	; (800144c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x78>)
 8001430:	4a03      	ldr	r2, [pc, #12]	; (8001440 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x6c>)
 8001432:	4804      	ldr	r0, [pc, #16]	; (8001444 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x70>)
 8001434:	214b      	movs	r1, #75	; 0x4b
 8001436:	f004 fdb5 	bl	8005fa4 <__assert_func>
 800143a:	bf00      	nop
 800143c:	080071bc 	.word	0x080071bc
 8001440:	0800720c 	.word	0x0800720c
 8001444:	0800710c 	.word	0x0800710c
 8001448:	08007328 	.word	0x08007328
 800144c:	080072d0 	.word	0x080072d0

08001450 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>:
  CommaInitializer& operator,(const Scalar& s)
 8001450:	b538      	push	{r3, r4, r5, lr}
    if (m_col==m_xpr.cols())
 8001452:	6883      	ldr	r3, [r0, #8]
 8001454:	6802      	ldr	r2, [r0, #0]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d011      	beq.n	800147e <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x2e>
    eigen_assert(m_col<m_xpr.cols()
 800145a:	2b00      	cmp	r3, #0
 800145c:	dc24      	bgt.n	80014a8 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x58>
    eigen_assert(m_currentBlockRows==1);
 800145e:	68c4      	ldr	r4, [r0, #12]
 8001460:	2c01      	cmp	r4, #1
 8001462:	d11b      	bne.n	800149c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x4c>
 8001464:	6844      	ldr	r4, [r0, #4]
    m_xpr.coeffRef(m_row, m_col++) = s;
 8001466:	f8d1 c000 	ldr.w	ip, [r1]
 800146a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800146e:	4421      	add	r1, r4
 8001470:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8001474:	3301      	adds	r3, #1
 8001476:	6083      	str	r3, [r0, #8]
 8001478:	f8c2 c000 	str.w	ip, [r2]
  }
 800147c:	bd38      	pop	{r3, r4, r5, pc}
      m_row+=m_currentBlockRows;
 800147e:	6844      	ldr	r4, [r0, #4]
 8001480:	68c5      	ldr	r5, [r0, #12]
      m_currentBlockRows = 1;
 8001482:	60c3      	str	r3, [r0, #12]
      m_row+=m_currentBlockRows;
 8001484:	442c      	add	r4, r5
      m_col = 0;
 8001486:	2300      	movs	r3, #0
      eigen_assert(m_row<m_xpr.rows()
 8001488:	2c02      	cmp	r4, #2
      m_col = 0;
 800148a:	e9c0 4301 	strd	r4, r3, [r0, #4]
      eigen_assert(m_row<m_xpr.rows()
 800148e:	ddea      	ble.n	8001466 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x16>
 8001490:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x64>)
 8001492:	4a09      	ldr	r2, [pc, #36]	; (80014b8 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x68>)
 8001494:	4809      	ldr	r0, [pc, #36]	; (80014bc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x6c>)
 8001496:	2148      	movs	r1, #72	; 0x48
 8001498:	f004 fd84 	bl	8005fa4 <__assert_func>
    eigen_assert(m_currentBlockRows==1);
 800149c:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x70>)
 800149e:	4a06      	ldr	r2, [pc, #24]	; (80014b8 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x68>)
 80014a0:	4806      	ldr	r0, [pc, #24]	; (80014bc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x6c>)
 80014a2:	214d      	movs	r1, #77	; 0x4d
 80014a4:	f004 fd7e 	bl	8005fa4 <__assert_func>
    eigen_assert(m_col<m_xpr.cols()
 80014a8:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x74>)
 80014aa:	4a03      	ldr	r2, [pc, #12]	; (80014b8 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x68>)
 80014ac:	4803      	ldr	r0, [pc, #12]	; (80014bc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x6c>)
 80014ae:	214b      	movs	r1, #75	; 0x4b
 80014b0:	f004 fd78 	bl	8005fa4 <__assert_func>
 80014b4:	080071bc 	.word	0x080071bc
 80014b8:	08007340 	.word	0x08007340
 80014bc:	0800710c 	.word	0x0800710c
 80014c0:	08007328 	.word	0x08007328
 80014c4:	080072d0 	.word	0x080072d0

080014c8 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf>:
    if (m_col==m_xpr.cols())
 80014c8:	6882      	ldr	r2, [r0, #8]
 80014ca:	2a03      	cmp	r2, #3
  CommaInitializer& operator,(const Scalar& s)
 80014cc:	b538      	push	{r3, r4, r5, lr}
    if (m_col==m_xpr.cols())
 80014ce:	6804      	ldr	r4, [r0, #0]
 80014d0:	d00f      	beq.n	80014f2 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x2a>
    eigen_assert(m_col<m_xpr.cols()
 80014d2:	2a02      	cmp	r2, #2
 80014d4:	dc23      	bgt.n	800151e <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x56>
    eigen_assert(m_currentBlockRows==1);
 80014d6:	68c3      	ldr	r3, [r0, #12]
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d11a      	bne.n	8001512 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x4a>
 80014dc:	6843      	ldr	r3, [r0, #4]
    m_xpr.coeffRef(m_row, m_col++) = s;
 80014de:	6809      	ldr	r1, [r1, #0]
        return m_storage.data()[colId + rowId * m_storage.cols()];
 80014e0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80014e4:	4413      	add	r3, r2
 80014e6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80014ea:	3201      	adds	r2, #1
 80014ec:	6082      	str	r2, [r0, #8]
 80014ee:	6019      	str	r1, [r3, #0]
  }
 80014f0:	bd38      	pop	{r3, r4, r5, pc}
      m_row+=m_currentBlockRows;
 80014f2:	68c2      	ldr	r2, [r0, #12]
 80014f4:	6843      	ldr	r3, [r0, #4]
 80014f6:	4413      	add	r3, r2
      m_col = 0;
 80014f8:	2200      	movs	r2, #0
      m_currentBlockRows = 1;
 80014fa:	2501      	movs	r5, #1
      eigen_assert(m_row<m_xpr.rows()
 80014fc:	4293      	cmp	r3, r2
      m_col = 0;
 80014fe:	e9c0 3201 	strd	r3, r2, [r0, #4]
      m_currentBlockRows = 1;
 8001502:	60c5      	str	r5, [r0, #12]
      eigen_assert(m_row<m_xpr.rows()
 8001504:	ddeb      	ble.n	80014de <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x16>
 8001506:	4b09      	ldr	r3, [pc, #36]	; (800152c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x64>)
 8001508:	4a09      	ldr	r2, [pc, #36]	; (8001530 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x68>)
 800150a:	480a      	ldr	r0, [pc, #40]	; (8001534 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x6c>)
 800150c:	2148      	movs	r1, #72	; 0x48
 800150e:	f004 fd49 	bl	8005fa4 <__assert_func>
    eigen_assert(m_currentBlockRows==1);
 8001512:	4b09      	ldr	r3, [pc, #36]	; (8001538 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x70>)
 8001514:	4a06      	ldr	r2, [pc, #24]	; (8001530 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x68>)
 8001516:	4807      	ldr	r0, [pc, #28]	; (8001534 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x6c>)
 8001518:	214d      	movs	r1, #77	; 0x4d
 800151a:	f004 fd43 	bl	8005fa4 <__assert_func>
    eigen_assert(m_col<m_xpr.cols()
 800151e:	4b07      	ldr	r3, [pc, #28]	; (800153c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x74>)
 8001520:	4a03      	ldr	r2, [pc, #12]	; (8001530 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x68>)
 8001522:	4804      	ldr	r0, [pc, #16]	; (8001534 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x6c>)
 8001524:	214b      	movs	r1, #75	; 0x4b
 8001526:	f004 fd3d 	bl	8005fa4 <__assert_func>
 800152a:	bf00      	nop
 800152c:	080071bc 	.word	0x080071bc
 8001530:	08007404 	.word	0x08007404
 8001534:	0800710c 	.word	0x0800710c
 8001538:	08007328 	.word	0x08007328
 800153c:	080072d0 	.word	0x080072d0

08001540 <_ZN5Eigen8internal26call_dense_assignment_loopINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEENS_13CwiseBinaryOpINS0_13scalar_sum_opIffEEKNS_7ProductINS7_IS3_S3_Li0EEENS_9TransposeIS3_EELi0EEEKS3_EENS0_9assign_opIffEEEEvRT_RKT0_RKT1_>:
    dst.resize(dstRows, dstCols);
  eigen_assert(dst.rows() == dstRows && dst.cols() == dstCols);
}

template<typename DstXprType, typename SrcXprType, typename Functor>
EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void call_dense_assignment_loop(DstXprType& dst, const SrcXprType& src, const Functor &func)
 8001540:	b430      	push	{r4, r5}
    typedef typename internal::ref_selector<Rhs>::type RhsNested;
    typedef typename internal::remove_all<LhsNested>::type LhsNestedCleaned;
    typedef typename internal::remove_all<RhsNested>::type RhsNestedCleaned;

    EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE
    Product(const Lhs& lhs, const Rhs& rhs) : m_lhs(lhs), m_rhs(rhs)
 8001542:	e9d1 4500 	ldrd	r4, r5, [r1]
  }

  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE
  CoeffReturnType coeff(Index row, Index col) const
  {
    return m_data[col * colStride() + row * rowStride()];
 8001546:	ed94 3a03 	vldr	s6, [r4, #12]
 800154a:	ed95 7a04 	vldr	s14, [r5, #16]
 800154e:	edd4 7a00 	vldr	s15, [r4]
 8001552:	ed95 0a03 	vldr	s0, [r5, #12]
 8001556:	ed95 2a01 	vldr	s4, [r5, #4]
 800155a:	edd5 5a00 	vldr	s11, [r5]
 800155e:	edd5 4a06 	vldr	s9, [r5, #24]
 8001562:	ed94 5a04 	vldr	s10, [r4, #16]
 8001566:	ed94 4a06 	vldr	s8, [r4, #24]
 800156a:	ed94 6a05 	vldr	s12, [r4, #20]
 800156e:	688a      	ldr	r2, [r1, #8]
 8001570:	ed95 1a02 	vldr	s2, [r5, #8]
 8001574:	edd4 1a02 	vldr	s3, [r4, #8]
 8001578:	edd4 0a07 	vldr	s1, [r4, #28]
    /** \returns the left hand side nested expression */
    EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE
    const _LhsNested& lhs() const { return m_lhs; }
    /** \returns the right hand side nested expression */
    EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE
    const _RhsNested& rhs() const { return m_rhs; }
 800157c:	68cb      	ldr	r3, [r1, #12]
 800157e:	ed2d 8b04 	vpush	{d8-d9}
#else
  scalar_product_op() {
    EIGEN_SCALAR_BINARY_OP_PLUGIN
  }
#endif
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001582:	ee63 6a07 	vmul.f32	s13, s6, s14
 8001586:	ed95 8a07 	vldr	s16, [r5, #28]
 800158a:	edd4 8a01 	vldr	s17, [r4, #4]
 800158e:	ed95 9a05 	vldr	s18, [r5, #20]
 8001592:	eee7 6a80 	vfma.f32	s13, s15, s0
 8001596:	b090      	sub	sp, #64	; 0x40
 8001598:	ee63 2a02 	vmul.f32	s5, s6, s4
 800159c:	ee23 3a08 	vmul.f32	s6, s6, s16
 80015a0:	eee7 2aa5 	vfma.f32	s5, s15, s11
 80015a4:	eea7 3aa4 	vfma.f32	s6, s15, s9
 80015a8:	ee62 3a05 	vmul.f32	s7, s4, s10
 80015ac:	ee65 7a07 	vmul.f32	s15, s10, s14
 80015b0:	ee25 5a08 	vmul.f32	s10, s10, s16
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80015b4:	eee4 6a09 	vfma.f32	s13, s8, s18
 80015b8:	eea8 5aa4 	vfma.f32	s10, s17, s9
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80015bc:	ee22 2a06 	vmul.f32	s4, s4, s12
 80015c0:	ee26 7a07 	vmul.f32	s14, s12, s14
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80015c4:	eee4 2a01 	vfma.f32	s5, s8, s2
  CoeffReturnType coeff(Index row, Index col) const
 80015c8:	eee5 3aa8 	vfma.f32	s7, s11, s17
 80015cc:	eea5 2aa1 	vfma.f32	s4, s11, s3
 80015d0:	eee8 7a80 	vfma.f32	s15, s17, s0
    return m_data[col * colStride() + row * rowStride()];
 80015d4:	edd2 5a03 	vldr	s11, [r2, #12]
 80015d8:	edd4 8a08 	vldr	s17, [r4, #32]
 80015dc:	eea1 7a80 	vfma.f32	s14, s3, s0
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80015e0:	ee26 6a08 	vmul.f32	s12, s12, s16
 80015e4:	ed95 0a08 	vldr	s0, [r5, #32]
 80015e8:	ed92 8a06 	vldr	s16, [r2, #24]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80015ec:	eea0 5a80 	vfma.f32	s10, s1, s0
 80015f0:	eea1 6aa4 	vfma.f32	s12, s3, s9
 80015f4:	edd2 1a00 	vldr	s3, [r2]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80015f8:	ee66 4aa5 	vmul.f32	s9, s13, s11
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80015fc:	eea4 3a00 	vfma.f32	s6, s8, s0
 8001600:	eee2 4aa1 	vfma.f32	s9, s5, s3
 8001604:	eea8 7a89 	vfma.f32	s14, s17, s18
 8001608:	eeb0 4a45 	vmov.f32	s8, s10
 800160c:	eee0 7a89 	vfma.f32	s15, s1, s18
 8001610:	eea8 6a80 	vfma.f32	s12, s17, s0
 8001614:	ed93 5a00 	vldr	s10, [r3]
 8001618:	ed92 9a01 	vldr	s18, [r2, #4]
 800161c:	ed92 0a02 	vldr	s0, [r2, #8]
 8001620:	eee1 3a20 	vfma.f32	s7, s2, s1
 8001624:	eea1 2a28 	vfma.f32	s4, s2, s17
 8001628:	ee34 5a85 	vadd.f32	s10, s9, s10
 800162c:	ed92 1a07 	vldr	s2, [r2, #28]
 8001630:	eef0 4a46 	vmov.f32	s9, s12
 8001634:	eea3 5a08 	vfma.f32	s10, s6, s16
 8001638:	ed92 6a04 	vldr	s12, [r2, #16]
 800163c:	edd2 8a05 	vldr	s17, [r2, #20]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001640:	ee67 0aa5 	vmul.f32	s1, s15, s11
 8001644:	ee67 5a25 	vmul.f32	s11, s14, s11
 8001648:	eee3 0aa1 	vfma.f32	s1, s7, s3
 800164c:	eee2 5a21 	vfma.f32	s11, s4, s3
 8001650:	ee67 1a06 	vmul.f32	s3, s14, s12
 8001654:	ee27 7a28 	vmul.f32	s14, s14, s17
 8001658:	eee2 1a09 	vfma.f32	s3, s4, s18
 800165c:	eea2 7a00 	vfma.f32	s14, s4, s0
 8001660:	ed92 2a08 	vldr	s4, [r2, #32]
  *
  */
template<typename DstScalar,typename SrcScalar> struct assign_op {

  EIGEN_EMPTY_STRUCT_CTOR(assign_op)
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a = b; }
 8001664:	ed80 5a00 	vstr	s10, [r0]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001668:	ed93 5a01 	vldr	s10, [r3, #4]
 800166c:	ee30 5a85 	vadd.f32	s10, s1, s10
 8001670:	eea4 5a08 	vfma.f32	s10, s8, s16
 8001674:	ed80 5a01 	vstr	s10, [r0, #4]
 8001678:	ed93 5a02 	vldr	s10, [r3, #8]
 800167c:	ee75 5a85 	vadd.f32	s11, s11, s10
 8001680:	eee4 5a88 	vfma.f32	s11, s9, s16
 8001684:	edc0 5a02 	vstr	s11, [r0, #8]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001688:	ee66 5a86 	vmul.f32	s11, s13, s12
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 800168c:	ed93 5a03 	vldr	s10, [r3, #12]
 8001690:	eee2 5a89 	vfma.f32	s11, s5, s18
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001694:	ee27 6a86 	vmul.f32	s12, s15, s12
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001698:	ee75 5a85 	vadd.f32	s11, s11, s10
 800169c:	eea3 6a89 	vfma.f32	s12, s7, s18
 80016a0:	eee3 5a01 	vfma.f32	s11, s6, s2
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80016a4:	ee66 6aa8 	vmul.f32	s13, s13, s17
 80016a8:	edc0 5a03 	vstr	s11, [r0, #12]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80016ac:	edd3 5a04 	vldr	s11, [r3, #16]
 80016b0:	ee36 6a25 	vadd.f32	s12, s12, s11
 80016b4:	eee2 6a80 	vfma.f32	s13, s5, s0
 80016b8:	eea4 6a01 	vfma.f32	s12, s8, s2
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80016bc:	ee67 7aa8 	vmul.f32	s15, s15, s17
 80016c0:	ed80 6a04 	vstr	s12, [r0, #16]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80016c4:	ed93 6a05 	vldr	s12, [r3, #20]
 80016c8:	ee31 6a86 	vadd.f32	s12, s3, s12
 80016cc:	eee3 7a80 	vfma.f32	s15, s7, s0
 80016d0:	eea4 6a81 	vfma.f32	s12, s9, s2
 80016d4:	ed80 6a05 	vstr	s12, [r0, #20]
 80016d8:	ed93 6a06 	vldr	s12, [r3, #24]
 80016dc:	ee76 6a86 	vadd.f32	s13, s13, s12
 80016e0:	eee3 6a02 	vfma.f32	s13, s6, s4
 80016e4:	edc0 6a06 	vstr	s13, [r0, #24]
 80016e8:	edd3 6a07 	vldr	s13, [r3, #28]
 80016ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80016f0:	eee4 7a02 	vfma.f32	s15, s8, s4
 80016f4:	edc0 7a07 	vstr	s15, [r0, #28]
 80016f8:	edd3 7a08 	vldr	s15, [r3, #32]
 80016fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001700:	eea4 7a82 	vfma.f32	s14, s9, s4
 8001704:	ed80 7a08 	vstr	s14, [r0, #32]

  typedef generic_dense_assignment_kernel<DstEvaluatorType,SrcEvaluatorType,Functor> Kernel;
  Kernel kernel(dstEvaluator, srcEvaluator, func, dst.const_cast_derived());

  dense_assignment_loop<Kernel>::run(kernel);
}
 8001708:	b010      	add	sp, #64	; 0x40
 800170a:	ecbd 8b04 	vpop	{d8-d9}
 800170e:	bc30      	pop	{r4, r5}
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop

08001714 <_Z12Kalmanfilterv>:
void Kalmanfilter(){
 8001714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
{return _micros + htim11.Instance->CNT;}
 8001718:	4ece      	ldr	r6, [pc, #824]	; (8001a54 <_Z12Kalmanfilterv+0x340>)
	 if(micros() - TimeStampKalman >= 1000){
 800171a:	4dcf      	ldr	r5, [pc, #828]	; (8001a58 <_Z12Kalmanfilterv+0x344>)
{return _micros + htim11.Instance->CNT;}
 800171c:	6837      	ldr	r7, [r6, #0]
 800171e:	4ccf      	ldr	r4, [pc, #828]	; (8001a5c <_Z12Kalmanfilterv+0x348>)
	 if(micros() - TimeStampKalman >= 1000){
 8001720:	6828      	ldr	r0, [r5, #0]
{return _micros + htim11.Instance->CNT;}
 8001722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001724:	6821      	ldr	r1, [r4, #0]
 8001726:	6862      	ldr	r2, [r4, #4]
	 if(micros() - TimeStampKalman >= 1000){
 8001728:	1a1b      	subs	r3, r3, r0
 800172a:	eb60 0000 	sbc.w	r0, r0, r0
void Kalmanfilter(){
 800172e:	ed2d 8b0a 	vpush	{d8-d12}
	 if(micros() - TimeStampKalman >= 1000){
 8001732:	185b      	adds	r3, r3, r1
 8001734:	eb42 0200 	adc.w	r2, r2, r0
 8001738:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800173c:	f172 0300 	sbcs.w	r3, r2, #0
void Kalmanfilter(){
 8001740:	b086      	sub	sp, #24
	 if(micros() - TimeStampKalman >= 1000){
 8001742:	d204      	bcs.n	800174e <_Z12Kalmanfilterv+0x3a>
}
 8001744:	b006      	add	sp, #24
 8001746:	ecbd 8b0a 	vpop	{d8-d12}
 800174a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
{return _micros + htim11.Instance->CNT;}
 800174e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001750:	4ac3      	ldr	r2, [pc, #780]	; (8001a60 <_Z12Kalmanfilterv+0x34c>)
 8001752:	f8df 9348 	ldr.w	r9, [pc, #840]	; 8001a9c <_Z12Kalmanfilterv+0x388>
 8001756:	ed92 6a00 	vldr	s12, [r2]
 800175a:	edd2 6a01 	vldr	s13, [r2, #4]
 800175e:	ed92 7a02 	vldr	s14, [r2, #8]
 8001762:	4ac0      	ldr	r2, [pc, #768]	; (8001a64 <_Z12Kalmanfilterv+0x350>)
  {
#ifndef EIGEN_NO_DEBUG
    internal::check_for_aliasing(dst, src);
#endif

    call_dense_assignment_loop(dst, src, func);
 8001764:	4fc0      	ldr	r7, [pc, #768]	; (8001a68 <_Z12Kalmanfilterv+0x354>)
      : m_lhs(aLhs), m_rhs(aRhs), m_functor(func)
 8001766:	f8df 8338 	ldr.w	r8, [pc, #824]	; 8001aa0 <_Z12Kalmanfilterv+0x38c>
 800176a:	f8df a338 	ldr.w	sl, [pc, #824]	; 8001aa4 <_Z12Kalmanfilterv+0x390>
 800176e:	185b      	adds	r3, r3, r1
namespace internal {

template<typename Scalar>
struct scalar_constant_op {
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE scalar_constant_op(const scalar_constant_op& other) : m_other(other.m_other) { }
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE scalar_constant_op(const Scalar& other) : m_other(other) { }
 8001770:	49be      	ldr	r1, [pc, #760]	; (8001a6c <_Z12Kalmanfilterv+0x358>)
		 TimeStampKalman = micros();
 8001772:	602b      	str	r3, [r5, #0]
 8001774:	edd1 7a00 	vldr	s15, [r1]
 8001778:	4bbd      	ldr	r3, [pc, #756]	; (8001a70 <_Z12Kalmanfilterv+0x35c>)
 800177a:	9301      	str	r3, [sp, #4]
 800177c:	ee27 5a86 	vmul.f32	s10, s15, s12
 8001780:	ee67 5aa6 	vmul.f32	s11, s15, s13
 8001784:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001788:	ee25 3a26 	vmul.f32	s6, s10, s13
 800178c:	ee26 4a05 	vmul.f32	s8, s12, s10
 8001790:	ee66 4a25 	vmul.f32	s9, s12, s11
 8001794:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8001798:	ee25 5a07 	vmul.f32	s10, s10, s14
 800179c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80017a0:	ee65 5a87 	vmul.f32	s11, s11, s14
 80017a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017a8:	ee26 6a27 	vmul.f32	s12, s12, s15
 80017ac:	edc2 3a04 	vstr	s7, [r2, #16]
 80017b0:	edd9 7a01 	vldr	s15, [r9, #4]
 80017b4:	edd3 3a05 	vldr	s7, [r3, #20]
 80017b8:	edc2 6a05 	vstr	s13, [r2, #20]
 80017bc:	ed82 7a08 	vstr	s14, [r2, #32]
 80017c0:	edd3 6a03 	vldr	s13, [r3, #12]
 80017c4:	ed93 7a04 	vldr	s14, [r3, #16]
 80017c8:	ed82 4a00 	vstr	s8, [r2]
 80017cc:	ed82 6a02 	vstr	s12, [r2, #8]
 80017d0:	ed99 4a00 	vldr	s8, [r9]
 80017d4:	ed93 6a02 	vldr	s12, [r3, #8]
 80017d8:	ed82 5a06 	vstr	s10, [r2, #24]
 80017dc:	edc2 5a07 	vstr	s11, [r2, #28]
 80017e0:	ed93 5a00 	vldr	s10, [r3]
 80017e4:	edd3 5a01 	vldr	s11, [r3, #4]
 80017e8:	edc2 4a01 	vstr	s9, [r2, #4]
 80017ec:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80017f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80017f4:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80017f8:	eee5 6a04 	vfma.f32	s13, s10, s8
 80017fc:	a901      	add	r1, sp, #4
 80017fe:	4638      	mov	r0, r7
 8001800:	eea4 7a25 	vfma.f32	s14, s8, s11
 8001804:	eee4 7a06 	vfma.f32	s15, s8, s12
 8001808:	edd9 4a02 	vldr	s9, [r9, #8]
 800180c:	ed93 5a06 	vldr	s10, [r3, #24]
 8001810:	edd3 5a07 	vldr	s11, [r3, #28]
 8001814:	ed93 6a08 	vldr	s12, [r3, #32]
 8001818:	ed82 3a03 	vstr	s6, [r2, #12]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 800181c:	eee5 6a24 	vfma.f32	s13, s10, s9
 8001820:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8001824:	eee4 7a86 	vfma.f32	s15, s9, s12
 8001828:	edca 6a00 	vstr	s13, [sl]
 800182c:	ed8a 7a01 	vstr	s14, [sl, #4]
 8001830:	edca 7a02 	vstr	s15, [sl, #8]
 8001834:	e9cd 8302 	strd	r8, r3, [sp, #8]
 8001838:	9204      	str	r2, [sp, #16]
 800183a:	466a      	mov	r2, sp
 800183c:	f7ff fe80 	bl	8001540 <_ZN5Eigen8internal26call_dense_assignment_loopINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEENS_13CwiseBinaryOpINS0_13scalar_sum_opIffEEKNS_7ProductINS7_IS3_S3_Li0EEENS_9TransposeIS3_EELi0EEEKS3_EENS0_9assign_opIffEEEEvRT_RKT0_RKT1_>
 8001840:	4b8c      	ldr	r3, [pc, #560]	; (8001a74 <_Z12Kalmanfilterv+0x360>)
 8001842:	edd7 1a04 	vldr	s3, [r7, #16]
 8001846:	ed93 1a01 	vldr	s2, [r3, #4]
 800184a:	edd3 3a00 	vldr	s7, [r3]
 800184e:	edd7 2a03 	vldr	s5, [r7, #12]
 8001852:	ed97 7a01 	vldr	s14, [r7, #4]
 8001856:	edd7 8a00 	vldr	s17, [r7]
 800185a:	ed93 2a02 	vldr	s4, [r3, #8]
 800185e:	ed97 4a05 	vldr	s8, [r7, #20]
 8001862:	ed97 8a02 	vldr	s16, [r7, #8]
 8001866:	ed97 3a06 	vldr	s6, [r7, #24]
 800186a:	edd7 4a08 	vldr	s9, [r7, #32]
 800186e:	ed97 5a07 	vldr	s10, [r7, #28]
 8001872:	4b81      	ldr	r3, [pc, #516]	; (8001a78 <_Z12Kalmanfilterv+0x364>)
 8001874:	ed9a 9a02 	vldr	s18, [sl, #8]
 8001878:	edd3 0a00 	vldr	s1, [r3]
 800187c:	edda 9a01 	vldr	s19, [sl, #4]
    m_xpr.coeffRef(0,0) = s;
 8001880:	4b7e      	ldr	r3, [pc, #504]	; (8001a7c <_Z12Kalmanfilterv+0x368>)
 8001882:	ed9a aa00 	vldr	s20, [sl]
 8001886:	4a7e      	ldr	r2, [pc, #504]	; (8001a80 <_Z12Kalmanfilterv+0x36c>)
		 KalP = X(0,0);
 8001888:	497e      	ldr	r1, [pc, #504]	; (8001a84 <_Z12Kalmanfilterv+0x370>)
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 800188a:	ee21 6a21 	vmul.f32	s12, s2, s3
 800188e:	ee61 7a07 	vmul.f32	s15, s2, s14
 8001892:	eef0 6a46 	vmov.f32	s13, s12
 8001896:	eee3 6aa2 	vfma.f32	s13, s7, s5
 800189a:	eee8 7aa3 	vfma.f32	s15, s17, s7
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 800189e:	eee2 6a04 	vfma.f32	s13, s4, s8
 80018a2:	eee2 7a08 	vfma.f32	s15, s4, s16
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80018a6:	ee61 6a26 	vmul.f32	s13, s2, s13
  EIGEN_DEVICE_FUNC
  static inline void run(const MatrixType& matrix, ResultType& result)
  {
    typedef typename MatrixType::Scalar Scalar;
    internal::evaluator<MatrixType> matrixEval(matrix);
    result.coeffRef(0,0) = Scalar(1) / matrixEval.coeff(0,0);
 80018aa:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80018ae:	eee3 6aa7 	vfma.f32	s13, s7, s15
 80018b2:	ee63 7a83 	vmul.f32	s15, s7, s6
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80018b6:	ee76 6aa0 	vadd.f32	s13, s13, s1
 80018ba:	eee2 7a24 	vfma.f32	s15, s4, s9
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80018be:	ee22 ca81 	vmul.f32	s24, s5, s2
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80018c2:	eee1 7a05 	vfma.f32	s15, s2, s10
 80018c6:	eea3 6a87 	vfma.f32	s12, s7, s14
 80018ca:	eee2 6a27 	vfma.f32	s13, s4, s15
 80018ce:	eea8 caa3 	vfma.f32	s24, s17, s7
 80018d2:	eec5 0aa6 	vdiv.f32	s1, s11, s13
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80018d6:	ee61 5a04 	vmul.f32	s11, s2, s8
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80018da:	eea2 6a05 	vfma.f32	s12, s4, s10
 80018de:	eee3 5a88 	vfma.f32	s11, s7, s16
 80018e2:	eea3 ca02 	vfma.f32	s24, s6, s4
 80018e6:	eee2 5a24 	vfma.f32	s11, s4, s9
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80018ea:	ee69 6a02 	vmul.f32	s13, s18, s4
 80018ee:	ee60 7a86 	vmul.f32	s15, s1, s12
 80018f2:	eee9 6a81 	vfma.f32	s13, s19, s2
 80018f6:	ee20 ca8c 	vmul.f32	s24, s1, s24
 80018fa:	ee60 5aa5 	vmul.f32	s11, s1, s11
 80018fe:	edd3 0a00 	vldr	s1, [r3]
 8001902:	ed82 ca00 	vstr	s24, [r2]
    dst.coeffRef(0,0) += (lhs.transpose().cwiseProduct(rhs)).sum();
  }

  template<typename Dst>
  static EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void subTo(Dst& dst, const Lhs& lhs, const Rhs& rhs)
  { dst.coeffRef(0,0) -= (lhs.transpose().cwiseProduct(rhs)).sum(); }
 8001906:	ee70 6ae6 	vsub.f32	s13, s1, s13
  *
  */
template<typename DstScalar,typename SrcScalar> struct add_assign_op {

  EIGEN_EMPTY_STRUCT_CTOR(add_assign_op)
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a += b; }
 800190a:	eeb0 6a4a 	vmov.f32	s12, s20
 800190e:	eeea 6a63 	vfms.f32	s13, s20, s7
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a = b; }
 8001912:	4b5d      	ldr	r3, [pc, #372]	; (8001a88 <_Z12Kalmanfilterv+0x374>)
 8001914:	edc2 5a02 	vstr	s11, [r2, #8]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a += b; }
 8001918:	eeac 6a26 	vfma.f32	s12, s24, s13
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a = b; }
 800191c:	edc2 7a01 	vstr	s15, [r2, #4]
 8001920:	ed89 6a00 	vstr	s12, [r9]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a += b; }
 8001924:	eeb0 6a69 	vmov.f32	s12, s19
 8001928:	eea7 6aa6 	vfma.f32	s12, s15, s13
 800192c:	4a57      	ldr	r2, [pc, #348]	; (8001a8c <_Z12Kalmanfilterv+0x378>)
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a = b; }
 800192e:	edd3 ba05 	vldr	s23, [r3, #20]
 8001932:	ed89 6a01 	vstr	s12, [r9, #4]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a += b; }
 8001936:	eeb0 6a49 	vmov.f32	s12, s18
 800193a:	eea5 6aa6 	vfma.f32	s12, s11, s13
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a = b; }
 800193e:	ed93 ba01 	vldr	s22, [r3, #4]
 8001942:	edd3 6a03 	vldr	s13, [r3, #12]
 8001946:	ed89 6a02 	vstr	s12, [r9, #8]
 800194a:	edc2 0a00 	vstr	s1, [r2]
 800194e:	ed93 6a04 	vldr	s12, [r3, #16]
 8001952:	edd3 0a07 	vldr	s1, [r3, #28]
 8001956:	edd3 aa02 	vldr	s21, [r3, #8]
 800195a:	ed93 0a06 	vldr	s0, [r3, #24]
  *
  */
template<typename DstScalar,typename SrcScalar> struct sub_assign_op {

  EIGEN_EMPTY_STRUCT_CTOR(sub_assign_op)
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a -= b; }
 800195e:	eee1 ba65 	vfms.f32	s23, s2, s11
 8001962:	eea3 bae7 	vfms.f32	s22, s7, s15
 8001966:	eee1 6a4c 	vfms.f32	s13, s2, s24
 800196a:	eea1 6a67 	vfms.f32	s12, s2, s15
 800196e:	eee2 0a67 	vfms.f32	s1, s4, s15
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a = b; }
 8001972:	ed93 1a08 	vldr	s2, [r3, #32]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a -= b; }
 8001976:	edd3 7a00 	vldr	s15, [r3]
{return _micros + htim11.Instance->CNT;}
 800197a:	6833      	ldr	r3, [r6, #0]
		 runtime = micros()-TimeStampKalman;
 800197c:	682a      	ldr	r2, [r5, #0]
{return _micros + htim11.Instance->CNT;}
 800197e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		 KalP = X(0,0);
 8001980:	ed81 aa00 	vstr	s20, [r1]
 8001984:	eee3 7acc 	vfms.f32	s15, s7, s24
		 runtime = micros()-TimeStampKalman;
 8001988:	1a9a      	subs	r2, r3, r2
 800198a:	e9d4 3000 	ldrd	r3, r0, [r4]
 800198e:	eee3 aae5 	vfms.f32	s21, s7, s11
 8001992:	eb61 0101 	sbc.w	r1, r1, r1
 8001996:	189b      	adds	r3, r3, r2
 8001998:	eea2 1a65 	vfms.f32	s2, s4, s11
 800199c:	eb41 0000 	adc.w	r0, r1, r0
 80019a0:	493b      	ldr	r1, [pc, #236]	; (8001a90 <_Z12Kalmanfilterv+0x37c>)
		 KalV = X(1,0);
 80019a2:	4c3c      	ldr	r4, [pc, #240]	; (8001a94 <_Z12Kalmanfilterv+0x380>)
		 runtime = micros()-TimeStampKalman;
 80019a4:	600b      	str	r3, [r1, #0]
 80019a6:	ee67 5a26 	vmul.f32	s11, s14, s13
 80019aa:	eea2 0a4c 	vfms.f32	s0, s4, s24
		 KalA = X(2,0);
 80019ae:	4b3a      	ldr	r3, [pc, #232]	; (8001a98 <_Z12Kalmanfilterv+0x384>)
		 runtime = micros()-TimeStampKalman;
 80019b0:	6048      	str	r0, [r1, #4]
 80019b2:	eee8 5aa7 	vfma.f32	s11, s17, s15
 80019b6:	ee61 3aa6 	vmul.f32	s7, s3, s13
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80019ba:	eee8 5a00 	vfma.f32	s11, s16, s0
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80019be:	ee65 6a26 	vmul.f32	s13, s10, s13
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a = b; }
 80019c2:	edc8 5a00 	vstr	s11, [r8]
 80019c6:	ee67 5a06 	vmul.f32	s11, s14, s12
 80019ca:	ee27 7a2b 	vmul.f32	s14, s14, s23
 80019ce:	eee8 5a8b 	vfma.f32	s11, s17, s22
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80019d2:	eea8 7aaa 	vfma.f32	s14, s17, s21
 80019d6:	eee8 5a20 	vfma.f32	s11, s16, s1
 80019da:	eea8 7a01 	vfma.f32	s14, s16, s2
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80019de:	eee2 3aa7 	vfma.f32	s7, s5, s15
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80019e2:	eee3 6a27 	vfma.f32	s13, s6, s15
 80019e6:	edc8 5a01 	vstr	s11, [r8, #4]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80019ea:	ee65 7a2b 	vmul.f32	s15, s10, s23
 80019ee:	ee65 5a06 	vmul.f32	s11, s10, s12
 80019f2:	ed88 7a02 	vstr	s14, [r8, #8]
 80019f6:	ee21 6a86 	vmul.f32	s12, s3, s12
 80019fa:	ee21 7aab 	vmul.f32	s14, s3, s23
 80019fe:	eea2 6a8b 	vfma.f32	s12, s5, s22
 8001a02:	eea2 7aaa 	vfma.f32	s14, s5, s21
 8001a06:	eee3 5a0b 	vfma.f32	s11, s6, s22
 8001a0a:	eee3 7a2a 	vfma.f32	s15, s6, s21
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001a0e:	eeb0 5a63 	vmov.f32	s10, s7
 8001a12:	eea4 5a00 	vfma.f32	s10, s8, s0
 8001a16:	eea4 6a20 	vfma.f32	s12, s8, s1
 8001a1a:	eea4 7a01 	vfma.f32	s14, s8, s2
 8001a1e:	eee4 6a80 	vfma.f32	s13, s9, s0
 8001a22:	eee4 5aa0 	vfma.f32	s11, s9, s1
 8001a26:	eee4 7a81 	vfma.f32	s15, s9, s2
		 KalV = X(1,0);
 8001a2a:	edc4 9a00 	vstr	s19, [r4]
		 KalA = X(2,0);
 8001a2e:	ed83 9a00 	vstr	s18, [r3]
 8001a32:	ed88 5a03 	vstr	s10, [r8, #12]
 8001a36:	ed88 6a04 	vstr	s12, [r8, #16]
 8001a3a:	ed88 7a05 	vstr	s14, [r8, #20]
 8001a3e:	edc8 6a06 	vstr	s13, [r8, #24]
 8001a42:	edc8 5a07 	vstr	s11, [r8, #28]
 8001a46:	edc8 7a08 	vstr	s15, [r8, #32]
}
 8001a4a:	b006      	add	sp, #24
 8001a4c:	ecbd 8b0a 	vpop	{d8-d12}
 8001a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a54:	200003ec 	.word	0x200003ec
 8001a58:	200002ac 	.word	0x200002ac
 8001a5c:	200002e8 	.word	0x200002e8
 8001a60:	200001ac 	.word	0x200001ac
 8001a64:	20000270 	.word	0x20000270
 8001a68:	20000234 	.word	0x20000234
 8001a6c:	20000020 	.word	0x20000020
 8001a70:	200000d4 	.word	0x200000d4
 8001a74:	20000108 	.word	0x20000108
 8001a78:	20000294 	.word	0x20000294
 8001a7c:	2000022c 	.word	0x2000022c
 8001a80:	200001e4 	.word	0x200001e4
 8001a84:	200001f4 	.word	0x200001f4
 8001a88:	200001bc 	.word	0x200001bc
 8001a8c:	200002dc 	.word	0x200002dc
 8001a90:	20000510 	.word	0x20000510
 8001a94:	200001f8 	.word	0x200001f8
 8001a98:	200001f0 	.word	0x200001f0
 8001a9c:	200002d0 	.word	0x200002d0
 8001aa0:	20000200 	.word	0x20000200
 8001aa4:	200002c4 	.word	0x200002c4

08001aa8 <_Z13GrandStatumixv>:
void GrandStatumix(){
 8001aa8:	b530      	push	{r4, r5, lr}
	if (grandState != Ready){
 8001aaa:	4c51      	ldr	r4, [pc, #324]	; (8001bf0 <_Z13GrandStatumixv+0x148>)
 8001aac:	7823      	ldrb	r3, [r4, #0]
void GrandStatumix(){
 8001aae:	b085      	sub	sp, #20
	if (grandState != Ready){
 8001ab0:	b9d3      	cbnz	r3, 8001ae8 <_Z13GrandStatumixv+0x40>
			HAL_GPIO_WritePin(PLamp_Blue_GPIO_Port, PLamp_Blue_Pin, GPIO_PIN_RESET);
 8001ab2:	4850      	ldr	r0, [pc, #320]	; (8001bf4 <_Z13GrandStatumixv+0x14c>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001aba:	f001 fa9f 	bl	8002ffc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(PLamp_Yellow_GPIO_Port, PLamp_Yellow_Pin, GPIO_PIN_RESET);
 8001abe:	484d      	ldr	r0, [pc, #308]	; (8001bf4 <_Z13GrandStatumixv+0x14c>)
	stop_sense = HAL_GPIO_ReadPin(Stop_Sense_GPIO_Port, Stop_Sense_Pin);
 8001ac0:	4d4d      	ldr	r5, [pc, #308]	; (8001bf8 <_Z13GrandStatumixv+0x150>)
				HAL_GPIO_WritePin(PLamp_Yellow_GPIO_Port, PLamp_Yellow_Pin, GPIO_PIN_RESET);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ac8:	f001 fa98 	bl	8002ffc <HAL_GPIO_WritePin>
	stop_sense = HAL_GPIO_ReadPin(Stop_Sense_GPIO_Port, Stop_Sense_Pin);
 8001acc:	484b      	ldr	r0, [pc, #300]	; (8001bfc <_Z13GrandStatumixv+0x154>)
 8001ace:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ad2:	f001 fa8d 	bl	8002ff0 <HAL_GPIO_ReadPin>
	switch(grandState){
 8001ad6:	7823      	ldrb	r3, [r4, #0]
	stop_sense = HAL_GPIO_ReadPin(Stop_Sense_GPIO_Port, Stop_Sense_Pin);
 8001ad8:	7028      	strb	r0, [r5, #0]
	switch(grandState){
 8001ada:	3b01      	subs	r3, #1
 8001adc:	2b03      	cmp	r3, #3
 8001ade:	d864      	bhi.n	8001baa <_Z13GrandStatumixv+0x102>
 8001ae0:	e8df f003 	tbb	[pc, r3]
 8001ae4:	0c1d4b35 	.word	0x0c1d4b35
		HAL_GPIO_WritePin(PLamp_Green_GPIO_Port, PLamp_Green_Pin, GPIO_PIN_RESET);
 8001ae8:	4842      	ldr	r0, [pc, #264]	; (8001bf4 <_Z13GrandStatumixv+0x14c>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001af0:	f001 fa84 	bl	8002ffc <HAL_GPIO_WritePin>
	if (grandState != work){
 8001af4:	7823      	ldrb	r3, [r4, #0]
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d0e1      	beq.n	8001abe <_Z13GrandStatumixv+0x16>
 8001afa:	e7da      	b.n	8001ab2 <_Z13GrandStatumixv+0xa>
			HAL_GPIO_WritePin(PLamp_Yellow_GPIO_Port, PLamp_Yellow_Pin, GPIO_PIN_SET);
 8001afc:	483d      	ldr	r0, [pc, #244]	; (8001bf4 <_Z13GrandStatumixv+0x14c>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b04:	f001 fa7a 	bl	8002ffc <HAL_GPIO_WritePin>
			if (stop_sense == 1){
 8001b08:	782b      	ldrb	r3, [r5, #0]
			PWMOut = 0;
 8001b0a:	483d      	ldr	r0, [pc, #244]	; (8001c00 <_Z13GrandStatumixv+0x158>)
			Integral = 0;
 8001b0c:	4a3d      	ldr	r2, [pc, #244]	; (8001c04 <_Z13GrandStatumixv+0x15c>)
 8001b0e:	2100      	movs	r1, #0
			PWMOut = 0;
 8001b10:	2500      	movs	r5, #0
			if (stop_sense == 1){
 8001b12:	2b01      	cmp	r3, #1
			PWMOut = 0;
 8001b14:	8005      	strh	r5, [r0, #0]
			Integral = 0;
 8001b16:	6011      	str	r1, [r2, #0]
			if (stop_sense == 1){
 8001b18:	d05f      	beq.n	8001bda <_Z13GrandStatumixv+0x132>
}
 8001b1a:	b005      	add	sp, #20
 8001b1c:	bd30      	pop	{r4, r5, pc}
		if (pwr_sense == 0){
 8001b1e:	4a3a      	ldr	r2, [pc, #232]	; (8001c08 <_Z13GrandStatumixv+0x160>)
		PWMOut = 0;
 8001b20:	4b37      	ldr	r3, [pc, #220]	; (8001c00 <_Z13GrandStatumixv+0x158>)
		if (pwr_sense == 0){
 8001b22:	7815      	ldrb	r5, [r2, #0]
		PWMOut = 0;
 8001b24:	2200      	movs	r2, #0
 8001b26:	801a      	strh	r2, [r3, #0]
		if (pwr_sense == 0){
 8001b28:	2d00      	cmp	r5, #0
 8001b2a:	d1f6      	bne.n	8001b1a <_Z13GrandStatumixv+0x72>
			HAL_Delay(100);
 8001b2c:	2064      	movs	r0, #100	; 0x64
			grandState = Ready;
 8001b2e:	7025      	strb	r5, [r4, #0]
			HAL_Delay(100);
 8001b30:	f000 ff04 	bl	800293c <HAL_Delay>
	HAL_I2C_Mem_Write(&hi2c1, ADDR_IOXT, 0x00, I2C_MEMADD_SIZE_8BIT, Setting,
 8001b34:	4b35      	ldr	r3, [pc, #212]	; (8001c0c <_Z13GrandStatumixv+0x164>)
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	2164      	movs	r1, #100	; 0x64
 8001b3a:	2216      	movs	r2, #22
 8001b3c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8001b40:	2301      	movs	r3, #1
 8001b42:	462a      	mov	r2, r5
 8001b44:	2140      	movs	r1, #64	; 0x40
 8001b46:	4832      	ldr	r0, [pc, #200]	; (8001c10 <_Z13GrandStatumixv+0x168>)
 8001b48:	f001 fd84 	bl	8003654 <HAL_I2C_Mem_Write>
}
 8001b4c:	e7e5      	b.n	8001b1a <_Z13GrandStatumixv+0x72>
		HAL_GPIO_WritePin(PLamp_Blue_GPIO_Port, PLamp_Blue_Pin, GPIO_PIN_SET);
 8001b4e:	4829      	ldr	r0, [pc, #164]	; (8001bf4 <_Z13GrandStatumixv+0x14c>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b56:	f001 fa51 	bl	8002ffc <HAL_GPIO_WritePin>
		if (pwr_sense == 1){
 8001b5a:	4b2b      	ldr	r3, [pc, #172]	; (8001c08 <_Z13GrandStatumixv+0x160>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d03f      	beq.n	8001be2 <_Z13GrandStatumixv+0x13a>
		if (stop_sense == 0){
 8001b62:	782b      	ldrb	r3, [r5, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d1d8      	bne.n	8001b1a <_Z13GrandStatumixv+0x72>
			PWMOut = 0;
 8001b68:	4825      	ldr	r0, [pc, #148]	; (8001c00 <_Z13GrandStatumixv+0x158>)
			u_contr = 0;}
 8001b6a:	4a2a      	ldr	r2, [pc, #168]	; (8001c14 <_Z13GrandStatumixv+0x16c>)
			PWMOut = 0;
 8001b6c:	8003      	strh	r3, [r0, #0]
			u_contr = 0;}
 8001b6e:	2100      	movs	r1, #0
			grandState = stopnd;
 8001b70:	2504      	movs	r5, #4
 8001b72:	7025      	strb	r5, [r4, #0]
			u_contr = 0;}
 8001b74:	6011      	str	r1, [r2, #0]
}
 8001b76:	b005      	add	sp, #20
 8001b78:	bd30      	pop	{r4, r5, pc}
		HAL_GPIO_WritePin(PLamp_Yellow_GPIO_Port, PLamp_Yellow_Pin, GPIO_PIN_SET);
 8001b7a:	481e      	ldr	r0, [pc, #120]	; (8001bf4 <_Z13GrandStatumixv+0x14c>)
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b82:	f001 fa3b 	bl	8002ffc <HAL_GPIO_WritePin>
		PWMOut = 0;
 8001b86:	481e      	ldr	r0, [pc, #120]	; (8001c00 <_Z13GrandStatumixv+0x158>)
		if (stop_sense == 1){
 8001b88:	7829      	ldrb	r1, [r5, #0]
		PWMOut = 0;
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	8002      	strh	r2, [r0, #0]
		X(1,0)=0;
 8001b8e:	4822      	ldr	r0, [pc, #136]	; (8001c18 <_Z13GrandStatumixv+0x170>)
 8001b90:	2300      	movs	r3, #0
 8001b92:	6043      	str	r3, [r0, #4]
	    KalV = X(1,0);
 8001b94:	4821      	ldr	r0, [pc, #132]	; (8001c1c <_Z13GrandStatumixv+0x174>)
		if (stop_sense == 1){
 8001b96:	2901      	cmp	r1, #1
	    KalV = X(1,0);
 8001b98:	6003      	str	r3, [r0, #0]
		if (stop_sense == 1){
 8001b9a:	d1be      	bne.n	8001b1a <_Z13GrandStatumixv+0x72>
			mot_dirctn%=2;
 8001b9c:	4920      	ldr	r1, [pc, #128]	; (8001c20 <_Z13GrandStatumixv+0x178>)
			grandState = Ready;
 8001b9e:	7022      	strb	r2, [r4, #0]
			mot_dirctn%=2;
 8001ba0:	780b      	ldrb	r3, [r1, #0]
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	700b      	strb	r3, [r1, #0]
 8001ba8:	e7b7      	b.n	8001b1a <_Z13GrandStatumixv+0x72>
		HAL_GPIO_WritePin(PLamp_Green_GPIO_Port, PLamp_Green_Pin, GPIO_PIN_SET);
 8001baa:	4812      	ldr	r0, [pc, #72]	; (8001bf4 <_Z13GrandStatumixv+0x14c>)
 8001bac:	2201      	movs	r2, #1
 8001bae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bb2:	f001 fa23 	bl	8002ffc <HAL_GPIO_WritePin>
		Unwrapping();
 8001bb6:	f7ff fa03 	bl	8000fc0 <_Z10Unwrappingv>
		Kalmanfilter();
 8001bba:	f7ff fdab 	bl	8001714 <_Z12Kalmanfilterv>
		if (pwr_sense == 1){grandState = emer;}
 8001bbe:	4b12      	ldr	r3, [pc, #72]	; (8001c08 <_Z13GrandStatumixv+0x160>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	bf04      	itt	eq
 8001bc6:	2303      	moveq	r3, #3
 8001bc8:	7023      	strbeq	r3, [r4, #0]
		if (stop_sense == 0){grandState = stop;}
 8001bca:	782b      	ldrb	r3, [r5, #0]
 8001bcc:	b90b      	cbnz	r3, 8001bd2 <_Z13GrandStatumixv+0x12a>
 8001bce:	2302      	movs	r3, #2
 8001bd0:	7023      	strb	r3, [r4, #0]
		if (bluecounter != 0){grandState = work;} // can go work from ready only
 8001bd2:	4b14      	ldr	r3, [pc, #80]	; (8001c24 <_Z13GrandStatumixv+0x17c>)
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d09f      	beq.n	8001b1a <_Z13GrandStatumixv+0x72>
 8001bda:	2301      	movs	r3, #1
 8001bdc:	7023      	strb	r3, [r4, #0]
}
 8001bde:	b005      	add	sp, #20
 8001be0:	bd30      	pop	{r4, r5, pc}
			u_contr = 0;}
 8001be2:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <_Z13GrandStatumixv+0x16c>)
 8001be4:	2200      	movs	r2, #0
			grandState = emer;
 8001be6:	2103      	movs	r1, #3
 8001be8:	7021      	strb	r1, [r4, #0]
			u_contr = 0;}
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	e7b9      	b.n	8001b62 <_Z13GrandStatumixv+0xba>
 8001bee:	bf00      	nop
 8001bf0:	200002e0 	.word	0x200002e0
 8001bf4:	40020400 	.word	0x40020400
 8001bf8:	20000518 	.word	0x20000518
 8001bfc:	40020800 	.word	0x40020800
 8001c00:	2000025c 	.word	0x2000025c
 8001c04:	200001e0 	.word	0x200001e0
 8001c08:	20000509 	.word	0x20000509
 8001c0c:	2000002c 	.word	0x2000002c
 8001c10:	20000398 	.word	0x20000398
 8001c14:	2000052c 	.word	0x2000052c
 8001c18:	200002c4 	.word	0x200002c4
 8001c1c:	200001f8 	.word	0x200001f8
 8001c20:	20000508 	.word	0x20000508
 8001c24:	200002f0 	.word	0x200002f0

08001c28 <main>:
{
 8001c28:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001c2c:	4bab      	ldr	r3, [pc, #684]	; (8001edc <main+0x2b4>)
	A << 1 ,   Dt    ,   (Dt*Dt)/2 ,
 8001c2e:	f8df 82e4 	ldr.w	r8, [pc, #740]	; 8001f14 <main+0x2ec>
 8001c32:	f8df a2e4 	ldr.w	sl, [pc, #740]	; 8001f18 <main+0x2f0>
    m_xpr.coeffRef(0,0) = s;
 8001c36:	f8df 92e4 	ldr.w	r9, [pc, #740]	; 8001f1c <main+0x2f4>
{
 8001c3a:	b09b      	sub	sp, #108	; 0x6c
 8001c3c:	f04f 577e 	mov.w	r7, #1065353216	; 0x3f800000
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001c40:	2601      	movs	r6, #1
    m_xpr.coeffRef(0,0) = s;
 8001c42:	601f      	str	r7, [r3, #0]
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001c44:	2500      	movs	r5, #0
	A << 1 ,   Dt    ,   (Dt*Dt)/2 ,
 8001c46:	a906      	add	r1, sp, #24
 8001c48:	a812      	add	r0, sp, #72	; 0x48
 8001c4a:	e9cd 3512 	strd	r3, r5, [sp, #72]	; 0x48
 8001c4e:	e9cd 6614 	strd	r6, r6, [sp, #80]	; 0x50
 8001c52:	f8cd 8018 	str.w	r8, [sp, #24]
 8001c56:	f7ff fbbd 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001c5a:	a907      	add	r1, sp, #28
	     0 ,    1    ,      Dt    ,
 8001c5c:	2400      	movs	r4, #0
	A << 1 ,   Dt    ,   (Dt*Dt)/2 ,
 8001c5e:	f8cd a01c 	str.w	sl, [sp, #28]
 8001c62:	f7ff fbb7 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
	     0 ,    1    ,      Dt    ,
 8001c66:	a908      	add	r1, sp, #32
 8001c68:	9408      	str	r4, [sp, #32]
 8001c6a:	f7ff fbb3 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001c6e:	a909      	add	r1, sp, #36	; 0x24
 8001c70:	9709      	str	r7, [sp, #36]	; 0x24
 8001c72:	f7ff fbaf 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001c76:	a90a      	add	r1, sp, #40	; 0x28
 8001c78:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8001c7c:	f7ff fbaa 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
		 0 ,    0    ,      1     ;
 8001c80:	a90b      	add	r1, sp, #44	; 0x2c
 8001c82:	940b      	str	r4, [sp, #44]	; 0x2c
 8001c84:	f7ff fba6 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001c88:	a90c      	add	r1, sp, #48	; 0x30
 8001c8a:	940c      	str	r4, [sp, #48]	; 0x30
 8001c8c:	f7ff fba2 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001c90:	a90e      	add	r1, sp, #56	; 0x38
 8001c92:	970e      	str	r7, [sp, #56]	; 0x38
 8001c94:	f7ff fb9e 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
    finished();
 8001c98:	a812      	add	r0, sp, #72	; 0x48
 8001c9a:	f7fe ffbf 	bl	8000c1c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001c9e:	4b90      	ldr	r3, [pc, #576]	; (8001ee0 <main+0x2b8>)
 8001ca0:	9312      	str	r3, [sp, #72]	; 0x48
    m_xpr.coeffRef(0,0) = s;
 8001ca2:	601c      	str	r4, [r3, #0]
	X << 0 ,    0    ,      0     ;
 8001ca4:	a90c      	add	r1, sp, #48	; 0x30
 8001ca6:	a812      	add	r0, sp, #72	; 0x48
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001ca8:	e9cd 5613 	strd	r5, r6, [sp, #76]	; 0x4c
 8001cac:	9615      	str	r6, [sp, #84]	; 0x54
 8001cae:	940c      	str	r4, [sp, #48]	; 0x30
 8001cb0:	f7ff fbce 	bl	8001450 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
 8001cb4:	a90e      	add	r1, sp, #56	; 0x38
 8001cb6:	940e      	str	r4, [sp, #56]	; 0x38
 8001cb8:	f7ff fbca 	bl	8001450 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
    finished();
 8001cbc:	a812      	add	r0, sp, #72	; 0x48
 8001cbe:	f7fe ff97 	bl	8000bf0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001cc2:	4b88      	ldr	r3, [pc, #544]	; (8001ee4 <main+0x2bc>)
 8001cc4:	9312      	str	r3, [sp, #72]	; 0x48
    m_xpr.coeffRef(0,0) = s;
 8001cc6:	601c      	str	r4, [r3, #0]
	X1 << 0 ,    0    ,      0     ;
 8001cc8:	a90c      	add	r1, sp, #48	; 0x30
 8001cca:	a812      	add	r0, sp, #72	; 0x48
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001ccc:	e9cd 5613 	strd	r5, r6, [sp, #76]	; 0x4c
 8001cd0:	9615      	str	r6, [sp, #84]	; 0x54
 8001cd2:	940c      	str	r4, [sp, #48]	; 0x30
 8001cd4:	f7ff fbbc 	bl	8001450 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
 8001cd8:	a90e      	add	r1, sp, #56	; 0x38
 8001cda:	940e      	str	r4, [sp, #56]	; 0x38
 8001cdc:	f7ff fbb8 	bl	8001450 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
    finished();
 8001ce0:	a812      	add	r0, sp, #72	; 0x48
 8001ce2:	f7fe ff85 	bl	8000bf0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001ce6:	4b80      	ldr	r3, [pc, #512]	; (8001ee8 <main+0x2c0>)
 8001ce8:	9312      	str	r3, [sp, #72]	; 0x48
    m_xpr.coeffRef(0,0) = s;
 8001cea:	f8c3 9000 	str.w	r9, [r3]
	P << 0.00001 , 			0 	 , 			0     ,
 8001cee:	a906      	add	r1, sp, #24
 8001cf0:	a812      	add	r0, sp, #72	; 0x48
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001cf2:	e9cd 5613 	strd	r5, r6, [sp, #76]	; 0x4c
 8001cf6:	9615      	str	r6, [sp, #84]	; 0x54
 8001cf8:	9406      	str	r4, [sp, #24]
 8001cfa:	f7ff fb6b 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001cfe:	a907      	add	r1, sp, #28
 8001d00:	9407      	str	r4, [sp, #28]
 8001d02:	f7ff fb67 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
	     0 		 ,    0.00001    ,  		0     ,
 8001d06:	a908      	add	r1, sp, #32
 8001d08:	9408      	str	r4, [sp, #32]
 8001d0a:	f7ff fb63 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001d0e:	a909      	add	r1, sp, #36	; 0x24
 8001d10:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8001d14:	f7ff fb5e 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001d18:	a90a      	add	r1, sp, #40	; 0x28
 8001d1a:	940a      	str	r4, [sp, #40]	; 0x28
 8001d1c:	f7ff fb5a 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
		 0 		 ,    		0    ,      0.00001     ;
 8001d20:	a90b      	add	r1, sp, #44	; 0x2c
 8001d22:	940b      	str	r4, [sp, #44]	; 0x2c
 8001d24:	f7ff fb56 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001d28:	a90c      	add	r1, sp, #48	; 0x30
 8001d2a:	940c      	str	r4, [sp, #48]	; 0x30
 8001d2c:	f7ff fb52 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001d30:	a90e      	add	r1, sp, #56	; 0x38
 8001d32:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8001d36:	f7ff fb4d 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
    finished();
 8001d3a:	a812      	add	r0, sp, #72	; 0x48
 8001d3c:	f7fe ff6e 	bl	8000c1c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001d40:	4b6a      	ldr	r3, [pc, #424]	; (8001eec <main+0x2c4>)
 8001d42:	9312      	str	r3, [sp, #72]	; 0x48
    m_xpr.coeffRef(0,0) = s;
 8001d44:	601c      	str	r4, [r3, #0]
	O << 0 , 	0 	 , 		0     ,
 8001d46:	a906      	add	r1, sp, #24
 8001d48:	a812      	add	r0, sp, #72	; 0x48
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001d4a:	e9cd 5613 	strd	r5, r6, [sp, #76]	; 0x4c
 8001d4e:	9615      	str	r6, [sp, #84]	; 0x54
 8001d50:	9406      	str	r4, [sp, #24]
 8001d52:	f7ff fb3f 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001d56:	a907      	add	r1, sp, #28
 8001d58:	9407      	str	r4, [sp, #28]
 8001d5a:	f7ff fb3b 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
	     0 ,    0    ,  	0     ,
 8001d5e:	a908      	add	r1, sp, #32
 8001d60:	9408      	str	r4, [sp, #32]
 8001d62:	f7ff fb37 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001d66:	a909      	add	r1, sp, #36	; 0x24
 8001d68:	9409      	str	r4, [sp, #36]	; 0x24
 8001d6a:	f7ff fb33 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001d6e:	a90a      	add	r1, sp, #40	; 0x28
 8001d70:	940a      	str	r4, [sp, #40]	; 0x28
 8001d72:	f7ff fb2f 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
		 0 ,    0    ,      0     ;
 8001d76:	a90b      	add	r1, sp, #44	; 0x2c
 8001d78:	940b      	str	r4, [sp, #44]	; 0x2c
 8001d7a:	f7ff fb2b 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001d7e:	a90c      	add	r1, sp, #48	; 0x30
 8001d80:	940c      	str	r4, [sp, #48]	; 0x30
 8001d82:	f7ff fb27 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001d86:	a90e      	add	r1, sp, #56	; 0x38
 8001d88:	940e      	str	r4, [sp, #56]	; 0x38
 8001d8a:	f7ff fb23 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
    finished();
 8001d8e:	a812      	add	r0, sp, #72	; 0x48
 8001d90:	f7fe ff44 	bl	8000c1c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001d94:	4b56      	ldr	r3, [pc, #344]	; (8001ef0 <main+0x2c8>)
 8001d96:	9312      	str	r3, [sp, #72]	; 0x48
    m_xpr.coeffRef(0,0) = s;
 8001d98:	601f      	str	r7, [r3, #0]
	I << 1 , 0 , 0 ,
 8001d9a:	a906      	add	r1, sp, #24
 8001d9c:	a812      	add	r0, sp, #72	; 0x48
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001d9e:	e9cd 5613 	strd	r5, r6, [sp, #76]	; 0x4c
 8001da2:	9615      	str	r6, [sp, #84]	; 0x54
 8001da4:	9406      	str	r4, [sp, #24]
 8001da6:	f7ff fb15 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001daa:	a907      	add	r1, sp, #28
 8001dac:	9407      	str	r4, [sp, #28]
 8001dae:	f7ff fb11 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
		 0 , 1 , 0 ,
 8001db2:	a908      	add	r1, sp, #32
 8001db4:	9408      	str	r4, [sp, #32]
 8001db6:	f7ff fb0d 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001dba:	a909      	add	r1, sp, #36	; 0x24
 8001dbc:	9709      	str	r7, [sp, #36]	; 0x24
 8001dbe:	f7ff fb09 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001dc2:	a90a      	add	r1, sp, #40	; 0x28
 8001dc4:	940a      	str	r4, [sp, #40]	; 0x28
 8001dc6:	f7ff fb05 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
		 0 , 0 , 1 ;
 8001dca:	a90b      	add	r1, sp, #44	; 0x2c
 8001dcc:	940b      	str	r4, [sp, #44]	; 0x2c
 8001dce:	f7ff fb01 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001dd2:	a90c      	add	r1, sp, #48	; 0x30
 8001dd4:	940c      	str	r4, [sp, #48]	; 0x30
 8001dd6:	f7ff fafd 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001dda:	a90e      	add	r1, sp, #56	; 0x38
 8001ddc:	970e      	str	r7, [sp, #56]	; 0x38
 8001dde:	f7ff faf9 	bl	80013d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
    finished();
 8001de2:	a812      	add	r0, sp, #72	; 0x48
 8001de4:	f7fe ff1a 	bl	8000c1c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001de8:	4b42      	ldr	r3, [pc, #264]	; (8001ef4 <main+0x2cc>)
    m_xpr.coeffRef(0,0) = s;
 8001dea:	4a43      	ldr	r2, [pc, #268]	; (8001ef8 <main+0x2d0>)
 8001dec:	601c      	str	r4, [r3, #0]
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001dee:	9312      	str	r3, [sp, #72]	; 0x48
    m_xpr.coeffRef(0,0) = s;
 8001df0:	4b42      	ldr	r3, [pc, #264]	; (8001efc <main+0x2d4>)
 8001df2:	6014      	str	r4, [r2, #0]
 8001df4:	4a42      	ldr	r2, [pc, #264]	; (8001f00 <main+0x2d8>)
 8001df6:	601a      	str	r2, [r3, #0]
	B << 0 , 0 , 0 ;
 8001df8:	a90c      	add	r1, sp, #48	; 0x30
 8001dfa:	a812      	add	r0, sp, #72	; 0x48
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001dfc:	e9cd 5613 	strd	r5, r6, [sp, #76]	; 0x4c
 8001e00:	9615      	str	r6, [sp, #84]	; 0x54
 8001e02:	940c      	str	r4, [sp, #48]	; 0x30
 8001e04:	f7ff fb24 	bl	8001450 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
 8001e08:	a90e      	add	r1, sp, #56	; 0x38
 8001e0a:	940e      	str	r4, [sp, #56]	; 0x38
 8001e0c:	f7ff fb20 	bl	8001450 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
    finished();
 8001e10:	a812      	add	r0, sp, #72	; 0x48
 8001e12:	f7fe feed 	bl	8000bf0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001e16:	4b3b      	ldr	r3, [pc, #236]	; (8001f04 <main+0x2dc>)
 8001e18:	9312      	str	r3, [sp, #72]	; 0x48
    m_xpr.coeffRef(0,0) = s;
 8001e1a:	601f      	str	r7, [r3, #0]
	C << 1 , 0 , 0 ;
 8001e1c:	a90c      	add	r1, sp, #48	; 0x30
 8001e1e:	a812      	add	r0, sp, #72	; 0x48
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001e20:	e9cd 5613 	strd	r5, r6, [sp, #76]	; 0x4c
 8001e24:	9615      	str	r6, [sp, #84]	; 0x54
 8001e26:	940c      	str	r4, [sp, #48]	; 0x30
 8001e28:	f7ff fb4e 	bl	80014c8 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf>
 8001e2c:	a90e      	add	r1, sp, #56	; 0x38
 8001e2e:	940e      	str	r4, [sp, #56]	; 0x38
 8001e30:	f7ff fb4a 	bl	80014c8 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf>
      eigen_assert(((m_row+m_currentBlockRows) == m_xpr.rows() || m_xpr.cols() == 0)
 8001e34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8001e36:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001e38:	4413      	add	r3, r2
 8001e3a:	42b3      	cmp	r3, r6
 8001e3c:	f040 81aa 	bne.w	8002194 <main+0x56c>
 8001e40:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8001e42:	2a03      	cmp	r2, #3
 8001e44:	f040 81a6 	bne.w	8002194 <main+0x56c>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001e48:	e9cd 5313 	strd	r5, r3, [sp, #76]	; 0x4c
 8001e4c:	9315      	str	r3, [sp, #84]	; 0x54
 8001e4e:	4b2e      	ldr	r3, [pc, #184]	; (8001f08 <main+0x2e0>)
 8001e50:	9312      	str	r3, [sp, #72]	; 0x48
    m_xpr.coeffRef(0,0) = s;
 8001e52:	f8c3 a000 	str.w	sl, [r3]
	G << (Dt*Dt)/2 , Dt , 1 ;
 8001e56:	a90c      	add	r1, sp, #48	; 0x30
 8001e58:	a812      	add	r0, sp, #72	; 0x48
 8001e5a:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8001e5e:	f7ff faf7 	bl	8001450 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
 8001e62:	a90e      	add	r1, sp, #56	; 0x38
 8001e64:	970e      	str	r7, [sp, #56]	; 0x38
 8001e66:	f7ff faf3 	bl	8001450 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
    finished();
 8001e6a:	a812      	add	r0, sp, #72	; 0x48
 8001e6c:	f7fe fec0 	bl	8000bf0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0>
  HAL_Init();
 8001e70:	f000 fd38 	bl	80028e4 <HAL_Init>
  SystemClock_Config();
 8001e74:	f7fe fee8 	bl	8000c48 <_Z18SystemClock_Configv>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e78:	e9cd 5512 	strd	r5, r5, [sp, #72]	; 0x48
 8001e7c:	e9cd 5514 	strd	r5, r5, [sp, #80]	; 0x50
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e80:	4c22      	ldr	r4, [pc, #136]	; (8001f0c <main+0x2e4>)
 8001e82:	9507      	str	r5, [sp, #28]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e84:	9516      	str	r5, [sp, #88]	; 0x58
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e86:	6b23      	ldr	r3, [r4, #48]	; 0x30
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001e88:	4821      	ldr	r0, [pc, #132]	; (8001f10 <main+0x2e8>)
  huart2.Init.BaudRate = 115200;
 8001e8a:	f8df b094 	ldr.w	fp, [pc, #148]	; 8001f20 <main+0x2f8>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e8e:	f043 0304 	orr.w	r3, r3, #4
 8001e92:	6323      	str	r3, [r4, #48]	; 0x30
 8001e94:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001e96:	f003 0304 	and.w	r3, r3, #4
 8001e9a:	9307      	str	r3, [sp, #28]
 8001e9c:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e9e:	9508      	str	r5, [sp, #32]
 8001ea0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001ea2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ea6:	6323      	str	r3, [r4, #48]	; 0x30
 8001ea8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eae:	9308      	str	r3, [sp, #32]
 8001eb0:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb2:	9509      	str	r5, [sp, #36]	; 0x24
 8001eb4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001eb6:	f043 0301 	orr.w	r3, r3, #1
 8001eba:	6323      	str	r3, [r4, #48]	; 0x30
 8001ebc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	9309      	str	r3, [sp, #36]	; 0x24
 8001ec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ec6:	950a      	str	r5, [sp, #40]	; 0x28
 8001ec8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001eca:	f043 0302 	orr.w	r3, r3, #2
 8001ece:	6323      	str	r3, [r4, #48]	; 0x30
 8001ed0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001ed2:	f003 0302 	and.w	r3, r3, #2
 8001ed6:	930a      	str	r3, [sp, #40]	; 0x28
 8001ed8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001eda:	e023      	b.n	8001f24 <main+0x2fc>
 8001edc:	200000d4 	.word	0x200000d4
 8001ee0:	200002c4 	.word	0x200002c4
 8001ee4:	200002d0 	.word	0x200002d0
 8001ee8:	20000234 	.word	0x20000234
 8001eec:	20000200 	.word	0x20000200
 8001ef0:	200001bc 	.word	0x200001bc
 8001ef4:	200000f8 	.word	0x200000f8
 8001ef8:	20000118 	.word	0x20000118
 8001efc:	20000294 	.word	0x20000294
 8001f00:	41200000 	.word	0x41200000
 8001f04:	20000108 	.word	0x20000108
 8001f08:	200001ac 	.word	0x200001ac
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40020000 	.word	0x40020000
 8001f14:	3a83126f 	.word	0x3a83126f
 8001f18:	350637bd 	.word	0x350637bd
 8001f1c:	3727c5ac 	.word	0x3727c5ac
 8001f20:	40004400 	.word	0x40004400
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f24:	950b      	str	r5, [sp, #44]	; 0x2c
 8001f26:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f28:	f043 0308 	orr.w	r3, r3, #8
 8001f2c:	6323      	str	r3, [r4, #48]	; 0x30
 8001f2e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f30:	f003 0308 	and.w	r3, r3, #8
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001f34:	462a      	mov	r2, r5
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f36:	930b      	str	r3, [sp, #44]	; 0x2c
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001f38:	2120      	movs	r1, #32
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001f3c:	f001 f85e 	bl	8002ffc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, Mot_dir_Pin|PLamp_Green_Pin|PLamp_Blue_Pin|PLamp_Yellow_Pin, GPIO_PIN_RESET);
 8001f40:	462a      	mov	r2, r5
 8001f42:	489f      	ldr	r0, [pc, #636]	; (80021c0 <main+0x598>)
 8001f44:	f24e 0104 	movw	r1, #57348	; 0xe004
 8001f48:	f001 f858 	bl	8002ffc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin|EXTI11_Stop_Pin;
 8001f4c:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8001f50:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f54:	489b      	ldr	r0, [pc, #620]	; (80021c4 <main+0x59c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f56:	9514      	str	r5, [sp, #80]	; 0x50
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f58:	a912      	add	r1, sp, #72	; 0x48
  GPIO_InitStruct.Pin = B1_Pin|EXTI11_Stop_Pin;
 8001f5a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  GPIO_InitStruct.Pin = LD2_Pin;
 8001f5e:	f04f 0800 	mov.w	r8, #0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f62:	f000 ff53 	bl	8002e0c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD2_Pin;
 8001f66:	f04f 0900 	mov.w	r9, #0
 8001f6a:	2220      	movs	r2, #32
 8001f6c:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001f6e:	4896      	ldr	r0, [pc, #600]	; (80021c8 <main+0x5a0>)
 8001f70:	a912      	add	r1, sp, #72	; 0x48
  GPIO_InitStruct.Pin = LD2_Pin;
 8001f72:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8001f76:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001f7a:	f000 ff47 	bl	8002e0c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Pwr_Sense_Pin;
 8001f7e:	2202      	movs	r2, #2
 8001f80:	2300      	movs	r3, #0
  HAL_GPIO_Init(Pwr_Sense_GPIO_Port, &GPIO_InitStruct);
 8001f82:	488f      	ldr	r0, [pc, #572]	; (80021c0 <main+0x598>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f84:	9514      	str	r5, [sp, #80]	; 0x50
  HAL_GPIO_Init(Pwr_Sense_GPIO_Port, &GPIO_InitStruct);
 8001f86:	a912      	add	r1, sp, #72	; 0x48
  GPIO_InitStruct.Pin = Pwr_Sense_Pin;
 8001f88:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  HAL_GPIO_Init(Pwr_Sense_GPIO_Port, &GPIO_InitStruct);
 8001f8c:	f000 ff3e 	bl	8002e0c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Mot_dir_Pin|PLamp_Green_Pin|PLamp_Blue_Pin|PLamp_Yellow_Pin;
 8001f90:	f24e 0204 	movw	r2, #57348	; 0xe004
 8001f94:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f96:	488a      	ldr	r0, [pc, #552]	; (80021c0 <main+0x598>)
 8001f98:	a912      	add	r1, sp, #72	; 0x48
  GPIO_InitStruct.Pin = Mot_dir_Pin|PLamp_Green_Pin|PLamp_Blue_Pin|PLamp_Yellow_Pin;
 8001f9a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8001f9e:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa2:	f000 ff33 	bl	8002e0c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = EXTI10_Emer_Pin;
 8001fa6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001faa:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  HAL_GPIO_Init(EXTI10_Emer_GPIO_Port, &GPIO_InitStruct);
 8001fae:	4885      	ldr	r0, [pc, #532]	; (80021c4 <main+0x59c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	9514      	str	r5, [sp, #80]	; 0x50
  HAL_GPIO_Init(EXTI10_Emer_GPIO_Port, &GPIO_InitStruct);
 8001fb2:	a912      	add	r1, sp, #72	; 0x48
  GPIO_InitStruct.Pin = EXTI10_Emer_Pin;
 8001fb4:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  HAL_GPIO_Init(EXTI10_Emer_GPIO_Port, &GPIO_InitStruct);
 8001fb8:	f000 ff28 	bl	8002e0c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Stop_Sense_Pin;
 8001fbc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001fc0:	2300      	movs	r3, #0
  HAL_GPIO_Init(Stop_Sense_GPIO_Port, &GPIO_InitStruct);
 8001fc2:	4880      	ldr	r0, [pc, #512]	; (80021c4 <main+0x59c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc4:	9514      	str	r5, [sp, #80]	; 0x50
  HAL_GPIO_Init(Stop_Sense_GPIO_Port, &GPIO_InitStruct);
 8001fc6:	a912      	add	r1, sp, #72	; 0x48
  GPIO_InitStruct.Pin = Stop_Sense_Pin;
 8001fc8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  HAL_GPIO_Init(Stop_Sense_GPIO_Port, &GPIO_InitStruct);
 8001fcc:	f000 ff1e 	bl	8002e0c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = EXTI2_SetZero_Pin;
 8001fd0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001fd4:	2204      	movs	r2, #4
  HAL_GPIO_Init(EXTI2_SetZero_GPIO_Port, &GPIO_InitStruct);
 8001fd6:	487d      	ldr	r0, [pc, #500]	; (80021cc <main+0x5a4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd8:	9514      	str	r5, [sp, #80]	; 0x50
  HAL_GPIO_Init(EXTI2_SetZero_GPIO_Port, &GPIO_InitStruct);
 8001fda:	a912      	add	r1, sp, #72	; 0x48
  GPIO_InitStruct.Pin = EXTI2_SetZero_Pin;
 8001fdc:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  HAL_GPIO_Init(EXTI2_SetZero_GPIO_Port, &GPIO_InitStruct);
 8001fe0:	f000 ff14 	bl	8002e0c <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001fe4:	462a      	mov	r2, r5
 8001fe6:	4629      	mov	r1, r5
 8001fe8:	2008      	movs	r0, #8
 8001fea:	f000 fccb 	bl	8002984 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001fee:	2008      	movs	r0, #8
 8001ff0:	f000 fd06 	bl	8002a00 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ff4:	462a      	mov	r2, r5
 8001ff6:	4629      	mov	r1, r5
 8001ff8:	2028      	movs	r0, #40	; 0x28
 8001ffa:	f000 fcc3 	bl	8002984 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ffe:	2028      	movs	r0, #40	; 0x28
 8002000:	f000 fcfe 	bl	8002a00 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8002004:	4872      	ldr	r0, [pc, #456]	; (80021d0 <main+0x5a8>)
  huart2.Init.BaudRate = 115200;
 8002006:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800200a:	e9c0 b300 	strd	fp, r3, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800200e:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002010:	e9c0 5502 	strd	r5, r5, [r0, #8]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002014:	e9c0 5506 	strd	r5, r5, [r0, #24]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002018:	6105      	str	r5, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800201a:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800201c:	f003 ff28 	bl	8005e70 <HAL_UART_Init>
 8002020:	4605      	mov	r5, r0
 8002022:	bb30      	cbnz	r0, 8002072 <main+0x44a>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002024:	9006      	str	r0, [sp, #24]
 8002026:	6b23      	ldr	r3, [r4, #48]	; 0x30
  hi2c1.Init.ClockSpeed = 400000;
 8002028:	f8df a1d0 	ldr.w	sl, [pc, #464]	; 80021fc <main+0x5d4>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800202c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002030:	6323      	str	r3, [r4, #48]	; 0x30
 8002032:	6b23      	ldr	r3, [r4, #48]	; 0x30
  hi2c1.Instance = I2C1;
 8002034:	4c67      	ldr	r4, [pc, #412]	; (80021d4 <main+0x5ac>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002036:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800203a:	4602      	mov	r2, r0
 800203c:	4601      	mov	r1, r0
  __HAL_RCC_DMA1_CLK_ENABLE();
 800203e:	9306      	str	r3, [sp, #24]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002040:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002042:	9b06      	ldr	r3, [sp, #24]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002044:	f000 fc9e 	bl	8002984 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002048:	2010      	movs	r0, #16
 800204a:	f000 fcd9 	bl	8002a00 <HAL_NVIC_EnableIRQ>
  hi2c1.Init.ClockSpeed = 400000;
 800204e:	4b62      	ldr	r3, [pc, #392]	; (80021d8 <main+0x5b0>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002050:	4620      	mov	r0, r4
  hi2c1.Init.ClockSpeed = 400000;
 8002052:	e9c4 a300 	strd	sl, r3, [r4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002056:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  hi2c1.Init.OwnAddress1 = 0;
 800205a:	e9c4 5502 	strd	r5, r5, [r4, #8]
  hi2c1.Init.OwnAddress2 = 0;
 800205e:	e9c4 5505 	strd	r5, r5, [r4, #20]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002062:	e9c4 5507 	strd	r5, r5, [r4, #28]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002066:	6123      	str	r3, [r4, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002068:	f001 fa2c 	bl	80034c4 <HAL_I2C_Init>
 800206c:	b118      	cbz	r0, 8002076 <main+0x44e>
 800206e:	b672      	cpsid	i
  while (1)
 8002070:	e7fe      	b.n	8002070 <main+0x448>
 8002072:	b672      	cpsid	i
 8002074:	e7fe      	b.n	8002074 <main+0x44c>
  htim11.Instance = TIM11;
 8002076:	4d59      	ldr	r5, [pc, #356]	; (80021dc <main+0x5b4>)
  htim11.Init.Prescaler = 99;
 8002078:	4b59      	ldr	r3, [pc, #356]	; (80021e0 <main+0x5b8>)
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800207a:	60a8      	str	r0, [r5, #8]
  htim11.Init.Prescaler = 99;
 800207c:	2763      	movs	r7, #99	; 0x63
 800207e:	e9c5 3700 	strd	r3, r7, [r5]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002082:	6128      	str	r0, [r5, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002084:	61a8      	str	r0, [r5, #24]
  htim11.Init.Period = 65535;
 8002086:	f64f 73ff 	movw	r3, #65535	; 0xffff
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800208a:	4628      	mov	r0, r5
  htim11.Init.Period = 65535;
 800208c:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800208e:	f002 ff79 	bl	8004f84 <HAL_TIM_Base_Init>
 8002092:	b9d0      	cbnz	r0, 80020ca <main+0x4a2>
  htim2.Instance = TIM2;
 8002094:	4e53      	ldr	r6, [pc, #332]	; (80021e4 <main+0x5bc>)
 8002096:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800209a:	e9cd 0012 	strd	r0, r0, [sp, #72]	; 0x48
 800209e:	e9cd 0014 	strd	r0, r0, [sp, #80]	; 0x50
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020a2:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  TIM_IC_InitTypeDef sConfigIC = {0};
 80020a6:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
 80020aa:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ae:	e9c6 7001 	strd	r7, r0, [r6, #4]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020b2:	6130      	str	r0, [r6, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020b4:	61b0      	str	r0, [r6, #24]
  htim2.Instance = TIM2;
 80020b6:	6033      	str	r3, [r6, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020b8:	4630      	mov	r0, r6
  htim2.Init.Period = 4294967295;
 80020ba:	f04f 33ff 	mov.w	r3, #4294967295
 80020be:	60f3      	str	r3, [r6, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020c0:	f002 ff60 	bl	8004f84 <HAL_TIM_Base_Init>
 80020c4:	b118      	cbz	r0, 80020ce <main+0x4a6>
 80020c6:	b672      	cpsid	i
  while (1)
 80020c8:	e7fe      	b.n	80020c8 <main+0x4a0>
 80020ca:	b672      	cpsid	i
 80020cc:	e7fe      	b.n	80020cc <main+0x4a4>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020d2:	a912      	add	r1, sp, #72	; 0x48
 80020d4:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020d6:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020d8:	f003 fc6e 	bl	80059b8 <HAL_TIM_ConfigClockSource>
 80020dc:	b108      	cbz	r0, 80020e2 <main+0x4ba>
 80020de:	b672      	cpsid	i
  while (1)
 80020e0:	e7fe      	b.n	80020e0 <main+0x4b8>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80020e2:	4630      	mov	r0, r6
 80020e4:	f003 f914 	bl	8005310 <HAL_TIM_IC_Init>
 80020e8:	b108      	cbz	r0, 80020ee <main+0x4c6>
 80020ea:	b672      	cpsid	i
  while (1)
 80020ec:	e7fe      	b.n	80020ec <main+0x4c4>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020ee:	a90c      	add	r1, sp, #48	; 0x30
 80020f0:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020f2:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020f6:	f003 fe7f 	bl	8005df8 <HAL_TIMEx_MasterConfigSynchronization>
 80020fa:	4602      	mov	r2, r0
 80020fc:	b108      	cbz	r0, 8002102 <main+0x4da>
 80020fe:	b672      	cpsid	i
  while (1)
 8002100:	e7fe      	b.n	8002100 <main+0x4d8>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002102:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002106:	a90e      	add	r1, sp, #56	; 0x38
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002108:	f04f 0800 	mov.w	r8, #0
 800210c:	f04f 0901 	mov.w	r9, #1
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002110:	4630      	mov	r0, r6
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002112:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002116:	f003 fa73 	bl	8005600 <HAL_TIM_IC_ConfigChannel>
 800211a:	b108      	cbz	r0, 8002120 <main+0x4f8>
 800211c:	b672      	cpsid	i
  while (1)
 800211e:	e7fe      	b.n	800211e <main+0x4f6>
  htim4.Instance = TIM4;
 8002120:	4f31      	ldr	r7, [pc, #196]	; (80021e8 <main+0x5c0>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002122:	2300      	movs	r3, #0
 8002124:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
 8002128:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800212c:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002130:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
 8002134:	e9cd 3314 	strd	r3, r3, [sp, #80]	; 0x50
 8002138:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800213c:	e9c7 3301 	strd	r3, r3, [r7, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002140:	9318      	str	r3, [sp, #96]	; 0x60
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002142:	613b      	str	r3, [r7, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002144:	61bb      	str	r3, [r7, #24]
  htim4.Instance = TIM4;
 8002146:	4b29      	ldr	r3, [pc, #164]	; (80021ec <main+0x5c4>)
 8002148:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800214a:	4638      	mov	r0, r7
  htim4.Init.Period = 9999;
 800214c:	f242 730f 	movw	r3, #9999	; 0x270f
 8002150:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002152:	f002 ff17 	bl	8004f84 <HAL_TIM_Base_Init>
 8002156:	b108      	cbz	r0, 800215c <main+0x534>
 8002158:	b672      	cpsid	i
  while (1)
 800215a:	e7fe      	b.n	800215a <main+0x532>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800215c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002160:	a90e      	add	r1, sp, #56	; 0x38
 8002162:	4638      	mov	r0, r7
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002164:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002166:	f003 fc27 	bl	80059b8 <HAL_TIM_ConfigClockSource>
 800216a:	b108      	cbz	r0, 8002170 <main+0x548>
 800216c:	b672      	cpsid	i
  while (1)
 800216e:	e7fe      	b.n	800216e <main+0x546>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002170:	4638      	mov	r0, r7
 8002172:	f002 ffeb 	bl	800514c <HAL_TIM_PWM_Init>
 8002176:	b108      	cbz	r0, 800217c <main+0x554>
 8002178:	b672      	cpsid	i
  while (1)
 800217a:	e7fe      	b.n	800217a <main+0x552>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800217c:	2200      	movs	r2, #0
 800217e:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002180:	a90c      	add	r1, sp, #48	; 0x30
 8002182:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002184:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002188:	f003 fe36 	bl	8005df8 <HAL_TIMEx_MasterConfigSynchronization>
 800218c:	4602      	mov	r2, r0
 800218e:	b138      	cbz	r0, 80021a0 <main+0x578>
 8002190:	b672      	cpsid	i
  while (1)
 8002192:	e7fe      	b.n	8002192 <main+0x56a>
      eigen_assert(((m_row+m_currentBlockRows) == m_xpr.rows() || m_xpr.cols() == 0)
 8002194:	4b16      	ldr	r3, [pc, #88]	; (80021f0 <main+0x5c8>)
 8002196:	4a17      	ldr	r2, [pc, #92]	; (80021f4 <main+0x5cc>)
 8002198:	4817      	ldr	r0, [pc, #92]	; (80021f8 <main+0x5d0>)
 800219a:	217a      	movs	r1, #122	; 0x7a
 800219c:	f003 ff02 	bl	8005fa4 <__assert_func>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021a0:	9014      	str	r0, [sp, #80]	; 0x50
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021a2:	9016      	str	r0, [sp, #88]	; 0x58
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021a4:	f04f 0860 	mov.w	r8, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021a8:	a912      	add	r1, sp, #72	; 0x48
 80021aa:	4638      	mov	r0, r7
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021ac:	f04f 0900 	mov.w	r9, #0
 80021b0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021b4:	f003 fafa 	bl	80057ac <HAL_TIM_PWM_ConfigChannel>
 80021b8:	4680      	mov	r8, r0
 80021ba:	b308      	cbz	r0, 8002200 <main+0x5d8>
 80021bc:	b672      	cpsid	i
  while (1)
 80021be:	e7fe      	b.n	80021be <main+0x596>
 80021c0:	40020400 	.word	0x40020400
 80021c4:	40020800 	.word	0x40020800
 80021c8:	40020000 	.word	0x40020000
 80021cc:	40020c00 	.word	0x40020c00
 80021d0:	200004c4 	.word	0x200004c4
 80021d4:	20000398 	.word	0x20000398
 80021d8:	00061a80 	.word	0x00061a80
 80021dc:	200003ec 	.word	0x200003ec
 80021e0:	40014800 	.word	0x40014800
 80021e4:	20000434 	.word	0x20000434
 80021e8:	2000047c 	.word	0x2000047c
 80021ec:	40000800 	.word	0x40000800
 80021f0:	08007004 	.word	0x08007004
 80021f4:	080074c8 	.word	0x080074c8
 80021f8:	0800710c 	.word	0x0800710c
 80021fc:	40005400 	.word	0x40005400
  HAL_TIM_MspPostInit(&htim4);
 8002200:	4638      	mov	r0, r7
 8002202:	f000 fa11 	bl	8002628 <HAL_TIM_MspPostInit>
  	HAL_TIM_Base_Start_IT(&htim11); // micro timer
 8002206:	487b      	ldr	r0, [pc, #492]	; (80023f4 <main+0x7cc>)
	MeanTime =sum / (float)(CAPTURENUM-3);
 8002208:	ed9f 8a7b 	vldr	s16, [pc, #492]	; 80023f8 <main+0x7d0>
 800220c:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800243c <main+0x814>
 8002210:	f8df a22c 	ldr.w	sl, [pc, #556]	; 8002440 <main+0x818>
	  	              pwr_sense = HAL_GPIO_ReadPin(Pwr_Sense_GPIO_Port, Pwr_Sense_Pin);
 8002214:	f8df 922c 	ldr.w	r9, [pc, #556]	; 8002444 <main+0x81c>
  	HAL_TIM_Base_Start_IT(&htim11); // micro timer
 8002218:	f002 ff62 	bl	80050e0 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start(&htim2); // Speed
 800221c:	4877      	ldr	r0, [pc, #476]	; (80023fc <main+0x7d4>)
 800221e:	f002 ff2f 	bl	8005080 <HAL_TIM_Base_Start>
    HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*) &capturedata,
 8002222:	4a77      	ldr	r2, [pc, #476]	; (8002400 <main+0x7d8>)
 8002224:	4875      	ldr	r0, [pc, #468]	; (80023fc <main+0x7d4>)
 8002226:	2310      	movs	r3, #16
 8002228:	4641      	mov	r1, r8
 800222a:	f003 f8ef 	bl	800540c <HAL_TIM_IC_Start_DMA>
    HAL_TIM_Base_Start(&htim4);
 800222e:	4638      	mov	r0, r7
 8002230:	f002 ff26 	bl	8005080 <HAL_TIM_Base_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8002234:	4641      	mov	r1, r8
 8002236:	4638      	mov	r0, r7
 8002238:	f003 f806 	bl	8005248 <HAL_TIM_PWM_Start>
    HAL_Delay(100);
 800223c:	2064      	movs	r0, #100	; 0x64
 800223e:	f000 fb7d 	bl	800293c <HAL_Delay>
	HAL_I2C_Mem_Write(&hi2c1, ADDR_IOXT, 0x00, I2C_MEMADD_SIZE_8BIT, Setting,
 8002242:	4b70      	ldr	r3, [pc, #448]	; (8002404 <main+0x7dc>)
 8002244:	9300      	str	r3, [sp, #0]
 8002246:	2064      	movs	r0, #100	; 0x64
 8002248:	2316      	movs	r3, #22
 800224a:	e9cd 3001 	strd	r3, r0, [sp, #4]
 800224e:	4642      	mov	r2, r8
 8002250:	486d      	ldr	r0, [pc, #436]	; (8002408 <main+0x7e0>)
 8002252:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 8002448 <main+0x820>
 8002256:	2301      	movs	r3, #1
 8002258:	2140      	movs	r1, #64	; 0x40
 800225a:	f001 f9fb 	bl	8003654 <HAL_I2C_Mem_Write>
	  	  if (micros()-timeStampSR > 1000)      // don't use 1 millisec
 800225e:	4b6b      	ldr	r3, [pc, #428]	; (800240c <main+0x7e4>)
{return _micros + htim11.Instance->CNT;}
 8002260:	6828      	ldr	r0, [r5, #0]
	  	  if (micros()-timeStampSR > 1000)      // don't use 1 millisec
 8002262:	681a      	ldr	r2, [r3, #0]
{return _micros + htim11.Instance->CNT;}
 8002264:	6a43      	ldr	r3, [r0, #36]	; 0x24
	  	  if (micros()-timeStampSR > 1000)      // don't use 1 millisec
 8002266:	1a9b      	subs	r3, r3, r2
{return _micros + htim11.Instance->CNT;}
 8002268:	e9d8 2100 	ldrd	r2, r1, [r8]
	  	  if (micros()-timeStampSR > 1000)      // don't use 1 millisec
 800226c:	eb6c 0c0c 	sbc.w	ip, ip, ip
 8002270:	189b      	adds	r3, r3, r2
 8002272:	eb41 010c 	adc.w	r1, r1, ip
 8002276:	f240 3ce9 	movw	ip, #1001	; 0x3e9
 800227a:	4563      	cmp	r3, ip
 800227c:	f171 0300 	sbcs.w	r3, r1, #0
 8002280:	d26a      	bcs.n	8002358 <main+0x730>
	if(flag_absenc != 0 && hi2c1.State == HAL_I2C_STATE_READY){
 8002282:	f89b 3000 	ldrb.w	r3, [fp]
 8002286:	b11b      	cbz	r3, 8002290 <main+0x668>
 8002288:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800228c:	2a20      	cmp	r2, #32
 800228e:	d079      	beq.n	8002384 <main+0x75c>
	uint32_t CapPos =CAPTURENUM -  __HAL_DMA_GET_COUNTER(htim2.hdma[TIM_DMA_ID_CC1]);
 8002290:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002292:	485f      	ldr	r0, [pc, #380]	; (8002410 <main+0x7e8>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6859      	ldr	r1, [r3, #4]
	for(register int i=2 ;i < CAPTURENUM-1;i++)
 8002298:	f1c1 0213 	rsb	r2, r1, #19
 800229c:	f1c1 0120 	rsb	r1, r1, #32
	uint32_t sum = 0 ;
 80022a0:	2300      	movs	r3, #0
 80022a2:	9105      	str	r1, [sp, #20]
		DiffTime[i]  = capturedata[(CapPos+1+i)%CAPTURENUM]-capturedata[(CapPos+i)%CAPTURENUM];
 80022a4:	2100      	movs	r1, #0
 80022a6:	f102 3cff 	add.w	ip, r2, #4294967295
 80022aa:	6041      	str	r1, [r0, #4]
 80022ac:	f00c 0c0f 	and.w	ip, ip, #15
 80022b0:	4953      	ldr	r1, [pc, #332]	; (8002400 <main+0x7d8>)
 80022b2:	f851 e02c 	ldr.w	lr, [r1, ip, lsl #2]
 80022b6:	f002 0c0f 	and.w	ip, r2, #15
	for(register int i=2 ;i < CAPTURENUM-1;i++)
 80022ba:	3201      	adds	r2, #1
		DiffTime[i]  = capturedata[(CapPos+1+i)%CAPTURENUM]-capturedata[(CapPos+i)%CAPTURENUM];
 80022bc:	f851 c02c 	ldr.w	ip, [r1, ip, lsl #2]
	for(register int i=2 ;i < CAPTURENUM-1;i++)
 80022c0:	9905      	ldr	r1, [sp, #20]
		DiffTime[i]  = capturedata[(CapPos+1+i)%CAPTURENUM]-capturedata[(CapPos+i)%CAPTURENUM];
 80022c2:	ebac 0c0e 	sub.w	ip, ip, lr
	for(register int i=2 ;i < CAPTURENUM-1;i++)
 80022c6:	4291      	cmp	r1, r2
		DiffTime[i]  = capturedata[(CapPos+1+i)%CAPTURENUM]-capturedata[(CapPos+i)%CAPTURENUM];
 80022c8:	f8c0 c000 	str.w	ip, [r0]
		sum += DiffTime[i];
 80022cc:	4463      	add	r3, ip
 80022ce:	f100 0008 	add.w	r0, r0, #8
	for(register int i=2 ;i < CAPTURENUM-1;i++)
 80022d2:	d1e7      	bne.n	80022a4 <main+0x67c>
	MeanTime =sum / (float)(CAPTURENUM-3);
 80022d4:	ee07 3a90 	vmov	s15, r3
	RoundNum = (60000000.0 / MeanTime)/1024.0; // round per min detect by 1024 clk
 80022d8:	ed9f 6a4e 	vldr	s12, [pc, #312]	; 8002414 <main+0x7ec>
	MeanTime =sum / (float)(CAPTURENUM-3);
 80022dc:	4b4e      	ldr	r3, [pc, #312]	; (8002418 <main+0x7f0>)
{return _micros + htim11.Instance->CNT;}
 80022de:	6828      	ldr	r0, [r5, #0]
	  	 if(micros() - timestampPWM >= 500){
 80022e0:	f8da 2000 	ldr.w	r2, [sl]
	MeanTime =sum / (float)(CAPTURENUM-3);
 80022e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
	RoundNum = (60000000.0 / MeanTime)/1024.0; // round per min detect by 1024 clk
 80022e8:	ee86 7a27 	vdiv.f32	s14, s12, s15
	MeanTime =sum / (float)(CAPTURENUM-3);
 80022ec:	ee67 6a88 	vmul.f32	s13, s15, s16
 80022f0:	edc3 6a00 	vstr	s13, [r3]
	RoundNum = (60000000.0 / MeanTime)/1024.0; // round per min detect by 1024 clk
 80022f4:	4b49      	ldr	r3, [pc, #292]	; (800241c <main+0x7f4>)
 80022f6:	ed83 7a00 	vstr	s14, [r3]
{return _micros + htim11.Instance->CNT;}
 80022fa:	6a43      	ldr	r3, [r0, #36]	; 0x24
	  	 if(micros() - timestampPWM >= 500){
 80022fc:	1a9b      	subs	r3, r3, r2
{return _micros + htim11.Instance->CNT;}
 80022fe:	e9d8 2100 	ldrd	r2, r1, [r8]
	  	 if(micros() - timestampPWM >= 500){
 8002302:	eb6c 0c0c 	sbc.w	ip, ip, ip
 8002306:	189b      	adds	r3, r3, r2
 8002308:	eb41 010c 	adc.w	r1, r1, ip
 800230c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002310:	f171 0300 	sbcs.w	r3, r1, #0
 8002314:	d30f      	bcc.n	8002336 <main+0x70e>
{return _micros + htim11.Instance->CNT;}
 8002316:	6a43      	ldr	r3, [r0, #36]	; 0x24
	  	  		  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, PWMOut);
 8002318:	4941      	ldr	r1, [pc, #260]	; (8002420 <main+0x7f8>)
{return _micros + htim11.Instance->CNT;}
 800231a:	189b      	adds	r3, r3, r2
	  		  	  timestampPWM = micros(); // stamp
 800231c:	f8ca 3000 	str.w	r3, [sl]
	  	  		if (mot_dirctn == 0){
 8002320:	4b40      	ldr	r3, [pc, #256]	; (8002424 <main+0x7fc>)
	  	  		  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, PWMOut);
 8002322:	683a      	ldr	r2, [r7, #0]
	  	  		if (mot_dirctn == 0){
 8002324:	781b      	ldrb	r3, [r3, #0]
	  	  		  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, PWMOut);
 8002326:	8809      	ldrh	r1, [r1, #0]
 8002328:	6351      	str	r1, [r2, #52]	; 0x34
	  	  		if (mot_dirctn == 0){
 800232a:	bb2b      	cbnz	r3, 8002378 <main+0x750>
						HAL_GPIO_WritePin(Mot_dir_GPIO_Port, Mot_dir_Pin, GPIO_PIN_SET);
 800232c:	2201      	movs	r2, #1
 800232e:	2104      	movs	r1, #4
 8002330:	4648      	mov	r0, r9
 8002332:	f000 fe63 	bl	8002ffc <HAL_GPIO_WritePin>
	  	 if (grandState ==  work){
 8002336:	4b3c      	ldr	r3, [pc, #240]	; (8002428 <main+0x800>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d18f      	bne.n	800225e <main+0x636>
	  		 Unwrapping();
 800233e:	f7fe fe3f 	bl	8000fc0 <_Z10Unwrappingv>
	  		 Trajectory();
 8002342:	f7fe fcdd 	bl	8000d00 <_Z10Trajectoryv>
	  		 Kalmanfilter();
 8002346:	f7ff f9e5 	bl	8001714 <_Z12Kalmanfilterv>
	  		 PIDPosition();
 800234a:	f7fe feb9 	bl	80010c0 <_Z11PIDPositionv>
	  		 PIDVelocity();
 800234e:	f7fe ff23 	bl	8001198 <_Z11PIDVelocityv>
	  		 MotDrvCytron();
 8002352:	f7fe ff81 	bl	8001258 <_Z12MotDrvCytronv>
 8002356:	e782      	b.n	800225e <main+0x636>
{return _micros + htim11.Instance->CNT;}
 8002358:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800235a:	189b      	adds	r3, r3, r2
	  	              timeStampSR = micros();           //set new time stamp
 800235c:	4a2b      	ldr	r2, [pc, #172]	; (800240c <main+0x7e4>)
 800235e:	6013      	str	r3, [r2, #0]
	  	              GrandStatumix();
 8002360:	f7ff fba2 	bl	8001aa8 <_Z13GrandStatumixv>
	  	              flag_absenc = 1;
 8002364:	2301      	movs	r3, #1
	  	              pwr_sense = HAL_GPIO_ReadPin(Pwr_Sense_GPIO_Port, Pwr_Sense_Pin);
 8002366:	2102      	movs	r1, #2
 8002368:	4648      	mov	r0, r9
	  	              flag_absenc = 1;
 800236a:	f88b 3000 	strb.w	r3, [fp]
	  	              pwr_sense = HAL_GPIO_ReadPin(Pwr_Sense_GPIO_Port, Pwr_Sense_Pin);
 800236e:	f000 fe3f 	bl	8002ff0 <HAL_GPIO_ReadPin>
 8002372:	4b2e      	ldr	r3, [pc, #184]	; (800242c <main+0x804>)
 8002374:	7018      	strb	r0, [r3, #0]
 8002376:	e784      	b.n	8002282 <main+0x65a>
						HAL_GPIO_WritePin(Mot_dir_GPIO_Port, Mot_dir_Pin, GPIO_PIN_RESET);
 8002378:	2200      	movs	r2, #0
 800237a:	2104      	movs	r1, #4
 800237c:	4648      	mov	r0, r9
 800237e:	f000 fe3d 	bl	8002ffc <HAL_GPIO_WritePin>
 8002382:	e7d8      	b.n	8002336 <main+0x70e>
		switch(flag_absenc){
 8002384:	2b01      	cmp	r3, #1
 8002386:	d025      	beq.n	80023d4 <main+0x7ac>
 8002388:	2b02      	cmp	r3, #2
 800238a:	d181      	bne.n	8002290 <main+0x668>
			GrayCBitXI = (RawEnBitAB[1] << 8) | RawEnBitAB[0]; // GrayCBitx
 800238c:	4b28      	ldr	r3, [pc, #160]	; (8002430 <main+0x808>)
 800238e:	8819      	ldrh	r1, [r3, #0]
 8002390:	4b28      	ldr	r3, [pc, #160]	; (8002434 <main+0x80c>)
    binaryout = (grayx >> (numbit-1))&0x01;
 8002392:	2208      	movs	r2, #8
			GrayCBitXI = (RawEnBitAB[1] << 8) | RawEnBitAB[0]; // GrayCBitx
 8002394:	8019      	strh	r1, [r3, #0]
    binaryout = (grayx >> (numbit-1))&0x01;
 8002396:	f3c1 2340 	ubfx	r3, r1, #9, #1
        int cp2 = grayx >> (numbit-(i+1))&0x01; //
 800239a:	fa41 f002 	asr.w	r0, r1, r2
        int cp1 = binaryout&0x01 ;//>> (numbit-i)
 800239e:	f003 0c01 	and.w	ip, r3, #1
        int cp2 = grayx >> (numbit-(i+1))&0x01; //
 80023a2:	f000 0001 	and.w	r0, r0, #1
            {binaryout = (binaryout << 1) + 0; } //qd = 0;
 80023a6:	005b      	lsls	r3, r3, #1
        if (cp1 == cp2)
 80023a8:	4560      	cmp	r0, ip
            {binaryout = (binaryout << 1) + 1; } //qd = 1;
 80023aa:	bf18      	it	ne
 80023ac:	3301      	addne	r3, #1
    for (int i = 1; i < numbit ;i++){
 80023ae:	3a01      	subs	r2, #1
            {binaryout = (binaryout << 1) + 1; } //qd = 1;
 80023b0:	b29b      	uxth	r3, r3
    for (int i = 1; i < numbit ;i++){
 80023b2:	d2f2      	bcs.n	800239a <main+0x772>
			BinPosXI = GraytoBinario(GrayCBitXI, 10) + POSOFFSET;  //
 80023b4:	f46f 722c 	mvn.w	r2, #688	; 0x2b0
 80023b8:	4413      	add	r3, r2
 80023ba:	b29b      	uxth	r3, r3
			if (BinPosXI >= 1024){BinPosXI = BinPosXI % 1024;}
 80023bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023c0:	4a1d      	ldr	r2, [pc, #116]	; (8002438 <main+0x810>)
 80023c2:	bf28      	it	cs
 80023c4:	f3c3 0309 	ubfxcs	r3, r3, #0, #10
 80023c8:	8013      	strh	r3, [r2, #0]
			flag_absenc = 0;
 80023ca:	f04f 0300 	mov.w	r3, #0
 80023ce:	f88b 3000 	strb.w	r3, [fp]
}
 80023d2:	e75d      	b.n	8002290 <main+0x668>
			HAL_I2C_Mem_Read(&hi2c1, ADDR_IOXT, 0x12, I2C_MEMADD_SIZE_8BIT,
 80023d4:	4a16      	ldr	r2, [pc, #88]	; (8002430 <main+0x808>)
 80023d6:	9200      	str	r2, [sp, #0]
 80023d8:	2102      	movs	r1, #2
 80023da:	2264      	movs	r2, #100	; 0x64
 80023dc:	e9cd 1201 	strd	r1, r2, [sp, #4]
 80023e0:	4809      	ldr	r0, [pc, #36]	; (8002408 <main+0x7e0>)
 80023e2:	2212      	movs	r2, #18
 80023e4:	2140      	movs	r1, #64	; 0x40
 80023e6:	f001 fa29 	bl	800383c <HAL_I2C_Mem_Read>
			flag_absenc = 2;
 80023ea:	f04f 0302 	mov.w	r3, #2
 80023ee:	f88b 3000 	strb.w	r3, [fp]
		break;
 80023f2:	e74d      	b.n	8002290 <main+0x668>
 80023f4:	200003ec 	.word	0x200003ec
 80023f8:	3d9d89d9 	.word	0x3d9d89d9
 80023fc:	20000434 	.word	0x20000434
 8002400:	200002f4 	.word	0x200002f4
 8002404:	2000002c 	.word	0x2000002c
 8002408:	20000398 	.word	0x20000398
 800240c:	20000524 	.word	0x20000524
 8002410:	20000130 	.word	0x20000130
 8002414:	4939f76b 	.word	0x4939f76b
 8002418:	200001fc 	.word	0x200001fc
 800241c:	2000029c 	.word	0x2000029c
 8002420:	2000025c 	.word	0x2000025c
 8002424:	20000508 	.word	0x20000508
 8002428:	200002e0 	.word	0x200002e0
 800242c:	20000509 	.word	0x20000509
 8002430:	20000298 	.word	0x20000298
 8002434:	200001b8 	.word	0x200001b8
 8002438:	20000104 	.word	0x20000104
 800243c:	20000336 	.word	0x20000336
 8002440:	20000528 	.word	0x20000528
 8002444:	40020400 	.word	0x40020400
 8002448:	200002e8 	.word	0x200002e8

0800244c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800244c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800244e:	4b0d      	ldr	r3, [pc, #52]	; (8002484 <HAL_MspInit+0x38>)
 8002450:	2100      	movs	r1, #0
 8002452:	9100      	str	r1, [sp, #0]
 8002454:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002456:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800245a:	645a      	str	r2, [r3, #68]	; 0x44
 800245c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800245e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002462:	9200      	str	r2, [sp, #0]
 8002464:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002466:	9101      	str	r1, [sp, #4]
 8002468:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800246a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800246e:	641a      	str	r2, [r3, #64]	; 0x40
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002476:	9301      	str	r3, [sp, #4]
 8002478:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800247a:	2007      	movs	r0, #7
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800247c:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800247e:	f000 ba6f 	b.w	8002960 <HAL_NVIC_SetPriorityGrouping>
 8002482:	bf00      	nop
 8002484:	40023800 	.word	0x40023800

08002488 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002488:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 800248a:	4b20      	ldr	r3, [pc, #128]	; (800250c <HAL_I2C_MspInit+0x84>)
 800248c:	6802      	ldr	r2, [r0, #0]
{
 800248e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002490:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C1)
 8002492:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002494:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8002498:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800249c:	9406      	str	r4, [sp, #24]
  if(hi2c->Instance==I2C1)
 800249e:	d001      	beq.n	80024a4 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80024a0:	b009      	add	sp, #36	; 0x24
 80024a2:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a4:	4d1a      	ldr	r5, [pc, #104]	; (8002510 <HAL_I2C_MspInit+0x88>)
 80024a6:	9400      	str	r4, [sp, #0]
 80024a8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024aa:	481a      	ldr	r0, [pc, #104]	; (8002514 <HAL_I2C_MspInit+0x8c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ac:	f043 0302 	orr.w	r3, r3, #2
 80024b0:	632b      	str	r3, [r5, #48]	; 0x30
 80024b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80024b4:	f003 0302 	and.w	r3, r3, #2
 80024b8:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024ba:	f44f 7240 	mov.w	r2, #768	; 0x300
 80024be:	2312      	movs	r3, #18
 80024c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c4:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c6:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024ca:	2304      	movs	r3, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024cc:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024ce:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d0:	f000 fc9c 	bl	8002e0c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80024d4:	9401      	str	r4, [sp, #4]
 80024d6:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80024d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80024dc:	642b      	str	r3, [r5, #64]	; 0x40
 80024de:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80024e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80024e4:	4622      	mov	r2, r4
 80024e6:	4621      	mov	r1, r4
    __HAL_RCC_I2C1_CLK_ENABLE();
 80024e8:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80024ea:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 80024ec:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80024ee:	f000 fa49 	bl	8002984 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80024f2:	201f      	movs	r0, #31
 80024f4:	f000 fa84 	bl	8002a00 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80024f8:	4622      	mov	r2, r4
 80024fa:	4621      	mov	r1, r4
 80024fc:	2020      	movs	r0, #32
 80024fe:	f000 fa41 	bl	8002984 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002502:	2020      	movs	r0, #32
 8002504:	f000 fa7c 	bl	8002a00 <HAL_NVIC_EnableIRQ>
}
 8002508:	b009      	add	sp, #36	; 0x24
 800250a:	bd30      	pop	{r4, r5, pc}
 800250c:	40005400 	.word	0x40005400
 8002510:	40023800 	.word	0x40023800
 8002514:	40020400 	.word	0x40020400

08002518 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002518:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM2)
 800251a:	6803      	ldr	r3, [r0, #0]
{
 800251c:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800251e:	2400      	movs	r4, #0
  if(htim_base->Instance==TIM2)
 8002520:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002524:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8002528:	e9cd 4406 	strd	r4, r4, [sp, #24]
 800252c:	9408      	str	r4, [sp, #32]
  if(htim_base->Instance==TIM2)
 800252e:	d029      	beq.n	8002584 <HAL_TIM_Base_MspInit+0x6c>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8002530:	4a36      	ldr	r2, [pc, #216]	; (800260c <HAL_TIM_Base_MspInit+0xf4>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d004      	beq.n	8002540 <HAL_TIM_Base_MspInit+0x28>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM11)
 8002536:	4a36      	ldr	r2, [pc, #216]	; (8002610 <HAL_TIM_Base_MspInit+0xf8>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d00e      	beq.n	800255a <HAL_TIM_Base_MspInit+0x42>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800253c:	b00a      	add	sp, #40	; 0x28
 800253e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002540:	4b34      	ldr	r3, [pc, #208]	; (8002614 <HAL_TIM_Base_MspInit+0xfc>)
 8002542:	9402      	str	r4, [sp, #8]
 8002544:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002546:	f042 0204 	orr.w	r2, r2, #4
 800254a:	641a      	str	r2, [r3, #64]	; 0x40
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	f003 0304 	and.w	r3, r3, #4
 8002552:	9302      	str	r3, [sp, #8]
 8002554:	9b02      	ldr	r3, [sp, #8]
}
 8002556:	b00a      	add	sp, #40	; 0x28
 8002558:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM11_CLK_ENABLE();
 800255a:	4b2e      	ldr	r3, [pc, #184]	; (8002614 <HAL_TIM_Base_MspInit+0xfc>)
 800255c:	9403      	str	r4, [sp, #12]
 800255e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002560:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002564:	645a      	str	r2, [r3, #68]	; 0x44
 8002566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002568:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800256c:	4622      	mov	r2, r4
    __HAL_RCC_TIM11_CLK_ENABLE();
 800256e:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002570:	4621      	mov	r1, r4
 8002572:	201a      	movs	r0, #26
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002574:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002576:	f000 fa05 	bl	8002984 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800257a:	201a      	movs	r0, #26
 800257c:	f000 fa40 	bl	8002a00 <HAL_NVIC_EnableIRQ>
}
 8002580:	b00a      	add	sp, #40	; 0x28
 8002582:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002584:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8002588:	9400      	str	r4, [sp, #0]
 800258a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 800258c:	4e22      	ldr	r6, [pc, #136]	; (8002618 <HAL_TIM_Base_MspInit+0x100>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 800258e:	f042 0201 	orr.w	r2, r2, #1
 8002592:	641a      	str	r2, [r3, #64]	; 0x40
 8002594:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002596:	f002 0201 	and.w	r2, r2, #1
 800259a:	9200      	str	r2, [sp, #0]
 800259c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800259e:	9401      	str	r4, [sp, #4]
 80025a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025a2:	f042 0201 	orr.w	r2, r2, #1
 80025a6:	631a      	str	r2, [r3, #48]	; 0x30
 80025a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = TIM2_CH1_VINCp_Pin;
 80025b0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80025b4:	2302      	movs	r3, #2
 80025b6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80025ba:	4605      	mov	r5, r0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025bc:	2301      	movs	r3, #1
    HAL_GPIO_Init(TIM2_CH1_VINCp_GPIO_Port, &GPIO_InitStruct);
 80025be:	4817      	ldr	r0, [pc, #92]	; (800261c <HAL_TIM_Base_MspInit+0x104>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025c0:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(TIM2_CH1_VINCp_GPIO_Port, &GPIO_InitStruct);
 80025c2:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025c4:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(TIM2_CH1_VINCp_GPIO_Port, &GPIO_InitStruct);
 80025c6:	f000 fc21 	bl	8002e0c <HAL_GPIO_Init>
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 80025ca:	4a15      	ldr	r2, [pc, #84]	; (8002620 <HAL_TIM_Base_MspInit+0x108>)
 80025cc:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80025d0:	e9c6 2300 	strd	r2, r3, [r6]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80025d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80025d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025dc:	e9c6 2304 	strd	r2, r3, [r6, #16]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80025e0:	4630      	mov	r0, r6
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80025e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025e6:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80025ea:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80025ee:	e9c6 2306 	strd	r2, r3, [r6, #24]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025f2:	e9c6 4408 	strd	r4, r4, [r6, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80025f6:	f000 fa2b 	bl	8002a50 <HAL_DMA_Init>
 80025fa:	b918      	cbnz	r0, 8002604 <HAL_TIM_Base_MspInit+0xec>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80025fc:	626e      	str	r6, [r5, #36]	; 0x24
 80025fe:	63b5      	str	r5, [r6, #56]	; 0x38
}
 8002600:	b00a      	add	sp, #40	; 0x28
 8002602:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8002604:	f7fe fee4 	bl	80013d0 <Error_Handler>
 8002608:	e7f8      	b.n	80025fc <HAL_TIM_Base_MspInit+0xe4>
 800260a:	bf00      	nop
 800260c:	40000800 	.word	0x40000800
 8002610:	40014800 	.word	0x40014800
 8002614:	40023800 	.word	0x40023800
 8002618:	20000338 	.word	0x20000338
 800261c:	40020000 	.word	0x40020000
 8002620:	40026088 	.word	0x40026088
 8002624:	00000000 	.word	0x00000000

08002628 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002628:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM4)
 800262a:	4a15      	ldr	r2, [pc, #84]	; (8002680 <HAL_TIM_MspPostInit+0x58>)
 800262c:	6801      	ldr	r1, [r0, #0]
{
 800262e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002630:	2300      	movs	r3, #0
  if(htim->Instance==TIM4)
 8002632:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002634:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002638:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800263c:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM4)
 800263e:	d002      	beq.n	8002646 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002640:	b009      	add	sp, #36	; 0x24
 8002642:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002646:	f502 320c 	add.w	r2, r2, #143360	; 0x23000
 800264a:	9301      	str	r3, [sp, #4]
 800264c:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(TIM4_CH1_PWMMOT_GPIO_Port, &GPIO_InitStruct);
 800264e:	480d      	ldr	r0, [pc, #52]	; (8002684 <HAL_TIM_MspPostInit+0x5c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002650:	f043 0302 	orr.w	r3, r3, #2
 8002654:	6313      	str	r3, [r2, #48]	; 0x30
 8002656:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Pin = TIM4_CH1_PWMMOT_Pin;
 8002658:	ed9f 7b07 	vldr	d7, [pc, #28]	; 8002678 <HAL_TIM_MspPostInit+0x50>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800265c:	f003 0302 	and.w	r3, r3, #2
 8002660:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(TIM4_CH1_PWMMOT_GPIO_Port, &GPIO_InitStruct);
 8002662:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002664:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = TIM4_CH1_PWMMOT_Pin;
 8002666:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800266a:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800266c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(TIM4_CH1_PWMMOT_GPIO_Port, &GPIO_InitStruct);
 800266e:	f000 fbcd 	bl	8002e0c <HAL_GPIO_Init>
}
 8002672:	b009      	add	sp, #36	; 0x24
 8002674:	f85d fb04 	ldr.w	pc, [sp], #4
 8002678:	00000040 	.word	0x00000040
 800267c:	00000002 	.word	0x00000002
 8002680:	40000800 	.word	0x40000800
 8002684:	40020400 	.word	0x40020400

08002688 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002688:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 800268a:	4a1b      	ldr	r2, [pc, #108]	; (80026f8 <HAL_UART_MspInit+0x70>)
 800268c:	6801      	ldr	r1, [r0, #0]
{
 800268e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002690:	2300      	movs	r3, #0
  if(huart->Instance==USART2)
 8002692:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002694:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002698:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800269c:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART2)
 800269e:	d001      	beq.n	80026a4 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80026a0:	b008      	add	sp, #32
 80026a2:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80026a4:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 80026a8:	9300      	str	r3, [sp, #0]
 80026aa:	6c10      	ldr	r0, [r2, #64]	; 0x40
 80026ac:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80026b0:	6410      	str	r0, [r2, #64]	; 0x40
 80026b2:	6c10      	ldr	r0, [r2, #64]	; 0x40
 80026b4:	f400 3000 	and.w	r0, r0, #131072	; 0x20000
 80026b8:	9000      	str	r0, [sp, #0]
 80026ba:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026bc:	9301      	str	r3, [sp, #4]
 80026be:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026c0:	480e      	ldr	r0, [pc, #56]	; (80026fc <HAL_UART_MspInit+0x74>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c2:	f043 0301 	orr.w	r3, r3, #1
 80026c6:	6313      	str	r3, [r2, #48]	; 0x30
 80026c8:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80026ca:	ed9f 7b09 	vldr	d7, [pc, #36]	; 80026f0 <HAL_UART_MspInit+0x68>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026d4:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026d6:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80026da:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026de:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e2:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e4:	f000 fb92 	bl	8002e0c <HAL_GPIO_Init>
}
 80026e8:	b008      	add	sp, #32
 80026ea:	bd10      	pop	{r4, pc}
 80026ec:	f3af 8000 	nop.w
 80026f0:	0000000c 	.word	0x0000000c
 80026f4:	00000002 	.word	0x00000002
 80026f8:	40004400 	.word	0x40004400
 80026fc:	40020000 	.word	0x40020000

08002700 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002700:	e7fe      	b.n	8002700 <NMI_Handler>
 8002702:	bf00      	nop

08002704 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002704:	e7fe      	b.n	8002704 <HardFault_Handler>
 8002706:	bf00      	nop

08002708 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002708:	e7fe      	b.n	8002708 <MemManage_Handler>
 800270a:	bf00      	nop

0800270c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800270c:	e7fe      	b.n	800270c <BusFault_Handler>
 800270e:	bf00      	nop

08002710 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002710:	e7fe      	b.n	8002710 <UsageFault_Handler>
 8002712:	bf00      	nop

08002714 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop

08002718 <DebugMon_Handler>:
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop

0800271c <PendSV_Handler>:
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop

08002720 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002720:	f000 b8fa 	b.w	8002918 <HAL_IncTick>

08002724 <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI2_SetZero_Pin);
 8002724:	2004      	movs	r0, #4
 8002726:	f000 bc77 	b.w	8003018 <HAL_GPIO_EXTI_IRQHandler>
 800272a:	bf00      	nop

0800272c <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 800272c:	4801      	ldr	r0, [pc, #4]	; (8002734 <DMA1_Stream5_IRQHandler+0x8>)
 800272e:	f000 ba79 	b.w	8002c24 <HAL_DMA_IRQHandler>
 8002732:	bf00      	nop
 8002734:	20000338 	.word	0x20000338

08002738 <TIM1_TRG_COM_TIM11_IRQHandler>:
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002738:	4801      	ldr	r0, [pc, #4]	; (8002740 <TIM1_TRG_COM_TIM11_IRQHandler+0x8>)
 800273a:	f003 ba6f 	b.w	8005c1c <HAL_TIM_IRQHandler>
 800273e:	bf00      	nop
 8002740:	200003ec 	.word	0x200003ec

08002744 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002744:	4801      	ldr	r0, [pc, #4]	; (800274c <I2C1_EV_IRQHandler+0x8>)
 8002746:	f001 bbc9 	b.w	8003edc <HAL_I2C_EV_IRQHandler>
 800274a:	bf00      	nop
 800274c:	20000398 	.word	0x20000398

08002750 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002750:	4801      	ldr	r0, [pc, #4]	; (8002758 <I2C1_ER_IRQHandler+0x8>)
 8002752:	f002 b879 	b.w	8004848 <HAL_I2C_ER_IRQHandler>
 8002756:	bf00      	nop
 8002758:	20000398 	.word	0x20000398

0800275c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800275c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI10_Emer_Pin);
 800275e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002762:	f000 fc59 	bl	8003018 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EXTI11_Stop_Pin);
 8002766:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800276a:	f000 fc55 	bl	8003018 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800276e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002772:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002776:	f000 bc4f 	b.w	8003018 <HAL_GPIO_EXTI_IRQHandler>
 800277a:	bf00      	nop

0800277c <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 800277c:	2001      	movs	r0, #1
 800277e:	4770      	bx	lr

08002780 <_kill>:

int _kill(int pid, int sig)
{
 8002780:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002782:	f003 fc2d 	bl	8005fe0 <__errno>
 8002786:	2316      	movs	r3, #22
 8002788:	6003      	str	r3, [r0, #0]
	return -1;
}
 800278a:	f04f 30ff 	mov.w	r0, #4294967295
 800278e:	bd08      	pop	{r3, pc}

08002790 <_exit>:

void _exit (int status)
{
 8002790:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002792:	f003 fc25 	bl	8005fe0 <__errno>
 8002796:	2316      	movs	r3, #22
 8002798:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 800279a:	e7fe      	b.n	800279a <_exit+0xa>

0800279c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800279c:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800279e:	1e16      	subs	r6, r2, #0
 80027a0:	dd07      	ble.n	80027b2 <_read+0x16>
 80027a2:	460c      	mov	r4, r1
 80027a4:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80027a6:	f3af 8000 	nop.w
 80027aa:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ae:	42a5      	cmp	r5, r4
 80027b0:	d1f9      	bne.n	80027a6 <_read+0xa>
	}

return len;
}
 80027b2:	4630      	mov	r0, r6
 80027b4:	bd70      	pop	{r4, r5, r6, pc}
 80027b6:	bf00      	nop

080027b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027b8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ba:	1e16      	subs	r6, r2, #0
 80027bc:	dd07      	ble.n	80027ce <_write+0x16>
 80027be:	460c      	mov	r4, r1
 80027c0:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80027c2:	f814 0b01 	ldrb.w	r0, [r4], #1
 80027c6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ca:	42ac      	cmp	r4, r5
 80027cc:	d1f9      	bne.n	80027c2 <_write+0xa>
	}
	return len;
}
 80027ce:	4630      	mov	r0, r6
 80027d0:	bd70      	pop	{r4, r5, r6, pc}
 80027d2:	bf00      	nop

080027d4 <_close>:

int _close(int file)
{
	return -1;
}
 80027d4:	f04f 30ff 	mov.w	r0, #4294967295
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop

080027dc <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80027dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027e0:	604b      	str	r3, [r1, #4]
	return 0;
}
 80027e2:	2000      	movs	r0, #0
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop

080027e8 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80027e8:	2001      	movs	r0, #1
 80027ea:	4770      	bx	lr

080027ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80027ec:	2000      	movs	r0, #0
 80027ee:	4770      	bx	lr

080027f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027f0:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027f2:	4c0c      	ldr	r4, [pc, #48]	; (8002824 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027f4:	4b0c      	ldr	r3, [pc, #48]	; (8002828 <_sbrk+0x38>)
 80027f6:	490d      	ldr	r1, [pc, #52]	; (800282c <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 80027f8:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027fa:	1a59      	subs	r1, r3, r1
  if (NULL == __sbrk_heap_end)
 80027fc:	b12a      	cbz	r2, 800280a <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027fe:	4410      	add	r0, r2
 8002800:	4288      	cmp	r0, r1
 8002802:	d807      	bhi.n	8002814 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002804:	6020      	str	r0, [r4, #0]

  return (void *)prev_heap_end;
}
 8002806:	4610      	mov	r0, r2
 8002808:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800280a:	4a09      	ldr	r2, [pc, #36]	; (8002830 <_sbrk+0x40>)
 800280c:	6022      	str	r2, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800280e:	4410      	add	r0, r2
 8002810:	4288      	cmp	r0, r1
 8002812:	d9f7      	bls.n	8002804 <_sbrk+0x14>
    errno = ENOMEM;
 8002814:	f003 fbe4 	bl	8005fe0 <__errno>
 8002818:	230c      	movs	r3, #12
    return (void *)-1;
 800281a:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 800281e:	6003      	str	r3, [r0, #0]
}
 8002820:	4610      	mov	r0, r2
 8002822:	bd10      	pop	{r4, pc}
 8002824:	20000534 	.word	0x20000534
 8002828:	20020000 	.word	0x20020000
 800282c:	00000400 	.word	0x00000400
 8002830:	20000550 	.word	0x20000550

08002834 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002834:	4a03      	ldr	r2, [pc, #12]	; (8002844 <SystemInit+0x10>)
 8002836:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800283a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800283e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002842:	4770      	bx	lr
 8002844:	e000ed00 	.word	0xe000ed00

08002848 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002848:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002880 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800284c:	480d      	ldr	r0, [pc, #52]	; (8002884 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800284e:	490e      	ldr	r1, [pc, #56]	; (8002888 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002850:	4a0e      	ldr	r2, [pc, #56]	; (800288c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002852:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002854:	e002      	b.n	800285c <LoopCopyDataInit>

08002856 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002856:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002858:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800285a:	3304      	adds	r3, #4

0800285c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800285c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800285e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002860:	d3f9      	bcc.n	8002856 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002862:	4a0b      	ldr	r2, [pc, #44]	; (8002890 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002864:	4c0b      	ldr	r4, [pc, #44]	; (8002894 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002866:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002868:	e001      	b.n	800286e <LoopFillZerobss>

0800286a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800286a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800286c:	3204      	adds	r2, #4

0800286e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800286e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002870:	d3fb      	bcc.n	800286a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002872:	f7ff ffdf 	bl	8002834 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002876:	f003 fbcb 	bl	8006010 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800287a:	f7ff f9d5 	bl	8001c28 <main>
  bx  lr    
 800287e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002880:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002884:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002888:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 800288c:	08007634 	.word	0x08007634
  ldr r2, =_sbss
 8002890:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8002894:	2000054c 	.word	0x2000054c

08002898 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002898:	e7fe      	b.n	8002898 <ADC_IRQHandler>
	...

0800289c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800289c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800289e:	4a0e      	ldr	r2, [pc, #56]	; (80028d8 <HAL_InitTick+0x3c>)
 80028a0:	4b0e      	ldr	r3, [pc, #56]	; (80028dc <HAL_InitTick+0x40>)
 80028a2:	7812      	ldrb	r2, [r2, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
{
 80028a6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80028ac:	fbb0 f0f2 	udiv	r0, r0, r2
 80028b0:	fbb3 f0f0 	udiv	r0, r3, r0
 80028b4:	f000 f8b2 	bl	8002a1c <HAL_SYSTICK_Config>
 80028b8:	b908      	cbnz	r0, 80028be <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028ba:	2d0f      	cmp	r5, #15
 80028bc:	d901      	bls.n	80028c2 <HAL_InitTick+0x26>
    return HAL_ERROR;
 80028be:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80028c0:	bd38      	pop	{r3, r4, r5, pc}
 80028c2:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028c4:	4602      	mov	r2, r0
 80028c6:	4629      	mov	r1, r5
 80028c8:	f04f 30ff 	mov.w	r0, #4294967295
 80028cc:	f000 f85a 	bl	8002984 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028d0:	4b03      	ldr	r3, [pc, #12]	; (80028e0 <HAL_InitTick+0x44>)
 80028d2:	4620      	mov	r0, r4
 80028d4:	601d      	str	r5, [r3, #0]
}
 80028d6:	bd38      	pop	{r3, r4, r5, pc}
 80028d8:	2000004c 	.word	0x2000004c
 80028dc:	20000048 	.word	0x20000048
 80028e0:	20000050 	.word	0x20000050

080028e4 <HAL_Init>:
{
 80028e4:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028e6:	4b0b      	ldr	r3, [pc, #44]	; (8002914 <HAL_Init+0x30>)
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028ee:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80028f6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028fe:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002900:	2003      	movs	r0, #3
 8002902:	f000 f82d 	bl	8002960 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8002906:	2000      	movs	r0, #0
 8002908:	f7ff ffc8 	bl	800289c <HAL_InitTick>
  HAL_MspInit();
 800290c:	f7ff fd9e 	bl	800244c <HAL_MspInit>
}
 8002910:	2000      	movs	r0, #0
 8002912:	bd08      	pop	{r3, pc}
 8002914:	40023c00 	.word	0x40023c00

08002918 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002918:	4a03      	ldr	r2, [pc, #12]	; (8002928 <HAL_IncTick+0x10>)
 800291a:	4b04      	ldr	r3, [pc, #16]	; (800292c <HAL_IncTick+0x14>)
 800291c:	6811      	ldr	r1, [r2, #0]
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	440b      	add	r3, r1
 8002922:	6013      	str	r3, [r2, #0]
}
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	20000538 	.word	0x20000538
 800292c:	2000004c 	.word	0x2000004c

08002930 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002930:	4b01      	ldr	r3, [pc, #4]	; (8002938 <HAL_GetTick+0x8>)
 8002932:	6818      	ldr	r0, [r3, #0]
}
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	20000538 	.word	0x20000538

0800293c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800293c:	b538      	push	{r3, r4, r5, lr}
 800293e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002940:	f7ff fff6 	bl	8002930 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002944:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002946:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002948:	d002      	beq.n	8002950 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800294a:	4b04      	ldr	r3, [pc, #16]	; (800295c <HAL_Delay+0x20>)
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002950:	f7ff ffee 	bl	8002930 <HAL_GetTick>
 8002954:	1b43      	subs	r3, r0, r5
 8002956:	42a3      	cmp	r3, r4
 8002958:	d3fa      	bcc.n	8002950 <HAL_Delay+0x14>
  {
  }
}
 800295a:	bd38      	pop	{r3, r4, r5, pc}
 800295c:	2000004c 	.word	0x2000004c

08002960 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002960:	4907      	ldr	r1, [pc, #28]	; (8002980 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002962:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002964:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002966:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800296a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800296e:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002970:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002972:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002976:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800297a:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	e000ed00 	.word	0xe000ed00

08002984 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002984:	4b1c      	ldr	r3, [pc, #112]	; (80029f8 <HAL_NVIC_SetPriority+0x74>)
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800298c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800298e:	f1c3 0e07 	rsb	lr, r3, #7
 8002992:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002996:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800299a:	bf28      	it	cs
 800299c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029a0:	f1bc 0f06 	cmp.w	ip, #6
 80029a4:	d91b      	bls.n	80029de <HAL_NVIC_SetPriority+0x5a>
 80029a6:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029a8:	f04f 3cff 	mov.w	ip, #4294967295
 80029ac:	fa0c fc03 	lsl.w	ip, ip, r3
 80029b0:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b4:	f04f 3cff 	mov.w	ip, #4294967295
 80029b8:	fa0c fc0e 	lsl.w	ip, ip, lr
 80029bc:	ea21 010c 	bic.w	r1, r1, ip
 80029c0:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80029c2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029c4:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80029c8:	db0c      	blt.n	80029e4 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ca:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80029ce:	0109      	lsls	r1, r1, #4
 80029d0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80029d4:	b2c9      	uxtb	r1, r1
 80029d6:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80029da:	f85d fb04 	ldr.w	pc, [sp], #4
 80029de:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029e0:	4613      	mov	r3, r2
 80029e2:	e7e7      	b.n	80029b4 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e4:	4b05      	ldr	r3, [pc, #20]	; (80029fc <HAL_NVIC_SetPriority+0x78>)
 80029e6:	f000 000f 	and.w	r0, r0, #15
 80029ea:	0109      	lsls	r1, r1, #4
 80029ec:	4403      	add	r3, r0
 80029ee:	b2c9      	uxtb	r1, r1
 80029f0:	7619      	strb	r1, [r3, #24]
 80029f2:	f85d fb04 	ldr.w	pc, [sp], #4
 80029f6:	bf00      	nop
 80029f8:	e000ed00 	.word	0xe000ed00
 80029fc:	e000ecfc 	.word	0xe000ecfc

08002a00 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002a00:	2800      	cmp	r0, #0
 8002a02:	db08      	blt.n	8002a16 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a04:	0941      	lsrs	r1, r0, #5
 8002a06:	4a04      	ldr	r2, [pc, #16]	; (8002a18 <HAL_NVIC_EnableIRQ+0x18>)
 8002a08:	f000 001f 	and.w	r0, r0, #31
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	fa03 f000 	lsl.w	r0, r3, r0
 8002a12:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002a16:	4770      	bx	lr
 8002a18:	e000e100 	.word	0xe000e100

08002a1c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a1c:	3801      	subs	r0, #1
 8002a1e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002a22:	d210      	bcs.n	8002a46 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a24:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a26:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a2a:	4c08      	ldr	r4, [pc, #32]	; (8002a4c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a2c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a2e:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8002a32:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a36:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a38:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a3a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a3c:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 8002a3e:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a42:	6119      	str	r1, [r3, #16]
 8002a44:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002a46:	2001      	movs	r0, #1
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	e000ed00 	.word	0xe000ed00

08002a50 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a50:	b538      	push	{r3, r4, r5, lr}
 8002a52:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8002a54:	f7ff ff6c 	bl	8002930 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a58:	2c00      	cmp	r4, #0
 8002a5a:	d052      	beq.n	8002b02 <HAL_DMA_Init+0xb2>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a5c:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8002a5e:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a60:	2102      	movs	r1, #2
 8002a62:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 8002a66:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	f022 0201 	bic.w	r2, r2, #1
 8002a70:	4605      	mov	r5, r0
 8002a72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a74:	e005      	b.n	8002a82 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a76:	f7ff ff5b 	bl	8002930 <HAL_GetTick>
 8002a7a:	1b43      	subs	r3, r0, r5
 8002a7c:	2b05      	cmp	r3, #5
 8002a7e:	d839      	bhi.n	8002af4 <HAL_DMA_Init+0xa4>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a80:	6823      	ldr	r3, [r4, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	07d1      	lsls	r1, r2, #31
 8002a86:	d4f6      	bmi.n	8002a76 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a88:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8002a8c:	68e1      	ldr	r1, [r4, #12]
 8002a8e:	4302      	orrs	r2, r0
 8002a90:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a92:	e9d4 5104 	ldrd	r5, r1, [r4, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a96:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a98:	432a      	orrs	r2, r5
 8002a9a:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a9c:	69e1      	ldr	r1, [r4, #28]
  tmp = hdma->Instance->CR;
 8002a9e:	681d      	ldr	r5, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aa0:	4302      	orrs	r2, r0
 8002aa2:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002aa4:	4933      	ldr	r1, [pc, #204]	; (8002b74 <HAL_DMA_Init+0x124>)
 8002aa6:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8002aa8:	6a25      	ldr	r5, [r4, #32]
 8002aaa:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aac:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002aae:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002ab0:	2904      	cmp	r1, #4
 8002ab2:	d028      	beq.n	8002b06 <HAL_DMA_Init+0xb6>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ab4:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ab6:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ab8:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002abc:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002abe:	b2d8      	uxtb	r0, r3
 8002ac0:	4a2d      	ldr	r2, [pc, #180]	; (8002b78 <HAL_DMA_Init+0x128>)
  hdma->Instance->FCR = tmp;
 8002ac2:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ac4:	3810      	subs	r0, #16
 8002ac6:	fba2 5200 	umull	r5, r2, r2, r0
 8002aca:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002acc:	492b      	ldr	r1, [pc, #172]	; (8002b7c <HAL_DMA_Init+0x12c>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ace:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ad2:	5c89      	ldrb	r1, [r1, r2]
 8002ad4:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ad6:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 8002ada:	285f      	cmp	r0, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002adc:	bf88      	it	hi
 8002ade:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ae0:	223f      	movs	r2, #63	; 0x3f
 8002ae2:	408a      	lsls	r2, r1
 8002ae4:	65a3      	str	r3, [r4, #88]	; 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ae6:	2000      	movs	r0, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ae8:	609a      	str	r2, [r3, #8]
  hdma->State = HAL_DMA_STATE_READY;
 8002aea:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002aec:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002aee:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8002af2:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002af6:	2220      	movs	r2, #32
 8002af8:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002afa:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 8002afe:	4618      	mov	r0, r3
}
 8002b00:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8002b02:	2001      	movs	r0, #1
}
 8002b04:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b06:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	; 0x2c
 8002b0a:	4329      	orrs	r1, r5
 8002b0c:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 8002b0e:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8002b10:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8002b12:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b14:	f021 0107 	bic.w	r1, r1, #7
 8002b18:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 8002b1a:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b1e:	2d00      	cmp	r5, #0
 8002b20:	d0cd      	beq.n	8002abe <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b22:	b178      	cbz	r0, 8002b44 <HAL_DMA_Init+0xf4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b24:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8002b28:	d016      	beq.n	8002b58 <HAL_DMA_Init+0x108>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b2a:	2a02      	cmp	r2, #2
 8002b2c:	d903      	bls.n	8002b36 <HAL_DMA_Init+0xe6>
 8002b2e:	2a03      	cmp	r2, #3
 8002b30:	d1c5      	bne.n	8002abe <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b32:	01ea      	lsls	r2, r5, #7
 8002b34:	d5c3      	bpl.n	8002abe <HAL_DMA_Init+0x6e>
        hdma->State = HAL_DMA_STATE_READY;
 8002b36:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b38:	2240      	movs	r2, #64	; 0x40
 8002b3a:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002b3c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8002b40:	4618      	mov	r0, r3
}
 8002b42:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 8002b44:	2a01      	cmp	r2, #1
 8002b46:	d003      	beq.n	8002b50 <HAL_DMA_Init+0x100>
 8002b48:	f032 0202 	bics.w	r2, r2, #2
 8002b4c:	d1b7      	bne.n	8002abe <HAL_DMA_Init+0x6e>
 8002b4e:	e7f0      	b.n	8002b32 <HAL_DMA_Init+0xe2>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b50:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8002b54:	d1b3      	bne.n	8002abe <HAL_DMA_Init+0x6e>
 8002b56:	e7ee      	b.n	8002b36 <HAL_DMA_Init+0xe6>
    switch (tmp)
 8002b58:	2a03      	cmp	r2, #3
 8002b5a:	d8b0      	bhi.n	8002abe <HAL_DMA_Init+0x6e>
 8002b5c:	a001      	add	r0, pc, #4	; (adr r0, 8002b64 <HAL_DMA_Init+0x114>)
 8002b5e:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8002b62:	bf00      	nop
 8002b64:	08002b37 	.word	0x08002b37
 8002b68:	08002b33 	.word	0x08002b33
 8002b6c:	08002b37 	.word	0x08002b37
 8002b70:	08002b51 	.word	0x08002b51
 8002b74:	f010803f 	.word	0xf010803f
 8002b78:	aaaaaaab 	.word	0xaaaaaaab
 8002b7c:	08007548 	.word	0x08007548

08002b80 <HAL_DMA_Start_IT>:
{
 8002b80:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 8002b82:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b86:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8002b88:	2c01      	cmp	r4, #1
 8002b8a:	d035      	beq.n	8002bf8 <HAL_DMA_Start_IT+0x78>
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b8c:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  __HAL_LOCK(hdma);
 8002b90:	f04f 0c01 	mov.w	ip, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b94:	4564      	cmp	r4, ip
  __HAL_LOCK(hdma);
 8002b96:	f880 c034 	strb.w	ip, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b9a:	d005      	beq.n	8002ba8 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
}
 8002ba2:	bc70      	pop	{r4, r5, r6}
    status = HAL_BUSY;
 8002ba4:	2002      	movs	r0, #2
}
 8002ba6:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ba8:	2602      	movs	r6, #2
 8002baa:	f880 6035 	strb.w	r6, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002bae:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bb0:	2600      	movs	r6, #0
 8002bb2:	6546      	str	r6, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002bb4:	6826      	ldr	r6, [r4, #0]
 8002bb6:	f426 2680 	bic.w	r6, r6, #262144	; 0x40000
 8002bba:	6026      	str	r6, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8002bbc:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bbe:	6883      	ldr	r3, [r0, #8]
 8002bc0:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8002bc2:	bf0e      	itee	eq
 8002bc4:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8002bc6:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8002bc8:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bca:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8002bcc:	bf08      	it	eq
 8002bce:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bd0:	233f      	movs	r3, #63	; 0x3f
 8002bd2:	4093      	lsls	r3, r2
 8002bd4:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bd6:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002bd8:	6c02      	ldr	r2, [r0, #64]	; 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bda:	f043 0316 	orr.w	r3, r3, #22
 8002bde:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002be0:	b11a      	cbz	r2, 8002bea <HAL_DMA_Start_IT+0x6a>
      hdma->Instance->CR  |= DMA_IT_HT;
 8002be2:	6823      	ldr	r3, [r4, #0]
 8002be4:	f043 0308 	orr.w	r3, r3, #8
 8002be8:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002bea:	6823      	ldr	r3, [r4, #0]
 8002bec:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8002bf0:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8002bf2:	6023      	str	r3, [r4, #0]
}
 8002bf4:	bc70      	pop	{r4, r5, r6}
 8002bf6:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8002bf8:	2002      	movs	r0, #2
}
 8002bfa:	bc70      	pop	{r4, r5, r6}
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop

08002c00 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c00:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d003      	beq.n	8002c10 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c08:	2380      	movs	r3, #128	; 0x80
 8002c0a:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8002c0c:	2001      	movs	r0, #1
 8002c0e:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8002c10:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c12:	2305      	movs	r3, #5
 8002c14:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8002c18:	6813      	ldr	r3, [r2, #0]
 8002c1a:	f023 0301 	bic.w	r3, r3, #1
  return HAL_OK;
 8002c1e:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8002c20:	6013      	str	r3, [r2, #0]
}
 8002c22:	4770      	bx	lr

08002c24 <HAL_DMA_IRQHandler>:
{
 8002c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c28:	b082      	sub	sp, #8
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c2a:	4a74      	ldr	r2, [pc, #464]	; (8002dfc <HAL_DMA_IRQHandler+0x1d8>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c2c:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c2e:	6815      	ldr	r5, [r2, #0]
  __IO uint32_t count = 0U;
 8002c30:	2300      	movs	r3, #0
 8002c32:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c34:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8002c36:	6834      	ldr	r4, [r6, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c38:	2208      	movs	r2, #8
 8002c3a:	409a      	lsls	r2, r3
 8002c3c:	4222      	tst	r2, r4
{
 8002c3e:	4680      	mov	r8, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c40:	d004      	beq.n	8002c4c <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c42:	6801      	ldr	r1, [r0, #0]
 8002c44:	680f      	ldr	r7, [r1, #0]
 8002c46:	0778      	lsls	r0, r7, #29
 8002c48:	f100 808a 	bmi.w	8002d60 <HAL_DMA_IRQHandler+0x13c>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	409a      	lsls	r2, r3
 8002c50:	4222      	tst	r2, r4
 8002c52:	d004      	beq.n	8002c5e <HAL_DMA_IRQHandler+0x3a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c54:	f8d8 1000 	ldr.w	r1, [r8]
 8002c58:	6949      	ldr	r1, [r1, #20]
 8002c5a:	0609      	lsls	r1, r1, #24
 8002c5c:	d478      	bmi.n	8002d50 <HAL_DMA_IRQHandler+0x12c>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c5e:	2204      	movs	r2, #4
 8002c60:	409a      	lsls	r2, r3
 8002c62:	4222      	tst	r2, r4
 8002c64:	d004      	beq.n	8002c70 <HAL_DMA_IRQHandler+0x4c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c66:	f8d8 1000 	ldr.w	r1, [r8]
 8002c6a:	6809      	ldr	r1, [r1, #0]
 8002c6c:	078f      	lsls	r7, r1, #30
 8002c6e:	d467      	bmi.n	8002d40 <HAL_DMA_IRQHandler+0x11c>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c70:	2210      	movs	r2, #16
 8002c72:	409a      	lsls	r2, r3
 8002c74:	4222      	tst	r2, r4
 8002c76:	d004      	beq.n	8002c82 <HAL_DMA_IRQHandler+0x5e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c78:	f8d8 1000 	ldr.w	r1, [r8]
 8002c7c:	680f      	ldr	r7, [r1, #0]
 8002c7e:	0738      	lsls	r0, r7, #28
 8002c80:	d449      	bmi.n	8002d16 <HAL_DMA_IRQHandler+0xf2>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c82:	2220      	movs	r2, #32
 8002c84:	409a      	lsls	r2, r3
 8002c86:	4222      	tst	r2, r4
 8002c88:	d017      	beq.n	8002cba <HAL_DMA_IRQHandler+0x96>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c8a:	f8d8 1000 	ldr.w	r1, [r8]
 8002c8e:	680c      	ldr	r4, [r1, #0]
 8002c90:	06e0      	lsls	r0, r4, #27
 8002c92:	d512      	bpl.n	8002cba <HAL_DMA_IRQHandler+0x96>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c94:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c96:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 8002c9a:	2a05      	cmp	r2, #5
 8002c9c:	d073      	beq.n	8002d86 <HAL_DMA_IRQHandler+0x162>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c9e:	680b      	ldr	r3, [r1, #0]
 8002ca0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ca4:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ca6:	f000 8090 	beq.w	8002dca <HAL_DMA_IRQHandler+0x1a6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002caa:	0319      	lsls	r1, r3, #12
 8002cac:	f140 809b 	bpl.w	8002de6 <HAL_DMA_IRQHandler+0x1c2>
        if(hdma->XferCpltCallback != NULL)
 8002cb0:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 8002cb4:	b10b      	cbz	r3, 8002cba <HAL_DMA_IRQHandler+0x96>
          hdma->XferCpltCallback(hdma);
 8002cb6:	4640      	mov	r0, r8
 8002cb8:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cba:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8002cbe:	b33b      	cbz	r3, 8002d10 <HAL_DMA_IRQHandler+0xec>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002cc0:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8002cc4:	07da      	lsls	r2, r3, #31
 8002cc6:	d51b      	bpl.n	8002d00 <HAL_DMA_IRQHandler+0xdc>
      __HAL_DMA_DISABLE(hdma);
 8002cc8:	f8d8 2000 	ldr.w	r2, [r8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ccc:	494c      	ldr	r1, [pc, #304]	; (8002e00 <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cce:	2305      	movs	r3, #5
 8002cd0:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8002cd4:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002cd6:	fba1 1505 	umull	r1, r5, r1, r5
      __HAL_DMA_DISABLE(hdma);
 8002cda:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8002cde:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 8002ce0:	6013      	str	r3, [r2, #0]
 8002ce2:	e002      	b.n	8002cea <HAL_DMA_IRQHandler+0xc6>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ce4:	6813      	ldr	r3, [r2, #0]
 8002ce6:	07db      	lsls	r3, r3, #31
 8002ce8:	d504      	bpl.n	8002cf4 <HAL_DMA_IRQHandler+0xd0>
        if (++count > timeout)
 8002cea:	9b01      	ldr	r3, [sp, #4]
 8002cec:	3301      	adds	r3, #1
 8002cee:	42ab      	cmp	r3, r5
 8002cf0:	9301      	str	r3, [sp, #4]
 8002cf2:	d9f7      	bls.n	8002ce4 <HAL_DMA_IRQHandler+0xc0>
      hdma->State = HAL_DMA_STATE_READY;
 8002cf4:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8002cf6:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 8002cf8:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8002cfc:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8002d00:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8002d04:	b123      	cbz	r3, 8002d10 <HAL_DMA_IRQHandler+0xec>
      hdma->XferErrorCallback(hdma);
 8002d06:	4640      	mov	r0, r8
}
 8002d08:	b002      	add	sp, #8
 8002d0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 8002d0e:	4718      	bx	r3
}
 8002d10:	b002      	add	sp, #8
 8002d12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d16:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d18:	680a      	ldr	r2, [r1, #0]
 8002d1a:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d1e:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d20:	d12a      	bne.n	8002d78 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d22:	05d7      	lsls	r7, r2, #23
 8002d24:	d403      	bmi.n	8002d2e <HAL_DMA_IRQHandler+0x10a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d26:	680a      	ldr	r2, [r1, #0]
 8002d28:	f022 0208 	bic.w	r2, r2, #8
 8002d2c:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8002d2e:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 8002d32:	2a00      	cmp	r2, #0
 8002d34:	d0a5      	beq.n	8002c82 <HAL_DMA_IRQHandler+0x5e>
          hdma->XferHalfCpltCallback(hdma);
 8002d36:	4640      	mov	r0, r8
 8002d38:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d3a:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 8002d3e:	e7a0      	b.n	8002c82 <HAL_DMA_IRQHandler+0x5e>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d40:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d42:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8002d46:	f042 0204 	orr.w	r2, r2, #4
 8002d4a:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8002d4e:	e78f      	b.n	8002c70 <HAL_DMA_IRQHandler+0x4c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d50:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d52:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8002d56:	f042 0202 	orr.w	r2, r2, #2
 8002d5a:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8002d5e:	e77e      	b.n	8002c5e <HAL_DMA_IRQHandler+0x3a>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d60:	680f      	ldr	r7, [r1, #0]
 8002d62:	f027 0704 	bic.w	r7, r7, #4
 8002d66:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d68:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d6a:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8002d6e:	f042 0201 	orr.w	r2, r2, #1
 8002d72:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8002d76:	e769      	b.n	8002c4c <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d78:	0312      	lsls	r2, r2, #12
 8002d7a:	d5d8      	bpl.n	8002d2e <HAL_DMA_IRQHandler+0x10a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d7c:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8002d80:	2a00      	cmp	r2, #0
 8002d82:	d1d8      	bne.n	8002d36 <HAL_DMA_IRQHandler+0x112>
 8002d84:	e77d      	b.n	8002c82 <HAL_DMA_IRQHandler+0x5e>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d86:	680a      	ldr	r2, [r1, #0]
 8002d88:	f022 0216 	bic.w	r2, r2, #22
 8002d8c:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d8e:	694a      	ldr	r2, [r1, #20]
 8002d90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d94:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d96:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 8002d9a:	b352      	cbz	r2, 8002df2 <HAL_DMA_IRQHandler+0x1ce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d9c:	680a      	ldr	r2, [r1, #0]
 8002d9e:	f022 0208 	bic.w	r2, r2, #8
 8002da2:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002da4:	223f      	movs	r2, #63	; 0x3f
 8002da6:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8002daa:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dae:	60b3      	str	r3, [r6, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8002db0:	2201      	movs	r2, #1
        __HAL_UNLOCK(hdma);
 8002db2:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_READY;
 8002db4:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8002db8:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8002dbc:	2900      	cmp	r1, #0
 8002dbe:	d0a7      	beq.n	8002d10 <HAL_DMA_IRQHandler+0xec>
          hdma->XferAbortCallback(hdma);
 8002dc0:	4640      	mov	r0, r8
}
 8002dc2:	b002      	add	sp, #8
 8002dc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferAbortCallback(hdma);
 8002dc8:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002dca:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8002dce:	f47f af6f 	bne.w	8002cb0 <HAL_DMA_IRQHandler+0x8c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002dd2:	680a      	ldr	r2, [r1, #0]
 8002dd4:	f022 0210 	bic.w	r2, r2, #16
 8002dd8:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8002de0:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
 8002de4:	e764      	b.n	8002cb0 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1CpltCallback != NULL)
 8002de6:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f47f af63 	bne.w	8002cb6 <HAL_DMA_IRQHandler+0x92>
 8002df0:	e763      	b.n	8002cba <HAL_DMA_IRQHandler+0x96>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002df2:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8002df6:	2a00      	cmp	r2, #0
 8002df8:	d1d0      	bne.n	8002d9c <HAL_DMA_IRQHandler+0x178>
 8002dfa:	e7d3      	b.n	8002da4 <HAL_DMA_IRQHandler+0x180>
 8002dfc:	20000048 	.word	0x20000048
 8002e00:	1b4e81b5 	.word	0x1b4e81b5

08002e04 <HAL_DMA_GetState>:
  return hdma->State;
 8002e04:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop

08002e0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e10:	2200      	movs	r2, #0
 8002e12:	680c      	ldr	r4, [r1, #0]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e14:	4e70      	ldr	r6, [pc, #448]	; (8002fd8 <HAL_GPIO_Init+0x1cc>)
{
 8002e16:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e18:	4613      	mov	r3, r2
    ioposition = 0x01U << position;
 8002e1a:	f04f 0a01 	mov.w	sl, #1
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e1e:	4689      	mov	r9, r1
 8002e20:	e004      	b.n	8002e2c <HAL_GPIO_Init+0x20>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e22:	3301      	adds	r3, #1
 8002e24:	2b10      	cmp	r3, #16
 8002e26:	f102 0202 	add.w	r2, r2, #2
 8002e2a:	d078      	beq.n	8002f1e <HAL_GPIO_Init+0x112>
    ioposition = 0x01U << position;
 8002e2c:	fa0a f103 	lsl.w	r1, sl, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e30:	ea01 0b04 	and.w	fp, r1, r4
    if(iocurrent == ioposition)
 8002e34:	43a1      	bics	r1, r4
 8002e36:	d1f4      	bne.n	8002e22 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e38:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8002e3c:	f00c 0103 	and.w	r1, ip, #3
 8002e40:	1e4d      	subs	r5, r1, #1
 8002e42:	2d01      	cmp	r5, #1
 8002e44:	d96e      	bls.n	8002f24 <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e46:	2903      	cmp	r1, #3
 8002e48:	f040 80ae 	bne.w	8002fa8 <HAL_GPIO_Init+0x19c>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e4c:	4091      	lsls	r1, r2
 8002e4e:	43cd      	mvns	r5, r1
      temp = GPIOx->MODER;
 8002e50:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e52:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e54:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e56:	f41c 3f40 	tst.w	ip, #196608	; 0x30000
      GPIOx->MODER = temp;
 8002e5a:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e5c:	d0e1      	beq.n	8002e22 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e5e:	4d5f      	ldr	r5, [pc, #380]	; (8002fdc <HAL_GPIO_Init+0x1d0>)
 8002e60:	2100      	movs	r1, #0
 8002e62:	9103      	str	r1, [sp, #12]
 8002e64:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8002e66:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8002e6a:	6469      	str	r1, [r5, #68]	; 0x44
 8002e6c:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8002e6e:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8002e72:	9103      	str	r1, [sp, #12]
 8002e74:	9903      	ldr	r1, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002e76:	f023 0103 	bic.w	r1, r3, #3
 8002e7a:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8002e7e:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e82:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8002e86:	f8d1 e008 	ldr.w	lr, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e8a:	00bf      	lsls	r7, r7, #2
 8002e8c:	250f      	movs	r5, #15
 8002e8e:	40bd      	lsls	r5, r7
 8002e90:	ea2e 0805 	bic.w	r8, lr, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e94:	4d52      	ldr	r5, [pc, #328]	; (8002fe0 <HAL_GPIO_Init+0x1d4>)
 8002e96:	42a8      	cmp	r0, r5
 8002e98:	d017      	beq.n	8002eca <HAL_GPIO_Init+0xbe>
 8002e9a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002e9e:	42a8      	cmp	r0, r5
 8002ea0:	f000 8086 	beq.w	8002fb0 <HAL_GPIO_Init+0x1a4>
 8002ea4:	4d4f      	ldr	r5, [pc, #316]	; (8002fe4 <HAL_GPIO_Init+0x1d8>)
 8002ea6:	42a8      	cmp	r0, r5
 8002ea8:	f000 8087 	beq.w	8002fba <HAL_GPIO_Init+0x1ae>
 8002eac:	4d4e      	ldr	r5, [pc, #312]	; (8002fe8 <HAL_GPIO_Init+0x1dc>)
 8002eae:	42a8      	cmp	r0, r5
 8002eb0:	f000 808a 	beq.w	8002fc8 <HAL_GPIO_Init+0x1bc>
 8002eb4:	4d4d      	ldr	r5, [pc, #308]	; (8002fec <HAL_GPIO_Init+0x1e0>)
 8002eb6:	42a8      	cmp	r0, r5
 8002eb8:	bf0c      	ite	eq
 8002eba:	f04f 0e04 	moveq.w	lr, #4
 8002ebe:	f04f 0e07 	movne.w	lr, #7
 8002ec2:	fa0e f707 	lsl.w	r7, lr, r7
 8002ec6:	ea48 0807 	orr.w	r8, r8, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002eca:	f8c1 8008 	str.w	r8, [r1, #8]
        temp = EXTI->RTSR;
 8002ece:	68b1      	ldr	r1, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 8002ed0:	ea6f 070b 	mvn.w	r7, fp
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ed4:	f41c 1f80 	tst.w	ip, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8002ed8:	bf0c      	ite	eq
 8002eda:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 8002edc:	ea4b 0101 	orrne.w	r1, fp, r1
        }
        EXTI->RTSR = temp;
 8002ee0:	60b1      	str	r1, [r6, #8]

        temp = EXTI->FTSR;
 8002ee2:	68f5      	ldr	r5, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ee4:	f41c 1f00 	tst.w	ip, #2097152	; 0x200000
        temp &= ~((uint32_t)iocurrent);
 8002ee8:	bf0c      	ite	eq
 8002eea:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8002eec:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->FTSR = temp;
 8002ef0:	60f5      	str	r5, [r6, #12]

        temp = EXTI->EMR;
 8002ef2:	6875      	ldr	r5, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ef4:	f41c 3f00 	tst.w	ip, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8002ef8:	bf0c      	ite	eq
 8002efa:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8002efc:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->EMR = temp;
 8002f00:	6075      	str	r5, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f02:	6831      	ldr	r1, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f04:	f41c 3f80 	tst.w	ip, #65536	; 0x10000
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f08:	f103 0301 	add.w	r3, r3, #1
        temp &= ~((uint32_t)iocurrent);
 8002f0c:	bf0c      	ite	eq
 8002f0e:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 8002f10:	ea4b 0101 	orrne.w	r1, fp, r1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f14:	2b10      	cmp	r3, #16
        }
        EXTI->IMR = temp;
 8002f16:	6031      	str	r1, [r6, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f18:	f102 0202 	add.w	r2, r2, #2
 8002f1c:	d186      	bne.n	8002e2c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002f1e:	b005      	add	sp, #20
 8002f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f24:	f8d9 500c 	ldr.w	r5, [r9, #12]
        temp = GPIOx->OSPEEDR; 
 8002f28:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f2a:	fa05 f802 	lsl.w	r8, r5, r2
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f2e:	2503      	movs	r5, #3
 8002f30:	fa05 fe02 	lsl.w	lr, r5, r2
 8002f34:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f38:	ea48 0707 	orr.w	r7, r8, r7
        GPIOx->OSPEEDR = temp;
 8002f3c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002f3e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f40:	ea6f 050e 	mvn.w	r5, lr
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f44:	ea27 0e0b 	bic.w	lr, r7, fp
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f48:	f3cc 1700 	ubfx	r7, ip, #4, #1
 8002f4c:	409f      	lsls	r7, r3
 8002f4e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002f52:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8002f54:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f56:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f5a:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8002f5e:	4097      	lsls	r7, r2
 8002f60:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f64:	2902      	cmp	r1, #2
        GPIOx->PUPDR = temp;
 8002f66:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f68:	fa01 f102 	lsl.w	r1, r1, r2
 8002f6c:	f47f af70 	bne.w	8002e50 <HAL_GPIO_Init+0x44>
        temp = GPIOx->AFR[position >> 3U];
 8002f70:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8002f74:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f78:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8002f7c:	f8de 7020 	ldr.w	r7, [lr, #32]
 8002f80:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f82:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f86:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f8a:	fa07 f708 	lsl.w	r7, r7, r8
 8002f8e:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f90:	270f      	movs	r7, #15
 8002f92:	fa07 f808 	lsl.w	r8, r7, r8
 8002f96:	9f00      	ldr	r7, [sp, #0]
 8002f98:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f9c:	9f01      	ldr	r7, [sp, #4]
 8002f9e:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 8002fa2:	f8ce 7020 	str.w	r7, [lr, #32]
 8002fa6:	e753      	b.n	8002e50 <HAL_GPIO_Init+0x44>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fa8:	2503      	movs	r5, #3
 8002faa:	4095      	lsls	r5, r2
 8002fac:	43ed      	mvns	r5, r5
 8002fae:	e7d1      	b.n	8002f54 <HAL_GPIO_Init+0x148>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fb0:	fa0a f707 	lsl.w	r7, sl, r7
 8002fb4:	ea48 0807 	orr.w	r8, r8, r7
 8002fb8:	e787      	b.n	8002eca <HAL_GPIO_Init+0xbe>
 8002fba:	f04f 0e02 	mov.w	lr, #2
 8002fbe:	fa0e f707 	lsl.w	r7, lr, r7
 8002fc2:	ea48 0807 	orr.w	r8, r8, r7
 8002fc6:	e780      	b.n	8002eca <HAL_GPIO_Init+0xbe>
 8002fc8:	f04f 0e03 	mov.w	lr, #3
 8002fcc:	fa0e f707 	lsl.w	r7, lr, r7
 8002fd0:	ea48 0807 	orr.w	r8, r8, r7
 8002fd4:	e779      	b.n	8002eca <HAL_GPIO_Init+0xbe>
 8002fd6:	bf00      	nop
 8002fd8:	40013c00 	.word	0x40013c00
 8002fdc:	40023800 	.word	0x40023800
 8002fe0:	40020000 	.word	0x40020000
 8002fe4:	40020800 	.word	0x40020800
 8002fe8:	40020c00 	.word	0x40020c00
 8002fec:	40021000 	.word	0x40021000

08002ff0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ff0:	6903      	ldr	r3, [r0, #16]
 8002ff2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002ff4:	bf14      	ite	ne
 8002ff6:	2001      	movne	r0, #1
 8002ff8:	2000      	moveq	r0, #0
 8002ffa:	4770      	bx	lr

08002ffc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ffc:	b902      	cbnz	r2, 8003000 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ffe:	0409      	lsls	r1, r1, #16
 8003000:	6181      	str	r1, [r0, #24]
  }
}
 8003002:	4770      	bx	lr

08003004 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003004:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003006:	ea01 0203 	and.w	r2, r1, r3
 800300a:	ea21 0103 	bic.w	r1, r1, r3
 800300e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003012:	6181      	str	r1, [r0, #24]
}
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop

08003018 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003018:	4a04      	ldr	r2, [pc, #16]	; (800302c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800301a:	6951      	ldr	r1, [r2, #20]
 800301c:	4201      	tst	r1, r0
 800301e:	d100      	bne.n	8003022 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003020:	4770      	bx	lr
{
 8003022:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003024:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003026:	f7fe f97d 	bl	8001324 <HAL_GPIO_EXTI_Callback>
  }
}
 800302a:	bd08      	pop	{r3, pc}
 800302c:	40013c00 	.word	0x40013c00

08003030 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003034:	6804      	ldr	r4, [r0, #0]
{
 8003036:	b083      	sub	sp, #12
 8003038:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800303a:	6823      	ldr	r3, [r4, #0]
{
 800303c:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 8003040:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8003048:	4606      	mov	r6, r0
 800304a:	468a      	mov	sl, r1
 800304c:	4617      	mov	r7, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800304e:	6023      	str	r3, [r4, #0]
  * @param  Status The new Flag status (SET or RESET).
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8003050:	f1b9 3fff 	cmp.w	r9, #4294967295
 8003054:	d135      	bne.n	80030c2 <I2C_RequestMemoryWrite+0x92>
{
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003056:	6965      	ldr	r5, [r4, #20]
 8003058:	07e8      	lsls	r0, r5, #31
 800305a:	d5fc      	bpl.n	8003056 <I2C_RequestMemoryWrite+0x26>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800305c:	f00a 01fe 	and.w	r1, sl, #254	; 0xfe
 8003060:	6121      	str	r1, [r4, #16]
  * @param  Flag specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8003062:	f1b9 3fff 	cmp.w	r9, #4294967295
 8003066:	d003      	beq.n	8003070 <I2C_RequestMemoryWrite+0x40>
 8003068:	e04e      	b.n	8003108 <I2C_RequestMemoryWrite+0xd8>
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800306a:	6961      	ldr	r1, [r4, #20]
 800306c:	054d      	lsls	r5, r1, #21
 800306e:	d45c      	bmi.n	800312a <I2C_RequestMemoryWrite+0xfa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003070:	6961      	ldr	r1, [r4, #20]
 8003072:	078b      	lsls	r3, r1, #30
 8003074:	d5f9      	bpl.n	800306a <I2C_RequestMemoryWrite+0x3a>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003076:	2300      	movs	r3, #0
 8003078:	9301      	str	r3, [sp, #4]
 800307a:	6963      	ldr	r3, [r4, #20]
 800307c:	9301      	str	r3, [sp, #4]
 800307e:	69a3      	ldr	r3, [r4, #24]
 8003080:	9301      	str	r3, [sp, #4]
 8003082:	9b01      	ldr	r3, [sp, #4]
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003084:	f1b9 3fff 	cmp.w	r9, #4294967295
 8003088:	f040 8087 	bne.w	800319a <I2C_RequestMemoryWrite+0x16a>
 800308c:	6963      	ldr	r3, [r4, #20]
 800308e:	061a      	lsls	r2, r3, #24
 8003090:	d463      	bmi.n	800315a <I2C_RequestMemoryWrite+0x12a>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003092:	6963      	ldr	r3, [r4, #20]
 8003094:	055b      	lsls	r3, r3, #21
 8003096:	d5f9      	bpl.n	800308c <I2C_RequestMemoryWrite+0x5c>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003098:	2200      	movs	r2, #0
    hi2c->State               = HAL_I2C_STATE_READY;
 800309a:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800309c:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 80030a0:	6161      	str	r1, [r4, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 80030a2:	6332      	str	r2, [r6, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80030a4:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030a8:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80030ac:	6c33      	ldr	r3, [r6, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030ae:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80030b2:	f043 0304 	orr.w	r3, r3, #4
 80030b6:	6433      	str	r3, [r6, #64]	; 0x40
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030b8:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80030ba:	2b04      	cmp	r3, #4
 80030bc:	d066      	beq.n	800318c <I2C_RequestMemoryWrite+0x15c>
    return HAL_ERROR;
 80030be:	2001      	movs	r0, #1
 80030c0:	e01f      	b.n	8003102 <I2C_RequestMemoryWrite+0xd2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030c2:	6963      	ldr	r3, [r4, #20]
 80030c4:	07d9      	lsls	r1, r3, #31
 80030c6:	d4c9      	bmi.n	800305c <I2C_RequestMemoryWrite+0x2c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030c8:	f7ff fc32 	bl	8002930 <HAL_GetTick>
 80030cc:	eba0 000b 	sub.w	r0, r0, fp
 80030d0:	4581      	cmp	r9, r0
 80030d2:	d304      	bcc.n	80030de <I2C_RequestMemoryWrite+0xae>
 80030d4:	f1b9 0f00 	cmp.w	r9, #0
 80030d8:	d001      	beq.n	80030de <I2C_RequestMemoryWrite+0xae>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030da:	6834      	ldr	r4, [r6, #0]
 80030dc:	e7b8      	b.n	8003050 <I2C_RequestMemoryWrite+0x20>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80030de:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80030e0:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80030e2:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80030e4:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80030e8:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80030ec:	6c32      	ldr	r2, [r6, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030ee:	6831      	ldr	r1, [r6, #0]
        __HAL_UNLOCK(hi2c);
 80030f0:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80030f4:	f042 0220 	orr.w	r2, r2, #32
 80030f8:	6432      	str	r2, [r6, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030fa:	680b      	ldr	r3, [r1, #0]
 80030fc:	05dc      	lsls	r4, r3, #23
 80030fe:	d435      	bmi.n	800316c <I2C_RequestMemoryWrite+0x13c>
    return HAL_TIMEOUT;
 8003100:	2003      	movs	r0, #3
}
 8003102:	b003      	add	sp, #12
 8003104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003108:	6963      	ldr	r3, [r4, #20]
 800310a:	0798      	lsls	r0, r3, #30
 800310c:	d4b3      	bmi.n	8003076 <I2C_RequestMemoryWrite+0x46>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800310e:	6963      	ldr	r3, [r4, #20]
 8003110:	055a      	lsls	r2, r3, #21
 8003112:	d40a      	bmi.n	800312a <I2C_RequestMemoryWrite+0xfa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003114:	f7ff fc0c 	bl	8002930 <HAL_GetTick>
 8003118:	eba0 000b 	sub.w	r0, r0, fp
 800311c:	4581      	cmp	r9, r0
 800311e:	d34e      	bcc.n	80031be <I2C_RequestMemoryWrite+0x18e>
 8003120:	f1b9 0f00 	cmp.w	r9, #0
 8003124:	d04b      	beq.n	80031be <I2C_RequestMemoryWrite+0x18e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003126:	6834      	ldr	r4, [r6, #0]
 8003128:	e79b      	b.n	8003062 <I2C_RequestMemoryWrite+0x32>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800312a:	6823      	ldr	r3, [r4, #0]
 800312c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003130:	6023      	str	r3, [r4, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003132:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003134:	f46f 6180 	mvn.w	r1, #1024	; 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 8003138:	2320      	movs	r3, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800313a:	6161      	str	r1, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800313c:	6332      	str	r2, [r6, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800313e:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003142:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003146:	6c33      	ldr	r3, [r6, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003148:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800314c:	f043 0304 	orr.w	r3, r3, #4
    return HAL_ERROR;
 8003150:	2001      	movs	r0, #1
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003152:	6433      	str	r3, [r6, #64]	; 0x40
}
 8003154:	b003      	add	sp, #12
 8003156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800315a:	f1b8 0f01 	cmp.w	r8, #1
 800315e:	d109      	bne.n	8003174 <I2C_RequestMemoryWrite+0x144>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003160:	b2ff      	uxtb	r7, r7
  return HAL_OK;
 8003162:	2000      	movs	r0, #0
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003164:	6127      	str	r7, [r4, #16]
}
 8003166:	b003      	add	sp, #12
 8003168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800316c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003170:	6433      	str	r3, [r6, #64]	; 0x40
 8003172:	e7c5      	b.n	8003100 <I2C_RequestMemoryWrite+0xd0>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003174:	0a3b      	lsrs	r3, r7, #8
 8003176:	6123      	str	r3, [r4, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003178:	f1b9 3fff 	cmp.w	r9, #4294967295
 800317c:	d12e      	bne.n	80031dc <I2C_RequestMemoryWrite+0x1ac>
 800317e:	6963      	ldr	r3, [r4, #20]
 8003180:	0619      	lsls	r1, r3, #24
 8003182:	d4ed      	bmi.n	8003160 <I2C_RequestMemoryWrite+0x130>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003184:	6963      	ldr	r3, [r4, #20]
 8003186:	055a      	lsls	r2, r3, #21
 8003188:	d5f9      	bpl.n	800317e <I2C_RequestMemoryWrite+0x14e>
 800318a:	e785      	b.n	8003098 <I2C_RequestMemoryWrite+0x68>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800318c:	6832      	ldr	r2, [r6, #0]
 800318e:	6813      	ldr	r3, [r2, #0]
 8003190:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 8003194:	2001      	movs	r0, #1
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003196:	6013      	str	r3, [r2, #0]
 8003198:	e7b3      	b.n	8003102 <I2C_RequestMemoryWrite+0xd2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800319a:	6963      	ldr	r3, [r4, #20]
 800319c:	061d      	lsls	r5, r3, #24
 800319e:	d4dc      	bmi.n	800315a <I2C_RequestMemoryWrite+0x12a>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031a0:	6963      	ldr	r3, [r4, #20]
 80031a2:	0559      	lsls	r1, r3, #21
 80031a4:	f53f af78 	bmi.w	8003098 <I2C_RequestMemoryWrite+0x68>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031a8:	f7ff fbc2 	bl	8002930 <HAL_GetTick>
 80031ac:	eba0 000b 	sub.w	r0, r0, fp
 80031b0:	4581      	cmp	r9, r0
 80031b2:	d325      	bcc.n	8003200 <I2C_RequestMemoryWrite+0x1d0>
 80031b4:	f1b9 0f00 	cmp.w	r9, #0
 80031b8:	d022      	beq.n	8003200 <I2C_RequestMemoryWrite+0x1d0>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031ba:	6834      	ldr	r4, [r6, #0]
 80031bc:	e762      	b.n	8003084 <I2C_RequestMemoryWrite+0x54>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80031be:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 80031c0:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 80031c2:	6332      	str	r2, [r6, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80031c4:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031c8:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031cc:	6c33      	ldr	r3, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80031ce:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031d2:	f043 0320 	orr.w	r3, r3, #32
 80031d6:	6433      	str	r3, [r6, #64]	; 0x40
    return HAL_ERROR;
 80031d8:	2001      	movs	r0, #1
 80031da:	e792      	b.n	8003102 <I2C_RequestMemoryWrite+0xd2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031dc:	6963      	ldr	r3, [r4, #20]
 80031de:	061b      	lsls	r3, r3, #24
 80031e0:	d4be      	bmi.n	8003160 <I2C_RequestMemoryWrite+0x130>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031e2:	6963      	ldr	r3, [r4, #20]
 80031e4:	0558      	lsls	r0, r3, #21
 80031e6:	f53f af57 	bmi.w	8003098 <I2C_RequestMemoryWrite+0x68>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ea:	f7ff fba1 	bl	8002930 <HAL_GetTick>
 80031ee:	eba0 000b 	sub.w	r0, r0, fp
 80031f2:	4581      	cmp	r9, r0
 80031f4:	d304      	bcc.n	8003200 <I2C_RequestMemoryWrite+0x1d0>
 80031f6:	f1b9 0f00 	cmp.w	r9, #0
 80031fa:	d001      	beq.n	8003200 <I2C_RequestMemoryWrite+0x1d0>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031fc:	6834      	ldr	r4, [r6, #0]
 80031fe:	e7bb      	b.n	8003178 <I2C_RequestMemoryWrite+0x148>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003200:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8003202:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003204:	6332      	str	r2, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003206:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800320a:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800320e:	6c33      	ldr	r3, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003210:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003214:	f043 0320 	orr.w	r3, r3, #32
 8003218:	6433      	str	r3, [r6, #64]	; 0x40
        return HAL_ERROR;
 800321a:	e74d      	b.n	80030b8 <I2C_RequestMemoryWrite+0x88>

0800321c <I2C_RequestMemoryRead>:
{
 800321c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003220:	6804      	ldr	r4, [r0, #0]
{
 8003222:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003224:	6823      	ldr	r3, [r4, #0]
 8003226:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800322a:	6023      	str	r3, [r4, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800322c:	6823      	ldr	r3, [r4, #0]
{
 800322e:	b083      	sub	sp, #12
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8003234:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003238:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800323c:	6023      	str	r3, [r4, #0]
{
 800323e:	4606      	mov	r6, r0
 8003240:	468b      	mov	fp, r1
 8003242:	4617      	mov	r7, r2
 8003244:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003248:	d139      	bne.n	80032be <I2C_RequestMemoryRead+0xa2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800324a:	6965      	ldr	r5, [r4, #20]
 800324c:	07eb      	lsls	r3, r5, #31
 800324e:	d5fc      	bpl.n	800324a <I2C_RequestMemoryRead+0x2e>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003250:	f00b 03fe 	and.w	r3, fp, #254	; 0xfe
 8003254:	6123      	str	r3, [r4, #16]
 8003256:	fa5f fb8b 	uxtb.w	fp, fp
 800325a:	f1ba 3fff 	cmp.w	sl, #4294967295
 800325e:	d003      	beq.n	8003268 <I2C_RequestMemoryRead+0x4c>
 8003260:	e068      	b.n	8003334 <I2C_RequestMemoryRead+0x118>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003262:	6961      	ldr	r1, [r4, #20]
 8003264:	054a      	lsls	r2, r1, #21
 8003266:	d450      	bmi.n	800330a <I2C_RequestMemoryRead+0xee>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003268:	6961      	ldr	r1, [r4, #20]
 800326a:	0789      	lsls	r1, r1, #30
 800326c:	d5f9      	bpl.n	8003262 <I2C_RequestMemoryRead+0x46>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800326e:	2300      	movs	r3, #0
 8003270:	9301      	str	r3, [sp, #4]
 8003272:	6963      	ldr	r3, [r4, #20]
 8003274:	9301      	str	r3, [sp, #4]
 8003276:	69a3      	ldr	r3, [r4, #24]
 8003278:	9301      	str	r3, [sp, #4]
 800327a:	9b01      	ldr	r3, [sp, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800327c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003280:	f040 80b8 	bne.w	80033f4 <I2C_RequestMemoryRead+0x1d8>
 8003284:	6963      	ldr	r3, [r4, #20]
 8003286:	0618      	lsls	r0, r3, #24
 8003288:	d467      	bmi.n	800335a <I2C_RequestMemoryRead+0x13e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800328a:	6963      	ldr	r3, [r4, #20]
 800328c:	0559      	lsls	r1, r3, #21
 800328e:	d5f9      	bpl.n	8003284 <I2C_RequestMemoryRead+0x68>
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003290:	2200      	movs	r2, #0
    hi2c->State               = HAL_I2C_STATE_READY;
 8003292:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003294:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 8003298:	6161      	str	r1, [r4, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 800329a:	6332      	str	r2, [r6, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800329c:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032a0:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032a4:	6c33      	ldr	r3, [r6, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 80032a6:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032aa:	f043 0304 	orr.w	r3, r3, #4
 80032ae:	6433      	str	r3, [r6, #64]	; 0x40
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032b0:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80032b2:	2b04      	cmp	r3, #4
 80032b4:	d06c      	beq.n	8003390 <I2C_RequestMemoryRead+0x174>
    return HAL_ERROR;
 80032b6:	2001      	movs	r0, #1
}
 80032b8:	b003      	add	sp, #12
 80032ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032be:	6963      	ldr	r3, [r4, #20]
 80032c0:	07dd      	lsls	r5, r3, #31
 80032c2:	d4c5      	bmi.n	8003250 <I2C_RequestMemoryRead+0x34>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032c4:	f7ff fb34 	bl	8002930 <HAL_GetTick>
 80032c8:	eba0 0009 	sub.w	r0, r0, r9
 80032cc:	4582      	cmp	sl, r0
 80032ce:	d304      	bcc.n	80032da <I2C_RequestMemoryRead+0xbe>
 80032d0:	f1ba 0f00 	cmp.w	sl, #0
 80032d4:	d001      	beq.n	80032da <I2C_RequestMemoryRead+0xbe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032d6:	6834      	ldr	r4, [r6, #0]
 80032d8:	e7b4      	b.n	8003244 <I2C_RequestMemoryRead+0x28>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80032da:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80032dc:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80032de:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80032e0:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80032e4:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80032e8:	6c32      	ldr	r2, [r6, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032ea:	6831      	ldr	r1, [r6, #0]
        __HAL_UNLOCK(hi2c);
 80032ec:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80032f0:	f042 0220 	orr.w	r2, r2, #32
 80032f4:	6432      	str	r2, [r6, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032f6:	680b      	ldr	r3, [r1, #0]
 80032f8:	05dc      	lsls	r4, r3, #23
 80032fa:	d502      	bpl.n	8003302 <I2C_RequestMemoryRead+0xe6>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003300:	6433      	str	r3, [r6, #64]	; 0x40
    return HAL_TIMEOUT;
 8003302:	2003      	movs	r0, #3
}
 8003304:	b003      	add	sp, #12
 8003306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800330a:	6823      	ldr	r3, [r4, #0]
 800330c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003310:	6023      	str	r3, [r4, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003312:	2200      	movs	r2, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8003314:	2320      	movs	r3, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003316:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 800331a:	6161      	str	r1, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800331c:	6332      	str	r2, [r6, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800331e:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003322:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003326:	6c33      	ldr	r3, [r6, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003328:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800332c:	f043 0304 	orr.w	r3, r3, #4
 8003330:	6433      	str	r3, [r6, #64]	; 0x40
 8003332:	e7c0      	b.n	80032b6 <I2C_RequestMemoryRead+0x9a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003334:	6963      	ldr	r3, [r4, #20]
 8003336:	079b      	lsls	r3, r3, #30
 8003338:	d499      	bmi.n	800326e <I2C_RequestMemoryRead+0x52>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800333a:	6963      	ldr	r3, [r4, #20]
 800333c:	0558      	lsls	r0, r3, #21
 800333e:	d4e4      	bmi.n	800330a <I2C_RequestMemoryRead+0xee>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003340:	f7ff faf6 	bl	8002930 <HAL_GetTick>
 8003344:	eba0 0009 	sub.w	r0, r0, r9
 8003348:	4582      	cmp	sl, r0
 800334a:	f0c0 808b 	bcc.w	8003464 <I2C_RequestMemoryRead+0x248>
 800334e:	f1ba 0f00 	cmp.w	sl, #0
 8003352:	f000 8087 	beq.w	8003464 <I2C_RequestMemoryRead+0x248>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003356:	6834      	ldr	r4, [r6, #0]
 8003358:	e77f      	b.n	800325a <I2C_RequestMemoryRead+0x3e>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800335a:	f1b8 0f01 	cmp.w	r8, #1
 800335e:	d10b      	bne.n	8003378 <I2C_RequestMemoryRead+0x15c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003360:	b2ff      	uxtb	r7, r7
 8003362:	6127      	str	r7, [r4, #16]
 8003364:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003368:	d16a      	bne.n	8003440 <I2C_RequestMemoryRead+0x224>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800336a:	6963      	ldr	r3, [r4, #20]
 800336c:	061b      	lsls	r3, r3, #24
 800336e:	d416      	bmi.n	800339e <I2C_RequestMemoryRead+0x182>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003370:	6963      	ldr	r3, [r4, #20]
 8003372:	055f      	lsls	r7, r3, #21
 8003374:	d5f9      	bpl.n	800336a <I2C_RequestMemoryRead+0x14e>
 8003376:	e78b      	b.n	8003290 <I2C_RequestMemoryRead+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003378:	0a3b      	lsrs	r3, r7, #8
 800337a:	6123      	str	r3, [r4, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800337c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003380:	d17f      	bne.n	8003482 <I2C_RequestMemoryRead+0x266>
 8003382:	6963      	ldr	r3, [r4, #20]
 8003384:	061d      	lsls	r5, r3, #24
 8003386:	d4eb      	bmi.n	8003360 <I2C_RequestMemoryRead+0x144>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003388:	6963      	ldr	r3, [r4, #20]
 800338a:	0558      	lsls	r0, r3, #21
 800338c:	d5f9      	bpl.n	8003382 <I2C_RequestMemoryRead+0x166>
 800338e:	e77f      	b.n	8003290 <I2C_RequestMemoryRead+0x74>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003390:	6832      	ldr	r2, [r6, #0]
 8003392:	6813      	ldr	r3, [r2, #0]
 8003394:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    return HAL_ERROR;
 8003398:	2001      	movs	r0, #1
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800339a:	6013      	str	r3, [r2, #0]
 800339c:	e78c      	b.n	80032b8 <I2C_RequestMemoryRead+0x9c>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033a4:	6023      	str	r3, [r4, #0]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 80033a6:	f1ba 3fff 	cmp.w	sl, #4294967295
 80033aa:	d113      	bne.n	80033d4 <I2C_RequestMemoryRead+0x1b8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033ac:	6963      	ldr	r3, [r4, #20]
 80033ae:	07d8      	lsls	r0, r3, #31
 80033b0:	d5fc      	bpl.n	80033ac <I2C_RequestMemoryRead+0x190>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80033b2:	f04b 0301 	orr.w	r3, fp, #1
 80033b6:	6123      	str	r3, [r4, #16]
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 80033b8:	f1ba 3fff 	cmp.w	sl, #4294967295
 80033bc:	d003      	beq.n	80033c6 <I2C_RequestMemoryRead+0x1aa>
 80033be:	e02b      	b.n	8003418 <I2C_RequestMemoryRead+0x1fc>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033c0:	6963      	ldr	r3, [r4, #20]
 80033c2:	055b      	lsls	r3, r3, #21
 80033c4:	d4a1      	bmi.n	800330a <I2C_RequestMemoryRead+0xee>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033c6:	6963      	ldr	r3, [r4, #20]
 80033c8:	43db      	mvns	r3, r3
 80033ca:	f013 0302 	ands.w	r3, r3, #2
 80033ce:	d1f7      	bne.n	80033c0 <I2C_RequestMemoryRead+0x1a4>
  return HAL_OK;
 80033d0:	4618      	mov	r0, r3
 80033d2:	e771      	b.n	80032b8 <I2C_RequestMemoryRead+0x9c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033d4:	6963      	ldr	r3, [r4, #20]
 80033d6:	07d9      	lsls	r1, r3, #31
 80033d8:	d4eb      	bmi.n	80033b2 <I2C_RequestMemoryRead+0x196>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033da:	f7ff faa9 	bl	8002930 <HAL_GetTick>
 80033de:	eba0 0009 	sub.w	r0, r0, r9
 80033e2:	4582      	cmp	sl, r0
 80033e4:	f4ff af79 	bcc.w	80032da <I2C_RequestMemoryRead+0xbe>
 80033e8:	f1ba 0f00 	cmp.w	sl, #0
 80033ec:	f43f af75 	beq.w	80032da <I2C_RequestMemoryRead+0xbe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033f0:	6834      	ldr	r4, [r6, #0]
 80033f2:	e7d8      	b.n	80033a6 <I2C_RequestMemoryRead+0x18a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033f4:	6963      	ldr	r3, [r4, #20]
 80033f6:	061a      	lsls	r2, r3, #24
 80033f8:	d4af      	bmi.n	800335a <I2C_RequestMemoryRead+0x13e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033fa:	6963      	ldr	r3, [r4, #20]
 80033fc:	055d      	lsls	r5, r3, #21
 80033fe:	f53f af47 	bmi.w	8003290 <I2C_RequestMemoryRead+0x74>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003402:	f7ff fa95 	bl	8002930 <HAL_GetTick>
 8003406:	eba0 0009 	sub.w	r0, r0, r9
 800340a:	4582      	cmp	sl, r0
 800340c:	d34c      	bcc.n	80034a8 <I2C_RequestMemoryRead+0x28c>
 800340e:	f1ba 0f00 	cmp.w	sl, #0
 8003412:	d049      	beq.n	80034a8 <I2C_RequestMemoryRead+0x28c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003414:	6834      	ldr	r4, [r6, #0]
 8003416:	e731      	b.n	800327c <I2C_RequestMemoryRead+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003418:	6963      	ldr	r3, [r4, #20]
 800341a:	43db      	mvns	r3, r3
 800341c:	f013 0302 	ands.w	r3, r3, #2
 8003420:	d0d6      	beq.n	80033d0 <I2C_RequestMemoryRead+0x1b4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003422:	6963      	ldr	r3, [r4, #20]
 8003424:	055a      	lsls	r2, r3, #21
 8003426:	f53f af70 	bmi.w	800330a <I2C_RequestMemoryRead+0xee>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800342a:	f7ff fa81 	bl	8002930 <HAL_GetTick>
 800342e:	eba0 0009 	sub.w	r0, r0, r9
 8003432:	4582      	cmp	sl, r0
 8003434:	d316      	bcc.n	8003464 <I2C_RequestMemoryRead+0x248>
 8003436:	f1ba 0f00 	cmp.w	sl, #0
 800343a:	d013      	beq.n	8003464 <I2C_RequestMemoryRead+0x248>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800343c:	6834      	ldr	r4, [r6, #0]
 800343e:	e7bb      	b.n	80033b8 <I2C_RequestMemoryRead+0x19c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003440:	6963      	ldr	r3, [r4, #20]
 8003442:	061d      	lsls	r5, r3, #24
 8003444:	d4ab      	bmi.n	800339e <I2C_RequestMemoryRead+0x182>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003446:	6963      	ldr	r3, [r4, #20]
 8003448:	055a      	lsls	r2, r3, #21
 800344a:	f53f af21 	bmi.w	8003290 <I2C_RequestMemoryRead+0x74>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800344e:	f7ff fa6f 	bl	8002930 <HAL_GetTick>
 8003452:	eba0 0009 	sub.w	r0, r0, r9
 8003456:	4582      	cmp	sl, r0
 8003458:	d326      	bcc.n	80034a8 <I2C_RequestMemoryRead+0x28c>
 800345a:	f1ba 0f00 	cmp.w	sl, #0
 800345e:	d023      	beq.n	80034a8 <I2C_RequestMemoryRead+0x28c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003460:	6834      	ldr	r4, [r6, #0]
 8003462:	e77f      	b.n	8003364 <I2C_RequestMemoryRead+0x148>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003464:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8003466:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003468:	6332      	str	r2, [r6, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800346a:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800346e:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003472:	6c33      	ldr	r3, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003474:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003478:	f043 0320 	orr.w	r3, r3, #32
 800347c:	6433      	str	r3, [r6, #64]	; 0x40
    return HAL_ERROR;
 800347e:	2001      	movs	r0, #1
 8003480:	e71a      	b.n	80032b8 <I2C_RequestMemoryRead+0x9c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003482:	6963      	ldr	r3, [r4, #20]
 8003484:	0619      	lsls	r1, r3, #24
 8003486:	f53f af6b 	bmi.w	8003360 <I2C_RequestMemoryRead+0x144>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800348a:	6963      	ldr	r3, [r4, #20]
 800348c:	055b      	lsls	r3, r3, #21
 800348e:	f53f aeff 	bmi.w	8003290 <I2C_RequestMemoryRead+0x74>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003492:	f7ff fa4d 	bl	8002930 <HAL_GetTick>
 8003496:	eba0 0009 	sub.w	r0, r0, r9
 800349a:	4582      	cmp	sl, r0
 800349c:	d304      	bcc.n	80034a8 <I2C_RequestMemoryRead+0x28c>
 800349e:	f1ba 0f00 	cmp.w	sl, #0
 80034a2:	d001      	beq.n	80034a8 <I2C_RequestMemoryRead+0x28c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034a4:	6834      	ldr	r4, [r6, #0]
 80034a6:	e769      	b.n	800337c <I2C_RequestMemoryRead+0x160>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80034a8:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80034aa:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80034ac:	6332      	str	r2, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80034ae:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80034b2:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80034b6:	6c33      	ldr	r3, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80034b8:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80034bc:	f043 0320 	orr.w	r3, r3, #32
 80034c0:	6433      	str	r3, [r6, #64]	; 0x40
        return HAL_ERROR;
 80034c2:	e6f5      	b.n	80032b0 <I2C_RequestMemoryRead+0x94>

080034c4 <HAL_I2C_Init>:
  if (hi2c == NULL)
 80034c4:	2800      	cmp	r0, #0
 80034c6:	f000 80b9 	beq.w	800363c <HAL_I2C_Init+0x178>
{
 80034ca:	b570      	push	{r4, r5, r6, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034cc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80034d0:	4604      	mov	r4, r0
 80034d2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f000 8098 	beq.w	800360c <HAL_I2C_Init+0x148>
  __HAL_I2C_DISABLE(hi2c);
 80034dc:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80034de:	2224      	movs	r2, #36	; 0x24
 80034e0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	f022 0201 	bic.w	r2, r2, #1
 80034ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034fa:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034fc:	f001 fd22 	bl	8004f44 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003500:	6863      	ldr	r3, [r4, #4]
 8003502:	494f      	ldr	r1, [pc, #316]	; (8003640 <HAL_I2C_Init+0x17c>)
 8003504:	428b      	cmp	r3, r1
 8003506:	d84f      	bhi.n	80035a8 <HAL_I2C_Init+0xe4>
 8003508:	4a4e      	ldr	r2, [pc, #312]	; (8003644 <HAL_I2C_Init+0x180>)
 800350a:	4290      	cmp	r0, r2
 800350c:	d97c      	bls.n	8003608 <HAL_I2C_Init+0x144>
  freqrange = I2C_FREQRANGE(pclk1);
 800350e:	4d4e      	ldr	r5, [pc, #312]	; (8003648 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003510:	005a      	lsls	r2, r3, #1
  freqrange = I2C_FREQRANGE(pclk1);
 8003512:	fba5 3500 	umull	r3, r5, r5, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003516:	1e43      	subs	r3, r0, #1
 8003518:	fbb3 f3f2 	udiv	r3, r3, r2
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800351c:	6822      	ldr	r2, [r4, #0]
 800351e:	6850      	ldr	r0, [r2, #4]
 8003520:	f020 003f 	bic.w	r0, r0, #63	; 0x3f
 8003524:	ea40 4095 	orr.w	r0, r0, r5, lsr #18
 8003528:	6050      	str	r0, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800352a:	0ca9      	lsrs	r1, r5, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800352c:	f101 0c01 	add.w	ip, r1, #1
 8003530:	6a11      	ldr	r1, [r2, #32]
 8003532:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8003536:	ea41 010c 	orr.w	r1, r1, ip
 800353a:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800353c:	69d1      	ldr	r1, [r2, #28]
 800353e:	f640 7efc 	movw	lr, #4092	; 0xffc
 8003542:	3301      	adds	r3, #1
 8003544:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8003548:	ea13 0f0e 	tst.w	r3, lr
 800354c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8003550:	d161      	bne.n	8003616 <HAL_I2C_Init+0x152>
 8003552:	2304      	movs	r3, #4
 8003554:	430b      	orrs	r3, r1
 8003556:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003558:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 800355c:	6811      	ldr	r1, [r2, #0]
 800355e:	4303      	orrs	r3, r0
 8003560:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8003564:	430b      	orrs	r3, r1
 8003566:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003568:	6891      	ldr	r1, [r2, #8]
 800356a:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 800356e:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8003572:	4303      	orrs	r3, r0
 8003574:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8003578:	430b      	orrs	r3, r1
 800357a:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800357c:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8003580:	68d1      	ldr	r1, [r2, #12]
 8003582:	4303      	orrs	r3, r0
 8003584:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8003588:	430b      	orrs	r3, r1
 800358a:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 800358c:	6811      	ldr	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800358e:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8003590:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 8003594:	2020      	movs	r0, #32
  __HAL_I2C_ENABLE(hi2c);
 8003596:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003598:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800359a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800359e:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035a0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  return HAL_OK;
 80035a4:	4618      	mov	r0, r3
}
 80035a6:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035a8:	4a28      	ldr	r2, [pc, #160]	; (800364c <HAL_I2C_Init+0x188>)
 80035aa:	4290      	cmp	r0, r2
 80035ac:	d92c      	bls.n	8003608 <HAL_I2C_Init+0x144>
  freqrange = I2C_FREQRANGE(pclk1);
 80035ae:	4d26      	ldr	r5, [pc, #152]	; (8003648 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035b0:	4e27      	ldr	r6, [pc, #156]	; (8003650 <HAL_I2C_Init+0x18c>)
  freqrange = I2C_FREQRANGE(pclk1);
 80035b2:	fba5 2c00 	umull	r2, ip, r5, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035b6:	6822      	ldr	r2, [r4, #0]
 80035b8:	6855      	ldr	r5, [r2, #4]
 80035ba:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80035be:	ea45 459c 	orr.w	r5, r5, ip, lsr #18
 80035c2:	6055      	str	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80035c4:	ea4f 419c 	mov.w	r1, ip, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035c8:	f44f 7596 	mov.w	r5, #300	; 0x12c
 80035cc:	fb05 f101 	mul.w	r1, r5, r1
 80035d0:	fba6 5101 	umull	r5, r1, r6, r1
 80035d4:	6a15      	ldr	r5, [r2, #32]
 80035d6:	0989      	lsrs	r1, r1, #6
 80035d8:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80035dc:	3101      	adds	r1, #1
 80035de:	4329      	orrs	r1, r5
 80035e0:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035e2:	69d1      	ldr	r1, [r2, #28]
 80035e4:	68a5      	ldr	r5, [r4, #8]
 80035e6:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80035ea:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80035ee:	b9ad      	cbnz	r5, 800361c <HAL_I2C_Init+0x158>
 80035f0:	3801      	subs	r0, #1
 80035f2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80035f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80035fa:	3301      	adds	r3, #1
 80035fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003600:	b1d3      	cbz	r3, 8003638 <HAL_I2C_Init+0x174>
 8003602:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003606:	e7a5      	b.n	8003554 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8003608:	2001      	movs	r0, #1
}
 800360a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800360c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8003610:	f7fe ff3a 	bl	8002488 <HAL_I2C_MspInit>
 8003614:	e762      	b.n	80034dc <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003616:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800361a:	e79b      	b.n	8003554 <HAL_I2C_Init+0x90>
 800361c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003620:	3801      	subs	r0, #1
 8003622:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003626:	fbb0 f3f3 	udiv	r3, r0, r3
 800362a:	3301      	adds	r3, #1
 800362c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003630:	b113      	cbz	r3, 8003638 <HAL_I2C_Init+0x174>
 8003632:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003636:	e78d      	b.n	8003554 <HAL_I2C_Init+0x90>
 8003638:	2301      	movs	r3, #1
 800363a:	e78b      	b.n	8003554 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 800363c:	2001      	movs	r0, #1
}
 800363e:	4770      	bx	lr
 8003640:	000186a0 	.word	0x000186a0
 8003644:	001e847f 	.word	0x001e847f
 8003648:	431bde83 	.word	0x431bde83
 800364c:	003d08ff 	.word	0x003d08ff
 8003650:	10624dd3 	.word	0x10624dd3

08003654 <HAL_I2C_Mem_Write>:
{
 8003654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003658:	4604      	mov	r4, r0
 800365a:	b083      	sub	sp, #12
 800365c:	4699      	mov	r9, r3
 800365e:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 8003662:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8003664:	460f      	mov	r7, r1
 8003666:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8003668:	f7ff f962 	bl	8002930 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800366c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003670:	2b20      	cmp	r3, #32
 8003672:	d004      	beq.n	800367e <HAL_I2C_Mem_Write+0x2a>
      return HAL_BUSY;
 8003674:	2702      	movs	r7, #2
}
 8003676:	4638      	mov	r0, r7
 8003678:	b003      	add	sp, #12
 800367a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800367e:	4605      	mov	r5, r0
 8003680:	e005      	b.n	800368e <HAL_I2C_Mem_Write+0x3a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003682:	f7ff f955 	bl	8002930 <HAL_GetTick>
 8003686:	1b40      	subs	r0, r0, r5
 8003688:	2819      	cmp	r0, #25
 800368a:	f200 80aa 	bhi.w	80037e2 <HAL_I2C_Mem_Write+0x18e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800368e:	6820      	ldr	r0, [r4, #0]
 8003690:	6983      	ldr	r3, [r0, #24]
 8003692:	ea6f 0c03 	mvn.w	ip, r3
 8003696:	f01c 0b02 	ands.w	fp, ip, #2
 800369a:	d0f2      	beq.n	8003682 <HAL_I2C_Mem_Write+0x2e>
    __HAL_LOCK(hi2c);
 800369c:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d0e7      	beq.n	8003674 <HAL_I2C_Mem_Write+0x20>
 80036a4:	2301      	movs	r3, #1
 80036a6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036aa:	6803      	ldr	r3, [r0, #0]
 80036ac:	07db      	lsls	r3, r3, #31
 80036ae:	d571      	bpl.n	8003794 <HAL_I2C_Mem_Write+0x140>
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036b0:	4639      	mov	r1, r7
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036b2:	6807      	ldr	r7, [r0, #0]
 80036b4:	f427 6700 	bic.w	r7, r7, #2048	; 0x800
 80036b8:	6007      	str	r7, [r0, #0]
    hi2c->pBuffPtr    = pData;
 80036ba:	980c      	ldr	r0, [sp, #48]	; 0x30
 80036bc:	6260      	str	r0, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80036be:	2021      	movs	r0, #33	; 0x21
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036c0:	e9cd 6500 	strd	r6, r5, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80036c4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036c8:	2040      	movs	r0, #64	; 0x40
 80036ca:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036ce:	2000      	movs	r0, #0
 80036d0:	6420      	str	r0, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 80036d2:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036d6:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 80036d8:	8520      	strh	r0, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036da:	4857      	ldr	r0, [pc, #348]	; (8003838 <HAL_I2C_Mem_Write+0x1e4>)
 80036dc:	62e0      	str	r0, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036de:	464b      	mov	r3, r9
 80036e0:	4642      	mov	r2, r8
 80036e2:	4620      	mov	r0, r4
 80036e4:	f7ff fca4 	bl	8003030 <I2C_RequestMemoryWrite>
 80036e8:	4607      	mov	r7, r0
 80036ea:	b9f8      	cbnz	r0, 800372c <HAL_I2C_Mem_Write+0xd8>
    while (hi2c->XferSize > 0U)
 80036ec:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	f000 80a0 	beq.w	8003834 <HAL_I2C_Mem_Write+0x1e0>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036f4:	6823      	ldr	r3, [r4, #0]
 80036f6:	1c72      	adds	r2, r6, #1
 80036f8:	d158      	bne.n	80037ac <HAL_I2C_Mem_Write+0x158>
 80036fa:	695a      	ldr	r2, [r3, #20]
 80036fc:	0610      	lsls	r0, r2, #24
 80036fe:	d41a      	bmi.n	8003736 <HAL_I2C_Mem_Write+0xe2>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003700:	695a      	ldr	r2, [r3, #20]
 8003702:	0551      	lsls	r1, r2, #21
 8003704:	d5f9      	bpl.n	80036fa <HAL_I2C_Mem_Write+0xa6>
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003706:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003708:	f46f 6080 	mvn.w	r0, #1024	; 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 800370c:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800370e:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003710:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003712:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003716:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800371a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 800371c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003720:	f043 0304 	orr.w	r3, r3, #4
 8003724:	6423      	str	r3, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003726:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003728:	2b04      	cmp	r3, #4
 800372a:	d038      	beq.n	800379e <HAL_I2C_Mem_Write+0x14a>
      return HAL_ERROR;
 800372c:	2701      	movs	r7, #1
}
 800372e:	4638      	mov	r0, r7
 8003730:	b003      	add	sp, #12
 8003732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003736:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800373a:	f8b4 e028 	ldrh.w	lr, [r4, #40]	; 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800373e:	4661      	mov	r1, ip
      hi2c->XferSize--;
 8003740:	f10e 30ff 	add.w	r0, lr, #4294967295
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003744:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003748:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 800374a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800374c:	6261      	str	r1, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800374e:	3a01      	subs	r2, #1
 8003750:	b292      	uxth	r2, r2
 8003752:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003754:	b282      	uxth	r2, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003756:	6958      	ldr	r0, [r3, #20]
      hi2c->XferSize--;
 8003758:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800375a:	0740      	lsls	r0, r0, #29
 800375c:	d517      	bpl.n	800378e <HAL_I2C_Mem_Write+0x13a>
 800375e:	b942      	cbnz	r2, 8003772 <HAL_I2C_Mem_Write+0x11e>
 8003760:	1c72      	adds	r2, r6, #1
 8003762:	d159      	bne.n	8003818 <HAL_I2C_Mem_Write+0x1c4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003764:	695a      	ldr	r2, [r3, #20]
 8003766:	0750      	lsls	r0, r2, #29
 8003768:	d449      	bmi.n	80037fe <HAL_I2C_Mem_Write+0x1aa>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800376a:	695a      	ldr	r2, [r3, #20]
 800376c:	0551      	lsls	r1, r2, #21
 800376e:	d5f9      	bpl.n	8003764 <HAL_I2C_Mem_Write+0x110>
 8003770:	e7c9      	b.n	8003706 <HAL_I2C_Mem_Write+0xb2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003772:	f89c 1001 	ldrb.w	r1, [ip, #1]
 8003776:	6119      	str	r1, [r3, #16]
        hi2c->pBuffPtr++;
 8003778:	f10c 0102 	add.w	r1, ip, #2
 800377c:	6261      	str	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800377e:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8003780:	f1ae 0202 	sub.w	r2, lr, #2
        hi2c->XferCount--;
 8003784:	3901      	subs	r1, #1
        hi2c->XferSize--;
 8003786:	b292      	uxth	r2, r2
        hi2c->XferCount--;
 8003788:	b289      	uxth	r1, r1
        hi2c->XferSize--;
 800378a:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 800378c:	8561      	strh	r1, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800378e:	2a00      	cmp	r2, #0
 8003790:	d1b1      	bne.n	80036f6 <HAL_I2C_Mem_Write+0xa2>
 8003792:	e7e5      	b.n	8003760 <HAL_I2C_Mem_Write+0x10c>
      __HAL_I2C_ENABLE(hi2c);
 8003794:	6803      	ldr	r3, [r0, #0]
 8003796:	f043 0301 	orr.w	r3, r3, #1
 800379a:	6003      	str	r3, [r0, #0]
 800379c:	e788      	b.n	80036b0 <HAL_I2C_Mem_Write+0x5c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800379e:	6822      	ldr	r2, [r4, #0]
 80037a0:	6813      	ldr	r3, [r2, #0]
 80037a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 80037a6:	2701      	movs	r7, #1
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037a8:	6013      	str	r3, [r2, #0]
 80037aa:	e764      	b.n	8003676 <HAL_I2C_Mem_Write+0x22>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037ac:	695a      	ldr	r2, [r3, #20]
 80037ae:	0612      	lsls	r2, r2, #24
 80037b0:	d4c1      	bmi.n	8003736 <HAL_I2C_Mem_Write+0xe2>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037b2:	695a      	ldr	r2, [r3, #20]
 80037b4:	0551      	lsls	r1, r2, #21
 80037b6:	d4a6      	bmi.n	8003706 <HAL_I2C_Mem_Write+0xb2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037b8:	f7ff f8ba 	bl	8002930 <HAL_GetTick>
 80037bc:	1b40      	subs	r0, r0, r5
 80037be:	4286      	cmp	r6, r0
 80037c0:	d301      	bcc.n	80037c6 <HAL_I2C_Mem_Write+0x172>
 80037c2:	2e00      	cmp	r6, #0
 80037c4:	d196      	bne.n	80036f4 <HAL_I2C_Mem_Write+0xa0>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80037c6:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80037c8:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80037ca:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80037cc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037d0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80037d6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037da:	f043 0320 	orr.w	r3, r3, #32
 80037de:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80037e0:	e7a1      	b.n	8003726 <HAL_I2C_Mem_Write+0xd2>
        hi2c->State             = HAL_I2C_STATE_READY;
 80037e2:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80037e4:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80037e8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037ec:	f884 b03e 	strb.w	fp, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80037f2:	f884 b03c 	strb.w	fp, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037f6:	f043 0320 	orr.w	r3, r3, #32
 80037fa:	6423      	str	r3, [r4, #64]	; 0x40
 80037fc:	e73a      	b.n	8003674 <HAL_I2C_Mem_Write+0x20>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037fe:	681a      	ldr	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003800:	2100      	movs	r1, #0
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003802:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    hi2c->State = HAL_I2C_STATE_READY;
 8003806:	2020      	movs	r0, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003808:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800380a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 800380e:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003812:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    return HAL_OK;
 8003816:	e72e      	b.n	8003676 <HAL_I2C_Mem_Write+0x22>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003818:	695a      	ldr	r2, [r3, #20]
 800381a:	0752      	lsls	r2, r2, #29
 800381c:	d4ef      	bmi.n	80037fe <HAL_I2C_Mem_Write+0x1aa>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800381e:	695a      	ldr	r2, [r3, #20]
 8003820:	0551      	lsls	r1, r2, #21
 8003822:	f53f af70 	bmi.w	8003706 <HAL_I2C_Mem_Write+0xb2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003826:	f7ff f883 	bl	8002930 <HAL_GetTick>
 800382a:	1b40      	subs	r0, r0, r5
 800382c:	4286      	cmp	r6, r0
 800382e:	d3ca      	bcc.n	80037c6 <HAL_I2C_Mem_Write+0x172>
 8003830:	2e00      	cmp	r6, #0
 8003832:	d0c8      	beq.n	80037c6 <HAL_I2C_Mem_Write+0x172>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003834:	6823      	ldr	r3, [r4, #0]
 8003836:	e793      	b.n	8003760 <HAL_I2C_Mem_Write+0x10c>
 8003838:	ffff0000 	.word	0xffff0000

0800383c <HAL_I2C_Mem_Read>:
{
 800383c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003840:	4604      	mov	r4, r0
 8003842:	b087      	sub	sp, #28
 8003844:	4699      	mov	r9, r3
 8003846:	f8bd a044 	ldrh.w	sl, [sp, #68]	; 0x44
 800384a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800384c:	460f      	mov	r7, r1
 800384e:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8003850:	f7ff f86e 	bl	8002930 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003854:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003858:	2b20      	cmp	r3, #32
 800385a:	d004      	beq.n	8003866 <HAL_I2C_Mem_Read+0x2a>
      return HAL_BUSY;
 800385c:	2702      	movs	r7, #2
}
 800385e:	4638      	mov	r0, r7
 8003860:	b007      	add	sp, #28
 8003862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003866:	4606      	mov	r6, r0
 8003868:	e005      	b.n	8003876 <HAL_I2C_Mem_Read+0x3a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800386a:	f7ff f861 	bl	8002930 <HAL_GetTick>
 800386e:	1b80      	subs	r0, r0, r6
 8003870:	2819      	cmp	r0, #25
 8003872:	f200 80d2 	bhi.w	8003a1a <HAL_I2C_Mem_Read+0x1de>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003876:	f8d4 c000 	ldr.w	ip, [r4]
 800387a:	f8dc 0018 	ldr.w	r0, [ip, #24]
 800387e:	43c0      	mvns	r0, r0
 8003880:	f010 0b02 	ands.w	fp, r0, #2
 8003884:	d0f1      	beq.n	800386a <HAL_I2C_Mem_Read+0x2e>
    __HAL_LOCK(hi2c);
 8003886:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800388a:	2b01      	cmp	r3, #1
 800388c:	d0e6      	beq.n	800385c <HAL_I2C_Mem_Read+0x20>
 800388e:	2301      	movs	r3, #1
 8003890:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003894:	f8dc 3000 	ldr.w	r3, [ip]
 8003898:	07d9      	lsls	r1, r3, #31
 800389a:	d537      	bpl.n	800390c <HAL_I2C_Mem_Read+0xd0>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800389c:	f8dc 0000 	ldr.w	r0, [ip]
 80038a0:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 80038a4:	f8cc 0000 	str.w	r0, [ip]
    hi2c->pBuffPtr    = pData;
 80038a8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80038aa:	6260      	str	r0, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80038ac:	2022      	movs	r0, #34	; 0x22
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038ae:	e9cd 5600 	strd	r5, r6, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80038b2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038b6:	2040      	movs	r0, #64	; 0x40
 80038b8:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038bc:	2000      	movs	r0, #0
 80038be:	6420      	str	r0, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 80038c0:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038c4:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 80038c6:	8520      	strh	r0, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038c8:	4893      	ldr	r0, [pc, #588]	; (8003b18 <HAL_I2C_Mem_Read+0x2dc>)
 80038ca:	62e0      	str	r0, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038cc:	4639      	mov	r1, r7
 80038ce:	464b      	mov	r3, r9
 80038d0:	4642      	mov	r2, r8
 80038d2:	4620      	mov	r0, r4
 80038d4:	f7ff fca2 	bl	800321c <I2C_RequestMemoryRead>
 80038d8:	4607      	mov	r7, r0
 80038da:	2800      	cmp	r0, #0
 80038dc:	f040 80ab 	bne.w	8003a36 <HAL_I2C_Mem_Read+0x1fa>
    if (hi2c->XferSize == 0U)
 80038e0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80038e2:	b9d2      	cbnz	r2, 800391a <HAL_I2C_Mem_Read+0xde>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038e4:	6823      	ldr	r3, [r4, #0]
 80038e6:	9002      	str	r0, [sp, #8]
 80038e8:	695a      	ldr	r2, [r3, #20]
 80038ea:	9202      	str	r2, [sp, #8]
 80038ec:	699a      	ldr	r2, [r3, #24]
 80038ee:	9202      	str	r2, [sp, #8]
 80038f0:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038f8:	601a      	str	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038fa:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80038fc:	2220      	movs	r2, #32
 80038fe:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8003902:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003906:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 800390a:	e7a8      	b.n	800385e <HAL_I2C_Mem_Read+0x22>
      __HAL_I2C_ENABLE(hi2c);
 800390c:	f8dc 3000 	ldr.w	r3, [ip]
 8003910:	f043 0301 	orr.w	r3, r3, #1
 8003914:	f8cc 3000 	str.w	r3, [ip]
 8003918:	e7c0      	b.n	800389c <HAL_I2C_Mem_Read+0x60>
    else if (hi2c->XferSize == 1U)
 800391a:	2a01      	cmp	r2, #1
 800391c:	f000 812c 	beq.w	8003b78 <HAL_I2C_Mem_Read+0x33c>
    else if (hi2c->XferSize == 2U)
 8003920:	2a02      	cmp	r2, #2
 8003922:	f000 80bd 	beq.w	8003aa0 <HAL_I2C_Mem_Read+0x264>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003926:	6823      	ldr	r3, [r4, #0]
 8003928:	9005      	str	r0, [sp, #20]
 800392a:	6959      	ldr	r1, [r3, #20]
 800392c:	9105      	str	r1, [sp, #20]
 800392e:	6999      	ldr	r1, [r3, #24]
 8003930:	9105      	str	r1, [sp, #20]
 8003932:	9905      	ldr	r1, [sp, #20]
      if (hi2c->XferSize <= 3U)
 8003934:	2a03      	cmp	r2, #3
 8003936:	d849      	bhi.n	80039cc <HAL_I2C_Mem_Read+0x190>
        if (hi2c->XferSize == 1U)
 8003938:	2a01      	cmp	r2, #1
 800393a:	f000 80eb 	beq.w	8003b14 <HAL_I2C_Mem_Read+0x2d8>
        else if (hi2c->XferSize == 2U)
 800393e:	2a02      	cmp	r2, #2
 8003940:	f000 8089 	beq.w	8003a56 <HAL_I2C_Mem_Read+0x21a>
 8003944:	1c69      	adds	r1, r5, #1
 8003946:	f040 80bb 	bne.w	8003ac0 <HAL_I2C_Mem_Read+0x284>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800394a:	695a      	ldr	r2, [r3, #20]
 800394c:	0752      	lsls	r2, r2, #29
 800394e:	d5fc      	bpl.n	800394a <HAL_I2C_Mem_Read+0x10e>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003950:	681a      	ldr	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003952:	6a61      	ldr	r1, [r4, #36]	; 0x24
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003954:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003958:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800395a:	691b      	ldr	r3, [r3, #16]
 800395c:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 800395e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 8003960:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003962:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003964:	3b01      	subs	r3, #1
          hi2c->pBuffPtr++;
 8003966:	3101      	adds	r1, #1
          hi2c->XferSize--;
 8003968:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 800396a:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 800396c:	6261      	str	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800396e:	8522      	strh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003970:	8563      	strh	r3, [r4, #42]	; 0x2a
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8003972:	1c69      	adds	r1, r5, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003974:	6822      	ldr	r2, [r4, #0]
 8003976:	f040 80af 	bne.w	8003ad8 <HAL_I2C_Mem_Read+0x29c>
 800397a:	6953      	ldr	r3, [r2, #20]
 800397c:	075b      	lsls	r3, r3, #29
 800397e:	d5fc      	bpl.n	800397a <HAL_I2C_Mem_Read+0x13e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003980:	6813      	ldr	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003982:	6a61      	ldr	r1, [r4, #36]	; 0x24
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003984:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003988:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800398a:	6913      	ldr	r3, [r2, #16]
 800398c:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 800398e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8003990:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->pBuffPtr++;
 8003992:	6a60      	ldr	r0, [r4, #36]	; 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003994:	6821      	ldr	r1, [r4, #0]
          hi2c->XferCount--;
 8003996:	3b01      	subs	r3, #1
 8003998:	b29b      	uxth	r3, r3
 800399a:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800399c:	6909      	ldr	r1, [r1, #16]
          hi2c->XferSize--;
 800399e:	1e53      	subs	r3, r2, #1
          hi2c->pBuffPtr++;
 80039a0:	f100 0c01 	add.w	ip, r0, #1
          hi2c->XferSize--;
 80039a4:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->pBuffPtr++;
 80039a6:	f8c4 c024 	str.w	ip, [r4, #36]	; 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039aa:	7041      	strb	r1, [r0, #1]
          hi2c->XferSize--;
 80039ac:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80039ae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 80039b0:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80039b2:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 80039b4:	3b01      	subs	r3, #1
          hi2c->pBuffPtr++;
 80039b6:	3101      	adds	r1, #1
          hi2c->XferSize--;
 80039b8:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 80039ba:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 80039bc:	6261      	str	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80039be:	8522      	strh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80039c0:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80039c2:	2a00      	cmp	r2, #0
 80039c4:	d099      	beq.n	80038fa <HAL_I2C_Mem_Read+0xbe>
      if (hi2c->XferSize <= 3U)
 80039c6:	2a03      	cmp	r2, #3
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039c8:	6823      	ldr	r3, [r4, #0]
      if (hi2c->XferSize <= 3U)
 80039ca:	d9b5      	bls.n	8003938 <HAL_I2C_Mem_Read+0xfc>
 80039cc:	b95d      	cbnz	r5, 80039e6 <HAL_I2C_Mem_Read+0x1aa>
 80039ce:	e0c5      	b.n	8003b5c <HAL_I2C_Mem_Read+0x320>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80039d0:	695a      	ldr	r2, [r3, #20]
 80039d2:	06d0      	lsls	r0, r2, #27
 80039d4:	f100 80b2 	bmi.w	8003b3c <HAL_I2C_Mem_Read+0x300>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039d8:	f7fe ffaa 	bl	8002930 <HAL_GetTick>
 80039dc:	1b80      	subs	r0, r0, r6
 80039de:	4285      	cmp	r5, r0
 80039e0:	f0c0 8086 	bcc.w	8003af0 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	695a      	ldr	r2, [r3, #20]
 80039e8:	0652      	lsls	r2, r2, #25
 80039ea:	d5f1      	bpl.n	80039d0 <HAL_I2C_Mem_Read+0x194>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039ec:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	7013      	strb	r3, [r2, #0]
        hi2c->XferCount--;
 80039f2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80039f4:	6820      	ldr	r0, [r4, #0]
        hi2c->XferSize--;
 80039f6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 80039f8:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80039fa:	3b01      	subs	r3, #1
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a00:	6943      	ldr	r3, [r0, #20]
        hi2c->XferSize--;
 8003a02:	3a01      	subs	r2, #1
 8003a04:	b292      	uxth	r2, r2
        hi2c->pBuffPtr++;
 8003a06:	f101 0c01 	add.w	ip, r1, #1
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a0a:	075b      	lsls	r3, r3, #29
        hi2c->XferSize--;
 8003a0c:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 8003a0e:	f8c4 c024 	str.w	ip, [r4, #36]	; 0x24
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a12:	d5d6      	bpl.n	80039c2 <HAL_I2C_Mem_Read+0x186>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a14:	6903      	ldr	r3, [r0, #16]
 8003a16:	704b      	strb	r3, [r1, #1]
 8003a18:	e036      	b.n	8003a88 <HAL_I2C_Mem_Read+0x24c>
        hi2c->State             = HAL_I2C_STATE_READY;
 8003a1a:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003a1c:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003a20:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003a24:	f884 b03e 	strb.w	fp, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003a28:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003a2a:	f884 b03c 	strb.w	fp, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003a2e:	f043 0320 	orr.w	r3, r3, #32
 8003a32:	6423      	str	r3, [r4, #64]	; 0x40
 8003a34:	e712      	b.n	800385c <HAL_I2C_Mem_Read+0x20>
      return HAL_ERROR;
 8003a36:	2701      	movs	r7, #1
}
 8003a38:	4638      	mov	r0, r7
 8003a3a:	b007      	add	sp, #28
 8003a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a40:	695a      	ldr	r2, [r3, #20]
 8003a42:	0750      	lsls	r0, r2, #29
 8003a44:	d40c      	bmi.n	8003a60 <HAL_I2C_Mem_Read+0x224>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a46:	f7fe ff73 	bl	8002930 <HAL_GetTick>
 8003a4a:	1b80      	subs	r0, r0, r6
 8003a4c:	4285      	cmp	r5, r0
 8003a4e:	d34f      	bcc.n	8003af0 <HAL_I2C_Mem_Read+0x2b4>
 8003a50:	2d00      	cmp	r5, #0
 8003a52:	d04d      	beq.n	8003af0 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a54:	6823      	ldr	r3, [r4, #0]
 8003a56:	1c69      	adds	r1, r5, #1
 8003a58:	d1f2      	bne.n	8003a40 <HAL_I2C_Mem_Read+0x204>
 8003a5a:	695a      	ldr	r2, [r3, #20]
 8003a5c:	0752      	lsls	r2, r2, #29
 8003a5e:	d5fc      	bpl.n	8003a5a <HAL_I2C_Mem_Read+0x21e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a66:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a68:	691a      	ldr	r2, [r3, #16]
 8003a6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a6c:	701a      	strb	r2, [r3, #0]
          hi2c->XferCount--;
 8003a6e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 8003a70:	6a62      	ldr	r2, [r4, #36]	; 0x24
          hi2c->XferCount--;
 8003a72:	3b01      	subs	r3, #1
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	8563      	strh	r3, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8003a78:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	8523      	strh	r3, [r4, #40]	; 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a7e:	6823      	ldr	r3, [r4, #0]
          hi2c->pBuffPtr++;
 8003a80:	1c51      	adds	r1, r2, #1
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a82:	691b      	ldr	r3, [r3, #16]
          hi2c->pBuffPtr++;
 8003a84:	6261      	str	r1, [r4, #36]	; 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a86:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8003a88:	6a63      	ldr	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003a8a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->pBuffPtr++;
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferCount--;
 8003a90:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8003a92:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 8003a94:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 8003a96:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 8003a98:	b29b      	uxth	r3, r3
          hi2c->XferSize--;
 8003a9a:	8522      	strh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003a9c:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003a9e:	e790      	b.n	80039c2 <HAL_I2C_Mem_Read+0x186>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aa0:	6823      	ldr	r3, [r4, #0]
 8003aa2:	6819      	ldr	r1, [r3, #0]
 8003aa4:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003aa8:	6019      	str	r1, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003aaa:	6819      	ldr	r1, [r3, #0]
 8003aac:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8003ab0:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ab2:	9004      	str	r0, [sp, #16]
 8003ab4:	6959      	ldr	r1, [r3, #20]
 8003ab6:	9104      	str	r1, [sp, #16]
 8003ab8:	6999      	ldr	r1, [r3, #24]
 8003aba:	9104      	str	r1, [sp, #16]
 8003abc:	9904      	ldr	r1, [sp, #16]
 8003abe:	e739      	b.n	8003934 <HAL_I2C_Mem_Read+0xf8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ac0:	695a      	ldr	r2, [r3, #20]
 8003ac2:	0750      	lsls	r0, r2, #29
 8003ac4:	f53f af44 	bmi.w	8003950 <HAL_I2C_Mem_Read+0x114>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ac8:	f7fe ff32 	bl	8002930 <HAL_GetTick>
 8003acc:	1b80      	subs	r0, r0, r6
 8003ace:	4285      	cmp	r5, r0
 8003ad0:	d30e      	bcc.n	8003af0 <HAL_I2C_Mem_Read+0x2b4>
 8003ad2:	b16d      	cbz	r5, 8003af0 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ad4:	6823      	ldr	r3, [r4, #0]
 8003ad6:	e735      	b.n	8003944 <HAL_I2C_Mem_Read+0x108>
 8003ad8:	6953      	ldr	r3, [r2, #20]
 8003ada:	0758      	lsls	r0, r3, #29
 8003adc:	f53f af50 	bmi.w	8003980 <HAL_I2C_Mem_Read+0x144>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ae0:	f7fe ff26 	bl	8002930 <HAL_GetTick>
 8003ae4:	1b80      	subs	r0, r0, r6
 8003ae6:	4285      	cmp	r5, r0
 8003ae8:	d302      	bcc.n	8003af0 <HAL_I2C_Mem_Read+0x2b4>
 8003aea:	2d00      	cmp	r5, #0
 8003aec:	f47f af41 	bne.w	8003972 <HAL_I2C_Mem_Read+0x136>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003af0:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8003af2:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003af4:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003af6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003afa:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003afe:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003b00:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8003b04:	2701      	movs	r7, #1
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b06:	f043 0320 	orr.w	r3, r3, #32
}
 8003b0a:	4638      	mov	r0, r7
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b0c:	6423      	str	r3, [r4, #64]	; 0x40
}
 8003b0e:	b007      	add	sp, #28
 8003b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b14:	b95d      	cbnz	r5, 8003b2e <HAL_I2C_Mem_Read+0x2f2>
 8003b16:	e02b      	b.n	8003b70 <HAL_I2C_Mem_Read+0x334>
 8003b18:	ffff0000 	.word	0xffff0000
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003b1c:	695a      	ldr	r2, [r3, #20]
 8003b1e:	06d2      	lsls	r2, r2, #27
 8003b20:	d40c      	bmi.n	8003b3c <HAL_I2C_Mem_Read+0x300>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b22:	f7fe ff05 	bl	8002930 <HAL_GetTick>
 8003b26:	1b80      	subs	r0, r0, r6
 8003b28:	4285      	cmp	r5, r0
 8003b2a:	d3e1      	bcc.n	8003af0 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b2c:	6823      	ldr	r3, [r4, #0]
 8003b2e:	695a      	ldr	r2, [r3, #20]
 8003b30:	0651      	lsls	r1, r2, #25
 8003b32:	d5f3      	bpl.n	8003b1c <HAL_I2C_Mem_Read+0x2e0>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b34:	691a      	ldr	r2, [r3, #16]
 8003b36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b38:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003b3a:	e7a5      	b.n	8003a88 <HAL_I2C_Mem_Read+0x24c>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b3c:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b3e:	f06f 0010 	mvn.w	r0, #16
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b42:	2120      	movs	r1, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b44:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b46:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b48:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b4c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003b50:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003b52:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003b54:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8003b58:	2701      	movs	r7, #1
 8003b5a:	e680      	b.n	800385e <HAL_I2C_Mem_Read+0x22>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b5c:	695a      	ldr	r2, [r3, #20]
 8003b5e:	0652      	lsls	r2, r2, #25
 8003b60:	f53f af44 	bmi.w	80039ec <HAL_I2C_Mem_Read+0x1b0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003b64:	695a      	ldr	r2, [r3, #20]
 8003b66:	06d1      	lsls	r1, r2, #27
 8003b68:	d4e8      	bmi.n	8003b3c <HAL_I2C_Mem_Read+0x300>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b6a:	f7fe fee1 	bl	8002930 <HAL_GetTick>
 8003b6e:	e7bf      	b.n	8003af0 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b70:	695a      	ldr	r2, [r3, #20]
 8003b72:	0650      	lsls	r0, r2, #25
 8003b74:	d5f6      	bpl.n	8003b64 <HAL_I2C_Mem_Read+0x328>
 8003b76:	e7dd      	b.n	8003b34 <HAL_I2C_Mem_Read+0x2f8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b78:	6823      	ldr	r3, [r4, #0]
 8003b7a:	6819      	ldr	r1, [r3, #0]
 8003b7c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003b80:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b82:	9003      	str	r0, [sp, #12]
 8003b84:	6959      	ldr	r1, [r3, #20]
 8003b86:	9103      	str	r1, [sp, #12]
 8003b88:	6999      	ldr	r1, [r3, #24]
 8003b8a:	9103      	str	r1, [sp, #12]
 8003b8c:	9903      	ldr	r1, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b8e:	6819      	ldr	r1, [r3, #0]
 8003b90:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8003b94:	6019      	str	r1, [r3, #0]
 8003b96:	e6cd      	b.n	8003934 <HAL_I2C_Mem_Read+0xf8>

08003b98 <HAL_I2C_MasterTxCpltCallback>:
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop

08003b9c <HAL_I2C_MasterRxCpltCallback>:
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop

08003ba0 <HAL_I2C_SlaveTxCpltCallback>:
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop

08003ba4 <HAL_I2C_SlaveRxCpltCallback>:
 8003ba4:	4770      	bx	lr
 8003ba6:	bf00      	nop

08003ba8 <HAL_I2C_AddrCallback>:
}
 8003ba8:	4770      	bx	lr
 8003baa:	bf00      	nop

08003bac <HAL_I2C_ListenCpltCallback>:
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop

08003bb0 <HAL_I2C_MemTxCpltCallback>:
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop

08003bb4 <I2C_MemoryTransmit_TXE_BTF>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bb4:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if (hi2c->EventCount == 0U)
 8003bb8:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8003bba:	4603      	mov	r3, r0
  if (hi2c->EventCount == 0U)
 8003bbc:	b959      	cbnz	r1, 8003bd6 <I2C_MemoryTransmit_TXE_BTF+0x22>
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003bbe:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003bc0:	6801      	ldr	r1, [r0, #0]
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003bc2:	2a01      	cmp	r2, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003bc4:	6c82      	ldr	r2, [r0, #72]	; 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003bc6:	d00d      	beq.n	8003be4 <I2C_MemoryTransmit_TXE_BTF+0x30>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003bc8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003bcc:	610a      	str	r2, [r1, #16]
      hi2c->EventCount++;
 8003bce:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003bd0:	3201      	adds	r2, #1
 8003bd2:	6502      	str	r2, [r0, #80]	; 0x50
 8003bd4:	4770      	bx	lr
  else if (hi2c->EventCount == 1U)
 8003bd6:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8003bd8:	2901      	cmp	r1, #1
 8003bda:	d009      	beq.n	8003bf0 <I2C_MemoryTransmit_TXE_BTF+0x3c>
  else if (hi2c->EventCount == 2U)
 8003bdc:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8003bde:	2902      	cmp	r1, #2
 8003be0:	d00e      	beq.n	8003c00 <I2C_MemoryTransmit_TXE_BTF+0x4c>
 8003be2:	4770      	bx	lr
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003be4:	b2d2      	uxtb	r2, r2
 8003be6:	610a      	str	r2, [r1, #16]
      hi2c->EventCount += 2U;
 8003be8:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003bea:	3202      	adds	r2, #2
 8003bec:	6502      	str	r2, [r0, #80]	; 0x50
 8003bee:	4770      	bx	lr
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003bf0:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8003bf2:	6801      	ldr	r1, [r0, #0]
 8003bf4:	b2d2      	uxtb	r2, r2
 8003bf6:	610a      	str	r2, [r1, #16]
    hi2c->EventCount++;
 8003bf8:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003bfa:	3201      	adds	r2, #1
 8003bfc:	6502      	str	r2, [r0, #80]	; 0x50
 8003bfe:	4770      	bx	lr
 8003c00:	b2d2      	uxtb	r2, r2
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003c02:	2a22      	cmp	r2, #34	; 0x22
 8003c04:	d01f      	beq.n	8003c46 <I2C_MemoryTransmit_TXE_BTF+0x92>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003c06:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8003c08:	b289      	uxth	r1, r1
 8003c0a:	b9c1      	cbnz	r1, 8003c3e <I2C_MemoryTransmit_TXE_BTF+0x8a>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003c0c:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8003c0e:	b289      	uxth	r1, r1
 8003c10:	2900      	cmp	r1, #0
 8003c12:	d1e6      	bne.n	8003be2 <I2C_MemoryTransmit_TXE_BTF+0x2e>
 8003c14:	2a21      	cmp	r2, #33	; 0x21
 8003c16:	d1e4      	bne.n	8003be2 <I2C_MemoryTransmit_TXE_BTF+0x2e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c18:	6802      	ldr	r2, [r0, #0]
{
 8003c1a:	b510      	push	{r4, lr}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c1c:	6854      	ldr	r4, [r2, #4]
 8003c1e:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 8003c22:	6054      	str	r4, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c24:	6814      	ldr	r4, [r2, #0]
 8003c26:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8003c2a:	6014      	str	r4, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8003c2c:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c2e:	6301      	str	r1, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003c30:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c34:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003c38:	f7ff ffba 	bl	8003bb0 <HAL_I2C_MemTxCpltCallback>
}
 8003c3c:	bd10      	pop	{r4, pc}
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003c3e:	2a21      	cmp	r2, #33	; 0x21
 8003c40:	d00a      	beq.n	8003c58 <I2C_MemoryTransmit_TXE_BTF+0xa4>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003c42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c44:	4770      	bx	lr
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003c46:	6801      	ldr	r1, [r0, #0]
 8003c48:	680a      	ldr	r2, [r1, #0]
 8003c4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c4e:	600a      	str	r2, [r1, #0]
      hi2c->EventCount++;
 8003c50:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003c52:	3201      	adds	r2, #1
 8003c54:	6502      	str	r2, [r0, #80]	; 0x50
 8003c56:	4770      	bx	lr
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c58:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003c5a:	6802      	ldr	r2, [r0, #0]
 8003c5c:	f811 0b01 	ldrb.w	r0, [r1], #1
 8003c60:	6110      	str	r0, [r2, #16]
      hi2c->XferCount--;
 8003c62:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003c64:	6259      	str	r1, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003c66:	3a01      	subs	r2, #1
 8003c68:	b292      	uxth	r2, r2
 8003c6a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop

08003c70 <HAL_I2C_MemRxCpltCallback>:
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop

08003c74 <HAL_I2C_ErrorCallback>:
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop

08003c78 <HAL_I2C_AbortCpltCallback>:
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop

08003c7c <I2C_DMAAbort>:
{
 8003c7c:	b570      	push	{r4, r5, r6, lr}
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003c7e:	4b3a      	ldr	r3, [pc, #232]	; (8003d68 <I2C_DMAAbort+0xec>)
 8003c80:	493a      	ldr	r1, [pc, #232]	; (8003d6c <I2C_DMAAbort+0xf0>)
 8003c82:	681b      	ldr	r3, [r3, #0]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003c84:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8003c86:	b082      	sub	sp, #8
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003c88:	08db      	lsrs	r3, r3, #3
  __IO uint32_t count = 0U;
 8003c8a:	2200      	movs	r2, #0
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003c8c:	fba1 1303 	umull	r1, r3, r1, r3
  __IO uint32_t count = 0U;
 8003c90:	9201      	str	r2, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003c92:	0a1b      	lsrs	r3, r3, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c94:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003c98:	6802      	ldr	r2, [r0, #0]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003c9a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003c9e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ca2:	b2c9      	uxtb	r1, r1
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003ca4:	9301      	str	r3, [sp, #4]
 8003ca6:	e005      	b.n	8003cb4 <I2C_DMAAbort+0x38>
    count--;
 8003ca8:	9b01      	ldr	r3, [sp, #4]
 8003caa:	3b01      	subs	r3, #1
 8003cac:	9301      	str	r3, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003cae:	6813      	ldr	r3, [r2, #0]
 8003cb0:	059b      	lsls	r3, r3, #22
 8003cb2:	d506      	bpl.n	8003cc2 <I2C_DMAAbort+0x46>
    if (count == 0U)
 8003cb4:	9b01      	ldr	r3, [sp, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1f6      	bne.n	8003ca8 <I2C_DMAAbort+0x2c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cba:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003cbc:	f043 0320 	orr.w	r3, r3, #32
 8003cc0:	6403      	str	r3, [r0, #64]	; 0x40
  if (hi2c->hdmatx != NULL)
 8003cc2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003cc4:	b34c      	cbz	r4, 8003d1a <I2C_DMAAbort+0x9e>
  if (hi2c->hdmarx != NULL)
 8003cc6:	6b83      	ldr	r3, [r0, #56]	; 0x38
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003cc8:	2500      	movs	r5, #0
 8003cca:	63e5      	str	r5, [r4, #60]	; 0x3c
  if (hi2c->hdmarx != NULL)
 8003ccc:	b1f3      	cbz	r3, 8003d0c <I2C_DMAAbort+0x90>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cce:	6816      	ldr	r6, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003cd0:	63dd      	str	r5, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cd2:	f426 6680 	bic.w	r6, r6, #1024	; 0x400
 8003cd6:	6016      	str	r6, [r2, #0]
  hi2c->XferCount = 0U;
 8003cd8:	8545      	strh	r5, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003cda:	6525      	str	r5, [r4, #80]	; 0x50
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003cdc:	2400      	movs	r4, #0
 8003cde:	651c      	str	r4, [r3, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8003ce0:	6813      	ldr	r3, [r2, #0]
 8003ce2:	f023 0301 	bic.w	r3, r3, #1
 8003ce6:	6013      	str	r3, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003ce8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003cec:	2b60      	cmp	r3, #96	; 0x60
 8003cee:	d02a      	beq.n	8003d46 <I2C_DMAAbort+0xca>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003cf0:	f001 0128 	and.w	r1, r1, #40	; 0x28
 8003cf4:	2928      	cmp	r1, #40	; 0x28
 8003cf6:	d019      	beq.n	8003d2c <I2C_DMAAbort+0xb0>
      hi2c->State = HAL_I2C_STATE_READY;
 8003cf8:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cfa:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003cfc:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d00:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003d04:	f7ff ffb6 	bl	8003c74 <HAL_I2C_ErrorCallback>
}
 8003d08:	b002      	add	sp, #8
 8003d0a:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d0c:	6815      	ldr	r5, [r2, #0]
 8003d0e:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8003d12:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003d14:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003d16:	6523      	str	r3, [r4, #80]	; 0x50
  if (hi2c->hdmarx != NULL)
 8003d18:	e7e2      	b.n	8003ce0 <I2C_DMAAbort+0x64>
  if (hi2c->hdmarx != NULL)
 8003d1a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003d1c:	b1f3      	cbz	r3, 8003d5c <I2C_DMAAbort+0xe0>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d1e:	6815      	ldr	r5, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003d20:	63dc      	str	r4, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d22:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8003d26:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003d28:	8544      	strh	r4, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8003d2a:	e7d7      	b.n	8003cdc <I2C_DMAAbort+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8003d2c:	6813      	ldr	r3, [r2, #0]
 8003d2e:	f043 0301 	orr.w	r3, r3, #1
 8003d32:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d34:	6813      	ldr	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d36:	2400      	movs	r4, #0
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d38:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d3c:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d3e:	6304      	str	r4, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d40:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
 8003d44:	e7de      	b.n	8003d04 <I2C_DMAAbort+0x88>
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003d46:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8003d48:	2220      	movs	r2, #32
 8003d4a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003d4e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003d52:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8003d54:	f7ff ff90 	bl	8003c78 <HAL_I2C_AbortCpltCallback>
}
 8003d58:	b002      	add	sp, #8
 8003d5a:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d5c:	6814      	ldr	r4, [r2, #0]
 8003d5e:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8003d62:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 8003d64:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8003d66:	e7bb      	b.n	8003ce0 <I2C_DMAAbort+0x64>
 8003d68:	20000048 	.word	0x20000048
 8003d6c:	14f8b589 	.word	0x14f8b589

08003d70 <I2C_ITError>:
{
 8003d70:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d72:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003d76:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003d7a:	2b10      	cmp	r3, #16
{
 8003d7c:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d7e:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003d80:	d039      	beq.n	8003df6 <I2C_ITError+0x86>
 8003d82:	b2d9      	uxtb	r1, r3
 8003d84:	2940      	cmp	r1, #64	; 0x40
 8003d86:	d036      	beq.n	8003df6 <I2C_ITError+0x86>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d88:	f002 0128 	and.w	r1, r2, #40	; 0x28
 8003d8c:	2928      	cmp	r1, #40	; 0x28
 8003d8e:	d03d      	beq.n	8003e0c <I2C_ITError+0x9c>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003d90:	6823      	ldr	r3, [r4, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003d92:	6859      	ldr	r1, [r3, #4]
 8003d94:	0508      	lsls	r0, r1, #20
 8003d96:	d407      	bmi.n	8003da8 <I2C_ITError+0x38>
 8003d98:	2a60      	cmp	r2, #96	; 0x60
 8003d9a:	d005      	beq.n	8003da8 <I2C_ITError+0x38>
      hi2c->State = HAL_I2C_STATE_READY;
 8003d9c:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d9e:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003da0:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003da4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8003da8:	2200      	movs	r2, #0
 8003daa:	6322      	str	r2, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003dac:	685a      	ldr	r2, [r3, #4]
 8003dae:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8003db2:	d134      	bne.n	8003e1e <I2C_ITError+0xae>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003db4:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8003db8:	2960      	cmp	r1, #96	; 0x60
 8003dba:	d075      	beq.n	8003ea8 <I2C_ITError+0x138>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003dbc:	695a      	ldr	r2, [r3, #20]
 8003dbe:	0650      	lsls	r0, r2, #25
 8003dc0:	d505      	bpl.n	8003dce <I2C_ITError+0x5e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dc2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003dc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003dca:	3301      	adds	r3, #1
 8003dcc:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8003dce:	4620      	mov	r0, r4
 8003dd0:	f7ff ff50 	bl	8003c74 <HAL_I2C_ErrorCallback>
  CurrentError = hi2c->ErrorCode;
 8003dd4:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003dd6:	0719      	lsls	r1, r3, #28
 8003dd8:	d004      	beq.n	8003de4 <I2C_ITError+0x74>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003dda:	6822      	ldr	r2, [r4, #0]
 8003ddc:	6853      	ldr	r3, [r2, #4]
 8003dde:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003de2:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 8003de4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003de8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003dea:	0752      	lsls	r2, r2, #29
  CurrentState = hi2c->State;
 8003dec:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003dee:	d501      	bpl.n	8003df4 <I2C_ITError+0x84>
 8003df0:	2b28      	cmp	r3, #40	; 0x28
 8003df2:	d02f      	beq.n	8003e54 <I2C_ITError+0xe4>
}
 8003df4:	bd10      	pop	{r4, pc}
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003df6:	2a22      	cmp	r2, #34	; 0x22
 8003df8:	d1c6      	bne.n	8003d88 <I2C_ITError+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003dfa:	6823      	ldr	r3, [r4, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e02:	601a      	str	r2, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003e04:	685a      	ldr	r2, [r3, #4]
 8003e06:	0512      	lsls	r2, r2, #20
 8003e08:	d5c8      	bpl.n	8003d9c <I2C_ITError+0x2c>
 8003e0a:	e7cd      	b.n	8003da8 <I2C_ITError+0x38>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003e10:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e12:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8003e1c:	d0ca      	beq.n	8003db4 <I2C_ITError+0x44>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003e1e:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003e20:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003e22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e26:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003e28:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d01e      	beq.n	8003e6e <I2C_ITError+0xfe>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003e30:	4b28      	ldr	r3, [pc, #160]	; (8003ed4 <I2C_ITError+0x164>)
 8003e32:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003e34:	f7fe fee4 	bl	8002c00 <HAL_DMA_Abort_IT>
 8003e38:	2800      	cmp	r0, #0
 8003e3a:	d0cb      	beq.n	8003dd4 <I2C_ITError+0x64>
        __HAL_I2C_DISABLE(hi2c);
 8003e3c:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003e3e:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8003e40:	6813      	ldr	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003e42:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8003e44:	f023 0301 	bic.w	r3, r3, #1
 8003e48:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003e4a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003e4e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003e50:	4798      	blx	r3
 8003e52:	e7bf      	b.n	8003dd4 <I2C_ITError+0x64>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e54:	2300      	movs	r3, #0
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003e56:	4920      	ldr	r1, [pc, #128]	; (8003ed8 <I2C_ITError+0x168>)
 8003e58:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 8003e5a:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e5c:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8003e5e:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8003e60:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003e64:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8003e68:	f7ff fea0 	bl	8003bac <HAL_I2C_ListenCpltCallback>
}
 8003e6c:	bd10      	pop	{r4, pc}
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003e6e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003e70:	4b18      	ldr	r3, [pc, #96]	; (8003ed4 <I2C_ITError+0x164>)
 8003e72:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003e74:	f7fe fec4 	bl	8002c00 <HAL_DMA_Abort_IT>
 8003e78:	2800      	cmp	r0, #0
 8003e7a:	d0ab      	beq.n	8003dd4 <I2C_ITError+0x64>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003e7c:	6823      	ldr	r3, [r4, #0]
 8003e7e:	695a      	ldr	r2, [r3, #20]
 8003e80:	0651      	lsls	r1, r2, #25
 8003e82:	d506      	bpl.n	8003e92 <I2C_ITError+0x122>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e84:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 8003e8a:	6a62      	ldr	r2, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8003e8c:	6823      	ldr	r3, [r4, #0]
          hi2c->pBuffPtr++;
 8003e8e:	3201      	adds	r2, #1
 8003e90:	6262      	str	r2, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8003e92:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003e94:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8003e96:	f022 0201 	bic.w	r2, r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 8003e9a:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8003e9c:	601a      	str	r2, [r3, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003e9e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003ea2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003ea4:	4798      	blx	r3
 8003ea6:	e795      	b.n	8003dd4 <I2C_ITError+0x64>
    hi2c->State = HAL_I2C_STATE_READY;
 8003ea8:	2120      	movs	r1, #32
 8003eaa:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eae:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003eb0:	695a      	ldr	r2, [r3, #20]
 8003eb2:	0652      	lsls	r2, r2, #25
 8003eb4:	d506      	bpl.n	8003ec4 <I2C_ITError+0x154>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eb6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003ebc:	6a62      	ldr	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8003ebe:	6823      	ldr	r3, [r4, #0]
      hi2c->pBuffPtr++;
 8003ec0:	3201      	adds	r2, #1
 8003ec2:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	f022 0201 	bic.w	r2, r2, #1
    HAL_I2C_AbortCpltCallback(hi2c);
 8003eca:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 8003ecc:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8003ece:	f7ff fed3 	bl	8003c78 <HAL_I2C_AbortCpltCallback>
 8003ed2:	e77f      	b.n	8003dd4 <I2C_ITError+0x64>
 8003ed4:	08003c7d 	.word	0x08003c7d
 8003ed8:	ffff0000 	.word	0xffff0000

08003edc <HAL_I2C_EV_IRQHandler>:
{
 8003edc:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003ede:	6803      	ldr	r3, [r0, #0]
{
 8003ee0:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003ee2:	6858      	ldr	r0, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003ee4:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003ee6:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003eea:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003eee:	2910      	cmp	r1, #16
{
 8003ef0:	b08e      	sub	sp, #56	; 0x38
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ef2:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003ef4:	fa5f fc81 	uxtb.w	ip, r1
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003ef8:	d024      	beq.n	8003f44 <HAL_I2C_EV_IRQHandler+0x68>
 8003efa:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
 8003efe:	d021      	beq.n	8003f44 <HAL_I2C_EV_IRQHandler+0x68>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003f00:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003f02:	2900      	cmp	r1, #0
 8003f04:	f000 8096 	beq.w	8004034 <HAL_I2C_EV_IRQHandler+0x158>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003f08:	6959      	ldr	r1, [r3, #20]
  uint32_t sr2itflags               = 0U;
 8003f0a:	2500      	movs	r5, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f0c:	f011 0f02 	tst.w	r1, #2
 8003f10:	f3c1 0640 	ubfx	r6, r1, #1, #1
 8003f14:	d059      	beq.n	8003fca <HAL_I2C_EV_IRQHandler+0xee>
 8003f16:	0586      	lsls	r6, r0, #22
 8003f18:	d559      	bpl.n	8003fce <HAL_I2C_EV_IRQHandler+0xf2>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003f1a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003f1c:	b102      	cbz	r2, 8003f20 <HAL_I2C_EV_IRQHandler+0x44>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003f1e:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f20:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003f24:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8003f28:	2a28      	cmp	r2, #40	; 0x28
 8003f2a:	f000 821f 	beq.w	800436c <HAL_I2C_EV_IRQHandler+0x490>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f2e:	2200      	movs	r2, #0
 8003f30:	920c      	str	r2, [sp, #48]	; 0x30
 8003f32:	6959      	ldr	r1, [r3, #20]
 8003f34:	910c      	str	r1, [sp, #48]	; 0x30
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	930c      	str	r3, [sp, #48]	; 0x30
 8003f3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003f3c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8003f40:	b00e      	add	sp, #56	; 0x38
 8003f42:	bd70      	pop	{r4, r5, r6, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003f44:	699e      	ldr	r6, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003f46:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003f48:	f011 0f01 	tst.w	r1, #1
 8003f4c:	d11a      	bne.n	8003f84 <HAL_I2C_EV_IRQHandler+0xa8>
 8003f4e:	f5b5 0f2a 	cmp.w	r5, #11141120	; 0xaa0000
 8003f52:	d0f5      	beq.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
 8003f54:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 8003f58:	d0f2      	beq.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f5a:	070d      	lsls	r5, r1, #28
 8003f5c:	d56d      	bpl.n	800403a <HAL_I2C_EV_IRQHandler+0x15e>
 8003f5e:	0585      	lsls	r5, r0, #22
 8003f60:	f140 8083 	bpl.w	800406a <HAL_I2C_EV_IRQHandler+0x18e>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003f64:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003f66:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f68:	b2d2      	uxtb	r2, r2
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003f6a:	611a      	str	r2, [r3, #16]
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003f6c:	2900      	cmp	r1, #0
 8003f6e:	f000 81e4 	beq.w	800433a <HAL_I2C_EV_IRQHandler+0x45e>
 8003f72:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8003f74:	2a00      	cmp	r2, #0
 8003f76:	f000 81e0 	beq.w	800433a <HAL_I2C_EV_IRQHandler+0x45e>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003f7a:	685a      	ldr	r2, [r3, #4]
 8003f7c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f80:	605a      	str	r2, [r3, #4]
 8003f82:	e7dd      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f84:	0585      	lsls	r5, r0, #22
 8003f86:	d56e      	bpl.n	8004066 <HAL_I2C_EV_IRQHandler+0x18a>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8003f88:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003f8a:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8003f8e:	f000 81ea 	beq.w	8004366 <HAL_I2C_EV_IRQHandler+0x48a>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8003f92:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003f94:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003f98:	bf04      	itt	eq
 8003f9a:	2208      	moveq	r2, #8
 8003f9c:	62e2      	streq	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f9e:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8003fa2:	2a40      	cmp	r2, #64	; 0x40
 8003fa4:	f000 81d8 	beq.w	8004358 <HAL_I2C_EV_IRQHandler+0x47c>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fa8:	6922      	ldr	r2, [r4, #16]
 8003faa:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8003fae:	f000 81b3 	beq.w	8004318 <HAL_I2C_EV_IRQHandler+0x43c>
      if (hi2c->EventCount == 0U)
 8003fb2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003fb4:	2a00      	cmp	r2, #0
 8003fb6:	f040 81ef 	bne.w	8004398 <HAL_I2C_EV_IRQHandler+0x4bc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003fba:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003fbc:	11d2      	asrs	r2, r2, #7
 8003fbe:	f002 0206 	and.w	r2, r2, #6
 8003fc2:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8003fc6:	611a      	str	r2, [r3, #16]
 8003fc8:	e7ba      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fca:	06cd      	lsls	r5, r1, #27
 8003fcc:	d47c      	bmi.n	80040c8 <HAL_I2C_EV_IRQHandler+0x1ec>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003fce:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 8003fd2:	2a21      	cmp	r2, #33	; 0x21
 8003fd4:	f000 80f5 	beq.w	80041c2 <HAL_I2C_EV_IRQHandler+0x2e6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003fd8:	064e      	lsls	r6, r1, #25
 8003fda:	f140 8132 	bpl.w	8004242 <HAL_I2C_EV_IRQHandler+0x366>
 8003fde:	0545      	lsls	r5, r0, #21
 8003fe0:	f140 812f 	bpl.w	8004242 <HAL_I2C_EV_IRQHandler+0x366>
 8003fe4:	0749      	lsls	r1, r1, #29
 8003fe6:	f100 812f 	bmi.w	8004248 <HAL_I2C_EV_IRQHandler+0x36c>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003fea:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8003fee:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003ff0:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ff2:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 8003ff4:	2a00      	cmp	r2, #0
 8003ff6:	d0a3      	beq.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ff8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8003ffe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8004000:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8004002:	3b01      	subs	r3, #1
 8004004:	b29b      	uxth	r3, r3
 8004006:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004008:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 800400a:	3201      	adds	r2, #1
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800400c:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 800400e:	6262      	str	r2, [r4, #36]	; 0x24
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004010:	2b00      	cmp	r3, #0
 8004012:	d195      	bne.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
 8004014:	292a      	cmp	r1, #42	; 0x2a
 8004016:	d193      	bne.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004018:	6822      	ldr	r2, [r4, #0]
 800401a:	6853      	ldr	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800401c:	2522      	movs	r5, #34	; 0x22
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800401e:	2128      	movs	r1, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004020:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004024:	6053      	str	r3, [r2, #4]
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004026:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004028:	6325      	str	r5, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800402a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800402e:	f7ff fdb9 	bl	8003ba4 <HAL_I2C_SlaveRxCpltCallback>
 8004032:	e785      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004034:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004036:	6959      	ldr	r1, [r3, #20]
 8004038:	e768      	b.n	8003f0c <HAL_I2C_EV_IRQHandler+0x30>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800403a:	078d      	lsls	r5, r1, #30
 800403c:	d515      	bpl.n	800406a <HAL_I2C_EV_IRQHandler+0x18e>
 800403e:	0585      	lsls	r5, r0, #22
 8004040:	d513      	bpl.n	800406a <HAL_I2C_EV_IRQHandler+0x18e>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004042:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004046:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004048:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800404a:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 800404e:	2922      	cmp	r1, #34	; 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004050:	b2d2      	uxtb	r2, r2
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004052:	f000 81b3 	beq.w	80043bc <HAL_I2C_EV_IRQHandler+0x4e0>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004056:	2200      	movs	r2, #0
 8004058:	920a      	str	r2, [sp, #40]	; 0x28
 800405a:	695a      	ldr	r2, [r3, #20]
 800405c:	920a      	str	r2, [sp, #40]	; 0x28
 800405e:	699b      	ldr	r3, [r3, #24]
 8004060:	930a      	str	r3, [sp, #40]	; 0x28
 8004062:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004064:	e76c      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004066:	070d      	lsls	r5, r1, #28
 8004068:	d5e7      	bpl.n	800403a <HAL_I2C_EV_IRQHandler+0x15e>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800406a:	0775      	lsls	r5, r6, #29
 800406c:	f140 80f5 	bpl.w	800425a <HAL_I2C_EV_IRQHandler+0x37e>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004070:	685d      	ldr	r5, [r3, #4]
 8004072:	052e      	lsls	r6, r5, #20
 8004074:	f53f af64 	bmi.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004078:	060d      	lsls	r5, r1, #24
 800407a:	f140 8115 	bpl.w	80042a8 <HAL_I2C_EV_IRQHandler+0x3cc>
 800407e:	0546      	lsls	r6, r0, #21
 8004080:	f140 8112 	bpl.w	80042a8 <HAL_I2C_EV_IRQHandler+0x3cc>
 8004084:	074d      	lsls	r5, r1, #29
 8004086:	f100 8112 	bmi.w	80042ae <HAL_I2C_EV_IRQHandler+0x3d2>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800408a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800408e:	8d20      	ldrh	r0, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004090:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004094:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004096:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004098:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800409a:	2800      	cmp	r0, #0
 800409c:	f040 823b 	bne.w	8004516 <HAL_I2C_EV_IRQHandler+0x63a>
 80040a0:	2a21      	cmp	r2, #33	; 0x21
 80040a2:	f000 8341 	beq.w	8004728 <HAL_I2C_EV_IRQHandler+0x84c>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80040a6:	2940      	cmp	r1, #64	; 0x40
 80040a8:	f47f af4a 	bne.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80040ac:	2a22      	cmp	r2, #34	; 0x22
 80040ae:	f47f af47 	bne.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    if (hi2c->XferCount == 0U)
 80040b2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80040b4:	b292      	uxth	r2, r2
 80040b6:	2a00      	cmp	r2, #0
 80040b8:	f000 8270 	beq.w	800459c <HAL_I2C_EV_IRQHandler+0x6c0>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80040bc:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80040c0:	2a40      	cmp	r2, #64	; 0x40
 80040c2:	f040 80b4 	bne.w	800422e <HAL_I2C_EV_IRQHandler+0x352>
 80040c6:	e0fc      	b.n	80042c2 <HAL_I2C_EV_IRQHandler+0x3e6>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040c8:	0585      	lsls	r5, r0, #22
 80040ca:	d580      	bpl.n	8003fce <HAL_I2C_EV_IRQHandler+0xf2>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80040cc:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040d0:	685a      	ldr	r2, [r3, #4]
 80040d2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80040d6:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80040d8:	960d      	str	r6, [sp, #52]	; 0x34
 80040da:	695a      	ldr	r2, [r3, #20]
 80040dc:	920d      	str	r2, [sp, #52]	; 0x34
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	f042 0201 	orr.w	r2, r2, #1
 80040e4:	601a      	str	r2, [r3, #0]
 80040e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040ee:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80040f0:	685a      	ldr	r2, [r3, #4]
 80040f2:	0511      	lsls	r1, r2, #20
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80040f4:	b2ed      	uxtb	r5, r5
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80040f6:	d521      	bpl.n	800413c <HAL_I2C_EV_IRQHandler+0x260>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80040f8:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 80040fc:	2a22      	cmp	r2, #34	; 0x22
 80040fe:	f000 817a 	beq.w	80043f6 <HAL_I2C_EV_IRQHandler+0x51a>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004102:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004104:	6802      	ldr	r2, [r0, #0]
 8004106:	6852      	ldr	r2, [r2, #4]
 8004108:	b292      	uxth	r2, r2
 800410a:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 800410c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800410e:	b292      	uxth	r2, r2
 8004110:	b11a      	cbz	r2, 800411a <HAL_I2C_EV_IRQHandler+0x23e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004112:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004114:	f042 0204 	orr.w	r2, r2, #4
 8004118:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004120:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004122:	f7fe fe6f 	bl	8002e04 <HAL_DMA_GetState>
 8004126:	2801      	cmp	r0, #1
 8004128:	d008      	beq.n	800413c <HAL_I2C_EV_IRQHandler+0x260>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800412a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800412c:	4b99      	ldr	r3, [pc, #612]	; (8004394 <HAL_I2C_EV_IRQHandler+0x4b8>)
 800412e:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004130:	f7fe fd66 	bl	8002c00 <HAL_DMA_Abort_IT>
 8004134:	b110      	cbz	r0, 800413c <HAL_I2C_EV_IRQHandler+0x260>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004136:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004138:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800413a:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 800413c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800413e:	b29b      	uxth	r3, r3
 8004140:	b313      	cbz	r3, 8004188 <HAL_I2C_EV_IRQHandler+0x2ac>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004142:	6823      	ldr	r3, [r4, #0]
 8004144:	695a      	ldr	r2, [r3, #20]
 8004146:	0752      	lsls	r2, r2, #29
 8004148:	d50a      	bpl.n	8004160 <HAL_I2C_EV_IRQHandler+0x284>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800414a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8004150:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004152:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004154:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 8004156:	1c59      	adds	r1, r3, #1
      hi2c->XferCount--;
 8004158:	b292      	uxth	r2, r2
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800415a:	6823      	ldr	r3, [r4, #0]
      hi2c->pBuffPtr++;
 800415c:	6261      	str	r1, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800415e:	8562      	strh	r2, [r4, #42]	; 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004160:	695a      	ldr	r2, [r3, #20]
 8004162:	0656      	lsls	r6, r2, #25
 8004164:	d509      	bpl.n	800417a <HAL_I2C_EV_IRQHandler+0x29e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004166:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004168:	691b      	ldr	r3, [r3, #16]
 800416a:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 800416c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800416e:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004170:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 8004172:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8004174:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8004176:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004178:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 800417a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800417c:	b29b      	uxth	r3, r3
 800417e:	b11b      	cbz	r3, 8004188 <HAL_I2C_EV_IRQHandler+0x2ac>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004180:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004182:	f043 0304 	orr.w	r3, r3, #4
 8004186:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004188:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800418a:	2b00      	cmp	r3, #0
 800418c:	f040 80de 	bne.w	800434c <HAL_I2C_EV_IRQHandler+0x470>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004190:	2d2a      	cmp	r5, #42	; 0x2a
 8004192:	f000 8151 	beq.w	8004438 <HAL_I2C_EV_IRQHandler+0x55c>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004196:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800419a:	2b28      	cmp	r3, #40	; 0x28
 800419c:	f000 8154 	beq.w	8004448 <HAL_I2C_EV_IRQHandler+0x56c>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80041a0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80041a2:	2b22      	cmp	r3, #34	; 0x22
 80041a4:	d002      	beq.n	80041ac <HAL_I2C_EV_IRQHandler+0x2d0>
 80041a6:	2d22      	cmp	r5, #34	; 0x22
 80041a8:	f47f aeca 	bne.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
        hi2c->PreviousState = I2C_STATE_NONE;
 80041ac:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 80041ae:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80041b0:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80041b2:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 80041b4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80041b8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80041bc:	f7ff fcf2 	bl	8003ba4 <HAL_I2C_SlaveRxCpltCallback>
 80041c0:	e6be      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041c2:	060d      	lsls	r5, r1, #24
 80041c4:	d528      	bpl.n	8004218 <HAL_I2C_EV_IRQHandler+0x33c>
 80041c6:	0546      	lsls	r6, r0, #21
 80041c8:	d526      	bpl.n	8004218 <HAL_I2C_EV_IRQHandler+0x33c>
 80041ca:	074d      	lsls	r5, r1, #29
 80041cc:	d427      	bmi.n	800421e <HAL_I2C_EV_IRQHandler+0x342>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041ce:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 80041d2:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80041d4:	b289      	uxth	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041d6:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 80041d8:	2900      	cmp	r1, #0
 80041da:	f43f aeb1 	beq.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041de:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80041e0:	f811 5b01 	ldrb.w	r5, [r1], #1
 80041e4:	611d      	str	r5, [r3, #16]
    hi2c->pBuffPtr++;
 80041e6:	6261      	str	r1, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80041e8:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80041ea:	3901      	subs	r1, #1
 80041ec:	b289      	uxth	r1, r1
 80041ee:	8561      	strh	r1, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80041f0:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80041f2:	b289      	uxth	r1, r1
 80041f4:	2900      	cmp	r1, #0
 80041f6:	f47f aea3 	bne.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
 80041fa:	2829      	cmp	r0, #41	; 0x29
 80041fc:	f47f aea0 	bne.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004200:	6859      	ldr	r1, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004202:	2528      	movs	r5, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004204:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004208:	6059      	str	r1, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800420a:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800420c:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800420e:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004212:	f7ff fcc5 	bl	8003ba0 <HAL_I2C_SlaveTxCpltCallback>
 8004216:	e693      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004218:	0749      	lsls	r1, r1, #29
 800421a:	f57f ae91 	bpl.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
 800421e:	0582      	lsls	r2, r0, #22
 8004220:	f57f ae8e 	bpl.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
  if (hi2c->XferCount != 0U)
 8004224:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004226:	b292      	uxth	r2, r2
 8004228:	2a00      	cmp	r2, #0
 800422a:	f43f ae89 	beq.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800422e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004230:	f812 1b01 	ldrb.w	r1, [r2], #1
 8004234:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 8004236:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8004238:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 800423a:	3b01      	subs	r3, #1
 800423c:	b29b      	uxth	r3, r3
 800423e:	8563      	strh	r3, [r4, #42]	; 0x2a
 8004240:	e67e      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004242:	074a      	lsls	r2, r1, #29
 8004244:	f57f ae7c 	bpl.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
 8004248:	0586      	lsls	r6, r0, #22
 800424a:	f57f ae79 	bpl.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
  if (hi2c->XferCount != 0U)
 800424e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004250:	b292      	uxth	r2, r2
 8004252:	2a00      	cmp	r2, #0
 8004254:	f43f ae74 	beq.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
 8004258:	e01b      	b.n	8004292 <HAL_I2C_EV_IRQHandler+0x3b6>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	0515      	lsls	r5, r2, #20
 800425e:	f53f ae6f 	bmi.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004262:	064a      	lsls	r2, r1, #25
 8004264:	d433      	bmi.n	80042ce <HAL_I2C_EV_IRQHandler+0x3f2>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004266:	0749      	lsls	r1, r1, #29
 8004268:	f57f ae6a 	bpl.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
 800426c:	0582      	lsls	r2, r0, #22
 800426e:	f57f ae67 	bpl.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004272:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 8004274:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004276:	b292      	uxth	r2, r2
 8004278:	2a04      	cmp	r2, #4
 800427a:	f000 8119 	beq.w	80044b0 <HAL_I2C_EV_IRQHandler+0x5d4>
  else if (hi2c->XferCount == 3U)
 800427e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004280:	b292      	uxth	r2, r2
 8004282:	2a03      	cmp	r2, #3
 8004284:	f000 8159 	beq.w	800453a <HAL_I2C_EV_IRQHandler+0x65e>
  else if (hi2c->XferCount == 2U)
 8004288:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800428a:	b292      	uxth	r2, r2
 800428c:	2a02      	cmp	r2, #2
 800428e:	f000 818a 	beq.w	80045a6 <HAL_I2C_EV_IRQHandler+0x6ca>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004292:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8004298:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 800429a:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 800429c:	3b01      	subs	r3, #1
    hi2c->pBuffPtr++;
 800429e:	3201      	adds	r2, #1
    hi2c->XferCount--;
 80042a0:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 80042a2:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80042a4:	8563      	strh	r3, [r4, #42]	; 0x2a
      }
 80042a6:	e64b      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042a8:	0749      	lsls	r1, r1, #29
 80042aa:	f57f ae49 	bpl.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
 80042ae:	0586      	lsls	r6, r0, #22
 80042b0:	f57f ae46 	bpl.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80042b4:	2a21      	cmp	r2, #33	; 0x21
 80042b6:	f000 8103 	beq.w	80044c0 <HAL_I2C_EV_IRQHandler+0x5e4>
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80042ba:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
 80042be:	f47f ae3f 	bne.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80042c2:	4620      	mov	r0, r4
}
 80042c4:	b00e      	add	sp, #56	; 0x38
 80042c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80042ca:	f7ff bc73 	b.w	8003bb4 <I2C_MemoryTransmit_TXE_BTF>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042ce:	0546      	lsls	r6, r0, #21
 80042d0:	d5c9      	bpl.n	8004266 <HAL_I2C_EV_IRQHandler+0x38a>
 80042d2:	074d      	lsls	r5, r1, #29
 80042d4:	f3c1 0280 	ubfx	r2, r1, #2, #1
 80042d8:	d4c8      	bmi.n	800426c <HAL_I2C_EV_IRQHandler+0x390>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80042da:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 80042de:	2922      	cmp	r1, #34	; 0x22
 80042e0:	f47f ae2e 	bne.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    tmp = hi2c->XferCount;
 80042e4:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80042e6:	b289      	uxth	r1, r1
    if (tmp > 3U)
 80042e8:	2903      	cmp	r1, #3
 80042ea:	f240 81cc 	bls.w	8004686 <HAL_I2C_EV_IRQHandler+0x7aa>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 80042f4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 80042f6:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80042f8:	3b01      	subs	r3, #1
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 80042fe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004300:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8004302:	3201      	adds	r2, #1
      if (hi2c->XferCount == (uint16_t)3)
 8004304:	2b03      	cmp	r3, #3
      hi2c->pBuffPtr++;
 8004306:	6262      	str	r2, [r4, #36]	; 0x24
      if (hi2c->XferCount == (uint16_t)3)
 8004308:	f47f ae1a 	bne.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800430c:	6822      	ldr	r2, [r4, #0]
 800430e:	6853      	ldr	r3, [r2, #4]
 8004310:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004314:	6053      	str	r3, [r2, #4]
 8004316:	e613      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004318:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800431c:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800431e:	6c62      	ldr	r2, [r4, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004320:	bf16      	itet	ne
 8004322:	f042 0201 	orrne.w	r2, r2, #1
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004326:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800432a:	b2d2      	uxtbne	r2, r2
 800432c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800432e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004330:	b11a      	cbz	r2, 800433a <HAL_I2C_EV_IRQHandler+0x45e>
 8004332:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004334:	2a00      	cmp	r2, #0
 8004336:	f47f ae20 	bne.w	8003f7a <HAL_I2C_EV_IRQHandler+0x9e>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800433a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800433c:	2a00      	cmp	r2, #0
 800433e:	f43f adff 	beq.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
 8004342:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004344:	2a00      	cmp	r2, #0
 8004346:	f47f ae18 	bne.w	8003f7a <HAL_I2C_EV_IRQHandler+0x9e>
 800434a:	e5f9      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    I2C_ITError(hi2c);
 800434c:	4620      	mov	r0, r4
}
 800434e:	b00e      	add	sp, #56	; 0x38
 8004350:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    I2C_ITError(hi2c);
 8004354:	f7ff bd0c 	b.w	8003d70 <I2C_ITError>
    if (hi2c->EventCount == 0U)
 8004358:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800435a:	bb4a      	cbnz	r2, 80043b0 <HAL_I2C_EV_IRQHandler+0x4d4>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800435c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800435e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004362:	611a      	str	r2, [r3, #16]
 8004364:	e5ec      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004366:	2201      	movs	r2, #1
 8004368:	62e2      	str	r2, [r4, #44]	; 0x2c
 800436a:	e618      	b.n	8003f9e <HAL_I2C_EV_IRQHandler+0xc2>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800436c:	685a      	ldr	r2, [r3, #4]
 800436e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004372:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004374:	062e      	lsls	r6, r5, #24
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004376:	ea6f 0195 	mvn.w	r1, r5, lsr #2
    __HAL_UNLOCK(hi2c);
 800437a:	f04f 0300 	mov.w	r3, #0
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800437e:	bf54      	ite	pl
 8004380:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004382:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 8004384:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004388:	f001 0101 	and.w	r1, r1, #1
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800438c:	4620      	mov	r0, r4
 800438e:	f7ff fc0b 	bl	8003ba8 <HAL_I2C_AddrCallback>
 8004392:	e5d5      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
 8004394:	08003c7d 	.word	0x08003c7d
      else if (hi2c->EventCount == 1U)
 8004398:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800439a:	2a01      	cmp	r2, #1
 800439c:	f47f add0 	bne.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80043a0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80043a2:	11d2      	asrs	r2, r2, #7
 80043a4:	f002 0206 	and.w	r2, r2, #6
 80043a8:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 80043ac:	611a      	str	r2, [r3, #16]
 80043ae:	e5c7      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80043b0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80043b2:	f042 0201 	orr.w	r2, r2, #1
 80043b6:	b2d2      	uxtb	r2, r2
 80043b8:	611a      	str	r2, [r3, #16]
 80043ba:	e5c1      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80043bc:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80043be:	b911      	cbnz	r1, 80043c6 <HAL_I2C_EV_IRQHandler+0x4ea>
 80043c0:	2a40      	cmp	r2, #64	; 0x40
 80043c2:	f000 80a1 	beq.w	8004508 <HAL_I2C_EV_IRQHandler+0x62c>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80043c6:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80043c8:	b922      	cbnz	r2, 80043d4 <HAL_I2C_EV_IRQHandler+0x4f8>
 80043ca:	6921      	ldr	r1, [r4, #16]
 80043cc:	f5b1 4f40 	cmp.w	r1, #49152	; 0xc000
 80043d0:	f000 80a5 	beq.w	800451e <HAL_I2C_EV_IRQHandler+0x642>
      if (hi2c->XferCount == 0U)
 80043d4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80043d6:	b292      	uxth	r2, r2
 80043d8:	2a00      	cmp	r2, #0
 80043da:	d142      	bne.n	8004462 <HAL_I2C_EV_IRQHandler+0x586>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043dc:	9203      	str	r2, [sp, #12]
 80043de:	695a      	ldr	r2, [r3, #20]
 80043e0:	9203      	str	r2, [sp, #12]
 80043e2:	699a      	ldr	r2, [r3, #24]
 80043e4:	9203      	str	r2, [sp, #12]
 80043e6:	9a03      	ldr	r2, [sp, #12]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043ee:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 80043f0:	2300      	movs	r3, #0
 80043f2:	6523      	str	r3, [r4, #80]	; 0x50
 80043f4:	e5a4      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80043f6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80043f8:	6802      	ldr	r2, [r0, #0]
 80043fa:	6852      	ldr	r2, [r2, #4]
 80043fc:	b292      	uxth	r2, r2
 80043fe:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8004400:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004402:	b292      	uxth	r2, r2
 8004404:	b11a      	cbz	r2, 800440e <HAL_I2C_EV_IRQHandler+0x532>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004406:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004408:	f042 0204 	orr.w	r2, r2, #4
 800440c:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800440e:	685a      	ldr	r2, [r3, #4]
 8004410:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004414:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004416:	f7fe fcf5 	bl	8002e04 <HAL_DMA_GetState>
 800441a:	2801      	cmp	r0, #1
 800441c:	f43f ae8e 	beq.w	800413c <HAL_I2C_EV_IRQHandler+0x260>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004420:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004422:	4ba1      	ldr	r3, [pc, #644]	; (80046a8 <HAL_I2C_EV_IRQHandler+0x7cc>)
 8004424:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004426:	f7fe fbeb 	bl	8002c00 <HAL_DMA_Abort_IT>
 800442a:	2800      	cmp	r0, #0
 800442c:	f43f ae86 	beq.w	800413c <HAL_I2C_EV_IRQHandler+0x260>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004430:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004432:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004434:	4798      	blx	r3
 8004436:	e681      	b.n	800413c <HAL_I2C_EV_IRQHandler+0x260>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004438:	2228      	movs	r2, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_NONE;
 800443a:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800443c:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800443e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004442:	f7ff fbaf 	bl	8003ba4 <HAL_I2C_SlaveRxCpltCallback>
 8004446:	e6a6      	b.n	8004196 <HAL_I2C_EV_IRQHandler+0x2ba>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004448:	2300      	movs	r3, #0
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800444a:	4998      	ldr	r1, [pc, #608]	; (80046ac <HAL_I2C_EV_IRQHandler+0x7d0>)
 800444c:	62e1      	str	r1, [r4, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 800444e:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8004450:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 8004452:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 8004454:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004458:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800445c:	f7ff fba6 	bl	8003bac <HAL_I2C_ListenCpltCallback>
 8004460:	e56e      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
      else if (hi2c->XferCount == 1U)
 8004462:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004464:	b292      	uxth	r2, r2
 8004466:	2a01      	cmp	r2, #1
 8004468:	d076      	beq.n	8004558 <HAL_I2C_EV_IRQHandler+0x67c>
      else if (hi2c->XferCount == 2U)
 800446a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800446c:	b292      	uxth	r2, r2
 800446e:	2a02      	cmp	r2, #2
 8004470:	f000 80eb 	beq.w	800464a <HAL_I2C_EV_IRQHandler+0x76e>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800447a:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800447c:	685a      	ldr	r2, [r3, #4]
 800447e:	0512      	lsls	r2, r2, #20
 8004480:	d50e      	bpl.n	80044a0 <HAL_I2C_EV_IRQHandler+0x5c4>
 8004482:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8004486:	d007      	beq.n	8004498 <HAL_I2C_EV_IRQHandler+0x5bc>
 8004488:	3801      	subs	r0, #1
 800448a:	281f      	cmp	r0, #31
 800448c:	d808      	bhi.n	80044a0 <HAL_I2C_EV_IRQHandler+0x5c4>
 800448e:	4a88      	ldr	r2, [pc, #544]	; (80046b0 <HAL_I2C_EV_IRQHandler+0x7d4>)
 8004490:	fa22 f000 	lsr.w	r0, r2, r0
 8004494:	07c6      	lsls	r6, r0, #31
 8004496:	d503      	bpl.n	80044a0 <HAL_I2C_EV_IRQHandler+0x5c4>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800449e:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044a0:	2200      	movs	r2, #0
 80044a2:	9209      	str	r2, [sp, #36]	; 0x24
 80044a4:	695a      	ldr	r2, [r3, #20]
 80044a6:	9209      	str	r2, [sp, #36]	; 0x24
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	9309      	str	r3, [sp, #36]	; 0x24
 80044ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044ae:	e79f      	b.n	80043f0 <HAL_I2C_EV_IRQHandler+0x514>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80044b0:	685a      	ldr	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044b2:	6a61      	ldr	r1, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80044b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044b8:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ba:	691b      	ldr	r3, [r3, #16]
 80044bc:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 80044be:	e6eb      	b.n	8004298 <HAL_I2C_EV_IRQHandler+0x3bc>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80044c0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80044c2:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80044c6:	2a21      	cmp	r2, #33	; 0x21
 80044c8:	f47f ad3a 	bne.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    if (hi2c->XferCount != 0U)
 80044cc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80044ce:	b292      	uxth	r2, r2
 80044d0:	2a00      	cmp	r2, #0
 80044d2:	f47f aeac 	bne.w	800422e <HAL_I2C_EV_IRQHandler+0x352>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80044d6:	2908      	cmp	r1, #8
 80044d8:	f000 809f 	beq.w	800461a <HAL_I2C_EV_IRQHandler+0x73e>
 80044dc:	2920      	cmp	r1, #32
 80044de:	f000 809c 	beq.w	800461a <HAL_I2C_EV_IRQHandler+0x73e>
 80044e2:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 80044e6:	f000 8098 	beq.w	800461a <HAL_I2C_EV_IRQHandler+0x73e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044ea:	6859      	ldr	r1, [r3, #4]
 80044ec:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80044f0:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80044f2:	2011      	movs	r0, #17
        hi2c->State = HAL_I2C_STATE_READY;
 80044f4:	2320      	movs	r3, #32
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80044f6:	6320      	str	r0, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044f8:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80044fc:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 80044fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004502:	f7ff fb49 	bl	8003b98 <HAL_I2C_MasterTxCpltCallback>
 8004506:	e51b      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004508:	9101      	str	r1, [sp, #4]
 800450a:	695a      	ldr	r2, [r3, #20]
 800450c:	9201      	str	r2, [sp, #4]
 800450e:	699b      	ldr	r3, [r3, #24]
 8004510:	9301      	str	r3, [sp, #4]
 8004512:	9b01      	ldr	r3, [sp, #4]
 8004514:	e514      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004516:	2a21      	cmp	r2, #33	; 0x21
 8004518:	f43f adcb 	beq.w	80040b2 <HAL_I2C_EV_IRQHandler+0x1d6>
 800451c:	e5c3      	b.n	80040a6 <HAL_I2C_EV_IRQHandler+0x1ca>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800451e:	9202      	str	r2, [sp, #8]
 8004520:	695a      	ldr	r2, [r3, #20]
 8004522:	9202      	str	r2, [sp, #8]
 8004524:	699a      	ldr	r2, [r3, #24]
 8004526:	9202      	str	r2, [sp, #8]
 8004528:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004530:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004532:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004534:	3301      	adds	r3, #1
 8004536:	6523      	str	r3, [r4, #80]	; 0x50
 8004538:	e502      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800453a:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800453c:	2904      	cmp	r1, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800453e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004542:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004544:	f43f aea5 	beq.w	8004292 <HAL_I2C_EV_IRQHandler+0x3b6>
 8004548:	2902      	cmp	r1, #2
 800454a:	f43f aea2 	beq.w	8004292 <HAL_I2C_EV_IRQHandler+0x3b6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004554:	601a      	str	r2, [r3, #0]
 8004556:	e69c      	b.n	8004292 <HAL_I2C_EV_IRQHandler+0x3b6>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004558:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 800455c:	f000 8103 	beq.w	8004766 <HAL_I2C_EV_IRQHandler+0x88a>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004560:	2808      	cmp	r0, #8
 8004562:	f000 80d1 	beq.w	8004708 <HAL_I2C_EV_IRQHandler+0x82c>
 8004566:	2820      	cmp	r0, #32
 8004568:	f000 80ce 	beq.w	8004708 <HAL_I2C_EV_IRQHandler+0x82c>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800456c:	2d12      	cmp	r5, #18
 800456e:	f000 813d 	beq.w	80047ec <HAL_I2C_EV_IRQHandler+0x910>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004572:	2810      	cmp	r0, #16
 8004574:	f200 813c 	bhi.w	80047f0 <HAL_I2C_EV_IRQHandler+0x914>
 8004578:	4a4e      	ldr	r2, [pc, #312]	; (80046b4 <HAL_I2C_EV_IRQHandler+0x7d8>)
 800457a:	fa22 f000 	lsr.w	r0, r2, r0
 800457e:	07c1      	lsls	r1, r0, #31
 8004580:	f140 8136 	bpl.w	80047f0 <HAL_I2C_EV_IRQHandler+0x914>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800458a:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800458c:	2200      	movs	r2, #0
 800458e:	9206      	str	r2, [sp, #24]
 8004590:	695a      	ldr	r2, [r3, #20]
 8004592:	9206      	str	r2, [sp, #24]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	9306      	str	r3, [sp, #24]
 8004598:	9b06      	ldr	r3, [sp, #24]
 800459a:	e729      	b.n	80043f0 <HAL_I2C_EV_IRQHandler+0x514>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800459c:	685a      	ldr	r2, [r3, #4]
 800459e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045a2:	605a      	str	r2, [r3, #4]
 80045a4:	e4cc      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80045a6:	2901      	cmp	r1, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045a8:	681a      	ldr	r2, [r3, #0]
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80045aa:	f000 80d8 	beq.w	800475e <HAL_I2C_EV_IRQHandler+0x882>
 80045ae:	2910      	cmp	r1, #16
 80045b0:	f000 80d5 	beq.w	800475e <HAL_I2C_EV_IRQHandler+0x882>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80045b4:	2904      	cmp	r1, #4
 80045b6:	f000 810a 	beq.w	80047ce <HAL_I2C_EV_IRQHandler+0x8f2>
 80045ba:	2902      	cmp	r1, #2
 80045bc:	f000 8107 	beq.w	80047ce <HAL_I2C_EV_IRQHandler+0x8f2>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045c4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 80045cc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80045ce:	6a62      	ldr	r2, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045d0:	6821      	ldr	r1, [r4, #0]
    hi2c->XferCount--;
 80045d2:	3b01      	subs	r3, #1
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045d8:	690b      	ldr	r3, [r1, #16]
    hi2c->pBuffPtr++;
 80045da:	1c51      	adds	r1, r2, #1
 80045dc:	6261      	str	r1, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045de:	7053      	strb	r3, [r2, #1]
    hi2c->XferCount--;
 80045e0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80045e2:	6821      	ldr	r1, [r4, #0]
    hi2c->pBuffPtr++;
 80045e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80045e6:	3b01      	subs	r3, #1
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80045ec:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr++;
 80045ee:	3201      	adds	r2, #1
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80045f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    hi2c->State = HAL_I2C_STATE_READY;
 80045f4:	2020      	movs	r0, #32
    hi2c->pBuffPtr++;
 80045f6:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80045f8:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80045fa:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80045fe:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8004602:	2b40      	cmp	r3, #64	; 0x40
 8004604:	f000 80c3 	beq.w	800478e <HAL_I2C_EV_IRQHandler+0x8b2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004608:	2200      	movs	r2, #0
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800460a:	2312      	movs	r3, #18
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800460c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004610:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004612:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004614:	f7ff fac2 	bl	8003b9c <HAL_I2C_MasterRxCpltCallback>
 8004618:	e492      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800461a:	6859      	ldr	r1, [r3, #4]
 800461c:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8004620:	6059      	str	r1, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004622:	6819      	ldr	r1, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004624:	2200      	movs	r2, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8004626:	2020      	movs	r0, #32
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004628:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800462c:	6019      	str	r1, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800462e:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004630:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004634:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004638:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800463c:	2b40      	cmp	r3, #64	; 0x40
          HAL_I2C_MemTxCpltCallback(hi2c);
 800463e:	4620      	mov	r0, r4
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004640:	f47f af5f 	bne.w	8004502 <HAL_I2C_EV_IRQHandler+0x626>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004644:	f7ff fab4 	bl	8003bb0 <HAL_I2C_MemTxCpltCallback>
 8004648:	e47a      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800464a:	2810      	cmp	r0, #16
 800464c:	f240 80a8 	bls.w	80047a0 <HAL_I2C_EV_IRQHandler+0x8c4>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004656:	601a      	str	r2, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800465e:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004660:	685a      	ldr	r2, [r3, #4]
 8004662:	0516      	lsls	r6, r2, #20
 8004664:	d507      	bpl.n	8004676 <HAL_I2C_EV_IRQHandler+0x79a>
 8004666:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 800466a:	f040 80a6 	bne.w	80047ba <HAL_I2C_EV_IRQHandler+0x8de>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800466e:	685a      	ldr	r2, [r3, #4]
 8004670:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004674:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004676:	2200      	movs	r2, #0
 8004678:	9208      	str	r2, [sp, #32]
 800467a:	695a      	ldr	r2, [r3, #20]
 800467c:	9208      	str	r2, [sp, #32]
 800467e:	699b      	ldr	r3, [r3, #24]
 8004680:	9308      	str	r3, [sp, #32]
 8004682:	9b08      	ldr	r3, [sp, #32]
 8004684:	e6b4      	b.n	80043f0 <HAL_I2C_EV_IRQHandler+0x514>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004686:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8004688:	2802      	cmp	r0, #2
 800468a:	d087      	beq.n	800459c <HAL_I2C_EV_IRQHandler+0x6c0>
 800468c:	2901      	cmp	r1, #1
 800468e:	d885      	bhi.n	800459c <HAL_I2C_EV_IRQHandler+0x6c0>
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004690:	4909      	ldr	r1, [pc, #36]	; (80046b8 <HAL_I2C_EV_IRQHandler+0x7dc>)
  __IO uint32_t count = 0U;
 8004692:	920b      	str	r2, [sp, #44]	; 0x2c
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004694:	6809      	ldr	r1, [r1, #0]
 8004696:	f246 10a8 	movw	r0, #25000	; 0x61a8
 800469a:	fbb1 f1f0 	udiv	r1, r1, r0
 800469e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80046a2:	910b      	str	r1, [sp, #44]	; 0x2c
 80046a4:	e00f      	b.n	80046c6 <HAL_I2C_EV_IRQHandler+0x7ea>
 80046a6:	bf00      	nop
 80046a8:	08003c7d 	.word	0x08003c7d
 80046ac:	ffff0000 	.word	0xffff0000
 80046b0:	80008081 	.word	0x80008081
 80046b4:	00010014 	.word	0x00010014
 80046b8:	20000048 	.word	0x20000048
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	f412 7200 	ands.w	r2, r2, #512	; 0x200
 80046c2:	f000 809a 	beq.w	80047fa <HAL_I2C_EV_IRQHandler+0x91e>
    count--;
 80046c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80046c8:	3a01      	subs	r2, #1
 80046ca:	920b      	str	r2, [sp, #44]	; 0x2c
    if (count == 0U)
 80046cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80046ce:	2900      	cmp	r1, #0
 80046d0:	d1f4      	bne.n	80046bc <HAL_I2C_EV_IRQHandler+0x7e0>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046d2:	6c22      	ldr	r2, [r4, #64]	; 0x40
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046d4:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046d6:	f042 0220 	orr.w	r2, r2, #32
 80046da:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046dc:	685a      	ldr	r2, [r3, #4]
 80046de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80046e2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 80046e8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 80046ea:	6a62      	ldr	r2, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80046ec:	3b01      	subs	r3, #1
        hi2c->pBuffPtr++;
 80046ee:	3201      	adds	r2, #1
        hi2c->XferCount--;
 80046f0:	b29b      	uxth	r3, r3
        hi2c->State = HAL_I2C_STATE_READY;
 80046f2:	2020      	movs	r0, #32
        hi2c->XferCount--;
 80046f4:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 80046f6:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 80046f8:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        HAL_I2C_ErrorCallback(hi2c);
 80046fc:	4620      	mov	r0, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046fe:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004702:	f7ff fab7 	bl	8003c74 <HAL_I2C_ErrorCallback>
 8004706:	e41b      	b.n	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004708:	681a      	ldr	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800470a:	2100      	movs	r1, #0
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800470c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004710:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004712:	9107      	str	r1, [sp, #28]
 8004714:	695a      	ldr	r2, [r3, #20]
 8004716:	9207      	str	r2, [sp, #28]
 8004718:	699a      	ldr	r2, [r3, #24]
 800471a:	9207      	str	r2, [sp, #28]
 800471c:	9a07      	ldr	r2, [sp, #28]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004724:	601a      	str	r2, [r3, #0]
 8004726:	e663      	b.n	80043f0 <HAL_I2C_EV_IRQHandler+0x514>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004728:	2d08      	cmp	r5, #8
 800472a:	f43f af76 	beq.w	800461a <HAL_I2C_EV_IRQHandler+0x73e>
 800472e:	2d20      	cmp	r5, #32
 8004730:	f43f af73 	beq.w	800461a <HAL_I2C_EV_IRQHandler+0x73e>
 8004734:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
 8004738:	f43f af6f 	beq.w	800461a <HAL_I2C_EV_IRQHandler+0x73e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004742:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004744:	2011      	movs	r0, #17
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004746:	2100      	movs	r1, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8004748:	2320      	movs	r3, #32
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800474a:	6320      	str	r0, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800474c:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004750:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 8004752:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004756:	f7ff fa1f 	bl	8003b98 <HAL_I2C_MasterTxCpltCallback>
 800475a:	f7ff bbf1 	b.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800475e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	e72f      	b.n	80045c6 <HAL_I2C_EV_IRQHandler+0x6ea>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800476c:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8004774:	d02f      	beq.n	80047d6 <HAL_I2C_EV_IRQHandler+0x8fa>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004776:	681a      	ldr	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004778:	2100      	movs	r1, #0
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800477a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800477e:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004780:	9104      	str	r1, [sp, #16]
 8004782:	695a      	ldr	r2, [r3, #20]
 8004784:	9204      	str	r2, [sp, #16]
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	9304      	str	r3, [sp, #16]
 800478a:	9b04      	ldr	r3, [sp, #16]
 800478c:	e630      	b.n	80043f0 <HAL_I2C_EV_IRQHandler+0x514>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800478e:	2300      	movs	r3, #0
 8004790:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004794:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_NONE;
 8004796:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004798:	f7ff fa6a 	bl	8003c70 <HAL_I2C_MemRxCpltCallback>
 800479c:	f7ff bbd0 	b.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80047a0:	4a27      	ldr	r2, [pc, #156]	; (8004840 <HAL_I2C_EV_IRQHandler+0x964>)
 80047a2:	40c2      	lsrs	r2, r0
 80047a4:	07d2      	lsls	r2, r2, #31
 80047a6:	f57f af53 	bpl.w	8004650 <HAL_I2C_EV_IRQHandler+0x774>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80047b0:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80047b2:	685a      	ldr	r2, [r3, #4]
 80047b4:	0515      	lsls	r5, r2, #20
 80047b6:	f57f af5e 	bpl.w	8004676 <HAL_I2C_EV_IRQHandler+0x79a>
 80047ba:	3801      	subs	r0, #1
 80047bc:	281f      	cmp	r0, #31
 80047be:	f63f af5a 	bhi.w	8004676 <HAL_I2C_EV_IRQHandler+0x79a>
 80047c2:	4a20      	ldr	r2, [pc, #128]	; (8004844 <HAL_I2C_EV_IRQHandler+0x968>)
 80047c4:	40c2      	lsrs	r2, r0
 80047c6:	07d1      	lsls	r1, r2, #31
 80047c8:	f57f af55 	bpl.w	8004676 <HAL_I2C_EV_IRQHandler+0x79a>
 80047cc:	e74f      	b.n	800466e <HAL_I2C_EV_IRQHandler+0x792>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80047d2:	601a      	str	r2, [r3, #0]
 80047d4:	e6f7      	b.n	80045c6 <HAL_I2C_EV_IRQHandler+0x6ea>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047d6:	9205      	str	r2, [sp, #20]
 80047d8:	695a      	ldr	r2, [r3, #20]
 80047da:	9205      	str	r2, [sp, #20]
 80047dc:	699a      	ldr	r2, [r3, #24]
 80047de:	9205      	str	r2, [sp, #20]
 80047e0:	9a05      	ldr	r2, [sp, #20]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047e8:	601a      	str	r2, [r3, #0]
 80047ea:	e601      	b.n	80043f0 <HAL_I2C_EV_IRQHandler+0x514>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80047ec:	2801      	cmp	r0, #1
 80047ee:	d18b      	bne.n	8004708 <HAL_I2C_EV_IRQHandler+0x82c>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047f6:	601a      	str	r2, [r3, #0]
 80047f8:	e6c8      	b.n	800458c <HAL_I2C_EV_IRQHandler+0x6b0>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047fa:	6819      	ldr	r1, [r3, #0]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047fc:	6a60      	ldr	r0, [r4, #36]	; 0x24
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047fe:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004802:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004804:	6859      	ldr	r1, [r3, #4]
 8004806:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 800480a:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800480c:	691b      	ldr	r3, [r3, #16]
 800480e:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 8004810:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004812:	3b01      	subs	r3, #1
        hi2c->State = HAL_I2C_STATE_READY;
 8004814:	2120      	movs	r1, #32
        hi2c->XferCount--;
 8004816:	b29b      	uxth	r3, r3
 8004818:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800481a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->pBuffPtr++;
 800481e:	6a63      	ldr	r3, [r4, #36]	; 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004820:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
        hi2c->pBuffPtr++;
 8004824:	3301      	adds	r3, #1
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004826:	2940      	cmp	r1, #64	; 0x40
        hi2c->pBuffPtr++;
 8004828:	6263      	str	r3, [r4, #36]	; 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800482a:	f47f aeee 	bne.w	800460a <HAL_I2C_EV_IRQHandler+0x72e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800482e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004832:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_NONE;
 8004834:	6322      	str	r2, [r4, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004836:	f7ff fa1b 	bl	8003c70 <HAL_I2C_MemRxCpltCallback>
 800483a:	f7ff bb81 	b.w	8003f40 <HAL_I2C_EV_IRQHandler+0x64>
 800483e:	bf00      	nop
 8004840:	00010014 	.word	0x00010014
 8004844:	80008081 	.word	0x80008081

08004848 <HAL_I2C_ER_IRQHandler>:
{
 8004848:	b530      	push	{r4, r5, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800484a:	6803      	ldr	r3, [r0, #0]
 800484c:	695c      	ldr	r4, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800484e:	685a      	ldr	r2, [r3, #4]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004850:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004854:	05e5      	lsls	r5, r4, #23
{
 8004856:	b083      	sub	sp, #12
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004858:	fa5f fc81 	uxtb.w	ip, r1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800485c:	d533      	bpl.n	80048c6 <HAL_I2C_ER_IRQHandler+0x7e>
 800485e:	05d1      	lsls	r1, r2, #23
 8004860:	ea4f 2e12 	mov.w	lr, r2, lsr #8
 8004864:	d52f      	bpl.n	80048c6 <HAL_I2C_ER_IRQHandler+0x7e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004866:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800486a:	615a      	str	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800486c:	05a2      	lsls	r2, r4, #22
 800486e:	d43c      	bmi.n	80048ea <HAL_I2C_ER_IRQHandler+0xa2>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004870:	0562      	lsls	r2, r4, #21
 8004872:	d572      	bpl.n	800495a <HAL_I2C_ER_IRQHandler+0x112>
    error |= HAL_I2C_ERROR_BERR;
 8004874:	2101      	movs	r1, #1
    tmp2 = hi2c->XferCount;
 8004876:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
    tmp3 = hi2c->State;
 8004878:	f890 e03d 	ldrb.w	lr, [r0, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 800487c:	6b05      	ldr	r5, [r0, #48]	; 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800487e:	f1bc 0f20 	cmp.w	ip, #32
    tmp2 = hi2c->XferCount;
 8004882:	b292      	uxth	r2, r2
    tmp3 = hi2c->State;
 8004884:	fa5f fe8e 	uxtb.w	lr, lr
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004888:	d03d      	beq.n	8004906 <HAL_I2C_ER_IRQHandler+0xbe>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800488a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800488e:	f1bc 0f10 	cmp.w	ip, #16
      error |= HAL_I2C_ERROR_AF;
 8004892:	f041 0104 	orr.w	r1, r1, #4
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004896:	615a      	str	r2, [r3, #20]
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004898:	d002      	beq.n	80048a0 <HAL_I2C_ER_IRQHandler+0x58>
 800489a:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
 800489e:	d103      	bne.n	80048a8 <HAL_I2C_ER_IRQHandler+0x60>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048a6:	601a      	str	r2, [r3, #0]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80048a8:	0522      	lsls	r2, r4, #20
 80048aa:	d504      	bpl.n	80048b6 <HAL_I2C_ER_IRQHandler+0x6e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80048ac:	f46f 6200 	mvn.w	r2, #2048	; 0x800
    error |= HAL_I2C_ERROR_OVR;
 80048b0:	f041 0108 	orr.w	r1, r1, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80048b4:	615a      	str	r2, [r3, #20]
    hi2c->ErrorCode |= error;
 80048b6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80048b8:	4319      	orrs	r1, r3
 80048ba:	6401      	str	r1, [r0, #64]	; 0x40
}
 80048bc:	b003      	add	sp, #12
 80048be:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    I2C_ITError(hi2c);
 80048c2:	f7ff ba55 	b.w	8003d70 <I2C_ITError>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80048c6:	05a5      	lsls	r5, r4, #22
 80048c8:	d503      	bpl.n	80048d2 <HAL_I2C_ER_IRQHandler+0x8a>
 80048ca:	05d1      	lsls	r1, r2, #23
 80048cc:	ea4f 2e12 	mov.w	lr, r2, lsr #8
 80048d0:	d417      	bmi.n	8004902 <HAL_I2C_ER_IRQHandler+0xba>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80048d2:	0565      	lsls	r5, r4, #21
 80048d4:	f3c4 2180 	ubfx	r1, r4, #10, #1
 80048d8:	d403      	bmi.n	80048e2 <HAL_I2C_ER_IRQHandler+0x9a>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80048da:	0524      	lsls	r4, r4, #20
 80048dc:	d434      	bmi.n	8004948 <HAL_I2C_ER_IRQHandler+0x100>
}
 80048de:	b003      	add	sp, #12
 80048e0:	bd30      	pop	{r4, r5, pc}
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80048e2:	05d1      	lsls	r1, r2, #23
 80048e4:	d5fb      	bpl.n	80048de <HAL_I2C_ER_IRQHandler+0x96>
 80048e6:	2100      	movs	r1, #0
 80048e8:	e7c5      	b.n	8004876 <HAL_I2C_ER_IRQHandler+0x2e>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80048ea:	2103      	movs	r1, #3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80048ec:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80048f0:	615a      	str	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80048f2:	0562      	lsls	r2, r4, #21
 80048f4:	d4bf      	bmi.n	8004876 <HAL_I2C_ER_IRQHandler+0x2e>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80048f6:	0524      	lsls	r4, r4, #20
 80048f8:	d5dd      	bpl.n	80048b6 <HAL_I2C_ER_IRQHandler+0x6e>
 80048fa:	f01e 0f01 	tst.w	lr, #1
 80048fe:	d1d5      	bne.n	80048ac <HAL_I2C_ER_IRQHandler+0x64>
 8004900:	e7d9      	b.n	80048b6 <HAL_I2C_ER_IRQHandler+0x6e>
 8004902:	2102      	movs	r1, #2
 8004904:	e7f2      	b.n	80048ec <HAL_I2C_ER_IRQHandler+0xa4>
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004906:	b9ca      	cbnz	r2, 800493c <HAL_I2C_ER_IRQHandler+0xf4>
 8004908:	f00e 02f7 	and.w	r2, lr, #247	; 0xf7
 800490c:	2a21      	cmp	r2, #33	; 0x21
 800490e:	d004      	beq.n	800491a <HAL_I2C_ER_IRQHandler+0xd2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004910:	f1be 0f28 	cmp.w	lr, #40	; 0x28
 8004914:	d112      	bne.n	800493c <HAL_I2C_ER_IRQHandler+0xf4>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004916:	2d21      	cmp	r5, #33	; 0x21
 8004918:	d110      	bne.n	800493c <HAL_I2C_ER_IRQHandler+0xf4>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800491a:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800491e:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004920:	2d08      	cmp	r5, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004922:	b2d2      	uxtb	r2, r2
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004924:	d01e      	beq.n	8004964 <HAL_I2C_ER_IRQHandler+0x11c>
 8004926:	2d20      	cmp	r5, #32
 8004928:	d01c      	beq.n	8004964 <HAL_I2C_ER_IRQHandler+0x11c>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800492a:	2a21      	cmp	r2, #33	; 0x21
 800492c:	d037      	beq.n	800499e <HAL_I2C_ER_IRQHandler+0x156>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800492e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004932:	615a      	str	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004934:	0525      	lsls	r5, r4, #20
 8004936:	d50c      	bpl.n	8004952 <HAL_I2C_ER_IRQHandler+0x10a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004938:	6803      	ldr	r3, [r0, #0]
 800493a:	e7b7      	b.n	80048ac <HAL_I2C_ER_IRQHandler+0x64>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800493c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004940:	615a      	str	r2, [r3, #20]
      error |= HAL_I2C_ERROR_AF;
 8004942:	f041 0104 	orr.w	r1, r1, #4
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004946:	e7af      	b.n	80048a8 <HAL_I2C_ER_IRQHandler+0x60>
 8004948:	ea4f 2e12 	mov.w	lr, r2, lsr #8
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800494c:	f01e 0f01 	tst.w	lr, #1
 8004950:	d1ac      	bne.n	80048ac <HAL_I2C_ER_IRQHandler+0x64>
  if (error != HAL_I2C_ERROR_NONE)
 8004952:	2900      	cmp	r1, #0
 8004954:	d1af      	bne.n	80048b6 <HAL_I2C_ER_IRQHandler+0x6e>
}
 8004956:	b003      	add	sp, #12
 8004958:	bd30      	pop	{r4, r5, pc}
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800495a:	0525      	lsls	r5, r4, #20
    error |= HAL_I2C_ERROR_BERR;
 800495c:	f04f 0101 	mov.w	r1, #1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004960:	d4f4      	bmi.n	800494c <HAL_I2C_ER_IRQHandler+0x104>
 8004962:	e7a8      	b.n	80048b6 <HAL_I2C_ER_IRQHandler+0x6e>
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004964:	2a28      	cmp	r2, #40	; 0x28
 8004966:	d1e0      	bne.n	800492a <HAL_I2C_ER_IRQHandler+0xe2>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004968:	4a1a      	ldr	r2, [pc, #104]	; (80049d4 <HAL_I2C_ER_IRQHandler+0x18c>)
 800496a:	62c2      	str	r2, [r0, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800496c:	685a      	ldr	r2, [r3, #4]
 800496e:	9101      	str	r1, [sp, #4]
 8004970:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004974:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004976:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800497a:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800497c:	681a      	ldr	r2, [r3, #0]
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800497e:	9000      	str	r0, [sp, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004980:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004984:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004986:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8004988:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 800498a:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800498c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004990:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8004994:	f7ff f90a 	bl	8003bac <HAL_I2C_ListenCpltCallback>
 8004998:	e9dd 0100 	ldrd	r0, r1, [sp]
 800499c:	e7ca      	b.n	8004934 <HAL_I2C_ER_IRQHandler+0xec>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800499e:	4d0d      	ldr	r5, [pc, #52]	; (80049d4 <HAL_I2C_ER_IRQHandler+0x18c>)
 80049a0:	62c5      	str	r5, [r0, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80049a2:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80049a4:	2220      	movs	r2, #32
 80049a6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80049aa:	2200      	movs	r2, #0
 80049ac:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049b0:	685a      	ldr	r2, [r3, #4]
 80049b2:	9101      	str	r1, [sp, #4]
 80049b4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80049b8:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80049be:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049c0:	681a      	ldr	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80049c2:	9000      	str	r0, [sp, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049c8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80049ca:	f7ff f8e9 	bl	8003ba0 <HAL_I2C_SlaveTxCpltCallback>
 80049ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80049d2:	e7af      	b.n	8004934 <HAL_I2C_ER_IRQHandler+0xec>
 80049d4:	ffff0000 	.word	0xffff0000

080049d8 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049d8:	2800      	cmp	r0, #0
 80049da:	f000 81a2 	beq.w	8004d22 <HAL_RCC_OscConfig+0x34a>
{
 80049de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049e2:	6803      	ldr	r3, [r0, #0]
 80049e4:	07dd      	lsls	r5, r3, #31
{
 80049e6:	b082      	sub	sp, #8
 80049e8:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049ea:	d52f      	bpl.n	8004a4c <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80049ec:	499e      	ldr	r1, [pc, #632]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
 80049ee:	688a      	ldr	r2, [r1, #8]
 80049f0:	f002 020c 	and.w	r2, r2, #12
 80049f4:	2a04      	cmp	r2, #4
 80049f6:	f000 80ed 	beq.w	8004bd4 <HAL_RCC_OscConfig+0x1fc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049fa:	688a      	ldr	r2, [r1, #8]
 80049fc:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a00:	2a08      	cmp	r2, #8
 8004a02:	f000 80e3 	beq.w	8004bcc <HAL_RCC_OscConfig+0x1f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a06:	6863      	ldr	r3, [r4, #4]
 8004a08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a0c:	f000 80ec 	beq.w	8004be8 <HAL_RCC_OscConfig+0x210>
 8004a10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a14:	f000 8175 	beq.w	8004d02 <HAL_RCC_OscConfig+0x32a>
 8004a18:	4d93      	ldr	r5, [pc, #588]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
 8004a1a:	682a      	ldr	r2, [r5, #0]
 8004a1c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004a20:	602a      	str	r2, [r5, #0]
 8004a22:	682a      	ldr	r2, [r5, #0]
 8004a24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004a28:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	f040 80e1 	bne.w	8004bf2 <HAL_RCC_OscConfig+0x21a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a30:	f7fd ff7e 	bl	8002930 <HAL_GetTick>
 8004a34:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a36:	e005      	b.n	8004a44 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a38:	f7fd ff7a 	bl	8002930 <HAL_GetTick>
 8004a3c:	1b80      	subs	r0, r0, r6
 8004a3e:	2864      	cmp	r0, #100	; 0x64
 8004a40:	f200 8101 	bhi.w	8004c46 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a44:	682b      	ldr	r3, [r5, #0]
 8004a46:	039b      	lsls	r3, r3, #14
 8004a48:	d4f6      	bmi.n	8004a38 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a4a:	6823      	ldr	r3, [r4, #0]
 8004a4c:	079f      	lsls	r7, r3, #30
 8004a4e:	d528      	bpl.n	8004aa2 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a50:	4a85      	ldr	r2, [pc, #532]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
 8004a52:	6891      	ldr	r1, [r2, #8]
 8004a54:	f011 0f0c 	tst.w	r1, #12
 8004a58:	f000 8090 	beq.w	8004b7c <HAL_RCC_OscConfig+0x1a4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a5c:	6891      	ldr	r1, [r2, #8]
 8004a5e:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a62:	2908      	cmp	r1, #8
 8004a64:	f000 8086 	beq.w	8004b74 <HAL_RCC_OscConfig+0x19c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004a68:	68e3      	ldr	r3, [r4, #12]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	f000 810e 	beq.w	8004c8c <HAL_RCC_OscConfig+0x2b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a70:	4b7e      	ldr	r3, [pc, #504]	; (8004c6c <HAL_RCC_OscConfig+0x294>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a72:	4e7d      	ldr	r6, [pc, #500]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_ENABLE();
 8004a74:	2201      	movs	r2, #1
 8004a76:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004a78:	f7fd ff5a 	bl	8002930 <HAL_GetTick>
 8004a7c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a7e:	e005      	b.n	8004a8c <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a80:	f7fd ff56 	bl	8002930 <HAL_GetTick>
 8004a84:	1b40      	subs	r0, r0, r5
 8004a86:	2802      	cmp	r0, #2
 8004a88:	f200 80dd 	bhi.w	8004c46 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a8c:	6833      	ldr	r3, [r6, #0]
 8004a8e:	0798      	lsls	r0, r3, #30
 8004a90:	d5f6      	bpl.n	8004a80 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a92:	6833      	ldr	r3, [r6, #0]
 8004a94:	6922      	ldr	r2, [r4, #16]
 8004a96:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004a9a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004a9e:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004aa0:	6823      	ldr	r3, [r4, #0]
 8004aa2:	071a      	lsls	r2, r3, #28
 8004aa4:	d451      	bmi.n	8004b4a <HAL_RCC_OscConfig+0x172>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004aa6:	0758      	lsls	r0, r3, #29
 8004aa8:	d52f      	bpl.n	8004b0a <HAL_RCC_OscConfig+0x132>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004aaa:	4a6f      	ldr	r2, [pc, #444]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
 8004aac:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004aae:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8004ab2:	d07f      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x1dc>
    FlagStatus       pwrclkchanged = RESET;
 8004ab4:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ab6:	4e6e      	ldr	r6, [pc, #440]	; (8004c70 <HAL_RCC_OscConfig+0x298>)
 8004ab8:	6833      	ldr	r3, [r6, #0]
 8004aba:	05d9      	lsls	r1, r3, #23
 8004abc:	f140 80b3 	bpl.w	8004c26 <HAL_RCC_OscConfig+0x24e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ac0:	68a3      	ldr	r3, [r4, #8]
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	f000 80c3 	beq.w	8004c4e <HAL_RCC_OscConfig+0x276>
 8004ac8:	2b05      	cmp	r3, #5
 8004aca:	f000 812c 	beq.w	8004d26 <HAL_RCC_OscConfig+0x34e>
 8004ace:	4e66      	ldr	r6, [pc, #408]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
 8004ad0:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8004ad2:	f022 0201 	bic.w	r2, r2, #1
 8004ad6:	6732      	str	r2, [r6, #112]	; 0x70
 8004ad8:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8004ada:	f022 0204 	bic.w	r2, r2, #4
 8004ade:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f040 80b9 	bne.w	8004c58 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ae6:	f7fd ff23 	bl	8002930 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004aea:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8004aee:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004af0:	e005      	b.n	8004afe <HAL_RCC_OscConfig+0x126>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004af2:	f7fd ff1d 	bl	8002930 <HAL_GetTick>
 8004af6:	1bc0      	subs	r0, r0, r7
 8004af8:	4540      	cmp	r0, r8
 8004afa:	f200 80a4 	bhi.w	8004c46 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004afe:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8004b00:	0798      	lsls	r0, r3, #30
 8004b02:	d4f6      	bmi.n	8004af2 <HAL_RCC_OscConfig+0x11a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b04:	2d00      	cmp	r5, #0
 8004b06:	f040 8106 	bne.w	8004d16 <HAL_RCC_OscConfig+0x33e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b0a:	69a0      	ldr	r0, [r4, #24]
 8004b0c:	b1c8      	cbz	r0, 8004b42 <HAL_RCC_OscConfig+0x16a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b0e:	4d56      	ldr	r5, [pc, #344]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
 8004b10:	68ab      	ldr	r3, [r5, #8]
 8004b12:	f003 030c 	and.w	r3, r3, #12
 8004b16:	2b08      	cmp	r3, #8
 8004b18:	f000 80c9 	beq.w	8004cae <HAL_RCC_OscConfig+0x2d6>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b1c:	4b53      	ldr	r3, [pc, #332]	; (8004c6c <HAL_RCC_OscConfig+0x294>)
 8004b1e:	2200      	movs	r2, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b20:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8004b22:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b24:	f000 8109 	beq.w	8004d3a <HAL_RCC_OscConfig+0x362>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b28:	f7fd ff02 	bl	8002930 <HAL_GetTick>
 8004b2c:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b2e:	e005      	b.n	8004b3c <HAL_RCC_OscConfig+0x164>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b30:	f7fd fefe 	bl	8002930 <HAL_GetTick>
 8004b34:	1b00      	subs	r0, r0, r4
 8004b36:	2802      	cmp	r0, #2
 8004b38:	f200 8085 	bhi.w	8004c46 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b3c:	682b      	ldr	r3, [r5, #0]
 8004b3e:	019b      	lsls	r3, r3, #6
 8004b40:	d4f6      	bmi.n	8004b30 <HAL_RCC_OscConfig+0x158>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004b42:	2000      	movs	r0, #0
}
 8004b44:	b002      	add	sp, #8
 8004b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b4a:	6963      	ldr	r3, [r4, #20]
 8004b4c:	b30b      	cbz	r3, 8004b92 <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_LSI_ENABLE();
 8004b4e:	4b47      	ldr	r3, [pc, #284]	; (8004c6c <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b50:	4e45      	ldr	r6, [pc, #276]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_ENABLE();
 8004b52:	2201      	movs	r2, #1
 8004b54:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8004b58:	f7fd feea 	bl	8002930 <HAL_GetTick>
 8004b5c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b5e:	e004      	b.n	8004b6a <HAL_RCC_OscConfig+0x192>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b60:	f7fd fee6 	bl	8002930 <HAL_GetTick>
 8004b64:	1b40      	subs	r0, r0, r5
 8004b66:	2802      	cmp	r0, #2
 8004b68:	d86d      	bhi.n	8004c46 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b6a:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8004b6c:	079b      	lsls	r3, r3, #30
 8004b6e:	d5f7      	bpl.n	8004b60 <HAL_RCC_OscConfig+0x188>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b70:	6823      	ldr	r3, [r4, #0]
 8004b72:	e798      	b.n	8004aa6 <HAL_RCC_OscConfig+0xce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b74:	6852      	ldr	r2, [r2, #4]
 8004b76:	0256      	lsls	r6, r2, #9
 8004b78:	f53f af76 	bmi.w	8004a68 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b7c:	4a3a      	ldr	r2, [pc, #232]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
 8004b7e:	6812      	ldr	r2, [r2, #0]
 8004b80:	0795      	lsls	r5, r2, #30
 8004b82:	d544      	bpl.n	8004c0e <HAL_RCC_OscConfig+0x236>
 8004b84:	68e2      	ldr	r2, [r4, #12]
 8004b86:	2a01      	cmp	r2, #1
 8004b88:	d041      	beq.n	8004c0e <HAL_RCC_OscConfig+0x236>
        return HAL_ERROR;
 8004b8a:	2001      	movs	r0, #1
}
 8004b8c:	b002      	add	sp, #8
 8004b8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8004b92:	4a36      	ldr	r2, [pc, #216]	; (8004c6c <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b94:	4e34      	ldr	r6, [pc, #208]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_DISABLE();
 8004b96:	f8c2 3e80 	str.w	r3, [r2, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8004b9a:	f7fd fec9 	bl	8002930 <HAL_GetTick>
 8004b9e:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ba0:	e004      	b.n	8004bac <HAL_RCC_OscConfig+0x1d4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ba2:	f7fd fec5 	bl	8002930 <HAL_GetTick>
 8004ba6:	1b40      	subs	r0, r0, r5
 8004ba8:	2802      	cmp	r0, #2
 8004baa:	d84c      	bhi.n	8004c46 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bac:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8004bae:	079f      	lsls	r7, r3, #30
 8004bb0:	d4f7      	bmi.n	8004ba2 <HAL_RCC_OscConfig+0x1ca>
 8004bb2:	e7dd      	b.n	8004b70 <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bb4:	9301      	str	r3, [sp, #4]
 8004bb6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004bb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8004bbe:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bc4:	9301      	str	r3, [sp, #4]
 8004bc6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004bc8:	2501      	movs	r5, #1
 8004bca:	e774      	b.n	8004ab6 <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bcc:	684a      	ldr	r2, [r1, #4]
 8004bce:	0250      	lsls	r0, r2, #9
 8004bd0:	f57f af19 	bpl.w	8004a06 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bd4:	4a24      	ldr	r2, [pc, #144]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
 8004bd6:	6812      	ldr	r2, [r2, #0]
 8004bd8:	0391      	lsls	r1, r2, #14
 8004bda:	f57f af37 	bpl.w	8004a4c <HAL_RCC_OscConfig+0x74>
 8004bde:	6862      	ldr	r2, [r4, #4]
 8004be0:	2a00      	cmp	r2, #0
 8004be2:	f47f af33 	bne.w	8004a4c <HAL_RCC_OscConfig+0x74>
 8004be6:	e7d0      	b.n	8004b8a <HAL_RCC_OscConfig+0x1b2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004be8:	4a1f      	ldr	r2, [pc, #124]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
 8004bea:	6813      	ldr	r3, [r2, #0]
 8004bec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bf0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004bf2:	f7fd fe9d 	bl	8002930 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bf6:	4e1c      	ldr	r6, [pc, #112]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 8004bf8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bfa:	e004      	b.n	8004c06 <HAL_RCC_OscConfig+0x22e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bfc:	f7fd fe98 	bl	8002930 <HAL_GetTick>
 8004c00:	1b40      	subs	r0, r0, r5
 8004c02:	2864      	cmp	r0, #100	; 0x64
 8004c04:	d81f      	bhi.n	8004c46 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c06:	6833      	ldr	r3, [r6, #0]
 8004c08:	039a      	lsls	r2, r3, #14
 8004c0a:	d5f7      	bpl.n	8004bfc <HAL_RCC_OscConfig+0x224>
 8004c0c:	e71d      	b.n	8004a4a <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c0e:	4916      	ldr	r1, [pc, #88]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
 8004c10:	6920      	ldr	r0, [r4, #16]
 8004c12:	680a      	ldr	r2, [r1, #0]
 8004c14:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8004c18:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8004c1c:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c1e:	071a      	lsls	r2, r3, #28
 8004c20:	f57f af41 	bpl.w	8004aa6 <HAL_RCC_OscConfig+0xce>
 8004c24:	e791      	b.n	8004b4a <HAL_RCC_OscConfig+0x172>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c26:	6833      	ldr	r3, [r6, #0]
 8004c28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c2c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8004c2e:	f7fd fe7f 	bl	8002930 <HAL_GetTick>
 8004c32:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c34:	6833      	ldr	r3, [r6, #0]
 8004c36:	05da      	lsls	r2, r3, #23
 8004c38:	f53f af42 	bmi.w	8004ac0 <HAL_RCC_OscConfig+0xe8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c3c:	f7fd fe78 	bl	8002930 <HAL_GetTick>
 8004c40:	1bc0      	subs	r0, r0, r7
 8004c42:	2802      	cmp	r0, #2
 8004c44:	d9f6      	bls.n	8004c34 <HAL_RCC_OscConfig+0x25c>
            return HAL_TIMEOUT;
 8004c46:	2003      	movs	r0, #3
}
 8004c48:	b002      	add	sp, #8
 8004c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c4e:	4a06      	ldr	r2, [pc, #24]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
 8004c50:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8004c52:	f043 0301 	orr.w	r3, r3, #1
 8004c56:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004c58:	f7fd fe6a 	bl	8002930 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c5c:	4f02      	ldr	r7, [pc, #8]	; (8004c68 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 8004c5e:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c60:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c64:	e00b      	b.n	8004c7e <HAL_RCC_OscConfig+0x2a6>
 8004c66:	bf00      	nop
 8004c68:	40023800 	.word	0x40023800
 8004c6c:	42470000 	.word	0x42470000
 8004c70:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c74:	f7fd fe5c 	bl	8002930 <HAL_GetTick>
 8004c78:	1b80      	subs	r0, r0, r6
 8004c7a:	4540      	cmp	r0, r8
 8004c7c:	d8e3      	bhi.n	8004c46 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c7e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c80:	079b      	lsls	r3, r3, #30
 8004c82:	d5f7      	bpl.n	8004c74 <HAL_RCC_OscConfig+0x29c>
    if(pwrclkchanged == SET)
 8004c84:	2d00      	cmp	r5, #0
 8004c86:	f43f af40 	beq.w	8004b0a <HAL_RCC_OscConfig+0x132>
 8004c8a:	e044      	b.n	8004d16 <HAL_RCC_OscConfig+0x33e>
        __HAL_RCC_HSI_DISABLE();
 8004c8c:	4a42      	ldr	r2, [pc, #264]	; (8004d98 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c8e:	4e43      	ldr	r6, [pc, #268]	; (8004d9c <HAL_RCC_OscConfig+0x3c4>)
        __HAL_RCC_HSI_DISABLE();
 8004c90:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004c92:	f7fd fe4d 	bl	8002930 <HAL_GetTick>
 8004c96:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c98:	e004      	b.n	8004ca4 <HAL_RCC_OscConfig+0x2cc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c9a:	f7fd fe49 	bl	8002930 <HAL_GetTick>
 8004c9e:	1b40      	subs	r0, r0, r5
 8004ca0:	2802      	cmp	r0, #2
 8004ca2:	d8d0      	bhi.n	8004c46 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ca4:	6833      	ldr	r3, [r6, #0]
 8004ca6:	0799      	lsls	r1, r3, #30
 8004ca8:	d4f7      	bmi.n	8004c9a <HAL_RCC_OscConfig+0x2c2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004caa:	6823      	ldr	r3, [r4, #0]
 8004cac:	e6f9      	b.n	8004aa2 <HAL_RCC_OscConfig+0xca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cae:	2801      	cmp	r0, #1
 8004cb0:	f43f af48 	beq.w	8004b44 <HAL_RCC_OscConfig+0x16c>
        pll_config = RCC->PLLCFGR;
 8004cb4:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cb6:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cb8:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cbc:	4291      	cmp	r1, r2
 8004cbe:	f47f af64 	bne.w	8004b8a <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cc2:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cc4:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cc8:	4291      	cmp	r1, r2
 8004cca:	f47f af5e 	bne.w	8004b8a <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cce:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004cd0:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8004cd4:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cd6:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8004cda:	f47f af56 	bne.w	8004b8a <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cde:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004ce0:	0852      	lsrs	r2, r2, #1
 8004ce2:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8004ce6:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ce8:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004cec:	f47f af4d 	bne.w	8004b8a <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004cf0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004cf2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cf6:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 8004cfa:	bf14      	ite	ne
 8004cfc:	2001      	movne	r0, #1
 8004cfe:	2000      	moveq	r0, #0
 8004d00:	e720      	b.n	8004b44 <HAL_RCC_OscConfig+0x16c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d02:	4b26      	ldr	r3, [pc, #152]	; (8004d9c <HAL_RCC_OscConfig+0x3c4>)
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004d0a:	601a      	str	r2, [r3, #0]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004d12:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d14:	e76d      	b.n	8004bf2 <HAL_RCC_OscConfig+0x21a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d16:	4a21      	ldr	r2, [pc, #132]	; (8004d9c <HAL_RCC_OscConfig+0x3c4>)
 8004d18:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004d1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d1e:	6413      	str	r3, [r2, #64]	; 0x40
 8004d20:	e6f3      	b.n	8004b0a <HAL_RCC_OscConfig+0x132>
    return HAL_ERROR;
 8004d22:	2001      	movs	r0, #1
}
 8004d24:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d26:	4b1d      	ldr	r3, [pc, #116]	; (8004d9c <HAL_RCC_OscConfig+0x3c4>)
 8004d28:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d2a:	f042 0204 	orr.w	r2, r2, #4
 8004d2e:	671a      	str	r2, [r3, #112]	; 0x70
 8004d30:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d32:	f042 0201 	orr.w	r2, r2, #1
 8004d36:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d38:	e78e      	b.n	8004c58 <HAL_RCC_OscConfig+0x280>
        tickstart = HAL_GetTick();
 8004d3a:	f7fd fdf9 	bl	8002930 <HAL_GetTick>
 8004d3e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d40:	e005      	b.n	8004d4e <HAL_RCC_OscConfig+0x376>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d42:	f7fd fdf5 	bl	8002930 <HAL_GetTick>
 8004d46:	1b80      	subs	r0, r0, r6
 8004d48:	2802      	cmp	r0, #2
 8004d4a:	f63f af7c 	bhi.w	8004c46 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d4e:	682b      	ldr	r3, [r5, #0]
 8004d50:	0199      	lsls	r1, r3, #6
 8004d52:	d4f6      	bmi.n	8004d42 <HAL_RCC_OscConfig+0x36a>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d54:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8004d58:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004d5a:	430b      	orrs	r3, r1
 8004d5c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004d60:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
 8004d64:	0852      	lsrs	r2, r2, #1
 8004d66:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004d6a:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8004d6c:	490a      	ldr	r1, [pc, #40]	; (8004d98 <HAL_RCC_OscConfig+0x3c0>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8004d72:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d74:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004d76:	660a      	str	r2, [r1, #96]	; 0x60
        tickstart = HAL_GetTick();
 8004d78:	f7fd fdda 	bl	8002930 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d7c:	4d07      	ldr	r5, [pc, #28]	; (8004d9c <HAL_RCC_OscConfig+0x3c4>)
        tickstart = HAL_GetTick();
 8004d7e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d80:	e005      	b.n	8004d8e <HAL_RCC_OscConfig+0x3b6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d82:	f7fd fdd5 	bl	8002930 <HAL_GetTick>
 8004d86:	1b00      	subs	r0, r0, r4
 8004d88:	2802      	cmp	r0, #2
 8004d8a:	f63f af5c 	bhi.w	8004c46 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d8e:	682b      	ldr	r3, [r5, #0]
 8004d90:	019a      	lsls	r2, r3, #6
 8004d92:	d5f6      	bpl.n	8004d82 <HAL_RCC_OscConfig+0x3aa>
 8004d94:	e6d5      	b.n	8004b42 <HAL_RCC_OscConfig+0x16a>
 8004d96:	bf00      	nop
 8004d98:	42470000 	.word	0x42470000
 8004d9c:	40023800 	.word	0x40023800

08004da0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004da0:	4916      	ldr	r1, [pc, #88]	; (8004dfc <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8004da2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004da4:	688b      	ldr	r3, [r1, #8]
 8004da6:	f003 030c 	and.w	r3, r3, #12
 8004daa:	2b04      	cmp	r3, #4
 8004dac:	d01b      	beq.n	8004de6 <HAL_RCC_GetSysClockFreq+0x46>
 8004dae:	2b08      	cmp	r3, #8
 8004db0:	d117      	bne.n	8004de2 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004db2:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004db4:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004db6:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004db8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004dbc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004dc0:	d113      	bne.n	8004dea <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dc2:	480f      	ldr	r0, [pc, #60]	; (8004e00 <HAL_RCC_GetSysClockFreq+0x60>)
 8004dc4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004dc8:	fba1 0100 	umull	r0, r1, r1, r0
 8004dcc:	f7fb fd8e 	bl	80008ec <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004dd0:	4b0a      	ldr	r3, [pc, #40]	; (8004dfc <HAL_RCC_GetSysClockFreq+0x5c>)
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004dd8:	3301      	adds	r3, #1
 8004dda:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8004ddc:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004de0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8004de2:	4807      	ldr	r0, [pc, #28]	; (8004e00 <HAL_RCC_GetSysClockFreq+0x60>)
}
 8004de4:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004de6:	4807      	ldr	r0, [pc, #28]	; (8004e04 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8004de8:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dea:	4806      	ldr	r0, [pc, #24]	; (8004e04 <HAL_RCC_GetSysClockFreq+0x64>)
 8004dec:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004df0:	2300      	movs	r3, #0
 8004df2:	fba1 0100 	umull	r0, r1, r1, r0
 8004df6:	f7fb fd79 	bl	80008ec <__aeabi_uldivmod>
 8004dfa:	e7e9      	b.n	8004dd0 <HAL_RCC_GetSysClockFreq+0x30>
 8004dfc:	40023800 	.word	0x40023800
 8004e00:	00f42400 	.word	0x00f42400
 8004e04:	007a1200 	.word	0x007a1200

08004e08 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004e08:	2800      	cmp	r0, #0
 8004e0a:	f000 8087 	beq.w	8004f1c <HAL_RCC_ClockConfig+0x114>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e0e:	4a48      	ldr	r2, [pc, #288]	; (8004f30 <HAL_RCC_ClockConfig+0x128>)
 8004e10:	6813      	ldr	r3, [r2, #0]
 8004e12:	f003 0307 	and.w	r3, r3, #7
 8004e16:	428b      	cmp	r3, r1
{
 8004e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e1c:	460d      	mov	r5, r1
 8004e1e:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e20:	d209      	bcs.n	8004e36 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e22:	b2cb      	uxtb	r3, r1
 8004e24:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e26:	6813      	ldr	r3, [r2, #0]
 8004e28:	f003 0307 	and.w	r3, r3, #7
 8004e2c:	428b      	cmp	r3, r1
 8004e2e:	d002      	beq.n	8004e36 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004e30:	2001      	movs	r0, #1
}
 8004e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e36:	6823      	ldr	r3, [r4, #0]
 8004e38:	0798      	lsls	r0, r3, #30
 8004e3a:	d514      	bpl.n	8004e66 <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e3c:	0759      	lsls	r1, r3, #29
 8004e3e:	d504      	bpl.n	8004e4a <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e40:	493c      	ldr	r1, [pc, #240]	; (8004f34 <HAL_RCC_ClockConfig+0x12c>)
 8004e42:	688a      	ldr	r2, [r1, #8]
 8004e44:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8004e48:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e4a:	071a      	lsls	r2, r3, #28
 8004e4c:	d504      	bpl.n	8004e58 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e4e:	4939      	ldr	r1, [pc, #228]	; (8004f34 <HAL_RCC_ClockConfig+0x12c>)
 8004e50:	688a      	ldr	r2, [r1, #8]
 8004e52:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8004e56:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e58:	4936      	ldr	r1, [pc, #216]	; (8004f34 <HAL_RCC_ClockConfig+0x12c>)
 8004e5a:	68a0      	ldr	r0, [r4, #8]
 8004e5c:	688a      	ldr	r2, [r1, #8]
 8004e5e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004e62:	4302      	orrs	r2, r0
 8004e64:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e66:	07df      	lsls	r7, r3, #31
 8004e68:	d521      	bpl.n	8004eae <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e6a:	6862      	ldr	r2, [r4, #4]
 8004e6c:	2a01      	cmp	r2, #1
 8004e6e:	d057      	beq.n	8004f20 <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e70:	1e93      	subs	r3, r2, #2
 8004e72:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e74:	4b2f      	ldr	r3, [pc, #188]	; (8004f34 <HAL_RCC_ClockConfig+0x12c>)
 8004e76:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e78:	d94d      	bls.n	8004f16 <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e7a:	0799      	lsls	r1, r3, #30
 8004e7c:	d5d8      	bpl.n	8004e30 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e7e:	4e2d      	ldr	r6, [pc, #180]	; (8004f34 <HAL_RCC_ClockConfig+0x12c>)
 8004e80:	68b3      	ldr	r3, [r6, #8]
 8004e82:	f023 0303 	bic.w	r3, r3, #3
 8004e86:	4313      	orrs	r3, r2
 8004e88:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8004e8a:	f7fd fd51 	bl	8002930 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e8e:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8004e92:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e94:	e004      	b.n	8004ea0 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e96:	f7fd fd4b 	bl	8002930 <HAL_GetTick>
 8004e9a:	1bc0      	subs	r0, r0, r7
 8004e9c:	4540      	cmp	r0, r8
 8004e9e:	d844      	bhi.n	8004f2a <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ea0:	68b3      	ldr	r3, [r6, #8]
 8004ea2:	6862      	ldr	r2, [r4, #4]
 8004ea4:	f003 030c 	and.w	r3, r3, #12
 8004ea8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004eac:	d1f3      	bne.n	8004e96 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004eae:	4a20      	ldr	r2, [pc, #128]	; (8004f30 <HAL_RCC_ClockConfig+0x128>)
 8004eb0:	6813      	ldr	r3, [r2, #0]
 8004eb2:	f003 0307 	and.w	r3, r3, #7
 8004eb6:	42ab      	cmp	r3, r5
 8004eb8:	d906      	bls.n	8004ec8 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eba:	b2eb      	uxtb	r3, r5
 8004ebc:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ebe:	6813      	ldr	r3, [r2, #0]
 8004ec0:	f003 0307 	and.w	r3, r3, #7
 8004ec4:	42ab      	cmp	r3, r5
 8004ec6:	d1b3      	bne.n	8004e30 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ec8:	6823      	ldr	r3, [r4, #0]
 8004eca:	075a      	lsls	r2, r3, #29
 8004ecc:	d506      	bpl.n	8004edc <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ece:	4919      	ldr	r1, [pc, #100]	; (8004f34 <HAL_RCC_ClockConfig+0x12c>)
 8004ed0:	68e0      	ldr	r0, [r4, #12]
 8004ed2:	688a      	ldr	r2, [r1, #8]
 8004ed4:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8004ed8:	4302      	orrs	r2, r0
 8004eda:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004edc:	071b      	lsls	r3, r3, #28
 8004ede:	d507      	bpl.n	8004ef0 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ee0:	4a14      	ldr	r2, [pc, #80]	; (8004f34 <HAL_RCC_ClockConfig+0x12c>)
 8004ee2:	6921      	ldr	r1, [r4, #16]
 8004ee4:	6893      	ldr	r3, [r2, #8]
 8004ee6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004eea:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004eee:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ef0:	f7ff ff56 	bl	8004da0 <HAL_RCC_GetSysClockFreq>
 8004ef4:	4a0f      	ldr	r2, [pc, #60]	; (8004f34 <HAL_RCC_ClockConfig+0x12c>)
 8004ef6:	4c10      	ldr	r4, [pc, #64]	; (8004f38 <HAL_RCC_ClockConfig+0x130>)
 8004ef8:	6892      	ldr	r2, [r2, #8]
 8004efa:	4910      	ldr	r1, [pc, #64]	; (8004f3c <HAL_RCC_ClockConfig+0x134>)
 8004efc:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8004f00:	4603      	mov	r3, r0
 8004f02:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 8004f04:	480e      	ldr	r0, [pc, #56]	; (8004f40 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004f06:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 8004f08:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004f0a:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8004f0c:	f7fd fcc6 	bl	800289c <HAL_InitTick>
  return HAL_OK;
 8004f10:	2000      	movs	r0, #0
}
 8004f12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f16:	0198      	lsls	r0, r3, #6
 8004f18:	d4b1      	bmi.n	8004e7e <HAL_RCC_ClockConfig+0x76>
 8004f1a:	e789      	b.n	8004e30 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8004f1c:	2001      	movs	r0, #1
}
 8004f1e:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f20:	4b04      	ldr	r3, [pc, #16]	; (8004f34 <HAL_RCC_ClockConfig+0x12c>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	039e      	lsls	r6, r3, #14
 8004f26:	d4aa      	bmi.n	8004e7e <HAL_RCC_ClockConfig+0x76>
 8004f28:	e782      	b.n	8004e30 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8004f2a:	2003      	movs	r0, #3
 8004f2c:	e781      	b.n	8004e32 <HAL_RCC_ClockConfig+0x2a>
 8004f2e:	bf00      	nop
 8004f30:	40023c00 	.word	0x40023c00
 8004f34:	40023800 	.word	0x40023800
 8004f38:	08007530 	.word	0x08007530
 8004f3c:	20000048 	.word	0x20000048
 8004f40:	20000050 	.word	0x20000050

08004f44 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004f44:	4b04      	ldr	r3, [pc, #16]	; (8004f58 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8004f46:	4905      	ldr	r1, [pc, #20]	; (8004f5c <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	4a05      	ldr	r2, [pc, #20]	; (8004f60 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004f4c:	6808      	ldr	r0, [r1, #0]
 8004f4e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8004f52:	5cd3      	ldrb	r3, [r2, r3]
}
 8004f54:	40d8      	lsrs	r0, r3
 8004f56:	4770      	bx	lr
 8004f58:	40023800 	.word	0x40023800
 8004f5c:	20000048 	.word	0x20000048
 8004f60:	08007540 	.word	0x08007540

08004f64 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004f64:	4b04      	ldr	r3, [pc, #16]	; (8004f78 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8004f66:	4905      	ldr	r1, [pc, #20]	; (8004f7c <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	4a05      	ldr	r2, [pc, #20]	; (8004f80 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004f6c:	6808      	ldr	r0, [r1, #0]
 8004f6e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8004f72:	5cd3      	ldrb	r3, [r2, r3]
}
 8004f74:	40d8      	lsrs	r0, r3
 8004f76:	4770      	bx	lr
 8004f78:	40023800 	.word	0x40023800
 8004f7c:	20000048 	.word	0x20000048
 8004f80:	08007540 	.word	0x08007540

08004f84 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f84:	2800      	cmp	r0, #0
 8004f86:	d076      	beq.n	8005076 <HAL_TIM_Base_Init+0xf2>
{
 8004f88:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f8a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004f8e:	4604      	mov	r4, r0
 8004f90:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d055      	beq.n	8005044 <HAL_TIM_Base_Init+0xc0>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f98:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f9a:	4938      	ldr	r1, [pc, #224]	; (800507c <HAL_TIM_Base_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fa2:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8004fa4:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fa6:	d052      	beq.n	800504e <HAL_TIM_Base_Init+0xca>
 8004fa8:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8004fac:	d021      	beq.n	8004ff2 <HAL_TIM_Base_Init+0x6e>
 8004fae:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8004fb2:	428a      	cmp	r2, r1
 8004fb4:	d01d      	beq.n	8004ff2 <HAL_TIM_Base_Init+0x6e>
 8004fb6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004fba:	428a      	cmp	r2, r1
 8004fbc:	d019      	beq.n	8004ff2 <HAL_TIM_Base_Init+0x6e>
 8004fbe:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004fc2:	428a      	cmp	r2, r1
 8004fc4:	d015      	beq.n	8004ff2 <HAL_TIM_Base_Init+0x6e>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fc6:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8004fca:	428a      	cmp	r2, r1
 8004fcc:	d015      	beq.n	8004ffa <HAL_TIM_Base_Init+0x76>
 8004fce:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004fd2:	428a      	cmp	r2, r1
 8004fd4:	d011      	beq.n	8004ffa <HAL_TIM_Base_Init+0x76>
 8004fd6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004fda:	428a      	cmp	r2, r1
 8004fdc:	d00d      	beq.n	8004ffa <HAL_TIM_Base_Init+0x76>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fde:	69a0      	ldr	r0, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fe0:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fe2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fe6:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8004fe8:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fea:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fec:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004fee:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ff0:	e010      	b.n	8005014 <HAL_TIM_Base_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8004ff2:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ff4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004ff8:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ffa:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ffc:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ffe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005002:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005004:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005008:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800500a:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800500c:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800500e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005010:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005012:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005014:	2301      	movs	r3, #1
 8005016:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005018:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800501c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005020:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005024:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005028:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800502c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005030:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005034:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005038:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800503c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005040:	2000      	movs	r0, #0
}
 8005042:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005044:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005048:	f7fd fa66 	bl	8002518 <HAL_TIM_Base_MspInit>
 800504c:	e7a4      	b.n	8004f98 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 800504e:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005050:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005056:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8005058:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800505c:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800505e:	69a1      	ldr	r1, [r4, #24]
 8005060:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005064:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8005066:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005068:	68e3      	ldr	r3, [r4, #12]
 800506a:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800506c:	6863      	ldr	r3, [r4, #4]
 800506e:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005070:	6963      	ldr	r3, [r4, #20]
 8005072:	6313      	str	r3, [r2, #48]	; 0x30
 8005074:	e7ce      	b.n	8005014 <HAL_TIM_Base_Init+0x90>
    return HAL_ERROR;
 8005076:	2001      	movs	r0, #1
}
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	40010000 	.word	0x40010000

08005080 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005080:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005084:	2b01      	cmp	r3, #1
 8005086:	d124      	bne.n	80050d2 <HAL_TIM_Base_Start+0x52>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005088:	6803      	ldr	r3, [r0, #0]
 800508a:	4a14      	ldr	r2, [pc, #80]	; (80050dc <HAL_TIM_Base_Start+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 800508c:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800508e:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8005090:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005094:	d012      	beq.n	80050bc <HAL_TIM_Base_Start+0x3c>
 8005096:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800509a:	d00f      	beq.n	80050bc <HAL_TIM_Base_Start+0x3c>
 800509c:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d00b      	beq.n	80050bc <HAL_TIM_Base_Start+0x3c>
 80050a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d007      	beq.n	80050bc <HAL_TIM_Base_Start+0x3c>
 80050ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d003      	beq.n	80050bc <HAL_TIM_Base_Start+0x3c>
 80050b4:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d104      	bne.n	80050c6 <HAL_TIM_Base_Start+0x46>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050bc:	689a      	ldr	r2, [r3, #8]
 80050be:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050c2:	2a06      	cmp	r2, #6
 80050c4:	d007      	beq.n	80050d6 <HAL_TIM_Base_Start+0x56>
    __HAL_TIM_ENABLE(htim);
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 80050cc:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 80050ce:	601a      	str	r2, [r3, #0]
 80050d0:	4770      	bx	lr
    return HAL_ERROR;
 80050d2:	2001      	movs	r0, #1
 80050d4:	4770      	bx	lr
  return HAL_OK;
 80050d6:	2000      	movs	r0, #0
}
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	40010000 	.word	0x40010000

080050e0 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80050e0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d127      	bne.n	8005138 <HAL_TIM_Base_Start_IT+0x58>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80050e8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050ea:	4915      	ldr	r1, [pc, #84]	; (8005140 <HAL_TIM_Base_Start_IT+0x60>)
  htim->State = HAL_TIM_STATE_BUSY;
 80050ec:	2202      	movs	r2, #2
 80050ee:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80050f2:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050f4:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80050f6:	f042 0201 	orr.w	r2, r2, #1
 80050fa:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050fc:	d011      	beq.n	8005122 <HAL_TIM_Base_Start_IT+0x42>
 80050fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005102:	d00e      	beq.n	8005122 <HAL_TIM_Base_Start_IT+0x42>
 8005104:	4a0f      	ldr	r2, [pc, #60]	; (8005144 <HAL_TIM_Base_Start_IT+0x64>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d00b      	beq.n	8005122 <HAL_TIM_Base_Start_IT+0x42>
 800510a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800510e:	4293      	cmp	r3, r2
 8005110:	d007      	beq.n	8005122 <HAL_TIM_Base_Start_IT+0x42>
 8005112:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005116:	4293      	cmp	r3, r2
 8005118:	d003      	beq.n	8005122 <HAL_TIM_Base_Start_IT+0x42>
 800511a:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800511e:	4293      	cmp	r3, r2
 8005120:	d104      	bne.n	800512c <HAL_TIM_Base_Start_IT+0x4c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005122:	689a      	ldr	r2, [r3, #8]
 8005124:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005128:	2a06      	cmp	r2, #6
 800512a:	d007      	beq.n	800513c <HAL_TIM_Base_Start_IT+0x5c>
    __HAL_TIM_ENABLE(htim);
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8005132:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8005134:	601a      	str	r2, [r3, #0]
 8005136:	4770      	bx	lr
    return HAL_ERROR;
 8005138:	2001      	movs	r0, #1
 800513a:	4770      	bx	lr
  return HAL_OK;
 800513c:	2000      	movs	r0, #0
}
 800513e:	4770      	bx	lr
 8005140:	40010000 	.word	0x40010000
 8005144:	40000400 	.word	0x40000400

08005148 <HAL_TIM_PWM_MspInit>:
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop

0800514c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800514c:	2800      	cmp	r0, #0
 800514e:	d076      	beq.n	800523e <HAL_TIM_PWM_Init+0xf2>
{
 8005150:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005152:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005156:	4604      	mov	r4, r0
 8005158:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800515c:	2b00      	cmp	r3, #0
 800515e:	d055      	beq.n	800520c <HAL_TIM_PWM_Init+0xc0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005160:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005162:	4938      	ldr	r1, [pc, #224]	; (8005244 <HAL_TIM_PWM_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005164:	2302      	movs	r3, #2
 8005166:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800516a:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 800516c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800516e:	d052      	beq.n	8005216 <HAL_TIM_PWM_Init+0xca>
 8005170:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005174:	d021      	beq.n	80051ba <HAL_TIM_PWM_Init+0x6e>
 8005176:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 800517a:	428a      	cmp	r2, r1
 800517c:	d01d      	beq.n	80051ba <HAL_TIM_PWM_Init+0x6e>
 800517e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005182:	428a      	cmp	r2, r1
 8005184:	d019      	beq.n	80051ba <HAL_TIM_PWM_Init+0x6e>
 8005186:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800518a:	428a      	cmp	r2, r1
 800518c:	d015      	beq.n	80051ba <HAL_TIM_PWM_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800518e:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8005192:	428a      	cmp	r2, r1
 8005194:	d015      	beq.n	80051c2 <HAL_TIM_PWM_Init+0x76>
 8005196:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800519a:	428a      	cmp	r2, r1
 800519c:	d011      	beq.n	80051c2 <HAL_TIM_PWM_Init+0x76>
 800519e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80051a2:	428a      	cmp	r2, r1
 80051a4:	d00d      	beq.n	80051c2 <HAL_TIM_PWM_Init+0x76>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051a6:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051a8:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051ae:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 80051b0:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 80051b2:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051b4:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80051b6:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051b8:	e010      	b.n	80051dc <HAL_TIM_PWM_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 80051ba:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80051c0:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051c2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051c4:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 80051c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051ca:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051d0:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051d2:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 80051d4:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80051d6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051d8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80051da:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80051dc:	2301      	movs	r3, #1
 80051de:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051e0:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80051e8:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80051ec:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80051f0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80051f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051fc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005200:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005204:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005208:	2000      	movs	r0, #0
}
 800520a:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800520c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005210:	f7ff ff9a 	bl	8005148 <HAL_TIM_PWM_MspInit>
 8005214:	e7a4      	b.n	8005160 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8005216:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005218:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800521a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800521e:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8005220:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005224:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005226:	69a1      	ldr	r1, [r4, #24]
 8005228:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800522c:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800522e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005230:	68e3      	ldr	r3, [r4, #12]
 8005232:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005234:	6863      	ldr	r3, [r4, #4]
 8005236:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005238:	6963      	ldr	r3, [r4, #20]
 800523a:	6313      	str	r3, [r2, #48]	; 0x30
 800523c:	e7ce      	b.n	80051dc <HAL_TIM_PWM_Init+0x90>
    return HAL_ERROR;
 800523e:	2001      	movs	r0, #1
}
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	40010000 	.word	0x40010000

08005248 <HAL_TIM_PWM_Start>:
 8005248:	bb99      	cbnz	r1, 80052b2 <HAL_TIM_PWM_Start+0x6a>
 800524a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800524e:	2b01      	cmp	r3, #1
 8005250:	d143      	bne.n	80052da <HAL_TIM_PWM_Start+0x92>
 8005252:	2302      	movs	r3, #2
 8005254:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8005258:	6803      	ldr	r3, [r0, #0]
 800525a:	2201      	movs	r2, #1
 800525c:	6a18      	ldr	r0, [r3, #32]
 800525e:	f001 011f 	and.w	r1, r1, #31
 8005262:	fa02 f101 	lsl.w	r1, r2, r1
 8005266:	ea20 0001 	bic.w	r0, r0, r1
 800526a:	6218      	str	r0, [r3, #32]
 800526c:	6a18      	ldr	r0, [r3, #32]
 800526e:	4a25      	ldr	r2, [pc, #148]	; (8005304 <HAL_TIM_PWM_Start+0xbc>)
 8005270:	4301      	orrs	r1, r0
 8005272:	4293      	cmp	r3, r2
 8005274:	6219      	str	r1, [r3, #32]
 8005276:	d040      	beq.n	80052fa <HAL_TIM_PWM_Start+0xb2>
 8005278:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800527c:	d00e      	beq.n	800529c <HAL_TIM_PWM_Start+0x54>
 800527e:	4a22      	ldr	r2, [pc, #136]	; (8005308 <HAL_TIM_PWM_Start+0xc0>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d00b      	beq.n	800529c <HAL_TIM_PWM_Start+0x54>
 8005284:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005288:	4293      	cmp	r3, r2
 800528a:	d007      	beq.n	800529c <HAL_TIM_PWM_Start+0x54>
 800528c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005290:	4293      	cmp	r3, r2
 8005292:	d003      	beq.n	800529c <HAL_TIM_PWM_Start+0x54>
 8005294:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8005298:	4293      	cmp	r3, r2
 800529a:	d104      	bne.n	80052a6 <HAL_TIM_PWM_Start+0x5e>
 800529c:	689a      	ldr	r2, [r3, #8]
 800529e:	f002 0207 	and.w	r2, r2, #7
 80052a2:	2a06      	cmp	r2, #6
 80052a4:	d027      	beq.n	80052f6 <HAL_TIM_PWM_Start+0xae>
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	f042 0201 	orr.w	r2, r2, #1
 80052ac:	2000      	movs	r0, #0
 80052ae:	601a      	str	r2, [r3, #0]
 80052b0:	4770      	bx	lr
 80052b2:	2904      	cmp	r1, #4
 80052b4:	d013      	beq.n	80052de <HAL_TIM_PWM_Start+0x96>
 80052b6:	2908      	cmp	r1, #8
 80052b8:	d00b      	beq.n	80052d2 <HAL_TIM_PWM_Start+0x8a>
 80052ba:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d10b      	bne.n	80052da <HAL_TIM_PWM_Start+0x92>
 80052c2:	2904      	cmp	r1, #4
 80052c4:	d00f      	beq.n	80052e6 <HAL_TIM_PWM_Start+0x9e>
 80052c6:	2908      	cmp	r1, #8
 80052c8:	d011      	beq.n	80052ee <HAL_TIM_PWM_Start+0xa6>
 80052ca:	2302      	movs	r3, #2
 80052cc:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 80052d0:	e7c2      	b.n	8005258 <HAL_TIM_PWM_Start+0x10>
 80052d2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d009      	beq.n	80052ee <HAL_TIM_PWM_Start+0xa6>
 80052da:	2001      	movs	r0, #1
 80052dc:	4770      	bx	lr
 80052de:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d1f9      	bne.n	80052da <HAL_TIM_PWM_Start+0x92>
 80052e6:	2302      	movs	r3, #2
 80052e8:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 80052ec:	e7b4      	b.n	8005258 <HAL_TIM_PWM_Start+0x10>
 80052ee:	2302      	movs	r3, #2
 80052f0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80052f4:	e7b0      	b.n	8005258 <HAL_TIM_PWM_Start+0x10>
 80052f6:	2000      	movs	r0, #0
 80052f8:	4770      	bx	lr
 80052fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80052fc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005300:	645a      	str	r2, [r3, #68]	; 0x44
 8005302:	e7cb      	b.n	800529c <HAL_TIM_PWM_Start+0x54>
 8005304:	40010000 	.word	0x40010000
 8005308:	40000400 	.word	0x40000400

0800530c <HAL_TIM_IC_MspInit>:
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop

08005310 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8005310:	2800      	cmp	r0, #0
 8005312:	d076      	beq.n	8005402 <HAL_TIM_IC_Init+0xf2>
{
 8005314:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005316:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800531a:	4604      	mov	r4, r0
 800531c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005320:	2b00      	cmp	r3, #0
 8005322:	d055      	beq.n	80053d0 <HAL_TIM_IC_Init+0xc0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005324:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005326:	4938      	ldr	r1, [pc, #224]	; (8005408 <HAL_TIM_IC_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005328:	2302      	movs	r3, #2
 800532a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800532e:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005330:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005332:	d052      	beq.n	80053da <HAL_TIM_IC_Init+0xca>
 8005334:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005338:	d021      	beq.n	800537e <HAL_TIM_IC_Init+0x6e>
 800533a:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 800533e:	428a      	cmp	r2, r1
 8005340:	d01d      	beq.n	800537e <HAL_TIM_IC_Init+0x6e>
 8005342:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005346:	428a      	cmp	r2, r1
 8005348:	d019      	beq.n	800537e <HAL_TIM_IC_Init+0x6e>
 800534a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800534e:	428a      	cmp	r2, r1
 8005350:	d015      	beq.n	800537e <HAL_TIM_IC_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005352:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8005356:	428a      	cmp	r2, r1
 8005358:	d015      	beq.n	8005386 <HAL_TIM_IC_Init+0x76>
 800535a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800535e:	428a      	cmp	r2, r1
 8005360:	d011      	beq.n	8005386 <HAL_TIM_IC_Init+0x76>
 8005362:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005366:	428a      	cmp	r2, r1
 8005368:	d00d      	beq.n	8005386 <HAL_TIM_IC_Init+0x76>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800536a:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800536c:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800536e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005372:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8005374:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8005376:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005378:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800537a:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800537c:	e010      	b.n	80053a0 <HAL_TIM_IC_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 800537e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005380:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005384:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005386:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005388:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 800538a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800538e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005390:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005394:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005396:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8005398:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800539a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800539c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800539e:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80053a0:	2301      	movs	r3, #1
 80053a2:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053a4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053a8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80053ac:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80053b0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80053b4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053c0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80053c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80053c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80053cc:	2000      	movs	r0, #0
}
 80053ce:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80053d0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 80053d4:	f7ff ff9a 	bl	800530c <HAL_TIM_IC_MspInit>
 80053d8:	e7a4      	b.n	8005324 <HAL_TIM_IC_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80053da:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053dc:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80053e2:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 80053e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053e8:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053ea:	69a1      	ldr	r1, [r4, #24]
 80053ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053f0:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80053f2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053f4:	68e3      	ldr	r3, [r4, #12]
 80053f6:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80053f8:	6863      	ldr	r3, [r4, #4]
 80053fa:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80053fc:	6963      	ldr	r3, [r4, #20]
 80053fe:	6313      	str	r3, [r2, #48]	; 0x30
 8005400:	e7ce      	b.n	80053a0 <HAL_TIM_IC_Init+0x90>
    return HAL_ERROR;
 8005402:	2001      	movs	r0, #1
}
 8005404:	4770      	bx	lr
 8005406:	bf00      	nop
 8005408:	40010000 	.word	0x40010000

0800540c <HAL_TIM_IC_Start_DMA>:
{
 800540c:	b570      	push	{r4, r5, r6, lr}
 800540e:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005410:	2900      	cmp	r1, #0
 8005412:	d156      	bne.n	80054c2 <HAL_TIM_IC_Start_DMA+0xb6>
 8005414:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005418:	f894 c042 	ldrb.w	ip, [r4, #66]	; 0x42
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800541c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800541e:	fa5f fc8c 	uxtb.w	ip, ip
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8005422:	2802      	cmp	r0, #2
 8005424:	d048      	beq.n	80054b8 <HAL_TIM_IC_Start_DMA+0xac>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8005426:	f1bc 0f02 	cmp.w	ip, #2
 800542a:	d066      	beq.n	80054fa <HAL_TIM_IC_Start_DMA+0xee>
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800542c:	2801      	cmp	r0, #1
 800542e:	d146      	bne.n	80054be <HAL_TIM_IC_Start_DMA+0xb2>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8005430:	f1bc 0f01 	cmp.w	ip, #1
 8005434:	d143      	bne.n	80054be <HAL_TIM_IC_Start_DMA+0xb2>
    if ((pData == NULL) && (Length > 0U))
 8005436:	2a00      	cmp	r2, #0
 8005438:	d03f      	beq.n	80054ba <HAL_TIM_IC_Start_DMA+0xae>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800543a:	2900      	cmp	r1, #0
 800543c:	d15f      	bne.n	80054fe <HAL_TIM_IC_Start_DMA+0xf2>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800543e:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8005440:	4d6b      	ldr	r5, [pc, #428]	; (80055f0 <HAL_TIM_IC_Start_DMA+0x1e4>)
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005442:	2002      	movs	r0, #2
 8005444:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005448:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800544c:	6a08      	ldr	r0, [r1, #32]
 800544e:	f020 0001 	bic.w	r0, r0, #1
 8005452:	6208      	str	r0, [r1, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005454:	6a08      	ldr	r0, [r1, #32]
 8005456:	f040 0001 	orr.w	r0, r0, #1
 800545a:	6208      	str	r0, [r1, #32]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800545c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800545e:	63c5      	str	r5, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8005460:	4d64      	ldr	r5, [pc, #400]	; (80055f4 <HAL_TIM_IC_Start_DMA+0x1e8>)
 8005462:	6405      	str	r5, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005464:	4d64      	ldr	r5, [pc, #400]	; (80055f8 <HAL_TIM_IC_Start_DMA+0x1ec>)
 8005466:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8005468:	3134      	adds	r1, #52	; 0x34
 800546a:	f7fd fb89 	bl	8002b80 <HAL_DMA_Start_IT>
 800546e:	bb30      	cbnz	r0, 80054be <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005470:	6825      	ldr	r5, [r4, #0]
 8005472:	68eb      	ldr	r3, [r5, #12]
 8005474:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005478:	60eb      	str	r3, [r5, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800547a:	4b60      	ldr	r3, [pc, #384]	; (80055fc <HAL_TIM_IC_Start_DMA+0x1f0>)
 800547c:	429d      	cmp	r5, r3
 800547e:	d012      	beq.n	80054a6 <HAL_TIM_IC_Start_DMA+0x9a>
 8005480:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8005484:	d00f      	beq.n	80054a6 <HAL_TIM_IC_Start_DMA+0x9a>
 8005486:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 800548a:	429d      	cmp	r5, r3
 800548c:	d00b      	beq.n	80054a6 <HAL_TIM_IC_Start_DMA+0x9a>
 800548e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005492:	429d      	cmp	r5, r3
 8005494:	d007      	beq.n	80054a6 <HAL_TIM_IC_Start_DMA+0x9a>
 8005496:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800549a:	429d      	cmp	r5, r3
 800549c:	d003      	beq.n	80054a6 <HAL_TIM_IC_Start_DMA+0x9a>
 800549e:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 80054a2:	429d      	cmp	r5, r3
 80054a4:	d104      	bne.n	80054b0 <HAL_TIM_IC_Start_DMA+0xa4>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054a6:	68ab      	ldr	r3, [r5, #8]
 80054a8:	f003 0307 	and.w	r3, r3, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ac:	2b06      	cmp	r3, #6
 80054ae:	d003      	beq.n	80054b8 <HAL_TIM_IC_Start_DMA+0xac>
    __HAL_TIM_ENABLE(htim);
 80054b0:	682b      	ldr	r3, [r5, #0]
 80054b2:	f043 0301 	orr.w	r3, r3, #1
 80054b6:	602b      	str	r3, [r5, #0]
}
 80054b8:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) && (Length > 0U))
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d0bd      	beq.n	800543a <HAL_TIM_IC_Start_DMA+0x2e>
    return HAL_ERROR;
 80054be:	2001      	movs	r0, #1
}
 80054c0:	bd70      	pop	{r4, r5, r6, pc}
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80054c2:	2904      	cmp	r1, #4
 80054c4:	d009      	beq.n	80054da <HAL_TIM_IC_Start_DMA+0xce>
 80054c6:	2908      	cmp	r1, #8
 80054c8:	d00f      	beq.n	80054ea <HAL_TIM_IC_Start_DMA+0xde>
 80054ca:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80054ce:	f894 c045 	ldrb.w	ip, [r4, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80054d2:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80054d4:	fa5f fc8c 	uxtb.w	ip, ip
 80054d8:	e7a3      	b.n	8005422 <HAL_TIM_IC_Start_DMA+0x16>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80054da:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80054de:	f894 c043 	ldrb.w	ip, [r4, #67]	; 0x43
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80054e2:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80054e4:	fa5f fc8c 	uxtb.w	ip, ip
 80054e8:	e79b      	b.n	8005422 <HAL_TIM_IC_Start_DMA+0x16>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80054ea:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80054ee:	f894 c044 	ldrb.w	ip, [r4, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80054f2:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80054f4:	fa5f fc8c 	uxtb.w	ip, ip
 80054f8:	e793      	b.n	8005422 <HAL_TIM_IC_Start_DMA+0x16>
    return HAL_BUSY;
 80054fa:	4660      	mov	r0, ip
}
 80054fc:	bd70      	pop	{r4, r5, r6, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054fe:	2904      	cmp	r1, #4
 8005500:	d040      	beq.n	8005584 <HAL_TIM_IC_Start_DMA+0x178>
 8005502:	2908      	cmp	r1, #8
 8005504:	d01d      	beq.n	8005542 <HAL_TIM_IC_Start_DMA+0x136>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005506:	6825      	ldr	r5, [r4, #0]
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005508:	2002      	movs	r0, #2
 800550a:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800550e:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 8005512:	6a2e      	ldr	r6, [r5, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005514:	f001 0c1f 	and.w	ip, r1, #31
 8005518:	2001      	movs	r0, #1
 800551a:	fa00 f00c 	lsl.w	r0, r0, ip
  TIMx->CCER &= ~tmp;
 800551e:	ea26 0600 	bic.w	r6, r6, r0
 8005522:	622e      	str	r6, [r5, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005524:	6a2e      	ldr	r6, [r5, #32]
  switch (Channel)
 8005526:	3904      	subs	r1, #4
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005528:	4330      	orrs	r0, r6
 800552a:	6228      	str	r0, [r5, #32]
  switch (Channel)
 800552c:	2908      	cmp	r1, #8
 800552e:	d806      	bhi.n	800553e <HAL_TIM_IC_Start_DMA+0x132>
 8005530:	e8df f001 	tbb	[pc, r1]
 8005534:	05050536 	.word	0x05050536
 8005538:	05050515 	.word	0x05050515
 800553c:	49          	.byte	0x49
 800553d:	00          	.byte	0x00
 800553e:	2001      	movs	r0, #1
 8005540:	e79b      	b.n	800547a <HAL_TIM_IC_Start_DMA+0x6e>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005542:	6825      	ldr	r5, [r4, #0]
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005544:	2102      	movs	r1, #2
 8005546:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800554a:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
  TIMx->CCER &= ~tmp;
 800554e:	6a29      	ldr	r1, [r5, #32]
 8005550:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8005554:	6229      	str	r1, [r5, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005556:	6a29      	ldr	r1, [r5, #32]
 8005558:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800555c:	6229      	str	r1, [r5, #32]
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800555e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8005560:	f105 013c 	add.w	r1, r5, #60	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8005564:	4d22      	ldr	r5, [pc, #136]	; (80055f0 <HAL_TIM_IC_Start_DMA+0x1e4>)
 8005566:	63c5      	str	r5, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8005568:	4d22      	ldr	r5, [pc, #136]	; (80055f4 <HAL_TIM_IC_Start_DMA+0x1e8>)
 800556a:	6405      	str	r5, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800556c:	4d22      	ldr	r5, [pc, #136]	; (80055f8 <HAL_TIM_IC_Start_DMA+0x1ec>)
 800556e:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8005570:	f7fd fb06 	bl	8002b80 <HAL_DMA_Start_IT>
 8005574:	2800      	cmp	r0, #0
 8005576:	d1a2      	bne.n	80054be <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005578:	6825      	ldr	r5, [r4, #0]
 800557a:	68eb      	ldr	r3, [r5, #12]
 800557c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005580:	60eb      	str	r3, [r5, #12]
      break;
 8005582:	e77a      	b.n	800547a <HAL_TIM_IC_Start_DMA+0x6e>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005584:	6825      	ldr	r5, [r4, #0]
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005586:	2102      	movs	r1, #2
 8005588:	f884 103f 	strb.w	r1, [r4, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800558c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
  TIMx->CCER &= ~tmp;
 8005590:	6a29      	ldr	r1, [r5, #32]
 8005592:	f021 0110 	bic.w	r1, r1, #16
 8005596:	6229      	str	r1, [r5, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005598:	6a29      	ldr	r1, [r5, #32]
 800559a:	f041 0110 	orr.w	r1, r1, #16
 800559e:	6229      	str	r1, [r5, #32]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80055a0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 80055a2:	f105 0138 	add.w	r1, r5, #56	; 0x38
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80055a6:	4d12      	ldr	r5, [pc, #72]	; (80055f0 <HAL_TIM_IC_Start_DMA+0x1e4>)
 80055a8:	63c5      	str	r5, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80055aa:	4d12      	ldr	r5, [pc, #72]	; (80055f4 <HAL_TIM_IC_Start_DMA+0x1e8>)
 80055ac:	6405      	str	r5, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80055ae:	4d12      	ldr	r5, [pc, #72]	; (80055f8 <HAL_TIM_IC_Start_DMA+0x1ec>)
 80055b0:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 80055b2:	f7fd fae5 	bl	8002b80 <HAL_DMA_Start_IT>
 80055b6:	2800      	cmp	r0, #0
 80055b8:	d181      	bne.n	80054be <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80055ba:	6825      	ldr	r5, [r4, #0]
 80055bc:	68eb      	ldr	r3, [r5, #12]
 80055be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80055c2:	60eb      	str	r3, [r5, #12]
      break;
 80055c4:	e759      	b.n	800547a <HAL_TIM_IC_Start_DMA+0x6e>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80055c6:	6b20      	ldr	r0, [r4, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 80055c8:	f105 0140 	add.w	r1, r5, #64	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80055cc:	4d08      	ldr	r5, [pc, #32]	; (80055f0 <HAL_TIM_IC_Start_DMA+0x1e4>)
 80055ce:	63c5      	str	r5, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80055d0:	4d08      	ldr	r5, [pc, #32]	; (80055f4 <HAL_TIM_IC_Start_DMA+0x1e8>)
 80055d2:	6405      	str	r5, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80055d4:	4d08      	ldr	r5, [pc, #32]	; (80055f8 <HAL_TIM_IC_Start_DMA+0x1ec>)
 80055d6:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 80055d8:	f7fd fad2 	bl	8002b80 <HAL_DMA_Start_IT>
 80055dc:	2800      	cmp	r0, #0
 80055de:	f47f af6e 	bne.w	80054be <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80055e2:	6825      	ldr	r5, [r4, #0]
 80055e4:	68eb      	ldr	r3, [r5, #12]
 80055e6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80055ea:	60eb      	str	r3, [r5, #12]
      break;
 80055ec:	e745      	b.n	800547a <HAL_TIM_IC_Start_DMA+0x6e>
 80055ee:	bf00      	nop
 80055f0:	08005b21 	.word	0x08005b21
 80055f4:	08005bb9 	.word	0x08005bb9
 80055f8:	08005d75 	.word	0x08005d75
 80055fc:	40010000 	.word	0x40010000

08005600 <HAL_TIM_IC_ConfigChannel>:
{
 8005600:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8005602:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
 8005606:	2801      	cmp	r0, #1
 8005608:	f000 80cc 	beq.w	80057a4 <HAL_TIM_IC_ConfigChannel+0x1a4>
 800560c:	2001      	movs	r0, #1
{
 800560e:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 8005610:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 8005614:	b15a      	cbz	r2, 800562e <HAL_TIM_IC_ConfigChannel+0x2e>
  else if (Channel == TIM_CHANNEL_2)
 8005616:	2a04      	cmp	r2, #4
 8005618:	d04c      	beq.n	80056b4 <HAL_TIM_IC_ConfigChannel+0xb4>
  else if (Channel == TIM_CHANNEL_3)
 800561a:	2a08      	cmp	r2, #8
 800561c:	f000 809a 	beq.w	8005754 <HAL_TIM_IC_ConfigChannel+0x154>
  else if (Channel == TIM_CHANNEL_4)
 8005620:	2a0c      	cmp	r2, #12
 8005622:	d071      	beq.n	8005708 <HAL_TIM_IC_ConfigChannel+0x108>
  __HAL_UNLOCK(htim);
 8005624:	2200      	movs	r2, #0
 8005626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800562a:	bcf0      	pop	{r4, r5, r6, r7}
 800562c:	4770      	bx	lr
    TIM_TI1_SetConfig(htim->Instance,
 800562e:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005630:	f8df c174 	ldr.w	ip, [pc, #372]	; 80057a8 <HAL_TIM_IC_ConfigChannel+0x1a8>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005634:	6a16      	ldr	r6, [r2, #32]
    TIM_TI1_SetConfig(htim->Instance,
 8005636:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005638:	f026 0601 	bic.w	r6, r6, #1
    TIM_TI1_SetConfig(htim->Instance,
 800563c:	e9d1 4500 	ldrd	r4, r5, [r1]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005640:	4562      	cmp	r2, ip
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005642:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005644:	6997      	ldr	r7, [r2, #24]
  tmpccer = TIMx->CCER;
 8005646:	6a16      	ldr	r6, [r2, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005648:	d015      	beq.n	8005676 <HAL_TIM_IC_ConfigChannel+0x76>
 800564a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800564e:	d012      	beq.n	8005676 <HAL_TIM_IC_ConfigChannel+0x76>
 8005650:	f5ac 4c7c 	sub.w	ip, ip, #64512	; 0xfc00
 8005654:	4562      	cmp	r2, ip
 8005656:	d00e      	beq.n	8005676 <HAL_TIM_IC_ConfigChannel+0x76>
 8005658:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 800565c:	4562      	cmp	r2, ip
 800565e:	d00a      	beq.n	8005676 <HAL_TIM_IC_ConfigChannel+0x76>
 8005660:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 8005664:	4562      	cmp	r2, ip
 8005666:	d006      	beq.n	8005676 <HAL_TIM_IC_ConfigChannel+0x76>
 8005668:	f50c 3c9a 	add.w	ip, ip, #78848	; 0x13400
 800566c:	4562      	cmp	r2, ip
 800566e:	d002      	beq.n	8005676 <HAL_TIM_IC_ConfigChannel+0x76>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005670:	f047 0c01 	orr.w	ip, r7, #1
 8005674:	e003      	b.n	800567e <HAL_TIM_IC_ConfigChannel+0x7e>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005676:	f027 0c03 	bic.w	ip, r7, #3
    tmpccmr1 |= TIM_ICSelection;
 800567a:	ea45 0c0c 	orr.w	ip, r5, ip
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800567e:	0100      	lsls	r0, r0, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005680:	f02c 0cf0 	bic.w	ip, ip, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005684:	b2c0      	uxtb	r0, r0
 8005686:	ea40 000c 	orr.w	r0, r0, ip
  TIMx->CCMR1 = tmpccmr1;
 800568a:	6190      	str	r0, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800568c:	f026 050a 	bic.w	r5, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005690:	f004 000a 	and.w	r0, r4, #10
 8005694:	4328      	orrs	r0, r5
  TIMx->CCER = tmpccer;
 8005696:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005698:	6990      	ldr	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800569a:	688c      	ldr	r4, [r1, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800569c:	f020 000c 	bic.w	r0, r0, #12
 80056a0:	6190      	str	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80056a2:	6991      	ldr	r1, [r2, #24]
 80056a4:	4321      	orrs	r1, r4
 80056a6:	6191      	str	r1, [r2, #24]
  __HAL_UNLOCK(htim);
 80056a8:	2200      	movs	r2, #0
 80056aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80056ae:	2000      	movs	r0, #0
}
 80056b0:	bcf0      	pop	{r4, r5, r6, r7}
 80056b2:	4770      	bx	lr
    TIM_TI2_SetConfig(htim->Instance,
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	e9d1 0600 	ldrd	r0, r6, [r1]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056ba:	6a15      	ldr	r5, [r2, #32]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80056bc:	0100      	lsls	r0, r0, #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056be:	f025 0510 	bic.w	r5, r5, #16
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80056c2:	f000 04a0 	and.w	r4, r0, #160	; 0xa0
    TIM_TI2_SetConfig(htim->Instance,
 80056c6:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056c8:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80056ca:	688d      	ldr	r5, [r1, #8]
  tmpccmr1 = TIMx->CCMR1;
 80056cc:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80056ce:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80056d2:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80056d6:	0300      	lsls	r0, r0, #12
 80056d8:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056da:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80056de:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 80056e0:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 80056e2:	6191      	str	r1, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056e4:	f020 00a0 	bic.w	r0, r0, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80056e8:	4320      	orrs	r0, r4
  TIMx->CCER = tmpccer;
 80056ea:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80056ec:	6994      	ldr	r4, [r2, #24]
 80056ee:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
 80056f2:	6194      	str	r4, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80056f4:	6991      	ldr	r1, [r2, #24]
 80056f6:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 80056fa:	6191      	str	r1, [r2, #24]
  __HAL_UNLOCK(htim);
 80056fc:	2200      	movs	r2, #0
 80056fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8005702:	2000      	movs	r0, #0
}
 8005704:	bcf0      	pop	{r4, r5, r6, r7}
 8005706:	4770      	bx	lr
    TIM_TI4_SetConfig(htim->Instance,
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	e9d1 0600 	ldrd	r0, r6, [r1]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800570e:	6a15      	ldr	r5, [r2, #32]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005710:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005712:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005716:	f400 4420 	and.w	r4, r0, #40960	; 0xa000
    TIM_TI4_SetConfig(htim->Instance,
 800571a:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800571c:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800571e:	688d      	ldr	r5, [r1, #8]
  tmpccmr2 = TIMx->CCMR2;
 8005720:	69d1      	ldr	r1, [r2, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005722:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005726:	0300      	lsls	r0, r0, #12
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005728:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800572c:	b280      	uxth	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800572e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005732:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 8005734:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR2 = tmpccmr2;
 8005736:	61d1      	str	r1, [r2, #28]
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005738:	f420 4020 	bic.w	r0, r0, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800573c:	4320      	orrs	r0, r4
  TIMx->CCER = tmpccer ;
 800573e:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005740:	69d4      	ldr	r4, [r2, #28]
 8005742:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
 8005746:	61d4      	str	r4, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005748:	69d1      	ldr	r1, [r2, #28]
 800574a:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
  HAL_StatusTypeDef status = HAL_OK;
 800574e:	2000      	movs	r0, #0
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005750:	61d1      	str	r1, [r2, #28]
 8005752:	e767      	b.n	8005624 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI3_SetConfig(htim->Instance,
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	e9d1 0400 	ldrd	r0, r4, [r1]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800575a:	6a16      	ldr	r6, [r2, #32]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800575c:	0200      	lsls	r0, r0, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800575e:	f426 7680 	bic.w	r6, r6, #256	; 0x100
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005762:	f400 6520 	and.w	r5, r0, #2560	; 0xa00
    TIM_TI3_SetConfig(htim->Instance,
 8005766:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005768:	6216      	str	r6, [r2, #32]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800576a:	688e      	ldr	r6, [r1, #8]
  tmpccmr2 = TIMx->CCMR2;
 800576c:	69d1      	ldr	r1, [r2, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800576e:	f021 0103 	bic.w	r1, r1, #3
  tmpccmr2 |= TIM_ICSelection;
 8005772:	4321      	orrs	r1, r4
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005774:	0100      	lsls	r0, r0, #4
 8005776:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005778:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800577c:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 800577e:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR2 = tmpccmr2;
 8005780:	61d1      	str	r1, [r2, #28]
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005782:	f420 6020 	bic.w	r0, r0, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005786:	4328      	orrs	r0, r5
  TIMx->CCER = tmpccer;
 8005788:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800578a:	69d4      	ldr	r4, [r2, #28]
 800578c:	f024 040c 	bic.w	r4, r4, #12
 8005790:	61d4      	str	r4, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005792:	69d1      	ldr	r1, [r2, #28]
 8005794:	4331      	orrs	r1, r6
 8005796:	61d1      	str	r1, [r2, #28]
  __HAL_UNLOCK(htim);
 8005798:	2200      	movs	r2, #0
 800579a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800579e:	2000      	movs	r0, #0
}
 80057a0:	bcf0      	pop	{r4, r5, r6, r7}
 80057a2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80057a4:	2002      	movs	r0, #2
}
 80057a6:	4770      	bx	lr
 80057a8:	40010000 	.word	0x40010000

080057ac <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 80057ac:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	f000 80ca 	beq.w	800594a <HAL_TIM_PWM_ConfigChannel+0x19e>
 80057b6:	2301      	movs	r3, #1
{
 80057b8:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 80057ba:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80057be:	2a0c      	cmp	r2, #12
 80057c0:	d808      	bhi.n	80057d4 <HAL_TIM_PWM_ConfigChannel+0x28>
 80057c2:	e8df f002 	tbb	[pc, r2]
 80057c6:	073d      	.short	0x073d
 80057c8:	07680707 	.word	0x07680707
 80057cc:	07960707 	.word	0x07960707
 80057d0:	0707      	.short	0x0707
 80057d2:	0e          	.byte	0x0e
 80057d3:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 80057d4:	2300      	movs	r3, #0
 80057d6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80057da:	2201      	movs	r2, #1
}
 80057dc:	4610      	mov	r0, r2
 80057de:	bcf0      	pop	{r4, r5, r6, r7}
 80057e0:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057e2:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057e4:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057e6:	6a1a      	ldr	r2, [r3, #32]
 80057e8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80057ec:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80057ee:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80057f0:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80057f2:	69dc      	ldr	r4, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80057f4:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057f8:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80057fc:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80057fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005802:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005806:	4e6b      	ldr	r6, [pc, #428]	; (80059b4 <HAL_TIM_PWM_ConfigChannel+0x208>)
 8005808:	42b3      	cmp	r3, r6
 800580a:	f000 80bd 	beq.w	8005988 <HAL_TIM_PWM_ConfigChannel+0x1dc>
  TIMx->CR2 = tmpcr2;
 800580e:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005810:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8005812:	684c      	ldr	r4, [r1, #4]
 8005814:	641c      	str	r4, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8005816:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005818:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800581a:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800581c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005820:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005822:	69dc      	ldr	r4, [r3, #28]
 8005824:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8005828:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800582a:	69d9      	ldr	r1, [r3, #28]
 800582c:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 8005830:	61d9      	str	r1, [r3, #28]
  __HAL_UNLOCK(htim);
 8005832:	2300      	movs	r3, #0
 8005834:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8005838:	2200      	movs	r2, #0
}
 800583a:	4610      	mov	r0, r2
 800583c:	bcf0      	pop	{r4, r5, r6, r7}
 800583e:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005840:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8005842:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005844:	6a1a      	ldr	r2, [r3, #32]
 8005846:	f022 0201 	bic.w	r2, r2, #1
 800584a:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800584c:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800584e:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8005850:	699c      	ldr	r4, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005852:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005856:	4334      	orrs	r4, r6
  tmpccer |= OC_Config->OCPolarity;
 8005858:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800585a:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 800585e:	4332      	orrs	r2, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005860:	4e54      	ldr	r6, [pc, #336]	; (80059b4 <HAL_TIM_PWM_ConfigChannel+0x208>)
 8005862:	42b3      	cmp	r3, r6
 8005864:	d074      	beq.n	8005950 <HAL_TIM_PWM_ConfigChannel+0x1a4>
  TIMx->CR2 = tmpcr2;
 8005866:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005868:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800586a:	684c      	ldr	r4, [r1, #4]
 800586c:	635c      	str	r4, [r3, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800586e:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005870:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005872:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005874:	f042 0208 	orr.w	r2, r2, #8
 8005878:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800587a:	699c      	ldr	r4, [r3, #24]
 800587c:	f024 0404 	bic.w	r4, r4, #4
 8005880:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005882:	6999      	ldr	r1, [r3, #24]
 8005884:	4329      	orrs	r1, r5
 8005886:	6199      	str	r1, [r3, #24]
  __HAL_UNLOCK(htim);
 8005888:	2300      	movs	r3, #0
 800588a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800588e:	2200      	movs	r2, #0
}
 8005890:	4610      	mov	r0, r2
 8005892:	bcf0      	pop	{r4, r5, r6, r7}
 8005894:	4770      	bx	lr
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005896:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005898:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800589a:	6a1a      	ldr	r2, [r3, #32]
 800589c:	f022 0210 	bic.w	r2, r2, #16
 80058a0:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80058a2:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80058a4:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80058a6:	699c      	ldr	r4, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058a8:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058ac:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058b0:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80058b2:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058b6:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058ba:	4e3e      	ldr	r6, [pc, #248]	; (80059b4 <HAL_TIM_PWM_ConfigChannel+0x208>)
 80058bc:	42b3      	cmp	r3, r6
 80058be:	d054      	beq.n	800596a <HAL_TIM_PWM_ConfigChannel+0x1be>
  TIMx->CR2 = tmpcr2;
 80058c0:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80058c2:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80058c4:	684c      	ldr	r4, [r1, #4]
 80058c6:	639c      	str	r4, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80058c8:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80058ca:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80058cc:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80058ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80058d4:	699c      	ldr	r4, [r3, #24]
 80058d6:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 80058da:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80058dc:	6999      	ldr	r1, [r3, #24]
 80058de:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 80058e2:	6199      	str	r1, [r3, #24]
  __HAL_UNLOCK(htim);
 80058e4:	2300      	movs	r3, #0
 80058e6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80058ea:	2200      	movs	r2, #0
}
 80058ec:	4610      	mov	r0, r2
 80058ee:	bcf0      	pop	{r4, r5, r6, r7}
 80058f0:	4770      	bx	lr
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058f2:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 80058f4:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058f6:	6a1a      	ldr	r2, [r3, #32]
 80058f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80058fc:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80058fe:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005900:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005902:	69dc      	ldr	r4, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005904:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005908:	4334      	orrs	r4, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800590a:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800590c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005910:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005914:	4e27      	ldr	r6, [pc, #156]	; (80059b4 <HAL_TIM_PWM_ConfigChannel+0x208>)
 8005916:	42b3      	cmp	r3, r6
 8005918:	d03c      	beq.n	8005994 <HAL_TIM_PWM_ConfigChannel+0x1e8>
  TIMx->CR2 = tmpcr2;
 800591a:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800591c:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800591e:	684c      	ldr	r4, [r1, #4]
 8005920:	63dc      	str	r4, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8005922:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005924:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005926:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005928:	f042 0208 	orr.w	r2, r2, #8
 800592c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800592e:	69dc      	ldr	r4, [r3, #28]
 8005930:	f024 0404 	bic.w	r4, r4, #4
 8005934:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005936:	69d9      	ldr	r1, [r3, #28]
 8005938:	4329      	orrs	r1, r5
 800593a:	61d9      	str	r1, [r3, #28]
  __HAL_UNLOCK(htim);
 800593c:	2300      	movs	r3, #0
 800593e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8005942:	2200      	movs	r2, #0
}
 8005944:	4610      	mov	r0, r2
 8005946:	bcf0      	pop	{r4, r5, r6, r7}
 8005948:	4770      	bx	lr
  __HAL_LOCK(htim);
 800594a:	2202      	movs	r2, #2
}
 800594c:	4610      	mov	r0, r2
 800594e:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8005950:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005952:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005956:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8005958:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800595c:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8005960:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 8005962:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005966:	4335      	orrs	r5, r6
 8005968:	e77d      	b.n	8005866 <HAL_TIM_PWM_ConfigChannel+0xba>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800596a:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800596c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005970:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005974:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005978:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800597c:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 800597e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005982:	ea45 0586 	orr.w	r5, r5, r6, lsl #2
 8005986:	e79b      	b.n	80058c0 <HAL_TIM_PWM_ConfigChannel+0x114>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005988:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800598a:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800598e:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 8005992:	e73c      	b.n	800580e <HAL_TIM_PWM_ConfigChannel+0x62>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005994:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005996:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800599a:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800599e:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059a2:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059a6:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 80059a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059ac:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
 80059b0:	e7b3      	b.n	800591a <HAL_TIM_PWM_ConfigChannel+0x16e>
 80059b2:	bf00      	nop
 80059b4:	40010000 	.word	0x40010000

080059b8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80059b8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d075      	beq.n	8005aac <HAL_TIM_ConfigClockSource+0xf4>
 80059c0:	4602      	mov	r2, r0
{
 80059c2:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80059c4:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 80059c6:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80059c8:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 80059cc:	2001      	movs	r0, #1
 80059ce:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80059d2:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059d4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059d8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80059dc:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 80059de:	680b      	ldr	r3, [r1, #0]
 80059e0:	2b60      	cmp	r3, #96	; 0x60
 80059e2:	d065      	beq.n	8005ab0 <HAL_TIM_ConfigClockSource+0xf8>
 80059e4:	d824      	bhi.n	8005a30 <HAL_TIM_ConfigClockSource+0x78>
 80059e6:	2b40      	cmp	r3, #64	; 0x40
 80059e8:	d07c      	beq.n	8005ae4 <HAL_TIM_ConfigClockSource+0x12c>
 80059ea:	d94b      	bls.n	8005a84 <HAL_TIM_ConfigClockSource+0xcc>
 80059ec:	2b50      	cmp	r3, #80	; 0x50
 80059ee:	d117      	bne.n	8005a20 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059f0:	6848      	ldr	r0, [r1, #4]
 80059f2:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 80059f4:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059f6:	6a23      	ldr	r3, [r4, #32]
 80059f8:	f023 0301 	bic.w	r3, r3, #1
 80059fc:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059fe:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a00:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a04:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8005a08:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a0a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005a0e:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005a10:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005a12:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a18:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  HAL_StatusTypeDef status = HAL_OK;
 8005a1c:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8005a1e:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 8005a20:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8005a22:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8005a24:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005a28:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8005a2c:	bc30      	pop	{r4, r5}
 8005a2e:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8005a30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a34:	d038      	beq.n	8005aa8 <HAL_TIM_ConfigClockSource+0xf0>
 8005a36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a3a:	d110      	bne.n	8005a5e <HAL_TIM_ConfigClockSource+0xa6>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a3c:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8005a40:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a42:	432b      	orrs	r3, r5
 8005a44:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a46:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a4a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8005a4e:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8005a50:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a52:	68a3      	ldr	r3, [r4, #8]
 8005a54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  HAL_StatusTypeDef status = HAL_OK;
 8005a58:	2000      	movs	r0, #0
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a5a:	60a3      	str	r3, [r4, #8]
      break;
 8005a5c:	e7e0      	b.n	8005a20 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8005a5e:	2b70      	cmp	r3, #112	; 0x70
 8005a60:	d1de      	bne.n	8005a20 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a62:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8005a66:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a68:	432b      	orrs	r3, r5
 8005a6a:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a6c:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a70:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8005a74:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8005a76:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8005a78:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a7a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  HAL_StatusTypeDef status = HAL_OK;
 8005a7e:	2000      	movs	r0, #0
      htim->Instance->SMCR = tmpsmcr;
 8005a80:	60a3      	str	r3, [r4, #8]
      break;
 8005a82:	e7cd      	b.n	8005a20 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8005a84:	2b20      	cmp	r3, #32
 8005a86:	d002      	beq.n	8005a8e <HAL_TIM_ConfigClockSource+0xd6>
 8005a88:	d90a      	bls.n	8005aa0 <HAL_TIM_ConfigClockSource+0xe8>
 8005a8a:	2b30      	cmp	r3, #48	; 0x30
 8005a8c:	d1c8      	bne.n	8005a20 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 8005a8e:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a90:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a94:	430b      	orrs	r3, r1
 8005a96:	f043 0307 	orr.w	r3, r3, #7
  HAL_StatusTypeDef status = HAL_OK;
 8005a9a:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8005a9c:	60a3      	str	r3, [r4, #8]
}
 8005a9e:	e7bf      	b.n	8005a20 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8005aa0:	f033 0110 	bics.w	r1, r3, #16
 8005aa4:	d1bc      	bne.n	8005a20 <HAL_TIM_ConfigClockSource+0x68>
 8005aa6:	e7f2      	b.n	8005a8e <HAL_TIM_ConfigClockSource+0xd6>
  HAL_StatusTypeDef status = HAL_OK;
 8005aa8:	2000      	movs	r0, #0
 8005aaa:	e7b9      	b.n	8005a20 <HAL_TIM_ConfigClockSource+0x68>
  __HAL_LOCK(htim);
 8005aac:	2002      	movs	r0, #2
}
 8005aae:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ab0:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ab2:	68cb      	ldr	r3, [r1, #12]
 8005ab4:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ab6:	f020 0010 	bic.w	r0, r0, #16
 8005aba:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005abc:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005abe:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ac2:	ea41 3103 	orr.w	r1, r1, r3, lsl #12
  tmpccer = TIMx->CCER;
 8005ac6:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8005ac8:	61a1      	str	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005aca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ace:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCER = tmpccer;
 8005ad2:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005ad4:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ad6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ada:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  HAL_StatusTypeDef status = HAL_OK;
 8005ade:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8005ae0:	60a3      	str	r3, [r4, #8]
}
 8005ae2:	e79d      	b.n	8005a20 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ae4:	6848      	ldr	r0, [r1, #4]
 8005ae6:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8005ae8:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005aea:	6a23      	ldr	r3, [r4, #32]
 8005aec:	f023 0301 	bic.w	r3, r3, #1
 8005af0:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005af2:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005af4:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005af8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8005afc:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005afe:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005b02:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005b04:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005b06:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b0c:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  HAL_StatusTypeDef status = HAL_OK;
 8005b10:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8005b12:	60a3      	str	r3, [r4, #8]
}
 8005b14:	e784      	b.n	8005a20 <HAL_TIM_ConfigClockSource+0x68>
 8005b16:	bf00      	nop

08005b18 <HAL_TIM_OC_DelayElapsedCallback>:
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop

08005b1c <HAL_TIM_IC_CaptureCallback>:
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop

08005b20 <TIM_DMACaptureCplt>:
{
 8005b20:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b22:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005b24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b26:	4283      	cmp	r3, r0
 8005b28:	d01e      	beq.n	8005b68 <TIM_DMACaptureCplt+0x48>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005b2a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005b2c:	4283      	cmp	r3, r0
 8005b2e:	d00b      	beq.n	8005b48 <TIM_DMACaptureCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005b30:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005b32:	4283      	cmp	r3, r0
 8005b34:	d027      	beq.n	8005b86 <TIM_DMACaptureCplt+0x66>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005b36:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005b38:	4283      	cmp	r3, r0
 8005b3a:	d02f      	beq.n	8005b9c <TIM_DMACaptureCplt+0x7c>
  HAL_TIM_IC_CaptureCallback(htim);
 8005b3c:	4620      	mov	r0, r4
 8005b3e:	f7ff ffed 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b42:	2300      	movs	r3, #0
 8005b44:	7723      	strb	r3, [r4, #28]
}
 8005b46:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b48:	2202      	movs	r2, #2
 8005b4a:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8005b4c:	69db      	ldr	r3, [r3, #28]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1f4      	bne.n	8005b3c <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b52:	2301      	movs	r3, #1
 8005b54:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  HAL_TIM_IC_CaptureCallback(htim);
 8005b58:	4620      	mov	r0, r4
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  HAL_TIM_IC_CaptureCallback(htim);
 8005b5e:	f7ff ffdd 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b62:	2300      	movs	r3, #0
 8005b64:	7723      	strb	r3, [r4, #28]
}
 8005b66:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b68:	2201      	movs	r2, #1
 8005b6a:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8005b6c:	69db      	ldr	r3, [r3, #28]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1e4      	bne.n	8005b3c <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b72:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  HAL_TIM_IC_CaptureCallback(htim);
 8005b76:	4620      	mov	r0, r4
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b78:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  HAL_TIM_IC_CaptureCallback(htim);
 8005b7c:	f7ff ffce 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b80:	2300      	movs	r3, #0
 8005b82:	7723      	strb	r3, [r4, #28]
}
 8005b84:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b86:	2204      	movs	r2, #4
 8005b88:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8005b8a:	69db      	ldr	r3, [r3, #28]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d1d5      	bne.n	8005b3c <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005b90:	2301      	movs	r3, #1
 8005b92:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005b96:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005b9a:	e7cf      	b.n	8005b3c <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b9c:	2208      	movs	r2, #8
 8005b9e:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8005ba0:	69db      	ldr	r3, [r3, #28]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1ca      	bne.n	8005b3c <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005bac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005bb0:	e7c4      	b.n	8005b3c <TIM_DMACaptureCplt+0x1c>
 8005bb2:	bf00      	nop

08005bb4 <HAL_TIM_IC_CaptureHalfCpltCallback>:
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop

08005bb8 <TIM_DMACaptureHalfCplt>:
{
 8005bb8:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bba:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005bbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005bbe:	4283      	cmp	r3, r0
 8005bc0:	d018      	beq.n	8005bf4 <TIM_DMACaptureHalfCplt+0x3c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005bc2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005bc4:	4283      	cmp	r3, r0
 8005bc6:	d00d      	beq.n	8005be4 <TIM_DMACaptureHalfCplt+0x2c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005bc8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005bca:	4283      	cmp	r3, r0
 8005bcc:	d01a      	beq.n	8005c04 <TIM_DMACaptureHalfCplt+0x4c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005bce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005bd0:	4283      	cmp	r3, r0
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bd2:	bf04      	itt	eq
 8005bd4:	2308      	moveq	r3, #8
 8005bd6:	7723      	strbeq	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8005bd8:	4620      	mov	r0, r4
 8005bda:	f7ff ffeb 	bl	8005bb4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bde:	2300      	movs	r3, #0
 8005be0:	7723      	strb	r3, [r4, #28]
}
 8005be2:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005be4:	2302      	movs	r3, #2
 8005be6:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8005be8:	4620      	mov	r0, r4
 8005bea:	f7ff ffe3 	bl	8005bb4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	7723      	strb	r3, [r4, #28]
}
 8005bf2:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8005bf8:	4620      	mov	r0, r4
 8005bfa:	f7ff ffdb 	bl	8005bb4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	7723      	strb	r3, [r4, #28]
}
 8005c02:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c04:	2304      	movs	r3, #4
 8005c06:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8005c08:	4620      	mov	r0, r4
 8005c0a:	f7ff ffd3 	bl	8005bb4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	7723      	strb	r3, [r4, #28]
}
 8005c12:	bd10      	pop	{r4, pc}

08005c14 <HAL_TIM_PWM_PulseFinishedCallback>:
 8005c14:	4770      	bx	lr
 8005c16:	bf00      	nop

08005c18 <HAL_TIM_TriggerCallback>:
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop

08005c1c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005c1c:	6803      	ldr	r3, [r0, #0]
 8005c1e:	691a      	ldr	r2, [r3, #16]
 8005c20:	0791      	lsls	r1, r2, #30
{
 8005c22:	b510      	push	{r4, lr}
 8005c24:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005c26:	d502      	bpl.n	8005c2e <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005c28:	68da      	ldr	r2, [r3, #12]
 8005c2a:	0792      	lsls	r2, r2, #30
 8005c2c:	d45f      	bmi.n	8005cee <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005c2e:	691a      	ldr	r2, [r3, #16]
 8005c30:	0750      	lsls	r0, r2, #29
 8005c32:	d502      	bpl.n	8005c3a <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005c34:	68da      	ldr	r2, [r3, #12]
 8005c36:	0751      	lsls	r1, r2, #29
 8005c38:	d446      	bmi.n	8005cc8 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005c3a:	691a      	ldr	r2, [r3, #16]
 8005c3c:	0712      	lsls	r2, r2, #28
 8005c3e:	d502      	bpl.n	8005c46 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005c40:	68da      	ldr	r2, [r3, #12]
 8005c42:	0710      	lsls	r0, r2, #28
 8005c44:	d42e      	bmi.n	8005ca4 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c46:	691a      	ldr	r2, [r3, #16]
 8005c48:	06d2      	lsls	r2, r2, #27
 8005c4a:	d502      	bpl.n	8005c52 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005c4c:	68da      	ldr	r2, [r3, #12]
 8005c4e:	06d0      	lsls	r0, r2, #27
 8005c50:	d418      	bmi.n	8005c84 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c52:	691a      	ldr	r2, [r3, #16]
 8005c54:	07d1      	lsls	r1, r2, #31
 8005c56:	d502      	bpl.n	8005c5e <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c58:	68da      	ldr	r2, [r3, #12]
 8005c5a:	07d2      	lsls	r2, r2, #31
 8005c5c:	d45d      	bmi.n	8005d1a <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005c5e:	691a      	ldr	r2, [r3, #16]
 8005c60:	0610      	lsls	r0, r2, #24
 8005c62:	d502      	bpl.n	8005c6a <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c64:	68da      	ldr	r2, [r3, #12]
 8005c66:	0611      	lsls	r1, r2, #24
 8005c68:	d45f      	bmi.n	8005d2a <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c6a:	691a      	ldr	r2, [r3, #16]
 8005c6c:	0652      	lsls	r2, r2, #25
 8005c6e:	d502      	bpl.n	8005c76 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c70:	68da      	ldr	r2, [r3, #12]
 8005c72:	0650      	lsls	r0, r2, #25
 8005c74:	d461      	bmi.n	8005d3a <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c76:	691a      	ldr	r2, [r3, #16]
 8005c78:	0691      	lsls	r1, r2, #26
 8005c7a:	d502      	bpl.n	8005c82 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c7c:	68da      	ldr	r2, [r3, #12]
 8005c7e:	0692      	lsls	r2, r2, #26
 8005c80:	d443      	bmi.n	8005d0a <HAL_TIM_IRQHandler+0xee>
}
 8005c82:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c84:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c88:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c8a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c8c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c8e:	69db      	ldr	r3, [r3, #28]
 8005c90:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005c94:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c96:	d064      	beq.n	8005d62 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8005c98:	f7ff ff40 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c9c:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c9e:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ca0:	7722      	strb	r2, [r4, #28]
 8005ca2:	e7d6      	b.n	8005c52 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005ca4:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ca8:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005caa:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005cac:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005cae:	69db      	ldr	r3, [r3, #28]
 8005cb0:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8005cb2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005cb4:	d152      	bne.n	8005d5c <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cb6:	f7ff ff2f 	bl	8005b18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cba:	4620      	mov	r0, r4
 8005cbc:	f7ff ffaa 	bl	8005c14 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cc0:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005cc2:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cc4:	7722      	strb	r2, [r4, #28]
 8005cc6:	e7be      	b.n	8005c46 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005cc8:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ccc:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005cce:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cd0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005cd2:	699b      	ldr	r3, [r3, #24]
 8005cd4:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005cd8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005cda:	d13c      	bne.n	8005d56 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cdc:	f7ff ff1c 	bl	8005b18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	f7ff ff97 	bl	8005c14 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ce6:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005ce8:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cea:	7722      	strb	r2, [r4, #28]
 8005cec:	e7a5      	b.n	8005c3a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005cee:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cf2:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005cf4:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cf6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	079b      	lsls	r3, r3, #30
 8005cfc:	d025      	beq.n	8005d4a <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8005cfe:	f7ff ff0d 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d02:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d04:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d06:	7722      	strb	r2, [r4, #28]
 8005d08:	e791      	b.n	8005c2e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d0a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8005d0e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d10:	611a      	str	r2, [r3, #16]
}
 8005d12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8005d16:	f000 b8a7 	b.w	8005e68 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005d1a:	f06f 0201 	mvn.w	r2, #1
 8005d1e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d20:	4620      	mov	r0, r4
 8005d22:	f7fb fb41 	bl	80013a8 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005d26:	6823      	ldr	r3, [r4, #0]
 8005d28:	e799      	b.n	8005c5e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005d2a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005d2e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005d30:	4620      	mov	r0, r4
 8005d32:	f000 f89b 	bl	8005e6c <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005d36:	6823      	ldr	r3, [r4, #0]
 8005d38:	e797      	b.n	8005c6a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005d3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005d3e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005d40:	4620      	mov	r0, r4
 8005d42:	f7ff ff69 	bl	8005c18 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005d46:	6823      	ldr	r3, [r4, #0]
 8005d48:	e795      	b.n	8005c76 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d4a:	f7ff fee5 	bl	8005b18 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d4e:	4620      	mov	r0, r4
 8005d50:	f7ff ff60 	bl	8005c14 <HAL_TIM_PWM_PulseFinishedCallback>
 8005d54:	e7d5      	b.n	8005d02 <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 8005d56:	f7ff fee1 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
 8005d5a:	e7c4      	b.n	8005ce6 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8005d5c:	f7ff fede 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
 8005d60:	e7ae      	b.n	8005cc0 <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d62:	f7ff fed9 	bl	8005b18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d66:	4620      	mov	r0, r4
 8005d68:	f7ff ff54 	bl	8005c14 <HAL_TIM_PWM_PulseFinishedCallback>
 8005d6c:	e796      	b.n	8005c9c <HAL_TIM_IRQHandler+0x80>
 8005d6e:	bf00      	nop

08005d70 <HAL_TIM_ErrorCallback>:
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop

08005d74 <TIM_DMAError>:
{
 8005d74:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d76:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005d78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d7a:	4283      	cmp	r3, r0
 8005d7c:	d01c      	beq.n	8005db8 <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005d7e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005d80:	4283      	cmp	r3, r0
 8005d82:	d00e      	beq.n	8005da2 <TIM_DMAError+0x2e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005d84:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005d86:	4283      	cmp	r3, r0
 8005d88:	d020      	beq.n	8005dcc <TIM_DMAError+0x58>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005d8a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005d8c:	4283      	cmp	r3, r0
 8005d8e:	d028      	beq.n	8005de2 <TIM_DMAError+0x6e>
    htim->State = HAL_TIM_STATE_READY;
 8005d90:	2301      	movs	r3, #1
 8005d92:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 8005d96:	4620      	mov	r0, r4
 8005d98:	f7ff ffea 	bl	8005d70 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	7723      	strb	r3, [r4, #28]
}
 8005da0:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005da2:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005da4:	2202      	movs	r2, #2
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005da6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005daa:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 8005dac:	4620      	mov	r0, r4
 8005dae:	f7ff ffdf 	bl	8005d70 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005db2:	2300      	movs	r3, #0
 8005db4:	7723      	strb	r3, [r4, #28]
}
 8005db6:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005db8:	2301      	movs	r3, #1
 8005dba:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005dbc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 8005dc0:	4620      	mov	r0, r4
 8005dc2:	f7ff ffd5 	bl	8005d70 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	7723      	strb	r3, [r4, #28]
}
 8005dca:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005dcc:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005dce:	2204      	movs	r2, #4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005dd0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005dd4:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	f7ff ffca 	bl	8005d70 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	7723      	strb	r3, [r4, #28]
}
 8005de0:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005de2:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005de4:	2208      	movs	r2, #8
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005de6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dea:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 8005dec:	4620      	mov	r0, r4
 8005dee:	f7ff ffbf 	bl	8005d70 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005df2:	2300      	movs	r3, #0
 8005df4:	7723      	strb	r3, [r4, #28]
}
 8005df6:	bd10      	pop	{r4, pc}

08005df8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005df8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d02f      	beq.n	8005e60 <HAL_TIMEx_MasterConfigSynchronization+0x68>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e00:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005e02:	2202      	movs	r2, #2
{
 8005e04:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8005e06:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8005e0a:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e0c:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005e0e:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e10:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e14:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e16:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e18:	4a12      	ldr	r2, [pc, #72]	; (8005e64 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d012      	beq.n	8005e44 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e22:	d00f      	beq.n	8005e44 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005e24:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d00b      	beq.n	8005e44 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005e2c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d007      	beq.n	8005e44 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005e34:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d003      	beq.n	8005e44 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005e3c:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d104      	bne.n	8005e4e <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e44:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e46:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e4a:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e4c:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005e4e:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8005e50:	2201      	movs	r2, #1
 8005e52:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005e56:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8005e5a:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8005e5c:	4618      	mov	r0, r3
}
 8005e5e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005e60:	2002      	movs	r0, #2
}
 8005e62:	4770      	bx	lr
 8005e64:	40010000 	.word	0x40010000

08005e68 <HAL_TIMEx_CommutCallback>:
 8005e68:	4770      	bx	lr
 8005e6a:	bf00      	nop

08005e6c <HAL_TIMEx_BreakCallback>:
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop

08005e70 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e70:	2800      	cmp	r0, #0
 8005e72:	f000 808f 	beq.w	8005f94 <HAL_UART_Init+0x124>
{
 8005e76:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e78:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005e7c:	4604      	mov	r4, r0
 8005e7e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f000 8081 	beq.w	8005f8a <HAL_UART_Init+0x11a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e88:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e8a:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 8005e8c:	2224      	movs	r2, #36	; 0x24
 8005e8e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8005e92:	68da      	ldr	r2, [r3, #12]
 8005e94:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e98:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e9a:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e9c:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e9e:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8005ea2:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ea4:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ea6:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ea8:	4302      	orrs	r2, r0
 8005eaa:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8005eac:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005eae:	4302      	orrs	r2, r0
 8005eb0:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8005eb2:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 8005eb6:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005eba:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ec0:	695a      	ldr	r2, [r3, #20]
 8005ec2:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ec4:	4934      	ldr	r1, [pc, #208]	; (8005f98 <HAL_UART_Init+0x128>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ec6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005eca:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ecc:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ece:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ed0:	d035      	beq.n	8005f3e <HAL_UART_Init+0xce>
 8005ed2:	4a32      	ldr	r2, [pc, #200]	; (8005f9c <HAL_UART_Init+0x12c>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d032      	beq.n	8005f3e <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ed8:	f7ff f834 	bl	8004f44 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005edc:	69e3      	ldr	r3, [r4, #28]
 8005ede:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ee2:	d032      	beq.n	8005f4a <HAL_UART_Init+0xda>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ee4:	6863      	ldr	r3, [r4, #4]
 8005ee6:	2119      	movs	r1, #25
 8005ee8:	009a      	lsls	r2, r3, #2
 8005eea:	fba0 0101 	umull	r0, r1, r0, r1
 8005eee:	0f9b      	lsrs	r3, r3, #30
 8005ef0:	f7fa fcfc 	bl	80008ec <__aeabi_uldivmod>
 8005ef4:	492a      	ldr	r1, [pc, #168]	; (8005fa0 <HAL_UART_Init+0x130>)
 8005ef6:	fba1 3200 	umull	r3, r2, r1, r0
 8005efa:	0952      	lsrs	r2, r2, #5
 8005efc:	2564      	movs	r5, #100	; 0x64
 8005efe:	fb05 0012 	mls	r0, r5, r2, r0
 8005f02:	0100      	lsls	r0, r0, #4
 8005f04:	3032      	adds	r0, #50	; 0x32
 8005f06:	6823      	ldr	r3, [r4, #0]
 8005f08:	fba1 1000 	umull	r1, r0, r1, r0
 8005f0c:	0112      	lsls	r2, r2, #4
 8005f0e:	eb02 1050 	add.w	r0, r2, r0, lsr #5
 8005f12:	6098      	str	r0, [r3, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f14:	691a      	ldr	r2, [r3, #16]
 8005f16:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f1a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f1c:	695a      	ldr	r2, [r3, #20]
 8005f1e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f22:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8005f24:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f26:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8005f28:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8005f2a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f2e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f30:	6425      	str	r5, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005f32:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005f36:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  return HAL_OK;
 8005f3a:	4628      	mov	r0, r5
}
 8005f3c:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f3e:	f7ff f811 	bl	8004f64 <HAL_RCC_GetPCLK2Freq>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f42:	69e3      	ldr	r3, [r4, #28]
 8005f44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f48:	d1cc      	bne.n	8005ee4 <HAL_UART_Init+0x74>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f4a:	6862      	ldr	r2, [r4, #4]
 8005f4c:	2119      	movs	r1, #25
 8005f4e:	1892      	adds	r2, r2, r2
 8005f50:	f04f 0300 	mov.w	r3, #0
 8005f54:	415b      	adcs	r3, r3
 8005f56:	fba0 0101 	umull	r0, r1, r0, r1
 8005f5a:	f7fa fcc7 	bl	80008ec <__aeabi_uldivmod>
 8005f5e:	4b10      	ldr	r3, [pc, #64]	; (8005fa0 <HAL_UART_Init+0x130>)
 8005f60:	fba3 2100 	umull	r2, r1, r3, r0
 8005f64:	094d      	lsrs	r5, r1, #5
 8005f66:	2264      	movs	r2, #100	; 0x64
 8005f68:	fb02 0215 	mls	r2, r2, r5, r0
 8005f6c:	00d2      	lsls	r2, r2, #3
 8005f6e:	3232      	adds	r2, #50	; 0x32
 8005f70:	fba3 3202 	umull	r3, r2, r3, r2
 8005f74:	f3c2 1142 	ubfx	r1, r2, #5, #3
 8005f78:	0912      	lsrs	r2, r2, #4
 8005f7a:	6823      	ldr	r3, [r4, #0]
 8005f7c:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 8005f80:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8005f84:	440a      	add	r2, r1
 8005f86:	609a      	str	r2, [r3, #8]
 8005f88:	e7c4      	b.n	8005f14 <HAL_UART_Init+0xa4>
    huart->Lock = HAL_UNLOCKED;
 8005f8a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8005f8e:	f7fc fb7b 	bl	8002688 <HAL_UART_MspInit>
 8005f92:	e779      	b.n	8005e88 <HAL_UART_Init+0x18>
    return HAL_ERROR;
 8005f94:	2001      	movs	r0, #1
}
 8005f96:	4770      	bx	lr
 8005f98:	40011000 	.word	0x40011000
 8005f9c:	40011400 	.word	0x40011400
 8005fa0:	51eb851f 	.word	0x51eb851f

08005fa4 <__assert_func>:
 8005fa4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005fa6:	4614      	mov	r4, r2
 8005fa8:	461a      	mov	r2, r3
 8005faa:	4b09      	ldr	r3, [pc, #36]	; (8005fd0 <__assert_func+0x2c>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4605      	mov	r5, r0
 8005fb0:	68d8      	ldr	r0, [r3, #12]
 8005fb2:	b14c      	cbz	r4, 8005fc8 <__assert_func+0x24>
 8005fb4:	4b07      	ldr	r3, [pc, #28]	; (8005fd4 <__assert_func+0x30>)
 8005fb6:	9100      	str	r1, [sp, #0]
 8005fb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005fbc:	4906      	ldr	r1, [pc, #24]	; (8005fd8 <__assert_func+0x34>)
 8005fbe:	462b      	mov	r3, r5
 8005fc0:	f000 f814 	bl	8005fec <fiprintf>
 8005fc4:	f000 fbfe 	bl	80067c4 <abort>
 8005fc8:	4b04      	ldr	r3, [pc, #16]	; (8005fdc <__assert_func+0x38>)
 8005fca:	461c      	mov	r4, r3
 8005fcc:	e7f3      	b.n	8005fb6 <__assert_func+0x12>
 8005fce:	bf00      	nop
 8005fd0:	20000054 	.word	0x20000054
 8005fd4:	08007550 	.word	0x08007550
 8005fd8:	0800755d 	.word	0x0800755d
 8005fdc:	0800758b 	.word	0x0800758b

08005fe0 <__errno>:
 8005fe0:	4b01      	ldr	r3, [pc, #4]	; (8005fe8 <__errno+0x8>)
 8005fe2:	6818      	ldr	r0, [r3, #0]
 8005fe4:	4770      	bx	lr
 8005fe6:	bf00      	nop
 8005fe8:	20000054 	.word	0x20000054

08005fec <fiprintf>:
 8005fec:	b40e      	push	{r1, r2, r3}
 8005fee:	b503      	push	{r0, r1, lr}
 8005ff0:	4601      	mov	r1, r0
 8005ff2:	ab03      	add	r3, sp, #12
 8005ff4:	4805      	ldr	r0, [pc, #20]	; (800600c <fiprintf+0x20>)
 8005ff6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ffa:	6800      	ldr	r0, [r0, #0]
 8005ffc:	9301      	str	r3, [sp, #4]
 8005ffe:	f000 f85d 	bl	80060bc <_vfiprintf_r>
 8006002:	b002      	add	sp, #8
 8006004:	f85d eb04 	ldr.w	lr, [sp], #4
 8006008:	b003      	add	sp, #12
 800600a:	4770      	bx	lr
 800600c:	20000054 	.word	0x20000054

08006010 <__libc_init_array>:
 8006010:	b570      	push	{r4, r5, r6, lr}
 8006012:	4d0d      	ldr	r5, [pc, #52]	; (8006048 <__libc_init_array+0x38>)
 8006014:	4c0d      	ldr	r4, [pc, #52]	; (800604c <__libc_init_array+0x3c>)
 8006016:	1b64      	subs	r4, r4, r5
 8006018:	10a4      	asrs	r4, r4, #2
 800601a:	2600      	movs	r6, #0
 800601c:	42a6      	cmp	r6, r4
 800601e:	d109      	bne.n	8006034 <__libc_init_array+0x24>
 8006020:	4d0b      	ldr	r5, [pc, #44]	; (8006050 <__libc_init_array+0x40>)
 8006022:	4c0c      	ldr	r4, [pc, #48]	; (8006054 <__libc_init_array+0x44>)
 8006024:	f000 ffe2 	bl	8006fec <_init>
 8006028:	1b64      	subs	r4, r4, r5
 800602a:	10a4      	asrs	r4, r4, #2
 800602c:	2600      	movs	r6, #0
 800602e:	42a6      	cmp	r6, r4
 8006030:	d105      	bne.n	800603e <__libc_init_array+0x2e>
 8006032:	bd70      	pop	{r4, r5, r6, pc}
 8006034:	f855 3b04 	ldr.w	r3, [r5], #4
 8006038:	4798      	blx	r3
 800603a:	3601      	adds	r6, #1
 800603c:	e7ee      	b.n	800601c <__libc_init_array+0xc>
 800603e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006042:	4798      	blx	r3
 8006044:	3601      	adds	r6, #1
 8006046:	e7f2      	b.n	800602e <__libc_init_array+0x1e>
 8006048:	0800762c 	.word	0x0800762c
 800604c:	0800762c 	.word	0x0800762c
 8006050:	0800762c 	.word	0x0800762c
 8006054:	08007630 	.word	0x08007630

08006058 <memset>:
 8006058:	4402      	add	r2, r0
 800605a:	4603      	mov	r3, r0
 800605c:	4293      	cmp	r3, r2
 800605e:	d100      	bne.n	8006062 <memset+0xa>
 8006060:	4770      	bx	lr
 8006062:	f803 1b01 	strb.w	r1, [r3], #1
 8006066:	e7f9      	b.n	800605c <memset+0x4>

08006068 <__sfputc_r>:
 8006068:	6893      	ldr	r3, [r2, #8]
 800606a:	3b01      	subs	r3, #1
 800606c:	2b00      	cmp	r3, #0
 800606e:	b410      	push	{r4}
 8006070:	6093      	str	r3, [r2, #8]
 8006072:	da08      	bge.n	8006086 <__sfputc_r+0x1e>
 8006074:	6994      	ldr	r4, [r2, #24]
 8006076:	42a3      	cmp	r3, r4
 8006078:	db01      	blt.n	800607e <__sfputc_r+0x16>
 800607a:	290a      	cmp	r1, #10
 800607c:	d103      	bne.n	8006086 <__sfputc_r+0x1e>
 800607e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006082:	f000 badf 	b.w	8006644 <__swbuf_r>
 8006086:	6813      	ldr	r3, [r2, #0]
 8006088:	1c58      	adds	r0, r3, #1
 800608a:	6010      	str	r0, [r2, #0]
 800608c:	7019      	strb	r1, [r3, #0]
 800608e:	4608      	mov	r0, r1
 8006090:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006094:	4770      	bx	lr

08006096 <__sfputs_r>:
 8006096:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006098:	4606      	mov	r6, r0
 800609a:	460f      	mov	r7, r1
 800609c:	4614      	mov	r4, r2
 800609e:	18d5      	adds	r5, r2, r3
 80060a0:	42ac      	cmp	r4, r5
 80060a2:	d101      	bne.n	80060a8 <__sfputs_r+0x12>
 80060a4:	2000      	movs	r0, #0
 80060a6:	e007      	b.n	80060b8 <__sfputs_r+0x22>
 80060a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060ac:	463a      	mov	r2, r7
 80060ae:	4630      	mov	r0, r6
 80060b0:	f7ff ffda 	bl	8006068 <__sfputc_r>
 80060b4:	1c43      	adds	r3, r0, #1
 80060b6:	d1f3      	bne.n	80060a0 <__sfputs_r+0xa>
 80060b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080060bc <_vfiprintf_r>:
 80060bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060c0:	460d      	mov	r5, r1
 80060c2:	b09d      	sub	sp, #116	; 0x74
 80060c4:	4614      	mov	r4, r2
 80060c6:	4698      	mov	r8, r3
 80060c8:	4606      	mov	r6, r0
 80060ca:	b118      	cbz	r0, 80060d4 <_vfiprintf_r+0x18>
 80060cc:	6983      	ldr	r3, [r0, #24]
 80060ce:	b90b      	cbnz	r3, 80060d4 <_vfiprintf_r+0x18>
 80060d0:	f000 fc9a 	bl	8006a08 <__sinit>
 80060d4:	4b89      	ldr	r3, [pc, #548]	; (80062fc <_vfiprintf_r+0x240>)
 80060d6:	429d      	cmp	r5, r3
 80060d8:	d11b      	bne.n	8006112 <_vfiprintf_r+0x56>
 80060da:	6875      	ldr	r5, [r6, #4]
 80060dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060de:	07d9      	lsls	r1, r3, #31
 80060e0:	d405      	bmi.n	80060ee <_vfiprintf_r+0x32>
 80060e2:	89ab      	ldrh	r3, [r5, #12]
 80060e4:	059a      	lsls	r2, r3, #22
 80060e6:	d402      	bmi.n	80060ee <_vfiprintf_r+0x32>
 80060e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80060ea:	f000 fd2b 	bl	8006b44 <__retarget_lock_acquire_recursive>
 80060ee:	89ab      	ldrh	r3, [r5, #12]
 80060f0:	071b      	lsls	r3, r3, #28
 80060f2:	d501      	bpl.n	80060f8 <_vfiprintf_r+0x3c>
 80060f4:	692b      	ldr	r3, [r5, #16]
 80060f6:	b9eb      	cbnz	r3, 8006134 <_vfiprintf_r+0x78>
 80060f8:	4629      	mov	r1, r5
 80060fa:	4630      	mov	r0, r6
 80060fc:	f000 faf4 	bl	80066e8 <__swsetup_r>
 8006100:	b1c0      	cbz	r0, 8006134 <_vfiprintf_r+0x78>
 8006102:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006104:	07dc      	lsls	r4, r3, #31
 8006106:	d50e      	bpl.n	8006126 <_vfiprintf_r+0x6a>
 8006108:	f04f 30ff 	mov.w	r0, #4294967295
 800610c:	b01d      	add	sp, #116	; 0x74
 800610e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006112:	4b7b      	ldr	r3, [pc, #492]	; (8006300 <_vfiprintf_r+0x244>)
 8006114:	429d      	cmp	r5, r3
 8006116:	d101      	bne.n	800611c <_vfiprintf_r+0x60>
 8006118:	68b5      	ldr	r5, [r6, #8]
 800611a:	e7df      	b.n	80060dc <_vfiprintf_r+0x20>
 800611c:	4b79      	ldr	r3, [pc, #484]	; (8006304 <_vfiprintf_r+0x248>)
 800611e:	429d      	cmp	r5, r3
 8006120:	bf08      	it	eq
 8006122:	68f5      	ldreq	r5, [r6, #12]
 8006124:	e7da      	b.n	80060dc <_vfiprintf_r+0x20>
 8006126:	89ab      	ldrh	r3, [r5, #12]
 8006128:	0598      	lsls	r0, r3, #22
 800612a:	d4ed      	bmi.n	8006108 <_vfiprintf_r+0x4c>
 800612c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800612e:	f000 fd0a 	bl	8006b46 <__retarget_lock_release_recursive>
 8006132:	e7e9      	b.n	8006108 <_vfiprintf_r+0x4c>
 8006134:	2300      	movs	r3, #0
 8006136:	9309      	str	r3, [sp, #36]	; 0x24
 8006138:	2320      	movs	r3, #32
 800613a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800613e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006142:	2330      	movs	r3, #48	; 0x30
 8006144:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006308 <_vfiprintf_r+0x24c>
 8006148:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800614c:	f04f 0901 	mov.w	r9, #1
 8006150:	4623      	mov	r3, r4
 8006152:	469a      	mov	sl, r3
 8006154:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006158:	b10a      	cbz	r2, 800615e <_vfiprintf_r+0xa2>
 800615a:	2a25      	cmp	r2, #37	; 0x25
 800615c:	d1f9      	bne.n	8006152 <_vfiprintf_r+0x96>
 800615e:	ebba 0b04 	subs.w	fp, sl, r4
 8006162:	d00b      	beq.n	800617c <_vfiprintf_r+0xc0>
 8006164:	465b      	mov	r3, fp
 8006166:	4622      	mov	r2, r4
 8006168:	4629      	mov	r1, r5
 800616a:	4630      	mov	r0, r6
 800616c:	f7ff ff93 	bl	8006096 <__sfputs_r>
 8006170:	3001      	adds	r0, #1
 8006172:	f000 80aa 	beq.w	80062ca <_vfiprintf_r+0x20e>
 8006176:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006178:	445a      	add	r2, fp
 800617a:	9209      	str	r2, [sp, #36]	; 0x24
 800617c:	f89a 3000 	ldrb.w	r3, [sl]
 8006180:	2b00      	cmp	r3, #0
 8006182:	f000 80a2 	beq.w	80062ca <_vfiprintf_r+0x20e>
 8006186:	2300      	movs	r3, #0
 8006188:	f04f 32ff 	mov.w	r2, #4294967295
 800618c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006190:	f10a 0a01 	add.w	sl, sl, #1
 8006194:	9304      	str	r3, [sp, #16]
 8006196:	9307      	str	r3, [sp, #28]
 8006198:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800619c:	931a      	str	r3, [sp, #104]	; 0x68
 800619e:	4654      	mov	r4, sl
 80061a0:	2205      	movs	r2, #5
 80061a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061a6:	4858      	ldr	r0, [pc, #352]	; (8006308 <_vfiprintf_r+0x24c>)
 80061a8:	f7fa f81a 	bl	80001e0 <memchr>
 80061ac:	9a04      	ldr	r2, [sp, #16]
 80061ae:	b9d8      	cbnz	r0, 80061e8 <_vfiprintf_r+0x12c>
 80061b0:	06d1      	lsls	r1, r2, #27
 80061b2:	bf44      	itt	mi
 80061b4:	2320      	movmi	r3, #32
 80061b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80061ba:	0713      	lsls	r3, r2, #28
 80061bc:	bf44      	itt	mi
 80061be:	232b      	movmi	r3, #43	; 0x2b
 80061c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80061c4:	f89a 3000 	ldrb.w	r3, [sl]
 80061c8:	2b2a      	cmp	r3, #42	; 0x2a
 80061ca:	d015      	beq.n	80061f8 <_vfiprintf_r+0x13c>
 80061cc:	9a07      	ldr	r2, [sp, #28]
 80061ce:	4654      	mov	r4, sl
 80061d0:	2000      	movs	r0, #0
 80061d2:	f04f 0c0a 	mov.w	ip, #10
 80061d6:	4621      	mov	r1, r4
 80061d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061dc:	3b30      	subs	r3, #48	; 0x30
 80061de:	2b09      	cmp	r3, #9
 80061e0:	d94e      	bls.n	8006280 <_vfiprintf_r+0x1c4>
 80061e2:	b1b0      	cbz	r0, 8006212 <_vfiprintf_r+0x156>
 80061e4:	9207      	str	r2, [sp, #28]
 80061e6:	e014      	b.n	8006212 <_vfiprintf_r+0x156>
 80061e8:	eba0 0308 	sub.w	r3, r0, r8
 80061ec:	fa09 f303 	lsl.w	r3, r9, r3
 80061f0:	4313      	orrs	r3, r2
 80061f2:	9304      	str	r3, [sp, #16]
 80061f4:	46a2      	mov	sl, r4
 80061f6:	e7d2      	b.n	800619e <_vfiprintf_r+0xe2>
 80061f8:	9b03      	ldr	r3, [sp, #12]
 80061fa:	1d19      	adds	r1, r3, #4
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	9103      	str	r1, [sp, #12]
 8006200:	2b00      	cmp	r3, #0
 8006202:	bfbb      	ittet	lt
 8006204:	425b      	neglt	r3, r3
 8006206:	f042 0202 	orrlt.w	r2, r2, #2
 800620a:	9307      	strge	r3, [sp, #28]
 800620c:	9307      	strlt	r3, [sp, #28]
 800620e:	bfb8      	it	lt
 8006210:	9204      	strlt	r2, [sp, #16]
 8006212:	7823      	ldrb	r3, [r4, #0]
 8006214:	2b2e      	cmp	r3, #46	; 0x2e
 8006216:	d10c      	bne.n	8006232 <_vfiprintf_r+0x176>
 8006218:	7863      	ldrb	r3, [r4, #1]
 800621a:	2b2a      	cmp	r3, #42	; 0x2a
 800621c:	d135      	bne.n	800628a <_vfiprintf_r+0x1ce>
 800621e:	9b03      	ldr	r3, [sp, #12]
 8006220:	1d1a      	adds	r2, r3, #4
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	9203      	str	r2, [sp, #12]
 8006226:	2b00      	cmp	r3, #0
 8006228:	bfb8      	it	lt
 800622a:	f04f 33ff 	movlt.w	r3, #4294967295
 800622e:	3402      	adds	r4, #2
 8006230:	9305      	str	r3, [sp, #20]
 8006232:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006318 <_vfiprintf_r+0x25c>
 8006236:	7821      	ldrb	r1, [r4, #0]
 8006238:	2203      	movs	r2, #3
 800623a:	4650      	mov	r0, sl
 800623c:	f7f9 ffd0 	bl	80001e0 <memchr>
 8006240:	b140      	cbz	r0, 8006254 <_vfiprintf_r+0x198>
 8006242:	2340      	movs	r3, #64	; 0x40
 8006244:	eba0 000a 	sub.w	r0, r0, sl
 8006248:	fa03 f000 	lsl.w	r0, r3, r0
 800624c:	9b04      	ldr	r3, [sp, #16]
 800624e:	4303      	orrs	r3, r0
 8006250:	3401      	adds	r4, #1
 8006252:	9304      	str	r3, [sp, #16]
 8006254:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006258:	482c      	ldr	r0, [pc, #176]	; (800630c <_vfiprintf_r+0x250>)
 800625a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800625e:	2206      	movs	r2, #6
 8006260:	f7f9 ffbe 	bl	80001e0 <memchr>
 8006264:	2800      	cmp	r0, #0
 8006266:	d03f      	beq.n	80062e8 <_vfiprintf_r+0x22c>
 8006268:	4b29      	ldr	r3, [pc, #164]	; (8006310 <_vfiprintf_r+0x254>)
 800626a:	bb1b      	cbnz	r3, 80062b4 <_vfiprintf_r+0x1f8>
 800626c:	9b03      	ldr	r3, [sp, #12]
 800626e:	3307      	adds	r3, #7
 8006270:	f023 0307 	bic.w	r3, r3, #7
 8006274:	3308      	adds	r3, #8
 8006276:	9303      	str	r3, [sp, #12]
 8006278:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800627a:	443b      	add	r3, r7
 800627c:	9309      	str	r3, [sp, #36]	; 0x24
 800627e:	e767      	b.n	8006150 <_vfiprintf_r+0x94>
 8006280:	fb0c 3202 	mla	r2, ip, r2, r3
 8006284:	460c      	mov	r4, r1
 8006286:	2001      	movs	r0, #1
 8006288:	e7a5      	b.n	80061d6 <_vfiprintf_r+0x11a>
 800628a:	2300      	movs	r3, #0
 800628c:	3401      	adds	r4, #1
 800628e:	9305      	str	r3, [sp, #20]
 8006290:	4619      	mov	r1, r3
 8006292:	f04f 0c0a 	mov.w	ip, #10
 8006296:	4620      	mov	r0, r4
 8006298:	f810 2b01 	ldrb.w	r2, [r0], #1
 800629c:	3a30      	subs	r2, #48	; 0x30
 800629e:	2a09      	cmp	r2, #9
 80062a0:	d903      	bls.n	80062aa <_vfiprintf_r+0x1ee>
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d0c5      	beq.n	8006232 <_vfiprintf_r+0x176>
 80062a6:	9105      	str	r1, [sp, #20]
 80062a8:	e7c3      	b.n	8006232 <_vfiprintf_r+0x176>
 80062aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80062ae:	4604      	mov	r4, r0
 80062b0:	2301      	movs	r3, #1
 80062b2:	e7f0      	b.n	8006296 <_vfiprintf_r+0x1da>
 80062b4:	ab03      	add	r3, sp, #12
 80062b6:	9300      	str	r3, [sp, #0]
 80062b8:	462a      	mov	r2, r5
 80062ba:	4b16      	ldr	r3, [pc, #88]	; (8006314 <_vfiprintf_r+0x258>)
 80062bc:	a904      	add	r1, sp, #16
 80062be:	4630      	mov	r0, r6
 80062c0:	f3af 8000 	nop.w
 80062c4:	4607      	mov	r7, r0
 80062c6:	1c78      	adds	r0, r7, #1
 80062c8:	d1d6      	bne.n	8006278 <_vfiprintf_r+0x1bc>
 80062ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062cc:	07d9      	lsls	r1, r3, #31
 80062ce:	d405      	bmi.n	80062dc <_vfiprintf_r+0x220>
 80062d0:	89ab      	ldrh	r3, [r5, #12]
 80062d2:	059a      	lsls	r2, r3, #22
 80062d4:	d402      	bmi.n	80062dc <_vfiprintf_r+0x220>
 80062d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062d8:	f000 fc35 	bl	8006b46 <__retarget_lock_release_recursive>
 80062dc:	89ab      	ldrh	r3, [r5, #12]
 80062de:	065b      	lsls	r3, r3, #25
 80062e0:	f53f af12 	bmi.w	8006108 <_vfiprintf_r+0x4c>
 80062e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062e6:	e711      	b.n	800610c <_vfiprintf_r+0x50>
 80062e8:	ab03      	add	r3, sp, #12
 80062ea:	9300      	str	r3, [sp, #0]
 80062ec:	462a      	mov	r2, r5
 80062ee:	4b09      	ldr	r3, [pc, #36]	; (8006314 <_vfiprintf_r+0x258>)
 80062f0:	a904      	add	r1, sp, #16
 80062f2:	4630      	mov	r0, r6
 80062f4:	f000 f880 	bl	80063f8 <_printf_i>
 80062f8:	e7e4      	b.n	80062c4 <_vfiprintf_r+0x208>
 80062fa:	bf00      	nop
 80062fc:	080075e4 	.word	0x080075e4
 8006300:	08007604 	.word	0x08007604
 8006304:	080075c4 	.word	0x080075c4
 8006308:	08007590 	.word	0x08007590
 800630c:	0800759a 	.word	0x0800759a
 8006310:	00000000 	.word	0x00000000
 8006314:	08006097 	.word	0x08006097
 8006318:	08007596 	.word	0x08007596

0800631c <_printf_common>:
 800631c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006320:	4616      	mov	r6, r2
 8006322:	4699      	mov	r9, r3
 8006324:	688a      	ldr	r2, [r1, #8]
 8006326:	690b      	ldr	r3, [r1, #16]
 8006328:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800632c:	4293      	cmp	r3, r2
 800632e:	bfb8      	it	lt
 8006330:	4613      	movlt	r3, r2
 8006332:	6033      	str	r3, [r6, #0]
 8006334:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006338:	4607      	mov	r7, r0
 800633a:	460c      	mov	r4, r1
 800633c:	b10a      	cbz	r2, 8006342 <_printf_common+0x26>
 800633e:	3301      	adds	r3, #1
 8006340:	6033      	str	r3, [r6, #0]
 8006342:	6823      	ldr	r3, [r4, #0]
 8006344:	0699      	lsls	r1, r3, #26
 8006346:	bf42      	ittt	mi
 8006348:	6833      	ldrmi	r3, [r6, #0]
 800634a:	3302      	addmi	r3, #2
 800634c:	6033      	strmi	r3, [r6, #0]
 800634e:	6825      	ldr	r5, [r4, #0]
 8006350:	f015 0506 	ands.w	r5, r5, #6
 8006354:	d106      	bne.n	8006364 <_printf_common+0x48>
 8006356:	f104 0a19 	add.w	sl, r4, #25
 800635a:	68e3      	ldr	r3, [r4, #12]
 800635c:	6832      	ldr	r2, [r6, #0]
 800635e:	1a9b      	subs	r3, r3, r2
 8006360:	42ab      	cmp	r3, r5
 8006362:	dc26      	bgt.n	80063b2 <_printf_common+0x96>
 8006364:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006368:	1e13      	subs	r3, r2, #0
 800636a:	6822      	ldr	r2, [r4, #0]
 800636c:	bf18      	it	ne
 800636e:	2301      	movne	r3, #1
 8006370:	0692      	lsls	r2, r2, #26
 8006372:	d42b      	bmi.n	80063cc <_printf_common+0xb0>
 8006374:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006378:	4649      	mov	r1, r9
 800637a:	4638      	mov	r0, r7
 800637c:	47c0      	blx	r8
 800637e:	3001      	adds	r0, #1
 8006380:	d01e      	beq.n	80063c0 <_printf_common+0xa4>
 8006382:	6823      	ldr	r3, [r4, #0]
 8006384:	68e5      	ldr	r5, [r4, #12]
 8006386:	6832      	ldr	r2, [r6, #0]
 8006388:	f003 0306 	and.w	r3, r3, #6
 800638c:	2b04      	cmp	r3, #4
 800638e:	bf08      	it	eq
 8006390:	1aad      	subeq	r5, r5, r2
 8006392:	68a3      	ldr	r3, [r4, #8]
 8006394:	6922      	ldr	r2, [r4, #16]
 8006396:	bf0c      	ite	eq
 8006398:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800639c:	2500      	movne	r5, #0
 800639e:	4293      	cmp	r3, r2
 80063a0:	bfc4      	itt	gt
 80063a2:	1a9b      	subgt	r3, r3, r2
 80063a4:	18ed      	addgt	r5, r5, r3
 80063a6:	2600      	movs	r6, #0
 80063a8:	341a      	adds	r4, #26
 80063aa:	42b5      	cmp	r5, r6
 80063ac:	d11a      	bne.n	80063e4 <_printf_common+0xc8>
 80063ae:	2000      	movs	r0, #0
 80063b0:	e008      	b.n	80063c4 <_printf_common+0xa8>
 80063b2:	2301      	movs	r3, #1
 80063b4:	4652      	mov	r2, sl
 80063b6:	4649      	mov	r1, r9
 80063b8:	4638      	mov	r0, r7
 80063ba:	47c0      	blx	r8
 80063bc:	3001      	adds	r0, #1
 80063be:	d103      	bne.n	80063c8 <_printf_common+0xac>
 80063c0:	f04f 30ff 	mov.w	r0, #4294967295
 80063c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063c8:	3501      	adds	r5, #1
 80063ca:	e7c6      	b.n	800635a <_printf_common+0x3e>
 80063cc:	18e1      	adds	r1, r4, r3
 80063ce:	1c5a      	adds	r2, r3, #1
 80063d0:	2030      	movs	r0, #48	; 0x30
 80063d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80063d6:	4422      	add	r2, r4
 80063d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80063dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063e0:	3302      	adds	r3, #2
 80063e2:	e7c7      	b.n	8006374 <_printf_common+0x58>
 80063e4:	2301      	movs	r3, #1
 80063e6:	4622      	mov	r2, r4
 80063e8:	4649      	mov	r1, r9
 80063ea:	4638      	mov	r0, r7
 80063ec:	47c0      	blx	r8
 80063ee:	3001      	adds	r0, #1
 80063f0:	d0e6      	beq.n	80063c0 <_printf_common+0xa4>
 80063f2:	3601      	adds	r6, #1
 80063f4:	e7d9      	b.n	80063aa <_printf_common+0x8e>
	...

080063f8 <_printf_i>:
 80063f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063fc:	7e0f      	ldrb	r7, [r1, #24]
 80063fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006400:	2f78      	cmp	r7, #120	; 0x78
 8006402:	4691      	mov	r9, r2
 8006404:	4680      	mov	r8, r0
 8006406:	460c      	mov	r4, r1
 8006408:	469a      	mov	sl, r3
 800640a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800640e:	d807      	bhi.n	8006420 <_printf_i+0x28>
 8006410:	2f62      	cmp	r7, #98	; 0x62
 8006412:	d80a      	bhi.n	800642a <_printf_i+0x32>
 8006414:	2f00      	cmp	r7, #0
 8006416:	f000 80d8 	beq.w	80065ca <_printf_i+0x1d2>
 800641a:	2f58      	cmp	r7, #88	; 0x58
 800641c:	f000 80a3 	beq.w	8006566 <_printf_i+0x16e>
 8006420:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006424:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006428:	e03a      	b.n	80064a0 <_printf_i+0xa8>
 800642a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800642e:	2b15      	cmp	r3, #21
 8006430:	d8f6      	bhi.n	8006420 <_printf_i+0x28>
 8006432:	a101      	add	r1, pc, #4	; (adr r1, 8006438 <_printf_i+0x40>)
 8006434:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006438:	08006491 	.word	0x08006491
 800643c:	080064a5 	.word	0x080064a5
 8006440:	08006421 	.word	0x08006421
 8006444:	08006421 	.word	0x08006421
 8006448:	08006421 	.word	0x08006421
 800644c:	08006421 	.word	0x08006421
 8006450:	080064a5 	.word	0x080064a5
 8006454:	08006421 	.word	0x08006421
 8006458:	08006421 	.word	0x08006421
 800645c:	08006421 	.word	0x08006421
 8006460:	08006421 	.word	0x08006421
 8006464:	080065b1 	.word	0x080065b1
 8006468:	080064d5 	.word	0x080064d5
 800646c:	08006593 	.word	0x08006593
 8006470:	08006421 	.word	0x08006421
 8006474:	08006421 	.word	0x08006421
 8006478:	080065d3 	.word	0x080065d3
 800647c:	08006421 	.word	0x08006421
 8006480:	080064d5 	.word	0x080064d5
 8006484:	08006421 	.word	0x08006421
 8006488:	08006421 	.word	0x08006421
 800648c:	0800659b 	.word	0x0800659b
 8006490:	682b      	ldr	r3, [r5, #0]
 8006492:	1d1a      	adds	r2, r3, #4
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	602a      	str	r2, [r5, #0]
 8006498:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800649c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064a0:	2301      	movs	r3, #1
 80064a2:	e0a3      	b.n	80065ec <_printf_i+0x1f4>
 80064a4:	6820      	ldr	r0, [r4, #0]
 80064a6:	6829      	ldr	r1, [r5, #0]
 80064a8:	0606      	lsls	r6, r0, #24
 80064aa:	f101 0304 	add.w	r3, r1, #4
 80064ae:	d50a      	bpl.n	80064c6 <_printf_i+0xce>
 80064b0:	680e      	ldr	r6, [r1, #0]
 80064b2:	602b      	str	r3, [r5, #0]
 80064b4:	2e00      	cmp	r6, #0
 80064b6:	da03      	bge.n	80064c0 <_printf_i+0xc8>
 80064b8:	232d      	movs	r3, #45	; 0x2d
 80064ba:	4276      	negs	r6, r6
 80064bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064c0:	485e      	ldr	r0, [pc, #376]	; (800663c <_printf_i+0x244>)
 80064c2:	230a      	movs	r3, #10
 80064c4:	e019      	b.n	80064fa <_printf_i+0x102>
 80064c6:	680e      	ldr	r6, [r1, #0]
 80064c8:	602b      	str	r3, [r5, #0]
 80064ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 80064ce:	bf18      	it	ne
 80064d0:	b236      	sxthne	r6, r6
 80064d2:	e7ef      	b.n	80064b4 <_printf_i+0xbc>
 80064d4:	682b      	ldr	r3, [r5, #0]
 80064d6:	6820      	ldr	r0, [r4, #0]
 80064d8:	1d19      	adds	r1, r3, #4
 80064da:	6029      	str	r1, [r5, #0]
 80064dc:	0601      	lsls	r1, r0, #24
 80064de:	d501      	bpl.n	80064e4 <_printf_i+0xec>
 80064e0:	681e      	ldr	r6, [r3, #0]
 80064e2:	e002      	b.n	80064ea <_printf_i+0xf2>
 80064e4:	0646      	lsls	r6, r0, #25
 80064e6:	d5fb      	bpl.n	80064e0 <_printf_i+0xe8>
 80064e8:	881e      	ldrh	r6, [r3, #0]
 80064ea:	4854      	ldr	r0, [pc, #336]	; (800663c <_printf_i+0x244>)
 80064ec:	2f6f      	cmp	r7, #111	; 0x6f
 80064ee:	bf0c      	ite	eq
 80064f0:	2308      	moveq	r3, #8
 80064f2:	230a      	movne	r3, #10
 80064f4:	2100      	movs	r1, #0
 80064f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064fa:	6865      	ldr	r5, [r4, #4]
 80064fc:	60a5      	str	r5, [r4, #8]
 80064fe:	2d00      	cmp	r5, #0
 8006500:	bfa2      	ittt	ge
 8006502:	6821      	ldrge	r1, [r4, #0]
 8006504:	f021 0104 	bicge.w	r1, r1, #4
 8006508:	6021      	strge	r1, [r4, #0]
 800650a:	b90e      	cbnz	r6, 8006510 <_printf_i+0x118>
 800650c:	2d00      	cmp	r5, #0
 800650e:	d04d      	beq.n	80065ac <_printf_i+0x1b4>
 8006510:	4615      	mov	r5, r2
 8006512:	fbb6 f1f3 	udiv	r1, r6, r3
 8006516:	fb03 6711 	mls	r7, r3, r1, r6
 800651a:	5dc7      	ldrb	r7, [r0, r7]
 800651c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006520:	4637      	mov	r7, r6
 8006522:	42bb      	cmp	r3, r7
 8006524:	460e      	mov	r6, r1
 8006526:	d9f4      	bls.n	8006512 <_printf_i+0x11a>
 8006528:	2b08      	cmp	r3, #8
 800652a:	d10b      	bne.n	8006544 <_printf_i+0x14c>
 800652c:	6823      	ldr	r3, [r4, #0]
 800652e:	07de      	lsls	r6, r3, #31
 8006530:	d508      	bpl.n	8006544 <_printf_i+0x14c>
 8006532:	6923      	ldr	r3, [r4, #16]
 8006534:	6861      	ldr	r1, [r4, #4]
 8006536:	4299      	cmp	r1, r3
 8006538:	bfde      	ittt	le
 800653a:	2330      	movle	r3, #48	; 0x30
 800653c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006540:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006544:	1b52      	subs	r2, r2, r5
 8006546:	6122      	str	r2, [r4, #16]
 8006548:	f8cd a000 	str.w	sl, [sp]
 800654c:	464b      	mov	r3, r9
 800654e:	aa03      	add	r2, sp, #12
 8006550:	4621      	mov	r1, r4
 8006552:	4640      	mov	r0, r8
 8006554:	f7ff fee2 	bl	800631c <_printf_common>
 8006558:	3001      	adds	r0, #1
 800655a:	d14c      	bne.n	80065f6 <_printf_i+0x1fe>
 800655c:	f04f 30ff 	mov.w	r0, #4294967295
 8006560:	b004      	add	sp, #16
 8006562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006566:	4835      	ldr	r0, [pc, #212]	; (800663c <_printf_i+0x244>)
 8006568:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800656c:	6829      	ldr	r1, [r5, #0]
 800656e:	6823      	ldr	r3, [r4, #0]
 8006570:	f851 6b04 	ldr.w	r6, [r1], #4
 8006574:	6029      	str	r1, [r5, #0]
 8006576:	061d      	lsls	r5, r3, #24
 8006578:	d514      	bpl.n	80065a4 <_printf_i+0x1ac>
 800657a:	07df      	lsls	r7, r3, #31
 800657c:	bf44      	itt	mi
 800657e:	f043 0320 	orrmi.w	r3, r3, #32
 8006582:	6023      	strmi	r3, [r4, #0]
 8006584:	b91e      	cbnz	r6, 800658e <_printf_i+0x196>
 8006586:	6823      	ldr	r3, [r4, #0]
 8006588:	f023 0320 	bic.w	r3, r3, #32
 800658c:	6023      	str	r3, [r4, #0]
 800658e:	2310      	movs	r3, #16
 8006590:	e7b0      	b.n	80064f4 <_printf_i+0xfc>
 8006592:	6823      	ldr	r3, [r4, #0]
 8006594:	f043 0320 	orr.w	r3, r3, #32
 8006598:	6023      	str	r3, [r4, #0]
 800659a:	2378      	movs	r3, #120	; 0x78
 800659c:	4828      	ldr	r0, [pc, #160]	; (8006640 <_printf_i+0x248>)
 800659e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80065a2:	e7e3      	b.n	800656c <_printf_i+0x174>
 80065a4:	0659      	lsls	r1, r3, #25
 80065a6:	bf48      	it	mi
 80065a8:	b2b6      	uxthmi	r6, r6
 80065aa:	e7e6      	b.n	800657a <_printf_i+0x182>
 80065ac:	4615      	mov	r5, r2
 80065ae:	e7bb      	b.n	8006528 <_printf_i+0x130>
 80065b0:	682b      	ldr	r3, [r5, #0]
 80065b2:	6826      	ldr	r6, [r4, #0]
 80065b4:	6961      	ldr	r1, [r4, #20]
 80065b6:	1d18      	adds	r0, r3, #4
 80065b8:	6028      	str	r0, [r5, #0]
 80065ba:	0635      	lsls	r5, r6, #24
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	d501      	bpl.n	80065c4 <_printf_i+0x1cc>
 80065c0:	6019      	str	r1, [r3, #0]
 80065c2:	e002      	b.n	80065ca <_printf_i+0x1d2>
 80065c4:	0670      	lsls	r0, r6, #25
 80065c6:	d5fb      	bpl.n	80065c0 <_printf_i+0x1c8>
 80065c8:	8019      	strh	r1, [r3, #0]
 80065ca:	2300      	movs	r3, #0
 80065cc:	6123      	str	r3, [r4, #16]
 80065ce:	4615      	mov	r5, r2
 80065d0:	e7ba      	b.n	8006548 <_printf_i+0x150>
 80065d2:	682b      	ldr	r3, [r5, #0]
 80065d4:	1d1a      	adds	r2, r3, #4
 80065d6:	602a      	str	r2, [r5, #0]
 80065d8:	681d      	ldr	r5, [r3, #0]
 80065da:	6862      	ldr	r2, [r4, #4]
 80065dc:	2100      	movs	r1, #0
 80065de:	4628      	mov	r0, r5
 80065e0:	f7f9 fdfe 	bl	80001e0 <memchr>
 80065e4:	b108      	cbz	r0, 80065ea <_printf_i+0x1f2>
 80065e6:	1b40      	subs	r0, r0, r5
 80065e8:	6060      	str	r0, [r4, #4]
 80065ea:	6863      	ldr	r3, [r4, #4]
 80065ec:	6123      	str	r3, [r4, #16]
 80065ee:	2300      	movs	r3, #0
 80065f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065f4:	e7a8      	b.n	8006548 <_printf_i+0x150>
 80065f6:	6923      	ldr	r3, [r4, #16]
 80065f8:	462a      	mov	r2, r5
 80065fa:	4649      	mov	r1, r9
 80065fc:	4640      	mov	r0, r8
 80065fe:	47d0      	blx	sl
 8006600:	3001      	adds	r0, #1
 8006602:	d0ab      	beq.n	800655c <_printf_i+0x164>
 8006604:	6823      	ldr	r3, [r4, #0]
 8006606:	079b      	lsls	r3, r3, #30
 8006608:	d413      	bmi.n	8006632 <_printf_i+0x23a>
 800660a:	68e0      	ldr	r0, [r4, #12]
 800660c:	9b03      	ldr	r3, [sp, #12]
 800660e:	4298      	cmp	r0, r3
 8006610:	bfb8      	it	lt
 8006612:	4618      	movlt	r0, r3
 8006614:	e7a4      	b.n	8006560 <_printf_i+0x168>
 8006616:	2301      	movs	r3, #1
 8006618:	4632      	mov	r2, r6
 800661a:	4649      	mov	r1, r9
 800661c:	4640      	mov	r0, r8
 800661e:	47d0      	blx	sl
 8006620:	3001      	adds	r0, #1
 8006622:	d09b      	beq.n	800655c <_printf_i+0x164>
 8006624:	3501      	adds	r5, #1
 8006626:	68e3      	ldr	r3, [r4, #12]
 8006628:	9903      	ldr	r1, [sp, #12]
 800662a:	1a5b      	subs	r3, r3, r1
 800662c:	42ab      	cmp	r3, r5
 800662e:	dcf2      	bgt.n	8006616 <_printf_i+0x21e>
 8006630:	e7eb      	b.n	800660a <_printf_i+0x212>
 8006632:	2500      	movs	r5, #0
 8006634:	f104 0619 	add.w	r6, r4, #25
 8006638:	e7f5      	b.n	8006626 <_printf_i+0x22e>
 800663a:	bf00      	nop
 800663c:	080075a1 	.word	0x080075a1
 8006640:	080075b2 	.word	0x080075b2

08006644 <__swbuf_r>:
 8006644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006646:	460e      	mov	r6, r1
 8006648:	4614      	mov	r4, r2
 800664a:	4605      	mov	r5, r0
 800664c:	b118      	cbz	r0, 8006656 <__swbuf_r+0x12>
 800664e:	6983      	ldr	r3, [r0, #24]
 8006650:	b90b      	cbnz	r3, 8006656 <__swbuf_r+0x12>
 8006652:	f000 f9d9 	bl	8006a08 <__sinit>
 8006656:	4b21      	ldr	r3, [pc, #132]	; (80066dc <__swbuf_r+0x98>)
 8006658:	429c      	cmp	r4, r3
 800665a:	d12b      	bne.n	80066b4 <__swbuf_r+0x70>
 800665c:	686c      	ldr	r4, [r5, #4]
 800665e:	69a3      	ldr	r3, [r4, #24]
 8006660:	60a3      	str	r3, [r4, #8]
 8006662:	89a3      	ldrh	r3, [r4, #12]
 8006664:	071a      	lsls	r2, r3, #28
 8006666:	d52f      	bpl.n	80066c8 <__swbuf_r+0x84>
 8006668:	6923      	ldr	r3, [r4, #16]
 800666a:	b36b      	cbz	r3, 80066c8 <__swbuf_r+0x84>
 800666c:	6923      	ldr	r3, [r4, #16]
 800666e:	6820      	ldr	r0, [r4, #0]
 8006670:	1ac0      	subs	r0, r0, r3
 8006672:	6963      	ldr	r3, [r4, #20]
 8006674:	b2f6      	uxtb	r6, r6
 8006676:	4283      	cmp	r3, r0
 8006678:	4637      	mov	r7, r6
 800667a:	dc04      	bgt.n	8006686 <__swbuf_r+0x42>
 800667c:	4621      	mov	r1, r4
 800667e:	4628      	mov	r0, r5
 8006680:	f000 f92e 	bl	80068e0 <_fflush_r>
 8006684:	bb30      	cbnz	r0, 80066d4 <__swbuf_r+0x90>
 8006686:	68a3      	ldr	r3, [r4, #8]
 8006688:	3b01      	subs	r3, #1
 800668a:	60a3      	str	r3, [r4, #8]
 800668c:	6823      	ldr	r3, [r4, #0]
 800668e:	1c5a      	adds	r2, r3, #1
 8006690:	6022      	str	r2, [r4, #0]
 8006692:	701e      	strb	r6, [r3, #0]
 8006694:	6963      	ldr	r3, [r4, #20]
 8006696:	3001      	adds	r0, #1
 8006698:	4283      	cmp	r3, r0
 800669a:	d004      	beq.n	80066a6 <__swbuf_r+0x62>
 800669c:	89a3      	ldrh	r3, [r4, #12]
 800669e:	07db      	lsls	r3, r3, #31
 80066a0:	d506      	bpl.n	80066b0 <__swbuf_r+0x6c>
 80066a2:	2e0a      	cmp	r6, #10
 80066a4:	d104      	bne.n	80066b0 <__swbuf_r+0x6c>
 80066a6:	4621      	mov	r1, r4
 80066a8:	4628      	mov	r0, r5
 80066aa:	f000 f919 	bl	80068e0 <_fflush_r>
 80066ae:	b988      	cbnz	r0, 80066d4 <__swbuf_r+0x90>
 80066b0:	4638      	mov	r0, r7
 80066b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066b4:	4b0a      	ldr	r3, [pc, #40]	; (80066e0 <__swbuf_r+0x9c>)
 80066b6:	429c      	cmp	r4, r3
 80066b8:	d101      	bne.n	80066be <__swbuf_r+0x7a>
 80066ba:	68ac      	ldr	r4, [r5, #8]
 80066bc:	e7cf      	b.n	800665e <__swbuf_r+0x1a>
 80066be:	4b09      	ldr	r3, [pc, #36]	; (80066e4 <__swbuf_r+0xa0>)
 80066c0:	429c      	cmp	r4, r3
 80066c2:	bf08      	it	eq
 80066c4:	68ec      	ldreq	r4, [r5, #12]
 80066c6:	e7ca      	b.n	800665e <__swbuf_r+0x1a>
 80066c8:	4621      	mov	r1, r4
 80066ca:	4628      	mov	r0, r5
 80066cc:	f000 f80c 	bl	80066e8 <__swsetup_r>
 80066d0:	2800      	cmp	r0, #0
 80066d2:	d0cb      	beq.n	800666c <__swbuf_r+0x28>
 80066d4:	f04f 37ff 	mov.w	r7, #4294967295
 80066d8:	e7ea      	b.n	80066b0 <__swbuf_r+0x6c>
 80066da:	bf00      	nop
 80066dc:	080075e4 	.word	0x080075e4
 80066e0:	08007604 	.word	0x08007604
 80066e4:	080075c4 	.word	0x080075c4

080066e8 <__swsetup_r>:
 80066e8:	4b32      	ldr	r3, [pc, #200]	; (80067b4 <__swsetup_r+0xcc>)
 80066ea:	b570      	push	{r4, r5, r6, lr}
 80066ec:	681d      	ldr	r5, [r3, #0]
 80066ee:	4606      	mov	r6, r0
 80066f0:	460c      	mov	r4, r1
 80066f2:	b125      	cbz	r5, 80066fe <__swsetup_r+0x16>
 80066f4:	69ab      	ldr	r3, [r5, #24]
 80066f6:	b913      	cbnz	r3, 80066fe <__swsetup_r+0x16>
 80066f8:	4628      	mov	r0, r5
 80066fa:	f000 f985 	bl	8006a08 <__sinit>
 80066fe:	4b2e      	ldr	r3, [pc, #184]	; (80067b8 <__swsetup_r+0xd0>)
 8006700:	429c      	cmp	r4, r3
 8006702:	d10f      	bne.n	8006724 <__swsetup_r+0x3c>
 8006704:	686c      	ldr	r4, [r5, #4]
 8006706:	89a3      	ldrh	r3, [r4, #12]
 8006708:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800670c:	0719      	lsls	r1, r3, #28
 800670e:	d42c      	bmi.n	800676a <__swsetup_r+0x82>
 8006710:	06dd      	lsls	r5, r3, #27
 8006712:	d411      	bmi.n	8006738 <__swsetup_r+0x50>
 8006714:	2309      	movs	r3, #9
 8006716:	6033      	str	r3, [r6, #0]
 8006718:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800671c:	81a3      	strh	r3, [r4, #12]
 800671e:	f04f 30ff 	mov.w	r0, #4294967295
 8006722:	e03e      	b.n	80067a2 <__swsetup_r+0xba>
 8006724:	4b25      	ldr	r3, [pc, #148]	; (80067bc <__swsetup_r+0xd4>)
 8006726:	429c      	cmp	r4, r3
 8006728:	d101      	bne.n	800672e <__swsetup_r+0x46>
 800672a:	68ac      	ldr	r4, [r5, #8]
 800672c:	e7eb      	b.n	8006706 <__swsetup_r+0x1e>
 800672e:	4b24      	ldr	r3, [pc, #144]	; (80067c0 <__swsetup_r+0xd8>)
 8006730:	429c      	cmp	r4, r3
 8006732:	bf08      	it	eq
 8006734:	68ec      	ldreq	r4, [r5, #12]
 8006736:	e7e6      	b.n	8006706 <__swsetup_r+0x1e>
 8006738:	0758      	lsls	r0, r3, #29
 800673a:	d512      	bpl.n	8006762 <__swsetup_r+0x7a>
 800673c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800673e:	b141      	cbz	r1, 8006752 <__swsetup_r+0x6a>
 8006740:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006744:	4299      	cmp	r1, r3
 8006746:	d002      	beq.n	800674e <__swsetup_r+0x66>
 8006748:	4630      	mov	r0, r6
 800674a:	f000 fa63 	bl	8006c14 <_free_r>
 800674e:	2300      	movs	r3, #0
 8006750:	6363      	str	r3, [r4, #52]	; 0x34
 8006752:	89a3      	ldrh	r3, [r4, #12]
 8006754:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006758:	81a3      	strh	r3, [r4, #12]
 800675a:	2300      	movs	r3, #0
 800675c:	6063      	str	r3, [r4, #4]
 800675e:	6923      	ldr	r3, [r4, #16]
 8006760:	6023      	str	r3, [r4, #0]
 8006762:	89a3      	ldrh	r3, [r4, #12]
 8006764:	f043 0308 	orr.w	r3, r3, #8
 8006768:	81a3      	strh	r3, [r4, #12]
 800676a:	6923      	ldr	r3, [r4, #16]
 800676c:	b94b      	cbnz	r3, 8006782 <__swsetup_r+0x9a>
 800676e:	89a3      	ldrh	r3, [r4, #12]
 8006770:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006774:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006778:	d003      	beq.n	8006782 <__swsetup_r+0x9a>
 800677a:	4621      	mov	r1, r4
 800677c:	4630      	mov	r0, r6
 800677e:	f000 fa09 	bl	8006b94 <__smakebuf_r>
 8006782:	89a0      	ldrh	r0, [r4, #12]
 8006784:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006788:	f010 0301 	ands.w	r3, r0, #1
 800678c:	d00a      	beq.n	80067a4 <__swsetup_r+0xbc>
 800678e:	2300      	movs	r3, #0
 8006790:	60a3      	str	r3, [r4, #8]
 8006792:	6963      	ldr	r3, [r4, #20]
 8006794:	425b      	negs	r3, r3
 8006796:	61a3      	str	r3, [r4, #24]
 8006798:	6923      	ldr	r3, [r4, #16]
 800679a:	b943      	cbnz	r3, 80067ae <__swsetup_r+0xc6>
 800679c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80067a0:	d1ba      	bne.n	8006718 <__swsetup_r+0x30>
 80067a2:	bd70      	pop	{r4, r5, r6, pc}
 80067a4:	0781      	lsls	r1, r0, #30
 80067a6:	bf58      	it	pl
 80067a8:	6963      	ldrpl	r3, [r4, #20]
 80067aa:	60a3      	str	r3, [r4, #8]
 80067ac:	e7f4      	b.n	8006798 <__swsetup_r+0xb0>
 80067ae:	2000      	movs	r0, #0
 80067b0:	e7f7      	b.n	80067a2 <__swsetup_r+0xba>
 80067b2:	bf00      	nop
 80067b4:	20000054 	.word	0x20000054
 80067b8:	080075e4 	.word	0x080075e4
 80067bc:	08007604 	.word	0x08007604
 80067c0:	080075c4 	.word	0x080075c4

080067c4 <abort>:
 80067c4:	b508      	push	{r3, lr}
 80067c6:	2006      	movs	r0, #6
 80067c8:	f000 fb3c 	bl	8006e44 <raise>
 80067cc:	2001      	movs	r0, #1
 80067ce:	f7fb ffdf 	bl	8002790 <_exit>
	...

080067d4 <__sflush_r>:
 80067d4:	898a      	ldrh	r2, [r1, #12]
 80067d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067da:	4605      	mov	r5, r0
 80067dc:	0710      	lsls	r0, r2, #28
 80067de:	460c      	mov	r4, r1
 80067e0:	d458      	bmi.n	8006894 <__sflush_r+0xc0>
 80067e2:	684b      	ldr	r3, [r1, #4]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	dc05      	bgt.n	80067f4 <__sflush_r+0x20>
 80067e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	dc02      	bgt.n	80067f4 <__sflush_r+0x20>
 80067ee:	2000      	movs	r0, #0
 80067f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067f6:	2e00      	cmp	r6, #0
 80067f8:	d0f9      	beq.n	80067ee <__sflush_r+0x1a>
 80067fa:	2300      	movs	r3, #0
 80067fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006800:	682f      	ldr	r7, [r5, #0]
 8006802:	602b      	str	r3, [r5, #0]
 8006804:	d032      	beq.n	800686c <__sflush_r+0x98>
 8006806:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006808:	89a3      	ldrh	r3, [r4, #12]
 800680a:	075a      	lsls	r2, r3, #29
 800680c:	d505      	bpl.n	800681a <__sflush_r+0x46>
 800680e:	6863      	ldr	r3, [r4, #4]
 8006810:	1ac0      	subs	r0, r0, r3
 8006812:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006814:	b10b      	cbz	r3, 800681a <__sflush_r+0x46>
 8006816:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006818:	1ac0      	subs	r0, r0, r3
 800681a:	2300      	movs	r3, #0
 800681c:	4602      	mov	r2, r0
 800681e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006820:	6a21      	ldr	r1, [r4, #32]
 8006822:	4628      	mov	r0, r5
 8006824:	47b0      	blx	r6
 8006826:	1c43      	adds	r3, r0, #1
 8006828:	89a3      	ldrh	r3, [r4, #12]
 800682a:	d106      	bne.n	800683a <__sflush_r+0x66>
 800682c:	6829      	ldr	r1, [r5, #0]
 800682e:	291d      	cmp	r1, #29
 8006830:	d82c      	bhi.n	800688c <__sflush_r+0xb8>
 8006832:	4a2a      	ldr	r2, [pc, #168]	; (80068dc <__sflush_r+0x108>)
 8006834:	40ca      	lsrs	r2, r1
 8006836:	07d6      	lsls	r6, r2, #31
 8006838:	d528      	bpl.n	800688c <__sflush_r+0xb8>
 800683a:	2200      	movs	r2, #0
 800683c:	6062      	str	r2, [r4, #4]
 800683e:	04d9      	lsls	r1, r3, #19
 8006840:	6922      	ldr	r2, [r4, #16]
 8006842:	6022      	str	r2, [r4, #0]
 8006844:	d504      	bpl.n	8006850 <__sflush_r+0x7c>
 8006846:	1c42      	adds	r2, r0, #1
 8006848:	d101      	bne.n	800684e <__sflush_r+0x7a>
 800684a:	682b      	ldr	r3, [r5, #0]
 800684c:	b903      	cbnz	r3, 8006850 <__sflush_r+0x7c>
 800684e:	6560      	str	r0, [r4, #84]	; 0x54
 8006850:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006852:	602f      	str	r7, [r5, #0]
 8006854:	2900      	cmp	r1, #0
 8006856:	d0ca      	beq.n	80067ee <__sflush_r+0x1a>
 8006858:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800685c:	4299      	cmp	r1, r3
 800685e:	d002      	beq.n	8006866 <__sflush_r+0x92>
 8006860:	4628      	mov	r0, r5
 8006862:	f000 f9d7 	bl	8006c14 <_free_r>
 8006866:	2000      	movs	r0, #0
 8006868:	6360      	str	r0, [r4, #52]	; 0x34
 800686a:	e7c1      	b.n	80067f0 <__sflush_r+0x1c>
 800686c:	6a21      	ldr	r1, [r4, #32]
 800686e:	2301      	movs	r3, #1
 8006870:	4628      	mov	r0, r5
 8006872:	47b0      	blx	r6
 8006874:	1c41      	adds	r1, r0, #1
 8006876:	d1c7      	bne.n	8006808 <__sflush_r+0x34>
 8006878:	682b      	ldr	r3, [r5, #0]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d0c4      	beq.n	8006808 <__sflush_r+0x34>
 800687e:	2b1d      	cmp	r3, #29
 8006880:	d001      	beq.n	8006886 <__sflush_r+0xb2>
 8006882:	2b16      	cmp	r3, #22
 8006884:	d101      	bne.n	800688a <__sflush_r+0xb6>
 8006886:	602f      	str	r7, [r5, #0]
 8006888:	e7b1      	b.n	80067ee <__sflush_r+0x1a>
 800688a:	89a3      	ldrh	r3, [r4, #12]
 800688c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006890:	81a3      	strh	r3, [r4, #12]
 8006892:	e7ad      	b.n	80067f0 <__sflush_r+0x1c>
 8006894:	690f      	ldr	r7, [r1, #16]
 8006896:	2f00      	cmp	r7, #0
 8006898:	d0a9      	beq.n	80067ee <__sflush_r+0x1a>
 800689a:	0793      	lsls	r3, r2, #30
 800689c:	680e      	ldr	r6, [r1, #0]
 800689e:	bf08      	it	eq
 80068a0:	694b      	ldreq	r3, [r1, #20]
 80068a2:	600f      	str	r7, [r1, #0]
 80068a4:	bf18      	it	ne
 80068a6:	2300      	movne	r3, #0
 80068a8:	eba6 0807 	sub.w	r8, r6, r7
 80068ac:	608b      	str	r3, [r1, #8]
 80068ae:	f1b8 0f00 	cmp.w	r8, #0
 80068b2:	dd9c      	ble.n	80067ee <__sflush_r+0x1a>
 80068b4:	6a21      	ldr	r1, [r4, #32]
 80068b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80068b8:	4643      	mov	r3, r8
 80068ba:	463a      	mov	r2, r7
 80068bc:	4628      	mov	r0, r5
 80068be:	47b0      	blx	r6
 80068c0:	2800      	cmp	r0, #0
 80068c2:	dc06      	bgt.n	80068d2 <__sflush_r+0xfe>
 80068c4:	89a3      	ldrh	r3, [r4, #12]
 80068c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068ca:	81a3      	strh	r3, [r4, #12]
 80068cc:	f04f 30ff 	mov.w	r0, #4294967295
 80068d0:	e78e      	b.n	80067f0 <__sflush_r+0x1c>
 80068d2:	4407      	add	r7, r0
 80068d4:	eba8 0800 	sub.w	r8, r8, r0
 80068d8:	e7e9      	b.n	80068ae <__sflush_r+0xda>
 80068da:	bf00      	nop
 80068dc:	20400001 	.word	0x20400001

080068e0 <_fflush_r>:
 80068e0:	b538      	push	{r3, r4, r5, lr}
 80068e2:	690b      	ldr	r3, [r1, #16]
 80068e4:	4605      	mov	r5, r0
 80068e6:	460c      	mov	r4, r1
 80068e8:	b913      	cbnz	r3, 80068f0 <_fflush_r+0x10>
 80068ea:	2500      	movs	r5, #0
 80068ec:	4628      	mov	r0, r5
 80068ee:	bd38      	pop	{r3, r4, r5, pc}
 80068f0:	b118      	cbz	r0, 80068fa <_fflush_r+0x1a>
 80068f2:	6983      	ldr	r3, [r0, #24]
 80068f4:	b90b      	cbnz	r3, 80068fa <_fflush_r+0x1a>
 80068f6:	f000 f887 	bl	8006a08 <__sinit>
 80068fa:	4b14      	ldr	r3, [pc, #80]	; (800694c <_fflush_r+0x6c>)
 80068fc:	429c      	cmp	r4, r3
 80068fe:	d11b      	bne.n	8006938 <_fflush_r+0x58>
 8006900:	686c      	ldr	r4, [r5, #4]
 8006902:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d0ef      	beq.n	80068ea <_fflush_r+0xa>
 800690a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800690c:	07d0      	lsls	r0, r2, #31
 800690e:	d404      	bmi.n	800691a <_fflush_r+0x3a>
 8006910:	0599      	lsls	r1, r3, #22
 8006912:	d402      	bmi.n	800691a <_fflush_r+0x3a>
 8006914:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006916:	f000 f915 	bl	8006b44 <__retarget_lock_acquire_recursive>
 800691a:	4628      	mov	r0, r5
 800691c:	4621      	mov	r1, r4
 800691e:	f7ff ff59 	bl	80067d4 <__sflush_r>
 8006922:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006924:	07da      	lsls	r2, r3, #31
 8006926:	4605      	mov	r5, r0
 8006928:	d4e0      	bmi.n	80068ec <_fflush_r+0xc>
 800692a:	89a3      	ldrh	r3, [r4, #12]
 800692c:	059b      	lsls	r3, r3, #22
 800692e:	d4dd      	bmi.n	80068ec <_fflush_r+0xc>
 8006930:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006932:	f000 f908 	bl	8006b46 <__retarget_lock_release_recursive>
 8006936:	e7d9      	b.n	80068ec <_fflush_r+0xc>
 8006938:	4b05      	ldr	r3, [pc, #20]	; (8006950 <_fflush_r+0x70>)
 800693a:	429c      	cmp	r4, r3
 800693c:	d101      	bne.n	8006942 <_fflush_r+0x62>
 800693e:	68ac      	ldr	r4, [r5, #8]
 8006940:	e7df      	b.n	8006902 <_fflush_r+0x22>
 8006942:	4b04      	ldr	r3, [pc, #16]	; (8006954 <_fflush_r+0x74>)
 8006944:	429c      	cmp	r4, r3
 8006946:	bf08      	it	eq
 8006948:	68ec      	ldreq	r4, [r5, #12]
 800694a:	e7da      	b.n	8006902 <_fflush_r+0x22>
 800694c:	080075e4 	.word	0x080075e4
 8006950:	08007604 	.word	0x08007604
 8006954:	080075c4 	.word	0x080075c4

08006958 <std>:
 8006958:	2300      	movs	r3, #0
 800695a:	b510      	push	{r4, lr}
 800695c:	4604      	mov	r4, r0
 800695e:	e9c0 3300 	strd	r3, r3, [r0]
 8006962:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006966:	6083      	str	r3, [r0, #8]
 8006968:	8181      	strh	r1, [r0, #12]
 800696a:	6643      	str	r3, [r0, #100]	; 0x64
 800696c:	81c2      	strh	r2, [r0, #14]
 800696e:	6183      	str	r3, [r0, #24]
 8006970:	4619      	mov	r1, r3
 8006972:	2208      	movs	r2, #8
 8006974:	305c      	adds	r0, #92	; 0x5c
 8006976:	f7ff fb6f 	bl	8006058 <memset>
 800697a:	4b05      	ldr	r3, [pc, #20]	; (8006990 <std+0x38>)
 800697c:	6263      	str	r3, [r4, #36]	; 0x24
 800697e:	4b05      	ldr	r3, [pc, #20]	; (8006994 <std+0x3c>)
 8006980:	62a3      	str	r3, [r4, #40]	; 0x28
 8006982:	4b05      	ldr	r3, [pc, #20]	; (8006998 <std+0x40>)
 8006984:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006986:	4b05      	ldr	r3, [pc, #20]	; (800699c <std+0x44>)
 8006988:	6224      	str	r4, [r4, #32]
 800698a:	6323      	str	r3, [r4, #48]	; 0x30
 800698c:	bd10      	pop	{r4, pc}
 800698e:	bf00      	nop
 8006990:	08006e7d 	.word	0x08006e7d
 8006994:	08006e9f 	.word	0x08006e9f
 8006998:	08006ed7 	.word	0x08006ed7
 800699c:	08006efb 	.word	0x08006efb

080069a0 <_cleanup_r>:
 80069a0:	4901      	ldr	r1, [pc, #4]	; (80069a8 <_cleanup_r+0x8>)
 80069a2:	f000 b8af 	b.w	8006b04 <_fwalk_reent>
 80069a6:	bf00      	nop
 80069a8:	080068e1 	.word	0x080068e1

080069ac <__sfmoreglue>:
 80069ac:	b570      	push	{r4, r5, r6, lr}
 80069ae:	2268      	movs	r2, #104	; 0x68
 80069b0:	1e4d      	subs	r5, r1, #1
 80069b2:	4355      	muls	r5, r2
 80069b4:	460e      	mov	r6, r1
 80069b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80069ba:	f000 f997 	bl	8006cec <_malloc_r>
 80069be:	4604      	mov	r4, r0
 80069c0:	b140      	cbz	r0, 80069d4 <__sfmoreglue+0x28>
 80069c2:	2100      	movs	r1, #0
 80069c4:	e9c0 1600 	strd	r1, r6, [r0]
 80069c8:	300c      	adds	r0, #12
 80069ca:	60a0      	str	r0, [r4, #8]
 80069cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80069d0:	f7ff fb42 	bl	8006058 <memset>
 80069d4:	4620      	mov	r0, r4
 80069d6:	bd70      	pop	{r4, r5, r6, pc}

080069d8 <__sfp_lock_acquire>:
 80069d8:	4801      	ldr	r0, [pc, #4]	; (80069e0 <__sfp_lock_acquire+0x8>)
 80069da:	f000 b8b3 	b.w	8006b44 <__retarget_lock_acquire_recursive>
 80069de:	bf00      	nop
 80069e0:	2000053d 	.word	0x2000053d

080069e4 <__sfp_lock_release>:
 80069e4:	4801      	ldr	r0, [pc, #4]	; (80069ec <__sfp_lock_release+0x8>)
 80069e6:	f000 b8ae 	b.w	8006b46 <__retarget_lock_release_recursive>
 80069ea:	bf00      	nop
 80069ec:	2000053d 	.word	0x2000053d

080069f0 <__sinit_lock_acquire>:
 80069f0:	4801      	ldr	r0, [pc, #4]	; (80069f8 <__sinit_lock_acquire+0x8>)
 80069f2:	f000 b8a7 	b.w	8006b44 <__retarget_lock_acquire_recursive>
 80069f6:	bf00      	nop
 80069f8:	2000053e 	.word	0x2000053e

080069fc <__sinit_lock_release>:
 80069fc:	4801      	ldr	r0, [pc, #4]	; (8006a04 <__sinit_lock_release+0x8>)
 80069fe:	f000 b8a2 	b.w	8006b46 <__retarget_lock_release_recursive>
 8006a02:	bf00      	nop
 8006a04:	2000053e 	.word	0x2000053e

08006a08 <__sinit>:
 8006a08:	b510      	push	{r4, lr}
 8006a0a:	4604      	mov	r4, r0
 8006a0c:	f7ff fff0 	bl	80069f0 <__sinit_lock_acquire>
 8006a10:	69a3      	ldr	r3, [r4, #24]
 8006a12:	b11b      	cbz	r3, 8006a1c <__sinit+0x14>
 8006a14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a18:	f7ff bff0 	b.w	80069fc <__sinit_lock_release>
 8006a1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006a20:	6523      	str	r3, [r4, #80]	; 0x50
 8006a22:	4b13      	ldr	r3, [pc, #76]	; (8006a70 <__sinit+0x68>)
 8006a24:	4a13      	ldr	r2, [pc, #76]	; (8006a74 <__sinit+0x6c>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	62a2      	str	r2, [r4, #40]	; 0x28
 8006a2a:	42a3      	cmp	r3, r4
 8006a2c:	bf04      	itt	eq
 8006a2e:	2301      	moveq	r3, #1
 8006a30:	61a3      	streq	r3, [r4, #24]
 8006a32:	4620      	mov	r0, r4
 8006a34:	f000 f820 	bl	8006a78 <__sfp>
 8006a38:	6060      	str	r0, [r4, #4]
 8006a3a:	4620      	mov	r0, r4
 8006a3c:	f000 f81c 	bl	8006a78 <__sfp>
 8006a40:	60a0      	str	r0, [r4, #8]
 8006a42:	4620      	mov	r0, r4
 8006a44:	f000 f818 	bl	8006a78 <__sfp>
 8006a48:	2200      	movs	r2, #0
 8006a4a:	60e0      	str	r0, [r4, #12]
 8006a4c:	2104      	movs	r1, #4
 8006a4e:	6860      	ldr	r0, [r4, #4]
 8006a50:	f7ff ff82 	bl	8006958 <std>
 8006a54:	68a0      	ldr	r0, [r4, #8]
 8006a56:	2201      	movs	r2, #1
 8006a58:	2109      	movs	r1, #9
 8006a5a:	f7ff ff7d 	bl	8006958 <std>
 8006a5e:	68e0      	ldr	r0, [r4, #12]
 8006a60:	2202      	movs	r2, #2
 8006a62:	2112      	movs	r1, #18
 8006a64:	f7ff ff78 	bl	8006958 <std>
 8006a68:	2301      	movs	r3, #1
 8006a6a:	61a3      	str	r3, [r4, #24]
 8006a6c:	e7d2      	b.n	8006a14 <__sinit+0xc>
 8006a6e:	bf00      	nop
 8006a70:	0800758c 	.word	0x0800758c
 8006a74:	080069a1 	.word	0x080069a1

08006a78 <__sfp>:
 8006a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a7a:	4607      	mov	r7, r0
 8006a7c:	f7ff ffac 	bl	80069d8 <__sfp_lock_acquire>
 8006a80:	4b1e      	ldr	r3, [pc, #120]	; (8006afc <__sfp+0x84>)
 8006a82:	681e      	ldr	r6, [r3, #0]
 8006a84:	69b3      	ldr	r3, [r6, #24]
 8006a86:	b913      	cbnz	r3, 8006a8e <__sfp+0x16>
 8006a88:	4630      	mov	r0, r6
 8006a8a:	f7ff ffbd 	bl	8006a08 <__sinit>
 8006a8e:	3648      	adds	r6, #72	; 0x48
 8006a90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006a94:	3b01      	subs	r3, #1
 8006a96:	d503      	bpl.n	8006aa0 <__sfp+0x28>
 8006a98:	6833      	ldr	r3, [r6, #0]
 8006a9a:	b30b      	cbz	r3, 8006ae0 <__sfp+0x68>
 8006a9c:	6836      	ldr	r6, [r6, #0]
 8006a9e:	e7f7      	b.n	8006a90 <__sfp+0x18>
 8006aa0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006aa4:	b9d5      	cbnz	r5, 8006adc <__sfp+0x64>
 8006aa6:	4b16      	ldr	r3, [pc, #88]	; (8006b00 <__sfp+0x88>)
 8006aa8:	60e3      	str	r3, [r4, #12]
 8006aaa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006aae:	6665      	str	r5, [r4, #100]	; 0x64
 8006ab0:	f000 f847 	bl	8006b42 <__retarget_lock_init_recursive>
 8006ab4:	f7ff ff96 	bl	80069e4 <__sfp_lock_release>
 8006ab8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006abc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006ac0:	6025      	str	r5, [r4, #0]
 8006ac2:	61a5      	str	r5, [r4, #24]
 8006ac4:	2208      	movs	r2, #8
 8006ac6:	4629      	mov	r1, r5
 8006ac8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006acc:	f7ff fac4 	bl	8006058 <memset>
 8006ad0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006ad4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006ad8:	4620      	mov	r0, r4
 8006ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006adc:	3468      	adds	r4, #104	; 0x68
 8006ade:	e7d9      	b.n	8006a94 <__sfp+0x1c>
 8006ae0:	2104      	movs	r1, #4
 8006ae2:	4638      	mov	r0, r7
 8006ae4:	f7ff ff62 	bl	80069ac <__sfmoreglue>
 8006ae8:	4604      	mov	r4, r0
 8006aea:	6030      	str	r0, [r6, #0]
 8006aec:	2800      	cmp	r0, #0
 8006aee:	d1d5      	bne.n	8006a9c <__sfp+0x24>
 8006af0:	f7ff ff78 	bl	80069e4 <__sfp_lock_release>
 8006af4:	230c      	movs	r3, #12
 8006af6:	603b      	str	r3, [r7, #0]
 8006af8:	e7ee      	b.n	8006ad8 <__sfp+0x60>
 8006afa:	bf00      	nop
 8006afc:	0800758c 	.word	0x0800758c
 8006b00:	ffff0001 	.word	0xffff0001

08006b04 <_fwalk_reent>:
 8006b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b08:	4606      	mov	r6, r0
 8006b0a:	4688      	mov	r8, r1
 8006b0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006b10:	2700      	movs	r7, #0
 8006b12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b16:	f1b9 0901 	subs.w	r9, r9, #1
 8006b1a:	d505      	bpl.n	8006b28 <_fwalk_reent+0x24>
 8006b1c:	6824      	ldr	r4, [r4, #0]
 8006b1e:	2c00      	cmp	r4, #0
 8006b20:	d1f7      	bne.n	8006b12 <_fwalk_reent+0xe>
 8006b22:	4638      	mov	r0, r7
 8006b24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b28:	89ab      	ldrh	r3, [r5, #12]
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d907      	bls.n	8006b3e <_fwalk_reent+0x3a>
 8006b2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b32:	3301      	adds	r3, #1
 8006b34:	d003      	beq.n	8006b3e <_fwalk_reent+0x3a>
 8006b36:	4629      	mov	r1, r5
 8006b38:	4630      	mov	r0, r6
 8006b3a:	47c0      	blx	r8
 8006b3c:	4307      	orrs	r7, r0
 8006b3e:	3568      	adds	r5, #104	; 0x68
 8006b40:	e7e9      	b.n	8006b16 <_fwalk_reent+0x12>

08006b42 <__retarget_lock_init_recursive>:
 8006b42:	4770      	bx	lr

08006b44 <__retarget_lock_acquire_recursive>:
 8006b44:	4770      	bx	lr

08006b46 <__retarget_lock_release_recursive>:
 8006b46:	4770      	bx	lr

08006b48 <__swhatbuf_r>:
 8006b48:	b570      	push	{r4, r5, r6, lr}
 8006b4a:	460e      	mov	r6, r1
 8006b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b50:	2900      	cmp	r1, #0
 8006b52:	b096      	sub	sp, #88	; 0x58
 8006b54:	4614      	mov	r4, r2
 8006b56:	461d      	mov	r5, r3
 8006b58:	da08      	bge.n	8006b6c <__swhatbuf_r+0x24>
 8006b5a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	602a      	str	r2, [r5, #0]
 8006b62:	061a      	lsls	r2, r3, #24
 8006b64:	d410      	bmi.n	8006b88 <__swhatbuf_r+0x40>
 8006b66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b6a:	e00e      	b.n	8006b8a <__swhatbuf_r+0x42>
 8006b6c:	466a      	mov	r2, sp
 8006b6e:	f000 f9eb 	bl	8006f48 <_fstat_r>
 8006b72:	2800      	cmp	r0, #0
 8006b74:	dbf1      	blt.n	8006b5a <__swhatbuf_r+0x12>
 8006b76:	9a01      	ldr	r2, [sp, #4]
 8006b78:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006b7c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006b80:	425a      	negs	r2, r3
 8006b82:	415a      	adcs	r2, r3
 8006b84:	602a      	str	r2, [r5, #0]
 8006b86:	e7ee      	b.n	8006b66 <__swhatbuf_r+0x1e>
 8006b88:	2340      	movs	r3, #64	; 0x40
 8006b8a:	2000      	movs	r0, #0
 8006b8c:	6023      	str	r3, [r4, #0]
 8006b8e:	b016      	add	sp, #88	; 0x58
 8006b90:	bd70      	pop	{r4, r5, r6, pc}
	...

08006b94 <__smakebuf_r>:
 8006b94:	898b      	ldrh	r3, [r1, #12]
 8006b96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006b98:	079d      	lsls	r5, r3, #30
 8006b9a:	4606      	mov	r6, r0
 8006b9c:	460c      	mov	r4, r1
 8006b9e:	d507      	bpl.n	8006bb0 <__smakebuf_r+0x1c>
 8006ba0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006ba4:	6023      	str	r3, [r4, #0]
 8006ba6:	6123      	str	r3, [r4, #16]
 8006ba8:	2301      	movs	r3, #1
 8006baa:	6163      	str	r3, [r4, #20]
 8006bac:	b002      	add	sp, #8
 8006bae:	bd70      	pop	{r4, r5, r6, pc}
 8006bb0:	ab01      	add	r3, sp, #4
 8006bb2:	466a      	mov	r2, sp
 8006bb4:	f7ff ffc8 	bl	8006b48 <__swhatbuf_r>
 8006bb8:	9900      	ldr	r1, [sp, #0]
 8006bba:	4605      	mov	r5, r0
 8006bbc:	4630      	mov	r0, r6
 8006bbe:	f000 f895 	bl	8006cec <_malloc_r>
 8006bc2:	b948      	cbnz	r0, 8006bd8 <__smakebuf_r+0x44>
 8006bc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bc8:	059a      	lsls	r2, r3, #22
 8006bca:	d4ef      	bmi.n	8006bac <__smakebuf_r+0x18>
 8006bcc:	f023 0303 	bic.w	r3, r3, #3
 8006bd0:	f043 0302 	orr.w	r3, r3, #2
 8006bd4:	81a3      	strh	r3, [r4, #12]
 8006bd6:	e7e3      	b.n	8006ba0 <__smakebuf_r+0xc>
 8006bd8:	4b0d      	ldr	r3, [pc, #52]	; (8006c10 <__smakebuf_r+0x7c>)
 8006bda:	62b3      	str	r3, [r6, #40]	; 0x28
 8006bdc:	89a3      	ldrh	r3, [r4, #12]
 8006bde:	6020      	str	r0, [r4, #0]
 8006be0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006be4:	81a3      	strh	r3, [r4, #12]
 8006be6:	9b00      	ldr	r3, [sp, #0]
 8006be8:	6163      	str	r3, [r4, #20]
 8006bea:	9b01      	ldr	r3, [sp, #4]
 8006bec:	6120      	str	r0, [r4, #16]
 8006bee:	b15b      	cbz	r3, 8006c08 <__smakebuf_r+0x74>
 8006bf0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006bf4:	4630      	mov	r0, r6
 8006bf6:	f000 f9b9 	bl	8006f6c <_isatty_r>
 8006bfa:	b128      	cbz	r0, 8006c08 <__smakebuf_r+0x74>
 8006bfc:	89a3      	ldrh	r3, [r4, #12]
 8006bfe:	f023 0303 	bic.w	r3, r3, #3
 8006c02:	f043 0301 	orr.w	r3, r3, #1
 8006c06:	81a3      	strh	r3, [r4, #12]
 8006c08:	89a0      	ldrh	r0, [r4, #12]
 8006c0a:	4305      	orrs	r5, r0
 8006c0c:	81a5      	strh	r5, [r4, #12]
 8006c0e:	e7cd      	b.n	8006bac <__smakebuf_r+0x18>
 8006c10:	080069a1 	.word	0x080069a1

08006c14 <_free_r>:
 8006c14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006c16:	2900      	cmp	r1, #0
 8006c18:	d044      	beq.n	8006ca4 <_free_r+0x90>
 8006c1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c1e:	9001      	str	r0, [sp, #4]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f1a1 0404 	sub.w	r4, r1, #4
 8006c26:	bfb8      	it	lt
 8006c28:	18e4      	addlt	r4, r4, r3
 8006c2a:	f000 f9c1 	bl	8006fb0 <__malloc_lock>
 8006c2e:	4a1e      	ldr	r2, [pc, #120]	; (8006ca8 <_free_r+0x94>)
 8006c30:	9801      	ldr	r0, [sp, #4]
 8006c32:	6813      	ldr	r3, [r2, #0]
 8006c34:	b933      	cbnz	r3, 8006c44 <_free_r+0x30>
 8006c36:	6063      	str	r3, [r4, #4]
 8006c38:	6014      	str	r4, [r2, #0]
 8006c3a:	b003      	add	sp, #12
 8006c3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c40:	f000 b9bc 	b.w	8006fbc <__malloc_unlock>
 8006c44:	42a3      	cmp	r3, r4
 8006c46:	d908      	bls.n	8006c5a <_free_r+0x46>
 8006c48:	6825      	ldr	r5, [r4, #0]
 8006c4a:	1961      	adds	r1, r4, r5
 8006c4c:	428b      	cmp	r3, r1
 8006c4e:	bf01      	itttt	eq
 8006c50:	6819      	ldreq	r1, [r3, #0]
 8006c52:	685b      	ldreq	r3, [r3, #4]
 8006c54:	1949      	addeq	r1, r1, r5
 8006c56:	6021      	streq	r1, [r4, #0]
 8006c58:	e7ed      	b.n	8006c36 <_free_r+0x22>
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	b10b      	cbz	r3, 8006c64 <_free_r+0x50>
 8006c60:	42a3      	cmp	r3, r4
 8006c62:	d9fa      	bls.n	8006c5a <_free_r+0x46>
 8006c64:	6811      	ldr	r1, [r2, #0]
 8006c66:	1855      	adds	r5, r2, r1
 8006c68:	42a5      	cmp	r5, r4
 8006c6a:	d10b      	bne.n	8006c84 <_free_r+0x70>
 8006c6c:	6824      	ldr	r4, [r4, #0]
 8006c6e:	4421      	add	r1, r4
 8006c70:	1854      	adds	r4, r2, r1
 8006c72:	42a3      	cmp	r3, r4
 8006c74:	6011      	str	r1, [r2, #0]
 8006c76:	d1e0      	bne.n	8006c3a <_free_r+0x26>
 8006c78:	681c      	ldr	r4, [r3, #0]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	6053      	str	r3, [r2, #4]
 8006c7e:	4421      	add	r1, r4
 8006c80:	6011      	str	r1, [r2, #0]
 8006c82:	e7da      	b.n	8006c3a <_free_r+0x26>
 8006c84:	d902      	bls.n	8006c8c <_free_r+0x78>
 8006c86:	230c      	movs	r3, #12
 8006c88:	6003      	str	r3, [r0, #0]
 8006c8a:	e7d6      	b.n	8006c3a <_free_r+0x26>
 8006c8c:	6825      	ldr	r5, [r4, #0]
 8006c8e:	1961      	adds	r1, r4, r5
 8006c90:	428b      	cmp	r3, r1
 8006c92:	bf04      	itt	eq
 8006c94:	6819      	ldreq	r1, [r3, #0]
 8006c96:	685b      	ldreq	r3, [r3, #4]
 8006c98:	6063      	str	r3, [r4, #4]
 8006c9a:	bf04      	itt	eq
 8006c9c:	1949      	addeq	r1, r1, r5
 8006c9e:	6021      	streq	r1, [r4, #0]
 8006ca0:	6054      	str	r4, [r2, #4]
 8006ca2:	e7ca      	b.n	8006c3a <_free_r+0x26>
 8006ca4:	b003      	add	sp, #12
 8006ca6:	bd30      	pop	{r4, r5, pc}
 8006ca8:	20000540 	.word	0x20000540

08006cac <sbrk_aligned>:
 8006cac:	b570      	push	{r4, r5, r6, lr}
 8006cae:	4e0e      	ldr	r6, [pc, #56]	; (8006ce8 <sbrk_aligned+0x3c>)
 8006cb0:	460c      	mov	r4, r1
 8006cb2:	6831      	ldr	r1, [r6, #0]
 8006cb4:	4605      	mov	r5, r0
 8006cb6:	b911      	cbnz	r1, 8006cbe <sbrk_aligned+0x12>
 8006cb8:	f000 f88c 	bl	8006dd4 <_sbrk_r>
 8006cbc:	6030      	str	r0, [r6, #0]
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	4628      	mov	r0, r5
 8006cc2:	f000 f887 	bl	8006dd4 <_sbrk_r>
 8006cc6:	1c43      	adds	r3, r0, #1
 8006cc8:	d00a      	beq.n	8006ce0 <sbrk_aligned+0x34>
 8006cca:	1cc4      	adds	r4, r0, #3
 8006ccc:	f024 0403 	bic.w	r4, r4, #3
 8006cd0:	42a0      	cmp	r0, r4
 8006cd2:	d007      	beq.n	8006ce4 <sbrk_aligned+0x38>
 8006cd4:	1a21      	subs	r1, r4, r0
 8006cd6:	4628      	mov	r0, r5
 8006cd8:	f000 f87c 	bl	8006dd4 <_sbrk_r>
 8006cdc:	3001      	adds	r0, #1
 8006cde:	d101      	bne.n	8006ce4 <sbrk_aligned+0x38>
 8006ce0:	f04f 34ff 	mov.w	r4, #4294967295
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	bd70      	pop	{r4, r5, r6, pc}
 8006ce8:	20000544 	.word	0x20000544

08006cec <_malloc_r>:
 8006cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cf0:	1ccd      	adds	r5, r1, #3
 8006cf2:	f025 0503 	bic.w	r5, r5, #3
 8006cf6:	3508      	adds	r5, #8
 8006cf8:	2d0c      	cmp	r5, #12
 8006cfa:	bf38      	it	cc
 8006cfc:	250c      	movcc	r5, #12
 8006cfe:	2d00      	cmp	r5, #0
 8006d00:	4607      	mov	r7, r0
 8006d02:	db01      	blt.n	8006d08 <_malloc_r+0x1c>
 8006d04:	42a9      	cmp	r1, r5
 8006d06:	d905      	bls.n	8006d14 <_malloc_r+0x28>
 8006d08:	230c      	movs	r3, #12
 8006d0a:	603b      	str	r3, [r7, #0]
 8006d0c:	2600      	movs	r6, #0
 8006d0e:	4630      	mov	r0, r6
 8006d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d14:	4e2e      	ldr	r6, [pc, #184]	; (8006dd0 <_malloc_r+0xe4>)
 8006d16:	f000 f94b 	bl	8006fb0 <__malloc_lock>
 8006d1a:	6833      	ldr	r3, [r6, #0]
 8006d1c:	461c      	mov	r4, r3
 8006d1e:	bb34      	cbnz	r4, 8006d6e <_malloc_r+0x82>
 8006d20:	4629      	mov	r1, r5
 8006d22:	4638      	mov	r0, r7
 8006d24:	f7ff ffc2 	bl	8006cac <sbrk_aligned>
 8006d28:	1c43      	adds	r3, r0, #1
 8006d2a:	4604      	mov	r4, r0
 8006d2c:	d14d      	bne.n	8006dca <_malloc_r+0xde>
 8006d2e:	6834      	ldr	r4, [r6, #0]
 8006d30:	4626      	mov	r6, r4
 8006d32:	2e00      	cmp	r6, #0
 8006d34:	d140      	bne.n	8006db8 <_malloc_r+0xcc>
 8006d36:	6823      	ldr	r3, [r4, #0]
 8006d38:	4631      	mov	r1, r6
 8006d3a:	4638      	mov	r0, r7
 8006d3c:	eb04 0803 	add.w	r8, r4, r3
 8006d40:	f000 f848 	bl	8006dd4 <_sbrk_r>
 8006d44:	4580      	cmp	r8, r0
 8006d46:	d13a      	bne.n	8006dbe <_malloc_r+0xd2>
 8006d48:	6821      	ldr	r1, [r4, #0]
 8006d4a:	3503      	adds	r5, #3
 8006d4c:	1a6d      	subs	r5, r5, r1
 8006d4e:	f025 0503 	bic.w	r5, r5, #3
 8006d52:	3508      	adds	r5, #8
 8006d54:	2d0c      	cmp	r5, #12
 8006d56:	bf38      	it	cc
 8006d58:	250c      	movcc	r5, #12
 8006d5a:	4629      	mov	r1, r5
 8006d5c:	4638      	mov	r0, r7
 8006d5e:	f7ff ffa5 	bl	8006cac <sbrk_aligned>
 8006d62:	3001      	adds	r0, #1
 8006d64:	d02b      	beq.n	8006dbe <_malloc_r+0xd2>
 8006d66:	6823      	ldr	r3, [r4, #0]
 8006d68:	442b      	add	r3, r5
 8006d6a:	6023      	str	r3, [r4, #0]
 8006d6c:	e00e      	b.n	8006d8c <_malloc_r+0xa0>
 8006d6e:	6822      	ldr	r2, [r4, #0]
 8006d70:	1b52      	subs	r2, r2, r5
 8006d72:	d41e      	bmi.n	8006db2 <_malloc_r+0xc6>
 8006d74:	2a0b      	cmp	r2, #11
 8006d76:	d916      	bls.n	8006da6 <_malloc_r+0xba>
 8006d78:	1961      	adds	r1, r4, r5
 8006d7a:	42a3      	cmp	r3, r4
 8006d7c:	6025      	str	r5, [r4, #0]
 8006d7e:	bf18      	it	ne
 8006d80:	6059      	strne	r1, [r3, #4]
 8006d82:	6863      	ldr	r3, [r4, #4]
 8006d84:	bf08      	it	eq
 8006d86:	6031      	streq	r1, [r6, #0]
 8006d88:	5162      	str	r2, [r4, r5]
 8006d8a:	604b      	str	r3, [r1, #4]
 8006d8c:	4638      	mov	r0, r7
 8006d8e:	f104 060b 	add.w	r6, r4, #11
 8006d92:	f000 f913 	bl	8006fbc <__malloc_unlock>
 8006d96:	f026 0607 	bic.w	r6, r6, #7
 8006d9a:	1d23      	adds	r3, r4, #4
 8006d9c:	1af2      	subs	r2, r6, r3
 8006d9e:	d0b6      	beq.n	8006d0e <_malloc_r+0x22>
 8006da0:	1b9b      	subs	r3, r3, r6
 8006da2:	50a3      	str	r3, [r4, r2]
 8006da4:	e7b3      	b.n	8006d0e <_malloc_r+0x22>
 8006da6:	6862      	ldr	r2, [r4, #4]
 8006da8:	42a3      	cmp	r3, r4
 8006daa:	bf0c      	ite	eq
 8006dac:	6032      	streq	r2, [r6, #0]
 8006dae:	605a      	strne	r2, [r3, #4]
 8006db0:	e7ec      	b.n	8006d8c <_malloc_r+0xa0>
 8006db2:	4623      	mov	r3, r4
 8006db4:	6864      	ldr	r4, [r4, #4]
 8006db6:	e7b2      	b.n	8006d1e <_malloc_r+0x32>
 8006db8:	4634      	mov	r4, r6
 8006dba:	6876      	ldr	r6, [r6, #4]
 8006dbc:	e7b9      	b.n	8006d32 <_malloc_r+0x46>
 8006dbe:	230c      	movs	r3, #12
 8006dc0:	603b      	str	r3, [r7, #0]
 8006dc2:	4638      	mov	r0, r7
 8006dc4:	f000 f8fa 	bl	8006fbc <__malloc_unlock>
 8006dc8:	e7a1      	b.n	8006d0e <_malloc_r+0x22>
 8006dca:	6025      	str	r5, [r4, #0]
 8006dcc:	e7de      	b.n	8006d8c <_malloc_r+0xa0>
 8006dce:	bf00      	nop
 8006dd0:	20000540 	.word	0x20000540

08006dd4 <_sbrk_r>:
 8006dd4:	b538      	push	{r3, r4, r5, lr}
 8006dd6:	4d06      	ldr	r5, [pc, #24]	; (8006df0 <_sbrk_r+0x1c>)
 8006dd8:	2300      	movs	r3, #0
 8006dda:	4604      	mov	r4, r0
 8006ddc:	4608      	mov	r0, r1
 8006dde:	602b      	str	r3, [r5, #0]
 8006de0:	f7fb fd06 	bl	80027f0 <_sbrk>
 8006de4:	1c43      	adds	r3, r0, #1
 8006de6:	d102      	bne.n	8006dee <_sbrk_r+0x1a>
 8006de8:	682b      	ldr	r3, [r5, #0]
 8006dea:	b103      	cbz	r3, 8006dee <_sbrk_r+0x1a>
 8006dec:	6023      	str	r3, [r4, #0]
 8006dee:	bd38      	pop	{r3, r4, r5, pc}
 8006df0:	20000548 	.word	0x20000548

08006df4 <_raise_r>:
 8006df4:	291f      	cmp	r1, #31
 8006df6:	b538      	push	{r3, r4, r5, lr}
 8006df8:	4604      	mov	r4, r0
 8006dfa:	460d      	mov	r5, r1
 8006dfc:	d904      	bls.n	8006e08 <_raise_r+0x14>
 8006dfe:	2316      	movs	r3, #22
 8006e00:	6003      	str	r3, [r0, #0]
 8006e02:	f04f 30ff 	mov.w	r0, #4294967295
 8006e06:	bd38      	pop	{r3, r4, r5, pc}
 8006e08:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006e0a:	b112      	cbz	r2, 8006e12 <_raise_r+0x1e>
 8006e0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006e10:	b94b      	cbnz	r3, 8006e26 <_raise_r+0x32>
 8006e12:	4620      	mov	r0, r4
 8006e14:	f000 f830 	bl	8006e78 <_getpid_r>
 8006e18:	462a      	mov	r2, r5
 8006e1a:	4601      	mov	r1, r0
 8006e1c:	4620      	mov	r0, r4
 8006e1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e22:	f000 b817 	b.w	8006e54 <_kill_r>
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d00a      	beq.n	8006e40 <_raise_r+0x4c>
 8006e2a:	1c59      	adds	r1, r3, #1
 8006e2c:	d103      	bne.n	8006e36 <_raise_r+0x42>
 8006e2e:	2316      	movs	r3, #22
 8006e30:	6003      	str	r3, [r0, #0]
 8006e32:	2001      	movs	r0, #1
 8006e34:	e7e7      	b.n	8006e06 <_raise_r+0x12>
 8006e36:	2400      	movs	r4, #0
 8006e38:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006e3c:	4628      	mov	r0, r5
 8006e3e:	4798      	blx	r3
 8006e40:	2000      	movs	r0, #0
 8006e42:	e7e0      	b.n	8006e06 <_raise_r+0x12>

08006e44 <raise>:
 8006e44:	4b02      	ldr	r3, [pc, #8]	; (8006e50 <raise+0xc>)
 8006e46:	4601      	mov	r1, r0
 8006e48:	6818      	ldr	r0, [r3, #0]
 8006e4a:	f7ff bfd3 	b.w	8006df4 <_raise_r>
 8006e4e:	bf00      	nop
 8006e50:	20000054 	.word	0x20000054

08006e54 <_kill_r>:
 8006e54:	b538      	push	{r3, r4, r5, lr}
 8006e56:	4d07      	ldr	r5, [pc, #28]	; (8006e74 <_kill_r+0x20>)
 8006e58:	2300      	movs	r3, #0
 8006e5a:	4604      	mov	r4, r0
 8006e5c:	4608      	mov	r0, r1
 8006e5e:	4611      	mov	r1, r2
 8006e60:	602b      	str	r3, [r5, #0]
 8006e62:	f7fb fc8d 	bl	8002780 <_kill>
 8006e66:	1c43      	adds	r3, r0, #1
 8006e68:	d102      	bne.n	8006e70 <_kill_r+0x1c>
 8006e6a:	682b      	ldr	r3, [r5, #0]
 8006e6c:	b103      	cbz	r3, 8006e70 <_kill_r+0x1c>
 8006e6e:	6023      	str	r3, [r4, #0]
 8006e70:	bd38      	pop	{r3, r4, r5, pc}
 8006e72:	bf00      	nop
 8006e74:	20000548 	.word	0x20000548

08006e78 <_getpid_r>:
 8006e78:	f7fb bc80 	b.w	800277c <_getpid>

08006e7c <__sread>:
 8006e7c:	b510      	push	{r4, lr}
 8006e7e:	460c      	mov	r4, r1
 8006e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e84:	f000 f8a0 	bl	8006fc8 <_read_r>
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	bfab      	itete	ge
 8006e8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006e8e:	89a3      	ldrhlt	r3, [r4, #12]
 8006e90:	181b      	addge	r3, r3, r0
 8006e92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006e96:	bfac      	ite	ge
 8006e98:	6563      	strge	r3, [r4, #84]	; 0x54
 8006e9a:	81a3      	strhlt	r3, [r4, #12]
 8006e9c:	bd10      	pop	{r4, pc}

08006e9e <__swrite>:
 8006e9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ea2:	461f      	mov	r7, r3
 8006ea4:	898b      	ldrh	r3, [r1, #12]
 8006ea6:	05db      	lsls	r3, r3, #23
 8006ea8:	4605      	mov	r5, r0
 8006eaa:	460c      	mov	r4, r1
 8006eac:	4616      	mov	r6, r2
 8006eae:	d505      	bpl.n	8006ebc <__swrite+0x1e>
 8006eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eb4:	2302      	movs	r3, #2
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f000 f868 	bl	8006f8c <_lseek_r>
 8006ebc:	89a3      	ldrh	r3, [r4, #12]
 8006ebe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ec2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ec6:	81a3      	strh	r3, [r4, #12]
 8006ec8:	4632      	mov	r2, r6
 8006eca:	463b      	mov	r3, r7
 8006ecc:	4628      	mov	r0, r5
 8006ece:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ed2:	f000 b817 	b.w	8006f04 <_write_r>

08006ed6 <__sseek>:
 8006ed6:	b510      	push	{r4, lr}
 8006ed8:	460c      	mov	r4, r1
 8006eda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ede:	f000 f855 	bl	8006f8c <_lseek_r>
 8006ee2:	1c43      	adds	r3, r0, #1
 8006ee4:	89a3      	ldrh	r3, [r4, #12]
 8006ee6:	bf15      	itete	ne
 8006ee8:	6560      	strne	r0, [r4, #84]	; 0x54
 8006eea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006eee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ef2:	81a3      	strheq	r3, [r4, #12]
 8006ef4:	bf18      	it	ne
 8006ef6:	81a3      	strhne	r3, [r4, #12]
 8006ef8:	bd10      	pop	{r4, pc}

08006efa <__sclose>:
 8006efa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006efe:	f000 b813 	b.w	8006f28 <_close_r>
	...

08006f04 <_write_r>:
 8006f04:	b538      	push	{r3, r4, r5, lr}
 8006f06:	4d07      	ldr	r5, [pc, #28]	; (8006f24 <_write_r+0x20>)
 8006f08:	4604      	mov	r4, r0
 8006f0a:	4608      	mov	r0, r1
 8006f0c:	4611      	mov	r1, r2
 8006f0e:	2200      	movs	r2, #0
 8006f10:	602a      	str	r2, [r5, #0]
 8006f12:	461a      	mov	r2, r3
 8006f14:	f7fb fc50 	bl	80027b8 <_write>
 8006f18:	1c43      	adds	r3, r0, #1
 8006f1a:	d102      	bne.n	8006f22 <_write_r+0x1e>
 8006f1c:	682b      	ldr	r3, [r5, #0]
 8006f1e:	b103      	cbz	r3, 8006f22 <_write_r+0x1e>
 8006f20:	6023      	str	r3, [r4, #0]
 8006f22:	bd38      	pop	{r3, r4, r5, pc}
 8006f24:	20000548 	.word	0x20000548

08006f28 <_close_r>:
 8006f28:	b538      	push	{r3, r4, r5, lr}
 8006f2a:	4d06      	ldr	r5, [pc, #24]	; (8006f44 <_close_r+0x1c>)
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	4604      	mov	r4, r0
 8006f30:	4608      	mov	r0, r1
 8006f32:	602b      	str	r3, [r5, #0]
 8006f34:	f7fb fc4e 	bl	80027d4 <_close>
 8006f38:	1c43      	adds	r3, r0, #1
 8006f3a:	d102      	bne.n	8006f42 <_close_r+0x1a>
 8006f3c:	682b      	ldr	r3, [r5, #0]
 8006f3e:	b103      	cbz	r3, 8006f42 <_close_r+0x1a>
 8006f40:	6023      	str	r3, [r4, #0]
 8006f42:	bd38      	pop	{r3, r4, r5, pc}
 8006f44:	20000548 	.word	0x20000548

08006f48 <_fstat_r>:
 8006f48:	b538      	push	{r3, r4, r5, lr}
 8006f4a:	4d07      	ldr	r5, [pc, #28]	; (8006f68 <_fstat_r+0x20>)
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	4604      	mov	r4, r0
 8006f50:	4608      	mov	r0, r1
 8006f52:	4611      	mov	r1, r2
 8006f54:	602b      	str	r3, [r5, #0]
 8006f56:	f7fb fc41 	bl	80027dc <_fstat>
 8006f5a:	1c43      	adds	r3, r0, #1
 8006f5c:	d102      	bne.n	8006f64 <_fstat_r+0x1c>
 8006f5e:	682b      	ldr	r3, [r5, #0]
 8006f60:	b103      	cbz	r3, 8006f64 <_fstat_r+0x1c>
 8006f62:	6023      	str	r3, [r4, #0]
 8006f64:	bd38      	pop	{r3, r4, r5, pc}
 8006f66:	bf00      	nop
 8006f68:	20000548 	.word	0x20000548

08006f6c <_isatty_r>:
 8006f6c:	b538      	push	{r3, r4, r5, lr}
 8006f6e:	4d06      	ldr	r5, [pc, #24]	; (8006f88 <_isatty_r+0x1c>)
 8006f70:	2300      	movs	r3, #0
 8006f72:	4604      	mov	r4, r0
 8006f74:	4608      	mov	r0, r1
 8006f76:	602b      	str	r3, [r5, #0]
 8006f78:	f7fb fc36 	bl	80027e8 <_isatty>
 8006f7c:	1c43      	adds	r3, r0, #1
 8006f7e:	d102      	bne.n	8006f86 <_isatty_r+0x1a>
 8006f80:	682b      	ldr	r3, [r5, #0]
 8006f82:	b103      	cbz	r3, 8006f86 <_isatty_r+0x1a>
 8006f84:	6023      	str	r3, [r4, #0]
 8006f86:	bd38      	pop	{r3, r4, r5, pc}
 8006f88:	20000548 	.word	0x20000548

08006f8c <_lseek_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	4d07      	ldr	r5, [pc, #28]	; (8006fac <_lseek_r+0x20>)
 8006f90:	4604      	mov	r4, r0
 8006f92:	4608      	mov	r0, r1
 8006f94:	4611      	mov	r1, r2
 8006f96:	2200      	movs	r2, #0
 8006f98:	602a      	str	r2, [r5, #0]
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	f7fb fc26 	bl	80027ec <_lseek>
 8006fa0:	1c43      	adds	r3, r0, #1
 8006fa2:	d102      	bne.n	8006faa <_lseek_r+0x1e>
 8006fa4:	682b      	ldr	r3, [r5, #0]
 8006fa6:	b103      	cbz	r3, 8006faa <_lseek_r+0x1e>
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	bd38      	pop	{r3, r4, r5, pc}
 8006fac:	20000548 	.word	0x20000548

08006fb0 <__malloc_lock>:
 8006fb0:	4801      	ldr	r0, [pc, #4]	; (8006fb8 <__malloc_lock+0x8>)
 8006fb2:	f7ff bdc7 	b.w	8006b44 <__retarget_lock_acquire_recursive>
 8006fb6:	bf00      	nop
 8006fb8:	2000053c 	.word	0x2000053c

08006fbc <__malloc_unlock>:
 8006fbc:	4801      	ldr	r0, [pc, #4]	; (8006fc4 <__malloc_unlock+0x8>)
 8006fbe:	f7ff bdc2 	b.w	8006b46 <__retarget_lock_release_recursive>
 8006fc2:	bf00      	nop
 8006fc4:	2000053c 	.word	0x2000053c

08006fc8 <_read_r>:
 8006fc8:	b538      	push	{r3, r4, r5, lr}
 8006fca:	4d07      	ldr	r5, [pc, #28]	; (8006fe8 <_read_r+0x20>)
 8006fcc:	4604      	mov	r4, r0
 8006fce:	4608      	mov	r0, r1
 8006fd0:	4611      	mov	r1, r2
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	602a      	str	r2, [r5, #0]
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	f7fb fbe0 	bl	800279c <_read>
 8006fdc:	1c43      	adds	r3, r0, #1
 8006fde:	d102      	bne.n	8006fe6 <_read_r+0x1e>
 8006fe0:	682b      	ldr	r3, [r5, #0]
 8006fe2:	b103      	cbz	r3, 8006fe6 <_read_r+0x1e>
 8006fe4:	6023      	str	r3, [r4, #0]
 8006fe6:	bd38      	pop	{r3, r4, r5, pc}
 8006fe8:	20000548 	.word	0x20000548

08006fec <_init>:
 8006fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fee:	bf00      	nop
 8006ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ff2:	bc08      	pop	{r3}
 8006ff4:	469e      	mov	lr, r3
 8006ff6:	4770      	bx	lr

08006ff8 <_fini>:
 8006ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ffa:	bf00      	nop
 8006ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ffe:	bc08      	pop	{r3}
 8007000:	469e      	mov	lr, r3
 8007002:	4770      	bx	lr
