<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1626" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1626{left:362px;top:1124px;letter-spacing:0.1px;}
#t2_1626{left:69px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3_1626{left:69px;top:1124px;letter-spacing:0.1px;}
#t4_1626{left:110px;top:1124px;letter-spacing:0.1px;}
#t5_1626{left:69px;top:101px;letter-spacing:-0.4px;word-spacing:0.5px;}
#t6_1626{left:69px;top:483px;}
#t7_1626{left:69px;top:593px;letter-spacing:-0.2px;}
#t8_1626{left:69px;top:616px;word-spacing:-3.1px;}
#t9_1626{left:69px;top:633px;letter-spacing:-0.1px;word-spacing:-4.2px;}
#ta_1626{left:69px;top:649px;letter-spacing:-0.2px;word-spacing:-4.7px;}
#tb_1626{left:69px;top:666px;word-spacing:-3.1px;}
#tc_1626{left:69px;top:683px;word-spacing:-1.9px;}
#td_1626{left:69px;top:700px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#te_1626{left:69px;top:723px;letter-spacing:-0.1px;word-spacing:-3.5px;}
#tf_1626{left:69px;top:739px;word-spacing:-3.1px;}
#tg_1626{left:69px;top:756px;word-spacing:-3.1px;}
#th_1626{left:69px;top:773px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#ti_1626{left:69px;top:790px;letter-spacing:-0.1px;word-spacing:-4px;}
#tj_1626{left:69px;top:807px;word-spacing:-1.9px;}
#tk_1626{left:69px;top:830px;letter-spacing:-0.1px;word-spacing:-4.8px;}
#tl_1626{left:69px;top:846px;letter-spacing:-0.1px;word-spacing:-3.8px;}
#tm_1626{left:69px;top:863px;word-spacing:-1.9px;}
#tn_1626{left:69px;top:880px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#to_1626{left:69px;top:903px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#tp_1626{left:69px;top:918px;}
#tq_1626{left:95px;top:926px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tr_1626{left:95px;top:943px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#ts_1626{left:69px;top:958px;}
#tt_1626{left:95px;top:966px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#tu_1626{left:95px;top:982px;word-spacing:-1.9px;}
#tv_1626{left:95px;top:999px;letter-spacing:-0.1px;word-spacing:-3px;}
#tw_1626{left:95px;top:1016px;letter-spacing:-0.4px;word-spacing:-1.9px;}
#tx_1626{left:78px;top:125px;letter-spacing:-0.2px;}
#ty_1626{left:78px;top:141px;letter-spacing:-0.1px;}
#tz_1626{left:292px;top:125px;}
#t10_1626{left:292px;top:141px;letter-spacing:0.2px;}
#t11_1626{left:335px;top:125px;}
#t12_1626{left:335px;top:141px;letter-spacing:-0.1px;word-spacing:-2px;}
#t13_1626{left:335px;top:156px;letter-spacing:-0.1px;}
#t14_1626{left:410px;top:125px;}
#t15_1626{left:410px;top:141px;letter-spacing:-0.5px;}
#t16_1626{left:410px;top:156px;}
#t17_1626{left:499px;top:125px;letter-spacing:-0.1px;}
#t18_1626{left:78px;top:176px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t19_1626{left:78px;top:193px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t1a_1626{left:292px;top:176px;}
#t1b_1626{left:335px;top:176px;letter-spacing:-0.2px;}
#t1c_1626{left:410px;top:176px;letter-spacing:-0.5px;}
#t1d_1626{left:410px;top:193px;letter-spacing:-0.5px;}
#t1e_1626{left:499px;top:176px;letter-spacing:-0.1px;}
#t1f_1626{left:499px;top:193px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1g_1626{left:499px;top:209px;}
#t1h_1626{left:78px;top:229px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1i_1626{left:78px;top:246px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t1j_1626{left:292px;top:229px;}
#t1k_1626{left:335px;top:229px;letter-spacing:-0.2px;}
#t1l_1626{left:410px;top:229px;letter-spacing:-0.5px;}
#t1m_1626{left:410px;top:246px;letter-spacing:-0.5px;}
#t1n_1626{left:499px;top:229px;letter-spacing:-0.1px;}
#t1o_1626{left:499px;top:246px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1p_1626{left:499px;top:263px;}
#t1q_1626{left:78px;top:283px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1r_1626{left:78px;top:299px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t1s_1626{left:292px;top:283px;}
#t1t_1626{left:335px;top:283px;letter-spacing:-0.2px;}
#t1u_1626{left:410px;top:283px;letter-spacing:-0.5px;}
#t1v_1626{left:499px;top:283px;letter-spacing:-0.1px;}
#t1w_1626{left:499px;top:299px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1x_1626{left:499px;top:316px;}
#t1y_1626{left:78px;top:336px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1z_1626{left:78px;top:353px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t20_1626{left:292px;top:336px;}
#t21_1626{left:335px;top:336px;letter-spacing:-0.2px;}
#t22_1626{left:410px;top:336px;letter-spacing:-0.5px;}
#t23_1626{left:410px;top:353px;letter-spacing:-0.5px;}
#t24_1626{left:499px;top:336px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t25_1626{left:499px;top:353px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t26_1626{left:78px;top:373px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t27_1626{left:78px;top:390px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t28_1626{left:292px;top:373px;}
#t29_1626{left:335px;top:373px;letter-spacing:-0.2px;}
#t2a_1626{left:410px;top:373px;letter-spacing:-0.5px;}
#t2b_1626{left:410px;top:390px;letter-spacing:-0.5px;}
#t2c_1626{left:499px;top:373px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2d_1626{left:499px;top:390px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2e_1626{left:78px;top:409px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2f_1626{left:78px;top:426px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t2g_1626{left:292px;top:409px;}
#t2h_1626{left:335px;top:409px;letter-spacing:-0.2px;}
#t2i_1626{left:410px;top:409px;letter-spacing:-0.5px;}
#t2j_1626{left:499px;top:409px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2k_1626{left:499px;top:426px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2l_1626{left:111px;top:513px;letter-spacing:-0.1px;}
#t2m_1626{left:239px;top:513px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2n_1626{left:408px;top:513px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2o_1626{left:578px;top:513px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2p_1626{left:740px;top:513px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2q_1626{left:117px;top:546px;letter-spacing:-0.1px;}
#t2r_1626{left:226px;top:546px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2s_1626{left:371px;top:538px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2t_1626{left:366px;top:555px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t2u_1626{left:599px;top:546px;letter-spacing:-0.2px;}
#t2v_1626{left:761px;top:546px;letter-spacing:0.2px;}

.s1_1626{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_1626{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_1626{
	FONT-SIZE: 73.3px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_1626{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_1626{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s6_1626{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s7_1626{
	FONT-SIZE: 85.4px;
	FONT-FAMILY: TimesNewRoman_9zw;
	color: rgb(0,0,0);
}

.s8_1626{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

.s9_1626{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1626" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_9zw;
	src: url("fonts/TimesNewRoman_9zw.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1626Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1626" style="-webkit-user-select: none;"><object width="935" height="1210" data="1626/1626.svg" type="image/svg+xml" id="pdf1626" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_1626" class="t s1_1626">VGATHERQPS/VGATHERQPD—Gather Packed Single, Packed Double with Signed Qword Indices</div>
<div id="t2_1626" class="t s2_1626">INSTRUCTION SET REFERENCE, V-Z</div>
<div id="t3_1626" class="t s1_1626">5-270</div>
<div id="t4_1626" class="t s1_1626">Vol. 2C</div>
<div id="t5_1626" class="t s3_1626">VGATHERQPS/VGATHERQPD—Gather Packed Single, Packed Double with Signed Qword Indices</div>
<div id="t6_1626" class="t s4_1626">Instruction Operand Encoding</div>
<div id="t7_1626" class="t s5_1626">Description</div>
<div id="t8_1626" class="t s6_1626">A set of 8 single-precision/double-precision faulting-point memory locations pointed by base address BASE_ADDR </div>
<div id="t9_1626" class="t s6_1626">and index vector V_INDEX with scale SCALE are gathered. The result is written into vector a register. The elements </div>
<div id="ta_1626" class="t s6_1626">are specified via the VSIB (i.e., the index register is a vector register, holding packed indices). Elements will only be </div>
<div id="tb_1626" class="t s6_1626">loaded if their corresponding mask bit is one. If an element’s mask bit is not set, the corresponding element of the </div>
<div id="tc_1626" class="t s6_1626">destination register is left unchanged. The entire mask register will be set to zero by this instruction unless it trig-</div>
<div id="td_1626" class="t s6_1626">gers an exception.</div>
<div id="te_1626" class="t s6_1626">This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception </div>
<div id="tf_1626" class="t s6_1626">is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination </div>
<div id="tg_1626" class="t s6_1626">register and the mask register (k1) are partially updated; those elements that have been gathered are placed into </div>
<div id="th_1626" class="t s6_1626">the destination register and have their mask bits set to zero. If any traps or interrupts are pending from already </div>
<div id="ti_1626" class="t s6_1626">gathered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruc-</div>
<div id="tj_1626" class="t s6_1626">tion breakpoint is not re-triggered when the instruction is continued.</div>
<div id="tk_1626" class="t s6_1626">If the data element size is less than the index element size, the higher part of the destination register and the mask </div>
<div id="tl_1626" class="t s6_1626">register do not correspond to any elements being gathered. This instruction sets those higher parts to zero. It may </div>
<div id="tm_1626" class="t s6_1626">update these unused elements to one or both of those registers even if the instruction triggers an exception, and </div>
<div id="tn_1626" class="t s6_1626">even if the instruction triggers the exception before gathering any elements.</div>
<div id="to_1626" class="t s6_1626">Note that:</div>
<div id="tp_1626" class="t s7_1626">•</div>
<div id="tq_1626" class="t s6_1626">The values may be read from memory in any order. Memory ordering with other instructions follows the Intel-</div>
<div id="tr_1626" class="t s6_1626">64 memory-ordering model.</div>
<div id="ts_1626" class="t s7_1626">•</div>
<div id="tt_1626" class="t s6_1626">Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all </div>
<div id="tu_1626" class="t s6_1626">elements closer to the LSB of the destination zmm will be completed (and non-faulting). Individual elements </div>
<div id="tv_1626" class="t s6_1626">closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered </div>
<div id="tw_1626" class="t s6_1626">in the conventional order.</div>
<div id="tx_1626" class="t s8_1626">Opcode/</div>
<div id="ty_1626" class="t s8_1626">Instruction</div>
<div id="tz_1626" class="t s8_1626">Op/</div>
<div id="t10_1626" class="t s8_1626">En</div>
<div id="t11_1626" class="t s8_1626">64/32 </div>
<div id="t12_1626" class="t s8_1626">bit Mode </div>
<div id="t13_1626" class="t s8_1626">Support</div>
<div id="t14_1626" class="t s8_1626">CPUID </div>
<div id="t15_1626" class="t s8_1626">Feature </div>
<div id="t16_1626" class="t s8_1626">Flag</div>
<div id="t17_1626" class="t s8_1626">Description</div>
<div id="t18_1626" class="t s9_1626">EVEX.128.66.0F38.W0 93 /vsib </div>
<div id="t19_1626" class="t s9_1626">VGATHERQPS xmm1 {k1}, vm64x</div>
<div id="t1a_1626" class="t s9_1626">T1S</div>
<div id="t1b_1626" class="t s9_1626">V/V</div>
<div id="t1c_1626" class="t s9_1626">AVX512VL</div>
<div id="t1d_1626" class="t s9_1626">AVX512F</div>
<div id="t1e_1626" class="t s9_1626">Using signed qword indices, gather single-precision </div>
<div id="t1f_1626" class="t s9_1626">floating-point values from memory using k1 as completion </div>
<div id="t1g_1626" class="t s9_1626">mask.</div>
<div id="t1h_1626" class="t s9_1626">EVEX.256.66.0F38.W0 93 /vsib </div>
<div id="t1i_1626" class="t s9_1626">VGATHERQPS xmm1 {k1}, vm64y</div>
<div id="t1j_1626" class="t s9_1626">T1S</div>
<div id="t1k_1626" class="t s9_1626">V/V</div>
<div id="t1l_1626" class="t s9_1626">AVX512VL</div>
<div id="t1m_1626" class="t s9_1626">AVX512F</div>
<div id="t1n_1626" class="t s9_1626">Using signed qword indices, gather single-precision </div>
<div id="t1o_1626" class="t s9_1626">floating-point values from memory using k1 as completion </div>
<div id="t1p_1626" class="t s9_1626">mask.</div>
<div id="t1q_1626" class="t s9_1626">EVEX.512.66.0F38.W0 93 /vsib </div>
<div id="t1r_1626" class="t s9_1626">VGATHERQPS ymm1 {k1}, vm64z</div>
<div id="t1s_1626" class="t s9_1626">T1S</div>
<div id="t1t_1626" class="t s9_1626">V/V</div>
<div id="t1u_1626" class="t s9_1626">AVX512F</div>
<div id="t1v_1626" class="t s9_1626">Using signed qword indices, gather single-precision </div>
<div id="t1w_1626" class="t s9_1626">floating-point values from memory using k1 as completion </div>
<div id="t1x_1626" class="t s9_1626">mask.</div>
<div id="t1y_1626" class="t s9_1626">EVEX.128.66.0F38.W1 93 /vsib </div>
<div id="t1z_1626" class="t s9_1626">VGATHERQPD xmm1 {k1}, vm64x</div>
<div id="t20_1626" class="t s9_1626">T1S</div>
<div id="t21_1626" class="t s9_1626">V/V</div>
<div id="t22_1626" class="t s9_1626">AVX512VL</div>
<div id="t23_1626" class="t s9_1626">AVX512F</div>
<div id="t24_1626" class="t s9_1626">Using signed qword indices, gather float64 vector into </div>
<div id="t25_1626" class="t s9_1626">float64 vector xmm1 using k1 as completion mask.</div>
<div id="t26_1626" class="t s9_1626">EVEX.256.66.0F38.W1 93 /vsib </div>
<div id="t27_1626" class="t s9_1626">VGATHERQPD ymm1 {k1}, vm64y</div>
<div id="t28_1626" class="t s9_1626">T1S</div>
<div id="t29_1626" class="t s9_1626">V/V</div>
<div id="t2a_1626" class="t s9_1626">AVX512VL</div>
<div id="t2b_1626" class="t s9_1626">AVX512F</div>
<div id="t2c_1626" class="t s9_1626">Using signed qword indices, gather float64 vector into </div>
<div id="t2d_1626" class="t s9_1626">float64 vector ymm1 using k1 as completion mask.</div>
<div id="t2e_1626" class="t s9_1626">EVEX.512.66.0F38.W1 93 /vsib </div>
<div id="t2f_1626" class="t s9_1626">VGATHERQPD zmm1 {k1}, vm64z</div>
<div id="t2g_1626" class="t s9_1626">T1S</div>
<div id="t2h_1626" class="t s9_1626">V/V</div>
<div id="t2i_1626" class="t s9_1626">AVX512F</div>
<div id="t2j_1626" class="t s9_1626">Using signed qword indices, gather float64 vector into </div>
<div id="t2k_1626" class="t s9_1626">float64 vector zmm1 using k1 as completion mask.</div>
<div id="t2l_1626" class="t s9_1626">Op/En</div>
<div id="t2m_1626" class="t s9_1626">Operand 1</div>
<div id="t2n_1626" class="t s9_1626">Operand 2</div>
<div id="t2o_1626" class="t s9_1626">Operand 3</div>
<div id="t2p_1626" class="t s9_1626">Operand 4</div>
<div id="t2q_1626" class="t s9_1626">T1S</div>
<div id="t2r_1626" class="t s9_1626">ModRM:reg (w)</div>
<div id="t2s_1626" class="t s9_1626">BaseReg (R): VSIB:base,</div>
<div id="t2t_1626" class="t s9_1626">VectorReg(R): VSIB:index</div>
<div id="t2u_1626" class="t s9_1626">NA</div>
<div id="t2v_1626" class="t s9_1626">NA</div>

<!-- End text definitions -->


</div>
</body>
</html>
