
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00001ef0  00001f84  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ef0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000005cc  00800124  00800124  00001fa8  2**0
                  ALLOC
  3 .stab         00000d2c  00000000  00000000  00001fa8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000006c  00000000  00000000  00002cd4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000c0  00000000  00000000  00002d40  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000b08  00000000  00000000  00002e00  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002236  00000000  00000000  00003908  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000008d5  00000000  00000000  00005b3e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001c82  00000000  00000000  00006413  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000640  00000000  00000000  00008098  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000bc8  00000000  00000000  000086d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000ac7  00000000  00000000  000092a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001e0  00000000  00000000  00009d67  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 2f 0a 	jmp	0x145e	; 0x145e <__vector_7>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e0 ef       	ldi	r30, 0xF0	; 240
      7c:	fe e1       	ldi	r31, 0x1E	; 30
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a4 32       	cpi	r26, 0x24	; 36
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	16 e0       	ldi	r17, 0x06	; 6
      8c:	a4 e2       	ldi	r26, 0x24	; 36
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a0 3f       	cpi	r26, 0xF0	; 240
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
      9e:	0c 94 76 0f 	jmp	0x1eec	; 0x1eec <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:

int main(void) {
    
	//Enable prescaler 2
	//System frequency 4 MHz
	Kernel_Clock_Prescale(1);
      a6:	81 e0       	ldi	r24, 0x01	; 1
      a8:	0e 94 96 0e 	call	0x1d2c	; 0x1d2c <Kernel_Clock_Prescale>
	
	Kernel_Init();
      ac:	0e 94 ab 0c 	call	0x1956	; 0x1956 <Kernel_Init>
	Kernel_Task_Create(Task_RGB_LED,  0);
      b0:	8c e1       	ldi	r24, 0x1C	; 28
      b2:	91 e0       	ldi	r25, 0x01	; 1
      b4:	60 e0       	ldi	r22, 0x00	; 0
      b6:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Vin_Sense,  1);
      ba:	81 e1       	ldi	r24, 0x11	; 17
      bc:	91 e0       	ldi	r25, 0x01	; 1
      be:	61 e0       	ldi	r22, 0x01	; 1
      c0:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Radio,  2);
      c4:	87 e8       	ldi	r24, 0x87	; 135
      c6:	90 e0       	ldi	r25, 0x00	; 0
      c8:	62 e0       	ldi	r22, 0x02	; 2
      ca:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Sensor,  3);
      ce:	84 e7       	ldi	r24, 0x74	; 116
      d0:	90 e0       	ldi	r25, 0x00	; 0
      d2:	63 e0       	ldi	r22, 0x03	; 3
      d4:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <Kernel_Task_Create>
	Kernel_PreSleep_Hook(Task_Disable_Peripherals);
      d8:	83 e7       	ldi	r24, 0x73	; 115
      da:	90 e0       	ldi	r25, 0x00	; 0
      dc:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Kernel_PreSleep_Hook>
	Kernel_Start_Tasks();
      e0:	0e 94 e2 0b 	call	0x17c4	; 0x17c4 <Kernel_Start_Tasks>
      e4:	ff cf       	rjmp	.-2      	; 0xe4 <SRUDR0+0x1e>

000000e6 <Task_Disable_Peripherals>:
  sleep, add disabling tasks inside this function. 
*/
void Task_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}
      e6:	08 95       	ret

000000e8 <Task_Sensor>:
  Also measures the bus voltage of the sensor block.
  Add Kernel_Task_Sleep() if delay is necessary.
*/
__attribute__((noreturn)) void Task_Sensor(void){
  
  Sensors_Init();
      e8:	0e 94 7c 07 	call	0xef8	; 0xef8 <Sensors_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
      ec:	82 e0       	ldi	r24, 0x02	; 2
      ee:	90 e0       	ldi	r25, 0x00	; 0
      f0:	0e 94 f1 0c 	call	0x19e2	; 0x19e2 <Kernel_Task_Sleep>
  
  while(1){
    
    //Enable Power to sensor module
    Sensors_Power_Enable();
      f4:	0e 94 85 07 	call	0xf0a	; 0xf0a <Sensors_Power_Enable>
    //Sample sensor registers
    Sensors_Sample_Temp_RH();
      f8:	0e 94 02 09 	call	0x1204	; 0x1204 <Sensors_Sample_Temp_RH>
    //Read sensor module vdd
    Peripherals_V3V3_Sense_Sample();
      fc:	0e 94 db 06 	call	0xdb6	; 0xdb6 <Peripherals_V3V3_Sense_Sample>
    //Disable power to sensor module
    Sensors_Power_Disable();
     100:	0e 94 87 07 	call	0xf0e	; 0xf0e <Sensors_Power_Disable>
    //Calculate Temp and RH
    Sensors_HDC1080_Calculate();
     104:	0e 94 ce 09 	call	0x139c	; 0x139c <Sensors_HDC1080_Calculate>
    //Kernel Delay
    Kernel_Task_Sleep(SENSOR_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     108:	8c e2       	ldi	r24, 0x2C	; 44
     10a:	91 e0       	ldi	r25, 0x01	; 1
     10c:	f1 cf       	rjmp	.-30     	; 0xf0 <Task_Sensor+0x8>

0000010e <Task_Radio>:
  Add Kernel_Task_Sleep() if delay is necessary.
*/
__attribute__((noreturn)) void Task_Radio(void){
  
  //Radio init with deep sleep
  nRF24L01P_Init();
     10e:	0e 94 84 04 	call	0x908	; 0x908 <nRF24L01P_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     112:	82 e0       	ldi	r24, 0x02	; 2
     114:	90 e0       	ldi	r25, 0x00	; 0
     116:	0e 94 f1 0c 	call	0x19e2	; 0x19e2 <Kernel_Task_Sleep>
  #endif
  
  while(1){
    
    //Process Node ID
    TaskData.Buf[0] = DEVICE_NODE_ID;
     11a:	b0 e1       	ldi	r27, 0x10	; 16
     11c:	bb 2e       	mov	r11, r27
    TaskData.Buf[2] = (TaskData.uptime >> 16) & 0xFF;
    TaskData.Buf[3] = (TaskData.uptime >>  8) & 0xFF;
    TaskData.Buf[4] = (TaskData.uptime >>  0) & 0xFF;
    
    //Process Vin Data
    TaskData.Vin    = Peripherals_Vin_Get();
     11e:	cd e8       	ldi	r28, 0x8D	; 141
     120:	d6 e0       	ldi	r29, 0x06	; 6
    TaskData.Buf[5] = TaskData.Vin >> 8;
    TaskData.Buf[6] = TaskData.Vin & 0xFF;

    //Process Sensor VDD Data
    TaskData.VSensor = Peripherals_V3V3_Get();
     122:	a2 e0       	ldi	r26, 0x02	; 2
     124:	ca 2e       	mov	r12, r26
     126:	d1 2c       	mov	r13, r1
     128:	cc 0e       	add	r12, r28
     12a:	dd 1e       	adc	r13, r29
    TaskData.DTemp   = Peripherals_Digital_Temp_Get();
    TaskData.Buf[11] = TaskData.DTemp >> 8;
    TaskData.Buf[12] = TaskData.DTemp & 0xFF;
    
    //Process Digital RH Data
    TaskData.DRH     = Peripherals_Digital_RH_Get();
     12c:	f8 e0       	ldi	r31, 0x08	; 8
     12e:	ef 2e       	mov	r14, r31
     130:	f1 2c       	mov	r15, r1
     132:	ec 0e       	add	r14, r28
     134:	fd 1e       	adc	r15, r29
    TaskData.Buf[13] = TaskData.DRH ;
    
    //Process CRC16
    TaskData.CRC16   = nRF24L01P_Calcuate_CRC_Block(TaskData.Buf, 14);
     136:	8e 01       	movw	r16, r28
     138:	02 5d       	subi	r16, 0xD2	; 210
     13a:	1f 4f       	sbci	r17, 0xFF	; 255
  #endif
  
  while(1){
    
    //Process Node ID
    TaskData.Buf[0] = DEVICE_NODE_ID;
     13c:	b0 92 97 06 	sts	0x0697, r11
    
    //Process UpTime
    TaskData.uptime = Kernel_Tick_Val_Get();
     140:	0e 94 cb 0e 	call	0x1d96	; 0x1d96 <Kernel_Tick_Val_Get>
     144:	60 93 b7 06 	sts	0x06B7, r22
     148:	70 93 b8 06 	sts	0x06B8, r23
     14c:	80 93 b9 06 	sts	0x06B9, r24
     150:	90 93 ba 06 	sts	0x06BA, r25
    TaskData.Buf[1] = (TaskData.uptime >> 24) & 0xFF;
     154:	29 2f       	mov	r18, r25
     156:	33 27       	eor	r19, r19
     158:	44 27       	eor	r20, r20
     15a:	55 27       	eor	r21, r21
     15c:	20 93 98 06 	sts	0x0698, r18
    TaskData.Buf[2] = (TaskData.uptime >> 16) & 0xFF;
     160:	9c 01       	movw	r18, r24
     162:	44 27       	eor	r20, r20
     164:	55 27       	eor	r21, r21
     166:	20 93 99 06 	sts	0x0699, r18
    TaskData.Buf[3] = (TaskData.uptime >>  8) & 0xFF;
     16a:	27 2f       	mov	r18, r23
     16c:	38 2f       	mov	r19, r24
     16e:	49 2f       	mov	r20, r25
     170:	55 27       	eor	r21, r21
     172:	20 93 9a 06 	sts	0x069A, r18
    TaskData.Buf[4] = (TaskData.uptime >>  0) & 0xFF;
     176:	60 93 9b 06 	sts	0x069B, r22
    
    //Process Vin Data
    TaskData.Vin    = Peripherals_Vin_Get();
     17a:	0e 94 16 07 	call	0xe2c	; 0xe2c <Peripherals_Vin_Get>
     17e:	80 93 8d 06 	sts	0x068D, r24
     182:	99 83       	std	Y+1, r25	; 0x01
    TaskData.Buf[5] = TaskData.Vin >> 8;
     184:	90 93 9c 06 	sts	0x069C, r25
    TaskData.Buf[6] = TaskData.Vin & 0xFF;
     188:	80 93 9d 06 	sts	0x069D, r24

    //Process Sensor VDD Data
    TaskData.VSensor = Peripherals_V3V3_Get();
     18c:	0e 94 20 07 	call	0xe40	; 0xe40 <Peripherals_V3V3_Get>
     190:	80 93 8f 06 	sts	0x068F, r24
     194:	f6 01       	movw	r30, r12
     196:	91 83       	std	Z+1, r25	; 0x01
    TaskData.Buf[7]  = TaskData.VSensor >> 8;
     198:	90 93 9e 06 	sts	0x069E, r25
    TaskData.Buf[8]  = TaskData.VSensor & 0xFF;
     19c:	80 93 9f 06 	sts	0x069F, r24
    
    //Process Analog Temp Data
    TaskData.ATemp   = Peripherals_Analog_Temp_Get(); 
     1a0:	0e 94 25 07 	call	0xe4a	; 0xe4a <Peripherals_Analog_Temp_Get>
     1a4:	90 93 92 06 	sts	0x0692, r25
     1a8:	80 93 91 06 	sts	0x0691, r24
    TaskData.Buf[9]  = TaskData.ATemp >> 8;
     1ac:	29 2f       	mov	r18, r25
     1ae:	33 27       	eor	r19, r19
     1b0:	27 fd       	sbrc	r18, 7
     1b2:	3a 95       	dec	r19
     1b4:	20 93 a0 06 	sts	0x06A0, r18
    TaskData.Buf[10] = TaskData.ATemp & 0xFF;
     1b8:	80 93 a1 06 	sts	0x06A1, r24
    
    //Process Digital Temp Data
    TaskData.DTemp   = Peripherals_Digital_Temp_Get();
     1bc:	0e 94 2b 07 	call	0xe56	; 0xe56 <Peripherals_Digital_Temp_Get>
     1c0:	90 93 94 06 	sts	0x0694, r25
     1c4:	80 93 93 06 	sts	0x0693, r24
    TaskData.Buf[11] = TaskData.DTemp >> 8;
     1c8:	29 2f       	mov	r18, r25
     1ca:	33 27       	eor	r19, r19
     1cc:	27 fd       	sbrc	r18, 7
     1ce:	3a 95       	dec	r19
     1d0:	20 93 a2 06 	sts	0x06A2, r18
    TaskData.Buf[12] = TaskData.DTemp & 0xFF;
     1d4:	80 93 a3 06 	sts	0x06A3, r24
    
    //Process Digital RH Data
    TaskData.DRH     = Peripherals_Digital_RH_Get();
     1d8:	0e 94 28 07 	call	0xe50	; 0xe50 <Peripherals_Digital_RH_Get>
     1dc:	80 93 95 06 	sts	0x0695, r24
     1e0:	f7 01       	movw	r30, r14
     1e2:	91 83       	std	Z+1, r25	; 0x01
    TaskData.Buf[13] = TaskData.DRH ;
     1e4:	80 93 a4 06 	sts	0x06A4, r24
    
    //Process CRC16
    TaskData.CRC16   = nRF24L01P_Calcuate_CRC_Block(TaskData.Buf, 14);
     1e8:	87 e9       	ldi	r24, 0x97	; 151
     1ea:	96 e0       	ldi	r25, 0x06	; 6
     1ec:	6e e0       	ldi	r22, 0x0E	; 14
     1ee:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_Calcuate_CRC_Block>
     1f2:	80 93 bb 06 	sts	0x06BB, r24
     1f6:	f8 01       	movw	r30, r16
     1f8:	91 83       	std	Z+1, r25	; 0x01
    TaskData.Buf[14] = TaskData.CRC16 >> 8;
     1fa:	90 93 a5 06 	sts	0x06A5, r25
    TaskData.Buf[15] = TaskData.CRC16 & 0xFF;
     1fe:	80 93 a6 06 	sts	0x06A6, r24
    for(uint8_t i=0; i<16; i++){
      Debug_Tx_Byte(TaskData.Buf[i]);
    }
    #endif
    
    nRF24L01P_WakeUp();
     202:	0e 94 78 04 	call	0x8f0	; 0x8f0 <nRF24L01P_WakeUp>
    nRF24L01P_Transmit_Basic(TaskData.Buf, 16);
     206:	87 e9       	ldi	r24, 0x97	; 151
     208:	96 e0       	ldi	r25, 0x06	; 6
     20a:	60 e1       	ldi	r22, 0x10	; 16
     20c:	0e 94 5d 05 	call	0xaba	; 0xaba <nRF24L01P_Transmit_Basic>
    nRF24L01P_Deep_Sleep();
     210:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <nRF24L01P_Deep_Sleep>
    nRF24L01P_Error_Handler();
     214:	0e 94 14 06 	call	0xc28	; 0xc28 <nRF24L01P_Error_Handler>
    
    //Kernel Delay
    Kernel_Task_Sleep(RADIO_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     218:	8c e2       	ldi	r24, 0x2C	; 44
     21a:	91 e0       	ldi	r25, 0x01	; 1
     21c:	0e 94 f1 0c 	call	0x19e2	; 0x19e2 <Kernel_Task_Sleep>
     220:	8d cf       	rjmp	.-230    	; 0x13c <Task_Radio+0x2e>

00000222 <Task_Vin_Sense>:
  Add Kernel_Task_Sleep() if delay is necessary.
*/
__attribute__((noreturn)) void Task_Vin_Sense(void){
  
  //Init VinSense
  DDRD  |= (1<<2);
     222:	52 9a       	sbi	0x0a, 2	; 10
  //Disable VinSense
  PORTD &=~(1<<2);
     224:	5a 98       	cbi	0x0b, 2	; 11
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     226:	82 e0       	ldi	r24, 0x02	; 2
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	0e 94 f1 0c 	call	0x19e2	; 0x19e2 <Kernel_Task_Sleep>
  
  while(1){
    
    //Vin Sample
    Peripherals_Vin_Sense_Sample();
     22e:	0e 94 a3 06 	call	0xd46	; 0xd46 <Peripherals_Vin_Sense_Sample>
    //Kernel Delay
    Kernel_Task_Sleep(VIN_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     232:	8c e3       	ldi	r24, 0x3C	; 60
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	f9 cf       	rjmp	.-14     	; 0x22a <Task_Vin_Sense+0x8>

00000238 <Task_RGB_LED>:
  Add Kernel_Task_Sleep() if delay is necessary.
*/
__attribute__((noreturn)) void Task_RGB_LED(void){
  
  //Init RGB GPIOs
  RGB_Init();
     238:	0e 94 2e 07 	call	0xe5c	; 0xe5c <RGB_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     23c:	82 e0       	ldi	r24, 0x02	; 2
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	0e 94 f1 0c 	call	0x19e2	; 0x19e2 <Kernel_Task_Sleep>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     244:	c8 ee       	ldi	r28, 0xE8	; 232
     246:	d3 e0       	ldi	r29, 0x03	; 3
  
  
  while(1){
    
    //Red LED on
    if(Peripherals_Vin_Get() > 2800){
     248:	0e 94 16 07 	call	0xe2c	; 0xe2c <Peripherals_Vin_Get>
     24c:	81 5f       	subi	r24, 0xF1	; 241
     24e:	9a 40       	sbci	r25, 0x0A	; 10
     250:	18 f0       	brcs	.+6      	; 0x258 <Task_RGB_LED+0x20>
      RGB_Set_State(0,1,0);
     252:	80 e0       	ldi	r24, 0x00	; 0
     254:	61 e0       	ldi	r22, 0x01	; 1
     256:	02 c0       	rjmp	.+4      	; 0x25c <Task_RGB_LED+0x24>
    }
    else{
      RGB_Set_State(1,0,0);
     258:	81 e0       	ldi	r24, 0x01	; 1
     25a:	60 e0       	ldi	r22, 0x00	; 0
     25c:	40 e0       	ldi	r20, 0x00	; 0
     25e:	0e 94 35 07 	call	0xe6a	; 0xe6a <RGB_Set_State>
     262:	ce 01       	movw	r24, r28
     264:	01 97       	sbiw	r24, 0x01	; 1
     266:	f1 f7       	brne	.-4      	; 0x264 <Task_RGB_LED+0x2c>
    
    //Blocking delay
    _delay_us(1000);
    
    //Red LED off
    RGB_Set_State(0,0,0);
     268:	80 e0       	ldi	r24, 0x00	; 0
     26a:	60 e0       	ldi	r22, 0x00	; 0
     26c:	40 e0       	ldi	r20, 0x00	; 0
     26e:	0e 94 35 07 	call	0xe6a	; 0xe6a <RGB_Set_State>
    
    //Kernel Delay
    Kernel_Task_Sleep(RGB_LED_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     272:	8e e1       	ldi	r24, 0x1E	; 30
     274:	90 e0       	ldi	r25, 0x00	; 0
     276:	0e 94 f1 0c 	call	0x19e2	; 0x19e2 <Kernel_Task_Sleep>
     27a:	e6 cf       	rjmp	.-52     	; 0x248 <Task_RGB_LED+0x10>

0000027c <nRF24L01P_Struct_Init>:

nrf24l01p_t nRF24L01P_type;
nrf24l01p_t *nRF24L01P;

void nRF24L01P_Struct_Init(void){
  nRF24L01P=&nRF24L01P_type;
     27c:	8d eb       	ldi	r24, 0xBD	; 189
     27e:	96 e0       	ldi	r25, 0x06	; 6
     280:	90 93 d1 06 	sts	0x06D1, r25
     284:	80 93 d0 06 	sts	0x06D0, r24
  nRF24L01P->Mode=0x04;
     288:	84 e0       	ldi	r24, 0x04	; 4
     28a:	80 93 bd 06 	sts	0x06BD, r24
  nRF24L01P->TempBuf[0]=0x00;
     28e:	10 92 be 06 	sts	0x06BE, r1
  nRF24L01P->TempBuf[1]=0x00;
     292:	10 92 bf 06 	sts	0x06BF, r1
  nRF24L01P->Address.Own=0x00;
     296:	10 92 c0 06 	sts	0x06C0, r1
  nRF24L01P->Address.Dest=0x01;
     29a:	21 e0       	ldi	r18, 0x01	; 1
     29c:	20 93 c1 06 	sts	0x06C1, r18
  nRF24L01P->Config.RxTimeout=10;
     2a0:	8a e0       	ldi	r24, 0x0A	; 10
     2a2:	90 e0       	ldi	r25, 0x00	; 0
     2a4:	90 93 c3 06 	sts	0x06C3, r25
     2a8:	80 93 c2 06 	sts	0x06C2, r24
  nRF24L01P->Config.RxTicks=0;
     2ac:	10 92 c5 06 	sts	0x06C5, r1
     2b0:	10 92 c4 06 	sts	0x06C4, r1
  nRF24L01P->Config.MaxDataLength=0;
     2b4:	10 92 c6 06 	sts	0x06C6, r1
  nRF24L01P->Config.MaxRetry=0;
     2b8:	10 92 c8 06 	sts	0x06C8, r1
     2bc:	10 92 c7 06 	sts	0x06C7, r1
  nRF24L01P->Config.RetryOccured=0;
     2c0:	10 92 ca 06 	sts	0x06CA, r1
     2c4:	10 92 c9 06 	sts	0x06C9, r1
  nRF24L01P->Packet.PID=0;
     2c8:	10 92 cb 06 	sts	0x06CB, r1
  nRF24L01P->Packet.ACKReq=1;
     2cc:	20 93 cc 06 	sts	0x06CC, r18
  nRF24L01P->ErrorTicks=0;
     2d0:	10 92 ce 06 	sts	0x06CE, r1
     2d4:	10 92 cd 06 	sts	0x06CD, r1
  nRF24L01P->Error=0;
     2d8:	10 92 cf 06 	sts	0x06CF, r1
}
     2dc:	08 95       	ret

000002de <nRF24L01P_CSN_High>:

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     2de:	2a 9a       	sbi	0x05, 2	; 5
}
     2e0:	08 95       	ret

000002e2 <nRF24L01P_CSN_Low>:

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     2e2:	2a 98       	cbi	0x05, 2	; 5
}
     2e4:	08 95       	ret

000002e6 <nRF24L01P_CE_High>:

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     2e6:	29 9a       	sbi	0x05, 1	; 5
}
     2e8:	08 95       	ret

000002ea <nRF24L01P_CE_Low>:

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     2ea:	29 98       	cbi	0x05, 1	; 5
}
     2ec:	08 95       	ret

000002ee <nRF24L01P_Enable_GPIO>:

void nRF24L01P_Enable_GPIO(void){
  DDRB |= (1<<5)|(1<<3)|(1<<2);
     2ee:	84 b1       	in	r24, 0x04	; 4
     2f0:	8c 62       	ori	r24, 0x2C	; 44
     2f2:	84 b9       	out	0x04, r24	; 4
  DDRB &=~(1<<4);
     2f4:	24 98       	cbi	0x04, 4	; 4
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     2f6:	22 9a       	sbi	0x04, 2	; 4
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
     2f8:	21 9a       	sbi	0x04, 1	; 4
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     2fa:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     2fc:	29 98       	cbi	0x05, 1	; 5
  DDRB &=~(1<<4);
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
  nRF24L01P_CSN_High();
  nRF24L01P_CE_Low()  ;
}
     2fe:	08 95       	ret

00000300 <nRF24L01P_Disable_GPIO>:

void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
     300:	24 9a       	sbi	0x04, 4	; 4
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
     302:	85 b1       	in	r24, 0x05	; 5
     304:	83 7c       	andi	r24, 0xC3	; 195
     306:	85 b9       	out	0x05, r24	; 5
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     308:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     30a:	29 98       	cbi	0x05, 1	; 5
void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}
     30c:	08 95       	ret

0000030e <nRF24L01P_Enable_SPI>:

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     30e:	80 e5       	ldi	r24, 0x50	; 80
     310:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     312:	81 e0       	ldi	r24, 0x01	; 1
     314:	8d bd       	out	0x2d, r24	; 45
}
     316:	08 95       	ret

00000318 <nRF24L01P_Disable_SPI>:

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     318:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     31a:	1d bc       	out	0x2d, r1	; 45
}
     31c:	08 95       	ret

0000031e <nRF24L01P_Enable>:

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
     31e:	0e 94 77 01 	call	0x2ee	; 0x2ee <nRF24L01P_Enable_GPIO>
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     322:	80 e5       	ldi	r24, 0x50	; 80
     324:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     326:	81 e0       	ldi	r24, 0x01	; 1
     328:	8d bd       	out	0x2d, r24	; 45
}

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
  nRF24L01P_Enable_SPI();
}
     32a:	08 95       	ret

0000032c <nRF24L01P_Disable>:
  SPCR=(1<<SPE)|(1<<MSTR);                     
  SPSR=(1<<SPI2X);                             
}

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     32c:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     32e:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P_Enable_SPI();
}

void nRF24L01P_Disable(void){
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
     330:	0e 94 80 01 	call	0x300	; 0x300 <nRF24L01P_Disable_GPIO>
}
     334:	08 95       	ret

00000336 <nRF24L01P_Error_Clear>:

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     336:	e0 91 d0 06 	lds	r30, 0x06D0
     33a:	f0 91 d1 06 	lds	r31, 0x06D1
     33e:	11 8a       	std	Z+17, r1	; 0x11
     340:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     342:	12 8a       	std	Z+18, r1	; 0x12
}
     344:	08 95       	ret

00000346 <nRF24L01P_Get_Error>:

uint8_t nRF24L01P_Get_Error(void){
     346:	e0 91 d0 06 	lds	r30, 0x06D0
     34a:	f0 91 d1 06 	lds	r31, 0x06D1
  return nRF24L01P->Error;
}
     34e:	82 89       	ldd	r24, Z+18	; 0x12
     350:	08 95       	ret

00000352 <nRF24L01P_No_Error>:

uint8_t nRF24L01P_No_Error(void){
     352:	90 e0       	ldi	r25, 0x00	; 0
     354:	e0 91 d0 06 	lds	r30, 0x06D0
     358:	f0 91 d1 06 	lds	r31, 0x06D1
     35c:	82 89       	ldd	r24, Z+18	; 0x12
     35e:	88 23       	and	r24, r24
     360:	09 f4       	brne	.+2      	; 0x364 <nRF24L01P_No_Error+0x12>
     362:	91 e0       	ldi	r25, 0x01	; 1
  if(nRF24L01P_Get_Error()==0){
    return 1;
  }else{
    return 0;
  }
}
     364:	89 2f       	mov	r24, r25
     366:	08 95       	ret

00000368 <nRF24L01P_Error_Timeout>:
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     368:	81 e0       	ldi	r24, 0x01	; 1
     36a:	8a 95       	dec	r24
     36c:	f1 f7       	brne	.-4      	; 0x36a <nRF24L01P_Error_Timeout+0x2>

uint8_t nRF24L01P_Error_Timeout(void){
  _delay_us(1);
  nRF24L01P->ErrorTicks++;
     36e:	e0 91 d0 06 	lds	r30, 0x06D0
     372:	f0 91 d1 06 	lds	r31, 0x06D1
     376:	80 89       	ldd	r24, Z+16	; 0x10
     378:	91 89       	ldd	r25, Z+17	; 0x11
     37a:	01 96       	adiw	r24, 0x01	; 1
     37c:	91 8b       	std	Z+17, r25	; 0x11
     37e:	80 8b       	std	Z+16, r24	; 0x10
  if(nRF24L01P->ErrorTicks>1000){
     380:	89 5e       	subi	r24, 0xE9	; 233
     382:	93 40       	sbci	r25, 0x03	; 3
     384:	20 f0       	brcs	.+8      	; 0x38e <nRF24L01P_Error_Timeout+0x26>
    nRF24L01P->ErrorTicks=0;
     386:	11 8a       	std	Z+17, r1	; 0x11
     388:	10 8a       	std	Z+16, r1	; 0x10
    nRF24L01P->Error=0x10;
     38a:	80 e1       	ldi	r24, 0x10	; 16
     38c:	82 8b       	std	Z+18, r24	; 0x12
  }
  return nRF24L01P->Error;
}
     38e:	82 89       	ldd	r24, Z+18	; 0x12
     390:	08 95       	ret

00000392 <nRF24L01P_SPI_Transfer>:

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     392:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     394:	e0 91 d0 06 	lds	r30, 0x06D0
     398:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     39c:	82 89       	ldd	r24, Z+18	; 0x12
     39e:	88 23       	and	r24, r24
     3a0:	a9 f4       	brne	.+42     	; 0x3cc <nRF24L01P_SPI_Transfer+0x3a>
}

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
     3a2:	9e bd       	out	0x2e, r25	; 46
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     3a4:	11 8a       	std	Z+17, r1	; 0x11
     3a6:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     3a8:	12 8a       	std	Z+18, r1	; 0x12
     3aa:	04 c0       	rjmp	.+8      	; 0x3b4 <nRF24L01P_SPI_Transfer+0x22>
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
      if(nRF24L01P_Error_Timeout()){
     3ac:	0e 94 b4 01 	call	0x368	; 0x368 <nRF24L01P_Error_Timeout>
     3b0:	88 23       	and	r24, r24
     3b2:	19 f4       	brne	.+6      	; 0x3ba <nRF24L01P_SPI_Transfer+0x28>
uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
     3b4:	0d b4       	in	r0, 0x2d	; 45
     3b6:	07 fe       	sbrs	r0, 7
     3b8:	f9 cf       	rjmp	.-14     	; 0x3ac <nRF24L01P_SPI_Transfer+0x1a>
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3ba:	e0 91 d0 06 	lds	r30, 0x06D0
     3be:	f0 91 d1 06 	lds	r31, 0x06D1
     3c2:	82 89       	ldd	r24, Z+18	; 0x12
     3c4:	88 23       	and	r24, r24
     3c6:	11 f4       	brne	.+4      	; 0x3cc <nRF24L01P_SPI_Transfer+0x3a>
	    sts=0;
	    break;
	  }
    }
    if(nRF24L01P_No_Error()){
      sts=SPDR;
     3c8:	8e b5       	in	r24, 0x2e	; 46
     3ca:	08 95       	ret
     3cc:	80 e0       	ldi	r24, 0x00	; 0
    }
  }else{
    sts=0;
  }
  return sts;
}
     3ce:	08 95       	ret

000003d0 <nRF24L01P_Calcuate_CRC>:

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     3d0:	36 2f       	mov	r19, r22
     3d2:	20 e0       	ldi	r18, 0x00	; 0
     3d4:	28 27       	eor	r18, r24
     3d6:	39 27       	eor	r19, r25
     3d8:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
	  crc=(crc<<1)^0x1021;
     3da:	61 e2       	ldi	r22, 0x21	; 33
     3dc:	70 e1       	ldi	r23, 0x10	; 16
     3de:	c9 01       	movw	r24, r18
     3e0:	88 0f       	add	r24, r24
     3e2:	99 1f       	adc	r25, r25
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
     3e4:	37 ff       	sbrs	r19, 7
     3e6:	04 c0       	rjmp	.+8      	; 0x3f0 <KER_TR+0x8>
	  crc=(crc<<1)^0x1021;
     3e8:	9c 01       	movw	r18, r24
     3ea:	26 27       	eor	r18, r22
     3ec:	37 27       	eor	r19, r23
     3ee:	01 c0       	rjmp	.+2      	; 0x3f2 <KER_TR+0xa>
	}
    else{
	  crc<<=1;
     3f0:	9c 01       	movw	r18, r24
  return sts;
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
     3f2:	4f 5f       	subi	r20, 0xFF	; 255
     3f4:	48 30       	cpi	r20, 0x08	; 8
     3f6:	99 f7       	brne	.-26     	; 0x3de <nRF24L01P_Calcuate_CRC+0xe>
    else{
	  crc<<=1;
	}
  }
  return crc;
}
     3f8:	c9 01       	movw	r24, r18
     3fa:	08 95       	ret

000003fc <nRF24L01P_Calcuate_CRC_Block>:

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
     3fc:	0f 93       	push	r16
     3fe:	1f 93       	push	r17
     400:	cf 93       	push	r28
     402:	df 93       	push	r29
     404:	06 2f       	mov	r16, r22
     406:	ec 01       	movw	r28, r24
     408:	20 e0       	ldi	r18, 0x00	; 0
     40a:	30 e0       	ldi	r19, 0x00	; 0
     40c:	10 e0       	ldi	r17, 0x00	; 0
     40e:	06 c0       	rjmp	.+12     	; 0x41c <nRF24L01P_Calcuate_CRC_Block+0x20>
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
     410:	c9 01       	movw	r24, r18
     412:	69 91       	ld	r22, Y+
     414:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <nRF24L01P_Calcuate_CRC>
     418:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
     41a:	1f 5f       	subi	r17, 0xFF	; 255
     41c:	10 17       	cp	r17, r16
     41e:	c0 f3       	brcs	.-16     	; 0x410 <nRF24L01P_Calcuate_CRC_Block+0x14>
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
  }
  return crc;
}
     420:	c9 01       	movw	r24, r18
     422:	df 91       	pop	r29
     424:	cf 91       	pop	r28
     426:	1f 91       	pop	r17
     428:	0f 91       	pop	r16
     42a:	08 95       	ret

0000042c <nRF24L01P_ReadWrite_Register>:


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     42c:	ff 92       	push	r15
     42e:	0f 93       	push	r16
     430:	1f 93       	push	r17
     432:	cf 93       	push	r28
     434:	df 93       	push	r29
     436:	98 2f       	mov	r25, r24
     438:	14 2f       	mov	r17, r20
     43a:	05 2f       	mov	r16, r21
     43c:	f2 2e       	mov	r15, r18
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     43e:	e0 91 d0 06 	lds	r30, 0x06D0
     442:	f0 91 d1 06 	lds	r31, 0x06D1
     446:	82 89       	ldd	r24, Z+18	; 0x12
     448:	88 23       	and	r24, r24
     44a:	29 f5       	brne	.+74     	; 0x496 <nRF24L01P_ReadWrite_Register+0x6a>
void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     44c:	2a 98       	cbi	0x05, 2	; 5


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
     44e:	66 23       	and	r22, r22
     450:	89 f4       	brne	.+34     	; 0x474 <nRF24L01P_ReadWrite_Register+0x48>
      reg|=0x20;
	    nRF24L01P_SPI_Transfer(reg);
     452:	89 2f       	mov	r24, r25
     454:	80 62       	ori	r24, 0x20	; 32
     456:	0e 94 c9 01 	call	0x392	; 0x392 <nRF24L01P_SPI_Transfer>
     45a:	81 2f       	mov	r24, r17
     45c:	90 2f       	mov	r25, r16
     45e:	9c 01       	movw	r18, r24
     460:	e9 01       	movw	r28, r18
     462:	10 e0       	ldi	r17, 0x00	; 0
     464:	04 c0       	rjmp	.+8      	; 0x46e <nRF24L01P_ReadWrite_Register+0x42>
	    for(uint8_t i=0;i<len;i++){
	      nRF24L01P_SPI_Transfer(data[i]);
     466:	89 91       	ld	r24, Y+
     468:	0e 94 c9 01 	call	0x392	; 0x392 <nRF24L01P_SPI_Transfer>
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
      reg|=0x20;
	    nRF24L01P_SPI_Transfer(reg);
	    for(uint8_t i=0;i<len;i++){
     46c:	1f 5f       	subi	r17, 0xFF	; 255
     46e:	1f 15       	cp	r17, r15
     470:	d0 f3       	brcs	.-12     	; 0x466 <nRF24L01P_ReadWrite_Register+0x3a>
     472:	10 c0       	rjmp	.+32     	; 0x494 <nRF24L01P_ReadWrite_Register+0x68>
	      nRF24L01P_SPI_Transfer(data[i]);
	    }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     474:	89 2f       	mov	r24, r25
     476:	0e 94 c9 01 	call	0x392	; 0x392 <nRF24L01P_SPI_Transfer>
     47a:	81 2f       	mov	r24, r17
     47c:	90 2f       	mov	r25, r16
     47e:	9c 01       	movw	r18, r24
     480:	e9 01       	movw	r28, r18
     482:	10 e0       	ldi	r17, 0x00	; 0
     484:	05 c0       	rjmp	.+10     	; 0x490 <nRF24L01P_ReadWrite_Register+0x64>
      for(uint8_t i=0;i<len;i++){
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
     486:	8f ef       	ldi	r24, 0xFF	; 255
     488:	0e 94 c9 01 	call	0x392	; 0x392 <nRF24L01P_SPI_Transfer>
     48c:	89 93       	st	Y+, r24
	    for(uint8_t i=0;i<len;i++){
	      nRF24L01P_SPI_Transfer(data[i]);
	    }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i=0;i<len;i++){
     48e:	1f 5f       	subi	r17, 0xFF	; 255
     490:	1f 15       	cp	r17, r15
     492:	c8 f3       	brcs	.-14     	; 0x486 <nRF24L01P_ReadWrite_Register+0x5a>
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     494:	2a 9a       	sbi	0x05, 2	; 5
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_CSN_High();
  }
}
     496:	df 91       	pop	r29
     498:	cf 91       	pop	r28
     49a:	1f 91       	pop	r17
     49c:	0f 91       	pop	r16
     49e:	ff 90       	pop	r15
     4a0:	08 95       	ret

000004a2 <nRF24L01P_Flush_Transmit_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4a2:	e0 91 d0 06 	lds	r30, 0x06D0
     4a6:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4aa:	82 89       	ldd	r24, Z+18	; 0x12
     4ac:	88 23       	and	r24, r24
     4ae:	39 f4       	brne	.+14     	; 0x4be <nRF24L01P_Flush_Transmit_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Transmit_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE1,0,nRF24L01P->TempBuf,0);
     4b0:	31 96       	adiw	r30, 0x01	; 1
     4b2:	81 ee       	ldi	r24, 0xE1	; 225
     4b4:	60 e0       	ldi	r22, 0x00	; 0
     4b6:	af 01       	movw	r20, r30
     4b8:	20 e0       	ldi	r18, 0x00	; 0
     4ba:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
     4be:	08 95       	ret

000004c0 <nRF24L01P_Write_Data_To_Transmit_Buffer>:
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
     4c0:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4c2:	e0 91 d0 06 	lds	r30, 0x06D0
     4c6:	f0 91 d1 06 	lds	r31, 0x06D1
     4ca:	82 89       	ldd	r24, Z+18	; 0x12
     4cc:	88 23       	and	r24, r24
     4ce:	29 f4       	brne	.+10     	; 0x4da <nRF24L01P_Write_Data_To_Transmit_Buffer+0x1a>
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xA0,0,data,32);
     4d0:	80 ea       	ldi	r24, 0xA0	; 160
     4d2:	60 e0       	ldi	r22, 0x00	; 0
     4d4:	20 e2       	ldi	r18, 0x20	; 32
     4d6:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
     4da:	08 95       	ret

000004dc <nRF24L01P_Transmit_Buffer_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4dc:	e0 91 d0 06 	lds	r30, 0x06D0
     4e0:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4e4:	82 89       	ldd	r24, Z+18	; 0x12
     4e6:	88 23       	and	r24, r24
     4e8:	11 f0       	breq	.+4      	; 0x4ee <nRF24L01P_Transmit_Buffer_Empty+0x12>
     4ea:	80 e0       	ldi	r24, 0x00	; 0
     4ec:	08 95       	ret
  }
}

uint8_t nRF24L01P_Transmit_Buffer_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     4ee:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     4f0:	31 96       	adiw	r30, 0x01	; 1
     4f2:	87 e1       	ldi	r24, 0x17	; 23
     4f4:	61 e0       	ldi	r22, 0x01	; 1
     4f6:	af 01       	movw	r20, r30
     4f8:	21 e0       	ldi	r18, 0x01	; 1
     4fa:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
     4fe:	e0 91 d0 06 	lds	r30, 0x06D0
     502:	f0 91 d1 06 	lds	r31, 0x06D1
     506:	81 81       	ldd	r24, Z+1	; 0x01
     508:	90 e0       	ldi	r25, 0x00	; 0
     50a:	64 e0       	ldi	r22, 0x04	; 4
     50c:	96 95       	lsr	r25
     50e:	87 95       	ror	r24
     510:	6a 95       	dec	r22
     512:	e1 f7       	brne	.-8      	; 0x50c <nRF24L01P_Transmit_Buffer_Empty+0x30>
     514:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     516:	08 95       	ret

00000518 <nRF24L01P_Wait_Till_Transmission_Completes>:

void nRF24L01P_Wait_Till_Transmission_Completes(void){
     518:	1f 93       	push	r17
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     51a:	e0 91 d0 06 	lds	r30, 0x06D0
     51e:	f0 91 d1 06 	lds	r31, 0x06D1
     522:	82 89       	ldd	r24, Z+18	; 0x12
     524:	88 23       	and	r24, r24
     526:	29 f0       	breq	.+10     	; 0x532 <nRF24L01P_Wait_Till_Transmission_Completes+0x1a>
     528:	09 c0       	rjmp	.+18     	; 0x53c <nRF24L01P_Wait_Till_Transmission_Completes+0x24>
     52a:	81 2f       	mov	r24, r17
     52c:	8a 95       	dec	r24
     52e:	f1 f7       	brne	.-4      	; 0x52c <nRF24L01P_Wait_Till_Transmission_Completes+0x14>
     530:	01 c0       	rjmp	.+2      	; 0x534 <nRF24L01P_Wait_Till_Transmission_Completes+0x1c>
     532:	15 e8       	ldi	r17, 0x85	; 133
  }
}

void nRF24L01P_Wait_Till_Transmission_Completes(void){
  if(nRF24L01P_No_Error()){
    while(!nRF24L01P_Transmit_Buffer_Empty()){
     534:	0e 94 6e 02 	call	0x4dc	; 0x4dc <nRF24L01P_Transmit_Buffer_Empty>
     538:	88 23       	and	r24, r24
     53a:	b9 f3       	breq	.-18     	; 0x52a <nRF24L01P_Wait_Till_Transmission_Completes+0x12>
      _delay_us(100);
    }
  }
}
     53c:	1f 91       	pop	r17
     53e:	08 95       	ret

00000540 <nRF24L01P_Flush_Receive_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     540:	e0 91 d0 06 	lds	r30, 0x06D0
     544:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     548:	82 89       	ldd	r24, Z+18	; 0x12
     54a:	88 23       	and	r24, r24
     54c:	39 f4       	brne	.+14     	; 0x55c <nRF24L01P_Flush_Receive_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Receive_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE2,0,nRF24L01P->TempBuf,0);
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	82 ee       	ldi	r24, 0xE2	; 226
     552:	60 e0       	ldi	r22, 0x00	; 0
     554:	af 01       	movw	r20, r30
     556:	20 e0       	ldi	r18, 0x00	; 0
     558:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
     55c:	08 95       	ret

0000055e <nRF24L01P_Read_Data_From_Receive_Buffer>:
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
     55e:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     560:	e0 91 d0 06 	lds	r30, 0x06D0
     564:	f0 91 d1 06 	lds	r31, 0x06D1
     568:	82 89       	ldd	r24, Z+18	; 0x12
     56a:	88 23       	and	r24, r24
     56c:	29 f4       	brne	.+10     	; 0x578 <nRF24L01P_Read_Data_From_Receive_Buffer+0x1a>
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x61,1,data,32);
     56e:	81 e6       	ldi	r24, 0x61	; 97
     570:	61 e0       	ldi	r22, 0x01	; 1
     572:	20 e2       	ldi	r18, 0x20	; 32
     574:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
     578:	08 95       	ret

0000057a <nRF24L01P_Receive_Buffer_Not_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     57a:	e0 91 d0 06 	lds	r30, 0x06D0
     57e:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     582:	82 89       	ldd	r24, Z+18	; 0x12
     584:	88 23       	and	r24, r24
     586:	11 f0       	breq	.+4      	; 0x58c <nRF24L01P_Receive_Buffer_Not_Empty+0x12>
     588:	80 e0       	ldi	r24, 0x00	; 0
     58a:	08 95       	ret
  }
}

uint8_t nRF24L01P_Receive_Buffer_Not_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     58c:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     58e:	31 96       	adiw	r30, 0x01	; 1
     590:	87 e1       	ldi	r24, 0x17	; 23
     592:	61 e0       	ldi	r22, 0x01	; 1
     594:	af 01       	movw	r20, r30
     596:	21 e0       	ldi	r18, 0x01	; 1
     598:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
     59c:	e0 91 d0 06 	lds	r30, 0x06D0
     5a0:	f0 91 d1 06 	lds	r31, 0x06D1
     5a4:	81 81       	ldd	r24, Z+1	; 0x01
     5a6:	80 95       	com	r24
     5a8:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     5aa:	08 95       	ret

000005ac <nRF24L01P_Get_Mode>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5ac:	e0 91 d0 06 	lds	r30, 0x06D0
     5b0:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5b4:	82 89       	ldd	r24, Z+18	; 0x12
     5b6:	88 23       	and	r24, r24
     5b8:	11 f0       	breq	.+4      	; 0x5be <nRF24L01P_Get_Mode+0x12>
     5ba:	80 e0       	ldi	r24, 0x00	; 0
     5bc:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Mode(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x00,1,nRF24L01P->TempBuf,1);
     5be:	31 96       	adiw	r30, 0x01	; 1
     5c0:	80 e0       	ldi	r24, 0x00	; 0
     5c2:	61 e0       	ldi	r22, 0x01	; 1
     5c4:	af 01       	movw	r20, r30
     5c6:	21 e0       	ldi	r18, 0x01	; 1
     5c8:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P->TempBuf[0] & (1<<1)){
     5cc:	e0 91 d0 06 	lds	r30, 0x06D0
     5d0:	f0 91 d1 06 	lds	r31, 0x06D1
     5d4:	81 81       	ldd	r24, Z+1	; 0x01
     5d6:	81 ff       	sbrs	r24, 1
     5d8:	07 c0       	rjmp	.+14     	; 0x5e8 <nRF24L01P_Get_Mode+0x3c>
      if(nRF24L01P->TempBuf[0] & (1<<0)){
     5da:	80 ff       	sbrs	r24, 0
     5dc:	02 c0       	rjmp	.+4      	; 0x5e2 <nRF24L01P_Get_Mode+0x36>
	    nRF24L01P->Mode=0x01;
     5de:	81 e0       	ldi	r24, 0x01	; 1
     5e0:	01 c0       	rjmp	.+2      	; 0x5e4 <nRF24L01P_Get_Mode+0x38>
	    return 1; //rx mode
	  }else{
	    nRF24L01P->Mode=0x02;
     5e2:	82 e0       	ldi	r24, 0x02	; 2
     5e4:	80 83       	st	Z, r24
     5e6:	08 95       	ret
	    return 2; //tx mode
	  }
    }else{
      nRF24L01P->Mode=0x00;
     5e8:	10 82       	st	Z, r1
     5ea:	80 e0       	ldi	r24, 0x00	; 0
      return 0; //pwr down
    }
  }else{
    return 0;
  }
}
     5ec:	08 95       	ret

000005ee <nRF24L01P_Set_Mode_Sleep>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5ee:	e0 91 d0 06 	lds	r30, 0x06D0
     5f2:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5f6:	82 89       	ldd	r24, Z+18	; 0x12
     5f8:	88 23       	and	r24, r24
     5fa:	61 f4       	brne	.+24     	; 0x614 <nRF24L01P_Set_Mode_Sleep+0x26>
  }
}
  
void nRF24L01P_Set_Mode_Sleep(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x00;
     5fc:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     5fe:	31 96       	adiw	r30, 0x01	; 1
     600:	60 e0       	ldi	r22, 0x00	; 0
     602:	af 01       	movw	r20, r30
     604:	21 e0       	ldi	r18, 0x01	; 1
     606:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
    nRF24L01P->Mode=0x00;
     60a:	e0 91 d0 06 	lds	r30, 0x06D0
     60e:	f0 91 d1 06 	lds	r31, 0x06D1
     612:	10 82       	st	Z, r1
     614:	08 95       	ret

00000616 <nRF24L01P_Set_Mode_Tx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     616:	e0 91 d0 06 	lds	r30, 0x06D0
     61a:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     61e:	82 89       	ldd	r24, Z+18	; 0x12
     620:	88 23       	and	r24, r24
     622:	91 f4       	brne	.+36     	; 0x648 <nRF24L01P_Set_Mode_Tx+0x32>
  }
}

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
     624:	82 e7       	ldi	r24, 0x72	; 114
     626:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     628:	29 98       	cbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
    nRF24L01P_CE_Low();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     62a:	31 96       	adiw	r30, 0x01	; 1
     62c:	80 e0       	ldi	r24, 0x00	; 0
     62e:	60 e0       	ldi	r22, 0x00	; 0
     630:	af 01       	movw	r20, r30
     632:	21 e0       	ldi	r18, 0x01	; 1
     634:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
	  nRF24L01P_Flush_Transmit_Buffer();
     638:	0e 94 51 02 	call	0x4a2	; 0x4a2 <nRF24L01P_Flush_Transmit_Buffer>
	  nRF24L01P->Mode=0x02;
     63c:	e0 91 d0 06 	lds	r30, 0x06D0
     640:	f0 91 d1 06 	lds	r31, 0x06D1
     644:	82 e0       	ldi	r24, 0x02	; 2
     646:	80 83       	st	Z, r24
     648:	08 95       	ret

0000064a <nRF24L01P_Set_Mode_Rx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     64a:	e0 91 d0 06 	lds	r30, 0x06D0
     64e:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     652:	82 89       	ldd	r24, Z+18	; 0x12
     654:	88 23       	and	r24, r24
     656:	81 f4       	brne	.+32     	; 0x678 <nRF24L01P_Set_Mode_Rx+0x2e>
  }
}

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
     658:	83 e7       	ldi	r24, 0x73	; 115
     65a:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     65c:	29 9a       	sbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
    nRF24L01P_CE_High();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     65e:	31 96       	adiw	r30, 0x01	; 1
     660:	80 e0       	ldi	r24, 0x00	; 0
     662:	60 e0       	ldi	r22, 0x00	; 0
     664:	af 01       	movw	r20, r30
     666:	21 e0       	ldi	r18, 0x01	; 1
     668:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
	  nRF24L01P->Mode=0x01;
     66c:	e0 91 d0 06 	lds	r30, 0x06D0
     670:	f0 91 d1 06 	lds	r31, 0x06D1
     674:	81 e0       	ldi	r24, 0x01	; 1
     676:	80 83       	st	Z, r24
     678:	08 95       	ret

0000067a <nRF24L01P_ReadModifyWrite>:
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
     67a:	ff 92       	push	r15
     67c:	0f 93       	push	r16
     67e:	1f 93       	push	r17
     680:	f8 2e       	mov	r15, r24
     682:	16 2f       	mov	r17, r22
     684:	04 2f       	mov	r16, r20
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     686:	e0 91 d0 06 	lds	r30, 0x06D0
     68a:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     68e:	82 89       	ldd	r24, Z+18	; 0x12
     690:	88 23       	and	r24, r24
     692:	69 f5       	brne	.+90     	; 0x6ee <nRF24L01P_ReadModifyWrite+0x74>
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(reg,1,nRF24L01P->TempBuf,1);
     694:	31 96       	adiw	r30, 0x01	; 1
     696:	8f 2d       	mov	r24, r15
     698:	61 e0       	ldi	r22, 0x01	; 1
     69a:	af 01       	movw	r20, r30
     69c:	21 e0       	ldi	r18, 0x01	; 1
     69e:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
     6a2:	e0 91 d0 06 	lds	r30, 0x06D0
     6a6:	f0 91 d1 06 	lds	r31, 0x06D1
    if(bit_val){
     6aa:	00 23       	and	r16, r16
     6ac:	51 f0       	breq	.+20     	; 0x6c2 <nRF24L01P_ReadModifyWrite+0x48>
      nRF24L01P->TempBuf[0]|=(1<<bit_pos);
     6ae:	81 e0       	ldi	r24, 0x01	; 1
     6b0:	90 e0       	ldi	r25, 0x00	; 0
     6b2:	02 c0       	rjmp	.+4      	; 0x6b8 <nRF24L01P_ReadModifyWrite+0x3e>
     6b4:	88 0f       	add	r24, r24
     6b6:	99 1f       	adc	r25, r25
     6b8:	1a 95       	dec	r17
     6ba:	e2 f7       	brpl	.-8      	; 0x6b4 <nRF24L01P_ReadModifyWrite+0x3a>
     6bc:	21 81       	ldd	r18, Z+1	; 0x01
     6be:	28 2b       	or	r18, r24
     6c0:	0a c0       	rjmp	.+20     	; 0x6d6 <nRF24L01P_ReadModifyWrite+0x5c>
    }else{
      nRF24L01P->TempBuf[0]&=~(1<<bit_pos);
     6c2:	81 e0       	ldi	r24, 0x01	; 1
     6c4:	90 e0       	ldi	r25, 0x00	; 0
     6c6:	02 c0       	rjmp	.+4      	; 0x6cc <nRF24L01P_ReadModifyWrite+0x52>
     6c8:	88 0f       	add	r24, r24
     6ca:	99 1f       	adc	r25, r25
     6cc:	1a 95       	dec	r17
     6ce:	e2 f7       	brpl	.-8      	; 0x6c8 <nRF24L01P_ReadModifyWrite+0x4e>
     6d0:	80 95       	com	r24
     6d2:	21 81       	ldd	r18, Z+1	; 0x01
     6d4:	28 23       	and	r18, r24
     6d6:	21 83       	std	Z+1, r18	; 0x01
    }
    nRF24L01P_ReadWrite_Register(reg,0,nRF24L01P->TempBuf,1);
     6d8:	40 91 d0 06 	lds	r20, 0x06D0
     6dc:	50 91 d1 06 	lds	r21, 0x06D1
     6e0:	4f 5f       	subi	r20, 0xFF	; 255
     6e2:	5f 4f       	sbci	r21, 0xFF	; 255
     6e4:	8f 2d       	mov	r24, r15
     6e6:	60 e0       	ldi	r22, 0x00	; 0
     6e8:	21 e0       	ldi	r18, 0x01	; 1
     6ea:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  }
}
     6ee:	1f 91       	pop	r17
     6f0:	0f 91       	pop	r16
     6f2:	ff 90       	pop	r15
     6f4:	08 95       	ret

000006f6 <nRF24L01P_Get_Channel>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     6f6:	e0 91 d0 06 	lds	r30, 0x06D0
     6fa:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6fe:	82 89       	ldd	r24, Z+18	; 0x12
     700:	88 23       	and	r24, r24
     702:	11 f0       	breq	.+4      	; 0x708 <nRF24L01P_Get_Channel+0x12>
     704:	80 e0       	ldi	r24, 0x00	; 0
     706:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Channel(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x05,1,nRF24L01P->TempBuf,1);
     708:	31 96       	adiw	r30, 0x01	; 1
     70a:	85 e0       	ldi	r24, 0x05	; 5
     70c:	61 e0       	ldi	r22, 0x01	; 1
     70e:	af 01       	movw	r20, r30
     710:	21 e0       	ldi	r18, 0x01	; 1
     712:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
    return nRF24L01P->TempBuf[0];
     716:	e0 91 d0 06 	lds	r30, 0x06D0
     71a:	f0 91 d1 06 	lds	r31, 0x06D1
     71e:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}
     720:	08 95       	ret

00000722 <nRF24L01P_Set_Channel>:

void nRF24L01P_Set_Channel(uint8_t channel){
     722:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     724:	e0 91 d0 06 	lds	r30, 0x06D0
     728:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     72c:	82 89       	ldd	r24, Z+18	; 0x12
     72e:	88 23       	and	r24, r24
     730:	61 f4       	brne	.+24     	; 0x74a <nRF24L01P_Set_Channel+0x28>
void nRF24L01P_Set_Channel(uint8_t channel){
  if(nRF24L01P_No_Error()){
    if(channel>125){
      channel=125;
    }
    nRF24L01P->TempBuf[0]=channel;
     732:	89 2f       	mov	r24, r25
     734:	9e 37       	cpi	r25, 0x7E	; 126
     736:	08 f0       	brcs	.+2      	; 0x73a <nRF24L01P_Set_Channel+0x18>
     738:	8d e7       	ldi	r24, 0x7D	; 125
     73a:	81 83       	std	Z+1, r24	; 0x01
    nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     73c:	31 96       	adiw	r30, 0x01	; 1
     73e:	85 e0       	ldi	r24, 0x05	; 5
     740:	60 e0       	ldi	r22, 0x00	; 0
     742:	af 01       	movw	r20, r30
     744:	21 e0       	ldi	r18, 0x01	; 1
     746:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
     74a:	08 95       	ret

0000074c <nRF24L01P_Get_Speed>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     74c:	e0 91 d0 06 	lds	r30, 0x06D0
     750:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     754:	82 89       	ldd	r24, Z+18	; 0x12
     756:	88 23       	and	r24, r24
     758:	11 f0       	breq	.+4      	; 0x75e <nRF24L01P_Get_Speed+0x12>
     75a:	80 e0       	ldi	r24, 0x00	; 0
     75c:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     75e:	31 96       	adiw	r30, 0x01	; 1
     760:	86 e0       	ldi	r24, 0x06	; 6
     762:	61 e0       	ldi	r22, 0x01	; 1
     764:	af 01       	movw	r20, r30
     766:	21 e0       	ldi	r18, 0x01	; 1
     768:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     76c:	e0 91 d0 06 	lds	r30, 0x06D0
     770:	f0 91 d1 06 	lds	r31, 0x06D1
     774:	91 81       	ldd	r25, Z+1	; 0x01
     776:	96 95       	lsr	r25
     778:	96 95       	lsr	r25
     77a:	96 95       	lsr	r25
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
     77c:	89 2f       	mov	r24, r25
     77e:	86 95       	lsr	r24
     780:	82 70       	andi	r24, 0x02	; 2
     782:	81 83       	std	Z+1, r24	; 0x01
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     784:	91 70       	andi	r25, 0x01	; 1
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
    nRF24L01P->TempBuf[1]|=nRF24L01P->TempBuf[0];
     786:	89 2b       	or	r24, r25
     788:	82 83       	std	Z+2, r24	; 0x02
    if      (nRF24L01P->TempBuf[1]==0x02){
     78a:	82 30       	cpi	r24, 0x02	; 2
     78c:	11 f4       	brne	.+4      	; 0x792 <nRF24L01P_Get_Speed+0x46>
      nRF24L01P->TempBuf[0]=0;
     78e:	11 82       	std	Z+1, r1	; 0x01
     790:	06 c0       	rjmp	.+12     	; 0x79e <nRF24L01P_Get_Speed+0x52>
    }else if(nRF24L01P->TempBuf[1]==0x01){
     792:	81 30       	cpi	r24, 0x01	; 1
     794:	19 f0       	breq	.+6      	; 0x79c <nRF24L01P_Get_Speed+0x50>
      nRF24L01P->TempBuf[0]=1;
    }else if(nRF24L01P->TempBuf[1]==0x00){
     796:	88 23       	and	r24, r24
     798:	11 f4       	brne	.+4      	; 0x79e <nRF24L01P_Get_Speed+0x52>
      nRF24L01P->TempBuf[0]=2;
     79a:	82 e0       	ldi	r24, 0x02	; 2
     79c:	81 83       	std	Z+1, r24	; 0x01
    }
    return nRF24L01P->TempBuf[0];
     79e:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}  
     7a0:	08 95       	ret

000007a2 <nRF24L01P_Set_Speed>:

void nRF24L01P_Set_Speed(uint8_t index){
     7a2:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     7a4:	e0 91 d0 06 	lds	r30, 0x06D0
     7a8:	f0 91 d1 06 	lds	r31, 0x06D1
     7ac:	82 89       	ldd	r24, Z+18	; 0x12
     7ae:	88 23       	and	r24, r24
     7b0:	41 f5       	brne	.+80     	; 0x802 <nRF24L01P_Set_Speed+0x60>
  }
}  

void nRF24L01P_Set_Speed(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){       //250kbps
     7b2:	99 23       	and	r25, r25
     7b4:	21 f4       	brne	.+8      	; 0x7be <nRF24L01P_Set_Speed+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,5,1);
     7b6:	86 e0       	ldi	r24, 0x06	; 6
     7b8:	65 e0       	ldi	r22, 0x05	; 5
     7ba:	41 e0       	ldi	r20, 0x01	; 1
     7bc:	05 c0       	rjmp	.+10     	; 0x7c8 <nRF24L01P_Set_Speed+0x26>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
    }
    else if(index==1){  //1Mbps
     7be:	91 30       	cpi	r25, 0x01	; 1
     7c0:	49 f4       	brne	.+18     	; 0x7d4 <nRF24L01P_Set_Speed+0x32>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     7c2:	86 e0       	ldi	r24, 0x06	; 6
     7c4:	65 e0       	ldi	r22, 0x05	; 5
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	0e 94 3d 03 	call	0x67a	; 0x67a <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
     7cc:	86 e0       	ldi	r24, 0x06	; 6
     7ce:	63 e0       	ldi	r22, 0x03	; 3
     7d0:	40 e0       	ldi	r20, 0x00	; 0
     7d2:	0a c0       	rjmp	.+20     	; 0x7e8 <nRF24L01P_Set_Speed+0x46>
    }
    else if(index==2){  //2Mbps
     7d4:	92 30       	cpi	r25, 0x02	; 2
     7d6:	59 f4       	brne	.+22     	; 0x7ee <nRF24L01P_Set_Speed+0x4c>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     7d8:	86 e0       	ldi	r24, 0x06	; 6
     7da:	65 e0       	ldi	r22, 0x05	; 5
     7dc:	40 e0       	ldi	r20, 0x00	; 0
     7de:	0e 94 3d 03 	call	0x67a	; 0x67a <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     7e2:	86 e0       	ldi	r24, 0x06	; 6
     7e4:	63 e0       	ldi	r22, 0x03	; 3
     7e6:	41 e0       	ldi	r20, 0x01	; 1
     7e8:	0e 94 3d 03 	call	0x67a	; 0x67a <nRF24L01P_ReadModifyWrite>
     7ec:	08 95       	ret
    }else{              //2Mbps
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     7ee:	86 e0       	ldi	r24, 0x06	; 6
     7f0:	65 e0       	ldi	r22, 0x05	; 5
     7f2:	40 e0       	ldi	r20, 0x00	; 0
     7f4:	0e 94 3d 03 	call	0x67a	; 0x67a <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     7f8:	86 e0       	ldi	r24, 0x06	; 6
     7fa:	63 e0       	ldi	r22, 0x03	; 3
     7fc:	41 e0       	ldi	r20, 0x01	; 1
     7fe:	0e 94 3d 03 	call	0x67a	; 0x67a <nRF24L01P_ReadModifyWrite>
     802:	08 95       	ret

00000804 <nRF24L01P_Get_Tx_Power>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     804:	e0 91 d0 06 	lds	r30, 0x06D0
     808:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     80c:	82 89       	ldd	r24, Z+18	; 0x12
     80e:	88 23       	and	r24, r24
     810:	11 f0       	breq	.+4      	; 0x816 <nRF24L01P_Get_Tx_Power+0x12>
     812:	80 e0       	ldi	r24, 0x00	; 0
     814:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Tx_Power(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     816:	31 96       	adiw	r30, 0x01	; 1
     818:	86 e0       	ldi	r24, 0x06	; 6
     81a:	61 e0       	ldi	r22, 0x01	; 1
     81c:	af 01       	movw	r20, r30
     81e:	21 e0       	ldi	r18, 0x01	; 1
     820:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[0]>>=1;
     824:	e0 91 d0 06 	lds	r30, 0x06D0
     828:	f0 91 d1 06 	lds	r31, 0x06D1
    nRF24L01P->TempBuf[0]&=0x03;
     82c:	81 81       	ldd	r24, Z+1	; 0x01
     82e:	86 95       	lsr	r24
     830:	83 70       	andi	r24, 0x03	; 3
     832:	81 83       	std	Z+1, r24	; 0x01
    return nRF24L01P->TempBuf[0];
  }else{
    return 0;
  }
}  
     834:	08 95       	ret

00000836 <nRF24L01P_Set_Tx_Power>:

void nRF24L01P_Set_Tx_Power(uint8_t index){
     836:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     838:	e0 91 d0 06 	lds	r30, 0x06D0
     83c:	f0 91 d1 06 	lds	r31, 0x06D1
     840:	82 89       	ldd	r24, Z+18	; 0x12
     842:	88 23       	and	r24, r24
     844:	71 f5       	brne	.+92     	; 0x8a2 <nRF24L01P_Set_Tx_Power+0x6c>
  }
}  

void nRF24L01P_Set_Tx_Power(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){
     846:	99 23       	and	r25, r25
     848:	21 f4       	brne	.+8      	; 0x852 <nRF24L01P_Set_Tx_Power+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     84a:	86 e0       	ldi	r24, 0x06	; 6
     84c:	62 e0       	ldi	r22, 0x02	; 2
     84e:	40 e0       	ldi	r20, 0x00	; 0
     850:	0b c0       	rjmp	.+22     	; 0x868 <nRF24L01P_Set_Tx_Power+0x32>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
    }
    else if(index==1){
     852:	91 30       	cpi	r25, 0x01	; 1
     854:	21 f4       	brne	.+8      	; 0x85e <nRF24L01P_Set_Tx_Power+0x28>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     856:	86 e0       	ldi	r24, 0x06	; 6
     858:	62 e0       	ldi	r22, 0x02	; 2
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	10 c0       	rjmp	.+32     	; 0x87e <nRF24L01P_Set_Tx_Power+0x48>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
    }
    else if(index==2){
     85e:	92 30       	cpi	r25, 0x02	; 2
     860:	49 f4       	brne	.+18     	; 0x874 <nRF24L01P_Set_Tx_Power+0x3e>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     862:	86 e0       	ldi	r24, 0x06	; 6
     864:	62 e0       	ldi	r22, 0x02	; 2
     866:	41 e0       	ldi	r20, 0x01	; 1
     868:	0e 94 3d 03 	call	0x67a	; 0x67a <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
     86c:	86 e0       	ldi	r24, 0x06	; 6
     86e:	61 e0       	ldi	r22, 0x01	; 1
     870:	40 e0       	ldi	r20, 0x00	; 0
     872:	0a c0       	rjmp	.+20     	; 0x888 <nRF24L01P_Set_Tx_Power+0x52>
    }
    else if(index==3){
     874:	93 30       	cpi	r25, 0x03	; 3
     876:	59 f4       	brne	.+22     	; 0x88e <nRF24L01P_Set_Tx_Power+0x58>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     878:	86 e0       	ldi	r24, 0x06	; 6
     87a:	62 e0       	ldi	r22, 0x02	; 2
     87c:	41 e0       	ldi	r20, 0x01	; 1
     87e:	0e 94 3d 03 	call	0x67a	; 0x67a <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     882:	86 e0       	ldi	r24, 0x06	; 6
     884:	61 e0       	ldi	r22, 0x01	; 1
     886:	41 e0       	ldi	r20, 0x01	; 1
     888:	0e 94 3d 03 	call	0x67a	; 0x67a <nRF24L01P_ReadModifyWrite>
     88c:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     88e:	86 e0       	ldi	r24, 0x06	; 6
     890:	62 e0       	ldi	r22, 0x02	; 2
     892:	41 e0       	ldi	r20, 0x01	; 1
     894:	0e 94 3d 03 	call	0x67a	; 0x67a <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     898:	86 e0       	ldi	r24, 0x06	; 6
     89a:	61 e0       	ldi	r22, 0x01	; 1
     89c:	41 e0       	ldi	r20, 0x01	; 1
     89e:	0e 94 3d 03 	call	0x67a	; 0x67a <nRF24L01P_ReadModifyWrite>
     8a2:	08 95       	ret

000008a4 <nRF24L01P_Set_Own_Address>:
    }
  }
}

void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
     8a4:	e0 91 d0 06 	lds	r30, 0x06D0
     8a8:	f0 91 d1 06 	lds	r31, 0x06D1
     8ac:	83 83       	std	Z+3, r24	; 0x03
}
     8ae:	08 95       	ret

000008b0 <nRF24L01P_Set_Destination_Address>:

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     8b0:	e0 91 d0 06 	lds	r30, 0x06D0
     8b4:	f0 91 d1 06 	lds	r31, 0x06D1
     8b8:	84 83       	std	Z+4, r24	; 0x04
}
     8ba:	08 95       	ret

000008bc <nRF24L01P_Set_Receive_Timeout>:

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     8bc:	e0 91 d0 06 	lds	r30, 0x06D0
     8c0:	f0 91 d1 06 	lds	r31, 0x06D1
     8c4:	96 83       	std	Z+6, r25	; 0x06
     8c6:	85 83       	std	Z+5, r24	; 0x05
}
     8c8:	08 95       	ret

000008ca <nRF24L01P_Set_MaxRetransmission>:

void nRF24L01P_Set_MaxRetransmission(uint16_t val){
  nRF24L01P->Config.MaxRetry=val;
     8ca:	e0 91 d0 06 	lds	r30, 0x06D0
     8ce:	f0 91 d1 06 	lds	r31, 0x06D1
     8d2:	93 87       	std	Z+11, r25	; 0x0b
     8d4:	82 87       	std	Z+10, r24	; 0x0a
}
     8d6:	08 95       	ret

000008d8 <nRF24L01P_Deep_Sleep>:

void nRF24L01P_Deep_Sleep(void){
  if(nRF24L01P->Mode != 0x00){
     8d8:	e0 91 d0 06 	lds	r30, 0x06D0
     8dc:	f0 91 d1 06 	lds	r31, 0x06D1
     8e0:	80 81       	ld	r24, Z
     8e2:	88 23       	and	r24, r24
     8e4:	21 f0       	breq	.+8      	; 0x8ee <nRF24L01P_Deep_Sleep+0x16>
    nRF24L01P_Set_Mode_Sleep();
     8e6:	0e 94 f7 02 	call	0x5ee	; 0x5ee <nRF24L01P_Set_Mode_Sleep>
    nRF24L01P_Disable();
     8ea:	0e 94 96 01 	call	0x32c	; 0x32c <nRF24L01P_Disable>
     8ee:	08 95       	ret

000008f0 <nRF24L01P_WakeUp>:
  }
}


void nRF24L01P_WakeUp(void){
  if(nRF24L01P->Mode == 0x00){ 
     8f0:	e0 91 d0 06 	lds	r30, 0x06D0
     8f4:	f0 91 d1 06 	lds	r31, 0x06D1
     8f8:	80 81       	ld	r24, Z
     8fa:	88 23       	and	r24, r24
     8fc:	21 f4       	brne	.+8      	; 0x906 <__stack+0x7>
    nRF24L01P_Enable();
     8fe:	0e 94 8f 01 	call	0x31e	; 0x31e <nRF24L01P_Enable>
    nRF24L01P_Set_Mode_Rx();
     902:	0e 94 25 03 	call	0x64a	; 0x64a <nRF24L01P_Set_Mode_Rx>
     906:	08 95       	ret

00000908 <nRF24L01P_Init>:
  }
}

void nRF24L01P_Init(void){
     908:	0f 93       	push	r16
     90a:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     90c:	0e 94 3e 01 	call	0x27c	; 0x27c <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     910:	0e 94 8f 01 	call	0x31e	; 0x31e <nRF24L01P_Enable>
  //Default config: Channel 2, 1Mbps, 0dBm, 32byte max data
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     914:	e0 91 d0 06 	lds	r30, 0x06D0
     918:	f0 91 d1 06 	lds	r31, 0x06D1
     91c:	11 82       	std	Z+1, r1	; 0x01
     91e:	31 96       	adiw	r30, 0x01	; 1
     920:	80 e0       	ldi	r24, 0x00	; 0
     922:	60 e0       	ldi	r22, 0x00	; 0
     924:	af 01       	movw	r20, r30
     926:	21 e0       	ldi	r18, 0x01	; 1
     928:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x01,0,nRF24L01P->TempBuf,1);
     92c:	e0 91 d0 06 	lds	r30, 0x06D0
     930:	f0 91 d1 06 	lds	r31, 0x06D1
     934:	11 82       	std	Z+1, r1	; 0x01
     936:	31 96       	adiw	r30, 0x01	; 1
     938:	81 e0       	ldi	r24, 0x01	; 1
     93a:	60 e0       	ldi	r22, 0x00	; 0
     93c:	af 01       	movw	r20, r30
     93e:	21 e0       	ldi	r18, 0x01	; 1
     940:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x03;  nRF24L01P_ReadWrite_Register(0x02,0,nRF24L01P->TempBuf,1);
     944:	e0 91 d0 06 	lds	r30, 0x06D0
     948:	f0 91 d1 06 	lds	r31, 0x06D1
     94c:	83 e0       	ldi	r24, 0x03	; 3
     94e:	81 83       	std	Z+1, r24	; 0x01
     950:	31 96       	adiw	r30, 0x01	; 1
     952:	82 e0       	ldi	r24, 0x02	; 2
     954:	60 e0       	ldi	r22, 0x00	; 0
     956:	af 01       	movw	r20, r30
     958:	21 e0       	ldi	r18, 0x01	; 1
     95a:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x01;  nRF24L01P_ReadWrite_Register(0x03,0,nRF24L01P->TempBuf,1);
     95e:	e0 91 d0 06 	lds	r30, 0x06D0
     962:	f0 91 d1 06 	lds	r31, 0x06D1
     966:	81 e0       	ldi	r24, 0x01	; 1
     968:	81 83       	std	Z+1, r24	; 0x01
     96a:	31 96       	adiw	r30, 0x01	; 1
     96c:	83 e0       	ldi	r24, 0x03	; 3
     96e:	60 e0       	ldi	r22, 0x00	; 0
     970:	af 01       	movw	r20, r30
     972:	21 e0       	ldi	r18, 0x01	; 1
     974:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x04,0,nRF24L01P->TempBuf,1);
     978:	e0 91 d0 06 	lds	r30, 0x06D0
     97c:	f0 91 d1 06 	lds	r31, 0x06D1
     980:	11 82       	std	Z+1, r1	; 0x01
     982:	31 96       	adiw	r30, 0x01	; 1
     984:	84 e0       	ldi	r24, 0x04	; 4
     986:	60 e0       	ldi	r22, 0x00	; 0
     988:	af 01       	movw	r20, r30
     98a:	21 e0       	ldi	r18, 0x01	; 1
     98c:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x02;  nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     990:	e0 91 d0 06 	lds	r30, 0x06D0
     994:	f0 91 d1 06 	lds	r31, 0x06D1
     998:	82 e0       	ldi	r24, 0x02	; 2
     99a:	81 83       	std	Z+1, r24	; 0x01
     99c:	31 96       	adiw	r30, 0x01	; 1
     99e:	85 e0       	ldi	r24, 0x05	; 5
     9a0:	60 e0       	ldi	r22, 0x00	; 0
     9a2:	af 01       	movw	r20, r30
     9a4:	21 e0       	ldi	r18, 0x01	; 1
     9a6:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x06;  nRF24L01P_ReadWrite_Register(0x06,0,nRF24L01P->TempBuf,1); 
     9aa:	e0 91 d0 06 	lds	r30, 0x06D0
     9ae:	f0 91 d1 06 	lds	r31, 0x06D1
     9b2:	86 e0       	ldi	r24, 0x06	; 6
     9b4:	81 83       	std	Z+1, r24	; 0x01
     9b6:	31 96       	adiw	r30, 0x01	; 1
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	af 01       	movw	r20, r30
     9bc:	21 e0       	ldi	r18, 0x01	; 1
     9be:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x70;  nRF24L01P_ReadWrite_Register(0x07,0,nRF24L01P->TempBuf,1);
     9c2:	e0 91 d0 06 	lds	r30, 0x06D0
     9c6:	f0 91 d1 06 	lds	r31, 0x06D1
     9ca:	80 e7       	ldi	r24, 0x70	; 112
     9cc:	81 83       	std	Z+1, r24	; 0x01
     9ce:	31 96       	adiw	r30, 0x01	; 1
     9d0:	87 e0       	ldi	r24, 0x07	; 7
     9d2:	60 e0       	ldi	r22, 0x00	; 0
     9d4:	af 01       	movw	r20, r30
     9d6:	21 e0       	ldi	r18, 0x01	; 1
     9d8:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     9dc:	e0 91 d0 06 	lds	r30, 0x06D0
     9e0:	f0 91 d1 06 	lds	r31, 0x06D1
     9e4:	10 e2       	ldi	r17, 0x20	; 32
     9e6:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x11,0,nRF24L01P->TempBuf,1);
     9e8:	31 96       	adiw	r30, 0x01	; 1
     9ea:	81 e1       	ldi	r24, 0x11	; 17
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	af 01       	movw	r20, r30
     9f0:	21 e0       	ldi	r18, 0x01	; 1
     9f2:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     9f6:	e0 91 d0 06 	lds	r30, 0x06D0
     9fa:	f0 91 d1 06 	lds	r31, 0x06D1
     9fe:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x12,0,nRF24L01P->TempBuf,1);
     a00:	31 96       	adiw	r30, 0x01	; 1
     a02:	82 e1       	ldi	r24, 0x12	; 18
     a04:	60 e0       	ldi	r22, 0x00	; 0
     a06:	af 01       	movw	r20, r30
     a08:	21 e0       	ldi	r18, 0x01	; 1
     a0a:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1C,0,nRF24L01P->TempBuf,1);
     a0e:	e0 91 d0 06 	lds	r30, 0x06D0
     a12:	f0 91 d1 06 	lds	r31, 0x06D1
     a16:	11 82       	std	Z+1, r1	; 0x01
     a18:	31 96       	adiw	r30, 0x01	; 1
     a1a:	8c e1       	ldi	r24, 0x1C	; 28
     a1c:	60 e0       	ldi	r22, 0x00	; 0
     a1e:	af 01       	movw	r20, r30
     a20:	21 e0       	ldi	r18, 0x01	; 1
     a22:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1D,0,nRF24L01P->TempBuf,1);
     a26:	e0 91 d0 06 	lds	r30, 0x06D0
     a2a:	f0 91 d1 06 	lds	r31, 0x06D1
     a2e:	11 82       	std	Z+1, r1	; 0x01
     a30:	31 96       	adiw	r30, 0x01	; 1
     a32:	8d e1       	ldi	r24, 0x1D	; 29
     a34:	60 e0       	ldi	r22, 0x00	; 0
     a36:	af 01       	movw	r20, r30
     a38:	21 e0       	ldi	r18, 0x01	; 1
     a3a:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x10,0,(uint8_t*)"ACK00",5);
     a3e:	00 e0       	ldi	r16, 0x00	; 0
     a40:	11 e0       	ldi	r17, 0x01	; 1
     a42:	80 e1       	ldi	r24, 0x10	; 16
     a44:	60 e0       	ldi	r22, 0x00	; 0
     a46:	a8 01       	movw	r20, r16
     a48:	25 e0       	ldi	r18, 0x05	; 5
     a4a:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0A,0,(uint8_t*)"ACK00",5);
     a4e:	8a e0       	ldi	r24, 0x0A	; 10
     a50:	60 e0       	ldi	r22, 0x00	; 0
     a52:	a8 01       	movw	r20, r16
     a54:	25 e0       	ldi	r18, 0x05	; 5
     a56:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0B,0,(uint8_t*)"PIPE1",5);
     a5a:	8b e0       	ldi	r24, 0x0B	; 11
     a5c:	60 e0       	ldi	r22, 0x00	; 0
     a5e:	46 e0       	ldi	r20, 0x06	; 6
     a60:	51 e0       	ldi	r21, 0x01	; 1
     a62:	25 e0       	ldi	r18, 0x05	; 5
     a64:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
     a68:	8c e0       	ldi	r24, 0x0C	; 12
     a6a:	60 e0       	ldi	r22, 0x00	; 0
     a6c:	4c e0       	ldi	r20, 0x0C	; 12
     a6e:	51 e0       	ldi	r21, 0x01	; 1
     a70:	25 e0       	ldi	r18, 0x05	; 5
     a72:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
     a76:	8d e0       	ldi	r24, 0x0D	; 13
     a78:	60 e0       	ldi	r22, 0x00	; 0
     a7a:	42 e1       	ldi	r20, 0x12	; 18
     a7c:	51 e0       	ldi	r21, 0x01	; 1
     a7e:	25 e0       	ldi	r18, 0x05	; 5
     a80:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
     a84:	8e e0       	ldi	r24, 0x0E	; 14
     a86:	60 e0       	ldi	r22, 0x00	; 0
     a88:	48 e1       	ldi	r20, 0x18	; 24
     a8a:	51 e0       	ldi	r21, 0x01	; 1
     a8c:	25 e0       	ldi	r18, 0x05	; 5
     a8e:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
     a92:	8f e0       	ldi	r24, 0x0F	; 15
     a94:	60 e0       	ldi	r22, 0x00	; 0
     a96:	4e e1       	ldi	r20, 0x1E	; 30
     a98:	51 e0       	ldi	r21, 0x01	; 1
     a9a:	25 e0       	ldi	r18, 0x05	; 5
     a9c:	0e 94 16 02 	call	0x42c	; 0x42c <nRF24L01P_ReadWrite_Register>
void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
}

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     aa0:	e0 91 d0 06 	lds	r30, 0x06D0
     aa4:	f0 91 d1 06 	lds	r31, 0x06D1
     aa8:	80 e2       	ldi	r24, 0x20	; 32
     aaa:	90 e0       	ldi	r25, 0x00	; 0
     aac:	96 83       	std	Z+6, r25	; 0x06
     aae:	85 83       	std	Z+5, r24	; 0x05
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
  nRF24L01P_Set_Receive_Timeout(32);
  nRF24L01P_Deep_Sleep();
     ab0:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <nRF24L01P_Deep_Sleep>
}
     ab4:	1f 91       	pop	r17
     ab6:	0f 91       	pop	r16
     ab8:	08 95       	ret

00000aba <nRF24L01P_Transmit_Basic>:

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
     aba:	ff 92       	push	r15
     abc:	0f 93       	push	r16
     abe:	1f 93       	push	r17
     ac0:	8c 01       	movw	r16, r24
     ac2:	f6 2e       	mov	r15, r22
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     ac4:	e0 91 d0 06 	lds	r30, 0x06D0
     ac8:	f0 91 d1 06 	lds	r31, 0x06D1
     acc:	11 8a       	std	Z+17, r1	; 0x11
     ace:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     ad0:	12 8a       	std	Z+18, r1	; 0x12
  nRF24L01P_Deep_Sleep();
}

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Set_Mode_Tx();
     ad2:	0e 94 0b 03 	call	0x616	; 0x616 <nRF24L01P_Set_Mode_Tx>
  buf[nRF24L01P_SRC_ADDR_POS]=nRF24L01P->Address.Own;
     ad6:	e0 91 d0 06 	lds	r30, 0x06D0
     ada:	f0 91 d1 06 	lds	r31, 0x06D1
     ade:	83 81       	ldd	r24, Z+3	; 0x03
     ae0:	f8 01       	movw	r30, r16
     ae2:	83 8f       	std	Z+27, r24	; 0x1b
  buf[nRF24L01P_DST_ADDR_POS]=nRF24L01P->Address.Dest;
     ae4:	e0 91 d0 06 	lds	r30, 0x06D0
     ae8:	f0 91 d1 06 	lds	r31, 0x06D1
     aec:	84 81       	ldd	r24, Z+4	; 0x04
     aee:	f8 01       	movw	r30, r16
     af0:	84 8f       	std	Z+28, r24	; 0x1c
  buf[nRF24L01P_DATA_LEN_POS]=len;
     af2:	f5 8e       	std	Z+29, r15	; 0x1d
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
     af4:	c8 01       	movw	r24, r16
     af6:	6e e1       	ldi	r22, 0x1E	; 30
     af8:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_Calcuate_CRC_Block>
  buf[nRF24L01P_CRC16_H_POS]=(temp >> 8);
     afc:	f8 01       	movw	r30, r16
     afe:	96 8f       	std	Z+30, r25	; 0x1e
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
     b00:	87 8f       	std	Z+31, r24	; 0x1f
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
     b02:	c8 01       	movw	r24, r16
     b04:	0e 94 60 02 	call	0x4c0	; 0x4c0 <nRF24L01P_Write_Data_To_Transmit_Buffer>
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     b08:	29 9a       	sbi	0x05, 1	; 5
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
  buf[nRF24L01P_CRC16_H_POS]=(temp >> 8);
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
     b0a:	0e 94 8c 02 	call	0x518	; 0x518 <nRF24L01P_Wait_Till_Transmission_Completes>
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     b0e:	29 98       	cbi	0x05, 1	; 5
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
  nRF24L01P_CE_Low();
}
     b10:	1f 91       	pop	r17
     b12:	0f 91       	pop	r16
     b14:	ff 90       	pop	r15
     b16:	08 95       	ret

00000b18 <nRF24L01P_Recieve_Basic>:


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
     b18:	df 92       	push	r13
     b1a:	ef 92       	push	r14
     b1c:	ff 92       	push	r15
     b1e:	0f 93       	push	r16
     b20:	1f 93       	push	r17
     b22:	cf 93       	push	r28
     b24:	df 93       	push	r29
     b26:	7c 01       	movw	r14, r24
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     b28:	e0 91 d0 06 	lds	r30, 0x06D0
     b2c:	f0 91 d1 06 	lds	r31, 0x06D1
     b30:	11 8a       	std	Z+17, r1	; 0x11
     b32:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     b34:	12 8a       	std	Z+18, r1	; 0x12

uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  uint16_t rec_crc, calc_crc;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
     b36:	10 86       	std	Z+8, r1	; 0x08
     b38:	17 82       	std	Z+7, r1	; 0x07
  nRF24L01P_Set_Mode_Rx();
     b3a:	0e 94 25 03 	call	0x64a	; 0x64a <nRF24L01P_Set_Mode_Rx>
     b3e:	75 e8       	ldi	r23, 0x85	; 133
     b40:	d7 2e       	mov	r13, r23
     b42:	23 c0       	rjmp	.+70     	; 0xb8a <nRF24L01P_Recieve_Basic+0x72>
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
    if(nRF24L01P_Receive_Buffer_Not_Empty()){
     b44:	0e 94 bd 02 	call	0x57a	; 0x57a <nRF24L01P_Receive_Buffer_Not_Empty>
     b48:	88 23       	and	r24, r24
     b4a:	99 f0       	breq	.+38     	; 0xb72 <nRF24L01P_Recieve_Basic+0x5a>
      nRF24L01P_Read_Data_From_Receive_Buffer(buf);
     b4c:	c7 01       	movw	r24, r14
     b4e:	0e 94 af 02 	call	0x55e	; 0x55e <nRF24L01P_Read_Data_From_Receive_Buffer>
	    rec_crc=buf[nRF24L01P_CRC16_H_POS];
	    rec_crc<<=8;
     b52:	f7 01       	movw	r30, r14
     b54:	d6 8d       	ldd	r29, Z+30	; 0x1e
     b56:	c0 e0       	ldi	r28, 0x00	; 0
	    rec_crc|=buf[nRF24L01P_CRC16_L_POS];
     b58:	07 8d       	ldd	r16, Z+31	; 0x1f
     b5a:	10 e0       	ldi	r17, 0x00	; 0
     b5c:	0c 2b       	or	r16, r28
     b5e:	1d 2b       	or	r17, r29
      calc_crc=nRF24L01P_Calcuate_CRC_Block(buf, nRF24L01P_CRC_CALC_LEN);
     b60:	c7 01       	movw	r24, r14
     b62:	6e e1       	ldi	r22, 0x1E	; 30
     b64:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_Calcuate_CRC_Block>
      if(rec_crc == calc_crc){
     b68:	08 17       	cp	r16, r24
     b6a:	19 07       	cpc	r17, r25
     b6c:	11 f4       	brne	.+4      	; 0xb72 <nRF24L01P_Recieve_Basic+0x5a>
     b6e:	81 e0       	ldi	r24, 0x01	; 1
     b70:	18 c0       	rjmp	.+48     	; 0xba2 <nRF24L01P_Recieve_Basic+0x8a>
     b72:	8d 2d       	mov	r24, r13
     b74:	8a 95       	dec	r24
     b76:	f1 f7       	brne	.-4      	; 0xb74 <nRF24L01P_Recieve_Basic+0x5c>
		    sts=1;
		    break;
	    }
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
     b78:	e0 91 d0 06 	lds	r30, 0x06D0
     b7c:	f0 91 d1 06 	lds	r31, 0x06D1
     b80:	87 81       	ldd	r24, Z+7	; 0x07
     b82:	90 85       	ldd	r25, Z+8	; 0x08
     b84:	01 96       	adiw	r24, 0x01	; 1
     b86:	90 87       	std	Z+8, r25	; 0x08
     b88:	87 83       	std	Z+7, r24	; 0x07
  uint8_t sts=0;
  uint16_t rec_crc, calc_crc;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
  nRF24L01P_Set_Mode_Rx();
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
     b8a:	e0 91 d0 06 	lds	r30, 0x06D0
     b8e:	f0 91 d1 06 	lds	r31, 0x06D1
     b92:	27 81       	ldd	r18, Z+7	; 0x07
     b94:	30 85       	ldd	r19, Z+8	; 0x08
     b96:	85 81       	ldd	r24, Z+5	; 0x05
     b98:	96 81       	ldd	r25, Z+6	; 0x06
     b9a:	28 17       	cp	r18, r24
     b9c:	39 07       	cpc	r19, r25
     b9e:	90 f2       	brcs	.-92     	; 0xb44 <nRF24L01P_Recieve_Basic+0x2c>
     ba0:	80 e0       	ldi	r24, 0x00	; 0
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
  }
  return sts;
}
     ba2:	df 91       	pop	r29
     ba4:	cf 91       	pop	r28
     ba6:	1f 91       	pop	r17
     ba8:	0f 91       	pop	r16
     baa:	ff 90       	pop	r15
     bac:	ef 90       	pop	r14
     bae:	df 90       	pop	r13
     bb0:	08 95       	ret

00000bb2 <nRF24L01P_Transmit_With_ACK>:

uint8_t nRF24L01P_Transmit_With_ACK(uint8_t *buf, uint8_t len){
     bb2:	cf 93       	push	r28
     bb4:	df 93       	push	r29
     bb6:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P->Packet.ACKReq){
     bb8:	e0 91 d0 06 	lds	r30, 0x06D0
     bbc:	f0 91 d1 06 	lds	r31, 0x06D1
     bc0:	87 85       	ldd	r24, Z+15	; 0x0f
     bc2:	88 23       	and	r24, r24
     bc4:	19 f0       	breq	.+6      	; 0xbcc <nRF24L01P_Transmit_With_ACK+0x1a>
    buf[nRF24L01P_PACKET_LEN-6]=1;
     bc6:	81 e0       	ldi	r24, 0x01	; 1
     bc8:	8a 8f       	std	Y+26, r24	; 0x1a
     bca:	01 c0       	rjmp	.+2      	; 0xbce <nRF24L01P_Transmit_With_ACK+0x1c>
  }else{
    buf[nRF24L01P_PACKET_LEN-6]=0;
     bcc:	1a 8e       	std	Y+26, r1	; 0x1a
  }
  nRF24L01P_Transmit_Basic(buf, len);
     bce:	ce 01       	movw	r24, r28
     bd0:	0e 94 5d 05 	call	0xaba	; 0xaba <nRF24L01P_Transmit_Basic>
  if(nRF24L01P_Recieve_Basic(buf)){
     bd4:	ce 01       	movw	r24, r28
     bd6:	0e 94 8c 05 	call	0xb18	; 0xb18 <nRF24L01P_Recieve_Basic>
     bda:	81 11       	cpse	r24, r1
     bdc:	81 e0       	ldi	r24, 0x01	; 1
    //if( (nRF24L01P->Address.Own == buf[28])){
      sts=1;
    //}
  }
  return sts;
}
     bde:	df 91       	pop	r29
     be0:	cf 91       	pop	r28
     be2:	08 95       	ret

00000be4 <nRF24L01P_Recieve_With_ACK>:


uint8_t nRF24L01P_Recieve_With_ACK(uint8_t *buf){
     be4:	cf 93       	push	r28
     be6:	df 93       	push	r29
     be8:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
     bea:	0e 94 8c 05 	call	0xb18	; 0xb18 <nRF24L01P_Recieve_Basic>
     bee:	88 23       	and	r24, r24
     bf0:	b9 f0       	breq	.+46     	; 0xc20 <nRF24L01P_Recieve_With_ACK+0x3c>
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
     bf2:	8a 8d       	ldd	r24, Y+26	; 0x1a
     bf4:	81 30       	cpi	r24, 0x01	; 1
     bf6:	a1 f4       	brne	.+40     	; 0xc20 <nRF24L01P_Recieve_With_ACK+0x3c>
     bf8:	e0 91 d0 06 	lds	r30, 0x06D0
     bfc:	f0 91 d1 06 	lds	r31, 0x06D1
     c00:	93 81       	ldd	r25, Z+3	; 0x03
     c02:	8c 8d       	ldd	r24, Y+28	; 0x1c
     c04:	98 17       	cp	r25, r24
     c06:	61 f4       	brne	.+24     	; 0xc20 <nRF24L01P_Recieve_With_ACK+0x3c>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c08:	84 ef       	ldi	r24, 0xF4	; 244
     c0a:	91 e0       	ldi	r25, 0x01	; 1
     c0c:	01 97       	sbiw	r24, 0x01	; 1
     c0e:	f1 f7       	brne	.-4      	; 0xc0c <nRF24L01P_Recieve_With_ACK+0x28>
void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
}

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     c10:	8b 8d       	ldd	r24, Y+27	; 0x1b
     c12:	84 83       	std	Z+4, r24	; 0x04
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
      _delay_us(500);
	  nRF24L01P_Set_Destination_Address(buf[nRF24L01P_PACKET_LEN-5]);
      nRF24L01P_Transmit_Basic(buf, 2);
     c14:	ce 01       	movw	r24, r28
     c16:	62 e0       	ldi	r22, 0x02	; 2
     c18:	0e 94 5d 05 	call	0xaba	; 0xaba <nRF24L01P_Transmit_Basic>
     c1c:	81 e0       	ldi	r24, 0x01	; 1
     c1e:	01 c0       	rjmp	.+2      	; 0xc22 <nRF24L01P_Recieve_With_ACK+0x3e>
     c20:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     c22:	df 91       	pop	r29
     c24:	cf 91       	pop	r28
     c26:	08 95       	ret

00000c28 <nRF24L01P_Error_Handler>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     c28:	e0 91 d0 06 	lds	r30, 0x06D0
     c2c:	f0 91 d1 06 	lds	r31, 0x06D1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     c30:	82 89       	ldd	r24, Z+18	; 0x12
     c32:	88 23       	and	r24, r24
     c34:	39 f0       	breq	.+14     	; 0xc44 <nRF24L01P_Error_Handler+0x1c>
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     c36:	11 8a       	std	Z+17, r1	; 0x11
     c38:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     c3a:	12 8a       	std	Z+18, r1	; 0x12


void nRF24L01P_Error_Handler(void){
  if(nRF24L01P_No_Error() == 0){
    nRF24L01P_Error_Clear();
    nRF24L01P_Disable();
     c3c:	0e 94 96 01 	call	0x32c	; 0x32c <nRF24L01P_Disable>
    nRF24L01P_Init();
     c40:	0e 94 84 04 	call	0x908	; 0x908 <nRF24L01P_Init>
     c44:	08 95       	ret

00000c46 <Peripherals_ADC_Init>:
};


void Peripherals_ADC_Init(void){
  uint8_t tout = 0;
  if( !(ADCSRA & (1<<ADEN)) ){
     c46:	80 91 7a 00 	lds	r24, 0x007A
     c4a:	87 fd       	sbrc	r24, 7
     c4c:	1c c0       	rjmp	.+56     	; 0xc86 <Peripherals_ADC_Init+0x40>
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
     c4e:	8f ec       	ldi	r24, 0xCF	; 207
     c50:	80 93 7c 00 	sts	0x007C, r24
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
     c54:	86 e0       	ldi	r24, 0x06	; 6
     c56:	80 93 7a 00 	sts	0x007A, r24
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
     c5a:	80 91 7a 00 	lds	r24, 0x007A
     c5e:	80 6c       	ori	r24, 0xC0	; 192
     c60:	80 93 7a 00 	sts	0x007A, r24
     c64:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     c66:	2d e0       	ldi	r18, 0x0D	; 13
     c68:	0a c0       	rjmp	.+20     	; 0xc7e <Peripherals_ADC_Init+0x38>
    while (!(ADCSRA & (1<<ADIF))) {
      //add timeout management
      tout++;
     c6a:	9f 5f       	subi	r25, 0xFF	; 255
     c6c:	82 2f       	mov	r24, r18
     c6e:	8a 95       	dec	r24
     c70:	f1 f7       	brne	.-4      	; 0xc6e <Peripherals_ADC_Init+0x28>
      _delay_us(10);
      if(tout > 200){
     c72:	99 3c       	cpi	r25, 0xC9	; 201
     c74:	21 f4       	brne	.+8      	; 0xc7e <Peripherals_ADC_Init+0x38>
        Peripherals.Error = 0x01;
     c76:	81 e0       	ldi	r24, 0x01	; 1
     c78:	80 93 31 01 	sts	0x0131, r24
     c7c:	08 95       	ret
  uint8_t tout = 0;
  if( !(ADCSRA & (1<<ADEN)) ){
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
    while (!(ADCSRA & (1<<ADIF))) {
     c7e:	80 91 7a 00 	lds	r24, 0x007A
     c82:	84 ff       	sbrs	r24, 4
     c84:	f2 cf       	rjmp	.-28     	; 0xc6a <Peripherals_ADC_Init+0x24>
     c86:	08 95       	ret

00000c88 <Peripherals_ADC_Sample>:

    }
  }
}

uint16_t Peripherals_ADC_Sample(uint8_t channel, uint8_t nsamples){
     c88:	df 92       	push	r13
     c8a:	ef 92       	push	r14
     c8c:	ff 92       	push	r15
     c8e:	0f 93       	push	r16
     c90:	1f 93       	push	r17
     c92:	18 2f       	mov	r17, r24
     c94:	d6 2e       	mov	r13, r22
  uint8_t  temp, tout;
  uint32_t val = 0;
  Peripherals_ADC_Init();
     c96:	0e 94 23 06 	call	0xc46	; 0xc46 <Peripherals_ADC_Init>
  if(Peripherals.Error == 0){
     c9a:	80 91 31 01 	lds	r24, 0x0131
     c9e:	88 23       	and	r24, r24
     ca0:	09 f0       	breq	.+2      	; 0xca4 <Peripherals_ADC_Sample+0x1c>
     ca2:	40 c0       	rjmp	.+128    	; 0xd24 <Peripherals_ADC_Sample+0x9c>
    temp  = ADMUX;
     ca4:	80 91 7c 00 	lds	r24, 0x007C
    temp &= 0xF0;
     ca8:	80 7f       	andi	r24, 0xF0	; 240
    temp |= channel;
     caa:	81 2b       	or	r24, r17
    ADMUX = temp;
     cac:	80 93 7c 00 	sts	0x007C, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     cb0:	84 ef       	ldi	r24, 0xF4	; 244
     cb2:	91 e0       	ldi	r25, 0x01	; 1
     cb4:	01 97       	sbiw	r24, 0x01	; 1
     cb6:	f1 f7       	brne	.-4      	; 0xcb4 <Peripherals_ADC_Sample+0x2c>
     cb8:	ee 24       	eor	r14, r14
     cba:	ff 24       	eor	r15, r15
     cbc:	87 01       	movw	r16, r14
     cbe:	20 e0       	ldi	r18, 0x00	; 0
     cc0:	30 e0       	ldi	r19, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     cc2:	4d e0       	ldi	r20, 0x0D	; 13
     cc4:	1e c0       	rjmp	.+60     	; 0xd02 <Peripherals_ADC_Sample+0x7a>
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
      tout = 0;
      ADCSRA |= (1<<ADSC);
     cc6:	80 91 7a 00 	lds	r24, 0x007A
     cca:	80 64       	ori	r24, 0x40	; 64
     ccc:	80 93 7a 00 	sts	0x007A, r24
     cd0:	90 e0       	ldi	r25, 0x00	; 0
     cd2:	08 c0       	rjmp	.+16     	; 0xce4 <Peripherals_ADC_Sample+0x5c>
      while (!(ADCSRA & (1<<ADIF))) {
        //add timeout management
        tout++;
     cd4:	9f 5f       	subi	r25, 0xFF	; 255
     cd6:	84 2f       	mov	r24, r20
     cd8:	8a 95       	dec	r24
     cda:	f1 f7       	brne	.-4      	; 0xcd8 <Peripherals_ADC_Sample+0x50>
        _delay_us(10);
        if(tout > 200){
     cdc:	99 3c       	cpi	r25, 0xC9	; 201
     cde:	11 f4       	brne	.+4      	; 0xce4 <Peripherals_ADC_Sample+0x5c>
     ce0:	31 e0       	ldi	r19, 0x01	; 1
     ce2:	04 c0       	rjmp	.+8      	; 0xcec <Peripherals_ADC_Sample+0x64>
    ADMUX = temp;
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
      tout = 0;
      ADCSRA |= (1<<ADSC);
      while (!(ADCSRA & (1<<ADIF))) {
     ce4:	80 91 7a 00 	lds	r24, 0x007A
     ce8:	84 ff       	sbrs	r24, 4
     cea:	f4 cf       	rjmp	.-24     	; 0xcd4 <Peripherals_ADC_Sample+0x4c>
        if(tout > 200){
          Peripherals.Error = 0x01;
          break;
        }
      }
      val += ADCW;
     cec:	80 91 78 00 	lds	r24, 0x0078
     cf0:	90 91 79 00 	lds	r25, 0x0079
     cf4:	a0 e0       	ldi	r26, 0x00	; 0
     cf6:	b0 e0       	ldi	r27, 0x00	; 0
     cf8:	e8 0e       	add	r14, r24
     cfa:	f9 1e       	adc	r15, r25
     cfc:	0a 1f       	adc	r16, r26
     cfe:	1b 1f       	adc	r17, r27
    temp  = ADMUX;
    temp &= 0xF0;
    temp |= channel;
    ADMUX = temp;
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
     d00:	2f 5f       	subi	r18, 0xFF	; 255
     d02:	2d 15       	cp	r18, r13
     d04:	00 f3       	brcs	.-64     	; 0xcc6 <Peripherals_ADC_Sample+0x3e>
     d06:	30 93 31 01 	sts	0x0131, r19
          break;
        }
      }
      val += ADCW;
    }
    val /= nsamples;
     d0a:	2d 2d       	mov	r18, r13
     d0c:	30 e0       	ldi	r19, 0x00	; 0
     d0e:	40 e0       	ldi	r20, 0x00	; 0
     d10:	50 e0       	ldi	r21, 0x00	; 0
     d12:	c8 01       	movw	r24, r16
     d14:	b7 01       	movw	r22, r14
     d16:	0e 94 54 0f 	call	0x1ea8	; 0x1ea8 <__udivmodsi4>
     d1a:	c9 01       	movw	r24, r18
     d1c:	da 01       	movw	r26, r20
     d1e:	9c 01       	movw	r18, r24
     d20:	ad 01       	movw	r20, r26
     d22:	0a c0       	rjmp	.+20     	; 0xd38 <Peripherals_ADC_Sample+0xb0>
  }
  else{
    Peripherals.StickyError = Peripherals.Error;
     d24:	80 93 32 01 	sts	0x0132, r24
    Peripherals.Error = 0;
     d28:	10 92 31 01 	sts	0x0131, r1
    Peripherals_ADC_Init();
     d2c:	0e 94 23 06 	call	0xc46	; 0xc46 <Peripherals_ADC_Init>
     d30:	20 e0       	ldi	r18, 0x00	; 0
     d32:	30 e0       	ldi	r19, 0x00	; 0
     d34:	40 e0       	ldi	r20, 0x00	; 0
     d36:	50 e0       	ldi	r21, 0x00	; 0
  }
  return (uint16_t)val;
}
     d38:	c9 01       	movw	r24, r18
     d3a:	1f 91       	pop	r17
     d3c:	0f 91       	pop	r16
     d3e:	ff 90       	pop	r15
     d40:	ef 90       	pop	r14
     d42:	df 90       	pop	r13
     d44:	08 95       	ret

00000d46 <Peripherals_Vin_Sense_Sample>:

void Peripherals_Vin_Sense_Sample(void){
  //Status bit 0 indicates Vinsense measurement is active
  Peripherals.Status    |= (1<<0);
     d46:	80 91 24 01 	lds	r24, 0x0124
     d4a:	81 60       	ori	r24, 0x01	; 1
     d4c:	80 93 24 01 	sts	0x0124, r24
  //Enable VinSense
  PORTD |= (1<<2);
     d50:	5a 9a       	sbi	0x0b, 2	; 11
  //Dummy ample to remove noise
  Peripherals_ADC_Sample(6, 2);
     d52:	86 e0       	ldi	r24, 0x06	; 6
     d54:	62 e0       	ldi	r22, 0x02	; 2
     d56:	0e 94 44 06 	call	0xc88	; 0xc88 <Peripherals_ADC_Sample>
  //Sample ADC
  Peripherals.VinRawADC  = Peripherals_ADC_Sample(6, 4);
     d5a:	86 e0       	ldi	r24, 0x06	; 6
     d5c:	64 e0       	ldi	r22, 0x04	; 4
     d5e:	0e 94 44 06 	call	0xc88	; 0xc88 <Peripherals_ADC_Sample>
     d62:	90 93 26 01 	sts	0x0126, r25
     d66:	80 93 25 01 	sts	0x0125, r24
  //Disable VinSense
  PORTD &=~(1<<2);
     d6a:	5a 98       	cbi	0x0b, 2	; 11
  Peripherals.VinSense   = PERIPHERAL_ADC_VREFINT_MV;
  //Voltage divider factor
  Peripherals.VinSense  *= PERIPHERAL_ADC_VIN_SCALING_FACTOR_X10;
  Peripherals.VinSense  *= Peripherals.VinRawADC;
  Peripherals.VinSense >>= 10;
  Peripherals.VinSense  /= 10;
     d6c:	a0 e0       	ldi	r26, 0x00	; 0
     d6e:	b0 e0       	ldi	r27, 0x00	; 0
     d70:	bc 01       	movw	r22, r24
     d72:	cd 01       	movw	r24, r26
     d74:	24 ec       	ldi	r18, 0xC4	; 196
     d76:	3f eb       	ldi	r19, 0xBF	; 191
     d78:	43 e0       	ldi	r20, 0x03	; 3
     d7a:	50 e0       	ldi	r21, 0x00	; 0
     d7c:	0e 94 35 0f 	call	0x1e6a	; 0x1e6a <__mulsi3>
     d80:	2a e0       	ldi	r18, 0x0A	; 10
     d82:	96 95       	lsr	r25
     d84:	87 95       	ror	r24
     d86:	77 95       	ror	r23
     d88:	67 95       	ror	r22
     d8a:	2a 95       	dec	r18
     d8c:	d1 f7       	brne	.-12     	; 0xd82 <Peripherals_Vin_Sense_Sample+0x3c>
     d8e:	2a e0       	ldi	r18, 0x0A	; 10
     d90:	30 e0       	ldi	r19, 0x00	; 0
     d92:	40 e0       	ldi	r20, 0x00	; 0
     d94:	50 e0       	ldi	r21, 0x00	; 0
     d96:	0e 94 54 0f 	call	0x1ea8	; 0x1ea8 <__udivmodsi4>
     d9a:	20 93 27 01 	sts	0x0127, r18
     d9e:	30 93 28 01 	sts	0x0128, r19
     da2:	40 93 29 01 	sts	0x0129, r20
     da6:	50 93 2a 01 	sts	0x012A, r21
  Peripherals.Status    &=~(1<<0);
     daa:	80 91 24 01 	lds	r24, 0x0124
     dae:	8e 7f       	andi	r24, 0xFE	; 254
     db0:	80 93 24 01 	sts	0x0124, r24
}
     db4:	08 95       	ret

00000db6 <Peripherals_V3V3_Sense_Sample>:

void Peripherals_V3V3_Sense_Sample(void){
  //Status bit 0 indicates V3V3 measurement is active
  Peripherals.Status    |= (1<<1);
     db6:	80 91 24 01 	lds	r24, 0x0124
     dba:	82 60       	ori	r24, 0x02	; 2
     dbc:	80 93 24 01 	sts	0x0124, r24
  //Dummy ample to remove noise
  Peripherals_ADC_Sample(7, 2);
     dc0:	87 e0       	ldi	r24, 0x07	; 7
     dc2:	62 e0       	ldi	r22, 0x02	; 2
     dc4:	0e 94 44 06 	call	0xc88	; 0xc88 <Peripherals_ADC_Sample>
  //Sample ADC
  Peripherals.V3V3RawADC = Peripherals_ADC_Sample(7, 4);
     dc8:	87 e0       	ldi	r24, 0x07	; 7
     dca:	64 e0       	ldi	r22, 0x04	; 4
     dcc:	0e 94 44 06 	call	0xc88	; 0xc88 <Peripherals_ADC_Sample>
     dd0:	90 93 2c 01 	sts	0x012C, r25
     dd4:	80 93 2b 01 	sts	0x012B, r24
  Peripherals.V3V3Sense  = PERIPHERAL_ADC_VREFINT_MV;
  //Voltage divider factor
  Peripherals.V3V3Sense  *= PERIPHERAL_ADC_V3V3_SCALING_FACTOR_X10;
  Peripherals.V3V3Sense  *= Peripherals.V3V3RawADC;
  Peripherals.V3V3Sense >>= 10;
  Peripherals.V3V3Sense  /= 10;
     dd8:	a0 e0       	ldi	r26, 0x00	; 0
     dda:	b0 e0       	ldi	r27, 0x00	; 0
     ddc:	bc 01       	movw	r22, r24
     dde:	cd 01       	movw	r24, r26
     de0:	2c eb       	ldi	r18, 0xBC	; 188
     de2:	36 ef       	ldi	r19, 0xF6	; 246
     de4:	41 e0       	ldi	r20, 0x01	; 1
     de6:	50 e0       	ldi	r21, 0x00	; 0
     de8:	0e 94 35 0f 	call	0x1e6a	; 0x1e6a <__mulsi3>
     dec:	3a e0       	ldi	r19, 0x0A	; 10
     dee:	96 95       	lsr	r25
     df0:	87 95       	ror	r24
     df2:	77 95       	ror	r23
     df4:	67 95       	ror	r22
     df6:	3a 95       	dec	r19
     df8:	d1 f7       	brne	.-12     	; 0xdee <Peripherals_V3V3_Sense_Sample+0x38>
     dfa:	2a e0       	ldi	r18, 0x0A	; 10
     dfc:	30 e0       	ldi	r19, 0x00	; 0
     dfe:	40 e0       	ldi	r20, 0x00	; 0
     e00:	50 e0       	ldi	r21, 0x00	; 0
     e02:	0e 94 54 0f 	call	0x1ea8	; 0x1ea8 <__udivmodsi4>
     e06:	20 93 2d 01 	sts	0x012D, r18
     e0a:	30 93 2e 01 	sts	0x012E, r19
     e0e:	40 93 2f 01 	sts	0x012F, r20
     e12:	50 93 30 01 	sts	0x0130, r21
  Peripherals.Status     &=~(1<<1);
     e16:	80 91 24 01 	lds	r24, 0x0124
     e1a:	8d 7f       	andi	r24, 0xFD	; 253
     e1c:	80 93 24 01 	sts	0x0124, r24
}
     e20:	08 95       	ret

00000e22 <Peripherals_Vin_RawADC_Get>:

uint16_t Peripherals_Vin_RawADC_Get(void){
  return Peripherals.VinRawADC;
}
     e22:	80 91 25 01 	lds	r24, 0x0125
     e26:	90 91 26 01 	lds	r25, 0x0126
     e2a:	08 95       	ret

00000e2c <Peripherals_Vin_Get>:

uint16_t Peripherals_Vin_Get(void){
  return (uint16_t)Peripherals.VinSense;
}
     e2c:	80 91 27 01 	lds	r24, 0x0127
     e30:	90 91 28 01 	lds	r25, 0x0128
     e34:	08 95       	ret

00000e36 <Peripherals_V3V3_RawADC_Get>:

uint16_t Peripherals_V3V3_RawADC_Get(void){
  return Peripherals.V3V3RawADC;
}
     e36:	80 91 2b 01 	lds	r24, 0x012B
     e3a:	90 91 2c 01 	lds	r25, 0x012C
     e3e:	08 95       	ret

00000e40 <Peripherals_V3V3_Get>:

uint16_t Peripherals_V3V3_Get(void){
  return (uint16_t)Peripherals.V3V3Sense;
}
     e40:	80 91 2d 01 	lds	r24, 0x012D
     e44:	90 91 2e 01 	lds	r25, 0x012E
     e48:	08 95       	ret

00000e4a <Peripherals_Analog_Temp_Get>:

int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}
     e4a:	80 e0       	ldi	r24, 0x00	; 0
     e4c:	90 e0       	ldi	r25, 0x00	; 0
     e4e:	08 95       	ret

00000e50 <Peripherals_Digital_RH_Get>:
int16_t Peripherals_Digital_Temp_Get(void){
  return Sensors_HDC1080_Temp_Get();
}

uint16_t Peripherals_Digital_RH_Get(void){
  return Sensors_HDC1080_RH_Get();
     e50:	0e 94 25 0a 	call	0x144a	; 0x144a <Sensors_HDC1080_RH_Get>
     e54:	08 95       	ret

00000e56 <Peripherals_Digital_Temp_Get>:
int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}

int16_t Peripherals_Digital_Temp_Get(void){
  return Sensors_HDC1080_Temp_Get();
     e56:	0e 94 20 0a 	call	0x1440	; 0x1440 <Sensors_HDC1080_Temp_Get>
}
     e5a:	08 95       	ret

00000e5c <RGB_Init>:


void RGB_Init(void){
    //LEDs are active low
    //Declare pins as output
    RGB_R_DDR  |= (1<<RGB_R_PIN);
     e5c:	55 9a       	sbi	0x0a, 5	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     e5e:	56 9a       	sbi	0x0a, 6	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     e60:	56 9a       	sbi	0x0a, 6	; 10
    
    //Set logic high to turn off
    RGB_R_PORT |= (1<<RGB_R_PIN);
     e62:	5d 9a       	sbi	0x0b, 5	; 11
    RGB_G_PORT |= (1<<RGB_G_PIN);
     e64:	5e 9a       	sbi	0x0b, 6	; 11
    RGB_B_PORT |= (1<<RGB_B_PIN);
     e66:	5f 9a       	sbi	0x0b, 7	; 11
}
     e68:	08 95       	ret

00000e6a <RGB_Set_State>:

void RGB_Set_State(uint8_t r, uint8_t g, uint8_t b){
    if(r == ON){
     e6a:	81 30       	cpi	r24, 0x01	; 1
     e6c:	11 f4       	brne	.+4      	; 0xe72 <RGB_Set_State+0x8>
        RGB_R_PORT &=~ (1<<RGB_R_PIN);
     e6e:	5d 98       	cbi	0x0b, 5	; 11
     e70:	01 c0       	rjmp	.+2      	; 0xe74 <RGB_Set_State+0xa>
    }
    else{
        RGB_R_PORT |=  (1<<RGB_R_PIN);
     e72:	5d 9a       	sbi	0x0b, 5	; 11
    }

    if(g == ON){
     e74:	61 30       	cpi	r22, 0x01	; 1
     e76:	11 f4       	brne	.+4      	; 0xe7c <RGB_Set_State+0x12>
        RGB_G_PORT &=~ (1<<RGB_G_PIN);
     e78:	5e 98       	cbi	0x0b, 6	; 11
     e7a:	01 c0       	rjmp	.+2      	; 0xe7e <RGB_Set_State+0x14>
    }
    else{
        RGB_G_PORT |=  (1<<RGB_G_PIN);
     e7c:	5e 9a       	sbi	0x0b, 6	; 11
    }

    if(b == ON){
     e7e:	41 30       	cpi	r20, 0x01	; 1
     e80:	11 f4       	brne	.+4      	; 0xe86 <RGB_Set_State+0x1c>
        RGB_B_PORT &=~ (1<<RGB_B_PIN);
     e82:	5f 98       	cbi	0x0b, 7	; 11
     e84:	08 95       	ret
    }
    else{
        RGB_B_PORT |=  (1<<RGB_B_PIN);
     e86:	5f 9a       	sbi	0x0b, 7	; 11
     e88:	08 95       	ret

00000e8a <Sensors_HDC1080_Struct_Init>:
hdc1080_t HDC1080;
ntc_t     NTC;


void Sensors_HDC1080_Struct_Init(void){
    HDC1080.Status = 0;
     e8a:	10 92 da 06 	sts	0x06DA, r1
    HDC1080.Address = 0;
     e8e:	10 92 de 06 	sts	0x06DE, r1
    HDC1080.LoopCnt = 0;
     e92:	10 92 e0 06 	sts	0x06E0, r1
     e96:	10 92 df 06 	sts	0x06DF, r1
    HDC1080.TempReg = 0;
     e9a:	10 92 e1 06 	sts	0x06E1, r1
     e9e:	10 92 e2 06 	sts	0x06E2, r1
     ea2:	10 92 e3 06 	sts	0x06E3, r1
     ea6:	10 92 e4 06 	sts	0x06E4, r1
    HDC1080.Temp = 0;
     eaa:	10 92 e6 06 	sts	0x06E6, r1
     eae:	10 92 e5 06 	sts	0x06E5, r1
    HDC1080.RHReg = 0;
     eb2:	10 92 e7 06 	sts	0x06E7, r1
     eb6:	10 92 e8 06 	sts	0x06E8, r1
     eba:	10 92 e9 06 	sts	0x06E9, r1
     ebe:	10 92 ea 06 	sts	0x06EA, r1
    HDC1080.RH = 0;
     ec2:	10 92 ec 06 	sts	0x06EC, r1
     ec6:	10 92 eb 06 	sts	0x06EB, r1
    HDC1080.TimeoutError = 0;
     eca:	10 92 ed 06 	sts	0x06ED, r1
    HDC1080.Error = 0;
     ece:	10 92 ee 06 	sts	0x06EE, r1
    HDC1080.StickyError = 0;
     ed2:	10 92 ef 06 	sts	0x06EF, r1
    NTC.RawADC = 0;
     ed6:	10 92 d2 06 	sts	0x06D2, r1
     eda:	10 92 d3 06 	sts	0x06D3, r1
     ede:	10 92 d4 06 	sts	0x06D4, r1
     ee2:	10 92 d5 06 	sts	0x06D5, r1
    NTC.Temp = 0;
     ee6:	10 92 d6 06 	sts	0x06D6, r1
     eea:	10 92 d7 06 	sts	0x06D7, r1
     eee:	10 92 d8 06 	sts	0x06D8, r1
     ef2:	10 92 d9 06 	sts	0x06D9, r1
}
     ef6:	08 95       	ret

00000ef8 <Sensors_Init>:

void Sensors_Init(void){
    Sensors_HDC1080_Struct_Init();
     ef8:	0e 94 45 07 	call	0xe8a	; 0xe8a <Sensors_HDC1080_Struct_Init>
    //Gated with PMOS, Output logic high to turn off
    SENSORS_PWR_EN_PORT |= (1<<SENSORS_PWR_EN_BP);
     efc:	5b 9a       	sbi	0x0b, 3	; 11
    //Declare as output pin
    SENSORS_PWR_EN_DDR  |= (1<<SENSORS_PWR_EN_BP);
     efe:	53 9a       	sbi	0x0a, 3	; 10
    //SCL as input, internal pull-up disabled, Software I2C
    SENSORS_HDC1080_SCL_PORT &=~ (1<<SENSORS_HDC1080_SCL_BP);
     f00:	45 98       	cbi	0x08, 5	; 8
    SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     f02:	3d 98       	cbi	0x07, 5	; 7
    //SDA as input, internal pull-up disabled, Software I2C
    SENSORS_HDC1080_SDA_PORT &=~ (1<<SENSORS_HDC1080_SDA_BP);
     f04:	44 98       	cbi	0x08, 4	; 8
    SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     f06:	3c 98       	cbi	0x07, 4	; 7
}
     f08:	08 95       	ret

00000f0a <Sensors_Power_Enable>:

void Sensors_Power_Enable(void){
    SENSORS_PWR_EN_PORT &=~ (1<<SENSORS_PWR_EN_BP);
     f0a:	5b 98       	cbi	0x0b, 3	; 11
}
     f0c:	08 95       	ret

00000f0e <Sensors_Power_Disable>:

void Sensors_Power_Disable(void){
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);
     f0e:	5b 9a       	sbi	0x0b, 3	; 11
}
     f10:	08 95       	ret

00000f12 <Sensors_I2C_SCL_State_Set>:

void Sensors_I2C_SCL_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     f12:	81 30       	cpi	r24, 0x01	; 1
     f14:	21 f4       	brne	.+8      	; 0xf1e <Sensors_I2C_SCL_State_Set+0xc>
        SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     f16:	3d 98       	cbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_HIGH;
     f18:	80 93 dc 06 	sts	0x06DC, r24
     f1c:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     f1e:	88 23       	and	r24, r24
     f20:	19 f4       	brne	.+6      	; 0xf28 <Sensors_I2C_SCL_State_Set+0x16>
        SENSORS_HDC1080_SCL_DDR  |=  (1<<SENSORS_HDC1080_SCL_BP);
     f22:	3d 9a       	sbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_LOW;
     f24:	10 92 dc 06 	sts	0x06DC, r1
     f28:	08 95       	ret

00000f2a <Sensors_I2C_SDA_State_Set>:
    }
}

void Sensors_I2C_SDA_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     f2a:	81 30       	cpi	r24, 0x01	; 1
     f2c:	21 f4       	brne	.+8      	; 0xf36 <Sensors_I2C_SDA_State_Set+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     f2e:	3c 98       	cbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_HIGH;
     f30:	80 93 dd 06 	sts	0x06DD, r24
     f34:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     f36:	88 23       	and	r24, r24
     f38:	19 f4       	brne	.+6      	; 0xf40 <Sensors_I2C_SDA_State_Set+0x16>
        SENSORS_HDC1080_SDA_DDR  |=  (1<<SENSORS_HDC1080_SDA_BP);
     f3a:	3c 9a       	sbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_LOW;
     f3c:	10 92 dd 06 	sts	0x06DD, r1
     f40:	08 95       	ret

00000f42 <Sensors_I2C_SDA_State_Get>:
    }
}

uint8_t Sensors_I2C_SDA_State_Get(void){
    if(SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)){
     f42:	3c 9b       	sbis	0x07, 4	; 7
     f44:	04 c0       	rjmp	.+8      	; 0xf4e <Sensors_I2C_SDA_State_Get+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     f46:	3c 98       	cbi	0x07, 4	; 7
     f48:	86 e0       	ldi	r24, 0x06	; 6
     f4a:	8a 95       	dec	r24
     f4c:	f1 f7       	brne	.-4      	; 0xf4a <Sensors_I2C_SDA_State_Get+0x8>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
    if(SENSORS_HDC1080_SDA_PIN & (1<<SENSORS_HDC1080_SDA_BP)){
     f4e:	86 b1       	in	r24, 0x06	; 6
     f50:	90 e0       	ldi	r25, 0x00	; 0
     f52:	24 e0       	ldi	r18, 0x04	; 4
     f54:	96 95       	lsr	r25
     f56:	87 95       	ror	r24
     f58:	2a 95       	dec	r18
     f5a:	e1 f7       	brne	.-8      	; 0xf54 <Sensors_I2C_SDA_State_Get+0x12>
        return LOGIC_HIGH;
    }
    else{
        return LOGIC_LOW;
    }
}
     f5c:	81 70       	andi	r24, 0x01	; 1
     f5e:	08 95       	ret

00000f60 <Sensors_I2C_Bus_Idle>:

uint8_t Sensors_I2C_Bus_Idle(void){
    if(  ((SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) == 0) && 
     f60:	3d 9b       	sbis	0x07, 5	; 7
     f62:	02 c0       	rjmp	.+4      	; 0xf68 <Sensors_I2C_Bus_Idle+0x8>
     f64:	80 e0       	ldi	r24, 0x00	; 0
     f66:	08 95       	ret
     f68:	87 b1       	in	r24, 0x07	; 7
     f6a:	82 95       	swap	r24
     f6c:	8f 70       	andi	r24, 0x0F	; 15
     f6e:	80 95       	com	r24
     f70:	81 70       	andi	r24, 0x01	; 1
         ((SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)) == 0) ){
        return TRUE;
    }
    return FALSE;
}
     f72:	08 95       	ret

00000f74 <Sensors_HDC1080_I2C_Start>:

void Sensors_HDC1080_I2C_Start(void){
     f74:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     f76:	80 91 ee 06 	lds	r24, 0x06EE
     f7a:	88 23       	and	r24, r24
     f7c:	c1 f4       	brne	.+48     	; 0xfae <Sensors_HDC1080_I2C_Start+0x3a>
        //Emulate stop condition
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     f7e:	81 e0       	ldi	r24, 0x01	; 1
     f80:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
     f84:	16 e0       	ldi	r17, 0x06	; 6
     f86:	81 2f       	mov	r24, r17
     f88:	8a 95       	dec	r24
     f8a:	f1 f7       	brne	.-4      	; 0xf88 <Sensors_HDC1080_I2C_Start+0x14>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     f8c:	81 e0       	ldi	r24, 0x01	; 1
     f8e:	0e 94 95 07 	call	0xf2a	; 0xf2a <Sensors_I2C_SDA_State_Set>
     f92:	81 2f       	mov	r24, r17
     f94:	8a 95       	dec	r24
     f96:	f1 f7       	brne	.-4      	; 0xf94 <Sensors_HDC1080_I2C_Start+0x20>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        //Send start condition
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     f98:	80 e0       	ldi	r24, 0x00	; 0
     f9a:	0e 94 95 07 	call	0xf2a	; 0xf2a <Sensors_I2C_SDA_State_Set>
     f9e:	81 2f       	mov	r24, r17
     fa0:	8a 95       	dec	r24
     fa2:	f1 f7       	brne	.-4      	; 0xfa0 <Sensors_HDC1080_I2C_Start+0x2c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     fa4:	80 e0       	ldi	r24, 0x00	; 0
     fa6:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
     faa:	1a 95       	dec	r17
     fac:	f1 f7       	brne	.-4      	; 0xfaa <Sensors_HDC1080_I2C_Start+0x36>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     fae:	1f 91       	pop	r17
     fb0:	08 95       	ret

00000fb2 <Sensors_HDC1080_I2C_Stop>:

void Sensors_HDC1080_I2C_Stop(void){
     fb2:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     fb4:	80 91 ee 06 	lds	r24, 0x06EE
     fb8:	88 23       	and	r24, r24
     fba:	d9 f4       	brne	.+54     	; 0xff2 <Sensors_HDC1080_I2C_Stop+0x40>
        //if SCL logic high
        if( (SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) == 0 ){
     fbc:	3d 99       	sbic	0x07, 5	; 7
     fbe:	05 c0       	rjmp	.+10     	; 0xfca <Sensors_HDC1080_I2C_Stop+0x18>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     fc0:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
     fc4:	82 e0       	ldi	r24, 0x02	; 2
     fc6:	8a 95       	dec	r24
     fc8:	f1 f7       	brne	.-4      	; 0xfc6 <Sensors_HDC1080_I2C_Stop+0x14>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        }
        //if SDA logic high
        if( (SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)) == 0 ){
     fca:	3c 99       	sbic	0x07, 4	; 7
     fcc:	06 c0       	rjmp	.+12     	; 0xfda <Sensors_HDC1080_I2C_Stop+0x28>
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     fce:	80 e0       	ldi	r24, 0x00	; 0
     fd0:	0e 94 95 07 	call	0xf2a	; 0xf2a <Sensors_I2C_SDA_State_Set>
     fd4:	82 e0       	ldi	r24, 0x02	; 2
     fd6:	8a 95       	dec	r24
     fd8:	f1 f7       	brne	.-4      	; 0xfd6 <Sensors_HDC1080_I2C_Stop+0x24>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        }
        //Send stop condition
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     fda:	81 e0       	ldi	r24, 0x01	; 1
     fdc:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
     fe0:	16 e0       	ldi	r17, 0x06	; 6
     fe2:	81 2f       	mov	r24, r17
     fe4:	8a 95       	dec	r24
     fe6:	f1 f7       	brne	.-4      	; 0xfe4 <Sensors_HDC1080_I2C_Stop+0x32>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     fe8:	81 e0       	ldi	r24, 0x01	; 1
     fea:	0e 94 95 07 	call	0xf2a	; 0xf2a <Sensors_I2C_SDA_State_Set>
     fee:	1a 95       	dec	r17
     ff0:	f1 f7       	brne	.-4      	; 0xfee <Sensors_HDC1080_I2C_Stop+0x3c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     ff2:	1f 91       	pop	r17
     ff4:	08 95       	ret

00000ff6 <Sensors_HDC1080_I2C_Forced_Stop>:

void Sensors_HDC1080_I2C_Forced_Stop(void){
     ff6:	1f 93       	push	r17
    if(HDC1080.Error != 0){
     ff8:	80 91 ee 06 	lds	r24, 0x06EE
     ffc:	88 23       	and	r24, r24
     ffe:	d9 f0       	breq	.+54     	; 0x1036 <Sensors_HDC1080_I2C_Forced_Stop+0x40>
        if ( Sensors_I2C_Bus_Idle() == FALSE ){
    1000:	0e 94 b0 07 	call	0xf60	; 0xf60 <Sensors_I2C_Bus_Idle>
    1004:	88 23       	and	r24, r24
    1006:	b9 f4       	brne	.+46     	; 0x1036 <Sensors_HDC1080_I2C_Forced_Stop+0x40>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    1008:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
    100c:	12 e0       	ldi	r17, 0x02	; 2
    100e:	81 2f       	mov	r24, r17
    1010:	8a 95       	dec	r24
    1012:	f1 f7       	brne	.-4      	; 0x1010 <Sensors_HDC1080_I2C_Forced_Stop+0x1a>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
    1014:	80 e0       	ldi	r24, 0x00	; 0
    1016:	0e 94 95 07 	call	0xf2a	; 0xf2a <Sensors_I2C_SDA_State_Set>
    101a:	1a 95       	dec	r17
    101c:	f1 f7       	brne	.-4      	; 0x101a <Sensors_HDC1080_I2C_Forced_Stop+0x24>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    101e:	81 e0       	ldi	r24, 0x01	; 1
    1020:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
    1024:	16 e0       	ldi	r17, 0x06	; 6
    1026:	81 2f       	mov	r24, r17
    1028:	8a 95       	dec	r24
    102a:	f1 f7       	brne	.-4      	; 0x1028 <Sensors_HDC1080_I2C_Forced_Stop+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
    102c:	81 e0       	ldi	r24, 0x01	; 1
    102e:	0e 94 95 07 	call	0xf2a	; 0xf2a <Sensors_I2C_SDA_State_Set>
    1032:	1a 95       	dec	r17
    1034:	f1 f7       	brne	.-4      	; 0x1032 <Sensors_HDC1080_I2C_Forced_Stop+0x3c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
    }
}
    1036:	1f 91       	pop	r17
    1038:	08 95       	ret

0000103a <Sensors_HDC1080_I2C_Send>:

void Sensors_HDC1080_I2C_Send(uint8_t addr){
    103a:	ff 92       	push	r15
    103c:	0f 93       	push	r16
    103e:	1f 93       	push	r17
    1040:	08 2f       	mov	r16, r24
    if(HDC1080.Error == 0){
    1042:	80 91 ee 06 	lds	r24, 0x06EE
    1046:	88 23       	and	r24, r24
    1048:	f1 f4       	brne	.+60     	; 0x1086 <Sensors_HDC1080_I2C_Send+0x4c>
    104a:	10 e0       	ldi	r17, 0x00	; 0
    104c:	36 e0       	ldi	r19, 0x06	; 6
    104e:	f3 2e       	mov	r15, r19
        for(uint8_t i = 0; i < 8; i++){
            if(addr & 0x80){
    1050:	07 ff       	sbrs	r16, 7
    1052:	02 c0       	rjmp	.+4      	; 0x1058 <Sensors_HDC1080_I2C_Send+0x1e>
                Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
    1054:	81 e0       	ldi	r24, 0x01	; 1
    1056:	01 c0       	rjmp	.+2      	; 0x105a <Sensors_HDC1080_I2C_Send+0x20>
            }
            else{
                Sensors_I2C_SDA_State_Set(LOGIC_LOW);
    1058:	80 e0       	ldi	r24, 0x00	; 0
    105a:	0e 94 95 07 	call	0xf2a	; 0xf2a <Sensors_I2C_SDA_State_Set>
    105e:	8f 2d       	mov	r24, r15
    1060:	8a 95       	dec	r24
    1062:	f1 f7       	brne	.-4      	; 0x1060 <Sensors_HDC1080_I2C_Send+0x26>
            }
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    1064:	81 e0       	ldi	r24, 0x01	; 1
    1066:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
    106a:	8f 2d       	mov	r24, r15
    106c:	8a 95       	dec	r24
    106e:	f1 f7       	brne	.-4      	; 0x106c <Sensors_HDC1080_I2C_Send+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    1070:	80 e0       	ldi	r24, 0x00	; 0
    1072:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
    1076:	8f 2d       	mov	r24, r15
    1078:	8a 95       	dec	r24
    107a:	f1 f7       	brne	.-4      	; 0x1078 <Sensors_HDC1080_I2C_Send+0x3e>
    }
}

void Sensors_HDC1080_I2C_Send(uint8_t addr){
    if(HDC1080.Error == 0){
        for(uint8_t i = 0; i < 8; i++){
    107c:	1f 5f       	subi	r17, 0xFF	; 255
    107e:	18 30       	cpi	r17, 0x08	; 8
    1080:	11 f0       	breq	.+4      	; 0x1086 <Sensors_HDC1080_I2C_Send+0x4c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            addr <<= 1;
    1082:	00 0f       	add	r16, r16
    1084:	e5 cf       	rjmp	.-54     	; 0x1050 <Sensors_HDC1080_I2C_Send+0x16>
        }
    }
}
    1086:	1f 91       	pop	r17
    1088:	0f 91       	pop	r16
    108a:	ff 90       	pop	r15
    108c:	08 95       	ret

0000108e <Sensors_HDC1080_I2C_Receive>:

uint8_t Sensors_HDC1080_I2C_Receive(void){
    108e:	ff 92       	push	r15
    1090:	0f 93       	push	r16
    1092:	1f 93       	push	r17
    uint8_t val = 0;
    if(HDC1080.Error == 0){
    1094:	80 91 ee 06 	lds	r24, 0x06EE
    1098:	88 23       	and	r24, r24
    109a:	11 f0       	breq	.+4      	; 0x10a0 <Sensors_HDC1080_I2C_Receive+0x12>
    109c:	10 e0       	ldi	r17, 0x00	; 0
    109e:	1f c0       	rjmp	.+62     	; 0x10de <Sensors_HDC1080_I2C_Receive+0x50>
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
    10a0:	81 e0       	ldi	r24, 0x01	; 1
    10a2:	0e 94 95 07 	call	0xf2a	; 0xf2a <Sensors_I2C_SDA_State_Set>
    10a6:	86 e0       	ldi	r24, 0x06	; 6
    10a8:	8a 95       	dec	r24
    10aa:	f1 f7       	brne	.-4      	; 0x10a8 <Sensors_HDC1080_I2C_Receive+0x1a>
    10ac:	10 e0       	ldi	r17, 0x00	; 0
    10ae:	00 e0       	ldi	r16, 0x00	; 0
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i = 0; i < 8; i++){
            val <<= 1;
    10b0:	46 e0       	ldi	r20, 0x06	; 6
    10b2:	f4 2e       	mov	r15, r20
    10b4:	11 0f       	add	r17, r17
            if(Sensors_I2C_SDA_State_Get() == LOGIC_HIGH){
    10b6:	0e 94 a1 07 	call	0xf42	; 0xf42 <Sensors_I2C_SDA_State_Get>
    10ba:	81 30       	cpi	r24, 0x01	; 1
    10bc:	09 f4       	brne	.+2      	; 0x10c0 <Sensors_HDC1080_I2C_Receive+0x32>
                val |= 1;
    10be:	11 60       	ori	r17, 0x01	; 1
            }
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    10c0:	81 e0       	ldi	r24, 0x01	; 1
    10c2:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
    10c6:	8f 2d       	mov	r24, r15
    10c8:	8a 95       	dec	r24
    10ca:	f1 f7       	brne	.-4      	; 0x10c8 <Sensors_HDC1080_I2C_Receive+0x3a>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    10cc:	80 e0       	ldi	r24, 0x00	; 0
    10ce:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
    10d2:	8f 2d       	mov	r24, r15
    10d4:	8a 95       	dec	r24
    10d6:	f1 f7       	brne	.-4      	; 0x10d4 <Sensors_HDC1080_I2C_Receive+0x46>
    uint8_t val = 0;
    if(HDC1080.Error == 0){
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i = 0; i < 8; i++){
    10d8:	0f 5f       	subi	r16, 0xFF	; 255
    10da:	08 30       	cpi	r16, 0x08	; 8
    10dc:	59 f7       	brne	.-42     	; 0x10b4 <Sensors_HDC1080_I2C_Receive+0x26>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
    }
    return val;
}
    10de:	81 2f       	mov	r24, r17
    10e0:	1f 91       	pop	r17
    10e2:	0f 91       	pop	r16
    10e4:	ff 90       	pop	r15
    10e6:	08 95       	ret

000010e8 <Sensors_HDC1080_I2C_Check_Ack>:

void Sensors_HDC1080_I2C_Check_Ack(void){
    10e8:	1f 93       	push	r17
    if(HDC1080.Error == 0){
    10ea:	80 91 ee 06 	lds	r24, 0x06EE
    10ee:	88 23       	and	r24, r24
    10f0:	f9 f4       	brne	.+62     	; 0x1130 <Sensors_HDC1080_I2C_Check_Ack+0x48>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
    10f2:	81 e0       	ldi	r24, 0x01	; 1
    10f4:	0e 94 95 07 	call	0xf2a	; 0xf2a <Sensors_I2C_SDA_State_Set>
    10f8:	12 e0       	ldi	r17, 0x02	; 2
    10fa:	81 2f       	mov	r24, r17
    10fc:	8a 95       	dec	r24
    10fe:	f1 f7       	brne	.-4      	; 0x10fc <Sensors_HDC1080_I2C_Check_Ack+0x14>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    1100:	81 e0       	ldi	r24, 0x01	; 1
    1102:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
    1106:	1a 95       	dec	r17
    1108:	f1 f7       	brne	.-4      	; 0x1106 <Sensors_HDC1080_I2C_Check_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        if(Sensors_I2C_SDA_State_Get() == LOGIC_LOW){
    110a:	0e 94 a1 07 	call	0xf42	; 0xf42 <Sensors_I2C_SDA_State_Get>
    110e:	88 23       	and	r24, r24
    1110:	21 f4       	brne	.+8      	; 0x111a <Sensors_HDC1080_I2C_Check_Ack+0x32>
            HDC1080.AckStatus = TRUE;
    1112:	81 e0       	ldi	r24, 0x01	; 1
    1114:	80 93 db 06 	sts	0x06DB, r24
    1118:	02 c0       	rjmp	.+4      	; 0x111e <Sensors_HDC1080_I2C_Check_Ack+0x36>
        }
        else{
            HDC1080.AckStatus = FALSE;
    111a:	10 92 db 06 	sts	0x06DB, r1
    111e:	12 e0       	ldi	r17, 0x02	; 2
    1120:	81 2f       	mov	r24, r17
    1122:	8a 95       	dec	r24
    1124:	f1 f7       	brne	.-4      	; 0x1122 <Sensors_HDC1080_I2C_Check_Ack+0x3a>
        }
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    1126:	80 e0       	ldi	r24, 0x00	; 0
    1128:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
    112c:	1a 95       	dec	r17
    112e:	f1 f7       	brne	.-4      	; 0x112c <Sensors_HDC1080_I2C_Check_Ack+0x44>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
    1130:	1f 91       	pop	r17
    1132:	08 95       	ret

00001134 <Sensors_HDC1080_I2C_Send_Ack>:

void Sensors_HDC1080_I2C_Send_Ack(void){
    1134:	1f 93       	push	r17
    if(HDC1080.Error == 0){
    1136:	80 91 ee 06 	lds	r24, 0x06EE
    113a:	88 23       	and	r24, r24
    113c:	a1 f4       	brne	.+40     	; 0x1166 <Sensors_HDC1080_I2C_Send_Ack+0x32>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
    113e:	0e 94 95 07 	call	0xf2a	; 0xf2a <Sensors_I2C_SDA_State_Set>
    1142:	12 e0       	ldi	r17, 0x02	; 2
    1144:	81 2f       	mov	r24, r17
    1146:	8a 95       	dec	r24
    1148:	f1 f7       	brne	.-4      	; 0x1146 <Sensors_HDC1080_I2C_Send_Ack+0x12>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    114a:	81 e0       	ldi	r24, 0x01	; 1
    114c:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
    1150:	81 2f       	mov	r24, r17
    1152:	8a 95       	dec	r24
    1154:	f1 f7       	brne	.-4      	; 0x1152 <Sensors_HDC1080_I2C_Send_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    1156:	81 2f       	mov	r24, r17
    1158:	8a 95       	dec	r24
    115a:	f1 f7       	brne	.-4      	; 0x1158 <Sensors_HDC1080_I2C_Send_Ack+0x24>
    115c:	80 e0       	ldi	r24, 0x00	; 0
    115e:	0e 94 89 07 	call	0xf12	; 0xf12 <Sensors_I2C_SCL_State_Set>
    1162:	1a 95       	dec	r17
    1164:	f1 f7       	brne	.-4      	; 0x1162 <Sensors_HDC1080_I2C_Send_Ack+0x2e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
    1166:	1f 91       	pop	r17
    1168:	08 95       	ret

0000116a <Sensors_HDC1080_Slave_Addr_Send>:

uint8_t Sensors_HDC1080_Slave_Addr_Send(uint8_t addr){
    116a:	0f 93       	push	r16
    116c:	1f 93       	push	r17
    116e:	08 2f       	mov	r16, r24
    1170:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t cnt = 0, sts;
    while(1){
        Sensors_HDC1080_I2C_Start();
    1172:	0e 94 ba 07 	call	0xf74	; 0xf74 <Sensors_HDC1080_I2C_Start>
        Sensors_HDC1080_I2C_Send( addr );
    1176:	80 2f       	mov	r24, r16
    1178:	0e 94 1d 08 	call	0x103a	; 0x103a <Sensors_HDC1080_I2C_Send>
        Sensors_HDC1080_I2C_Check_Ack();
    117c:	0e 94 74 08 	call	0x10e8	; 0x10e8 <Sensors_HDC1080_I2C_Check_Ack>
        if(HDC1080.AckStatus == FALSE){
    1180:	80 91 db 06 	lds	r24, 0x06DB
    1184:	88 23       	and	r24, r24
    1186:	11 f0       	breq	.+4      	; 0x118c <Sensors_HDC1080_Slave_Addr_Send+0x22>
    1188:	81 e0       	ldi	r24, 0x01	; 1
    118a:	09 c0       	rjmp	.+18     	; 0x119e <Sensors_HDC1080_Slave_Addr_Send+0x34>
            Sensors_HDC1080_I2C_Stop();
    118c:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <Sensors_HDC1080_I2C_Stop>
            cnt++;
    1190:	1f 5f       	subi	r17, 0xFF	; 255
            if(cnt > SENSORS_HDC1080_ACK_MAX_RETRY){
    1192:	1f 31       	cpi	r17, 0x1F	; 31
    1194:	71 f7       	brne	.-36     	; 0x1172 <Sensors_HDC1080_Slave_Addr_Send+0x8>
                //Set error flag to stop next communications
                HDC1080.Error = SENSOR_ERROR_I2C_ADDR_W_NACK;
    1196:	81 e0       	ldi	r24, 0x01	; 1
    1198:	80 93 ee 06 	sts	0x06EE, r24
    119c:	80 e0       	ldi	r24, 0x00	; 0
            sts = SUCCESSFUL;
            break;
        }
    }
    return sts;
}
    119e:	1f 91       	pop	r17
    11a0:	0f 91       	pop	r16
    11a2:	08 95       	ret

000011a4 <Sensors_HDC1080_Config>:

void Sensors_HDC1080_Config(uint8_t type){
    11a4:	ff 92       	push	r15
    11a6:	0f 93       	push	r16
    11a8:	1f 93       	push	r17
    11aa:	18 2f       	mov	r17, r24
    //Config sensor
    uint8_t sts;
    Sensors_HDC1080_Slave_Addr_Send(SENSORS_HDC1080_ADDR << 1);
    11ac:	80 e8       	ldi	r24, 0x80	; 128
    11ae:	0e 94 b5 08 	call	0x116a	; 0x116a <Sensors_HDC1080_Slave_Addr_Send>
    Sensors_HDC1080_I2C_Send(0x02);
    11b2:	82 e0       	ldi	r24, 0x02	; 2
    11b4:	0e 94 1d 08 	call	0x103a	; 0x103a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    11b8:	0e 94 74 08 	call	0x10e8	; 0x10e8 <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    11bc:	f0 90 db 06 	lds	r15, 0x06DB
    Sensors_HDC1080_I2C_Send(type);
    11c0:	81 2f       	mov	r24, r17
    11c2:	0e 94 1d 08 	call	0x103a	; 0x103a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    11c6:	0e 94 74 08 	call	0x10e8	; 0x10e8 <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    11ca:	00 91 db 06 	lds	r16, 0x06DB
    Sensors_HDC1080_I2C_Send(0x00);
    11ce:	80 e0       	ldi	r24, 0x00	; 0
    11d0:	0e 94 1d 08 	call	0x103a	; 0x103a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    11d4:	0e 94 74 08 	call	0x10e8	; 0x10e8 <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 2;
    11d8:	10 91 db 06 	lds	r17, 0x06DB
    Sensors_HDC1080_I2C_Stop();
    11dc:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x07) ){
    11e0:	80 91 ee 06 	lds	r24, 0x06EE
    11e4:	88 23       	and	r24, r24
    11e6:	51 f4       	brne	.+20     	; 0x11fc <Sensors_HDC1080_Config+0x58>
    11e8:	00 0f       	add	r16, r16
    11ea:	11 0f       	add	r17, r17
    11ec:	11 0f       	add	r17, r17
    11ee:	10 2b       	or	r17, r16
    11f0:	1f 29       	or	r17, r15
    11f2:	17 30       	cpi	r17, 0x07	; 7
    11f4:	19 f0       	breq	.+6      	; 0x11fc <Sensors_HDC1080_Config+0x58>
        HDC1080.Error = SENSOR_ERROR_I2C_CONFIG_FAILED;
    11f6:	85 e0       	ldi	r24, 0x05	; 5
    11f8:	80 93 ee 06 	sts	0x06EE, r24
    }
}
    11fc:	1f 91       	pop	r17
    11fe:	0f 91       	pop	r16
    1200:	ff 90       	pop	r15
    1202:	08 95       	ret

00001204 <Sensors_Sample_Temp_RH>:

void Sensors_Sample_Temp_RH(void){
    1204:	ef 92       	push	r14
    1206:	ff 92       	push	r15
    1208:	0f 93       	push	r16
    120a:	1f 93       	push	r17
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    120c:	80 e2       	ldi	r24, 0x20	; 32
    120e:	9e e4       	ldi	r25, 0x4E	; 78
    1210:	01 97       	sbiw	r24, 0x01	; 1
    1212:	f1 f7       	brne	.-4      	; 0x1210 <Sensors_Sample_Temp_RH+0xc>

    //Wait until sensor is ready
    _delay_ms(SENSORS_HDC1080_POWER_UP_DELAY);
    
    //Clear all errors
    HDC1080.Error = 0;
    1214:	10 92 ee 06 	sts	0x06EE, r1
    //Config HDC1080, 1->Temp_RH, 0->Temp/RH
    Sensors_HDC1080_Config(0);
    1218:	80 e0       	ldi	r24, 0x00	; 0
    121a:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <Sensors_HDC1080_Config>
    
    //Trigger Temp measurement
    Sensors_HDC1080_I2C_Start();
    121e:	0e 94 ba 07 	call	0xf74	; 0xf74 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send(SENSORS_HDC1080_ADDR << 1);
    1222:	80 e8       	ldi	r24, 0x80	; 128
    1224:	0e 94 1d 08 	call	0x103a	; 0x103a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    1228:	0e 94 74 08 	call	0x10e8	; 0x10e8 <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    122c:	e0 90 db 06 	lds	r14, 0x06DB
    Sensors_HDC1080_I2C_Send(0x00);
    1230:	80 e0       	ldi	r24, 0x00	; 0
    1232:	0e 94 1d 08 	call	0x103a	; 0x103a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    1236:	0e 94 74 08 	call	0x10e8	; 0x10e8 <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    123a:	10 91 db 06 	lds	r17, 0x06DB
    Sensors_HDC1080_I2C_Stop();
    123e:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x03) ){
    1242:	80 91 ee 06 	lds	r24, 0x06EE
    1246:	88 23       	and	r24, r24
    1248:	39 f4       	brne	.+14     	; 0x1258 <Sensors_Sample_Temp_RH+0x54>
    124a:	11 0f       	add	r17, r17
    124c:	1e 29       	or	r17, r14
    124e:	13 30       	cpi	r17, 0x03	; 3
    1250:	19 f0       	breq	.+6      	; 0x1258 <Sensors_Sample_Temp_RH+0x54>
        HDC1080.Error = SENSOR_ERROR_I2C_TEMP_MES_TRIG_FAILED;
    1252:	86 e0       	ldi	r24, 0x06	; 6
    1254:	80 93 ee 06 	sts	0x06EE, r24
    1258:	80 e7       	ldi	r24, 0x70	; 112
    125a:	97 e1       	ldi	r25, 0x17	; 23
    125c:	01 97       	sbiw	r24, 0x01	; 1
    125e:	f1 f7       	brne	.-4      	; 0x125c <Sensors_Sample_Temp_RH+0x58>

    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    
    //Read Temp
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    1260:	81 e8       	ldi	r24, 0x81	; 129
    1262:	0e 94 b5 08 	call	0x116a	; 0x116a <Sensors_HDC1080_Slave_Addr_Send>
    //Read temp result registers
    HDC1080.TempReg = Sensors_HDC1080_I2C_Receive();
    1266:	0e 94 47 08 	call	0x108e	; 0x108e <Sensors_HDC1080_I2C_Receive>
    126a:	90 e0       	ldi	r25, 0x00	; 0
    126c:	a0 e0       	ldi	r26, 0x00	; 0
    126e:	b0 e0       	ldi	r27, 0x00	; 0
    1270:	80 93 e1 06 	sts	0x06E1, r24
    1274:	90 93 e2 06 	sts	0x06E2, r25
    1278:	a0 93 e3 06 	sts	0x06E3, r26
    127c:	b0 93 e4 06 	sts	0x06E4, r27
    Sensors_HDC1080_I2C_Send_Ack();
    1280:	0e 94 9a 08 	call	0x1134	; 0x1134 <Sensors_HDC1080_I2C_Send_Ack>
    HDC1080.TempReg <<= 8;
    1284:	e0 90 e1 06 	lds	r14, 0x06E1
    1288:	f0 90 e2 06 	lds	r15, 0x06E2
    128c:	00 91 e3 06 	lds	r16, 0x06E3
    1290:	10 91 e4 06 	lds	r17, 0x06E4
    1294:	10 2f       	mov	r17, r16
    1296:	0f 2d       	mov	r16, r15
    1298:	fe 2c       	mov	r15, r14
    129a:	ee 24       	eor	r14, r14
    129c:	e0 92 e1 06 	sts	0x06E1, r14
    12a0:	f0 92 e2 06 	sts	0x06E2, r15
    12a4:	00 93 e3 06 	sts	0x06E3, r16
    12a8:	10 93 e4 06 	sts	0x06E4, r17
    HDC1080.TempReg |= Sensors_HDC1080_I2C_Receive();
    12ac:	0e 94 47 08 	call	0x108e	; 0x108e <Sensors_HDC1080_I2C_Receive>
    12b0:	90 e0       	ldi	r25, 0x00	; 0
    12b2:	a0 e0       	ldi	r26, 0x00	; 0
    12b4:	b0 e0       	ldi	r27, 0x00	; 0
    12b6:	8e 29       	or	r24, r14
    12b8:	9f 29       	or	r25, r15
    12ba:	a0 2b       	or	r26, r16
    12bc:	b1 2b       	or	r27, r17
    12be:	80 93 e1 06 	sts	0x06E1, r24
    12c2:	90 93 e2 06 	sts	0x06E2, r25
    12c6:	a0 93 e3 06 	sts	0x06E3, r26
    12ca:	b0 93 e4 06 	sts	0x06E4, r27
    //Send NACK
    Sensors_HDC1080_I2C_Check_Ack();
    12ce:	0e 94 74 08 	call	0x10e8	; 0x10e8 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    12d2:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <Sensors_HDC1080_I2C_Stop>



    //Trigger RH measurement
    Sensors_HDC1080_I2C_Start();
    12d6:	0e 94 ba 07 	call	0xf74	; 0xf74 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send(SENSORS_HDC1080_ADDR << 1);
    12da:	80 e8       	ldi	r24, 0x80	; 128
    12dc:	0e 94 1d 08 	call	0x103a	; 0x103a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    12e0:	0e 94 74 08 	call	0x10e8	; 0x10e8 <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    12e4:	e0 90 db 06 	lds	r14, 0x06DB
    Sensors_HDC1080_I2C_Send(0x01);
    12e8:	81 e0       	ldi	r24, 0x01	; 1
    12ea:	0e 94 1d 08 	call	0x103a	; 0x103a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    12ee:	0e 94 74 08 	call	0x10e8	; 0x10e8 <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    12f2:	10 91 db 06 	lds	r17, 0x06DB
    Sensors_HDC1080_I2C_Stop();
    12f6:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x03) ){
    12fa:	80 91 ee 06 	lds	r24, 0x06EE
    12fe:	88 23       	and	r24, r24
    1300:	39 f4       	brne	.+14     	; 0x1310 <Sensors_Sample_Temp_RH+0x10c>
    1302:	11 0f       	add	r17, r17
    1304:	1e 29       	or	r17, r14
    1306:	13 30       	cpi	r17, 0x03	; 3
    1308:	19 f0       	breq	.+6      	; 0x1310 <Sensors_Sample_Temp_RH+0x10c>
        HDC1080.Error = SENSOR_ERROR_I2C_RH_MES_TRIG_FAILED;
    130a:	87 e0       	ldi	r24, 0x07	; 7
    130c:	80 93 ee 06 	sts	0x06EE, r24
    1310:	80 e7       	ldi	r24, 0x70	; 112
    1312:	97 e1       	ldi	r25, 0x17	; 23
    1314:	01 97       	sbiw	r24, 0x01	; 1
    1316:	f1 f7       	brne	.-4      	; 0x1314 <Sensors_Sample_Temp_RH+0x110>

    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    1318:	81 e8       	ldi	r24, 0x81	; 129
    131a:	0e 94 b5 08 	call	0x116a	; 0x116a <Sensors_HDC1080_Slave_Addr_Send>
    //Read RH result registers
    HDC1080.RHReg = Sensors_HDC1080_I2C_Receive();
    131e:	0e 94 47 08 	call	0x108e	; 0x108e <Sensors_HDC1080_I2C_Receive>
    1322:	90 e0       	ldi	r25, 0x00	; 0
    1324:	a0 e0       	ldi	r26, 0x00	; 0
    1326:	b0 e0       	ldi	r27, 0x00	; 0
    1328:	80 93 e7 06 	sts	0x06E7, r24
    132c:	90 93 e8 06 	sts	0x06E8, r25
    1330:	a0 93 e9 06 	sts	0x06E9, r26
    1334:	b0 93 ea 06 	sts	0x06EA, r27
    Sensors_HDC1080_I2C_Send_Ack();
    1338:	0e 94 9a 08 	call	0x1134	; 0x1134 <Sensors_HDC1080_I2C_Send_Ack>
    HDC1080.RHReg <<= 8;
    133c:	e0 90 e7 06 	lds	r14, 0x06E7
    1340:	f0 90 e8 06 	lds	r15, 0x06E8
    1344:	00 91 e9 06 	lds	r16, 0x06E9
    1348:	10 91 ea 06 	lds	r17, 0x06EA
    134c:	10 2f       	mov	r17, r16
    134e:	0f 2d       	mov	r16, r15
    1350:	fe 2c       	mov	r15, r14
    1352:	ee 24       	eor	r14, r14
    1354:	e0 92 e7 06 	sts	0x06E7, r14
    1358:	f0 92 e8 06 	sts	0x06E8, r15
    135c:	00 93 e9 06 	sts	0x06E9, r16
    1360:	10 93 ea 06 	sts	0x06EA, r17
    HDC1080.RHReg |= Sensors_HDC1080_I2C_Receive();
    1364:	0e 94 47 08 	call	0x108e	; 0x108e <Sensors_HDC1080_I2C_Receive>
    1368:	90 e0       	ldi	r25, 0x00	; 0
    136a:	a0 e0       	ldi	r26, 0x00	; 0
    136c:	b0 e0       	ldi	r27, 0x00	; 0
    136e:	8e 29       	or	r24, r14
    1370:	9f 29       	or	r25, r15
    1372:	a0 2b       	or	r26, r16
    1374:	b1 2b       	or	r27, r17
    1376:	80 93 e7 06 	sts	0x06E7, r24
    137a:	90 93 e8 06 	sts	0x06E8, r25
    137e:	a0 93 e9 06 	sts	0x06E9, r26
    1382:	b0 93 ea 06 	sts	0x06EA, r27
    Sensors_HDC1080_I2C_Check_Ack();
    1386:	0e 94 74 08 	call	0x10e8	; 0x10e8 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    138a:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <Sensors_HDC1080_I2C_Stop>

    //Send forced stop if necessary
    Sensors_HDC1080_I2C_Forced_Stop();
    138e:	0e 94 fb 07 	call	0xff6	; 0xff6 <Sensors_HDC1080_I2C_Forced_Stop>
}
    1392:	1f 91       	pop	r17
    1394:	0f 91       	pop	r16
    1396:	ff 90       	pop	r15
    1398:	ef 90       	pop	r14
    139a:	08 95       	ret

0000139c <Sensors_HDC1080_Calculate>:

void Sensors_HDC1080_Calculate(void){
    //Check errors and calculate
    if(HDC1080.Error == 0){
    139c:	80 91 ee 06 	lds	r24, 0x06EE
    13a0:	88 23       	and	r24, r24
    13a2:	e9 f5       	brne	.+122    	; 0x141e <Sensors_HDC1080_Calculate+0x82>
        //Temp result is x10
        HDC1080.TempReg *= 1650;
        HDC1080.TempReg /= 65536;
    13a4:	60 91 e1 06 	lds	r22, 0x06E1
    13a8:	70 91 e2 06 	lds	r23, 0x06E2
    13ac:	80 91 e3 06 	lds	r24, 0x06E3
    13b0:	90 91 e4 06 	lds	r25, 0x06E4
    13b4:	22 e7       	ldi	r18, 0x72	; 114
    13b6:	36 e0       	ldi	r19, 0x06	; 6
    13b8:	40 e0       	ldi	r20, 0x00	; 0
    13ba:	50 e0       	ldi	r21, 0x00	; 0
    13bc:	0e 94 35 0f 	call	0x1e6a	; 0x1e6a <__mulsi3>
    13c0:	bc 01       	movw	r22, r24
    13c2:	88 27       	eor	r24, r24
    13c4:	99 27       	eor	r25, r25
    13c6:	60 93 e1 06 	sts	0x06E1, r22
    13ca:	70 93 e2 06 	sts	0x06E2, r23
    13ce:	80 93 e3 06 	sts	0x06E3, r24
    13d2:	90 93 e4 06 	sts	0x06E4, r25
        HDC1080.Temp  = (int16_t) HDC1080.TempReg;
        HDC1080.Temp -= 400;
    13d6:	60 59       	subi	r22, 0x90	; 144
    13d8:	71 40       	sbci	r23, 0x01	; 1
    13da:	70 93 e6 06 	sts	0x06E6, r23
    13de:	60 93 e5 06 	sts	0x06E5, r22

        //RH value in %
        HDC1080.RHReg *= 100;
        HDC1080.RHReg /= 65536;
    13e2:	60 91 e7 06 	lds	r22, 0x06E7
    13e6:	70 91 e8 06 	lds	r23, 0x06E8
    13ea:	80 91 e9 06 	lds	r24, 0x06E9
    13ee:	90 91 ea 06 	lds	r25, 0x06EA
    13f2:	24 e6       	ldi	r18, 0x64	; 100
    13f4:	30 e0       	ldi	r19, 0x00	; 0
    13f6:	40 e0       	ldi	r20, 0x00	; 0
    13f8:	50 e0       	ldi	r21, 0x00	; 0
    13fa:	0e 94 35 0f 	call	0x1e6a	; 0x1e6a <__mulsi3>
    13fe:	bc 01       	movw	r22, r24
    1400:	88 27       	eor	r24, r24
    1402:	99 27       	eor	r25, r25
    1404:	60 93 e7 06 	sts	0x06E7, r22
    1408:	70 93 e8 06 	sts	0x06E8, r23
    140c:	80 93 e9 06 	sts	0x06E9, r24
    1410:	90 93 ea 06 	sts	0x06EA, r25
        HDC1080.RH = (uint16_t)HDC1080.RHReg;
    1414:	70 93 ec 06 	sts	0x06EC, r23
    1418:	60 93 eb 06 	sts	0x06EB, r22
    141c:	08 95       	ret
    }
    else{
        HDC1080.StickyError = HDC1080.Error;
    141e:	80 93 ef 06 	sts	0x06EF, r24
        HDC1080.Error = 0;
    1422:	10 92 ee 06 	sts	0x06EE, r1
    1426:	08 95       	ret

00001428 <Sensors_HDC1080_Address_Get>:
}


uint8_t Sensors_HDC1080_Address_Get(void){
  return HDC1080.Address;
}
    1428:	80 91 de 06 	lds	r24, 0x06DE
    142c:	08 95       	ret

0000142e <Sensors_HDC1080_Status_Get>:

uint8_t Sensors_HDC1080_Status_Get(void){
  return HDC1080.Status;
}
    142e:	80 91 da 06 	lds	r24, 0x06DA
    1432:	08 95       	ret

00001434 <Sensors_HDC1080_Error_Get>:

uint8_t Sensors_HDC1080_Error_Get(void){
  return HDC1080.Error;
}
    1434:	80 91 ee 06 	lds	r24, 0x06EE
    1438:	08 95       	ret

0000143a <Sensors_HDC1080_Sticky_Error_Get>:

uint8_t Sensors_HDC1080_Sticky_Error_Get(void){
  return HDC1080.StickyError;
}
    143a:	80 91 ef 06 	lds	r24, 0x06EF
    143e:	08 95       	ret

00001440 <Sensors_HDC1080_Temp_Get>:

int16_t Sensors_HDC1080_Temp_Get(void){
    return HDC1080.Temp;
}
    1440:	80 91 e5 06 	lds	r24, 0x06E5
    1444:	90 91 e6 06 	lds	r25, 0x06E6
    1448:	08 95       	ret

0000144a <Sensors_HDC1080_RH_Get>:

uint16_t Sensors_HDC1080_RH_Get(void){
    return HDC1080.RH;
}
    144a:	80 91 eb 06 	lds	r24, 0x06EB
    144e:	90 91 ec 06 	lds	r25, 0x06EC
    1452:	08 95       	ret

00001454 <Sensors_NTC_Temp_Get>:

int16_t Sensors_NTC_Temp_Get(void){
    return NTC.Temp;
    1454:	80 91 d6 06 	lds	r24, 0x06D6
    1458:	90 91 d7 06 	lds	r25, 0x06D7
    145c:	08 95       	ret

0000145e <__vector_7>:
		RETI                                              ;return from interrupt  (  4 clocks) 
#elif defined(KER_TIMER2_AS_TICK_SRC) || defined(KER_TIMER2_ASYNC_AS_TICK_SRC)                 
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    145e:	20 91 53 00 	lds	r18, 0x0053
    1462:	2e 7f       	andi	r18, 0xFE	; 254
    1464:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    1468:	0f 92       	push	r0
    146a:	0f b6       	in	r0, 0x3f	; 63
    146c:	0f 92       	push	r0
    146e:	1f 92       	push	r1
    1470:	11 24       	eor	r1, r1
    1472:	2f 92       	push	r2
    1474:	3f 92       	push	r3
    1476:	4f 92       	push	r4
    1478:	5f 92       	push	r5
    147a:	6f 92       	push	r6
    147c:	7f 92       	push	r7
    147e:	8f 92       	push	r8
    1480:	9f 92       	push	r9
    1482:	af 92       	push	r10
    1484:	bf 92       	push	r11
    1486:	cf 92       	push	r12
    1488:	df 92       	push	r13
    148a:	ef 92       	push	r14
    148c:	ff 92       	push	r15
    148e:	0f 93       	push	r16
    1490:	1f 93       	push	r17
    1492:	2f 93       	push	r18
    1494:	3f 93       	push	r19
    1496:	4f 93       	push	r20
    1498:	5f 93       	push	r21
    149a:	6f 93       	push	r22
    149c:	7f 93       	push	r23
    149e:	8f 93       	push	r24
    14a0:	9f 93       	push	r25
    14a2:	af 93       	push	r26
    14a4:	bf 93       	push	r27
    14a6:	cf 93       	push	r28
    14a8:	df 93       	push	r29
    14aa:	ef 93       	push	r30
    14ac:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    14ae:	e3 e4       	ldi	r30, 0x43	; 67
    14b0:	f1 e0       	ldi	r31, 0x01	; 1
    14b2:	20 91 3a 01 	lds	r18, 0x013A
    14b6:	22 0f       	add	r18, r18
    14b8:	e2 0f       	add	r30, r18
    14ba:	20 e0       	ldi	r18, 0x00	; 0
    14bc:	f2 1f       	adc	r31, r18
    14be:	2d b7       	in	r18, 0x3d	; 61
    14c0:	3e b7       	in	r19, 0x3e	; 62
    14c2:	20 83       	st	Z, r18
    14c4:	31 83       	std	Z+1, r19	; 0x01
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    14c6:	21 e0       	ldi	r18, 0x01	; 1
    14c8:	30 91 33 01 	lds	r19, 0x0133
    14cc:	32 0f       	add	r19, r18
    14ce:	30 93 33 01 	sts	0x0133, r19
    14d2:	20 e0       	ldi	r18, 0x00	; 0
    14d4:	30 91 34 01 	lds	r19, 0x0134
    14d8:	32 1f       	adc	r19, r18
    14da:	30 93 34 01 	sts	0x0134, r19
    14de:	30 91 35 01 	lds	r19, 0x0135
    14e2:	32 1f       	adc	r19, r18
    14e4:	30 93 35 01 	sts	0x0135, r19
    14e8:	30 91 36 01 	lds	r19, 0x0136
    14ec:	32 1f       	adc	r19, r18
    14ee:	30 93 36 01 	sts	0x0136, r19
    14f2:	30 91 37 01 	lds	r19, 0x0137
    14f6:	32 1f       	adc	r19, r18
    14f8:	30 93 37 01 	sts	0x0137, r19
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    14fc:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    14fe:	2f ef       	ldi	r18, 0xFF	; 255
    1500:	20 93 3c 01 	sts	0x013C, r18
    1504:	20 e0       	ldi	r18, 0x00	; 0
    1506:	20 93 3d 01 	sts	0x013D, r18
    150a:	58 2f       	mov	r21, r24

0000150c <_KER_SCH_LOOP8>:
    150c:	20 93 3a 01 	sts	0x013A, r18
    1510:	85 2f       	mov	r24, r21
    1512:	e9 e7       	ldi	r30, 0x79	; 121
    1514:	f1 e0       	ldi	r31, 0x01	; 1
    1516:	20 91 3a 01 	lds	r18, 0x013A
    151a:	22 0f       	add	r18, r18
    151c:	e2 0f       	add	r30, r18
    151e:	20 e0       	ldi	r18, 0x00	; 0
    1520:	f2 1f       	adc	r31, r18
    1522:	20 81       	ld	r18, Z
    1524:	31 81       	ldd	r19, Z+1	; 0x01
    1526:	42 2f       	mov	r20, r18
    1528:	43 2b       	or	r20, r19
    152a:	59 f0       	breq	.+22     	; 0x1542 <_VAL_NULL9>
    152c:	81 30       	cpi	r24, 0x01	; 1
    152e:	99 f0       	breq	.+38     	; 0x1556 <_VAL_NOT_NULL9>
    1530:	41 e0       	ldi	r20, 0x01	; 1
    1532:	24 1b       	sub	r18, r20
    1534:	40 e0       	ldi	r20, 0x00	; 0
    1536:	34 0b       	sbc	r19, r20
    1538:	20 83       	st	Z, r18
    153a:	31 83       	std	Z+1, r19	; 0x01
    153c:	42 2f       	mov	r20, r18
    153e:	43 2b       	or	r20, r19
    1540:	51 f4       	brne	.+20     	; 0x1556 <_VAL_NOT_NULL9>

00001542 <_VAL_NULL9>:
    1542:	e5 e6       	ldi	r30, 0x65	; 101
    1544:	f1 e0       	ldi	r31, 0x01	; 1
    1546:	20 91 3a 01 	lds	r18, 0x013A
    154a:	e2 0f       	add	r30, r18
    154c:	20 e0       	ldi	r18, 0x00	; 0
    154e:	f2 1f       	adc	r31, r18
    1550:	81 e0       	ldi	r24, 0x01	; 1
    1552:	80 83       	st	Z, r24
    1554:	08 c0       	rjmp	.+16     	; 0x1566 <_EXIT_SLP_TIME9>

00001556 <_VAL_NOT_NULL9>:
    1556:	e5 e6       	ldi	r30, 0x65	; 101
    1558:	f1 e0       	ldi	r31, 0x01	; 1
    155a:	20 91 3a 01 	lds	r18, 0x013A
    155e:	e2 0f       	add	r30, r18
    1560:	20 e0       	ldi	r18, 0x00	; 0
    1562:	f2 1f       	adc	r31, r18
    1564:	80 81       	ld	r24, Z

00001566 <_EXIT_SLP_TIME9>:
    1566:	81 30       	cpi	r24, 0x01	; 1
    1568:	19 f0       	breq	.+6      	; 0x1570 <_KER_CALC_PRIO8>
    156a:	84 30       	cpi	r24, 0x04	; 4
    156c:	09 f0       	breq	.+2      	; 0x1570 <_KER_CALC_PRIO8>
    156e:	12 c0       	rjmp	.+36     	; 0x1594 <_KER_SCH_NEXT8>

00001570 <_KER_CALC_PRIO8>:
    1570:	ef e6       	ldi	r30, 0x6F	; 111
    1572:	f1 e0       	ldi	r31, 0x01	; 1
    1574:	20 e0       	ldi	r18, 0x00	; 0
    1576:	80 91 3a 01 	lds	r24, 0x013A
    157a:	e8 0f       	add	r30, r24
    157c:	f2 1f       	adc	r31, r18
    157e:	80 81       	ld	r24, Z
    1580:	20 91 3c 01 	lds	r18, 0x013C
    1584:	82 17       	cp	r24, r18
    1586:	30 f4       	brcc	.+12     	; 0x1594 <_KER_SCH_NEXT8>
    1588:	80 93 3c 01 	sts	0x013C, r24
    158c:	20 91 3a 01 	lds	r18, 0x013A
    1590:	20 93 3d 01 	sts	0x013D, r18

00001594 <_KER_SCH_NEXT8>:
    1594:	20 91 3a 01 	lds	r18, 0x013A
    1598:	23 95       	inc	r18
    159a:	30 91 3b 01 	lds	r19, 0x013B
    159e:	23 17       	cp	r18, r19
    15a0:	08 f4       	brcc	.+2      	; 0x15a4 <_KER_SCH_EXIT8>
    15a2:	b4 cf       	rjmp	.-152    	; 0x150c <_KER_SCH_LOOP8>

000015a4 <_KER_SCH_EXIT8>:
    15a4:	20 91 3d 01 	lds	r18, 0x013D
    15a8:	20 93 3a 01 	sts	0x013A, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    15ac:	20 91 3a 01 	lds	r18, 0x013A
    15b0:	22 23       	and	r18, r18
    15b2:	29 f0       	breq	.+10     	; 0x15be <_KER_USG_TICK14>
    15b4:	20 91 3f 01 	lds	r18, 0x013F
    15b8:	23 95       	inc	r18
    15ba:	20 93 3f 01 	sts	0x013F, r18

000015be <_KER_USG_TICK14>:
    15be:	20 91 3e 01 	lds	r18, 0x013E
    15c2:	23 95       	inc	r18
    15c4:	24 36       	cpi	r18, 0x64	; 100
    15c6:	40 f0       	brcs	.+16     	; 0x15d8 <_KER_USG_UTC_SV14>
    15c8:	20 e0       	ldi	r18, 0x00	; 0
    15ca:	30 91 3f 01 	lds	r19, 0x013F
    15ce:	30 93 40 01 	sts	0x0140, r19
    15d2:	30 e0       	ldi	r19, 0x00	; 0
    15d4:	30 93 3f 01 	sts	0x013F, r19

000015d8 <_KER_USG_UTC_SV14>:
    15d8:	20 93 3e 01 	sts	0x013E, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    15dc:	e3 e4       	ldi	r30, 0x43	; 67
    15de:	f1 e0       	ldi	r31, 0x01	; 1
    15e0:	20 91 3a 01 	lds	r18, 0x013A
    15e4:	22 0f       	add	r18, r18
    15e6:	e2 0f       	add	r30, r18
    15e8:	20 e0       	ldi	r18, 0x00	; 0
    15ea:	f2 1f       	adc	r31, r18
    15ec:	20 81       	ld	r18, Z
    15ee:	31 81       	ldd	r19, Z+1	; 0x01
    15f0:	2d bf       	out	0x3d, r18	; 61
    15f2:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    15f4:	ff 91       	pop	r31
    15f6:	ef 91       	pop	r30
    15f8:	df 91       	pop	r29
    15fa:	cf 91       	pop	r28
    15fc:	bf 91       	pop	r27
    15fe:	af 91       	pop	r26
    1600:	9f 91       	pop	r25
    1602:	8f 91       	pop	r24
    1604:	7f 91       	pop	r23
    1606:	6f 91       	pop	r22
    1608:	5f 91       	pop	r21
    160a:	4f 91       	pop	r20
    160c:	3f 91       	pop	r19
    160e:	2f 91       	pop	r18
    1610:	1f 91       	pop	r17
    1612:	0f 91       	pop	r16
    1614:	ff 90       	pop	r15
    1616:	ef 90       	pop	r14
    1618:	df 90       	pop	r13
    161a:	cf 90       	pop	r12
    161c:	bf 90       	pop	r11
    161e:	af 90       	pop	r10
    1620:	9f 90       	pop	r9
    1622:	8f 90       	pop	r8
    1624:	7f 90       	pop	r7
    1626:	6f 90       	pop	r6
    1628:	5f 90       	pop	r5
    162a:	4f 90       	pop	r4
    162c:	3f 90       	pop	r3
    162e:	2f 90       	pop	r2
    1630:	1f 90       	pop	r1
    1632:	0f 90       	pop	r0
    1634:	0f be       	out	0x3f, r0	; 63
    1636:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    1638:	18 95       	reti

0000163a <Kernel_Tick_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_Tick_Init:                                         ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
    163a:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    163c:	a0 91 57 01 	lds	r26, 0x0157
    1640:	b0 91 58 01 	lds	r27, 0x0158
    1644:	2d b7       	in	r18, 0x3d	; 61
    1646:	3e b7       	in	r19, 0x3e	; 62
    1648:	2d 93       	st	X+, r18
    164a:	3d 93       	st	X+, r19
    164c:	ed 93       	st	X+, r30
    164e:	fd 93       	st	X+, r31
    1650:	a0 93 57 01 	sts	0x0157, r26
    1654:	b0 93 58 01 	sts	0x0158, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
    1658:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
    165a:	20 93 33 01 	sts	0x0133, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
    165e:	20 93 34 01 	sts	0x0134, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
    1662:	20 93 35 01 	sts	0x0135, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
    1666:	20 93 36 01 	sts	0x0136, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
    166a:	20 93 37 01 	sts	0x0137, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
    166e:	20 93 38 01 	sts	0x0138, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
    1672:	20 93 39 01 	sts	0x0139, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
    1676:	20 93 3a 01 	sts	0x013A, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
    167a:	20 93 3b 01 	sts	0x013B, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
    167e:	20 93 3c 01 	sts	0x013C, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
    1682:	20 93 3d 01 	sts	0x013D, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    1686:	20 93 3e 01 	sts	0x013E, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    168a:	20 93 3f 01 	sts	0x013F, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    168e:	20 93 40 01 	sts	0x0140, r18
		;clear all timer registers                                                             
        #ifdef KER_WDT_AS_TICK_SRC                                                             
		KER_WDT_DISABLE                                                                        
		#elif defined(KER_TIMER2_AS_TICK_SRC) || defined(KER_TIMER2_ASYNC_AS_TICK_SRC)         
        KER_TIMER2_DISABLE                                                                     
    1692:	20 e0       	ldi	r18, 0x00	; 0
    1694:	20 93 70 00 	sts	0x0070, r18
    1698:	20 e0       	ldi	r18, 0x00	; 0
    169a:	20 93 b1 00 	sts	0x00B1, r18
    169e:	20 e0       	ldi	r18, 0x00	; 0
    16a0:	20 93 b6 00 	sts	0x00B6, r18
    16a4:	20 e0       	ldi	r18, 0x00	; 0
    16a6:	20 93 b4 00 	sts	0x00B4, r18
    16aa:	20 93 b2 00 	sts	0x00B2, r18
		#else                                                                                  
		KER_TIMER2_DISABLE                                                                     
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    16ae:	80 93 38 01 	sts	0x0138, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    16b2:	60 93 39 01 	sts	0x0139, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    16b6:	a0 91 57 01 	lds	r26, 0x0157
    16ba:	b0 91 58 01 	lds	r27, 0x0158
    16be:	fe 91       	ld	r31, -X
    16c0:	ee 91       	ld	r30, -X
    16c2:	3e 91       	ld	r19, -X
    16c4:	2e 91       	ld	r18, -X
    16c6:	2d bf       	out	0x3d, r18	; 61
    16c8:	3e bf       	out	0x3e, r19	; 62
    16ca:	a0 93 57 01 	sts	0x0157, r26
    16ce:	b0 93 58 01 	sts	0x0158, r27
		RET                                               ;return from subroutine (  4 clocks) 
    16d2:	08 95       	ret

000016d4 <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    16d4:	a0 91 57 01 	lds	r26, 0x0157
    16d8:	b0 91 58 01 	lds	r27, 0x0158
    16dc:	2d b7       	in	r18, 0x3d	; 61
    16de:	3e b7       	in	r19, 0x3e	; 62
    16e0:	2d 93       	st	X+, r18
    16e2:	3d 93       	st	X+, r19
    16e4:	ed 93       	st	X+, r30
    16e6:	fd 93       	st	X+, r31
    16e8:	a0 93 57 01 	sts	0x0157, r26
    16ec:	b0 93 58 01 	sts	0x0158, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   R30                , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    16f0:	ef e6       	ldi	r30, 0x6F	; 111
		LDI   R31                , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    16f2:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    16f4:	20 91 3a 01 	lds	r18, 0x013A
    16f8:	e2 0f       	add	r30, r18
    16fa:	20 e0       	ldi	r18, 0x00	; 0
    16fc:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    16fe:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1700:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1702:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1704:	20 91 3a 01 	lds	r18, 0x013A
    1708:	e2 0f       	add	r30, r18
    170a:	20 e0       	ldi	r18, 0x00	; 0
    170c:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    170e:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    1710:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1712:	20 91 3a 01 	lds	r18, 0x013A
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1716:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    1718:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    171a:	23 9f       	mul	r18, r19
		MOV   R30                , R0                     ;load multiplied low    (  1 clocks) 
    171c:	e0 2d       	mov	r30, r0
		MOV   R31                , R1                     ;load multiplied high   (  1 clocks) 
    171e:	f1 2d       	mov	r31, r1
		SBIW  R30                , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    1720:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    1722:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    1724:	2d e8       	ldi	r18, 0x8D	; 141
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    1726:	31 e0       	ldi	r19, 0x01	; 1
		ADD   R30                , R18                    ;add low bytes          (  1 clock ) 
    1728:	e2 0f       	add	r30, r18
		ADC   R31                , R19                    ;add high bytes+carry   (  1 clock ) 
    172a:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , R30                    ;load SPL               (  1 clock ) 
    172c:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , R31                    ;load SPH               (  1 clock ) 
    172e:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    1730:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    1732:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    1734:	0f 92       	push	r0
    1736:	0f b6       	in	r0, 0x3f	; 63
    1738:	0f 92       	push	r0
    173a:	1f 92       	push	r1
    173c:	11 24       	eor	r1, r1
    173e:	2f 92       	push	r2
    1740:	3f 92       	push	r3
    1742:	4f 92       	push	r4
    1744:	5f 92       	push	r5
    1746:	6f 92       	push	r6
    1748:	7f 92       	push	r7
    174a:	8f 92       	push	r8
    174c:	9f 92       	push	r9
    174e:	af 92       	push	r10
    1750:	bf 92       	push	r11
    1752:	cf 92       	push	r12
    1754:	df 92       	push	r13
    1756:	ef 92       	push	r14
    1758:	ff 92       	push	r15
    175a:	0f 93       	push	r16
    175c:	1f 93       	push	r17
    175e:	2f 93       	push	r18
    1760:	3f 93       	push	r19
    1762:	4f 93       	push	r20
    1764:	5f 93       	push	r21
    1766:	6f 93       	push	r22
    1768:	7f 93       	push	r23
    176a:	8f 93       	push	r24
    176c:	9f 93       	push	r25
    176e:	af 93       	push	r26
    1770:	bf 93       	push	r27
    1772:	cf 93       	push	r28
    1774:	df 93       	push	r29
    1776:	ef 93       	push	r30
    1778:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    177a:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    177c:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    177e:	40 91 3a 01 	lds	r20, 0x013A
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    1782:	44 0f       	add	r20, r20
		LDI   R30                , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    1784:	e3 e4       	ldi	r30, 0x43	; 67
		LDI   R31                , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    1786:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   R30                , R20                    ;add offset to array    (  1 clock ) 
    1788:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    178a:	40 e0       	ldi	r20, 0x00	; 0
		ADC   R31                , R20                    ;add carry if any       (  1 clock ) 
    178c:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    178e:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    1790:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1792:	20 91 3a 01 	lds	r18, 0x013A
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1796:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    1798:	20 93 3a 01 	sts	0x013A, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    179c:	20 91 3b 01 	lds	r18, 0x013B
		INC   R18                                         ;increment ntask        (  1 clock ) 
    17a0:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    17a2:	20 93 3b 01 	sts	0x013B, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    17a6:	a0 91 57 01 	lds	r26, 0x0157
    17aa:	b0 91 58 01 	lds	r27, 0x0158
    17ae:	fe 91       	ld	r31, -X
    17b0:	ee 91       	ld	r30, -X
    17b2:	3e 91       	ld	r19, -X
    17b4:	2e 91       	ld	r18, -X
    17b6:	2d bf       	out	0x3d, r18	; 61
    17b8:	3e bf       	out	0x3e, r19	; 62
    17ba:	a0 93 57 01 	sts	0x0157, r26
    17be:	b0 93 58 01 	sts	0x0158, r27
		RET                                               ;return from subroutine (  4 clocks) 
    17c2:	08 95       	ret

000017c4 <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    17c4:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    17c6:	2f ef       	ldi	r18, 0xFF	; 255
    17c8:	20 93 3c 01 	sts	0x013C, r18
    17cc:	20 e0       	ldi	r18, 0x00	; 0
    17ce:	20 93 3d 01 	sts	0x013D, r18
    17d2:	58 2f       	mov	r21, r24

000017d4 <_KER_SCH_LOOP32>:
    17d4:	20 93 3a 01 	sts	0x013A, r18
    17d8:	85 2f       	mov	r24, r21
    17da:	e9 e7       	ldi	r30, 0x79	; 121
    17dc:	f1 e0       	ldi	r31, 0x01	; 1
    17de:	20 91 3a 01 	lds	r18, 0x013A
    17e2:	22 0f       	add	r18, r18
    17e4:	e2 0f       	add	r30, r18
    17e6:	20 e0       	ldi	r18, 0x00	; 0
    17e8:	f2 1f       	adc	r31, r18
    17ea:	20 81       	ld	r18, Z
    17ec:	31 81       	ldd	r19, Z+1	; 0x01
    17ee:	42 2f       	mov	r20, r18
    17f0:	43 2b       	or	r20, r19
    17f2:	59 f0       	breq	.+22     	; 0x180a <_VAL_NULL33>
    17f4:	81 30       	cpi	r24, 0x01	; 1
    17f6:	99 f0       	breq	.+38     	; 0x181e <_VAL_NOT_NULL33>
    17f8:	41 e0       	ldi	r20, 0x01	; 1
    17fa:	24 1b       	sub	r18, r20
    17fc:	40 e0       	ldi	r20, 0x00	; 0
    17fe:	34 0b       	sbc	r19, r20
    1800:	20 83       	st	Z, r18
    1802:	31 83       	std	Z+1, r19	; 0x01
    1804:	42 2f       	mov	r20, r18
    1806:	43 2b       	or	r20, r19
    1808:	51 f4       	brne	.+20     	; 0x181e <_VAL_NOT_NULL33>

0000180a <_VAL_NULL33>:
    180a:	e5 e6       	ldi	r30, 0x65	; 101
    180c:	f1 e0       	ldi	r31, 0x01	; 1
    180e:	20 91 3a 01 	lds	r18, 0x013A
    1812:	e2 0f       	add	r30, r18
    1814:	20 e0       	ldi	r18, 0x00	; 0
    1816:	f2 1f       	adc	r31, r18
    1818:	81 e0       	ldi	r24, 0x01	; 1
    181a:	80 83       	st	Z, r24
    181c:	08 c0       	rjmp	.+16     	; 0x182e <_EXIT_SLP_TIME33>

0000181e <_VAL_NOT_NULL33>:
    181e:	e5 e6       	ldi	r30, 0x65	; 101
    1820:	f1 e0       	ldi	r31, 0x01	; 1
    1822:	20 91 3a 01 	lds	r18, 0x013A
    1826:	e2 0f       	add	r30, r18
    1828:	20 e0       	ldi	r18, 0x00	; 0
    182a:	f2 1f       	adc	r31, r18
    182c:	80 81       	ld	r24, Z

0000182e <_EXIT_SLP_TIME33>:
    182e:	81 30       	cpi	r24, 0x01	; 1
    1830:	19 f0       	breq	.+6      	; 0x1838 <_KER_CALC_PRIO32>
    1832:	84 30       	cpi	r24, 0x04	; 4
    1834:	09 f0       	breq	.+2      	; 0x1838 <_KER_CALC_PRIO32>
    1836:	12 c0       	rjmp	.+36     	; 0x185c <_KER_SCH_NEXT32>

00001838 <_KER_CALC_PRIO32>:
    1838:	ef e6       	ldi	r30, 0x6F	; 111
    183a:	f1 e0       	ldi	r31, 0x01	; 1
    183c:	20 e0       	ldi	r18, 0x00	; 0
    183e:	80 91 3a 01 	lds	r24, 0x013A
    1842:	e8 0f       	add	r30, r24
    1844:	f2 1f       	adc	r31, r18
    1846:	80 81       	ld	r24, Z
    1848:	20 91 3c 01 	lds	r18, 0x013C
    184c:	82 17       	cp	r24, r18
    184e:	30 f4       	brcc	.+12     	; 0x185c <_KER_SCH_NEXT32>
    1850:	80 93 3c 01 	sts	0x013C, r24
    1854:	20 91 3a 01 	lds	r18, 0x013A
    1858:	20 93 3d 01 	sts	0x013D, r18

0000185c <_KER_SCH_NEXT32>:
    185c:	20 91 3a 01 	lds	r18, 0x013A
    1860:	23 95       	inc	r18
    1862:	30 91 3b 01 	lds	r19, 0x013B
    1866:	23 17       	cp	r18, r19
    1868:	08 f4       	brcc	.+2      	; 0x186c <_KER_SCH_EXIT32>
    186a:	b4 cf       	rjmp	.-152    	; 0x17d4 <_KER_SCH_LOOP32>

0000186c <_KER_SCH_EXIT32>:
    186c:	20 91 3d 01 	lds	r18, 0x013D
    1870:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1874:	e3 e4       	ldi	r30, 0x43	; 67
    1876:	f1 e0       	ldi	r31, 0x01	; 1
    1878:	20 91 3a 01 	lds	r18, 0x013A
    187c:	22 0f       	add	r18, r18
    187e:	e2 0f       	add	r30, r18
    1880:	20 e0       	ldi	r18, 0x00	; 0
    1882:	f2 1f       	adc	r31, r18
    1884:	20 81       	ld	r18, Z
    1886:	31 81       	ldd	r19, Z+1	; 0x01
    1888:	2d bf       	out	0x3d, r18	; 61
    188a:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    188c:	ff 91       	pop	r31
    188e:	ef 91       	pop	r30
    1890:	df 91       	pop	r29
    1892:	cf 91       	pop	r28
    1894:	bf 91       	pop	r27
    1896:	af 91       	pop	r26
    1898:	9f 91       	pop	r25
    189a:	8f 91       	pop	r24
    189c:	7f 91       	pop	r23
    189e:	6f 91       	pop	r22
    18a0:	5f 91       	pop	r21
    18a2:	4f 91       	pop	r20
    18a4:	3f 91       	pop	r19
    18a6:	2f 91       	pop	r18
    18a8:	1f 91       	pop	r17
    18aa:	0f 91       	pop	r16
    18ac:	ff 90       	pop	r15
    18ae:	ef 90       	pop	r14
    18b0:	df 90       	pop	r13
    18b2:	cf 90       	pop	r12
    18b4:	bf 90       	pop	r11
    18b6:	af 90       	pop	r10
    18b8:	9f 90       	pop	r9
    18ba:	8f 90       	pop	r8
    18bc:	7f 90       	pop	r7
    18be:	6f 90       	pop	r6
    18c0:	5f 90       	pop	r5
    18c2:	4f 90       	pop	r4
    18c4:	3f 90       	pop	r3
    18c6:	2f 90       	pop	r2
    18c8:	1f 90       	pop	r1
    18ca:	0f 90       	pop	r0
    18cc:	0f be       	out	0x3f, r0	; 63
    18ce:	0f 90       	pop	r0
    18d0:	78 94       	sei
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
    18d2:	20 e0       	ldi	r18, 0x00	; 0
    18d4:	20 93 70 00 	sts	0x0070, r18
    18d8:	20 e2       	ldi	r18, 0x20	; 32
    18da:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
		LDI   R19                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
		#elif defined(KER_TOSC_TICK_500MS)                                                     
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		LDI   R19                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#elif defined(KER_TOSC_TICK_1000MS)                                                    
    18de:	20 e8       	ldi	r18, 0x80	; 128
    18e0:	36 e0       	ldi	r19, 0x06	; 6
    18e2:	20 93 b3 00 	sts	0x00B3, r18
    18e6:	20 e0       	ldi	r18, 0x00	; 0
    18e8:	20 93 b4 00 	sts	0x00B4, r18
    18ec:	22 e0       	ldi	r18, 0x02	; 2
    18ee:	20 93 b0 00 	sts	0x00B0, r18
    18f2:	30 93 b1 00 	sts	0x00B1, r19
    18f6:	20 e0       	ldi	r18, 0x00	; 0
    18f8:	20 93 b2 00 	sts	0x00B2, r18

000018fc <_KER_TC2_AUB44>:
    18fc:	20 91 b6 00 	lds	r18, 0x00B6
    1900:	22 70       	andi	r18, 0x02	; 2
    1902:	e1 f7       	brne	.-8      	; 0x18fc <_KER_TC2_AUB44>

00001904 <_KER_TC2_BUB44>:
    1904:	20 91 b6 00 	lds	r18, 0x00B6
    1908:	21 70       	andi	r18, 0x01	; 1
    190a:	e1 f7       	brne	.-8      	; 0x1904 <_KER_TC2_BUB44>

0000190c <_KER_OC2_AUB44>:
    190c:	20 91 b6 00 	lds	r18, 0x00B6
    1910:	28 70       	andi	r18, 0x08	; 8
    1912:	e1 f7       	brne	.-8      	; 0x190c <_KER_OC2_AUB44>

00001914 <_KER_OC2_BUB44>:
    1914:	20 91 b6 00 	lds	r18, 0x00B6
    1918:	24 70       	andi	r18, 0x04	; 4
    191a:	e1 f7       	brne	.-8      	; 0x1914 <_KER_OC2_BUB44>

0000191c <_KER_TC2_UB44>:
    191c:	20 91 b6 00 	lds	r18, 0x00B6
    1920:	20 71       	andi	r18, 0x10	; 16
    1922:	e1 f7       	brne	.-8      	; 0x191c <_KER_TC2_UB44>

00001924 <_KER_TC2_TOV244>:
    1924:	20 91 37 00 	lds	r18, 0x0037
    1928:	21 70       	andi	r18, 0x01	; 1
    192a:	19 f0       	breq	.+6      	; 0x1932 <_KER_TC2_OCF2A44>
    192c:	21 e0       	ldi	r18, 0x01	; 1
    192e:	20 93 37 00 	sts	0x0037, r18

00001932 <_KER_TC2_OCF2A44>:
    1932:	20 91 37 00 	lds	r18, 0x0037
    1936:	22 70       	andi	r18, 0x02	; 2
    1938:	19 f0       	breq	.+6      	; 0x1940 <_KER_TC2_OCF2B44>
    193a:	22 e0       	ldi	r18, 0x02	; 2
    193c:	20 93 37 00 	sts	0x0037, r18

00001940 <_KER_TC2_OCF2B44>:
    1940:	20 91 37 00 	lds	r18, 0x0037
    1944:	24 70       	andi	r18, 0x04	; 4
    1946:	19 f0       	breq	.+6      	; 0x194e <_KER_TC2_INTEN44>
    1948:	24 e0       	ldi	r18, 0x04	; 4
    194a:	20 93 37 00 	sts	0x0037, r18

0000194e <_KER_TC2_INTEN44>:
    194e:	22 e0       	ldi	r18, 0x02	; 2
    1950:	20 93 70 00 	sts	0x0070, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    1954:	08 95       	ret

00001956 <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    1956:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    1958:	29 e5       	ldi	r18, 0x59	; 89
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    195a:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    195c:	20 93 57 01 	sts	0x0157, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    1960:	30 93 58 01 	sts	0x0158, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1964:	a0 91 57 01 	lds	r26, 0x0157
    1968:	b0 91 58 01 	lds	r27, 0x0158
    196c:	2d b7       	in	r18, 0x3d	; 61
    196e:	3e b7       	in	r19, 0x3e	; 62
    1970:	2d 93       	st	X+, r18
    1972:	3d 93       	st	X+, r19
    1974:	ed 93       	st	X+, r30
    1976:	fd 93       	st	X+, r31
    1978:	a0 93 57 01 	sts	0x0157, r26
    197c:	b0 93 58 01 	sts	0x0158, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x04                   ;set prescaler          (  1 clock ) 
    1980:	84 e0       	ldi	r24, 0x04	; 4
		LDI   R22                , 0x7D                   ;set reload val         (  1 clock ) 
    1982:	6d e7       	ldi	r22, 0x7D	; 125
		CALL  Kernel_Tick_Init                            ;init timer             ( 92 clocks) 
    1984:	0e 94 1d 0b 	call	0x163a	; 0x163a <Kernel_Tick_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    1988:	84 eb       	ldi	r24, 0xB4	; 180
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    198a:	99 e1       	ldi	r25, 0x19	; 25
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    198c:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    198e:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    1990:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    1992:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1996:	a0 91 57 01 	lds	r26, 0x0157
    199a:	b0 91 58 01 	lds	r27, 0x0158
    199e:	fe 91       	ld	r31, -X
    19a0:	ee 91       	ld	r30, -X
    19a2:	3e 91       	ld	r19, -X
    19a4:	2e 91       	ld	r18, -X
    19a6:	2d bf       	out	0x3d, r18	; 61
    19a8:	3e bf       	out	0x3e, r19	; 62
    19aa:	a0 93 57 01 	sts	0x0157, r26
    19ae:	b0 93 58 01 	sts	0x0158, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    19b2:	08 95       	ret

000019b4 <Kernel_Task_Idle>:
		LDI   R18                , 0x00                   ;set SM[2:0] val        (  1 clock ) 
		#elif defined(KER_SLEEP_MODE_ADC_NR)                                                   
		LDI   R18                , 0x02                   ;set SM[2:0] val        (  1 clock ) 
		#elif defined(KER_SLEEP_MODE_POWER_DOWN)                                               
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #elif defined(KER_SLEEP_MODE_POWER_SAVE)                                               
    19b4:	26 e0       	ldi	r18, 0x06	; 6
    19b6:	20 93 53 00 	sts	0x0053, r18
    19ba:	20 93 41 01 	sts	0x0141, r18

000019be <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    19be:	20 91 7a 00 	lds	r18, 0x007A
    19c2:	2f 77       	andi	r18, 0x7F	; 127
    19c4:	20 93 7a 00 	sts	0x007A, r18
    19c8:	20 91 50 00 	lds	r18, 0x0050
    19cc:	20 68       	ori	r18, 0x80	; 128
    19ce:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    19d2:	20 91 53 00 	lds	r18, 0x0053
    19d6:	21 60       	ori	r18, 0x01	; 1
    19d8:	20 93 53 00 	sts	0x0053, r18
    19dc:	88 95       	sleep
		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    19de:	0c 94 df 0c 	jmp	0x19be	; 0x19be <_IDLE_LOOP>

000019e2 <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    19e2:	0f 92       	push	r0
    19e4:	0f b6       	in	r0, 0x3f	; 63
    19e6:	f8 94       	cli
    19e8:	0f 92       	push	r0
    19ea:	1f 92       	push	r1
    19ec:	11 24       	eor	r1, r1
    19ee:	2f 92       	push	r2
    19f0:	3f 92       	push	r3
    19f2:	4f 92       	push	r4
    19f4:	5f 92       	push	r5
    19f6:	6f 92       	push	r6
    19f8:	7f 92       	push	r7
    19fa:	8f 92       	push	r8
    19fc:	9f 92       	push	r9
    19fe:	af 92       	push	r10
    1a00:	bf 92       	push	r11
    1a02:	cf 92       	push	r12
    1a04:	df 92       	push	r13
    1a06:	ef 92       	push	r14
    1a08:	ff 92       	push	r15
    1a0a:	0f 93       	push	r16
    1a0c:	1f 93       	push	r17
    1a0e:	2f 93       	push	r18
    1a10:	3f 93       	push	r19
    1a12:	4f 93       	push	r20
    1a14:	5f 93       	push	r21
    1a16:	6f 93       	push	r22
    1a18:	7f 93       	push	r23
    1a1a:	8f 93       	push	r24
    1a1c:	9f 93       	push	r25
    1a1e:	af 93       	push	r26
    1a20:	bf 93       	push	r27
    1a22:	cf 93       	push	r28
    1a24:	df 93       	push	r29
    1a26:	ef 93       	push	r30
    1a28:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1a2a:	e3 e4       	ldi	r30, 0x43	; 67
    1a2c:	f1 e0       	ldi	r31, 0x01	; 1
    1a2e:	20 91 3a 01 	lds	r18, 0x013A
    1a32:	22 0f       	add	r18, r18
    1a34:	e2 0f       	add	r30, r18
    1a36:	20 e0       	ldi	r18, 0x00	; 0
    1a38:	f2 1f       	adc	r31, r18
    1a3a:	2d b7       	in	r18, 0x3d	; 61
    1a3c:	3e b7       	in	r19, 0x3e	; 62
    1a3e:	20 83       	st	Z, r18
    1a40:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   R30                , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1a42:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   R31                , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1a44:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1a46:	20 91 3a 01 	lds	r18, 0x013A
    1a4a:	22 0f       	add	r18, r18
    1a4c:	e2 0f       	add	r30, r18
    1a4e:	20 e0       	ldi	r18, 0x00	; 0
    1a50:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1a52:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1a54:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1a56:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1a58:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1a5a:	20 91 3a 01 	lds	r18, 0x013A
    1a5e:	e2 0f       	add	r30, r18
    1a60:	20 e0       	ldi	r18, 0x00	; 0
    1a62:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    1a64:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1a66:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1a68:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1a6a:	2f ef       	ldi	r18, 0xFF	; 255
    1a6c:	20 93 3c 01 	sts	0x013C, r18
    1a70:	20 e0       	ldi	r18, 0x00	; 0
    1a72:	20 93 3d 01 	sts	0x013D, r18
    1a76:	58 2f       	mov	r21, r24

00001a78 <_KER_SCH_LOOP57>:
    1a78:	20 93 3a 01 	sts	0x013A, r18
    1a7c:	85 2f       	mov	r24, r21
    1a7e:	e9 e7       	ldi	r30, 0x79	; 121
    1a80:	f1 e0       	ldi	r31, 0x01	; 1
    1a82:	20 91 3a 01 	lds	r18, 0x013A
    1a86:	22 0f       	add	r18, r18
    1a88:	e2 0f       	add	r30, r18
    1a8a:	20 e0       	ldi	r18, 0x00	; 0
    1a8c:	f2 1f       	adc	r31, r18
    1a8e:	20 81       	ld	r18, Z
    1a90:	31 81       	ldd	r19, Z+1	; 0x01
    1a92:	42 2f       	mov	r20, r18
    1a94:	43 2b       	or	r20, r19
    1a96:	59 f0       	breq	.+22     	; 0x1aae <_VAL_NULL58>
    1a98:	81 30       	cpi	r24, 0x01	; 1
    1a9a:	99 f0       	breq	.+38     	; 0x1ac2 <_VAL_NOT_NULL58>
    1a9c:	41 e0       	ldi	r20, 0x01	; 1
    1a9e:	24 1b       	sub	r18, r20
    1aa0:	40 e0       	ldi	r20, 0x00	; 0
    1aa2:	34 0b       	sbc	r19, r20
    1aa4:	20 83       	st	Z, r18
    1aa6:	31 83       	std	Z+1, r19	; 0x01
    1aa8:	42 2f       	mov	r20, r18
    1aaa:	43 2b       	or	r20, r19
    1aac:	51 f4       	brne	.+20     	; 0x1ac2 <_VAL_NOT_NULL58>

00001aae <_VAL_NULL58>:
    1aae:	e5 e6       	ldi	r30, 0x65	; 101
    1ab0:	f1 e0       	ldi	r31, 0x01	; 1
    1ab2:	20 91 3a 01 	lds	r18, 0x013A
    1ab6:	e2 0f       	add	r30, r18
    1ab8:	20 e0       	ldi	r18, 0x00	; 0
    1aba:	f2 1f       	adc	r31, r18
    1abc:	81 e0       	ldi	r24, 0x01	; 1
    1abe:	80 83       	st	Z, r24
    1ac0:	08 c0       	rjmp	.+16     	; 0x1ad2 <_EXIT_SLP_TIME58>

00001ac2 <_VAL_NOT_NULL58>:
    1ac2:	e5 e6       	ldi	r30, 0x65	; 101
    1ac4:	f1 e0       	ldi	r31, 0x01	; 1
    1ac6:	20 91 3a 01 	lds	r18, 0x013A
    1aca:	e2 0f       	add	r30, r18
    1acc:	20 e0       	ldi	r18, 0x00	; 0
    1ace:	f2 1f       	adc	r31, r18
    1ad0:	80 81       	ld	r24, Z

00001ad2 <_EXIT_SLP_TIME58>:
    1ad2:	81 30       	cpi	r24, 0x01	; 1
    1ad4:	19 f0       	breq	.+6      	; 0x1adc <_KER_CALC_PRIO57>
    1ad6:	84 30       	cpi	r24, 0x04	; 4
    1ad8:	09 f0       	breq	.+2      	; 0x1adc <_KER_CALC_PRIO57>
    1ada:	12 c0       	rjmp	.+36     	; 0x1b00 <_KER_SCH_NEXT57>

00001adc <_KER_CALC_PRIO57>:
    1adc:	ef e6       	ldi	r30, 0x6F	; 111
    1ade:	f1 e0       	ldi	r31, 0x01	; 1
    1ae0:	20 e0       	ldi	r18, 0x00	; 0
    1ae2:	80 91 3a 01 	lds	r24, 0x013A
    1ae6:	e8 0f       	add	r30, r24
    1ae8:	f2 1f       	adc	r31, r18
    1aea:	80 81       	ld	r24, Z
    1aec:	20 91 3c 01 	lds	r18, 0x013C
    1af0:	82 17       	cp	r24, r18
    1af2:	30 f4       	brcc	.+12     	; 0x1b00 <_KER_SCH_NEXT57>
    1af4:	80 93 3c 01 	sts	0x013C, r24
    1af8:	20 91 3a 01 	lds	r18, 0x013A
    1afc:	20 93 3d 01 	sts	0x013D, r18

00001b00 <_KER_SCH_NEXT57>:
    1b00:	20 91 3a 01 	lds	r18, 0x013A
    1b04:	23 95       	inc	r18
    1b06:	30 91 3b 01 	lds	r19, 0x013B
    1b0a:	23 17       	cp	r18, r19
    1b0c:	08 f4       	brcc	.+2      	; 0x1b10 <_KER_SCH_EXIT57>
    1b0e:	b4 cf       	rjmp	.-152    	; 0x1a78 <_KER_SCH_LOOP57>

00001b10 <_KER_SCH_EXIT57>:
    1b10:	20 91 3d 01 	lds	r18, 0x013D
    1b14:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1b18:	e3 e4       	ldi	r30, 0x43	; 67
    1b1a:	f1 e0       	ldi	r31, 0x01	; 1
    1b1c:	20 91 3a 01 	lds	r18, 0x013A
    1b20:	22 0f       	add	r18, r18
    1b22:	e2 0f       	add	r30, r18
    1b24:	20 e0       	ldi	r18, 0x00	; 0
    1b26:	f2 1f       	adc	r31, r18
    1b28:	20 81       	ld	r18, Z
    1b2a:	31 81       	ldd	r19, Z+1	; 0x01
    1b2c:	2d bf       	out	0x3d, r18	; 61
    1b2e:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1b30:	ff 91       	pop	r31
    1b32:	ef 91       	pop	r30
    1b34:	df 91       	pop	r29
    1b36:	cf 91       	pop	r28
    1b38:	bf 91       	pop	r27
    1b3a:	af 91       	pop	r26
    1b3c:	9f 91       	pop	r25
    1b3e:	8f 91       	pop	r24
    1b40:	7f 91       	pop	r23
    1b42:	6f 91       	pop	r22
    1b44:	5f 91       	pop	r21
    1b46:	4f 91       	pop	r20
    1b48:	3f 91       	pop	r19
    1b4a:	2f 91       	pop	r18
    1b4c:	1f 91       	pop	r17
    1b4e:	0f 91       	pop	r16
    1b50:	ff 90       	pop	r15
    1b52:	ef 90       	pop	r14
    1b54:	df 90       	pop	r13
    1b56:	cf 90       	pop	r12
    1b58:	bf 90       	pop	r11
    1b5a:	af 90       	pop	r10
    1b5c:	9f 90       	pop	r9
    1b5e:	8f 90       	pop	r8
    1b60:	7f 90       	pop	r7
    1b62:	6f 90       	pop	r6
    1b64:	5f 90       	pop	r5
    1b66:	4f 90       	pop	r4
    1b68:	3f 90       	pop	r3
    1b6a:	2f 90       	pop	r2
    1b6c:	1f 90       	pop	r1
    1b6e:	0f 90       	pop	r0
    1b70:	0f be       	out	0x3f, r0	; 63
    1b72:	0f 90       	pop	r0
    1b74:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1b76:	08 95       	ret

00001b78 <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    1b78:	f8 94       	cli
		LDI   R30                , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1b7a:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   R31                , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1b7c:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1b7e:	20 91 3a 01 	lds	r18, 0x013A
    1b82:	22 0f       	add	r18, r18
    1b84:	e2 0f       	add	r30, r18
    1b86:	20 e0       	ldi	r18, 0x00	; 0
    1b88:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1b8a:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1b8c:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1b8e:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1b90:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1b92:	20 91 3a 01 	lds	r18, 0x013A
    1b96:	e2 0f       	add	r30, r18
    1b98:	20 e0       	ldi	r18, 0x00	; 0
    1b9a:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    1b9c:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1b9e:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    1ba0:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1ba2:	08 95       	ret

00001ba4 <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1ba4:	0f 92       	push	r0
    1ba6:	0f b6       	in	r0, 0x3f	; 63
    1ba8:	f8 94       	cli
    1baa:	0f 92       	push	r0
    1bac:	1f 92       	push	r1
    1bae:	11 24       	eor	r1, r1
    1bb0:	2f 92       	push	r2
    1bb2:	3f 92       	push	r3
    1bb4:	4f 92       	push	r4
    1bb6:	5f 92       	push	r5
    1bb8:	6f 92       	push	r6
    1bba:	7f 92       	push	r7
    1bbc:	8f 92       	push	r8
    1bbe:	9f 92       	push	r9
    1bc0:	af 92       	push	r10
    1bc2:	bf 92       	push	r11
    1bc4:	cf 92       	push	r12
    1bc6:	df 92       	push	r13
    1bc8:	ef 92       	push	r14
    1bca:	ff 92       	push	r15
    1bcc:	0f 93       	push	r16
    1bce:	1f 93       	push	r17
    1bd0:	2f 93       	push	r18
    1bd2:	3f 93       	push	r19
    1bd4:	4f 93       	push	r20
    1bd6:	5f 93       	push	r21
    1bd8:	6f 93       	push	r22
    1bda:	7f 93       	push	r23
    1bdc:	8f 93       	push	r24
    1bde:	9f 93       	push	r25
    1be0:	af 93       	push	r26
    1be2:	bf 93       	push	r27
    1be4:	cf 93       	push	r28
    1be6:	df 93       	push	r29
    1be8:	ef 93       	push	r30
    1bea:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1bec:	e3 e4       	ldi	r30, 0x43	; 67
    1bee:	f1 e0       	ldi	r31, 0x01	; 1
    1bf0:	20 91 3a 01 	lds	r18, 0x013A
    1bf4:	22 0f       	add	r18, r18
    1bf6:	e2 0f       	add	r30, r18
    1bf8:	20 e0       	ldi	r18, 0x00	; 0
    1bfa:	f2 1f       	adc	r31, r18
    1bfc:	2d b7       	in	r18, 0x3d	; 61
    1bfe:	3e b7       	in	r19, 0x3e	; 62
    1c00:	20 83       	st	Z, r18
    1c02:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1c04:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1c06:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1c08:	20 91 3a 01 	lds	r18, 0x013A
    1c0c:	e2 0f       	add	r30, r18
    1c0e:	20 e0       	ldi	r18, 0x00	; 0
    1c10:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    1c12:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1c14:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1c16:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1c18:	2f ef       	ldi	r18, 0xFF	; 255
    1c1a:	20 93 3c 01 	sts	0x013C, r18
    1c1e:	20 e0       	ldi	r18, 0x00	; 0
    1c20:	20 93 3d 01 	sts	0x013D, r18
    1c24:	58 2f       	mov	r21, r24

00001c26 <_KER_SCH_LOOP76>:
    1c26:	20 93 3a 01 	sts	0x013A, r18
    1c2a:	85 2f       	mov	r24, r21
    1c2c:	e9 e7       	ldi	r30, 0x79	; 121
    1c2e:	f1 e0       	ldi	r31, 0x01	; 1
    1c30:	20 91 3a 01 	lds	r18, 0x013A
    1c34:	22 0f       	add	r18, r18
    1c36:	e2 0f       	add	r30, r18
    1c38:	20 e0       	ldi	r18, 0x00	; 0
    1c3a:	f2 1f       	adc	r31, r18
    1c3c:	20 81       	ld	r18, Z
    1c3e:	31 81       	ldd	r19, Z+1	; 0x01
    1c40:	42 2f       	mov	r20, r18
    1c42:	43 2b       	or	r20, r19
    1c44:	59 f0       	breq	.+22     	; 0x1c5c <_VAL_NULL77>
    1c46:	81 30       	cpi	r24, 0x01	; 1
    1c48:	99 f0       	breq	.+38     	; 0x1c70 <_VAL_NOT_NULL77>
    1c4a:	41 e0       	ldi	r20, 0x01	; 1
    1c4c:	24 1b       	sub	r18, r20
    1c4e:	40 e0       	ldi	r20, 0x00	; 0
    1c50:	34 0b       	sbc	r19, r20
    1c52:	20 83       	st	Z, r18
    1c54:	31 83       	std	Z+1, r19	; 0x01
    1c56:	42 2f       	mov	r20, r18
    1c58:	43 2b       	or	r20, r19
    1c5a:	51 f4       	brne	.+20     	; 0x1c70 <_VAL_NOT_NULL77>

00001c5c <_VAL_NULL77>:
    1c5c:	e5 e6       	ldi	r30, 0x65	; 101
    1c5e:	f1 e0       	ldi	r31, 0x01	; 1
    1c60:	20 91 3a 01 	lds	r18, 0x013A
    1c64:	e2 0f       	add	r30, r18
    1c66:	20 e0       	ldi	r18, 0x00	; 0
    1c68:	f2 1f       	adc	r31, r18
    1c6a:	81 e0       	ldi	r24, 0x01	; 1
    1c6c:	80 83       	st	Z, r24
    1c6e:	08 c0       	rjmp	.+16     	; 0x1c80 <_EXIT_SLP_TIME77>

00001c70 <_VAL_NOT_NULL77>:
    1c70:	e5 e6       	ldi	r30, 0x65	; 101
    1c72:	f1 e0       	ldi	r31, 0x01	; 1
    1c74:	20 91 3a 01 	lds	r18, 0x013A
    1c78:	e2 0f       	add	r30, r18
    1c7a:	20 e0       	ldi	r18, 0x00	; 0
    1c7c:	f2 1f       	adc	r31, r18
    1c7e:	80 81       	ld	r24, Z

00001c80 <_EXIT_SLP_TIME77>:
    1c80:	81 30       	cpi	r24, 0x01	; 1
    1c82:	19 f0       	breq	.+6      	; 0x1c8a <_KER_CALC_PRIO76>
    1c84:	84 30       	cpi	r24, 0x04	; 4
    1c86:	09 f0       	breq	.+2      	; 0x1c8a <_KER_CALC_PRIO76>
    1c88:	12 c0       	rjmp	.+36     	; 0x1cae <_KER_SCH_NEXT76>

00001c8a <_KER_CALC_PRIO76>:
    1c8a:	ef e6       	ldi	r30, 0x6F	; 111
    1c8c:	f1 e0       	ldi	r31, 0x01	; 1
    1c8e:	20 e0       	ldi	r18, 0x00	; 0
    1c90:	80 91 3a 01 	lds	r24, 0x013A
    1c94:	e8 0f       	add	r30, r24
    1c96:	f2 1f       	adc	r31, r18
    1c98:	80 81       	ld	r24, Z
    1c9a:	20 91 3c 01 	lds	r18, 0x013C
    1c9e:	82 17       	cp	r24, r18
    1ca0:	30 f4       	brcc	.+12     	; 0x1cae <_KER_SCH_NEXT76>
    1ca2:	80 93 3c 01 	sts	0x013C, r24
    1ca6:	20 91 3a 01 	lds	r18, 0x013A
    1caa:	20 93 3d 01 	sts	0x013D, r18

00001cae <_KER_SCH_NEXT76>:
    1cae:	20 91 3a 01 	lds	r18, 0x013A
    1cb2:	23 95       	inc	r18
    1cb4:	30 91 3b 01 	lds	r19, 0x013B
    1cb8:	23 17       	cp	r18, r19
    1cba:	08 f4       	brcc	.+2      	; 0x1cbe <_KER_SCH_EXIT76>
    1cbc:	b4 cf       	rjmp	.-152    	; 0x1c26 <_KER_SCH_LOOP76>

00001cbe <_KER_SCH_EXIT76>:
    1cbe:	20 91 3d 01 	lds	r18, 0x013D
    1cc2:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1cc6:	e3 e4       	ldi	r30, 0x43	; 67
    1cc8:	f1 e0       	ldi	r31, 0x01	; 1
    1cca:	20 91 3a 01 	lds	r18, 0x013A
    1cce:	22 0f       	add	r18, r18
    1cd0:	e2 0f       	add	r30, r18
    1cd2:	20 e0       	ldi	r18, 0x00	; 0
    1cd4:	f2 1f       	adc	r31, r18
    1cd6:	20 81       	ld	r18, Z
    1cd8:	31 81       	ldd	r19, Z+1	; 0x01
    1cda:	2d bf       	out	0x3d, r18	; 61
    1cdc:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1cde:	ff 91       	pop	r31
    1ce0:	ef 91       	pop	r30
    1ce2:	df 91       	pop	r29
    1ce4:	cf 91       	pop	r28
    1ce6:	bf 91       	pop	r27
    1ce8:	af 91       	pop	r26
    1cea:	9f 91       	pop	r25
    1cec:	8f 91       	pop	r24
    1cee:	7f 91       	pop	r23
    1cf0:	6f 91       	pop	r22
    1cf2:	5f 91       	pop	r21
    1cf4:	4f 91       	pop	r20
    1cf6:	3f 91       	pop	r19
    1cf8:	2f 91       	pop	r18
    1cfa:	1f 91       	pop	r17
    1cfc:	0f 91       	pop	r16
    1cfe:	ff 90       	pop	r15
    1d00:	ef 90       	pop	r14
    1d02:	df 90       	pop	r13
    1d04:	cf 90       	pop	r12
    1d06:	bf 90       	pop	r11
    1d08:	af 90       	pop	r10
    1d0a:	9f 90       	pop	r9
    1d0c:	8f 90       	pop	r8
    1d0e:	7f 90       	pop	r7
    1d10:	6f 90       	pop	r6
    1d12:	5f 90       	pop	r5
    1d14:	4f 90       	pop	r4
    1d16:	3f 90       	pop	r3
    1d18:	2f 90       	pop	r2
    1d1a:	1f 90       	pop	r1
    1d1c:	0f 90       	pop	r0
    1d1e:	0f be       	out	0x3f, r0	; 63
    1d20:	0f 90       	pop	r0
    1d22:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1d24:	08 95       	ret

00001d26 <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    1d26:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    1d28:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    1d2a:	08 95       	ret

00001d2c <Kernel_Clock_Prescale>:
;used registers          : R18, R24                                                            
;arg registers           : R24(prescaler reg val)                                              
;return registers        : None                                                                
;unsafe access registers : R18, R24                                                            
Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
        LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
    1d2c:	20 91 5f 00 	lds	r18, 0x005F
		CLI                                               ;disable interrupt      (  1 clock )
    1d30:	f8 94       	cli
		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
    1d32:	30 e8       	ldi	r19, 0x80	; 128
		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
    1d34:	30 93 61 00 	sts	0x0061, r19
		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
    1d38:	80 93 61 00 	sts	0x0061, r24
        STS   SRSREG             , R18                    ;store val              (  2 clocks) 
    1d3c:	20 93 5f 00 	sts	0x005F, r18
		RET                                               ;return from subroutine (  4 clocks) 
    1d40:	08 95       	ret

00001d42 <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1d42:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    1d44:	22 0f       	add	r18, r18
		LDI   R30                , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1d46:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   R31                , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1d48:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   R30                , R18                    ;add low bytes          (  1 clock ) 
    1d4a:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1d4c:	20 e0       	ldi	r18, 0x00	; 0
		ADC   R31                , R18                    ;add high byte+carry    (  1 clock ) 
    1d4e:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    1d50:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    1d52:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    1d54:	08 95       	ret

00001d56 <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1d56:	28 2f       	mov	r18, r24
		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1d58:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1d5a:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   R30                , R18                    ;add low bytes          (  1 clock ) 
    1d5c:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1d5e:	20 e0       	ldi	r18, 0x00	; 0
		ADC   R31                , R18                    ;add high byte+carry    (  1 clock ) 
    1d60:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    1d62:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1d64:	08 95       	ret

00001d66 <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    1d66:	80 91 3b 01 	lds	r24, 0x013B
		RET                                               ;return from subroutine (  4 clocks) 
    1d6a:	08 95       	ret

00001d6c <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    1d6c:	28 2f       	mov	r18, r24
		LDI   R30                , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1d6e:	ef e6       	ldi	r30, 0x6F	; 111
		LDI   R31                , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1d70:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   R30                , R18                    ;add low bytes          (  1 clock ) 
    1d72:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1d74:	20 e0       	ldi	r18, 0x00	; 0
		ADC   R31                , R18                    ;add high byte+carry    (  1 clock ) 
    1d76:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    1d78:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1d7a:	08 95       	ret

00001d7c <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    1d7c:	80 91 3c 01 	lds	r24, 0x013C
		RET                                               ;return from subroutine (  4 clocks) 
    1d80:	08 95       	ret

00001d82 <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1d82:	80 91 3d 01 	lds	r24, 0x013D
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    1d86:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    1d88:	08 95       	ret

00001d8a <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1d8a:	80 91 3d 01 	lds	r24, 0x013D
		RET                                               ;return from subroutine (  4 clocks) 
    1d8e:	08 95       	ret

00001d90 <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    1d90:	80 91 40 01 	lds	r24, 0x0140
		RET                                               ;return from subroutine (  4 clocks) 
    1d94:	08 95       	ret

00001d96 <Kernel_Tick_Val_Get>:
;used registers          : R22, R23, R24, R25                                                  
;arg registers           : None                                                                
;return registers        : R25:R22(TickVal)                                                    
;unsafe access registers : R22, R23, R24, R25                                                  
Kernel_Tick_Val_Get:                                      ;total 0.75uS @8MHz     (  6 clocks) 
        IN    R18                , IOSREG                 ;save SREG              (  1 clock ) 
    1d96:	2f b7       	in	r18, 0x3f	; 63
		CLI                                               ;disable interrupt      (  1 clock ) 
    1d98:	f8 94       	cli
		LDS   R22                , KerBase+OFB_TICK0      ;load tick count        (  2 clocks) 
    1d9a:	60 91 33 01 	lds	r22, 0x0133
		LDS   R23                , KerBase+OFB_TICK1      ;load tick count        (  2 clocks) 
    1d9e:	70 91 34 01 	lds	r23, 0x0134
		LDS   R24                , KerBase+OFB_TICK2      ;load tick count        (  2 clocks) 
    1da2:	80 91 35 01 	lds	r24, 0x0135
		LDS   R25                , KerBase+OFB_TICK3      ;load tick count        (  2 clocks) 
    1da6:	90 91 36 01 	lds	r25, 0x0136
		OUT   IOSREG             , R18                    ;restore SREG           (  1 clock ) 
    1daa:	2f bf       	out	0x3f, r18	; 63
		RET                                               ;return from subroutine (  4 clocks) 
    1dac:	08 95       	ret

00001dae <Debug_Init>:


;;===================================debug init starting====================================;; 
Debug_Init:                                               ;total 2.38uS @8MHz     ( 19 clocks) 
        ;init registers for UART0 (Arg R25:R24->UBRRH:UBRRL)                                   
		LDI   R18                , (1<<1)                 ;mask U2x               (  1 clock ) 
    1dae:	22 e0       	ldi	r18, 0x02	; 2
		STS   SRUCSR0A           , R18                    ;load val to UCSR0A     (  2 clocks) 
    1db0:	20 93 c0 00 	sts	0x00C0, r18
		MOV   R18                , R25                    ;copy R25->baud rate H  (  1 clock ) 
    1db4:	29 2f       	mov	r18, r25
		STS   SRUBRR0H           , R18                    ;load val to UBRR0H     (  2 clocks) 
    1db6:	20 93 c5 00 	sts	0x00C5, r18
		MOV   R18                , R24                    ;copy R24->baud rate L  (  1 clock ) 
    1dba:	28 2f       	mov	r18, r24
		STS   SRUBRR0L           , R18                    ;load val to UBRR0L     (  2 clocks) 
    1dbc:	20 93 c4 00 	sts	0x00C4, r18
		LDI   R18                , (1<<1)|(1<<2)          ;config 8 data bit      (  1 clock ) 
    1dc0:	26 e0       	ldi	r18, 0x06	; 6
		STS   SRUCSR0C           , R18                    ;load val to UCSR0C     (  2 clocks) 
    1dc2:	20 93 c2 00 	sts	0x00C2, r18
		LDI   R18                , (1<<3)                 ;enable tx              (  1 clock ) 
    1dc6:	28 e0       	ldi	r18, 0x08	; 8
		STS   SRUCSR0B           , R18                    ;load val to UCSR0B     (  2 clocks) 
    1dc8:	20 93 c1 00 	sts	0x00C1, r18
        RET                                               ;return from subroutine (  4 clocks) 
    1dcc:	08 95       	ret

00001dce <Debug_Tx_Byte>:


;;====================================debug tx starting=====================================;; 
Debug_Tx_Byte:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write single byte to data register (Arg R24)                                          
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1dce:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0       (  2 clocks) 
    1dd0:	80 93 c6 00 	sts	0x00C6, r24

00001dd4 <__UDRE0_CLEARED>:
                                                                                               
    __UDRE0_CLEARED:                                      ;undefined loop wrt ck               
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18     (  2 clocks) 
    1dd4:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x05                   ;skip if UDRE0 is set   (  2 clocks) 
    1dd8:	25 ff       	sbrs	r18, 5
		RJMP  __UDRE0_CLEARED                             ;wait until UDRE0 is set(  2 clocks) 
    1dda:	fc cf       	rjmp	.-8      	; 0x1dd4 <__UDRE0_CLEARED>
		POP   R18                                         ;restore reg            (  2 clocks) 
    1ddc:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1dde:	08 95       	ret

00001de0 <Debug_Tx_Word>:


;;==================================debug tx word starting==================================;; 
Debug_Tx_Word:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write 2 bytes, (Arg R24, R25), Args retained                                          
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1de0:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy reg               (  1 clock ) 
    1de2:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1de4:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <Debug_Tx_Byte>
        POP   R24                                         ;restore reg            (  2 clocks) 
    1de8:	8f 91       	pop	r24
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1dea:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <Debug_Tx_Byte>
        RET                                               ;return from subroutine (  4 clocks) 
    1dee:	08 95       	ret

00001df0 <Debug_Tx_Byte_Conf>:


;;================================debug tx confirm starting=================================;; 
Debug_Tx_Byte_Conf:                                       ;total 2.63uS+LT @8MHz  ( 21 clocks) 
        ;write 1 byte, (Arg R24), Args retained                                                
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1df0:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0,      (  2 clocks) 
    1df2:	80 93 c6 00 	sts	0x00C6, r24

00001df6 <__TXC0_CLEARED>:
    __TXC0_CLEARED:                                                                            
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1df6:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x06                   ;skip if TXC0 is set,   (  2 clocks) 
    1dfa:	26 ff       	sbrs	r18, 6
		RJMP  __TXC0_CLEARED                              ;wait until TXC0 is set (  2 clocks) 
    1dfc:	fc cf       	rjmp	.-8      	; 0x1df6 <__TXC0_CLEARED>
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1dfe:	20 91 c0 00 	lds	r18, 0x00C0
		ORI   R18                , (1<<6)                 ;mask bit 6,            (  1 clock ) 
    1e02:	20 64       	ori	r18, 0x40	; 64
		STS   SRUCSR0A           , R18                    ;write reg with bit msk (  2 clocks) 
    1e04:	20 93 c0 00 	sts	0x00C0, r18
		POP   R18                                         ;restore reg            (  2 clocks) 
    1e08:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1e0a:	08 95       	ret

00001e0c <Debug_Tx_Word_Conf>:


;;==============================debug tx word confirm starting==============================;; 
Debug_Tx_Word_Conf:                                       ;total 6.38uS+LT @8MHz  ( 51 clocks) 
        ;write 2 bytes, (Arg R24, R25), Args retained                                          
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e0c:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <Debug_Tx_Byte_Conf>
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1e10:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy R25 to R24        (  1 clock ) 
    1e12:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e14:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <Debug_Tx_Byte_Conf>
		POP   R24                                         ;restore reg            (  2 clocks) 
    1e18:	8f 91       	pop	r24
        RET                                               ;return from subroutine (  4 clocks) 
    1e1a:	08 95       	ret

00001e1c <Debug_Tx_DWord_Conf>:


;;==============================debug tx dword confirm starting=============================;; 
Debug_Tx_DWord_Conf:                                      ;total 12.38uS+LT @8MHz ( 99 clocks) 
        ;write 4 bytes, (Arg R22-R25), Args retained                                           
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1e1c:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R22                    ;copy R22 to R24          (1 clock ) 
    1e20:	86 2f       	mov	r24, r22
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e22:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <Debug_Tx_Byte_Conf>
		MOV   R24                , R23                    ;copy R23 to R24          (1 clock ) 
    1e26:	87 2f       	mov	r24, r23
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e28:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24              (2 clocks) 
    1e2c:	80 91 4a 00 	lds	r24, 0x004A
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e30:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <Debug_Tx_Byte_Conf>
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1e34:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R25                    ;copy R22 to R24          (1 clock ) 
    1e38:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e3a:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24 val,         (2 clocks) 
    1e3e:	80 91 4a 00 	lds	r24, 0x004A
        RET                                               ;return from subroutine,  (4 clocks) 
    1e42:	08 95       	ret

00001e44 <Debug_Tx_From_RAM>:


;;=============================debug tx confirm from ram starting===========================;; 
Debug_Tx_From_RAM:                                        ;total 4.38uS+LT @8MHz  ( 35 clocks) 
        ;print data from RAM address (Arg R24-R25)                                             
		MOV   R16                , R30                    ;copy R30 to R16          (1 clock ) 
    1e44:	0e 2f       	mov	r16, r30
		MOV   R17                , R31                    ;copy R31 to R17          (1 clock ) 
    1e46:	1f 2f       	mov	r17, r31
		MOV   R18                , R24                    ;copy R24 to R18          (1 clock ) 
    1e48:	28 2f       	mov	r18, r24
		MOV   R30                , R24                    ;copy R22 to R24          (1 clock ) 
    1e4a:	e8 2f       	mov	r30, r24
		MOV   R31                , R25                    ;copy R22 to R24          (1 clock ) 
    1e4c:	f9 2f       	mov	r31, r25
		LD    R24                , Z                      ;load val to R24          (2 clocks) 
    1e4e:	80 81       	ld	r24, Z
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e50:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <Debug_Tx_Byte_Conf>
		MOV   R30                , R16                    ;copy R16 to R30          (1 clock ) 
    1e54:	e0 2f       	mov	r30, r16
		MOV   R31                , R17                    ;copy R17 to R31          (1 clock ) 
    1e56:	f1 2f       	mov	r31, r17
		MOV   R24                , R18                    ;copy R18 to R24          (1 clock ) 
    1e58:	82 2f       	mov	r24, r18
        RET                                               ;return from subroutine,  (4 clocks) 
    1e5a:	08 95       	ret

00001e5c <Debug_Tx_RAM_Area>:

;;=============================debug tx confirm ram area starting===========================;; 
Debug_Tx_RAM_Area:                                        ;5.5uS+LT x R22 @8MHz   ( 44 clocks) 
        ;print data from RAM address (arguments R24:R25, R22)                                  
	__DUMP_BYTES:                                                                              
	    CALL  Debug_Tx_From_RAM                           ;send via uart from ram              
    1e5c:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <Debug_Tx_From_RAM>
		SUBI  R24                , 0x01                   ;decrement from LSByte               
    1e60:	81 50       	subi	r24, 0x01	; 1
        SBCI  R25                , 0x00                   ;decrement if carry                  
    1e62:	90 40       	sbci	r25, 0x00	; 0
		SUBI  R22                , 0x01                   ;decrement                           
    1e64:	61 50       	subi	r22, 0x01	; 1
		BRNE  __DUMP_BYTES                                                                     
    1e66:	d1 f7       	brne	.-12     	; 0x1e5c <Debug_Tx_RAM_Area>
        RET                                               ;return from subroutine,  (4 clocks) 
    1e68:	08 95       	ret

00001e6a <__mulsi3>:
    1e6a:	62 9f       	mul	r22, r18
    1e6c:	d0 01       	movw	r26, r0
    1e6e:	73 9f       	mul	r23, r19
    1e70:	f0 01       	movw	r30, r0
    1e72:	82 9f       	mul	r24, r18
    1e74:	e0 0d       	add	r30, r0
    1e76:	f1 1d       	adc	r31, r1
    1e78:	64 9f       	mul	r22, r20
    1e7a:	e0 0d       	add	r30, r0
    1e7c:	f1 1d       	adc	r31, r1
    1e7e:	92 9f       	mul	r25, r18
    1e80:	f0 0d       	add	r31, r0
    1e82:	83 9f       	mul	r24, r19
    1e84:	f0 0d       	add	r31, r0
    1e86:	74 9f       	mul	r23, r20
    1e88:	f0 0d       	add	r31, r0
    1e8a:	65 9f       	mul	r22, r21
    1e8c:	f0 0d       	add	r31, r0
    1e8e:	99 27       	eor	r25, r25
    1e90:	72 9f       	mul	r23, r18
    1e92:	b0 0d       	add	r27, r0
    1e94:	e1 1d       	adc	r30, r1
    1e96:	f9 1f       	adc	r31, r25
    1e98:	63 9f       	mul	r22, r19
    1e9a:	b0 0d       	add	r27, r0
    1e9c:	e1 1d       	adc	r30, r1
    1e9e:	f9 1f       	adc	r31, r25
    1ea0:	bd 01       	movw	r22, r26
    1ea2:	cf 01       	movw	r24, r30
    1ea4:	11 24       	eor	r1, r1
    1ea6:	08 95       	ret

00001ea8 <__udivmodsi4>:
    1ea8:	a1 e2       	ldi	r26, 0x21	; 33
    1eaa:	1a 2e       	mov	r1, r26
    1eac:	aa 1b       	sub	r26, r26
    1eae:	bb 1b       	sub	r27, r27
    1eb0:	fd 01       	movw	r30, r26
    1eb2:	0d c0       	rjmp	.+26     	; 0x1ece <__udivmodsi4_ep>

00001eb4 <__udivmodsi4_loop>:
    1eb4:	aa 1f       	adc	r26, r26
    1eb6:	bb 1f       	adc	r27, r27
    1eb8:	ee 1f       	adc	r30, r30
    1eba:	ff 1f       	adc	r31, r31
    1ebc:	a2 17       	cp	r26, r18
    1ebe:	b3 07       	cpc	r27, r19
    1ec0:	e4 07       	cpc	r30, r20
    1ec2:	f5 07       	cpc	r31, r21
    1ec4:	20 f0       	brcs	.+8      	; 0x1ece <__udivmodsi4_ep>
    1ec6:	a2 1b       	sub	r26, r18
    1ec8:	b3 0b       	sbc	r27, r19
    1eca:	e4 0b       	sbc	r30, r20
    1ecc:	f5 0b       	sbc	r31, r21

00001ece <__udivmodsi4_ep>:
    1ece:	66 1f       	adc	r22, r22
    1ed0:	77 1f       	adc	r23, r23
    1ed2:	88 1f       	adc	r24, r24
    1ed4:	99 1f       	adc	r25, r25
    1ed6:	1a 94       	dec	r1
    1ed8:	69 f7       	brne	.-38     	; 0x1eb4 <__udivmodsi4_loop>
    1eda:	60 95       	com	r22
    1edc:	70 95       	com	r23
    1ede:	80 95       	com	r24
    1ee0:	90 95       	com	r25
    1ee2:	9b 01       	movw	r18, r22
    1ee4:	ac 01       	movw	r20, r24
    1ee6:	bd 01       	movw	r22, r26
    1ee8:	cf 01       	movw	r24, r30
    1eea:	08 95       	ret

00001eec <_exit>:
    1eec:	f8 94       	cli

00001eee <__stop_program>:
    1eee:	ff cf       	rjmp	.-2      	; 0x1eee <__stop_program>
