Fitter report for CASE_4
Fri Dec 24 21:02:46 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Dec 24 21:02:46 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; CASE_4                                      ;
; Top-level Entity Name              ; CASE_4                                      ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 6,233 / 49,760 ( 13 % )                     ;
;     Total combinational functions  ; 5,495 / 49,760 ( 11 % )                     ;
;     Dedicated logic registers      ; 2,956 / 49,760 ( 6 % )                      ;
; Total registers                    ; 3025                                        ;
; Total pins                         ; 64 / 360 ( 18 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 568,864 / 1,677,312 ( 34 % )                ;
; Embedded Multiplier 9-bit elements ; 32 / 288 ( 11 % )                           ;
; Total PLLs                         ; 2 / 4 ( 50 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                            ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[0]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                         ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[1]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                         ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[2]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                         ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[3]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                         ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[4]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                         ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[5]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                         ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[6]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                         ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[7]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                         ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[8]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                         ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[9]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                         ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[10]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                        ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[11]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                        ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[12]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                        ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_bank[0]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_bank[1]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[0]                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[0]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                            ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[0]                                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[1]                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[1]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[1]                                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[2]                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[2]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[2]                                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[3]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                            ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_cmd[3]                                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[0]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[0]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[1]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[1]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[2]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[2]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[3]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[3]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[4]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[4]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[5]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[5]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[6]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[6]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[7]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[7]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[8]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[8]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[9]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[9]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[9]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                           ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[10]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[10]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                          ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[11]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[11]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                          ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[12]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[12]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                          ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[13]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[13]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                          ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[14]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[14]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                          ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[15]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_data[15]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                          ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_dqm[0]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                            ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_dqm[1]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                            ; I                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                           ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                           ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_1                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_2                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                           ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_2                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_2                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_3                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                           ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_3                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_3                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_4                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                           ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_4                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_4                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_5                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                           ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_5                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_5                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_6                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                           ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_6                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_6                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_7                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                           ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_7                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_7                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_8                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                           ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_8                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_8                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_9                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                          ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_9                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_9                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_10                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                          ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_10                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_10                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_11                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                          ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_11                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_11                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_12                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                          ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_12                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_12                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_13                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                          ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_13                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_13                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_14                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                          ; Q                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_14                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_14                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_15                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_15                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[0]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                            ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[1]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                            ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[2]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                            ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[3]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                            ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[4]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                            ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[5]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                            ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[6]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                            ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[7]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                            ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[8]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                            ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[9]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                            ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[10]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                           ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[11]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                           ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[12]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                           ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[13]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                           ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[14]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                           ; O                ;                       ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|za_data[15]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                           ; O                ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                    ;
+-----------------------------+-------------------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                            ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+-------------------------------------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                                           ;              ; ADC_CLK_10       ; PIN_N5        ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[0]    ; PIN_AB5       ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[10]   ; PIN_AB19      ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[11]   ; PIN_AA19      ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[12]   ; PIN_Y19       ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[13]   ; PIN_AB20      ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[14]   ; PIN_AB21      ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[15]   ; PIN_AA20      ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[1]    ; PIN_AB6       ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[2]    ; PIN_AB7       ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[3]    ; PIN_AB8       ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[4]    ; PIN_AB9       ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[5]    ; PIN_Y10       ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[6]    ; PIN_AA11      ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[7]    ; PIN_AA12      ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[8]    ; PIN_AB17      ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_IO[9]    ; PIN_AA17      ; QSF Assignment             ;
; Location                    ;                                           ;              ; ARDUINO_RESET_N  ; PIN_F16       ; QSF Assignment             ;
; Location                    ;                                           ;              ; CLK_I2C_SCL      ; PIN_R3        ; QSF Assignment             ;
; Location                    ;                                           ;              ; CLK_I2C_SDA      ; PIN_P3        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[0]          ; PIN_V10       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[10]         ; PIN_W5        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[11]         ; PIN_AA15      ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[12]         ; PIN_AA14      ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[13]         ; PIN_W13       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[14]         ; PIN_W12       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[15]         ; PIN_AB13      ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[16]         ; PIN_AB12      ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[17]         ; PIN_Y11       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[18]         ; PIN_AB11      ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[19]         ; PIN_W11       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[1]          ; PIN_W10       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[20]         ; PIN_AB10      ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[21]         ; PIN_AA10      ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[22]         ; PIN_AA9       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[23]         ; PIN_Y8        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[24]         ; PIN_AA8       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[25]         ; PIN_Y7        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[26]         ; PIN_AA7       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[27]         ; PIN_Y6        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[28]         ; PIN_AA6       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[29]         ; PIN_Y5        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[2]          ; PIN_V9        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[30]         ; PIN_AA5       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[31]         ; PIN_Y4        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[32]         ; PIN_AB3       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[33]         ; PIN_Y3        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[34]         ; PIN_AB2       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[35]         ; PIN_AA2       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[3]          ; PIN_W9        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[4]          ; PIN_V8        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[5]          ; PIN_W8        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[6]          ; PIN_V7        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[7]          ; PIN_W7        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[8]          ; PIN_W6        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GPIO[9]          ; PIN_V5        ; QSF Assignment             ;
; Location                    ;                                           ;              ; GSENSOR_CS_N     ; PIN_AB16      ; QSF Assignment             ;
; Location                    ;                                           ;              ; GSENSOR_INT[1]   ; PIN_Y14       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GSENSOR_INT[2]   ; PIN_Y13       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GSENSOR_SCLK     ; PIN_AB15      ; QSF Assignment             ;
; Location                    ;                                           ;              ; GSENSOR_SDI      ; PIN_V11       ; QSF Assignment             ;
; Location                    ;                                           ;              ; GSENSOR_SDO      ; PIN_V12       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX0[0]          ; PIN_C14       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX0[1]          ; PIN_E15       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX0[2]          ; PIN_C15       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX0[3]          ; PIN_C16       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX0[4]          ; PIN_E16       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX0[5]          ; PIN_D17       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX0[6]          ; PIN_C17       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX0[7]          ; PIN_D15       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX1[0]          ; PIN_C18       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX1[1]          ; PIN_D18       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX1[2]          ; PIN_E18       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX1[3]          ; PIN_B16       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX1[4]          ; PIN_A17       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX1[5]          ; PIN_A18       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX1[6]          ; PIN_B17       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX1[7]          ; PIN_A16       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX2[0]          ; PIN_B20       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX2[1]          ; PIN_A20       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX2[2]          ; PIN_B19       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX2[3]          ; PIN_A21       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX2[4]          ; PIN_B21       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX2[5]          ; PIN_C22       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX2[6]          ; PIN_B22       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX2[7]          ; PIN_A19       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX3[0]          ; PIN_F21       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX3[1]          ; PIN_E22       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX3[2]          ; PIN_E21       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX3[3]          ; PIN_C19       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX3[4]          ; PIN_C20       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX3[5]          ; PIN_D19       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX3[6]          ; PIN_E17       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX3[7]          ; PIN_D22       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX4[0]          ; PIN_F18       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX4[1]          ; PIN_E20       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX4[2]          ; PIN_E19       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX4[3]          ; PIN_J18       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX4[4]          ; PIN_H19       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX4[5]          ; PIN_F19       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX4[6]          ; PIN_F20       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX4[7]          ; PIN_F17       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX5[0]          ; PIN_J20       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX5[1]          ; PIN_K20       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX5[2]          ; PIN_L18       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX5[3]          ; PIN_N18       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX5[4]          ; PIN_M20       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX5[5]          ; PIN_N19       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX5[6]          ; PIN_N20       ; QSF Assignment             ;
; Location                    ;                                           ;              ; HEX5[7]          ; PIN_L19       ; QSF Assignment             ;
; Location                    ;                                           ;              ; KEY[0]           ; PIN_B8        ; QSF Assignment             ;
; Location                    ;                                           ;              ; KEY[1]           ; PIN_A7        ; QSF Assignment             ;
; Location                    ;                                           ;              ; LEDR[0]          ; PIN_A8        ; QSF Assignment             ;
; Location                    ;                                           ;              ; LEDR[1]          ; PIN_A9        ; QSF Assignment             ;
; Location                    ;                                           ;              ; LEDR[2]          ; PIN_A10       ; QSF Assignment             ;
; Location                    ;                                           ;              ; LEDR[3]          ; PIN_B10       ; QSF Assignment             ;
; Location                    ;                                           ;              ; LEDR[4]          ; PIN_D13       ; QSF Assignment             ;
; Location                    ;                                           ;              ; LEDR[5]          ; PIN_C13       ; QSF Assignment             ;
; Location                    ;                                           ;              ; LEDR[6]          ; PIN_E14       ; QSF Assignment             ;
; Location                    ;                                           ;              ; LEDR[7]          ; PIN_D14       ; QSF Assignment             ;
; Location                    ;                                           ;              ; LEDR[8]          ; PIN_A11       ; QSF Assignment             ;
; Location                    ;                                           ;              ; LEDR[9]          ; PIN_B11       ; QSF Assignment             ;
; Location                    ;                                           ;              ; MAX10_CLK2_50    ; PIN_N14       ; QSF Assignment             ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embedded_computer_system_sdram_controller ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embedded_computer_system_sdram_controller ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+-------------------------------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8994 ) ; 0.00 % ( 0 / 8994 )        ; 0.00 % ( 0 / 8994 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8994 ) ; 0.00 % ( 0 / 8994 )        ; 0.00 % ( 0 / 8994 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8748 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 233 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/output_files/CASE_4.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 6,233 / 49,760 ( 13 % )      ;
;     -- Combinational with no register       ; 3277                         ;
;     -- Register only                        ; 738                          ;
;     -- Combinational with a register        ; 2218                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 2642                         ;
;     -- 3 input functions                    ; 1703                         ;
;     -- <=2 input functions                  ; 1150                         ;
;     -- Register only                        ; 738                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 4355                         ;
;     -- arithmetic mode                      ; 1140                         ;
;                                             ;                              ;
; Total registers*                            ; 3,025 / 51,509 ( 6 % )       ;
;     -- Dedicated logic registers            ; 2,956 / 49,760 ( 6 % )       ;
;     -- I/O registers                        ; 69 / 1,749 ( 4 % )           ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 508 / 3,110 ( 16 % )         ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 64 / 360 ( 18 % )            ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )               ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )              ;
;                                             ;                              ;
; M9Ks                                        ; 75 / 182 ( 41 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                ;
; ADC blocks                                  ; 0 / 2 ( 0 % )                ;
; Total block memory bits                     ; 568,864 / 1,677,312 ( 34 % ) ;
; Total block memory implementation bits      ; 691,200 / 1,677,312 ( 41 % ) ;
; Embedded Multiplier 9-bit elements          ; 32 / 288 ( 11 % )            ;
; PLLs                                        ; 2 / 4 ( 50 % )               ;
; Global signals                              ; 9                            ;
;     -- Global clocks                        ; 9 / 20 ( 45 % )              ;
; JTAGs                                       ; 1 / 1 ( 100 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 5.4% / 5.4% / 5.4%           ;
; Peak interconnect usage (total/H/V)         ; 30.8% / 29.9% / 32.2%        ;
; Maximum fan-out                             ; 2888                         ;
; Highest non-global fan-out                  ; 243                          ;
; Total fan-out                               ; 31090                        ;
; Average fan-out                             ; 3.35                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 6071 / 49760 ( 12 % ) ; 162 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register        ; 3200                  ; 77                    ; 0                              ;
;     -- Register only                         ; 724                   ; 14                    ; 0                              ;
;     -- Combinational with a register         ; 2147                  ; 71                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 2573                  ; 69                    ; 0                              ;
;     -- 3 input functions                     ; 1664                  ; 39                    ; 0                              ;
;     -- <=2 input functions                   ; 1110                  ; 40                    ; 0                              ;
;     -- Register only                         ; 724                   ; 14                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 4215                  ; 140                   ; 0                              ;
;     -- arithmetic mode                       ; 1132                  ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 2940                  ; 85                    ; 0                              ;
;     -- Dedicated logic registers             ; 2871 / 49760 ( 6 % )  ; 85 / 49760 ( < 1 % )  ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                         ; 138                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 495 / 3110 ( 16 % )   ; 14 / 3110 ( < 1 % )   ; 0 / 3110 ( 0 % )               ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 64                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 32 / 288 ( 11 % )     ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                            ; 568864                ; 0                     ; 0                              ;
; Total RAM block bits                         ; 691200                ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
; M9K                                          ; 75 / 182 ( 41 % )     ; 0 / 182 ( 0 % )       ; 0 / 182 ( 0 % )                ;
; Clock control block                          ; 6 / 24 ( 25 % )       ; 0 / 24 ( 0 % )        ; 3 / 24 ( 12 % )                ;
; User Flash Memory                            ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; Double data rate I/O input circuitry         ; 16 / 144 ( 11 % )     ; 0 / 144 ( 0 % )       ; 0 / 144 ( 0 % )                ;
; Double Data Rate I/O output circuitry        ; 37 / 500 ( 7 % )      ; 0 / 500 ( 0 % )       ; 0 / 500 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 500 ( 3 % )      ; 0 / 500 ( 0 % )       ; 0 / 500 ( 0 % )                ;
; Analog-to-Digital Converter                  ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 3256                  ; 125                   ; 2                              ;
;     -- Registered Input Connections          ; 2956                  ; 95                    ; 0                              ;
;     -- Output Connections                    ; 239                   ; 182                   ; 2962                           ;
;     -- Registered Output Connections         ; 6                     ; 182                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 31342                 ; 945                   ; 2974                           ;
;     -- Registered Connections                ; 14722                 ; 668                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 226                   ; 305                   ; 2964                           ;
;     -- sld_hub:auto_hub                      ; 305                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 2964                  ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 48                    ; 62                    ; 2                              ;
;     -- Output Ports                          ; 43                    ; 79                    ; 4                              ;
;     -- Bidir Ports                           ; 16                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 40                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 47                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 52                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 59                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; MAX10_CLK1_50 ; P11   ; 3        ; 34           ; 0            ; 28           ; 55                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[0]         ; C10   ; 7        ; 51           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[1]         ; C11   ; 7        ; 51           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[2]         ; D12   ; 7        ; 51           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[3]         ; C12   ; 7        ; 54           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[4]         ; A12   ; 7        ; 54           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[5]         ; B12   ; 7        ; 49           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[6]         ; A13   ; 7        ; 54           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[7]         ; A14   ; 7        ; 58           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[8]         ; B14   ; 7        ; 56           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[9]         ; F15   ; 7        ; 69           ; 54           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; U17   ; 5        ; 78           ; 3            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; T20   ; 5        ; 78           ; 20           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; P20   ; 5        ; 78           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; R20   ; 5        ; 78           ; 20           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; W19   ; 5        ; 78           ; 16           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; V18   ; 5        ; 78           ; 15           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; U18   ; 5        ; 78           ; 3            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; U19   ; 5        ; 78           ; 15           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; T18   ; 5        ; 78           ; 20           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; T19   ; 5        ; 78           ; 20           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; R18   ; 5        ; 78           ; 24           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; P18   ; 5        ; 78           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P19   ; 5        ; 78           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; T21   ; 5        ; 78           ; 18           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; T22   ; 5        ; 78           ; 18           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; U21   ; 5        ; 78           ; 21           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; N22   ; 5        ; 78           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; L14   ; 6        ; 78           ; 36           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; U20   ; 5        ; 78           ; 17           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; V22   ; 5        ; 78           ; 17           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; U22   ; 5        ; 78           ; 21           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; J21   ; 6        ; 78           ; 30           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; V20   ; 5        ; 78           ; 17           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; P1    ; 2        ; 0            ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; T1    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; P4    ; 2        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; N2    ; 2        ; 0            ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; W1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; T2    ; 2        ; 0            ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; R2    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; R1    ; 2        ; 0            ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS        ; N3    ; 2        ; 0            ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AA1   ; 3        ; 18           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; V1    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; Y2    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; Y1    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS        ; N1    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; Y21   ; 5        ; 78           ; 16           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe               ;
; DRAM_DQ[10] ; H21   ; 6        ; 78           ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_10 ;
; DRAM_DQ[11] ; H22   ; 6        ; 78           ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_11 ;
; DRAM_DQ[12] ; G22   ; 6        ; 78           ; 31           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_12 ;
; DRAM_DQ[13] ; G20   ; 6        ; 78           ; 31           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_13 ;
; DRAM_DQ[14] ; G19   ; 6        ; 78           ; 31           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_14 ;
; DRAM_DQ[15] ; F22   ; 6        ; 78           ; 31           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_15 ;
; DRAM_DQ[1]  ; Y20   ; 5        ; 78           ; 16           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_1  ;
; DRAM_DQ[2]  ; AA22  ; 5        ; 78           ; 3            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_2  ;
; DRAM_DQ[3]  ; AA21  ; 5        ; 78           ; 3            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_3  ;
; DRAM_DQ[4]  ; Y22   ; 5        ; 78           ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_4  ;
; DRAM_DQ[5]  ; W22   ; 5        ; 78           ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_5  ;
; DRAM_DQ[6]  ; W20   ; 5        ; 78           ; 16           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_6  ;
; DRAM_DQ[7]  ; V21   ; 5        ; 78           ; 17           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_7  ;
; DRAM_DQ[8]  ; P21   ; 5        ; 78           ; 23           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_8  ;
; DRAM_DQ[9]  ; J22   ; 6        ; 78           ; 30           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_9  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 11 / 36 ( 31 % ) ; 2.5V          ; --           ;
; 3        ; 4 / 48 ( 8 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 30 / 40 ( 75 % ) ; 2.5V          ; --           ;
; 6        ; 9 / 60 ( 15 % )  ; 2.5V          ; --           ;
; 7        ; 10 / 52 ( 19 % ) ; 2.5V          ; --           ;
; 8        ; 4 / 36 ( 11 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; SW[4]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 433        ; 7        ; SW[6]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 425        ; 7        ; SW[7]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; VGA_R[0]                             ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; DRAM_DQ[3]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 247        ; 5        ; DRAM_DQ[2]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; SW[5]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; SW[8]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; SW[0]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; SW[1]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; SW[3]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; SW[2]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; SW[9]                                ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; DRAM_DQ[15]                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; DRAM_DQ[14]                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G20      ; 328        ; 6        ; DRAM_DQ[13]                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; DRAM_DQ[12]                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; DRAM_DQ[10]                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 321        ; 6        ; DRAM_DQ[11]                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; DRAM_UDQM                            ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 325        ; 6        ; DRAM_DQ[9]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; DRAM_CLK                             ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; VGA_VS                               ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; VGA_B[3]                             ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 73         ; 2        ; VGA_HS                               ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; DRAM_CKE                             ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 85         ; 2        ; VGA_B[0]                             ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; VGA_B[2]                             ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; MAX10_CLK1_50                        ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; DRAM_ADDR[8]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P19      ; 309        ; 5        ; DRAM_ADDR[9]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P20      ; 311        ; 5        ; DRAM_ADDR[11]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P21      ; 305        ; 5        ; DRAM_DQ[8]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; VGA_G[3]                             ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 123        ; 2        ; VGA_G[2]                             ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; DRAM_ADDR[7]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; DRAM_ADDR[12]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; VGA_B[1]                             ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 83         ; 2        ; VGA_G[1]                             ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; DRAM_ADDR[5]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ; 296        ; 5        ; DRAM_ADDR[6]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T20      ; 297        ; 5        ; DRAM_ADDR[10]                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 293        ; 5        ; DRAM_BA[0]                           ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 295        ; 5        ; DRAM_BA[1]                           ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; DRAM_ADDR[0]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U18      ; 244        ; 5        ; DRAM_ADDR[3]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U19      ; 282        ; 5        ; DRAM_ADDR[4]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 290        ; 5        ; DRAM_CS_N                            ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U21      ; 300        ; 5        ; DRAM_CAS_N                           ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 302        ; 5        ; DRAM_RAS_N                           ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 91         ; 2        ; VGA_R[1]                             ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; DRAM_ADDR[2]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; DRAM_WE_N                            ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V21      ; 289        ; 5        ; DRAM_DQ[7]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 291        ; 5        ; DRAM_LDQM                            ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 97         ; 2        ; VGA_G[0]                             ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; DRAM_ADDR[1]                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W20      ; 286        ; 5        ; DRAM_DQ[6]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; DRAM_DQ[5]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 129        ; 3        ; VGA_R[3]                             ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y2       ; 131        ; 3        ; VGA_R[2]                             ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; DRAM_DQ[1]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y21      ; 287        ; 5        ; DRAM_DQ[0]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 281        ; 5        ; DRAM_DQ[4]                           ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|pll7 ; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; inst_embedded_computer_system|pll|sd1|pll7                                                                                                ; inst_embedded_computer_system|vga_ip_0|inst_clock_divider|altpll_component|auto_generated|pll1                                                                           ;
; PLL mode                      ; Normal                                                                                                                                    ; Normal                                                                                                                                                                   ;
; Compensate clock              ; clock0                                                                                                                                    ; clock0                                                                                                                                                                   ;
; Compensated input/output pins ; --                                                                                                                                        ; --                                                                                                                                                                       ;
; Switchover type               ; --                                                                                                                                        ; --                                                                                                                                                                       ;
; Input frequency 0             ; 50.0 MHz                                                                                                                                  ; 50.0 MHz                                                                                                                                                                 ;
; Input frequency 1             ; --                                                                                                                                        ; --                                                                                                                                                                       ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                                                  ; 50.0 MHz                                                                                                                                                                 ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                                                                 ; 600.0 MHz                                                                                                                                                                ;
; VCO post scale K counter      ; 2                                                                                                                                         ; 2                                                                                                                                                                        ;
; VCO frequency control         ; Auto                                                                                                                                      ; Auto                                                                                                                                                                     ;
; VCO phase shift step          ; 208 ps                                                                                                                                    ; 208 ps                                                                                                                                                                   ;
; VCO multiply                  ; --                                                                                                                                        ; --                                                                                                                                                                       ;
; VCO divide                    ; --                                                                                                                                        ; --                                                                                                                                                                       ;
; Freq min lock                 ; 25.0 MHz                                                                                                                                  ; 25.0 MHz                                                                                                                                                                 ;
; Freq max lock                 ; 54.18 MHz                                                                                                                                 ; 54.18 MHz                                                                                                                                                                ;
; M VCO Tap                     ; 0                                                                                                                                         ; 0                                                                                                                                                                        ;
; M Initial                     ; 4                                                                                                                                         ; 1                                                                                                                                                                        ;
; M value                       ; 12                                                                                                                                        ; 12                                                                                                                                                                       ;
; N value                       ; 1                                                                                                                                         ; 1                                                                                                                                                                        ;
; Charge pump current           ; setting 1                                                                                                                                 ; setting 1                                                                                                                                                                ;
; Loop filter resistance        ; setting 27                                                                                                                                ; setting 27                                                                                                                                                               ;
; Loop filter capacitance       ; setting 0                                                                                                                                 ; setting 0                                                                                                                                                                ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                                                        ; 680 kHz to 980 kHz                                                                                                                                                       ;
; Bandwidth type                ; Medium                                                                                                                                    ; Medium                                                                                                                                                                   ;
; Real time reconfigurable      ; Off                                                                                                                                       ; Off                                                                                                                                                                      ;
; Scan chain MIF file           ; --                                                                                                                                        ; --                                                                                                                                                                       ;
; Preserve PLL counter order    ; Off                                                                                                                                       ; Off                                                                                                                                                                      ;
; PLL location                  ; PLL_1                                                                                                                                     ; PLL_3                                                                                                                                                                    ;
; Inclk0 signal                 ; MAX10_CLK1_50                                                                                                                             ; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[0]                    ;
; Inclk1 signal                 ; --                                                                                                                                        ; --                                                                                                                                                                       ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                             ; Global Clock                                                                                                                                                             ;
; Inclk1 signal type            ; --                                                                                                                                        ; --                                                                                                                                                                       ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                 ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------------------------------------+
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[0]                                ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 4       ; 0       ; inst_embedded_computer_system|pll|sd1|pll7|clk[0]                                                     ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[1]                                ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -90 (-5000 ps) ; 3.75 (208 ps)    ; 50/50      ; C1      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; inst_embedded_computer_system|pll|sd1|pll7|clk[1]                                                     ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)       ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; inst_embedded_computer_system|vga_ip_0|inst_clock_divider|altpll_component|auto_generated|pll1|clk[0] ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; SW[0]         ; Incomplete set of assignments ;
; SW[1]         ; Incomplete set of assignments ;
; SW[2]         ; Incomplete set of assignments ;
; SW[3]         ; Incomplete set of assignments ;
; SW[4]         ; Incomplete set of assignments ;
; SW[5]         ; Incomplete set of assignments ;
; SW[6]         ; Incomplete set of assignments ;
; SW[7]         ; Incomplete set of assignments ;
; SW[8]         ; Incomplete set of assignments ;
; DRAM_ADDR[0]  ; Incomplete set of assignments ;
; DRAM_ADDR[1]  ; Incomplete set of assignments ;
; DRAM_ADDR[2]  ; Incomplete set of assignments ;
; DRAM_ADDR[3]  ; Incomplete set of assignments ;
; DRAM_ADDR[4]  ; Incomplete set of assignments ;
; DRAM_ADDR[5]  ; Incomplete set of assignments ;
; DRAM_ADDR[6]  ; Incomplete set of assignments ;
; DRAM_ADDR[7]  ; Incomplete set of assignments ;
; DRAM_ADDR[8]  ; Incomplete set of assignments ;
; DRAM_ADDR[9]  ; Incomplete set of assignments ;
; DRAM_ADDR[10] ; Incomplete set of assignments ;
; DRAM_ADDR[11] ; Incomplete set of assignments ;
; DRAM_ADDR[12] ; Incomplete set of assignments ;
; DRAM_BA[0]    ; Incomplete set of assignments ;
; DRAM_BA[1]    ; Incomplete set of assignments ;
; DRAM_CAS_N    ; Incomplete set of assignments ;
; DRAM_CKE      ; Incomplete set of assignments ;
; DRAM_CLK      ; Incomplete set of assignments ;
; DRAM_CS_N     ; Incomplete set of assignments ;
; DRAM_LDQM     ; Incomplete set of assignments ;
; DRAM_UDQM     ; Incomplete set of assignments ;
; DRAM_RAS_N    ; Incomplete set of assignments ;
; DRAM_WE_N     ; Incomplete set of assignments ;
; VGA_R[0]      ; Incomplete set of assignments ;
; VGA_R[1]      ; Incomplete set of assignments ;
; VGA_R[2]      ; Incomplete set of assignments ;
; VGA_R[3]      ; Incomplete set of assignments ;
; VGA_G[0]      ; Incomplete set of assignments ;
; VGA_G[1]      ; Incomplete set of assignments ;
; VGA_G[2]      ; Incomplete set of assignments ;
; VGA_G[3]      ; Incomplete set of assignments ;
; VGA_B[0]      ; Incomplete set of assignments ;
; VGA_B[1]      ; Incomplete set of assignments ;
; VGA_B[2]      ; Incomplete set of assignments ;
; VGA_B[3]      ; Incomplete set of assignments ;
; VGA_HS        ; Incomplete set of assignments ;
; VGA_VS        ; Incomplete set of assignments ;
; DRAM_DQ[0]    ; Incomplete set of assignments ;
; DRAM_DQ[1]    ; Incomplete set of assignments ;
; DRAM_DQ[2]    ; Incomplete set of assignments ;
; DRAM_DQ[3]    ; Incomplete set of assignments ;
; DRAM_DQ[4]    ; Incomplete set of assignments ;
; DRAM_DQ[5]    ; Incomplete set of assignments ;
; DRAM_DQ[6]    ; Incomplete set of assignments ;
; DRAM_DQ[7]    ; Incomplete set of assignments ;
; DRAM_DQ[8]    ; Incomplete set of assignments ;
; DRAM_DQ[9]    ; Incomplete set of assignments ;
; DRAM_DQ[10]   ; Incomplete set of assignments ;
; DRAM_DQ[11]   ; Incomplete set of assignments ;
; DRAM_DQ[12]   ; Incomplete set of assignments ;
; DRAM_DQ[13]   ; Incomplete set of assignments ;
; DRAM_DQ[14]   ; Incomplete set of assignments ;
; DRAM_DQ[15]   ; Incomplete set of assignments ;
; MAX10_CLK1_50 ; Incomplete set of assignments ;
; SW[9]         ; Incomplete set of assignments ;
+---------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------+
; Compilation Hierarchy Node                                                                                                                                                                                                                                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                                                                             ; Library Name             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------+
; |CASE_4                                                                                                                                                                                                                                                        ; 6233 (1)    ; 2956 (0)                  ; 69 (69)       ; 568864      ; 75   ; 1          ; 32           ; 0       ; 16        ; 64   ; 0            ; 3277 (1)     ; 738 (0)           ; 2218 (0)         ; 0          ; |CASE_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; CASE_4                                                                                                  ; work                     ;
;    |embedded_computer_system:inst_embedded_computer_system|                                                                                                                                                                                                    ; 6070 (0)    ; 2871 (0)                  ; 0 (0)         ; 568864      ; 75   ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 3199 (0)     ; 724 (0)           ; 2147 (0)         ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; embedded_computer_system                                                                                ; embedded_computer_system ;
;       |TIMER_HW_IP:timer_hw_ip_0|                                                                                                                                                                                                                              ; 102 (38)    ; 34 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (4)       ; 2 (2)             ; 65 (32)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|TIMER_HW_IP:timer_hw_ip_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; TIMER_HW_IP                                                                                             ; embedded_computer_system ;
;          |timer_top:timer_function|                                                                                                                                                                                                                            ; 64 (64)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 33 (33)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|TIMER_HW_IP:timer_hw_ip_0|timer_top:timer_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; timer_top                                                                                               ; embedded_computer_system ;
;       |VGA_IP:vga_ip_0|                                                                                                                                                                                                                                        ; 139 (7)     ; 28 (4)                    ; 0 (0)         ; 393216      ; 48   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (3)      ; 2 (0)             ; 26 (4)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; VGA_IP                                                                                                  ; embedded_computer_system ;
;          |VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|                                                                                                                                                                                                                ; 76 (0)      ; 4 (0)                     ; 0 (0)         ; 393216      ; 48   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 2 (0)             ; 2 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; VHDL_DUALPORT_RAM                                                                                       ; embedded_computer_system ;
;             |altsyncram:ram_rtl_0|                                                                                                                                                                                                                             ; 76 (0)      ; 4 (0)                     ; 0 (0)         ; 393216      ; 48   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 2 (0)             ; 2 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                                                                              ; work                     ;
;                |altsyncram_umc1:auto_generated|                                                                                                                                                                                                                ; 76 (4)      ; 4 (4)                     ; 0 (0)         ; 393216      ; 48   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 2 (2)             ; 2 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram_umc1                                                                                         ; work                     ;
;                   |decode_19a:decode2|                                                                                                                                                                                                                         ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; decode_19a                                                                                              ; work                     ;
;                   |decode_qk9:rden_decode_b|                                                                                                                                                                                                                   ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; decode_qk9                                                                                              ; work                     ;
;                   |mux_c3b:mux3|                                                                                                                                                                                                                               ; 37 (37)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|mux_c3b:mux3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; mux_c3b                                                                                                 ; work                     ;
;          |clock_divider:inst_clock_divider|                                                                                                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; clock_divider                                                                                           ; embedded_computer_system ;
;             |altpll:altpll_component|                                                                                                                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altpll                                                                                                  ; work                     ;
;                |clock_divider_altpll:auto_generated|                                                                                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; clock_divider_altpll                                                                                    ; work                     ;
;          |vga_sync:U2|                                                                                                                                                                                                                                         ; 56 (56)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 20 (20)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|vga_sync:U2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; vga_sync                                                                                                ; embedded_computer_system ;
;       |embedded_computer_system_buffer_0:buffer_0|                                                                                                                                                                                                             ; 1391 (0)    ; 531 (0)                   ; 0 (0)         ; 16672       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 857 (0)      ; 110 (0)           ; 424 (0)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; embedded_computer_system_buffer_0                                                                       ; embedded_computer_system ;
;          |sample_buffer_internal:sample_buffer_internal_inst|                                                                                                                                                                                                  ; 1391 (0)    ; 531 (0)                   ; 0 (0)         ; 16672       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 857 (0)      ; 110 (0)           ; 424 (0)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; sample_buffer_internal                                                                                  ; embedded_computer_system ;
;             |acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|                                                                                                                                                                               ; 55 (55)     ; 55 (55)                   ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 41 (41)           ; 14 (14)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_mem1x                                                                                               ; embedded_computer_system ;
;                |altsyncram:block_n[0].altsyncram_component|                                                                                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                                                                              ; work                     ;
;                   |altsyncram_rmp2:auto_generated|                                                                                                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component|altsyncram_rmp2:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram_rmp2                                                                                         ; work                     ;
;             |sample_buffer_function_wrapper:sample_buffer_internal|                                                                                                                                                                                            ; 1349 (118)  ; 476 (132)                 ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 857 (14)     ; 69 (32)           ; 423 (72)         ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; sample_buffer_function_wrapper                                                                          ; embedded_computer_system ;
;                |sample_buffer_function:thesample_buffer_function|                                                                                                                                                                                              ; 1232 (0)    ; 344 (0)                   ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 843 (0)      ; 37 (0)            ; 352 (0)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sample_buffer_function                                                                                  ; embedded_computer_system ;
;                   |bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|                                                                                                                                                                                     ; 112 (0)     ; 39 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 72 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; bb_sample_buffer_B1_start                                                                               ; embedded_computer_system ;
;                      |bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|                                                                                                                                                        ; 112 (40)    ; 39 (3)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (6)       ; 0 (0)             ; 72 (34)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; bb_sample_buffer_B1_start_stall_region                                                                  ; embedded_computer_system ;
;                         |i_acl_pop_i1_throttle_pop_sample_buffer12:thei_acl_pop_i1_throttle_pop_sample_buffer|                                                                                                                                                 ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|i_acl_pop_i1_throttle_pop_sample_buffer12:thei_acl_pop_i1_throttle_pop_sample_buffer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; i_acl_pop_i1_throttle_pop_sample_buffer12                                                               ; embedded_computer_system ;
;                            |i_acl_pop_i1_throttle_pop_sample_buffer_reg:thei_acl_pop_i1_throttle_pop_sample_buffer_reg|                                                                                                                                        ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|i_acl_pop_i1_throttle_pop_sample_buffer12:thei_acl_pop_i1_throttle_pop_sample_buffer|i_acl_pop_i1_throttle_pop_sample_buffer_reg:thei_acl_pop_i1_throttle_pop_sample_buffer_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; i_acl_pop_i1_throttle_pop_sample_buffer_reg                                                             ; embedded_computer_system ;
;                         |i_ffwd_src_unnamed_sample_buffer2_sample_buffer17:thei_ffwd_src_unnamed_sample_buffer2_sample_buffer|                                                                                                                                 ; 33 (0)      ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 0 (0)             ; 2 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|i_ffwd_src_unnamed_sample_buffer2_sample_buffer17:thei_ffwd_src_unnamed_sample_buffer2_sample_buffer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; i_ffwd_src_unnamed_sample_buffer2_sample_buffer17                                                       ; embedded_computer_system ;
;                            |acl_ffwdsrc:thei_ffwd_src_unnamed_sample_buffer2_sample_buffer18|                                                                                                                                                                  ; 33 (33)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|i_ffwd_src_unnamed_sample_buffer2_sample_buffer17:thei_ffwd_src_unnamed_sample_buffer2_sample_buffer|acl_ffwdsrc:thei_ffwd_src_unnamed_sample_buffer2_sample_buffer18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_ffwdsrc                                                                                             ; embedded_computer_system ;
;                         |i_ffwd_src_unnamed_sample_buffer3_sample_buffer21:thei_ffwd_src_unnamed_sample_buffer3_sample_buffer|                                                                                                                                 ; 35 (0)      ; 33 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 33 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|i_ffwd_src_unnamed_sample_buffer3_sample_buffer21:thei_ffwd_src_unnamed_sample_buffer3_sample_buffer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; i_ffwd_src_unnamed_sample_buffer3_sample_buffer21                                                       ; embedded_computer_system ;
;                            |acl_ffwdsrc:thei_ffwd_src_unnamed_sample_buffer3_sample_buffer22|                                                                                                                                                                  ; 35 (35)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 33 (33)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|i_ffwd_src_unnamed_sample_buffer3_sample_buffer21:thei_ffwd_src_unnamed_sample_buffer3_sample_buffer|acl_ffwdsrc:thei_ffwd_src_unnamed_sample_buffer3_sample_buffer22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_ffwdsrc                                                                                             ; embedded_computer_system ;
;                         |i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14:thei_iord_bl_do_unnamed_sample_buffer1_sample_buffer_aunroll_x|                                                                                                                   ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14:thei_iord_bl_do_unnamed_sample_buffer1_sample_buffer_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14                                                     ; embedded_computer_system ;
;                            |st_read:theiord|                                                                                                                                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14:thei_iord_bl_do_unnamed_sample_buffer1_sample_buffer_aunroll_x|st_read:theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; st_read                                                                                                 ; embedded_computer_system ;
;                         |sample_buffer_B1_start_merge_reg:thesample_buffer_B1_start_merge_reg|                                                                                                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|sample_buffer_B1_start_merge_reg:thesample_buffer_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sample_buffer_B1_start_merge_reg                                                                        ; embedded_computer_system ;
;                   |bb_sample_buffer_B2:thebb_sample_buffer_B2|                                                                                                                                                                                                 ; 1109 (0)    ; 295 (0)                   ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 801 (0)      ; 35 (0)            ; 273 (0)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; bb_sample_buffer_B2                                                                                     ; embedded_computer_system ;
;                      |bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|                                                                                                                                                                    ; 1107 (5)    ; 294 (2)                   ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 800 (3)      ; 35 (0)            ; 272 (2)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; bb_sample_buffer_B2_stall_region                                                                        ; embedded_computer_system ;
;                         |i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74:thei_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer_aunroll_x|                                                                                                   ; 5 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74:thei_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74                                             ; embedded_computer_system ;
;                            |st_write:theiowr|                                                                                                                                                                                                                  ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74:thei_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer_aunroll_x|st_write:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; st_write                                                                                                ; embedded_computer_system ;
;                         |i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|                                             ; 1095 (1)    ; 288 (0)                   ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 794 (0)      ; 35 (0)            ; 266 (1)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer                   ; embedded_computer_system ;
;                            |i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|                        ; 43 (0)      ; 28 (0)                    ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 27 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73         ; embedded_computer_system ;
;                               |i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|         ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector                                                                                                                                                                                                                                        ; i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector ; embedded_computer_system ;
;                                  |acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|                                                                                            ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector                                                                                                       ; acl_full_detector                                                                                       ; embedded_computer_system ;
;                               |i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x| ; 36 (0)      ; 23 (0)                    ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 1 (0)             ; 22 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x                                                                                                                                                                                                                                ; i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo ; embedded_computer_system ;
;                                  |acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|                                                                                                            ; 36 (0)      ; 23 (0)                    ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 1 (0)             ; 22 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79                                                                                                               ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                                     |acl_fifo:fifo|                                                                                                                                                                                                            ; 36 (0)      ; 23 (0)                    ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 1 (0)             ; 22 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|acl_fifo:fifo                                                                                                 ; acl_fifo                                                                                                ; embedded_computer_system ;
;                                        |scfifo:scfifo_component|                                                                                                                                                                                               ; 36 (0)      ; 23 (0)                    ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 1 (0)             ; 22 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|acl_fifo:fifo|scfifo:scfifo_component                                                                         ; scfifo                                                                                                  ; work                     ;
;                                           |scfifo_d961:auto_generated|                                                                                                                                                                                         ; 36 (0)      ; 23 (0)                    ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 1 (0)             ; 22 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d961:auto_generated                                              ; scfifo_d961                                                                                             ; work                     ;
;                                              |a_dpfifo_7c31:dpfifo|                                                                                                                                                                                            ; 36 (25)     ; 23 (12)                   ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 1 (1)             ; 22 (11)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d961:auto_generated|a_dpfifo_7c31:dpfifo                         ; a_dpfifo_7c31                                                                                           ; work                     ;
;                                                 |altsyncram_hlg1:FIFOram|                                                                                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 288         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d961:auto_generated|a_dpfifo_7c31:dpfifo|altsyncram_hlg1:FIFOram ; altsyncram_hlg1                                                                                         ; work                     ;
;                                                 |cntr_137:usedw_counter|                                                                                                                                                                                       ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d961:auto_generated|a_dpfifo_7c31:dpfifo|cntr_137:usedw_counter  ; cntr_137                                                                                                ; work                     ;
;                                                 |cntr_k2b:rd_ptr_msb|                                                                                                                                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d961:auto_generated|a_dpfifo_7c31:dpfifo|cntr_k2b:rd_ptr_msb     ; cntr_k2b                                                                                                ; work                     ;
;                                                 |cntr_l2b:wr_ptr|                                                                                                                                                                                              ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d961:auto_generated|a_dpfifo_7c31:dpfifo|cntr_l2b:wr_ptr         ; cntr_l2b                                                                                                ; work                     ;
;                            |i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|                          ; 1052 (916)  ; 260 (152)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 779 (762)    ; 34 (14)           ; 239 (170)        ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23           ; embedded_computer_system ;
;                               |dspba_delay:i_masked_sample_buffer_delay|                                                                                                                                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|dspba_delay:i_masked_sample_buffer_delay                                                                                                                                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:i_tobool_i_sample_buffer_cmp_sign_delay|                                                                                                                                                                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|dspba_delay:i_tobool_i_sample_buffer_cmp_sign_delay                                                                                                                                                                                                                                                                                                                                                                                                             ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist0_i_xor_sample_buffer_q_5|                                                                                                                                                                                    ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|dspba_delay:redist0_i_xor_sample_buffer_q_5                                                                                                                                                                                                                                                                                                                                                                                                                     ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist1_i_masked_sample_buffer_q_5|                                                                                                                                                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|dspba_delay:redist1_i_masked_sample_buffer_q_5                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_5|                                                                                                                                                                             ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_5                                                                                                                                                                                                                                                                                                                                                                                                              ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer|                                                                                                                                           ; 6 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer                                                                                                                                                                                                                                                                                                                                                                            ; i_acl_pipeline_keep_going_sample_buffer29                                                               ; embedded_computer_system ;
;                                  |acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30|                                                                                                                                                                   ; 6 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer|acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30                                                                                                                                                                                                                                                                                                                  ; acl_pipeline                                                                                            ; embedded_computer_system ;
;                                     |acl_pop:pop1|                                                                                                                                                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer|acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30|acl_pop:pop1                                                                                                                                                                                                                                                                                                     ; acl_pop                                                                                                 ; embedded_computer_system ;
;                                     |acl_pop:pop2|                                                                                                                                                                                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer|acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30|acl_pop:pop2                                                                                                                                                                                                                                                                                                     ; acl_pop                                                                                                 ; embedded_computer_system ;
;                                     |acl_push:push|                                                                                                                                                                                                            ; 3 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer|acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30|acl_push:push                                                                                                                                                                                                                                                                                                    ; acl_push                                                                                                ; embedded_computer_system ;
;                                        |acl_staging_reg:staging_reg|                                                                                                                                                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer|acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30|acl_push:push|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                        ; acl_staging_reg                                                                                         ; embedded_computer_system ;
;                               |i_acl_pop_i32_i_05_pop7_sample_buffer44:thei_acl_pop_i32_i_05_pop7_sample_buffer|                                                                                                                                               ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_pop_i32_i_05_pop7_sample_buffer44:thei_acl_pop_i32_i_05_pop7_sample_buffer                                                                                                                                                                                                                                                                                                                                                                                ; i_acl_pop_i32_i_05_pop7_sample_buffer44                                                                 ; embedded_computer_system ;
;                                  |acl_pop:thei_acl_pop_i32_i_05_pop7_sample_buffer45|                                                                                                                                                                          ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_pop_i32_i_05_pop7_sample_buffer44:thei_acl_pop_i32_i_05_pop7_sample_buffer|acl_pop:thei_acl_pop_i32_i_05_pop7_sample_buffer45                                                                                                                                                                                                                                                                                                                             ; acl_pop                                                                                                 ; embedded_computer_system ;
;                               |i_acl_pop_i4_cleanups_pop9_sample_buffer25:thei_acl_pop_i4_cleanups_pop9_sample_buffer|                                                                                                                                         ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_pop_i4_cleanups_pop9_sample_buffer25:thei_acl_pop_i4_cleanups_pop9_sample_buffer                                                                                                                                                                                                                                                                                                                                                                          ; i_acl_pop_i4_cleanups_pop9_sample_buffer25                                                              ; embedded_computer_system ;
;                                  |acl_pop:thei_acl_pop_i4_cleanups_pop9_sample_buffer26|                                                                                                                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_pop_i4_cleanups_pop9_sample_buffer25:thei_acl_pop_i4_cleanups_pop9_sample_buffer|acl_pop:thei_acl_pop_i4_cleanups_pop9_sample_buffer26                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                                                                 ; embedded_computer_system ;
;                               |i_acl_pop_i4_initerations_pop8_sample_buffer31:thei_acl_pop_i4_initerations_pop8_sample_buffer|                                                                                                                                 ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_pop_i4_initerations_pop8_sample_buffer31:thei_acl_pop_i4_initerations_pop8_sample_buffer                                                                                                                                                                                                                                                                                                                                                                  ; i_acl_pop_i4_initerations_pop8_sample_buffer31                                                          ; embedded_computer_system ;
;                                  |acl_pop:thei_acl_pop_i4_initerations_pop8_sample_buffer32|                                                                                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_pop_i4_initerations_pop8_sample_buffer31:thei_acl_pop_i4_initerations_pop8_sample_buffer|acl_pop:thei_acl_pop_i4_initerations_pop8_sample_buffer32                                                                                                                                                                                                                                                                                                        ; acl_pop                                                                                                 ; embedded_computer_system ;
;                               |i_acl_push_i1_lastiniteration_sample_buffer38:thei_acl_push_i1_lastiniteration_sample_buffer|                                                                                                                                   ; 4 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i1_lastiniteration_sample_buffer38:thei_acl_push_i1_lastiniteration_sample_buffer                                                                                                                                                                                                                                                                                                                                                                    ; i_acl_push_i1_lastiniteration_sample_buffer38                                                           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i1_lastiniteration_sample_buffer39|                                                                                                                                                                   ; 4 (1)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i1_lastiniteration_sample_buffer38:thei_acl_push_i1_lastiniteration_sample_buffer|acl_push:thei_acl_push_i1_lastiniteration_sample_buffer39                                                                                                                                                                                                                                                                                                          ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i1_lastiniteration_sample_buffer38:thei_acl_push_i1_lastiniteration_sample_buffer|acl_push:thei_acl_push_i1_lastiniteration_sample_buffer39|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer|                                                                                                                                           ; 21 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 12 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer                                                                                                                                                                                                                                                                                                                                                                            ; i_acl_push_i1_notexitcond_sample_buffer68                                                               ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i1_notexitcond_sample_buffer69|                                                                                                                                                                       ; 21 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 12 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer|acl_push:thei_acl_push_i1_notexitcond_sample_buffer69                                                                                                                                                                                                                                                                                                                      ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 21 (2)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (2)        ; 0 (0)             ; 12 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer|acl_push:thei_acl_push_i1_notexitcond_sample_buffer69|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                   ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                                        |acl_ll_fifo:fifo|                                                                                                                                                                                                      ; 19 (19)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 12 (12)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer|acl_push:thei_acl_push_i1_notexitcond_sample_buffer69|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                                                                                                                  ; acl_ll_fifo                                                                                             ; embedded_computer_system ;
;                               |i_acl_push_i32_i_05_push7_sample_buffer60:thei_acl_push_i32_i_05_push7_sample_buffer|                                                                                                                                           ; 12 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 10 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i32_i_05_push7_sample_buffer60:thei_acl_push_i32_i_05_push7_sample_buffer                                                                                                                                                                                                                                                                                                                                                                            ; i_acl_push_i32_i_05_push7_sample_buffer60                                                               ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i32_i_05_push7_sample_buffer61|                                                                                                                                                                       ; 12 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 10 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i32_i_05_push7_sample_buffer60:thei_acl_push_i32_i_05_push7_sample_buffer|acl_push:thei_acl_push_i32_i_05_push7_sample_buffer61                                                                                                                                                                                                                                                                                                                      ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 10 (10)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i32_i_05_push7_sample_buffer60:thei_acl_push_i32_i_05_push7_sample_buffer|acl_push:thei_acl_push_i32_i_05_push7_sample_buffer61|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                   ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer|                                                                                                                       ; 35 (0)      ; 33 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 33 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer                                                                                                                                                                                                                                                                                                                                                        ; i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63                                                     ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer64|                                                                                                                                                             ; 35 (0)      ; 33 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 33 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer|acl_push:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer64                                                                                                                                                                                                                                                                                        ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 35 (35)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 33 (33)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer|acl_push:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer64|acl_data_fifo:fifo                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i4_cleanups_push9_sample_buffer71:thei_acl_push_i4_cleanups_push9_sample_buffer|                                                                                                                                     ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i4_cleanups_push9_sample_buffer71:thei_acl_push_i4_cleanups_push9_sample_buffer                                                                                                                                                                                                                                                                                                                                                                      ; i_acl_push_i4_cleanups_push9_sample_buffer71                                                            ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i4_cleanups_push9_sample_buffer72|                                                                                                                                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i4_cleanups_push9_sample_buffer71:thei_acl_push_i4_cleanups_push9_sample_buffer|acl_push:thei_acl_push_i4_cleanups_push9_sample_buffer72                                                                                                                                                                                                                                                                                                             ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i4_cleanups_push9_sample_buffer71:thei_acl_push_i4_cleanups_push9_sample_buffer|acl_push:thei_acl_push_i4_cleanups_push9_sample_buffer72|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i4_initerations_push8_sample_buffer34:thei_acl_push_i4_initerations_push8_sample_buffer|                                                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i4_initerations_push8_sample_buffer34:thei_acl_push_i4_initerations_push8_sample_buffer                                                                                                                                                                                                                                                                                                                                                              ; i_acl_push_i4_initerations_push8_sample_buffer34                                                        ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i4_initerations_push8_sample_buffer35|                                                                                                                                                                ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i4_initerations_push8_sample_buffer34:thei_acl_push_i4_initerations_push8_sample_buffer|acl_push:thei_acl_push_i4_initerations_push8_sample_buffer35                                                                                                                                                                                                                                                                                                 ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i4_initerations_push8_sample_buffer34:thei_acl_push_i4_initerations_push8_sample_buffer|acl_push:thei_acl_push_i4_initerations_push8_sample_buffer35|acl_data_fifo:fifo                                                                                                                                                                                                                                                                              ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer|                                                                                                                                   ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 27 (27)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer                                                                                                                                                                                                                                                                                                                                                                    ; i_load_unnamed_sample_buffer5_sample_buffer51                                                           ; embedded_computer_system ;
;                         |sample_buffer_B2_merge_reg:thesample_buffer_B2_merge_reg_aunroll_x|                                                                                                                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|sample_buffer_B2_merge_reg:thesample_buffer_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sample_buffer_B2_merge_reg                                                                              ; embedded_computer_system ;
;                      |sample_buffer_B2_branch:thesample_buffer_B2_branch|                                                                                                                                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|sample_buffer_B2_branch:thesample_buffer_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sample_buffer_B2_branch                                                                                 ; embedded_computer_system ;
;                      |sample_buffer_B2_merge:thesample_buffer_B2_merge|                                                                                                                                                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|sample_buffer_B2_merge:thesample_buffer_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sample_buffer_B2_merge                                                                                  ; embedded_computer_system ;
;                   |bb_sample_buffer_B2_sr_1:thebb_sample_buffer_B2_sr_1_aunroll_x|                                                                                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2_sr_1:thebb_sample_buffer_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; bb_sample_buffer_B2_sr_1                                                                                ; embedded_computer_system ;
;                   |bb_sample_buffer_B3:thebb_sample_buffer_B3|                                                                                                                                                                                                 ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 3 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B3:thebb_sample_buffer_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; bb_sample_buffer_B3                                                                                     ; embedded_computer_system ;
;                      |bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region|                                                                                                                                                                    ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 3 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B3:thebb_sample_buffer_B3|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; bb_sample_buffer_B3_stall_region                                                                        ; embedded_computer_system ;
;                         |i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer|                                                                                                                                             ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 3 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B3:thebb_sample_buffer_B3|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region|i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; i_acl_push_i1_throttle_push_sample_buffer76                                                             ; embedded_computer_system ;
;                            |acl_push:thei_acl_push_i1_throttle_push_sample_buffer77|                                                                                                                                                                           ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 3 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B3:thebb_sample_buffer_B3|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region|i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer|acl_push:thei_acl_push_i1_throttle_push_sample_buffer77                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_push                                                                                                ; embedded_computer_system ;
;                               |acl_token_fifo_counter:fifo|                                                                                                                                                                                                    ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 3 (3)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B3:thebb_sample_buffer_B3|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region|i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer|acl_push:thei_acl_push_i1_throttle_push_sample_buffer77|acl_token_fifo_counter:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_token_fifo_counter                                                                                  ; embedded_computer_system ;
;                   |bb_sample_buffer_B3_sr_0:thebb_sample_buffer_B3_sr_0_aunroll_x|                                                                                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B3_sr_0:thebb_sample_buffer_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; bb_sample_buffer_B3_sr_0                                                                                ; embedded_computer_system ;
;                   |i_acl_pipeline_keep_going_sample_buffer_sr:thei_acl_pipeline_keep_going_sample_buffer_sr|                                                                                                                                                   ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|i_acl_pipeline_keep_going_sample_buffer_sr:thei_acl_pipeline_keep_going_sample_buffer_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; i_acl_pipeline_keep_going_sample_buffer_sr                                                              ; embedded_computer_system ;
;                   |loop_limiter_sample_buffer0:theloop_limiter_sample_buffer0|                                                                                                                                                                                 ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|loop_limiter_sample_buffer0:theloop_limiter_sample_buffer0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; loop_limiter_sample_buffer0                                                                             ; embedded_computer_system ;
;                      |acl_loop_limiter:thelimiter|                                                                                                                                                                                                             ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|loop_limiter_sample_buffer0:theloop_limiter_sample_buffer0|acl_loop_limiter:thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_loop_limiter                                                                                        ; embedded_computer_system ;
;       |embedded_computer_system_buffer_1:buffer_1|                                                                                                                                                                                                             ; 1014 (0)    ; 420 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 594 (0)      ; 84 (0)            ; 336 (0)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; embedded_computer_system_buffer_1                                                                       ; embedded_computer_system ;
;          |result_buffer_internal:result_buffer_internal_inst|                                                                                                                                                                                                  ; 1014 (0)    ; 420 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 594 (0)      ; 84 (0)            ; 336 (0)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; result_buffer_internal                                                                                  ; embedded_computer_system ;
;             |acl_mem1x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|                                                                                                                                                                               ; 88 (88)     ; 88 (88)                   ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 52 (52)           ; 36 (36)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|acl_mem1x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_mem1x                                                                                               ; embedded_computer_system ;
;                |altsyncram:block_n[0].altsyncram_component|                                                                                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|acl_mem1x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                                                                              ; work                     ;
;                   |altsyncram_rmp2:auto_generated|                                                                                                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|acl_mem1x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component|altsyncram_rmp2:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram_rmp2                                                                                         ; work                     ;
;             |result_buffer_function_wrapper:result_buffer_internal|                                                                                                                                                                                            ; 957 (0)     ; 332 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 594 (0)      ; 32 (0)            ; 331 (0)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; result_buffer_function_wrapper                                                                          ; embedded_computer_system ;
;                |result_buffer_function:theresult_buffer_function|                                                                                                                                                                                              ; 957 (0)     ; 332 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 594 (0)      ; 32 (0)            ; 331 (0)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; result_buffer_function                                                                                  ; embedded_computer_system ;
;                   |bb_result_buffer_B1_start:thebb_result_buffer_B1_start|                                                                                                                                                                                     ; 957 (0)     ; 332 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 594 (0)      ; 32 (0)            ; 331 (0)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; bb_result_buffer_B1_start                                                                               ; embedded_computer_system ;
;                      |bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|                                                                                                                                                        ; 957 (4)     ; 332 (2)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 594 (1)      ; 32 (0)            ; 331 (3)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; bb_result_buffer_B1_start_stall_region                                                                  ; embedded_computer_system ;
;                         |i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|                                                                                                           ; 954 (0)     ; 330 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 593 (0)      ; 32 (0)            ; 329 (0)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer                                                  ; embedded_computer_system ;
;                            |i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|                                                                                      ; 24 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 15 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67                                        ; embedded_computer_system ;
;                               |i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|                                                             ; 17 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 10 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                ; i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo                              ; embedded_computer_system ;
;                                  |acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|                                                                                                                                           ; 17 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 10 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70                                                                                                                                                                                                                                                                                                              ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                                     |acl_fifo:fifo|                                                                                                                                                                                                            ; 17 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 10 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|acl_fifo:fifo                                                                                                                                                                                                                                                                                                ; acl_fifo                                                                                                ; embedded_computer_system ;
;                                        |scfifo:scfifo_component|                                                                                                                                                                                               ; 17 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 10 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                        ; scfifo                                                                                                  ; work                     ;
;                                           |scfifo_8961:auto_generated|                                                                                                                                                                                         ; 17 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 10 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|acl_fifo:fifo|scfifo:scfifo_component|scfifo_8961:auto_generated                                                                                                                                                                                                                                             ; scfifo_8961                                                                                             ; work                     ;
;                                              |a_dpfifo_2c31:dpfifo|                                                                                                                                                                                            ; 17 (13)     ; 10 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (6)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|acl_fifo:fifo|scfifo:scfifo_component|scfifo_8961:auto_generated|a_dpfifo_2c31:dpfifo                                                                                                                                                                                                                        ; a_dpfifo_2c31                                                                                           ; work                     ;
;                                                 |cntr_137:usedw_counter|                                                                                                                                                                                       ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|acl_fifo:fifo|scfifo:scfifo_component|scfifo_8961:auto_generated|a_dpfifo_2c31:dpfifo|cntr_137:usedw_counter                                                                                                                                                                                                 ; cntr_137                                                                                                ; work                     ;
;                               |i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector|                                                                   ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector                                                                                                                                                                                                                                                                                                                                                                                                      ; i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector                            ; embedded_computer_system ;
;                                  |acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector|                                                                                                                           ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector                                                                                                                                                                                                                                                                                                    ; acl_full_detector                                                                                       ; embedded_computer_system ;
;                            |i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|                                                                                        ; 930 (507)   ; 315 (1)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 584 (450)    ; 32 (0)            ; 314 (217)        ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14                                          ; embedded_computer_system ;
;                               |dspba_delay:i_cmp35_i_result_buffer_delay|                                                                                                                                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:i_cmp35_i_result_buffer_delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:i_cmp37_i_result_buffer_delay|                                                                                                                                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:i_cmp37_i_result_buffer_delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:i_cmp5_i_result_buffer_delay|                                                                                                                                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:i_cmp5_i_result_buffer_delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:i_or6_i_result_buffer_delay|                                                                                                                                                                                        ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 42 (42)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:i_or6_i_result_buffer_delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist0_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_b_1|                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist0_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_b_1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist10_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_l_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist10_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_l_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist11_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_m_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist11_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_m_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist12_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_n_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist12_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_n_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist13_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_o_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist13_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_o_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist14_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_p_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist14_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_p_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist15_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_q_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist15_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_q_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist16_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_r_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist16_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_r_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist17_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_s_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist17_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_s_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist18_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_t_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist18_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_t_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist19_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_u_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist19_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_u_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist1_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_c_1|                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist1_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_c_1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist20_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_v_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist20_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_v_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist21_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_w_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist21_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_w_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist22_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_x_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist22_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_x_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist23_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_y_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist23_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_y_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist24_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_z_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist24_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_z_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist25_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_aa_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist25_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_aa_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist26_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_bb_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist26_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_bb_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist27_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_cc_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist27_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_cc_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist28_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_dd_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist28_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_dd_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist29_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ee_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist29_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ee_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist2_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_d_1|                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist2_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_d_1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist30_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ff_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist30_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ff_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist31_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_gg_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist31_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_gg_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist32_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_hh_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist32_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_hh_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist33_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ii_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist33_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ii_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist34_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_jj_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist34_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_jj_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist35_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_kk_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist35_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_kk_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist36_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ll_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist36_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ll_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist37_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_mm_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist37_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_mm_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist38_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_nn_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist38_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_nn_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist39_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_oo_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist39_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_oo_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist3_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_e_1|                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist3_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_e_1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist40_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_pp_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist40_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_pp_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist41_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_qq_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist41_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_qq_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist42_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_rr_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist42_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_rr_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist43_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ss_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist43_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ss_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist44_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_tt_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist44_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_tt_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist45_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_uu_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist45_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_uu_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist46_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_vv_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist46_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_vv_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist47_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ww_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist47_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_ww_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist48_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_xx_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist48_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_xx_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist49_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_yy_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist49_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_yy_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist4_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_f_1|                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist4_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_f_1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist50_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_zz_1|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist50_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_zz_1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist51_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_1_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist51_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_1_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist52_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_2_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist52_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_2_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist53_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_3_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist53_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_3_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist54_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_4_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist54_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_4_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist55_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_5_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist55_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_5_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist56_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_6_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist56_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_6_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist57_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_7_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist57_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_7_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist58_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_8_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist58_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_8_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist59_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_9_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist59_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_9_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist5_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_g_1|                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist5_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_g_1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist60_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_0_1|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist60_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist61_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_o61_1|                                                                                                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist61_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_o61_1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist62_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_o62_1|                                                                                                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist62_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_o62_1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist63_i_or352_i_result_buffer_BitSelect_for_b_b_2|                                                                                                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist63_i_or352_i_result_buffer_BitSelect_for_b_b_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist64_i_conv50_i_result_buffer_BitSelect_for_a_b_1|                                                                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist64_i_conv50_i_result_buffer_BitSelect_for_a_b_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist65_i_sub30_i_result_buffer_vt_select_13_b_1|                                                                                                                                                                  ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist65_i_sub30_i_result_buffer_vt_select_13_b_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist66_i_resulting_exp_2_i_result_buffer_vt_select_11_b_1|                                                                                                                                                        ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist66_i_resulting_exp_2_i_result_buffer_vt_select_11_b_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist67_i_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer_vt_select_5_b_1|                                                                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist67_i_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer_vt_select_5_b_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist69_i_and4_i_result_buffer_vt_select_51_b_1|                                                                                                                                                                   ; 52 (52)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 51 (51)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist69_i_and4_i_result_buffer_vt_select_51_b_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist6_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_h_1|                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist6_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_h_1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist70_i_and2_i24_result_buffer_vt_select_51_b_1|                                                                                                                                                                 ; 52 (52)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 52 (52)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist70_i_and2_i24_result_buffer_vt_select_51_b_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist71_sync_in_aunroll_x_in_c1_eni3_1_1|                                                                                                                                                                          ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 29 (29)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist71_sync_in_aunroll_x_in_c1_eni3_1_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist74_sync_in_aunroll_x_in_i_valid_5|                                                                                                                                                                            ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist74_sync_in_aunroll_x_in_i_valid_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist75_sync_in_aunroll_x_in_i_valid_6|                                                                                                                                                                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist75_sync_in_aunroll_x_in_i_valid_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist7_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_i_1|                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist7_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_i_1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist8_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_j_1|                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist8_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_j_1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |dspba_delay:redist9_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_k_1|                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist9_i_or44_bitvec_i_result_buffer_result_buffer35_or44_bitvec_i_select_0_x_merged_bit_select_k_1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |floatComponent_i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_caA0Z54c2463b0c2463a0455u:thei_conv_result_buffer|                                                                                                ; 123 (123)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 62 (62)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|floatComponent_i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_caA0Z54c2463b0c2463a0455u:thei_conv_result_buffer                                                                                                                                                                                                                                                                                                                                                                                                                                     ; floatComponent_i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_caA0Z54c2463b0c2463a0455u ; embedded_computer_system ;
;                               |i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer|                                                                                       ; 11 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 10 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer                                                                                                                                                                                                                                                                                                                                                                                                                            ; i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60                                     ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer61|                                                                                                                                             ; 11 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 10 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer|acl_push:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer61                                                                                                                                                                                                                                                                                                                                            ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer|acl_push:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer61|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                         ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|                                                                                                                                                    ; 75 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 3 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; thirtysix_six_comp                                                                                      ; embedded_computer_system ;
;                                  |six_three_comp:a|                                                                                                                                                                                                            ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|six_three_comp:a                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; six_three_comp                                                                                          ; embedded_computer_system ;
;                                  |six_three_comp:b|                                                                                                                                                                                                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|six_three_comp:b                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; six_three_comp                                                                                          ; embedded_computer_system ;
;                                  |six_three_comp:c|                                                                                                                                                                                                            ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|six_three_comp:c                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; six_three_comp                                                                                          ; embedded_computer_system ;
;                                  |six_three_comp:d|                                                                                                                                                                                                            ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|six_three_comp:d                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; six_three_comp                                                                                          ; embedded_computer_system ;
;                                  |six_three_comp:e|                                                                                                                                                                                                            ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|six_three_comp:e                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; six_three_comp                                                                                          ; embedded_computer_system ;
;                                  |six_three_comp:f|                                                                                                                                                                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|six_three_comp:f                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; six_three_comp                                                                                          ; embedded_computer_system ;
;                                  |six_three_comp:hi|                                                                                                                                                                                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|six_three_comp:hi                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; six_three_comp                                                                                          ; embedded_computer_system ;
;                                  |six_three_comp:lo|                                                                                                                                                                                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|six_three_comp:lo                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; six_three_comp                                                                                          ; embedded_computer_system ;
;                                  |six_three_comp:me|                                                                                                                                                                                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|six_three_comp:me                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; six_three_comp                                                                                          ; embedded_computer_system ;
;                                  |ternary_add:t|                                                                                                                                                                                                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer|ternary_add:t                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; ternary_add                                                                                             ; embedded_computer_system ;
;       |embedded_computer_system_cpu:cpu|                                                                                                                                                                                                                       ; 1103 (0)    ; 589 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 513 (0)      ; 58 (0)            ; 532 (0)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; embedded_computer_system_cpu                                                                            ; embedded_computer_system ;
;          |embedded_computer_system_cpu_cpu:cpu|                                                                                                                                                                                                                ; 1103 (715)  ; 589 (319)                 ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 513 (395)    ; 58 (9)            ; 532 (311)        ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; embedded_computer_system_cpu_cpu                                                                        ; embedded_computer_system ;
;             |embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|                                                                                                                                                        ; 388 (85)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (5)      ; 49 (4)            ; 221 (76)         ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; embedded_computer_system_cpu_cpu_nios2_oci                                                              ; embedded_computer_system ;
;                |embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|                                                                                                                                 ; 141 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 43 (0)            ; 53 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; embedded_computer_system_cpu_cpu_debug_slave_wrapper                                                    ; embedded_computer_system ;
;                   |embedded_computer_system_cpu_cpu_debug_slave_sysclk:the_embedded_computer_system_cpu_cpu_debug_slave_sysclk|                                                                                                                                ; 51 (47)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 35 (32)           ; 14 (13)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_sysclk:the_embedded_computer_system_cpu_cpu_debug_slave_sysclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; embedded_computer_system_cpu_cpu_debug_slave_sysclk                                                     ; embedded_computer_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                                                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_sysclk:the_embedded_computer_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_std_synchronizer                                                                                 ; work                     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                                                                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_sysclk:the_embedded_computer_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_std_synchronizer                                                                                 ; work                     ;
;                   |embedded_computer_system_cpu_cpu_debug_slave_tck:the_embedded_computer_system_cpu_cpu_debug_slave_tck|                                                                                                                                      ; 90 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 8 (5)             ; 42 (42)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_tck:the_embedded_computer_system_cpu_cpu_debug_slave_tck                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; embedded_computer_system_cpu_cpu_debug_slave_tck                                                        ; embedded_computer_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                                                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_tck:the_embedded_computer_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer                                                                                 ; work                     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                                                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_tck:the_embedded_computer_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer                                                                                 ; work                     ;
;                   |sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy|                                                                                                                                                                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_virtual_jtag_basic                                                                                  ; work                     ;
;                |embedded_computer_system_cpu_cpu_nios2_avalon_reg:the_embedded_computer_system_cpu_cpu_nios2_avalon_reg|                                                                                                                                       ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_avalon_reg:the_embedded_computer_system_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; embedded_computer_system_cpu_cpu_nios2_avalon_reg                                                       ; embedded_computer_system ;
;                |embedded_computer_system_cpu_cpu_nios2_oci_break:the_embedded_computer_system_cpu_cpu_nios2_oci_break|                                                                                                                                         ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_oci_break:the_embedded_computer_system_cpu_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; embedded_computer_system_cpu_cpu_nios2_oci_break                                                        ; embedded_computer_system ;
;                |embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug|                                                                                                                                         ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 9 (9)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; embedded_computer_system_cpu_cpu_nios2_oci_debug                                                        ; embedded_computer_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                                                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_std_synchronizer                                                                                 ; work                     ;
;                |embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem|                                                                                                                                               ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 53 (53)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; embedded_computer_system_cpu_cpu_nios2_ocimem                                                           ; embedded_computer_system ;
;                   |embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram|                                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; embedded_computer_system_cpu_cpu_ociram_sp_ram_module                                                   ; embedded_computer_system ;
;                      |altsyncram:the_altsyncram|                                                                                                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                                                                              ; work                     ;
;                         |altsyncram_0n61:auto_generated|                                                                                                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_0n61                                                                                         ; work                     ;
;             |embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a|                                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; embedded_computer_system_cpu_cpu_register_bank_a_module                                                 ; embedded_computer_system ;
;                |altsyncram:the_altsyncram|                                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                                                                              ; work                     ;
;                   |altsyncram_s0c1:auto_generated|                                                                                                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_s0c1                                                                                         ; work                     ;
;             |embedded_computer_system_cpu_cpu_register_bank_b_module:embedded_computer_system_cpu_cpu_register_bank_b|                                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_register_bank_b_module:embedded_computer_system_cpu_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; embedded_computer_system_cpu_cpu_register_bank_b_module                                                 ; embedded_computer_system ;
;                |altsyncram:the_altsyncram|                                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_register_bank_b_module:embedded_computer_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                                                                              ; work                     ;
;                   |altsyncram_s0c1:auto_generated|                                                                                                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_register_bank_b_module:embedded_computer_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_s0c1                                                                                         ; work                     ;
;       |embedded_computer_system_filter_0:filter_0|                                                                                                                                                                                                             ; 746 (0)     ; 270 (0)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 476 (0)      ; 238 (0)           ; 32 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; embedded_computer_system_filter_0                                                                       ; embedded_computer_system ;
;          |fir_filter_internal:fir_filter_internal_inst|                                                                                                                                                                                                        ; 746 (0)     ; 270 (0)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 476 (0)      ; 238 (0)           ; 32 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; fir_filter_internal                                                                                     ; embedded_computer_system ;
;             |fir_filter_function_wrapper:fir_filter_internal|                                                                                                                                                                                                  ; 746 (0)     ; 270 (0)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 476 (0)      ; 238 (0)           ; 32 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; fir_filter_function_wrapper                                                                             ; embedded_computer_system ;
;                |fir_filter_function:thefir_filter_function|                                                                                                                                                                                                    ; 746 (0)     ; 270 (0)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 476 (0)      ; 238 (0)           ; 32 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; fir_filter_function                                                                                     ; embedded_computer_system ;
;                   |bb_fir_filter_B1_start:thebb_fir_filter_B1_start|                                                                                                                                                                                           ; 746 (0)     ; 270 (0)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 476 (0)      ; 238 (0)           ; 32 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; bb_fir_filter_B1_start                                                                                  ; embedded_computer_system ;
;                      |bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|                                                                                                                                                              ; 746 (2)     ; 270 (0)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 476 (2)      ; 238 (0)           ; 32 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; bb_fir_filter_B1_start_stall_region                                                                     ; embedded_computer_system ;
;                         |i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171:thei_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter_aunroll_x|                                                                                                                    ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171:thei_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171                                                     ; embedded_computer_system ;
;                            |st_write:theiowr|                                                                                                                                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171:thei_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter_aunroll_x|st_write:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; st_write                                                                                                ; embedded_computer_system ;
;                         |i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|                                                                                                                       ; 742 (0)     ; 268 (0)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 474 (0)      ; 238 (0)           ; 30 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter                                                        ; embedded_computer_system ;
;                            |i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|                                                                                                 ; 35 (1)      ; 23 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (1)       ; 0 (0)             ; 24 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170                                             ; embedded_computer_system ;
;                               |i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|                                                                       ; 28 (0)      ; 19 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo                                   ; embedded_computer_system ;
;                                  |acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|                                                                                                                                                ; 28 (0)      ; 19 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174                                                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                                     |acl_fifo:fifo|                                                                                                                                                                                                            ; 28 (0)      ; 19 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_fifo                                                                                                ; embedded_computer_system ;
;                                        |scfifo:scfifo_component|                                                                                                                                                                                               ; 28 (0)      ; 19 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                                                  ; work                     ;
;                                           |scfifo_r761:auto_generated|                                                                                                                                                                                         ; 28 (0)      ; 19 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r761:auto_generated                                                                                                                                                                                                                                                                                                                 ; scfifo_r761                                                                                             ; work                     ;
;                                              |a_dpfifo_la31:dpfifo|                                                                                                                                                                                            ; 28 (20)     ; 19 (11)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 20 (12)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r761:auto_generated|a_dpfifo_la31:dpfifo                                                                                                                                                                                                                                                                                            ; a_dpfifo_la31                                                                                           ; work                     ;
;                                                 |altsyncram_dig1:FIFOram|                                                                                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r761:auto_generated|a_dpfifo_la31:dpfifo|altsyncram_dig1:FIFOram                                                                                                                                                                                                                                                                    ; altsyncram_dig1                                                                                         ; work                     ;
;                                                 |cntr_037:usedw_counter|                                                                                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r761:auto_generated|a_dpfifo_la31:dpfifo|cntr_037:usedw_counter                                                                                                                                                                                                                                                                     ; cntr_037                                                                                                ; work                     ;
;                                                 |cntr_j2b:rd_ptr_msb|                                                                                                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r761:auto_generated|a_dpfifo_la31:dpfifo|cntr_j2b:rd_ptr_msb                                                                                                                                                                                                                                                                        ; cntr_j2b                                                                                                ; work                     ;
;                                                 |cntr_k2b:wr_ptr|                                                                                                                                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r761:auto_generated|a_dpfifo_la31:dpfifo|cntr_k2b:wr_ptr                                                                                                                                                                                                                                                                            ; cntr_k2b                                                                                                ; work                     ;
;                               |i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|                                                                               ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector                                  ; embedded_computer_system ;
;                                  |acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|                                                                                                                                 ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector                                                                                                                                                                                                                                                                                                                                                                           ; acl_full_detector                                                                                       ; embedded_computer_system ;
;                            |i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|                                                                                                    ; 708 (465)   ; 245 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 463 (463)    ; 238 (0)           ; 7 (3)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14                                                ; embedded_computer_system ;
;                               |dspba_delay:redist0_sync_in_aunroll_x_in_i_valid_2|                                                                                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|dspba_delay:redist0_sync_in_aunroll_x_in_i_valid_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; dspba_delay                                                                                             ; embedded_computer_system ;
;                               |i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter|                                 ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                            ; i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84          ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter85|                                                                                                                  ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter|acl_push:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter85                                                                                                                                                                                                                                                                                                                 ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter|acl_push:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter85|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                              ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter124:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter|                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter124:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter124           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter125|                                                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter124:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter125                                                                                                                                                                                                                                                                                                                     ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter124:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter125|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter144:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter|                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter144:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter144           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter145|                                                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter144:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter145                                                                                                                                                                                                                                                                                                                     ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter144:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter145|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter146:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter|                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter146:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter146           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter147|                                                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter146:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter147                                                                                                                                                                                                                                                                                                                     ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter146:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter147|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter148:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter|                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter148:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter148           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter149|                                                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter148:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter149                                                                                                                                                                                                                                                                                                                     ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter148:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter149|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter150:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter|                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter150:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter150           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter151|                                                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter150:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter151                                                                                                                                                                                                                                                                                                                     ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter150:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter151|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter152:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter|                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 2 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter152:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter152           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter153|                                                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 2 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter152:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter153                                                                                                                                                                                                                                                                                                                     ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter152:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter153|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter126:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter|                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter126:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter126           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter127|                                                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter126:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter127                                                                                                                                                                                                                                                                                                                     ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter126:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter127|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter128:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter|                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter128:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter128           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter129|                                                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter128:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter129                                                                                                                                                                                                                                                                                                                     ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter128:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter129|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter130:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter|                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter130:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter130           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter131|                                                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter130:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter131                                                                                                                                                                                                                                                                                                                     ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter130:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter131|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter132:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter|                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter132:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter132           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter133|                                                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter132:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter133                                                                                                                                                                                                                                                                                                                     ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter132:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter133|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter134:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter|                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter134:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter134           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter135|                                                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter134:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter135                                                                                                                                                                                                                                                                                                                     ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter134:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter135|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter136:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter|                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter136:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter136           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter137|                                                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter136:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter137                                                                                                                                                                                                                                                                                                                     ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter136:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter137|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter138:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter|                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter138:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter138           ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter139|                                                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter138:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter139                                                                                                                                                                                                                                                                                                                     ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter138:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter139|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter140:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter|                                      ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter140:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                                 ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter140            ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter141|                                                                                                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter140:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter141                                                                                                                                                                                                                                                                                                                        ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter140:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter141|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter142:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter|                                      ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter142:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                                 ; i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter142            ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter143|                                                                                                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter142:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter143                                                                                                                                                                                                                                                                                                                        ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter142:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter|acl_push:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter143|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |i_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter90:thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter|                                                                                                       ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter90:thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; i_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter90                                             ; embedded_computer_system ;
;                                  |acl_push:thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter91|                                                                                                                                                     ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter90:thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter|acl_push:thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter91                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_push                                                                                                ; embedded_computer_system ;
;                                     |acl_data_fifo:fifo|                                                                                                                                                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter90:thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter|acl_push:thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter91|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                                                           ; embedded_computer_system ;
;                               |lpm_mult:i_shl_i_i_i_i_i_10_fir_filter_component|                                                                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_10_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_10_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_11_fir_filter_component|                                                                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_11_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_11_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_12_fir_filter_component|                                                                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_12_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_12_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_13_fir_filter_component|                                                                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_13_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_13_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_14_fir_filter_component|                                                                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_14_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_14_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_15_fir_filter_component|                                                                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_15_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_15_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_1_fir_filter_component|                                                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_1_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_1_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_2_fir_filter_component|                                                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_2_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_2_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_3_fir_filter_component|                                                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_3_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_3_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_4_fir_filter_component|                                                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_4_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_4_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_5_fir_filter_component|                                                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_5_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_5_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_6_fir_filter_component|                                                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_6_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_6_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_7_fir_filter_component|                                                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_7_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_7_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_8_fir_filter_component|                                                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_8_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_8_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_9_fir_filter_component|                                                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_9_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_9_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; mult_00u                                                                                                ; work                     ;
;                               |lpm_mult:i_shl_i_i_i_i_i_fir_filter_component|                                                                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_fir_filter_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                                                                                ; work                     ;
;                                  |mult_00u:auto_generated|                                                                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_fir_filter_component|mult_00u:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; mult_00u                                                                                                ; work                     ;
;       |embedded_computer_system_jtag_uart:jtag_uart|                                                                                                                                                                                                           ; 167 (40)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (17)      ; 24 (5)            ; 92 (18)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; embedded_computer_system_jtag_uart                                                                      ; embedded_computer_system ;
;          |alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic|                                                                                                                                                                              ; 76 (76)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 19 (19)           ; 34 (34)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; alt_jtag_atlantic                                                                                       ; work                     ;
;          |embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r|                                                                                                                                                         ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; embedded_computer_system_jtag_uart_scfifo_r                                                             ; embedded_computer_system ;
;             |scfifo:rfifo|                                                                                                                                                                                                                                     ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; scfifo                                                                                                  ; work                     ;
;                |scfifo_9621:auto_generated|                                                                                                                                                                                                                    ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; scfifo_9621                                                                                             ; work                     ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                                                                                                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; a_dpfifo_bb01                                                                                           ; work                     ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                                                                                 ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; a_fefifo_7cf                                                                                            ; work                     ;
;                         |cntr_337:count_usedw|                                                                                                                                                                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; cntr_337                                                                                                ; work                     ;
;                      |altsyncram_dtn1:FIFOram|                                                                                                                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_dtn1                                                                                         ; work                     ;
;                      |cntr_n2b:rd_ptr_count|                                                                                                                                                                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; cntr_n2b                                                                                                ; work                     ;
;                      |cntr_n2b:wr_ptr|                                                                                                                                                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; cntr_n2b                                                                                                ; work                     ;
;          |embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|                                                                                                                                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; embedded_computer_system_jtag_uart_scfifo_w                                                             ; embedded_computer_system ;
;             |scfifo:wfifo|                                                                                                                                                                                                                                     ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; scfifo                                                                                                  ; work                     ;
;                |scfifo_9621:auto_generated|                                                                                                                                                                                                                    ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; scfifo_9621                                                                                             ; work                     ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                                                                                                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; a_dpfifo_bb01                                                                                           ; work                     ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                                                                                 ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; a_fefifo_7cf                                                                                            ; work                     ;
;                         |cntr_337:count_usedw|                                                                                                                                                                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; cntr_337                                                                                                ; work                     ;
;                      |altsyncram_dtn1:FIFOram|                                                                                                                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_dtn1                                                                                         ; work                     ;
;                      |cntr_n2b:rd_ptr_count|                                                                                                                                                                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; cntr_n2b                                                                                                ; work                     ;
;                      |cntr_n2b:wr_ptr|                                                                                                                                                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; cntr_n2b                                                                                                ; work                     ;
;       |embedded_computer_system_mm_interconnect_0:mm_interconnect_0|                                                                                                                                                                                           ; 1156 (0)    ; 640 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 417 (0)      ; 143 (0)           ; 596 (0)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; embedded_computer_system_mm_interconnect_0                                                              ; embedded_computer_system ;
;          |altera_avalon_sc_fifo:buffer_0_avs_cra_agent_rsp_fifo|                                                                                                                                                                                               ; 20 (20)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 16 (16)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buffer_0_avs_cra_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                                                   ; embedded_computer_system ;
;          |altera_avalon_sc_fifo:buffer_0_avs_sample_buffer_agent_rsp_fifo|                                                                                                                                                                                     ; 26 (26)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 4 (4)             ; 17 (17)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buffer_0_avs_sample_buffer_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                                                   ; embedded_computer_system ;
;          |altera_avalon_sc_fifo:buffer_1_avs_result_buffer_agent_rsp_fifo|                                                                                                                                                                                     ; 26 (26)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 4 (4)             ; 18 (18)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buffer_1_avs_result_buffer_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                                                   ; embedded_computer_system ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                                                                                                                                            ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                                                   ; embedded_computer_system ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                                                                                                                                    ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 7 (7)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                                                   ; embedded_computer_system ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|                                                                                                                                                                                                  ; 17 (17)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 13 (13)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                                                   ; embedded_computer_system ;
;          |altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|                                                                                                                                                                                                ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 7 (7)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                                                   ; embedded_computer_system ;
;          |altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|                                                                                                                                                                                                  ; 17 (17)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 4 (4)             ; 9 (9)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                                                   ; embedded_computer_system ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|                                                                                                                                                                                          ; 187 (187)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 70 (70)           ; 101 (101)        ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                                                   ; embedded_computer_system ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                                                                                                                                                                            ; 90 (90)     ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 72 (72)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                                                   ; embedded_computer_system ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                                                                                                                                                     ; 14 (14)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (2)             ; 8 (8)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                                                   ; embedded_computer_system ;
;          |altera_avalon_sc_fifo:timer_hw_ip_0_avalon_slave_0_agent_rsp_fifo|                                                                                                                                                                                   ; 13 (13)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 8 (8)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_hw_ip_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                                                   ; embedded_computer_system ;
;          |altera_avalon_sc_fifo:vga_ip_0_avalon_slave_0_agent_rsp_fifo|                                                                                                                                                                                        ; 14 (14)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (2)             ; 8 (8)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ip_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                                                   ; embedded_computer_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                                                                                                                                ; 20 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 10 (0)            ; 8 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser                                                                ; embedded_computer_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                                                                                                         ; 20 (16)     ; 18 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 10 (8)            ; 8 (7)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                                                                          ; embedded_computer_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                                                                           ; embedded_computer_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                                                                           ; embedded_computer_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                                                                                                                                    ; 32 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 23 (0)            ; 7 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser                                                                ; embedded_computer_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                                                                                                         ; 32 (28)     ; 30 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 23 (21)           ; 7 (6)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                                                                          ; embedded_computer_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                                                                           ; embedded_computer_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                                                                           ; embedded_computer_system ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                                                                                                                                                    ; 26 (26)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 14 (14)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                                                                              ; embedded_computer_system ;
;          |altera_merlin_master_agent:cpu_instruction_master_agent|                                                                                                                                                                                             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                                                                              ; embedded_computer_system ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                                                                                                                                          ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                                                                         ; embedded_computer_system ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                                                                                                                                                   ; 6 (6)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                                                                         ; embedded_computer_system ;
;          |altera_merlin_slave_agent:buffer_0_avs_cra_agent|                                                                                                                                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buffer_0_avs_cra_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                                                               ; embedded_computer_system ;
;          |altera_merlin_slave_agent:buffer_0_avs_sample_buffer_agent|                                                                                                                                                                                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buffer_0_avs_sample_buffer_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                                                               ; embedded_computer_system ;
;          |altera_merlin_slave_agent:buffer_1_avs_result_buffer_agent|                                                                                                                                                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buffer_1_avs_result_buffer_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                                                               ; embedded_computer_system ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                                                                                                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                                                                               ; embedded_computer_system ;
;          |altera_merlin_slave_agent:pll_pll_slave_agent|                                                                                                                                                                                                       ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                                                               ; embedded_computer_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                                                                        ; embedded_computer_system ;
;          |altera_merlin_slave_agent:sdram_controller_s1_agent|                                                                                                                                                                                                 ; 16 (8)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (6)       ; 0 (0)             ; 5 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                                                                               ; embedded_computer_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                                                                                                    ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                                                                        ; embedded_computer_system ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                                                                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                                                               ; embedded_computer_system ;
;          |altera_merlin_slave_translator:buffer_0_avs_cra_translator|                                                                                                                                                                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buffer_0_avs_cra_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                                                          ; embedded_computer_system ;
;          |altera_merlin_slave_translator:buffer_0_avs_sample_buffer_translator|                                                                                                                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buffer_0_avs_sample_buffer_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                                                          ; embedded_computer_system ;
;          |altera_merlin_slave_translator:buffer_1_avs_result_buffer_translator|                                                                                                                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buffer_1_avs_result_buffer_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                                                          ; embedded_computer_system ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                                                                                                                                       ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                                                          ; embedded_computer_system ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                                                                                                               ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                                                          ; embedded_computer_system ;
;          |altera_merlin_slave_translator:onchip_ram_s1_translator|                                                                                                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                                                                          ; embedded_computer_system ;
;          |altera_merlin_slave_translator:pll_pll_slave_translator|                                                                                                                                                                                             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                                                                          ; embedded_computer_system ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                                                                                                                                                ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                                                          ; embedded_computer_system ;
;          |altera_merlin_slave_translator:timer_hw_ip_0_avalon_slave_0_translator|                                                                                                                                                                              ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_hw_ip_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                                                                          ; embedded_computer_system ;
;          |altera_merlin_slave_translator:vga_ip_0_avalon_slave_0_translator|                                                                                                                                                                                   ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_ip_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                                                          ; embedded_computer_system ;
;          |altera_merlin_width_adapter:buffer_0_avs_cra_cmd_width_adapter|                                                                                                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:buffer_0_avs_cra_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                                                                             ; embedded_computer_system ;
;          |altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|                                                                                                                                                                                   ; 89 (89)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 87 (87)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                                                                             ; embedded_computer_system ;
;          |altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|                                                                                                                                                                                   ; 25 (25)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 20 (20)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                                                                             ; embedded_computer_system ;
;          |embedded_computer_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                                                                                                                      ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; embedded_computer_system_mm_interconnect_0_cmd_demux                                                    ; embedded_computer_system ;
;          |embedded_computer_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                                                                                                              ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; embedded_computer_system_mm_interconnect_0_cmd_demux_001                                                ; embedded_computer_system ;
;          |embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|                                                                                                                                                                                  ; 56 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 1 (1)             ; 50 (47)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; embedded_computer_system_mm_interconnect_0_cmd_mux_007                                                  ; embedded_computer_system ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                                                                     ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_arbitrator                                                                                ; embedded_computer_system ;
;          |embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_009|                                                                                                                                                                                  ; 57 (55)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 0 (0)             ; 10 (6)           ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_009                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; embedded_computer_system_mm_interconnect_0_cmd_mux_007                                                  ; embedded_computer_system ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                                                                     ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_arbitrator                                                                                ; embedded_computer_system ;
;          |embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_010|                                                                                                                                                                                  ; 57 (54)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 1 (1)             ; 47 (44)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_010                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; embedded_computer_system_mm_interconnect_0_cmd_mux_007                                                  ; embedded_computer_system ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                                                                     ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_arbitrator                                                                                ; embedded_computer_system ;
;          |embedded_computer_system_mm_interconnect_0_router:router|                                                                                                                                                                                            ; 26 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; embedded_computer_system_mm_interconnect_0_router                                                       ; embedded_computer_system ;
;          |embedded_computer_system_mm_interconnect_0_router_001:router_001|                                                                                                                                                                                    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; embedded_computer_system_mm_interconnect_0_router_001                                                   ; embedded_computer_system ;
;          |embedded_computer_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007|                                                                                                                                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; embedded_computer_system_mm_interconnect_0_rsp_demux_007                                                ; embedded_computer_system ;
;          |embedded_computer_system_mm_interconnect_0_rsp_demux_007:rsp_demux_009|                                                                                                                                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_rsp_demux_007:rsp_demux_009                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; embedded_computer_system_mm_interconnect_0_rsp_demux_007                                                ; embedded_computer_system ;
;          |embedded_computer_system_mm_interconnect_0_rsp_demux_007:rsp_demux_010|                                                                                                                                                                              ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_rsp_demux_007:rsp_demux_010                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; embedded_computer_system_mm_interconnect_0_rsp_demux_007                                                ; embedded_computer_system ;
;          |embedded_computer_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                                                                                                          ; 225 (225)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 169 (169)    ; 0 (0)             ; 56 (56)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; embedded_computer_system_mm_interconnect_0_rsp_mux                                                      ; embedded_computer_system ;
;          |embedded_computer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                                                                                                                  ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; embedded_computer_system_mm_interconnect_0_rsp_mux_001                                                  ; embedded_computer_system ;
;       |embedded_computer_system_onchip_ram:onchip_ram|                                                                                                                                                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_onchip_ram:onchip_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; embedded_computer_system_onchip_ram                                                                     ; embedded_computer_system ;
;          |altsyncram:the_altsyncram|                                                                                                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                                                                              ; work                     ;
;             |altsyncram_mlc1:auto_generated|                                                                                                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_mlc1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_mlc1                                                                                         ; work                     ;
;       |embedded_computer_system_pll:pll|                                                                                                                                                                                                                       ; 11 (7)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 8 (6)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; embedded_computer_system_pll                                                                            ; embedded_computer_system ;
;          |embedded_computer_system_pll_altpll_82g2:sd1|                                                                                                                                                                                                        ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; embedded_computer_system_pll_altpll_82g2                                                                ; embedded_computer_system ;
;          |embedded_computer_system_pll_stdsync_sv6:stdsync2|                                                                                                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; embedded_computer_system_pll_stdsync_sv6                                                                ; embedded_computer_system ;
;             |embedded_computer_system_pll_dffpipe_l2c:dffpipe3|                                                                                                                                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_stdsync_sv6:stdsync2|embedded_computer_system_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; embedded_computer_system_pll_dffpipe_l2c                                                                ; embedded_computer_system ;
;       |embedded_computer_system_rst_controller:rst_controller|                                                                                                                                                                                                 ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 8 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; embedded_computer_system_rst_controller                                                                 ; embedded_computer_system ;
;          |altera_reset_controller:rst_controller|                                                                                                                                                                                                              ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (5)             ; 8 (5)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                                                                 ; embedded_computer_system ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                                                               ; embedded_computer_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                                                               ; embedded_computer_system ;
;       |embedded_computer_system_rst_controller_001:rst_controller_001|                                                                                                                                                                                         ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 7 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; embedded_computer_system_rst_controller_001                                                             ; embedded_computer_system ;
;          |altera_reset_controller:rst_controller_001|                                                                                                                                                                                                          ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                                                                 ; embedded_computer_system ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                                                               ; embedded_computer_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                                                               ; embedded_computer_system ;
;       |embedded_computer_system_rst_controller_002:rst_controller_002|                                                                                                                                                                                         ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 3 (0)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_002:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; embedded_computer_system_rst_controller_002                                                             ; embedded_computer_system ;
;          |altera_reset_controller:rst_controller_002|                                                                                                                                                                                                          ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 3 (1)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                                                                 ; embedded_computer_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                                                               ; embedded_computer_system ;
;       |embedded_computer_system_sdram_controller:sdram_controller|                                                                                                                                                                                             ; 356 (238)   ; 213 (121)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (135)    ; 43 (3)            ; 170 (79)         ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; embedded_computer_system_sdram_controller                                                               ; embedded_computer_system ;
;          |embedded_computer_system_sdram_controller_input_efifo_module:the_embedded_computer_system_sdram_controller_input_efifo_module|                                                                                                                       ; 141 (141)   ; 92 (92)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 40 (40)           ; 93 (93)          ; 0          ; |CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|embedded_computer_system_sdram_controller_input_efifo_module:the_embedded_computer_system_sdram_controller_input_efifo_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; embedded_computer_system_sdram_controller_input_efifo_module                                            ; embedded_computer_system ;
;    |sld_hub:auto_hub|                                                                                                                                                                                                                                          ; 162 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (1)       ; 14 (0)            ; 71 (0)           ; 0          ; |CASE_4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                                                                                 ; altera_sld               ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                                                                                                                        ; 161 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (0)       ; 14 (0)            ; 71 (0)           ; 0          ; |CASE_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                                                                             ; altera_sld               ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                                                                                                                  ; 161 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (0)       ; 14 (0)            ; 71 (0)           ; 0          ; |CASE_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; alt_sld_fab                                                                                             ; alt_sld_fab              ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                                                                                                              ; 161 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (1)       ; 14 (4)            ; 71 (0)           ; 0          ; |CASE_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                                                                                 ; alt_sld_fab              ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                                                                                                                   ; 156 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (0)       ; 10 (0)            ; 71 (0)           ; 0          ; |CASE_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                                                                       ; alt_sld_fab              ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                                                                                                               ; 156 (112)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (59)      ; 10 (10)           ; 71 (45)          ; 0          ; |CASE_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_jtag_hub                                                                                            ; work                     ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                                                                                                                 ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; 0          ; |CASE_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_rom_sr                                                                                              ; work                     ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                                                                                                               ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; 0          ; |CASE_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_shadow_jsm                                                                                          ; altera_sld               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; SW[0]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[1]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[2]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[3]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[4]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[5]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[6]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[7]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[8]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_LDQM     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_UDQM     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; MAX10_CLK1_50 ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[9]         ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SW[0]                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[4]                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[5]                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[6]                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[7]                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[8]                                                                                                                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                 ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                ;                   ;         ;
; MAX10_CLK1_50                                                                                                                                                                                                                                              ;                   ;         ;
; SW[9]                                                                                                                                                                                                                                                      ;                   ;         ;
;      - embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|merged_reset~0                                                                     ; 1                 ; 6       ;
;      - embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 6       ;
;      - embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 6       ;
;      - embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Location               ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; MAX10_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_P11                ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; MAX10_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_P11                ; 54      ; Clock                                 ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_F15                ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X43_Y40_N0        ; 171     ; Clock                                 ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X43_Y40_N0        ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|TIMER_HW_IP:timer_hw_ip_0|Bus_register_write_process~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X55_Y27_N22     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode504w[3]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X52_Y14_N2      ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode521w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X41_Y14_N16     ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode531w[3]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X52_Y14_N4      ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode541w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X52_Y14_N20     ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode551w[3]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X63_Y31_N0      ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode561w[3]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X52_Y14_N28     ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode571w[3]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X52_Y14_N22     ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode581w[3]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X52_Y14_N16     ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode600w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X63_Y31_N16     ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode611w[3]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X52_Y14_N26     ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode621w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X63_Y31_N10     ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode631w[3]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X52_Y14_N30     ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode641w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X63_Y31_N4      ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode651w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X52_Y14_N0      ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode661w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X63_Y31_N22     ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_19a:decode2|w_anode671w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X52_Y14_N10     ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode686w[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X44_Y15_N18     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode703w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y15_N26     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode713w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y15_N6      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode723w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y15_N20     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode733w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X37_Y16_N26     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode743w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y15_N14     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode753w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y15_N8      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode763w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y15_N0      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode773w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X36_Y17_N26     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode784w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y15_N12     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode794w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y15_N24     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode804w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y15_N22     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode814w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X36_Y17_N2      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode824w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y15_N16     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode834w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y15_N28     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|decode_qk9:rden_decode_b|w_anode844w[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y15_N10     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; PLL_3                  ; 72      ; Clock                                 ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|vga_sync:U2|LessThan0~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X36_Y16_N30     ; 20      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|vga_sync:U2|LessThan1~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X34_Y17_N30     ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|block_n[0].r_port2_write_input_pipe[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X58_Y23_N25         ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|mm_slave_address_4_data_NO_SHIFT_REG_q[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X50_Y30_N8      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|mm_slave_address_4_data_NO_SHIFT_REG_q[16]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X50_Y30_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|mm_slave_address_4_data_NO_SHIFT_REG_q[24]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X50_Y30_N16     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|mm_slave_address_4_data_NO_SHIFT_REG_q[32]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X50_Y30_N18     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|mm_slave_address_4_data_NO_SHIFT_REG_q[40]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X50_Y30_N6      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|mm_slave_address_4_data_NO_SHIFT_REG_q[48]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X50_Y30_N22     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|mm_slave_address_4_data_NO_SHIFT_REG_q[56]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X50_Y30_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|mm_slave_address_4_data_NO_SHIFT_REG_q[8]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X50_Y30_N12     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14:thei_iord_bl_do_unnamed_sample_buffer1_sample_buffer_aunroll_x|st_read:theiord|o_datavalid~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X42_Y25_N22     ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d961:auto_generated|a_dpfifo_7c31:dpfifo|_~11               ; LCCOMB_X34_Y24_N18     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d961:auto_generated|a_dpfifo_7c31:dpfifo|_~13               ; LCCOMB_X35_Y24_N14     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d961:auto_generated|a_dpfifo_7c31:dpfifo|pulse_ram_output~2 ; LCCOMB_X34_Y24_N12     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d961:auto_generated|a_dpfifo_7c31:dpfifo|valid_wreq         ; LCCOMB_X35_Y24_N30     ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i1_lastiniteration_sample_buffer38:thei_acl_push_i1_lastiniteration_sample_buffer|acl_push:thei_acl_push_i1_lastiniteration_sample_buffer39|acl_data_fifo:fifo|stall_out~1                                                                                                                                                                                                                                                                      ; LCCOMB_X41_Y25_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer|acl_push:thei_acl_push_i1_notexitcond_sample_buffer69|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                                                                                                 ; LCCOMB_X40_Y25_N4      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer|acl_push:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer64|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                    ; LCCOMB_X39_Y25_N26     ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer|readdata_reg_unnamed_sample_buffer5_sample_buffer0_readdata_reg_unnamed_sample_buffer5_sample_buffer0_data_reg_x_q[23]                                                                                                                                                                                                                                        ; FF_X27_Y31_N15         ; 219     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|i_acl_pipeline_keep_going_sample_buffer_sr:thei_acl_pipeline_keep_going_sample_buffer_sr|stall_and_valid_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X41_Y25_N2      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|acl_mem1x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].r_port1_write_input_pipe[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X50_Y22_N17         ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|acl_mem1x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|block_n[0].r_port2_write_input_pipe[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X58_Y23_N21         ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70|acl_fifo:fifo|scfifo:scfifo_component|scfifo_8961:auto_generated|a_dpfifo_2c31:dpfifo|_~7                                                                                                                                                                                                               ; LCCOMB_X56_Y26_N14     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|dspba_delay:redist67_i_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer_vt_select_5_b_1|delay_signals[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X39_Y21_N17         ; 157     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer|acl_push:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer61|acl_data_fifo:fifo|stall_out                                                                                                                                                                                                                                                                                                          ; LCCOMB_X50_Y22_N26     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X51_Y31_N30     ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X56_Y30_N29         ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X50_Y34_N2      ; 62      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X55_Y34_N31         ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X55_Y34_N29         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X51_Y32_N6      ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X47_Y34_N5          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X49_Y35_N1          ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|R_src1~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X49_Y34_N20     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X49_Y31_N0      ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X49_Y34_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X50_Y35_N30     ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X55_Y34_N21         ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|av_ld_byte0_data[6]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X55_Y30_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X55_Y31_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X55_Y30_N18     ; 29      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X49_Y33_N19         ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_sysclk:the_embedded_computer_system_cpu_cpu_debug_slave_sysclk|jxuir                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X40_Y31_N15         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_sysclk:the_embedded_computer_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X40_Y33_N26     ; 5       ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_sysclk:the_embedded_computer_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X41_Y31_N12     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_sysclk:the_embedded_computer_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X40_Y31_N4      ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_sysclk:the_embedded_computer_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X41_Y31_N18     ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_sysclk:the_embedded_computer_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X39_Y31_N29         ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_tck:the_embedded_computer_system_cpu_cpu_debug_slave_tck|sr[11]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X40_Y30_N0      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_tck:the_embedded_computer_system_cpu_cpu_debug_slave_tck|sr[20]~29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X40_Y30_N16     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|embedded_computer_system_cpu_cpu_debug_slave_tck:the_embedded_computer_system_cpu_cpu_debug_slave_tck|sr[37]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X40_Y30_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X40_Y30_N22     ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy|virtual_state_uir~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X39_Y31_N24     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_avalon_reg:the_embedded_computer_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X44_Y32_N14     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_oci_break:the_embedded_computer_system_cpu_cpu_nios2_oci_break|break_readreg[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X40_Y31_N20     ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X43_Y32_N30     ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X37_Y32_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X37_Y32_N14     ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r761:auto_generated|a_dpfifo_la31:dpfifo|_~6                                                                                                                                                                                                                                                                                   ; LCCOMB_X36_Y23_N28     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r761:auto_generated|a_dpfifo_la31:dpfifo|_~7                                                                                                                                                                                                                                                                                   ; LCCOMB_X34_Y19_N30     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r761:auto_generated|a_dpfifo_la31:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                                    ; LCCOMB_X34_Y19_N24     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r761:auto_generated|a_dpfifo_la31:dpfifo|valid_wreq                                                                                                                                                                                                                                                                            ; LCCOMB_X35_Y23_N24     ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter|acl_push:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter85|acl_data_fifo:fifo|stall_out                                                                                                                                                                                                                                                                               ; LCCOMB_X35_Y25_N20     ; 243     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X52_Y26_N2      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X45_Y30_N18     ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic|wdata[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X45_Y30_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X45_Y30_N30     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X49_Y24_N18     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X50_Y26_N0      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X55_Y27_N13         ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|ien_AE~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X55_Y27_N20     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X51_Y26_N16     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X52_Y27_N13         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|rvalid~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X52_Y27_N2      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X49_Y28_N20     ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buffer_0_avs_cra_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X50_Y27_N20     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buffer_0_avs_sample_buffer_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X55_Y23_N12     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buffer_0_avs_sample_buffer_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X55_Y23_N28     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buffer_0_avs_sample_buffer_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X57_Y23_N28     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buffer_0_avs_sample_buffer_agent_rsp_fifo|mem_used[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X57_Y23_N14     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buffer_1_avs_result_buffer_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X58_Y27_N30     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buffer_1_avs_result_buffer_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X58_Y27_N20     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buffer_1_avs_result_buffer_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X58_Y27_N8      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buffer_1_avs_result_buffer_agent_rsp_fifo|mem_used[2]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X58_Y27_N26     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X56_Y32_N4      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X58_Y26_N22     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X57_Y32_N12     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X58_Y22_N6      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X59_Y23_N0      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X60_Y28_N24     ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X72_Y24_N8      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X72_Y22_N0      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X72_Y24_N18     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X72_Y22_N18     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X72_Y22_N20     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X72_Y24_N20     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X72_Y22_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X72_Y24_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X72_Y24_N14     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X61_Y28_N24     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X61_Y28_N16     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X61_Y28_N6      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X61_Y28_N8      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X61_Y28_N26     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X61_Y28_N4      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X61_Y28_N30     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X61_Y28_N29         ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[6]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X60_Y28_N12     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X58_Y25_N14     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_hw_ip_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X57_Y25_N8      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_ip_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X57_Y28_N8      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X58_Y22_N20     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X58_Y23_N2      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X60_Y28_N16     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|rp_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X60_Y28_N14     ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|data_reg[7]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X61_Y31_N0      ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X61_Y31_N5          ; 74      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X51_Y33_N4      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X51_Y33_N14     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X60_Y33_N18     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_009|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X59_Y32_N2      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X58_Y28_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X58_Y28_N28     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_onchip_ram:onchip_ram|wren~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X59_Y32_N22     ; 16      ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PLL_1                  ; 2884    ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_locked                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PLL_1                  ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|prev_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X56_Y24_N17         ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X54_Y41_N31         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X54_Y41_N5          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X54_Y41_N5          ; 574     ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X43_Y35_N1          ; 1502    ; Async. clear                          ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X58_Y22_N25         ; 51      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X42_Y38_N8      ; 6       ; Async. clear                          ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|Selector27~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X70_Y24_N16     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|Selector34~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X70_Y25_N16     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|WideOr16~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X69_Y28_N8      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|active_rnw~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X70_Y25_N8      ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|embedded_computer_system_sdram_controller_input_efifo_module:the_embedded_computer_system_sdram_controller_input_efifo_module|entry_0[43]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X64_Y28_N4      ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|embedded_computer_system_sdram_controller_input_efifo_module:the_embedded_computer_system_sdram_controller_input_efifo_module|entry_1[43]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X64_Y28_N26     ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X71_Y24_N30     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_state.000010000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X66_Y28_N9          ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X69_Y24_N9          ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X78_Y16_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X78_Y16_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X78_Y29_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X78_Y29_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X78_Y31_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X78_Y31_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X78_Y31_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X78_Y31_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X78_Y3_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X78_Y3_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X78_Y15_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X78_Y15_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X78_Y16_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X78_Y17_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X78_Y23_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X78_Y30_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X45_Y33_N9          ; 59      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X45_Y37_N22     ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X45_Y37_N24     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X45_Y34_N20     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X45_Y34_N12     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X42_Y34_N14     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X43_Y34_N12     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X45_Y36_N10     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X46_Y37_N28     ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X45_Y33_N4      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X45_Y34_N10     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X42_Y34_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X45_Y36_N16     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X46_Y36_N14     ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X45_Y36_N2      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X46_Y33_N29         ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X45_Y33_N3          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X45_Y33_N21         ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X45_Y34_N1          ; 49      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X45_Y33_N16     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X46_Y34_N1          ; 32      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X45_Y34_N16     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                 ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; MAX10_CLK1_50                                                                                                                                                                        ; PIN_P11           ; 54      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                         ; JTAG_X43_Y40_N0   ; 171     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated|wire_pll1_clk[0] ; PLL_3             ; 72      ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[0]                                ; PLL_1             ; 2884    ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[1]                                ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|prev_reset                                                                                   ; FF_X56_Y24_N17    ; 2       ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                      ; FF_X54_Y41_N5     ; 574     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst          ; FF_X43_Y35_N1     ; 1502    ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|merged_reset~0      ; LCCOMB_X42_Y38_N8 ; 6       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE|altsyncram:ram_rtl_0|altsyncram_umc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 131072       ; 3            ; 131072       ; 3            ; yes                    ; no                      ; yes                    ; no                      ; 393216 ; 131072                      ; 3                           ; 131072                      ; 3                           ; 393216              ; 48   ; None ; M9K_X53_Y10_N0, M9K_X53_Y22_N0, M9K_X73_Y9_N0, M9K_X73_Y17_N0, M9K_X33_Y9_N0, M9K_X53_Y11_N0, M9K_X53_Y21_N0, M9K_X53_Y9_N0, M9K_X73_Y15_N0, M9K_X33_Y21_N0, M9K_X53_Y12_N0, M9K_X53_Y19_N0, M9K_X33_Y13_N0, M9K_X33_Y23_N0, M9K_X33_Y15_N0, M9K_X53_Y16_N0, M9K_X73_Y14_N0, M9K_X33_Y18_N0, M9K_X53_Y7_N0, M9K_X73_Y16_N0, M9K_X33_Y7_N0, M9K_X53_Y13_N0, M9K_X33_Y14_N0, M9K_X73_Y10_N0, M9K_X53_Y18_N0, M9K_X5_Y18_N0, M9K_X53_Y14_N0, M9K_X33_Y10_N0, M9K_X33_Y16_N0, M9K_X33_Y22_N0, M9K_X33_Y20_N0, M9K_X73_Y8_N0, M9K_X73_Y7_N0, M9K_X53_Y23_N0, M9K_X53_Y6_N0, M9K_X73_Y13_N0, M9K_X33_Y8_N0, M9K_X73_Y11_N0, M9K_X53_Y20_N0, M9K_X53_Y8_N0, M9K_X53_Y17_N0, M9K_X5_Y17_N0, M9K_X53_Y15_N0, M9K_X33_Y11_N0, M9K_X33_Y12_N0, M9K_X33_Y24_N0, M9K_X33_Y17_N0, M9K_X53_Y5_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component|altsyncram_rmp2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; M9K  ; True Dual Port   ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; yes                     ; yes                    ; yes                     ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None ; M9K_X33_Y25_N0, M9K_X33_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d961:auto_generated|a_dpfifo_7c31:dpfifo|altsyncram_hlg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 48           ; 16           ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 768    ; 16                          ; 18                          ; 16                          ; 18                          ; 288                 ; 1    ; None ; M9K_X33_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|acl_mem1x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component|altsyncram_rmp2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; M9K  ; True Dual Port   ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; yes                     ; yes                    ; yes                     ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None ; M9K_X53_Y25_N0, M9K_X53_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X33_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X53_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_register_bank_b_module:embedded_computer_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X53_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r761:auto_generated|a_dpfifo_la31:dpfifo|altsyncram_dig1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 64           ; 8            ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None ; M9K_X33_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X53_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_jtag_uart:jtag_uart|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X53_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_mlc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 4096         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 4096                        ; 32                          ; --                          ; --                          ; 131072              ; 16   ; None ; M9K_X53_Y33_N0, M9K_X53_Y35_N0, M9K_X53_Y32_N0, M9K_X73_Y35_N0, M9K_X53_Y38_N0, M9K_X73_Y33_N0, M9K_X73_Y32_N0, M9K_X73_Y36_N0, M9K_X53_Y40_N0, M9K_X53_Y39_N0, M9K_X53_Y29_N0, M9K_X53_Y41_N0, M9K_X73_Y29_N0, M9K_X53_Y30_N0, M9K_X53_Y37_N0, M9K_X53_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 288               ;
; Simple Multipliers (18-bit)           ; 16          ; 1                   ; 144               ;
; Embedded Multiplier Blocks            ; 16          ; --                  ; 144               ;
; Embedded Multiplier 9-bit elements    ; 32          ; 2                   ; 288               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 16          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_15_fir_filter_component|mult_00u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_15_fir_filter_component|mult_00u:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y16_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_14_fir_filter_component|mult_00u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_14_fir_filter_component|mult_00u:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y12_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_13_fir_filter_component|mult_00u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_13_fir_filter_component|mult_00u:auto_generated|mac_mult1 ;                            ; DSPMULT_X48_Y12_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_12_fir_filter_component|mult_00u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_12_fir_filter_component|mult_00u:auto_generated|mac_mult1 ;                            ; DSPMULT_X48_Y11_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_11_fir_filter_component|mult_00u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_11_fir_filter_component|mult_00u:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y17_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_10_fir_filter_component|mult_00u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_10_fir_filter_component|mult_00u:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y15_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_9_fir_filter_component|mult_00u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_9_fir_filter_component|mult_00u:auto_generated|mac_mult1  ;                            ; DSPMULT_X28_Y19_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_8_fir_filter_component|mult_00u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_8_fir_filter_component|mult_00u:auto_generated|mac_mult1  ;                            ; DSPMULT_X28_Y18_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_7_fir_filter_component|mult_00u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_7_fir_filter_component|mult_00u:auto_generated|mac_mult1  ;                            ; DSPMULT_X28_Y7_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_6_fir_filter_component|mult_00u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_6_fir_filter_component|mult_00u:auto_generated|mac_mult1  ;                            ; DSPMULT_X28_Y6_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_5_fir_filter_component|mult_00u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_5_fir_filter_component|mult_00u:auto_generated|mac_mult1  ;                            ; DSPMULT_X48_Y14_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_4_fir_filter_component|mult_00u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_4_fir_filter_component|mult_00u:auto_generated|mac_mult1  ;                            ; DSPMULT_X48_Y13_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_3_fir_filter_component|mult_00u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_3_fir_filter_component|mult_00u:auto_generated|mac_mult1  ;                            ; DSPMULT_X28_Y13_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_2_fir_filter_component|mult_00u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_2_fir_filter_component|mult_00u:auto_generated|mac_mult1  ;                            ; DSPMULT_X28_Y14_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_1_fir_filter_component|mult_00u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_1_fir_filter_component|mult_00u:auto_generated|mac_mult1  ;                            ; DSPMULT_X28_Y9_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_fir_filter_component|mult_00u:auto_generated|result[0]       ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_fir_filter_component|mult_00u:auto_generated|mac_mult1    ;                            ; DSPMULT_X28_Y10_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 10,306 / 148,641 ( 7 % )  ;
; C16 interconnects     ; 113 / 5,382 ( 2 % )       ;
; C4 interconnects      ; 5,963 / 106,704 ( 6 % )   ;
; Direct links          ; 1,106 / 148,641 ( < 1 % ) ;
; Global clocks         ; 9 / 20 ( 45 % )           ;
; Local interconnects   ; 2,712 / 49,760 ( 5 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )           ;
; R24 interconnects     ; 238 / 5,406 ( 4 % )       ;
; R4 interconnects      ; 7,750 / 147,764 ( 5 % )   ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.27) ; Number of LABs  (Total = 508) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 52                            ;
; 2                                           ; 26                            ;
; 3                                           ; 5                             ;
; 4                                           ; 7                             ;
; 5                                           ; 7                             ;
; 6                                           ; 4                             ;
; 7                                           ; 6                             ;
; 8                                           ; 10                            ;
; 9                                           ; 6                             ;
; 10                                          ; 9                             ;
; 11                                          ; 7                             ;
; 12                                          ; 11                            ;
; 13                                          ; 13                            ;
; 14                                          ; 28                            ;
; 15                                          ; 81                            ;
; 16                                          ; 236                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.79) ; Number of LABs  (Total = 508) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 285                           ;
; 1 Clock                            ; 391                           ;
; 1 Clock enable                     ; 117                           ;
; 1 Sync. clear                      ; 13                            ;
; 1 Sync. load                       ; 37                            ;
; 2 Async. clears                    ; 10                            ;
; 2 Clock enables                    ; 44                            ;
; 2 Clocks                           ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.15) ; Number of LABs  (Total = 508) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 8                             ;
; 1                                            ; 34                            ;
; 2                                            ; 24                            ;
; 3                                            ; 6                             ;
; 4                                            ; 18                            ;
; 5                                            ; 1                             ;
; 6                                            ; 5                             ;
; 7                                            ; 5                             ;
; 8                                            ; 7                             ;
; 9                                            ; 6                             ;
; 10                                           ; 5                             ;
; 11                                           ; 5                             ;
; 12                                           ; 2                             ;
; 13                                           ; 4                             ;
; 14                                           ; 11                            ;
; 15                                           ; 35                            ;
; 16                                           ; 48                            ;
; 17                                           ; 11                            ;
; 18                                           ; 15                            ;
; 19                                           ; 21                            ;
; 20                                           ; 18                            ;
; 21                                           ; 21                            ;
; 22                                           ; 31                            ;
; 23                                           ; 33                            ;
; 24                                           ; 24                            ;
; 25                                           ; 20                            ;
; 26                                           ; 24                            ;
; 27                                           ; 18                            ;
; 28                                           ; 12                            ;
; 29                                           ; 7                             ;
; 30                                           ; 7                             ;
; 31                                           ; 6                             ;
; 32                                           ; 16                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.67) ; Number of LABs  (Total = 508) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 10                            ;
; 1                                               ; 62                            ;
; 2                                               ; 31                            ;
; 3                                               ; 17                            ;
; 4                                               ; 22                            ;
; 5                                               ; 17                            ;
; 6                                               ; 22                            ;
; 7                                               ; 31                            ;
; 8                                               ; 30                            ;
; 9                                               ; 39                            ;
; 10                                              ; 33                            ;
; 11                                              ; 29                            ;
; 12                                              ; 28                            ;
; 13                                              ; 20                            ;
; 14                                              ; 20                            ;
; 15                                              ; 40                            ;
; 16                                              ; 42                            ;
; 17                                              ; 6                             ;
; 18                                              ; 2                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 2                             ;
; 24                                              ; 1                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 1                             ;
; 31                                              ; 0                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.50) ; Number of LABs  (Total = 508) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 29                            ;
; 3                                            ; 28                            ;
; 4                                            ; 38                            ;
; 5                                            ; 11                            ;
; 6                                            ; 15                            ;
; 7                                            ; 15                            ;
; 8                                            ; 13                            ;
; 9                                            ; 13                            ;
; 10                                           ; 12                            ;
; 11                                           ; 10                            ;
; 12                                           ; 14                            ;
; 13                                           ; 15                            ;
; 14                                           ; 21                            ;
; 15                                           ; 19                            ;
; 16                                           ; 16                            ;
; 17                                           ; 27                            ;
; 18                                           ; 10                            ;
; 19                                           ; 24                            ;
; 20                                           ; 18                            ;
; 21                                           ; 13                            ;
; 22                                           ; 19                            ;
; 23                                           ; 24                            ;
; 24                                           ; 14                            ;
; 25                                           ; 8                             ;
; 26                                           ; 8                             ;
; 27                                           ; 6                             ;
; 28                                           ; 8                             ;
; 29                                           ; 5                             ;
; 30                                           ; 16                            ;
; 31                                           ; 5                             ;
; 32                                           ; 7                             ;
; 33                                           ; 16                            ;
; 34                                           ; 3                             ;
; 35                                           ; 0                             ;
; 36                                           ; 3                             ;
; 37                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 64           ; 37           ; 64           ; 0            ; 0            ; 68        ; 64           ; 0            ; 68        ; 68        ; 0            ; 53           ; 0            ; 0            ; 27           ; 0            ; 53           ; 27           ; 0            ; 0            ; 0            ; 53           ; 0            ; 0            ; 0            ; 0            ; 0            ; 68        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 31           ; 4            ; 68           ; 68           ; 0         ; 4            ; 68           ; 0         ; 0         ; 68           ; 15           ; 68           ; 68           ; 41           ; 68           ; 15           ; 41           ; 68           ; 68           ; 68           ; 15           ; 68           ; 68           ; 68           ; 68           ; 68           ; 0         ; 68           ; 68           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK1_50       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "CASE_4"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|pll7" as MAX 10 PLL type File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[0] port File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-5000 ps) for embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[1] port File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v Line: 150
Info (15535): Implemented PLL "embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated|pll1" as MAX 10 PLL type File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (15535): Implemented PLL "embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|pll7" as MAX 10 PLL type File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[0] port File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-5000 ps) for embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[1] port File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v Line: 150
Info (15535): Implemented PLL "embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated|pll1" as MAX 10 PLL type File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v Line: 43
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'embedded_computer_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'embedded_computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.sdc'
Warning (332060): Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|m_addr[0] is being clocked by MAX10_CLK1_50
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst_embedded_computer_system|pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst_embedded_computer_system|pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst_embedded_computer_system|vga_ip_0|inst_clock_divider|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_1) File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[1] (placed in counter C1 of PLL_1) File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_3) File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst  File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|WideOr0~0 File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|W_rf_wren File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v Line: 3451
        Info (176357): Destination node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_cpu:cpu|embedded_computer_system_cpu_cpu:cpu|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|s_wren File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/VGA_IP.vhd Line: 29
        Info (176357): Destination node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|active_rnw~1 File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v Line: 215
        Info (176357): Destination node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|active_cs_n~0 File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v Line: 212
        Info (176357): Destination node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|active_cs_n~1 File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v Line: 212
        Info (176357): Destination node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|i_refs[0] File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v Line: 356
        Info (176357): Destination node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|i_refs[2] File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v Line: 356
        Info (176357): Destination node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_sdram_controller:sdram_controller|i_refs[1] File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v Line: 356
Info (176353): Automatically promoted node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|merged_reset~0  File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|prev_reset  File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v Line: 278
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|readdata[0]~2 File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v Line: 262
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15064): PLL "embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|pll7" output port clk[1] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v Line: 150
Warning (15055): PLL "embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v Line: 43
    Info (15024): Input port INCLK[0] of node "embedded_computer_system:inst_embedded_computer_system|VGA_IP:vga_ip_0|clock_divider:inst_clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated|pll1" is driven by embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[0]~clkctrl which is OUTCLK output port of Clock control block type node embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_pll:pll|embedded_computer_system_pll_altpll_82g2:sd1|wire_pll7_clk[0]~clkctrl File: C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v Line: 43
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CLK_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLK_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLK_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX10_CLK2_50" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:10
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 1.06 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:14
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/output_files/CASE_4.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 141 warnings
    Info: Peak virtual memory: 5519 megabytes
    Info: Processing ended: Fri Dec 24 21:02:52 2021
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/output_files/CASE_4.fit.smsg.


