#OPTIONS:"|-mixedhdl|-modhint|/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synwork/_verilog_hintfile|-top|my_design|-layerid|0|-orig_srs|/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synwork/my_design_comp.srs|-prodtype|synplify_pro|-infer_seqShift|-primux|-dspmac|-pqdpadd|-fixsmult|-sdff_counter|-divnmod|-nram|-actel|-I|/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/|-I|/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib|-sysv|-devicelib|/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-lib|work|-lib|CORECORDIC_LIB|-lib|CORECORDIC_LIB|-lib|CORECORDIC_LIB|-lib|CORECORDIC_LIB|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work"
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/linux_a_64/c_ver":1721969462
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synwork/_verilog_hintfile":1755253825
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v":1721922091
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/hypermods.v":1721921486
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/umr_capim.v":1721920057
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/scemi_objects.v":1721921486
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/scemi_pipes.svh":1721921486
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v":1755435717
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":1754672856
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":1754672856
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":1754672856
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v":1754672856
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0.v":1754672856
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v":1755251374
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL_ECC.v":1755251373
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v":1755251373
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v":1755251373
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v":1755251373
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_SRAM_AHBL_AXI_C0.v":1755251375
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/combiner.v":1755251419
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v":1755435698
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/four_pr.v":1754672585
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/modulator.v":1754679672
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/counter.v":1754672585
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/symmap.v":1754672585
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/upsampler.v":1754672585
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/my_design/my_design.v":1755425914
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/MSS_syn_comps.v":1755435717
#OPTIONS:"|-mixedhdl|-top|work.COREFIR_PF_C0|-mpparams|/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synwork/_mh_params|-layerid|1|-orig_srs|/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synwork/my_design_comp.srs|-prodtype|synplify_pro|-infer_seqShift|-primux|-dspmac|-pqdpadd|-fixsmult|-sdff_counter|-divnmod|-nram|-actel|-work_is_curlib|1|-encrypt|-pro|-lite|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-vhdl2008|-work_is_curlib|1|-ignore_undefined_lib|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|COREFIR_PF_LIB|-lib|work"
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/linux_a_64/c_vhdl":1721969498
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/location.map":1721921487
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std.vhd":1721921487
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd/snps_haps_pkg.vhd":1721921486
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd":1721921487
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std_textio.vhd":1721921487
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/numeric.vhd":1721922073
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd/umr_capim.vhd":1721921487
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/arith.vhd":1721921487
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/unsigned.vhd":1721921487
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd/hyperents.vhd":1721921486
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":1754672795
#CUR:"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.vhd":1721922091
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd":1754677741
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":1754672795
#CUR:"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd":1754672795
0			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v" verilog
1			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v" verilog
2			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v" verilog
3			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v" verilog
4			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v" verilog
5			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0.v" verilog
6			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v" verilog
7			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL_ECC.v" verilog
8			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v" verilog
9			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v" verilog
10			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v" verilog
11			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_SRAM_AHBL_AXI_C0.v" verilog
12			"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/combiner.v" verilog
13			"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v" verilog
14			"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/four_pr.v" verilog
15			"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/modulator.v" verilog
16			"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/counter.v" verilog
17			"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/symmap.v" verilog
18			"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/upsampler.v" verilog
19			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/my_design/my_design.v" verilog
20			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/MSS_syn_comps.v" verilog
21			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd" vhdl
22			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd" vhdl
23			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd" vhdl
24			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd" vhdl
25			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd" vhdl
26			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd" vhdl
27			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd" vhdl
28			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd" vhdl
29			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd" vhdl
30			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd" vhdl
31			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd" vhdl
32			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd" vhdl
33			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd" vhdl
34			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd" vhdl
35			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd" vhdl
36			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd" vhdl
37			"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd" vhdl
#Dependency Lists(Uses List)
0 -1
1 -1
2 -1
3 1 2
4 3 2
5 4
6 -1
7 -1
8 -1
9 -1
10 7 8 9
11 6 10
12 -1
13 -1
14 -1
15 -1
16 -1
17 -1
18 -1
19 37 18 17 16 11 15 14 13 5 12
20 -1
21 -1
22 21
23 -1
24 23
25 23 24
26 -1
27 23 26 25 33 28 24
28 23 24
29 23
30 23 29 24
31 23 30 24
32 23 31 24
33 23 24 32
34 -1
35 34 23 27
36 21 22 35
37 36
#Dependency Lists(Users Of)
0 -1
1 3
2 4 3
3 4
4 5
5 19
6 11
7 10
8 10
9 10
10 11
11 19
12 19
13 19
14 19
15 19
16 19
17 19
18 19
19 -1
20 -1
21 22 36
22 36
23 24 25 27 28 29 30 31 32 33 35
24 28 30 31 32 33 25 27
25 27
26 27
27 35
28 27
29 30
30 31
31 32
32 33
33 27
34 35
35 36
36 37
37 19
#Design Unit to File Association
module work corefir_pf_c0 37
arch work corefir_pf_c0 rtl 37
module corefir_pf_lib corefir_pf_c0_corefir_pf_c0_0_corefir_pf 36
arch corefir_pf_lib corefir_pf_c0_corefir_pf_c0_0_corefir_pf rtl 36
module corefir_pf_lib corefir_pf_c0_corefir_pf_c0_0_enum_fir_g5 35
arch corefir_pf_lib corefir_pf_c0_corefir_pf_c0_0_enum_fir_g5 rtl 35
module corefir_pf_lib enum_row_g5 33
arch corefir_pf_lib enum_row_g5 rtl 33
module corefir_pf_lib enum_tap_nibble 32
arch corefir_pf_lib enum_tap_nibble rtl 32
module corefir_pf_lib enum_tap_undernibble_1 31
arch corefir_pf_lib enum_tap_undernibble_1 rtl 31
module corefir_pf_lib enum_tap_undernibble_2 31
arch corefir_pf_lib enum_tap_undernibble_2 rtl 31
module corefir_pf_lib enum_tap_undernibble_3 31
arch corefir_pf_lib enum_tap_undernibble_3 rtl 31
module corefir_pf_lib enum_tap_g5 30
arch corefir_pf_lib enum_tap_g5 rtl 30
module corefir_pf_lib macc_pa_bc_rom_wrap 29
arch corefir_pf_lib macc_pa_bc_rom_wrap rtl 29
module corefir_pf_lib enum_pad_g5 28
arch corefir_pf_lib enum_pad_g5 rtl 28
module corefir_pf_lib enum_fir_adv_g5 27
arch corefir_pf_lib enum_fir_adv_g5 rtl 27
module corefir_pf_lib enum_g5_latency_adv 27
arch corefir_pf_lib enum_g5_latency_adv rtl 27
module corefir_pf_lib enum_dly_line_18x192 25
arch corefir_pf_lib enum_dly_line_18x192 rtl 25
module corefir_pf_lib enum_uram_shift_reg_18x192 25
arch corefir_pf_lib enum_uram_shift_reg_18x192 rtl 25
module corefir_pf_lib uram_wrap 25
arch corefir_pf_lib uram_wrap rtl 25
module corefir_pf_lib infer_dly_line_18x192 25
arch corefir_pf_lib infer_dly_line_18x192 infer 25
module corefir_pf_lib g5_uram12x64 25
arch corefir_pf_lib g5_uram12x64 def_arch 25
module corefir_pf_lib g5_uram12x128 25
arch corefir_pf_lib g5_uram12x128 def_arch 25
module corefir_pf_lib g5_uram12x192 25
arch corefir_pf_lib g5_uram12x192 def_arch 25
module corefir_pf_lib g5_uram18x64 25
arch corefir_pf_lib g5_uram18x64 def_arch 25
module corefir_pf_lib g5_uram18x128 25
arch corefir_pf_lib g5_uram18x128 def_arch 25
module corefir_pf_lib g5_uram18x192 25
arch corefir_pf_lib g5_uram18x192 def_arch 25
module corefir_pf_lib enum_kitdelay_bit_reg 24
arch corefir_pf_lib enum_kitdelay_bit_reg rtl 24
module corefir_pf_lib enum_kitdelay_reg 24
arch corefir_pf_lib enum_kitdelay_reg rtl 24
module corefir_pf_lib enum_kitdelay_bit_reg_attr 24
arch corefir_pf_lib enum_kitdelay_bit_reg_attr rtl 24
module corefir_pf_lib enum_kitdelay_reg_attr 24
arch corefir_pf_lib enum_kitdelay_reg_attr rtl 24
module corefir_pf_lib enum_kitdelay_reg_cond 24
arch corefir_pf_lib enum_kitdelay_reg_cond rtl 24
module corefir_pf_lib enum_kitcounts 24
arch corefir_pf_lib enum_kitcounts rtl 24
module corefir_pf_lib enum_signext 24
arch corefir_pf_lib enum_signext rtl 24
module corefir_pf_lib enum_kitedge 24
arch corefir_pf_lib enum_kitedge rtl 24
module corefir_pf_lib debug_init 24
arch corefir_pf_lib debug_init rtl 24
module corefir_pf_lib corefir_kitdelay_bit_reg 22
arch corefir_pf_lib corefir_kitdelay_bit_reg rtl 22
module corefir_pf_lib corefir_kitdelay_reg 22
arch corefir_pf_lib corefir_kitdelay_reg rtl 22
module corefir_pf_lib corefir_kitrndup 22
arch corefir_pf_lib corefir_kitrndup rtl 22
module corefir_pf_lib corefir_kitrndeven 22
arch corefir_pf_lib corefir_kitrndeven rtl 22
module corefir_pf_lib corefir_kitroundtop 22
arch corefir_pf_lib corefir_kitroundtop rtl 22
module CORECORDIC_LIB CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC 4
module CORECORDIC_LIB CORECORDIC_C0_CORECORDIC_C0_0_cordic_par 3
module CORECORDIC_LIB CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator 3
module CORECORDIC_LIB cordic_par_calc 2
module CORECORDIC_LIB cordic_word_calc 2
module CORECORDIC_LIB cordic_coarse_post_rotator 2
module CORECORDIC_LIB cordic_coarse_pre_rotator 2
module CORECORDIC_LIB cordic_dp_bits_trans 2
module CORECORDIC_LIB cordic_init_kickstart 2
module CORECORDIC_LIB cordic_signExt 2
module CORECORDIC_LIB cordic_kitRoundTop 2
module CORECORDIC_LIB cordic_kitRndEven 2
module CORECORDIC_LIB cordic_kitRndSymm 2
module CORECORDIC_LIB cordic_kitRndUp 2
module CORECORDIC_LIB cordicSm 2
module CORECORDIC_LIB cordic_countS 2
module CORECORDIC_LIB cordic_kitDelay_reg 2
module CORECORDIC_LIB cordic_kitDelay_bit_reg 2
module CORECORDIC_LIB CORECORDIC_C0_CORECORDIC_C0_0_cROM_par 1
module work MSS 20
module work my_design 19
module work upsampler 18
module work symmap 17
module work phase_counter 16
module work modulator 15
module work four_pr 14
module work custom_axi_master 13
module work combiner 12
module work PF_SRAM_AHBL_AXI_C0 11
module work PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_COREAXI4SRAM 10
module work PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF 9
module work PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL 8
module work PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_ECC 7
module work PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM 6
module work CORECORDIC_C0 5
module work CLKBUF_DIFF_ODT 0
module work CLKBUF_DIFF 0
module work PFSOC_SCSM 0
module work CORELNKTMR_V 0
module work XCVR 0
module work XCVR_VV 0
module work XCVR_TEST 0
module work XCVR_REF_CLK 0
module work XCVR_REF_CLK_P 0
module work XCVR_REF_CLK_N 0
module work XCVR_PMA 0
module work XCVR_PIPE 0
module work XCVR_PIPE_AXI1 0
module work XCVR_PIPE_AXI0 0
module work XCVR_DUAL_PCS 0
module work XCVR_APB_LINK_V2 0
module work XCVR_APB_LINK_V 0
module work XCVR_APB_LINK 0
module work XCVR_8B10B 0
module work XCVR_64B6XB 0
module work VREFCTRL 0
module work VREFBANKDYN 0
module work VOLTAGEDETECT 0
module work USPI 0
module work UPROM 0
module work TX_PLL 0
module work TVS 0
module work TAMPER 0
module work SYS_SERVICES 0
module work SYSRESET 0
module work SYSCTRL_RESET_STATUS 0
module work SCB 0
module work QUADRST 0
module work QUADRST_PCIE 0
module work PLL 0
module work PF_SPI 0
module work PCIE 0
module work PCIE_COMMON 0
module work OSC_RC2MHZ 0
module work OSC_RC200MHZ 0
module work OSC_RC160MHZ 0
module work LANERST 0
module work LANECTRL 0
module work IOD 0
module work INIT 0
module work ICB_NGMUX 0
module work ICB_MUXING 0
module work ICB_INT 0
module work ICB_CLKSTOP 0
module work ICB_CLKSTOP_EN 0
module work ICB_CLKINT 0
module work ICB_CLKDIV 0
module work ICB_CLKDIVDELAY 0
module work ICB_BANKCLK 0
module work HS_IO_CLK 0
module work GPSS_COMMON 0
module work GLITCHDETECT 0
module work ENFORCE 0
module work DRI 0
module work DLL 0
module work DEBUG 0
module work CRYPTO_SOC 0
module work CRYPTO 0
module work CRN_INT 0
module work CRN_COMMON 0
module work BANKEN 0
module work BANKCTRL_HSIO 0
module work BANKCTRL_GPIO 0
module work BANKCTRLM 0
module work APBS 0
module work APBM 0
