# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/Obsi/verilogg/dataflow/encoder_by_conditional/encoder_by_condition.mpf
# Loading project encoder_by_condition
# Compile of dut_encoder_4to2_by_shift.v was successful.
# Compile of dut_priorityencoder_4to2.v failed with 1 errors.
# Compile of tb_encoder_4to2_by_shift.v was successful.
# 3 compiles, 2 failed with 1 error.
# Error opening D:/Obsi/verilogg/dataflow/encoder_by_conditional/tb_priorityencoder_4to2.v
# Path name 'D:/Obsi/verilogg/dataflow/encoder_by_conditional/tb_priorityencoder_4to2.v' doesn't exist.
# Compile of dut_encoder_4to2_by_shift.v was successful.
# Compile of tb_encoder_4to2_by_shift.v was successful.
# Compile of dut_priorityencoder_4to2.v failed with 1 errors.
# 3 compiles, 1 failed with 1 error.
# Compile of dut_encoder_4to2_by_shift.v was successful.
# Compile of tb_encoder_4to2_by_shift.v was successful.
# Compile of dut_priorityencoder_4to2.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_priorityencoder_4to2
# vsim -voptargs="+acc" work.tb_priorityencoder_4to2 
# Start time: 16:02:26 on Jan 10,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_priorityencoder_4to2(fast)
# Loading work.dut_priorityencoder_4to2(fast)
add wave -position insertpoint  \
sim:/tb_priorityencoder_4to2/d \
sim:/tb_priorityencoder_4to2/y \
sim:/tb_priorityencoder_4to2/v
run
# End time: 16:04:58 on Jan 10,2023, Elapsed time: 0:02:32
# Errors: 0, Warnings: 0
# Closing project D:/Obsi/verilogg/dataflow/encoder_by_conditional/encoder_by_condition.mpf
# reading C:/questasim64_10.7c/win64/../modelsim.ini
