{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542489036676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542489036692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 17 16:10:36 2018 " "Processing started: Sat Nov 17 16:10:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542489036692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542489036692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542489036692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542489037379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542489037379 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Part4 Part4.v(179) " "Verilog Module Declaration warning at Part4.v(179): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Part4\"" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 179 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542489052801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 9 9 " "Found 9 design units, including 9 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542489052818 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_adder " "Found entity 2: four_bit_adder" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542489052818 ""} { "Info" "ISGN_ENTITY_NAME" "3 half_display " "Found entity 3: half_display" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542489052818 ""} { "Info" "ISGN_ENTITY_NAME" "4 seven_segment_display " "Found entity 4: seven_segment_display" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542489052818 ""} { "Info" "ISGN_ENTITY_NAME" "5 two_one_four_bit_mux " "Found entity 5: two_one_four_bit_mux" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542489052818 ""} { "Info" "ISGN_ENTITY_NAME" "6 comparator " "Found entity 6: comparator" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542489052818 ""} { "Info" "ISGN_ENTITY_NAME" "7 converter " "Found entity 7: converter" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542489052818 ""} { "Info" "ISGN_ENTITY_NAME" "8 display_unit " "Found entity 8: display_unit" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542489052818 ""} { "Info" "ISGN_ENTITY_NAME" "9 Part4 " "Found entity 9: Part4" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542489052818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542489052818 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(43) " "Verilog HDL Instantiation warning at Part4.v(43): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542489052818 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(44) " "Verilog HDL Instantiation warning at Part4.v(44): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542489052818 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(45) " "Verilog HDL Instantiation warning at Part4.v(45): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542489052818 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(46) " "Verilog HDL Instantiation warning at Part4.v(46): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542489052818 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(163) " "Verilog HDL Instantiation warning at Part4.v(163): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 163 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542489052818 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(164) " "Verilog HDL Instantiation warning at Part4.v(164): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 164 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542489052818 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(166) " "Verilog HDL Instantiation warning at Part4.v(166): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 166 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542489052818 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(167) " "Verilog HDL Instantiation warning at Part4.v(167): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 167 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542489052818 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(168) " "Verilog HDL Instantiation warning at Part4.v(168): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 168 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542489052818 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(197) " "Verilog HDL Instantiation warning at Part4.v(197): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 197 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542489052818 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(205) " "Verilog HDL Instantiation warning at Part4.v(205): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 205 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542489052818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part4 " "Elaborating entity \"Part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542489052848 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[10..4\] Part4.v(184) " "Output port \"LEDR\[10..4\]\" at Part4.v(184) has no driver" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542489052864 "|Part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_adder four_bit_adder:comb_11 " "Elaborating entity \"four_bit_adder\" for hierarchy \"four_bit_adder:comb_11\"" {  } { { "Part4.v" "comb_11" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542489052864 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry Part4.v(39) " "Output port \"carry\" at Part4.v(39) has no driver" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542489052864 "|Part4|four_bit_adder:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder four_bit_adder:comb_11\|full_adder:comb_3 " "Elaborating entity \"full_adder\" for hierarchy \"four_bit_adder:comb_11\|full_adder:comb_3\"" {  } { { "Part4.v" "comb_3" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542489052879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_unit display_unit:comb_16 " "Elaborating entity \"display_unit\" for hierarchy \"display_unit:comb_16\"" {  } { { "Part4.v" "comb_16" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542489052895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator display_unit:comb_16\|comparator:comb_3 " "Elaborating entity \"comparator\" for hierarchy \"display_unit:comb_16\|comparator:comb_3\"" {  } { { "Part4.v" "comb_3" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542489052911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter display_unit:comb_16\|converter:comb_4 " "Elaborating entity \"converter\" for hierarchy \"display_unit:comb_16\|converter:comb_4\"" {  } { { "Part4.v" "comb_4" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542489052926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_four_bit_mux display_unit:comb_16\|two_one_four_bit_mux:comb_5 " "Elaborating entity \"two_one_four_bit_mux\" for hierarchy \"display_unit:comb_16\|two_one_four_bit_mux:comb_5\"" {  } { { "Part4.v" "comb_5" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542489052926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display display_unit:comb_16\|seven_segment_display:comb_6 " "Elaborating entity \"seven_segment_display\" for hierarchy \"display_unit:comb_16\|seven_segment_display:comb_6\"" {  } { { "Part4.v" "comb_6" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542489052942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_display display_unit:comb_16\|half_display:comb_7 " "Elaborating entity \"half_display\" for hierarchy \"display_unit:comb_16\|half_display:comb_7\"" {  } { { "Part4.v" "comb_7" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542489052958 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542489054114 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542489054178 "|Part4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542489054178 "|Part4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542489054178 "|Part4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542489054178 "|Part4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542489054178 "|Part4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542489054178 "|Part4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542489054178 "|Part4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542489054178 "|Part4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542489054178 "|Part4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542489054178 "|Part4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542489054178 "|Part4|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers_Lab2/Part 4/Part4.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542489054178 "|Part4|LEDR[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542489054178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542489054286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542489054863 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542489054863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542489054957 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542489054957 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542489054957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542489054957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542489054989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 17 16:10:54 2018 " "Processing ended: Sat Nov 17 16:10:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542489054989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542489054989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542489054989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542489054989 ""}
