    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; MISO
MISO__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
MISO__0__MASK EQU 0x20
MISO__0__PC EQU CYREG_PRT0_PC5
MISO__0__PORT EQU 0
MISO__0__SHIFT EQU 5
MISO__AG EQU CYREG_PRT0_AG
MISO__AMUX EQU CYREG_PRT0_AMUX
MISO__BIE EQU CYREG_PRT0_BIE
MISO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MISO__BYP EQU CYREG_PRT0_BYP
MISO__CTL EQU CYREG_PRT0_CTL
MISO__DM0 EQU CYREG_PRT0_DM0
MISO__DM1 EQU CYREG_PRT0_DM1
MISO__DM2 EQU CYREG_PRT0_DM2
MISO__DR EQU CYREG_PRT0_DR
MISO__INP_DIS EQU CYREG_PRT0_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT0_LCD_EN
MISO__MASK EQU 0x20
MISO__PORT EQU 0
MISO__PRT EQU CYREG_PRT0_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MISO__PS EQU CYREG_PRT0_PS
MISO__SHIFT EQU 5
MISO__SLW EQU CYREG_PRT0_SLW

; MOSI
MOSI__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
MOSI__0__MASK EQU 0x10
MOSI__0__PC EQU CYREG_PRT0_PC4
MOSI__0__PORT EQU 0
MOSI__0__SHIFT EQU 4
MOSI__AG EQU CYREG_PRT0_AG
MOSI__AMUX EQU CYREG_PRT0_AMUX
MOSI__BIE EQU CYREG_PRT0_BIE
MOSI__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOSI__BYP EQU CYREG_PRT0_BYP
MOSI__CTL EQU CYREG_PRT0_CTL
MOSI__DM0 EQU CYREG_PRT0_DM0
MOSI__DM1 EQU CYREG_PRT0_DM1
MOSI__DM2 EQU CYREG_PRT0_DM2
MOSI__DR EQU CYREG_PRT0_DR
MOSI__INP_DIS EQU CYREG_PRT0_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT0_LCD_EN
MOSI__MASK EQU 0x10
MOSI__PORT EQU 0
MOSI__PRT EQU CYREG_PRT0_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOSI__PS EQU CYREG_PRT0_PS
MOSI__SHIFT EQU 4
MOSI__SLW EQU CYREG_PRT0_SLW

; SCLK
SCLK__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
SCLK__0__MASK EQU 0x40
SCLK__0__PC EQU CYREG_PRT0_PC6
SCLK__0__PORT EQU 0
SCLK__0__SHIFT EQU 6
SCLK__AG EQU CYREG_PRT0_AG
SCLK__AMUX EQU CYREG_PRT0_AMUX
SCLK__BIE EQU CYREG_PRT0_BIE
SCLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCLK__BYP EQU CYREG_PRT0_BYP
SCLK__CTL EQU CYREG_PRT0_CTL
SCLK__DM0 EQU CYREG_PRT0_DM0
SCLK__DM1 EQU CYREG_PRT0_DM1
SCLK__DM2 EQU CYREG_PRT0_DM2
SCLK__DR EQU CYREG_PRT0_DR
SCLK__INP_DIS EQU CYREG_PRT0_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT0_LCD_EN
SCLK__MASK EQU 0x40
SCLK__PORT EQU 0
SCLK__PRT EQU CYREG_PRT0_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCLK__PS EQU CYREG_PRT0_PS
SCLK__SHIFT EQU 6
SCLK__SLW EQU CYREG_PRT0_SLW

; SPIM_BSPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB07_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB07_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB07_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB07_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB07_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB07_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST

; SPIM_RxInternalInterrupt
SPIM_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_RxInternalInterrupt__INTC_MASK EQU 0x04
SPIM_RxInternalInterrupt__INTC_NUMBER EQU 2
SPIM_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
SPIM_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SS_1
SS_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
SS_1__0__MASK EQU 0x01
SS_1__0__PC EQU CYREG_PRT0_PC0
SS_1__0__PORT EQU 0
SS_1__0__SHIFT EQU 0
SS_1__AG EQU CYREG_PRT0_AG
SS_1__AMUX EQU CYREG_PRT0_AMUX
SS_1__BIE EQU CYREG_PRT0_BIE
SS_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SS_1__BYP EQU CYREG_PRT0_BYP
SS_1__CTL EQU CYREG_PRT0_CTL
SS_1__DM0 EQU CYREG_PRT0_DM0
SS_1__DM1 EQU CYREG_PRT0_DM1
SS_1__DM2 EQU CYREG_PRT0_DM2
SS_1__DR EQU CYREG_PRT0_DR
SS_1__INP_DIS EQU CYREG_PRT0_INP_DIS
SS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SS_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SS_1__LCD_EN EQU CYREG_PRT0_LCD_EN
SS_1__MASK EQU 0x01
SS_1__PORT EQU 0
SS_1__PRT EQU CYREG_PRT0_PRT
SS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SS_1__PS EQU CYREG_PRT0_PS
SS_1__SHIFT EQU 0
SS_1__SLW EQU CYREG_PRT0_SLW

; SS_2
SS_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
SS_2__0__MASK EQU 0x02
SS_2__0__PC EQU CYREG_PRT0_PC1
SS_2__0__PORT EQU 0
SS_2__0__SHIFT EQU 1
SS_2__AG EQU CYREG_PRT0_AG
SS_2__AMUX EQU CYREG_PRT0_AMUX
SS_2__BIE EQU CYREG_PRT0_BIE
SS_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SS_2__BYP EQU CYREG_PRT0_BYP
SS_2__CTL EQU CYREG_PRT0_CTL
SS_2__DM0 EQU CYREG_PRT0_DM0
SS_2__DM1 EQU CYREG_PRT0_DM1
SS_2__DM2 EQU CYREG_PRT0_DM2
SS_2__DR EQU CYREG_PRT0_DR
SS_2__INP_DIS EQU CYREG_PRT0_INP_DIS
SS_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SS_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SS_2__LCD_EN EQU CYREG_PRT0_LCD_EN
SS_2__MASK EQU 0x02
SS_2__PORT EQU 0
SS_2__PRT EQU CYREG_PRT0_PRT
SS_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SS_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SS_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SS_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SS_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SS_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SS_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SS_2__PS EQU CYREG_PRT0_PS
SS_2__SHIFT EQU 1
SS_2__SLW EQU CYREG_PRT0_SLW

; SS_3
SS_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
SS_3__0__MASK EQU 0x04
SS_3__0__PC EQU CYREG_PRT0_PC2
SS_3__0__PORT EQU 0
SS_3__0__SHIFT EQU 2
SS_3__AG EQU CYREG_PRT0_AG
SS_3__AMUX EQU CYREG_PRT0_AMUX
SS_3__BIE EQU CYREG_PRT0_BIE
SS_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SS_3__BYP EQU CYREG_PRT0_BYP
SS_3__CTL EQU CYREG_PRT0_CTL
SS_3__DM0 EQU CYREG_PRT0_DM0
SS_3__DM1 EQU CYREG_PRT0_DM1
SS_3__DM2 EQU CYREG_PRT0_DM2
SS_3__DR EQU CYREG_PRT0_DR
SS_3__INP_DIS EQU CYREG_PRT0_INP_DIS
SS_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SS_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SS_3__LCD_EN EQU CYREG_PRT0_LCD_EN
SS_3__MASK EQU 0x04
SS_3__PORT EQU 0
SS_3__PRT EQU CYREG_PRT0_PRT
SS_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SS_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SS_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SS_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SS_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SS_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SS_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SS_3__PS EQU CYREG_PRT0_PS
SS_3__SHIFT EQU 2
SS_3__SLW EQU CYREG_PRT0_SLW

; SS_4
SS_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
SS_4__0__MASK EQU 0x08
SS_4__0__PC EQU CYREG_PRT0_PC3
SS_4__0__PORT EQU 0
SS_4__0__SHIFT EQU 3
SS_4__AG EQU CYREG_PRT0_AG
SS_4__AMUX EQU CYREG_PRT0_AMUX
SS_4__BIE EQU CYREG_PRT0_BIE
SS_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SS_4__BYP EQU CYREG_PRT0_BYP
SS_4__CTL EQU CYREG_PRT0_CTL
SS_4__DM0 EQU CYREG_PRT0_DM0
SS_4__DM1 EQU CYREG_PRT0_DM1
SS_4__DM2 EQU CYREG_PRT0_DM2
SS_4__DR EQU CYREG_PRT0_DR
SS_4__INP_DIS EQU CYREG_PRT0_INP_DIS
SS_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SS_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SS_4__LCD_EN EQU CYREG_PRT0_LCD_EN
SS_4__MASK EQU 0x08
SS_4__PORT EQU 0
SS_4__PRT EQU CYREG_PRT0_PRT
SS_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SS_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SS_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SS_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SS_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SS_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SS_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SS_4__PS EQU CYREG_PRT0_PS
SS_4__SHIFT EQU 3
SS_4__SLW EQU CYREG_PRT0_SLW

; I2C_SCL
I2C_SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
I2C_SCL__0__MASK EQU 0x01
I2C_SCL__0__PC EQU CYREG_PRT12_PC0
I2C_SCL__0__PORT EQU 12
I2C_SCL__0__SHIFT EQU 0
I2C_SCL__AG EQU CYREG_PRT12_AG
I2C_SCL__BIE EQU CYREG_PRT12_BIE
I2C_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_SCL__BYP EQU CYREG_PRT12_BYP
I2C_SCL__DM0 EQU CYREG_PRT12_DM0
I2C_SCL__DM1 EQU CYREG_PRT12_DM1
I2C_SCL__DM2 EQU CYREG_PRT12_DM2
I2C_SCL__DR EQU CYREG_PRT12_DR
I2C_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2C_SCL__MASK EQU 0x01
I2C_SCL__PORT EQU 12
I2C_SCL__PRT EQU CYREG_PRT12_PRT
I2C_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_SCL__PS EQU CYREG_PRT12_PS
I2C_SCL__SHIFT EQU 0
I2C_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_SCL__SLW EQU CYREG_PRT12_SLW

; I2C_SDA
I2C_SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
I2C_SDA__0__MASK EQU 0x02
I2C_SDA__0__PC EQU CYREG_PRT12_PC1
I2C_SDA__0__PORT EQU 12
I2C_SDA__0__SHIFT EQU 1
I2C_SDA__AG EQU CYREG_PRT12_AG
I2C_SDA__BIE EQU CYREG_PRT12_BIE
I2C_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_SDA__BYP EQU CYREG_PRT12_BYP
I2C_SDA__DM0 EQU CYREG_PRT12_DM0
I2C_SDA__DM1 EQU CYREG_PRT12_DM1
I2C_SDA__DM2 EQU CYREG_PRT12_DM2
I2C_SDA__DR EQU CYREG_PRT12_DR
I2C_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2C_SDA__MASK EQU 0x02
I2C_SDA__PORT EQU 12
I2C_SDA__PRT EQU CYREG_PRT12_PRT
I2C_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_SDA__PS EQU CYREG_PRT12_PS
I2C_SDA__SHIFT EQU 1
I2C_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_SDA__SLW EQU CYREG_PRT12_SLW

; USBUART_arb_int
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_bus_reset
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Dm
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

; USBUART_Dp
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBUART_dp_int
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_1
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x08
USBUART_ep_1__INTC_NUMBER EQU 3
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_2
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x10
USBUART_ep_2__INTC_NUMBER EQU 4
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_3
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x20
USBUART_ep_3__INTC_NUMBER EQU 5
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ord_int
USBUART_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ord_int__INTC_MASK EQU 0x2000000
USBUART_ord_int__INTC_NUMBER EQU 25
USBUART_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_sof_int
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_USB
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; PWM_Clock
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x01
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x02
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x02

; SPI_Clock
SPI_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPI_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPI_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPI_Clock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_Clock__INDEX EQU 0x00
SPI_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_Clock__PM_ACT_MSK EQU 0x01
SPI_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_Clock__PM_STBY_MSK EQU 0x01

; EZI2C_Slave_I2C_Prim
EZI2C_Slave_I2C_Prim__ADR EQU CYREG_I2C_ADR
EZI2C_Slave_I2C_Prim__CFG EQU CYREG_I2C_CFG
EZI2C_Slave_I2C_Prim__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
EZI2C_Slave_I2C_Prim__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
EZI2C_Slave_I2C_Prim__CSR EQU CYREG_I2C_CSR
EZI2C_Slave_I2C_Prim__D EQU CYREG_I2C_D
EZI2C_Slave_I2C_Prim__MCSR EQU CYREG_I2C_MCSR
EZI2C_Slave_I2C_Prim__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
EZI2C_Slave_I2C_Prim__PM_ACT_MSK EQU 0x04
EZI2C_Slave_I2C_Prim__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
EZI2C_Slave_I2C_Prim__PM_STBY_MSK EQU 0x04
EZI2C_Slave_I2C_Prim__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
EZI2C_Slave_I2C_Prim__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
EZI2C_Slave_I2C_Prim__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
EZI2C_Slave_I2C_Prim__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
EZI2C_Slave_I2C_Prim__XCFG EQU CYREG_I2C_XCFG

; EZI2C_Slave_isr
EZI2C_Slave_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
EZI2C_Slave_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
EZI2C_Slave_isr__INTC_MASK EQU 0x8000
EZI2C_Slave_isr__INTC_NUMBER EQU 15
EZI2C_Slave_isr__INTC_PRIOR_NUM EQU 7
EZI2C_Slave_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
EZI2C_Slave_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
EZI2C_Slave_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Left_QuadDec_bQuadDec
Left_QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
Left_QuadDec_bQuadDec_Stsreg__0__POS EQU 0
Left_QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
Left_QuadDec_bQuadDec_Stsreg__1__POS EQU 1
Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Left_QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
Left_QuadDec_bQuadDec_Stsreg__2__POS EQU 2
Left_QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
Left_QuadDec_bQuadDec_Stsreg__3__POS EQU 3
Left_QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
Left_QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
Left_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Left_QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

; Left_QuadDec_Cnt16_CounterUDB
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST

; Left_QuadDec_isr
Left_QuadDec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Left_QuadDec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Left_QuadDec_isr__INTC_MASK EQU 0x01
Left_QuadDec_isr__INTC_NUMBER EQU 0
Left_QuadDec_isr__INTC_PRIOR_NUM EQU 7
Left_QuadDec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Left_QuadDec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Left_QuadDec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Mainloop_Pin
Mainloop_Pin__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Mainloop_Pin__0__MASK EQU 0x04
Mainloop_Pin__0__PC EQU CYREG_PRT12_PC2
Mainloop_Pin__0__PORT EQU 12
Mainloop_Pin__0__SHIFT EQU 2
Mainloop_Pin__AG EQU CYREG_PRT12_AG
Mainloop_Pin__BIE EQU CYREG_PRT12_BIE
Mainloop_Pin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Mainloop_Pin__BYP EQU CYREG_PRT12_BYP
Mainloop_Pin__DM0 EQU CYREG_PRT12_DM0
Mainloop_Pin__DM1 EQU CYREG_PRT12_DM1
Mainloop_Pin__DM2 EQU CYREG_PRT12_DM2
Mainloop_Pin__DR EQU CYREG_PRT12_DR
Mainloop_Pin__INP_DIS EQU CYREG_PRT12_INP_DIS
Mainloop_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Mainloop_Pin__MASK EQU 0x04
Mainloop_Pin__PORT EQU 12
Mainloop_Pin__PRT EQU CYREG_PRT12_PRT
Mainloop_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Mainloop_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Mainloop_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Mainloop_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Mainloop_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Mainloop_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Mainloop_Pin__PS EQU CYREG_PRT12_PS
Mainloop_Pin__SHIFT EQU 2
Mainloop_Pin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Mainloop_Pin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Mainloop_Pin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Mainloop_Pin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Mainloop_Pin__SLW EQU CYREG_PRT12_SLW

; Slave_Select
Slave_Select_Sync_ctrl_reg__0__MASK EQU 0x01
Slave_Select_Sync_ctrl_reg__0__POS EQU 0
Slave_Select_Sync_ctrl_reg__1__MASK EQU 0x02
Slave_Select_Sync_ctrl_reg__1__POS EQU 1
Slave_Select_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Slave_Select_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Slave_Select_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Slave_Select_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Slave_Select_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Slave_Select_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Slave_Select_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Slave_Select_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Slave_Select_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Slave_Select_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Slave_Select_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Slave_Select_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Slave_Select_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Slave_Select_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Slave_Select_Sync_ctrl_reg__MASK EQU 0x03
Slave_Select_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Slave_Select_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Slave_Select_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; Encoder_Clock
Encoder_Clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Encoder_Clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Encoder_Clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Encoder_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Encoder_Clock__INDEX EQU 0x02
Encoder_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Encoder_Clock__PM_ACT_MSK EQU 0x04
Encoder_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Encoder_Clock__PM_STBY_MSK EQU 0x04

; Left_HB25_PWM_Pin
Left_HB25_PWM_Pin__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
Left_HB25_PWM_Pin__0__MASK EQU 0x40
Left_HB25_PWM_Pin__0__PC EQU CYREG_PRT4_PC6
Left_HB25_PWM_Pin__0__PORT EQU 4
Left_HB25_PWM_Pin__0__SHIFT EQU 6
Left_HB25_PWM_Pin__AG EQU CYREG_PRT4_AG
Left_HB25_PWM_Pin__AMUX EQU CYREG_PRT4_AMUX
Left_HB25_PWM_Pin__BIE EQU CYREG_PRT4_BIE
Left_HB25_PWM_Pin__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Left_HB25_PWM_Pin__BYP EQU CYREG_PRT4_BYP
Left_HB25_PWM_Pin__CTL EQU CYREG_PRT4_CTL
Left_HB25_PWM_Pin__DM0 EQU CYREG_PRT4_DM0
Left_HB25_PWM_Pin__DM1 EQU CYREG_PRT4_DM1
Left_HB25_PWM_Pin__DM2 EQU CYREG_PRT4_DM2
Left_HB25_PWM_Pin__DR EQU CYREG_PRT4_DR
Left_HB25_PWM_Pin__INP_DIS EQU CYREG_PRT4_INP_DIS
Left_HB25_PWM_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Left_HB25_PWM_Pin__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Left_HB25_PWM_Pin__LCD_EN EQU CYREG_PRT4_LCD_EN
Left_HB25_PWM_Pin__MASK EQU 0x40
Left_HB25_PWM_Pin__PORT EQU 4
Left_HB25_PWM_Pin__PRT EQU CYREG_PRT4_PRT
Left_HB25_PWM_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Left_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Left_HB25_PWM_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Left_HB25_PWM_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Left_HB25_PWM_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Left_HB25_PWM_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Left_HB25_PWM_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Left_HB25_PWM_Pin__PS EQU CYREG_PRT4_PS
Left_HB25_PWM_Pin__SHIFT EQU 6
Left_HB25_PWM_Pin__SLW EQU CYREG_PRT4_SLW

; Left_HB25_PWM_PWMUDB
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB06_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB06_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB06_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB06_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB06_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB06_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL

; Right_QuadDec_bQuadDec
Right_QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
Right_QuadDec_bQuadDec_Stsreg__0__POS EQU 0
Right_QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
Right_QuadDec_bQuadDec_Stsreg__1__POS EQU 1
Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Right_QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
Right_QuadDec_bQuadDec_Stsreg__2__POS EQU 2
Right_QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
Right_QuadDec_bQuadDec_Stsreg__3__POS EQU 3
Right_QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
Right_QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
Right_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Right_QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST

; Right_QuadDec_Cnt16_CounterUDB
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST

; Right_QuadDec_isr
Right_QuadDec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Right_QuadDec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Right_QuadDec_isr__INTC_MASK EQU 0x02
Right_QuadDec_isr__INTC_NUMBER EQU 1
Right_QuadDec_isr__INTC_PRIOR_NUM EQU 7
Right_QuadDec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Right_QuadDec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Right_QuadDec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Left_Encoder_A
Left_Encoder_A__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Left_Encoder_A__0__MASK EQU 0x01
Left_Encoder_A__0__PC EQU CYREG_PRT4_PC0
Left_Encoder_A__0__PORT EQU 4
Left_Encoder_A__0__SHIFT EQU 0
Left_Encoder_A__AG EQU CYREG_PRT4_AG
Left_Encoder_A__AMUX EQU CYREG_PRT4_AMUX
Left_Encoder_A__BIE EQU CYREG_PRT4_BIE
Left_Encoder_A__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Left_Encoder_A__BYP EQU CYREG_PRT4_BYP
Left_Encoder_A__CTL EQU CYREG_PRT4_CTL
Left_Encoder_A__DM0 EQU CYREG_PRT4_DM0
Left_Encoder_A__DM1 EQU CYREG_PRT4_DM1
Left_Encoder_A__DM2 EQU CYREG_PRT4_DM2
Left_Encoder_A__DR EQU CYREG_PRT4_DR
Left_Encoder_A__INP_DIS EQU CYREG_PRT4_INP_DIS
Left_Encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Left_Encoder_A__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Left_Encoder_A__LCD_EN EQU CYREG_PRT4_LCD_EN
Left_Encoder_A__MASK EQU 0x01
Left_Encoder_A__PORT EQU 4
Left_Encoder_A__PRT EQU CYREG_PRT4_PRT
Left_Encoder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Left_Encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Left_Encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Left_Encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Left_Encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Left_Encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Left_Encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Left_Encoder_A__PS EQU CYREG_PRT4_PS
Left_Encoder_A__SHIFT EQU 0
Left_Encoder_A__SLW EQU CYREG_PRT4_SLW

; Left_Encoder_B
Left_Encoder_B__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Left_Encoder_B__0__MASK EQU 0x04
Left_Encoder_B__0__PC EQU CYREG_PRT4_PC2
Left_Encoder_B__0__PORT EQU 4
Left_Encoder_B__0__SHIFT EQU 2
Left_Encoder_B__AG EQU CYREG_PRT4_AG
Left_Encoder_B__AMUX EQU CYREG_PRT4_AMUX
Left_Encoder_B__BIE EQU CYREG_PRT4_BIE
Left_Encoder_B__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Left_Encoder_B__BYP EQU CYREG_PRT4_BYP
Left_Encoder_B__CTL EQU CYREG_PRT4_CTL
Left_Encoder_B__DM0 EQU CYREG_PRT4_DM0
Left_Encoder_B__DM1 EQU CYREG_PRT4_DM1
Left_Encoder_B__DM2 EQU CYREG_PRT4_DM2
Left_Encoder_B__DR EQU CYREG_PRT4_DR
Left_Encoder_B__INP_DIS EQU CYREG_PRT4_INP_DIS
Left_Encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Left_Encoder_B__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Left_Encoder_B__LCD_EN EQU CYREG_PRT4_LCD_EN
Left_Encoder_B__MASK EQU 0x04
Left_Encoder_B__PORT EQU 4
Left_Encoder_B__PRT EQU CYREG_PRT4_PRT
Left_Encoder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Left_Encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Left_Encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Left_Encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Left_Encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Left_Encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Left_Encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Left_Encoder_B__PS EQU CYREG_PRT4_PS
Left_Encoder_B__SHIFT EQU 2
Left_Encoder_B__SLW EQU CYREG_PRT4_SLW

; Right_HB25_PWM_Pin
Right_HB25_PWM_Pin__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
Right_HB25_PWM_Pin__0__MASK EQU 0x80
Right_HB25_PWM_Pin__0__PC EQU CYREG_PRT4_PC7
Right_HB25_PWM_Pin__0__PORT EQU 4
Right_HB25_PWM_Pin__0__SHIFT EQU 7
Right_HB25_PWM_Pin__AG EQU CYREG_PRT4_AG
Right_HB25_PWM_Pin__AMUX EQU CYREG_PRT4_AMUX
Right_HB25_PWM_Pin__BIE EQU CYREG_PRT4_BIE
Right_HB25_PWM_Pin__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Right_HB25_PWM_Pin__BYP EQU CYREG_PRT4_BYP
Right_HB25_PWM_Pin__CTL EQU CYREG_PRT4_CTL
Right_HB25_PWM_Pin__DM0 EQU CYREG_PRT4_DM0
Right_HB25_PWM_Pin__DM1 EQU CYREG_PRT4_DM1
Right_HB25_PWM_Pin__DM2 EQU CYREG_PRT4_DM2
Right_HB25_PWM_Pin__DR EQU CYREG_PRT4_DR
Right_HB25_PWM_Pin__INP_DIS EQU CYREG_PRT4_INP_DIS
Right_HB25_PWM_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Right_HB25_PWM_Pin__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Right_HB25_PWM_Pin__LCD_EN EQU CYREG_PRT4_LCD_EN
Right_HB25_PWM_Pin__MASK EQU 0x80
Right_HB25_PWM_Pin__PORT EQU 4
Right_HB25_PWM_Pin__PRT EQU CYREG_PRT4_PRT
Right_HB25_PWM_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Right_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Right_HB25_PWM_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Right_HB25_PWM_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Right_HB25_PWM_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Right_HB25_PWM_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Right_HB25_PWM_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Right_HB25_PWM_Pin__PS EQU CYREG_PRT4_PS
Right_HB25_PWM_Pin__SHIFT EQU 7
Right_HB25_PWM_Pin__SLW EQU CYREG_PRT4_SLW

; Right_HB25_PWM_PWMUDB
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB01_F1

; Right_Encoder_A
Right_Encoder_A__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Right_Encoder_A__0__MASK EQU 0x02
Right_Encoder_A__0__PC EQU CYREG_PRT4_PC1
Right_Encoder_A__0__PORT EQU 4
Right_Encoder_A__0__SHIFT EQU 1
Right_Encoder_A__AG EQU CYREG_PRT4_AG
Right_Encoder_A__AMUX EQU CYREG_PRT4_AMUX
Right_Encoder_A__BIE EQU CYREG_PRT4_BIE
Right_Encoder_A__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Right_Encoder_A__BYP EQU CYREG_PRT4_BYP
Right_Encoder_A__CTL EQU CYREG_PRT4_CTL
Right_Encoder_A__DM0 EQU CYREG_PRT4_DM0
Right_Encoder_A__DM1 EQU CYREG_PRT4_DM1
Right_Encoder_A__DM2 EQU CYREG_PRT4_DM2
Right_Encoder_A__DR EQU CYREG_PRT4_DR
Right_Encoder_A__INP_DIS EQU CYREG_PRT4_INP_DIS
Right_Encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Right_Encoder_A__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Right_Encoder_A__LCD_EN EQU CYREG_PRT4_LCD_EN
Right_Encoder_A__MASK EQU 0x02
Right_Encoder_A__PORT EQU 4
Right_Encoder_A__PRT EQU CYREG_PRT4_PRT
Right_Encoder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Right_Encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Right_Encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Right_Encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Right_Encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Right_Encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Right_Encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Right_Encoder_A__PS EQU CYREG_PRT4_PS
Right_Encoder_A__SHIFT EQU 1
Right_Encoder_A__SLW EQU CYREG_PRT4_SLW

; Right_Encoder_B
Right_Encoder_B__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Right_Encoder_B__0__MASK EQU 0x08
Right_Encoder_B__0__PC EQU CYREG_PRT4_PC3
Right_Encoder_B__0__PORT EQU 4
Right_Encoder_B__0__SHIFT EQU 3
Right_Encoder_B__AG EQU CYREG_PRT4_AG
Right_Encoder_B__AMUX EQU CYREG_PRT4_AMUX
Right_Encoder_B__BIE EQU CYREG_PRT4_BIE
Right_Encoder_B__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Right_Encoder_B__BYP EQU CYREG_PRT4_BYP
Right_Encoder_B__CTL EQU CYREG_PRT4_CTL
Right_Encoder_B__DM0 EQU CYREG_PRT4_DM0
Right_Encoder_B__DM1 EQU CYREG_PRT4_DM1
Right_Encoder_B__DM2 EQU CYREG_PRT4_DM2
Right_Encoder_B__DR EQU CYREG_PRT4_DR
Right_Encoder_B__INP_DIS EQU CYREG_PRT4_INP_DIS
Right_Encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Right_Encoder_B__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Right_Encoder_B__LCD_EN EQU CYREG_PRT4_LCD_EN
Right_Encoder_B__MASK EQU 0x08
Right_Encoder_B__PORT EQU 4
Right_Encoder_B__PRT EQU CYREG_PRT4_PRT
Right_Encoder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Right_Encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Right_Encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Right_Encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Right_Encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Right_Encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Right_Encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Right_Encoder_B__PS EQU CYREG_PRT4_PS
Right_Encoder_B__SHIFT EQU 3
Right_Encoder_B__SLW EQU CYREG_PRT4_SLW

; Left_HB25_Enable_Pin
Left_HB25_Enable_Pin__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
Left_HB25_Enable_Pin__0__MASK EQU 0x10
Left_HB25_Enable_Pin__0__PC EQU CYREG_PRT4_PC4
Left_HB25_Enable_Pin__0__PORT EQU 4
Left_HB25_Enable_Pin__0__SHIFT EQU 4
Left_HB25_Enable_Pin__AG EQU CYREG_PRT4_AG
Left_HB25_Enable_Pin__AMUX EQU CYREG_PRT4_AMUX
Left_HB25_Enable_Pin__BIE EQU CYREG_PRT4_BIE
Left_HB25_Enable_Pin__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Left_HB25_Enable_Pin__BYP EQU CYREG_PRT4_BYP
Left_HB25_Enable_Pin__CTL EQU CYREG_PRT4_CTL
Left_HB25_Enable_Pin__DM0 EQU CYREG_PRT4_DM0
Left_HB25_Enable_Pin__DM1 EQU CYREG_PRT4_DM1
Left_HB25_Enable_Pin__DM2 EQU CYREG_PRT4_DM2
Left_HB25_Enable_Pin__DR EQU CYREG_PRT4_DR
Left_HB25_Enable_Pin__INP_DIS EQU CYREG_PRT4_INP_DIS
Left_HB25_Enable_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Left_HB25_Enable_Pin__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Left_HB25_Enable_Pin__LCD_EN EQU CYREG_PRT4_LCD_EN
Left_HB25_Enable_Pin__MASK EQU 0x10
Left_HB25_Enable_Pin__PORT EQU 4
Left_HB25_Enable_Pin__PRT EQU CYREG_PRT4_PRT
Left_HB25_Enable_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Left_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Left_HB25_Enable_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Left_HB25_Enable_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Left_HB25_Enable_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Left_HB25_Enable_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Left_HB25_Enable_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Left_HB25_Enable_Pin__PS EQU CYREG_PRT4_PS
Left_HB25_Enable_Pin__SHIFT EQU 4
Left_HB25_Enable_Pin__SLW EQU CYREG_PRT4_SLW

; Right_HB25_Enable_Pin
Right_HB25_Enable_Pin__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
Right_HB25_Enable_Pin__0__MASK EQU 0x20
Right_HB25_Enable_Pin__0__PC EQU CYREG_PRT4_PC5
Right_HB25_Enable_Pin__0__PORT EQU 4
Right_HB25_Enable_Pin__0__SHIFT EQU 5
Right_HB25_Enable_Pin__AG EQU CYREG_PRT4_AG
Right_HB25_Enable_Pin__AMUX EQU CYREG_PRT4_AMUX
Right_HB25_Enable_Pin__BIE EQU CYREG_PRT4_BIE
Right_HB25_Enable_Pin__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Right_HB25_Enable_Pin__BYP EQU CYREG_PRT4_BYP
Right_HB25_Enable_Pin__CTL EQU CYREG_PRT4_CTL
Right_HB25_Enable_Pin__DM0 EQU CYREG_PRT4_DM0
Right_HB25_Enable_Pin__DM1 EQU CYREG_PRT4_DM1
Right_HB25_Enable_Pin__DM2 EQU CYREG_PRT4_DM2
Right_HB25_Enable_Pin__DR EQU CYREG_PRT4_DR
Right_HB25_Enable_Pin__INP_DIS EQU CYREG_PRT4_INP_DIS
Right_HB25_Enable_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Right_HB25_Enable_Pin__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Right_HB25_Enable_Pin__LCD_EN EQU CYREG_PRT4_LCD_EN
Right_HB25_Enable_Pin__MASK EQU 0x20
Right_HB25_Enable_Pin__PORT EQU 4
Right_HB25_Enable_Pin__PRT EQU CYREG_PRT4_PRT
Right_HB25_Enable_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Right_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Right_HB25_Enable_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Right_HB25_Enable_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Right_HB25_Enable_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Right_HB25_Enable_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Right_HB25_Enable_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Right_HB25_Enable_Pin__PS EQU CYREG_PRT4_PS
Right_HB25_Enable_Pin__SHIFT EQU 5
Right_HB25_Enable_Pin__SLW EQU CYREG_PRT4_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
