
*** Running vivado
    with args -log design_1_IP_ROT_ENC_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_IP_ROT_ENC_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_IP_ROT_ENC_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/OPDRACHT_2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_IP_ROT_ENC_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 923.824 ; gain = 235.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_IP_ROT_ENC_0_0' [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ip/design_1_IP_ROT_ENC_0_0_1/synth/design_1_IP_ROT_ENC_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'IP_ROT_ENC_v1_0' declared at 'c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0.vhd:5' bound to instance 'U0' of component 'IP_ROT_ENC_v1_0' [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ip/design_1_IP_ROT_ENC_0_0_1/synth/design_1_IP_ROT_ENC_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'IP_ROT_ENC_v1_0' [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'IP_ROT_ENC_v1_0_S00_AXI' declared at 'c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0_S00_AXI.vhd:5' bound to instance 'IP_ROT_ENC_v1_0_S00_AXI_inst' of component 'IP_ROT_ENC_v1_0_S00_AXI' [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'IP_ROT_ENC_v1_0_S00_AXI' [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0_S00_AXI.vhd:235]
INFO: [Synth 8-226] default block is never used [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0_S00_AXI.vhd:365]
WARNING: [Synth 8-614] signal 'ROT_VAL_i' is read in the process but is not in the sensitivity list [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0_S00_AXI.vhd:360]
INFO: [Synth 8-3491] module 'IP_Rotary' declared at 'c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_Rotary.vhd:5' bound to instance 'Core1' of component 'IP_Rotary' [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0_S00_AXI.vhd:401]
INFO: [Synth 8-638] synthesizing module 'IP_Rotary' [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_Rotary.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'IP_Rotary' (1#1) [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_Rotary.vhd:12]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0_S00_AXI.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0_S00_AXI.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'IP_ROT_ENC_v1_0_S00_AXI' (2#1) [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'IP_ROT_ENC_v1_0' (3#1) [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_IP_ROT_ENC_0_0' (4#1) [c:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.srcs/sources_1/bd/design_1/ip/design_1_IP_ROT_ENC_0_0_1/synth/design_1_IP_ROT_ENC_0_0.vhd:85]
WARNING: [Synth 8-3331] design IP_ROT_ENC_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design IP_ROT_ENC_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design IP_ROT_ENC_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design IP_ROT_ENC_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design IP_ROT_ENC_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design IP_ROT_ENC_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 999.398 ; gain = 311.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 999.398 ; gain = 311.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 999.398 ; gain = 311.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 999.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1080.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1082.750 ; gain = 1.984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1082.750 ; gain = 394.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1082.750 ; gain = 394.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1082.750 ; gain = 394.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1082.750 ; gain = 394.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IP_ROT_ENC_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_IP_ROT_ENC_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_IP_ROT_ENC_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_IP_ROT_ENC_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_IP_ROT_ENC_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_IP_ROT_ENC_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_IP_ROT_ENC_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/IP_ROT_ENC_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/IP_ROT_ENC_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IP_ROT_ENC_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/IP_ROT_ENC_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/IP_ROT_ENC_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IP_ROT_ENC_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1082.750 ; gain = 394.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1082.750 ; gain = 394.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1082.750 ; gain = 394.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1083.547 ; gain = 395.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1099.352 ; gain = 410.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1099.352 ; gain = 410.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1099.352 ; gain = 410.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1099.352 ; gain = 410.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1099.352 ; gain = 410.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1099.352 ; gain = 410.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    18|
|5     |LUT5 |    30|
|6     |LUT6 |     6|
|7     |FDRE |   135|
|8     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   195|
|2     |  U0                             |IP_ROT_ENC_v1_0         |   195|
|3     |    IP_ROT_ENC_v1_0_S00_AXI_inst |IP_ROT_ENC_v1_0_S00_AXI |   195|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1099.352 ; gain = 410.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1099.352 ; gain = 327.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1099.352 ; gain = 410.980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1111.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1114.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1114.387 ; gain = 700.945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1114.387 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.runs/design_1_IP_ROT_ENC_0_0_synth_1/design_1_IP_ROT_ENC_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_IP_ROT_ENC_0_0, cache-ID = 9700fad5427c40d5
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1114.387 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.runs/design_1_IP_ROT_ENC_0_0_synth_1/design_1_IP_ROT_ENC_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_IP_ROT_ENC_0_0_utilization_synth.rpt -pb design_1_IP_ROT_ENC_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 25 13:27:46 2020...
