-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../../FIR.gen/sources_1/bd/fir/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../../FIR.gen/sources_1/bd/fir/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_bram18k_v3_0_6 \
  "../../../../FIR.gen/sources_1/bd/fir/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/mult_gen_v12_0_17 \
  "../../../../FIR.gen/sources_1/bd/fir/ipshared/dd36/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/fir/ip/fir_mult_gen_0_0/sim/fir_mult_gen_0_0.vhd" \
  "../../../bd/fir/ip/fir_mult_gen_0_1/sim/fir_mult_gen_0_1.vhd" \
  "../../../bd/fir/ip/fir_mult_gen_1_0/sim/fir_mult_gen_1_0.vhd" \
  "../../../bd/fir/ip/fir_mult_gen_2_0/sim/fir_mult_gen_2_0.vhd" \
  "../../../bd/fir/ip/fir_mult_gen_3_0/sim/fir_mult_gen_3_0.vhd" \
  "../../../bd/fir/ip/fir_mult_gen_4_0/sim/fir_mult_gen_4_0.vhd" \
  "../../../bd/fir/ip/fir_mult_gen_5_0/sim/fir_mult_gen_5_0.vhd" \
  "../../../bd/fir/ip/fir_mult_gen_6_0/sim/fir_mult_gen_6_0.vhd" \
-endlib
-makelib xcelium_lib/blk_mem_gen_v8_4_5 \
  "../../../../FIR.gen/sources_1/bd/fir/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/fir/ip/fir_blk_mem_gen_0_0/sim/fir_blk_mem_gen_0_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/fir/ip/fir_mux2to1_0_0/sim/fir_mux2to1_0_0.vhd" \
-endlib
-makelib xcelium_lib/c_reg_fd_v12_0_6 \
  "../../../../FIR.gen/sources_1/bd/fir/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../FIR.gen/sources_1/bd/fir/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../FIR.gen/sources_1/bd/fir/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_addsub_v3_0_6 \
  "../../../../FIR.gen/sources_1/bd/fir/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_addsub_v12_0_14 \
  "../../../../FIR.gen/sources_1/bd/fir/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/fir/ip/fir_c_addsub_0_1/sim/fir_c_addsub_0_1.vhd" \
  "../../../bd/fir/ip/fir_c_addsub_0_2/sim/fir_c_addsub_0_2.vhd" \
  "../../../bd/fir/ip/fir_c_addsub_0_3/sim/fir_c_addsub_0_3.vhd" \
  "../../../bd/fir/ip/fir_c_addsub_0_4/sim/fir_c_addsub_0_4.vhd" \
  "../../../bd/fir/ip/fir_c_addsub_0_5/sim/fir_c_addsub_0_5.vhd" \
  "../../../bd/fir/ip/fir_c_addsub_0_6/sim/fir_c_addsub_0_6.vhd" \
  "../../../bd/fir/ip/fir_c_addsub_1_0/sim/fir_c_addsub_1_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/fir/ip/fir_clk_wiz_0_0/fir_clk_wiz_0_0_clk_wiz.v" \
  "../../../bd/fir/ip/fir_clk_wiz_0_0/fir_clk_wiz_0_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/fir/ip/fir_top_0_0/sim/fir_top_0_0.vhd" \
  "../../../bd/fir/ip/fir_RisingEdge_DFlipFlop_14_0/sim/fir_RisingEdge_DFlipFlop_14_0.vhd" \
  "../../../bd/fir/ip/fir_RisingEdge_DFlipFlop_20_0/sim/fir_RisingEdge_DFlipFlop_20_0.vhd" \
  "../../../bd/fir/ip/fir_RisingEdge_DFlipFlop_27_0/sim/fir_RisingEdge_DFlipFlop_27_0.vhd" \
  "../../../bd/fir/ip/fir_RisingEdge_DFlipFlop_2_0/sim/fir_RisingEdge_DFlipFlop_2_0.vhd" \
  "../../../bd/fir/ip/fir_RisingEdge_DFlipFlop_2_1/sim/fir_RisingEdge_DFlipFlop_2_1.vhd" \
  "../../../bd/fir/ip/fir_RisingEdge_DFlipFlop_5_0/sim/fir_RisingEdge_DFlipFlop_5_0.vhd" \
  "../../../bd/fir/ip/fir_RisingEdge_DFlipFlop_9_0/sim/fir_RisingEdge_DFlipFlop_9_0.vhd" \
  "../../../bd/fir/ip/fir_selector_0_0/sim/fir_selector_0_0.vhd" \
  "../../../bd/fir/sim/fir.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

