// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

// port list variables
input a;
input b;
output out;


and and_gate1 (a,b,out);

endmodule
