INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/final_sim/final_sim.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/ip/imem/sim/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/Multi_CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/SCCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.ip_user_files/ip/imem/imem_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'imem' [C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.ip_user_files/ip/imem/imem_stub.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/seg7x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/RVSCCPU_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RVSCCPUSOC_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaiserlin/Desktop/COA/final_sim/final_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
