// Seed: 486660866
module module_0 (
    input wor id_0,
    input wand id_1,
    input uwire id_2
    , id_9,
    input tri0 id_3,
    input wand id_4,
    input wire id_5,
    input uwire id_6,
    input supply1 id_7
);
  assign id_9 = -1 + id_3;
endmodule
module module_1 #(
    parameter id_13 = 32'd4,
    parameter id_23 = 32'd13,
    parameter id_3  = 32'd61
) (
    input wand id_0,
    input wor id_1,
    output tri1 id_2,
    output tri1 _id_3,
    input wor id_4,
    input wand id_5,
    input wor id_6,
    input wire id_7,
    output tri1 id_8[id_3 : id_13],
    input tri1 id_9,
    output tri id_10,
    output tri0 id_11,
    input wor id_12,
    input supply0 _id_13,
    input tri id_14,
    input tri id_15,
    inout tri0 id_16,
    input tri0 id_17,
    input wand id_18,
    input wand id_19,
    input supply0 id_20,
    output wor id_21,
    input wor id_22,
    input tri0 _id_23
);
  wire ["" : id_23] id_25, id_26, id_27, id_28;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_19,
      id_9,
      id_20,
      id_19,
      id_20,
      id_18
  );
  assign modCall_1.id_1 = 0;
  or primCall (
      id_21,
      id_27,
      id_17,
      id_16,
      id_9,
      id_19,
      id_6,
      id_28,
      id_7,
      id_1,
      id_15,
      id_14,
      id_26,
      id_5,
      id_12,
      id_20,
      id_4,
      id_22
  );
endmodule
