{"vcs1":{"timestamp_begin":1698770637.819720911, "rt":0.37, "ut":0.14, "st":0.12}}
{"vcselab":{"timestamp_begin":1698770638.240469184, "rt":0.30, "ut":0.18, "st":0.04}}
{"link":{"timestamp_begin":1698770638.582125443, "rt":0.35, "ut":0.11, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698770637.485121400}
{"VCS_COMP_START_TIME": 1698770637.485121400}
{"VCS_COMP_END_TIME": 1698770638.991318292}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337656}}
{"stitch_vcselab": {"peak_mem": 222560}}
