Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Tara/Documents/GitHub/14th-Comp-Org/Lab1/ise/register16_test_isim_beh.exe -prj C:/Users/Tara/Documents/GitHub/14th-Comp-Org/Lab1/ise/register16_test_beh.prj work.register16_test 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Tara/Documents/GitHub/14th-Comp-Org/Lab1/ise/../register16.vhd" into library work
Parsing VHDL file "C:/Users/Tara/Documents/GitHub/14th-Comp-Org/Lab1/ise/../register16_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity register16 [register16_default]
Compiling architecture behavior of entity register16_test
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/Users/Tara/Documents/GitHub/14th-Comp-Org/Lab1/ise/register16_test_isim_beh.exe
Fuse Memory Usage: 28476 KB
Fuse CPU Usage: 686 ms
