

================================================================
== Vivado HLS Report for 'DCT_2D'
================================================================
* Date:           Mon Jun 19 20:01:27 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dct
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu47p-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.834 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       51|       51| 0.510 us | 0.510 us |   28|   28| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_transpose_matrix_1_fu_764  |transpose_matrix_1  |        7|        7| 70.000 ns | 70.000 ns |    4|    4| function |
        |grp_transpose_matrix_fu_800    |transpose_matrix    |        7|        7| 70.000 ns | 70.000 ns |    4|    4| function |
        |grp_DCT_1D_1_fu_828            |DCT_1D_1            |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_DCT_1D_fu_874              |DCT_1D              |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        4|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|    114|      920|     4294|    -|
|Memory               |       16|      -|      256|       16|    0|
|Multiplexer          |        -|      -|        -|     2335|    -|
|Register             |        -|      -|       34|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       16|    114|     1210|     6649|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      3|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+-----+------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------------+--------------------+---------+-------+-----+------+-----+
    |grp_DCT_1D_fu_874              |DCT_1D              |        0|     57|    6|   810|    0|
    |grp_DCT_1D_1_fu_828            |DCT_1D_1            |        0|     57|    6|   810|    0|
    |grp_transpose_matrix_fu_800    |transpose_matrix    |        0|      0|  454|  1338|    0|
    |grp_transpose_matrix_1_fu_764  |transpose_matrix_1  |        0|      0|  454|  1336|    0|
    +-------------------------------+--------------------+---------+-------+-----+------+-----+
    |Total                          |                    |        0|    114|  920|  4294|    0|
    +-------------------------------+--------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |DCT_1D_in_buf_col_0_U   |DCT_2D_DCT_1D_in_yd2  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_in_buf_col_1_U   |DCT_2D_DCT_1D_in_yd2  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_in_buf_col_2_U   |DCT_2D_DCT_1D_in_yd2  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_in_buf_col_3_U   |DCT_2D_DCT_1D_in_yd2  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_in_buf_col_4_U   |DCT_2D_DCT_1D_in_yd2  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_in_buf_col_5_U   |DCT_2D_DCT_1D_in_yd2  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_in_buf_col_6_U   |DCT_2D_DCT_1D_in_yd2  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_in_buf_col_7_U   |DCT_2D_DCT_1D_in_yd2  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_col_0_U  |DCT_2D_DCT_1D_outGfk  |        0|  32|   2|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_col_1_U  |DCT_2D_DCT_1D_outGfk  |        0|  32|   2|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_col_2_U  |DCT_2D_DCT_1D_outGfk  |        0|  32|   2|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_col_3_U  |DCT_2D_DCT_1D_outGfk  |        0|  32|   2|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_col_4_U  |DCT_2D_DCT_1D_outGfk  |        0|  32|   2|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_col_5_U  |DCT_2D_DCT_1D_outGfk  |        0|  32|   2|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_col_6_U  |DCT_2D_DCT_1D_outGfk  |        0|  32|   2|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_col_7_U  |DCT_2D_DCT_1D_outGfk  |        0|  32|   2|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_row_0_U  |DCT_2D_DCT_1D_outOgC  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_row_1_U  |DCT_2D_DCT_1D_outOgC  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_row_2_U  |DCT_2D_DCT_1D_outOgC  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_row_3_U  |DCT_2D_DCT_1D_outOgC  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_row_4_U  |DCT_2D_DCT_1D_outOgC  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_row_5_U  |DCT_2D_DCT_1D_outOgC  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_row_6_U  |DCT_2D_DCT_1D_outOgC  |        1|   0|   0|    0|     8|   16|     1|          128|
    |DCT_1D_out_buf_row_7_U  |DCT_2D_DCT_1D_outOgC  |        1|   0|   0|    0|     8|   16|     1|          128|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |       16| 256|  16|    0|   192|  384|    24|         3072|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |DCT_1D_in_buf_col_0_address0       |   15|          3|    3|          9|
    |DCT_1D_in_buf_col_0_ce0            |   15|          3|    1|          3|
    |DCT_1D_in_buf_col_0_ce1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_0_we0            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_0_we1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_1_address0       |   15|          3|    3|          9|
    |DCT_1D_in_buf_col_1_ce0            |   15|          3|    1|          3|
    |DCT_1D_in_buf_col_1_ce1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_1_we0            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_1_we1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_2_address0       |   15|          3|    3|          9|
    |DCT_1D_in_buf_col_2_ce0            |   15|          3|    1|          3|
    |DCT_1D_in_buf_col_2_ce1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_2_we0            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_2_we1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_3_address0       |   15|          3|    3|          9|
    |DCT_1D_in_buf_col_3_ce0            |   15|          3|    1|          3|
    |DCT_1D_in_buf_col_3_ce1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_3_we0            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_3_we1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_4_address0       |   15|          3|    3|          9|
    |DCT_1D_in_buf_col_4_ce0            |   15|          3|    1|          3|
    |DCT_1D_in_buf_col_4_ce1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_4_we0            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_4_we1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_5_address0       |   15|          3|    3|          9|
    |DCT_1D_in_buf_col_5_ce0            |   15|          3|    1|          3|
    |DCT_1D_in_buf_col_5_ce1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_5_we0            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_5_we1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_6_address0       |   15|          3|    3|          9|
    |DCT_1D_in_buf_col_6_ce0            |   15|          3|    1|          3|
    |DCT_1D_in_buf_col_6_ce1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_6_we0            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_6_we1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_7_address0       |   15|          3|    3|          9|
    |DCT_1D_in_buf_col_7_ce0            |   15|          3|    1|          3|
    |DCT_1D_in_buf_col_7_ce1            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_7_we0            |    9|          2|    1|          2|
    |DCT_1D_in_buf_col_7_we1            |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_0_address0      |   15|          3|    3|          9|
    |DCT_1D_out_buf_col_0_ce0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_col_0_ce1           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_0_we0           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_1_address0      |   15|          3|    3|          9|
    |DCT_1D_out_buf_col_1_ce0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_col_1_ce1           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_1_we0           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_2_address0      |   15|          3|    3|          9|
    |DCT_1D_out_buf_col_2_ce0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_col_2_ce1           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_2_we0           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_3_address0      |   15|          3|    3|          9|
    |DCT_1D_out_buf_col_3_ce0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_col_3_ce1           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_3_we0           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_4_address0      |   15|          3|    3|          9|
    |DCT_1D_out_buf_col_4_ce0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_col_4_ce1           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_4_we0           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_5_address0      |   15|          3|    3|          9|
    |DCT_1D_out_buf_col_5_ce0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_col_5_ce1           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_5_we0           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_6_address0      |   15|          3|    3|          9|
    |DCT_1D_out_buf_col_6_ce0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_col_6_ce1           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_6_we0           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_7_address0      |   15|          3|    3|          9|
    |DCT_1D_out_buf_col_7_ce0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_col_7_ce1           |    9|          2|    1|          2|
    |DCT_1D_out_buf_col_7_we0           |    9|          2|    1|          2|
    |DCT_1D_out_buf_row_0_address0      |   38|          7|    3|         21|
    |DCT_1D_out_buf_row_0_address1      |   33|          6|    3|         18|
    |DCT_1D_out_buf_row_0_ce0           |   21|          4|    1|          4|
    |DCT_1D_out_buf_row_0_ce1           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_0_d0            |   15|          3|   16|         48|
    |DCT_1D_out_buf_row_0_we0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_1_address0      |   38|          7|    3|         21|
    |DCT_1D_out_buf_row_1_address1      |   33|          6|    3|         18|
    |DCT_1D_out_buf_row_1_ce0           |   21|          4|    1|          4|
    |DCT_1D_out_buf_row_1_ce1           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_1_d0            |   15|          3|   16|         48|
    |DCT_1D_out_buf_row_1_we0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_2_address0      |   38|          7|    3|         21|
    |DCT_1D_out_buf_row_2_address1      |   33|          6|    3|         18|
    |DCT_1D_out_buf_row_2_ce0           |   21|          4|    1|          4|
    |DCT_1D_out_buf_row_2_ce1           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_2_d0            |   15|          3|   16|         48|
    |DCT_1D_out_buf_row_2_we0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_3_address0      |   38|          7|    3|         21|
    |DCT_1D_out_buf_row_3_address1      |   33|          6|    3|         18|
    |DCT_1D_out_buf_row_3_ce0           |   21|          4|    1|          4|
    |DCT_1D_out_buf_row_3_ce1           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_3_d0            |   15|          3|   16|         48|
    |DCT_1D_out_buf_row_3_we0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_4_address0      |   38|          7|    3|         21|
    |DCT_1D_out_buf_row_4_address1      |   33|          6|    3|         18|
    |DCT_1D_out_buf_row_4_ce0           |   21|          4|    1|          4|
    |DCT_1D_out_buf_row_4_ce1           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_4_d0            |   15|          3|   16|         48|
    |DCT_1D_out_buf_row_4_we0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_5_address0      |   38|          7|    3|         21|
    |DCT_1D_out_buf_row_5_address1      |   33|          6|    3|         18|
    |DCT_1D_out_buf_row_5_ce0           |   21|          4|    1|          4|
    |DCT_1D_out_buf_row_5_ce1           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_5_d0            |   15|          3|   16|         48|
    |DCT_1D_out_buf_row_5_we0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_6_address0      |   38|          7|    3|         21|
    |DCT_1D_out_buf_row_6_address1      |   33|          6|    3|         18|
    |DCT_1D_out_buf_row_6_ce0           |   21|          4|    1|          4|
    |DCT_1D_out_buf_row_6_ce1           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_6_d0            |   15|          3|   16|         48|
    |DCT_1D_out_buf_row_6_we0           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_7_address0      |   38|          7|    3|         21|
    |DCT_1D_out_buf_row_7_address1      |   33|          6|    3|         18|
    |DCT_1D_out_buf_row_7_ce0           |   21|          4|    1|          4|
    |DCT_1D_out_buf_row_7_ce1           |   15|          3|    1|          3|
    |DCT_1D_out_buf_row_7_d0            |   15|          3|   16|         48|
    |DCT_1D_out_buf_row_7_we0           |   15|          3|    1|          3|
    |ap_NS_fsm                          |  133|         29|    1|         29|
    |ap_enable_reg_pp0_iter0            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |grp_DCT_1D_1_fu_828_input_offset   |   44|          9|    4|         36|
    |grp_DCT_1D_1_fu_828_output_offset  |   44|          9|    4|         36|
    |grp_DCT_1D_fu_874_input_offset     |   44|          9|    4|         36|
    |grp_DCT_1D_fu_874_output_offset    |   44|          9|    4|         36|
    |input_0_ce0                        |    9|          2|    1|          2|
    |input_1_ce0                        |    9|          2|    1|          2|
    |input_2_ce0                        |    9|          2|    1|          2|
    |input_3_ce0                        |    9|          2|    1|          2|
    |input_4_ce0                        |    9|          2|    1|          2|
    |input_5_ce0                        |    9|          2|    1|          2|
    |input_6_ce0                        |    9|          2|    1|          2|
    |input_7_ce0                        |    9|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              | 2335|        469|  331|       1241|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  28|   0|   28|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |grp_DCT_1D_1_fu_828_ap_start_reg            |   1|   0|    1|          0|
    |grp_DCT_1D_fu_874_ap_start_reg              |   1|   0|    1|          0|
    |grp_transpose_matrix_1_fu_764_ap_start_reg  |   1|   0|    1|          0|
    |grp_transpose_matrix_fu_800_ap_start_reg    |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  34|   0|   34|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    DCT_2D    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    DCT_2D    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    DCT_2D    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    DCT_2D    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    DCT_2D    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    DCT_2D    | return value |
|input_0_address0   | out |    3|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |   16|  ap_memory |    input_0   |     array    |
|input_1_address0   | out |    3|  ap_memory |    input_1   |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0         |  in |   16|  ap_memory |    input_1   |     array    |
|input_2_address0   | out |    3|  ap_memory |    input_2   |     array    |
|input_2_ce0        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0         |  in |   16|  ap_memory |    input_2   |     array    |
|input_3_address0   | out |    3|  ap_memory |    input_3   |     array    |
|input_3_ce0        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0         |  in |   16|  ap_memory |    input_3   |     array    |
|input_4_address0   | out |    3|  ap_memory |    input_4   |     array    |
|input_4_ce0        | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q0         |  in |   16|  ap_memory |    input_4   |     array    |
|input_5_address0   | out |    3|  ap_memory |    input_5   |     array    |
|input_5_ce0        | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q0         |  in |   16|  ap_memory |    input_5   |     array    |
|input_6_address0   | out |    3|  ap_memory |    input_6   |     array    |
|input_6_ce0        | out |    1|  ap_memory |    input_6   |     array    |
|input_6_q0         |  in |   16|  ap_memory |    input_6   |     array    |
|input_7_address0   | out |    3|  ap_memory |    input_7   |     array    |
|input_7_ce0        | out |    1|  ap_memory |    input_7   |     array    |
|input_7_q0         |  in |   16|  ap_memory |    input_7   |     array    |
|output_0_address0  | out |    3|  ap_memory |   output_0   |     array    |
|output_0_ce0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d0        | out |   16|  ap_memory |   output_0   |     array    |
|output_0_address1  | out |    3|  ap_memory |   output_0   |     array    |
|output_0_ce1       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we1       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d1        | out |   16|  ap_memory |   output_0   |     array    |
|output_1_address0  | out |    3|  ap_memory |   output_1   |     array    |
|output_1_ce0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d0        | out |   16|  ap_memory |   output_1   |     array    |
|output_1_address1  | out |    3|  ap_memory |   output_1   |     array    |
|output_1_ce1       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we1       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d1        | out |   16|  ap_memory |   output_1   |     array    |
|output_2_address0  | out |    3|  ap_memory |   output_2   |     array    |
|output_2_ce0       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_we0       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_d0        | out |   16|  ap_memory |   output_2   |     array    |
|output_2_address1  | out |    3|  ap_memory |   output_2   |     array    |
|output_2_ce1       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_we1       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_d1        | out |   16|  ap_memory |   output_2   |     array    |
|output_3_address0  | out |    3|  ap_memory |   output_3   |     array    |
|output_3_ce0       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_we0       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_d0        | out |   16|  ap_memory |   output_3   |     array    |
|output_3_address1  | out |    3|  ap_memory |   output_3   |     array    |
|output_3_ce1       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_we1       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_d1        | out |   16|  ap_memory |   output_3   |     array    |
|output_4_address0  | out |    3|  ap_memory |   output_4   |     array    |
|output_4_ce0       | out |    1|  ap_memory |   output_4   |     array    |
|output_4_we0       | out |    1|  ap_memory |   output_4   |     array    |
|output_4_d0        | out |   16|  ap_memory |   output_4   |     array    |
|output_4_address1  | out |    3|  ap_memory |   output_4   |     array    |
|output_4_ce1       | out |    1|  ap_memory |   output_4   |     array    |
|output_4_we1       | out |    1|  ap_memory |   output_4   |     array    |
|output_4_d1        | out |   16|  ap_memory |   output_4   |     array    |
|output_5_address0  | out |    3|  ap_memory |   output_5   |     array    |
|output_5_ce0       | out |    1|  ap_memory |   output_5   |     array    |
|output_5_we0       | out |    1|  ap_memory |   output_5   |     array    |
|output_5_d0        | out |   16|  ap_memory |   output_5   |     array    |
|output_5_address1  | out |    3|  ap_memory |   output_5   |     array    |
|output_5_ce1       | out |    1|  ap_memory |   output_5   |     array    |
|output_5_we1       | out |    1|  ap_memory |   output_5   |     array    |
|output_5_d1        | out |   16|  ap_memory |   output_5   |     array    |
|output_6_address0  | out |    3|  ap_memory |   output_6   |     array    |
|output_6_ce0       | out |    1|  ap_memory |   output_6   |     array    |
|output_6_we0       | out |    1|  ap_memory |   output_6   |     array    |
|output_6_d0        | out |   16|  ap_memory |   output_6   |     array    |
|output_6_address1  | out |    3|  ap_memory |   output_6   |     array    |
|output_6_ce1       | out |    1|  ap_memory |   output_6   |     array    |
|output_6_we1       | out |    1|  ap_memory |   output_6   |     array    |
|output_6_d1        | out |   16|  ap_memory |   output_6   |     array    |
|output_7_address0  | out |    3|  ap_memory |   output_7   |     array    |
|output_7_ce0       | out |    1|  ap_memory |   output_7   |     array    |
|output_7_we0       | out |    1|  ap_memory |   output_7   |     array    |
|output_7_d0        | out |   16|  ap_memory |   output_7   |     array    |
|output_7_address1  | out |    3|  ap_memory |   output_7   |     array    |
|output_7_ce1       | out |    1|  ap_memory |   output_7   |     array    |
|output_7_we1       | out |    1|  ap_memory |   output_7   |     array    |
|output_7_d1        | out |   16|  ap_memory |   output_7   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

