# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../LVDS_TEST_PATTERN_READOUT.srcs/sources_1/new/top.v" \

sv xil_defaultlib  \
"../../../../LVDS_TEST_PATTERN_READOUT.srcs/sources_1/new/spi_master.sv" \
"../../../../LVDS_TEST_PATTERN_READOUT.srcs/sources_1/new/spi_sm.sv" \
"../../../../LVDS_TEST_PATTERN_READOUT.srcs/sim_1/new/spi_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
