#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jul 10 16:12:40 2020
# Process ID: 31477
# Current directory: /home/gwrw/fir1/fir1.runs/impl_1
# Command line: vivado -log test_synth.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_synth.tcl -notrace
# Log file: /home/gwrw/fir1/fir1.runs/impl_1/test_synth.vdi
# Journal file: /home/gwrw/fir1/fir1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_synth.tcl -notrace
Command: link_design -top test_synth -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.988 ; gain = 0.000 ; free physical = 455 ; free virtual = 6250
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
Finished Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.988 ; gain = 0.000 ; free physical = 302 ; free virtual = 6102
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2115.988 ; gain = 0.086 ; free physical = 301 ; free virtual = 6101
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2147.918 ; gain = 31.930 ; free physical = 308 ; free virtual = 6110

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1d7262195

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2281.902 ; gain = 133.984 ; free physical = 125 ; free virtual = 5378

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d7262195

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2445.871 ; gain = 0.000 ; free physical = 111 ; free virtual = 5217
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d7262195

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2445.871 ; gain = 0.000 ; free physical = 111 ; free virtual = 5217
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2291639d2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2445.871 ; gain = 0.000 ; free physical = 111 ; free virtual = 5217
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2291639d2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2445.871 ; gain = 0.000 ; free physical = 111 ; free virtual = 5217
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2291639d2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2445.871 ; gain = 0.000 ; free physical = 111 ; free virtual = 5217
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2291639d2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2445.871 ; gain = 0.000 ; free physical = 111 ; free virtual = 5217
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.871 ; gain = 0.000 ; free physical = 111 ; free virtual = 5218
Ending Logic Optimization Task | Checksum: 210c8d7be

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2445.871 ; gain = 0.000 ; free physical = 111 ; free virtual = 5218

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 210c8d7be

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2445.871 ; gain = 0.000 ; free physical = 109 ; free virtual = 5217

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 210c8d7be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.871 ; gain = 0.000 ; free physical = 109 ; free virtual = 5217

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.871 ; gain = 0.000 ; free physical = 109 ; free virtual = 5217
Ending Netlist Obfuscation Task | Checksum: 210c8d7be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.871 ; gain = 0.000 ; free physical = 109 ; free virtual = 5217
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2445.871 ; gain = 329.883 ; free physical = 108 ; free virtual = 5217
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2494.797 ; gain = 8.906 ; free physical = 102 ; free virtual = 5215
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/test_synth_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_synth_drc_opted.rpt -pb test_synth_drc_opted.pb -rpx test_synth_drc_opted.rpx
Command: report_drc -file test_synth_drc_opted.rpt -pb test_synth_drc_opted.pb -rpx test_synth_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/gwrw/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwrw/fir1/fir1.runs/impl_1/test_synth_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2552.527 ; gain = 57.730 ; free physical = 115 ; free virtual = 5188
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 142 ; free virtual = 5197
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 136cdef2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 142 ; free virtual = 5197
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 142 ; free virtual = 5197

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 136cdef2c

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:01 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 126 ; free virtual = 5187

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 136fa2fb4

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:02 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 124 ; free virtual = 5193

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 136fa2fb4

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:02 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 123 ; free virtual = 5194
Phase 1 Placer Initialization | Checksum: 136fa2fb4

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:02 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 123 ; free virtual = 5194

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 123 ; free virtual = 5194
Phase 2 Final Placement Cleanup | Checksum: 136fa2fb4

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:02 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 123 ; free virtual = 5194
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 136cdef2c

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:02 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 123 ; free virtual = 5194
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 123 ; free virtual = 5195
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 120 ; free virtual = 5193
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/test_synth_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file test_synth_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 113 ; free virtual = 5187
INFO: [runtcl-4] Executing : report_utilization -file test_synth_utilization_placed.rpt -pb test_synth_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_synth_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 118 ; free virtual = 5194
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2552.527 ; gain = 0.000 ; free physical = 118 ; free virtual = 5195
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/test_synth_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: cd9f7f70 ConstDB: 0 ShapeSum: 692e6fbc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: afbf4331

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2633.012 ; gain = 50.965 ; free physical = 200 ; free virtual = 5083
Post Restoration Checksum: NetGraph: 2c66fbc5 NumContArr: 8358476c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: afbf4331

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2633.012 ; gain = 50.965 ; free physical = 179 ; free virtual = 5063

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: afbf4331

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2639.008 ; gain = 56.961 ; free physical = 159 ; free virtual = 5046

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: afbf4331

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2639.008 ; gain = 56.961 ; free physical = 159 ; free virtual = 5047
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2645.020 ; gain = 62.973 ; free physical = 146 ; free virtual = 5039
Phase 2 Router Initialization | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2645.020 ; gain = 62.973 ; free physical = 146 ; free virtual = 5039

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2645.020 ; gain = 62.973 ; free physical = 142 ; free virtual = 5035

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2645.020 ; gain = 62.973 ; free physical = 142 ; free virtual = 5036
Phase 4 Rip-up And Reroute | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2645.020 ; gain = 62.973 ; free physical = 142 ; free virtual = 5036

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2645.020 ; gain = 62.973 ; free physical = 142 ; free virtual = 5036

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2645.020 ; gain = 62.973 ; free physical = 142 ; free virtual = 5036
Phase 5 Delay and Skew Optimization | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2645.020 ; gain = 62.973 ; free physical = 142 ; free virtual = 5036

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2645.020 ; gain = 62.973 ; free physical = 142 ; free virtual = 5036
Phase 6.1 Hold Fix Iter | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2645.020 ; gain = 62.973 ; free physical = 142 ; free virtual = 5036
Phase 6 Post Hold Fix | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2645.020 ; gain = 62.973 ; free physical = 142 ; free virtual = 5036

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2645.020 ; gain = 62.973 ; free physical = 142 ; free virtual = 5036

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2647.020 ; gain = 64.973 ; free physical = 140 ; free virtual = 5034

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2647.020 ; gain = 64.973 ; free physical = 139 ; free virtual = 5034

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 9cd69818

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2647.020 ; gain = 64.973 ; free physical = 139 ; free virtual = 5035
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2647.020 ; gain = 64.973 ; free physical = 153 ; free virtual = 5050

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2647.020 ; gain = 94.492 ; free physical = 150 ; free virtual = 5050
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2666.898 ; gain = 11.875 ; free physical = 142 ; free virtual = 5044
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/test_synth_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_synth_drc_routed.rpt -pb test_synth_drc_routed.pb -rpx test_synth_drc_routed.rpx
Command: report_drc -file test_synth_drc_routed.rpt -pb test_synth_drc_routed.pb -rpx test_synth_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwrw/fir1/fir1.runs/impl_1/test_synth_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2721.562 ; gain = 54.664 ; free physical = 116 ; free virtual = 5060
INFO: [runtcl-4] Executing : report_methodology -file test_synth_methodology_drc_routed.rpt -pb test_synth_methodology_drc_routed.pb -rpx test_synth_methodology_drc_routed.rpx
Command: report_methodology -file test_synth_methodology_drc_routed.rpt -pb test_synth_methodology_drc_routed.pb -rpx test_synth_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/gwrw/fir1/fir1.runs/impl_1/test_synth_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_synth_power_routed.rpt -pb test_synth_power_summary_routed.pb -rpx test_synth_power_routed.rpx
Command: report_power -file test_synth_power_routed.rpt -pb test_synth_power_summary_routed.pb -rpx test_synth_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_synth_route_status.rpt -pb test_synth_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file test_synth_timing_summary_routed.rpt -pb test_synth_timing_summary_routed.pb -rpx test_synth_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_synth_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_synth_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_synth_bus_skew_routed.rpt -pb test_synth_bus_skew_routed.pb -rpx test_synth_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul 10 16:14:55 2020...
