/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Mar 14 11:46:11 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AIF_WB_SAT_CORE0_0_H__
#define BCHP_AIF_WB_SAT_CORE0_0_H__

/***************************************************************************
 *AIF_WB_SAT_CORE0_0 - 0 Wfe Core In 0 Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL           0x000b0000 /* RSTCTL */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0        0x000b0004 /* HDOFFCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1        0x000b0008 /* HDOFFCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2        0x000b000c /* HDOFFCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFSTS         0x000b0010 /* HDOFFSTS */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0   0x000b0014 /* DGSCTL_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0   0x000b0018 /* DGSCTL_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1   0x000b001c /* DGSCTL_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1   0x000b0020 /* DGSCTL_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2   0x000b0024 /* DGSCTL_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2   0x000b0028 /* DGSCTL_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3   0x000b002c /* DGSCTL_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3   0x000b0030 /* DGSCTL_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0   0x000b0034 /* DGSCLP_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0   0x000b0038 /* DGSCLP_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1   0x000b003c /* DGSCLP_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1   0x000b0040 /* DGSCLP_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2   0x000b0044 /* DGSCLP_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2   0x000b0048 /* DGSCLP_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3   0x000b004c /* DGSCLP_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3   0x000b0050 /* DGSCLP_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC0  0x000b0054 /* DGSHIST_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC0  0x000b0058 /* DGSHIST_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC1  0x000b005c /* DGSHIST_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC1  0x000b0060 /* DGSHIST_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC2  0x000b0064 /* DGSHIST_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC2  0x000b0068 /* DGSHIST_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC3  0x000b006c /* DGSHIST_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC3  0x000b0070 /* DGSHIST_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC0 0x000b0074 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC0 0x000b0078 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC1 0x000b007c /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC1 0x000b0080 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC2 0x000b0084 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC2 0x000b0088 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC3 0x000b008c /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC3 0x000b0090 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC0 0x000b0094 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC0 0x000b0098 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC1 0x000b009c /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC1 0x000b00a0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC2 0x000b00a4 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC2 0x000b00a8 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC3 0x000b00ac /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC3 0x000b00b0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC0 0x000b00b4 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC0 0x000b00b8 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC1 0x000b00bc /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC1 0x000b00c0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC2 0x000b00c4 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC2 0x000b00c8 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC3 0x000b00cc /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC3 0x000b00d0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC0 0x000b00d4 /* DGSLUT011_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC0 0x000b00d8 /* DGSLUT010_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC0 0x000b00dc /* DGSLUT001_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC0 0x000b00e0 /* DGSLUT000_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC0 0x000b00e4 /* DGSLUT111_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC0 0x000b00e8 /* DGSLUT110_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC0 0x000b00ec /* DGSLUT101_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC0 0x000b00f0 /* DGSLUT100_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC0 0x000b00f4 /* DGSLUT011_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC0 0x000b00f8 /* DGSLUT010_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC0 0x000b00fc /* DGSLUT001_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC0 0x000b0100 /* DGSLUT000_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC0 0x000b0104 /* DGSLUT111_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC0 0x000b0108 /* DGSLUT110_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC0 0x000b010c /* DGSLUT101_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC0 0x000b0110 /* DGSLUT100_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC1 0x000b0114 /* DGSLUT011_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC1 0x000b0118 /* DGSLUT010_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC1 0x000b011c /* DGSLUT001_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC1 0x000b0120 /* DGSLUT000_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC1 0x000b0124 /* DGSLUT111_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC1 0x000b0128 /* DGSLUT110_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC1 0x000b012c /* DGSLUT101_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC1 0x000b0130 /* DGSLUT100_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC1 0x000b0134 /* DGSLUT011_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC1 0x000b0138 /* DGSLUT010_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC1 0x000b013c /* DGSLUT001_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC1 0x000b0140 /* DGSLUT000_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC1 0x000b0144 /* DGSLUT111_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC1 0x000b0148 /* DGSLUT110_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC1 0x000b014c /* DGSLUT101_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC1 0x000b0150 /* DGSLUT100_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC2 0x000b0154 /* DGSLUT011_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC2 0x000b0158 /* DGSLUT010_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC2 0x000b015c /* DGSLUT001_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC2 0x000b0160 /* DGSLUT000_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC2 0x000b0164 /* DGSLUT111_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC2 0x000b0168 /* DGSLUT110_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC2 0x000b016c /* DGSLUT101_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC2 0x000b0170 /* DGSLUT100_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC2 0x000b0174 /* DGSLUT011_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC2 0x000b0178 /* DGSLUT010_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC2 0x000b017c /* DGSLUT001_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC2 0x000b0180 /* DGSLUT000_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC2 0x000b0184 /* DGSLUT111_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC2 0x000b0188 /* DGSLUT110_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC2 0x000b018c /* DGSLUT101_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC2 0x000b0190 /* DGSLUT100_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC3 0x000b0194 /* DGSLUT011_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC3 0x000b0198 /* DGSLUT010_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC3 0x000b019c /* DGSLUT001_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC3 0x000b01a0 /* DGSLUT000_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC3 0x000b01a4 /* DGSLUT111_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC3 0x000b01a8 /* DGSLUT110_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC3 0x000b01ac /* DGSLUT101_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC3 0x000b01b0 /* DGSLUT100_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC3 0x000b01b4 /* DGSLUT011_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC3 0x000b01b8 /* DGSLUT010_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC3 0x000b01bc /* DGSLUT001_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC3 0x000b01c0 /* DGSLUT000_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC3 0x000b01c4 /* DGSLUT111_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC3 0x000b01c8 /* DGSLUT110_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC3 0x000b01cc /* DGSLUT101_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC3 0x000b01d0 /* DGSLUT100_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0      0x000b01d4 /* DGSLMS_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1      0x000b01d8 /* DGSLMS_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2      0x000b01dc /* DGSLMS_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3      0x000b01e0 /* DGSLMS_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0    0x000b01e4 /* DGSLMSMU_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1    0x000b01e8 /* DGSLMSMU_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2    0x000b01ec /* DGSLMSMU_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3    0x000b01f0 /* DGSLMSMU_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC0    0x000b01f4 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC0    0x000b01f8 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC1    0x000b01fc /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC1    0x000b0200 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC2    0x000b0204 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC2    0x000b0208 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC3    0x000b020c /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC3    0x000b0210 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC0   0x000b0214 /* DGSCOEFEN_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC1   0x000b0218 /* DGSCOEFEN_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC2   0x000b021c /* DGSCOEFEN_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC3   0x000b0220 /* DGSCOEFEN_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC0      0x000b0224 /* MDACSA_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC1      0x000b0228 /* MDACSA_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC2      0x000b022c /* MDACSA_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC3      0x000b0230 /* MDACSA_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC0    0x000b0234 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC1    0x000b0238 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC2    0x000b023c /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC3    0x000b0240 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC0   0x000b0244 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC1   0x000b0248 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC2   0x000b024c /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC3   0x000b0250 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS        0x000b0254 /* MDACSASTS */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1          0x000b0258 /* LICCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2          0x000b025c /* LICCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL3          0x000b0260 /*  */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL4          0x000b0264 /*  */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL5          0x000b0268 /*  */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFD         0x000b026c /* LIC coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFA         0x000b0270 /* LIC coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFEN        0x000b0274 /* LIC Coefficients load enable. Toggle this bit when finish writing all coefficients to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRINSEL        0x000b0278 /* Correlator Input select */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL          0x000b027c /* CORRCTL */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRFCW          0x000b0280 /* Correlator DDFS FCW */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRTHR          0x000b0284 /* Correlator DDFS THR */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRFCWEN        0x000b0288 /* Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRLEN0         0x000b028c /* Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRLEN1         0x000b0290 /* Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC0 0x000b0294 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC0 0x000b0298 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC1 0x000b029c /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC1 0x000b02a0 /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC2 0x000b02a4 /* Correlator Demux Path 0, Ping Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC2 0x000b02a8 /* Correlator Demux Path 0, Ping Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC3 0x000b02ac /* Correlator Demux Path 0, Ping Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC3 0x000b02b0 /* Correlator Demux Path 0, Ping Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC0 0x000b02b4 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC0 0x000b02b8 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC1 0x000b02bc /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC1 0x000b02c0 /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC2 0x000b02c4 /* Correlator Demux Path 0, Pong Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC2 0x000b02c8 /* Correlator Demux Path 0, Pong Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC3 0x000b02cc /* Correlator Demux Path 0, Pong Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC3 0x000b02d0 /* Correlator Demux Path 0, Pong Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC0 0x000b02d4 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC0 0x000b02d8 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC1 0x000b02dc /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC1 0x000b02e0 /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC2 0x000b02e4 /* Correlator Demux Path 1, Ping Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC2 0x000b02e8 /* Correlator Demux Path 1, Ping Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC3 0x000b02ec /* Correlator Demux Path 1, Ping Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC3 0x000b02f0 /* Correlator Demux Path 1, Ping Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC0 0x000b02f4 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC0 0x000b02f8 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC1 0x000b02fc /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC1 0x000b0300 /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC2 0x000b0304 /* Correlator Demux Path 1, Pong Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC2 0x000b0308 /* Correlator Demux Path 1, Pong Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC3 0x000b030c /* Correlator Demux Path 1, Pong Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC3 0x000b0310 /* Correlator Demux Path 1, Pong Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC0 0x000b0314 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC0 0x000b0318 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC1 0x000b031c /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC1 0x000b0320 /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC2 0x000b0324 /* Correlator Demux Path 0, Ping Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC2 0x000b0328 /* Correlator Demux Path 0, Ping Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC3 0x000b032c /* Correlator Demux Path 0, Ping Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC3 0x000b0330 /* Correlator Demux Path 0, Ping Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC0 0x000b0334 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC0 0x000b0338 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC1 0x000b033c /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC1 0x000b0340 /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC2 0x000b0344 /* Correlator Demux Path 0, Pong Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC2 0x000b0348 /* Correlator Demux Path 0, Pong Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC3 0x000b034c /* Correlator Demux Path 0, Pong Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC3 0x000b0350 /* Correlator Demux Path 0, Pong Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC0 0x000b0354 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC0 0x000b0358 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC1 0x000b035c /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC1 0x000b0360 /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC2 0x000b0364 /* Correlator Demux Path 1, Ping Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC2 0x000b0368 /* Correlator Demux Path 1, Ping Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC3 0x000b036c /* Correlator Demux Path 1, Ping Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC3 0x000b0370 /* Correlator Demux Path 1, Ping Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC0 0x000b0374 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC0 0x000b0378 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC1 0x000b037c /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC1 0x000b0380 /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC2 0x000b0384 /* Correlator Demux Path 1, Pong Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC2 0x000b0388 /* Correlator Demux Path 1, Pong Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC3 0x000b038c /* Correlator Demux Path 1, Pong Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC3 0x000b0390 /* Correlator Demux Path 1, Pong Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC0 0x000b0394 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC0 0x000b0398 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC1 0x000b039c /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC1 0x000b03a0 /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC2 0x000b03a4 /* Correlator Demux Path 0, Ping Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC2 0x000b03a8 /* Correlator Demux Path 0, Ping Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC3 0x000b03ac /* Correlator Demux Path 0, Ping Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC3 0x000b03b0 /* Correlator Demux Path 0, Ping Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC0 0x000b03b4 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC0 0x000b03b8 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC1 0x000b03bc /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC1 0x000b03c0 /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC2 0x000b03c4 /* Correlator Demux Path 0, Pong Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC2 0x000b03c8 /* Correlator Demux Path 0, Pong Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC3 0x000b03cc /* Correlator Demux Path 0, Pong Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC3 0x000b03d0 /* Correlator Demux Path 0, Pong Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC0 0x000b03d4 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC0 0x000b03d8 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC1 0x000b03dc /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC1 0x000b03e0 /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC2 0x000b03e4 /* Correlator Demux Path 1, Ping Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC2 0x000b03e8 /* Correlator Demux Path 1, Ping Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC3 0x000b03ec /* Correlator Demux Path 1, Ping Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC3 0x000b03f0 /* Correlator Demux Path 1, Ping Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC0 0x000b03f4 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC0 0x000b03f8 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC1 0x000b03fc /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC1 0x000b0400 /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC2 0x000b0404 /* Correlator Demux Path 1, Pong Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC2 0x000b0408 /* Correlator Demux Path 1, Pong Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC3 0x000b040c /* Correlator Demux Path 1, Pong Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC3 0x000b0410 /* Correlator Demux Path 1, Pong Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL0        0x000b0414 /* TIMERCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL1        0x000b0418 /* TIMERCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0    0x000b041c /* MDAC EQ Error Power Control Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x000b0420 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x000b0424 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x000b0428 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x000b042c /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x000b0430 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP 0x000b0434 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x000b0438 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP 0x000b043c /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x000b0440 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP 0x000b0444 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x000b0448 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP 0x000b044c /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1    0x000b0450 /* MDAC EQ Error Power Control Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA 0x000b0454 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA 0x000b0458 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA 0x000b045c /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA 0x000b0460 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP 0x000b0464 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP 0x000b0468 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP 0x000b046c /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP 0x000b0470 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP 0x000b0474 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP 0x000b0478 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP 0x000b047c /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP 0x000b0480 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2    0x000b0484 /* MDAC EQ Error Power Control Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC2_INT_WDATA 0x000b0488 /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC2_INT_WDATA 0x000b048c /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC2_INT_WDATA 0x000b0490 /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC2_INT_WDATA 0x000b0494 /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC2_ERRP 0x000b0498 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC2_ERRP 0x000b049c /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC2_ERRP 0x000b04a0 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC2_ERRP 0x000b04a4 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC2_ERRP 0x000b04a8 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC2_ERRP 0x000b04ac /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC2_ERRP 0x000b04b0 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC2_ERRP 0x000b04b4 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3    0x000b04b8 /* MDAC EQ Error Power Control Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC3_INT_WDATA 0x000b04bc /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC3_INT_WDATA 0x000b04c0 /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC3_INT_WDATA 0x000b04c4 /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC3_INT_WDATA 0x000b04c8 /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC3_ERRP 0x000b04cc /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC3_ERRP 0x000b04d0 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC3_ERRP 0x000b04d4 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC3_ERRP 0x000b04d8 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC3_ERRP 0x000b04dc /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC3_ERRP 0x000b04e0 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC3_ERRP 0x000b04e4 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC3_ERRP 0x000b04e8 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL2          0x000b04ec /* AGC Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCDECRATE       0x000b04f0 /* Decimate rate */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1          0x000b04f4 /* AGC Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1         0x000b04f8 /* AGC Threshold Adjust Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_LF_INT_WDATA 0x000b04fc /* Shift accumulator integrator write data (tc8.26) */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_LA_INT_WDATA 0x000b0500 /* Leaky averager integrator write data (tc1.31) */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_CTRL_LF_INT_WDATA 0x000b0504 /* Shift accumulator integrator write data (tc4.19) */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_CTRL_LA_INT_WDATA 0x000b0508 /* Leaky averager integrator write data (tc1.20) */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA2         0x000b050c /* AGC Threshold Adjust Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL       0x000b0510 /* NR NOTCH Control */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCTHR         0x000b0514 /* NR AGC Threshold Control */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0 0x000b0518 /* NR DCO Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC0 0x000b051c /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0 0x000b0520 /* NR DCO Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC0 0x000b0524 /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1 0x000b0528 /* NR DCO Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC1 0x000b052c /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1 0x000b0530 /* NR DCO Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC1 0x000b0534 /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2 0x000b0538 /* NR DCO Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC2 0x000b053c /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2 0x000b0540 /* NR DCO Control Pong Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC2 0x000b0544 /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3 0x000b0548 /* NR DCO Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC3 0x000b054c /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3 0x000b0550 /* NR DCO Control Pong Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC3 0x000b0554 /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0 0x000b0558 /* NR NOTCH Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC0 0x000b055c /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0 0x000b0560 /* NR NOTCH Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC0 0x000b0564 /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1 0x000b0568 /* NR NOTCH Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC1 0x000b056c /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1 0x000b0570 /* NR NOTCH Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC1 0x000b0574 /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2 0x000b0578 /* NR NOTCH Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC2 0x000b057c /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2 0x000b0580 /* NR NOTCH Control Pong Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC2 0x000b0584 /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3 0x000b0588 /* NR NOTCH Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC3 0x000b058c /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3 0x000b0590 /* NR NOTCH Control Pong Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC3 0x000b0594 /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR     0x000b0598 /* NR DCO Control AGC Threshold */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_THR 0x000b059c /* DCO integrator write data for AGC threshold DCO */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0 0x000b05a0 /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0 0x000b05a4 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0 0x000b05a8 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0 0x000b05ac /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0 0x000b05b0 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0 0x000b05b4 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1 0x000b05b8 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC1 0x000b05bc /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC1 0x000b05c0 /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1 0x000b05c4 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC1 0x000b05c8 /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC1 0x000b05cc /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2 0x000b05d0 /* NR AGC Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC2 0x000b05d4 /* AGC Loop filter integrator write data (tc0.54) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC2 0x000b05d8 /* AGC Leaky averager integrator write data (tc1.29) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2 0x000b05dc /* NR AGC Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC2 0x000b05e0 /* AGC Loop filter integrator write data (tc0.54) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC2 0x000b05e4 /* AGC Leaky averager integrator write data (tc1.29) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3 0x000b05e8 /* NR AGC Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC3 0x000b05ec /* AGC Loop filter integrator write data (tc0.54) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC3 0x000b05f0 /* AGC Leaky averager integrator write data (tc1.29) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3 0x000b05f4 /* NR AGC Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC3 0x000b05f8 /* AGC Loop filter integrator write data (tc0.54) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC3 0x000b05fc /* AGC Leaky averager integrator write data (tc1.29) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_0_CORE_SW_SPARE0   0x000b0600 /* Core software spare register 0 */
#define BCHP_AIF_WB_SAT_CORE0_0_CORE_SW_SPARE1   0x000b0604 /* Core software spare register 1 */

/***************************************************************************
 *RSTCTL - RSTCTL
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: RSTCTL :: reserved0 [31:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reserved0_MASK              0xffff0000
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reserved0_SHIFT             16

/* AIF_WB_SAT_CORE0_0 :: RSTCTL :: reserved_for_eco1 [15:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reserved_for_eco1_MASK      0x0000fe00
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reserved_for_eco1_SHIFT     9
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reserved_for_eco1_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE0_0 :: RSTCTL :: reset_misc [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_misc_MASK             0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_misc_SHIFT            8
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_misc_DEFAULT          0x00000000

/* AIF_WB_SAT_CORE0_0 :: RSTCTL :: reset_agc [07:07] */
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_agc_MASK              0x00000080
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_agc_SHIFT             7
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_agc_DEFAULT           0x00000000

/* AIF_WB_SAT_CORE0_0 :: RSTCTL :: reset_corr [06:06] */
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_corr_MASK             0x00000040
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_corr_SHIFT            6
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_corr_DEFAULT          0x00000000

/* AIF_WB_SAT_CORE0_0 :: RSTCTL :: reset_lic [05:05] */
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_lic_MASK              0x00000020
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_lic_SHIFT             5
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_lic_DEFAULT           0x00000000

/* AIF_WB_SAT_CORE0_0 :: RSTCTL :: reset_nr [04:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_nr_MASK               0x00000010
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_nr_SHIFT              4
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_nr_DEFAULT            0x00000000

/* AIF_WB_SAT_CORE0_0 :: RSTCTL :: reset_dgsum2_errp [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_dgsum2_errp_MASK      0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_dgsum2_errp_SHIFT     3
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_dgsum2_errp_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE0_0 :: RSTCTL :: reset_dgsum2 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_dgsum2_MASK           0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_dgsum2_SHIFT          2
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_dgsum2_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: RSTCTL :: reset_handoff [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_handoff_MASK          0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_handoff_SHIFT         1
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_handoff_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: RSTCTL :: reset_all [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_all_MASK              0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_all_SHIFT             0
#define BCHP_AIF_WB_SAT_CORE0_0_RSTCTL_reset_all_DEFAULT           0x00000000

/***************************************************************************
 *HDOFFCTL0 - HDOFFCTL0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: reserved0 [31:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_reserved0_MASK           0xffc00000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_reserved0_SHIFT          22

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adc_dout_enable [21:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adc_dout_enable_MASK     0x00200000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adc_dout_enable_SHIFT    21
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adc_dout_enable_DEFAULT  0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: lfsr_enable [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_lfsr_enable_MASK         0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_lfsr_enable_SHIFT        20
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_lfsr_enable_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: lfsr_sel [19:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_lfsr_sel_MASK            0x000f0000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_lfsr_sel_SHIFT           16
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_lfsr_sel_DEFAULT         0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx1_po_slc3 [15:15] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_po_slc3_MASK 0x00008000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_po_slc3_SHIFT 15
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_po_slc3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx1_po_slc2 [14:14] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_po_slc2_MASK 0x00004000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_po_slc2_SHIFT 14
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_po_slc2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx1_po_slc1 [13:13] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_po_slc1_MASK 0x00002000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_po_slc1_SHIFT 13
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_po_slc1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx1_po_slc0 [12:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_po_slc0_MASK 0x00001000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_po_slc0_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_po_slc0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx1_pi_slc3 [11:11] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_pi_slc3_MASK 0x00000800
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_pi_slc3_SHIFT 11
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_pi_slc3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx1_pi_slc2 [10:10] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_pi_slc2_MASK 0x00000400
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_pi_slc2_SHIFT 10
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_pi_slc2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx1_pi_slc1 [09:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_pi_slc1_MASK 0x00000200
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_pi_slc1_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_pi_slc1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx1_pi_slc0 [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx0_po_slc3 [07:07] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_po_slc3_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_po_slc3_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_po_slc3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx0_po_slc2 [06:06] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_po_slc2_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_po_slc2_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_po_slc2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx0_po_slc1 [05:05] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_po_slc1_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_po_slc1_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_po_slc1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx0_po_slc0 [04:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_po_slc0_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_po_slc0_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_po_slc0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx0_pi_slc3 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_pi_slc3_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_pi_slc3_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_pi_slc3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx0_pi_slc2 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_pi_slc2_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_pi_slc2_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_pi_slc2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx0_pi_slc1 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_pi_slc1_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_pi_slc1_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_pi_slc1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL0 :: adcin_edge_dmx0_pi_slc0 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_DEFAULT 0x00000000

/***************************************************************************
 *HDOFFCTL1 - HDOFFCTL1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL1 :: adcin_sel_dmx0_po_slc3 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_po_slc3_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_po_slc3_SHIFT 28
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_po_slc3_DEFAULT 0x00000007

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL1 :: adcin_sel_dmx0_po_slc2 [27:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_po_slc2_MASK 0x0f000000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_po_slc2_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_po_slc2_DEFAULT 0x00000006

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL1 :: adcin_sel_dmx0_po_slc1 [23:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_po_slc1_MASK 0x00f00000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_po_slc1_SHIFT 20
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_po_slc1_DEFAULT 0x00000005

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL1 :: adcin_sel_dmx0_po_slc0 [19:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_po_slc0_MASK 0x000f0000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_po_slc0_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_po_slc0_DEFAULT 0x00000004

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL1 :: adcin_sel_dmx0_pi_slc3 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_pi_slc3_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_pi_slc3_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_pi_slc3_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL1 :: adcin_sel_dmx0_pi_slc2 [11:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_pi_slc2_MASK 0x00000f00
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_pi_slc2_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_pi_slc2_DEFAULT 0x00000002

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL1 :: adcin_sel_dmx0_pi_slc1 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_pi_slc1_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_pi_slc1_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_pi_slc1_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL1 :: adcin_sel_dmx0_pi_slc0 [03:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_MASK 0x0000000f
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_DEFAULT 0x00000000

/***************************************************************************
 *HDOFFCTL2 - HDOFFCTL2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL2 :: adcin_sel_dmx1_po_slc3 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_po_slc3_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_po_slc3_SHIFT 28
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_po_slc3_DEFAULT 0x0000000f

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL2 :: adcin_sel_dmx1_po_slc2 [27:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_po_slc2_MASK 0x0f000000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_po_slc2_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_po_slc2_DEFAULT 0x0000000e

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL2 :: adcin_sel_dmx1_po_slc1 [23:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_po_slc1_MASK 0x00f00000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_po_slc1_SHIFT 20
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_po_slc1_DEFAULT 0x0000000d

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL2 :: adcin_sel_dmx1_po_slc0 [19:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_po_slc0_MASK 0x000f0000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_po_slc0_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_po_slc0_DEFAULT 0x0000000c

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL2 :: adcin_sel_dmx1_pi_slc3 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_pi_slc3_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_pi_slc3_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_pi_slc3_DEFAULT 0x0000000b

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL2 :: adcin_sel_dmx1_pi_slc2 [11:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_pi_slc2_MASK 0x00000f00
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_pi_slc2_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_pi_slc2_DEFAULT 0x0000000a

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL2 :: adcin_sel_dmx1_pi_slc1 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_pi_slc1_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_pi_slc1_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_pi_slc1_DEFAULT 0x00000009

/* AIF_WB_SAT_CORE0_0 :: HDOFFCTL2 :: adcin_sel_dmx1_pi_slc0 [03:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_pi_slc0_MASK 0x0000000f
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_pi_slc0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFCTL2_adcin_sel_dmx1_pi_slc0_DEFAULT 0x00000008

/***************************************************************************
 *HDOFFSTS - HDOFFSTS
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: HDOFFSTS :: reserved0 [31:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFSTS_reserved0_MASK            0xfffffffc
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFSTS_reserved0_SHIFT           2

/* AIF_WB_SAT_CORE0_0 :: HDOFFSTS :: dgsum2_accu_active [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFSTS_dgsum2_accu_active_MASK   0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFSTS_dgsum2_accu_active_SHIFT  1
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFSTS_dgsum2_accu_active_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: HDOFFSTS :: lfsr_comp_fail [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFSTS_lfsr_comp_fail_MASK       0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFSTS_lfsr_comp_fail_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_HDOFFSTS_lfsr_comp_fail_DEFAULT    0x00000000

/***************************************************************************
 *DGSCTL_PI_SLC0 - DGSCTL_PI_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC0 :: reserved0 [31:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_reserved0_MASK      0xffc00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_reserved0_SHIFT     22

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC0 :: dout_enable [21:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_dout_enable_MASK    0x00200000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_dout_enable_SHIFT   21
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_dout_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC0 :: bypass [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_bypass_MASK         0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_bypass_SHIFT        20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_bypass_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC0 :: sawtooth_en [19:19] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_sawtooth_en_MASK    0x00080000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_sawtooth_en_SHIFT   19
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_sawtooth_en_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC0 :: mask [18:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_mask_MASK           0x00060000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_mask_SHIFT          17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_mask_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC0 :: format [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_format_MASK         0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_format_SHIFT        16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_format_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC0 :: accu_interval [15:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_accu_interval_MASK  0x0000ff00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_accu_interval_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_accu_interval_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC0 :: reserved_for_eco1 [07:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_reserved_for_eco1_MASK 0x000000f8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC0 :: accu_mode [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_accu_mode_MASK      0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_accu_mode_SHIFT     2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_accu_mode_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC0 :: accu_start [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_accu_start_MASK     0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_accu_start_SHIFT    1
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_accu_start_DEFAULT  0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC0 :: accu_reset [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_accu_reset_MASK     0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_accu_reset_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC0_accu_reset_DEFAULT  0x00000000

/***************************************************************************
 *DGSCTL_PO_SLC0 - DGSCTL_PO_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC0 :: reserved0 [31:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_reserved0_MASK      0xffc00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_reserved0_SHIFT     22

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC0 :: dout_enable [21:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_dout_enable_MASK    0x00200000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_dout_enable_SHIFT   21
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_dout_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC0 :: bypass [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_bypass_MASK         0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_bypass_SHIFT        20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_bypass_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC0 :: sawtooth_en [19:19] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_sawtooth_en_MASK    0x00080000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_sawtooth_en_SHIFT   19
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_sawtooth_en_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC0 :: mask [18:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_mask_MASK           0x00060000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_mask_SHIFT          17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_mask_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC0 :: format [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_format_MASK         0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_format_SHIFT        16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_format_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC0 :: accu_interval [15:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_accu_interval_MASK  0x0000ff00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_accu_interval_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_accu_interval_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC0 :: reserved_for_eco1 [07:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_reserved_for_eco1_MASK 0x000000f8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC0 :: accu_mode [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_accu_mode_MASK      0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_accu_mode_SHIFT     2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_accu_mode_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC0 :: accu_start [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_accu_start_MASK     0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_accu_start_SHIFT    1
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_accu_start_DEFAULT  0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC0 :: accu_reset [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_accu_reset_MASK     0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_accu_reset_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC0_accu_reset_DEFAULT  0x00000000

/***************************************************************************
 *DGSCTL_PI_SLC1 - DGSCTL_PI_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC1 :: reserved0 [31:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_reserved0_MASK      0xffc00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_reserved0_SHIFT     22

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC1 :: dout_enable [21:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_dout_enable_MASK    0x00200000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_dout_enable_SHIFT   21
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_dout_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC1 :: bypass [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_bypass_MASK         0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_bypass_SHIFT        20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_bypass_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC1 :: sawtooth_en [19:19] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_sawtooth_en_MASK    0x00080000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_sawtooth_en_SHIFT   19
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_sawtooth_en_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC1 :: mask [18:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_mask_MASK           0x00060000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_mask_SHIFT          17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_mask_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC1 :: format [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_format_MASK         0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_format_SHIFT        16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_format_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC1 :: accu_interval [15:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_accu_interval_MASK  0x0000ff00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_accu_interval_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_accu_interval_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC1 :: reserved_for_eco1 [07:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_reserved_for_eco1_MASK 0x000000f8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC1 :: accu_mode [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_accu_mode_MASK      0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_accu_mode_SHIFT     2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_accu_mode_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC1 :: accu_start [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_accu_start_MASK     0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_accu_start_SHIFT    1
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_accu_start_DEFAULT  0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC1 :: accu_reset [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_accu_reset_MASK     0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_accu_reset_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC1_accu_reset_DEFAULT  0x00000000

/***************************************************************************
 *DGSCTL_PO_SLC1 - DGSCTL_PO_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC1 :: reserved0 [31:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_reserved0_MASK      0xffc00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_reserved0_SHIFT     22

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC1 :: dout_enable [21:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_dout_enable_MASK    0x00200000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_dout_enable_SHIFT   21
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_dout_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC1 :: bypass [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_bypass_MASK         0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_bypass_SHIFT        20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_bypass_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC1 :: sawtooth_en [19:19] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_sawtooth_en_MASK    0x00080000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_sawtooth_en_SHIFT   19
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_sawtooth_en_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC1 :: mask [18:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_mask_MASK           0x00060000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_mask_SHIFT          17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_mask_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC1 :: format [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_format_MASK         0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_format_SHIFT        16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_format_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC1 :: accu_interval [15:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_accu_interval_MASK  0x0000ff00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_accu_interval_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_accu_interval_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC1 :: reserved_for_eco1 [07:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_reserved_for_eco1_MASK 0x000000f8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC1 :: accu_mode [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_accu_mode_MASK      0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_accu_mode_SHIFT     2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_accu_mode_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC1 :: accu_start [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_accu_start_MASK     0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_accu_start_SHIFT    1
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_accu_start_DEFAULT  0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC1 :: accu_reset [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_accu_reset_MASK     0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_accu_reset_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC1_accu_reset_DEFAULT  0x00000000

/***************************************************************************
 *DGSCTL_PI_SLC2 - DGSCTL_PI_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC2 :: reserved0 [31:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_reserved0_MASK      0xffc00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_reserved0_SHIFT     22

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC2 :: dout_enable [21:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_dout_enable_MASK    0x00200000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_dout_enable_SHIFT   21
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_dout_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC2 :: bypass [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_bypass_MASK         0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_bypass_SHIFT        20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_bypass_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC2 :: sawtooth_en [19:19] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_sawtooth_en_MASK    0x00080000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_sawtooth_en_SHIFT   19
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_sawtooth_en_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC2 :: mask [18:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_mask_MASK           0x00060000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_mask_SHIFT          17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_mask_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC2 :: format [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_format_MASK         0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_format_SHIFT        16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_format_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC2 :: accu_interval [15:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_accu_interval_MASK  0x0000ff00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_accu_interval_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_accu_interval_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC2 :: reserved_for_eco1 [07:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_reserved_for_eco1_MASK 0x000000f8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC2 :: accu_mode [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_accu_mode_MASK      0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_accu_mode_SHIFT     2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_accu_mode_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC2 :: accu_start [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_accu_start_MASK     0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_accu_start_SHIFT    1
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_accu_start_DEFAULT  0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC2 :: accu_reset [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_accu_reset_MASK     0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_accu_reset_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC2_accu_reset_DEFAULT  0x00000000

/***************************************************************************
 *DGSCTL_PO_SLC2 - DGSCTL_PO_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC2 :: reserved0 [31:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_reserved0_MASK      0xffc00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_reserved0_SHIFT     22

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC2 :: dout_enable [21:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_dout_enable_MASK    0x00200000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_dout_enable_SHIFT   21
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_dout_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC2 :: bypass [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_bypass_MASK         0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_bypass_SHIFT        20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_bypass_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC2 :: sawtooth_en [19:19] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_sawtooth_en_MASK    0x00080000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_sawtooth_en_SHIFT   19
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_sawtooth_en_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC2 :: mask [18:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_mask_MASK           0x00060000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_mask_SHIFT          17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_mask_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC2 :: format [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_format_MASK         0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_format_SHIFT        16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_format_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC2 :: accu_interval [15:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_accu_interval_MASK  0x0000ff00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_accu_interval_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_accu_interval_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC2 :: reserved_for_eco1 [07:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_reserved_for_eco1_MASK 0x000000f8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC2 :: accu_mode [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_accu_mode_MASK      0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_accu_mode_SHIFT     2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_accu_mode_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC2 :: accu_start [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_accu_start_MASK     0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_accu_start_SHIFT    1
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_accu_start_DEFAULT  0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC2 :: accu_reset [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_accu_reset_MASK     0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_accu_reset_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC2_accu_reset_DEFAULT  0x00000000

/***************************************************************************
 *DGSCTL_PI_SLC3 - DGSCTL_PI_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC3 :: reserved0 [31:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_reserved0_MASK      0xffc00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_reserved0_SHIFT     22

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC3 :: dout_enable [21:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_dout_enable_MASK    0x00200000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_dout_enable_SHIFT   21
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_dout_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC3 :: bypass [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_bypass_MASK         0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_bypass_SHIFT        20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_bypass_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC3 :: sawtooth_en [19:19] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_sawtooth_en_MASK    0x00080000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_sawtooth_en_SHIFT   19
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_sawtooth_en_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC3 :: mask [18:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_mask_MASK           0x00060000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_mask_SHIFT          17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_mask_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC3 :: format [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_format_MASK         0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_format_SHIFT        16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_format_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC3 :: accu_interval [15:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_accu_interval_MASK  0x0000ff00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_accu_interval_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_accu_interval_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC3 :: reserved_for_eco1 [07:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_reserved_for_eco1_MASK 0x000000f8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC3 :: accu_mode [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_accu_mode_MASK      0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_accu_mode_SHIFT     2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_accu_mode_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC3 :: accu_start [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_accu_start_MASK     0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_accu_start_SHIFT    1
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_accu_start_DEFAULT  0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PI_SLC3 :: accu_reset [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_accu_reset_MASK     0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_accu_reset_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PI_SLC3_accu_reset_DEFAULT  0x00000000

/***************************************************************************
 *DGSCTL_PO_SLC3 - DGSCTL_PO_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC3 :: reserved0 [31:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_reserved0_MASK      0xffc00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_reserved0_SHIFT     22

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC3 :: dout_enable [21:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_dout_enable_MASK    0x00200000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_dout_enable_SHIFT   21
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_dout_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC3 :: bypass [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_bypass_MASK         0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_bypass_SHIFT        20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_bypass_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC3 :: sawtooth_en [19:19] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_sawtooth_en_MASK    0x00080000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_sawtooth_en_SHIFT   19
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_sawtooth_en_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC3 :: mask [18:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_mask_MASK           0x00060000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_mask_SHIFT          17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_mask_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC3 :: format [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_format_MASK         0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_format_SHIFT        16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_format_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC3 :: accu_interval [15:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_accu_interval_MASK  0x0000ff00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_accu_interval_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_accu_interval_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC3 :: reserved_for_eco1 [07:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_reserved_for_eco1_MASK 0x000000f8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC3 :: accu_mode [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_accu_mode_MASK      0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_accu_mode_SHIFT     2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_accu_mode_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC3 :: accu_start [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_accu_start_MASK     0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_accu_start_SHIFT    1
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_accu_start_DEFAULT  0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCTL_PO_SLC3 :: accu_reset [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_accu_reset_MASK     0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_accu_reset_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCTL_PO_SLC3_accu_reset_DEFAULT  0x00000000

/***************************************************************************
 *DGSCLP_PI_SLC0 - DGSCLP_PI_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC0 :: reserved0 [31:29] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_reserved0_MASK      0xe0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_reserved0_SHIFT     29

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC0 :: start [28:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_start_MASK          0x10000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_start_SHIFT         28
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_start_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC0 :: thrd_pos [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_thrd_pos_MASK       0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_thrd_pos_SHIFT      16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_thrd_pos_DEFAULT    0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC0 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC0 :: thrd_neg [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_thrd_neg_MASK       0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_thrd_neg_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC0_thrd_neg_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLP_PO_SLC0 - DGSCLP_PO_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC0 :: reserved0 [31:29] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_reserved0_MASK      0xe0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_reserved0_SHIFT     29

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC0 :: start [28:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_start_MASK          0x10000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_start_SHIFT         28
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_start_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC0 :: thrd_pos [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_thrd_pos_MASK       0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_thrd_pos_SHIFT      16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_thrd_pos_DEFAULT    0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC0 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC0 :: thrd_neg [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_thrd_neg_MASK       0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_thrd_neg_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC0_thrd_neg_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLP_PI_SLC1 - DGSCLP_PI_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC1 :: reserved0 [31:29] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_reserved0_MASK      0xe0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_reserved0_SHIFT     29

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC1 :: start [28:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_start_MASK          0x10000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_start_SHIFT         28
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_start_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC1 :: thrd_pos [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_thrd_pos_MASK       0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_thrd_pos_SHIFT      16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_thrd_pos_DEFAULT    0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC1 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC1 :: thrd_neg [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_thrd_neg_MASK       0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_thrd_neg_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC1_thrd_neg_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLP_PO_SLC1 - DGSCLP_PO_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC1 :: reserved0 [31:29] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_reserved0_MASK      0xe0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_reserved0_SHIFT     29

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC1 :: start [28:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_start_MASK          0x10000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_start_SHIFT         28
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_start_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC1 :: thrd_pos [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_thrd_pos_MASK       0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_thrd_pos_SHIFT      16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_thrd_pos_DEFAULT    0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC1 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC1 :: thrd_neg [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_thrd_neg_MASK       0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_thrd_neg_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC1_thrd_neg_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLP_PI_SLC2 - DGSCLP_PI_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC2 :: reserved0 [31:29] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_reserved0_MASK      0xe0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_reserved0_SHIFT     29

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC2 :: start [28:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_start_MASK          0x10000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_start_SHIFT         28
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_start_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC2 :: thrd_pos [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_thrd_pos_MASK       0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_thrd_pos_SHIFT      16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_thrd_pos_DEFAULT    0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC2 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC2 :: thrd_neg [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_thrd_neg_MASK       0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_thrd_neg_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC2_thrd_neg_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLP_PO_SLC2 - DGSCLP_PO_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC2 :: reserved0 [31:29] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_reserved0_MASK      0xe0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_reserved0_SHIFT     29

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC2 :: start [28:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_start_MASK          0x10000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_start_SHIFT         28
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_start_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC2 :: thrd_pos [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_thrd_pos_MASK       0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_thrd_pos_SHIFT      16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_thrd_pos_DEFAULT    0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC2 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC2 :: thrd_neg [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_thrd_neg_MASK       0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_thrd_neg_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC2_thrd_neg_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLP_PI_SLC3 - DGSCLP_PI_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC3 :: reserved0 [31:29] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_reserved0_MASK      0xe0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_reserved0_SHIFT     29

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC3 :: start [28:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_start_MASK          0x10000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_start_SHIFT         28
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_start_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC3 :: thrd_pos [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_thrd_pos_MASK       0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_thrd_pos_SHIFT      16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_thrd_pos_DEFAULT    0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC3 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PI_SLC3 :: thrd_neg [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_thrd_neg_MASK       0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_thrd_neg_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PI_SLC3_thrd_neg_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLP_PO_SLC3 - DGSCLP_PO_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC3 :: reserved0 [31:29] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_reserved0_MASK      0xe0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_reserved0_SHIFT     29

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC3 :: start [28:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_start_MASK          0x10000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_start_SHIFT         28
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_start_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC3 :: thrd_pos [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_thrd_pos_MASK       0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_thrd_pos_SHIFT      16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_thrd_pos_DEFAULT    0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC3 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCLP_PO_SLC3 :: thrd_neg [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_thrd_neg_MASK       0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_thrd_neg_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLP_PO_SLC3_thrd_neg_DEFAULT    0x00000000

/***************************************************************************
 *DGSHIST_PI_SLC0 - DGSHIST_PI_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC0_reserved0_MASK     0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC0_reserved0_SHIFT    28

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC0 :: histogram_upper [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC0_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC0_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC0_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC0 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC0_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC0_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC0 :: histogram_lower [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC0_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC0_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC0_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PO_SLC0 - DGSHIST_PO_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC0_reserved0_MASK     0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC0_reserved0_SHIFT    28

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC0 :: histogram_upper [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC0_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC0_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC0_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC0 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC0_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC0_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC0 :: histogram_lower [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC0_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC0_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC0_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PI_SLC1 - DGSHIST_PI_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC1_reserved0_MASK     0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC1_reserved0_SHIFT    28

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC1 :: histogram_upper [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC1_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC1_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC1_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC1 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC1_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC1_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC1 :: histogram_lower [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC1_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC1_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC1_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PO_SLC1 - DGSHIST_PO_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC1_reserved0_MASK     0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC1_reserved0_SHIFT    28

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC1 :: histogram_upper [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC1_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC1_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC1_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC1 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC1_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC1_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC1 :: histogram_lower [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC1_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC1_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC1_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PI_SLC2 - DGSHIST_PI_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC2_reserved0_MASK     0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC2_reserved0_SHIFT    28

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC2 :: histogram_upper [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC2_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC2_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC2_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC2 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC2_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC2_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC2 :: histogram_lower [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC2_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC2_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC2_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PO_SLC2 - DGSHIST_PO_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC2_reserved0_MASK     0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC2_reserved0_SHIFT    28

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC2 :: histogram_upper [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC2_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC2_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC2_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC2 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC2_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC2_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC2 :: histogram_lower [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC2_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC2_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC2_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PI_SLC3 - DGSHIST_PI_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC3_reserved0_MASK     0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC3_reserved0_SHIFT    28

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC3 :: histogram_upper [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC3_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC3_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC3_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC3 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC3_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC3_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PI_SLC3 :: histogram_lower [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC3_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC3_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PI_SLC3_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PO_SLC3 - DGSHIST_PO_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC3_reserved0_MASK     0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC3_reserved0_SHIFT    28

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC3 :: histogram_upper [27:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC3_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC3_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC3_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC3 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC3_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC3_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSHIST_PO_SLC3 :: histogram_lower [11:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC3_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC3_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSHIST_PO_SLC3_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PI_SLC0 - Clip counter
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLPCNT_PI_SLC0 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC0_clip_cnt_MASK    0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC0_clip_cnt_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC0_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PO_SLC0 - Clip counter
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLPCNT_PO_SLC0 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC0_clip_cnt_MASK    0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC0_clip_cnt_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC0_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PI_SLC1 - Clip counter
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLPCNT_PI_SLC1 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC1_clip_cnt_MASK    0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC1_clip_cnt_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC1_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PO_SLC1 - Clip counter
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLPCNT_PO_SLC1 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC1_clip_cnt_MASK    0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC1_clip_cnt_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC1_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PI_SLC2 - Clip counter
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLPCNT_PI_SLC2 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC2_clip_cnt_MASK    0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC2_clip_cnt_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC2_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PO_SLC2 - Clip counter
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLPCNT_PO_SLC2 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC2_clip_cnt_MASK    0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC2_clip_cnt_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC2_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PI_SLC3 - Clip counter
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLPCNT_PI_SLC3 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC3_clip_cnt_MASK    0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC3_clip_cnt_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PI_SLC3_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PO_SLC3 - Clip counter
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCLPCNT_PO_SLC3 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC3_clip_cnt_MASK    0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC3_clip_cnt_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCLPCNT_PO_SLC3_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX0_PI_SLC0 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX0_PI_SLC0 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC0_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC0_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC0_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX0_PO_SLC0 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX0_PO_SLC0 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC0_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC0_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC0_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX0_PI_SLC1 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX0_PI_SLC1 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC1_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC1_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC1_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX0_PO_SLC1 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX0_PO_SLC1 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC1_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC1_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC1_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX0_PI_SLC2 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX0_PI_SLC2 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC2_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC2_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC2_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX0_PO_SLC2 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX0_PO_SLC2 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC2_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC2_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC2_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX0_PI_SLC3 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX0_PI_SLC3 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC3_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC3_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PI_SLC3_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX0_PO_SLC3 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX0_PO_SLC3 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC3_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC3_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX0_PO_SLC3_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX1_PI_SLC0 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX1_PI_SLC0 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC0_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC0_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC0_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX1_PO_SLC0 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX1_PO_SLC0 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC0_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC0_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC0_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX1_PI_SLC1 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX1_PI_SLC1 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC1_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC1_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC1_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX1_PO_SLC1 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX1_PO_SLC1 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC1_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC1_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC1_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX1_PI_SLC2 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX1_PI_SLC2 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC2_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC2_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC2_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX1_PO_SLC2 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX1_PO_SLC2 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC2_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC2_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC2_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX1_PI_SLC3 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX1_PI_SLC3 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC3_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC3_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PI_SLC3_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_DMX1_PO_SLC3 - Accumulator
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSACCUM_DMX1_PO_SLC3 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC3_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC3_dgsaccum_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSACCUM_DMX1_PO_SLC3_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PI_SLC0 - DGSLUT011_PI_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PI_SLC0 - DGSLUT010_PI_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PI_SLC0 - DGSLUT001_PI_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PI_SLC0 - DGSLUT000_PI_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PI_SLC0 - DGSLUT111_PI_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PI_SLC0 - DGSLUT110_PI_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PI_SLC0 - DGSLUT101_PI_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PI_SLC0 - DGSLUT100_PI_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PO_SLC0 - DGSLUT011_PO_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PO_SLC0 - DGSLUT010_PO_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PO_SLC0 - DGSLUT001_PO_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PO_SLC0 - DGSLUT000_PO_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PO_SLC0 - DGSLUT111_PO_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PO_SLC0 - DGSLUT110_PO_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PO_SLC0 - DGSLUT101_PO_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PO_SLC0 - DGSLUT100_PO_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC0_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC0_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PI_SLC1 - DGSLUT011_PI_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PI_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PI_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PI_SLC1 - DGSLUT010_PI_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PI_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PI_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PI_SLC1 - DGSLUT001_PI_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PI_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PI_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PI_SLC1 - DGSLUT000_PI_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PI_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PI_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PI_SLC1 - DGSLUT111_PI_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PI_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PI_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PI_SLC1 - DGSLUT110_PI_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PI_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PI_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PI_SLC1 - DGSLUT101_PI_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PI_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PI_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PI_SLC1 - DGSLUT100_PI_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PI_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PI_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PO_SLC1 - DGSLUT011_PO_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PO_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PO_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PO_SLC1 - DGSLUT010_PO_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PO_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PO_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PO_SLC1 - DGSLUT001_PO_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PO_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PO_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PO_SLC1 - DGSLUT000_PO_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PO_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PO_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PO_SLC1 - DGSLUT111_PO_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PO_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PO_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PO_SLC1 - DGSLUT110_PO_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PO_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PO_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PO_SLC1 - DGSLUT101_PO_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PO_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PO_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PO_SLC1 - DGSLUT100_PO_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PO_SLC1 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC1_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC1_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC1_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PO_SLC1 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC1_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PI_SLC2 - DGSLUT011_PI_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PI_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PI_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PI_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PI_SLC2 - DGSLUT010_PI_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PI_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PI_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PI_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PI_SLC2 - DGSLUT001_PI_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PI_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PI_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PI_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PI_SLC2 - DGSLUT000_PI_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PI_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PI_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PI_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PI_SLC2 - DGSLUT111_PI_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PI_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PI_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PI_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PI_SLC2 - DGSLUT110_PI_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PI_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PI_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PI_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PI_SLC2 - DGSLUT101_PI_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PI_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PI_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PI_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PI_SLC2 - DGSLUT100_PI_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PI_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PI_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PI_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PO_SLC2 - DGSLUT011_PO_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PO_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PO_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PO_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PO_SLC2 - DGSLUT010_PO_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PO_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PO_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PO_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PO_SLC2 - DGSLUT001_PO_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PO_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PO_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PO_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PO_SLC2 - DGSLUT000_PO_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PO_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PO_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PO_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PO_SLC2 - DGSLUT111_PO_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PO_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PO_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PO_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PO_SLC2 - DGSLUT110_PO_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PO_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PO_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PO_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PO_SLC2 - DGSLUT101_PO_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PO_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PO_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PO_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PO_SLC2 - DGSLUT100_PO_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PO_SLC2 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC2_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC2_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC2_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PO_SLC2 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC2_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC2_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC2_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PO_SLC2 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC2_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC2_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PI_SLC3 - DGSLUT011_PI_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PI_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PI_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PI_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PI_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PI_SLC3 - DGSLUT010_PI_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PI_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PI_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PI_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PI_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PI_SLC3 - DGSLUT001_PI_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PI_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PI_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PI_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PI_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PI_SLC3 - DGSLUT000_PI_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PI_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PI_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PI_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PI_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PI_SLC3 - DGSLUT111_PI_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PI_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PI_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PI_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PI_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PI_SLC3 - DGSLUT110_PI_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PI_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PI_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PI_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PI_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PI_SLC3 - DGSLUT101_PI_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PI_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PI_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PI_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PI_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PI_SLC3 - DGSLUT100_PI_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PI_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PI_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PI_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PI_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PO_SLC3 - DGSLUT011_PO_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PO_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PO_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT011_PO_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT011_PO_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PO_SLC3 - DGSLUT010_PO_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PO_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PO_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT010_PO_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT010_PO_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PO_SLC3 - DGSLUT001_PO_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PO_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PO_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT001_PO_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT001_PO_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PO_SLC3 - DGSLUT000_PO_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PO_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PO_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT000_PO_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT000_PO_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PO_SLC3 - DGSLUT111_PO_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PO_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PO_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT111_PO_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT111_PO_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PO_SLC3 - DGSLUT110_PO_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PO_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PO_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT110_PO_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT110_PO_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PO_SLC3 - DGSLUT101_PO_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PO_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PO_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT101_PO_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT101_PO_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PO_SLC3 - DGSLUT100_PO_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PO_SLC3 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC3_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC3_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC3_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PO_SLC3 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC3_lut_mdac2_MASK   0x000ffe00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC3_lut_mdac2_SHIFT  9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC3_lut_mdac2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLUT100_PO_SLC3 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC3_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC3_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLUT100_PO_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMS_SLC0 - DGSLMS_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC0 :: reserved_for_eco0 [31:27] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_reserved_for_eco0_MASK 0xf8000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_reserved_for_eco0_SHIFT 27
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC0 :: diff_sel [26:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_diff_sel_MASK          0x04000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_diff_sel_SHIFT         26
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_diff_sel_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC0 :: lms_pong [25:25] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_lms_pong_MASK          0x02000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_lms_pong_SHIFT         25
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_lms_pong_DEFAULT       0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC0 :: lms_ping [24:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_lms_ping_MASK          0x01000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_lms_ping_SHIFT         24
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_lms_ping_DEFAULT       0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC0 :: update1 [23:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_update1_MASK           0x00f00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_update1_SHIFT          20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_update1_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC0 :: main1 [19:18] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_main1_MASK             0x000c0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_main1_SHIFT            18
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_main1_DEFAULT          0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC0 :: enable1 [17:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_enable1_MASK           0x00020000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_enable1_SHIFT          17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_enable1_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC0 :: reset_dgs1 [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_reset_dgs1_MASK        0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_reset_dgs1_SHIFT       16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_reset_dgs1_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC0 :: update2 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_update2_MASK           0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_update2_SHIFT          12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_update2_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC0 :: main2 [11:10] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_main2_MASK             0x00000c00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_main2_SHIFT            10
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_main2_DEFAULT          0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC0 :: enable2 [09:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_enable2_MASK           0x00000200
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_enable2_SHIFT          9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_enable2_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC0 :: reset_dgs2 [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_reset_dgs2_MASK        0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_reset_dgs2_SHIFT       8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_reset_dgs2_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC0 :: reserved_for_eco1 [07:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_reserved_for_eco1_MASK 0x000000ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMS_SLC1 - DGSLMS_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC1 :: reserved_for_eco0 [31:27] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_reserved_for_eco0_MASK 0xf8000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_reserved_for_eco0_SHIFT 27
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC1 :: diff_sel [26:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_diff_sel_MASK          0x04000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_diff_sel_SHIFT         26
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_diff_sel_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC1 :: lms_pong [25:25] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_lms_pong_MASK          0x02000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_lms_pong_SHIFT         25
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_lms_pong_DEFAULT       0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC1 :: lms_ping [24:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_lms_ping_MASK          0x01000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_lms_ping_SHIFT         24
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_lms_ping_DEFAULT       0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC1 :: update1 [23:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_update1_MASK           0x00f00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_update1_SHIFT          20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_update1_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC1 :: main1 [19:18] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_main1_MASK             0x000c0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_main1_SHIFT            18
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_main1_DEFAULT          0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC1 :: enable1 [17:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_enable1_MASK           0x00020000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_enable1_SHIFT          17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_enable1_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC1 :: reset_dgs1 [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_reset_dgs1_MASK        0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_reset_dgs1_SHIFT       16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_reset_dgs1_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC1 :: update2 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_update2_MASK           0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_update2_SHIFT          12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_update2_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC1 :: main2 [11:10] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_main2_MASK             0x00000c00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_main2_SHIFT            10
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_main2_DEFAULT          0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC1 :: enable2 [09:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_enable2_MASK           0x00000200
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_enable2_SHIFT          9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_enable2_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC1 :: reset_dgs2 [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_reset_dgs2_MASK        0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_reset_dgs2_SHIFT       8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_reset_dgs2_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC1 :: reserved_for_eco1 [07:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_reserved_for_eco1_MASK 0x000000ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMS_SLC2 - DGSLMS_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC2 :: reserved_for_eco0 [31:27] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_reserved_for_eco0_MASK 0xf8000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_reserved_for_eco0_SHIFT 27
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC2 :: diff_sel [26:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_diff_sel_MASK          0x04000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_diff_sel_SHIFT         26
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_diff_sel_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC2 :: lms_pong [25:25] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_lms_pong_MASK          0x02000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_lms_pong_SHIFT         25
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_lms_pong_DEFAULT       0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC2 :: lms_ping [24:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_lms_ping_MASK          0x01000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_lms_ping_SHIFT         24
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_lms_ping_DEFAULT       0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC2 :: update1 [23:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_update1_MASK           0x00f00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_update1_SHIFT          20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_update1_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC2 :: main1 [19:18] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_main1_MASK             0x000c0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_main1_SHIFT            18
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_main1_DEFAULT          0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC2 :: enable1 [17:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_enable1_MASK           0x00020000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_enable1_SHIFT          17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_enable1_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC2 :: reset_dgs1 [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_reset_dgs1_MASK        0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_reset_dgs1_SHIFT       16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_reset_dgs1_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC2 :: update2 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_update2_MASK           0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_update2_SHIFT          12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_update2_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC2 :: main2 [11:10] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_main2_MASK             0x00000c00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_main2_SHIFT            10
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_main2_DEFAULT          0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC2 :: enable2 [09:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_enable2_MASK           0x00000200
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_enable2_SHIFT          9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_enable2_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC2 :: reset_dgs2 [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_reset_dgs2_MASK        0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_reset_dgs2_SHIFT       8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_reset_dgs2_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC2 :: reserved_for_eco1 [07:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_reserved_for_eco1_MASK 0x000000ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMS_SLC3 - DGSLMS_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC3 :: reserved_for_eco0 [31:27] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_reserved_for_eco0_MASK 0xf8000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_reserved_for_eco0_SHIFT 27
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC3 :: diff_sel [26:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_diff_sel_MASK          0x04000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_diff_sel_SHIFT         26
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_diff_sel_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC3 :: lms_pong [25:25] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_lms_pong_MASK          0x02000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_lms_pong_SHIFT         25
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_lms_pong_DEFAULT       0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC3 :: lms_ping [24:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_lms_ping_MASK          0x01000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_lms_ping_SHIFT         24
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_lms_ping_DEFAULT       0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC3 :: update1 [23:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_update1_MASK           0x00f00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_update1_SHIFT          20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_update1_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC3 :: main1 [19:18] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_main1_MASK             0x000c0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_main1_SHIFT            18
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_main1_DEFAULT          0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC3 :: enable1 [17:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_enable1_MASK           0x00020000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_enable1_SHIFT          17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_enable1_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC3 :: reset_dgs1 [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_reset_dgs1_MASK        0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_reset_dgs1_SHIFT       16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_reset_dgs1_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC3 :: update2 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_update2_MASK           0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_update2_SHIFT          12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_update2_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC3 :: main2 [11:10] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_main2_MASK             0x00000c00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_main2_SHIFT            10
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_main2_DEFAULT          0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC3 :: enable2 [09:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_enable2_MASK           0x00000200
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_enable2_SHIFT          9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_enable2_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC3 :: reset_dgs2 [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_reset_dgs2_MASK        0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_reset_dgs2_SHIFT       8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_reset_dgs2_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMS_SLC3 :: reserved_for_eco1 [07:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_reserved_for_eco1_MASK 0x000000ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMS_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMSMU_SLC0 - DGSLMSMU_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC0 :: reserved_for_eco0 [31:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_reserved_for_eco0_MASK 0xff000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_reserved_for_eco0_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC0 :: main_mu1 [23:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_main_mu1_MASK        0x00f00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_main_mu1_SHIFT       20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_main_mu1_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC0 :: mu1 [19:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_mu1_MASK             0x000f0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_mu1_SHIFT            16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_mu1_DEFAULT          0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC0 :: main_mu2 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_main_mu2_MASK        0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_main_mu2_SHIFT       12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_main_mu2_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC0 :: mu2 [11:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_mu2_MASK             0x00000f00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_mu2_SHIFT            8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_mu2_DEFAULT          0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC0 :: reserved_for_eco1 [07:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_reserved_for_eco1_MASK 0x000000ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMSMU_SLC1 - DGSLMSMU_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC1 :: reserved_for_eco0 [31:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_reserved_for_eco0_MASK 0xff000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_reserved_for_eco0_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC1 :: main_mu1 [23:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_main_mu1_MASK        0x00f00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_main_mu1_SHIFT       20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_main_mu1_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC1 :: mu1 [19:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_mu1_MASK             0x000f0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_mu1_SHIFT            16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_mu1_DEFAULT          0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC1 :: main_mu2 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_main_mu2_MASK        0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_main_mu2_SHIFT       12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_main_mu2_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC1 :: mu2 [11:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_mu2_MASK             0x00000f00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_mu2_SHIFT            8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_mu2_DEFAULT          0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC1 :: reserved_for_eco1 [07:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_reserved_for_eco1_MASK 0x000000ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMSMU_SLC2 - DGSLMSMU_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC2 :: reserved_for_eco0 [31:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_reserved_for_eco0_MASK 0xff000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_reserved_for_eco0_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC2 :: main_mu1 [23:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_main_mu1_MASK        0x00f00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_main_mu1_SHIFT       20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_main_mu1_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC2 :: mu1 [19:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_mu1_MASK             0x000f0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_mu1_SHIFT            16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_mu1_DEFAULT          0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC2 :: main_mu2 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_main_mu2_MASK        0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_main_mu2_SHIFT       12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_main_mu2_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC2 :: mu2 [11:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_mu2_MASK             0x00000f00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_mu2_SHIFT            8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_mu2_DEFAULT          0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC2 :: reserved_for_eco1 [07:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_reserved_for_eco1_MASK 0x000000ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMSMU_SLC3 - DGSLMSMU_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC3 :: reserved_for_eco0 [31:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_reserved_for_eco0_MASK 0xff000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_reserved_for_eco0_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC3 :: main_mu1 [23:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_main_mu1_MASK        0x00f00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_main_mu1_SHIFT       20
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_main_mu1_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC3 :: mu1 [19:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_mu1_MASK             0x000f0000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_mu1_SHIFT            16
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_mu1_DEFAULT          0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC3 :: main_mu2 [15:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_main_mu2_MASK        0x0000f000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_main_mu2_SHIFT       12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_main_mu2_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC3 :: mu2 [11:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_mu2_MASK             0x00000f00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_mu2_SHIFT            8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_mu2_DEFAULT          0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSLMSMU_SLC3 :: reserved_for_eco1 [07:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_reserved_for_eco1_MASK 0x000000ff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSLMSMU_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSCOEFD_SLC0 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCOEFD_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC0_reserved0_MASK       0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC0_reserved0_SHIFT      28

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFD_SLC0 :: dgscoefd [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC0_dgscoefd_MASK        0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC0_dgscoefd_SHIFT       0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC0_dgscoefd_DEFAULT     0x00000000

/***************************************************************************
 *DGSCOEFA_SLC0 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCOEFA_SLC0 :: reserved0 [31:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC0_reserved0_MASK       0xfffffff8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC0_reserved0_SHIFT      3

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFA_SLC0 :: dgscoefa [02:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC0_dgscoefa_MASK        0x00000007
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC0_dgscoefa_SHIFT       0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC0_dgscoefa_DEFAULT     0x00000000

/***************************************************************************
 *DGSCOEFD_SLC1 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCOEFD_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC1_reserved0_MASK       0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC1_reserved0_SHIFT      28

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFD_SLC1 :: dgscoefd [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC1_dgscoefd_MASK        0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC1_dgscoefd_SHIFT       0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC1_dgscoefd_DEFAULT     0x00000000

/***************************************************************************
 *DGSCOEFA_SLC1 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCOEFA_SLC1 :: reserved0 [31:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC1_reserved0_MASK       0xfffffff8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC1_reserved0_SHIFT      3

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFA_SLC1 :: dgscoefa [02:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC1_dgscoefa_MASK        0x00000007
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC1_dgscoefa_SHIFT       0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC1_dgscoefa_DEFAULT     0x00000000

/***************************************************************************
 *DGSCOEFD_SLC2 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCOEFD_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC2_reserved0_MASK       0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC2_reserved0_SHIFT      28

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFD_SLC2 :: dgscoefd [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC2_dgscoefd_MASK        0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC2_dgscoefd_SHIFT       0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC2_dgscoefd_DEFAULT     0x00000000

/***************************************************************************
 *DGSCOEFA_SLC2 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCOEFA_SLC2 :: reserved0 [31:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC2_reserved0_MASK       0xfffffff8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC2_reserved0_SHIFT      3

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFA_SLC2 :: dgscoefa [02:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC2_dgscoefa_MASK        0x00000007
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC2_dgscoefa_SHIFT       0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC2_dgscoefa_DEFAULT     0x00000000

/***************************************************************************
 *DGSCOEFD_SLC3 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCOEFD_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC3_reserved0_MASK       0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC3_reserved0_SHIFT      28

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFD_SLC3 :: dgscoefd [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC3_dgscoefd_MASK        0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC3_dgscoefd_SHIFT       0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFD_SLC3_dgscoefd_DEFAULT     0x00000000

/***************************************************************************
 *DGSCOEFA_SLC3 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCOEFA_SLC3 :: reserved0 [31:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC3_reserved0_MASK       0xfffffff8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC3_reserved0_SHIFT      3

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFA_SLC3 :: dgscoefa [02:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC3_dgscoefa_MASK        0x00000007
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC3_dgscoefa_SHIFT       0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFA_SLC3_dgscoefa_DEFAULT     0x00000000

/***************************************************************************
 *DGSCOEFEN_SLC0 - DGSCOEFEN_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC0 :: reserved0 [31:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC0_reserved0_MASK      0xfffffff0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC0_reserved0_SHIFT     4

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC0 :: dgscoef_capture [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC0_dgscoef_capture_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC0_dgscoef_capture_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC0_dgscoef_capture_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC0 :: dgscoef_load_en [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC0_dgscoef_load_en_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC0_dgscoef_load_en_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC0_dgscoef_load_en_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC0 :: dgscoef_sel [01:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC0_dgscoef_sel_MASK    0x00000003
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC0_dgscoef_sel_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC0_dgscoef_sel_DEFAULT 0x00000000

/***************************************************************************
 *DGSCOEFEN_SLC1 - DGSCOEFEN_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC1 :: reserved0 [31:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC1_reserved0_MASK      0xfffffff0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC1_reserved0_SHIFT     4

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC1 :: dgscoef_capture [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC1_dgscoef_capture_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC1_dgscoef_capture_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC1_dgscoef_capture_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC1 :: dgscoef_load_en [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC1_dgscoef_load_en_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC1_dgscoef_load_en_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC1_dgscoef_load_en_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC1 :: dgscoef_sel [01:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC1_dgscoef_sel_MASK    0x00000003
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC1_dgscoef_sel_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC1_dgscoef_sel_DEFAULT 0x00000000

/***************************************************************************
 *DGSCOEFEN_SLC2 - DGSCOEFEN_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC2 :: reserved0 [31:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC2_reserved0_MASK      0xfffffff0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC2_reserved0_SHIFT     4

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC2 :: dgscoef_capture [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC2_dgscoef_capture_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC2_dgscoef_capture_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC2_dgscoef_capture_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC2 :: dgscoef_load_en [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC2_dgscoef_load_en_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC2_dgscoef_load_en_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC2_dgscoef_load_en_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC2 :: dgscoef_sel [01:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC2_dgscoef_sel_MASK    0x00000003
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC2_dgscoef_sel_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC2_dgscoef_sel_DEFAULT 0x00000000

/***************************************************************************
 *DGSCOEFEN_SLC3 - DGSCOEFEN_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC3 :: reserved0 [31:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC3_reserved0_MASK      0xfffffff0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC3_reserved0_SHIFT     4

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC3 :: dgscoef_capture [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC3_dgscoef_capture_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC3_dgscoef_capture_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC3_dgscoef_capture_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC3 :: dgscoef_load_en [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC3_dgscoef_load_en_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC3_dgscoef_load_en_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC3_dgscoef_load_en_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSCOEFEN_SLC3 :: dgscoef_sel [01:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC3_dgscoef_sel_MASK    0x00000003
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC3_dgscoef_sel_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSCOEFEN_SLC3_dgscoef_sel_DEFAULT 0x00000000

/***************************************************************************
 *MDACSA_SLC0 - MDACSA_SLC0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC0 :: reserved0 [31:05] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC0_reserved0_MASK         0xffffffe0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC0_reserved0_SHIFT        5

/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC0 :: sa_in_sel [04:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC0_sa_in_sel_MASK         0x0000001c
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC0_sa_in_sel_SHIFT        2
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC0_sa_in_sel_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC0 :: sa_enable [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC0_sa_enable_MASK         0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC0_sa_enable_SHIFT        1
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC0_sa_enable_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC0 :: sa_clear [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC0_sa_clear_MASK          0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC0_sa_clear_SHIFT         0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC0_sa_clear_DEFAULT       0x00000000

/***************************************************************************
 *MDACSA_SLC1 - MDACSA_SLC1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC1 :: reserved0 [31:05] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC1_reserved0_MASK         0xffffffe0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC1_reserved0_SHIFT        5

/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC1 :: sa_in_sel [04:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC1_sa_in_sel_MASK         0x0000001c
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC1_sa_in_sel_SHIFT        2
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC1_sa_in_sel_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC1 :: sa_enable [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC1_sa_enable_MASK         0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC1_sa_enable_SHIFT        1
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC1_sa_enable_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC1 :: sa_clear [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC1_sa_clear_MASK          0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC1_sa_clear_SHIFT         0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC1_sa_clear_DEFAULT       0x00000000

/***************************************************************************
 *MDACSA_SLC2 - MDACSA_SLC2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC2 :: reserved0 [31:05] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC2_reserved0_MASK         0xffffffe0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC2_reserved0_SHIFT        5

/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC2 :: sa_in_sel [04:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC2_sa_in_sel_MASK         0x0000001c
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC2_sa_in_sel_SHIFT        2
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC2_sa_in_sel_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC2 :: sa_enable [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC2_sa_enable_MASK         0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC2_sa_enable_SHIFT        1
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC2_sa_enable_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC2 :: sa_clear [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC2_sa_clear_MASK          0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC2_sa_clear_SHIFT         0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC2_sa_clear_DEFAULT       0x00000000

/***************************************************************************
 *MDACSA_SLC3 - MDACSA_SLC3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC3 :: reserved0 [31:05] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC3_reserved0_MASK         0xffffffe0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC3_reserved0_SHIFT        5

/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC3 :: sa_in_sel [04:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC3_sa_in_sel_MASK         0x0000001c
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC3_sa_in_sel_SHIFT        2
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC3_sa_in_sel_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC3 :: sa_enable [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC3_sa_enable_MASK         0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC3_sa_enable_SHIFT        1
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC3_sa_enable_DEFAULT      0x00000000

/* AIF_WB_SAT_CORE0_0 :: MDACSA_SLC3 :: sa_clear [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC3_sa_clear_MASK          0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC3_sa_clear_SHIFT         0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSA_SLC3_sa_clear_DEFAULT       0x00000000

/***************************************************************************
 *MDACSADU_SLC0 - MDAC Signature Analyzer Duration
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: MDACSADU_SLC0 :: reserved0 [31:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC0_reserved0_MASK       0xff000000
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC0_reserved0_SHIFT      24

/* AIF_WB_SAT_CORE0_0 :: MDACSADU_SLC0 :: sa_duration [23:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC0_sa_duration_MASK     0x00ffffff
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC0_sa_duration_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC0_sa_duration_DEFAULT  0x00000000

/***************************************************************************
 *MDACSADU_SLC1 - MDAC Signature Analyzer Duration
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: MDACSADU_SLC1 :: reserved0 [31:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC1_reserved0_MASK       0xff000000
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC1_reserved0_SHIFT      24

/* AIF_WB_SAT_CORE0_0 :: MDACSADU_SLC1 :: sa_duration [23:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC1_sa_duration_MASK     0x00ffffff
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC1_sa_duration_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC1_sa_duration_DEFAULT  0x00000000

/***************************************************************************
 *MDACSADU_SLC2 - MDAC Signature Analyzer Duration
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: MDACSADU_SLC2 :: reserved0 [31:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC2_reserved0_MASK       0xff000000
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC2_reserved0_SHIFT      24

/* AIF_WB_SAT_CORE0_0 :: MDACSADU_SLC2 :: sa_duration [23:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC2_sa_duration_MASK     0x00ffffff
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC2_sa_duration_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC2_sa_duration_DEFAULT  0x00000000

/***************************************************************************
 *MDACSADU_SLC3 - MDAC Signature Analyzer Duration
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: MDACSADU_SLC3 :: reserved0 [31:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC3_reserved0_MASK       0xff000000
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC3_reserved0_SHIFT      24

/* AIF_WB_SAT_CORE0_0 :: MDACSADU_SLC3 :: sa_duration [23:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC3_sa_duration_MASK     0x00ffffff
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC3_sa_duration_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSADU_SLC3_sa_duration_DEFAULT  0x00000000

/***************************************************************************
 *MDACSAOUT_SLC0 - MDAC Signature Analyzer Output
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: MDACSAOUT_SLC0 :: sa_out [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC0_sa_out_MASK         0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC0_sa_out_SHIFT        0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC0_sa_out_DEFAULT      0x00000001

/***************************************************************************
 *MDACSAOUT_SLC1 - MDAC Signature Analyzer Output
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: MDACSAOUT_SLC1 :: sa_out [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC1_sa_out_MASK         0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC1_sa_out_SHIFT        0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC1_sa_out_DEFAULT      0x00000001

/***************************************************************************
 *MDACSAOUT_SLC2 - MDAC Signature Analyzer Output
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: MDACSAOUT_SLC2 :: sa_out [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC2_sa_out_MASK         0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC2_sa_out_SHIFT        0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC2_sa_out_DEFAULT      0x00000001

/***************************************************************************
 *MDACSAOUT_SLC3 - MDAC Signature Analyzer Output
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: MDACSAOUT_SLC3 :: sa_out [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC3_sa_out_MASK         0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC3_sa_out_SHIFT        0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSAOUT_SLC3_sa_out_DEFAULT      0x00000001

/***************************************************************************
 *MDACSASTS - MDACSASTS
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: MDACSASTS :: reserved0 [31:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_reserved0_MASK           0xfffffff0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_reserved0_SHIFT          4

/* AIF_WB_SAT_CORE0_0 :: MDACSASTS :: sa_done_slc3 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_sa_done_slc3_MASK        0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_sa_done_slc3_SHIFT       3
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_sa_done_slc3_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: MDACSASTS :: sa_done_slc2 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_sa_done_slc2_MASK        0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_sa_done_slc2_SHIFT       2
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_sa_done_slc2_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: MDACSASTS :: sa_done_slc1 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_sa_done_slc1_MASK        0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_sa_done_slc1_SHIFT       1
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_sa_done_slc1_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: MDACSASTS :: sa_done_slc0 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_sa_done_slc0_MASK        0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_sa_done_slc0_SHIFT       0
#define BCHP_AIF_WB_SAT_CORE0_0_MDACSASTS_sa_done_slc0_DEFAULT     0x00000000

/***************************************************************************
 *LICCTL1 - LICCTL1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: LICCTL1 :: reserved0 [31:06] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_reserved0_MASK             0xffffffc0
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_reserved0_SHIFT            6

/* AIF_WB_SAT_CORE0_0 :: LICCTL1 :: pn_enable [05:05] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_pn_enable_MASK             0x00000020
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_pn_enable_SHIFT            5
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_pn_enable_DEFAULT          0x00000000

/* AIF_WB_SAT_CORE0_0 :: LICCTL1 :: dout_enable [04:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_dout_enable_MASK           0x00000010
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_dout_enable_SHIFT          4
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_dout_enable_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: LICCTL1 :: bypass [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_bypass_MASK                0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_bypass_SHIFT               3
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_bypass_DEFAULT             0x00000000

/* AIF_WB_SAT_CORE0_0 :: LICCTL1 :: reserved_for_eco1 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_reserved_for_eco1_MASK     0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_reserved_for_eco1_SHIFT    2
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_reserved_for_eco1_DEFAULT  0x00000000

/* AIF_WB_SAT_CORE0_0 :: LICCTL1 :: reset_lic_center [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_reset_lic_center_MASK      0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_reset_lic_center_SHIFT     1
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_reset_lic_center_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE0_0 :: LICCTL1 :: reset_lic_tap [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_reset_lic_tap_MASK         0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_reset_lic_tap_SHIFT        0
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL1_reset_lic_tap_DEFAULT      0x00000000

/***************************************************************************
 *LICCTL2 - LICCTL2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: LICCTL2 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_reserved0_MASK             0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_reserved0_SHIFT            8

/* AIF_WB_SAT_CORE0_0 :: LICCTL2 :: sel_rw_po_slc3 [07:07] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_po_slc3_MASK        0x00000080
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_po_slc3_SHIFT       7
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_po_slc3_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: LICCTL2 :: sel_rw_po_slc2 [06:06] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_po_slc2_MASK        0x00000040
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_po_slc2_SHIFT       6
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_po_slc2_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: LICCTL2 :: sel_rw_po_slc1 [05:05] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_po_slc1_MASK        0x00000020
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_po_slc1_SHIFT       5
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_po_slc1_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: LICCTL2 :: sel_rw_po_slc0 [04:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_po_slc0_MASK        0x00000010
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_po_slc0_SHIFT       4
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_po_slc0_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: LICCTL2 :: sel_rw_pi_slc3 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_pi_slc3_MASK        0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_pi_slc3_SHIFT       3
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_pi_slc3_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: LICCTL2 :: sel_rw_pi_slc2 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_pi_slc2_MASK        0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_pi_slc2_SHIFT       2
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_pi_slc2_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: LICCTL2 :: sel_rw_pi_slc1 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_pi_slc1_MASK        0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_pi_slc1_SHIFT       1
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_pi_slc1_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: LICCTL2 :: sel_rw_pi_slc0 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_pi_slc0_MASK        0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_pi_slc0_SHIFT       0
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL2_sel_rw_pi_slc0_DEFAULT     0x00000000

/***************************************************************************
 *LICCTL3 - 
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: LICCTL3 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL3_reserved0_MASK             0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL3_reserved0_SHIFT            8

/* AIF_WB_SAT_CORE0_0 :: LICCTL3 :: licctl3_eco_0_7 [07:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL3_licctl3_eco_0_7_MASK       0x000000ff
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL3_licctl3_eco_0_7_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL3_licctl3_eco_0_7_DEFAULT    0x00000000

/***************************************************************************
 *LICCTL4 - 
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: LICCTL4 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL4_reserved0_MASK             0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL4_reserved0_SHIFT            8

/* AIF_WB_SAT_CORE0_0 :: LICCTL4 :: licctl4_eco_0_7 [07:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL4_licctl4_eco_0_7_MASK       0x000000ff
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL4_licctl4_eco_0_7_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL4_licctl4_eco_0_7_DEFAULT    0x00000000

/***************************************************************************
 *LICCTL5 - 
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: LICCTL5 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL5_reserved0_MASK             0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL5_reserved0_SHIFT            8

/* AIF_WB_SAT_CORE0_0 :: LICCTL5 :: licctl5_eco_0_7 [07:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL5_licctl5_eco_0_7_MASK       0x000000ff
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL5_licctl5_eco_0_7_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_LICCTL5_licctl5_eco_0_7_DEFAULT    0x00000000

/***************************************************************************
 *LICCOEFD - LIC coefficient data
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: LICCOEFD :: reserved0 [31:18] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFD_reserved0_MASK            0xfffc0000
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFD_reserved0_SHIFT           18

/* AIF_WB_SAT_CORE0_0 :: LICCOEFD :: coefd [17:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFD_coefd_MASK                0x0003ffff
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFD_coefd_SHIFT               0
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFD_coefd_DEFAULT             0x00000000

/***************************************************************************
 *LICCOEFA - LIC coefficient address
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: LICCOEFA :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFA_reserved0_MASK            0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFA_reserved0_SHIFT           8

/* AIF_WB_SAT_CORE0_0 :: LICCOEFA :: coefa [07:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFA_coefa_MASK                0x000000ff
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFA_coefa_SHIFT               0
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFA_coefa_DEFAULT             0x00000000

/***************************************************************************
 *LICCOEFEN - LIC Coefficients load enable. Toggle this bit when finish writing all coefficients to take effect.
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: LICCOEFEN :: reserved0 [31:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFEN_reserved0_MASK           0xfffffffe
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFEN_reserved0_SHIFT          1

/* AIF_WB_SAT_CORE0_0 :: LICCOEFEN :: lic_coef_load_en [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFEN_lic_coef_load_en_MASK    0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFEN_lic_coef_load_en_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_LICCOEFEN_lic_coef_load_en_DEFAULT 0x00000000

/***************************************************************************
 *CORRINSEL - Correlator Input select
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRINSEL :: reserved0 [31:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRINSEL_reserved0_MASK           0xfffffffc
#define BCHP_AIF_WB_SAT_CORE0_0_CORRINSEL_reserved0_SHIFT          2

/* AIF_WB_SAT_CORE0_0 :: CORRINSEL :: corr_in_sel [01:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRINSEL_corr_in_sel_MASK         0x00000003
#define BCHP_AIF_WB_SAT_CORE0_0_CORRINSEL_corr_in_sel_SHIFT        0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRINSEL_corr_in_sel_DEFAULT      0x00000000

/***************************************************************************
 *CORRCTL - CORRCTL
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRCTL :: reserved0 [31:05] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_reserved0_MASK             0xffffffe0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_reserved0_SHIFT            5

/* AIF_WB_SAT_CORE0_0 :: CORRCTL :: mixer_round [04:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_mixer_round_MASK           0x00000010
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_mixer_round_SHIFT          4
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_mixer_round_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: CORRCTL :: mixer_bypass [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_mixer_bypass_MASK          0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_mixer_bypass_SHIFT         3
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_mixer_bypass_DEFAULT       0x00000000

/* AIF_WB_SAT_CORE0_0 :: CORRCTL :: ddfs_dither [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_ddfs_dither_MASK           0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_ddfs_dither_SHIFT          2
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_ddfs_dither_DEFAULT        0x00000000

/* AIF_WB_SAT_CORE0_0 :: CORRCTL :: start [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_start_MASK                 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_start_SHIFT                1
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_start_DEFAULT              0x00000000

/* AIF_WB_SAT_CORE0_0 :: CORRCTL :: clear [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_clear_MASK                 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_clear_SHIFT                0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRCTL_clear_DEFAULT              0x00000001

/***************************************************************************
 *CORRFCW - Correlator DDFS FCW
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRFCW :: fcw [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRFCW_fcw_MASK                   0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRFCW_fcw_SHIFT                  0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRFCW_fcw_DEFAULT                0x00000000

/***************************************************************************
 *CORRTHR - Correlator DDFS THR
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRTHR :: fcw [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRTHR_fcw_MASK                   0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRTHR_fcw_SHIFT                  0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRTHR_fcw_DEFAULT                0x00000000

/***************************************************************************
 *CORRFCWEN - Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect.
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRFCWEN :: reserved0 [31:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRFCWEN_reserved0_MASK           0xfffffffe
#define BCHP_AIF_WB_SAT_CORE0_0_CORRFCWEN_reserved0_SHIFT          1

/* AIF_WB_SAT_CORE0_0 :: CORRFCWEN :: corr_fcw_load_en [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRFCWEN_corr_fcw_load_en_MASK    0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_CORRFCWEN_corr_fcw_load_en_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRFCWEN_corr_fcw_load_en_DEFAULT 0x00000000

/***************************************************************************
 *CORRLEN0 - Correlator Accumulation Duration Bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRLEN0 :: duration [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRLEN0_duration_MASK             0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRLEN0_duration_SHIFT            0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRLEN0_duration_DEFAULT          0x00000000

/***************************************************************************
 *CORRLEN1 - Correlator Accumulation Duration Bits [35:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRLEN1 :: reserved0 [31:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRLEN1_reserved0_MASK            0xfffffff0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRLEN1_reserved0_SHIFT           4

/* AIF_WB_SAT_CORE0_0 :: CORRLEN1 :: duration [03:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRLEN1_duration_MASK             0x0000000f
#define BCHP_AIF_WB_SAT_CORE0_0_CORRLEN1_duration_SHIFT            0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRLEN1_duration_DEFAULT          0x00000000

/***************************************************************************
 *CORRI0_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX0_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC0_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PI_SLC0 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC0_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX0_PI_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC1_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PI_SLC1 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC1_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX0_PI_SLC2 - Correlator Demux Path 0, Ping Lane, Slice 2 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX0_PI_SLC2 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC2_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC2_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC2_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX0_PI_SLC2 - Correlator Demux Path 0, Ping Lane, Slice 2 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PI_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC2_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC2_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PI_SLC2 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC2_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC2_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC2_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX0_PI_SLC3 - Correlator Demux Path 0, Ping Lane, Slice 3 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX0_PI_SLC3 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC3_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC3_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PI_SLC3_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX0_PI_SLC3 - Correlator Demux Path 0, Ping Lane, Slice 3 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PI_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC3_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC3_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PI_SLC3 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC3_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC3_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PI_SLC3_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX0_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC0_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PO_SLC0 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC0_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX0_PO_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC1_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PO_SLC1 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC1_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX0_PO_SLC2 - Correlator Demux Path 0, Pong Lane, Slice 2 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX0_PO_SLC2 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC2_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC2_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC2_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX0_PO_SLC2 - Correlator Demux Path 0, Pong Lane, Slice 2 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PO_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC2_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC2_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PO_SLC2 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC2_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC2_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC2_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX0_PO_SLC3 - Correlator Demux Path 0, Pong Lane, Slice 3 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX0_PO_SLC3 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC3_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC3_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX0_PO_SLC3_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX0_PO_SLC3 - Correlator Demux Path 0, Pong Lane, Slice 3 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PO_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC3_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC3_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX0_PO_SLC3 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC3_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC3_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX0_PO_SLC3_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX1_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC0_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PI_SLC0 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC0_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX1_PI_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC1_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PI_SLC1 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC1_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX1_PI_SLC2 - Correlator Demux Path 1, Ping Lane, Slice 2 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX1_PI_SLC2 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC2_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC2_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC2_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX1_PI_SLC2 - Correlator Demux Path 1, Ping Lane, Slice 2 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PI_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC2_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC2_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PI_SLC2 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC2_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC2_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC2_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX1_PI_SLC3 - Correlator Demux Path 1, Ping Lane, Slice 3 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX1_PI_SLC3 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC3_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC3_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PI_SLC3_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX1_PI_SLC3 - Correlator Demux Path 1, Ping Lane, Slice 3 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PI_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC3_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC3_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PI_SLC3 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC3_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC3_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PI_SLC3_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX1_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC0_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PO_SLC0 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC0_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX1_PO_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC1_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PO_SLC1 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC1_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX1_PO_SLC2 - Correlator Demux Path 1, Pong Lane, Slice 2 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX1_PO_SLC2 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC2_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC2_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC2_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX1_PO_SLC2 - Correlator Demux Path 1, Pong Lane, Slice 2 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PO_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC2_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC2_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PO_SLC2 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC2_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC2_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC2_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX1_PO_SLC3 - Correlator Demux Path 1, Pong Lane, Slice 3 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI0_DMX1_PO_SLC3 :: corri [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC3_corri_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC3_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI0_DMX1_PO_SLC3_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX1_PO_SLC3 - Correlator Demux Path 1, Pong Lane, Slice 3 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PO_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC3_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC3_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRI1_DMX1_PO_SLC3 :: corri [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC3_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC3_corri_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRI1_DMX1_PO_SLC3_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX0_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC0_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PI_SLC0 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC0_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX0_PI_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC1_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PI_SLC1 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC1_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PI_SLC2 - Correlator Demux Path 0, Ping Lane, Slice 2 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX0_PI_SLC2 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC2_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC2_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC2_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PI_SLC2 - Correlator Demux Path 0, Ping Lane, Slice 2 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PI_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC2_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC2_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PI_SLC2 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC2_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC2_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC2_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PI_SLC3 - Correlator Demux Path 0, Ping Lane, Slice 3 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX0_PI_SLC3 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC3_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC3_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PI_SLC3_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PI_SLC3 - Correlator Demux Path 0, Ping Lane, Slice 3 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PI_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC3_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC3_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PI_SLC3 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC3_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC3_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PI_SLC3_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX0_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC0_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PO_SLC0 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC0_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX0_PO_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC1_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PO_SLC1 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC1_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PO_SLC2 - Correlator Demux Path 0, Pong Lane, Slice 2 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX0_PO_SLC2 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC2_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC2_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC2_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PO_SLC2 - Correlator Demux Path 0, Pong Lane, Slice 2 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PO_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC2_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC2_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PO_SLC2 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC2_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC2_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC2_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PO_SLC3 - Correlator Demux Path 0, Pong Lane, Slice 3 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX0_PO_SLC3 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC3_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC3_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX0_PO_SLC3_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PO_SLC3 - Correlator Demux Path 0, Pong Lane, Slice 3 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PO_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC3_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC3_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX0_PO_SLC3 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC3_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC3_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX0_PO_SLC3_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX1_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC0_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PI_SLC0 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC0_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX1_PI_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC1_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PI_SLC1 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC1_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PI_SLC2 - Correlator Demux Path 1, Ping Lane, Slice 2 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX1_PI_SLC2 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC2_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC2_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC2_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PI_SLC2 - Correlator Demux Path 1, Ping Lane, Slice 2 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PI_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC2_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC2_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PI_SLC2 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC2_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC2_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC2_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PI_SLC3 - Correlator Demux Path 1, Ping Lane, Slice 3 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX1_PI_SLC3 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC3_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC3_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PI_SLC3_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PI_SLC3 - Correlator Demux Path 1, Ping Lane, Slice 3 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PI_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC3_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC3_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PI_SLC3 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC3_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC3_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PI_SLC3_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX1_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC0_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PO_SLC0 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC0_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX1_PO_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC1_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PO_SLC1 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC1_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PO_SLC2 - Correlator Demux Path 1, Pong Lane, Slice 2 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX1_PO_SLC2 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC2_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC2_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC2_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PO_SLC2 - Correlator Demux Path 1, Pong Lane, Slice 2 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PO_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC2_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC2_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PO_SLC2 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC2_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC2_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC2_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PO_SLC3 - Correlator Demux Path 1, Pong Lane, Slice 3 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ0_DMX1_PO_SLC3 :: corrq [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC3_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC3_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ0_DMX1_PO_SLC3_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PO_SLC3 - Correlator Demux Path 1, Pong Lane, Slice 3 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PO_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC3_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC3_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRQ1_DMX1_PO_SLC3 :: corrq [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC3_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC3_corrq_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRQ1_DMX1_PO_SLC3_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX0_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC0_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PI_SLC0 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC0_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX0_PI_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC1_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PI_SLC1 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC1_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX0_PI_SLC2 - Correlator Demux Path 0, Ping Lane, Slice 2 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX0_PI_SLC2 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC2_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC2_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC2_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX0_PI_SLC2 - Correlator Demux Path 0, Ping Lane, Slice 2 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PI_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC2_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC2_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PI_SLC2 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC2_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC2_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC2_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX0_PI_SLC3 - Correlator Demux Path 0, Ping Lane, Slice 3 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX0_PI_SLC3 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC3_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC3_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PI_SLC3_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX0_PI_SLC3 - Correlator Demux Path 0, Ping Lane, Slice 3 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PI_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC3_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC3_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PI_SLC3 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC3_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC3_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PI_SLC3_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX0_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC0_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PO_SLC0 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC0_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX0_PO_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC1_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PO_SLC1 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC1_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX0_PO_SLC2 - Correlator Demux Path 0, Pong Lane, Slice 2 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX0_PO_SLC2 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC2_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC2_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC2_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX0_PO_SLC2 - Correlator Demux Path 0, Pong Lane, Slice 2 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PO_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC2_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC2_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PO_SLC2 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC2_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC2_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC2_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX0_PO_SLC3 - Correlator Demux Path 0, Pong Lane, Slice 3 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX0_PO_SLC3 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC3_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC3_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX0_PO_SLC3_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX0_PO_SLC3 - Correlator Demux Path 0, Pong Lane, Slice 3 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PO_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC3_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC3_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX0_PO_SLC3 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC3_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC3_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX0_PO_SLC3_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX1_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC0_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PI_SLC0 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC0_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX1_PI_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC1_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PI_SLC1 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC1_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX1_PI_SLC2 - Correlator Demux Path 1, Ping Lane, Slice 2 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX1_PI_SLC2 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC2_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC2_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC2_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX1_PI_SLC2 - Correlator Demux Path 1, Ping Lane, Slice 2 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PI_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC2_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC2_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PI_SLC2 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC2_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC2_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC2_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX1_PI_SLC3 - Correlator Demux Path 1, Ping Lane, Slice 3 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX1_PI_SLC3 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC3_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC3_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PI_SLC3_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX1_PI_SLC3 - Correlator Demux Path 1, Ping Lane, Slice 3 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PI_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC3_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC3_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PI_SLC3 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC3_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC3_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PI_SLC3_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX1_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC0_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PO_SLC0 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC0_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX1_PO_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC1_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PO_SLC1 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC1_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX1_PO_SLC2 - Correlator Demux Path 1, Pong Lane, Slice 2 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX1_PO_SLC2 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC2_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC2_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC2_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX1_PO_SLC2 - Correlator Demux Path 1, Pong Lane, Slice 2 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PO_SLC2 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC2_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC2_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PO_SLC2 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC2_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC2_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC2_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX1_PO_SLC3 - Correlator Demux Path 1, Pong Lane, Slice 3 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP0_DMX1_PO_SLC3 :: corrp [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC3_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC3_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP0_DMX1_PO_SLC3_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX1_PO_SLC3 - Correlator Demux Path 1, Pong Lane, Slice 3 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PO_SLC3 :: reserved0 [31:28] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC3_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC3_reserved0_SHIFT 28

/* AIF_WB_SAT_CORE0_0 :: CORRP1_DMX1_PO_SLC3 :: corrp [27:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC3_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC3_corrp_SHIFT    0
#define BCHP_AIF_WB_SAT_CORE0_0_CORRP1_DMX1_PO_SLC3_corrp_DEFAULT  0x00000000

/***************************************************************************
 *TIMERCTL0 - TIMERCTL0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: TIMERCTL0 :: enable [31:31] */
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL0_enable_MASK              0x80000000
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL0_enable_SHIFT             31
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL0_enable_DEFAULT           0x00000000

/* AIF_WB_SAT_CORE0_0 :: TIMERCTL0 :: period [30:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL0_period_MASK              0x7fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL0_period_SHIFT             0
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL0_period_DEFAULT           0x00000000

/***************************************************************************
 *TIMERCTL1 - TIMERCTL1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: TIMERCTL1 :: enable [31:31] */
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL1_enable_MASK              0x80000000
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL1_enable_SHIFT             31
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL1_enable_DEFAULT           0x00000000

/* AIF_WB_SAT_CORE0_0 :: TIMERCTL1 :: period [30:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL1_period_MASK              0x7fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL1_period_SHIFT             0
#define BCHP_AIF_WB_SAT_CORE0_0_TIMERCTL1_period_DEFAULT           0x00000000

/***************************************************************************
 *DGSEPCTL_SLC0 - MDAC EQ Error Power Control Slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: reserved0 [31:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_reserved0_MASK       0xffc00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_reserved0_SHIFT      22

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_DMX1_PO_SLC0_BETA [21:19] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PO_SLC0_BETA_MASK 0x00380000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PO_SLC0_BETA_SHIFT 19
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PO_SLC0_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_DMX1_PO_SLC0_BYP [18:18] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PO_SLC0_BYP_MASK 0x00040000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PO_SLC0_BYP_SHIFT 18
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PO_SLC0_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_DMX1_PO_SLC0_SYNC_RST [17:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PO_SLC0_SYNC_RST_MASK 0x00020000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PO_SLC0_SYNC_RST_SHIFT 17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PO_SLC0_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_DMX1_PI_SLC0_BETA [16:14] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PI_SLC0_BETA_MASK 0x0001c000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PI_SLC0_BETA_SHIFT 14
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PI_SLC0_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_DMX1_PI_SLC0_BYP [13:13] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PI_SLC0_BYP_MASK 0x00002000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PI_SLC0_BYP_SHIFT 13
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PI_SLC0_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_DMX1_PI_SLC0_SYNC_RST [12:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PI_SLC0_SYNC_RST_MASK 0x00001000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PI_SLC0_SYNC_RST_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX1_PI_SLC0_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_DMX0_PO_SLC0_BETA [11:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PO_SLC0_BETA_MASK 0x00000e00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PO_SLC0_BETA_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PO_SLC0_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_DMX0_PO_SLC0_BYP [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PO_SLC0_BYP_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PO_SLC0_BYP_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PO_SLC0_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_DMX0_PO_SLC0_SYNC_RST [07:07] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PO_SLC0_SYNC_RST_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PO_SLC0_SYNC_RST_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PO_SLC0_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_DMX0_PI_SLC0_BETA [06:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PI_SLC0_BETA_MASK 0x00000070
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PI_SLC0_BETA_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PI_SLC0_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_DMX0_PI_SLC0_BYP [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PI_SLC0_BYP_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PI_SLC0_BYP_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PI_SLC0_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_DMX0_PI_SLC0_SYNC_RST [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PI_SLC0_SYNC_RST_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PI_SLC0_SYNC_RST_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_DMX0_PI_SLC0_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_PO_SLC0_FRZ [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC0 :: REG_DGSEP_PI_SLC0_FRZ [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_DEFAULT 0x00000001

/***************************************************************************
 *REG_DGSEP_DMX0_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX0_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX0_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX0_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX0_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX0_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX1_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX1_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX1_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX1_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PI_SLC0_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX0_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX0_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PI_SLC0_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX0_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX0_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PO_SLC0_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX0_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX0_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PO_SLC0_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX0_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX0_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PI_SLC0_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX1_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX1_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PI_SLC0_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX1_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX1_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PO_SLC0_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX1_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX1_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PO_SLC0_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX1_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX1_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *DGSEPCTL_SLC1 - MDAC EQ Error Power Control Slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: reserved0 [31:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_reserved0_MASK       0xffc00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_reserved0_SHIFT      22

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_DMX1_PO_SLC1_BETA [21:19] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PO_SLC1_BETA_MASK 0x00380000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PO_SLC1_BETA_SHIFT 19
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PO_SLC1_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_DMX1_PO_SLC1_BYP [18:18] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PO_SLC1_BYP_MASK 0x00040000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PO_SLC1_BYP_SHIFT 18
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PO_SLC1_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_DMX1_PO_SLC1_SYNC_RST [17:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PO_SLC1_SYNC_RST_MASK 0x00020000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PO_SLC1_SYNC_RST_SHIFT 17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PO_SLC1_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_DMX1_PI_SLC1_BETA [16:14] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PI_SLC1_BETA_MASK 0x0001c000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PI_SLC1_BETA_SHIFT 14
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PI_SLC1_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_DMX1_PI_SLC1_BYP [13:13] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PI_SLC1_BYP_MASK 0x00002000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PI_SLC1_BYP_SHIFT 13
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PI_SLC1_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_DMX1_PI_SLC1_SYNC_RST [12:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PI_SLC1_SYNC_RST_MASK 0x00001000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PI_SLC1_SYNC_RST_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX1_PI_SLC1_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_DMX0_PO_SLC1_BETA [11:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PO_SLC1_BETA_MASK 0x00000e00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PO_SLC1_BETA_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PO_SLC1_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_DMX0_PO_SLC1_BYP [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PO_SLC1_BYP_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PO_SLC1_BYP_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PO_SLC1_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_DMX0_PO_SLC1_SYNC_RST [07:07] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PO_SLC1_SYNC_RST_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PO_SLC1_SYNC_RST_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PO_SLC1_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_DMX0_PI_SLC1_BETA [06:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PI_SLC1_BETA_MASK 0x00000070
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PI_SLC1_BETA_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PI_SLC1_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_DMX0_PI_SLC1_BYP [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PI_SLC1_BYP_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PI_SLC1_BYP_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PI_SLC1_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_DMX0_PI_SLC1_SYNC_RST [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PI_SLC1_SYNC_RST_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PI_SLC1_SYNC_RST_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_DMX0_PI_SLC1_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_PO_SLC1_FRZ [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_PO_SLC1_FRZ_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_PO_SLC1_FRZ_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_PO_SLC1_FRZ_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC1 :: REG_DGSEP_PI_SLC1_FRZ [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_PI_SLC1_FRZ_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_PI_SLC1_FRZ_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC1_REG_DGSEP_PI_SLC1_FRZ_DEFAULT 0x00000001

/***************************************************************************
 *REG_DGSEP_DMX0_PI_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX0_PI_SLC1_INT_WDATA :: REG_DGSEP_DMX0_PI_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX0_PO_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX0_PO_SLC1_INT_WDATA :: REG_DGSEP_DMX0_PO_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PI_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX1_PI_SLC1_INT_WDATA :: REG_DGSEP_DMX1_PI_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PO_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX1_PO_SLC1_INT_WDATA :: REG_DGSEP_DMX1_PO_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PI_SLC1_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX0_PI_SLC1_ERRP :: REG_DGSEP_S1_DMX0_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PI_SLC1_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX0_PI_SLC1_ERRP :: REG_DGSEP_S2_DMX0_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PO_SLC1_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX0_PO_SLC1_ERRP :: REG_DGSEP_S1_DMX0_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PO_SLC1_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX0_PO_SLC1_ERRP :: REG_DGSEP_S2_DMX0_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PI_SLC1_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX1_PI_SLC1_ERRP :: REG_DGSEP_S1_DMX1_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PI_SLC1_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX1_PI_SLC1_ERRP :: REG_DGSEP_S2_DMX1_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PO_SLC1_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX1_PO_SLC1_ERRP :: REG_DGSEP_S1_DMX1_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PO_SLC1_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX1_PO_SLC1_ERRP :: REG_DGSEP_S2_DMX1_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *DGSEPCTL_SLC2 - MDAC EQ Error Power Control Slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: reserved0 [31:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_reserved0_MASK       0xffc00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_reserved0_SHIFT      22

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_DMX1_PO_SLC2_BETA [21:19] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PO_SLC2_BETA_MASK 0x00380000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PO_SLC2_BETA_SHIFT 19
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PO_SLC2_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_DMX1_PO_SLC2_BYP [18:18] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PO_SLC2_BYP_MASK 0x00040000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PO_SLC2_BYP_SHIFT 18
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PO_SLC2_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_DMX1_PO_SLC2_SYNC_RST [17:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PO_SLC2_SYNC_RST_MASK 0x00020000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PO_SLC2_SYNC_RST_SHIFT 17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PO_SLC2_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_DMX1_PI_SLC2_BETA [16:14] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PI_SLC2_BETA_MASK 0x0001c000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PI_SLC2_BETA_SHIFT 14
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PI_SLC2_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_DMX1_PI_SLC2_BYP [13:13] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PI_SLC2_BYP_MASK 0x00002000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PI_SLC2_BYP_SHIFT 13
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PI_SLC2_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_DMX1_PI_SLC2_SYNC_RST [12:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PI_SLC2_SYNC_RST_MASK 0x00001000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PI_SLC2_SYNC_RST_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX1_PI_SLC2_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_DMX0_PO_SLC2_BETA [11:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PO_SLC2_BETA_MASK 0x00000e00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PO_SLC2_BETA_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PO_SLC2_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_DMX0_PO_SLC2_BYP [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PO_SLC2_BYP_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PO_SLC2_BYP_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PO_SLC2_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_DMX0_PO_SLC2_SYNC_RST [07:07] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PO_SLC2_SYNC_RST_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PO_SLC2_SYNC_RST_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PO_SLC2_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_DMX0_PI_SLC2_BETA [06:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PI_SLC2_BETA_MASK 0x00000070
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PI_SLC2_BETA_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PI_SLC2_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_DMX0_PI_SLC2_BYP [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PI_SLC2_BYP_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PI_SLC2_BYP_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PI_SLC2_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_DMX0_PI_SLC2_SYNC_RST [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PI_SLC2_SYNC_RST_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PI_SLC2_SYNC_RST_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_DMX0_PI_SLC2_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_PO_SLC2_FRZ [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_PO_SLC2_FRZ_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_PO_SLC2_FRZ_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_PO_SLC2_FRZ_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC2 :: REG_DGSEP_PI_SLC2_FRZ [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_PI_SLC2_FRZ_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_PI_SLC2_FRZ_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC2_REG_DGSEP_PI_SLC2_FRZ_DEFAULT 0x00000001

/***************************************************************************
 *REG_DGSEP_DMX0_PI_SLC2_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX0_PI_SLC2_INT_WDATA :: REG_DGSEP_DMX0_PI_SLC2_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC2_INT_WDATA_REG_DGSEP_DMX0_PI_SLC2_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC2_INT_WDATA_REG_DGSEP_DMX0_PI_SLC2_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC2_INT_WDATA_REG_DGSEP_DMX0_PI_SLC2_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX0_PO_SLC2_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX0_PO_SLC2_INT_WDATA :: REG_DGSEP_DMX0_PO_SLC2_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC2_INT_WDATA_REG_DGSEP_DMX0_PO_SLC2_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC2_INT_WDATA_REG_DGSEP_DMX0_PO_SLC2_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC2_INT_WDATA_REG_DGSEP_DMX0_PO_SLC2_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PI_SLC2_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX1_PI_SLC2_INT_WDATA :: REG_DGSEP_DMX1_PI_SLC2_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC2_INT_WDATA_REG_DGSEP_DMX1_PI_SLC2_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC2_INT_WDATA_REG_DGSEP_DMX1_PI_SLC2_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC2_INT_WDATA_REG_DGSEP_DMX1_PI_SLC2_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PO_SLC2_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX1_PO_SLC2_INT_WDATA :: REG_DGSEP_DMX1_PO_SLC2_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC2_INT_WDATA_REG_DGSEP_DMX1_PO_SLC2_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC2_INT_WDATA_REG_DGSEP_DMX1_PO_SLC2_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC2_INT_WDATA_REG_DGSEP_DMX1_PO_SLC2_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PI_SLC2_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX0_PI_SLC2_ERRP :: REG_DGSEP_S1_DMX0_PI_SLC2_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC2_ERRP_REG_DGSEP_S1_DMX0_PI_SLC2_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC2_ERRP_REG_DGSEP_S1_DMX0_PI_SLC2_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC2_ERRP_REG_DGSEP_S1_DMX0_PI_SLC2_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PI_SLC2_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX0_PI_SLC2_ERRP :: REG_DGSEP_S2_DMX0_PI_SLC2_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC2_ERRP_REG_DGSEP_S2_DMX0_PI_SLC2_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC2_ERRP_REG_DGSEP_S2_DMX0_PI_SLC2_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC2_ERRP_REG_DGSEP_S2_DMX0_PI_SLC2_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PO_SLC2_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX0_PO_SLC2_ERRP :: REG_DGSEP_S1_DMX0_PO_SLC2_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC2_ERRP_REG_DGSEP_S1_DMX0_PO_SLC2_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC2_ERRP_REG_DGSEP_S1_DMX0_PO_SLC2_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC2_ERRP_REG_DGSEP_S1_DMX0_PO_SLC2_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PO_SLC2_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX0_PO_SLC2_ERRP :: REG_DGSEP_S2_DMX0_PO_SLC2_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC2_ERRP_REG_DGSEP_S2_DMX0_PO_SLC2_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC2_ERRP_REG_DGSEP_S2_DMX0_PO_SLC2_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC2_ERRP_REG_DGSEP_S2_DMX0_PO_SLC2_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PI_SLC2_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX1_PI_SLC2_ERRP :: REG_DGSEP_S1_DMX1_PI_SLC2_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC2_ERRP_REG_DGSEP_S1_DMX1_PI_SLC2_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC2_ERRP_REG_DGSEP_S1_DMX1_PI_SLC2_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC2_ERRP_REG_DGSEP_S1_DMX1_PI_SLC2_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PI_SLC2_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX1_PI_SLC2_ERRP :: REG_DGSEP_S2_DMX1_PI_SLC2_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC2_ERRP_REG_DGSEP_S2_DMX1_PI_SLC2_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC2_ERRP_REG_DGSEP_S2_DMX1_PI_SLC2_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC2_ERRP_REG_DGSEP_S2_DMX1_PI_SLC2_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PO_SLC2_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX1_PO_SLC2_ERRP :: REG_DGSEP_S1_DMX1_PO_SLC2_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC2_ERRP_REG_DGSEP_S1_DMX1_PO_SLC2_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC2_ERRP_REG_DGSEP_S1_DMX1_PO_SLC2_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC2_ERRP_REG_DGSEP_S1_DMX1_PO_SLC2_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PO_SLC2_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX1_PO_SLC2_ERRP :: REG_DGSEP_S2_DMX1_PO_SLC2_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC2_ERRP_REG_DGSEP_S2_DMX1_PO_SLC2_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC2_ERRP_REG_DGSEP_S2_DMX1_PO_SLC2_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC2_ERRP_REG_DGSEP_S2_DMX1_PO_SLC2_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *DGSEPCTL_SLC3 - MDAC EQ Error Power Control Slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: reserved0 [31:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_reserved0_MASK       0xffc00000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_reserved0_SHIFT      22

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_DMX1_PO_SLC3_BETA [21:19] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PO_SLC3_BETA_MASK 0x00380000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PO_SLC3_BETA_SHIFT 19
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PO_SLC3_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_DMX1_PO_SLC3_BYP [18:18] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PO_SLC3_BYP_MASK 0x00040000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PO_SLC3_BYP_SHIFT 18
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PO_SLC3_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_DMX1_PO_SLC3_SYNC_RST [17:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PO_SLC3_SYNC_RST_MASK 0x00020000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PO_SLC3_SYNC_RST_SHIFT 17
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PO_SLC3_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_DMX1_PI_SLC3_BETA [16:14] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PI_SLC3_BETA_MASK 0x0001c000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PI_SLC3_BETA_SHIFT 14
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PI_SLC3_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_DMX1_PI_SLC3_BYP [13:13] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PI_SLC3_BYP_MASK 0x00002000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PI_SLC3_BYP_SHIFT 13
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PI_SLC3_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_DMX1_PI_SLC3_SYNC_RST [12:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PI_SLC3_SYNC_RST_MASK 0x00001000
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PI_SLC3_SYNC_RST_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX1_PI_SLC3_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_DMX0_PO_SLC3_BETA [11:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PO_SLC3_BETA_MASK 0x00000e00
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PO_SLC3_BETA_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PO_SLC3_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_DMX0_PO_SLC3_BYP [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PO_SLC3_BYP_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PO_SLC3_BYP_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PO_SLC3_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_DMX0_PO_SLC3_SYNC_RST [07:07] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PO_SLC3_SYNC_RST_MASK 0x00000080
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PO_SLC3_SYNC_RST_SHIFT 7
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PO_SLC3_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_DMX0_PI_SLC3_BETA [06:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PI_SLC3_BETA_MASK 0x00000070
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PI_SLC3_BETA_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PI_SLC3_BETA_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_DMX0_PI_SLC3_BYP [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PI_SLC3_BYP_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PI_SLC3_BYP_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PI_SLC3_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_DMX0_PI_SLC3_SYNC_RST [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PI_SLC3_SYNC_RST_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PI_SLC3_SYNC_RST_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_DMX0_PI_SLC3_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_PO_SLC3_FRZ [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_PO_SLC3_FRZ_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_PO_SLC3_FRZ_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_PO_SLC3_FRZ_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: DGSEPCTL_SLC3 :: REG_DGSEP_PI_SLC3_FRZ [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_PI_SLC3_FRZ_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_PI_SLC3_FRZ_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_DGSEPCTL_SLC3_REG_DGSEP_PI_SLC3_FRZ_DEFAULT 0x00000001

/***************************************************************************
 *REG_DGSEP_DMX0_PI_SLC3_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX0_PI_SLC3_INT_WDATA :: REG_DGSEP_DMX0_PI_SLC3_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC3_INT_WDATA_REG_DGSEP_DMX0_PI_SLC3_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC3_INT_WDATA_REG_DGSEP_DMX0_PI_SLC3_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PI_SLC3_INT_WDATA_REG_DGSEP_DMX0_PI_SLC3_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX0_PO_SLC3_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX0_PO_SLC3_INT_WDATA :: REG_DGSEP_DMX0_PO_SLC3_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC3_INT_WDATA_REG_DGSEP_DMX0_PO_SLC3_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC3_INT_WDATA_REG_DGSEP_DMX0_PO_SLC3_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX0_PO_SLC3_INT_WDATA_REG_DGSEP_DMX0_PO_SLC3_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PI_SLC3_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX1_PI_SLC3_INT_WDATA :: REG_DGSEP_DMX1_PI_SLC3_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC3_INT_WDATA_REG_DGSEP_DMX1_PI_SLC3_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC3_INT_WDATA_REG_DGSEP_DMX1_PI_SLC3_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PI_SLC3_INT_WDATA_REG_DGSEP_DMX1_PI_SLC3_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PO_SLC3_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_DMX1_PO_SLC3_INT_WDATA :: REG_DGSEP_DMX1_PO_SLC3_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC3_INT_WDATA_REG_DGSEP_DMX1_PO_SLC3_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC3_INT_WDATA_REG_DGSEP_DMX1_PO_SLC3_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_DMX1_PO_SLC3_INT_WDATA_REG_DGSEP_DMX1_PO_SLC3_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PI_SLC3_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX0_PI_SLC3_ERRP :: REG_DGSEP_S1_DMX0_PI_SLC3_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC3_ERRP_REG_DGSEP_S1_DMX0_PI_SLC3_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC3_ERRP_REG_DGSEP_S1_DMX0_PI_SLC3_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PI_SLC3_ERRP_REG_DGSEP_S1_DMX0_PI_SLC3_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PI_SLC3_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX0_PI_SLC3_ERRP :: REG_DGSEP_S2_DMX0_PI_SLC3_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC3_ERRP_REG_DGSEP_S2_DMX0_PI_SLC3_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC3_ERRP_REG_DGSEP_S2_DMX0_PI_SLC3_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PI_SLC3_ERRP_REG_DGSEP_S2_DMX0_PI_SLC3_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PO_SLC3_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX0_PO_SLC3_ERRP :: REG_DGSEP_S1_DMX0_PO_SLC3_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC3_ERRP_REG_DGSEP_S1_DMX0_PO_SLC3_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC3_ERRP_REG_DGSEP_S1_DMX0_PO_SLC3_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX0_PO_SLC3_ERRP_REG_DGSEP_S1_DMX0_PO_SLC3_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PO_SLC3_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX0_PO_SLC3_ERRP :: REG_DGSEP_S2_DMX0_PO_SLC3_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC3_ERRP_REG_DGSEP_S2_DMX0_PO_SLC3_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC3_ERRP_REG_DGSEP_S2_DMX0_PO_SLC3_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX0_PO_SLC3_ERRP_REG_DGSEP_S2_DMX0_PO_SLC3_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PI_SLC3_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX1_PI_SLC3_ERRP :: REG_DGSEP_S1_DMX1_PI_SLC3_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC3_ERRP_REG_DGSEP_S1_DMX1_PI_SLC3_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC3_ERRP_REG_DGSEP_S1_DMX1_PI_SLC3_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PI_SLC3_ERRP_REG_DGSEP_S1_DMX1_PI_SLC3_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PI_SLC3_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX1_PI_SLC3_ERRP :: REG_DGSEP_S2_DMX1_PI_SLC3_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC3_ERRP_REG_DGSEP_S2_DMX1_PI_SLC3_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC3_ERRP_REG_DGSEP_S2_DMX1_PI_SLC3_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PI_SLC3_ERRP_REG_DGSEP_S2_DMX1_PI_SLC3_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PO_SLC3_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S1_DMX1_PO_SLC3_ERRP :: REG_DGSEP_S1_DMX1_PO_SLC3_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC3_ERRP_REG_DGSEP_S1_DMX1_PO_SLC3_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC3_ERRP_REG_DGSEP_S1_DMX1_PO_SLC3_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S1_DMX1_PO_SLC3_ERRP_REG_DGSEP_S1_DMX1_PO_SLC3_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PO_SLC3_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_DGSEP_S2_DMX1_PO_SLC3_ERRP :: REG_DGSEP_S2_DMX1_PO_SLC3_ERRP [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC3_ERRP_REG_DGSEP_S2_DMX1_PO_SLC3_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC3_ERRP_REG_DGSEP_S2_DMX1_PO_SLC3_ERRP_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_DGSEP_S2_DMX1_PO_SLC3_ERRP_REG_DGSEP_S2_DMX1_PO_SLC3_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *AGCCTL2 - AGC Control 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: AGCCTL2 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL2_reserved0_MASK             0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL2_reserved0_SHIFT            8

/* AIF_WB_SAT_CORE0_0 :: AGCCTL2 :: REG_AGC_DZ_RANGE [07:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL2_REG_AGC_DZ_RANGE_MASK      0x000000fc
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL2_REG_AGC_DZ_RANGE_SHIFT     2
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL2_REG_AGC_DZ_RANGE_DEFAULT   0x00000008

/* AIF_WB_SAT_CORE0_0 :: AGCCTL2 :: REG_AGC_LOG2_BYP [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL2_REG_AGC_LOG2_BYP_MASK      0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL2_REG_AGC_LOG2_BYP_SHIFT     1
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL2_REG_AGC_LOG2_BYP_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE0_0 :: AGCCTL2 :: REG_AGC_LFSR_EN [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL2_REG_AGC_LFSR_EN_MASK       0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL2_REG_AGC_LFSR_EN_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL2_REG_AGC_LFSR_EN_DEFAULT    0x00000000

/***************************************************************************
 *AGCDECRATE - Decimate rate
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: AGCDECRATE :: reserved0 [31:11] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCDECRATE_reserved0_MASK          0xfffff800
#define BCHP_AIF_WB_SAT_CORE0_0_AGCDECRATE_reserved0_SHIFT         11

/* AIF_WB_SAT_CORE0_0 :: AGCDECRATE :: AGCDECRATE [10:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCDECRATE_AGCDECRATE_MASK         0x000007ff
#define BCHP_AIF_WB_SAT_CORE0_0_AGCDECRATE_AGCDECRATE_SHIFT        0
#define BCHP_AIF_WB_SAT_CORE0_0_AGCDECRATE_AGCDECRATE_DEFAULT      0x000007ff

/***************************************************************************
 *AGCCTL1 - AGC Control 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: AGCCTL1 :: reserved0 [31:27] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_reserved0_MASK             0xf8000000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_reserved0_SHIFT            27

/* AIF_WB_SAT_CORE0_0 :: AGCCTL1 :: REG_AGC_LA_FRZ [26:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LA_FRZ_MASK        0x04000000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LA_FRZ_SHIFT       26
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LA_FRZ_DEFAULT     0x00000001

/* AIF_WB_SAT_CORE0_0 :: AGCCTL1 :: REG_AGC_LA_BYP [25:25] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LA_BYP_MASK        0x02000000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LA_BYP_SHIFT       25
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LA_BYP_DEFAULT     0x00000000

/* AIF_WB_SAT_CORE0_0 :: AGCCTL1 :: REG_AGC_LA_BETA [24:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LA_BETA_MASK       0x01c00000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LA_BETA_SHIFT      22
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LA_BETA_DEFAULT    0x00000007

/* AIF_WB_SAT_CORE0_0 :: AGCCTL1 :: REG_AGC_LF_K1 [21:18] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LF_K1_MASK         0x003c0000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LF_K1_SHIFT        18
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LF_K1_DEFAULT      0x00000008

/* AIF_WB_SAT_CORE0_0 :: AGCCTL1 :: REG_AGC_LF_FRZ [17:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LF_FRZ_MASK        0x00020000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LF_FRZ_SHIFT       17
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_LF_FRZ_DEFAULT     0x00000001

/* AIF_WB_SAT_CORE0_0 :: AGCCTL1 :: REG_AGC_SYNC_RST [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_SYNC_RST_MASK      0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_SYNC_RST_SHIFT     16
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_SYNC_RST_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE0_0 :: AGCCTL1 :: REG_AGC_THR [15:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_THR_MASK           0x0000ffff
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_THR_SHIFT          0
#define BCHP_AIF_WB_SAT_CORE0_0_AGCCTL1_REG_AGC_THR_DEFAULT        0x0000d800

/***************************************************************************
 *AGCTHRA1 - AGC Threshold Adjust Control 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: AGCTHRA1 :: reserved0 [31:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_reserved0_MASK            0xfc000000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_reserved0_SHIFT           26

/* AIF_WB_SAT_CORE0_0 :: AGCTHRA1 :: REG_AGC_BLOCK_RANGE_CTRL [25:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_BLOCK_RANGE_CTRL_MASK 0x03000000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_BLOCK_RANGE_CTRL_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_BLOCK_RANGE_CTRL_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: AGCTHRA1 :: REG_AGC_CTRL_LA_FRZ [23:23] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LA_FRZ_MASK  0x00800000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LA_FRZ_SHIFT 23
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LA_FRZ_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: AGCTHRA1 :: REG_AGC_CTRL_LA_BYP [22:22] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LA_BYP_MASK  0x00400000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LA_BYP_SHIFT 22
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LA_BYP_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: AGCTHRA1 :: REG_AGC_CTRL_LA_BETA [21:19] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LA_BETA_MASK 0x00380000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LA_BETA_SHIFT 19
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LA_BETA_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: AGCTHRA1 :: REG_AGC_CTRL_LF_K1 [18:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LF_K1_MASK   0x00070000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LF_K1_SHIFT  16
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LF_K1_DEFAULT 0x00000007

/* AIF_WB_SAT_CORE0_0 :: AGCTHRA1 :: REG_AGC_CTRL_LF_FRZ [15:15] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LF_FRZ_MASK  0x00008000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LF_FRZ_SHIFT 15
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_LF_FRZ_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: AGCTHRA1 :: REG_AGC_CTRL_ABS_THR [14:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_ABS_THR_MASK 0x00007fff
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_ABS_THR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA1_REG_AGC_CTRL_ABS_THR_DEFAULT 0x00007d00

/***************************************************************************
 *REG_AGC_LF_INT_WDATA - Shift accumulator integrator write data (tc8.26)
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_AGC_LF_INT_WDATA :: REG_AGC_LF_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_DEFAULT 0xf0000000

/***************************************************************************
 *REG_AGC_LA_INT_WDATA - Leaky averager integrator write data (tc1.31)
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_AGC_LA_INT_WDATA :: REG_AGC_LA_INT_WDATA [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_AGC_CTRL_LF_INT_WDATA - Shift accumulator integrator write data (tc4.19)
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_AGC_CTRL_LF_INT_WDATA :: reserved0 [31:23] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_CTRL_LF_INT_WDATA_reserved0_MASK 0xff800000
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_CTRL_LF_INT_WDATA_reserved0_SHIFT 23

/* AIF_WB_SAT_CORE0_0 :: REG_AGC_CTRL_LF_INT_WDATA :: REG_AGC_CTRL_LF_INT_WDATA [22:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_CTRL_LF_INT_WDATA_REG_AGC_CTRL_LF_INT_WDATA_MASK 0x007fffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_CTRL_LF_INT_WDATA_REG_AGC_CTRL_LF_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_CTRL_LF_INT_WDATA_REG_AGC_CTRL_LF_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_AGC_CTRL_LA_INT_WDATA - Leaky averager integrator write data (tc1.20)
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_AGC_CTRL_LA_INT_WDATA :: reserved0 [31:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_CTRL_LA_INT_WDATA_reserved0_MASK 0xffe00000
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_CTRL_LA_INT_WDATA_reserved0_SHIFT 21

/* AIF_WB_SAT_CORE0_0 :: REG_AGC_CTRL_LA_INT_WDATA :: REG_AGC_CTRL_LA_INT_WDATA [20:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_MASK 0x001fffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *AGCTHRA2 - AGC Threshold Adjust Control 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: AGCTHRA2 :: reserved0 [31:31] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA2_reserved0_MASK            0x80000000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA2_reserved0_SHIFT           31

/* AIF_WB_SAT_CORE0_0 :: AGCTHRA2 :: REG_AGC_CTRL_LOWER_LIMIT [30:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA2_REG_AGC_CTRL_LOWER_LIMIT_MASK 0x7fff0000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA2_REG_AGC_CTRL_LOWER_LIMIT_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA2_REG_AGC_CTRL_LOWER_LIMIT_DEFAULT 0x00006400

/* AIF_WB_SAT_CORE0_0 :: AGCTHRA2 :: reserved_for_eco1 [15:15] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA2_reserved_for_eco1_MASK    0x00008000
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA2_reserved_for_eco1_SHIFT   15
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: AGCTHRA2 :: REG_AGC_CTRL_UPPER_LIMIT [14:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA2_REG_AGC_CTRL_UPPER_LIMIT_MASK 0x00007fff
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA2_REG_AGC_CTRL_UPPER_LIMIT_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_AGCTHRA2_REG_AGC_CTRL_UPPER_LIMIT_DEFAULT 0x00002400

/***************************************************************************
 *NRNOTCHCTL - NR NOTCH Control
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL :: reserved0 [31:06] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_reserved0_MASK          0xffffffc0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_reserved0_SHIFT         6

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL :: REG_NR_DCO_MUX_SEL [05:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_DCO_MUX_SEL_MASK 0x00000030
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_DCO_MUX_SEL_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_DCO_MUX_SEL_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX1_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX0 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX0_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX0_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX1 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX1_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX1_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX1_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX0 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX0_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX0_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCTHR - NR AGC Threshold Control
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRAGCTHR :: reserved0 [31:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCTHR_reserved0_MASK            0xffe00000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCTHR_reserved0_SHIFT           21

/* AIF_WB_SAT_CORE0_0 :: NRAGCTHR :: REG_NR_AGC_USE_THR_OFFSET [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCTHR_REG_NR_AGC_USE_THR_OFFSET_MASK 0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCTHR_REG_NR_AGC_USE_THR_OFFSET_SHIFT 20
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCTHR_REG_NR_AGC_USE_THR_OFFSET_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCTHR :: reserved_for_eco1 [19:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCTHR_reserved_for_eco1_MASK    0x000e0000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCTHR_reserved_for_eco1_SHIFT   17
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCTHR_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCTHR :: REG_NR_AGC_THR [16:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCTHR_REG_NR_AGC_THR_MASK       0x0001ffff
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCTHR_REG_NR_AGC_THR_SHIFT      0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCTHR_REG_NR_AGC_THR_DEFAULT    0x00000000

/***************************************************************************
 *NRDCOCTL_PI_SLC0 - NR DCO Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_reserved0_MASK    0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_reserved0_SHIFT   8

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_BETA_PI_SLC0 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_REG_NR_DCO_BETA_PI_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_REG_NR_DCO_BETA_PI_SLC0_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_REG_NR_DCO_BETA_PI_SLC0_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_FRZ_PI_SLC0 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_REG_NR_DCO_FRZ_PI_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_REG_NR_DCO_FRZ_PI_SLC0_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_REG_NR_DCO_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_BYP_PI_SLC0 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_REG_NR_DCO_BYP_PI_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_REG_NR_DCO_BYP_PI_SLC0_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_REG_NR_DCO_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_RST_PI_SLC0 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_REG_NR_DCO_RST_PI_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_REG_NR_DCO_RST_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC0_REG_NR_DCO_RST_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PI_SLC0 - DCO integrator write data for Ping Lane of Slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_DCO_INT_WDATA_PI_SLC0 :: REG_NR_DCO_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC0_REG_NR_DCO_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC0_REG_NR_DCO_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC0_REG_NR_DCO_INT_WDATA_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PO_SLC0 - NR DCO Control Pong Lane Slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_reserved0_MASK    0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_reserved0_SHIFT   8

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_BETA_PO_SLC0 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_REG_NR_DCO_BETA_PO_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_REG_NR_DCO_BETA_PO_SLC0_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_REG_NR_DCO_BETA_PO_SLC0_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_FRZ_PO_SLC0 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_REG_NR_DCO_FRZ_PO_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_REG_NR_DCO_FRZ_PO_SLC0_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_REG_NR_DCO_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_BYP_PO_SLC0 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_REG_NR_DCO_BYP_PO_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_REG_NR_DCO_BYP_PO_SLC0_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_REG_NR_DCO_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_RST_PO_SLC0 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_REG_NR_DCO_RST_PO_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_REG_NR_DCO_RST_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC0_REG_NR_DCO_RST_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PO_SLC0 - DCO integrator write data for Ping Lane of Slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_DCO_INT_WDATA_PO_SLC0 :: REG_NR_DCO_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC0_REG_NR_DCO_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC0_REG_NR_DCO_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC0_REG_NR_DCO_INT_WDATA_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PI_SLC1 - NR DCO Control Ping Lane Slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC1 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_reserved0_MASK    0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_reserved0_SHIFT   8

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC1 :: REG_NR_DCO_BETA_PI_SLC1 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_REG_NR_DCO_BETA_PI_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_REG_NR_DCO_BETA_PI_SLC1_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_REG_NR_DCO_BETA_PI_SLC1_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC1 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC1 :: REG_NR_DCO_FRZ_PI_SLC1 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_REG_NR_DCO_FRZ_PI_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_REG_NR_DCO_FRZ_PI_SLC1_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_REG_NR_DCO_FRZ_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC1 :: REG_NR_DCO_BYP_PI_SLC1 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_REG_NR_DCO_BYP_PI_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_REG_NR_DCO_BYP_PI_SLC1_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_REG_NR_DCO_BYP_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC1 :: REG_NR_DCO_RST_PI_SLC1 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_REG_NR_DCO_RST_PI_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_REG_NR_DCO_RST_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC1_REG_NR_DCO_RST_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PI_SLC1 - DCO integrator write data for Ping Lane of Slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_DCO_INT_WDATA_PI_SLC1 :: REG_NR_DCO_INT_WDATA_PI_SLC1 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC1_REG_NR_DCO_INT_WDATA_PI_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC1_REG_NR_DCO_INT_WDATA_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC1_REG_NR_DCO_INT_WDATA_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PO_SLC1 - NR DCO Control Pong Lane Slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC1 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_reserved0_MASK    0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_reserved0_SHIFT   8

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC1 :: REG_NR_DCO_BETA_PO_SLC1 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_REG_NR_DCO_BETA_PO_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_REG_NR_DCO_BETA_PO_SLC1_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_REG_NR_DCO_BETA_PO_SLC1_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC1 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC1 :: REG_NR_DCO_FRZ_PO_SLC1 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_REG_NR_DCO_FRZ_PO_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_REG_NR_DCO_FRZ_PO_SLC1_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_REG_NR_DCO_FRZ_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC1 :: REG_NR_DCO_BYP_PO_SLC1 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_REG_NR_DCO_BYP_PO_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_REG_NR_DCO_BYP_PO_SLC1_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_REG_NR_DCO_BYP_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC1 :: REG_NR_DCO_RST_PO_SLC1 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_REG_NR_DCO_RST_PO_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_REG_NR_DCO_RST_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC1_REG_NR_DCO_RST_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PO_SLC1 - DCO integrator write data for Ping Lane of Slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_DCO_INT_WDATA_PO_SLC1 :: REG_NR_DCO_INT_WDATA_PO_SLC1 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC1_REG_NR_DCO_INT_WDATA_PO_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC1_REG_NR_DCO_INT_WDATA_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC1_REG_NR_DCO_INT_WDATA_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PI_SLC2 - NR DCO Control Ping Lane Slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC2 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_reserved0_MASK    0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_reserved0_SHIFT   8

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC2 :: REG_NR_DCO_BETA_PI_SLC2 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_REG_NR_DCO_BETA_PI_SLC2_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_REG_NR_DCO_BETA_PI_SLC2_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_REG_NR_DCO_BETA_PI_SLC2_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC2 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC2 :: REG_NR_DCO_FRZ_PI_SLC2 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_REG_NR_DCO_FRZ_PI_SLC2_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_REG_NR_DCO_FRZ_PI_SLC2_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_REG_NR_DCO_FRZ_PI_SLC2_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC2 :: REG_NR_DCO_BYP_PI_SLC2 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_REG_NR_DCO_BYP_PI_SLC2_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_REG_NR_DCO_BYP_PI_SLC2_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_REG_NR_DCO_BYP_PI_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC2 :: REG_NR_DCO_RST_PI_SLC2 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_REG_NR_DCO_RST_PI_SLC2_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_REG_NR_DCO_RST_PI_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC2_REG_NR_DCO_RST_PI_SLC2_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PI_SLC2 - DCO integrator write data for Ping Lane of Slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_DCO_INT_WDATA_PI_SLC2 :: REG_NR_DCO_INT_WDATA_PI_SLC2 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC2_REG_NR_DCO_INT_WDATA_PI_SLC2_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC2_REG_NR_DCO_INT_WDATA_PI_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC2_REG_NR_DCO_INT_WDATA_PI_SLC2_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PO_SLC2 - NR DCO Control Pong Lane Slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC2 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_reserved0_MASK    0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_reserved0_SHIFT   8

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC2 :: REG_NR_DCO_BETA_PO_SLC2 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_REG_NR_DCO_BETA_PO_SLC2_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_REG_NR_DCO_BETA_PO_SLC2_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_REG_NR_DCO_BETA_PO_SLC2_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC2 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC2 :: REG_NR_DCO_FRZ_PO_SLC2 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_REG_NR_DCO_FRZ_PO_SLC2_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_REG_NR_DCO_FRZ_PO_SLC2_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_REG_NR_DCO_FRZ_PO_SLC2_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC2 :: REG_NR_DCO_BYP_PO_SLC2 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_REG_NR_DCO_BYP_PO_SLC2_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_REG_NR_DCO_BYP_PO_SLC2_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_REG_NR_DCO_BYP_PO_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC2 :: REG_NR_DCO_RST_PO_SLC2 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_REG_NR_DCO_RST_PO_SLC2_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_REG_NR_DCO_RST_PO_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC2_REG_NR_DCO_RST_PO_SLC2_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PO_SLC2 - DCO integrator write data for Ping Lane of Slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_DCO_INT_WDATA_PO_SLC2 :: REG_NR_DCO_INT_WDATA_PO_SLC2 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC2_REG_NR_DCO_INT_WDATA_PO_SLC2_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC2_REG_NR_DCO_INT_WDATA_PO_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC2_REG_NR_DCO_INT_WDATA_PO_SLC2_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PI_SLC3 - NR DCO Control Ping Lane Slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC3 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_reserved0_MASK    0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_reserved0_SHIFT   8

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC3 :: REG_NR_DCO_BETA_PI_SLC3 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_REG_NR_DCO_BETA_PI_SLC3_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_REG_NR_DCO_BETA_PI_SLC3_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_REG_NR_DCO_BETA_PI_SLC3_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC3 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC3 :: REG_NR_DCO_FRZ_PI_SLC3 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_REG_NR_DCO_FRZ_PI_SLC3_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_REG_NR_DCO_FRZ_PI_SLC3_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_REG_NR_DCO_FRZ_PI_SLC3_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC3 :: REG_NR_DCO_BYP_PI_SLC3 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_REG_NR_DCO_BYP_PI_SLC3_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_REG_NR_DCO_BYP_PI_SLC3_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_REG_NR_DCO_BYP_PI_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PI_SLC3 :: REG_NR_DCO_RST_PI_SLC3 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_REG_NR_DCO_RST_PI_SLC3_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_REG_NR_DCO_RST_PI_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PI_SLC3_REG_NR_DCO_RST_PI_SLC3_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PI_SLC3 - DCO integrator write data for Ping Lane of Slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_DCO_INT_WDATA_PI_SLC3 :: REG_NR_DCO_INT_WDATA_PI_SLC3 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC3_REG_NR_DCO_INT_WDATA_PI_SLC3_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC3_REG_NR_DCO_INT_WDATA_PI_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PI_SLC3_REG_NR_DCO_INT_WDATA_PI_SLC3_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PO_SLC3 - NR DCO Control Pong Lane Slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC3 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_reserved0_MASK    0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_reserved0_SHIFT   8

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC3 :: REG_NR_DCO_BETA_PO_SLC3 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_REG_NR_DCO_BETA_PO_SLC3_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_REG_NR_DCO_BETA_PO_SLC3_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_REG_NR_DCO_BETA_PO_SLC3_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC3 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC3 :: REG_NR_DCO_FRZ_PO_SLC3 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_REG_NR_DCO_FRZ_PO_SLC3_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_REG_NR_DCO_FRZ_PO_SLC3_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_REG_NR_DCO_FRZ_PO_SLC3_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC3 :: REG_NR_DCO_BYP_PO_SLC3 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_REG_NR_DCO_BYP_PO_SLC3_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_REG_NR_DCO_BYP_PO_SLC3_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_REG_NR_DCO_BYP_PO_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_PO_SLC3 :: REG_NR_DCO_RST_PO_SLC3 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_REG_NR_DCO_RST_PO_SLC3_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_REG_NR_DCO_RST_PO_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_PO_SLC3_REG_NR_DCO_RST_PO_SLC3_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PO_SLC3 - DCO integrator write data for Ping Lane of Slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_DCO_INT_WDATA_PO_SLC3 :: REG_NR_DCO_INT_WDATA_PO_SLC3 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC3_REG_NR_DCO_INT_WDATA_PO_SLC3_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC3_REG_NR_DCO_INT_WDATA_PO_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_PO_SLC3_REG_NR_DCO_INT_WDATA_PO_SLC3_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PI_SLC0 - NR NOTCH Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_reserved0_MASK  0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_reserved0_SHIFT 8

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_BETA_PI_SLC0 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BETA_PI_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BETA_PI_SLC0_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BETA_PI_SLC0_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_FRZ_PI_SLC0 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_FRZ_PI_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_FRZ_PI_SLC0_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_BYP_PI_SLC0 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BYP_PI_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BYP_PI_SLC0_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_RST_PI_SLC0 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_RST_PI_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_RST_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_RST_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PI_SLC0 - DCO integrator write data for Ping Lane of Slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_NOTCH_INT_WDATA_PI_SLC0 :: REG_NR_NOTCH_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PO_SLC0 - NR NOTCH Control Pong Lane Slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_reserved0_MASK  0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_reserved0_SHIFT 8

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_BETA_PO_SLC0 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BETA_PO_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BETA_PO_SLC0_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BETA_PO_SLC0_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_FRZ_PO_SLC0 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_FRZ_PO_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_FRZ_PO_SLC0_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_BYP_PO_SLC0 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BYP_PO_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BYP_PO_SLC0_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_RST_PO_SLC0 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_RST_PO_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_RST_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_RST_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PO_SLC0 - DCO integrator write data for Ping Lane of Slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_NOTCH_INT_WDATA_PO_SLC0 :: REG_NR_NOTCH_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PI_SLC1 - NR NOTCH Control Ping Lane Slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC1 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_reserved0_MASK  0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_reserved0_SHIFT 8

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC1 :: REG_NR_NOTCH_BETA_PI_SLC1 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BETA_PI_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BETA_PI_SLC1_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BETA_PI_SLC1_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC1 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC1 :: REG_NR_NOTCH_FRZ_PI_SLC1 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_FRZ_PI_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_FRZ_PI_SLC1_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_FRZ_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC1 :: REG_NR_NOTCH_BYP_PI_SLC1 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BYP_PI_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BYP_PI_SLC1_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BYP_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC1 :: REG_NR_NOTCH_RST_PI_SLC1 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_RST_PI_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_RST_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_RST_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PI_SLC1 - DCO integrator write data for Ping Lane of Slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_NOTCH_INT_WDATA_PI_SLC1 :: REG_NR_NOTCH_INT_WDATA_PI_SLC1 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC1_REG_NR_NOTCH_INT_WDATA_PI_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC1_REG_NR_NOTCH_INT_WDATA_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC1_REG_NR_NOTCH_INT_WDATA_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PO_SLC1 - NR NOTCH Control Pong Lane Slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC1 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_reserved0_MASK  0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_reserved0_SHIFT 8

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC1 :: REG_NR_NOTCH_BETA_PO_SLC1 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BETA_PO_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BETA_PO_SLC1_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BETA_PO_SLC1_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC1 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC1 :: REG_NR_NOTCH_FRZ_PO_SLC1 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_FRZ_PO_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_FRZ_PO_SLC1_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_FRZ_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC1 :: REG_NR_NOTCH_BYP_PO_SLC1 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BYP_PO_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BYP_PO_SLC1_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BYP_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC1 :: REG_NR_NOTCH_RST_PO_SLC1 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_RST_PO_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_RST_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_RST_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PO_SLC1 - DCO integrator write data for Ping Lane of Slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_NOTCH_INT_WDATA_PO_SLC1 :: REG_NR_NOTCH_INT_WDATA_PO_SLC1 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC1_REG_NR_NOTCH_INT_WDATA_PO_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC1_REG_NR_NOTCH_INT_WDATA_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC1_REG_NR_NOTCH_INT_WDATA_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PI_SLC2 - NR NOTCH Control Ping Lane Slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC2 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_reserved0_MASK  0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_reserved0_SHIFT 8

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC2 :: REG_NR_NOTCH_BETA_PI_SLC2 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_REG_NR_NOTCH_BETA_PI_SLC2_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_REG_NR_NOTCH_BETA_PI_SLC2_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_REG_NR_NOTCH_BETA_PI_SLC2_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC2 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC2 :: REG_NR_NOTCH_FRZ_PI_SLC2 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_REG_NR_NOTCH_FRZ_PI_SLC2_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_REG_NR_NOTCH_FRZ_PI_SLC2_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_REG_NR_NOTCH_FRZ_PI_SLC2_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC2 :: REG_NR_NOTCH_BYP_PI_SLC2 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_REG_NR_NOTCH_BYP_PI_SLC2_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_REG_NR_NOTCH_BYP_PI_SLC2_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_REG_NR_NOTCH_BYP_PI_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC2 :: REG_NR_NOTCH_RST_PI_SLC2 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_REG_NR_NOTCH_RST_PI_SLC2_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_REG_NR_NOTCH_RST_PI_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC2_REG_NR_NOTCH_RST_PI_SLC2_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PI_SLC2 - DCO integrator write data for Ping Lane of Slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_NOTCH_INT_WDATA_PI_SLC2 :: REG_NR_NOTCH_INT_WDATA_PI_SLC2 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC2_REG_NR_NOTCH_INT_WDATA_PI_SLC2_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC2_REG_NR_NOTCH_INT_WDATA_PI_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC2_REG_NR_NOTCH_INT_WDATA_PI_SLC2_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PO_SLC2 - NR NOTCH Control Pong Lane Slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC2 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_reserved0_MASK  0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_reserved0_SHIFT 8

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC2 :: REG_NR_NOTCH_BETA_PO_SLC2 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_REG_NR_NOTCH_BETA_PO_SLC2_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_REG_NR_NOTCH_BETA_PO_SLC2_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_REG_NR_NOTCH_BETA_PO_SLC2_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC2 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC2 :: REG_NR_NOTCH_FRZ_PO_SLC2 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_REG_NR_NOTCH_FRZ_PO_SLC2_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_REG_NR_NOTCH_FRZ_PO_SLC2_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_REG_NR_NOTCH_FRZ_PO_SLC2_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC2 :: REG_NR_NOTCH_BYP_PO_SLC2 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_REG_NR_NOTCH_BYP_PO_SLC2_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_REG_NR_NOTCH_BYP_PO_SLC2_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_REG_NR_NOTCH_BYP_PO_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC2 :: REG_NR_NOTCH_RST_PO_SLC2 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_REG_NR_NOTCH_RST_PO_SLC2_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_REG_NR_NOTCH_RST_PO_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC2_REG_NR_NOTCH_RST_PO_SLC2_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PO_SLC2 - DCO integrator write data for Ping Lane of Slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_NOTCH_INT_WDATA_PO_SLC2 :: REG_NR_NOTCH_INT_WDATA_PO_SLC2 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC2_REG_NR_NOTCH_INT_WDATA_PO_SLC2_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC2_REG_NR_NOTCH_INT_WDATA_PO_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC2_REG_NR_NOTCH_INT_WDATA_PO_SLC2_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PI_SLC3 - NR NOTCH Control Ping Lane Slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC3 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_reserved0_MASK  0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_reserved0_SHIFT 8

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC3 :: REG_NR_NOTCH_BETA_PI_SLC3 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_REG_NR_NOTCH_BETA_PI_SLC3_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_REG_NR_NOTCH_BETA_PI_SLC3_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_REG_NR_NOTCH_BETA_PI_SLC3_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC3 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC3 :: REG_NR_NOTCH_FRZ_PI_SLC3 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_REG_NR_NOTCH_FRZ_PI_SLC3_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_REG_NR_NOTCH_FRZ_PI_SLC3_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_REG_NR_NOTCH_FRZ_PI_SLC3_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC3 :: REG_NR_NOTCH_BYP_PI_SLC3 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_REG_NR_NOTCH_BYP_PI_SLC3_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_REG_NR_NOTCH_BYP_PI_SLC3_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_REG_NR_NOTCH_BYP_PI_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PI_SLC3 :: REG_NR_NOTCH_RST_PI_SLC3 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_REG_NR_NOTCH_RST_PI_SLC3_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_REG_NR_NOTCH_RST_PI_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PI_SLC3_REG_NR_NOTCH_RST_PI_SLC3_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PI_SLC3 - DCO integrator write data for Ping Lane of Slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_NOTCH_INT_WDATA_PI_SLC3 :: REG_NR_NOTCH_INT_WDATA_PI_SLC3 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC3_REG_NR_NOTCH_INT_WDATA_PI_SLC3_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC3_REG_NR_NOTCH_INT_WDATA_PI_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PI_SLC3_REG_NR_NOTCH_INT_WDATA_PI_SLC3_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PO_SLC3 - NR NOTCH Control Pong Lane Slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC3 :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_reserved0_MASK  0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_reserved0_SHIFT 8

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC3 :: REG_NR_NOTCH_BETA_PO_SLC3 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_REG_NR_NOTCH_BETA_PO_SLC3_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_REG_NR_NOTCH_BETA_PO_SLC3_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_REG_NR_NOTCH_BETA_PO_SLC3_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC3 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC3 :: REG_NR_NOTCH_FRZ_PO_SLC3 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_REG_NR_NOTCH_FRZ_PO_SLC3_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_REG_NR_NOTCH_FRZ_PO_SLC3_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_REG_NR_NOTCH_FRZ_PO_SLC3_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC3 :: REG_NR_NOTCH_BYP_PO_SLC3 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_REG_NR_NOTCH_BYP_PO_SLC3_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_REG_NR_NOTCH_BYP_PO_SLC3_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_REG_NR_NOTCH_BYP_PO_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRNOTCHCTL_PO_SLC3 :: REG_NR_NOTCH_RST_PO_SLC3 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_REG_NR_NOTCH_RST_PO_SLC3_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_REG_NR_NOTCH_RST_PO_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRNOTCHCTL_PO_SLC3_REG_NR_NOTCH_RST_PO_SLC3_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PO_SLC3 - DCO integrator write data for Ping Lane of Slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_NOTCH_INT_WDATA_PO_SLC3 :: REG_NR_NOTCH_INT_WDATA_PO_SLC3 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC3_REG_NR_NOTCH_INT_WDATA_PO_SLC3_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC3_REG_NR_NOTCH_INT_WDATA_PO_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_NOTCH_INT_WDATA_PO_SLC3_REG_NR_NOTCH_INT_WDATA_PO_SLC3_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_THR - NR DCO Control AGC Threshold
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_THR :: reserved0 [31:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_reserved0_MASK        0xffffff00
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_reserved0_SHIFT       8

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_THR :: REG_NR_DCO_BETA_THR [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_REG_NR_DCO_BETA_THR_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_REG_NR_DCO_BETA_THR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_REG_NR_DCO_BETA_THR_DEFAULT 0x00000003

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_THR :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_THR :: REG_NR_DCO_FRZ_THR [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_REG_NR_DCO_FRZ_THR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_REG_NR_DCO_FRZ_THR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_REG_NR_DCO_FRZ_THR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_THR :: REG_NR_DCO_BYP_THR [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_REG_NR_DCO_BYP_THR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_REG_NR_DCO_BYP_THR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_REG_NR_DCO_BYP_THR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRDCOCTL_THR :: REG_NR_DCO_RST_THR [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_REG_NR_DCO_RST_THR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_REG_NR_DCO_RST_THR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRDCOCTL_THR_REG_NR_DCO_RST_THR_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_THR - DCO integrator write data for AGC threshold DCO
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_DCO_INT_WDATA_THR :: REG_NR_DCO_INT_WDATA_THR [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_THR_REG_NR_DCO_INT_WDATA_THR_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_THR_REG_NR_DCO_INT_WDATA_THR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_DCO_INT_WDATA_THR_REG_NR_DCO_INT_WDATA_THR_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PI_SLC0 - NR AGC Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: reserved0 [31:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved0_MASK    0xfc000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved0_SHIFT   26

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LA_BETA_PI_SLC0 [25:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BETA_PI_SLC0_MASK 0x03000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BETA_PI_SLC0_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BETA_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LA_FRZ_PI_SLC0 [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_FRZ_PI_SLC0_MASK 0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_FRZ_PI_SLC0_SHIFT 20
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: reserved_for_eco2 [19:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco2_MASK 0x000e0000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_FIX_DEC_EN_PI_SLC0 [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_EN_PI_SLC0_MASK 0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_EN_PI_SLC0_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_EN_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_FIX_DEC_PI_SLC0 [14:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_PI_SLC0_MASK 0x00007000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_PI_SLC0_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_NEG_LF_K1_PI_SLC0 [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_NEG_LF_K1_PI_SLC0_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_NEG_LF_K1_PI_SLC0_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_NEG_LF_K1_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LF_K1_PI_SLC0 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_K1_PI_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_K1_PI_SLC0_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_K1_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LF_FRZ_PI_SLC0 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_FRZ_PI_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_FRZ_PI_SLC0_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_BYP_PI_SLC0 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_BYP_PI_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_BYP_PI_SLC0_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_SYNC_RST_PI_SLC0 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_SYNC_RST_PI_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_SYNC_RST_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC0_REG_NR_AGC_SYNC_RST_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PI_SLC0 - AGC Loop filter integrator write data (tc0.54) for lane 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC0 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PI_SLC0 - AGC Leaky averager integrator write data (tc1.29) for lane 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC0 :: reserved0 [31:30] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_reserved0_MASK 0xc0000000
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_reserved0_SHIFT 30

/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC0 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC0 [29:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_MASK 0x3fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PO_SLC0 - NR AGC Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: reserved0 [31:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved0_MASK    0xfc000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved0_SHIFT   26

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LA_BETA_PO_SLC0 [25:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BETA_PO_SLC0_MASK 0x03000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BETA_PO_SLC0_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BETA_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LA_FRZ_PO_SLC0 [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_FRZ_PO_SLC0_MASK 0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_FRZ_PO_SLC0_SHIFT 20
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: reserved_for_eco2 [19:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco2_MASK 0x000e0000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_FIX_DEC_EN_PO_SLC0 [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_EN_PO_SLC0_MASK 0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_EN_PO_SLC0_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_EN_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_FIX_DEC_PO_SLC0 [14:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_PO_SLC0_MASK 0x00007000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_PO_SLC0_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_NEG_LF_K1_PO_SLC0 [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_NEG_LF_K1_PO_SLC0_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_NEG_LF_K1_PO_SLC0_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_NEG_LF_K1_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LF_K1_PO_SLC0 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_K1_PO_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_K1_PO_SLC0_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_K1_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LF_FRZ_PO_SLC0 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_FRZ_PO_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_FRZ_PO_SLC0_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_BYP_PO_SLC0 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_BYP_PO_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_BYP_PO_SLC0_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_SYNC_RST_PO_SLC0 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_SYNC_RST_PO_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_SYNC_RST_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC0_REG_NR_AGC_SYNC_RST_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PO_SLC0 - AGC Loop filter integrator write data (tc0.54) for lane 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC0 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PO_SLC0 - AGC Leaky averager integrator write data (tc1.29) for lane 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC0 :: reserved0 [31:30] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_reserved0_MASK 0xc0000000
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_reserved0_SHIFT 30

/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC0 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC0 [29:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_MASK 0x3fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PI_SLC1 - NR AGC Control Ping Lane Slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: reserved0 [31:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved0_MASK    0xfc000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved0_SHIFT   26

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LA_BETA_PI_SLC1 [25:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BETA_PI_SLC1_MASK 0x03000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BETA_PI_SLC1_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BETA_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LA_FRZ_PI_SLC1 [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_FRZ_PI_SLC1_MASK 0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_FRZ_PI_SLC1_SHIFT 20
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_FRZ_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: reserved_for_eco2 [19:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco2_MASK 0x000e0000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_FIX_DEC_EN_PI_SLC1 [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_EN_PI_SLC1_MASK 0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_EN_PI_SLC1_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_EN_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_FIX_DEC_PI_SLC1 [14:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_PI_SLC1_MASK 0x00007000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_PI_SLC1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_NEG_LF_K1_PI_SLC1 [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_NEG_LF_K1_PI_SLC1_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_NEG_LF_K1_PI_SLC1_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_NEG_LF_K1_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LF_K1_PI_SLC1 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_K1_PI_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_K1_PI_SLC1_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_K1_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LF_FRZ_PI_SLC1 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_FRZ_PI_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_FRZ_PI_SLC1_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_FRZ_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_BYP_PI_SLC1 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_BYP_PI_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_BYP_PI_SLC1_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_BYP_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_SYNC_RST_PI_SLC1 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_SYNC_RST_PI_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_SYNC_RST_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC1_REG_NR_AGC_SYNC_RST_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PI_SLC1 - AGC Loop filter integrator write data (tc0.54) for lane 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC1 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC1 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PI_SLC1 - AGC Leaky averager integrator write data (tc1.29) for lane 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC1 :: reserved0 [31:30] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_reserved0_MASK 0xc0000000
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_reserved0_SHIFT 30

/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC1 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC1 [29:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_MASK 0x3fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PO_SLC1 - NR AGC Control Ping Lane Slice 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: reserved0 [31:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved0_MASK    0xfc000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved0_SHIFT   26

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LA_BETA_PO_SLC1 [25:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BETA_PO_SLC1_MASK 0x03000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BETA_PO_SLC1_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BETA_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LA_FRZ_PO_SLC1 [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_FRZ_PO_SLC1_MASK 0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_FRZ_PO_SLC1_SHIFT 20
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_FRZ_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: reserved_for_eco2 [19:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco2_MASK 0x000e0000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_FIX_DEC_EN_PO_SLC1 [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_EN_PO_SLC1_MASK 0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_EN_PO_SLC1_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_EN_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_FIX_DEC_PO_SLC1 [14:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_PO_SLC1_MASK 0x00007000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_PO_SLC1_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_NEG_LF_K1_PO_SLC1 [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_NEG_LF_K1_PO_SLC1_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_NEG_LF_K1_PO_SLC1_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_NEG_LF_K1_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LF_K1_PO_SLC1 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_K1_PO_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_K1_PO_SLC1_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_K1_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LF_FRZ_PO_SLC1 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_FRZ_PO_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_FRZ_PO_SLC1_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_FRZ_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_BYP_PO_SLC1 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_BYP_PO_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_BYP_PO_SLC1_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_BYP_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_SYNC_RST_PO_SLC1 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_SYNC_RST_PO_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_SYNC_RST_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC1_REG_NR_AGC_SYNC_RST_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PO_SLC1 - AGC Loop filter integrator write data (tc0.54) for lane 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC1 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC1 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PO_SLC1 - AGC Leaky averager integrator write data (tc1.29) for lane 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC1 :: reserved0 [31:30] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_reserved0_MASK 0xc0000000
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_reserved0_SHIFT 30

/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC1 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC1 [29:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_MASK 0x3fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PI_SLC2 - NR AGC Control Ping Lane Slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: reserved0 [31:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved0_MASK    0xfc000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved0_SHIFT   26

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: REG_NR_AGC_LA_BETA_PI_SLC2 [25:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_LA_BETA_PI_SLC2_MASK 0x03000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_LA_BETA_PI_SLC2_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_LA_BETA_PI_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: REG_NR_AGC_LA_FRZ_PI_SLC2 [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_LA_FRZ_PI_SLC2_MASK 0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_LA_FRZ_PI_SLC2_SHIFT 20
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_LA_FRZ_PI_SLC2_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: reserved_for_eco2 [19:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco2_MASK 0x000e0000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: REG_NR_AGC_FIX_DEC_EN_PI_SLC2 [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_FIX_DEC_EN_PI_SLC2_MASK 0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_FIX_DEC_EN_PI_SLC2_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_FIX_DEC_EN_PI_SLC2_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: REG_NR_AGC_FIX_DEC_PI_SLC2 [14:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_FIX_DEC_PI_SLC2_MASK 0x00007000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_FIX_DEC_PI_SLC2_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_FIX_DEC_PI_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: REG_NR_AGC_NEG_LF_K1_PI_SLC2 [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_NEG_LF_K1_PI_SLC2_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_NEG_LF_K1_PI_SLC2_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_NEG_LF_K1_PI_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: REG_NR_AGC_LF_K1_PI_SLC2 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_LF_K1_PI_SLC2_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_LF_K1_PI_SLC2_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_LF_K1_PI_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: REG_NR_AGC_LF_FRZ_PI_SLC2 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_LF_FRZ_PI_SLC2_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_LF_FRZ_PI_SLC2_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_LF_FRZ_PI_SLC2_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: REG_NR_AGC_BYP_PI_SLC2 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_BYP_PI_SLC2_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_BYP_PI_SLC2_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_BYP_PI_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC2 :: REG_NR_AGC_SYNC_RST_PI_SLC2 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_SYNC_RST_PI_SLC2_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_SYNC_RST_PI_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC2_REG_NR_AGC_SYNC_RST_PI_SLC2_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PI_SLC2 - AGC Loop filter integrator write data (tc0.54) for lane 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC2 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC2 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC2_REG_NR_AGC_LF_INT_WDATA_PI_SLC2_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC2_REG_NR_AGC_LF_INT_WDATA_PI_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC2_REG_NR_AGC_LF_INT_WDATA_PI_SLC2_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PI_SLC2 - AGC Leaky averager integrator write data (tc1.29) for lane 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC2 :: reserved0 [31:30] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC2_reserved0_MASK 0xc0000000
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC2_reserved0_SHIFT 30

/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC2 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC2 [29:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC2_REG_NR_AGC_LA_INT_WDATA_PI_SLC2_MASK 0x3fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC2_REG_NR_AGC_LA_INT_WDATA_PI_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC2_REG_NR_AGC_LA_INT_WDATA_PI_SLC2_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PO_SLC2 - NR AGC Control Ping Lane Slice 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: reserved0 [31:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved0_MASK    0xfc000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved0_SHIFT   26

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: REG_NR_AGC_LA_BETA_PO_SLC2 [25:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_LA_BETA_PO_SLC2_MASK 0x03000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_LA_BETA_PO_SLC2_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_LA_BETA_PO_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: REG_NR_AGC_LA_FRZ_PO_SLC2 [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_LA_FRZ_PO_SLC2_MASK 0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_LA_FRZ_PO_SLC2_SHIFT 20
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_LA_FRZ_PO_SLC2_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: reserved_for_eco2 [19:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco2_MASK 0x000e0000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: REG_NR_AGC_FIX_DEC_EN_PO_SLC2 [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_FIX_DEC_EN_PO_SLC2_MASK 0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_FIX_DEC_EN_PO_SLC2_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_FIX_DEC_EN_PO_SLC2_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: REG_NR_AGC_FIX_DEC_PO_SLC2 [14:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_FIX_DEC_PO_SLC2_MASK 0x00007000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_FIX_DEC_PO_SLC2_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_FIX_DEC_PO_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: REG_NR_AGC_NEG_LF_K1_PO_SLC2 [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_NEG_LF_K1_PO_SLC2_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_NEG_LF_K1_PO_SLC2_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_NEG_LF_K1_PO_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: REG_NR_AGC_LF_K1_PO_SLC2 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_LF_K1_PO_SLC2_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_LF_K1_PO_SLC2_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_LF_K1_PO_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: REG_NR_AGC_LF_FRZ_PO_SLC2 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_LF_FRZ_PO_SLC2_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_LF_FRZ_PO_SLC2_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_LF_FRZ_PO_SLC2_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: REG_NR_AGC_BYP_PO_SLC2 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_BYP_PO_SLC2_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_BYP_PO_SLC2_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_BYP_PO_SLC2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC2 :: REG_NR_AGC_SYNC_RST_PO_SLC2 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_SYNC_RST_PO_SLC2_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_SYNC_RST_PO_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC2_REG_NR_AGC_SYNC_RST_PO_SLC2_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PO_SLC2 - AGC Loop filter integrator write data (tc0.54) for lane 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC2 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC2 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC2_REG_NR_AGC_LF_INT_WDATA_PO_SLC2_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC2_REG_NR_AGC_LF_INT_WDATA_PO_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC2_REG_NR_AGC_LF_INT_WDATA_PO_SLC2_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PO_SLC2 - AGC Leaky averager integrator write data (tc1.29) for lane 2
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC2 :: reserved0 [31:30] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC2_reserved0_MASK 0xc0000000
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC2_reserved0_SHIFT 30

/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC2 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC2 [29:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC2_REG_NR_AGC_LA_INT_WDATA_PO_SLC2_MASK 0x3fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC2_REG_NR_AGC_LA_INT_WDATA_PO_SLC2_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC2_REG_NR_AGC_LA_INT_WDATA_PO_SLC2_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PI_SLC3 - NR AGC Control Ping Lane Slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: reserved0 [31:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved0_MASK    0xfc000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved0_SHIFT   26

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: REG_NR_AGC_LA_BETA_PI_SLC3 [25:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_LA_BETA_PI_SLC3_MASK 0x03000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_LA_BETA_PI_SLC3_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_LA_BETA_PI_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: REG_NR_AGC_LA_FRZ_PI_SLC3 [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_LA_FRZ_PI_SLC3_MASK 0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_LA_FRZ_PI_SLC3_SHIFT 20
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_LA_FRZ_PI_SLC3_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: reserved_for_eco2 [19:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco2_MASK 0x000e0000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: REG_NR_AGC_FIX_DEC_EN_PI_SLC3 [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_FIX_DEC_EN_PI_SLC3_MASK 0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_FIX_DEC_EN_PI_SLC3_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_FIX_DEC_EN_PI_SLC3_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: REG_NR_AGC_FIX_DEC_PI_SLC3 [14:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_FIX_DEC_PI_SLC3_MASK 0x00007000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_FIX_DEC_PI_SLC3_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_FIX_DEC_PI_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: REG_NR_AGC_NEG_LF_K1_PI_SLC3 [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_NEG_LF_K1_PI_SLC3_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_NEG_LF_K1_PI_SLC3_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_NEG_LF_K1_PI_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: REG_NR_AGC_LF_K1_PI_SLC3 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_LF_K1_PI_SLC3_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_LF_K1_PI_SLC3_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_LF_K1_PI_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: REG_NR_AGC_LF_FRZ_PI_SLC3 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_LF_FRZ_PI_SLC3_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_LF_FRZ_PI_SLC3_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_LF_FRZ_PI_SLC3_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: REG_NR_AGC_BYP_PI_SLC3 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_BYP_PI_SLC3_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_BYP_PI_SLC3_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_BYP_PI_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PI_SLC3 :: REG_NR_AGC_SYNC_RST_PI_SLC3 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_SYNC_RST_PI_SLC3_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_SYNC_RST_PI_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PI_SLC3_REG_NR_AGC_SYNC_RST_PI_SLC3_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PI_SLC3 - AGC Loop filter integrator write data (tc0.54) for lane 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC3 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC3 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC3_REG_NR_AGC_LF_INT_WDATA_PI_SLC3_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC3_REG_NR_AGC_LF_INT_WDATA_PI_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PI_SLC3_REG_NR_AGC_LF_INT_WDATA_PI_SLC3_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PI_SLC3 - AGC Leaky averager integrator write data (tc1.29) for lane 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC3 :: reserved0 [31:30] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC3_reserved0_MASK 0xc0000000
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC3_reserved0_SHIFT 30

/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC3 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC3 [29:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC3_REG_NR_AGC_LA_INT_WDATA_PI_SLC3_MASK 0x3fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC3_REG_NR_AGC_LA_INT_WDATA_PI_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PI_SLC3_REG_NR_AGC_LA_INT_WDATA_PI_SLC3_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PO_SLC3 - NR AGC Control Ping Lane Slice 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: reserved0 [31:26] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved0_MASK    0xfc000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved0_SHIFT   26

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: REG_NR_AGC_LA_BETA_PO_SLC3 [25:24] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_LA_BETA_PO_SLC3_MASK 0x03000000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_LA_BETA_PO_SLC3_SHIFT 24
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_LA_BETA_PO_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: REG_NR_AGC_LA_FRZ_PO_SLC3 [20:20] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_LA_FRZ_PO_SLC3_MASK 0x00100000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_LA_FRZ_PO_SLC3_SHIFT 20
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_LA_FRZ_PO_SLC3_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: reserved_for_eco2 [19:17] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco2_MASK 0x000e0000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: REG_NR_AGC_FIX_DEC_EN_PO_SLC3 [16:16] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_FIX_DEC_EN_PO_SLC3_MASK 0x00010000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_FIX_DEC_EN_PO_SLC3_SHIFT 16
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_FIX_DEC_EN_PO_SLC3_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: REG_NR_AGC_FIX_DEC_PO_SLC3 [14:12] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_FIX_DEC_PO_SLC3_MASK 0x00007000
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_FIX_DEC_PO_SLC3_SHIFT 12
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_FIX_DEC_PO_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: REG_NR_AGC_NEG_LF_K1_PO_SLC3 [08:08] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_NEG_LF_K1_PO_SLC3_MASK 0x00000100
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_NEG_LF_K1_PO_SLC3_SHIFT 8
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_NEG_LF_K1_PO_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: REG_NR_AGC_LF_K1_PO_SLC3 [07:04] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_LF_K1_PO_SLC3_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_LF_K1_PO_SLC3_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_LF_K1_PO_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: REG_NR_AGC_LF_FRZ_PO_SLC3 [02:02] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_LF_FRZ_PO_SLC3_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_LF_FRZ_PO_SLC3_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_LF_FRZ_PO_SLC3_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: REG_NR_AGC_BYP_PO_SLC3 [01:01] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_BYP_PO_SLC3_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_BYP_PO_SLC3_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_BYP_PO_SLC3_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE0_0 :: NRAGCCTL_PO_SLC3 :: REG_NR_AGC_SYNC_RST_PO_SLC3 [00:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_SYNC_RST_PO_SLC3_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_SYNC_RST_PO_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_NRAGCCTL_PO_SLC3_REG_NR_AGC_SYNC_RST_PO_SLC3_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PO_SLC3 - AGC Loop filter integrator write data (tc0.54) for lane 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC3 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC3 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC3_REG_NR_AGC_LF_INT_WDATA_PO_SLC3_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC3_REG_NR_AGC_LF_INT_WDATA_PO_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LF_INT_WDATA_PO_SLC3_REG_NR_AGC_LF_INT_WDATA_PO_SLC3_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PO_SLC3 - AGC Leaky averager integrator write data (tc1.29) for lane 3
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC3 :: reserved0 [31:30] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC3_reserved0_MASK 0xc0000000
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC3_reserved0_SHIFT 30

/* AIF_WB_SAT_CORE0_0 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC3 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC3 [29:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC3_REG_NR_AGC_LA_INT_WDATA_PO_SLC3_MASK 0x3fffffff
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC3_REG_NR_AGC_LA_INT_WDATA_PO_SLC3_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_REG_NR_AGC_LA_INT_WDATA_PO_SLC3_REG_NR_AGC_LA_INT_WDATA_PO_SLC3_DEFAULT 0x00000000

/***************************************************************************
 *CORE_SW_SPARE0 - Core software spare register 0
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORE_SW_SPARE0 :: core_sw_spare0 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORE_SW_SPARE0_core_sw_spare0_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORE_SW_SPARE0_core_sw_spare0_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_CORE_SW_SPARE0_core_sw_spare0_DEFAULT 0x00000000

/***************************************************************************
 *CORE_SW_SPARE1 - Core software spare register 1
 ***************************************************************************/
/* AIF_WB_SAT_CORE0_0 :: CORE_SW_SPARE1 :: core_sw_spare1 [31:00] */
#define BCHP_AIF_WB_SAT_CORE0_0_CORE_SW_SPARE1_core_sw_spare1_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_CORE0_0_CORE_SW_SPARE1_core_sw_spare1_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE0_0_CORE_SW_SPARE1_core_sw_spare1_DEFAULT 0x00000000

#endif /* #ifndef BCHP_AIF_WB_SAT_CORE0_0_H__ */

/* End of File */
