<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd')">ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.96</td>
<td class="s5 cl rt"><a href="mod192.html#Line" > 56.48</a></td>
<td class="s4 cl rt"><a href="mod192.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod192.html#Toggle" >  7.46</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod192.html#Branch" > 21.05</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_ctrl.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_ctrl.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod192.html#inst_tag_12012"  onclick="showContent('inst_tag_12012')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a></td>
<td class="s3 cl rt"> 31.96</td>
<td class="s5 cl rt"><a href="mod192.html#Line" > 56.48</a></td>
<td class="s4 cl rt"><a href="mod192.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod192.html#Toggle" >  7.46</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod192.html#Branch" > 21.05</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd'>
<hr>
<a name="inst_tag_12012"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy58.html#tag_urg_inst_12012" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.96</td>
<td class="s5 cl rt"><a href="mod192.html#Line" > 56.48</a></td>
<td class="s4 cl rt"><a href="mod192.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod192.html#Toggle" >  7.46</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod192.html#Branch" > 21.05</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.96</td>
<td class="s5 cl rt"> 56.48</td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  7.46</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  7.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2487.html#inst_tag_182083" >vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod192.html" >ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>108</td><td>61</td><td>56.48</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1133</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1140</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1147</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>1153</td><td>56</td><td>9</td><td>16.07</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1260</td><td>37</td><td>37</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1305</td><td>9</td><td>9</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
1132                        int unsigned i;
1133       1/1              for (i = 0; i &lt; 4; i++)
1134       1/1                ctrl_inst_decoder[i] = (i == t_icntr) | fbist_mode;
1135                      end
1136                        
1137                    always_comb //instance decoder for capture
1138                      begin
1139                        int unsigned i;
1140       1/1              for (i = 0; i &lt; 4; i++)
1141       1/1                capt_inst_decoder[i] = (i == icntr_p0_r) | fbist_mode;
1142                      end
1143                    
1144                    always_comb //instance decoder for bist error
1145                      begin
1146                        int unsigned i;
1147       1/1              for (i = 0; i &lt; 4; i++)
1148       1/1                err_inst_decoder_nxt[i] = (i == icntr_p1_r) | fbist_mode;
1149                      end
1150                    
1151                    always_comb begin // Operation Decoder
1152                        // NOP operation
1153       1/1              t_me_nxt = ~1'd0;
1154       1/1              t_we_nxt = ~1'd0;
1155       1/1              capt_en0_nxt = 1'd0;
1156       1/1              inv_row_lsb_nxt = 1'b0;
1157       1/1              tdw2bits_nxt = t_data;
1158       1/1              tdc2bits_nxt = t_data;
1159       1/1              inv_cd_odd_gr_nxt = 2'b00;
1160       1/1              t_wem_nxt = 2'b11;
1161       1/1              if (int_wr_sel) begin
1162       <font color = "red">0/1     ==>          case (opcode)</font>
1163                                WT : begin // WT:010110
1164       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1165       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1166                                end // WT:010110
1167                                RME0 : begin // RME0:010010
1168       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1169                                end // RME0:010010
1170                                WSHR : begin // WSHR:001100
1171       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1172       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1173                                end // WSHR:001100
1174                                WM : begin // WM:000110
1175       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1176       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1177       <font color = "red">0/1     ==>                          t_wem_nxt = 2'b00;</font>
1178                                end // WM:000110
1179                                WWN : begin // WWN:010101
1180       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1181       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1182                                end // WWN:010101
1183                                W : begin // W:000010
1184       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1185       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1186                                end // W:000010
1187                                WM1 : begin // WM1:001111
1188       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1189       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1190       <font color = "red">0/1     ==>                          t_wem_nxt = 2'b01;</font>
1191                                end // WM1:001111
1192                                RWN : begin // RWN:001011
1193       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1194       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1195                                end // RWN:001011
1196                                RW : begin // RW:001001
1197       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1198       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1199                                end // RW:001001
1200                                RI : begin // RI:001000
1201       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1202                                end // RI:001000
1203                                UNSET_USERPINS : begin // UNSET_USERPINS:111111
1204                                end // UNSET_USERPINS:111111
1205                                RSH : begin // RSH:000100
1206       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1207       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1208                                end // RSH:000100
1209                                WDEC : begin // WDEC:100011
1210       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1211       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1212       <font color = "red">0/1     ==>                          inv_row_lsb_nxt = 1'b1;</font>
1213                                end // WDEC:100011
1214                                WM0 : begin // WM0:001110
1215       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1216       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1217       <font color = "red">0/1     ==>                          t_wem_nxt = 2'b10;</font>
1218                                end // WM0:001110
1219                                WSHC : begin // WSHC:000011
1220       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1221       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1222                                end // WSHC:000011
1223                                RM01 : begin // RM01:010000
1224       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1225       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1226       <font color = "red">0/1     ==>                          inv_cd_odd_gr_nxt = 2'b10;</font>
1227                                end // RM01:010000
1228                                RDEC : begin // RDEC:001101
1229       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1230       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1231       <font color = "red">0/1     ==>                          inv_row_lsb_nxt = 1'b1;</font>
1232                                end // RDEC:001101
1233                                RSHR : begin // RSHR:000111
1234       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1235       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1236                                end // RSHR:000111
1237                                RSHC : begin // RSHC:000101
1238       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1239       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1240                                end // RSHC:000101
1241                                R : begin // R:000001
1242       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1243       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1244       <font color = "red">0/1     ==>                          tdw2bits_nxt = ~t_data;</font>
1245                                end // R:000001
1246                                WME0 : begin // WME0:001010
1247       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1248                                end // WME0:001010
1249                                RP : begin // RP:010001
1250       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1251       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1252                                end // RP:010001
1253                                default: begin end
1254                            endcase // opcode
1255                        end
                        MISSING_ELSE
1256                    end // Operation Decoder
1257                    
1258                    always_ff @(posedge tclk_sms or negedge rst_sms)
1259                      begin
1260       1/1              if (!rst_sms)
1261                          begin
1262       1/1                  icntr_p0_r             &lt;=  2'b0;
1263       1/1                  icntr_p1_r             &lt;=  2'b0;
1264       1/1                  err_inst_decoder_r        &lt;=  4'd0;
1265       1/1                  capt_en0_r  &lt;=  1'd0;
1266       1/1                  t_piped0_data_r        &lt;=  2'd0;
1267       1/1                  tdc2bits_r                &lt;=  2'd0;
1268       1/1                  int_me_11 &lt;=  1'b1;
1269       1/1                  int_me_21 &lt;=  1'b1;
1270       1/1                  int_me_31 &lt;=  1'b1;
1271       1/1                  int_me_41 &lt;=  1'b1;
1272       1/1                  int_we_11 &lt;=  1'b1;
1273       1/1                  int_we_21 &lt;=  1'b1;
1274       1/1                  int_we_31 &lt;=  1'b1;
1275       1/1                  int_we_41 &lt;=  1'b1;
1276       1/1                  int_di1 &lt;=  2'd0;
1277       1/1                  int_wem1 &lt;=  2'd0;
1278       1/1                  int_addr_sh1 &lt;=  12'd0;
1279       1/1                  int_row_lsb1 &lt;=  1'b0;
1280                          end
1281                        else
1282                          begin
1283       1/1                  icntr_p0_r                &lt;=  t_icntr;
1284       1/1                  icntr_p1_r             &lt;=  icntr_p0_r;
1285       1/1                  err_inst_decoder_r        &lt;=  err_inst_decoder_nxt;
1286       1/1                  capt_en0_r   &lt;=  capt_en0_nxt;
1287       1/1                  t_piped0_data_r            &lt;=  t_piped0_data_nxt;
1288       1/1                  tdc2bits_r                 &lt;=  int_tdc2bits;
1289       1/1                  int_me_11 &lt;=  int_me_10;
1290       1/1                  int_me_21 &lt;=  int_me_20;
1291       1/1                  int_me_31 &lt;=  int_me_30;
1292       1/1                  int_me_41 &lt;=  int_me_40;
1293       1/1                  int_we_11 &lt;=  int_we_10;
1294       1/1                  int_we_21 &lt;=  int_we_20;
1295       1/1                  int_we_31 &lt;=  int_we_30;
1296       1/1                  int_we_41 &lt;=  int_we_40;
1297       1/1                  int_di1        &lt;=  int_di0;
1298       1/1                  int_wem1                  &lt;=  int_wem0;
1299       1/1                  int_addr_sh1              &lt;=  int_addr_sh0;
1300       1/1                  int_row_lsb1  &lt;=  int_row_lsb0;
1301                          end
1302                      end
1303                    
1304                    always_ff @(posedge tclk_sms or negedge rst_sms) begin
1305       1/1              if (!rst_sms) begin
1306       1/1                  capt_en_1_r &lt;=  1'd0;
1307       1/1                  capt_en_2_r &lt;=  1'd0;
1308       1/1                  capt_en_3_r &lt;=  1'd0;
1309       1/1                  capt_en_4_r &lt;=  1'd0;
1310                        end
1311                        else begin
1312       1/1                  capt_en_1_r &lt;=  capt_en_1_pre;
1313       1/1                  capt_en_2_r &lt;=  capt_en_2_pre;
1314       1/1                  capt_en_3_r &lt;=  capt_en_3_pre;
1315       1/1                  capt_en_4_r &lt;=  capt_en_4_pre;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod192.html" >ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1088
 EXPRESSION ((((addr_type == 2'b11) | ((addr_type == 2'b10) &amp; addr_mode))) ? 4'b0 : (addr_mode ? t_addr[12:9] : t_addr[3:0]))
             ------------------------------1------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1088
 SUB-EXPRESSION (addr_mode ? t_addr[12:9] : t_addr[3:0])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1089
 EXPRESSION ((((addr_type == 2'b11) | ((addr_type == 2'b10) &amp; (!addr_mode)))) ? 9'b0 : (addr_mode ? t_addr[8:0] : t_addr[12:4]))
             --------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1089
 SUB-EXPRESSION (addr_mode ? t_addr[8:0] : t_addr[12:4])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1090
 EXPRESSION ((addr_type == 2'b11) ? t_addr[1:0] : ((addr_type == 2'b10) ? (addr_mode ? t_addr[10:9] : t_addr[5:4]) : t_addr[14:13]))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1090
 SUB-EXPRESSION ((addr_type == 2'b10) ? (addr_mode ? t_addr[10:9] : t_addr[5:4]) : t_addr[14:13])
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1090
 SUB-EXPRESSION (addr_mode ? t_addr[10:9] : t_addr[5:4])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod192.html" >ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">3</td>
<td class="rt">10.34 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">10</td>
<td class="rt">7.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">5</td>
<td class="rt">7.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">5</td>
<td class="rt">7.46  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">3</td>
<td class="rt">10.34 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">10</td>
<td class="rt">7.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">5</td>
<td class="rt">7.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">5</td>
<td class="rt">7.46  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>opcode[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_t_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_t_addr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_type[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dis_wrp_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dis_data_capt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fbist_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_inst_decoder[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>err_inst_decoder[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_addr_sh_bus[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod192.html" >ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">38</td>
<td class="rt">8</td>
<td class="rt">21.05 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1088</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1089</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">1090</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">1161</td>
<td class="rt">24</td>
<td class="rt">1</td>
<td class="rt">4.17  </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1260</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1088       assign col_addr = ((addr_type == 2'b11) | ((addr_type == 2'b10) & addr_mode))  ? 4'b0000 : (addr_mode ? t_addr[12:9] : t_addr[3:0]);
                                                                                          <font color = "red">-1-</font>                    <font color = "red">-2-</font>   
                                                                                          <font color = "red">==></font>                    <font color = "red">==></font>   
                                                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1089       assign row_addr = ((addr_type == 2'b11) | ((addr_type == 2'b10) & !addr_mode)) ? 9'b000000000 : (addr_mode ? t_addr[8:0] : t_addr[12:4]);
                                                                                          <font color = "red">-1-</font>                         <font color = "red">-2-</font>   
                                                                                          <font color = "red">==></font>                         <font color = "red">==></font>   
                                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1090       assign t_icntr  = (addr_type == 2'b11) ? t_addr[1:0] : (addr_type == 2'b10) ? (addr_mode ? t_addr[10:9] : t_addr[5:4]) : t_addr[14:13];
                                                  <font color = "red">-1-</font>                                  <font color = "red">-2-</font>          <font color = "red">-3-</font>      
                                                  <font color = "red">==></font>                                               <font color = "red">==></font>   
                                                                                       <font color = "green">==></font>          <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1161           if (int_wr_sel) begin
               <font color = "red">-1-</font>  
1162               case (opcode)
                   <font color = "red">-2-</font>  
1163                   WT : begin // WT:010110
1164                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1165                               t_we_nxt = 1'b0;
1166                   end // WT:010110
1167                   RME0 : begin // RME0:010010
1168                               capt_en0_nxt = 1'b1;
           <font color = "red">                        ==></font>
1169                   end // RME0:010010
1170                   WSHR : begin // WSHR:001100
1171                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1172                               t_we_nxt = 1'b0;
1173                   end // WSHR:001100
1174                   WM : begin // WM:000110
1175                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1176                               t_we_nxt = 1'b0;
1177                               t_wem_nxt = 2'b00;
1178                   end // WM:000110
1179                   WWN : begin // WWN:010101
1180                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1181                               t_we_nxt = 1'b0;
1182                   end // WWN:010101
1183                   W : begin // W:000010
1184                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1185                               t_we_nxt = 1'b0;
1186                   end // W:000010
1187                   WM1 : begin // WM1:001111
1188                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1189                               t_we_nxt = 1'b0;
1190                               t_wem_nxt = 2'b01;
1191                   end // WM1:001111
1192                   RWN : begin // RWN:001011
1193                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1194                               t_we_nxt = 1'b0;
1195                   end // RWN:001011
1196                   RW : begin // RW:001001
1197                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1198                               t_we_nxt = 1'b0;
1199                   end // RW:001001
1200                   RI : begin // RI:001000
1201                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1202                   end // RI:001000
1203                   UNSET_USERPINS : begin // UNSET_USERPINS:111111
           <font color = "red">            ==></font>
1204                   end // UNSET_USERPINS:111111
1205                   RSH : begin // RSH:000100
1206                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1207                               capt_en0_nxt = 1'b1;
1208                   end // RSH:000100
1209                   WDEC : begin // WDEC:100011
1210                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1211                               t_we_nxt = 1'b0;
1212                               inv_row_lsb_nxt = 1'b1;
1213                   end // WDEC:100011
1214                   WM0 : begin // WM0:001110
1215                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1216                               t_we_nxt = 1'b0;
1217                               t_wem_nxt = 2'b10;
1218                   end // WM0:001110
1219                   WSHC : begin // WSHC:000011
1220                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1221                               t_we_nxt = 1'b0;
1222                   end // WSHC:000011
1223                   RM01 : begin // RM01:010000
1224                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1225                               capt_en0_nxt = 1'b1;
1226                               inv_cd_odd_gr_nxt = 2'b10;
1227                   end // RM01:010000
1228                   RDEC : begin // RDEC:001101
1229                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1230                               capt_en0_nxt = 1'b1;
1231                               inv_row_lsb_nxt = 1'b1;
1232                   end // RDEC:001101
1233                   RSHR : begin // RSHR:000111
1234                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1235                               capt_en0_nxt = 1'b1;
1236                   end // RSHR:000111
1237                   RSHC : begin // RSHC:000101
1238                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1239                               capt_en0_nxt = 1'b1;
1240                   end // RSHC:000101
1241                   R : begin // R:000001
1242                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1243                               capt_en0_nxt = 1'b1;
1244                               tdw2bits_nxt = ~t_data;
1245                   end // R:000001
1246                   WME0 : begin // WME0:001010
1247                               t_we_nxt = 1'b0;
           <font color = "red">                        ==></font>
1248                   end // WME0:001010
1249                   RP : begin // RP:010001
1250                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1251                               capt_en0_nxt = 1'b1;
1252                   end // RP:010001
1253                   default: begin end
           <font color = "red">            ==></font>
1254               endcase // opcode
1255           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WT </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RME0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WSHR </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WM </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WWN </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>W </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WM1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RWN </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RW </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RI </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UNSET_USERPINS </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSH </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WDEC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WM0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WSHC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RM01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RDEC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSHR </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSHC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>R </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WME0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RP </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1260           if (!rst_sms)
               <font color = "green">-1-</font>  
1261             begin
1262               icntr_p0_r             <=  2'b0;
           <font color = "green">        ==></font>
1263               icntr_p1_r             <=  2'b0;
1264               err_inst_decoder_r        <=  4'd0;
1265               capt_en0_r  <=  1'd0;
1266               t_piped0_data_r        <=  2'd0;
1267               tdc2bits_r                <=  2'd0;
1268               int_me_11 <=  1'b1;
1269               int_me_21 <=  1'b1;
1270               int_me_31 <=  1'b1;
1271               int_me_41 <=  1'b1;
1272               int_we_11 <=  1'b1;
1273               int_we_21 <=  1'b1;
1274               int_we_31 <=  1'b1;
1275               int_we_41 <=  1'b1;
1276               int_di1 <=  2'd0;
1277               int_wem1 <=  2'd0;
1278               int_addr_sh1 <=  12'd0;
1279               int_row_lsb1 <=  1'b0;
1280             end
1281           else
1282             begin
1283               icntr_p0_r                <=  t_icntr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1305           if (!rst_sms) begin
               <font color = "green">-1-</font>  
1306               capt_en_1_r <=  1'd0;
           <font color = "green">        ==></font>
1307               capt_en_2_r <=  1'd0;
1308               capt_en_3_r <=  1'd0;
1309               capt_en_4_r <=  1'd0;
1310           end
1311           else begin
1312               capt_en_1_r <=  capt_en_1_pre;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_12012">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
