/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] _00_;
  reg [5:0] _01_;
  reg [23:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_24z;
  wire [17:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_38z;
  wire [21:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_20z = celloutsig_0_12z ? celloutsig_0_8z[2] : celloutsig_0_3z;
  assign celloutsig_0_28z = celloutsig_0_13z ? celloutsig_0_7z[3] : celloutsig_0_26z[6];
  assign celloutsig_0_10z = ~(celloutsig_0_8z[1] & celloutsig_0_7z[1]);
  assign celloutsig_0_31z = ~(celloutsig_0_18z | celloutsig_0_20z);
  assign celloutsig_0_21z = ~celloutsig_0_3z;
  assign celloutsig_0_0z = ~((in_data[80] | in_data[78]) & in_data[94]);
  assign celloutsig_0_9z = ~((celloutsig_0_2z[12] | celloutsig_0_6z) & celloutsig_0_2z[0]);
  assign celloutsig_0_14z = ~((celloutsig_0_0z | celloutsig_0_11z[4]) & celloutsig_0_5z);
  assign celloutsig_0_19z = ~((celloutsig_0_4z[6] | celloutsig_0_2z[10]) & celloutsig_0_6z);
  assign celloutsig_0_5z = celloutsig_0_2z[8] | ~(celloutsig_0_3z);
  assign celloutsig_0_12z = celloutsig_0_9z | ~(celloutsig_0_7z[3]);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_1_0z = in_data[165] ^ in_data[157];
  assign celloutsig_1_2z = { celloutsig_1_1z[15:2], celloutsig_1_0z } + celloutsig_1_1z[14:0];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_17z[4:1], celloutsig_0_28z, celloutsig_0_3z };
  reg [2:0] _18_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 3'h0;
    else _18_ <= celloutsig_1_5z[4:2];
  assign _00_[2:0] = _18_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 24'h000000;
    else _02_ <= { celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_24z = celloutsig_0_15z[16:12] / { 1'h1, celloutsig_0_7z };
  assign celloutsig_1_4z = { in_data[167:163], celloutsig_1_0z, celloutsig_1_0z } == { celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_5z[2:0], celloutsig_1_0z } > celloutsig_1_11z[7:4];
  assign celloutsig_0_16z = { celloutsig_0_8z[1:0], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z } > { celloutsig_0_7z[3:1], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_1_19z = { celloutsig_1_9z[7:3], celloutsig_1_7z } || { in_data[186], celloutsig_1_16z };
  assign celloutsig_1_7z = celloutsig_1_1z[4:0] < celloutsig_1_3z[4:0];
  assign celloutsig_0_18z = { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z } < { celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_30z = { _02_[6:3], celloutsig_0_5z, celloutsig_0_6z } | { celloutsig_0_24z, celloutsig_0_28z };
  assign celloutsig_0_39z = { _01_[3:0], celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_10z, celloutsig_0_31z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_21z } | { celloutsig_0_11z[4:3], celloutsig_0_15z };
  assign celloutsig_1_1z = in_data[147:131] | { in_data[162:149], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_1z[11:3], celloutsig_1_0z } | celloutsig_1_2z[13:4];
  assign celloutsig_0_11z = { in_data[91:85], celloutsig_0_5z } | { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_17z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z } | { celloutsig_0_7z[2], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_3z = | { celloutsig_0_2z[11:8], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_38z = celloutsig_0_20z & celloutsig_0_0z;
  assign celloutsig_0_13z = celloutsig_0_9z & celloutsig_0_7z[1];
  assign celloutsig_0_2z = { in_data[15:3], celloutsig_0_1z } >> { in_data[63:56], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_11z = celloutsig_1_10z[7:0] << { celloutsig_1_1z[5:4], celloutsig_1_3z };
  assign celloutsig_0_15z = in_data[58:39] << { in_data[39:23], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_3z = celloutsig_1_1z[9:4] >> celloutsig_1_1z[16:11];
  assign celloutsig_1_10z = { celloutsig_1_9z[8], celloutsig_1_5z, celloutsig_1_7z, _00_[2:0] } >> celloutsig_1_2z[11:2];
  assign celloutsig_0_8z = { celloutsig_0_7z[3:2], celloutsig_0_0z } >> { celloutsig_0_4z[2], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z } <<< in_data[86:83];
  assign celloutsig_0_4z = in_data[95:87] >>> { celloutsig_0_2z[8:1], celloutsig_0_0z };
  assign celloutsig_0_26z = _02_[18:1] >>> { in_data[25:12], celloutsig_0_7z };
  assign celloutsig_1_5z = celloutsig_1_2z[7:3] - celloutsig_1_3z[4:0];
  assign celloutsig_1_16z = { celloutsig_1_1z[13:10], celloutsig_1_4z } ~^ { in_data[136:133], celloutsig_1_7z };
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_3z) | (celloutsig_0_2z[4] & celloutsig_0_4z[5]));
  assign { _00_[17:8], _00_[3] } = { celloutsig_1_5z[4:1], celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
