<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample4[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample4[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample4[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample4[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample4[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample4[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample4[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample4[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample4[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample4[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample4[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample4[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample5[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample5[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample5[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample5[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample5[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample5[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample5[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample5[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample5[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample5[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample5[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample5[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample2[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample2[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample2[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample2[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample2[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample2[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample2[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample2[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample2[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample2[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample2[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample2[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample2[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample2[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample2[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample2[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample2[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample2[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample2[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample2[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample2[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample2[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample3[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample3[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample3[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample3[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample3[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample3[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample3[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample3[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample3[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample3[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample3[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample0[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample0[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample0[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample0[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample0[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample0[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample0[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample0[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample0[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample0[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample0[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample3[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample3[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample3[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample3[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample3[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample3[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample3[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample3[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample3[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample3[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample3[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample4[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample4[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample4[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample4[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample4[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample4[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample4[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample4[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample4[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample4[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample4[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample4[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample1[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample1[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample1[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample1[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample1[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample1[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample1[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample1[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample1[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample1[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample1[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample7[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample7[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample7[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample7[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample7[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample7[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample7[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample7[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample7[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample7[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample7[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample7[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample7[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample7[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample7[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample7[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample7[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample7[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample7[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample7[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample7[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample7[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample7[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample7[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busB_strobe[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_strobe[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_strobe[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_strobe[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_strobe[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_strobe[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_strobe[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_strobe[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample3[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample3[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample3[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample3[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample3[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample3[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample3[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample3[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample3[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample3[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample3[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample5[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample5[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample5[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample5[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample5[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample5[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample5[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample5[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample5[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample5[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample5[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample5[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample6[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample6[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample6[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample6[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample6[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample6[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample6[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample6[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample6[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample6[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample6[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample6[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample0[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample0[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample0[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample0[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample0[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample0[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample0[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample0[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample0[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample0[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample0[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample4[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample4[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample4[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample4[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample4[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample4[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample4[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample4[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample4[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample4[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample4[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample4[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample1[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample1[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample1[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample1[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample1[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample1[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample1[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample1[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample1[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample1[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample1[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample1[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample1[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample1[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample1[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample1[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample1[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample1[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample1[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample1[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample1[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample1[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample6[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample6[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample6[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample6[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample6[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample6[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample6[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample6[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample6[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample6[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample6[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample6[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busC_strobe[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_strobe[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_strobe[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_strobe[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_strobe[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_strobe[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_strobe[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_strobe[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample6[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample6[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample6[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample6[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample6[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample6[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample6[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample6[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample6[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample6[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample6[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample6[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="22"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busA_strobe[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_strobe[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_strobe[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_strobe[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_strobe[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_strobe[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_strobe[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_strobe[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="23"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample3[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample3[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample3[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample3[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample3[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample3[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample3[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample3[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample3[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample3[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample3[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="24"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample0[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample0[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample0[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample0[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample0[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample0[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample0[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample0[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample0[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample0[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample0[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="25"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample5[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample5[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample5[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample5[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample5[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample5[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample5[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample5[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample5[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample5[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample5[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busA_sample5[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="26"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample7[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample7[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample7[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample7[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample7[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample7[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample7[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample7[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample7[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample7[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample7[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busC_sample7[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="27"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample0[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample0[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample0[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample0[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample0[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample0[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample0[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample0[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample0[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample0[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample0[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="28"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample2[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample2[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample2[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample2[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample2[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample2[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample2[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample2[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample2[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample2[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample2[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busB_sample2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="29"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample7[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample7[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample7[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample7[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample7[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample7[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample7[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample7[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample7[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample7[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample7[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample7[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="30"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample6[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample6[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample6[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample6[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample6[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample6[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample6[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample6[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample6[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample6[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample6[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample6[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="31"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample2[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample2[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample2[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample2[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample2[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample2[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample2[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample2[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample2[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample2[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample2[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="32"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample5[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample5[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample5[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample5[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample5[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample5[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample5[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample5[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample5[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample5[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample5[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample5[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="33"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample4[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample4[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample4[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample4[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample4[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample4[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample4[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample4[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample4[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample4[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample4[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample4[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="34"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample1[11]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample1[10]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample1[9]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample1[8]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample1[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample1[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample1[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample1[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample1[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample1[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample1[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_sample1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="35"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busD_strobe[7]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_strobe[6]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_strobe[5]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_strobe[4]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_strobe[3]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_strobe[2]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_strobe[1]"/>
        <net name="bd_ref_design_i/LRX_0_adc_busD_strobe[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="36"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busA_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="37"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busB_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="38"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busC_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="39"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/LRX_0_adc_busD_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="40"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="rx_sync_OBUF"/>
      </nets>
    </probe>
  </probeset>
</probeData>
