#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26bcba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26c2610 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x26b29e0 .functor NOT 1, L_0x26f0b10, C4<0>, C4<0>, C4<0>;
L_0x26f0870 .functor XOR 4, L_0x26f0730, L_0x26f07d0, C4<0000>, C4<0000>;
L_0x26f0a00 .functor XOR 4, L_0x26f0870, L_0x26f0930, C4<0000>, C4<0000>;
v0x26eed80_0 .net *"_ivl_10", 3 0, L_0x26f0930;  1 drivers
v0x26eee80_0 .net *"_ivl_12", 3 0, L_0x26f0a00;  1 drivers
v0x26eef60_0 .net *"_ivl_2", 3 0, L_0x26f0690;  1 drivers
v0x26ef020_0 .net *"_ivl_4", 3 0, L_0x26f0730;  1 drivers
v0x26ef100_0 .net *"_ivl_6", 3 0, L_0x26f07d0;  1 drivers
v0x26ef230_0 .net *"_ivl_8", 3 0, L_0x26f0870;  1 drivers
v0x26ef310_0 .net "c", 0 0, v0x26edc10_0;  1 drivers
v0x26ef3b0_0 .var "clk", 0 0;
v0x26ef450_0 .net "d", 0 0, v0x26edd50_0;  1 drivers
v0x26ef580_0 .net "mux_in_dut", 3 0, L_0x26f01e0;  1 drivers
v0x26ef620_0 .net "mux_in_ref", 3 0, L_0x26efd00;  1 drivers
v0x26ef6c0_0 .var/2u "stats1", 159 0;
v0x26ef780_0 .var/2u "strobe", 0 0;
v0x26ef840_0 .net "tb_match", 0 0, L_0x26f0b10;  1 drivers
v0x26ef900_0 .net "tb_mismatch", 0 0, L_0x26b29e0;  1 drivers
v0x26ef9c0_0 .net "wavedrom_enable", 0 0, v0x26eddf0_0;  1 drivers
v0x26efa90_0 .net "wavedrom_title", 511 0, v0x26ede90_0;  1 drivers
L_0x26f0690 .concat [ 4 0 0 0], L_0x26efd00;
L_0x26f0730 .concat [ 4 0 0 0], L_0x26efd00;
L_0x26f07d0 .concat [ 4 0 0 0], L_0x26f01e0;
L_0x26f0930 .concat [ 4 0 0 0], L_0x26efd00;
L_0x26f0b10 .cmp/eeq 4, L_0x26f0690, L_0x26f0a00;
S_0x26c27a0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x26c2610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x26b2ce0 .functor OR 1, v0x26edc10_0, v0x26edd50_0, C4<0>, C4<0>;
L_0x26b3020 .functor NOT 1, v0x26edd50_0, C4<0>, C4<0>, C4<0>;
L_0x26c75d0 .functor AND 1, v0x26edc10_0, v0x26edd50_0, C4<1>, C4<1>;
v0x26ba9c0_0 .net *"_ivl_10", 0 0, L_0x26b3020;  1 drivers
v0x26baa60_0 .net *"_ivl_15", 0 0, L_0x26c75d0;  1 drivers
v0x26b27a0_0 .net *"_ivl_2", 0 0, L_0x26b2ce0;  1 drivers
L_0x7f89c50be018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26b2ab0_0 .net/2s *"_ivl_6", 0 0, L_0x7f89c50be018;  1 drivers
v0x26b2df0_0 .net "c", 0 0, v0x26edc10_0;  alias, 1 drivers
v0x26b3130_0 .net "d", 0 0, v0x26edd50_0;  alias, 1 drivers
v0x26ed2c0_0 .net "mux_in", 3 0, L_0x26efd00;  alias, 1 drivers
L_0x26efd00 .concat8 [ 1 1 1 1], L_0x26b2ce0, L_0x7f89c50be018, L_0x26b3020, L_0x26c75d0;
S_0x26ed420 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x26c2610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x26edc10_0 .var "c", 0 0;
v0x26edcb0_0 .net "clk", 0 0, v0x26ef3b0_0;  1 drivers
v0x26edd50_0 .var "d", 0 0;
v0x26eddf0_0 .var "wavedrom_enable", 0 0;
v0x26ede90_0 .var "wavedrom_title", 511 0;
E_0x26c1250/0 .event negedge, v0x26edcb0_0;
E_0x26c1250/1 .event posedge, v0x26edcb0_0;
E_0x26c1250 .event/or E_0x26c1250/0, E_0x26c1250/1;
E_0x26c14c0 .event negedge, v0x26edcb0_0;
E_0x26c1860 .event posedge, v0x26edcb0_0;
S_0x26ed710 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x26ed420;
 .timescale -12 -12;
v0x26ed910_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26eda10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x26ed420;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26ee040 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x26c2610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x26ba7c0 .functor NOT 1, v0x26edc10_0, C4<0>, C4<0>, C4<0>;
L_0x26efe90 .functor NOT 1, v0x26edd50_0, C4<0>, C4<0>, C4<0>;
L_0x26eff20 .functor AND 1, L_0x26ba7c0, L_0x26efe90, C4<1>, C4<1>;
L_0x26f0030 .functor AND 1, v0x26edc10_0, v0x26edd50_0, C4<1>, C4<1>;
L_0x26f03c0 .functor NOT 1, v0x26edd50_0, C4<0>, C4<0>, C4<0>;
L_0x26f0430 .functor OR 1, v0x26edc10_0, L_0x26f03c0, C4<0>, C4<0>;
L_0x7f89c50be060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26ee220_0 .net/2u *"_ivl_10", 0 0, L_0x7f89c50be060;  1 drivers
v0x26ee320_0 .net *"_ivl_14", 0 0, L_0x26f0030;  1 drivers
v0x26ee400_0 .net *"_ivl_19", 0 0, L_0x26f03c0;  1 drivers
v0x26ee4c0_0 .net *"_ivl_2", 0 0, L_0x26ba7c0;  1 drivers
v0x26ee5a0_0 .net *"_ivl_21", 0 0, L_0x26f0430;  1 drivers
v0x26ee6d0_0 .net *"_ivl_4", 0 0, L_0x26efe90;  1 drivers
v0x26ee7b0_0 .net *"_ivl_6", 0 0, L_0x26eff20;  1 drivers
v0x26ee890_0 .net "c", 0 0, v0x26edc10_0;  alias, 1 drivers
v0x26ee980_0 .net "d", 0 0, v0x26edd50_0;  alias, 1 drivers
v0x26eea20_0 .net "mux_in", 3 0, L_0x26f01e0;  alias, 1 drivers
L_0x26f01e0 .concat8 [ 1 1 1 1], L_0x26eff20, L_0x7f89c50be060, L_0x26f0030, L_0x26f0430;
S_0x26eeb80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x26c2610;
 .timescale -12 -12;
E_0x26ac9f0 .event anyedge, v0x26ef780_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26ef780_0;
    %nor/r;
    %assign/vec4 v0x26ef780_0, 0;
    %wait E_0x26ac9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26ed420;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x26edd50_0, 0;
    %assign/vec4 v0x26edc10_0, 0;
    %wait E_0x26c14c0;
    %wait E_0x26c1860;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x26edd50_0, 0;
    %assign/vec4 v0x26edc10_0, 0;
    %wait E_0x26c1860;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x26edd50_0, 0;
    %assign/vec4 v0x26edc10_0, 0;
    %wait E_0x26c1860;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x26edd50_0, 0;
    %assign/vec4 v0x26edc10_0, 0;
    %wait E_0x26c1860;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x26edd50_0, 0;
    %assign/vec4 v0x26edc10_0, 0;
    %wait E_0x26c14c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26eda10;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26c1250;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x26edd50_0, 0;
    %assign/vec4 v0x26edc10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x26c2610;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ef3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ef780_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26c2610;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x26ef3b0_0;
    %inv;
    %store/vec4 v0x26ef3b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26c2610;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26edcb0_0, v0x26ef900_0, v0x26ef310_0, v0x26ef450_0, v0x26ef620_0, v0x26ef580_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26c2610;
T_7 ;
    %load/vec4 v0x26ef6c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x26ef6c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26ef6c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x26ef6c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26ef6c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26ef6c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26ef6c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26c2610;
T_8 ;
    %wait E_0x26c1250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26ef6c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ef6c0_0, 4, 32;
    %load/vec4 v0x26ef840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x26ef6c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ef6c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26ef6c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ef6c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x26ef620_0;
    %load/vec4 v0x26ef620_0;
    %load/vec4 v0x26ef580_0;
    %xor;
    %load/vec4 v0x26ef620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x26ef6c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ef6c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x26ef6c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ef6c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/ece241_2014_q3/iter0/response2/top_module.sv";
