 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 19 01:44:31 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/reg_file_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][7]/CK (DFFRHQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][7]/Q (DFFRHQX2M)             0.49       0.49 r
  U0_RegFile/U3/Y (CLKBUFX24M)                            0.38       0.87 r
  U0_RegFile/REG1[7] (REG_FILE)                           0.00       0.87 r
  U0_ALU/B[7] (ALU)                                       0.00       0.87 r
  U0_ALU/div_37/b[7] (ALU_DW_div_uns_0)                   0.00       0.87 r
  U0_ALU/div_37/U55/Y (NOR2X12M)                          0.12       0.98 f
  U0_ALU/div_37/U28/Y (BUFX24M)                           0.15       1.14 f
  U0_ALU/div_37/U40/Y (AND3X12M)                          0.20       1.33 f
  U0_ALU/div_37/U50/Y (AND2X12M)                          0.21       1.54 f
  U0_ALU/div_37/U41/Y (NAND2X12M)                         0.11       1.66 r
  U0_ALU/div_37/U2/Y (CLKINVX20M)                         0.09       1.75 f
  U0_ALU/div_37/U1/Y (MX2X3M)                             0.50       2.25 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.43       2.68 r
  U0_ALU/div_37/U4/Y (AND2X12M)                           0.26       2.94 r
  U0_ALU/div_37/U43/Y (NAND2X4M)                          0.19       3.14 f
  U0_ALU/div_37/U6/Y (NAND2X12M)                          0.24       3.38 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.40       3.78 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.21       3.99 r
  U0_ALU/div_37/U30/Y (AND2X1M)                           0.41       4.40 r
  U0_ALU/div_37/U11/Y (BUFX10M)                           0.30       4.71 r
  U0_ALU/div_37/U34/Y (MX2X12M)                           0.32       5.03 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.38       5.41 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX2M)
                                                          0.40       5.81 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.24       6.05 r
  U0_ALU/div_37/U39/Y (AND2X1M)                           0.41       6.46 r
  U0_ALU/div_37/U5/Y (BUFX10M)                            0.23       6.69 r
  U0_ALU/div_37/U21/Y (BUFX6M)                            0.35       7.04 r
  U0_ALU/div_37/U33/Y (CLKMX2X6M)                         0.33       7.37 r
  U0_ALU/div_37/U35/Y (BUFX10M)                           0.19       7.56 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.50       8.06 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.23       8.29 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.36       8.65 r
  U0_ALU/div_37/U13/Y (AND2X12M)                          0.37       9.02 r
  U0_ALU/div_37/U12/Y (MX2X12M)                           0.41       9.43 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)
                                                          0.41       9.84 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.51      10.35 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX8M)
                                                          0.30      10.65 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.47      11.12 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.50      11.62 f
  U0_ALU/div_37/U31/Y (CLKAND2X6M)                        0.25      11.88 f
  U0_ALU/div_37/U18/Y (BUFX24M)                           0.21      12.08 f
  U0_ALU/div_37/U25/Y (MX2X6M)                            0.34      12.43 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.43      12.86 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.28      13.14 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.27      13.41 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.47      13.88 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.55      14.43 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.31      14.74 f
  U0_ALU/div_37/U32/Y (AND2X12M)                          0.29      15.03 f
  U0_ALU/div_37/U3/Y (MX2X3M)                             0.31      15.34 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.44      15.78 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_2/CO (ADDFX4M)     0.51      16.28 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX8M)
                                                          0.29      16.57 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.47      17.04 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.51      17.55 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.51      18.06 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.52      18.57 f
  U0_ALU/div_37/quotient[0] (ALU_DW_div_uns_0)            0.00      18.57 f
  U0_ALU/U12/Y (AOI222X4M)                                0.67      19.24 r
  U0_ALU/U7/Y (AND3X6M)                                   0.30      19.55 r
  U0_ALU/U4/Y (NOR2X8M)                                   0.08      19.63 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00      19.63 f
  data arrival time                                                 19.63

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00      19.80 r
  library setup time                                     -0.12      19.68
  data required time                                                19.68
  --------------------------------------------------------------------------
  data required time                                                19.68
  data arrival time                                                -19.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_RegFile/reg_file_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][7]/CK (DFFRHQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][7]/Q (DFFRHQX2M)             0.49       0.49 r
  U0_RegFile/U3/Y (CLKBUFX24M)                            0.38       0.87 r
  U0_RegFile/REG1[7] (REG_FILE)                           0.00       0.87 r
  U0_ALU/B[7] (ALU)                                       0.00       0.87 r
  U0_ALU/div_37/b[7] (ALU_DW_div_uns_0)                   0.00       0.87 r
  U0_ALU/div_37/U55/Y (NOR2X12M)                          0.12       0.98 f
  U0_ALU/div_37/U28/Y (BUFX24M)                           0.15       1.14 f
  U0_ALU/div_37/U40/Y (AND3X12M)                          0.20       1.33 f
  U0_ALU/div_37/U50/Y (AND2X12M)                          0.21       1.54 f
  U0_ALU/div_37/U41/Y (NAND2X12M)                         0.11       1.66 r
  U0_ALU/div_37/U2/Y (CLKINVX20M)                         0.09       1.75 f
  U0_ALU/div_37/U1/Y (MX2X3M)                             0.50       2.25 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.43       2.68 r
  U0_ALU/div_37/U4/Y (AND2X12M)                           0.26       2.94 r
  U0_ALU/div_37/U43/Y (NAND2X4M)                          0.19       3.14 f
  U0_ALU/div_37/U6/Y (NAND2X12M)                          0.24       3.38 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.40       3.78 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.21       3.99 r
  U0_ALU/div_37/U30/Y (AND2X1M)                           0.41       4.40 r
  U0_ALU/div_37/U11/Y (BUFX10M)                           0.30       4.71 r
  U0_ALU/div_37/U34/Y (MX2X12M)                           0.32       5.03 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.38       5.41 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX2M)
                                                          0.40       5.81 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.24       6.05 r
  U0_ALU/div_37/U39/Y (AND2X1M)                           0.41       6.46 r
  U0_ALU/div_37/U5/Y (BUFX10M)                            0.23       6.69 r
  U0_ALU/div_37/U21/Y (BUFX6M)                            0.35       7.04 r
  U0_ALU/div_37/U33/Y (CLKMX2X6M)                         0.33       7.37 r
  U0_ALU/div_37/U35/Y (BUFX10M)                           0.19       7.56 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.50       8.06 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.23       8.29 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.36       8.65 r
  U0_ALU/div_37/U13/Y (AND2X12M)                          0.37       9.02 r
  U0_ALU/div_37/U12/Y (MX2X12M)                           0.41       9.43 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)
                                                          0.41       9.84 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.51      10.35 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX8M)
                                                          0.30      10.65 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.47      11.12 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.50      11.62 f
  U0_ALU/div_37/U31/Y (CLKAND2X6M)                        0.25      11.88 f
  U0_ALU/div_37/U18/Y (BUFX24M)                           0.21      12.08 f
  U0_ALU/div_37/U25/Y (MX2X6M)                            0.38      12.47 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.42      12.88 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.23      13.12 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.22      13.33 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.42      13.76 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.53      14.28 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.25      14.54 r
  U0_ALU/div_37/U32/Y (AND2X12M)                          0.38      14.92 r
  U0_ALU/div_37/quotient[1] (ALU_DW_div_uns_0)            0.00      14.92 r
  U0_ALU/U35/Y (NAND2XLM)                                 0.61      15.53 f
  U0_ALU/U11/Y (AND3X2M)                                  0.50      16.02 f
  U0_ALU/U10/Y (AOI31X2M)                                 0.50      16.53 r
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      16.53 r
  data arrival time                                                 16.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                -16.53
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: U0_RegFile/reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/reg_file_reg[0][1]/Q (DFFRQX2M)              0.90       0.90 r
  U0_RegFile/REG0[1] (REG_FILE)                           0.00       0.90 r
  U0_ALU/A[1] (ALU)                                       0.00       0.90 r
  U0_ALU/U143/Y (INVX2M)                                  0.45       1.36 f
  U0_ALU/U106/Y (INVX4M)                                  0.67       2.03 r
  U0_ALU/mult_36/A[1] (ALU_DW02_mult_0)                   0.00       2.03 r
  U0_ALU/mult_36/U40/Y (INVX4M)                           0.62       2.65 f
  U0_ALU/mult_36/U16/Y (NOR2X2M)                          0.87       3.52 r
  U0_ALU/mult_36/U54/Y (XOR2X1M)                          0.69       4.22 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.56       4.77 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.77       5.54 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.77       6.31 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.77       7.08 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.77       7.85 r
  U0_ALU/mult_36/S4_2/CO (ADDFX2M)                        0.93       8.78 r
  U0_ALU/mult_36/U38/Y (CLKXOR2X2M)                       0.68       9.46 f
  U0_ALU/mult_36/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.46 f
  U0_ALU/mult_36/FS_1/U4/Y (NOR2X2M)                      0.86      10.32 r
  U0_ALU/mult_36/FS_1/U32/Y (OA21X1M)                     0.74      11.06 r
  U0_ALU/mult_36/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.96 r
  U0_ALU/mult_36/FS_1/U29/Y (OA21X1M)                     0.78      12.74 r
  U0_ALU/mult_36/FS_1/U2/Y (OAI21BX4M)                    0.46      13.20 f
  U0_ALU/mult_36/FS_1/U24/Y (OAI21X1M)                    0.73      13.93 r
  U0_ALU/mult_36/FS_1/U23/Y (OAI2BB1X1M)                  0.50      14.42 f
  U0_ALU/mult_36/FS_1/U8/Y (CLKXOR2X2M)                   0.53      14.96 r
  U0_ALU/mult_36/FS_1/SUM[13] (ALU_DW01_add_1)            0.00      14.96 r
  U0_ALU/mult_36/PRODUCT[15] (ALU_DW02_mult_0)            0.00      14.96 r
  U0_ALU/U54/Y (OAI2BB1X2M)                               0.33      15.29 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00      15.29 r
  data arrival time                                                 15.29

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                -15.29
  --------------------------------------------------------------------------
  slack (MET)                                                        4.20


  Startpoint: U0_RegFile/reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/reg_file_reg[0][1]/Q (DFFRQX2M)              0.90       0.90 r
  U0_RegFile/REG0[1] (REG_FILE)                           0.00       0.90 r
  U0_ALU/A[1] (ALU)                                       0.00       0.90 r
  U0_ALU/U143/Y (INVX2M)                                  0.45       1.36 f
  U0_ALU/U106/Y (INVX4M)                                  0.67       2.03 r
  U0_ALU/mult_36/A[1] (ALU_DW02_mult_0)                   0.00       2.03 r
  U0_ALU/mult_36/U40/Y (INVX4M)                           0.62       2.65 f
  U0_ALU/mult_36/U16/Y (NOR2X2M)                          0.87       3.52 r
  U0_ALU/mult_36/U54/Y (XOR2X1M)                          0.69       4.22 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.56       4.77 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.77       5.54 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.77       6.31 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.77       7.08 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.77       7.85 r
  U0_ALU/mult_36/S4_2/CO (ADDFX2M)                        0.93       8.78 r
  U0_ALU/mult_36/U38/Y (CLKXOR2X2M)                       0.68       9.46 f
  U0_ALU/mult_36/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.46 f
  U0_ALU/mult_36/FS_1/U4/Y (NOR2X2M)                      0.86      10.32 r
  U0_ALU/mult_36/FS_1/U32/Y (OA21X1M)                     0.74      11.06 r
  U0_ALU/mult_36/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.96 r
  U0_ALU/mult_36/FS_1/U29/Y (OA21X1M)                     0.78      12.74 r
  U0_ALU/mult_36/FS_1/U2/Y (OAI21BX4M)                    0.46      13.20 f
  U0_ALU/mult_36/FS_1/U25/Y (XOR3XLM)                     0.74      13.94 r
  U0_ALU/mult_36/FS_1/SUM[12] (ALU_DW01_add_1)            0.00      13.94 r
  U0_ALU/mult_36/PRODUCT[14] (ALU_DW02_mult_0)            0.00      13.94 r
  U0_ALU/U55/Y (OAI2BB1X2M)                               0.36      14.31 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00      14.31 r
  data arrival time                                                 14.31

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                -14.31
  --------------------------------------------------------------------------
  slack (MET)                                                        5.18


  Startpoint: U0_RegFile/reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/reg_file_reg[0][1]/Q (DFFRQX2M)              0.90       0.90 r
  U0_RegFile/REG0[1] (REG_FILE)                           0.00       0.90 r
  U0_ALU/A[1] (ALU)                                       0.00       0.90 r
  U0_ALU/U143/Y (INVX2M)                                  0.45       1.36 f
  U0_ALU/U106/Y (INVX4M)                                  0.67       2.03 r
  U0_ALU/mult_36/A[1] (ALU_DW02_mult_0)                   0.00       2.03 r
  U0_ALU/mult_36/U40/Y (INVX4M)                           0.62       2.65 f
  U0_ALU/mult_36/U16/Y (NOR2X2M)                          0.87       3.52 r
  U0_ALU/mult_36/U54/Y (XOR2X1M)                          0.69       4.22 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.56       4.77 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.77       5.54 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.77       6.31 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.77       7.08 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.77       7.85 r
  U0_ALU/mult_36/S4_2/CO (ADDFX2M)                        0.93       8.78 r
  U0_ALU/mult_36/U38/Y (CLKXOR2X2M)                       0.68       9.46 f
  U0_ALU/mult_36/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.46 f
  U0_ALU/mult_36/FS_1/U4/Y (NOR2X2M)                      0.86      10.32 r
  U0_ALU/mult_36/FS_1/U32/Y (OA21X1M)                     0.74      11.06 r
  U0_ALU/mult_36/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.96 r
  U0_ALU/mult_36/FS_1/U29/Y (OA21X1M)                     0.78      12.74 r
  U0_ALU/mult_36/FS_1/U26/Y (XNOR2X1M)                    0.62      13.36 r
  U0_ALU/mult_36/FS_1/SUM[11] (ALU_DW01_add_1)            0.00      13.36 r
  U0_ALU/mult_36/PRODUCT[13] (ALU_DW02_mult_0)            0.00      13.36 r
  U0_ALU/U56/Y (OAI2BB1X2M)                               0.37      13.74 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00      13.74 r
  data arrival time                                                 13.74

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                -13.74
  --------------------------------------------------------------------------
  slack (MET)                                                        5.75


  Startpoint: U0_RegFile/reg_file_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][7]/CK (DFFRHQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][7]/Q (DFFRHQX2M)             0.49       0.49 r
  U0_RegFile/U3/Y (CLKBUFX24M)                            0.38       0.87 r
  U0_RegFile/REG1[7] (REG_FILE)                           0.00       0.87 r
  U0_ALU/B[7] (ALU)                                       0.00       0.87 r
  U0_ALU/div_37/b[7] (ALU_DW_div_uns_0)                   0.00       0.87 r
  U0_ALU/div_37/U55/Y (NOR2X12M)                          0.12       0.98 f
  U0_ALU/div_37/U28/Y (BUFX24M)                           0.15       1.14 f
  U0_ALU/div_37/U40/Y (AND3X12M)                          0.20       1.33 f
  U0_ALU/div_37/U50/Y (AND2X12M)                          0.21       1.54 f
  U0_ALU/div_37/U41/Y (NAND2X12M)                         0.11       1.66 r
  U0_ALU/div_37/U2/Y (CLKINVX20M)                         0.09       1.75 f
  U0_ALU/div_37/U1/Y (MX2X3M)                             0.50       2.25 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.43       2.68 r
  U0_ALU/div_37/U4/Y (AND2X12M)                           0.26       2.94 r
  U0_ALU/div_37/U43/Y (NAND2X4M)                          0.19       3.14 f
  U0_ALU/div_37/U6/Y (NAND2X12M)                          0.24       3.38 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.40       3.78 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.21       3.99 r
  U0_ALU/div_37/U30/Y (AND2X1M)                           0.41       4.40 r
  U0_ALU/div_37/U11/Y (BUFX10M)                           0.30       4.71 r
  U0_ALU/div_37/U34/Y (MX2X12M)                           0.32       5.03 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.38       5.41 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX2M)
                                                          0.40       5.81 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.24       6.05 r
  U0_ALU/div_37/U39/Y (AND2X1M)                           0.41       6.46 r
  U0_ALU/div_37/U5/Y (BUFX10M)                            0.23       6.69 r
  U0_ALU/div_37/U21/Y (BUFX6M)                            0.35       7.04 r
  U0_ALU/div_37/U33/Y (CLKMX2X6M)                         0.33       7.37 r
  U0_ALU/div_37/U35/Y (BUFX10M)                           0.19       7.56 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.50       8.06 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.23       8.29 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.36       8.65 r
  U0_ALU/div_37/U13/Y (AND2X12M)                          0.37       9.02 r
  U0_ALU/div_37/U12/Y (MX2X12M)                           0.41       9.43 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)
                                                          0.41       9.84 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.51      10.35 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX8M)
                                                          0.30      10.65 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.47      11.12 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.50      11.62 f
  U0_ALU/div_37/U31/Y (CLKAND2X6M)                        0.25      11.88 f
  U0_ALU/div_37/U18/Y (BUFX24M)                           0.21      12.08 f
  U0_ALU/div_37/quotient[2] (ALU_DW_div_uns_0)            0.00      12.08 f
  U0_ALU/U104/Y (AOI222X2M)                               0.90      12.99 r
  U0_ALU/U101/Y (AOI31X2M)                                0.49      13.48 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      13.48 f
  data arrival time                                                 13.48

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -13.48
  --------------------------------------------------------------------------
  slack (MET)                                                        6.12


  Startpoint: U0_RegFile/reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/reg_file_reg[0][1]/Q (DFFRQX2M)              0.90       0.90 r
  U0_RegFile/REG0[1] (REG_FILE)                           0.00       0.90 r
  U0_ALU/A[1] (ALU)                                       0.00       0.90 r
  U0_ALU/U143/Y (INVX2M)                                  0.45       1.36 f
  U0_ALU/U106/Y (INVX4M)                                  0.67       2.03 r
  U0_ALU/mult_36/A[1] (ALU_DW02_mult_0)                   0.00       2.03 r
  U0_ALU/mult_36/U40/Y (INVX4M)                           0.62       2.65 f
  U0_ALU/mult_36/U16/Y (NOR2X2M)                          0.87       3.52 r
  U0_ALU/mult_36/U54/Y (XOR2X1M)                          0.69       4.22 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.56       4.77 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.77       5.54 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.77       6.31 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.77       7.08 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.77       7.85 r
  U0_ALU/mult_36/S4_2/CO (ADDFX2M)                        0.93       8.78 r
  U0_ALU/mult_36/U38/Y (CLKXOR2X2M)                       0.68       9.46 f
  U0_ALU/mult_36/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.46 f
  U0_ALU/mult_36/FS_1/U4/Y (NOR2X2M)                      0.86      10.32 r
  U0_ALU/mult_36/FS_1/U32/Y (OA21X1M)                     0.74      11.06 r
  U0_ALU/mult_36/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.96 r
  U0_ALU/mult_36/FS_1/U30/Y (CLKXOR2X2M)                  0.60      12.56 r
  U0_ALU/mult_36/FS_1/SUM[10] (ALU_DW01_add_1)            0.00      12.56 r
  U0_ALU/mult_36/PRODUCT[12] (ALU_DW02_mult_0)            0.00      12.56 r
  U0_ALU/U57/Y (OAI2BB1X2M)                               0.33      12.89 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00      12.89 r
  data arrival time                                                 12.89

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                -12.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.59


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (DFFRQX4M)                 0.96       0.96 r
  U0_SYS_CTRL/U58/Y (INVX4M)                              0.55       1.52 f
  U0_SYS_CTRL/U57/Y (NOR2X4M)                             0.73       2.25 r
  U0_SYS_CTRL/U31/Y (INVX2M)                              0.32       2.57 f
  U0_SYS_CTRL/U30/Y (OAI31X2M)                            0.78       3.35 r
  U0_SYS_CTRL/U29/Y (CLKBUFX6M)                           0.87       4.22 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.61       4.83 r
  U0_SYS_CTRL/U7/Y (INVX2M)                               0.65       5.47 f
  U0_SYS_CTRL/U33/Y (NOR2X2M)                             0.58       6.05 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl)                       0.00       6.05 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       6.05 r
  U0_ALU/U130/Y (CLKBUFX6M)                               0.85       6.90 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       7.36 f
  U0_ALU/U62/Y (INVX2M)                                   0.66       8.02 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       8.62 r
  U0_ALU/U50/Y (INVX4M)                                   0.60       9.22 f
  U0_ALU/U155/Y (AOI221X2M)                               0.87      10.09 r
  U0_ALU/U154/Y (OAI222X1M)                               0.79      10.88 f
  U0_ALU/U124/Y (AOI221X2M)                               0.95      11.83 r
  U0_ALU/U122/Y (AOI31X2M)                                0.44      12.28 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00      12.28 f
  data arrival time                                                 12.28

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.28
  --------------------------------------------------------------------------
  slack (MET)                                                        7.32


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (DFFRQX4M)                 0.96       0.96 r
  U0_SYS_CTRL/U58/Y (INVX4M)                              0.55       1.52 f
  U0_SYS_CTRL/U57/Y (NOR2X4M)                             0.73       2.25 r
  U0_SYS_CTRL/U31/Y (INVX2M)                              0.32       2.57 f
  U0_SYS_CTRL/U30/Y (OAI31X2M)                            0.78       3.35 r
  U0_SYS_CTRL/U29/Y (CLKBUFX6M)                           0.87       4.22 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.61       4.83 r
  U0_SYS_CTRL/U7/Y (INVX2M)                               0.65       5.47 f
  U0_SYS_CTRL/U33/Y (NOR2X2M)                             0.58       6.05 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl)                       0.00       6.05 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       6.05 r
  U0_ALU/U130/Y (CLKBUFX6M)                               0.85       6.90 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       7.36 f
  U0_ALU/U62/Y (INVX2M)                                   0.66       8.02 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       8.62 r
  U0_ALU/U51/Y (INVX4M)                                   0.56       9.18 f
  U0_ALU/U158/Y (AOI221X2M)                               0.85      10.03 r
  U0_ALU/U157/Y (OAI222X1M)                               0.79      10.83 f
  U0_ALU/U116/Y (AOI221X2M)                               0.95      11.78 r
  U0_ALU/U114/Y (AOI31X2M)                                0.44      12.22 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00      12.22 f
  data arrival time                                                 12.22

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.22
  --------------------------------------------------------------------------
  slack (MET)                                                        7.38


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (DFFRQX4M)                 0.96       0.96 r
  U0_SYS_CTRL/U58/Y (INVX4M)                              0.55       1.52 f
  U0_SYS_CTRL/U57/Y (NOR2X4M)                             0.73       2.25 r
  U0_SYS_CTRL/U31/Y (INVX2M)                              0.32       2.57 f
  U0_SYS_CTRL/U30/Y (OAI31X2M)                            0.78       3.35 r
  U0_SYS_CTRL/U29/Y (CLKBUFX6M)                           0.87       4.22 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.61       4.83 r
  U0_SYS_CTRL/U7/Y (INVX2M)                               0.65       5.47 f
  U0_SYS_CTRL/U33/Y (NOR2X2M)                             0.58       6.05 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl)                       0.00       6.05 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       6.05 r
  U0_ALU/U130/Y (CLKBUFX6M)                               0.85       6.90 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       7.36 f
  U0_ALU/U62/Y (INVX2M)                                   0.66       8.02 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       8.62 r
  U0_ALU/U51/Y (INVX4M)                                   0.56       9.18 f
  U0_ALU/U167/Y (AOI221X2M)                               0.85      10.03 r
  U0_ALU/U166/Y (OAI222X1M)                               0.79      10.83 f
  U0_ALU/U111/Y (AOI221X2M)                               0.95      11.78 r
  U0_ALU/U109/Y (AOI31X2M)                                0.44      12.22 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00      12.22 f
  data arrival time                                                 12.22

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.22
  --------------------------------------------------------------------------
  slack (MET)                                                        7.38


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (DFFRQX4M)                 0.96       0.96 r
  U0_SYS_CTRL/U58/Y (INVX4M)                              0.55       1.52 f
  U0_SYS_CTRL/U57/Y (NOR2X4M)                             0.73       2.25 r
  U0_SYS_CTRL/U31/Y (INVX2M)                              0.32       2.57 f
  U0_SYS_CTRL/U30/Y (OAI31X2M)                            0.78       3.35 r
  U0_SYS_CTRL/U29/Y (CLKBUFX6M)                           0.87       4.22 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.61       4.83 r
  U0_SYS_CTRL/U7/Y (INVX2M)                               0.65       5.47 f
  U0_SYS_CTRL/U33/Y (NOR2X2M)                             0.58       6.05 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl)                       0.00       6.05 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       6.05 r
  U0_ALU/U130/Y (CLKBUFX6M)                               0.85       6.90 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       7.36 f
  U0_ALU/U62/Y (INVX2M)                                   0.66       8.02 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       8.62 r
  U0_ALU/U51/Y (INVX4M)                                   0.56       9.18 f
  U0_ALU/U128/Y (AOI221X2M)                               0.85      10.03 r
  U0_ALU/U127/Y (OAI222X1M)                               0.79      10.83 f
  U0_ALU/U74/Y (AOI221X2M)                                0.95      11.77 r
  U0_ALU/U72/Y (AOI31X2M)                                 0.44      12.22 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00      12.22 f
  data arrival time                                                 12.22

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.22
  --------------------------------------------------------------------------
  slack (MET)                                                        7.38


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (DFFRQX4M)                 0.96       0.96 r
  U0_SYS_CTRL/U58/Y (INVX4M)                              0.55       1.52 f
  U0_SYS_CTRL/U57/Y (NOR2X4M)                             0.73       2.25 r
  U0_SYS_CTRL/U31/Y (INVX2M)                              0.32       2.57 f
  U0_SYS_CTRL/U30/Y (OAI31X2M)                            0.78       3.35 r
  U0_SYS_CTRL/U29/Y (CLKBUFX6M)                           0.87       4.22 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.61       4.83 r
  U0_SYS_CTRL/U7/Y (INVX2M)                               0.65       5.47 f
  U0_SYS_CTRL/U33/Y (NOR2X2M)                             0.58       6.05 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl)                       0.00       6.05 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       6.05 r
  U0_ALU/U130/Y (CLKBUFX6M)                               0.85       6.90 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       7.36 f
  U0_ALU/U62/Y (INVX2M)                                   0.66       8.02 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       8.62 r
  U0_ALU/U51/Y (INVX4M)                                   0.56       9.18 f
  U0_ALU/U161/Y (AOI221X2M)                               0.85      10.03 r
  U0_ALU/U160/Y (OAI222X1M)                               0.79      10.83 f
  U0_ALU/U120/Y (AOI221X2M)                               0.95      11.77 r
  U0_ALU/U118/Y (AOI31X2M)                                0.44      12.22 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00      12.22 f
  data arrival time                                                 12.22

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.22
  --------------------------------------------------------------------------
  slack (MET)                                                        7.38


  Startpoint: U0_RegFile/reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/reg_file_reg[0][1]/Q (DFFRQX2M)              0.90       0.90 r
  U0_RegFile/REG0[1] (REG_FILE)                           0.00       0.90 r
  U0_ALU/A[1] (ALU)                                       0.00       0.90 r
  U0_ALU/U143/Y (INVX2M)                                  0.45       1.36 f
  U0_ALU/U106/Y (INVX4M)                                  0.67       2.03 r
  U0_ALU/mult_36/A[1] (ALU_DW02_mult_0)                   0.00       2.03 r
  U0_ALU/mult_36/U40/Y (INVX4M)                           0.62       2.65 f
  U0_ALU/mult_36/U16/Y (NOR2X2M)                          0.87       3.52 r
  U0_ALU/mult_36/U54/Y (XOR2X1M)                          0.69       4.22 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.56       4.77 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.77       5.54 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.77       6.31 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.77       7.08 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.77       7.85 r
  U0_ALU/mult_36/S4_2/CO (ADDFX2M)                        0.93       8.78 r
  U0_ALU/mult_36/U38/Y (CLKXOR2X2M)                       0.68       9.46 f
  U0_ALU/mult_36/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.46 f
  U0_ALU/mult_36/FS_1/U4/Y (NOR2X2M)                      0.86      10.32 r
  U0_ALU/mult_36/FS_1/U32/Y (OA21X1M)                     0.74      11.06 r
  U0_ALU/mult_36/FS_1/U19/Y (XNOR2X1M)                    0.61      11.67 r
  U0_ALU/mult_36/FS_1/SUM[9] (ALU_DW01_add_1)             0.00      11.67 r
  U0_ALU/mult_36/PRODUCT[11] (ALU_DW02_mult_0)            0.00      11.67 r
  U0_ALU/U59/Y (OAI2BB1X2M)                               0.37      12.04 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00      12.04 r
  data arrival time                                                 12.04

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                -12.04
  --------------------------------------------------------------------------
  slack (MET)                                                        7.44


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (DFFRQX4M)                 0.96       0.96 r
  U0_SYS_CTRL/U58/Y (INVX4M)                              0.55       1.52 f
  U0_SYS_CTRL/U57/Y (NOR2X4M)                             0.73       2.25 r
  U0_SYS_CTRL/U31/Y (INVX2M)                              0.32       2.57 f
  U0_SYS_CTRL/U30/Y (OAI31X2M)                            0.78       3.35 r
  U0_SYS_CTRL/U29/Y (CLKBUFX6M)                           0.87       4.22 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.61       4.83 r
  U0_SYS_CTRL/U7/Y (INVX2M)                               0.65       5.47 f
  U0_SYS_CTRL/U33/Y (NOR2X2M)                             0.58       6.05 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl)                       0.00       6.05 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       6.05 r
  U0_ALU/U130/Y (CLKBUFX6M)                               0.85       6.90 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       7.36 f
  U0_ALU/U62/Y (INVX2M)                                   0.66       8.02 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       8.62 r
  U0_ALU/U50/Y (INVX4M)                                   0.60       9.22 f
  U0_ALU/U134/Y (AOI211X2M)                               0.86      10.08 r
  U0_ALU/U133/Y (INVX2M)                                  0.50      10.58 f
  U0_ALU/U84/Y (NAND2X4M)                                 0.79      11.37 r
  U0_ALU/U58/Y (OAI2BB1X2M)                               0.36      11.73 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00      11.73 f
  data arrival time                                                 11.73

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                -11.73
  --------------------------------------------------------------------------
  slack (MET)                                                        7.89


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (DFFRQX4M)                 0.96       0.96 r
  U0_SYS_CTRL/U58/Y (INVX4M)                              0.55       1.52 f
  U0_SYS_CTRL/U57/Y (NOR2X4M)                             0.73       2.25 r
  U0_SYS_CTRL/U31/Y (INVX2M)                              0.32       2.57 f
  U0_SYS_CTRL/U30/Y (OAI31X2M)                            0.78       3.35 r
  U0_SYS_CTRL/U29/Y (CLKBUFX6M)                           0.87       4.22 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.61       4.83 r
  U0_SYS_CTRL/U7/Y (INVX2M)                               0.65       5.47 f
  U0_SYS_CTRL/U33/Y (NOR2X2M)                             0.58       6.05 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl)                       0.00       6.05 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       6.05 r
  U0_ALU/U130/Y (CLKBUFX6M)                               0.85       6.90 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       7.36 f
  U0_ALU/U62/Y (INVX2M)                                   0.66       8.02 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       8.62 r
  U0_ALU/U50/Y (INVX4M)                                   0.60       9.22 f
  U0_ALU/U134/Y (AOI211X2M)                               0.86      10.08 r
  U0_ALU/U133/Y (INVX2M)                                  0.50      10.58 f
  U0_ALU/U84/Y (NAND2X4M)                                 0.79      11.37 r
  U0_ALU/U63/Y (OAI2BB1X2M)                               0.36      11.73 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00      11.73 f
  data arrival time                                                 11.73

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                -11.73
  --------------------------------------------------------------------------
  slack (MET)                                                        7.89


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (DFFRQX4M)                 0.96       0.96 r
  U0_SYS_CTRL/U58/Y (INVX4M)                              0.55       1.52 f
  U0_SYS_CTRL/U57/Y (NOR2X4M)                             0.73       2.25 r
  U0_SYS_CTRL/U31/Y (INVX2M)                              0.32       2.57 f
  U0_SYS_CTRL/U30/Y (OAI31X2M)                            0.78       3.35 r
  U0_SYS_CTRL/U29/Y (CLKBUFX6M)                           0.87       4.22 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.61       4.83 r
  U0_SYS_CTRL/U7/Y (INVX2M)                               0.65       5.47 f
  U0_SYS_CTRL/U33/Y (NOR2X2M)                             0.58       6.05 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl)                       0.00       6.05 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       6.05 r
  U0_ALU/U130/Y (CLKBUFX6M)                               0.85       6.90 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       7.36 f
  U0_ALU/U62/Y (INVX2M)                                   0.66       8.02 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       8.62 r
  U0_ALU/U50/Y (INVX4M)                                   0.60       9.22 f
  U0_ALU/U134/Y (AOI211X2M)                               0.86      10.08 r
  U0_ALU/U133/Y (INVX2M)                                  0.50      10.58 f
  U0_ALU/U137/Y (AOI21X2M)                                0.56      11.14 r
  U0_ALU/U135/Y (AOI21X2M)                                0.36      11.50 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00      11.50 f
  data arrival time                                                 11.50

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -11.50
  --------------------------------------------------------------------------
  slack (MET)                                                        8.12


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (DFFRQX4M)                 0.96       0.96 r
  U0_SYS_CTRL/U58/Y (INVX4M)                              0.55       1.52 f
  U0_SYS_CTRL/U57/Y (NOR2X4M)                             0.73       2.25 r
  U0_SYS_CTRL/U31/Y (INVX2M)                              0.32       2.57 f
  U0_SYS_CTRL/U30/Y (OAI31X2M)                            0.78       3.35 r
  U0_SYS_CTRL/U29/Y (CLKBUFX6M)                           0.87       4.22 r
  U0_SYS_CTRL/U80/Y (NAND3BX4M)                           0.61       4.83 r
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       4.83 r
  U0_ALU/EN (ALU)                                         0.00       4.83 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       4.83 r
  data arrival time                                                  4.83

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                       14.62


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U84/Y (AND2X2M)                              0.90       7.26 r
  U0_RegFile/U88/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U58/Y (BUFX4M)                               0.65       8.49 f
  U0_RegFile/U128/Y (OAI2BB2X1M)                          0.76       9.25 r
  U0_RegFile/reg_file_reg[0][0]/D (DFFRQX2M)              0.00       9.25 r
  data arrival time                                                  9.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[0][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.25
  --------------------------------------------------------------------------
  slack (MET)                                                       10.17


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U85/Y (AND2X2M)                              0.90       7.27 r
  U0_RegFile/U90/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U57/Y (BUFX4M)                               0.65       8.49 f
  U0_RegFile/U147/Y (OAI2BB2X1M)                          0.74       9.23 r
  U0_RegFile/reg_file_reg[3][0]/D (DFFRQX2M)              0.00       9.23 r
  data arrival time                                                  9.23

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[3][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.23
  --------------------------------------------------------------------------
  slack (MET)                                                       10.19


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U85/Y (AND2X2M)                              0.90       7.27 r
  U0_RegFile/U91/Y (NAND2X2M)                             0.62       7.89 f
  U0_RegFile/U60/Y (BUFX4M)                               0.57       8.46 f
  U0_RegFile/U140/Y (OAI2BB2X1M)                          0.72       9.17 r
  U0_RegFile/reg_file_reg[1][5]/D (DFFRQX4M)              0.00       9.17 r
  data arrival time                                                  9.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[1][5]/CK (DFFRQX4M)             0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                       10.24


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U85/Y (AND2X2M)                              0.90       7.27 r
  U0_RegFile/U91/Y (NAND2X2M)                             0.62       7.89 f
  U0_RegFile/U60/Y (BUFX4M)                               0.57       8.46 f
  U0_RegFile/U136/Y (OAI2BB2X1M)                          0.72       9.17 r
  U0_RegFile/reg_file_reg[1][1]/D (DFFRQX2M)              0.00       9.17 r
  data arrival time                                                  9.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[1][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                       10.24


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U85/Y (AND2X2M)                              0.90       7.27 r
  U0_RegFile/U91/Y (NAND2X2M)                             0.62       7.89 f
  U0_RegFile/U51/Y (BUFX4M)                               0.64       8.53 f
  U0_RegFile/U135/Y (OAI2BB2X1M)                          0.75       9.28 r
  U0_RegFile/reg_file_reg[1][0]/D (DFFRHQX1M)             0.00       9.28 r
  data arrival time                                                  9.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[1][0]/CK (DFFRHQX1M)            0.00      19.80 r
  library setup time                                     -0.27      19.53
  data required time                                                19.53
  --------------------------------------------------------------------------
  data required time                                                19.53
  data arrival time                                                 -9.28
  --------------------------------------------------------------------------
  slack (MET)                                                       10.25


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U84/Y (AND2X2M)                              0.90       7.26 r
  U0_RegFile/U88/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U67/Y (BUFX4M)                               0.57       8.41 f
  U0_RegFile/U131/Y (OAI2BB2X1M)                          0.73       9.14 r
  U0_RegFile/reg_file_reg[0][3]/D (DFFRQX2M)              0.00       9.14 r
  data arrival time                                                  9.14

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[0][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                       10.28


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U84/Y (AND2X2M)                              0.90       7.26 r
  U0_RegFile/U88/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U67/Y (BUFX4M)                               0.57       8.41 f
  U0_RegFile/U130/Y (OAI2BB2X1M)                          0.73       9.14 r
  U0_RegFile/reg_file_reg[0][2]/D (DFFRQX2M)              0.00       9.14 r
  data arrival time                                                  9.14

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[0][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                       10.28


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U84/Y (AND2X2M)                              0.90       7.26 r
  U0_RegFile/U88/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U67/Y (BUFX4M)                               0.57       8.41 f
  U0_RegFile/U129/Y (OAI2BB2X1M)                          0.73       9.14 r
  U0_RegFile/reg_file_reg[0][1]/D (DFFRQX2M)              0.00       9.14 r
  data arrival time                                                  9.14

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[0][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                       10.28


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U84/Y (AND2X2M)                              0.90       7.26 r
  U0_RegFile/U88/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U67/Y (BUFX4M)                               0.57       8.41 f
  U0_RegFile/U133/Y (OAI2BB2X1M)                          0.73       9.14 r
  U0_RegFile/reg_file_reg[0][5]/D (DFFRQX2M)              0.00       9.14 r
  data arrival time                                                  9.14

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[0][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                       10.28


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U85/Y (AND2X2M)                              0.90       7.27 r
  U0_RegFile/U91/Y (NAND2X2M)                             0.62       7.89 f
  U0_RegFile/U51/Y (BUFX4M)                               0.64       8.53 f
  U0_RegFile/U141/Y (OAI2BB2X1M)                          0.67       9.20 f
  U0_RegFile/reg_file_reg[1][7]/D (DFFRHQX2M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[1][7]/CK (DFFRHQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.29


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U85/Y (AND2X2M)                              0.90       7.27 r
  U0_RegFile/U91/Y (NAND2X2M)                             0.62       7.89 f
  U0_RegFile/U51/Y (BUFX4M)                               0.64       8.53 f
  U0_RegFile/U139/Y (OAI2BB2X1M)                          0.67       9.20 f
  U0_RegFile/reg_file_reg[1][4]/D (DFFRHQX2M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[1][4]/CK (DFFRHQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.29


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U85/Y (AND2X2M)                              0.90       7.27 r
  U0_RegFile/U91/Y (NAND2X2M)                             0.62       7.89 f
  U0_RegFile/U51/Y (BUFX4M)                               0.64       8.53 f
  U0_RegFile/U138/Y (OAI2BB2X1M)                          0.67       9.20 f
  U0_RegFile/reg_file_reg[1][3]/D (DFFRHQX2M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[1][3]/CK (DFFRHQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.29


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U85/Y (AND2X2M)                              0.90       7.27 r
  U0_RegFile/U90/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U66/Y (BUFX4M)                               0.57       8.41 f
  U0_RegFile/U148/Y (OAI2BB2X1M)                          0.72       9.13 r
  U0_RegFile/reg_file_reg[3][1]/D (DFFRQX4M)              0.00       9.13 r
  data arrival time                                                  9.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[3][1]/CK (DFFRQX4M)             0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                       10.29


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U85/Y (AND2X2M)                              0.90       7.27 r
  U0_RegFile/U90/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U66/Y (BUFX4M)                               0.57       8.41 f
  U0_RegFile/U151/Y (OAI2BB2X1M)                          0.72       9.13 r
  U0_RegFile/reg_file_reg[3][4]/D (DFFRQX4M)              0.00       9.13 r
  data arrival time                                                  9.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[3][4]/CK (DFFRQX4M)             0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                       10.29


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U85/Y (AND2X2M)                              0.90       7.27 r
  U0_RegFile/U90/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U66/Y (BUFX4M)                               0.57       8.41 f
  U0_RegFile/U150/Y (OAI2BB2X1M)                          0.72       9.13 r
  U0_RegFile/reg_file_reg[3][3]/D (DFFRQX4M)              0.00       9.13 r
  data arrival time                                                  9.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[3][3]/CK (DFFRQX4M)             0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                       10.29


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U85/Y (AND2X2M)                              0.90       7.27 r
  U0_RegFile/U90/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U66/Y (BUFX4M)                               0.57       8.41 f
  U0_RegFile/U149/Y (OAI2BB2X1M)                          0.72       9.13 r
  U0_RegFile/reg_file_reg[3][2]/D (DFFRQX4M)              0.00       9.13 r
  data arrival time                                                  9.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[3][2]/CK (DFFRQX4M)             0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                       10.29


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U85/Y (AND2X2M)                              0.90       7.27 r
  U0_RegFile/U90/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U66/Y (BUFX4M)                               0.57       8.41 f
  U0_RegFile/U115/Y (OAI2BB2X1M)                          0.72       9.13 r
  U0_RegFile/reg_file_reg[3][6]/D (DFFRQX4M)              0.00       9.13 r
  data arrival time                                                  9.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[3][6]/CK (DFFRQX4M)             0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                       10.29


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U85/Y (AND2X2M)                              0.90       7.27 r
  U0_RegFile/U90/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U66/Y (BUFX4M)                               0.57       8.41 f
  U0_RegFile/U152/Y (OAI2BB2X1M)                          0.72       9.13 r
  U0_RegFile/reg_file_reg[3][7]/D (DFFRQX4M)              0.00       9.13 r
  data arrival time                                                  9.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[3][7]/CK (DFFRQX4M)             0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                       10.29


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U84/Y (AND2X2M)                              0.90       7.26 r
  U0_RegFile/U89/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U65/Y (BUFX4M)                               0.57       8.41 f
  U0_RegFile/U144/Y (OAI2BB2X1M)                          0.72       9.13 r
  U0_RegFile/reg_file_reg[2][3]/D (DFFRQX4M)              0.00       9.13 r
  data arrival time                                                  9.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[2][3]/CK (DFFRQX4M)             0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                       10.29


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (DFFRQX2M)                 1.13       1.13 r
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.64       1.78 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.91       2.69 r
  U0_SYS_CTRL/U34/Y (NAND2X2M)                            0.83       3.52 f
  U0_SYS_CTRL/U39/Y (NAND2X2M)                            0.83       4.35 r
  U0_SYS_CTRL/WrEn (sys_ctrl)                             0.00       4.35 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       4.35 r
  U0_RegFile/U59/Y (INVX2M)                               0.46       4.81 f
  U0_RegFile/U45/Y (NOR2X4M)                              0.68       5.49 r
  U0_RegFile/U16/Y (NOR2BX2M)                             0.88       6.36 r
  U0_RegFile/U84/Y (AND2X2M)                              0.90       7.26 r
  U0_RegFile/U89/Y (NAND2X2M)                             0.57       7.84 f
  U0_RegFile/U65/Y (BUFX4M)                               0.57       8.41 f
  U0_RegFile/U143/Y (OAI2BB2X1M)                          0.72       9.13 r
  U0_RegFile/reg_file_reg[2][2]/D (DFFRQX4M)              0.00       9.13 r
  data arrival time                                                  9.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[2][2]/CK (DFFRQX4M)             0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                       10.29


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U0_ClkDiv/U32/Y (AOI21X1M)                              0.90       6.18 r
  U0_ClkDiv/U31/Y (CLKXOR2X2M)                            0.57       6.74 r
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       6.74 r
  data arrival time                                                  6.74

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00     271.00 r
  library setup time                                     -0.30     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -6.74
  --------------------------------------------------------------------------
  slack (MET)                                                      263.95


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U1_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U1_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U1_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U1_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U1_ClkDiv/U32/Y (AOI21X1M)                              0.90       6.18 r
  U1_ClkDiv/U31/Y (CLKXOR2X2M)                            0.57       6.74 r
  U1_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       6.74 r
  data arrival time                                                  6.74

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00     271.00 r
  library setup time                                     -0.30     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -6.74
  --------------------------------------------------------------------------
  slack (MET)                                                      263.96


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U0_ClkDiv/U7/Y (AO22XLM)                                0.76       6.80 f
  U0_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U0_ClkDiv/U8/Y (AO22XLM)                                0.76       6.80 f
  U0_ClkDiv/count_reg[0]/D (DFFRQX4M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U0_ClkDiv/U13/Y (AO22XLM)                               0.76       6.80 f
  U0_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U0_ClkDiv/U12/Y (AO22XLM)                               0.76       6.80 f
  U0_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U0_ClkDiv/U11/Y (AO22XLM)                               0.76       6.80 f
  U0_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U0_ClkDiv/U10/Y (AO22XLM)                               0.76       6.80 f
  U0_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U0_ClkDiv/U9/Y (AO22XLM)                                0.76       6.80 f
  U0_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U1_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U1_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U1_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U1_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U1_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U1_ClkDiv/U8/Y (AO22XLM)                                0.76       6.80 f
  U1_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U1_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U1_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U1_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U1_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U1_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U1_ClkDiv/U9/Y (AO22XLM)                                0.76       6.80 f
  U1_ClkDiv/count_reg[0]/D (DFFRQX4M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U1_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U1_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U1_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U1_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U1_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U1_ClkDiv/U14/Y (AO22XLM)                               0.76       6.80 f
  U1_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U1_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U1_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U1_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U1_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U1_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U1_ClkDiv/U13/Y (AO22XLM)                               0.76       6.80 f
  U1_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U1_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U1_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U1_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U1_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U1_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U1_ClkDiv/U12/Y (AO22XLM)                               0.76       6.80 f
  U1_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U1_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U1_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U1_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U1_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U1_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U1_ClkDiv/U11/Y (AO22XLM)                               0.76       6.80 f
  U1_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U1_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U1_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U1_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U1_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U1_ClkDiv/U5/Y (AND3X4M)                                0.77       6.05 f
  U1_ClkDiv/U10/Y (AO22XLM)                               0.76       6.80 f
  U1_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                      264.00


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U0_ClkDiv/U35/Y (OR2X1M)                                0.72       6.00 f
  U0_ClkDiv/U34/Y (XNOR2X1M)                              0.48       6.48 f
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       6.48 f
  data arrival time                                                  6.48

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00     271.00 r
  library setup time                                     -0.30     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -6.48
  --------------------------------------------------------------------------
  slack (MET)                                                      264.22


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     1.07       1.07 r
  U1_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.72 f
  U1_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.70 r
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.46 f
  U1_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.16 r
  U1_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.28 f
  U1_ClkDiv/U35/Y (OR2X1M)                                0.72       6.00 f
  U1_ClkDiv/U34/Y (XNOR2X1M)                              0.48       6.48 f
  U1_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       6.48 f
  data arrival time                                                  6.48

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00     271.00 r
  library setup time                                     -0.30     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -6.48
  --------------------------------------------------------------------------
  slack (MET)                                                      264.22


  Startpoint: U0_RST_SYNC/rst_reg_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/rst_reg_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[1]/Q (DFFRQX2M)                 0.57       0.57 r
  U0_RST_SYNC/SYNC_RST_reg/D (DFFRQX2M)                   0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_RST_SYNC/SYNC_RST_reg/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.30     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                      270.13


  Startpoint: U0_RST_SYNC/rst_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[0]/Q (DFFRQX2M)                 0.57       0.57 r
  U0_RST_SYNC/rst_reg_reg[1]/D (DFFRQX2M)                 0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_RST_SYNC/rst_reg_reg[1]/CK (DFFRQX2M)                0.00     271.00 r
  library setup time                                     -0.30     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                      270.13


  Startpoint: U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: str_glitch (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg/Q (DFFRX4M)
                                                          1.16       1.16 r
  U0_UART/u0_UART_RX/U2_str_check/str_glitch (RX_str_check)
                                                          0.00       1.16 r
  U0_UART/u0_UART_RX/str_glitch (UART_RX_DATAWIDTH8)      0.00       1.16 r
  U0_UART/str_glitch (UART)                               0.00       1.16 r
  str_glitch (out)                                        0.00       1.16 r
  data arrival time                                                  1.16

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  output external delay                                 -54.24     216.76
  data required time                                               216.76
  --------------------------------------------------------------------------
  data required time                                               216.76
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                      215.60


  Startpoint: U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/Q (DFFRX4M)
                                                          1.16       1.16 r
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error (RX_parity_check_data_width8)
                                                          0.00       1.16 r
  U0_UART/u0_UART_RX/Parity_Error (UART_RX_DATAWIDTH8)
                                                          0.00       1.16 r
  U0_UART/Parity_Error (UART)                             0.00       1.16 r
  parity_error (out)                                      0.00       1.16 r
  data arrival time                                                  1.16

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  output external delay                                 -54.24     216.76
  data required time                                               216.76
  --------------------------------------------------------------------------
  data required time                                               216.76
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                      215.60


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (DFFRX4M)
                                                          1.22       1.22 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/U39/Y (INVX2M)      0.48       1.70 f
  U0_UART/u0_UART_RX/U6_data_sampling/U7/Y (NOR3X6M)      0.83       2.53 r
  U0_UART/u0_UART_RX/U6_data_sampling/U17/Y (AND2X2M)     0.90       3.44 r
  U0_UART/u0_UART_RX/U6_data_sampling/U26/Y (NAND3X2M)
                                                          0.67       4.11 f
  U0_UART/u0_UART_RX/U6_data_sampling/U21/Y (INVX2M)      0.60       4.71 r
  U0_UART/u0_UART_RX/U6_data_sampling/U37/Y (OAI21BX1M)
                                                          0.46       5.17 f
  U0_UART/u0_UART_RX/U6_data_sampling/U36/Y (NAND2X2M)
                                                          0.73       5.90 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/U12/Y (NOR2BX8M)     0.61       6.51 r
  U0_UART/u0_UART_RX/U4_deserializer/U6/Y (OAI21X4M)      0.43       6.94 f
  U0_UART/u0_UART_RX/U4_deserializer/U11/Y (NOR2X4M)      0.91       7.85 r
  U0_UART/u0_UART_RX/U4_deserializer/U8/Y (INVX2M)        0.50       8.35 f
  U0_UART/u0_UART_RX/U4_deserializer/U20/Y (AOI32X1M)     0.77       9.11 r
  U0_UART/u0_UART_RX/U4_deserializer/U19/Y (INVX2M)       0.31       9.43 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       9.43 f
  data arrival time                                                  9.43

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.17     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                      261.40


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (DFFRX4M)
                                                          1.22       1.22 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/U39/Y (INVX2M)      0.48       1.70 f
  U0_UART/u0_UART_RX/U6_data_sampling/U7/Y (NOR3X6M)      0.83       2.53 r
  U0_UART/u0_UART_RX/U6_data_sampling/U17/Y (AND2X2M)     0.90       3.44 r
  U0_UART/u0_UART_RX/U6_data_sampling/U26/Y (NAND3X2M)
                                                          0.67       4.11 f
  U0_UART/u0_UART_RX/U6_data_sampling/U21/Y (INVX2M)      0.60       4.71 r
  U0_UART/u0_UART_RX/U6_data_sampling/U37/Y (OAI21BX1M)
                                                          0.46       5.17 f
  U0_UART/u0_UART_RX/U6_data_sampling/U36/Y (NAND2X2M)
                                                          0.73       5.90 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/U12/Y (NOR2BX8M)     0.61       6.51 r
  U0_UART/u0_UART_RX/U4_deserializer/U6/Y (OAI21X4M)      0.43       6.94 f
  U0_UART/u0_UART_RX/U4_deserializer/U5/Y (NOR2BX4M)      0.93       7.86 r
  U0_UART/u0_UART_RX/U4_deserializer/U7/Y (INVX4M)        0.57       8.43 f
  U0_UART/u0_UART_RX/U4_deserializer/U18/Y (OAI2BB2X1M)
                                                          0.74       9.17 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       9.17 r
  data arrival time                                                  9.17

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.38     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                      261.45


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (DFFRX4M)
                                                          1.22       1.22 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/U39/Y (INVX2M)      0.48       1.70 f
  U0_UART/u0_UART_RX/U6_data_sampling/U7/Y (NOR3X6M)      0.83       2.53 r
  U0_UART/u0_UART_RX/U6_data_sampling/U17/Y (AND2X2M)     0.90       3.44 r
  U0_UART/u0_UART_RX/U6_data_sampling/U26/Y (NAND3X2M)
                                                          0.67       4.11 f
  U0_UART/u0_UART_RX/U6_data_sampling/U21/Y (INVX2M)      0.60       4.71 r
  U0_UART/u0_UART_RX/U6_data_sampling/U37/Y (OAI21BX1M)
                                                          0.46       5.17 f
  U0_UART/u0_UART_RX/U6_data_sampling/U36/Y (NAND2X2M)
                                                          0.73       5.90 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/U12/Y (NOR2BX8M)     0.61       6.51 r
  U0_UART/u0_UART_RX/U4_deserializer/U6/Y (OAI21X4M)      0.43       6.94 f
  U0_UART/u0_UART_RX/U4_deserializer/U5/Y (NOR2BX4M)      0.93       7.86 r
  U0_UART/u0_UART_RX/U4_deserializer/U7/Y (INVX4M)        0.57       8.43 f
  U0_UART/u0_UART_RX/U4_deserializer/U17/Y (OAI22X1M)     0.75       9.18 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]/D (DFFRX1M)
                                                          0.00       9.18 r
  data arrival time                                                  9.18

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]/CK (DFFRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.34     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -9.18
  --------------------------------------------------------------------------
  slack (MET)                                                      261.48


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (DFFRX4M)
                                                          1.22       1.22 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/U39/Y (INVX2M)      0.48       1.70 f
  U0_UART/u0_UART_RX/U6_data_sampling/U7/Y (NOR3X6M)      0.83       2.53 r
  U0_UART/u0_UART_RX/U6_data_sampling/U17/Y (AND2X2M)     0.90       3.44 r
  U0_UART/u0_UART_RX/U6_data_sampling/U26/Y (NAND3X2M)
                                                          0.67       4.11 f
  U0_UART/u0_UART_RX/U6_data_sampling/U21/Y (INVX2M)      0.60       4.71 r
  U0_UART/u0_UART_RX/U6_data_sampling/U37/Y (OAI21BX1M)
                                                          0.46       5.17 f
  U0_UART/u0_UART_RX/U6_data_sampling/U36/Y (NAND2X2M)
                                                          0.73       5.90 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/U12/Y (NOR2BX8M)     0.61       6.51 r
  U0_UART/u0_UART_RX/U4_deserializer/U6/Y (OAI21X4M)      0.43       6.94 f
  U0_UART/u0_UART_RX/U4_deserializer/U5/Y (NOR2BX4M)      0.93       7.86 r
  U0_UART/u0_UART_RX/U4_deserializer/U7/Y (INVX4M)        0.57       8.43 f
  U0_UART/u0_UART_RX/U4_deserializer/U16/Y (OAI22X1M)     0.75       9.18 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]/D (DFFRX1M)
                                                          0.00       9.18 r
  data arrival time                                                  9.18

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]/CK (DFFRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.34     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -9.18
  --------------------------------------------------------------------------
  slack (MET)                                                      261.48


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (DFFRX4M)
                                                          1.22       1.22 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/U39/Y (INVX2M)      0.48       1.70 f
  U0_UART/u0_UART_RX/U6_data_sampling/U7/Y (NOR3X6M)      0.83       2.53 r
  U0_UART/u0_UART_RX/U6_data_sampling/U17/Y (AND2X2M)     0.90       3.44 r
  U0_UART/u0_UART_RX/U6_data_sampling/U26/Y (NAND3X2M)
                                                          0.67       4.11 f
  U0_UART/u0_UART_RX/U6_data_sampling/U21/Y (INVX2M)      0.60       4.71 r
  U0_UART/u0_UART_RX/U6_data_sampling/U37/Y (OAI21BX1M)
                                                          0.46       5.17 f
  U0_UART/u0_UART_RX/U6_data_sampling/U36/Y (NAND2X2M)
                                                          0.73       5.90 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/U12/Y (NOR2BX8M)     0.61       6.51 r
  U0_UART/u0_UART_RX/U4_deserializer/U6/Y (OAI21X4M)      0.43       6.94 f
  U0_UART/u0_UART_RX/U4_deserializer/U5/Y (NOR2BX4M)      0.93       7.86 r
  U0_UART/u0_UART_RX/U4_deserializer/U7/Y (INVX4M)        0.57       8.43 f
  U0_UART/u0_UART_RX/U4_deserializer/U15/Y (OAI22X1M)     0.75       9.18 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]/D (DFFRX1M)
                                                          0.00       9.18 r
  data arrival time                                                  9.18

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]/CK (DFFRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.34     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -9.18
  --------------------------------------------------------------------------
  slack (MET)                                                      261.48


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (DFFRX4M)
                                                          1.22       1.22 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/U39/Y (INVX2M)      0.48       1.70 f
  U0_UART/u0_UART_RX/U6_data_sampling/U7/Y (NOR3X6M)      0.83       2.53 r
  U0_UART/u0_UART_RX/U6_data_sampling/U17/Y (AND2X2M)     0.90       3.44 r
  U0_UART/u0_UART_RX/U6_data_sampling/U26/Y (NAND3X2M)
                                                          0.67       4.11 f
  U0_UART/u0_UART_RX/U6_data_sampling/U21/Y (INVX2M)      0.60       4.71 r
  U0_UART/u0_UART_RX/U6_data_sampling/U37/Y (OAI21BX1M)
                                                          0.46       5.17 f
  U0_UART/u0_UART_RX/U6_data_sampling/U36/Y (NAND2X2M)
                                                          0.73       5.90 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/U12/Y (NOR2BX8M)     0.61       6.51 r
  U0_UART/u0_UART_RX/U4_deserializer/U6/Y (OAI21X4M)      0.43       6.94 f
  U0_UART/u0_UART_RX/U4_deserializer/U5/Y (NOR2BX4M)      0.93       7.86 r
  U0_UART/u0_UART_RX/U4_deserializer/U7/Y (INVX4M)        0.57       8.43 f
  U0_UART/u0_UART_RX/U4_deserializer/U14/Y (OAI22X1M)     0.75       9.18 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/D (DFFRX1M)
                                                          0.00       9.18 r
  data arrival time                                                  9.18

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.34     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -9.18
  --------------------------------------------------------------------------
  slack (MET)                                                      261.48


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/QN (DFFRX4M)
                                                          0.64       0.64 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U6/Y (INVX6M)        0.41       1.05 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U22/Y (OAI32X2M)     0.88       1.93 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U9/Y (AOI32X1M)      0.60       2.54 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U26/Y (NOR2X2M)      0.61       3.14 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U25/Y (AND4X4M)      0.81       3.96 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U10/Y (NAND4X2M)     0.85       4.80 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U19/Y (NAND2X4M)     0.80       5.60 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U12/Y (INVX2M)       0.52       6.12 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U20/Y (AOI21BX2M)
                                                          0.69       6.82 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U39/Y (OA21X2M)      0.56       7.38 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U37/Y (OAI21X2M)     0.34       7.72 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U8/Y (AOI32X1M)      0.74       8.46 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U36/Y (NOR2X2M)      0.31       8.76 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[3]/D (DFFRX4M)
                                                          0.00       8.76 f
  data arrival time                                                  8.76

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[3]/CK (DFFRX4M)
                                                          0.00     271.00 r
  library setup time                                     -0.18     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                      262.06


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (DFFRX4M)
                                                          1.22       1.22 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/U39/Y (INVX2M)      0.48       1.70 f
  U0_UART/u0_UART_RX/U6_data_sampling/U7/Y (NOR3X6M)      0.83       2.53 r
  U0_UART/u0_UART_RX/U6_data_sampling/U17/Y (AND2X2M)     0.90       3.44 r
  U0_UART/u0_UART_RX/U6_data_sampling/U26/Y (NAND3X2M)
                                                          0.67       4.11 f
  U0_UART/u0_UART_RX/U6_data_sampling/U21/Y (INVX2M)      0.60       4.71 r
  U0_UART/u0_UART_RX/U6_data_sampling/U37/Y (OAI21BX1M)
                                                          0.46       5.17 f
  U0_UART/u0_UART_RX/U6_data_sampling/U36/Y (NAND2X2M)
                                                          0.73       5.90 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U0_fsm/take_sample (RX_FSM)          0.00       5.90 r
  U0_UART/u0_UART_RX/U0_fsm/U20/Y (INVX2M)                0.57       6.47 f
  U0_UART/u0_UART_RX/U0_fsm/U39/Y (NOR3X2M)               0.78       7.25 r
  U0_UART/u0_UART_RX/U0_fsm/par_chk_en (RX_FSM)           0.00       7.25 r
  U0_UART/u0_UART_RX/U1_parity_check/par_chk_en (RX_parity_check_data_width8)
                                                          0.00       7.25 r
  U0_UART/u0_UART_RX/U1_parity_check/U5/Y (INVX2M)        0.46       7.71 f
  U0_UART/u0_UART_RX/U1_parity_check/U3/Y (OAI2BB2X1M)
                                                          0.71       8.42 r
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/D (DFFRX4M)
                                                          0.00       8.42 r
  data arrival time                                                  8.42

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/CK (DFFRX4M)
                                                          0.00     271.00 r
  library setup time                                     -0.32     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -8.42
  --------------------------------------------------------------------------
  slack (MET)                                                      262.26


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (DFFRX4M)
                                                          1.22       1.22 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/U39/Y (INVX2M)      0.48       1.70 f
  U0_UART/u0_UART_RX/U6_data_sampling/U7/Y (NOR3X6M)      0.83       2.53 r
  U0_UART/u0_UART_RX/U6_data_sampling/U17/Y (AND2X2M)     0.90       3.44 r
  U0_UART/u0_UART_RX/U6_data_sampling/U26/Y (NAND3X2M)
                                                          0.67       4.11 f
  U0_UART/u0_UART_RX/U6_data_sampling/U21/Y (INVX2M)      0.60       4.71 r
  U0_UART/u0_UART_RX/U6_data_sampling/U37/Y (OAI21BX1M)
                                                          0.46       5.17 f
  U0_UART/u0_UART_RX/U6_data_sampling/U36/Y (NAND2X2M)
                                                          0.73       5.90 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U4_deserializer/U12/Y (NOR2BX8M)     0.61       6.51 r
  U0_UART/u0_UART_RX/U4_deserializer/U6/Y (OAI21X4M)      0.43       6.94 f
  U0_UART/u0_UART_RX/U4_deserializer/U5/Y (NOR2BX4M)      0.93       7.86 r
  U0_UART/u0_UART_RX/U4_deserializer/U21/Y (OAI2BB2X1M)
                                                          0.49       8.35 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[6]/D (DFFRX1M)
                                                          0.00       8.35 r
  data arrival time                                                  8.35

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[6]/CK (DFFRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.33     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -8.35
  --------------------------------------------------------------------------
  slack (MET)                                                      262.32


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (DFFRX4M)
                                                          1.22       1.22 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling)
                                                          0.00       1.22 r
  U0_UART/u0_UART_RX/U6_data_sampling/U39/Y (INVX2M)      0.48       1.70 f
  U0_UART/u0_UART_RX/U6_data_sampling/U7/Y (NOR3X6M)      0.83       2.53 r
  U0_UART/u0_UART_RX/U6_data_sampling/U17/Y (AND2X2M)     0.90       3.44 r
  U0_UART/u0_UART_RX/U6_data_sampling/U26/Y (NAND3X2M)
                                                          0.67       4.11 f
  U0_UART/u0_UART_RX/U6_data_sampling/U21/Y (INVX2M)      0.60       4.71 r
  U0_UART/u0_UART_RX/U6_data_sampling/U37/Y (OAI21BX1M)
                                                          0.46       5.17 f
  U0_UART/u0_UART_RX/U6_data_sampling/U36/Y (NAND2X2M)
                                                          0.73       5.90 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling)
                                                          0.00       5.90 r
  U0_UART/u0_UART_RX/U0_fsm/take_sample (RX_FSM)          0.00       5.90 r
  U0_UART/u0_UART_RX/U0_fsm/U20/Y (INVX2M)                0.57       6.47 f
  U0_UART/u0_UART_RX/U0_fsm/U40/Y (NOR2X2M)               0.55       7.01 r
  U0_UART/u0_UART_RX/U0_fsm/stp_chk_en (RX_FSM)           0.00       7.01 r
  U0_UART/u0_UART_RX/U3_stp_chk/stp_chk_en (RX_stp_chk)
                                                          0.00       7.01 r
  U0_UART/u0_UART_RX/U3_stp_chk/U3/Y (INVX2M)             0.38       7.39 f
  U0_UART/u0_UART_RX/U3_stp_chk/U2/Y (OAI2BB2X1M)         0.69       8.08 r
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/D (DFFRQX2M)
                                                          0.00       8.08 r
  data arrival time                                                  8.08

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.38     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                 -8.08
  --------------------------------------------------------------------------
  slack (MET)                                                      262.54


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  UART_RX_IN (in)                                         0.18       4.18 r
  U7/Y (BUFX4M)                                           0.75       4.93 r
  U0_UART/RX_IN (UART)                                    0.00       4.93 r
  U0_UART/u0_UART_RX/RX_IN (UART_RX_DATAWIDTH8)           0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/RX_IN (RX_FSM)                0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/U15/Y (INVX2M)                0.49       5.42 f
  U0_UART/u0_UART_RX/U0_fsm/U8/Y (NOR3X4M)                0.82       6.23 r
  U0_UART/u0_UART_RX/U0_fsm/U4/Y (OAI21X4M)               0.53       6.77 f
  U0_UART/u0_UART_RX/U0_fsm/edge_cnt_enable (RX_FSM)      0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_enable (RX_edge_bit_cnt)
                                                          0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U14/Y (INVX2M)       0.86       7.62 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U5/Y (OAI33X2M)      0.44       8.06 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]/D (DFFRX4M)
                                                          0.00       8.06 f
  data arrival time                                                  8.06

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00     271.00 r
  library setup time                                     -0.20     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -8.06
  --------------------------------------------------------------------------
  slack (MET)                                                      262.74


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  UART_RX_IN (in)                                         0.18       4.18 r
  U7/Y (BUFX4M)                                           0.75       4.93 r
  U0_UART/RX_IN (UART)                                    0.00       4.93 r
  U0_UART/u0_UART_RX/RX_IN (UART_RX_DATAWIDTH8)           0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/RX_IN (RX_FSM)                0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/U15/Y (INVX2M)                0.49       5.42 f
  U0_UART/u0_UART_RX/U0_fsm/U8/Y (NOR3X4M)                0.82       6.23 r
  U0_UART/u0_UART_RX/U0_fsm/U4/Y (OAI21X4M)               0.53       6.77 f
  U0_UART/u0_UART_RX/U0_fsm/edge_cnt_enable (RX_FSM)      0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_enable (RX_edge_bit_cnt)
                                                          0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U13/Y (NAND2BX4M)
                                                          0.83       7.59 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U30/Y (OAI32X2M)     0.45       8.05 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[0]/D (DFFRX4M)
                                                          0.00       8.05 f
  data arrival time                                                  8.05

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[0]/CK (DFFRX4M)
                                                          0.00     271.00 r
  library setup time                                     -0.19     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -8.05
  --------------------------------------------------------------------------
  slack (MET)                                                      262.76


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  UART_RX_IN (in)                                         0.18       4.18 r
  U7/Y (BUFX4M)                                           0.75       4.93 r
  U0_UART/RX_IN (UART)                                    0.00       4.93 r
  U0_UART/u0_UART_RX/RX_IN (UART_RX_DATAWIDTH8)           0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/RX_IN (RX_FSM)                0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/U15/Y (INVX2M)                0.49       5.42 f
  U0_UART/u0_UART_RX/U0_fsm/U8/Y (NOR3X4M)                0.82       6.23 r
  U0_UART/u0_UART_RX/U0_fsm/U4/Y (OAI21X4M)               0.53       6.77 f
  U0_UART/u0_UART_RX/U0_fsm/edge_cnt_enable (RX_FSM)      0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_enable (RX_edge_bit_cnt)
                                                          0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U14/Y (INVX2M)       0.86       7.62 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U31/Y (OAI32X2M)     0.40       8.02 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]/D (DFFRX4M)
                                                          0.00       8.02 f
  data arrival time                                                  8.02

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]/CK (DFFRX4M)
                                                          0.00     271.00 r
  library setup time                                     -0.18     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -8.02
  --------------------------------------------------------------------------
  slack (MET)                                                      262.80


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  UART_RX_IN (in)                                         0.18       4.18 r
  U7/Y (BUFX4M)                                           0.75       4.93 r
  U0_UART/RX_IN (UART)                                    0.00       4.93 r
  U0_UART/u0_UART_RX/RX_IN (UART_RX_DATAWIDTH8)           0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/RX_IN (RX_FSM)                0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/U15/Y (INVX2M)                0.49       5.42 f
  U0_UART/u0_UART_RX/U0_fsm/U8/Y (NOR3X4M)                0.82       6.23 r
  U0_UART/u0_UART_RX/U0_fsm/U4/Y (OAI21X4M)               0.53       6.77 f
  U0_UART/u0_UART_RX/U0_fsm/edge_cnt_enable (RX_FSM)      0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_enable (RX_edge_bit_cnt)
                                                          0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U13/Y (NAND2BX4M)
                                                          0.83       7.59 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U35/Y (NOR2X2M)      0.33       7.92 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[0]/D (DFFRX4M)
                                                          0.00       7.92 f
  data arrival time                                                  7.92

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRX4M)
                                                          0.00     271.00 r
  library setup time                                     -0.18     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -7.92
  --------------------------------------------------------------------------
  slack (MET)                                                      262.90


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  UART_RX_IN (in)                                         0.18       4.18 r
  U7/Y (BUFX4M)                                           0.75       4.93 r
  U0_UART/RX_IN (UART)                                    0.00       4.93 r
  U0_UART/u0_UART_RX/RX_IN (UART_RX_DATAWIDTH8)           0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/RX_IN (RX_FSM)                0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/U15/Y (INVX2M)                0.49       5.42 f
  U0_UART/u0_UART_RX/U0_fsm/U8/Y (NOR3X4M)                0.82       6.23 r
  U0_UART/u0_UART_RX/U0_fsm/U4/Y (OAI21X4M)               0.53       6.77 f
  U0_UART/u0_UART_RX/U0_fsm/edge_cnt_enable (RX_FSM)      0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_enable (RX_edge_bit_cnt)
                                                          0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U13/Y (NAND2BX4M)
                                                          0.83       7.59 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U33/Y (NOR2X2M)      0.33       7.92 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[5]/D (DFFRX4M)
                                                          0.00       7.92 f
  data arrival time                                                  7.92

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[5]/CK (DFFRX4M)
                                                          0.00     271.00 r
  library setup time                                     -0.18     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -7.92
  --------------------------------------------------------------------------
  slack (MET)                                                      262.90


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  UART_RX_IN (in)                                         0.18       4.18 r
  U7/Y (BUFX4M)                                           0.75       4.93 r
  U0_UART/RX_IN (UART)                                    0.00       4.93 r
  U0_UART/u0_UART_RX/RX_IN (UART_RX_DATAWIDTH8)           0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/RX_IN (RX_FSM)                0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/U15/Y (INVX2M)                0.49       5.42 f
  U0_UART/u0_UART_RX/U0_fsm/U8/Y (NOR3X4M)                0.82       6.23 r
  U0_UART/u0_UART_RX/U0_fsm/U4/Y (OAI21X4M)               0.53       6.77 f
  U0_UART/u0_UART_RX/U0_fsm/edge_cnt_enable (RX_FSM)      0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_enable (RX_edge_bit_cnt)
                                                          0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U13/Y (NAND2BX4M)
                                                          0.83       7.59 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U16/Y (NOR2BX2M)     0.33       7.92 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/D (DFFRX4M)
                                                          0.00       7.92 f
  data arrival time                                                  7.92

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/CK (DFFRX4M)
                                                          0.00     271.00 r
  library setup time                                     -0.18     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -7.92
  --------------------------------------------------------------------------
  slack (MET)                                                      262.90


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  UART_RX_IN (in)                                         0.18       4.18 r
  U7/Y (BUFX4M)                                           0.75       4.93 r
  U0_UART/RX_IN (UART)                                    0.00       4.93 r
  U0_UART/u0_UART_RX/RX_IN (UART_RX_DATAWIDTH8)           0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/RX_IN (RX_FSM)                0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/U15/Y (INVX2M)                0.49       5.42 f
  U0_UART/u0_UART_RX/U0_fsm/U8/Y (NOR3X4M)                0.82       6.23 r
  U0_UART/u0_UART_RX/U0_fsm/U4/Y (OAI21X4M)               0.53       6.77 f
  U0_UART/u0_UART_RX/U0_fsm/edge_cnt_enable (RX_FSM)      0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_enable (RX_edge_bit_cnt)
                                                          0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U13/Y (NAND2BX4M)
                                                          0.83       7.59 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U18/Y (NOR2BX2M)     0.33       7.92 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[1]/D (DFFRX4M)
                                                          0.00       7.92 f
  data arrival time                                                  7.92

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[1]/CK (DFFRX4M)
                                                          0.00     271.00 r
  library setup time                                     -0.18     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -7.92
  --------------------------------------------------------------------------
  slack (MET)                                                      262.90


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  UART_RX_IN (in)                                         0.18       4.18 r
  U7/Y (BUFX4M)                                           0.75       4.93 r
  U0_UART/RX_IN (UART)                                    0.00       4.93 r
  U0_UART/u0_UART_RX/RX_IN (UART_RX_DATAWIDTH8)           0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/RX_IN (RX_FSM)                0.00       4.93 r
  U0_UART/u0_UART_RX/U0_fsm/U15/Y (INVX2M)                0.49       5.42 f
  U0_UART/u0_UART_RX/U0_fsm/U8/Y (NOR3X4M)                0.82       6.23 r
  U0_UART/u0_UART_RX/U0_fsm/U4/Y (OAI21X4M)               0.53       6.77 f
  U0_UART/u0_UART_RX/U0_fsm/edge_cnt_enable (RX_FSM)      0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_enable (RX_edge_bit_cnt)
                                                          0.00       6.77 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U13/Y (NAND2BX4M)
                                                          0.83       7.59 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U17/Y (NOR2BX2M)     0.33       7.92 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/D (DFFRX4M)
                                                          0.00       7.92 f
  data arrival time                                                  7.92

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00     271.00 r
  library setup time                                     -0.18     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -7.92
  --------------------------------------------------------------------------
  slack (MET)                                                      262.90


  Startpoint: U0_UART/u0_UART_TX/u0_mux/tx_out_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_mux/tx_out_reg/CK (DFFRQX1M)      0.00       0.00 r
  U0_UART/u0_UART_TX/u0_mux/tx_out_reg/Q (DFFRQX1M)       0.69       0.69 r
  U0_UART/u0_UART_TX/u0_mux/U3/Y (INVXLM)                 0.42       1.11 f
  U0_UART/u0_UART_TX/u0_mux/U4/Y (INVX2M)                 0.98       2.09 r
  U0_UART/u0_UART_TX/u0_mux/tx_out (TX_mux)               0.00       2.09 r
  U0_UART/u0_UART_TX/TX_OUT (UART_TX_DATAWIDTH8)          0.00       2.09 r
  U0_UART/TX_OUT (UART)                                   0.00       2.09 r
  UART_TX_O (out)                                         0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  output external delay                               -1736.10    6942.10
  data required time                                              6942.10
  --------------------------------------------------------------------------
  data required time                                              6942.10
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                     6940.01


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/U14/Y (NAND2X4M)       0.67       4.09 f
  U0_UART/u0_UART_TX/u0_serializer/U8/Y (INVX6M)          0.85       4.93 r
  U0_UART/u0_UART_TX/u0_serializer/U4/Y (NAND3X1M)        1.05       5.99 f
  U0_UART/u0_UART_TX/u0_serializer/U12/Y (OAI32X2M)       1.00       6.98 r
  U0_UART/u0_UART_TX/u0_serializer/count_reg[3]/D (DFFRQX1M)
                                                          0.00       6.98 r
  data arrival time                                                  6.98

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/count_reg[3]/CK (DFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.44    8677.76
  data required time                                              8677.76
  --------------------------------------------------------------------------
  data required time                                              8677.76
  data arrival time                                                 -6.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.78


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/U14/Y (NAND2X4M)       0.67       4.09 f
  U0_UART/u0_UART_TX/u0_serializer/U8/Y (INVX6M)          0.85       4.93 r
  U0_UART/u0_UART_TX/u0_serializer/U4/Y (NAND3X1M)        1.05       5.99 f
  U0_UART/u0_UART_TX/u0_serializer/U17/Y (OAI22X1M)       0.97       6.96 r
  U0_UART/u0_UART_TX/u0_serializer/count_reg[2]/D (DFFRX4M)
                                                          0.00       6.96 r
  data arrival time                                                  6.96

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/count_reg[2]/CK (DFFRX4M)
                                                          0.00    8678.20 r
  library setup time                                     -0.34    8677.86
  data required time                                              8677.86
  --------------------------------------------------------------------------
  data required time                                              8677.86
  data arrival time                                                 -6.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.90


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_mux/tx_out_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U4/Y (AOI211X2M)              0.89       3.44 r
  U0_UART/u0_UART_TX/u0_fsm/U8/Y (BUFX2M)                 0.69       4.13 r
  U0_UART/u0_UART_TX/u0_fsm/mux_sel[1] (TX_fsm_datawidth8)
                                                          0.00       4.13 r
  U0_UART/u0_UART_TX/u0_mux/mux_sel[1] (TX_mux)           0.00       4.13 r
  U0_UART/u0_UART_TX/u0_mux/U6/Y (AOI2B1X1M)              0.54       4.67 f
  U0_UART/u0_UART_TX/u0_mux/U10/Y (AOI31X1M)              0.77       5.44 r
  U0_UART/u0_UART_TX/u0_mux/U8/Y (OAI32X2M)               0.43       5.87 f
  U0_UART/u0_UART_TX/u0_mux/U7/Y (AO21XLM)                0.68       6.55 f
  U0_UART/u0_UART_TX/u0_mux/tx_out_reg/D (DFFRQX1M)       0.00       6.55 f
  data arrival time                                                  6.55

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_mux/tx_out_reg/CK (DFFRQX1M)      0.00    8678.20 r
  library setup time                                     -0.17    8678.03
  data required time                                              8678.03
  --------------------------------------------------------------------------
  data required time                                              8678.03
  data arrival time                                                 -6.55
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.48


  Startpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_parity/par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX1M)          0.00       0.00 r
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX1M)           0.69       0.69 r
  U0_FIFO/u0_FIFO_RD/U3/Y (INVXLM)                        0.45       1.14 f
  U0_FIFO/u0_FIFO_RD/U4/Y (INVX4M)                        0.62       1.76 r
  U0_FIFO/u0_FIFO_RD/raddr[1] (fifo_rd_pointer_width4)
                                                          0.00       1.76 r
  U0_FIFO/u0_FIFO_MEMORY/raddr[1] (fifo_mem_DATA8_DEPTH8_pointer_width4)
                                                          0.00       1.76 r
  U0_FIFO/u0_FIFO_MEMORY/U138/Y (INVX2M)                  0.43       2.18 f
  U0_FIFO/u0_FIFO_MEMORY/U34/Y (INVX4M)                   0.86       3.05 r
  U0_FIFO/u0_FIFO_MEMORY/U115/Y (MX4X1M)                  0.46       3.50 r
  U0_FIFO/u0_FIFO_MEMORY/U114/Y (MX2X2M)                  0.57       4.07 r
  U0_FIFO/u0_FIFO_MEMORY/rdata[6] (fifo_mem_DATA8_DEPTH8_pointer_width4)
                                                          0.00       4.07 r
  U0_FIFO/RD_DATA[6] (fifo_top_data_width8_FIFO_DEPTH8_pointer_width4)
                                                          0.00       4.07 r
  U0_UART/RD_DATA[6] (UART)                               0.00       4.07 r
  U0_UART/u0_UART_TX/P_DATA[6] (UART_TX_DATAWIDTH8)       0.00       4.07 r
  U0_UART/u0_UART_TX/u0_parity/p_data[6] (TX_parity_datawidth8)
                                                          0.00       4.07 r
  U0_UART/u0_UART_TX/u0_parity/U3/Y (CLKXOR2X2M)          0.60       4.67 f
  U0_UART/u0_UART_TX/u0_parity/U6/Y (XOR3XLM)             0.72       5.39 r
  U0_UART/u0_UART_TX/u0_parity/U4/Y (XOR3XLM)             0.91       6.29 r
  U0_UART/u0_UART_TX/u0_parity/par_bit_reg/D (DFFRQX1M)
                                                          0.00       6.29 r
  data arrival time                                                  6.29

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_parity/par_bit_reg/CK (DFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.37    8677.83
  data required time                                              8677.83
  --------------------------------------------------------------------------
  data required time                                              8677.83
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.53


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/U14/Y (NAND2X4M)       0.67       4.09 f
  U0_UART/u0_UART_TX/u0_serializer/U8/Y (INVX6M)          0.85       4.93 r
  U0_UART/u0_UART_TX/u0_serializer/U28/Y (AO22X1M)        0.52       5.45 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[6]/D (DFFRQX1M)
                                                          0.00       5.45 r
  data arrival time                                                  5.45

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[6]/CK (DFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.34    8677.86
  data required time                                              8677.86
  --------------------------------------------------------------------------
  data required time                                              8677.86
  data arrival time                                                 -5.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.41


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/U14/Y (NAND2X4M)       0.67       4.09 f
  U0_UART/u0_UART_TX/u0_serializer/U8/Y (INVX6M)          0.85       4.93 r
  U0_UART/u0_UART_TX/u0_serializer/U27/Y (AO22X1M)        0.52       5.45 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]/D (DFFRQX1M)
                                                          0.00       5.45 r
  data arrival time                                                  5.45

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]/CK (DFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.34    8677.86
  data required time                                              8677.86
  --------------------------------------------------------------------------
  data required time                                              8677.86
  data arrival time                                                 -5.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.41


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/U14/Y (NAND2X4M)       0.67       4.09 f
  U0_UART/u0_UART_TX/u0_serializer/U8/Y (INVX6M)          0.85       4.93 r
  U0_UART/u0_UART_TX/u0_serializer/U26/Y (AO22X1M)        0.52       5.45 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]/D (DFFRQX1M)
                                                          0.00       5.45 r
  data arrival time                                                  5.45

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]/CK (DFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.34    8677.86
  data required time                                              8677.86
  --------------------------------------------------------------------------
  data required time                                              8677.86
  data arrival time                                                 -5.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.41


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/U14/Y (NAND2X4M)       0.67       4.09 f
  U0_UART/u0_UART_TX/u0_serializer/U8/Y (INVX6M)          0.85       4.93 r
  U0_UART/u0_UART_TX/u0_serializer/U25/Y (AO22X1M)        0.52       5.45 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[3]/D (DFFRQX1M)
                                                          0.00       5.45 r
  data arrival time                                                  5.45

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[3]/CK (DFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.34    8677.86
  data required time                                              8677.86
  --------------------------------------------------------------------------
  data required time                                              8677.86
  data arrival time                                                 -5.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.41


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/U14/Y (NAND2X4M)       0.67       4.09 f
  U0_UART/u0_UART_TX/u0_serializer/U8/Y (INVX6M)          0.85       4.93 r
  U0_UART/u0_UART_TX/u0_serializer/U24/Y (AO22X1M)        0.52       5.45 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]/D (DFFRQX1M)
                                                          0.00       5.45 r
  data arrival time                                                  5.45

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]/CK (DFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.34    8677.86
  data required time                                              8677.86
  --------------------------------------------------------------------------
  data required time                                              8677.86
  data arrival time                                                 -5.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.41


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/U14/Y (NAND2X4M)       0.67       4.09 f
  U0_UART/u0_UART_TX/u0_serializer/U8/Y (INVX6M)          0.85       4.93 r
  U0_UART/u0_UART_TX/u0_serializer/U23/Y (AO22X1M)        0.52       5.45 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]/D (DFFRQX1M)
                                                          0.00       5.45 r
  data arrival time                                                  5.45

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.34    8677.86
  data required time                                              8677.86
  --------------------------------------------------------------------------
  data required time                                              8677.86
  data arrival time                                                 -5.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.41


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/U14/Y (NAND2X4M)       0.67       4.09 f
  U0_UART/u0_UART_TX/u0_serializer/U8/Y (INVX6M)          0.85       4.93 r
  U0_UART/u0_UART_TX/u0_serializer/U22/Y (AO22X1M)        0.52       5.45 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[0]/D (DFFRQX1M)
                                                          0.00       5.45 r
  data arrival time                                                  5.45

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[0]/CK (DFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.34    8677.86
  data required time                                              8677.86
  --------------------------------------------------------------------------
  data required time                                              8677.86
  data arrival time                                                 -5.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.41


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/ser_data_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/U14/Y (NAND2X4M)       0.67       4.09 f
  U0_UART/u0_UART_TX/u0_serializer/U8/Y (INVX6M)          0.85       4.93 r
  U0_UART/u0_UART_TX/u0_serializer/U21/Y (AO22X1M)        0.47       5.41 r
  U0_UART/u0_UART_TX/u0_serializer/ser_data_reg/D (DFFRQX1M)
                                                          0.00       5.41 r
  data arrival time                                                  5.41

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/ser_data_reg/CK (DFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.34    8677.86
  data required time                                              8677.86
  --------------------------------------------------------------------------
  data required time                                              8677.86
  data arrival time                                                 -5.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.46


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/ser_done_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/U14/Y (NAND2X4M)       0.67       4.09 f
  U0_UART/u0_UART_TX/u0_serializer/U8/Y (INVX6M)          0.85       4.93 r
  U0_UART/u0_UART_TX/u0_serializer/U18/Y (AOI2B1X1M)      0.57       5.50 f
  U0_UART/u0_UART_TX/u0_serializer/ser_done_reg/D (DFFRX4M)
                                                          0.00       5.50 f
  data arrival time                                                  5.50

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/ser_done_reg/CK (DFFRX4M)
                                                          0.00    8678.20 r
  library setup time                                     -0.22    8677.98
  data required time                                              8677.98
  --------------------------------------------------------------------------
  data required time                                              8677.98
  data arrival time                                                 -5.50
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.48


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/U14/Y (NAND2X4M)       0.67       4.09 f
  U0_UART/u0_UART_TX/u0_serializer/U5/Y (NOR2X2M)         0.92       5.00 r
  U0_UART/u0_UART_TX/u0_serializer/count_reg[0]/D (DFFRX4M)
                                                          0.00       5.00 r
  data arrival time                                                  5.00

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/count_reg[0]/CK (DFFRX4M)
                                                          0.00    8678.20 r
  library setup time                                     -0.34    8677.86
  data required time                                              8677.86
  --------------------------------------------------------------------------
  data required time                                              8677.86
  data arrival time                                                 -5.00
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.85


  Startpoint: U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[3]/CK (DFFRQX1M)     0.00       0.00 r
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[3]/Q (DFFRQX1M)      0.94       0.94 r
  U0_FIFO/u0_FIFO_RD/U10/Y (XNOR2X2M)                     0.40       1.34 f
  U0_FIFO/u0_FIFO_RD/U9/Y (NAND4X2M)                      0.55       1.88 r
  U0_FIFO/u0_FIFO_RD/U14/Y (NAND2X2M)                     0.49       2.38 f
  U0_FIFO/u0_FIFO_RD/U7/Y (NOR2X2M)                       0.87       3.25 r
  U0_FIFO/u0_FIFO_RD/U13/Y (NAND2X2M)                     0.58       3.83 f
  U0_FIFO/u0_FIFO_RD/U21/Y (NAND2BX2M)                    0.45       4.28 f
  U0_FIFO/u0_FIFO_RD/U20/Y (XNOR2X2M)                     0.46       4.73 r
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]/D (DFFRX4M)            0.00       4.73 r
  data arrival time                                                  4.73

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]/CK (DFFRX4M)           0.00    8678.20 r
  library setup time                                     -0.29    8677.91
  data required time                                              8677.91
  --------------------------------------------------------------------------
  data required time                                              8677.91
  data arrival time                                                 -4.73
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.18


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       3.42 r
  U0_UART/u0_UART_TX/u0_serializer/U14/Y (NAND2X4M)       0.67       4.09 f
  U0_UART/u0_UART_TX/u0_serializer/U19/Y (NOR2X2M)        0.54       4.63 r
  U0_UART/u0_UART_TX/u0_serializer/count_reg[1]/D (DFFRX4M)
                                                          0.00       4.63 r
  data arrival time                                                  4.63

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/count_reg[1]/CK (DFFRX4M)
                                                          0.00    8678.20 r
  library setup time                                     -0.28    8677.92
  data required time                                              8677.92
  --------------------------------------------------------------------------
  data required time                                              8677.92
  data arrival time                                                 -4.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.30


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.94       0.94 r
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.63       1.57 f
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.76       2.33 r
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.38       2.70 f
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8)
                                                          0.00       2.70 f
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8)
                                                          0.00       2.70 f
  U0_UART/u0_UART_TX/u0_serializer/U10/Y (NOR2BX2M)       0.51       3.21 r
  U0_UART/u0_UART_TX/u0_serializer/U9/Y (BUFX4M)          0.94       4.16 r
  U0_UART/u0_UART_TX/u0_serializer/U11/Y (AND2X2M)        0.38       4.54 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[7]/D (DFFRQX1M)
                                                          0.00       4.54 r
  data arrival time                                                  4.54

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[7]/CK (DFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.32    8677.88
  data required time                                              8677.88
  --------------------------------------------------------------------------
  data required time                                              8677.88
  data arrival time                                                 -4.54
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.34


  Startpoint: U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[3]/CK (DFFRQX1M)     0.00       0.00 r
  U0_FIFO/u0_FIFO_RD/gray_rd_ptr_reg[3]/Q (DFFRQX1M)      0.94       0.94 r
  U0_FIFO/u0_FIFO_RD/U10/Y (XNOR2X2M)                     0.40       1.34 f
  U0_FIFO/u0_FIFO_RD/U9/Y (NAND4X2M)                      0.55       1.88 r
  U0_FIFO/u0_FIFO_RD/U14/Y (NAND2X2M)                     0.49       2.38 f
  U0_FIFO/u0_FIFO_RD/U7/Y (NOR2X2M)                       0.87       3.25 r
  U0_FIFO/u0_FIFO_RD/U13/Y (NAND2X2M)                     0.58       3.83 f
  U0_FIFO/u0_FIFO_RD/U19/Y (XNOR2X2M)                     0.54       4.36 r
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]/D (DFFRHQX8M)          0.00       4.36 r
  data arrival time                                                  4.36

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]/CK (DFFRHQX8M)         0.00    8678.20 r
  library setup time                                     -0.20    8678.00
  data required time                                              8678.00
  --------------------------------------------------------------------------
  data required time                                              8678.00
  data arrival time                                                 -4.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.64


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (DFFRQX1M)
                                                          0.87       0.87 f
  U0_UART/u0_UART_TX/u0_fsm/U9/Y (INVX2M)                 0.87       1.74 r
  U0_UART/u0_UART_TX/u0_fsm/U10/Y (NAND2X2M)              0.81       2.55 f
  U0_UART/u0_UART_TX/u0_fsm/U5/Y (AOI21X4M)               0.87       3.42 r
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (OAI21BX1M)             0.44       3.85 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[1]/D (DFFRX4M)
                                                          0.00       3.85 r
  data arrival time                                                  3.85

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_fsm/current_reg[1]/CK (DFFRX4M)
                                                          0.00    8678.20 r
  library setup time                                     -0.32    8677.88
  data required time                                              8677.88
  --------------------------------------------------------------------------
  data required time                                              8677.88
  data arrival time                                                 -3.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.03


1
