//??????next_pc??inst?????
module IF_stage(
    input wire clk,
    input wire reset,
    input wire ID_allow,
    input wire [32:0] branch_bus,
    
    input wire WB_exception,
    input wire ertn_flush,
    input wire [31:0] ertn_entry,
    input wire [31:0] ex_entry,
    
    output wire IF_to_ID_valid,
    output wire [64:0] IF_to_ID_bus,
    /**
    output wire        inst_sram_en,
    output wire [3:0]  inst_sram_we,
    output wire [31:0] inst_sram_addr,
    output wire [31:0] inst_sram_wdata
    **/
    output wire       inst_sram_req,
    output wire       inst_sram_wr,
    output wire [1:0] inst_sram_size,
    output wire [3:0] inst_sram_wstrb,
    output wire [31:0]inst_sram_addr,
    output wire [31:0]inst_sram_wdata,
    input  wire       inst_sram_addr_ok,
    input  wire       inst_sram_data_ok,
    input  wire [31:0]inst_sram_rdata,
    
    input  wire       ID_br_stall
);
    wire        branch_valid;
    wire        branch_judge;//ç»¼åˆbranch_validå’ŒID_br_stallçš„ä¿¡å?

    assign      branch_judge = branch_valid && ~ID_br_stall;


//pre-IF

    wire        preIF_go;
    wire        preIF_to_IF_valid;
    wire        addr_succ;
    wire [31:0] pc_4;
    wire [31:0] branch_pc;
    wire [31:0] next_pc;

    assign addr_succ = inst_sram_req & inst_sram_addr_ok;
    assign pc_4 = next_pc_r + 3'd4;
    assign next_pc = (WB_exception && !ertn_flush) ? ex_entry:
                      ertn_flush ? ertn_entry:
                      branch_judge ? branch_pc : pc_4;
//exp14 reg
    reg [31:0]  next_pc_r;
    reg         next_pc_has_r;
    always @(posedge clk) begin
        if(reset) begin
            next_pc_r <= IF_pc + 3'd4;
        end else if(WB_exception || ertn_flush || branch_judge || addr_succ) begin//å‡ºç°å¼‚å¸¸æˆ–è?…æˆåŠŸå–åˆ°æŒ‡ä»¤å°±æ›´æ–°pc
            next_pc_r <= next_pc;
        end
    end 

    //next_pc_råªæœ‰å½“ä¸ç”¨goçš„æ—¶å€™æ‰ä¼šè¿›è¡Œå–æŒ?
    always @(posedge clk) begin
        if(reset) begin
            next_pc_has_r <= 1'd0;
        end else begin
            next_pc_has_r <= 1'd1;
        end
    end   

    reg [31:0]  pre_IF_inst_pc;
    reg         pre_IF_inst_pc_has_r;

    always @(posedge clk) begin
        if(reset) begin
            pre_IF_inst_pc <= 32'd0;
            pre_IF_inst_pc_has_r <= 1'd0;
        end else if(WB_exception || ertn_flush || branch_judge) begin//è¿™é‡Œçš„has_rä¹Ÿç›¸å½“äºæ˜¯validä¿¡å·
            pre_IF_inst_pc <= 32'd0;
            pre_IF_inst_pc_has_r <= 1'd0;
        end else if(addr_succ && ~IF_allow) begin
            pre_IF_inst_pc <= next_pc_r;
            pre_IF_inst_pc_has_r <= 1'd1;
        end else if(pre_IF_inst_pc_has_r && IF_allow) begin
            pre_IF_inst_pc <= 32'd0;
            pre_IF_inst_pc_has_r <= 1'd0;
        end
    end

    assign preIF_go  = addr_succ || pre_IF_inst_pc_has_r;//åªè¦æˆåŠŸæ¡ä¸Šæ‰‹äº†å°±èƒ½å¾?å‰èµ°
    assign preIF_to_IF_valid = preIF_go;//æ³¨æ„ï¼Œå¦‚æœå‡ºç°å¼‚å¸¸æˆ–è€…è·³è½¬ï¼Œä¸ç”¨åœ¨è¿™é‡Œè¿›è¡Œè°ƒæ•´validï¼Œå› ä¸ºæ¯ä¸?çº§çš„çš„é?»è¾‘è‡ªç„¶ä¼šå› ä¸ºè¿™ä¸ªè¿›è¡Œè°ƒæ•?

//IF
    wire [31:0]     get_true_inst;//cancel_countä¸ä¸º0æ—¶ï¼Œå–å›æ¥çš„æŒ‡ä»¤é»˜è®¤ä¸ºå…¨é›?
    wire            data_succ;//dataæˆåŠŸå–åˆ°æ•°æ®
    reg  [31:0]     IF_pc;
    reg  [3:0]      cancel_cnt_r;//è®°å½•éœ?è¦å–æ¶ˆçš„æŒ‡ä»¤æ¡æ•°
    reg             IF_valid;
    wire            IF_go;
    wire            IF_allow;

    wire [31:0]     IF_inst;

    assign data_succ = inst_sram_data_ok && (cancel_cnt_r == 2'd0);
    assign get_true_inst = {32{!cancel_cnt_r}} & inst_sram_rdata;
    always @(posedge clk) begin
        if(reset) begin
            IF_valid <= 1'd0;
        end else if(WB_exception || ertn_flush || branch_judge) begin
            IF_valid <= 1'd0;
        end else if(IF_allow) begin
            IF_valid <= preIF_to_IF_valid;
        end

        if(reset) begin
            IF_pc <= 32'h1bfffffc;
        end else if(preIF_to_IF_valid && IF_allow && pre_IF_inst_pc_has_r) begin
            IF_pc <= pre_IF_inst_pc;
        end else if(preIF_to_IF_valid && IF_allow && !pre_IF_inst_pc_has_r) begin
            IF_pc <= next_pc_r;
        end
    end

    ////IF
    reg  [1:0]      IF_inst_fifo_addr;
    reg  [31:0]     IF_inst_fifo [1:0];
    reg             IF_inst_fifo_valid [1:0];
    wire            write_fifo;
    wire            read_fifo;
    wire            addr_valid;
    
    wire [31:0]     IF_inst_r;//IFçº§çš„ç¼“å­˜æŒ‡ä»¤
    wire            IF_inst_has_r;//IFçº§æ˜¯å¦æœ‰æŒ‡ä»¤ç¼“å­˜
    
    assign write_fifo = data_succ && (~ID_allow || IF_inst_has_r);
    assign read_fifo = IF_inst_has_r && ID_allow;
     always @(posedge clk) begin
        if(reset) begin
            IF_inst_fifo_valid[0] <= 1'd0;
        end else if(WB_exception || ertn_flush || branch_judge) begin
            IF_inst_fifo_valid[0] <= 1'd0;
        end else if(write_fifo && IF_inst_fifo_addr[1]) begin
            IF_inst_fifo_valid[0] <= 1'd1;
        end else if(!(write_fifo && IF_inst_fifo_valid[1]) && read_fifo && IF_inst_fifo_addr[0]) begin//è¯»fifoä¸”åœ°å?ä¸ºæˆ‘ï¼Œå¹¶ä¸”ä¸‹ä¸?æ‹æ²¡æœ‰å¾€æˆ‘è¿™é‡Œå†™fifo
            IF_inst_fifo_valid[0] <= 1'd0;
        end
    end
    
    always @(posedge clk) begin
        if(reset) begin
            IF_inst_fifo_valid[1] <= 1'd0;
        end else if(WB_exception || ertn_flush || branch_judge) begin
            IF_inst_fifo_valid[1] <= 1'd0;
        end else if(write_fifo && IF_inst_fifo_addr[0]) begin//è¯»fifoä¸”åœ°å?ä¸ºæˆ‘ï¼Œå¹¶ä¸”ä¸‹ä¸?æ‹æ²¡æœ‰å¾€æˆ‘è¿™é‡Œå†™fifo
            IF_inst_fifo_valid[1] <= 1'd1;
        end else if(!(write_fifo && IF_inst_fifo_valid[0]) && read_fifo && IF_inst_fifo_addr[1]) begin
            IF_inst_fifo_valid[1] <= 1'd0;
        end
    end
    
    assign addr_valid = ((IF_inst_fifo_addr & {IF_inst_fifo_valid[1],IF_inst_fifo_valid[0]}) != 2'd0);
    always @(posedge clk) begin
        if(reset) begin
            IF_inst_fifo_addr <= 2'd1;
        end else if((write_fifo && !addr_valid) || (read_fifo && addr_valid) ) begin
            IF_inst_fifo_addr <= {IF_inst_fifo_addr[0],IF_inst_fifo_addr[1]};
        end
    end
    
    always @(posedge clk) begin
        if(reset) begin
            IF_inst_fifo[0] <= 32'd0;
        end else if(write_fifo && IF_inst_fifo_addr[1] && !IF_inst_fifo_valid[0]) begin
            IF_inst_fifo[0] <= get_true_inst;
        end else if(write_fifo && IF_inst_fifo_addr[0] &&  IF_inst_fifo_valid[1]) begin
            IF_inst_fifo[0] <= get_true_inst;
        end
    end
    
     always @(posedge clk) begin
        if(reset) begin
            IF_inst_fifo[1] <= 32'd0;
        end else if(write_fifo && IF_inst_fifo_addr[0] && !IF_inst_fifo_valid[1]) begin
            IF_inst_fifo[1] <= get_true_inst;
        end else if(write_fifo && IF_inst_fifo_addr[1] &&  IF_inst_fifo_valid[0]) begin
            IF_inst_fifo[1] <= get_true_inst;
        end
    end
    //å†™fifoï¼Œåœ°å?ä¸ä¸ºæˆ‘å¹¶ä¸”æˆ‘æ— æ•ˆï¼Œè‡ªç„¶å¾€æˆ‘è¿™é‡Œå†™ï¼›æˆ–è€…åœ°å?ä¸ºæˆ‘ä½†æ˜¯åˆ«äººæœ‰æ•ˆï¼Œé‚£ä¹ˆæˆ‘è‚¯å®šä¹Ÿæœ‰æ•ˆï¼Œå› æ­¤å†™ä¹Ÿè¦å¾€æˆ‘è¿™é‡Œå†™
    
    assign IF_inst_has_r = IF_inst_fifo_valid[0] || IF_inst_fifo_valid[1];
    assign IF_inst_r     = {32{IF_inst_fifo_addr[0]}} & IF_inst_fifo[0] | 
                           {32{IF_inst_fifo_addr[1]}} & IF_inst_fifo[1] ;
    /////////
    wire [3:0]  add_cancel_cnt;
    wire [3:0]  sub_cancel_cnt;
    wire [3:0]  next_cancel_cnt;
    wire [3:0]  true_cancel_cnt;
    assign add_cancel_cnt   = (addr_succ || pre_IF_inst_pc_has_r) + IF_valid;
    assign sub_cancel_cnt   = inst_sram_data_ok + IF_inst_fifo_valid[0] + IF_inst_fifo_valid[1];
    assign next_cancel_cnt  = cancel_cnt_r + add_cancel_cnt - sub_cancel_cnt;
    assign true_cancel_cnt  = (cancel_cnt_r + add_cancel_cnt < sub_cancel_cnt) ? cancel_cnt_r : next_cancel_cnt;
    always @(posedge clk) begin
        if(reset) begin
            cancel_cnt_r <= 2'd0;
        end else if((WB_exception || ertn_flush || branch_judge))begin//
            cancel_cnt_r <= true_cancel_cnt;
        end else if(!(WB_exception || ertn_flush || branch_judge) && inst_sram_data_ok && cancel_cnt_r != 2'd0) begin
            cancel_cnt_r <= cancel_cnt_r - 2'd1;
        end
    end

    /*always @(posedge clk) begin
        if(reset) begin
            cancel_cnt_r <= 2'd0;
        end else if((WB_exception || ertn_flush || branch_judge) && (addr_succ || pre_IF_inst_pc_has_r) && (~(inst_sram_data_ok ||IF_inst_has_r) && IF_valid))begin//
            cancel_cnt_r <= cancel_cnt_r + 2'd2;
        end else if((WB_exception || ertn_flush || branch_judge) && (~(inst_sram_data_ok ||IF_inst_has_r) && IF_valid))begin//æœ‰äººåœ¨è¿™é‡Œç­‰æŒ‡ä»¤
            cancel_cnt_r <= cancel_cnt_r + 2'd1;
        end else if((WB_exception || ertn_flush || branch_judge) && (addr_succ || pre_IF_inst_pc_has_r)) begin
            cancel_cnt_r <= cancel_cnt_r + 2'd1;
        end
        
        if(inst_sram_data_ok && cancel_cnt_r != 2'd0) begin
            cancel_cnt_r <= cancel_cnt_r - 2'd1;
        end
    end*/

    assign IF_go = IF_inst_has_r || data_succ;
    assign IF_allow = ~IF_valid || IF_go && ID_allow;
    assign IF_to_ID_valid = IF_valid && IF_go && ~branch_judge;

    wire   IF_pc_except;
    assign IF_pc_adef = (|IF_pc[1:0]) & IF_valid;
    
    assign IF_inst = IF_inst_has_r ? IF_inst_r : get_true_inst;//
    assign {branch_valid,branch_pc} = branch_bus;
    assign IF_to_ID_bus = {IF_inst,IF_pc,IF_pc_adef};
    
    assign inst_sram_req    = ~pre_IF_inst_pc_has_r && next_pc_has_r;//next_pc_rå‘é?è¯·æ±?
    assign inst_sram_wr     = 1'd0;
    assign inst_sram_wstrb  = 4'd0;
    assign inst_sram_addr   = next_pc_r;
    assign inst_sram_wdata  = 32'd0;
endmodule
