{
    "line_num": [
        [
            179,
            299
        ],
        [
            162,
            176
        ],
        [
            124,
            158
        ]
    ],
    "blocks": [
        "always@ (posedge sys_clk, posedge reset) begin\n\n\tif (reset) begin\n\t\tdata_reg[0]  <= 8'h00; data_reg[1]  <= 8'h00; data_reg[2]  <= 8'h00; data_reg[3]  <= 8'h00;\t\n\t\tdata_reg[4]  <= 8'h00; data_reg[5]  <= 8'h00; data_reg[6]  <= 8'h00; data_reg[7]  <= 8'h00;\n\t\tdata_reg[8]  <= 8'h00; data_reg[9]  <= 8'h00; data_reg[10] <= 8'h00; data_reg[11] <= 8'h00;\n\t\tdata_reg[12] <= 8'h00; data_reg[13] <= 8'h00; data_reg[14] <= 8'h00; data_reg[15] <= 8'h00;\n\t\tdata_reg[16] <= 8'h00; data_reg[17] <= 8'h00; data_reg[18] <= 8'h00; data_reg[19] <= 8'h00;\n\t\tdata_reg[20] <= 8'h00; data_reg[21] <= 8'h00; data_reg[22] <= 8'h00; data_reg[23] <= 8'h00;\n\t\tdata_reg[24] <= 8'h00; data_reg[25] <= 8'h00; data_reg[26] <= 8'h00; data_reg[27] <= 8'h00;\n\t\tdata_reg[28] <= 8'h00; data_reg[29] <= 8'h00; data_reg[30] <= 8'h00; data_reg[31] <= 8'h00;\n\t\tdata_buf_1 <= 8'h00;\t\n\t\tdata_buf_2 <= 8'h00;\n\t\tdata_out_buf <= 8'h00;\n\t\tch0_reg_1 <= 8'h00;\n\t\tch0_reg_2 <= 8'h00;\n\t\to_wb_dat <= 32'h00000000;\n\t\tstart_read <= 1'b0;\n\tend else begin\n\t\tdata_out_buf <= data_buf_2;\t\t\n\n\t\tdata_buf_2[0] <= data_buf_1[7];\t\n\t\tdata_buf_2[1] <= data_buf_1[6];\n\t\tdata_buf_2[3] <= data_buf_1[5];\n\t\tdata_buf_2[2] <= data_buf_1[4];\n\t\tdata_buf_2[6] <= data_buf_1[3];\n\t\tdata_buf_2[7] <= data_buf_1[2];\n\t\tdata_buf_2[5] <= data_buf_1[1];\n\t\tdata_buf_2[4] <= data_buf_1[0];\n\n\t\tdata_buf_1 <= data_reg[next_ch];\t\n\n\t\tch0_reg_2[0] <= ch0_reg_1[7];\t\t\n\t\tch0_reg_2[1] <= ch0_reg_1[6];\n\t\tch0_reg_2[3] <= ch0_reg_1[5];\n\t\tch0_reg_2[2] <= ch0_reg_1[4];\n\t\tch0_reg_2[6] <= ch0_reg_1[3];\n\t\tch0_reg_2[7] <= ch0_reg_1[2];\n\t\tch0_reg_2[5] <= ch0_reg_1[1];\n\t\tch0_reg_2[4] <= ch0_reg_1[0];\n\n\t\tch0_reg_1 <= data_reg[0];\t\t\n\n\t\tif (i_wb_stb & i_wb_cyc & i_wb_we) begin\t\n\t\t\tcase (i_wb_adr[15:0])\t\t\t\n\t\t\t\tTDMO_CH0:\tdata_reg[0]  <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH1:\tdata_reg[1]  <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH2:\tdata_reg[2]  <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH3:\tdata_reg[3]  <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH4:\tdata_reg[4]  <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH5:\tdata_reg[5]  <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH6:\tdata_reg[6]  <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH7:\tdata_reg[7]  <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH8:\tdata_reg[8]  <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH9:\tdata_reg[9]  <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH10:\tdata_reg[10] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH11:\tdata_reg[11] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH12:\tdata_reg[12] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH13:\tdata_reg[13] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH14:\tdata_reg[14] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH15:\tdata_reg[15] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH16:\tdata_reg[16] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH17:\tdata_reg[17] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH18:\tdata_reg[18] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH19:\tdata_reg[19] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH20:\tdata_reg[20] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH21:\tdata_reg[21] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH22:\tdata_reg[22] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH23:\tdata_reg[23] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH24:\tdata_reg[24] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH25:\tdata_reg[25] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH26:\tdata_reg[26] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH27:\tdata_reg[27] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH28:\tdata_reg[28] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH29:\tdata_reg[29] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH30:\tdata_reg[30] <= i_wb_dat[7:0];\n\t\t\t\tTDMO_CH31:\tdata_reg[31] <= i_wb_dat[7:0];\n\t\t\t\tdefault:\tdata_reg[0]  <= i_wb_dat[7:0];\n\t\t\tendcase\n\t\tend else if (i_wb_stb & i_wb_cyc & (~i_wb_we)) begin \n\t\t\tstart_read <= 1'b1;\n\t\t\tcase (i_wb_adr[15:0])\n\t\t\t\tTDMO_CH0:\to_wb_dat[7:0] <= data_reg[0];\n\t\t\t\tTDMO_CH1:\to_wb_dat[7:0] <= data_reg[1];\n\t\t\t\tTDMO_CH2:\to_wb_dat[7:0] <= data_reg[2];\n\t\t\t\tTDMO_CH3:\to_wb_dat[7:0] <= data_reg[3];\n\t\t\t\tTDMO_CH4:\to_wb_dat[7:0] <= data_reg[4];\n\t\t\t\tTDMO_CH5:\to_wb_dat[7:0] <= data_reg[5];\n\t\t\t\tTDMO_CH6:\to_wb_dat[7:0] <= data_reg[6];\n\t\t\t\tTDMO_CH7:\to_wb_dat[7:0] <= data_reg[7];\n\t\t\t\tTDMO_CH8:\to_wb_dat[7:0] <= data_reg[8];\n\t\t\t\tTDMO_CH9:\to_wb_dat[7:0] <= data_reg[9];\n\t\t\t\tTDMO_CH10:\to_wb_dat[7:0] <= data_reg[10];\n\t\t\t\tTDMO_CH11:\to_wb_dat[7:0] <= data_reg[11];\n\t\t\t\tTDMO_CH12:\to_wb_dat[7:0] <= data_reg[12];\n\t\t\t\tTDMO_CH13:\to_wb_dat[7:0] <= data_reg[13];\n\t\t\t\tTDMO_CH14:\to_wb_dat[7:0] <= data_reg[14];\n\t\t\t\tTDMO_CH15:\to_wb_dat[7:0] <= data_reg[15];\n\t\t\t\tTDMO_CH16:\to_wb_dat[7:0] <= data_reg[16];\n\t\t\t\tTDMO_CH17:\to_wb_dat[7:0] <= data_reg[17];\n\t\t\t\tTDMO_CH18:\to_wb_dat[7:0] <= data_reg[18];\n\t\t\t\tTDMO_CH19:\to_wb_dat[7:0] <= data_reg[19];\n\t\t\t\tTDMO_CH20:\to_wb_dat[7:0] <= data_reg[20];\n\t\t\t\tTDMO_CH21:\to_wb_dat[7:0] <= data_reg[21];\n\t\t\t\tTDMO_CH22:\to_wb_dat[7:0] <= data_reg[22];\n\t\t\t\tTDMO_CH23:\to_wb_dat[7:0] <= data_reg[23];\n\t\t\t\tTDMO_CH24:\to_wb_dat[7:0] <= data_reg[24];\n\t\t\t\tTDMO_CH25:\to_wb_dat[7:0] <= data_reg[25];\n\t\t\t\tTDMO_CH26:\to_wb_dat[7:0] <= data_reg[26];\n\t\t\t\tTDMO_CH27:\to_wb_dat[7:0] <= data_reg[27];\n\t\t\t\tTDMO_CH28:\to_wb_dat[7:0] <= data_reg[28];\n\t\t\t\tTDMO_CH29:\to_wb_dat[7:0] <= data_reg[29];\n\t\t\t\tTDMO_CH30:\to_wb_dat[7:0] <= data_reg[30];\n\t\t\t\tTDMO_CH31:\to_wb_dat[7:0] <= data_reg[31];\n\t\t\t\tdefault:\to_wb_dat[7:0] <= data_reg[0];\n\t\t\tendcase\n\t\tend else begin\n\t\t\tstart_read <= 1'b0;\n\t\tend\n\tend\nend",
        "always@ (posedge serial_clk, posedge reset) begin\n\tif (reset) begin\t\t\t\t\t\n\t\tch_count <= 5'b00000;\n\t\tbit_count <= 3'b000;\n\t\tch0_bit_count <= 3'b000;\n\t\tdata_out_reg <= 8'h00;\n\t\tframe_reg <= 8'h00;\n\tend else begin\n\t\tch0_bit_count <= next_ch0_bit;\t\n\t\tbit_count <= next_bit;\n\t\tch_count <= next_ch;\n\t\tframe_reg <= ch0_reg_2;\n\t\tdata_out_reg <= data_out_buf;\n\tend\nend",
        "always@ (posedge serial_clk_inv, posedge reset) begin\n\tif (reset) begin\n\t\tnext_ch0_bit <= 3'b000;\t\t\n\t\tnext_bit <= 3'b000;\n\t\tnext_ch <= 5'b00000;\n\t\tch0_grey_count <= 3'b001;\t\n\t\tgrey_counter <= 3'b000;\n\tend else begin\n\t\tif (frame_sync_in) begin\t\n\t\t\t\n\t\t\tnext_ch0_bit[0] <= ch0_grey_count[0] ^ ch0_grey_count[1];\t\n\t\t\tnext_ch0_bit[1] <= ch0_grey_count[1] ^ ch0_grey_count[2];\n\t\t\tnext_ch0_bit[2] <= ch0_grey_count[2];\n\n\t\t\tch0_grey_count <= ch0_grey_count + 3'b001;\t\n\n\t\t\tnext_ch <= 5'b00001;\t\n\t\t\tnext_bit <= 3'b000;\n\t\t\tgrey_counter <= 3'b001;\n\t\tend else begin\n\n\t\t\tnext_bit[0] <= grey_counter[0] ^ grey_counter[1];\t\n\t\t\tnext_bit[1] <= grey_counter[1] ^ grey_counter[2];\n\t\t\tnext_bit[2] <= grey_counter[2];\n\n\t\t\tgrey_counter <= grey_counter + 3'b001;\t\n\n\t\t\tch0_grey_count <= 3'b001;\t\n\n\t\t\tif (next_bit == 3'b100) begin\n\t\t\t\tnext_ch <= next_ch + 5'b00001; \n\t\t\tend\n\t\tend\n\tend\nend"
    ]
}