<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4486" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4486{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4486{left:96px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t3_4486{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4486{left:69px;bottom:1084px;}
#t5_4486{left:95px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.57px;}
#t6_4486{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.35px;}
#t7_4486{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_4486{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_4486{left:250px;bottom:1030px;letter-spacing:-0.13px;}
#ta_4486{left:272px;bottom:1030px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_4486{left:69px;bottom:1003px;}
#tc_4486{left:95px;bottom:1007px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#td_4486{left:95px;bottom:990px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#te_4486{left:69px;bottom:964px;}
#tf_4486{left:95px;bottom:967px;letter-spacing:-0.13px;}
#tg_4486{left:125px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#th_4486{left:531px;bottom:967px;letter-spacing:-0.13px;word-spacing:-0.93px;}
#ti_4486{left:95px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tj_4486{left:69px;bottom:926px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_4486{left:69px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tl_4486{left:69px;bottom:883px;}
#tm_4486{left:95px;bottom:886px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_4486{left:95px;bottom:869px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#to_4486{left:95px;bottom:852px;letter-spacing:-0.14px;}
#tp_4486{left:69px;bottom:826px;}
#tq_4486{left:95px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_4486{left:95px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_4486{left:95px;bottom:796px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tt_4486{left:95px;bottom:779px;letter-spacing:-0.18px;word-spacing:-0.51px;}
#tu_4486{left:69px;bottom:711px;letter-spacing:0.15px;}
#tv_4486{left:150px;bottom:711px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tw_4486{left:69px;bottom:686px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_4486{left:69px;bottom:660px;}
#ty_4486{left:95px;bottom:663px;letter-spacing:-0.13px;}
#tz_4486{left:125px;bottom:663px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t10_4486{left:252px;bottom:663px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t11_4486{left:95px;bottom:646px;letter-spacing:-0.16px;word-spacing:-0.94px;}
#t12_4486{left:95px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t13_4486{left:69px;bottom:603px;}
#t14_4486{left:95px;bottom:606px;letter-spacing:-0.12px;word-spacing:-1.23px;}
#t15_4486{left:132px;bottom:606px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t16_4486{left:255px;bottom:606px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#t17_4486{left:95px;bottom:590px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t18_4486{left:95px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t19_4486{left:69px;bottom:546px;}
#t1a_4486{left:95px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1b_4486{left:95px;bottom:525px;}
#t1c_4486{left:121px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1d_4486{left:95px;bottom:501px;}
#t1e_4486{left:121px;bottom:501px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t1f_4486{left:95px;bottom:477px;}
#t1g_4486{left:121px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1h_4486{left:95px;bottom:454px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#t1i_4486{left:566px;bottom:454px;letter-spacing:-0.12px;word-spacing:-1.09px;}
#t1j_4486{left:95px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1k_4486{left:69px;bottom:410px;}
#t1l_4486{left:95px;bottom:414px;letter-spacing:-0.13px;word-spacing:-0.73px;}
#t1m_4486{left:272px;bottom:421px;}
#t1n_4486{left:287px;bottom:414px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#t1o_4486{left:95px;bottom:397px;letter-spacing:-0.17px;word-spacing:-0.71px;}
#t1p_4486{left:95px;bottom:380px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1q_4486{left:95px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1r_4486{left:69px;bottom:337px;}
#t1s_4486{left:95px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1t_4486{left:95px;bottom:324px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1u_4486{left:69px;bottom:297px;}
#t1v_4486{left:95px;bottom:301px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1w_4486{left:95px;bottom:284px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1x_4486{left:69px;bottom:258px;}
#t1y_4486{left:95px;bottom:261px;letter-spacing:-0.11px;}
#t1z_4486{left:126px;bottom:261px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t20_4486{left:95px;bottom:244px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t21_4486{left:95px;bottom:228px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t22_4486{left:95px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t23_4486{left:95px;bottom:194px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t24_4486{left:69px;bottom:168px;}
#t25_4486{left:95px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t26_4486{left:95px;bottom:154px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t27_4486{left:69px;bottom:128px;}
#t28_4486{left:95px;bottom:131px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t29_4486{left:95px;bottom:114px;letter-spacing:-0.15px;word-spacing:-0.44px;}

.s1_4486{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4486{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4486{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4486{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4486{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_4486{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4486{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4486" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4486Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4486" style="-webkit-user-select: none;"><object width="935" height="1210" data="4486/4486.svg" type="image/svg+xml" id="pdf4486" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4486" class="t s1_4486">A-6 </span><span id="t2_4486" class="t s1_4486">Vol. 3D </span>
<span id="t3_4486" class="t s2_4486">VMX CAPABILITY REPORTING FACILITY </span>
<span id="t4_4486" class="t s3_4486">• </span><span id="t5_4486" class="t s4_4486">Bits 63:32 indicate the allowed 1-settings of these controls. VM entry fails if bit X is 1 in the VM-entry controls </span>
<span id="t6_4486" class="t s4_4486">and bit 32+X is 0 in this MSR. </span>
<span id="t7_4486" class="t s4_4486">If bit 55 in the IA32_VMX_BASIC MSR is read as 1, the IA32_VMX_TRUE_ENTRY_CTLS MSR (index 490H) reports </span>
<span id="t8_4486" class="t s4_4486">on the allowed settings of </span><span id="t9_4486" class="t s5_4486">all </span><span id="ta_4486" class="t s4_4486">of the VM-entry controls: </span>
<span id="tb_4486" class="t s3_4486">• </span><span id="tc_4486" class="t s4_4486">Bits 31:0 indicate the allowed 0-settings of these controls. VM entry allows control X to be 0 if bit X in the MSR </span>
<span id="td_4486" class="t s4_4486">is cleared to 0; if bit X in the MSR is set to 1, VM entry fails if control X is 0. There are no exceptions. </span>
<span id="te_4486" class="t s3_4486">• </span><span id="tf_4486" class="t s4_4486">Bits </span><span id="tg_4486" class="t s4_4486">63:32 indicate the allowed 1-settings of these controls. VM </span><span id="th_4486" class="t s4_4486">entry allows control 32+X to be 1 if bit X in the </span>
<span id="ti_4486" class="t s4_4486">MSR is set to 1; if bit 32+X in the MSR is cleared to 0, VM entry fails if control X is 1. </span>
<span id="tj_4486" class="t s4_4486">It is necessary for software to consult only one of the capability MSRs to determine the allowed settings of the </span>
<span id="tk_4486" class="t s4_4486">VM-entry controls: </span>
<span id="tl_4486" class="t s3_4486">• </span><span id="tm_4486" class="t s4_4486">If bit 55 in the IA32_VMX_BASIC MSR is read as 0, all information about the allowed settings of the VM-entry </span>
<span id="tn_4486" class="t s4_4486">controls is contained in the IA32_VMX_ENTRY_CTLS MSR. (The IA32_VMX_TRUE_ENTRY_CTLS MSR is not </span>
<span id="to_4486" class="t s4_4486">supported.) </span>
<span id="tp_4486" class="t s3_4486">• </span><span id="tq_4486" class="t s4_4486">If bit 55 in the IA32_VMX_BASIC MSR is read as 1, all information about the allowed settings of the VM-entry </span>
<span id="tr_4486" class="t s4_4486">controls is contained in the IA32_VMX_TRUE_ENTRY_CTLS MSR. Assuming that software knows that the </span>
<span id="ts_4486" class="t s4_4486">default1 class of VM-entry controls contains bits 0–8 and 12, there is no need for software to consult the </span>
<span id="tt_4486" class="t s4_4486">IA32_VMX_ENTRY_CTLS MSR. </span>
<span id="tu_4486" class="t s6_4486">A.6 </span><span id="tv_4486" class="t s6_4486">MISCELLANEOUS DATA </span>
<span id="tw_4486" class="t s4_4486">The IA32_VMX_MISC MSR (index 485H) consists of the following fields: </span>
<span id="tx_4486" class="t s3_4486">• </span><span id="ty_4486" class="t s4_4486">Bits </span><span id="tz_4486" class="t s4_4486">4:0 report a value </span><span id="t10_4486" class="t s4_4486">X that specifies the relationship between the rate of the VMX-preemption timer and that </span>
<span id="t11_4486" class="t s4_4486">of the timestamp counter (TSC). Specifically, the VMX-preemption timer (if it is active) counts down by 1 every </span>
<span id="t12_4486" class="t s4_4486">time bit X in the TSC changes due to a TSC increment. </span>
<span id="t13_4486" class="t s3_4486">• </span><span id="t14_4486" class="t s4_4486">If bit </span><span id="t15_4486" class="t s4_4486">5 is read as 1, VM </span><span id="t16_4486" class="t s4_4486">exits store the value of IA32_EFER.LMA into the “IA-32e mode guest” VM-entry control; </span>
<span id="t17_4486" class="t s4_4486">see Section 28.2 for more details. This bit is read as 1 on any logical processor that supports the 1-setting of </span>
<span id="t18_4486" class="t s4_4486">the “unrestricted guest” VM-execution control. </span>
<span id="t19_4486" class="t s3_4486">• </span><span id="t1a_4486" class="t s4_4486">Bits 8:6 report, as a bitmap, the activity states supported by the implementation: </span>
<span id="t1b_4486" class="t s4_4486">— </span><span id="t1c_4486" class="t s4_4486">Bit 6 reports (if set) the support for activity state 1 (HLT). </span>
<span id="t1d_4486" class="t s4_4486">— </span><span id="t1e_4486" class="t s4_4486">Bit 7 reports (if set) the support for activity state 2 (shutdown). </span>
<span id="t1f_4486" class="t s4_4486">— </span><span id="t1g_4486" class="t s4_4486">Bit 8 reports (if set) the support for activity state 3 (wait-for-SIPI). </span>
<span id="t1h_4486" class="t s4_4486">If an activity state is not supported, the implementation causes a VM </span><span id="t1i_4486" class="t s4_4486">entry to fail if it attempts to establish that </span>
<span id="t1j_4486" class="t s4_4486">activity state. All implementations support VM entry to activity state 0 (active). </span>
<span id="t1k_4486" class="t s3_4486">• </span><span id="t1l_4486" class="t s4_4486">If bit 14 is read as 1, Intel </span>
<span id="t1m_4486" class="t s7_4486">® </span>
<span id="t1n_4486" class="t s4_4486">Processor Trace (Intel PT) can be used in VMX operation. If the processor supports </span>
<span id="t1o_4486" class="t s4_4486">Intel PT but does not allow it to be used in VMX operation, execution of VMXON clears IA32_RTIT_CTL.TraceEn </span>
<span id="t1p_4486" class="t s4_4486">(see “VMXON—Enter VMX Operation” in Chapter 31); any attempt to write IA32_RTIT_CTL while in VMX </span>
<span id="t1q_4486" class="t s4_4486">operation (including VMX root operation) causes a general-protection exception. </span>
<span id="t1r_4486" class="t s3_4486">• </span><span id="t1s_4486" class="t s4_4486">If bit 15 is read as 1, the RDMSR instruction can be used in system-management mode (SMM) to read the </span>
<span id="t1t_4486" class="t s4_4486">IA32_SMBASE MSR (MSR address 9EH). See Section 32.15.6.3. </span>
<span id="t1u_4486" class="t s3_4486">• </span><span id="t1v_4486" class="t s4_4486">Bits 24:16 indicate the number of CR3-target values supported by the processor. This number is a value </span>
<span id="t1w_4486" class="t s4_4486">between 0 and 256, inclusive (bit 24 is set if and only if bits 23:16 are clear). </span>
<span id="t1x_4486" class="t s3_4486">• </span><span id="t1y_4486" class="t s4_4486">Bits </span><span id="t1z_4486" class="t s4_4486">27:25 is used to compute the recommended maximum number of MSRs that should appear in the VM-exit </span>
<span id="t20_4486" class="t s4_4486">MSR-store list, the VM-exit MSR-load list, or the VM-entry MSR-load list. Specifically, if the value bits 27:25 of </span>
<span id="t21_4486" class="t s4_4486">IA32_VMX_MISC is N, then 512 * (N + 1) is the recommended maximum number of MSRs to be included in </span>
<span id="t22_4486" class="t s4_4486">each list. If the limit is exceeded, undefined processor behavior may result (including a machine check during </span>
<span id="t23_4486" class="t s4_4486">the VMX transition). </span>
<span id="t24_4486" class="t s3_4486">• </span><span id="t25_4486" class="t s4_4486">If bit 28 is read as 1, bit 2 of the IA32_SMM_MONITOR_CTL can be set to 1. VMXOFF unblocks SMIs unless </span>
<span id="t26_4486" class="t s4_4486">IA32_SMM_MONITOR_CTL[bit 2] is 1 (see Section 32.14.4). </span>
<span id="t27_4486" class="t s3_4486">• </span><span id="t28_4486" class="t s4_4486">If bit 29 is read as 1, software can use VMWRITE to write to any supported field in the VMCS; otherwise, </span>
<span id="t29_4486" class="t s4_4486">VMWRITE cannot be used to modify VM-exit information fields. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
