

================================================================
== Vitis HLS Report for 'seq_align_Pipeline_VITIS_LOOP_100_5'
================================================================
* Date:           Sun Apr 16 22:11:18 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_align_multiple_sa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.096 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  4.104 us|  4.104 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_5  |     1024|     1024|         1|          1|          1|  1024|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      30|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|       13|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       13|      57|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_80_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln100_fu_74_p2  |      icmp|   0|  0|  12|          11|          12|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          22|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_ip_1  |   9|          2|   11|         22|
    |ip_fu_34               |   9|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|   23|         46|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |ip_fu_34     |  11|   0|   11|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  13|   0|   13|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_100_5|  return value|
|last_pe_score_V_address0    |  out|   10|   ap_memory|                      last_pe_score_V|         array|
|last_pe_score_V_ce0         |  out|    1|   ap_memory|                      last_pe_score_V|         array|
|last_pe_score_V_we0         |  out|    1|   ap_memory|                      last_pe_score_V|         array|
|last_pe_score_V_d0          |  out|    9|   ap_memory|                      last_pe_score_V|         array|
|last_pe_scoreIx_V_address0  |  out|   10|   ap_memory|                    last_pe_scoreIx_V|         array|
|last_pe_scoreIx_V_ce0       |  out|    1|   ap_memory|                    last_pe_scoreIx_V|         array|
|last_pe_scoreIx_V_we0       |  out|    1|   ap_memory|                    last_pe_scoreIx_V|         array|
|last_pe_scoreIx_V_d0        |  out|   10|   ap_memory|                    last_pe_scoreIx_V|         array|
+----------------------------+-----+-----+------------+-------------------------------------+--------------+

