
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 14.75

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 5.25 fmax = 190.61

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.71 source latency rd_ptr[3]$_DFFE_PN0P_/CLK ^
  -0.74 target latency mem[13][11]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.03 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: mem_rdata[9]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold182/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold182/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net182 (net)
                  0.10    0.00    1.10 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    17    0.21    0.51    0.40    1.50 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net73 (net)
                  0.52    0.00    1.50 ^ mem_rdata[9]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.50   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.09    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    11    0.73    0.45    0.35    0.49 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.45    0.01    0.50 ^ clkbuf_leaf_15_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    30    0.24    0.11    0.22    0.71 ^ clkbuf_leaf_15_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_15_clk (net)
                  0.12    0.01    0.72 ^ mem_rdata[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.72   clock reconvergence pessimism
                          0.32    1.04   library removal time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: ext_wr_en (input port clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ ext_wr_en (in)
                                         ext_wr_en (net)
                  0.00    0.00    0.20 ^ input34/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.18    0.63    0.83 ^ input34/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net34 (net)
                  0.18    0.00    0.83 ^ _2350_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     3    0.04    0.11    0.12    0.94 v _2350_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _1560_ (net)
                  0.11    0.00    0.94 v _2354_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.16    0.14    1.08 ^ _2354_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _1563_ (net)
                  0.16    0.00    1.08 ^ _2356_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.05    0.05    1.14 v _2356_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0612_ (net)
                  0.05    0.00    1.14 v wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.09    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    11    0.73    0.45    0.35    0.49 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.45    0.01    0.50 ^ clkbuf_leaf_15_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    30    0.24    0.11    0.22    0.71 ^ clkbuf_leaf_15_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_15_clk (net)
                  0.11    0.01    0.72 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.72   clock reconvergence pessimism
                          0.06    0.78   library hold time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold182/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold182/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net182 (net)
                  0.10    0.00    1.10 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    17    0.21    0.51    0.40    1.50 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net73 (net)
                  0.52    0.00    1.50 ^ place180/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    63    0.77    1.37    0.87    2.37 ^ place180/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net180 (net)
                  1.38    0.05    2.42 ^ rd_ptr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.42   data arrival time

                         20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock source latency
     1    0.09    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01   20.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13   20.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00   20.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    11    0.73    0.45    0.35   20.49 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.45    0.01   20.49 ^ clkbuf_leaf_13_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.24    0.11    0.22   20.71 ^ clkbuf_leaf_13_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_13_clk (net)
                  0.11    0.00   20.71 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   20.71   clock reconvergence pessimism
                         -0.53   20.18   library recovery time
                                 20.18   data required time
-----------------------------------------------------------------------------
                                 20.18   data required time
                                 -2.42   data arrival time
-----------------------------------------------------------------------------
                                 17.76   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[25]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.09    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    11    0.73    0.45    0.35    0.49 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.45    0.01    0.49 ^ clkbuf_leaf_13_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.24    0.11    0.22    0.71 ^ clkbuf_leaf_13_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_13_clk (net)
                  0.11    0.00    0.71 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    34    0.56    1.02    1.09    1.81 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[2] (net)
                  1.02    0.01    1.82 ^ _2377_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
    22    0.35    0.65    0.46    2.28 v _2377_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0630_ (net)
                  0.65    0.01    2.29 v _3121_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.49    0.75    3.04 ^ _3121_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0011_ (net)
                  0.49    0.00    3.04 ^ _2357_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.03    0.09    0.23    3.27 ^ _2357_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0613_ (net)
                  0.09    0.00    3.27 ^ _2358_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.03    0.18    0.12    3.39 v _2358_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0614_ (net)
                  0.18    0.00    3.39 v _2359_/A3 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     9    0.16    0.37    0.45    3.84 v _2359_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _0615_ (net)
                  0.37    0.01    3.85 v _2399_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
    19    0.28    1.52    0.93    4.77 ^ _2399_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _0646_ (net)
                  1.52    0.00    4.78 ^ _2403_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
    26    0.42    1.52    0.98    5.75 ^ _2403_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0650_ (net)
                  1.52    0.03    5.78 ^ _2853_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.36   -0.01    5.77 v _2853_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _0044_ (net)
                  0.36    0.00    5.77 v ext_data_reg[25]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.77   data arrival time

                         20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock source latency
     1    0.09    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01   20.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13   20.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00   20.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    11    0.74    0.45    0.35   20.49 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_1__leaf_clk (net)
                  0.45    0.02   20.50 ^ clkbuf_leaf_10_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    32    0.24    0.11    0.22   20.72 ^ clkbuf_leaf_10_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_10_clk (net)
                  0.11    0.00   20.72 ^ ext_data_reg[25]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   20.72   clock reconvergence pessimism
                         -0.20   20.53   library setup time
                                 20.53   data required time
-----------------------------------------------------------------------------
                                 20.53   data required time
                                 -5.77   data arrival time
-----------------------------------------------------------------------------
                                 14.75   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold182/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold182/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net182 (net)
                  0.10    0.00    1.10 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    17    0.21    0.51    0.40    1.50 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net73 (net)
                  0.52    0.00    1.50 ^ place180/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    63    0.77    1.37    0.87    2.37 ^ place180/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net180 (net)
                  1.38    0.05    2.42 ^ rd_ptr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.42   data arrival time

                         20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock source latency
     1    0.09    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01   20.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13   20.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00   20.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    11    0.73    0.45    0.35   20.49 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.45    0.01   20.49 ^ clkbuf_leaf_13_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.24    0.11    0.22   20.71 ^ clkbuf_leaf_13_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_13_clk (net)
                  0.11    0.00   20.71 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   20.71   clock reconvergence pessimism
                         -0.53   20.18   library recovery time
                                 20.18   data required time
-----------------------------------------------------------------------------
                                 20.18   data required time
                                 -2.42   data arrival time
-----------------------------------------------------------------------------
                                 17.76   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[25]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.09    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    11    0.73    0.45    0.35    0.49 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.45    0.01    0.49 ^ clkbuf_leaf_13_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.24    0.11    0.22    0.71 ^ clkbuf_leaf_13_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_13_clk (net)
                  0.11    0.00    0.71 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    34    0.56    1.02    1.09    1.81 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[2] (net)
                  1.02    0.01    1.82 ^ _2377_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
    22    0.35    0.65    0.46    2.28 v _2377_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0630_ (net)
                  0.65    0.01    2.29 v _3121_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.49    0.75    3.04 ^ _3121_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0011_ (net)
                  0.49    0.00    3.04 ^ _2357_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.03    0.09    0.23    3.27 ^ _2357_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0613_ (net)
                  0.09    0.00    3.27 ^ _2358_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.03    0.18    0.12    3.39 v _2358_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0614_ (net)
                  0.18    0.00    3.39 v _2359_/A3 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     9    0.16    0.37    0.45    3.84 v _2359_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _0615_ (net)
                  0.37    0.01    3.85 v _2399_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
    19    0.28    1.52    0.93    4.77 ^ _2399_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _0646_ (net)
                  1.52    0.00    4.78 ^ _2403_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
    26    0.42    1.52    0.98    5.75 ^ _2403_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0650_ (net)
                  1.52    0.03    5.78 ^ _2853_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.36   -0.01    5.77 v _2853_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _0044_ (net)
                  0.36    0.00    5.77 v ext_data_reg[25]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.77   data arrival time

                         20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock source latency
     1    0.09    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01   20.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.09    0.08    0.13   20.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00   20.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    11    0.74    0.45    0.35   20.49 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_1__leaf_clk (net)
                  0.45    0.02   20.50 ^ clkbuf_leaf_10_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    32    0.24    0.11    0.22   20.72 ^ clkbuf_leaf_10_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_10_clk (net)
                  0.11    0.00   20.72 ^ ext_data_reg[25]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   20.72   clock reconvergence pessimism
                         -0.20   20.53   library setup time
                                 20.53   data required time
-----------------------------------------------------------------------------
                                 20.53   data required time
                                 -5.77   data arrival time
-----------------------------------------------------------------------------
                                 14.75   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.2797423601150513

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4571

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.13840654492378235

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6204

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[25]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.35    0.49 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.23    0.71 ^ clkbuf_leaf_13_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.71 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   1.09    1.81 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.48    2.28 v _2377_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.76    3.04 ^ _3121_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.23    3.27 ^ _2357_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   0.13    3.39 v _2358_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.45    3.84 v _2359_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
   0.93    4.77 ^ _2399_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
   0.98    5.75 ^ _2403_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.02    5.77 v _2853_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    5.77 v ext_data_reg[25]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           5.77   data arrival time

  20.00   20.00   clock core_clock (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ clk (in)
   0.13   20.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.35   20.49 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.23   20.72 ^ clkbuf_leaf_10_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   20.72 ^ ext_data_reg[25]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   20.72   clock reconvergence pessimism
  -0.20   20.53   library setup time
          20.53   data required time
---------------------------------------------------------
          20.53   data required time
          -5.77   data arrival time
---------------------------------------------------------
          14.75   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ext_data_reg[19]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[19]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.35    0.49 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.23    0.72 ^ clkbuf_leaf_10_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.72 ^ ext_data_reg[19]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    1.11 v ext_data_reg[19]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    1.17 ^ _2692_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    1.22 v _2708_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    1.22 v ext_data_reg[19]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.22   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.35    0.49 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.23    0.72 ^ clkbuf_leaf_10_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.72 ^ ext_data_reg[19]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.72   clock reconvergence pessimism
   0.06    0.78   library hold time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -1.22   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.7121

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.7221

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.7724

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
14.7538

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
255.592128

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.14e-02   9.83e-03   3.45e-07   6.12e-02  33.6%
Combinational          6.47e-02   3.19e-02   3.72e-07   9.67e-02  53.1%
Clock                  1.45e-02   9.80e-03   3.71e-07   2.43e-02  13.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.31e-01   5.16e-02   1.09e-06   1.82e-01 100.0%
                          71.7%      28.3%       0.0%
