# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/new/AddSub8.v" \
"../../../../Lab2.srcs/sources_1/new/FA.v" \
"../../../../Lab2.srcs/sources_1/new/Main.v" \
"../../../../Lab2.srcs/sources_1/new/Mux.v" \
"../../../../Lab2.srcs/sources_1/new/add8.v" \
"../../../../Lab2.srcs/sources_1/new/hex7seg.v" \
"../../../../Lab2.srcs/sources_1/new/lab2_digsel.v" \
"../../../../Lab2.srcs/sources_1/new/test_addsub.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
