INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
WARNING: [COSIM-369] AXI_master port 'ddr0' has a depth of '10000'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-369] AXI_master port 'ddr1' has a depth of '10000'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-368] AXI_master port 'ddr2' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
   Build using "D:/xilinx/vitis/2020.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_VecDotProduct.cpp
   Compiling Top.cpp_pre.cpp.tb.cpp
   Compiling InterfaceModule.cpp_pre.cpp.tb.cpp
   Compiling ComputationModule.cpp_pre.cpp.tb.cpp
   Compiling Top_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Reference result 748740760
Accelerator result 748740760

C:\Users\dell\Documents\Dev\MBKM\MBKM-Tutorial5\solution1\sim\verilog>set PATH= 

C:\Users\dell\Documents\Dev\MBKM\MBKM-Tutorial5\solution1\sim\verilog>call D:/xilinx/Vivado/2020.1/bin/xelab xil_defaultlib.apatb_VecDotProduct_top glbl -prj VecDotProduct.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  --lib "ieee_proposed=./ieee_proposed" -s VecDotProduct -debug wave 
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_VecDotProduct_top glbl -prj VecDotProduct.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s VecDotProduct -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/AESL_axi_master_ddr0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_ddr0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/AESL_axi_master_ddr1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_ddr1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/AESL_axi_master_ddr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_ddr2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/AESL_axi_slave_control_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_VecDotProduct_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_AdderTree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_control_r_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_control_r_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_ddr0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr0_m_axi
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr0_m_axi_throttl
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr0_m_axi_read
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_ddr1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr1_m_axi
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr1_m_axi_throttl
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr1_m_axi_read
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_ddr2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr2_m_axi
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr2_m_axi_buffer
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr2_m_axi_decoder
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr2_m_axi_throttl
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr2_m_axi_read
INFO: [VRFC 10-311] analyzing module VecDotProduct_ddr2_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_EWiseMultipiler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_EWiseMultipiler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_fifo_w128_d16_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_fifo_w128_d16_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_fifo_w256_d16_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_fifo_w256_d16_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_fifo_w32_d16_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_fifo_w32_d16_S_shiftReg
INFO: [VRFC 10-311] analyzing module VecDotProduct_fifo_w32_d16_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module VecDotProduct_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_fifo_w64_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_fifo_w64_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module VecDotProduct_fifo_w64_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_fifo_w64_d6_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_fifo_w64_d6_S_shiftReg
INFO: [VRFC 10-311] analyzing module VecDotProduct_fifo_w64_d6_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_mul_8s_8s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_mul_8s_8s_16_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module VecDotProduct_mul_8s_8s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_ScaWriter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_ScaWriter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_start_for_Accumulator_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_start_for_Accumulator_U0_shiftReg
INFO: [VRFC 10-311] analyzing module VecDotProduct_start_for_Accumulator_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_start_for_AdderTree_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_start_for_AdderTree_U0_shiftReg
INFO: [VRFC 10-311] analyzing module VecDotProduct_start_for_AdderTree_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_start_for_EWiseMultipiler_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_start_for_EWiseMultipiler_U0_shiftReg
INFO: [VRFC 10-311] analyzing module VecDotProduct_start_for_EWiseMultipiler_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_start_for_ScaWriter_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_start_for_ScaWriter_U0_shiftReg
INFO: [VRFC 10-311] analyzing module VecDotProduct_start_for_ScaWriter_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_VecDotProduct_entry43.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_VecDotProduct_entry43
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_VecReader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_VecReader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/VecDotProduct_VecReader1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDotProduct_VecReader1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.VecDotProduct_control_s_axi
Compiling module xil_defaultlib.VecDotProduct_control_r_s_axi
Compiling module xil_defaultlib.VecDotProduct_ddr0_m_axi_throttl...
Compiling module xil_defaultlib.VecDotProduct_ddr0_m_axi_reg_sli...
Compiling module xil_defaultlib.VecDotProduct_ddr0_m_axi_fifo(DA...
Compiling module xil_defaultlib.VecDotProduct_ddr0_m_axi_buffer(...
Compiling module xil_defaultlib.VecDotProduct_ddr0_m_axi_fifo(DE...
Compiling module xil_defaultlib.VecDotProduct_ddr0_m_axi_fifo(DA...
Compiling module xil_defaultlib.VecDotProduct_ddr0_m_axi_fifo(DA...
Compiling module xil_defaultlib.VecDotProduct_ddr0_m_axi_write(N...
Compiling module xil_defaultlib.VecDotProduct_ddr0_m_axi_buffer(...
Compiling module xil_defaultlib.VecDotProduct_ddr0_m_axi_reg_sli...
Compiling module xil_defaultlib.VecDotProduct_ddr0_m_axi_read(NU...
Compiling module xil_defaultlib.VecDotProduct_ddr0_m_axi(NUM_REA...
Compiling module xil_defaultlib.VecDotProduct_ddr1_m_axi_throttl...
Compiling module xil_defaultlib.VecDotProduct_ddr1_m_axi_reg_sli...
Compiling module xil_defaultlib.VecDotProduct_ddr1_m_axi_fifo(DA...
Compiling module xil_defaultlib.VecDotProduct_ddr1_m_axi_buffer(...
Compiling module xil_defaultlib.VecDotProduct_ddr1_m_axi_fifo(DE...
Compiling module xil_defaultlib.VecDotProduct_ddr1_m_axi_fifo(DA...
Compiling module xil_defaultlib.VecDotProduct_ddr1_m_axi_fifo(DA...
Compiling module xil_defaultlib.VecDotProduct_ddr1_m_axi_write(N...
Compiling module xil_defaultlib.VecDotProduct_ddr1_m_axi_buffer(...
Compiling module xil_defaultlib.VecDotProduct_ddr1_m_axi_reg_sli...
Compiling module xil_defaultlib.VecDotProduct_ddr1_m_axi_read(NU...
Compiling module xil_defaultlib.VecDotProduct_ddr1_m_axi(NUM_REA...
Compiling module xil_defaultlib.VecDotProduct_ddr2_m_axi_throttl...
Compiling module xil_defaultlib.VecDotProduct_ddr2_m_axi_reg_sli...
Compiling module xil_defaultlib.VecDotProduct_ddr2_m_axi_fifo(DA...
Compiling module xil_defaultlib.VecDotProduct_ddr2_m_axi_buffer(...
Compiling module xil_defaultlib.VecDotProduct_ddr2_m_axi_fifo(DE...
Compiling module xil_defaultlib.VecDotProduct_ddr2_m_axi_fifo(DA...
Compiling module xil_defaultlib.VecDotProduct_ddr2_m_axi_fifo(DA...
Compiling module xil_defaultlib.VecDotProduct_ddr2_m_axi_write(N...
Compiling module xil_defaultlib.VecDotProduct_ddr2_m_axi_buffer(...
Compiling module xil_defaultlib.VecDotProduct_ddr2_m_axi_reg_sli...
Compiling module xil_defaultlib.VecDotProduct_ddr2_m_axi_read(NU...
Compiling module xil_defaultlib.VecDotProduct_ddr2_m_axi(NUM_REA...
Compiling module xil_defaultlib.VecDotProduct_VecDotProduct_entr...
Compiling module xil_defaultlib.VecDotProduct_VecReader
Compiling module xil_defaultlib.VecDotProduct_VecReader1
Compiling module xil_defaultlib.VecDotProduct_mul_8s_8s_16_1_1_M...
Compiling module xil_defaultlib.VecDotProduct_mul_8s_8s_16_1_1(I...
Compiling module xil_defaultlib.VecDotProduct_EWiseMultipiler
Compiling module xil_defaultlib.VecDotProduct_AdderTree
Compiling module xil_defaultlib.VecDotProduct_Accumulator
Compiling module xil_defaultlib.VecDotProduct_ScaWriter
Compiling module xil_defaultlib.VecDotProduct_fifo_w64_d2_S_shif...
Compiling module xil_defaultlib.VecDotProduct_fifo_w64_d2_S
Compiling module xil_defaultlib.VecDotProduct_fifo_w64_d6_S_shif...
Compiling module xil_defaultlib.VecDotProduct_fifo_w64_d6_S
Compiling module xil_defaultlib.VecDotProduct_fifo_w128_d16_A
Compiling module xil_defaultlib.VecDotProduct_fifo_w256_d16_A
Compiling module xil_defaultlib.VecDotProduct_fifo_w32_d16_S_shi...
Compiling module xil_defaultlib.VecDotProduct_fifo_w32_d16_S
Compiling module xil_defaultlib.VecDotProduct_fifo_w32_d2_S_shif...
Compiling module xil_defaultlib.VecDotProduct_fifo_w32_d2_S
Compiling module xil_defaultlib.VecDotProduct_start_for_ScaWrite...
Compiling module xil_defaultlib.VecDotProduct_start_for_ScaWrite...
Compiling module xil_defaultlib.VecDotProduct_start_for_EWiseMul...
Compiling module xil_defaultlib.VecDotProduct_start_for_EWiseMul...
Compiling module xil_defaultlib.VecDotProduct_start_for_AdderTre...
Compiling module xil_defaultlib.VecDotProduct_start_for_AdderTre...
Compiling module xil_defaultlib.VecDotProduct_start_for_Accumula...
Compiling module xil_defaultlib.VecDotProduct_start_for_Accumula...
Compiling module xil_defaultlib.VecDotProduct
Compiling module xil_defaultlib.AESL_axi_master_ddr0
Compiling module xil_defaultlib.AESL_axi_master_ddr1
Compiling module xil_defaultlib.AESL_axi_master_ddr2
Compiling module xil_defaultlib.AESL_axi_slave_control_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_VecDotProduct_top
Compiling module work.glbl
Built simulation snapshot VecDotProduct

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/dell/Documents/Dev/MBKM/MBKM-Tutorial5/solution1/sim/verilog/xsim.dir/VecDotProduct/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 14 14:06:18 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Tue Sep 14 14:09:37 2021...
Reference result 748740760
Accelerator result 748740760
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
