|Top
enableDebug => DEBUGER:debug.enable
enableDebug => SIGclock.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay1.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
enableDebug => TOPdisplay2.OUTPUTSELECT
switchSEL => DEBUGER:debug.SwitchSel
switchSEL2 => DEBUGER:debug.SwitchSel2
TOPclock => SIGclock.DATAB
TOPclock => clock1M:instPLL.inclk0
buttonClock => SIGclock.DATAB
reset => TOPreset.DATAIN
reset => TOPreset.PRESET
TOPdisplay1[0] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[1] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[2] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[3] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[4] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[5] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[6] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[7] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[8] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[9] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[10] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[11] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[12] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[13] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[14] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[15] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[16] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[17] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[18] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[19] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[20] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[21] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[22] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[23] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[24] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[25] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[26] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[27] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[28] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[29] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[30] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay1[31] << TOPdisplay1.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[0] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[1] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[2] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[3] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[4] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[5] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[6] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[7] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[8] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[9] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[10] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[11] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[12] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[13] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[14] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[15] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[16] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[17] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[18] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[19] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[20] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[21] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[22] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[23] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[24] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[25] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[26] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[27] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[28] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[29] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[30] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPdisplay2[31] << TOPdisplay2.DB_MAX_OUTPUT_PORT_TYPE
TOPleds[0] << Displays:instDISP.DISPleds[0]
TOPleds[1] << Displays:instDISP.DISPleds[1]
TOPleds[2] << Displays:instDISP.DISPleds[2]
TOPleds[3] << Displays:instDISP.DISPleds[3]
TOPleds[4] << Displays:instDISP.DISPleds[4]
TOPleds[5] << Displays:instDISP.DISPleds[5]
TOPleds[6] << Displays:instDISP.DISPleds[6]
TOPleds[7] << Displays:instDISP.DISPleds[7]
TOPleds[8] << Displays:instDISP.DISPleds[8]
TOPleds[9] << Displays:instDISP.DISPleds[9]
TOPleds[10] << Displays:instDISP.DISPleds[10]
TOPleds[11] << Displays:instDISP.DISPleds[11]
TOPleds[12] << Displays:instDISP.DISPleds[12]
TOPleds[13] << Displays:instDISP.DISPleds[13]
TOPleds[14] << Displays:instDISP.DISPleds[14]
TOPleds[15] << Displays:instDISP.DISPleds[15]
TOPleds[16] << Displays:instDISP.DISPleds[16]
TOPleds[17] << Displays:instDISP.DISPleds[17]
TOPleds[18] << Displays:instDISP.DISPleds[18]
TOPleds[19] << Displays:instDISP.DISPleds[19]
TOPleds[20] << Displays:instDISP.DISPleds[20]
TOPleds[21] << Displays:instDISP.DISPleds[21]
TOPleds[22] << Displays:instDISP.DISPleds[22]
TOPleds[23] << Displays:instDISP.DISPleds[23]
TOPleds[24] << Displays:instDISP.DISPleds[24]
TOPleds[25] << Displays:instDISP.DISPleds[25]
TOPleds[26] << Displays:instDISP.DISPleds[26]
TOPleds[27] << Displays:instDISP.DISPleds[27]
TOPleds[28] << Displays:instDISP.DISPleds[28]
TOPleds[29] << Displays:instDISP.DISPleds[29]
TOPleds[30] << Displays:instDISP.DISPleds[30]
TOPleds[31] << Displays:instDISP.DISPleds[31]
SDRAM_ADDR[0] << SDRAM_controller:SDRAMcontroller.SDRAM_ADDR[0]
SDRAM_ADDR[1] << SDRAM_controller:SDRAMcontroller.SDRAM_ADDR[1]
SDRAM_ADDR[2] << SDRAM_controller:SDRAMcontroller.SDRAM_ADDR[2]
SDRAM_ADDR[3] << SDRAM_controller:SDRAMcontroller.SDRAM_ADDR[3]
SDRAM_ADDR[4] << SDRAM_controller:SDRAMcontroller.SDRAM_ADDR[4]
SDRAM_ADDR[5] << SDRAM_controller:SDRAMcontroller.SDRAM_ADDR[5]
SDRAM_ADDR[6] << SDRAM_controller:SDRAMcontroller.SDRAM_ADDR[6]
SDRAM_ADDR[7] << SDRAM_controller:SDRAMcontroller.SDRAM_ADDR[7]
SDRAM_ADDR[8] << SDRAM_controller:SDRAMcontroller.SDRAM_ADDR[8]
SDRAM_ADDR[9] << SDRAM_controller:SDRAMcontroller.SDRAM_ADDR[9]
SDRAM_ADDR[10] << SDRAM_controller:SDRAMcontroller.SDRAM_ADDR[10]
SDRAM_ADDR[11] << SDRAM_controller:SDRAMcontroller.SDRAM_ADDR[11]
SDRAM_ADDR[12] << SDRAM_controller:SDRAMcontroller.SDRAM_ADDR[12]
SDRAM_DQ[0] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_controller:SDRAMcontroller.SDRAM_DQ[15]
SDRAM_BA[0] << SDRAM_controller:SDRAMcontroller.SDRAM_BA[0]
SDRAM_BA[1] << SDRAM_controller:SDRAMcontroller.SDRAM_BA[1]
SDRAM_DQM[0] << SDRAM_controller:SDRAMcontroller.SDRAM_DQM[0]
SDRAM_DQM[1] << SDRAM_controller:SDRAMcontroller.SDRAM_DQM[1]
SDRAM_RAS_N << SDRAM_controller:SDRAMcontroller.SDRAM_RAS_N
SDRAM_CAS_N << SDRAM_controller:SDRAMcontroller.SDRAM_CAS_N
SDRAM_WE_N << SDRAM_controller:SDRAMcontroller.SDRAM_WE_N
SDRAM_CKE << SDRAM_controller:SDRAMcontroller.SDRAM_CKE
SDRAM_CS_N << SDRAM_controller:SDRAMcontroller.SDRAM_CS_N
SDRAM_CLK << SDRAM_controller:SDRAMcontroller.SDRAM_CLK
global.bp.work.simulPkg.PKG_progcounter_15_ <> SIGPROCprogcounter[15]
global.bp.work.simulPkg.PKG_progcounter_14_ <> SIGPROCprogcounter[14]
global.bp.work.simulPkg.PKG_progcounter_13_ <> SIGPROCprogcounter[13]
global.bp.work.simulPkg.PKG_progcounter_12_ <> SIGPROCprogcounter[12]
global.bp.work.simulPkg.PKG_progcounter_11_ <> SIGPROCprogcounter[11]
global.bp.work.simulPkg.PKG_progcounter_10_ <> SIGPROCprogcounter[10]
global.bp.work.simulPkg.PKG_progcounter_9_ <> SIGPROCprogcounter[9]
global.bp.work.simulPkg.PKG_progcounter_8_ <> SIGPROCprogcounter[8]
global.bp.work.simulPkg.PKG_progcounter_7_ <> SIGPROCprogcounter[7]
global.bp.work.simulPkg.PKG_progcounter_6_ <> SIGPROCprogcounter[6]
global.bp.work.simulPkg.PKG_progcounter_5_ <> SIGPROCprogcounter[5]
global.bp.work.simulPkg.PKG_progcounter_4_ <> SIGPROCprogcounter[4]
global.bp.work.simulPkg.PKG_progcounter_3_ <> SIGPROCprogcounter[3]
global.bp.work.simulPkg.PKG_progcounter_2_ <> SIGPROCprogcounter[2]
global.bp.work.simulPkg.PKG_progcounter_1_ <> SIGPROCprogcounter[1]
global.bp.work.simulPkg.PKG_progcounter_0_ <> SIGPROCprogcounter[0]
global.bp.work.simulPkg.PKG_instruction_31_ <> SIGPROCinstruction[31]
global.bp.work.simulPkg.PKG_instruction_30_ <> SIGPROCinstruction[30]
global.bp.work.simulPkg.PKG_instruction_29_ <> SIGPROCinstruction[29]
global.bp.work.simulPkg.PKG_instruction_28_ <> SIGPROCinstruction[28]
global.bp.work.simulPkg.PKG_instruction_27_ <> SIGPROCinstruction[27]
global.bp.work.simulPkg.PKG_instruction_26_ <> SIGPROCinstruction[26]
global.bp.work.simulPkg.PKG_instruction_25_ <> SIGPROCinstruction[25]
global.bp.work.simulPkg.PKG_instruction_24_ <> SIGPROCinstruction[24]
global.bp.work.simulPkg.PKG_instruction_23_ <> SIGPROCinstruction[23]
global.bp.work.simulPkg.PKG_instruction_22_ <> SIGPROCinstruction[22]
global.bp.work.simulPkg.PKG_instruction_21_ <> SIGPROCinstruction[21]
global.bp.work.simulPkg.PKG_instruction_20_ <> SIGPROCinstruction[20]
global.bp.work.simulPkg.PKG_instruction_19_ <> SIGPROCinstruction[19]
global.bp.work.simulPkg.PKG_instruction_18_ <> SIGPROCinstruction[18]
global.bp.work.simulPkg.PKG_instruction_17_ <> SIGPROCinstruction[17]
global.bp.work.simulPkg.PKG_instruction_16_ <> SIGPROCinstruction[16]
global.bp.work.simulPkg.PKG_instruction_15_ <> SIGPROCinstruction[15]
global.bp.work.simulPkg.PKG_instruction_14_ <> SIGPROCinstruction[14]
global.bp.work.simulPkg.PKG_instruction_13_ <> SIGPROCinstruction[13]
global.bp.work.simulPkg.PKG_instruction_12_ <> SIGPROCinstruction[12]
global.bp.work.simulPkg.PKG_instruction_11_ <> SIGPROCinstruction[11]
global.bp.work.simulPkg.PKG_instruction_10_ <> SIGPROCinstruction[10]
global.bp.work.simulPkg.PKG_instruction_9_ <> SIGPROCinstruction[9]
global.bp.work.simulPkg.PKG_instruction_8_ <> SIGPROCinstruction[8]
global.bp.work.simulPkg.PKG_instruction_7_ <> SIGPROCinstruction[7]
global.bp.work.simulPkg.PKG_instruction_6_ <> SIGPROCinstruction[6]
global.bp.work.simulPkg.PKG_instruction_5_ <> SIGPROCinstruction[5]
global.bp.work.simulPkg.PKG_instruction_4_ <> SIGPROCinstruction[4]
global.bp.work.simulPkg.PKG_instruction_3_ <> SIGPROCinstruction[3]
global.bp.work.simulPkg.PKG_instruction_2_ <> SIGPROCinstruction[2]
global.bp.work.simulPkg.PKG_instruction_1_ <> SIGPROCinstruction[1]
global.bp.work.simulPkg.PKG_instruction_0_ <> SIGPROCinstruction[0]
global.bp.work.simulPkg.PKG_progcounter_31_ <> SIGPROCprogcounter[31]
global.bp.work.simulPkg.PKG_progcounter_30_ <> SIGPROCprogcounter[30]
global.bp.work.simulPkg.PKG_progcounter_29_ <> SIGPROCprogcounter[29]
global.bp.work.simulPkg.PKG_progcounter_28_ <> SIGPROCprogcounter[28]
global.bp.work.simulPkg.PKG_progcounter_27_ <> SIGPROCprogcounter[27]
global.bp.work.simulPkg.PKG_progcounter_26_ <> SIGPROCprogcounter[26]
global.bp.work.simulPkg.PKG_progcounter_25_ <> SIGPROCprogcounter[25]
global.bp.work.simulPkg.PKG_progcounter_24_ <> SIGPROCprogcounter[24]
global.bp.work.simulPkg.PKG_progcounter_23_ <> SIGPROCprogcounter[23]
global.bp.work.simulPkg.PKG_progcounter_22_ <> SIGPROCprogcounter[22]
global.bp.work.simulPkg.PKG_progcounter_21_ <> SIGPROCprogcounter[21]
global.bp.work.simulPkg.PKG_progcounter_20_ <> SIGPROCprogcounter[20]
global.bp.work.simulPkg.PKG_progcounter_19_ <> SIGPROCprogcounter[19]
global.bp.work.simulPkg.PKG_progcounter_18_ <> SIGPROCprogcounter[18]
global.bp.work.simulPkg.PKG_progcounter_17_ <> SIGPROCprogcounter[17]
global.bp.work.simulPkg.PKG_progcounter_16_ <> SIGPROCprogcounter[16]
global.bp.work.simulPkg.PKG_store <> SIGPROCstore
global.bp.work.simulPkg.PKG_load <> SIGPROCload
global.bp.work.simulPkg.PKG_funct3_2_ <> SIGPROCfunct3[2]
global.bp.work.simulPkg.PKG_funct3_1_ <> SIGPROCfunct3[1]
global.bp.work.simulPkg.PKG_funct3_0_ <> SIGPROCfunct3[0]
global.bp.work.simulPkg.PKG_addrDM_31_ <> SIGPROCaddrDM[31]
global.bp.work.simulPkg.PKG_addrDM_30_ <> SIGPROCaddrDM[30]
global.bp.work.simulPkg.PKG_addrDM_29_ <> SIGPROCaddrDM[29]
global.bp.work.simulPkg.PKG_addrDM_28_ <> SIGPROCaddrDM[28]
global.bp.work.simulPkg.PKG_addrDM_27_ <> SIGPROCaddrDM[27]
global.bp.work.simulPkg.PKG_addrDM_26_ <> SIGPROCaddrDM[26]
global.bp.work.simulPkg.PKG_addrDM_25_ <> SIGPROCaddrDM[25]
global.bp.work.simulPkg.PKG_addrDM_24_ <> SIGPROCaddrDM[24]
global.bp.work.simulPkg.PKG_addrDM_23_ <> SIGPROCaddrDM[23]
global.bp.work.simulPkg.PKG_addrDM_22_ <> SIGPROCaddrDM[22]
global.bp.work.simulPkg.PKG_addrDM_21_ <> SIGPROCaddrDM[21]
global.bp.work.simulPkg.PKG_addrDM_20_ <> SIGPROCaddrDM[20]
global.bp.work.simulPkg.PKG_addrDM_19_ <> SIGPROCaddrDM[19]
global.bp.work.simulPkg.PKG_addrDM_18_ <> SIGPROCaddrDM[18]
global.bp.work.simulPkg.PKG_addrDM_17_ <> SIGPROCaddrDM[17]
global.bp.work.simulPkg.PKG_addrDM_16_ <> SIGPROCaddrDM[16]
global.bp.work.simulPkg.PKG_addrDM_15_ <> SIGPROCaddrDM[15]
global.bp.work.simulPkg.PKG_addrDM_14_ <> SIGPROCaddrDM[14]
global.bp.work.simulPkg.PKG_addrDM_13_ <> SIGPROCaddrDM[13]
global.bp.work.simulPkg.PKG_addrDM_12_ <> SIGPROCaddrDM[12]
global.bp.work.simulPkg.PKG_addrDM_11_ <> SIGPROCaddrDM[11]
global.bp.work.simulPkg.PKG_addrDM_10_ <> SIGPROCaddrDM[10]
global.bp.work.simulPkg.PKG_addrDM_9_ <> SIGPROCaddrDM[9]
global.bp.work.simulPkg.PKG_addrDM_8_ <> SIGPROCaddrDM[8]
global.bp.work.simulPkg.PKG_addrDM_7_ <> SIGPROCaddrDM[7]
global.bp.work.simulPkg.PKG_addrDM_6_ <> SIGPROCaddrDM[6]
global.bp.work.simulPkg.PKG_addrDM_5_ <> SIGPROCaddrDM[5]
global.bp.work.simulPkg.PKG_addrDM_4_ <> SIGPROCaddrDM[4]
global.bp.work.simulPkg.PKG_addrDM_3_ <> SIGPROCaddrDM[3]
global.bp.work.simulPkg.PKG_addrDM_2_ <> SIGPROCaddrDM[2]
global.bp.work.simulPkg.PKG_addrDM_1_ <> SIGPROCaddrDM[1]
global.bp.work.simulPkg.PKG_addrDM_0_ <> SIGPROCaddrDM[0]
global.bp.work.simulPkg.PKG_inputDM_31_ <> SIGPROCinputDM[31]
global.bp.work.simulPkg.PKG_inputDM_30_ <> SIGPROCinputDM[30]
global.bp.work.simulPkg.PKG_inputDM_29_ <> SIGPROCinputDM[29]
global.bp.work.simulPkg.PKG_inputDM_28_ <> SIGPROCinputDM[28]
global.bp.work.simulPkg.PKG_inputDM_27_ <> SIGPROCinputDM[27]
global.bp.work.simulPkg.PKG_inputDM_26_ <> SIGPROCinputDM[26]
global.bp.work.simulPkg.PKG_inputDM_25_ <> SIGPROCinputDM[25]
global.bp.work.simulPkg.PKG_inputDM_24_ <> SIGPROCinputDM[24]
global.bp.work.simulPkg.PKG_inputDM_23_ <> SIGPROCinputDM[23]
global.bp.work.simulPkg.PKG_inputDM_22_ <> SIGPROCinputDM[22]
global.bp.work.simulPkg.PKG_inputDM_21_ <> SIGPROCinputDM[21]
global.bp.work.simulPkg.PKG_inputDM_20_ <> SIGPROCinputDM[20]
global.bp.work.simulPkg.PKG_inputDM_19_ <> SIGPROCinputDM[19]
global.bp.work.simulPkg.PKG_inputDM_18_ <> SIGPROCinputDM[18]
global.bp.work.simulPkg.PKG_inputDM_17_ <> SIGPROCinputDM[17]
global.bp.work.simulPkg.PKG_inputDM_16_ <> SIGPROCinputDM[16]
global.bp.work.simulPkg.PKG_inputDM_15_ <> SIGPROCinputDM[15]
global.bp.work.simulPkg.PKG_inputDM_14_ <> SIGPROCinputDM[14]
global.bp.work.simulPkg.PKG_inputDM_13_ <> SIGPROCinputDM[13]
global.bp.work.simulPkg.PKG_inputDM_12_ <> SIGPROCinputDM[12]
global.bp.work.simulPkg.PKG_inputDM_11_ <> SIGPROCinputDM[11]
global.bp.work.simulPkg.PKG_inputDM_10_ <> SIGPROCinputDM[10]
global.bp.work.simulPkg.PKG_inputDM_9_ <> SIGPROCinputDM[9]
global.bp.work.simulPkg.PKG_inputDM_8_ <> SIGPROCinputDM[8]
global.bp.work.simulPkg.PKG_inputDM_7_ <> SIGPROCinputDM[7]
global.bp.work.simulPkg.PKG_inputDM_6_ <> SIGPROCinputDM[6]
global.bp.work.simulPkg.PKG_inputDM_5_ <> SIGPROCinputDM[5]
global.bp.work.simulPkg.PKG_inputDM_4_ <> SIGPROCinputDM[4]
global.bp.work.simulPkg.PKG_inputDM_3_ <> SIGPROCinputDM[3]
global.bp.work.simulPkg.PKG_inputDM_2_ <> SIGPROCinputDM[2]
global.bp.work.simulPkg.PKG_inputDM_1_ <> SIGPROCinputDM[1]
global.bp.work.simulPkg.PKG_inputDM_0_ <> SIGPROCinputDM[0]
global.bp.work.simulPkg.PKG_counter_31_ <> SIGcounter[31]
global.bp.work.simulPkg.PKG_counter_30_ <> SIGcounter[30]
global.bp.work.simulPkg.PKG_counter_29_ <> SIGcounter[29]
global.bp.work.simulPkg.PKG_counter_28_ <> SIGcounter[28]
global.bp.work.simulPkg.PKG_counter_27_ <> SIGcounter[27]
global.bp.work.simulPkg.PKG_counter_26_ <> SIGcounter[26]
global.bp.work.simulPkg.PKG_counter_25_ <> SIGcounter[25]
global.bp.work.simulPkg.PKG_counter_24_ <> SIGcounter[24]
global.bp.work.simulPkg.PKG_counter_23_ <> SIGcounter[23]
global.bp.work.simulPkg.PKG_counter_22_ <> SIGcounter[22]
global.bp.work.simulPkg.PKG_counter_21_ <> SIGcounter[21]
global.bp.work.simulPkg.PKG_counter_20_ <> SIGcounter[20]
global.bp.work.simulPkg.PKG_counter_19_ <> SIGcounter[19]
global.bp.work.simulPkg.PKG_counter_18_ <> SIGcounter[18]
global.bp.work.simulPkg.PKG_counter_17_ <> SIGcounter[17]
global.bp.work.simulPkg.PKG_counter_16_ <> SIGcounter[16]
global.bp.work.simulPkg.PKG_counter_15_ <> SIGcounter[15]
global.bp.work.simulPkg.PKG_counter_14_ <> SIGcounter[14]
global.bp.work.simulPkg.PKG_counter_13_ <> SIGcounter[13]
global.bp.work.simulPkg.PKG_counter_12_ <> SIGcounter[12]
global.bp.work.simulPkg.PKG_counter_11_ <> SIGcounter[11]
global.bp.work.simulPkg.PKG_counter_10_ <> SIGcounter[10]
global.bp.work.simulPkg.PKG_counter_9_ <> SIGcounter[9]
global.bp.work.simulPkg.PKG_counter_8_ <> SIGcounter[8]
global.bp.work.simulPkg.PKG_counter_7_ <> SIGcounter[7]
global.bp.work.simulPkg.PKG_counter_6_ <> SIGcounter[6]
global.bp.work.simulPkg.PKG_counter_5_ <> SIGcounter[5]
global.bp.work.simulPkg.PKG_counter_4_ <> SIGcounter[4]
global.bp.work.simulPkg.PKG_counter_3_ <> SIGcounter[3]
global.bp.work.simulPkg.PKG_counter_2_ <> SIGcounter[2]
global.bp.work.simulPkg.PKG_counter_1_ <> SIGcounter[1]
global.bp.work.simulPkg.PKG_counter_0_ <> SIGcounter[0]
global.bp.work.simulPkg.PKG_dataReady_32b <> SIGData_Ready_32b


|Top|debuger:debug
enable => display1.IN0
enable => display1.IN0
enable => display1.IN0
enable => display2.IN0
enable => display2.IN0
enable => display2.IN0
enable => display3.IN0
enable => display3.IN0
enable => display3.IN0
enable => display4.IN0
enable => display4.IN0
enable => display4.IN0
enable => display5.IN0
enable => display5.IN0
enable => display5.IN0
enable => display6.IN0
enable => display6.IN0
enable => display6.IN0
SwitchSel => display1.IN1
SwitchSel => display2.IN1
SwitchSel => display3.IN1
SwitchSel => display4.IN1
SwitchSel => display5.IN1
SwitchSel => display6.IN1
SwitchSel2 => display1.IN1
SwitchSel2 => display2.IN1
SwitchSel2 => display3.IN1
SwitchSel2 => display4.IN1
SwitchSel2 => display5.IN1
SwitchSel2 => display6.IN1
SwitchSel2 => display1.IN1
SwitchSel2 => display2.IN1
SwitchSel2 => display3.IN1
SwitchSel2 => display4.IN1
SwitchSel2 => display5.IN1
SwitchSel2 => display6.IN1
PCregister[0] => display4[0].DATAB
PCregister[1] => display4[1].DATAB
PCregister[2] => display4[2].DATAB
PCregister[3] => display4[3].DATAB
PCregister[4] => display3[0].DATAB
PCregister[5] => display3[1].DATAB
PCregister[6] => display3[2].DATAB
PCregister[7] => display3[3].DATAB
PCregister[8] => display2[0].DATAB
PCregister[9] => display2[1].DATAB
PCregister[10] => display2[2].DATAB
PCregister[11] => display2[3].DATAB
PCregister[12] => display1[0].DATAB
PCregister[13] => display1[1].DATAB
PCregister[14] => display1[2].DATAB
PCregister[15] => display1[3].DATAB
Instruction[0] => display6.DATAB
Instruction[1] => display6.DATAB
Instruction[2] => display6.DATAB
Instruction[3] => display6.DATAB
Instruction[4] => display5.DATAB
Instruction[5] => display5.DATAB
Instruction[6] => display5.DATAB
Instruction[7] => display5.DATAB
Instruction[8] => display4.DATAB
Instruction[8] => display6.DATAB
Instruction[9] => display4.DATAB
Instruction[9] => display6.DATAB
Instruction[10] => display4.DATAB
Instruction[10] => display6.DATAB
Instruction[11] => display4.DATAB
Instruction[11] => display6.DATAB
Instruction[12] => display3.DATAB
Instruction[12] => display5.DATAB
Instruction[13] => display3.DATAB
Instruction[13] => display5.DATAB
Instruction[14] => display3.DATAB
Instruction[14] => display5.DATAB
Instruction[15] => display3.DATAB
Instruction[15] => display5.DATAB
Instruction[16] => display2.DATAB
Instruction[16] => display4.DATAB
Instruction[17] => display2.DATAB
Instruction[17] => display4.DATAB
Instruction[18] => display2.DATAB
Instruction[18] => display4.DATAB
Instruction[19] => display2.DATAB
Instruction[19] => display4.DATAB
Instruction[20] => display1.DATAB
Instruction[20] => display3.DATAB
Instruction[21] => display1.DATAB
Instruction[21] => display3.DATAB
Instruction[22] => display1.DATAB
Instruction[22] => display3.DATAB
Instruction[23] => display1.DATAB
Instruction[23] => display3.DATAB
Instruction[24] => display2.DATAB
Instruction[25] => display2.DATAB
Instruction[26] => display2.DATAB
Instruction[27] => display2.DATAB
Instruction[28] => display1.DATAB
Instruction[29] => display1.DATAB
Instruction[30] => display1.DATAB
Instruction[31] => display1.DATAB
TOPdisplay2[0] <= SegmentDecoder:decoder2.decodeOut[0]
TOPdisplay2[1] <= SegmentDecoder:decoder2.decodeOut[1]
TOPdisplay2[2] <= SegmentDecoder:decoder2.decodeOut[2]
TOPdisplay2[3] <= SegmentDecoder:decoder2.decodeOut[3]
TOPdisplay2[4] <= SegmentDecoder:decoder2.decodeOut[4]
TOPdisplay2[5] <= SegmentDecoder:decoder2.decodeOut[5]
TOPdisplay2[6] <= SegmentDecoder:decoder2.decodeOut[6]
TOPdisplay2[7] <= SegmentDecoder:decoder2.decodeOut[7]
TOPdisplay2[8] <= SegmentDecoder:decoder1.decodeOut[0]
TOPdisplay2[9] <= SegmentDecoder:decoder1.decodeOut[1]
TOPdisplay2[10] <= SegmentDecoder:decoder1.decodeOut[2]
TOPdisplay2[11] <= SegmentDecoder:decoder1.decodeOut[3]
TOPdisplay2[12] <= SegmentDecoder:decoder1.decodeOut[4]
TOPdisplay2[13] <= SegmentDecoder:decoder1.decodeOut[5]
TOPdisplay2[14] <= SegmentDecoder:decoder1.decodeOut[6]
TOPdisplay2[15] <= SegmentDecoder:decoder1.decodeOut[7]
TOPdisplay2[16] <= <VCC>
TOPdisplay2[17] <= <VCC>
TOPdisplay2[18] <= <VCC>
TOPdisplay2[19] <= <VCC>
TOPdisplay2[20] <= <VCC>
TOPdisplay2[21] <= <VCC>
TOPdisplay2[22] <= <VCC>
TOPdisplay2[23] <= <VCC>
TOPdisplay2[24] <= <VCC>
TOPdisplay2[25] <= <VCC>
TOPdisplay2[26] <= <VCC>
TOPdisplay2[27] <= <VCC>
TOPdisplay2[28] <= <VCC>
TOPdisplay2[29] <= <VCC>
TOPdisplay2[30] <= <VCC>
TOPdisplay2[31] <= <VCC>
TOPdisplay1[0] <= SegmentDecoder:decoder6.decodeOut[0]
TOPdisplay1[1] <= SegmentDecoder:decoder6.decodeOut[1]
TOPdisplay1[2] <= SegmentDecoder:decoder6.decodeOut[2]
TOPdisplay1[3] <= SegmentDecoder:decoder6.decodeOut[3]
TOPdisplay1[4] <= SegmentDecoder:decoder6.decodeOut[4]
TOPdisplay1[5] <= SegmentDecoder:decoder6.decodeOut[5]
TOPdisplay1[6] <= SegmentDecoder:decoder6.decodeOut[6]
TOPdisplay1[7] <= SegmentDecoder:decoder6.decodeOut[7]
TOPdisplay1[8] <= SegmentDecoder:decoder5.decodeOut[0]
TOPdisplay1[9] <= SegmentDecoder:decoder5.decodeOut[1]
TOPdisplay1[10] <= SegmentDecoder:decoder5.decodeOut[2]
TOPdisplay1[11] <= SegmentDecoder:decoder5.decodeOut[3]
TOPdisplay1[12] <= SegmentDecoder:decoder5.decodeOut[4]
TOPdisplay1[13] <= SegmentDecoder:decoder5.decodeOut[5]
TOPdisplay1[14] <= SegmentDecoder:decoder5.decodeOut[6]
TOPdisplay1[15] <= SegmentDecoder:decoder5.decodeOut[7]
TOPdisplay1[16] <= SegmentDecoder:decoder4.decodeOut[0]
TOPdisplay1[17] <= SegmentDecoder:decoder4.decodeOut[1]
TOPdisplay1[18] <= SegmentDecoder:decoder4.decodeOut[2]
TOPdisplay1[19] <= SegmentDecoder:decoder4.decodeOut[3]
TOPdisplay1[20] <= SegmentDecoder:decoder4.decodeOut[4]
TOPdisplay1[21] <= SegmentDecoder:decoder4.decodeOut[5]
TOPdisplay1[22] <= SegmentDecoder:decoder4.decodeOut[6]
TOPdisplay1[23] <= SegmentDecoder:decoder4.decodeOut[7]
TOPdisplay1[24] <= SegmentDecoder:decoder3.decodeOut[0]
TOPdisplay1[25] <= SegmentDecoder:decoder3.decodeOut[1]
TOPdisplay1[26] <= SegmentDecoder:decoder3.decodeOut[2]
TOPdisplay1[27] <= SegmentDecoder:decoder3.decodeOut[3]
TOPdisplay1[28] <= SegmentDecoder:decoder3.decodeOut[4]
TOPdisplay1[29] <= SegmentDecoder:decoder3.decodeOut[5]
TOPdisplay1[30] <= SegmentDecoder:decoder3.decodeOut[6]
TOPdisplay1[31] <= SegmentDecoder:decoder3.decodeOut[7]
TOPleds[0] <= <VCC>
TOPleds[1] <= <VCC>
TOPleds[2] <= <VCC>
TOPleds[3] <= <VCC>
TOPleds[4] <= <VCC>
TOPleds[5] <= <VCC>
TOPleds[6] <= <VCC>
TOPleds[7] <= <VCC>
TOPleds[8] <= <VCC>
TOPleds[9] <= <VCC>
TOPleds[10] <= <VCC>
TOPleds[11] <= <VCC>
TOPleds[12] <= <VCC>
TOPleds[13] <= <VCC>
TOPleds[14] <= <VCC>
TOPleds[15] <= <VCC>
TOPleds[16] <= <VCC>
TOPleds[17] <= <VCC>
TOPleds[18] <= <VCC>
TOPleds[19] <= <VCC>
TOPleds[20] <= <VCC>
TOPleds[21] <= <VCC>
TOPleds[22] <= <VCC>
TOPleds[23] <= <VCC>
TOPleds[24] <= <VCC>
TOPleds[25] <= <VCC>
TOPleds[26] <= <VCC>
TOPleds[27] <= <VCC>
TOPleds[28] <= <VCC>
TOPleds[29] <= <VCC>
TOPleds[30] <= <VCC>
TOPleds[31] <= <VCC>


|Top|debuger:debug|SegmentDecoder:decoder1
Sin7seg[0] => Equal0.IN0
Sin7seg[0] => Equal1.IN3
Sin7seg[0] => Equal2.IN1
Sin7seg[0] => Equal3.IN3
Sin7seg[0] => Equal4.IN1
Sin7seg[0] => Equal5.IN3
Sin7seg[0] => Equal6.IN2
Sin7seg[0] => Equal7.IN3
Sin7seg[0] => Equal8.IN1
Sin7seg[0] => Equal9.IN3
Sin7seg[0] => Equal10.IN2
Sin7seg[0] => Equal11.IN3
Sin7seg[0] => Equal12.IN2
Sin7seg[0] => Equal13.IN3
Sin7seg[0] => Equal14.IN3
Sin7seg[1] => Equal0.IN3
Sin7seg[1] => Equal1.IN0
Sin7seg[1] => Equal2.IN0
Sin7seg[1] => Equal3.IN2
Sin7seg[1] => Equal4.IN3
Sin7seg[1] => Equal5.IN1
Sin7seg[1] => Equal6.IN1
Sin7seg[1] => Equal7.IN2
Sin7seg[1] => Equal8.IN3
Sin7seg[1] => Equal9.IN1
Sin7seg[1] => Equal10.IN1
Sin7seg[1] => Equal11.IN2
Sin7seg[1] => Equal12.IN3
Sin7seg[1] => Equal13.IN2
Sin7seg[1] => Equal14.IN2
Sin7seg[2] => Equal0.IN2
Sin7seg[2] => Equal1.IN2
Sin7seg[2] => Equal2.IN3
Sin7seg[2] => Equal3.IN0
Sin7seg[2] => Equal4.IN0
Sin7seg[2] => Equal5.IN0
Sin7seg[2] => Equal6.IN0
Sin7seg[2] => Equal7.IN1
Sin7seg[2] => Equal8.IN2
Sin7seg[2] => Equal9.IN2
Sin7seg[2] => Equal10.IN3
Sin7seg[2] => Equal11.IN1
Sin7seg[2] => Equal12.IN1
Sin7seg[2] => Equal13.IN1
Sin7seg[2] => Equal14.IN1
Sin7seg[3] => Equal0.IN1
Sin7seg[3] => Equal1.IN1
Sin7seg[3] => Equal2.IN2
Sin7seg[3] => Equal3.IN1
Sin7seg[3] => Equal4.IN2
Sin7seg[3] => Equal5.IN2
Sin7seg[3] => Equal6.IN3
Sin7seg[3] => Equal7.IN0
Sin7seg[3] => Equal8.IN0
Sin7seg[3] => Equal9.IN0
Sin7seg[3] => Equal10.IN0
Sin7seg[3] => Equal11.IN0
Sin7seg[3] => Equal12.IN0
Sin7seg[3] => Equal13.IN0
Sin7seg[3] => Equal14.IN0
decodeOut[0] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[1] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[2] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[3] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[4] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[5] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[6] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[7] <= <VCC>


|Top|debuger:debug|SegmentDecoder:decoder2
Sin7seg[0] => Equal0.IN0
Sin7seg[0] => Equal1.IN3
Sin7seg[0] => Equal2.IN1
Sin7seg[0] => Equal3.IN3
Sin7seg[0] => Equal4.IN1
Sin7seg[0] => Equal5.IN3
Sin7seg[0] => Equal6.IN2
Sin7seg[0] => Equal7.IN3
Sin7seg[0] => Equal8.IN1
Sin7seg[0] => Equal9.IN3
Sin7seg[0] => Equal10.IN2
Sin7seg[0] => Equal11.IN3
Sin7seg[0] => Equal12.IN2
Sin7seg[0] => Equal13.IN3
Sin7seg[0] => Equal14.IN3
Sin7seg[1] => Equal0.IN3
Sin7seg[1] => Equal1.IN0
Sin7seg[1] => Equal2.IN0
Sin7seg[1] => Equal3.IN2
Sin7seg[1] => Equal4.IN3
Sin7seg[1] => Equal5.IN1
Sin7seg[1] => Equal6.IN1
Sin7seg[1] => Equal7.IN2
Sin7seg[1] => Equal8.IN3
Sin7seg[1] => Equal9.IN1
Sin7seg[1] => Equal10.IN1
Sin7seg[1] => Equal11.IN2
Sin7seg[1] => Equal12.IN3
Sin7seg[1] => Equal13.IN2
Sin7seg[1] => Equal14.IN2
Sin7seg[2] => Equal0.IN2
Sin7seg[2] => Equal1.IN2
Sin7seg[2] => Equal2.IN3
Sin7seg[2] => Equal3.IN0
Sin7seg[2] => Equal4.IN0
Sin7seg[2] => Equal5.IN0
Sin7seg[2] => Equal6.IN0
Sin7seg[2] => Equal7.IN1
Sin7seg[2] => Equal8.IN2
Sin7seg[2] => Equal9.IN2
Sin7seg[2] => Equal10.IN3
Sin7seg[2] => Equal11.IN1
Sin7seg[2] => Equal12.IN1
Sin7seg[2] => Equal13.IN1
Sin7seg[2] => Equal14.IN1
Sin7seg[3] => Equal0.IN1
Sin7seg[3] => Equal1.IN1
Sin7seg[3] => Equal2.IN2
Sin7seg[3] => Equal3.IN1
Sin7seg[3] => Equal4.IN2
Sin7seg[3] => Equal5.IN2
Sin7seg[3] => Equal6.IN3
Sin7seg[3] => Equal7.IN0
Sin7seg[3] => Equal8.IN0
Sin7seg[3] => Equal9.IN0
Sin7seg[3] => Equal10.IN0
Sin7seg[3] => Equal11.IN0
Sin7seg[3] => Equal12.IN0
Sin7seg[3] => Equal13.IN0
Sin7seg[3] => Equal14.IN0
decodeOut[0] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[1] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[2] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[3] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[4] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[5] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[6] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[7] <= <VCC>


|Top|debuger:debug|SegmentDecoder:decoder3
Sin7seg[0] => Equal0.IN0
Sin7seg[0] => Equal1.IN3
Sin7seg[0] => Equal2.IN1
Sin7seg[0] => Equal3.IN3
Sin7seg[0] => Equal4.IN1
Sin7seg[0] => Equal5.IN3
Sin7seg[0] => Equal6.IN2
Sin7seg[0] => Equal7.IN3
Sin7seg[0] => Equal8.IN1
Sin7seg[0] => Equal9.IN3
Sin7seg[0] => Equal10.IN2
Sin7seg[0] => Equal11.IN3
Sin7seg[0] => Equal12.IN2
Sin7seg[0] => Equal13.IN3
Sin7seg[0] => Equal14.IN3
Sin7seg[1] => Equal0.IN3
Sin7seg[1] => Equal1.IN0
Sin7seg[1] => Equal2.IN0
Sin7seg[1] => Equal3.IN2
Sin7seg[1] => Equal4.IN3
Sin7seg[1] => Equal5.IN1
Sin7seg[1] => Equal6.IN1
Sin7seg[1] => Equal7.IN2
Sin7seg[1] => Equal8.IN3
Sin7seg[1] => Equal9.IN1
Sin7seg[1] => Equal10.IN1
Sin7seg[1] => Equal11.IN2
Sin7seg[1] => Equal12.IN3
Sin7seg[1] => Equal13.IN2
Sin7seg[1] => Equal14.IN2
Sin7seg[2] => Equal0.IN2
Sin7seg[2] => Equal1.IN2
Sin7seg[2] => Equal2.IN3
Sin7seg[2] => Equal3.IN0
Sin7seg[2] => Equal4.IN0
Sin7seg[2] => Equal5.IN0
Sin7seg[2] => Equal6.IN0
Sin7seg[2] => Equal7.IN1
Sin7seg[2] => Equal8.IN2
Sin7seg[2] => Equal9.IN2
Sin7seg[2] => Equal10.IN3
Sin7seg[2] => Equal11.IN1
Sin7seg[2] => Equal12.IN1
Sin7seg[2] => Equal13.IN1
Sin7seg[2] => Equal14.IN1
Sin7seg[3] => Equal0.IN1
Sin7seg[3] => Equal1.IN1
Sin7seg[3] => Equal2.IN2
Sin7seg[3] => Equal3.IN1
Sin7seg[3] => Equal4.IN2
Sin7seg[3] => Equal5.IN2
Sin7seg[3] => Equal6.IN3
Sin7seg[3] => Equal7.IN0
Sin7seg[3] => Equal8.IN0
Sin7seg[3] => Equal9.IN0
Sin7seg[3] => Equal10.IN0
Sin7seg[3] => Equal11.IN0
Sin7seg[3] => Equal12.IN0
Sin7seg[3] => Equal13.IN0
Sin7seg[3] => Equal14.IN0
decodeOut[0] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[1] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[2] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[3] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[4] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[5] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[6] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[7] <= <VCC>


|Top|debuger:debug|SegmentDecoder:decoder4
Sin7seg[0] => Equal0.IN0
Sin7seg[0] => Equal1.IN3
Sin7seg[0] => Equal2.IN1
Sin7seg[0] => Equal3.IN3
Sin7seg[0] => Equal4.IN1
Sin7seg[0] => Equal5.IN3
Sin7seg[0] => Equal6.IN2
Sin7seg[0] => Equal7.IN3
Sin7seg[0] => Equal8.IN1
Sin7seg[0] => Equal9.IN3
Sin7seg[0] => Equal10.IN2
Sin7seg[0] => Equal11.IN3
Sin7seg[0] => Equal12.IN2
Sin7seg[0] => Equal13.IN3
Sin7seg[0] => Equal14.IN3
Sin7seg[1] => Equal0.IN3
Sin7seg[1] => Equal1.IN0
Sin7seg[1] => Equal2.IN0
Sin7seg[1] => Equal3.IN2
Sin7seg[1] => Equal4.IN3
Sin7seg[1] => Equal5.IN1
Sin7seg[1] => Equal6.IN1
Sin7seg[1] => Equal7.IN2
Sin7seg[1] => Equal8.IN3
Sin7seg[1] => Equal9.IN1
Sin7seg[1] => Equal10.IN1
Sin7seg[1] => Equal11.IN2
Sin7seg[1] => Equal12.IN3
Sin7seg[1] => Equal13.IN2
Sin7seg[1] => Equal14.IN2
Sin7seg[2] => Equal0.IN2
Sin7seg[2] => Equal1.IN2
Sin7seg[2] => Equal2.IN3
Sin7seg[2] => Equal3.IN0
Sin7seg[2] => Equal4.IN0
Sin7seg[2] => Equal5.IN0
Sin7seg[2] => Equal6.IN0
Sin7seg[2] => Equal7.IN1
Sin7seg[2] => Equal8.IN2
Sin7seg[2] => Equal9.IN2
Sin7seg[2] => Equal10.IN3
Sin7seg[2] => Equal11.IN1
Sin7seg[2] => Equal12.IN1
Sin7seg[2] => Equal13.IN1
Sin7seg[2] => Equal14.IN1
Sin7seg[3] => Equal0.IN1
Sin7seg[3] => Equal1.IN1
Sin7seg[3] => Equal2.IN2
Sin7seg[3] => Equal3.IN1
Sin7seg[3] => Equal4.IN2
Sin7seg[3] => Equal5.IN2
Sin7seg[3] => Equal6.IN3
Sin7seg[3] => Equal7.IN0
Sin7seg[3] => Equal8.IN0
Sin7seg[3] => Equal9.IN0
Sin7seg[3] => Equal10.IN0
Sin7seg[3] => Equal11.IN0
Sin7seg[3] => Equal12.IN0
Sin7seg[3] => Equal13.IN0
Sin7seg[3] => Equal14.IN0
decodeOut[0] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[1] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[2] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[3] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[4] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[5] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[6] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[7] <= <VCC>


|Top|debuger:debug|SegmentDecoder:decoder5
Sin7seg[0] => Equal0.IN0
Sin7seg[0] => Equal1.IN3
Sin7seg[0] => Equal2.IN1
Sin7seg[0] => Equal3.IN3
Sin7seg[0] => Equal4.IN1
Sin7seg[0] => Equal5.IN3
Sin7seg[0] => Equal6.IN2
Sin7seg[0] => Equal7.IN3
Sin7seg[0] => Equal8.IN1
Sin7seg[0] => Equal9.IN3
Sin7seg[0] => Equal10.IN2
Sin7seg[0] => Equal11.IN3
Sin7seg[0] => Equal12.IN2
Sin7seg[0] => Equal13.IN3
Sin7seg[0] => Equal14.IN3
Sin7seg[1] => Equal0.IN3
Sin7seg[1] => Equal1.IN0
Sin7seg[1] => Equal2.IN0
Sin7seg[1] => Equal3.IN2
Sin7seg[1] => Equal4.IN3
Sin7seg[1] => Equal5.IN1
Sin7seg[1] => Equal6.IN1
Sin7seg[1] => Equal7.IN2
Sin7seg[1] => Equal8.IN3
Sin7seg[1] => Equal9.IN1
Sin7seg[1] => Equal10.IN1
Sin7seg[1] => Equal11.IN2
Sin7seg[1] => Equal12.IN3
Sin7seg[1] => Equal13.IN2
Sin7seg[1] => Equal14.IN2
Sin7seg[2] => Equal0.IN2
Sin7seg[2] => Equal1.IN2
Sin7seg[2] => Equal2.IN3
Sin7seg[2] => Equal3.IN0
Sin7seg[2] => Equal4.IN0
Sin7seg[2] => Equal5.IN0
Sin7seg[2] => Equal6.IN0
Sin7seg[2] => Equal7.IN1
Sin7seg[2] => Equal8.IN2
Sin7seg[2] => Equal9.IN2
Sin7seg[2] => Equal10.IN3
Sin7seg[2] => Equal11.IN1
Sin7seg[2] => Equal12.IN1
Sin7seg[2] => Equal13.IN1
Sin7seg[2] => Equal14.IN1
Sin7seg[3] => Equal0.IN1
Sin7seg[3] => Equal1.IN1
Sin7seg[3] => Equal2.IN2
Sin7seg[3] => Equal3.IN1
Sin7seg[3] => Equal4.IN2
Sin7seg[3] => Equal5.IN2
Sin7seg[3] => Equal6.IN3
Sin7seg[3] => Equal7.IN0
Sin7seg[3] => Equal8.IN0
Sin7seg[3] => Equal9.IN0
Sin7seg[3] => Equal10.IN0
Sin7seg[3] => Equal11.IN0
Sin7seg[3] => Equal12.IN0
Sin7seg[3] => Equal13.IN0
Sin7seg[3] => Equal14.IN0
decodeOut[0] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[1] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[2] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[3] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[4] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[5] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[6] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[7] <= <VCC>


|Top|debuger:debug|SegmentDecoder:decoder6
Sin7seg[0] => Equal0.IN0
Sin7seg[0] => Equal1.IN3
Sin7seg[0] => Equal2.IN1
Sin7seg[0] => Equal3.IN3
Sin7seg[0] => Equal4.IN1
Sin7seg[0] => Equal5.IN3
Sin7seg[0] => Equal6.IN2
Sin7seg[0] => Equal7.IN3
Sin7seg[0] => Equal8.IN1
Sin7seg[0] => Equal9.IN3
Sin7seg[0] => Equal10.IN2
Sin7seg[0] => Equal11.IN3
Sin7seg[0] => Equal12.IN2
Sin7seg[0] => Equal13.IN3
Sin7seg[0] => Equal14.IN3
Sin7seg[1] => Equal0.IN3
Sin7seg[1] => Equal1.IN0
Sin7seg[1] => Equal2.IN0
Sin7seg[1] => Equal3.IN2
Sin7seg[1] => Equal4.IN3
Sin7seg[1] => Equal5.IN1
Sin7seg[1] => Equal6.IN1
Sin7seg[1] => Equal7.IN2
Sin7seg[1] => Equal8.IN3
Sin7seg[1] => Equal9.IN1
Sin7seg[1] => Equal10.IN1
Sin7seg[1] => Equal11.IN2
Sin7seg[1] => Equal12.IN3
Sin7seg[1] => Equal13.IN2
Sin7seg[1] => Equal14.IN2
Sin7seg[2] => Equal0.IN2
Sin7seg[2] => Equal1.IN2
Sin7seg[2] => Equal2.IN3
Sin7seg[2] => Equal3.IN0
Sin7seg[2] => Equal4.IN0
Sin7seg[2] => Equal5.IN0
Sin7seg[2] => Equal6.IN0
Sin7seg[2] => Equal7.IN1
Sin7seg[2] => Equal8.IN2
Sin7seg[2] => Equal9.IN2
Sin7seg[2] => Equal10.IN3
Sin7seg[2] => Equal11.IN1
Sin7seg[2] => Equal12.IN1
Sin7seg[2] => Equal13.IN1
Sin7seg[2] => Equal14.IN1
Sin7seg[3] => Equal0.IN1
Sin7seg[3] => Equal1.IN1
Sin7seg[3] => Equal2.IN2
Sin7seg[3] => Equal3.IN1
Sin7seg[3] => Equal4.IN2
Sin7seg[3] => Equal5.IN2
Sin7seg[3] => Equal6.IN3
Sin7seg[3] => Equal7.IN0
Sin7seg[3] => Equal8.IN0
Sin7seg[3] => Equal9.IN0
Sin7seg[3] => Equal10.IN0
Sin7seg[3] => Equal11.IN0
Sin7seg[3] => Equal12.IN0
Sin7seg[3] => Equal13.IN0
Sin7seg[3] => Equal14.IN0
decodeOut[0] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[1] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[2] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[3] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[4] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[5] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[6] <= decodeOut.DB_MAX_OUTPUT_PORT_TYPE
decodeOut[7] <= <VCC>


|Top|Processor:instPROC
Hold => ProgramCounter:instPC.PChold
Hold => RegisterFile:instRF.hold
Hold => RegaddrLoad[4].ENA
Hold => RegaddrLoad[3].ENA
Hold => RegaddrLoad[2].ENA
Hold => RegaddrLoad[1].ENA
Hold => RegaddrLoad[0].ENA
Hold => WriteReg.ENA
Hold => funct3Load[2].ENA
Hold => funct3Load[1].ENA
Hold => funct3Load[0].ENA
PROCclock => ProgramCounter:instPC.PCclock
PROCclock => funct3Load[0].CLK
PROCclock => funct3Load[1].CLK
PROCclock => funct3Load[2].CLK
PROCclock => WriteReg.CLK
PROCclock => RegaddrLoad[0].CLK
PROCclock => RegaddrLoad[1].CLK
PROCclock => RegaddrLoad[2].CLK
PROCclock => RegaddrLoad[3].CLK
PROCclock => RegaddrLoad[4].CLK
PROCclock => RegisterFile:instRF.RFclock
PROCreset => Muxinstruction[31].OUTPUTSELECT
PROCreset => Muxinstruction[30].OUTPUTSELECT
PROCreset => Muxinstruction[29].OUTPUTSELECT
PROCreset => Muxinstruction[28].OUTPUTSELECT
PROCreset => Muxinstruction[27].OUTPUTSELECT
PROCreset => Muxinstruction[26].OUTPUTSELECT
PROCreset => Muxinstruction[25].OUTPUTSELECT
PROCreset => Muxinstruction[24].OUTPUTSELECT
PROCreset => Muxinstruction[23].OUTPUTSELECT
PROCreset => Muxinstruction[22].OUTPUTSELECT
PROCreset => Muxinstruction[21].OUTPUTSELECT
PROCreset => Muxinstruction[20].OUTPUTSELECT
PROCreset => Muxinstruction[19].OUTPUTSELECT
PROCreset => Muxinstruction[18].OUTPUTSELECT
PROCreset => Muxinstruction[17].OUTPUTSELECT
PROCreset => Muxinstruction[16].OUTPUTSELECT
PROCreset => Muxinstruction[15].OUTPUTSELECT
PROCreset => Muxinstruction[14].OUTPUTSELECT
PROCreset => Muxinstruction[13].OUTPUTSELECT
PROCreset => Muxinstruction[12].OUTPUTSELECT
PROCreset => Muxinstruction[11].OUTPUTSELECT
PROCreset => Muxinstruction[10].OUTPUTSELECT
PROCreset => Muxinstruction[9].OUTPUTSELECT
PROCreset => Muxinstruction[8].OUTPUTSELECT
PROCreset => Muxinstruction[7].OUTPUTSELECT
PROCreset => Muxinstruction[6].OUTPUTSELECT
PROCreset => Muxinstruction[5].OUTPUTSELECT
PROCreset => Muxinstruction[4].OUTPUTSELECT
PROCreset => Muxinstruction[3].OUTPUTSELECT
PROCreset => Muxinstruction[2].OUTPUTSELECT
PROCreset => Muxinstruction[1].OUTPUTSELECT
PROCreset => Muxinstruction[0].OUTPUTSELECT
PROCreset => ProgramCounter:instPC.PCreset
PROCreset => funct3Load[0].ACLR
PROCreset => funct3Load[1].ACLR
PROCreset => funct3Load[2].ACLR
PROCreset => WriteReg.ACLR
PROCreset => RegaddrLoad[0].ACLR
PROCreset => RegaddrLoad[1].ACLR
PROCreset => RegaddrLoad[2].ACLR
PROCreset => RegaddrLoad[3].ACLR
PROCreset => RegaddrLoad[4].ACLR
PROCreset => RegisterFile:instRF.RFreset
PROCinstruction[0] => Muxinstruction[0].DATAA
PROCinstruction[1] => Muxinstruction[1].DATAA
PROCinstruction[2] => Muxinstruction[2].DATAA
PROCinstruction[3] => Muxinstruction[3].DATAA
PROCinstruction[4] => Muxinstruction[4].DATAA
PROCinstruction[5] => Muxinstruction[5].DATAA
PROCinstruction[6] => Muxinstruction[6].DATAA
PROCinstruction[7] => Muxinstruction[7].DATAA
PROCinstruction[8] => Muxinstruction[8].DATAA
PROCinstruction[9] => Muxinstruction[9].DATAA
PROCinstruction[10] => Muxinstruction[10].DATAA
PROCinstruction[11] => Muxinstruction[11].DATAA
PROCinstruction[12] => Muxinstruction[12].DATAA
PROCinstruction[13] => Muxinstruction[13].DATAA
PROCinstruction[14] => Muxinstruction[14].DATAA
PROCinstruction[15] => Muxinstruction[15].DATAA
PROCinstruction[16] => Muxinstruction[16].DATAA
PROCinstruction[17] => Muxinstruction[17].DATAA
PROCinstruction[18] => Muxinstruction[18].DATAA
PROCinstruction[19] => Muxinstruction[19].DATAA
PROCinstruction[20] => Muxinstruction[20].DATAA
PROCinstruction[21] => Muxinstruction[21].DATAA
PROCinstruction[22] => Muxinstruction[22].DATAA
PROCinstruction[23] => Muxinstruction[23].DATAA
PROCinstruction[24] => Muxinstruction[24].DATAA
PROCinstruction[25] => Muxinstruction[25].DATAA
PROCinstruction[26] => Muxinstruction[26].DATAA
PROCinstruction[27] => Muxinstruction[27].DATAA
PROCinstruction[28] => Muxinstruction[28].DATAA
PROCinstruction[29] => Muxinstruction[29].DATAA
PROCinstruction[30] => Muxinstruction[30].DATAA
PROCinstruction[31] => Muxinstruction[31].DATAA
PROCoutputDM[0] => SIGinputRF[0].DATAB
PROCoutputDM[1] => SIGinputRF[1].DATAB
PROCoutputDM[2] => SIGinputRF[2].DATAB
PROCoutputDM[3] => SIGinputRF[3].DATAB
PROCoutputDM[4] => SIGinputRF[4].DATAB
PROCoutputDM[5] => SIGinputRF[5].DATAB
PROCoutputDM[6] => SIGinputRF[6].DATAB
PROCoutputDM[7] => SIGinputRF[7].DATAB
PROCoutputDM[8] => SIGinputRF[8].DATAB
PROCoutputDM[9] => SIGinputRF[9].DATAB
PROCoutputDM[10] => SIGinputRF[10].DATAB
PROCoutputDM[11] => SIGinputRF[11].DATAB
PROCoutputDM[12] => SIGinputRF[12].DATAB
PROCoutputDM[13] => SIGinputRF[13].DATAB
PROCoutputDM[14] => SIGinputRF[14].DATAB
PROCoutputDM[15] => SIGinputRF[15].DATAB
PROCoutputDM[16] => SIGinputRF[16].DATAB
PROCoutputDM[17] => SIGinputRF[17].DATAB
PROCoutputDM[18] => SIGinputRF[18].DATAB
PROCoutputDM[19] => SIGinputRF[19].DATAB
PROCoutputDM[20] => SIGinputRF[20].DATAB
PROCoutputDM[21] => SIGinputRF[21].DATAB
PROCoutputDM[22] => SIGinputRF[22].DATAB
PROCoutputDM[23] => SIGinputRF[23].DATAB
PROCoutputDM[24] => SIGinputRF[24].DATAB
PROCoutputDM[25] => SIGinputRF[25].DATAB
PROCoutputDM[26] => SIGinputRF[26].DATAB
PROCoutputDM[27] => SIGinputRF[27].DATAB
PROCoutputDM[28] => SIGinputRF[28].DATAB
PROCoutputDM[29] => SIGinputRF[29].DATAB
PROCoutputDM[30] => SIGinputRF[30].DATAB
PROCoutputDM[31] => SIGinputRF[31].DATAB
PROCprogcounter[0] <= ProgramCounter:instPC.PCnext[0]
PROCprogcounter[1] <= ProgramCounter:instPC.PCnext[1]
PROCprogcounter[2] <= ProgramCounter:instPC.PCnext[2]
PROCprogcounter[3] <= ProgramCounter:instPC.PCnext[3]
PROCprogcounter[4] <= ProgramCounter:instPC.PCnext[4]
PROCprogcounter[5] <= ProgramCounter:instPC.PCnext[5]
PROCprogcounter[6] <= ProgramCounter:instPC.PCnext[6]
PROCprogcounter[7] <= ProgramCounter:instPC.PCnext[7]
PROCprogcounter[8] <= ProgramCounter:instPC.PCnext[8]
PROCprogcounter[9] <= ProgramCounter:instPC.PCnext[9]
PROCprogcounter[10] <= ProgramCounter:instPC.PCnext[10]
PROCprogcounter[11] <= ProgramCounter:instPC.PCnext[11]
PROCprogcounter[12] <= ProgramCounter:instPC.PCnext[12]
PROCprogcounter[13] <= ProgramCounter:instPC.PCnext[13]
PROCprogcounter[14] <= ProgramCounter:instPC.PCnext[14]
PROCprogcounter[15] <= ProgramCounter:instPC.PCnext[15]
PROCprogcounter[16] <= ProgramCounter:instPC.PCnext[16]
PROCprogcounter[17] <= ProgramCounter:instPC.PCnext[17]
PROCprogcounter[18] <= ProgramCounter:instPC.PCnext[18]
PROCprogcounter[19] <= ProgramCounter:instPC.PCnext[19]
PROCprogcounter[20] <= ProgramCounter:instPC.PCnext[20]
PROCprogcounter[21] <= ProgramCounter:instPC.PCnext[21]
PROCprogcounter[22] <= ProgramCounter:instPC.PCnext[22]
PROCprogcounter[23] <= ProgramCounter:instPC.PCnext[23]
PROCprogcounter[24] <= ProgramCounter:instPC.PCnext[24]
PROCprogcounter[25] <= ProgramCounter:instPC.PCnext[25]
PROCprogcounter[26] <= ProgramCounter:instPC.PCnext[26]
PROCprogcounter[27] <= ProgramCounter:instPC.PCnext[27]
PROCprogcounter[28] <= ProgramCounter:instPC.PCnext[28]
PROCprogcounter[29] <= ProgramCounter:instPC.PCnext[29]
PROCprogcounter[30] <= ProgramCounter:instPC.PCnext[30]
PROCprogcounter[31] <= ProgramCounter:instPC.PCnext[31]
PROCstore <= InstructionDecoder:instID.IDstore
PROCload <= InstructionDecoder:instID.IDload
PROCfunct3[0] <= function3.DB_MAX_OUTPUT_PORT_TYPE
PROCfunct3[1] <= function3.DB_MAX_OUTPUT_PORT_TYPE
PROCfunct3[2] <= function3.DB_MAX_OUTPUT_PORT_TYPE
PROCaddrDM[0] <= Alu:instALU.ALUout[0]
PROCaddrDM[1] <= Alu:instALU.ALUout[1]
PROCaddrDM[2] <= Alu:instALU.ALUout[2]
PROCaddrDM[3] <= Alu:instALU.ALUout[3]
PROCaddrDM[4] <= Alu:instALU.ALUout[4]
PROCaddrDM[5] <= Alu:instALU.ALUout[5]
PROCaddrDM[6] <= Alu:instALU.ALUout[6]
PROCaddrDM[7] <= Alu:instALU.ALUout[7]
PROCaddrDM[8] <= Alu:instALU.ALUout[8]
PROCaddrDM[9] <= Alu:instALU.ALUout[9]
PROCaddrDM[10] <= Alu:instALU.ALUout[10]
PROCaddrDM[11] <= Alu:instALU.ALUout[11]
PROCaddrDM[12] <= Alu:instALU.ALUout[12]
PROCaddrDM[13] <= Alu:instALU.ALUout[13]
PROCaddrDM[14] <= Alu:instALU.ALUout[14]
PROCaddrDM[15] <= Alu:instALU.ALUout[15]
PROCaddrDM[16] <= Alu:instALU.ALUout[16]
PROCaddrDM[17] <= Alu:instALU.ALUout[17]
PROCaddrDM[18] <= Alu:instALU.ALUout[18]
PROCaddrDM[19] <= Alu:instALU.ALUout[19]
PROCaddrDM[20] <= Alu:instALU.ALUout[20]
PROCaddrDM[21] <= Alu:instALU.ALUout[21]
PROCaddrDM[22] <= Alu:instALU.ALUout[22]
PROCaddrDM[23] <= Alu:instALU.ALUout[23]
PROCaddrDM[24] <= Alu:instALU.ALUout[24]
PROCaddrDM[25] <= Alu:instALU.ALUout[25]
PROCaddrDM[26] <= Alu:instALU.ALUout[26]
PROCaddrDM[27] <= Alu:instALU.ALUout[27]
PROCaddrDM[28] <= Alu:instALU.ALUout[28]
PROCaddrDM[29] <= Alu:instALU.ALUout[29]
PROCaddrDM[30] <= Alu:instALU.ALUout[30]
PROCaddrDM[31] <= Alu:instALU.ALUout[31]
PROCinputDM[0] <= RegisterFile:instRF.RFout2[0]
PROCinputDM[1] <= RegisterFile:instRF.RFout2[1]
PROCinputDM[2] <= RegisterFile:instRF.RFout2[2]
PROCinputDM[3] <= RegisterFile:instRF.RFout2[3]
PROCinputDM[4] <= RegisterFile:instRF.RFout2[4]
PROCinputDM[5] <= RegisterFile:instRF.RFout2[5]
PROCinputDM[6] <= RegisterFile:instRF.RFout2[6]
PROCinputDM[7] <= RegisterFile:instRF.RFout2[7]
PROCinputDM[8] <= RegisterFile:instRF.RFout2[8]
PROCinputDM[9] <= RegisterFile:instRF.RFout2[9]
PROCinputDM[10] <= RegisterFile:instRF.RFout2[10]
PROCinputDM[11] <= RegisterFile:instRF.RFout2[11]
PROCinputDM[12] <= RegisterFile:instRF.RFout2[12]
PROCinputDM[13] <= RegisterFile:instRF.RFout2[13]
PROCinputDM[14] <= RegisterFile:instRF.RFout2[14]
PROCinputDM[15] <= RegisterFile:instRF.RFout2[15]
PROCinputDM[16] <= RegisterFile:instRF.RFout2[16]
PROCinputDM[17] <= RegisterFile:instRF.RFout2[17]
PROCinputDM[18] <= RegisterFile:instRF.RFout2[18]
PROCinputDM[19] <= RegisterFile:instRF.RFout2[19]
PROCinputDM[20] <= RegisterFile:instRF.RFout2[20]
PROCinputDM[21] <= RegisterFile:instRF.RFout2[21]
PROCinputDM[22] <= RegisterFile:instRF.RFout2[22]
PROCinputDM[23] <= RegisterFile:instRF.RFout2[23]
PROCinputDM[24] <= RegisterFile:instRF.RFout2[24]
PROCinputDM[25] <= RegisterFile:instRF.RFout2[25]
PROCinputDM[26] <= RegisterFile:instRF.RFout2[26]
PROCinputDM[27] <= RegisterFile:instRF.RFout2[27]
PROCinputDM[28] <= RegisterFile:instRF.RFout2[28]
PROCinputDM[29] <= RegisterFile:instRF.RFout2[29]
PROCinputDM[30] <= RegisterFile:instRF.RFout2[30]
PROCinputDM[31] <= RegisterFile:instRF.RFout2[31]


|Top|Processor:instPROC|ProgramCounter:instPC
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPCnext.OUTPUTSELECT
PChold => SigPC[31].ENA
PChold => SigPC[30].ENA
PChold => SigPC[29].ENA
PChold => SigPC[28].ENA
PChold => SigPC[27].ENA
PChold => SigPC[26].ENA
PChold => SigPC[25].ENA
PChold => SigPC[24].ENA
PChold => SigPC[23].ENA
PChold => SigPC[22].ENA
PChold => SigPC[21].ENA
PChold => SigPC[20].ENA
PChold => SigPC[19].ENA
PChold => SigPC[18].ENA
PChold => SigPC[17].ENA
PChold => SigPC[16].ENA
PChold => SigPC[15].ENA
PChold => SigPC[14].ENA
PChold => SigPC[13].ENA
PChold => SigPC[12].ENA
PChold => SigPC[11].ENA
PChold => SigPC[10].ENA
PChold => SigPC[9].ENA
PChold => SigPC[8].ENA
PChold => SigPC[7].ENA
PChold => SigPC[6].ENA
PChold => SigPC[5].ENA
PChold => SigPC[4].ENA
PChold => SigPC[3].ENA
PChold => SigPC[2].ENA
PChold => SigPC[1].ENA
PChold => SigPC[0].ENA
PCclock => SigPC[0].CLK
PCclock => SigPC[1].CLK
PCclock => SigPC[2].CLK
PCclock => SigPC[3].CLK
PCclock => SigPC[4].CLK
PCclock => SigPC[5].CLK
PCclock => SigPC[6].CLK
PCclock => SigPC[7].CLK
PCclock => SigPC[8].CLK
PCclock => SigPC[9].CLK
PCclock => SigPC[10].CLK
PCclock => SigPC[11].CLK
PCclock => SigPC[12].CLK
PCclock => SigPC[13].CLK
PCclock => SigPC[14].CLK
PCclock => SigPC[15].CLK
PCclock => SigPC[16].CLK
PCclock => SigPC[17].CLK
PCclock => SigPC[18].CLK
PCclock => SigPC[19].CLK
PCclock => SigPC[20].CLK
PCclock => SigPC[21].CLK
PCclock => SigPC[22].CLK
PCclock => SigPC[23].CLK
PCclock => SigPC[24].CLK
PCclock => SigPC[25].CLK
PCclock => SigPC[26].CLK
PCclock => SigPC[27].CLK
PCclock => SigPC[28].CLK
PCclock => SigPC[29].CLK
PCclock => SigPC[30].CLK
PCclock => SigPC[31].CLK
PCreset => SigPC[0].ACLR
PCreset => SigPC[1].ACLR
PCreset => SigPC[2].ACLR
PCreset => SigPC[3].ACLR
PCreset => SigPC[4].ACLR
PCreset => SigPC[5].ACLR
PCreset => SigPC[6].ACLR
PCreset => SigPC[7].ACLR
PCreset => SigPC[8].ACLR
PCreset => SigPC[9].ACLR
PCreset => SigPC[10].ACLR
PCreset => SigPC[11].ACLR
PCreset => SigPC[12].ACLR
PCreset => SigPC[13].ACLR
PCreset => SigPC[14].ACLR
PCreset => SigPC[15].ACLR
PCreset => SigPC[16].ACLR
PCreset => SigPC[17].ACLR
PCreset => SigPC[18].ACLR
PCreset => SigPC[19].ACLR
PCreset => SigPC[20].ACLR
PCreset => SigPC[21].ACLR
PCreset => SigPC[22].ACLR
PCreset => SigPC[23].ACLR
PCreset => SigPC[24].ACLR
PCreset => SigPC[25].ACLR
PCreset => SigPC[26].ACLR
PCreset => SigPC[27].ACLR
PCreset => SigPC[28].ACLR
PCreset => SigPC[29].ACLR
PCreset => SigPC[30].ACLR
PCreset => SigPC[31].ACLR
PCoffset[0] => SigMux1Out[0].DATAA
PCoffset[1] => SigMux1Out[1].DATAA
PCoffset[1] => SigMux2Out[1].DATAB
PCoffset[2] => SigMux1Out[2].DATAA
PCoffset[2] => SigMux2Out[2].DATAB
PCoffset[3] => SigMux1Out[3].DATAA
PCoffset[3] => SigMux2Out[3].DATAB
PCoffset[4] => SigMux1Out[4].DATAA
PCoffset[4] => SigMux2Out[4].DATAB
PCoffset[5] => SigMux1Out[5].DATAA
PCoffset[5] => SigMux2Out[5].DATAB
PCoffset[6] => SigMux1Out[6].DATAA
PCoffset[6] => SigMux2Out[6].DATAB
PCoffset[7] => SigMux1Out[7].DATAA
PCoffset[7] => SigMux2Out[7].DATAB
PCoffset[8] => SigMux1Out[8].DATAA
PCoffset[8] => SigMux2Out[8].DATAB
PCoffset[9] => SigMux1Out[9].DATAA
PCoffset[9] => SigMux2Out[9].DATAB
PCoffset[10] => SigMux1Out[10].DATAA
PCoffset[10] => SigMux2Out[10].DATAB
PCoffset[11] => SigMux1Out[11].DATAA
PCoffset[11] => SigMux2Out[11].DATAB
PCoffset[12] => SigMux1Out[12].DATAA
PCoffset[12] => SigMux2Out[12].DATAB
PCoffset[13] => SigMux1Out[13].DATAA
PCoffset[13] => SigMux2Out[13].DATAB
PCoffset[14] => SigMux1Out[14].DATAA
PCoffset[14] => SigMux2Out[14].DATAB
PCoffset[15] => SigMux1Out[15].DATAA
PCoffset[15] => SigMux2Out[15].DATAB
PCoffset[16] => SigMux1Out[16].DATAA
PCoffset[16] => SigMux2Out[16].DATAB
PCoffset[17] => SigMux1Out[17].DATAA
PCoffset[17] => SigMux2Out[17].DATAB
PCoffset[18] => SigMux1Out[18].DATAA
PCoffset[18] => SigMux2Out[18].DATAB
PCoffset[19] => SigMux1Out[19].DATAA
PCoffset[19] => SigMux2Out[19].DATAB
PCoffset[20] => SigMux1Out[20].DATAA
PCoffset[20] => SigMux2Out[20].DATAB
PCoffset[21] => SigMux1Out[21].DATAA
PCoffset[21] => SigMux2Out[21].DATAB
PCoffset[22] => SigMux1Out[22].DATAA
PCoffset[22] => SigMux2Out[22].DATAB
PCoffset[23] => SigMux1Out[23].DATAA
PCoffset[23] => SigMux2Out[23].DATAB
PCoffset[24] => SigMux1Out[24].DATAA
PCoffset[24] => SigMux2Out[24].DATAB
PCoffset[25] => SigMux1Out[25].DATAA
PCoffset[25] => SigMux2Out[25].DATAB
PCoffset[26] => SigMux1Out[26].DATAA
PCoffset[26] => SigMux2Out[26].DATAB
PCoffset[27] => SigMux1Out[27].DATAA
PCoffset[27] => SigMux2Out[27].DATAB
PCoffset[28] => SigMux1Out[28].DATAA
PCoffset[28] => SigMux2Out[28].DATAB
PCoffset[29] => SigMux1Out[29].DATAA
PCoffset[29] => SigMux2Out[29].DATAB
PCoffset[30] => SigMux1Out[30].DATAA
PCoffset[30] => SigMux2Out[30].DATAB
PCoffset[31] => SigMux1Out[31].DATAA
PCoffset[31] => SigMux2Out[31].DATAB
PCoffsetsign => SigMux2Sel.IN1
PCjal => SigMux1Sel.IN1
PCjal => SigMux2Out.IN1
PCjalr => SigMux1Sel.IN1
PCjalr => SigMux2Out[31].OUTPUTSELECT
PCjalr => SigMux2Out[30].OUTPUTSELECT
PCjalr => SigMux2Out[29].OUTPUTSELECT
PCjalr => SigMux2Out[28].OUTPUTSELECT
PCjalr => SigMux2Out[27].OUTPUTSELECT
PCjalr => SigMux2Out[26].OUTPUTSELECT
PCjalr => SigMux2Out[25].OUTPUTSELECT
PCjalr => SigMux2Out[24].OUTPUTSELECT
PCjalr => SigMux2Out[23].OUTPUTSELECT
PCjalr => SigMux2Out[22].OUTPUTSELECT
PCjalr => SigMux2Out[21].OUTPUTSELECT
PCjalr => SigMux2Out[20].OUTPUTSELECT
PCjalr => SigMux2Out[19].OUTPUTSELECT
PCjalr => SigMux2Out[18].OUTPUTSELECT
PCjalr => SigMux2Out[17].OUTPUTSELECT
PCjalr => SigMux2Out[16].OUTPUTSELECT
PCjalr => SigMux2Out[15].OUTPUTSELECT
PCjalr => SigMux2Out[14].OUTPUTSELECT
PCjalr => SigMux2Out[13].OUTPUTSELECT
PCjalr => SigMux2Out[12].OUTPUTSELECT
PCjalr => SigMux2Out[11].OUTPUTSELECT
PCjalr => SigMux2Out[10].OUTPUTSELECT
PCjalr => SigMux2Out[9].OUTPUTSELECT
PCjalr => SigMux2Out[8].OUTPUTSELECT
PCjalr => SigMux2Out[7].OUTPUTSELECT
PCjalr => SigMux2Out[6].OUTPUTSELECT
PCjalr => SigMux2Out[5].OUTPUTSELECT
PCjalr => SigMux2Out[4].OUTPUTSELECT
PCjalr => SigMux2Out[3].OUTPUTSELECT
PCjalr => SigMux2Out[2].OUTPUTSELECT
PCjalr => SigMux2Out[1].OUTPUTSELECT
PCjalr => SigMux2Out[0].OUTPUTSELECT
PCjalr => SigMux2Out.IN1
PCbranch => SigMux1Sel.IN1
PCbranch => SigMux2Out.IN1
PCfunct3[0] => Equal0.IN2
PCfunct3[0] => Equal1.IN0
PCfunct3[0] => Equal2.IN2
PCfunct3[0] => Equal3.IN1
PCfunct3[0] => Equal4.IN2
PCfunct3[0] => Equal5.IN1
PCfunct3[0] => Equal6.IN2
PCfunct3[0] => Equal7.IN2
PCfunct3[1] => Equal0.IN1
PCfunct3[1] => Equal1.IN2
PCfunct3[1] => Equal2.IN0
PCfunct3[1] => Equal3.IN0
PCfunct3[1] => Equal4.IN1
PCfunct3[1] => Equal5.IN2
PCfunct3[1] => Equal6.IN1
PCfunct3[1] => Equal7.IN1
PCfunct3[2] => Equal0.IN0
PCfunct3[2] => Equal1.IN1
PCfunct3[2] => Equal2.IN1
PCfunct3[2] => Equal3.IN2
PCfunct3[2] => Equal4.IN0
PCfunct3[2] => Equal5.IN0
PCfunct3[2] => Equal6.IN0
PCfunct3[2] => Equal7.IN0
PCauipc => ~NO_FANOUT~
PCalueq => SigBranchCond.IN0
PCalueq => SigBranchCond.IN0
PCalueq => SigBranchCond.DATAB
PCalueq => SigBranchCond.DATAB
PCaluinf => SigBranchCond.DATAB
PCalusup => SigBranchCond.IN1
PCaluinfU => SigBranchCond.DATAB
PCalusupU => SigBranchCond.IN1
PClock => ~NO_FANOUT~
PCLoad => ~NO_FANOUT~
PCnext[0] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[1] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[2] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[3] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[4] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[5] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[6] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[7] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[8] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[9] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[10] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[11] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[12] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[13] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[14] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[15] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[16] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[17] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[18] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[19] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[20] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[21] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[22] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[23] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[24] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[25] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[26] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[27] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[28] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[29] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[30] <= SigPCnext.DB_MAX_OUTPUT_PORT_TYPE
PCnext[31] <= PCnext[31].DB_MAX_OUTPUT_PORT_TYPE
PC[0] <= SigPC[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= SigPC[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= SigPC[2].DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= SigPC[3].DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= SigPC[4].DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= SigPC[5].DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= SigPC[6].DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= SigPC[7].DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= SigPC[8].DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= SigPC[9].DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= SigPC[10].DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= SigPC[11].DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= SigPC[12].DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= SigPC[13].DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= SigPC[14].DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= SigPC[15].DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= SigPC[16].DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= SigPC[17].DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= SigPC[18].DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= SigPC[19].DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= SigPC[20].DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= SigPC[21].DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= SigPC[22].DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= SigPC[23].DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= SigPC[24].DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= SigPC[25].DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= SigPC[26].DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= SigPC[27].DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= SigPC[28].DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= SigPC[29].DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= SigPC[30].DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= SigPC[31].DB_MAX_OUTPUT_PORT_TYPE


|Top|Processor:instPROC|InstructionDecoder:instID
IDinstruction[0] => IDopcode[0].DATAIN
IDinstruction[0] => Equal0.IN1
IDinstruction[0] => Equal1.IN2
IDinstruction[0] => Equal2.IN4
IDinstruction[0] => Equal3.IN3
IDinstruction[0] => Equal4.IN5
IDinstruction[0] => Equal5.IN4
IDinstruction[0] => Equal6.IN3
IDinstruction[1] => IDopcode[1].DATAIN
IDinstruction[1] => Equal0.IN0
IDinstruction[1] => Equal1.IN1
IDinstruction[1] => Equal2.IN3
IDinstruction[1] => Equal3.IN2
IDinstruction[1] => Equal4.IN4
IDinstruction[1] => Equal5.IN3
IDinstruction[1] => Equal6.IN2
IDinstruction[2] => IDopcode[2].DATAIN
IDinstruction[2] => Equal0.IN6
IDinstruction[2] => Equal1.IN6
IDinstruction[2] => Equal2.IN2
IDinstruction[2] => Equal3.IN1
IDinstruction[2] => Equal4.IN3
IDinstruction[2] => Equal5.IN2
IDinstruction[2] => Equal6.IN6
IDinstruction[3] => IDopcode[3].DATAIN
IDinstruction[3] => Equal0.IN5
IDinstruction[3] => Equal1.IN5
IDinstruction[3] => Equal2.IN6
IDinstruction[3] => Equal3.IN6
IDinstruction[3] => Equal4.IN2
IDinstruction[3] => Equal5.IN6
IDinstruction[3] => Equal6.IN5
IDinstruction[4] => IDopcode[4].DATAIN
IDinstruction[4] => Equal0.IN4
IDinstruction[4] => Equal1.IN4
IDinstruction[4] => Equal2.IN1
IDinstruction[4] => Equal3.IN0
IDinstruction[4] => Equal4.IN6
IDinstruction[4] => Equal5.IN5
IDinstruction[4] => Equal6.IN4
IDinstruction[5] => IDopcode[5].DATAIN
IDinstruction[5] => IDimmSel.DATAIN
IDinstruction[5] => Equal0.IN3
IDinstruction[5] => Equal1.IN0
IDinstruction[5] => Equal2.IN0
IDinstruction[5] => Equal3.IN5
IDinstruction[5] => Equal4.IN1
IDinstruction[5] => Equal5.IN1
IDinstruction[5] => Equal6.IN1
IDinstruction[6] => IDopcode[6].DATAIN
IDinstruction[6] => Equal0.IN2
IDinstruction[6] => Equal1.IN3
IDinstruction[6] => Equal2.IN5
IDinstruction[6] => Equal3.IN4
IDinstruction[6] => Equal4.IN0
IDinstruction[6] => Equal5.IN0
IDinstruction[6] => Equal6.IN0
IDinstruction[7] => IDimm13B[11].DATAIN
IDinstruction[7] => IDrd[0].DATAIN
IDinstruction[7] => IDimm12S[0].DATAIN
IDinstruction[8] => IDimm13B[1].DATAIN
IDinstruction[8] => IDrd[1].DATAIN
IDinstruction[8] => IDimm12S[1].DATAIN
IDinstruction[9] => IDimm13B[2].DATAIN
IDinstruction[9] => IDrd[2].DATAIN
IDinstruction[9] => IDimm12S[2].DATAIN
IDinstruction[10] => IDimm13B[3].DATAIN
IDinstruction[10] => IDrd[3].DATAIN
IDinstruction[10] => IDimm12S[3].DATAIN
IDinstruction[11] => IDimm13B[4].DATAIN
IDinstruction[11] => IDrd[4].DATAIN
IDinstruction[11] => IDimm12S[4].DATAIN
IDinstruction[12] => IDimm21J[12].DATAIN
IDinstruction[12] => IDfunct3[0].DATAIN
IDinstruction[12] => IDimm32U[12].DATAIN
IDinstruction[13] => IDimm21J[13].DATAIN
IDinstruction[13] => IDfunct3[1].DATAIN
IDinstruction[13] => IDimm32U[13].DATAIN
IDinstruction[14] => IDimm21J[14].DATAIN
IDinstruction[14] => IDfunct3[2].DATAIN
IDinstruction[14] => IDimm32U[14].DATAIN
IDinstruction[15] => IDimm21J[15].DATAIN
IDinstruction[15] => IDrs1[0].DATAIN
IDinstruction[15] => IDimm32U[15].DATAIN
IDinstruction[16] => IDimm21J[16].DATAIN
IDinstruction[16] => IDrs1[1].DATAIN
IDinstruction[16] => IDimm32U[16].DATAIN
IDinstruction[17] => IDimm21J[17].DATAIN
IDinstruction[17] => IDrs1[2].DATAIN
IDinstruction[17] => IDimm32U[17].DATAIN
IDinstruction[18] => IDimm21J[18].DATAIN
IDinstruction[18] => IDrs1[3].DATAIN
IDinstruction[18] => IDimm32U[18].DATAIN
IDinstruction[19] => IDimm21J[19].DATAIN
IDinstruction[19] => IDrs1[4].DATAIN
IDinstruction[19] => IDimm32U[19].DATAIN
IDinstruction[20] => IDimm21J[11].DATAIN
IDinstruction[20] => IDrs2[0].DATAIN
IDinstruction[20] => IDimm12I[0].DATAIN
IDinstruction[20] => IDimm32U[20].DATAIN
IDinstruction[21] => IDimm21J[1].DATAIN
IDinstruction[21] => IDrs2[1].DATAIN
IDinstruction[21] => IDimm12I[1].DATAIN
IDinstruction[21] => IDimm32U[21].DATAIN
IDinstruction[22] => IDimm21J[2].DATAIN
IDinstruction[22] => IDrs2[2].DATAIN
IDinstruction[22] => IDimm12I[2].DATAIN
IDinstruction[22] => IDimm32U[22].DATAIN
IDinstruction[23] => IDimm21J[3].DATAIN
IDinstruction[23] => IDrs2[3].DATAIN
IDinstruction[23] => IDimm12I[3].DATAIN
IDinstruction[23] => IDimm32U[23].DATAIN
IDinstruction[24] => IDimm21J[4].DATAIN
IDinstruction[24] => IDrs2[4].DATAIN
IDinstruction[24] => IDimm12I[4].DATAIN
IDinstruction[24] => IDimm32U[24].DATAIN
IDinstruction[25] => IDimm21J[5].DATAIN
IDinstruction[25] => IDimm12I[5].DATAIN
IDinstruction[25] => IDimm12S[5].DATAIN
IDinstruction[25] => IDimm13B[5].DATAIN
IDinstruction[25] => IDimm32U[25].DATAIN
IDinstruction[26] => IDimm21J[6].DATAIN
IDinstruction[26] => IDimm12I[6].DATAIN
IDinstruction[26] => IDimm12S[6].DATAIN
IDinstruction[26] => IDimm13B[6].DATAIN
IDinstruction[26] => IDimm32U[26].DATAIN
IDinstruction[27] => IDimm21J[7].DATAIN
IDinstruction[27] => IDimm12I[7].DATAIN
IDinstruction[27] => IDimm12S[7].DATAIN
IDinstruction[27] => IDimm13B[7].DATAIN
IDinstruction[27] => IDimm32U[27].DATAIN
IDinstruction[28] => IDimm21J[8].DATAIN
IDinstruction[28] => IDimm12I[8].DATAIN
IDinstruction[28] => IDimm12S[8].DATAIN
IDinstruction[28] => IDimm13B[8].DATAIN
IDinstruction[28] => IDimm32U[28].DATAIN
IDinstruction[29] => IDimm21J[9].DATAIN
IDinstruction[29] => IDimm12I[9].DATAIN
IDinstruction[29] => IDimm12S[9].DATAIN
IDinstruction[29] => IDimm13B[9].DATAIN
IDinstruction[29] => IDimm32U[29].DATAIN
IDinstruction[30] => IDimm21J[10].DATAIN
IDinstruction[30] => IDfunct7.DATAIN
IDinstruction[30] => IDimm12I[10].DATAIN
IDinstruction[30] => IDimm12S[10].DATAIN
IDinstruction[30] => IDimm13B[10].DATAIN
IDinstruction[30] => IDimm32U[30].DATAIN
IDinstruction[31] => IDimm21J[20].DATAIN
IDinstruction[31] => IDimm12I[11].DATAIN
IDinstruction[31] => IDimm12S[11].DATAIN
IDinstruction[31] => IDimm13B[12].DATAIN
IDinstruction[31] => IDimm32U[31].DATAIN
IDopcode[0] <= IDinstruction[0].DB_MAX_OUTPUT_PORT_TYPE
IDopcode[1] <= IDinstruction[1].DB_MAX_OUTPUT_PORT_TYPE
IDopcode[2] <= IDinstruction[2].DB_MAX_OUTPUT_PORT_TYPE
IDopcode[3] <= IDinstruction[3].DB_MAX_OUTPUT_PORT_TYPE
IDopcode[4] <= IDinstruction[4].DB_MAX_OUTPUT_PORT_TYPE
IDopcode[5] <= IDinstruction[5].DB_MAX_OUTPUT_PORT_TYPE
IDopcode[6] <= IDinstruction[6].DB_MAX_OUTPUT_PORT_TYPE
IDimmSel <= IDinstruction[5].DB_MAX_OUTPUT_PORT_TYPE
IDrd[0] <= IDinstruction[7].DB_MAX_OUTPUT_PORT_TYPE
IDrd[1] <= IDinstruction[8].DB_MAX_OUTPUT_PORT_TYPE
IDrd[2] <= IDinstruction[9].DB_MAX_OUTPUT_PORT_TYPE
IDrd[3] <= IDinstruction[10].DB_MAX_OUTPUT_PORT_TYPE
IDrd[4] <= IDinstruction[11].DB_MAX_OUTPUT_PORT_TYPE
IDrs1[0] <= IDinstruction[15].DB_MAX_OUTPUT_PORT_TYPE
IDrs1[1] <= IDinstruction[16].DB_MAX_OUTPUT_PORT_TYPE
IDrs1[2] <= IDinstruction[17].DB_MAX_OUTPUT_PORT_TYPE
IDrs1[3] <= IDinstruction[18].DB_MAX_OUTPUT_PORT_TYPE
IDrs1[4] <= IDinstruction[19].DB_MAX_OUTPUT_PORT_TYPE
IDrs2[0] <= IDinstruction[20].DB_MAX_OUTPUT_PORT_TYPE
IDrs2[1] <= IDinstruction[21].DB_MAX_OUTPUT_PORT_TYPE
IDrs2[2] <= IDinstruction[22].DB_MAX_OUTPUT_PORT_TYPE
IDrs2[3] <= IDinstruction[23].DB_MAX_OUTPUT_PORT_TYPE
IDrs2[4] <= IDinstruction[24].DB_MAX_OUTPUT_PORT_TYPE
IDfunct3[0] <= IDinstruction[12].DB_MAX_OUTPUT_PORT_TYPE
IDfunct3[1] <= IDinstruction[13].DB_MAX_OUTPUT_PORT_TYPE
IDfunct3[2] <= IDinstruction[14].DB_MAX_OUTPUT_PORT_TYPE
IDfunct7 <= IDinstruction[30].DB_MAX_OUTPUT_PORT_TYPE
IDimm12I[0] <= IDinstruction[20].DB_MAX_OUTPUT_PORT_TYPE
IDimm12I[1] <= IDinstruction[21].DB_MAX_OUTPUT_PORT_TYPE
IDimm12I[2] <= IDinstruction[22].DB_MAX_OUTPUT_PORT_TYPE
IDimm12I[3] <= IDinstruction[23].DB_MAX_OUTPUT_PORT_TYPE
IDimm12I[4] <= IDinstruction[24].DB_MAX_OUTPUT_PORT_TYPE
IDimm12I[5] <= IDinstruction[25].DB_MAX_OUTPUT_PORT_TYPE
IDimm12I[6] <= IDinstruction[26].DB_MAX_OUTPUT_PORT_TYPE
IDimm12I[7] <= IDinstruction[27].DB_MAX_OUTPUT_PORT_TYPE
IDimm12I[8] <= IDinstruction[28].DB_MAX_OUTPUT_PORT_TYPE
IDimm12I[9] <= IDinstruction[29].DB_MAX_OUTPUT_PORT_TYPE
IDimm12I[10] <= IDinstruction[30].DB_MAX_OUTPUT_PORT_TYPE
IDimm12I[11] <= IDinstruction[31].DB_MAX_OUTPUT_PORT_TYPE
IDimm12S[0] <= IDinstruction[7].DB_MAX_OUTPUT_PORT_TYPE
IDimm12S[1] <= IDinstruction[8].DB_MAX_OUTPUT_PORT_TYPE
IDimm12S[2] <= IDinstruction[9].DB_MAX_OUTPUT_PORT_TYPE
IDimm12S[3] <= IDinstruction[10].DB_MAX_OUTPUT_PORT_TYPE
IDimm12S[4] <= IDinstruction[11].DB_MAX_OUTPUT_PORT_TYPE
IDimm12S[5] <= IDinstruction[25].DB_MAX_OUTPUT_PORT_TYPE
IDimm12S[6] <= IDinstruction[26].DB_MAX_OUTPUT_PORT_TYPE
IDimm12S[7] <= IDinstruction[27].DB_MAX_OUTPUT_PORT_TYPE
IDimm12S[8] <= IDinstruction[28].DB_MAX_OUTPUT_PORT_TYPE
IDimm12S[9] <= IDinstruction[29].DB_MAX_OUTPUT_PORT_TYPE
IDimm12S[10] <= IDinstruction[30].DB_MAX_OUTPUT_PORT_TYPE
IDimm12S[11] <= IDinstruction[31].DB_MAX_OUTPUT_PORT_TYPE
IDimm13B[0] <= <GND>
IDimm13B[1] <= IDinstruction[8].DB_MAX_OUTPUT_PORT_TYPE
IDimm13B[2] <= IDinstruction[9].DB_MAX_OUTPUT_PORT_TYPE
IDimm13B[3] <= IDinstruction[10].DB_MAX_OUTPUT_PORT_TYPE
IDimm13B[4] <= IDinstruction[11].DB_MAX_OUTPUT_PORT_TYPE
IDimm13B[5] <= IDinstruction[25].DB_MAX_OUTPUT_PORT_TYPE
IDimm13B[6] <= IDinstruction[26].DB_MAX_OUTPUT_PORT_TYPE
IDimm13B[7] <= IDinstruction[27].DB_MAX_OUTPUT_PORT_TYPE
IDimm13B[8] <= IDinstruction[28].DB_MAX_OUTPUT_PORT_TYPE
IDimm13B[9] <= IDinstruction[29].DB_MAX_OUTPUT_PORT_TYPE
IDimm13B[10] <= IDinstruction[30].DB_MAX_OUTPUT_PORT_TYPE
IDimm13B[11] <= IDinstruction[7].DB_MAX_OUTPUT_PORT_TYPE
IDimm13B[12] <= IDinstruction[31].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[0] <= <GND>
IDimm32U[1] <= <GND>
IDimm32U[2] <= <GND>
IDimm32U[3] <= <GND>
IDimm32U[4] <= <GND>
IDimm32U[5] <= <GND>
IDimm32U[6] <= <GND>
IDimm32U[7] <= <GND>
IDimm32U[8] <= <GND>
IDimm32U[9] <= <GND>
IDimm32U[10] <= <GND>
IDimm32U[11] <= <GND>
IDimm32U[12] <= IDinstruction[12].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[13] <= IDinstruction[13].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[14] <= IDinstruction[14].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[15] <= IDinstruction[15].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[16] <= IDinstruction[16].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[17] <= IDinstruction[17].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[18] <= IDinstruction[18].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[19] <= IDinstruction[19].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[20] <= IDinstruction[20].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[21] <= IDinstruction[21].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[22] <= IDinstruction[22].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[23] <= IDinstruction[23].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[24] <= IDinstruction[24].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[25] <= IDinstruction[25].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[26] <= IDinstruction[26].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[27] <= IDinstruction[27].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[28] <= IDinstruction[28].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[29] <= IDinstruction[29].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[30] <= IDinstruction[30].DB_MAX_OUTPUT_PORT_TYPE
IDimm32U[31] <= IDinstruction[31].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[0] <= <GND>
IDimm21J[1] <= IDinstruction[21].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[2] <= IDinstruction[22].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[3] <= IDinstruction[23].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[4] <= IDinstruction[24].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[5] <= IDinstruction[25].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[6] <= IDinstruction[26].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[7] <= IDinstruction[27].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[8] <= IDinstruction[28].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[9] <= IDinstruction[29].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[10] <= IDinstruction[30].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[11] <= IDinstruction[20].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[12] <= IDinstruction[12].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[13] <= IDinstruction[13].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[14] <= IDinstruction[14].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[15] <= IDinstruction[15].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[16] <= IDinstruction[16].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[17] <= IDinstruction[17].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[18] <= IDinstruction[18].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[19] <= IDinstruction[19].DB_MAX_OUTPUT_PORT_TYPE
IDimm21J[20] <= IDinstruction[31].DB_MAX_OUTPUT_PORT_TYPE
IDload <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
IDstore <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
IDlui <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
IDauipc <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
IDjal <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
IDjalr <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
IDbranch <= Equal6.DB_MAX_OUTPUT_PORT_TYPE


|Top|Processor:instPROC|RegisterFile:instRF
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
hold => RFMux.IN1
RFclock => RFreg[31][0].CLK
RFclock => RFreg[31][1].CLK
RFclock => RFreg[31][2].CLK
RFclock => RFreg[31][3].CLK
RFclock => RFreg[31][4].CLK
RFclock => RFreg[31][5].CLK
RFclock => RFreg[31][6].CLK
RFclock => RFreg[31][7].CLK
RFclock => RFreg[31][8].CLK
RFclock => RFreg[31][9].CLK
RFclock => RFreg[31][10].CLK
RFclock => RFreg[31][11].CLK
RFclock => RFreg[31][12].CLK
RFclock => RFreg[31][13].CLK
RFclock => RFreg[31][14].CLK
RFclock => RFreg[31][15].CLK
RFclock => RFreg[31][16].CLK
RFclock => RFreg[31][17].CLK
RFclock => RFreg[31][18].CLK
RFclock => RFreg[31][19].CLK
RFclock => RFreg[31][20].CLK
RFclock => RFreg[31][21].CLK
RFclock => RFreg[31][22].CLK
RFclock => RFreg[31][23].CLK
RFclock => RFreg[31][24].CLK
RFclock => RFreg[31][25].CLK
RFclock => RFreg[31][26].CLK
RFclock => RFreg[31][27].CLK
RFclock => RFreg[31][28].CLK
RFclock => RFreg[31][29].CLK
RFclock => RFreg[31][30].CLK
RFclock => RFreg[31][31].CLK
RFclock => RFreg[30][0].CLK
RFclock => RFreg[30][1].CLK
RFclock => RFreg[30][2].CLK
RFclock => RFreg[30][3].CLK
RFclock => RFreg[30][4].CLK
RFclock => RFreg[30][5].CLK
RFclock => RFreg[30][6].CLK
RFclock => RFreg[30][7].CLK
RFclock => RFreg[30][8].CLK
RFclock => RFreg[30][9].CLK
RFclock => RFreg[30][10].CLK
RFclock => RFreg[30][11].CLK
RFclock => RFreg[30][12].CLK
RFclock => RFreg[30][13].CLK
RFclock => RFreg[30][14].CLK
RFclock => RFreg[30][15].CLK
RFclock => RFreg[30][16].CLK
RFclock => RFreg[30][17].CLK
RFclock => RFreg[30][18].CLK
RFclock => RFreg[30][19].CLK
RFclock => RFreg[30][20].CLK
RFclock => RFreg[30][21].CLK
RFclock => RFreg[30][22].CLK
RFclock => RFreg[30][23].CLK
RFclock => RFreg[30][24].CLK
RFclock => RFreg[30][25].CLK
RFclock => RFreg[30][26].CLK
RFclock => RFreg[30][27].CLK
RFclock => RFreg[30][28].CLK
RFclock => RFreg[30][29].CLK
RFclock => RFreg[30][30].CLK
RFclock => RFreg[30][31].CLK
RFclock => RFreg[29][0].CLK
RFclock => RFreg[29][1].CLK
RFclock => RFreg[29][2].CLK
RFclock => RFreg[29][3].CLK
RFclock => RFreg[29][4].CLK
RFclock => RFreg[29][5].CLK
RFclock => RFreg[29][6].CLK
RFclock => RFreg[29][7].CLK
RFclock => RFreg[29][8].CLK
RFclock => RFreg[29][9].CLK
RFclock => RFreg[29][10].CLK
RFclock => RFreg[29][11].CLK
RFclock => RFreg[29][12].CLK
RFclock => RFreg[29][13].CLK
RFclock => RFreg[29][14].CLK
RFclock => RFreg[29][15].CLK
RFclock => RFreg[29][16].CLK
RFclock => RFreg[29][17].CLK
RFclock => RFreg[29][18].CLK
RFclock => RFreg[29][19].CLK
RFclock => RFreg[29][20].CLK
RFclock => RFreg[29][21].CLK
RFclock => RFreg[29][22].CLK
RFclock => RFreg[29][23].CLK
RFclock => RFreg[29][24].CLK
RFclock => RFreg[29][25].CLK
RFclock => RFreg[29][26].CLK
RFclock => RFreg[29][27].CLK
RFclock => RFreg[29][28].CLK
RFclock => RFreg[29][29].CLK
RFclock => RFreg[29][30].CLK
RFclock => RFreg[29][31].CLK
RFclock => RFreg[28][0].CLK
RFclock => RFreg[28][1].CLK
RFclock => RFreg[28][2].CLK
RFclock => RFreg[28][3].CLK
RFclock => RFreg[28][4].CLK
RFclock => RFreg[28][5].CLK
RFclock => RFreg[28][6].CLK
RFclock => RFreg[28][7].CLK
RFclock => RFreg[28][8].CLK
RFclock => RFreg[28][9].CLK
RFclock => RFreg[28][10].CLK
RFclock => RFreg[28][11].CLK
RFclock => RFreg[28][12].CLK
RFclock => RFreg[28][13].CLK
RFclock => RFreg[28][14].CLK
RFclock => RFreg[28][15].CLK
RFclock => RFreg[28][16].CLK
RFclock => RFreg[28][17].CLK
RFclock => RFreg[28][18].CLK
RFclock => RFreg[28][19].CLK
RFclock => RFreg[28][20].CLK
RFclock => RFreg[28][21].CLK
RFclock => RFreg[28][22].CLK
RFclock => RFreg[28][23].CLK
RFclock => RFreg[28][24].CLK
RFclock => RFreg[28][25].CLK
RFclock => RFreg[28][26].CLK
RFclock => RFreg[28][27].CLK
RFclock => RFreg[28][28].CLK
RFclock => RFreg[28][29].CLK
RFclock => RFreg[28][30].CLK
RFclock => RFreg[28][31].CLK
RFclock => RFreg[27][0].CLK
RFclock => RFreg[27][1].CLK
RFclock => RFreg[27][2].CLK
RFclock => RFreg[27][3].CLK
RFclock => RFreg[27][4].CLK
RFclock => RFreg[27][5].CLK
RFclock => RFreg[27][6].CLK
RFclock => RFreg[27][7].CLK
RFclock => RFreg[27][8].CLK
RFclock => RFreg[27][9].CLK
RFclock => RFreg[27][10].CLK
RFclock => RFreg[27][11].CLK
RFclock => RFreg[27][12].CLK
RFclock => RFreg[27][13].CLK
RFclock => RFreg[27][14].CLK
RFclock => RFreg[27][15].CLK
RFclock => RFreg[27][16].CLK
RFclock => RFreg[27][17].CLK
RFclock => RFreg[27][18].CLK
RFclock => RFreg[27][19].CLK
RFclock => RFreg[27][20].CLK
RFclock => RFreg[27][21].CLK
RFclock => RFreg[27][22].CLK
RFclock => RFreg[27][23].CLK
RFclock => RFreg[27][24].CLK
RFclock => RFreg[27][25].CLK
RFclock => RFreg[27][26].CLK
RFclock => RFreg[27][27].CLK
RFclock => RFreg[27][28].CLK
RFclock => RFreg[27][29].CLK
RFclock => RFreg[27][30].CLK
RFclock => RFreg[27][31].CLK
RFclock => RFreg[26][0].CLK
RFclock => RFreg[26][1].CLK
RFclock => RFreg[26][2].CLK
RFclock => RFreg[26][3].CLK
RFclock => RFreg[26][4].CLK
RFclock => RFreg[26][5].CLK
RFclock => RFreg[26][6].CLK
RFclock => RFreg[26][7].CLK
RFclock => RFreg[26][8].CLK
RFclock => RFreg[26][9].CLK
RFclock => RFreg[26][10].CLK
RFclock => RFreg[26][11].CLK
RFclock => RFreg[26][12].CLK
RFclock => RFreg[26][13].CLK
RFclock => RFreg[26][14].CLK
RFclock => RFreg[26][15].CLK
RFclock => RFreg[26][16].CLK
RFclock => RFreg[26][17].CLK
RFclock => RFreg[26][18].CLK
RFclock => RFreg[26][19].CLK
RFclock => RFreg[26][20].CLK
RFclock => RFreg[26][21].CLK
RFclock => RFreg[26][22].CLK
RFclock => RFreg[26][23].CLK
RFclock => RFreg[26][24].CLK
RFclock => RFreg[26][25].CLK
RFclock => RFreg[26][26].CLK
RFclock => RFreg[26][27].CLK
RFclock => RFreg[26][28].CLK
RFclock => RFreg[26][29].CLK
RFclock => RFreg[26][30].CLK
RFclock => RFreg[26][31].CLK
RFclock => RFreg[25][0].CLK
RFclock => RFreg[25][1].CLK
RFclock => RFreg[25][2].CLK
RFclock => RFreg[25][3].CLK
RFclock => RFreg[25][4].CLK
RFclock => RFreg[25][5].CLK
RFclock => RFreg[25][6].CLK
RFclock => RFreg[25][7].CLK
RFclock => RFreg[25][8].CLK
RFclock => RFreg[25][9].CLK
RFclock => RFreg[25][10].CLK
RFclock => RFreg[25][11].CLK
RFclock => RFreg[25][12].CLK
RFclock => RFreg[25][13].CLK
RFclock => RFreg[25][14].CLK
RFclock => RFreg[25][15].CLK
RFclock => RFreg[25][16].CLK
RFclock => RFreg[25][17].CLK
RFclock => RFreg[25][18].CLK
RFclock => RFreg[25][19].CLK
RFclock => RFreg[25][20].CLK
RFclock => RFreg[25][21].CLK
RFclock => RFreg[25][22].CLK
RFclock => RFreg[25][23].CLK
RFclock => RFreg[25][24].CLK
RFclock => RFreg[25][25].CLK
RFclock => RFreg[25][26].CLK
RFclock => RFreg[25][27].CLK
RFclock => RFreg[25][28].CLK
RFclock => RFreg[25][29].CLK
RFclock => RFreg[25][30].CLK
RFclock => RFreg[25][31].CLK
RFclock => RFreg[24][0].CLK
RFclock => RFreg[24][1].CLK
RFclock => RFreg[24][2].CLK
RFclock => RFreg[24][3].CLK
RFclock => RFreg[24][4].CLK
RFclock => RFreg[24][5].CLK
RFclock => RFreg[24][6].CLK
RFclock => RFreg[24][7].CLK
RFclock => RFreg[24][8].CLK
RFclock => RFreg[24][9].CLK
RFclock => RFreg[24][10].CLK
RFclock => RFreg[24][11].CLK
RFclock => RFreg[24][12].CLK
RFclock => RFreg[24][13].CLK
RFclock => RFreg[24][14].CLK
RFclock => RFreg[24][15].CLK
RFclock => RFreg[24][16].CLK
RFclock => RFreg[24][17].CLK
RFclock => RFreg[24][18].CLK
RFclock => RFreg[24][19].CLK
RFclock => RFreg[24][20].CLK
RFclock => RFreg[24][21].CLK
RFclock => RFreg[24][22].CLK
RFclock => RFreg[24][23].CLK
RFclock => RFreg[24][24].CLK
RFclock => RFreg[24][25].CLK
RFclock => RFreg[24][26].CLK
RFclock => RFreg[24][27].CLK
RFclock => RFreg[24][28].CLK
RFclock => RFreg[24][29].CLK
RFclock => RFreg[24][30].CLK
RFclock => RFreg[24][31].CLK
RFclock => RFreg[23][0].CLK
RFclock => RFreg[23][1].CLK
RFclock => RFreg[23][2].CLK
RFclock => RFreg[23][3].CLK
RFclock => RFreg[23][4].CLK
RFclock => RFreg[23][5].CLK
RFclock => RFreg[23][6].CLK
RFclock => RFreg[23][7].CLK
RFclock => RFreg[23][8].CLK
RFclock => RFreg[23][9].CLK
RFclock => RFreg[23][10].CLK
RFclock => RFreg[23][11].CLK
RFclock => RFreg[23][12].CLK
RFclock => RFreg[23][13].CLK
RFclock => RFreg[23][14].CLK
RFclock => RFreg[23][15].CLK
RFclock => RFreg[23][16].CLK
RFclock => RFreg[23][17].CLK
RFclock => RFreg[23][18].CLK
RFclock => RFreg[23][19].CLK
RFclock => RFreg[23][20].CLK
RFclock => RFreg[23][21].CLK
RFclock => RFreg[23][22].CLK
RFclock => RFreg[23][23].CLK
RFclock => RFreg[23][24].CLK
RFclock => RFreg[23][25].CLK
RFclock => RFreg[23][26].CLK
RFclock => RFreg[23][27].CLK
RFclock => RFreg[23][28].CLK
RFclock => RFreg[23][29].CLK
RFclock => RFreg[23][30].CLK
RFclock => RFreg[23][31].CLK
RFclock => RFreg[22][0].CLK
RFclock => RFreg[22][1].CLK
RFclock => RFreg[22][2].CLK
RFclock => RFreg[22][3].CLK
RFclock => RFreg[22][4].CLK
RFclock => RFreg[22][5].CLK
RFclock => RFreg[22][6].CLK
RFclock => RFreg[22][7].CLK
RFclock => RFreg[22][8].CLK
RFclock => RFreg[22][9].CLK
RFclock => RFreg[22][10].CLK
RFclock => RFreg[22][11].CLK
RFclock => RFreg[22][12].CLK
RFclock => RFreg[22][13].CLK
RFclock => RFreg[22][14].CLK
RFclock => RFreg[22][15].CLK
RFclock => RFreg[22][16].CLK
RFclock => RFreg[22][17].CLK
RFclock => RFreg[22][18].CLK
RFclock => RFreg[22][19].CLK
RFclock => RFreg[22][20].CLK
RFclock => RFreg[22][21].CLK
RFclock => RFreg[22][22].CLK
RFclock => RFreg[22][23].CLK
RFclock => RFreg[22][24].CLK
RFclock => RFreg[22][25].CLK
RFclock => RFreg[22][26].CLK
RFclock => RFreg[22][27].CLK
RFclock => RFreg[22][28].CLK
RFclock => RFreg[22][29].CLK
RFclock => RFreg[22][30].CLK
RFclock => RFreg[22][31].CLK
RFclock => RFreg[21][0].CLK
RFclock => RFreg[21][1].CLK
RFclock => RFreg[21][2].CLK
RFclock => RFreg[21][3].CLK
RFclock => RFreg[21][4].CLK
RFclock => RFreg[21][5].CLK
RFclock => RFreg[21][6].CLK
RFclock => RFreg[21][7].CLK
RFclock => RFreg[21][8].CLK
RFclock => RFreg[21][9].CLK
RFclock => RFreg[21][10].CLK
RFclock => RFreg[21][11].CLK
RFclock => RFreg[21][12].CLK
RFclock => RFreg[21][13].CLK
RFclock => RFreg[21][14].CLK
RFclock => RFreg[21][15].CLK
RFclock => RFreg[21][16].CLK
RFclock => RFreg[21][17].CLK
RFclock => RFreg[21][18].CLK
RFclock => RFreg[21][19].CLK
RFclock => RFreg[21][20].CLK
RFclock => RFreg[21][21].CLK
RFclock => RFreg[21][22].CLK
RFclock => RFreg[21][23].CLK
RFclock => RFreg[21][24].CLK
RFclock => RFreg[21][25].CLK
RFclock => RFreg[21][26].CLK
RFclock => RFreg[21][27].CLK
RFclock => RFreg[21][28].CLK
RFclock => RFreg[21][29].CLK
RFclock => RFreg[21][30].CLK
RFclock => RFreg[21][31].CLK
RFclock => RFreg[20][0].CLK
RFclock => RFreg[20][1].CLK
RFclock => RFreg[20][2].CLK
RFclock => RFreg[20][3].CLK
RFclock => RFreg[20][4].CLK
RFclock => RFreg[20][5].CLK
RFclock => RFreg[20][6].CLK
RFclock => RFreg[20][7].CLK
RFclock => RFreg[20][8].CLK
RFclock => RFreg[20][9].CLK
RFclock => RFreg[20][10].CLK
RFclock => RFreg[20][11].CLK
RFclock => RFreg[20][12].CLK
RFclock => RFreg[20][13].CLK
RFclock => RFreg[20][14].CLK
RFclock => RFreg[20][15].CLK
RFclock => RFreg[20][16].CLK
RFclock => RFreg[20][17].CLK
RFclock => RFreg[20][18].CLK
RFclock => RFreg[20][19].CLK
RFclock => RFreg[20][20].CLK
RFclock => RFreg[20][21].CLK
RFclock => RFreg[20][22].CLK
RFclock => RFreg[20][23].CLK
RFclock => RFreg[20][24].CLK
RFclock => RFreg[20][25].CLK
RFclock => RFreg[20][26].CLK
RFclock => RFreg[20][27].CLK
RFclock => RFreg[20][28].CLK
RFclock => RFreg[20][29].CLK
RFclock => RFreg[20][30].CLK
RFclock => RFreg[20][31].CLK
RFclock => RFreg[19][0].CLK
RFclock => RFreg[19][1].CLK
RFclock => RFreg[19][2].CLK
RFclock => RFreg[19][3].CLK
RFclock => RFreg[19][4].CLK
RFclock => RFreg[19][5].CLK
RFclock => RFreg[19][6].CLK
RFclock => RFreg[19][7].CLK
RFclock => RFreg[19][8].CLK
RFclock => RFreg[19][9].CLK
RFclock => RFreg[19][10].CLK
RFclock => RFreg[19][11].CLK
RFclock => RFreg[19][12].CLK
RFclock => RFreg[19][13].CLK
RFclock => RFreg[19][14].CLK
RFclock => RFreg[19][15].CLK
RFclock => RFreg[19][16].CLK
RFclock => RFreg[19][17].CLK
RFclock => RFreg[19][18].CLK
RFclock => RFreg[19][19].CLK
RFclock => RFreg[19][20].CLK
RFclock => RFreg[19][21].CLK
RFclock => RFreg[19][22].CLK
RFclock => RFreg[19][23].CLK
RFclock => RFreg[19][24].CLK
RFclock => RFreg[19][25].CLK
RFclock => RFreg[19][26].CLK
RFclock => RFreg[19][27].CLK
RFclock => RFreg[19][28].CLK
RFclock => RFreg[19][29].CLK
RFclock => RFreg[19][30].CLK
RFclock => RFreg[19][31].CLK
RFclock => RFreg[18][0].CLK
RFclock => RFreg[18][1].CLK
RFclock => RFreg[18][2].CLK
RFclock => RFreg[18][3].CLK
RFclock => RFreg[18][4].CLK
RFclock => RFreg[18][5].CLK
RFclock => RFreg[18][6].CLK
RFclock => RFreg[18][7].CLK
RFclock => RFreg[18][8].CLK
RFclock => RFreg[18][9].CLK
RFclock => RFreg[18][10].CLK
RFclock => RFreg[18][11].CLK
RFclock => RFreg[18][12].CLK
RFclock => RFreg[18][13].CLK
RFclock => RFreg[18][14].CLK
RFclock => RFreg[18][15].CLK
RFclock => RFreg[18][16].CLK
RFclock => RFreg[18][17].CLK
RFclock => RFreg[18][18].CLK
RFclock => RFreg[18][19].CLK
RFclock => RFreg[18][20].CLK
RFclock => RFreg[18][21].CLK
RFclock => RFreg[18][22].CLK
RFclock => RFreg[18][23].CLK
RFclock => RFreg[18][24].CLK
RFclock => RFreg[18][25].CLK
RFclock => RFreg[18][26].CLK
RFclock => RFreg[18][27].CLK
RFclock => RFreg[18][28].CLK
RFclock => RFreg[18][29].CLK
RFclock => RFreg[18][30].CLK
RFclock => RFreg[18][31].CLK
RFclock => RFreg[17][0].CLK
RFclock => RFreg[17][1].CLK
RFclock => RFreg[17][2].CLK
RFclock => RFreg[17][3].CLK
RFclock => RFreg[17][4].CLK
RFclock => RFreg[17][5].CLK
RFclock => RFreg[17][6].CLK
RFclock => RFreg[17][7].CLK
RFclock => RFreg[17][8].CLK
RFclock => RFreg[17][9].CLK
RFclock => RFreg[17][10].CLK
RFclock => RFreg[17][11].CLK
RFclock => RFreg[17][12].CLK
RFclock => RFreg[17][13].CLK
RFclock => RFreg[17][14].CLK
RFclock => RFreg[17][15].CLK
RFclock => RFreg[17][16].CLK
RFclock => RFreg[17][17].CLK
RFclock => RFreg[17][18].CLK
RFclock => RFreg[17][19].CLK
RFclock => RFreg[17][20].CLK
RFclock => RFreg[17][21].CLK
RFclock => RFreg[17][22].CLK
RFclock => RFreg[17][23].CLK
RFclock => RFreg[17][24].CLK
RFclock => RFreg[17][25].CLK
RFclock => RFreg[17][26].CLK
RFclock => RFreg[17][27].CLK
RFclock => RFreg[17][28].CLK
RFclock => RFreg[17][29].CLK
RFclock => RFreg[17][30].CLK
RFclock => RFreg[17][31].CLK
RFclock => RFreg[16][0].CLK
RFclock => RFreg[16][1].CLK
RFclock => RFreg[16][2].CLK
RFclock => RFreg[16][3].CLK
RFclock => RFreg[16][4].CLK
RFclock => RFreg[16][5].CLK
RFclock => RFreg[16][6].CLK
RFclock => RFreg[16][7].CLK
RFclock => RFreg[16][8].CLK
RFclock => RFreg[16][9].CLK
RFclock => RFreg[16][10].CLK
RFclock => RFreg[16][11].CLK
RFclock => RFreg[16][12].CLK
RFclock => RFreg[16][13].CLK
RFclock => RFreg[16][14].CLK
RFclock => RFreg[16][15].CLK
RFclock => RFreg[16][16].CLK
RFclock => RFreg[16][17].CLK
RFclock => RFreg[16][18].CLK
RFclock => RFreg[16][19].CLK
RFclock => RFreg[16][20].CLK
RFclock => RFreg[16][21].CLK
RFclock => RFreg[16][22].CLK
RFclock => RFreg[16][23].CLK
RFclock => RFreg[16][24].CLK
RFclock => RFreg[16][25].CLK
RFclock => RFreg[16][26].CLK
RFclock => RFreg[16][27].CLK
RFclock => RFreg[16][28].CLK
RFclock => RFreg[16][29].CLK
RFclock => RFreg[16][30].CLK
RFclock => RFreg[16][31].CLK
RFclock => RFreg[15][0].CLK
RFclock => RFreg[15][1].CLK
RFclock => RFreg[15][2].CLK
RFclock => RFreg[15][3].CLK
RFclock => RFreg[15][4].CLK
RFclock => RFreg[15][5].CLK
RFclock => RFreg[15][6].CLK
RFclock => RFreg[15][7].CLK
RFclock => RFreg[15][8].CLK
RFclock => RFreg[15][9].CLK
RFclock => RFreg[15][10].CLK
RFclock => RFreg[15][11].CLK
RFclock => RFreg[15][12].CLK
RFclock => RFreg[15][13].CLK
RFclock => RFreg[15][14].CLK
RFclock => RFreg[15][15].CLK
RFclock => RFreg[15][16].CLK
RFclock => RFreg[15][17].CLK
RFclock => RFreg[15][18].CLK
RFclock => RFreg[15][19].CLK
RFclock => RFreg[15][20].CLK
RFclock => RFreg[15][21].CLK
RFclock => RFreg[15][22].CLK
RFclock => RFreg[15][23].CLK
RFclock => RFreg[15][24].CLK
RFclock => RFreg[15][25].CLK
RFclock => RFreg[15][26].CLK
RFclock => RFreg[15][27].CLK
RFclock => RFreg[15][28].CLK
RFclock => RFreg[15][29].CLK
RFclock => RFreg[15][30].CLK
RFclock => RFreg[15][31].CLK
RFclock => RFreg[14][0].CLK
RFclock => RFreg[14][1].CLK
RFclock => RFreg[14][2].CLK
RFclock => RFreg[14][3].CLK
RFclock => RFreg[14][4].CLK
RFclock => RFreg[14][5].CLK
RFclock => RFreg[14][6].CLK
RFclock => RFreg[14][7].CLK
RFclock => RFreg[14][8].CLK
RFclock => RFreg[14][9].CLK
RFclock => RFreg[14][10].CLK
RFclock => RFreg[14][11].CLK
RFclock => RFreg[14][12].CLK
RFclock => RFreg[14][13].CLK
RFclock => RFreg[14][14].CLK
RFclock => RFreg[14][15].CLK
RFclock => RFreg[14][16].CLK
RFclock => RFreg[14][17].CLK
RFclock => RFreg[14][18].CLK
RFclock => RFreg[14][19].CLK
RFclock => RFreg[14][20].CLK
RFclock => RFreg[14][21].CLK
RFclock => RFreg[14][22].CLK
RFclock => RFreg[14][23].CLK
RFclock => RFreg[14][24].CLK
RFclock => RFreg[14][25].CLK
RFclock => RFreg[14][26].CLK
RFclock => RFreg[14][27].CLK
RFclock => RFreg[14][28].CLK
RFclock => RFreg[14][29].CLK
RFclock => RFreg[14][30].CLK
RFclock => RFreg[14][31].CLK
RFclock => RFreg[13][0].CLK
RFclock => RFreg[13][1].CLK
RFclock => RFreg[13][2].CLK
RFclock => RFreg[13][3].CLK
RFclock => RFreg[13][4].CLK
RFclock => RFreg[13][5].CLK
RFclock => RFreg[13][6].CLK
RFclock => RFreg[13][7].CLK
RFclock => RFreg[13][8].CLK
RFclock => RFreg[13][9].CLK
RFclock => RFreg[13][10].CLK
RFclock => RFreg[13][11].CLK
RFclock => RFreg[13][12].CLK
RFclock => RFreg[13][13].CLK
RFclock => RFreg[13][14].CLK
RFclock => RFreg[13][15].CLK
RFclock => RFreg[13][16].CLK
RFclock => RFreg[13][17].CLK
RFclock => RFreg[13][18].CLK
RFclock => RFreg[13][19].CLK
RFclock => RFreg[13][20].CLK
RFclock => RFreg[13][21].CLK
RFclock => RFreg[13][22].CLK
RFclock => RFreg[13][23].CLK
RFclock => RFreg[13][24].CLK
RFclock => RFreg[13][25].CLK
RFclock => RFreg[13][26].CLK
RFclock => RFreg[13][27].CLK
RFclock => RFreg[13][28].CLK
RFclock => RFreg[13][29].CLK
RFclock => RFreg[13][30].CLK
RFclock => RFreg[13][31].CLK
RFclock => RFreg[12][0].CLK
RFclock => RFreg[12][1].CLK
RFclock => RFreg[12][2].CLK
RFclock => RFreg[12][3].CLK
RFclock => RFreg[12][4].CLK
RFclock => RFreg[12][5].CLK
RFclock => RFreg[12][6].CLK
RFclock => RFreg[12][7].CLK
RFclock => RFreg[12][8].CLK
RFclock => RFreg[12][9].CLK
RFclock => RFreg[12][10].CLK
RFclock => RFreg[12][11].CLK
RFclock => RFreg[12][12].CLK
RFclock => RFreg[12][13].CLK
RFclock => RFreg[12][14].CLK
RFclock => RFreg[12][15].CLK
RFclock => RFreg[12][16].CLK
RFclock => RFreg[12][17].CLK
RFclock => RFreg[12][18].CLK
RFclock => RFreg[12][19].CLK
RFclock => RFreg[12][20].CLK
RFclock => RFreg[12][21].CLK
RFclock => RFreg[12][22].CLK
RFclock => RFreg[12][23].CLK
RFclock => RFreg[12][24].CLK
RFclock => RFreg[12][25].CLK
RFclock => RFreg[12][26].CLK
RFclock => RFreg[12][27].CLK
RFclock => RFreg[12][28].CLK
RFclock => RFreg[12][29].CLK
RFclock => RFreg[12][30].CLK
RFclock => RFreg[12][31].CLK
RFclock => RFreg[11][0].CLK
RFclock => RFreg[11][1].CLK
RFclock => RFreg[11][2].CLK
RFclock => RFreg[11][3].CLK
RFclock => RFreg[11][4].CLK
RFclock => RFreg[11][5].CLK
RFclock => RFreg[11][6].CLK
RFclock => RFreg[11][7].CLK
RFclock => RFreg[11][8].CLK
RFclock => RFreg[11][9].CLK
RFclock => RFreg[11][10].CLK
RFclock => RFreg[11][11].CLK
RFclock => RFreg[11][12].CLK
RFclock => RFreg[11][13].CLK
RFclock => RFreg[11][14].CLK
RFclock => RFreg[11][15].CLK
RFclock => RFreg[11][16].CLK
RFclock => RFreg[11][17].CLK
RFclock => RFreg[11][18].CLK
RFclock => RFreg[11][19].CLK
RFclock => RFreg[11][20].CLK
RFclock => RFreg[11][21].CLK
RFclock => RFreg[11][22].CLK
RFclock => RFreg[11][23].CLK
RFclock => RFreg[11][24].CLK
RFclock => RFreg[11][25].CLK
RFclock => RFreg[11][26].CLK
RFclock => RFreg[11][27].CLK
RFclock => RFreg[11][28].CLK
RFclock => RFreg[11][29].CLK
RFclock => RFreg[11][30].CLK
RFclock => RFreg[11][31].CLK
RFclock => RFreg[10][0].CLK
RFclock => RFreg[10][1].CLK
RFclock => RFreg[10][2].CLK
RFclock => RFreg[10][3].CLK
RFclock => RFreg[10][4].CLK
RFclock => RFreg[10][5].CLK
RFclock => RFreg[10][6].CLK
RFclock => RFreg[10][7].CLK
RFclock => RFreg[10][8].CLK
RFclock => RFreg[10][9].CLK
RFclock => RFreg[10][10].CLK
RFclock => RFreg[10][11].CLK
RFclock => RFreg[10][12].CLK
RFclock => RFreg[10][13].CLK
RFclock => RFreg[10][14].CLK
RFclock => RFreg[10][15].CLK
RFclock => RFreg[10][16].CLK
RFclock => RFreg[10][17].CLK
RFclock => RFreg[10][18].CLK
RFclock => RFreg[10][19].CLK
RFclock => RFreg[10][20].CLK
RFclock => RFreg[10][21].CLK
RFclock => RFreg[10][22].CLK
RFclock => RFreg[10][23].CLK
RFclock => RFreg[10][24].CLK
RFclock => RFreg[10][25].CLK
RFclock => RFreg[10][26].CLK
RFclock => RFreg[10][27].CLK
RFclock => RFreg[10][28].CLK
RFclock => RFreg[10][29].CLK
RFclock => RFreg[10][30].CLK
RFclock => RFreg[10][31].CLK
RFclock => RFreg[9][0].CLK
RFclock => RFreg[9][1].CLK
RFclock => RFreg[9][2].CLK
RFclock => RFreg[9][3].CLK
RFclock => RFreg[9][4].CLK
RFclock => RFreg[9][5].CLK
RFclock => RFreg[9][6].CLK
RFclock => RFreg[9][7].CLK
RFclock => RFreg[9][8].CLK
RFclock => RFreg[9][9].CLK
RFclock => RFreg[9][10].CLK
RFclock => RFreg[9][11].CLK
RFclock => RFreg[9][12].CLK
RFclock => RFreg[9][13].CLK
RFclock => RFreg[9][14].CLK
RFclock => RFreg[9][15].CLK
RFclock => RFreg[9][16].CLK
RFclock => RFreg[9][17].CLK
RFclock => RFreg[9][18].CLK
RFclock => RFreg[9][19].CLK
RFclock => RFreg[9][20].CLK
RFclock => RFreg[9][21].CLK
RFclock => RFreg[9][22].CLK
RFclock => RFreg[9][23].CLK
RFclock => RFreg[9][24].CLK
RFclock => RFreg[9][25].CLK
RFclock => RFreg[9][26].CLK
RFclock => RFreg[9][27].CLK
RFclock => RFreg[9][28].CLK
RFclock => RFreg[9][29].CLK
RFclock => RFreg[9][30].CLK
RFclock => RFreg[9][31].CLK
RFclock => RFreg[8][0].CLK
RFclock => RFreg[8][1].CLK
RFclock => RFreg[8][2].CLK
RFclock => RFreg[8][3].CLK
RFclock => RFreg[8][4].CLK
RFclock => RFreg[8][5].CLK
RFclock => RFreg[8][6].CLK
RFclock => RFreg[8][7].CLK
RFclock => RFreg[8][8].CLK
RFclock => RFreg[8][9].CLK
RFclock => RFreg[8][10].CLK
RFclock => RFreg[8][11].CLK
RFclock => RFreg[8][12].CLK
RFclock => RFreg[8][13].CLK
RFclock => RFreg[8][14].CLK
RFclock => RFreg[8][15].CLK
RFclock => RFreg[8][16].CLK
RFclock => RFreg[8][17].CLK
RFclock => RFreg[8][18].CLK
RFclock => RFreg[8][19].CLK
RFclock => RFreg[8][20].CLK
RFclock => RFreg[8][21].CLK
RFclock => RFreg[8][22].CLK
RFclock => RFreg[8][23].CLK
RFclock => RFreg[8][24].CLK
RFclock => RFreg[8][25].CLK
RFclock => RFreg[8][26].CLK
RFclock => RFreg[8][27].CLK
RFclock => RFreg[8][28].CLK
RFclock => RFreg[8][29].CLK
RFclock => RFreg[8][30].CLK
RFclock => RFreg[8][31].CLK
RFclock => RFreg[7][0].CLK
RFclock => RFreg[7][1].CLK
RFclock => RFreg[7][2].CLK
RFclock => RFreg[7][3].CLK
RFclock => RFreg[7][4].CLK
RFclock => RFreg[7][5].CLK
RFclock => RFreg[7][6].CLK
RFclock => RFreg[7][7].CLK
RFclock => RFreg[7][8].CLK
RFclock => RFreg[7][9].CLK
RFclock => RFreg[7][10].CLK
RFclock => RFreg[7][11].CLK
RFclock => RFreg[7][12].CLK
RFclock => RFreg[7][13].CLK
RFclock => RFreg[7][14].CLK
RFclock => RFreg[7][15].CLK
RFclock => RFreg[7][16].CLK
RFclock => RFreg[7][17].CLK
RFclock => RFreg[7][18].CLK
RFclock => RFreg[7][19].CLK
RFclock => RFreg[7][20].CLK
RFclock => RFreg[7][21].CLK
RFclock => RFreg[7][22].CLK
RFclock => RFreg[7][23].CLK
RFclock => RFreg[7][24].CLK
RFclock => RFreg[7][25].CLK
RFclock => RFreg[7][26].CLK
RFclock => RFreg[7][27].CLK
RFclock => RFreg[7][28].CLK
RFclock => RFreg[7][29].CLK
RFclock => RFreg[7][30].CLK
RFclock => RFreg[7][31].CLK
RFclock => RFreg[6][0].CLK
RFclock => RFreg[6][1].CLK
RFclock => RFreg[6][2].CLK
RFclock => RFreg[6][3].CLK
RFclock => RFreg[6][4].CLK
RFclock => RFreg[6][5].CLK
RFclock => RFreg[6][6].CLK
RFclock => RFreg[6][7].CLK
RFclock => RFreg[6][8].CLK
RFclock => RFreg[6][9].CLK
RFclock => RFreg[6][10].CLK
RFclock => RFreg[6][11].CLK
RFclock => RFreg[6][12].CLK
RFclock => RFreg[6][13].CLK
RFclock => RFreg[6][14].CLK
RFclock => RFreg[6][15].CLK
RFclock => RFreg[6][16].CLK
RFclock => RFreg[6][17].CLK
RFclock => RFreg[6][18].CLK
RFclock => RFreg[6][19].CLK
RFclock => RFreg[6][20].CLK
RFclock => RFreg[6][21].CLK
RFclock => RFreg[6][22].CLK
RFclock => RFreg[6][23].CLK
RFclock => RFreg[6][24].CLK
RFclock => RFreg[6][25].CLK
RFclock => RFreg[6][26].CLK
RFclock => RFreg[6][27].CLK
RFclock => RFreg[6][28].CLK
RFclock => RFreg[6][29].CLK
RFclock => RFreg[6][30].CLK
RFclock => RFreg[6][31].CLK
RFclock => RFreg[5][0].CLK
RFclock => RFreg[5][1].CLK
RFclock => RFreg[5][2].CLK
RFclock => RFreg[5][3].CLK
RFclock => RFreg[5][4].CLK
RFclock => RFreg[5][5].CLK
RFclock => RFreg[5][6].CLK
RFclock => RFreg[5][7].CLK
RFclock => RFreg[5][8].CLK
RFclock => RFreg[5][9].CLK
RFclock => RFreg[5][10].CLK
RFclock => RFreg[5][11].CLK
RFclock => RFreg[5][12].CLK
RFclock => RFreg[5][13].CLK
RFclock => RFreg[5][14].CLK
RFclock => RFreg[5][15].CLK
RFclock => RFreg[5][16].CLK
RFclock => RFreg[5][17].CLK
RFclock => RFreg[5][18].CLK
RFclock => RFreg[5][19].CLK
RFclock => RFreg[5][20].CLK
RFclock => RFreg[5][21].CLK
RFclock => RFreg[5][22].CLK
RFclock => RFreg[5][23].CLK
RFclock => RFreg[5][24].CLK
RFclock => RFreg[5][25].CLK
RFclock => RFreg[5][26].CLK
RFclock => RFreg[5][27].CLK
RFclock => RFreg[5][28].CLK
RFclock => RFreg[5][29].CLK
RFclock => RFreg[5][30].CLK
RFclock => RFreg[5][31].CLK
RFclock => RFreg[4][0].CLK
RFclock => RFreg[4][1].CLK
RFclock => RFreg[4][2].CLK
RFclock => RFreg[4][3].CLK
RFclock => RFreg[4][4].CLK
RFclock => RFreg[4][5].CLK
RFclock => RFreg[4][6].CLK
RFclock => RFreg[4][7].CLK
RFclock => RFreg[4][8].CLK
RFclock => RFreg[4][9].CLK
RFclock => RFreg[4][10].CLK
RFclock => RFreg[4][11].CLK
RFclock => RFreg[4][12].CLK
RFclock => RFreg[4][13].CLK
RFclock => RFreg[4][14].CLK
RFclock => RFreg[4][15].CLK
RFclock => RFreg[4][16].CLK
RFclock => RFreg[4][17].CLK
RFclock => RFreg[4][18].CLK
RFclock => RFreg[4][19].CLK
RFclock => RFreg[4][20].CLK
RFclock => RFreg[4][21].CLK
RFclock => RFreg[4][22].CLK
RFclock => RFreg[4][23].CLK
RFclock => RFreg[4][24].CLK
RFclock => RFreg[4][25].CLK
RFclock => RFreg[4][26].CLK
RFclock => RFreg[4][27].CLK
RFclock => RFreg[4][28].CLK
RFclock => RFreg[4][29].CLK
RFclock => RFreg[4][30].CLK
RFclock => RFreg[4][31].CLK
RFclock => RFreg[3][0].CLK
RFclock => RFreg[3][1].CLK
RFclock => RFreg[3][2].CLK
RFclock => RFreg[3][3].CLK
RFclock => RFreg[3][4].CLK
RFclock => RFreg[3][5].CLK
RFclock => RFreg[3][6].CLK
RFclock => RFreg[3][7].CLK
RFclock => RFreg[3][8].CLK
RFclock => RFreg[3][9].CLK
RFclock => RFreg[3][10].CLK
RFclock => RFreg[3][11].CLK
RFclock => RFreg[3][12].CLK
RFclock => RFreg[3][13].CLK
RFclock => RFreg[3][14].CLK
RFclock => RFreg[3][15].CLK
RFclock => RFreg[3][16].CLK
RFclock => RFreg[3][17].CLK
RFclock => RFreg[3][18].CLK
RFclock => RFreg[3][19].CLK
RFclock => RFreg[3][20].CLK
RFclock => RFreg[3][21].CLK
RFclock => RFreg[3][22].CLK
RFclock => RFreg[3][23].CLK
RFclock => RFreg[3][24].CLK
RFclock => RFreg[3][25].CLK
RFclock => RFreg[3][26].CLK
RFclock => RFreg[3][27].CLK
RFclock => RFreg[3][28].CLK
RFclock => RFreg[3][29].CLK
RFclock => RFreg[3][30].CLK
RFclock => RFreg[3][31].CLK
RFclock => RFreg[2][0].CLK
RFclock => RFreg[2][1].CLK
RFclock => RFreg[2][2].CLK
RFclock => RFreg[2][3].CLK
RFclock => RFreg[2][4].CLK
RFclock => RFreg[2][5].CLK
RFclock => RFreg[2][6].CLK
RFclock => RFreg[2][7].CLK
RFclock => RFreg[2][8].CLK
RFclock => RFreg[2][9].CLK
RFclock => RFreg[2][10].CLK
RFclock => RFreg[2][11].CLK
RFclock => RFreg[2][12].CLK
RFclock => RFreg[2][13].CLK
RFclock => RFreg[2][14].CLK
RFclock => RFreg[2][15].CLK
RFclock => RFreg[2][16].CLK
RFclock => RFreg[2][17].CLK
RFclock => RFreg[2][18].CLK
RFclock => RFreg[2][19].CLK
RFclock => RFreg[2][20].CLK
RFclock => RFreg[2][21].CLK
RFclock => RFreg[2][22].CLK
RFclock => RFreg[2][23].CLK
RFclock => RFreg[2][24].CLK
RFclock => RFreg[2][25].CLK
RFclock => RFreg[2][26].CLK
RFclock => RFreg[2][27].CLK
RFclock => RFreg[2][28].CLK
RFclock => RFreg[2][29].CLK
RFclock => RFreg[2][30].CLK
RFclock => RFreg[2][31].CLK
RFclock => RFreg[1][0].CLK
RFclock => RFreg[1][1].CLK
RFclock => RFreg[1][2].CLK
RFclock => RFreg[1][3].CLK
RFclock => RFreg[1][4].CLK
RFclock => RFreg[1][5].CLK
RFclock => RFreg[1][6].CLK
RFclock => RFreg[1][7].CLK
RFclock => RFreg[1][8].CLK
RFclock => RFreg[1][9].CLK
RFclock => RFreg[1][10].CLK
RFclock => RFreg[1][11].CLK
RFclock => RFreg[1][12].CLK
RFclock => RFreg[1][13].CLK
RFclock => RFreg[1][14].CLK
RFclock => RFreg[1][15].CLK
RFclock => RFreg[1][16].CLK
RFclock => RFreg[1][17].CLK
RFclock => RFreg[1][18].CLK
RFclock => RFreg[1][19].CLK
RFclock => RFreg[1][20].CLK
RFclock => RFreg[1][21].CLK
RFclock => RFreg[1][22].CLK
RFclock => RFreg[1][23].CLK
RFclock => RFreg[1][24].CLK
RFclock => RFreg[1][25].CLK
RFclock => RFreg[1][26].CLK
RFclock => RFreg[1][27].CLK
RFclock => RFreg[1][28].CLK
RFclock => RFreg[1][29].CLK
RFclock => RFreg[1][30].CLK
RFclock => RFreg[1][31].CLK
RFreset => RFreg[31][0].ACLR
RFreset => RFreg[31][1].ACLR
RFreset => RFreg[31][2].ACLR
RFreset => RFreg[31][3].ACLR
RFreset => RFreg[31][4].ACLR
RFreset => RFreg[31][5].ACLR
RFreset => RFreg[31][6].ACLR
RFreset => RFreg[31][7].ACLR
RFreset => RFreg[31][8].ACLR
RFreset => RFreg[31][9].ACLR
RFreset => RFreg[31][10].ACLR
RFreset => RFreg[31][11].ACLR
RFreset => RFreg[31][12].ACLR
RFreset => RFreg[31][13].ACLR
RFreset => RFreg[31][14].ACLR
RFreset => RFreg[31][15].ACLR
RFreset => RFreg[31][16].ACLR
RFreset => RFreg[31][17].ACLR
RFreset => RFreg[31][18].ACLR
RFreset => RFreg[31][19].ACLR
RFreset => RFreg[31][20].ACLR
RFreset => RFreg[31][21].ACLR
RFreset => RFreg[31][22].ACLR
RFreset => RFreg[31][23].ACLR
RFreset => RFreg[31][24].ACLR
RFreset => RFreg[31][25].ACLR
RFreset => RFreg[31][26].ACLR
RFreset => RFreg[31][27].ACLR
RFreset => RFreg[31][28].ACLR
RFreset => RFreg[31][29].ACLR
RFreset => RFreg[31][30].ACLR
RFreset => RFreg[31][31].ACLR
RFreset => RFreg[30][0].ACLR
RFreset => RFreg[30][1].ACLR
RFreset => RFreg[30][2].ACLR
RFreset => RFreg[30][3].ACLR
RFreset => RFreg[30][4].ACLR
RFreset => RFreg[30][5].ACLR
RFreset => RFreg[30][6].ACLR
RFreset => RFreg[30][7].ACLR
RFreset => RFreg[30][8].ACLR
RFreset => RFreg[30][9].ACLR
RFreset => RFreg[30][10].ACLR
RFreset => RFreg[30][11].ACLR
RFreset => RFreg[30][12].ACLR
RFreset => RFreg[30][13].ACLR
RFreset => RFreg[30][14].ACLR
RFreset => RFreg[30][15].ACLR
RFreset => RFreg[30][16].ACLR
RFreset => RFreg[30][17].ACLR
RFreset => RFreg[30][18].ACLR
RFreset => RFreg[30][19].ACLR
RFreset => RFreg[30][20].ACLR
RFreset => RFreg[30][21].ACLR
RFreset => RFreg[30][22].ACLR
RFreset => RFreg[30][23].ACLR
RFreset => RFreg[30][24].ACLR
RFreset => RFreg[30][25].ACLR
RFreset => RFreg[30][26].ACLR
RFreset => RFreg[30][27].ACLR
RFreset => RFreg[30][28].ACLR
RFreset => RFreg[30][29].ACLR
RFreset => RFreg[30][30].ACLR
RFreset => RFreg[30][31].ACLR
RFreset => RFreg[29][0].ACLR
RFreset => RFreg[29][1].ACLR
RFreset => RFreg[29][2].ACLR
RFreset => RFreg[29][3].ACLR
RFreset => RFreg[29][4].ACLR
RFreset => RFreg[29][5].ACLR
RFreset => RFreg[29][6].ACLR
RFreset => RFreg[29][7].ACLR
RFreset => RFreg[29][8].ACLR
RFreset => RFreg[29][9].ACLR
RFreset => RFreg[29][10].ACLR
RFreset => RFreg[29][11].ACLR
RFreset => RFreg[29][12].ACLR
RFreset => RFreg[29][13].ACLR
RFreset => RFreg[29][14].ACLR
RFreset => RFreg[29][15].ACLR
RFreset => RFreg[29][16].ACLR
RFreset => RFreg[29][17].ACLR
RFreset => RFreg[29][18].ACLR
RFreset => RFreg[29][19].ACLR
RFreset => RFreg[29][20].ACLR
RFreset => RFreg[29][21].ACLR
RFreset => RFreg[29][22].ACLR
RFreset => RFreg[29][23].ACLR
RFreset => RFreg[29][24].ACLR
RFreset => RFreg[29][25].ACLR
RFreset => RFreg[29][26].ACLR
RFreset => RFreg[29][27].ACLR
RFreset => RFreg[29][28].ACLR
RFreset => RFreg[29][29].ACLR
RFreset => RFreg[29][30].ACLR
RFreset => RFreg[29][31].ACLR
RFreset => RFreg[28][0].ACLR
RFreset => RFreg[28][1].ACLR
RFreset => RFreg[28][2].ACLR
RFreset => RFreg[28][3].ACLR
RFreset => RFreg[28][4].ACLR
RFreset => RFreg[28][5].ACLR
RFreset => RFreg[28][6].ACLR
RFreset => RFreg[28][7].ACLR
RFreset => RFreg[28][8].ACLR
RFreset => RFreg[28][9].ACLR
RFreset => RFreg[28][10].ACLR
RFreset => RFreg[28][11].ACLR
RFreset => RFreg[28][12].ACLR
RFreset => RFreg[28][13].ACLR
RFreset => RFreg[28][14].ACLR
RFreset => RFreg[28][15].ACLR
RFreset => RFreg[28][16].ACLR
RFreset => RFreg[28][17].ACLR
RFreset => RFreg[28][18].ACLR
RFreset => RFreg[28][19].ACLR
RFreset => RFreg[28][20].ACLR
RFreset => RFreg[28][21].ACLR
RFreset => RFreg[28][22].ACLR
RFreset => RFreg[28][23].ACLR
RFreset => RFreg[28][24].ACLR
RFreset => RFreg[28][25].ACLR
RFreset => RFreg[28][26].ACLR
RFreset => RFreg[28][27].ACLR
RFreset => RFreg[28][28].ACLR
RFreset => RFreg[28][29].ACLR
RFreset => RFreg[28][30].ACLR
RFreset => RFreg[28][31].ACLR
RFreset => RFreg[27][0].ACLR
RFreset => RFreg[27][1].ACLR
RFreset => RFreg[27][2].ACLR
RFreset => RFreg[27][3].ACLR
RFreset => RFreg[27][4].ACLR
RFreset => RFreg[27][5].ACLR
RFreset => RFreg[27][6].ACLR
RFreset => RFreg[27][7].ACLR
RFreset => RFreg[27][8].ACLR
RFreset => RFreg[27][9].ACLR
RFreset => RFreg[27][10].ACLR
RFreset => RFreg[27][11].ACLR
RFreset => RFreg[27][12].ACLR
RFreset => RFreg[27][13].ACLR
RFreset => RFreg[27][14].ACLR
RFreset => RFreg[27][15].ACLR
RFreset => RFreg[27][16].ACLR
RFreset => RFreg[27][17].ACLR
RFreset => RFreg[27][18].ACLR
RFreset => RFreg[27][19].ACLR
RFreset => RFreg[27][20].ACLR
RFreset => RFreg[27][21].ACLR
RFreset => RFreg[27][22].ACLR
RFreset => RFreg[27][23].ACLR
RFreset => RFreg[27][24].ACLR
RFreset => RFreg[27][25].ACLR
RFreset => RFreg[27][26].ACLR
RFreset => RFreg[27][27].ACLR
RFreset => RFreg[27][28].ACLR
RFreset => RFreg[27][29].ACLR
RFreset => RFreg[27][30].ACLR
RFreset => RFreg[27][31].ACLR
RFreset => RFreg[26][0].ACLR
RFreset => RFreg[26][1].ACLR
RFreset => RFreg[26][2].ACLR
RFreset => RFreg[26][3].ACLR
RFreset => RFreg[26][4].ACLR
RFreset => RFreg[26][5].ACLR
RFreset => RFreg[26][6].ACLR
RFreset => RFreg[26][7].ACLR
RFreset => RFreg[26][8].ACLR
RFreset => RFreg[26][9].ACLR
RFreset => RFreg[26][10].ACLR
RFreset => RFreg[26][11].ACLR
RFreset => RFreg[26][12].ACLR
RFreset => RFreg[26][13].ACLR
RFreset => RFreg[26][14].ACLR
RFreset => RFreg[26][15].ACLR
RFreset => RFreg[26][16].ACLR
RFreset => RFreg[26][17].ACLR
RFreset => RFreg[26][18].ACLR
RFreset => RFreg[26][19].ACLR
RFreset => RFreg[26][20].ACLR
RFreset => RFreg[26][21].ACLR
RFreset => RFreg[26][22].ACLR
RFreset => RFreg[26][23].ACLR
RFreset => RFreg[26][24].ACLR
RFreset => RFreg[26][25].ACLR
RFreset => RFreg[26][26].ACLR
RFreset => RFreg[26][27].ACLR
RFreset => RFreg[26][28].ACLR
RFreset => RFreg[26][29].ACLR
RFreset => RFreg[26][30].ACLR
RFreset => RFreg[26][31].ACLR
RFreset => RFreg[25][0].ACLR
RFreset => RFreg[25][1].ACLR
RFreset => RFreg[25][2].ACLR
RFreset => RFreg[25][3].ACLR
RFreset => RFreg[25][4].ACLR
RFreset => RFreg[25][5].ACLR
RFreset => RFreg[25][6].ACLR
RFreset => RFreg[25][7].ACLR
RFreset => RFreg[25][8].ACLR
RFreset => RFreg[25][9].ACLR
RFreset => RFreg[25][10].ACLR
RFreset => RFreg[25][11].ACLR
RFreset => RFreg[25][12].ACLR
RFreset => RFreg[25][13].ACLR
RFreset => RFreg[25][14].ACLR
RFreset => RFreg[25][15].ACLR
RFreset => RFreg[25][16].ACLR
RFreset => RFreg[25][17].ACLR
RFreset => RFreg[25][18].ACLR
RFreset => RFreg[25][19].ACLR
RFreset => RFreg[25][20].ACLR
RFreset => RFreg[25][21].ACLR
RFreset => RFreg[25][22].ACLR
RFreset => RFreg[25][23].ACLR
RFreset => RFreg[25][24].ACLR
RFreset => RFreg[25][25].ACLR
RFreset => RFreg[25][26].ACLR
RFreset => RFreg[25][27].ACLR
RFreset => RFreg[25][28].ACLR
RFreset => RFreg[25][29].ACLR
RFreset => RFreg[25][30].ACLR
RFreset => RFreg[25][31].ACLR
RFreset => RFreg[24][0].ACLR
RFreset => RFreg[24][1].ACLR
RFreset => RFreg[24][2].ACLR
RFreset => RFreg[24][3].ACLR
RFreset => RFreg[24][4].ACLR
RFreset => RFreg[24][5].ACLR
RFreset => RFreg[24][6].ACLR
RFreset => RFreg[24][7].ACLR
RFreset => RFreg[24][8].ACLR
RFreset => RFreg[24][9].ACLR
RFreset => RFreg[24][10].ACLR
RFreset => RFreg[24][11].ACLR
RFreset => RFreg[24][12].ACLR
RFreset => RFreg[24][13].ACLR
RFreset => RFreg[24][14].ACLR
RFreset => RFreg[24][15].ACLR
RFreset => RFreg[24][16].ACLR
RFreset => RFreg[24][17].ACLR
RFreset => RFreg[24][18].ACLR
RFreset => RFreg[24][19].ACLR
RFreset => RFreg[24][20].ACLR
RFreset => RFreg[24][21].ACLR
RFreset => RFreg[24][22].ACLR
RFreset => RFreg[24][23].ACLR
RFreset => RFreg[24][24].ACLR
RFreset => RFreg[24][25].ACLR
RFreset => RFreg[24][26].ACLR
RFreset => RFreg[24][27].ACLR
RFreset => RFreg[24][28].ACLR
RFreset => RFreg[24][29].ACLR
RFreset => RFreg[24][30].ACLR
RFreset => RFreg[24][31].ACLR
RFreset => RFreg[23][0].ACLR
RFreset => RFreg[23][1].ACLR
RFreset => RFreg[23][2].ACLR
RFreset => RFreg[23][3].ACLR
RFreset => RFreg[23][4].ACLR
RFreset => RFreg[23][5].ACLR
RFreset => RFreg[23][6].ACLR
RFreset => RFreg[23][7].ACLR
RFreset => RFreg[23][8].ACLR
RFreset => RFreg[23][9].ACLR
RFreset => RFreg[23][10].ACLR
RFreset => RFreg[23][11].ACLR
RFreset => RFreg[23][12].ACLR
RFreset => RFreg[23][13].ACLR
RFreset => RFreg[23][14].ACLR
RFreset => RFreg[23][15].ACLR
RFreset => RFreg[23][16].ACLR
RFreset => RFreg[23][17].ACLR
RFreset => RFreg[23][18].ACLR
RFreset => RFreg[23][19].ACLR
RFreset => RFreg[23][20].ACLR
RFreset => RFreg[23][21].ACLR
RFreset => RFreg[23][22].ACLR
RFreset => RFreg[23][23].ACLR
RFreset => RFreg[23][24].ACLR
RFreset => RFreg[23][25].ACLR
RFreset => RFreg[23][26].ACLR
RFreset => RFreg[23][27].ACLR
RFreset => RFreg[23][28].ACLR
RFreset => RFreg[23][29].ACLR
RFreset => RFreg[23][30].ACLR
RFreset => RFreg[23][31].ACLR
RFreset => RFreg[22][0].ACLR
RFreset => RFreg[22][1].ACLR
RFreset => RFreg[22][2].ACLR
RFreset => RFreg[22][3].ACLR
RFreset => RFreg[22][4].ACLR
RFreset => RFreg[22][5].ACLR
RFreset => RFreg[22][6].ACLR
RFreset => RFreg[22][7].ACLR
RFreset => RFreg[22][8].ACLR
RFreset => RFreg[22][9].ACLR
RFreset => RFreg[22][10].ACLR
RFreset => RFreg[22][11].ACLR
RFreset => RFreg[22][12].ACLR
RFreset => RFreg[22][13].ACLR
RFreset => RFreg[22][14].ACLR
RFreset => RFreg[22][15].ACLR
RFreset => RFreg[22][16].ACLR
RFreset => RFreg[22][17].ACLR
RFreset => RFreg[22][18].ACLR
RFreset => RFreg[22][19].ACLR
RFreset => RFreg[22][20].ACLR
RFreset => RFreg[22][21].ACLR
RFreset => RFreg[22][22].ACLR
RFreset => RFreg[22][23].ACLR
RFreset => RFreg[22][24].ACLR
RFreset => RFreg[22][25].ACLR
RFreset => RFreg[22][26].ACLR
RFreset => RFreg[22][27].ACLR
RFreset => RFreg[22][28].ACLR
RFreset => RFreg[22][29].ACLR
RFreset => RFreg[22][30].ACLR
RFreset => RFreg[22][31].ACLR
RFreset => RFreg[21][0].ACLR
RFreset => RFreg[21][1].ACLR
RFreset => RFreg[21][2].ACLR
RFreset => RFreg[21][3].ACLR
RFreset => RFreg[21][4].ACLR
RFreset => RFreg[21][5].ACLR
RFreset => RFreg[21][6].ACLR
RFreset => RFreg[21][7].ACLR
RFreset => RFreg[21][8].ACLR
RFreset => RFreg[21][9].ACLR
RFreset => RFreg[21][10].ACLR
RFreset => RFreg[21][11].ACLR
RFreset => RFreg[21][12].ACLR
RFreset => RFreg[21][13].ACLR
RFreset => RFreg[21][14].ACLR
RFreset => RFreg[21][15].ACLR
RFreset => RFreg[21][16].ACLR
RFreset => RFreg[21][17].ACLR
RFreset => RFreg[21][18].ACLR
RFreset => RFreg[21][19].ACLR
RFreset => RFreg[21][20].ACLR
RFreset => RFreg[21][21].ACLR
RFreset => RFreg[21][22].ACLR
RFreset => RFreg[21][23].ACLR
RFreset => RFreg[21][24].ACLR
RFreset => RFreg[21][25].ACLR
RFreset => RFreg[21][26].ACLR
RFreset => RFreg[21][27].ACLR
RFreset => RFreg[21][28].ACLR
RFreset => RFreg[21][29].ACLR
RFreset => RFreg[21][30].ACLR
RFreset => RFreg[21][31].ACLR
RFreset => RFreg[20][0].ACLR
RFreset => RFreg[20][1].ACLR
RFreset => RFreg[20][2].ACLR
RFreset => RFreg[20][3].ACLR
RFreset => RFreg[20][4].ACLR
RFreset => RFreg[20][5].ACLR
RFreset => RFreg[20][6].ACLR
RFreset => RFreg[20][7].ACLR
RFreset => RFreg[20][8].ACLR
RFreset => RFreg[20][9].ACLR
RFreset => RFreg[20][10].ACLR
RFreset => RFreg[20][11].ACLR
RFreset => RFreg[20][12].ACLR
RFreset => RFreg[20][13].ACLR
RFreset => RFreg[20][14].ACLR
RFreset => RFreg[20][15].ACLR
RFreset => RFreg[20][16].ACLR
RFreset => RFreg[20][17].ACLR
RFreset => RFreg[20][18].ACLR
RFreset => RFreg[20][19].ACLR
RFreset => RFreg[20][20].ACLR
RFreset => RFreg[20][21].ACLR
RFreset => RFreg[20][22].ACLR
RFreset => RFreg[20][23].ACLR
RFreset => RFreg[20][24].ACLR
RFreset => RFreg[20][25].ACLR
RFreset => RFreg[20][26].ACLR
RFreset => RFreg[20][27].ACLR
RFreset => RFreg[20][28].ACLR
RFreset => RFreg[20][29].ACLR
RFreset => RFreg[20][30].ACLR
RFreset => RFreg[20][31].ACLR
RFreset => RFreg[19][0].ACLR
RFreset => RFreg[19][1].ACLR
RFreset => RFreg[19][2].ACLR
RFreset => RFreg[19][3].ACLR
RFreset => RFreg[19][4].ACLR
RFreset => RFreg[19][5].ACLR
RFreset => RFreg[19][6].ACLR
RFreset => RFreg[19][7].ACLR
RFreset => RFreg[19][8].ACLR
RFreset => RFreg[19][9].ACLR
RFreset => RFreg[19][10].ACLR
RFreset => RFreg[19][11].ACLR
RFreset => RFreg[19][12].ACLR
RFreset => RFreg[19][13].ACLR
RFreset => RFreg[19][14].ACLR
RFreset => RFreg[19][15].ACLR
RFreset => RFreg[19][16].ACLR
RFreset => RFreg[19][17].ACLR
RFreset => RFreg[19][18].ACLR
RFreset => RFreg[19][19].ACLR
RFreset => RFreg[19][20].ACLR
RFreset => RFreg[19][21].ACLR
RFreset => RFreg[19][22].ACLR
RFreset => RFreg[19][23].ACLR
RFreset => RFreg[19][24].ACLR
RFreset => RFreg[19][25].ACLR
RFreset => RFreg[19][26].ACLR
RFreset => RFreg[19][27].ACLR
RFreset => RFreg[19][28].ACLR
RFreset => RFreg[19][29].ACLR
RFreset => RFreg[19][30].ACLR
RFreset => RFreg[19][31].ACLR
RFreset => RFreg[18][0].ACLR
RFreset => RFreg[18][1].ACLR
RFreset => RFreg[18][2].ACLR
RFreset => RFreg[18][3].ACLR
RFreset => RFreg[18][4].ACLR
RFreset => RFreg[18][5].ACLR
RFreset => RFreg[18][6].ACLR
RFreset => RFreg[18][7].ACLR
RFreset => RFreg[18][8].ACLR
RFreset => RFreg[18][9].ACLR
RFreset => RFreg[18][10].ACLR
RFreset => RFreg[18][11].ACLR
RFreset => RFreg[18][12].ACLR
RFreset => RFreg[18][13].ACLR
RFreset => RFreg[18][14].ACLR
RFreset => RFreg[18][15].ACLR
RFreset => RFreg[18][16].ACLR
RFreset => RFreg[18][17].ACLR
RFreset => RFreg[18][18].ACLR
RFreset => RFreg[18][19].ACLR
RFreset => RFreg[18][20].ACLR
RFreset => RFreg[18][21].ACLR
RFreset => RFreg[18][22].ACLR
RFreset => RFreg[18][23].ACLR
RFreset => RFreg[18][24].ACLR
RFreset => RFreg[18][25].ACLR
RFreset => RFreg[18][26].ACLR
RFreset => RFreg[18][27].ACLR
RFreset => RFreg[18][28].ACLR
RFreset => RFreg[18][29].ACLR
RFreset => RFreg[18][30].ACLR
RFreset => RFreg[18][31].ACLR
RFreset => RFreg[17][0].ACLR
RFreset => RFreg[17][1].ACLR
RFreset => RFreg[17][2].ACLR
RFreset => RFreg[17][3].ACLR
RFreset => RFreg[17][4].ACLR
RFreset => RFreg[17][5].ACLR
RFreset => RFreg[17][6].ACLR
RFreset => RFreg[17][7].ACLR
RFreset => RFreg[17][8].ACLR
RFreset => RFreg[17][9].ACLR
RFreset => RFreg[17][10].ACLR
RFreset => RFreg[17][11].ACLR
RFreset => RFreg[17][12].ACLR
RFreset => RFreg[17][13].ACLR
RFreset => RFreg[17][14].ACLR
RFreset => RFreg[17][15].ACLR
RFreset => RFreg[17][16].ACLR
RFreset => RFreg[17][17].ACLR
RFreset => RFreg[17][18].ACLR
RFreset => RFreg[17][19].ACLR
RFreset => RFreg[17][20].ACLR
RFreset => RFreg[17][21].ACLR
RFreset => RFreg[17][22].ACLR
RFreset => RFreg[17][23].ACLR
RFreset => RFreg[17][24].ACLR
RFreset => RFreg[17][25].ACLR
RFreset => RFreg[17][26].ACLR
RFreset => RFreg[17][27].ACLR
RFreset => RFreg[17][28].ACLR
RFreset => RFreg[17][29].ACLR
RFreset => RFreg[17][30].ACLR
RFreset => RFreg[17][31].ACLR
RFreset => RFreg[16][0].ACLR
RFreset => RFreg[16][1].ACLR
RFreset => RFreg[16][2].ACLR
RFreset => RFreg[16][3].ACLR
RFreset => RFreg[16][4].ACLR
RFreset => RFreg[16][5].ACLR
RFreset => RFreg[16][6].ACLR
RFreset => RFreg[16][7].ACLR
RFreset => RFreg[16][8].ACLR
RFreset => RFreg[16][9].ACLR
RFreset => RFreg[16][10].ACLR
RFreset => RFreg[16][11].ACLR
RFreset => RFreg[16][12].ACLR
RFreset => RFreg[16][13].ACLR
RFreset => RFreg[16][14].ACLR
RFreset => RFreg[16][15].ACLR
RFreset => RFreg[16][16].ACLR
RFreset => RFreg[16][17].ACLR
RFreset => RFreg[16][18].ACLR
RFreset => RFreg[16][19].ACLR
RFreset => RFreg[16][20].ACLR
RFreset => RFreg[16][21].ACLR
RFreset => RFreg[16][22].ACLR
RFreset => RFreg[16][23].ACLR
RFreset => RFreg[16][24].ACLR
RFreset => RFreg[16][25].ACLR
RFreset => RFreg[16][26].ACLR
RFreset => RFreg[16][27].ACLR
RFreset => RFreg[16][28].ACLR
RFreset => RFreg[16][29].ACLR
RFreset => RFreg[16][30].ACLR
RFreset => RFreg[16][31].ACLR
RFreset => RFreg[15][0].ACLR
RFreset => RFreg[15][1].ACLR
RFreset => RFreg[15][2].ACLR
RFreset => RFreg[15][3].ACLR
RFreset => RFreg[15][4].ACLR
RFreset => RFreg[15][5].ACLR
RFreset => RFreg[15][6].ACLR
RFreset => RFreg[15][7].ACLR
RFreset => RFreg[15][8].ACLR
RFreset => RFreg[15][9].ACLR
RFreset => RFreg[15][10].ACLR
RFreset => RFreg[15][11].ACLR
RFreset => RFreg[15][12].ACLR
RFreset => RFreg[15][13].ACLR
RFreset => RFreg[15][14].ACLR
RFreset => RFreg[15][15].ACLR
RFreset => RFreg[15][16].ACLR
RFreset => RFreg[15][17].ACLR
RFreset => RFreg[15][18].ACLR
RFreset => RFreg[15][19].ACLR
RFreset => RFreg[15][20].ACLR
RFreset => RFreg[15][21].ACLR
RFreset => RFreg[15][22].ACLR
RFreset => RFreg[15][23].ACLR
RFreset => RFreg[15][24].ACLR
RFreset => RFreg[15][25].ACLR
RFreset => RFreg[15][26].ACLR
RFreset => RFreg[15][27].ACLR
RFreset => RFreg[15][28].ACLR
RFreset => RFreg[15][29].ACLR
RFreset => RFreg[15][30].ACLR
RFreset => RFreg[15][31].ACLR
RFreset => RFreg[14][0].ACLR
RFreset => RFreg[14][1].ACLR
RFreset => RFreg[14][2].ACLR
RFreset => RFreg[14][3].ACLR
RFreset => RFreg[14][4].ACLR
RFreset => RFreg[14][5].ACLR
RFreset => RFreg[14][6].ACLR
RFreset => RFreg[14][7].ACLR
RFreset => RFreg[14][8].ACLR
RFreset => RFreg[14][9].ACLR
RFreset => RFreg[14][10].ACLR
RFreset => RFreg[14][11].ACLR
RFreset => RFreg[14][12].ACLR
RFreset => RFreg[14][13].ACLR
RFreset => RFreg[14][14].ACLR
RFreset => RFreg[14][15].ACLR
RFreset => RFreg[14][16].ACLR
RFreset => RFreg[14][17].ACLR
RFreset => RFreg[14][18].ACLR
RFreset => RFreg[14][19].ACLR
RFreset => RFreg[14][20].ACLR
RFreset => RFreg[14][21].ACLR
RFreset => RFreg[14][22].ACLR
RFreset => RFreg[14][23].ACLR
RFreset => RFreg[14][24].ACLR
RFreset => RFreg[14][25].ACLR
RFreset => RFreg[14][26].ACLR
RFreset => RFreg[14][27].ACLR
RFreset => RFreg[14][28].ACLR
RFreset => RFreg[14][29].ACLR
RFreset => RFreg[14][30].ACLR
RFreset => RFreg[14][31].ACLR
RFreset => RFreg[13][0].ACLR
RFreset => RFreg[13][1].ACLR
RFreset => RFreg[13][2].ACLR
RFreset => RFreg[13][3].ACLR
RFreset => RFreg[13][4].ACLR
RFreset => RFreg[13][5].ACLR
RFreset => RFreg[13][6].ACLR
RFreset => RFreg[13][7].ACLR
RFreset => RFreg[13][8].ACLR
RFreset => RFreg[13][9].ACLR
RFreset => RFreg[13][10].ACLR
RFreset => RFreg[13][11].ACLR
RFreset => RFreg[13][12].ACLR
RFreset => RFreg[13][13].ACLR
RFreset => RFreg[13][14].ACLR
RFreset => RFreg[13][15].ACLR
RFreset => RFreg[13][16].ACLR
RFreset => RFreg[13][17].ACLR
RFreset => RFreg[13][18].ACLR
RFreset => RFreg[13][19].ACLR
RFreset => RFreg[13][20].ACLR
RFreset => RFreg[13][21].ACLR
RFreset => RFreg[13][22].ACLR
RFreset => RFreg[13][23].ACLR
RFreset => RFreg[13][24].ACLR
RFreset => RFreg[13][25].ACLR
RFreset => RFreg[13][26].ACLR
RFreset => RFreg[13][27].ACLR
RFreset => RFreg[13][28].ACLR
RFreset => RFreg[13][29].ACLR
RFreset => RFreg[13][30].ACLR
RFreset => RFreg[13][31].ACLR
RFreset => RFreg[12][0].ACLR
RFreset => RFreg[12][1].ACLR
RFreset => RFreg[12][2].ACLR
RFreset => RFreg[12][3].ACLR
RFreset => RFreg[12][4].ACLR
RFreset => RFreg[12][5].ACLR
RFreset => RFreg[12][6].ACLR
RFreset => RFreg[12][7].ACLR
RFreset => RFreg[12][8].ACLR
RFreset => RFreg[12][9].ACLR
RFreset => RFreg[12][10].ACLR
RFreset => RFreg[12][11].ACLR
RFreset => RFreg[12][12].ACLR
RFreset => RFreg[12][13].ACLR
RFreset => RFreg[12][14].ACLR
RFreset => RFreg[12][15].ACLR
RFreset => RFreg[12][16].ACLR
RFreset => RFreg[12][17].ACLR
RFreset => RFreg[12][18].ACLR
RFreset => RFreg[12][19].ACLR
RFreset => RFreg[12][20].ACLR
RFreset => RFreg[12][21].ACLR
RFreset => RFreg[12][22].ACLR
RFreset => RFreg[12][23].ACLR
RFreset => RFreg[12][24].ACLR
RFreset => RFreg[12][25].ACLR
RFreset => RFreg[12][26].ACLR
RFreset => RFreg[12][27].ACLR
RFreset => RFreg[12][28].ACLR
RFreset => RFreg[12][29].ACLR
RFreset => RFreg[12][30].ACLR
RFreset => RFreg[12][31].ACLR
RFreset => RFreg[11][0].ACLR
RFreset => RFreg[11][1].ACLR
RFreset => RFreg[11][2].ACLR
RFreset => RFreg[11][3].ACLR
RFreset => RFreg[11][4].ACLR
RFreset => RFreg[11][5].ACLR
RFreset => RFreg[11][6].ACLR
RFreset => RFreg[11][7].ACLR
RFreset => RFreg[11][8].ACLR
RFreset => RFreg[11][9].ACLR
RFreset => RFreg[11][10].ACLR
RFreset => RFreg[11][11].ACLR
RFreset => RFreg[11][12].ACLR
RFreset => RFreg[11][13].ACLR
RFreset => RFreg[11][14].ACLR
RFreset => RFreg[11][15].ACLR
RFreset => RFreg[11][16].ACLR
RFreset => RFreg[11][17].ACLR
RFreset => RFreg[11][18].ACLR
RFreset => RFreg[11][19].ACLR
RFreset => RFreg[11][20].ACLR
RFreset => RFreg[11][21].ACLR
RFreset => RFreg[11][22].ACLR
RFreset => RFreg[11][23].ACLR
RFreset => RFreg[11][24].ACLR
RFreset => RFreg[11][25].ACLR
RFreset => RFreg[11][26].ACLR
RFreset => RFreg[11][27].ACLR
RFreset => RFreg[11][28].ACLR
RFreset => RFreg[11][29].ACLR
RFreset => RFreg[11][30].ACLR
RFreset => RFreg[11][31].ACLR
RFreset => RFreg[10][0].ACLR
RFreset => RFreg[10][1].ACLR
RFreset => RFreg[10][2].ACLR
RFreset => RFreg[10][3].ACLR
RFreset => RFreg[10][4].ACLR
RFreset => RFreg[10][5].ACLR
RFreset => RFreg[10][6].ACLR
RFreset => RFreg[10][7].ACLR
RFreset => RFreg[10][8].ACLR
RFreset => RFreg[10][9].ACLR
RFreset => RFreg[10][10].ACLR
RFreset => RFreg[10][11].ACLR
RFreset => RFreg[10][12].ACLR
RFreset => RFreg[10][13].ACLR
RFreset => RFreg[10][14].ACLR
RFreset => RFreg[10][15].ACLR
RFreset => RFreg[10][16].ACLR
RFreset => RFreg[10][17].ACLR
RFreset => RFreg[10][18].ACLR
RFreset => RFreg[10][19].ACLR
RFreset => RFreg[10][20].ACLR
RFreset => RFreg[10][21].ACLR
RFreset => RFreg[10][22].ACLR
RFreset => RFreg[10][23].ACLR
RFreset => RFreg[10][24].ACLR
RFreset => RFreg[10][25].ACLR
RFreset => RFreg[10][26].ACLR
RFreset => RFreg[10][27].ACLR
RFreset => RFreg[10][28].ACLR
RFreset => RFreg[10][29].ACLR
RFreset => RFreg[10][30].ACLR
RFreset => RFreg[10][31].ACLR
RFreset => RFreg[9][0].ACLR
RFreset => RFreg[9][1].ACLR
RFreset => RFreg[9][2].ACLR
RFreset => RFreg[9][3].ACLR
RFreset => RFreg[9][4].ACLR
RFreset => RFreg[9][5].ACLR
RFreset => RFreg[9][6].ACLR
RFreset => RFreg[9][7].ACLR
RFreset => RFreg[9][8].ACLR
RFreset => RFreg[9][9].ACLR
RFreset => RFreg[9][10].ACLR
RFreset => RFreg[9][11].ACLR
RFreset => RFreg[9][12].ACLR
RFreset => RFreg[9][13].ACLR
RFreset => RFreg[9][14].ACLR
RFreset => RFreg[9][15].ACLR
RFreset => RFreg[9][16].ACLR
RFreset => RFreg[9][17].ACLR
RFreset => RFreg[9][18].ACLR
RFreset => RFreg[9][19].ACLR
RFreset => RFreg[9][20].ACLR
RFreset => RFreg[9][21].ACLR
RFreset => RFreg[9][22].ACLR
RFreset => RFreg[9][23].ACLR
RFreset => RFreg[9][24].ACLR
RFreset => RFreg[9][25].ACLR
RFreset => RFreg[9][26].ACLR
RFreset => RFreg[9][27].ACLR
RFreset => RFreg[9][28].ACLR
RFreset => RFreg[9][29].ACLR
RFreset => RFreg[9][30].ACLR
RFreset => RFreg[9][31].ACLR
RFreset => RFreg[8][0].ACLR
RFreset => RFreg[8][1].ACLR
RFreset => RFreg[8][2].ACLR
RFreset => RFreg[8][3].ACLR
RFreset => RFreg[8][4].ACLR
RFreset => RFreg[8][5].ACLR
RFreset => RFreg[8][6].ACLR
RFreset => RFreg[8][7].ACLR
RFreset => RFreg[8][8].ACLR
RFreset => RFreg[8][9].ACLR
RFreset => RFreg[8][10].ACLR
RFreset => RFreg[8][11].ACLR
RFreset => RFreg[8][12].ACLR
RFreset => RFreg[8][13].ACLR
RFreset => RFreg[8][14].ACLR
RFreset => RFreg[8][15].ACLR
RFreset => RFreg[8][16].ACLR
RFreset => RFreg[8][17].ACLR
RFreset => RFreg[8][18].ACLR
RFreset => RFreg[8][19].ACLR
RFreset => RFreg[8][20].ACLR
RFreset => RFreg[8][21].ACLR
RFreset => RFreg[8][22].ACLR
RFreset => RFreg[8][23].ACLR
RFreset => RFreg[8][24].ACLR
RFreset => RFreg[8][25].ACLR
RFreset => RFreg[8][26].ACLR
RFreset => RFreg[8][27].ACLR
RFreset => RFreg[8][28].ACLR
RFreset => RFreg[8][29].ACLR
RFreset => RFreg[8][30].ACLR
RFreset => RFreg[8][31].ACLR
RFreset => RFreg[7][0].ACLR
RFreset => RFreg[7][1].ACLR
RFreset => RFreg[7][2].ACLR
RFreset => RFreg[7][3].ACLR
RFreset => RFreg[7][4].ACLR
RFreset => RFreg[7][5].ACLR
RFreset => RFreg[7][6].ACLR
RFreset => RFreg[7][7].ACLR
RFreset => RFreg[7][8].ACLR
RFreset => RFreg[7][9].ACLR
RFreset => RFreg[7][10].ACLR
RFreset => RFreg[7][11].ACLR
RFreset => RFreg[7][12].ACLR
RFreset => RFreg[7][13].ACLR
RFreset => RFreg[7][14].ACLR
RFreset => RFreg[7][15].ACLR
RFreset => RFreg[7][16].ACLR
RFreset => RFreg[7][17].ACLR
RFreset => RFreg[7][18].ACLR
RFreset => RFreg[7][19].ACLR
RFreset => RFreg[7][20].ACLR
RFreset => RFreg[7][21].ACLR
RFreset => RFreg[7][22].ACLR
RFreset => RFreg[7][23].ACLR
RFreset => RFreg[7][24].ACLR
RFreset => RFreg[7][25].ACLR
RFreset => RFreg[7][26].ACLR
RFreset => RFreg[7][27].ACLR
RFreset => RFreg[7][28].ACLR
RFreset => RFreg[7][29].ACLR
RFreset => RFreg[7][30].ACLR
RFreset => RFreg[7][31].ACLR
RFreset => RFreg[6][0].ACLR
RFreset => RFreg[6][1].ACLR
RFreset => RFreg[6][2].ACLR
RFreset => RFreg[6][3].ACLR
RFreset => RFreg[6][4].ACLR
RFreset => RFreg[6][5].ACLR
RFreset => RFreg[6][6].ACLR
RFreset => RFreg[6][7].ACLR
RFreset => RFreg[6][8].ACLR
RFreset => RFreg[6][9].ACLR
RFreset => RFreg[6][10].ACLR
RFreset => RFreg[6][11].ACLR
RFreset => RFreg[6][12].ACLR
RFreset => RFreg[6][13].ACLR
RFreset => RFreg[6][14].ACLR
RFreset => RFreg[6][15].ACLR
RFreset => RFreg[6][16].ACLR
RFreset => RFreg[6][17].ACLR
RFreset => RFreg[6][18].ACLR
RFreset => RFreg[6][19].ACLR
RFreset => RFreg[6][20].ACLR
RFreset => RFreg[6][21].ACLR
RFreset => RFreg[6][22].ACLR
RFreset => RFreg[6][23].ACLR
RFreset => RFreg[6][24].ACLR
RFreset => RFreg[6][25].ACLR
RFreset => RFreg[6][26].ACLR
RFreset => RFreg[6][27].ACLR
RFreset => RFreg[6][28].ACLR
RFreset => RFreg[6][29].ACLR
RFreset => RFreg[6][30].ACLR
RFreset => RFreg[6][31].ACLR
RFreset => RFreg[5][0].ACLR
RFreset => RFreg[5][1].ACLR
RFreset => RFreg[5][2].ACLR
RFreset => RFreg[5][3].ACLR
RFreset => RFreg[5][4].ACLR
RFreset => RFreg[5][5].ACLR
RFreset => RFreg[5][6].ACLR
RFreset => RFreg[5][7].ACLR
RFreset => RFreg[5][8].ACLR
RFreset => RFreg[5][9].ACLR
RFreset => RFreg[5][10].ACLR
RFreset => RFreg[5][11].ACLR
RFreset => RFreg[5][12].ACLR
RFreset => RFreg[5][13].ACLR
RFreset => RFreg[5][14].ACLR
RFreset => RFreg[5][15].ACLR
RFreset => RFreg[5][16].ACLR
RFreset => RFreg[5][17].ACLR
RFreset => RFreg[5][18].ACLR
RFreset => RFreg[5][19].ACLR
RFreset => RFreg[5][20].ACLR
RFreset => RFreg[5][21].ACLR
RFreset => RFreg[5][22].ACLR
RFreset => RFreg[5][23].ACLR
RFreset => RFreg[5][24].ACLR
RFreset => RFreg[5][25].ACLR
RFreset => RFreg[5][26].ACLR
RFreset => RFreg[5][27].ACLR
RFreset => RFreg[5][28].ACLR
RFreset => RFreg[5][29].ACLR
RFreset => RFreg[5][30].ACLR
RFreset => RFreg[5][31].ACLR
RFreset => RFreg[4][0].ACLR
RFreset => RFreg[4][1].ACLR
RFreset => RFreg[4][2].ACLR
RFreset => RFreg[4][3].ACLR
RFreset => RFreg[4][4].ACLR
RFreset => RFreg[4][5].ACLR
RFreset => RFreg[4][6].ACLR
RFreset => RFreg[4][7].ACLR
RFreset => RFreg[4][8].ACLR
RFreset => RFreg[4][9].ACLR
RFreset => RFreg[4][10].ACLR
RFreset => RFreg[4][11].ACLR
RFreset => RFreg[4][12].ACLR
RFreset => RFreg[4][13].ACLR
RFreset => RFreg[4][14].ACLR
RFreset => RFreg[4][15].ACLR
RFreset => RFreg[4][16].ACLR
RFreset => RFreg[4][17].ACLR
RFreset => RFreg[4][18].ACLR
RFreset => RFreg[4][19].ACLR
RFreset => RFreg[4][20].ACLR
RFreset => RFreg[4][21].ACLR
RFreset => RFreg[4][22].ACLR
RFreset => RFreg[4][23].ACLR
RFreset => RFreg[4][24].ACLR
RFreset => RFreg[4][25].ACLR
RFreset => RFreg[4][26].ACLR
RFreset => RFreg[4][27].ACLR
RFreset => RFreg[4][28].ACLR
RFreset => RFreg[4][29].ACLR
RFreset => RFreg[4][30].ACLR
RFreset => RFreg[4][31].ACLR
RFreset => RFreg[3][0].ACLR
RFreset => RFreg[3][1].ACLR
RFreset => RFreg[3][2].ACLR
RFreset => RFreg[3][3].ACLR
RFreset => RFreg[3][4].ACLR
RFreset => RFreg[3][5].ACLR
RFreset => RFreg[3][6].ACLR
RFreset => RFreg[3][7].ACLR
RFreset => RFreg[3][8].ACLR
RFreset => RFreg[3][9].ACLR
RFreset => RFreg[3][10].ACLR
RFreset => RFreg[3][11].ACLR
RFreset => RFreg[3][12].ACLR
RFreset => RFreg[3][13].ACLR
RFreset => RFreg[3][14].ACLR
RFreset => RFreg[3][15].ACLR
RFreset => RFreg[3][16].ACLR
RFreset => RFreg[3][17].ACLR
RFreset => RFreg[3][18].ACLR
RFreset => RFreg[3][19].ACLR
RFreset => RFreg[3][20].ACLR
RFreset => RFreg[3][21].ACLR
RFreset => RFreg[3][22].ACLR
RFreset => RFreg[3][23].ACLR
RFreset => RFreg[3][24].ACLR
RFreset => RFreg[3][25].ACLR
RFreset => RFreg[3][26].ACLR
RFreset => RFreg[3][27].ACLR
RFreset => RFreg[3][28].ACLR
RFreset => RFreg[3][29].ACLR
RFreset => RFreg[3][30].ACLR
RFreset => RFreg[3][31].ACLR
RFreset => RFreg[2][0].ACLR
RFreset => RFreg[2][1].ACLR
RFreset => RFreg[2][2].ACLR
RFreset => RFreg[2][3].ACLR
RFreset => RFreg[2][4].ACLR
RFreset => RFreg[2][5].ACLR
RFreset => RFreg[2][6].ACLR
RFreset => RFreg[2][7].ACLR
RFreset => RFreg[2][8].ACLR
RFreset => RFreg[2][9].ACLR
RFreset => RFreg[2][10].ACLR
RFreset => RFreg[2][11].ACLR
RFreset => RFreg[2][12].ACLR
RFreset => RFreg[2][13].ACLR
RFreset => RFreg[2][14].ACLR
RFreset => RFreg[2][15].ACLR
RFreset => RFreg[2][16].ACLR
RFreset => RFreg[2][17].ACLR
RFreset => RFreg[2][18].ACLR
RFreset => RFreg[2][19].ACLR
RFreset => RFreg[2][20].ACLR
RFreset => RFreg[2][21].ACLR
RFreset => RFreg[2][22].ACLR
RFreset => RFreg[2][23].ACLR
RFreset => RFreg[2][24].ACLR
RFreset => RFreg[2][25].ACLR
RFreset => RFreg[2][26].ACLR
RFreset => RFreg[2][27].ACLR
RFreset => RFreg[2][28].ACLR
RFreset => RFreg[2][29].ACLR
RFreset => RFreg[2][30].ACLR
RFreset => RFreg[2][31].ACLR
RFreset => RFreg[1][0].ACLR
RFreset => RFreg[1][1].ACLR
RFreset => RFreg[1][2].ACLR
RFreset => RFreg[1][3].ACLR
RFreset => RFreg[1][4].ACLR
RFreset => RFreg[1][5].ACLR
RFreset => RFreg[1][6].ACLR
RFreset => RFreg[1][7].ACLR
RFreset => RFreg[1][8].ACLR
RFreset => RFreg[1][9].ACLR
RFreset => RFreg[1][10].ACLR
RFreset => RFreg[1][11].ACLR
RFreset => RFreg[1][12].ACLR
RFreset => RFreg[1][13].ACLR
RFreset => RFreg[1][14].ACLR
RFreset => RFreg[1][15].ACLR
RFreset => RFreg[1][16].ACLR
RFreset => RFreg[1][17].ACLR
RFreset => RFreg[1][18].ACLR
RFreset => RFreg[1][19].ACLR
RFreset => RFreg[1][20].ACLR
RFreset => RFreg[1][21].ACLR
RFreset => RFreg[1][22].ACLR
RFreset => RFreg[1][23].ACLR
RFreset => RFreg[1][24].ACLR
RFreset => RFreg[1][25].ACLR
RFreset => RFreg[1][26].ACLR
RFreset => RFreg[1][27].ACLR
RFreset => RFreg[1][28].ACLR
RFreset => RFreg[1][29].ACLR
RFreset => RFreg[1][30].ACLR
RFreset => RFreg[1][31].ACLR
RFin[0] => RFMux[1][0].DATAB
RFin[0] => RFMux[2][0].DATAB
RFin[0] => RFMux[3][0].DATAB
RFin[0] => RFMux[4][0].DATAB
RFin[0] => RFMux[5][0].DATAB
RFin[0] => RFMux[6][0].DATAB
RFin[0] => RFMux[7][0].DATAB
RFin[0] => RFMux[8][0].DATAB
RFin[0] => RFMux[9][0].DATAB
RFin[0] => RFMux[10][0].DATAB
RFin[0] => RFMux[11][0].DATAB
RFin[0] => RFMux[12][0].DATAB
RFin[0] => RFMux[13][0].DATAB
RFin[0] => RFMux[14][0].DATAB
RFin[0] => RFMux[15][0].DATAB
RFin[0] => RFMux[16][0].DATAB
RFin[0] => RFMux[17][0].DATAB
RFin[0] => RFMux[18][0].DATAB
RFin[0] => RFMux[19][0].DATAB
RFin[0] => RFMux[20][0].DATAB
RFin[0] => RFMux[21][0].DATAB
RFin[0] => RFMux[22][0].DATAB
RFin[0] => RFMux[23][0].DATAB
RFin[0] => RFMux[24][0].DATAB
RFin[0] => RFMux[25][0].DATAB
RFin[0] => RFMux[26][0].DATAB
RFin[0] => RFMux[27][0].DATAB
RFin[0] => RFMux[28][0].DATAB
RFin[0] => RFMux[29][0].DATAB
RFin[0] => RFMux[30][0].DATAB
RFin[0] => RFMux[31][0].DATAB
RFin[1] => RFMux[1][1].DATAB
RFin[1] => RFMux[2][1].DATAB
RFin[1] => RFMux[3][1].DATAB
RFin[1] => RFMux[4][1].DATAB
RFin[1] => RFMux[5][1].DATAB
RFin[1] => RFMux[6][1].DATAB
RFin[1] => RFMux[7][1].DATAB
RFin[1] => RFMux[8][1].DATAB
RFin[1] => RFMux[9][1].DATAB
RFin[1] => RFMux[10][1].DATAB
RFin[1] => RFMux[11][1].DATAB
RFin[1] => RFMux[12][1].DATAB
RFin[1] => RFMux[13][1].DATAB
RFin[1] => RFMux[14][1].DATAB
RFin[1] => RFMux[15][1].DATAB
RFin[1] => RFMux[16][1].DATAB
RFin[1] => RFMux[17][1].DATAB
RFin[1] => RFMux[18][1].DATAB
RFin[1] => RFMux[19][1].DATAB
RFin[1] => RFMux[20][1].DATAB
RFin[1] => RFMux[21][1].DATAB
RFin[1] => RFMux[22][1].DATAB
RFin[1] => RFMux[23][1].DATAB
RFin[1] => RFMux[24][1].DATAB
RFin[1] => RFMux[25][1].DATAB
RFin[1] => RFMux[26][1].DATAB
RFin[1] => RFMux[27][1].DATAB
RFin[1] => RFMux[28][1].DATAB
RFin[1] => RFMux[29][1].DATAB
RFin[1] => RFMux[30][1].DATAB
RFin[1] => RFMux[31][1].DATAB
RFin[2] => RFMux[1][2].DATAB
RFin[2] => RFMux[2][2].DATAB
RFin[2] => RFMux[3][2].DATAB
RFin[2] => RFMux[4][2].DATAB
RFin[2] => RFMux[5][2].DATAB
RFin[2] => RFMux[6][2].DATAB
RFin[2] => RFMux[7][2].DATAB
RFin[2] => RFMux[8][2].DATAB
RFin[2] => RFMux[9][2].DATAB
RFin[2] => RFMux[10][2].DATAB
RFin[2] => RFMux[11][2].DATAB
RFin[2] => RFMux[12][2].DATAB
RFin[2] => RFMux[13][2].DATAB
RFin[2] => RFMux[14][2].DATAB
RFin[2] => RFMux[15][2].DATAB
RFin[2] => RFMux[16][2].DATAB
RFin[2] => RFMux[17][2].DATAB
RFin[2] => RFMux[18][2].DATAB
RFin[2] => RFMux[19][2].DATAB
RFin[2] => RFMux[20][2].DATAB
RFin[2] => RFMux[21][2].DATAB
RFin[2] => RFMux[22][2].DATAB
RFin[2] => RFMux[23][2].DATAB
RFin[2] => RFMux[24][2].DATAB
RFin[2] => RFMux[25][2].DATAB
RFin[2] => RFMux[26][2].DATAB
RFin[2] => RFMux[27][2].DATAB
RFin[2] => RFMux[28][2].DATAB
RFin[2] => RFMux[29][2].DATAB
RFin[2] => RFMux[30][2].DATAB
RFin[2] => RFMux[31][2].DATAB
RFin[3] => RFMux[1][3].DATAB
RFin[3] => RFMux[2][3].DATAB
RFin[3] => RFMux[3][3].DATAB
RFin[3] => RFMux[4][3].DATAB
RFin[3] => RFMux[5][3].DATAB
RFin[3] => RFMux[6][3].DATAB
RFin[3] => RFMux[7][3].DATAB
RFin[3] => RFMux[8][3].DATAB
RFin[3] => RFMux[9][3].DATAB
RFin[3] => RFMux[10][3].DATAB
RFin[3] => RFMux[11][3].DATAB
RFin[3] => RFMux[12][3].DATAB
RFin[3] => RFMux[13][3].DATAB
RFin[3] => RFMux[14][3].DATAB
RFin[3] => RFMux[15][3].DATAB
RFin[3] => RFMux[16][3].DATAB
RFin[3] => RFMux[17][3].DATAB
RFin[3] => RFMux[18][3].DATAB
RFin[3] => RFMux[19][3].DATAB
RFin[3] => RFMux[20][3].DATAB
RFin[3] => RFMux[21][3].DATAB
RFin[3] => RFMux[22][3].DATAB
RFin[3] => RFMux[23][3].DATAB
RFin[3] => RFMux[24][3].DATAB
RFin[3] => RFMux[25][3].DATAB
RFin[3] => RFMux[26][3].DATAB
RFin[3] => RFMux[27][3].DATAB
RFin[3] => RFMux[28][3].DATAB
RFin[3] => RFMux[29][3].DATAB
RFin[3] => RFMux[30][3].DATAB
RFin[3] => RFMux[31][3].DATAB
RFin[4] => RFMux[1][4].DATAB
RFin[4] => RFMux[2][4].DATAB
RFin[4] => RFMux[3][4].DATAB
RFin[4] => RFMux[4][4].DATAB
RFin[4] => RFMux[5][4].DATAB
RFin[4] => RFMux[6][4].DATAB
RFin[4] => RFMux[7][4].DATAB
RFin[4] => RFMux[8][4].DATAB
RFin[4] => RFMux[9][4].DATAB
RFin[4] => RFMux[10][4].DATAB
RFin[4] => RFMux[11][4].DATAB
RFin[4] => RFMux[12][4].DATAB
RFin[4] => RFMux[13][4].DATAB
RFin[4] => RFMux[14][4].DATAB
RFin[4] => RFMux[15][4].DATAB
RFin[4] => RFMux[16][4].DATAB
RFin[4] => RFMux[17][4].DATAB
RFin[4] => RFMux[18][4].DATAB
RFin[4] => RFMux[19][4].DATAB
RFin[4] => RFMux[20][4].DATAB
RFin[4] => RFMux[21][4].DATAB
RFin[4] => RFMux[22][4].DATAB
RFin[4] => RFMux[23][4].DATAB
RFin[4] => RFMux[24][4].DATAB
RFin[4] => RFMux[25][4].DATAB
RFin[4] => RFMux[26][4].DATAB
RFin[4] => RFMux[27][4].DATAB
RFin[4] => RFMux[28][4].DATAB
RFin[4] => RFMux[29][4].DATAB
RFin[4] => RFMux[30][4].DATAB
RFin[4] => RFMux[31][4].DATAB
RFin[5] => RFMux[1][5].DATAB
RFin[5] => RFMux[2][5].DATAB
RFin[5] => RFMux[3][5].DATAB
RFin[5] => RFMux[4][5].DATAB
RFin[5] => RFMux[5][5].DATAB
RFin[5] => RFMux[6][5].DATAB
RFin[5] => RFMux[7][5].DATAB
RFin[5] => RFMux[8][5].DATAB
RFin[5] => RFMux[9][5].DATAB
RFin[5] => RFMux[10][5].DATAB
RFin[5] => RFMux[11][5].DATAB
RFin[5] => RFMux[12][5].DATAB
RFin[5] => RFMux[13][5].DATAB
RFin[5] => RFMux[14][5].DATAB
RFin[5] => RFMux[15][5].DATAB
RFin[5] => RFMux[16][5].DATAB
RFin[5] => RFMux[17][5].DATAB
RFin[5] => RFMux[18][5].DATAB
RFin[5] => RFMux[19][5].DATAB
RFin[5] => RFMux[20][5].DATAB
RFin[5] => RFMux[21][5].DATAB
RFin[5] => RFMux[22][5].DATAB
RFin[5] => RFMux[23][5].DATAB
RFin[5] => RFMux[24][5].DATAB
RFin[5] => RFMux[25][5].DATAB
RFin[5] => RFMux[26][5].DATAB
RFin[5] => RFMux[27][5].DATAB
RFin[5] => RFMux[28][5].DATAB
RFin[5] => RFMux[29][5].DATAB
RFin[5] => RFMux[30][5].DATAB
RFin[5] => RFMux[31][5].DATAB
RFin[6] => RFMux[1][6].DATAB
RFin[6] => RFMux[2][6].DATAB
RFin[6] => RFMux[3][6].DATAB
RFin[6] => RFMux[4][6].DATAB
RFin[6] => RFMux[5][6].DATAB
RFin[6] => RFMux[6][6].DATAB
RFin[6] => RFMux[7][6].DATAB
RFin[6] => RFMux[8][6].DATAB
RFin[6] => RFMux[9][6].DATAB
RFin[6] => RFMux[10][6].DATAB
RFin[6] => RFMux[11][6].DATAB
RFin[6] => RFMux[12][6].DATAB
RFin[6] => RFMux[13][6].DATAB
RFin[6] => RFMux[14][6].DATAB
RFin[6] => RFMux[15][6].DATAB
RFin[6] => RFMux[16][6].DATAB
RFin[6] => RFMux[17][6].DATAB
RFin[6] => RFMux[18][6].DATAB
RFin[6] => RFMux[19][6].DATAB
RFin[6] => RFMux[20][6].DATAB
RFin[6] => RFMux[21][6].DATAB
RFin[6] => RFMux[22][6].DATAB
RFin[6] => RFMux[23][6].DATAB
RFin[6] => RFMux[24][6].DATAB
RFin[6] => RFMux[25][6].DATAB
RFin[6] => RFMux[26][6].DATAB
RFin[6] => RFMux[27][6].DATAB
RFin[6] => RFMux[28][6].DATAB
RFin[6] => RFMux[29][6].DATAB
RFin[6] => RFMux[30][6].DATAB
RFin[6] => RFMux[31][6].DATAB
RFin[7] => RFMux[1][7].DATAB
RFin[7] => RFMux[2][7].DATAB
RFin[7] => RFMux[3][7].DATAB
RFin[7] => RFMux[4][7].DATAB
RFin[7] => RFMux[5][7].DATAB
RFin[7] => RFMux[6][7].DATAB
RFin[7] => RFMux[7][7].DATAB
RFin[7] => RFMux[8][7].DATAB
RFin[7] => RFMux[9][7].DATAB
RFin[7] => RFMux[10][7].DATAB
RFin[7] => RFMux[11][7].DATAB
RFin[7] => RFMux[12][7].DATAB
RFin[7] => RFMux[13][7].DATAB
RFin[7] => RFMux[14][7].DATAB
RFin[7] => RFMux[15][7].DATAB
RFin[7] => RFMux[16][7].DATAB
RFin[7] => RFMux[17][7].DATAB
RFin[7] => RFMux[18][7].DATAB
RFin[7] => RFMux[19][7].DATAB
RFin[7] => RFMux[20][7].DATAB
RFin[7] => RFMux[21][7].DATAB
RFin[7] => RFMux[22][7].DATAB
RFin[7] => RFMux[23][7].DATAB
RFin[7] => RFMux[24][7].DATAB
RFin[7] => RFMux[25][7].DATAB
RFin[7] => RFMux[26][7].DATAB
RFin[7] => RFMux[27][7].DATAB
RFin[7] => RFMux[28][7].DATAB
RFin[7] => RFMux[29][7].DATAB
RFin[7] => RFMux[30][7].DATAB
RFin[7] => RFMux[31][7].DATAB
RFin[8] => RFMux[1][8].DATAB
RFin[8] => RFMux[2][8].DATAB
RFin[8] => RFMux[3][8].DATAB
RFin[8] => RFMux[4][8].DATAB
RFin[8] => RFMux[5][8].DATAB
RFin[8] => RFMux[6][8].DATAB
RFin[8] => RFMux[7][8].DATAB
RFin[8] => RFMux[8][8].DATAB
RFin[8] => RFMux[9][8].DATAB
RFin[8] => RFMux[10][8].DATAB
RFin[8] => RFMux[11][8].DATAB
RFin[8] => RFMux[12][8].DATAB
RFin[8] => RFMux[13][8].DATAB
RFin[8] => RFMux[14][8].DATAB
RFin[8] => RFMux[15][8].DATAB
RFin[8] => RFMux[16][8].DATAB
RFin[8] => RFMux[17][8].DATAB
RFin[8] => RFMux[18][8].DATAB
RFin[8] => RFMux[19][8].DATAB
RFin[8] => RFMux[20][8].DATAB
RFin[8] => RFMux[21][8].DATAB
RFin[8] => RFMux[22][8].DATAB
RFin[8] => RFMux[23][8].DATAB
RFin[8] => RFMux[24][8].DATAB
RFin[8] => RFMux[25][8].DATAB
RFin[8] => RFMux[26][8].DATAB
RFin[8] => RFMux[27][8].DATAB
RFin[8] => RFMux[28][8].DATAB
RFin[8] => RFMux[29][8].DATAB
RFin[8] => RFMux[30][8].DATAB
RFin[8] => RFMux[31][8].DATAB
RFin[9] => RFMux[1][9].DATAB
RFin[9] => RFMux[2][9].DATAB
RFin[9] => RFMux[3][9].DATAB
RFin[9] => RFMux[4][9].DATAB
RFin[9] => RFMux[5][9].DATAB
RFin[9] => RFMux[6][9].DATAB
RFin[9] => RFMux[7][9].DATAB
RFin[9] => RFMux[8][9].DATAB
RFin[9] => RFMux[9][9].DATAB
RFin[9] => RFMux[10][9].DATAB
RFin[9] => RFMux[11][9].DATAB
RFin[9] => RFMux[12][9].DATAB
RFin[9] => RFMux[13][9].DATAB
RFin[9] => RFMux[14][9].DATAB
RFin[9] => RFMux[15][9].DATAB
RFin[9] => RFMux[16][9].DATAB
RFin[9] => RFMux[17][9].DATAB
RFin[9] => RFMux[18][9].DATAB
RFin[9] => RFMux[19][9].DATAB
RFin[9] => RFMux[20][9].DATAB
RFin[9] => RFMux[21][9].DATAB
RFin[9] => RFMux[22][9].DATAB
RFin[9] => RFMux[23][9].DATAB
RFin[9] => RFMux[24][9].DATAB
RFin[9] => RFMux[25][9].DATAB
RFin[9] => RFMux[26][9].DATAB
RFin[9] => RFMux[27][9].DATAB
RFin[9] => RFMux[28][9].DATAB
RFin[9] => RFMux[29][9].DATAB
RFin[9] => RFMux[30][9].DATAB
RFin[9] => RFMux[31][9].DATAB
RFin[10] => RFMux[1][10].DATAB
RFin[10] => RFMux[2][10].DATAB
RFin[10] => RFMux[3][10].DATAB
RFin[10] => RFMux[4][10].DATAB
RFin[10] => RFMux[5][10].DATAB
RFin[10] => RFMux[6][10].DATAB
RFin[10] => RFMux[7][10].DATAB
RFin[10] => RFMux[8][10].DATAB
RFin[10] => RFMux[9][10].DATAB
RFin[10] => RFMux[10][10].DATAB
RFin[10] => RFMux[11][10].DATAB
RFin[10] => RFMux[12][10].DATAB
RFin[10] => RFMux[13][10].DATAB
RFin[10] => RFMux[14][10].DATAB
RFin[10] => RFMux[15][10].DATAB
RFin[10] => RFMux[16][10].DATAB
RFin[10] => RFMux[17][10].DATAB
RFin[10] => RFMux[18][10].DATAB
RFin[10] => RFMux[19][10].DATAB
RFin[10] => RFMux[20][10].DATAB
RFin[10] => RFMux[21][10].DATAB
RFin[10] => RFMux[22][10].DATAB
RFin[10] => RFMux[23][10].DATAB
RFin[10] => RFMux[24][10].DATAB
RFin[10] => RFMux[25][10].DATAB
RFin[10] => RFMux[26][10].DATAB
RFin[10] => RFMux[27][10].DATAB
RFin[10] => RFMux[28][10].DATAB
RFin[10] => RFMux[29][10].DATAB
RFin[10] => RFMux[30][10].DATAB
RFin[10] => RFMux[31][10].DATAB
RFin[11] => RFMux[1][11].DATAB
RFin[11] => RFMux[2][11].DATAB
RFin[11] => RFMux[3][11].DATAB
RFin[11] => RFMux[4][11].DATAB
RFin[11] => RFMux[5][11].DATAB
RFin[11] => RFMux[6][11].DATAB
RFin[11] => RFMux[7][11].DATAB
RFin[11] => RFMux[8][11].DATAB
RFin[11] => RFMux[9][11].DATAB
RFin[11] => RFMux[10][11].DATAB
RFin[11] => RFMux[11][11].DATAB
RFin[11] => RFMux[12][11].DATAB
RFin[11] => RFMux[13][11].DATAB
RFin[11] => RFMux[14][11].DATAB
RFin[11] => RFMux[15][11].DATAB
RFin[11] => RFMux[16][11].DATAB
RFin[11] => RFMux[17][11].DATAB
RFin[11] => RFMux[18][11].DATAB
RFin[11] => RFMux[19][11].DATAB
RFin[11] => RFMux[20][11].DATAB
RFin[11] => RFMux[21][11].DATAB
RFin[11] => RFMux[22][11].DATAB
RFin[11] => RFMux[23][11].DATAB
RFin[11] => RFMux[24][11].DATAB
RFin[11] => RFMux[25][11].DATAB
RFin[11] => RFMux[26][11].DATAB
RFin[11] => RFMux[27][11].DATAB
RFin[11] => RFMux[28][11].DATAB
RFin[11] => RFMux[29][11].DATAB
RFin[11] => RFMux[30][11].DATAB
RFin[11] => RFMux[31][11].DATAB
RFin[12] => RFMux[1][12].DATAB
RFin[12] => RFMux[2][12].DATAB
RFin[12] => RFMux[3][12].DATAB
RFin[12] => RFMux[4][12].DATAB
RFin[12] => RFMux[5][12].DATAB
RFin[12] => RFMux[6][12].DATAB
RFin[12] => RFMux[7][12].DATAB
RFin[12] => RFMux[8][12].DATAB
RFin[12] => RFMux[9][12].DATAB
RFin[12] => RFMux[10][12].DATAB
RFin[12] => RFMux[11][12].DATAB
RFin[12] => RFMux[12][12].DATAB
RFin[12] => RFMux[13][12].DATAB
RFin[12] => RFMux[14][12].DATAB
RFin[12] => RFMux[15][12].DATAB
RFin[12] => RFMux[16][12].DATAB
RFin[12] => RFMux[17][12].DATAB
RFin[12] => RFMux[18][12].DATAB
RFin[12] => RFMux[19][12].DATAB
RFin[12] => RFMux[20][12].DATAB
RFin[12] => RFMux[21][12].DATAB
RFin[12] => RFMux[22][12].DATAB
RFin[12] => RFMux[23][12].DATAB
RFin[12] => RFMux[24][12].DATAB
RFin[12] => RFMux[25][12].DATAB
RFin[12] => RFMux[26][12].DATAB
RFin[12] => RFMux[27][12].DATAB
RFin[12] => RFMux[28][12].DATAB
RFin[12] => RFMux[29][12].DATAB
RFin[12] => RFMux[30][12].DATAB
RFin[12] => RFMux[31][12].DATAB
RFin[13] => RFMux[1][13].DATAB
RFin[13] => RFMux[2][13].DATAB
RFin[13] => RFMux[3][13].DATAB
RFin[13] => RFMux[4][13].DATAB
RFin[13] => RFMux[5][13].DATAB
RFin[13] => RFMux[6][13].DATAB
RFin[13] => RFMux[7][13].DATAB
RFin[13] => RFMux[8][13].DATAB
RFin[13] => RFMux[9][13].DATAB
RFin[13] => RFMux[10][13].DATAB
RFin[13] => RFMux[11][13].DATAB
RFin[13] => RFMux[12][13].DATAB
RFin[13] => RFMux[13][13].DATAB
RFin[13] => RFMux[14][13].DATAB
RFin[13] => RFMux[15][13].DATAB
RFin[13] => RFMux[16][13].DATAB
RFin[13] => RFMux[17][13].DATAB
RFin[13] => RFMux[18][13].DATAB
RFin[13] => RFMux[19][13].DATAB
RFin[13] => RFMux[20][13].DATAB
RFin[13] => RFMux[21][13].DATAB
RFin[13] => RFMux[22][13].DATAB
RFin[13] => RFMux[23][13].DATAB
RFin[13] => RFMux[24][13].DATAB
RFin[13] => RFMux[25][13].DATAB
RFin[13] => RFMux[26][13].DATAB
RFin[13] => RFMux[27][13].DATAB
RFin[13] => RFMux[28][13].DATAB
RFin[13] => RFMux[29][13].DATAB
RFin[13] => RFMux[30][13].DATAB
RFin[13] => RFMux[31][13].DATAB
RFin[14] => RFMux[1][14].DATAB
RFin[14] => RFMux[2][14].DATAB
RFin[14] => RFMux[3][14].DATAB
RFin[14] => RFMux[4][14].DATAB
RFin[14] => RFMux[5][14].DATAB
RFin[14] => RFMux[6][14].DATAB
RFin[14] => RFMux[7][14].DATAB
RFin[14] => RFMux[8][14].DATAB
RFin[14] => RFMux[9][14].DATAB
RFin[14] => RFMux[10][14].DATAB
RFin[14] => RFMux[11][14].DATAB
RFin[14] => RFMux[12][14].DATAB
RFin[14] => RFMux[13][14].DATAB
RFin[14] => RFMux[14][14].DATAB
RFin[14] => RFMux[15][14].DATAB
RFin[14] => RFMux[16][14].DATAB
RFin[14] => RFMux[17][14].DATAB
RFin[14] => RFMux[18][14].DATAB
RFin[14] => RFMux[19][14].DATAB
RFin[14] => RFMux[20][14].DATAB
RFin[14] => RFMux[21][14].DATAB
RFin[14] => RFMux[22][14].DATAB
RFin[14] => RFMux[23][14].DATAB
RFin[14] => RFMux[24][14].DATAB
RFin[14] => RFMux[25][14].DATAB
RFin[14] => RFMux[26][14].DATAB
RFin[14] => RFMux[27][14].DATAB
RFin[14] => RFMux[28][14].DATAB
RFin[14] => RFMux[29][14].DATAB
RFin[14] => RFMux[30][14].DATAB
RFin[14] => RFMux[31][14].DATAB
RFin[15] => RFMux[1][15].DATAB
RFin[15] => RFMux[2][15].DATAB
RFin[15] => RFMux[3][15].DATAB
RFin[15] => RFMux[4][15].DATAB
RFin[15] => RFMux[5][15].DATAB
RFin[15] => RFMux[6][15].DATAB
RFin[15] => RFMux[7][15].DATAB
RFin[15] => RFMux[8][15].DATAB
RFin[15] => RFMux[9][15].DATAB
RFin[15] => RFMux[10][15].DATAB
RFin[15] => RFMux[11][15].DATAB
RFin[15] => RFMux[12][15].DATAB
RFin[15] => RFMux[13][15].DATAB
RFin[15] => RFMux[14][15].DATAB
RFin[15] => RFMux[15][15].DATAB
RFin[15] => RFMux[16][15].DATAB
RFin[15] => RFMux[17][15].DATAB
RFin[15] => RFMux[18][15].DATAB
RFin[15] => RFMux[19][15].DATAB
RFin[15] => RFMux[20][15].DATAB
RFin[15] => RFMux[21][15].DATAB
RFin[15] => RFMux[22][15].DATAB
RFin[15] => RFMux[23][15].DATAB
RFin[15] => RFMux[24][15].DATAB
RFin[15] => RFMux[25][15].DATAB
RFin[15] => RFMux[26][15].DATAB
RFin[15] => RFMux[27][15].DATAB
RFin[15] => RFMux[28][15].DATAB
RFin[15] => RFMux[29][15].DATAB
RFin[15] => RFMux[30][15].DATAB
RFin[15] => RFMux[31][15].DATAB
RFin[16] => RFMux[1][16].DATAB
RFin[16] => RFMux[2][16].DATAB
RFin[16] => RFMux[3][16].DATAB
RFin[16] => RFMux[4][16].DATAB
RFin[16] => RFMux[5][16].DATAB
RFin[16] => RFMux[6][16].DATAB
RFin[16] => RFMux[7][16].DATAB
RFin[16] => RFMux[8][16].DATAB
RFin[16] => RFMux[9][16].DATAB
RFin[16] => RFMux[10][16].DATAB
RFin[16] => RFMux[11][16].DATAB
RFin[16] => RFMux[12][16].DATAB
RFin[16] => RFMux[13][16].DATAB
RFin[16] => RFMux[14][16].DATAB
RFin[16] => RFMux[15][16].DATAB
RFin[16] => RFMux[16][16].DATAB
RFin[16] => RFMux[17][16].DATAB
RFin[16] => RFMux[18][16].DATAB
RFin[16] => RFMux[19][16].DATAB
RFin[16] => RFMux[20][16].DATAB
RFin[16] => RFMux[21][16].DATAB
RFin[16] => RFMux[22][16].DATAB
RFin[16] => RFMux[23][16].DATAB
RFin[16] => RFMux[24][16].DATAB
RFin[16] => RFMux[25][16].DATAB
RFin[16] => RFMux[26][16].DATAB
RFin[16] => RFMux[27][16].DATAB
RFin[16] => RFMux[28][16].DATAB
RFin[16] => RFMux[29][16].DATAB
RFin[16] => RFMux[30][16].DATAB
RFin[16] => RFMux[31][16].DATAB
RFin[17] => RFMux[1][17].DATAB
RFin[17] => RFMux[2][17].DATAB
RFin[17] => RFMux[3][17].DATAB
RFin[17] => RFMux[4][17].DATAB
RFin[17] => RFMux[5][17].DATAB
RFin[17] => RFMux[6][17].DATAB
RFin[17] => RFMux[7][17].DATAB
RFin[17] => RFMux[8][17].DATAB
RFin[17] => RFMux[9][17].DATAB
RFin[17] => RFMux[10][17].DATAB
RFin[17] => RFMux[11][17].DATAB
RFin[17] => RFMux[12][17].DATAB
RFin[17] => RFMux[13][17].DATAB
RFin[17] => RFMux[14][17].DATAB
RFin[17] => RFMux[15][17].DATAB
RFin[17] => RFMux[16][17].DATAB
RFin[17] => RFMux[17][17].DATAB
RFin[17] => RFMux[18][17].DATAB
RFin[17] => RFMux[19][17].DATAB
RFin[17] => RFMux[20][17].DATAB
RFin[17] => RFMux[21][17].DATAB
RFin[17] => RFMux[22][17].DATAB
RFin[17] => RFMux[23][17].DATAB
RFin[17] => RFMux[24][17].DATAB
RFin[17] => RFMux[25][17].DATAB
RFin[17] => RFMux[26][17].DATAB
RFin[17] => RFMux[27][17].DATAB
RFin[17] => RFMux[28][17].DATAB
RFin[17] => RFMux[29][17].DATAB
RFin[17] => RFMux[30][17].DATAB
RFin[17] => RFMux[31][17].DATAB
RFin[18] => RFMux[1][18].DATAB
RFin[18] => RFMux[2][18].DATAB
RFin[18] => RFMux[3][18].DATAB
RFin[18] => RFMux[4][18].DATAB
RFin[18] => RFMux[5][18].DATAB
RFin[18] => RFMux[6][18].DATAB
RFin[18] => RFMux[7][18].DATAB
RFin[18] => RFMux[8][18].DATAB
RFin[18] => RFMux[9][18].DATAB
RFin[18] => RFMux[10][18].DATAB
RFin[18] => RFMux[11][18].DATAB
RFin[18] => RFMux[12][18].DATAB
RFin[18] => RFMux[13][18].DATAB
RFin[18] => RFMux[14][18].DATAB
RFin[18] => RFMux[15][18].DATAB
RFin[18] => RFMux[16][18].DATAB
RFin[18] => RFMux[17][18].DATAB
RFin[18] => RFMux[18][18].DATAB
RFin[18] => RFMux[19][18].DATAB
RFin[18] => RFMux[20][18].DATAB
RFin[18] => RFMux[21][18].DATAB
RFin[18] => RFMux[22][18].DATAB
RFin[18] => RFMux[23][18].DATAB
RFin[18] => RFMux[24][18].DATAB
RFin[18] => RFMux[25][18].DATAB
RFin[18] => RFMux[26][18].DATAB
RFin[18] => RFMux[27][18].DATAB
RFin[18] => RFMux[28][18].DATAB
RFin[18] => RFMux[29][18].DATAB
RFin[18] => RFMux[30][18].DATAB
RFin[18] => RFMux[31][18].DATAB
RFin[19] => RFMux[1][19].DATAB
RFin[19] => RFMux[2][19].DATAB
RFin[19] => RFMux[3][19].DATAB
RFin[19] => RFMux[4][19].DATAB
RFin[19] => RFMux[5][19].DATAB
RFin[19] => RFMux[6][19].DATAB
RFin[19] => RFMux[7][19].DATAB
RFin[19] => RFMux[8][19].DATAB
RFin[19] => RFMux[9][19].DATAB
RFin[19] => RFMux[10][19].DATAB
RFin[19] => RFMux[11][19].DATAB
RFin[19] => RFMux[12][19].DATAB
RFin[19] => RFMux[13][19].DATAB
RFin[19] => RFMux[14][19].DATAB
RFin[19] => RFMux[15][19].DATAB
RFin[19] => RFMux[16][19].DATAB
RFin[19] => RFMux[17][19].DATAB
RFin[19] => RFMux[18][19].DATAB
RFin[19] => RFMux[19][19].DATAB
RFin[19] => RFMux[20][19].DATAB
RFin[19] => RFMux[21][19].DATAB
RFin[19] => RFMux[22][19].DATAB
RFin[19] => RFMux[23][19].DATAB
RFin[19] => RFMux[24][19].DATAB
RFin[19] => RFMux[25][19].DATAB
RFin[19] => RFMux[26][19].DATAB
RFin[19] => RFMux[27][19].DATAB
RFin[19] => RFMux[28][19].DATAB
RFin[19] => RFMux[29][19].DATAB
RFin[19] => RFMux[30][19].DATAB
RFin[19] => RFMux[31][19].DATAB
RFin[20] => RFMux[1][20].DATAB
RFin[20] => RFMux[2][20].DATAB
RFin[20] => RFMux[3][20].DATAB
RFin[20] => RFMux[4][20].DATAB
RFin[20] => RFMux[5][20].DATAB
RFin[20] => RFMux[6][20].DATAB
RFin[20] => RFMux[7][20].DATAB
RFin[20] => RFMux[8][20].DATAB
RFin[20] => RFMux[9][20].DATAB
RFin[20] => RFMux[10][20].DATAB
RFin[20] => RFMux[11][20].DATAB
RFin[20] => RFMux[12][20].DATAB
RFin[20] => RFMux[13][20].DATAB
RFin[20] => RFMux[14][20].DATAB
RFin[20] => RFMux[15][20].DATAB
RFin[20] => RFMux[16][20].DATAB
RFin[20] => RFMux[17][20].DATAB
RFin[20] => RFMux[18][20].DATAB
RFin[20] => RFMux[19][20].DATAB
RFin[20] => RFMux[20][20].DATAB
RFin[20] => RFMux[21][20].DATAB
RFin[20] => RFMux[22][20].DATAB
RFin[20] => RFMux[23][20].DATAB
RFin[20] => RFMux[24][20].DATAB
RFin[20] => RFMux[25][20].DATAB
RFin[20] => RFMux[26][20].DATAB
RFin[20] => RFMux[27][20].DATAB
RFin[20] => RFMux[28][20].DATAB
RFin[20] => RFMux[29][20].DATAB
RFin[20] => RFMux[30][20].DATAB
RFin[20] => RFMux[31][20].DATAB
RFin[21] => RFMux[1][21].DATAB
RFin[21] => RFMux[2][21].DATAB
RFin[21] => RFMux[3][21].DATAB
RFin[21] => RFMux[4][21].DATAB
RFin[21] => RFMux[5][21].DATAB
RFin[21] => RFMux[6][21].DATAB
RFin[21] => RFMux[7][21].DATAB
RFin[21] => RFMux[8][21].DATAB
RFin[21] => RFMux[9][21].DATAB
RFin[21] => RFMux[10][21].DATAB
RFin[21] => RFMux[11][21].DATAB
RFin[21] => RFMux[12][21].DATAB
RFin[21] => RFMux[13][21].DATAB
RFin[21] => RFMux[14][21].DATAB
RFin[21] => RFMux[15][21].DATAB
RFin[21] => RFMux[16][21].DATAB
RFin[21] => RFMux[17][21].DATAB
RFin[21] => RFMux[18][21].DATAB
RFin[21] => RFMux[19][21].DATAB
RFin[21] => RFMux[20][21].DATAB
RFin[21] => RFMux[21][21].DATAB
RFin[21] => RFMux[22][21].DATAB
RFin[21] => RFMux[23][21].DATAB
RFin[21] => RFMux[24][21].DATAB
RFin[21] => RFMux[25][21].DATAB
RFin[21] => RFMux[26][21].DATAB
RFin[21] => RFMux[27][21].DATAB
RFin[21] => RFMux[28][21].DATAB
RFin[21] => RFMux[29][21].DATAB
RFin[21] => RFMux[30][21].DATAB
RFin[21] => RFMux[31][21].DATAB
RFin[22] => RFMux[1][22].DATAB
RFin[22] => RFMux[2][22].DATAB
RFin[22] => RFMux[3][22].DATAB
RFin[22] => RFMux[4][22].DATAB
RFin[22] => RFMux[5][22].DATAB
RFin[22] => RFMux[6][22].DATAB
RFin[22] => RFMux[7][22].DATAB
RFin[22] => RFMux[8][22].DATAB
RFin[22] => RFMux[9][22].DATAB
RFin[22] => RFMux[10][22].DATAB
RFin[22] => RFMux[11][22].DATAB
RFin[22] => RFMux[12][22].DATAB
RFin[22] => RFMux[13][22].DATAB
RFin[22] => RFMux[14][22].DATAB
RFin[22] => RFMux[15][22].DATAB
RFin[22] => RFMux[16][22].DATAB
RFin[22] => RFMux[17][22].DATAB
RFin[22] => RFMux[18][22].DATAB
RFin[22] => RFMux[19][22].DATAB
RFin[22] => RFMux[20][22].DATAB
RFin[22] => RFMux[21][22].DATAB
RFin[22] => RFMux[22][22].DATAB
RFin[22] => RFMux[23][22].DATAB
RFin[22] => RFMux[24][22].DATAB
RFin[22] => RFMux[25][22].DATAB
RFin[22] => RFMux[26][22].DATAB
RFin[22] => RFMux[27][22].DATAB
RFin[22] => RFMux[28][22].DATAB
RFin[22] => RFMux[29][22].DATAB
RFin[22] => RFMux[30][22].DATAB
RFin[22] => RFMux[31][22].DATAB
RFin[23] => RFMux[1][23].DATAB
RFin[23] => RFMux[2][23].DATAB
RFin[23] => RFMux[3][23].DATAB
RFin[23] => RFMux[4][23].DATAB
RFin[23] => RFMux[5][23].DATAB
RFin[23] => RFMux[6][23].DATAB
RFin[23] => RFMux[7][23].DATAB
RFin[23] => RFMux[8][23].DATAB
RFin[23] => RFMux[9][23].DATAB
RFin[23] => RFMux[10][23].DATAB
RFin[23] => RFMux[11][23].DATAB
RFin[23] => RFMux[12][23].DATAB
RFin[23] => RFMux[13][23].DATAB
RFin[23] => RFMux[14][23].DATAB
RFin[23] => RFMux[15][23].DATAB
RFin[23] => RFMux[16][23].DATAB
RFin[23] => RFMux[17][23].DATAB
RFin[23] => RFMux[18][23].DATAB
RFin[23] => RFMux[19][23].DATAB
RFin[23] => RFMux[20][23].DATAB
RFin[23] => RFMux[21][23].DATAB
RFin[23] => RFMux[22][23].DATAB
RFin[23] => RFMux[23][23].DATAB
RFin[23] => RFMux[24][23].DATAB
RFin[23] => RFMux[25][23].DATAB
RFin[23] => RFMux[26][23].DATAB
RFin[23] => RFMux[27][23].DATAB
RFin[23] => RFMux[28][23].DATAB
RFin[23] => RFMux[29][23].DATAB
RFin[23] => RFMux[30][23].DATAB
RFin[23] => RFMux[31][23].DATAB
RFin[24] => RFMux[1][24].DATAB
RFin[24] => RFMux[2][24].DATAB
RFin[24] => RFMux[3][24].DATAB
RFin[24] => RFMux[4][24].DATAB
RFin[24] => RFMux[5][24].DATAB
RFin[24] => RFMux[6][24].DATAB
RFin[24] => RFMux[7][24].DATAB
RFin[24] => RFMux[8][24].DATAB
RFin[24] => RFMux[9][24].DATAB
RFin[24] => RFMux[10][24].DATAB
RFin[24] => RFMux[11][24].DATAB
RFin[24] => RFMux[12][24].DATAB
RFin[24] => RFMux[13][24].DATAB
RFin[24] => RFMux[14][24].DATAB
RFin[24] => RFMux[15][24].DATAB
RFin[24] => RFMux[16][24].DATAB
RFin[24] => RFMux[17][24].DATAB
RFin[24] => RFMux[18][24].DATAB
RFin[24] => RFMux[19][24].DATAB
RFin[24] => RFMux[20][24].DATAB
RFin[24] => RFMux[21][24].DATAB
RFin[24] => RFMux[22][24].DATAB
RFin[24] => RFMux[23][24].DATAB
RFin[24] => RFMux[24][24].DATAB
RFin[24] => RFMux[25][24].DATAB
RFin[24] => RFMux[26][24].DATAB
RFin[24] => RFMux[27][24].DATAB
RFin[24] => RFMux[28][24].DATAB
RFin[24] => RFMux[29][24].DATAB
RFin[24] => RFMux[30][24].DATAB
RFin[24] => RFMux[31][24].DATAB
RFin[25] => RFMux[1][25].DATAB
RFin[25] => RFMux[2][25].DATAB
RFin[25] => RFMux[3][25].DATAB
RFin[25] => RFMux[4][25].DATAB
RFin[25] => RFMux[5][25].DATAB
RFin[25] => RFMux[6][25].DATAB
RFin[25] => RFMux[7][25].DATAB
RFin[25] => RFMux[8][25].DATAB
RFin[25] => RFMux[9][25].DATAB
RFin[25] => RFMux[10][25].DATAB
RFin[25] => RFMux[11][25].DATAB
RFin[25] => RFMux[12][25].DATAB
RFin[25] => RFMux[13][25].DATAB
RFin[25] => RFMux[14][25].DATAB
RFin[25] => RFMux[15][25].DATAB
RFin[25] => RFMux[16][25].DATAB
RFin[25] => RFMux[17][25].DATAB
RFin[25] => RFMux[18][25].DATAB
RFin[25] => RFMux[19][25].DATAB
RFin[25] => RFMux[20][25].DATAB
RFin[25] => RFMux[21][25].DATAB
RFin[25] => RFMux[22][25].DATAB
RFin[25] => RFMux[23][25].DATAB
RFin[25] => RFMux[24][25].DATAB
RFin[25] => RFMux[25][25].DATAB
RFin[25] => RFMux[26][25].DATAB
RFin[25] => RFMux[27][25].DATAB
RFin[25] => RFMux[28][25].DATAB
RFin[25] => RFMux[29][25].DATAB
RFin[25] => RFMux[30][25].DATAB
RFin[25] => RFMux[31][25].DATAB
RFin[26] => RFMux[1][26].DATAB
RFin[26] => RFMux[2][26].DATAB
RFin[26] => RFMux[3][26].DATAB
RFin[26] => RFMux[4][26].DATAB
RFin[26] => RFMux[5][26].DATAB
RFin[26] => RFMux[6][26].DATAB
RFin[26] => RFMux[7][26].DATAB
RFin[26] => RFMux[8][26].DATAB
RFin[26] => RFMux[9][26].DATAB
RFin[26] => RFMux[10][26].DATAB
RFin[26] => RFMux[11][26].DATAB
RFin[26] => RFMux[12][26].DATAB
RFin[26] => RFMux[13][26].DATAB
RFin[26] => RFMux[14][26].DATAB
RFin[26] => RFMux[15][26].DATAB
RFin[26] => RFMux[16][26].DATAB
RFin[26] => RFMux[17][26].DATAB
RFin[26] => RFMux[18][26].DATAB
RFin[26] => RFMux[19][26].DATAB
RFin[26] => RFMux[20][26].DATAB
RFin[26] => RFMux[21][26].DATAB
RFin[26] => RFMux[22][26].DATAB
RFin[26] => RFMux[23][26].DATAB
RFin[26] => RFMux[24][26].DATAB
RFin[26] => RFMux[25][26].DATAB
RFin[26] => RFMux[26][26].DATAB
RFin[26] => RFMux[27][26].DATAB
RFin[26] => RFMux[28][26].DATAB
RFin[26] => RFMux[29][26].DATAB
RFin[26] => RFMux[30][26].DATAB
RFin[26] => RFMux[31][26].DATAB
RFin[27] => RFMux[1][27].DATAB
RFin[27] => RFMux[2][27].DATAB
RFin[27] => RFMux[3][27].DATAB
RFin[27] => RFMux[4][27].DATAB
RFin[27] => RFMux[5][27].DATAB
RFin[27] => RFMux[6][27].DATAB
RFin[27] => RFMux[7][27].DATAB
RFin[27] => RFMux[8][27].DATAB
RFin[27] => RFMux[9][27].DATAB
RFin[27] => RFMux[10][27].DATAB
RFin[27] => RFMux[11][27].DATAB
RFin[27] => RFMux[12][27].DATAB
RFin[27] => RFMux[13][27].DATAB
RFin[27] => RFMux[14][27].DATAB
RFin[27] => RFMux[15][27].DATAB
RFin[27] => RFMux[16][27].DATAB
RFin[27] => RFMux[17][27].DATAB
RFin[27] => RFMux[18][27].DATAB
RFin[27] => RFMux[19][27].DATAB
RFin[27] => RFMux[20][27].DATAB
RFin[27] => RFMux[21][27].DATAB
RFin[27] => RFMux[22][27].DATAB
RFin[27] => RFMux[23][27].DATAB
RFin[27] => RFMux[24][27].DATAB
RFin[27] => RFMux[25][27].DATAB
RFin[27] => RFMux[26][27].DATAB
RFin[27] => RFMux[27][27].DATAB
RFin[27] => RFMux[28][27].DATAB
RFin[27] => RFMux[29][27].DATAB
RFin[27] => RFMux[30][27].DATAB
RFin[27] => RFMux[31][27].DATAB
RFin[28] => RFMux[1][28].DATAB
RFin[28] => RFMux[2][28].DATAB
RFin[28] => RFMux[3][28].DATAB
RFin[28] => RFMux[4][28].DATAB
RFin[28] => RFMux[5][28].DATAB
RFin[28] => RFMux[6][28].DATAB
RFin[28] => RFMux[7][28].DATAB
RFin[28] => RFMux[8][28].DATAB
RFin[28] => RFMux[9][28].DATAB
RFin[28] => RFMux[10][28].DATAB
RFin[28] => RFMux[11][28].DATAB
RFin[28] => RFMux[12][28].DATAB
RFin[28] => RFMux[13][28].DATAB
RFin[28] => RFMux[14][28].DATAB
RFin[28] => RFMux[15][28].DATAB
RFin[28] => RFMux[16][28].DATAB
RFin[28] => RFMux[17][28].DATAB
RFin[28] => RFMux[18][28].DATAB
RFin[28] => RFMux[19][28].DATAB
RFin[28] => RFMux[20][28].DATAB
RFin[28] => RFMux[21][28].DATAB
RFin[28] => RFMux[22][28].DATAB
RFin[28] => RFMux[23][28].DATAB
RFin[28] => RFMux[24][28].DATAB
RFin[28] => RFMux[25][28].DATAB
RFin[28] => RFMux[26][28].DATAB
RFin[28] => RFMux[27][28].DATAB
RFin[28] => RFMux[28][28].DATAB
RFin[28] => RFMux[29][28].DATAB
RFin[28] => RFMux[30][28].DATAB
RFin[28] => RFMux[31][28].DATAB
RFin[29] => RFMux[1][29].DATAB
RFin[29] => RFMux[2][29].DATAB
RFin[29] => RFMux[3][29].DATAB
RFin[29] => RFMux[4][29].DATAB
RFin[29] => RFMux[5][29].DATAB
RFin[29] => RFMux[6][29].DATAB
RFin[29] => RFMux[7][29].DATAB
RFin[29] => RFMux[8][29].DATAB
RFin[29] => RFMux[9][29].DATAB
RFin[29] => RFMux[10][29].DATAB
RFin[29] => RFMux[11][29].DATAB
RFin[29] => RFMux[12][29].DATAB
RFin[29] => RFMux[13][29].DATAB
RFin[29] => RFMux[14][29].DATAB
RFin[29] => RFMux[15][29].DATAB
RFin[29] => RFMux[16][29].DATAB
RFin[29] => RFMux[17][29].DATAB
RFin[29] => RFMux[18][29].DATAB
RFin[29] => RFMux[19][29].DATAB
RFin[29] => RFMux[20][29].DATAB
RFin[29] => RFMux[21][29].DATAB
RFin[29] => RFMux[22][29].DATAB
RFin[29] => RFMux[23][29].DATAB
RFin[29] => RFMux[24][29].DATAB
RFin[29] => RFMux[25][29].DATAB
RFin[29] => RFMux[26][29].DATAB
RFin[29] => RFMux[27][29].DATAB
RFin[29] => RFMux[28][29].DATAB
RFin[29] => RFMux[29][29].DATAB
RFin[29] => RFMux[30][29].DATAB
RFin[29] => RFMux[31][29].DATAB
RFin[30] => RFMux[1][30].DATAB
RFin[30] => RFMux[2][30].DATAB
RFin[30] => RFMux[3][30].DATAB
RFin[30] => RFMux[4][30].DATAB
RFin[30] => RFMux[5][30].DATAB
RFin[30] => RFMux[6][30].DATAB
RFin[30] => RFMux[7][30].DATAB
RFin[30] => RFMux[8][30].DATAB
RFin[30] => RFMux[9][30].DATAB
RFin[30] => RFMux[10][30].DATAB
RFin[30] => RFMux[11][30].DATAB
RFin[30] => RFMux[12][30].DATAB
RFin[30] => RFMux[13][30].DATAB
RFin[30] => RFMux[14][30].DATAB
RFin[30] => RFMux[15][30].DATAB
RFin[30] => RFMux[16][30].DATAB
RFin[30] => RFMux[17][30].DATAB
RFin[30] => RFMux[18][30].DATAB
RFin[30] => RFMux[19][30].DATAB
RFin[30] => RFMux[20][30].DATAB
RFin[30] => RFMux[21][30].DATAB
RFin[30] => RFMux[22][30].DATAB
RFin[30] => RFMux[23][30].DATAB
RFin[30] => RFMux[24][30].DATAB
RFin[30] => RFMux[25][30].DATAB
RFin[30] => RFMux[26][30].DATAB
RFin[30] => RFMux[27][30].DATAB
RFin[30] => RFMux[28][30].DATAB
RFin[30] => RFMux[29][30].DATAB
RFin[30] => RFMux[30][30].DATAB
RFin[30] => RFMux[31][30].DATAB
RFin[31] => RFMux[1][31].DATAB
RFin[31] => RFMux[2][31].DATAB
RFin[31] => RFMux[3][31].DATAB
RFin[31] => RFMux[4][31].DATAB
RFin[31] => RFMux[5][31].DATAB
RFin[31] => RFMux[6][31].DATAB
RFin[31] => RFMux[7][31].DATAB
RFin[31] => RFMux[8][31].DATAB
RFin[31] => RFMux[9][31].DATAB
RFin[31] => RFMux[10][31].DATAB
RFin[31] => RFMux[11][31].DATAB
RFin[31] => RFMux[12][31].DATAB
RFin[31] => RFMux[13][31].DATAB
RFin[31] => RFMux[14][31].DATAB
RFin[31] => RFMux[15][31].DATAB
RFin[31] => RFMux[16][31].DATAB
RFin[31] => RFMux[17][31].DATAB
RFin[31] => RFMux[18][31].DATAB
RFin[31] => RFMux[19][31].DATAB
RFin[31] => RFMux[20][31].DATAB
RFin[31] => RFMux[21][31].DATAB
RFin[31] => RFMux[22][31].DATAB
RFin[31] => RFMux[23][31].DATAB
RFin[31] => RFMux[24][31].DATAB
RFin[31] => RFMux[25][31].DATAB
RFin[31] => RFMux[26][31].DATAB
RFin[31] => RFMux[27][31].DATAB
RFin[31] => RFMux[28][31].DATAB
RFin[31] => RFMux[29][31].DATAB
RFin[31] => RFMux[30][31].DATAB
RFin[31] => RFMux[31][31].DATAB
RFrd[0] => Equal64.IN4
RFrd[0] => Equal65.IN3
RFrd[0] => Equal66.IN4
RFrd[0] => Equal67.IN3
RFrd[0] => Equal68.IN4
RFrd[0] => Equal69.IN2
RFrd[0] => Equal70.IN4
RFrd[0] => Equal71.IN3
RFrd[0] => Equal72.IN4
RFrd[0] => Equal73.IN2
RFrd[0] => Equal74.IN4
RFrd[0] => Equal75.IN2
RFrd[0] => Equal76.IN4
RFrd[0] => Equal77.IN1
RFrd[0] => Equal78.IN4
RFrd[0] => Equal79.IN3
RFrd[0] => Equal80.IN4
RFrd[0] => Equal81.IN2
RFrd[0] => Equal82.IN4
RFrd[0] => Equal83.IN2
RFrd[0] => Equal84.IN4
RFrd[0] => Equal85.IN1
RFrd[0] => Equal86.IN4
RFrd[0] => Equal87.IN2
RFrd[0] => Equal88.IN4
RFrd[0] => Equal89.IN1
RFrd[0] => Equal90.IN4
RFrd[0] => Equal91.IN1
RFrd[0] => Equal92.IN4
RFrd[0] => Equal93.IN0
RFrd[0] => Equal94.IN4
RFrd[1] => Equal64.IN3
RFrd[1] => Equal65.IN4
RFrd[1] => Equal66.IN3
RFrd[1] => Equal67.IN2
RFrd[1] => Equal68.IN2
RFrd[1] => Equal69.IN4
RFrd[1] => Equal70.IN3
RFrd[1] => Equal71.IN2
RFrd[1] => Equal72.IN2
RFrd[1] => Equal73.IN4
RFrd[1] => Equal74.IN3
RFrd[1] => Equal75.IN1
RFrd[1] => Equal76.IN1
RFrd[1] => Equal77.IN4
RFrd[1] => Equal78.IN3
RFrd[1] => Equal79.IN2
RFrd[1] => Equal80.IN2
RFrd[1] => Equal81.IN4
RFrd[1] => Equal82.IN3
RFrd[1] => Equal83.IN1
RFrd[1] => Equal84.IN1
RFrd[1] => Equal85.IN4
RFrd[1] => Equal86.IN3
RFrd[1] => Equal87.IN1
RFrd[1] => Equal88.IN1
RFrd[1] => Equal89.IN4
RFrd[1] => Equal90.IN3
RFrd[1] => Equal91.IN0
RFrd[1] => Equal92.IN0
RFrd[1] => Equal93.IN4
RFrd[1] => Equal94.IN3
RFrd[2] => Equal64.IN2
RFrd[2] => Equal65.IN2
RFrd[2] => Equal66.IN2
RFrd[2] => Equal67.IN4
RFrd[2] => Equal68.IN3
RFrd[2] => Equal69.IN3
RFrd[2] => Equal70.IN2
RFrd[2] => Equal71.IN1
RFrd[2] => Equal72.IN1
RFrd[2] => Equal73.IN1
RFrd[2] => Equal74.IN1
RFrd[2] => Equal75.IN4
RFrd[2] => Equal76.IN3
RFrd[2] => Equal77.IN3
RFrd[2] => Equal78.IN2
RFrd[2] => Equal79.IN1
RFrd[2] => Equal80.IN1
RFrd[2] => Equal81.IN1
RFrd[2] => Equal82.IN1
RFrd[2] => Equal83.IN4
RFrd[2] => Equal84.IN3
RFrd[2] => Equal85.IN3
RFrd[2] => Equal86.IN2
RFrd[2] => Equal87.IN0
RFrd[2] => Equal88.IN0
RFrd[2] => Equal89.IN0
RFrd[2] => Equal90.IN0
RFrd[2] => Equal91.IN4
RFrd[2] => Equal92.IN3
RFrd[2] => Equal93.IN3
RFrd[2] => Equal94.IN2
RFrd[3] => Equal64.IN1
RFrd[3] => Equal65.IN1
RFrd[3] => Equal66.IN1
RFrd[3] => Equal67.IN1
RFrd[3] => Equal68.IN1
RFrd[3] => Equal69.IN1
RFrd[3] => Equal70.IN1
RFrd[3] => Equal71.IN4
RFrd[3] => Equal72.IN3
RFrd[3] => Equal73.IN3
RFrd[3] => Equal74.IN2
RFrd[3] => Equal75.IN3
RFrd[3] => Equal76.IN2
RFrd[3] => Equal77.IN2
RFrd[3] => Equal78.IN1
RFrd[3] => Equal79.IN0
RFrd[3] => Equal80.IN0
RFrd[3] => Equal81.IN0
RFrd[3] => Equal82.IN0
RFrd[3] => Equal83.IN0
RFrd[3] => Equal84.IN0
RFrd[3] => Equal85.IN0
RFrd[3] => Equal86.IN0
RFrd[3] => Equal87.IN4
RFrd[3] => Equal88.IN3
RFrd[3] => Equal89.IN3
RFrd[3] => Equal90.IN2
RFrd[3] => Equal91.IN3
RFrd[3] => Equal92.IN2
RFrd[3] => Equal93.IN2
RFrd[3] => Equal94.IN1
RFrd[4] => Equal64.IN0
RFrd[4] => Equal65.IN0
RFrd[4] => Equal66.IN0
RFrd[4] => Equal67.IN0
RFrd[4] => Equal68.IN0
RFrd[4] => Equal69.IN0
RFrd[4] => Equal70.IN0
RFrd[4] => Equal71.IN0
RFrd[4] => Equal72.IN0
RFrd[4] => Equal73.IN0
RFrd[4] => Equal74.IN0
RFrd[4] => Equal75.IN0
RFrd[4] => Equal76.IN0
RFrd[4] => Equal77.IN0
RFrd[4] => Equal78.IN0
RFrd[4] => Equal79.IN4
RFrd[4] => Equal80.IN3
RFrd[4] => Equal81.IN3
RFrd[4] => Equal82.IN2
RFrd[4] => Equal83.IN3
RFrd[4] => Equal84.IN2
RFrd[4] => Equal85.IN2
RFrd[4] => Equal86.IN1
RFrd[4] => Equal87.IN3
RFrd[4] => Equal88.IN2
RFrd[4] => Equal89.IN2
RFrd[4] => Equal90.IN1
RFrd[4] => Equal91.IN2
RFrd[4] => Equal92.IN1
RFrd[4] => Equal93.IN1
RFrd[4] => Equal94.IN0
RFrs1[0] => Equal0.IN4
RFrs1[0] => Equal1.IN0
RFrs1[0] => Equal2.IN4
RFrs1[0] => Equal3.IN1
RFrs1[0] => Equal4.IN4
RFrs1[0] => Equal5.IN1
RFrs1[0] => Equal6.IN4
RFrs1[0] => Equal7.IN2
RFrs1[0] => Equal8.IN4
RFrs1[0] => Equal9.IN1
RFrs1[0] => Equal10.IN4
RFrs1[0] => Equal11.IN2
RFrs1[0] => Equal12.IN4
RFrs1[0] => Equal13.IN2
RFrs1[0] => Equal14.IN4
RFrs1[0] => Equal15.IN3
RFrs1[0] => Equal16.IN4
RFrs1[0] => Equal17.IN1
RFrs1[0] => Equal18.IN4
RFrs1[0] => Equal19.IN2
RFrs1[0] => Equal20.IN4
RFrs1[0] => Equal21.IN2
RFrs1[0] => Equal22.IN4
RFrs1[0] => Equal23.IN3
RFrs1[0] => Equal24.IN4
RFrs1[0] => Equal25.IN2
RFrs1[0] => Equal26.IN4
RFrs1[0] => Equal27.IN3
RFrs1[0] => Equal28.IN4
RFrs1[0] => Equal29.IN3
RFrs1[0] => Equal30.IN4
RFrs1[0] => Equal31.IN4
RFrs1[1] => Equal0.IN3
RFrs1[1] => Equal1.IN4
RFrs1[1] => Equal2.IN0
RFrs1[1] => Equal3.IN0
RFrs1[1] => Equal4.IN3
RFrs1[1] => Equal5.IN4
RFrs1[1] => Equal6.IN1
RFrs1[1] => Equal7.IN1
RFrs1[1] => Equal8.IN3
RFrs1[1] => Equal9.IN4
RFrs1[1] => Equal10.IN1
RFrs1[1] => Equal11.IN1
RFrs1[1] => Equal12.IN3
RFrs1[1] => Equal13.IN4
RFrs1[1] => Equal14.IN2
RFrs1[1] => Equal15.IN2
RFrs1[1] => Equal16.IN3
RFrs1[1] => Equal17.IN4
RFrs1[1] => Equal18.IN1
RFrs1[1] => Equal19.IN1
RFrs1[1] => Equal20.IN3
RFrs1[1] => Equal21.IN4
RFrs1[1] => Equal22.IN2
RFrs1[1] => Equal23.IN2
RFrs1[1] => Equal24.IN3
RFrs1[1] => Equal25.IN4
RFrs1[1] => Equal26.IN2
RFrs1[1] => Equal27.IN2
RFrs1[1] => Equal28.IN3
RFrs1[1] => Equal29.IN4
RFrs1[1] => Equal30.IN3
RFrs1[1] => Equal31.IN3
RFrs1[2] => Equal0.IN2
RFrs1[2] => Equal1.IN3
RFrs1[2] => Equal2.IN3
RFrs1[2] => Equal3.IN4
RFrs1[2] => Equal4.IN0
RFrs1[2] => Equal5.IN0
RFrs1[2] => Equal6.IN0
RFrs1[2] => Equal7.IN0
RFrs1[2] => Equal8.IN2
RFrs1[2] => Equal9.IN3
RFrs1[2] => Equal10.IN3
RFrs1[2] => Equal11.IN4
RFrs1[2] => Equal12.IN1
RFrs1[2] => Equal13.IN1
RFrs1[2] => Equal14.IN1
RFrs1[2] => Equal15.IN1
RFrs1[2] => Equal16.IN2
RFrs1[2] => Equal17.IN3
RFrs1[2] => Equal18.IN3
RFrs1[2] => Equal19.IN4
RFrs1[2] => Equal20.IN1
RFrs1[2] => Equal21.IN1
RFrs1[2] => Equal22.IN1
RFrs1[2] => Equal23.IN1
RFrs1[2] => Equal24.IN2
RFrs1[2] => Equal25.IN3
RFrs1[2] => Equal26.IN3
RFrs1[2] => Equal27.IN4
RFrs1[2] => Equal28.IN2
RFrs1[2] => Equal29.IN2
RFrs1[2] => Equal30.IN2
RFrs1[2] => Equal31.IN2
RFrs1[3] => Equal0.IN1
RFrs1[3] => Equal1.IN2
RFrs1[3] => Equal2.IN2
RFrs1[3] => Equal3.IN3
RFrs1[3] => Equal4.IN2
RFrs1[3] => Equal5.IN3
RFrs1[3] => Equal6.IN3
RFrs1[3] => Equal7.IN4
RFrs1[3] => Equal8.IN0
RFrs1[3] => Equal9.IN0
RFrs1[3] => Equal10.IN0
RFrs1[3] => Equal11.IN0
RFrs1[3] => Equal12.IN0
RFrs1[3] => Equal13.IN0
RFrs1[3] => Equal14.IN0
RFrs1[3] => Equal15.IN0
RFrs1[3] => Equal16.IN1
RFrs1[3] => Equal17.IN2
RFrs1[3] => Equal18.IN2
RFrs1[3] => Equal19.IN3
RFrs1[3] => Equal20.IN2
RFrs1[3] => Equal21.IN3
RFrs1[3] => Equal22.IN3
RFrs1[3] => Equal23.IN4
RFrs1[3] => Equal24.IN1
RFrs1[3] => Equal25.IN1
RFrs1[3] => Equal26.IN1
RFrs1[3] => Equal27.IN1
RFrs1[3] => Equal28.IN1
RFrs1[3] => Equal29.IN1
RFrs1[3] => Equal30.IN1
RFrs1[3] => Equal31.IN1
RFrs1[4] => Equal0.IN0
RFrs1[4] => Equal1.IN1
RFrs1[4] => Equal2.IN1
RFrs1[4] => Equal3.IN2
RFrs1[4] => Equal4.IN1
RFrs1[4] => Equal5.IN2
RFrs1[4] => Equal6.IN2
RFrs1[4] => Equal7.IN3
RFrs1[4] => Equal8.IN1
RFrs1[4] => Equal9.IN2
RFrs1[4] => Equal10.IN2
RFrs1[4] => Equal11.IN3
RFrs1[4] => Equal12.IN2
RFrs1[4] => Equal13.IN3
RFrs1[4] => Equal14.IN3
RFrs1[4] => Equal15.IN4
RFrs1[4] => Equal16.IN0
RFrs1[4] => Equal17.IN0
RFrs1[4] => Equal18.IN0
RFrs1[4] => Equal19.IN0
RFrs1[4] => Equal20.IN0
RFrs1[4] => Equal21.IN0
RFrs1[4] => Equal22.IN0
RFrs1[4] => Equal23.IN0
RFrs1[4] => Equal24.IN0
RFrs1[4] => Equal25.IN0
RFrs1[4] => Equal26.IN0
RFrs1[4] => Equal27.IN0
RFrs1[4] => Equal28.IN0
RFrs1[4] => Equal29.IN0
RFrs1[4] => Equal30.IN0
RFrs1[4] => Equal31.IN0
RFrs2[0] => Equal32.IN4
RFrs2[0] => Equal33.IN0
RFrs2[0] => Equal34.IN4
RFrs2[0] => Equal35.IN1
RFrs2[0] => Equal36.IN4
RFrs2[0] => Equal37.IN1
RFrs2[0] => Equal38.IN4
RFrs2[0] => Equal39.IN2
RFrs2[0] => Equal40.IN4
RFrs2[0] => Equal41.IN1
RFrs2[0] => Equal42.IN4
RFrs2[0] => Equal43.IN2
RFrs2[0] => Equal44.IN4
RFrs2[0] => Equal45.IN2
RFrs2[0] => Equal46.IN4
RFrs2[0] => Equal47.IN3
RFrs2[0] => Equal48.IN4
RFrs2[0] => Equal49.IN1
RFrs2[0] => Equal50.IN4
RFrs2[0] => Equal51.IN2
RFrs2[0] => Equal52.IN4
RFrs2[0] => Equal53.IN2
RFrs2[0] => Equal54.IN4
RFrs2[0] => Equal55.IN3
RFrs2[0] => Equal56.IN4
RFrs2[0] => Equal57.IN2
RFrs2[0] => Equal58.IN4
RFrs2[0] => Equal59.IN3
RFrs2[0] => Equal60.IN4
RFrs2[0] => Equal61.IN3
RFrs2[0] => Equal62.IN4
RFrs2[0] => Equal63.IN4
RFrs2[1] => Equal32.IN3
RFrs2[1] => Equal33.IN4
RFrs2[1] => Equal34.IN0
RFrs2[1] => Equal35.IN0
RFrs2[1] => Equal36.IN3
RFrs2[1] => Equal37.IN4
RFrs2[1] => Equal38.IN1
RFrs2[1] => Equal39.IN1
RFrs2[1] => Equal40.IN3
RFrs2[1] => Equal41.IN4
RFrs2[1] => Equal42.IN1
RFrs2[1] => Equal43.IN1
RFrs2[1] => Equal44.IN3
RFrs2[1] => Equal45.IN4
RFrs2[1] => Equal46.IN2
RFrs2[1] => Equal47.IN2
RFrs2[1] => Equal48.IN3
RFrs2[1] => Equal49.IN4
RFrs2[1] => Equal50.IN1
RFrs2[1] => Equal51.IN1
RFrs2[1] => Equal52.IN3
RFrs2[1] => Equal53.IN4
RFrs2[1] => Equal54.IN2
RFrs2[1] => Equal55.IN2
RFrs2[1] => Equal56.IN3
RFrs2[1] => Equal57.IN4
RFrs2[1] => Equal58.IN2
RFrs2[1] => Equal59.IN2
RFrs2[1] => Equal60.IN3
RFrs2[1] => Equal61.IN4
RFrs2[1] => Equal62.IN3
RFrs2[1] => Equal63.IN3
RFrs2[2] => Equal32.IN2
RFrs2[2] => Equal33.IN3
RFrs2[2] => Equal34.IN3
RFrs2[2] => Equal35.IN4
RFrs2[2] => Equal36.IN0
RFrs2[2] => Equal37.IN0
RFrs2[2] => Equal38.IN0
RFrs2[2] => Equal39.IN0
RFrs2[2] => Equal40.IN2
RFrs2[2] => Equal41.IN3
RFrs2[2] => Equal42.IN3
RFrs2[2] => Equal43.IN4
RFrs2[2] => Equal44.IN1
RFrs2[2] => Equal45.IN1
RFrs2[2] => Equal46.IN1
RFrs2[2] => Equal47.IN1
RFrs2[2] => Equal48.IN2
RFrs2[2] => Equal49.IN3
RFrs2[2] => Equal50.IN3
RFrs2[2] => Equal51.IN4
RFrs2[2] => Equal52.IN1
RFrs2[2] => Equal53.IN1
RFrs2[2] => Equal54.IN1
RFrs2[2] => Equal55.IN1
RFrs2[2] => Equal56.IN2
RFrs2[2] => Equal57.IN3
RFrs2[2] => Equal58.IN3
RFrs2[2] => Equal59.IN4
RFrs2[2] => Equal60.IN2
RFrs2[2] => Equal61.IN2
RFrs2[2] => Equal62.IN2
RFrs2[2] => Equal63.IN2
RFrs2[3] => Equal32.IN1
RFrs2[3] => Equal33.IN2
RFrs2[3] => Equal34.IN2
RFrs2[3] => Equal35.IN3
RFrs2[3] => Equal36.IN2
RFrs2[3] => Equal37.IN3
RFrs2[3] => Equal38.IN3
RFrs2[3] => Equal39.IN4
RFrs2[3] => Equal40.IN0
RFrs2[3] => Equal41.IN0
RFrs2[3] => Equal42.IN0
RFrs2[3] => Equal43.IN0
RFrs2[3] => Equal44.IN0
RFrs2[3] => Equal45.IN0
RFrs2[3] => Equal46.IN0
RFrs2[3] => Equal47.IN0
RFrs2[3] => Equal48.IN1
RFrs2[3] => Equal49.IN2
RFrs2[3] => Equal50.IN2
RFrs2[3] => Equal51.IN3
RFrs2[3] => Equal52.IN2
RFrs2[3] => Equal53.IN3
RFrs2[3] => Equal54.IN3
RFrs2[3] => Equal55.IN4
RFrs2[3] => Equal56.IN1
RFrs2[3] => Equal57.IN1
RFrs2[3] => Equal58.IN1
RFrs2[3] => Equal59.IN1
RFrs2[3] => Equal60.IN1
RFrs2[3] => Equal61.IN1
RFrs2[3] => Equal62.IN1
RFrs2[3] => Equal63.IN1
RFrs2[4] => Equal32.IN0
RFrs2[4] => Equal33.IN1
RFrs2[4] => Equal34.IN1
RFrs2[4] => Equal35.IN2
RFrs2[4] => Equal36.IN1
RFrs2[4] => Equal37.IN2
RFrs2[4] => Equal38.IN2
RFrs2[4] => Equal39.IN3
RFrs2[4] => Equal40.IN1
RFrs2[4] => Equal41.IN2
RFrs2[4] => Equal42.IN2
RFrs2[4] => Equal43.IN3
RFrs2[4] => Equal44.IN2
RFrs2[4] => Equal45.IN3
RFrs2[4] => Equal46.IN3
RFrs2[4] => Equal47.IN4
RFrs2[4] => Equal48.IN0
RFrs2[4] => Equal49.IN0
RFrs2[4] => Equal50.IN0
RFrs2[4] => Equal51.IN0
RFrs2[4] => Equal52.IN0
RFrs2[4] => Equal53.IN0
RFrs2[4] => Equal54.IN0
RFrs2[4] => Equal55.IN0
RFrs2[4] => Equal56.IN0
RFrs2[4] => Equal57.IN0
RFrs2[4] => Equal58.IN0
RFrs2[4] => Equal59.IN0
RFrs2[4] => Equal60.IN0
RFrs2[4] => Equal61.IN0
RFrs2[4] => Equal62.IN0
RFrs2[4] => Equal63.IN0
RFout1[0] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[1] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[2] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[3] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[4] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[5] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[6] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[7] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[8] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[9] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[10] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[11] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[12] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[13] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[14] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[15] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[16] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[17] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[18] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[19] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[20] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[21] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[22] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[23] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[24] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[25] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[26] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[27] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[28] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[29] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[30] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout1[31] <= RFout1.DB_MAX_OUTPUT_PORT_TYPE
RFout2[0] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[1] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[2] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[3] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[4] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[5] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[6] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[7] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[8] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[9] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[10] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[11] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[12] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[13] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[14] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[15] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[16] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[17] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[18] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[19] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[20] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[21] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[22] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[23] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[24] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[25] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[26] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[27] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[28] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[29] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[30] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
RFout2[31] <= RFout2.DB_MAX_OUTPUT_PORT_TYPE
global.bp.work.simulPkg.PKG_reg1F_31_ <> RFreg[31][31]
global.bp.work.simulPkg.PKG_reg1F_30_ <> RFreg[31][30]
global.bp.work.simulPkg.PKG_reg1F_29_ <> RFreg[31][29]
global.bp.work.simulPkg.PKG_reg1F_28_ <> RFreg[31][28]
global.bp.work.simulPkg.PKG_reg1F_27_ <> RFreg[31][27]
global.bp.work.simulPkg.PKG_reg1F_26_ <> RFreg[31][26]
global.bp.work.simulPkg.PKG_reg1F_25_ <> RFreg[31][25]
global.bp.work.simulPkg.PKG_reg1F_24_ <> RFreg[31][24]
global.bp.work.simulPkg.PKG_reg1F_23_ <> RFreg[31][23]
global.bp.work.simulPkg.PKG_reg1F_22_ <> RFreg[31][22]
global.bp.work.simulPkg.PKG_reg1F_21_ <> RFreg[31][21]
global.bp.work.simulPkg.PKG_reg1F_20_ <> RFreg[31][20]
global.bp.work.simulPkg.PKG_reg1F_19_ <> RFreg[31][19]
global.bp.work.simulPkg.PKG_reg1F_18_ <> RFreg[31][18]
global.bp.work.simulPkg.PKG_reg1F_17_ <> RFreg[31][17]
global.bp.work.simulPkg.PKG_reg1F_16_ <> RFreg[31][16]
global.bp.work.simulPkg.PKG_reg1F_15_ <> RFreg[31][15]
global.bp.work.simulPkg.PKG_reg1F_14_ <> RFreg[31][14]
global.bp.work.simulPkg.PKG_reg1F_13_ <> RFreg[31][13]
global.bp.work.simulPkg.PKG_reg1F_12_ <> RFreg[31][12]
global.bp.work.simulPkg.PKG_reg1F_11_ <> RFreg[31][11]
global.bp.work.simulPkg.PKG_reg1F_10_ <> RFreg[31][10]
global.bp.work.simulPkg.PKG_reg1F_9_ <> RFreg[31][9]
global.bp.work.simulPkg.PKG_reg1F_8_ <> RFreg[31][8]
global.bp.work.simulPkg.PKG_reg1F_7_ <> RFreg[31][7]
global.bp.work.simulPkg.PKG_reg1F_6_ <> RFreg[31][6]
global.bp.work.simulPkg.PKG_reg1F_5_ <> RFreg[31][5]
global.bp.work.simulPkg.PKG_reg1F_4_ <> RFreg[31][4]
global.bp.work.simulPkg.PKG_reg1F_3_ <> RFreg[31][3]
global.bp.work.simulPkg.PKG_reg1F_2_ <> RFreg[31][2]
global.bp.work.simulPkg.PKG_reg1F_1_ <> RFreg[31][1]
global.bp.work.simulPkg.PKG_reg1F_0_ <> RFreg[31][0]
global.bp.work.simulPkg.PKG_reg1E_31_ <> RFreg[30][31]
global.bp.work.simulPkg.PKG_reg1E_30_ <> RFreg[30][30]
global.bp.work.simulPkg.PKG_reg1E_29_ <> RFreg[30][29]
global.bp.work.simulPkg.PKG_reg1E_28_ <> RFreg[30][28]
global.bp.work.simulPkg.PKG_reg1E_27_ <> RFreg[30][27]
global.bp.work.simulPkg.PKG_reg1E_26_ <> RFreg[30][26]
global.bp.work.simulPkg.PKG_reg1E_25_ <> RFreg[30][25]
global.bp.work.simulPkg.PKG_reg1E_24_ <> RFreg[30][24]
global.bp.work.simulPkg.PKG_reg1E_23_ <> RFreg[30][23]
global.bp.work.simulPkg.PKG_reg1E_22_ <> RFreg[30][22]
global.bp.work.simulPkg.PKG_reg1E_21_ <> RFreg[30][21]
global.bp.work.simulPkg.PKG_reg1E_20_ <> RFreg[30][20]
global.bp.work.simulPkg.PKG_reg1E_19_ <> RFreg[30][19]
global.bp.work.simulPkg.PKG_reg1E_18_ <> RFreg[30][18]
global.bp.work.simulPkg.PKG_reg1E_17_ <> RFreg[30][17]
global.bp.work.simulPkg.PKG_reg1E_16_ <> RFreg[30][16]
global.bp.work.simulPkg.PKG_reg1E_15_ <> RFreg[30][15]
global.bp.work.simulPkg.PKG_reg1E_14_ <> RFreg[30][14]
global.bp.work.simulPkg.PKG_reg1E_13_ <> RFreg[30][13]
global.bp.work.simulPkg.PKG_reg1E_12_ <> RFreg[30][12]
global.bp.work.simulPkg.PKG_reg1E_11_ <> RFreg[30][11]
global.bp.work.simulPkg.PKG_reg1E_10_ <> RFreg[30][10]
global.bp.work.simulPkg.PKG_reg1E_9_ <> RFreg[30][9]
global.bp.work.simulPkg.PKG_reg1E_8_ <> RFreg[30][8]
global.bp.work.simulPkg.PKG_reg1E_7_ <> RFreg[30][7]
global.bp.work.simulPkg.PKG_reg1E_6_ <> RFreg[30][6]
global.bp.work.simulPkg.PKG_reg1E_5_ <> RFreg[30][5]
global.bp.work.simulPkg.PKG_reg1E_4_ <> RFreg[30][4]
global.bp.work.simulPkg.PKG_reg1E_3_ <> RFreg[30][3]
global.bp.work.simulPkg.PKG_reg1E_2_ <> RFreg[30][2]
global.bp.work.simulPkg.PKG_reg1E_1_ <> RFreg[30][1]
global.bp.work.simulPkg.PKG_reg1E_0_ <> RFreg[30][0]
global.bp.work.simulPkg.PKG_reg1D_31_ <> RFreg[29][31]
global.bp.work.simulPkg.PKG_reg1D_30_ <> RFreg[29][30]
global.bp.work.simulPkg.PKG_reg1D_29_ <> RFreg[29][29]
global.bp.work.simulPkg.PKG_reg1D_28_ <> RFreg[29][28]
global.bp.work.simulPkg.PKG_reg1D_27_ <> RFreg[29][27]
global.bp.work.simulPkg.PKG_reg1D_26_ <> RFreg[29][26]
global.bp.work.simulPkg.PKG_reg1D_25_ <> RFreg[29][25]
global.bp.work.simulPkg.PKG_reg1D_24_ <> RFreg[29][24]
global.bp.work.simulPkg.PKG_reg1D_23_ <> RFreg[29][23]
global.bp.work.simulPkg.PKG_reg1D_22_ <> RFreg[29][22]
global.bp.work.simulPkg.PKG_reg1D_21_ <> RFreg[29][21]
global.bp.work.simulPkg.PKG_reg1D_20_ <> RFreg[29][20]
global.bp.work.simulPkg.PKG_reg1D_19_ <> RFreg[29][19]
global.bp.work.simulPkg.PKG_reg1D_18_ <> RFreg[29][18]
global.bp.work.simulPkg.PKG_reg1D_17_ <> RFreg[29][17]
global.bp.work.simulPkg.PKG_reg1D_16_ <> RFreg[29][16]
global.bp.work.simulPkg.PKG_reg1D_15_ <> RFreg[29][15]
global.bp.work.simulPkg.PKG_reg1D_14_ <> RFreg[29][14]
global.bp.work.simulPkg.PKG_reg1D_13_ <> RFreg[29][13]
global.bp.work.simulPkg.PKG_reg1D_12_ <> RFreg[29][12]
global.bp.work.simulPkg.PKG_reg1D_11_ <> RFreg[29][11]
global.bp.work.simulPkg.PKG_reg1D_10_ <> RFreg[29][10]
global.bp.work.simulPkg.PKG_reg1D_9_ <> RFreg[29][9]
global.bp.work.simulPkg.PKG_reg1D_8_ <> RFreg[29][8]
global.bp.work.simulPkg.PKG_reg1D_7_ <> RFreg[29][7]
global.bp.work.simulPkg.PKG_reg1D_6_ <> RFreg[29][6]
global.bp.work.simulPkg.PKG_reg1D_5_ <> RFreg[29][5]
global.bp.work.simulPkg.PKG_reg1D_4_ <> RFreg[29][4]
global.bp.work.simulPkg.PKG_reg1D_3_ <> RFreg[29][3]
global.bp.work.simulPkg.PKG_reg1D_2_ <> RFreg[29][2]
global.bp.work.simulPkg.PKG_reg1D_1_ <> RFreg[29][1]
global.bp.work.simulPkg.PKG_reg1D_0_ <> RFreg[29][0]
global.bp.work.simulPkg.PKG_reg1C_31_ <> RFreg[28][31]
global.bp.work.simulPkg.PKG_reg1C_30_ <> RFreg[28][30]
global.bp.work.simulPkg.PKG_reg1C_29_ <> RFreg[28][29]
global.bp.work.simulPkg.PKG_reg1C_28_ <> RFreg[28][28]
global.bp.work.simulPkg.PKG_reg1C_27_ <> RFreg[28][27]
global.bp.work.simulPkg.PKG_reg1C_26_ <> RFreg[28][26]
global.bp.work.simulPkg.PKG_reg1C_25_ <> RFreg[28][25]
global.bp.work.simulPkg.PKG_reg1C_24_ <> RFreg[28][24]
global.bp.work.simulPkg.PKG_reg1C_23_ <> RFreg[28][23]
global.bp.work.simulPkg.PKG_reg1C_22_ <> RFreg[28][22]
global.bp.work.simulPkg.PKG_reg1C_21_ <> RFreg[28][21]
global.bp.work.simulPkg.PKG_reg1C_20_ <> RFreg[28][20]
global.bp.work.simulPkg.PKG_reg1C_19_ <> RFreg[28][19]
global.bp.work.simulPkg.PKG_reg1C_18_ <> RFreg[28][18]
global.bp.work.simulPkg.PKG_reg1C_17_ <> RFreg[28][17]
global.bp.work.simulPkg.PKG_reg1C_16_ <> RFreg[28][16]
global.bp.work.simulPkg.PKG_reg1C_15_ <> RFreg[28][15]
global.bp.work.simulPkg.PKG_reg1C_14_ <> RFreg[28][14]
global.bp.work.simulPkg.PKG_reg1C_13_ <> RFreg[28][13]
global.bp.work.simulPkg.PKG_reg1C_12_ <> RFreg[28][12]
global.bp.work.simulPkg.PKG_reg1C_11_ <> RFreg[28][11]
global.bp.work.simulPkg.PKG_reg1C_10_ <> RFreg[28][10]
global.bp.work.simulPkg.PKG_reg1C_9_ <> RFreg[28][9]
global.bp.work.simulPkg.PKG_reg1C_8_ <> RFreg[28][8]
global.bp.work.simulPkg.PKG_reg1C_7_ <> RFreg[28][7]
global.bp.work.simulPkg.PKG_reg1C_6_ <> RFreg[28][6]
global.bp.work.simulPkg.PKG_reg1C_5_ <> RFreg[28][5]
global.bp.work.simulPkg.PKG_reg1C_4_ <> RFreg[28][4]
global.bp.work.simulPkg.PKG_reg1C_3_ <> RFreg[28][3]
global.bp.work.simulPkg.PKG_reg1C_2_ <> RFreg[28][2]
global.bp.work.simulPkg.PKG_reg1C_1_ <> RFreg[28][1]
global.bp.work.simulPkg.PKG_reg1C_0_ <> RFreg[28][0]
global.bp.work.simulPkg.PKG_reg1B_31_ <> RFreg[27][31]
global.bp.work.simulPkg.PKG_reg1B_30_ <> RFreg[27][30]
global.bp.work.simulPkg.PKG_reg1B_29_ <> RFreg[27][29]
global.bp.work.simulPkg.PKG_reg1B_28_ <> RFreg[27][28]
global.bp.work.simulPkg.PKG_reg1B_27_ <> RFreg[27][27]
global.bp.work.simulPkg.PKG_reg1B_26_ <> RFreg[27][26]
global.bp.work.simulPkg.PKG_reg1B_25_ <> RFreg[27][25]
global.bp.work.simulPkg.PKG_reg1B_24_ <> RFreg[27][24]
global.bp.work.simulPkg.PKG_reg1B_23_ <> RFreg[27][23]
global.bp.work.simulPkg.PKG_reg1B_22_ <> RFreg[27][22]
global.bp.work.simulPkg.PKG_reg1B_21_ <> RFreg[27][21]
global.bp.work.simulPkg.PKG_reg1B_20_ <> RFreg[27][20]
global.bp.work.simulPkg.PKG_reg1B_19_ <> RFreg[27][19]
global.bp.work.simulPkg.PKG_reg1B_18_ <> RFreg[27][18]
global.bp.work.simulPkg.PKG_reg1B_17_ <> RFreg[27][17]
global.bp.work.simulPkg.PKG_reg1B_16_ <> RFreg[27][16]
global.bp.work.simulPkg.PKG_reg1B_15_ <> RFreg[27][15]
global.bp.work.simulPkg.PKG_reg1B_14_ <> RFreg[27][14]
global.bp.work.simulPkg.PKG_reg1B_13_ <> RFreg[27][13]
global.bp.work.simulPkg.PKG_reg1B_12_ <> RFreg[27][12]
global.bp.work.simulPkg.PKG_reg1B_11_ <> RFreg[27][11]
global.bp.work.simulPkg.PKG_reg1B_10_ <> RFreg[27][10]
global.bp.work.simulPkg.PKG_reg1B_9_ <> RFreg[27][9]
global.bp.work.simulPkg.PKG_reg1B_8_ <> RFreg[27][8]
global.bp.work.simulPkg.PKG_reg1B_7_ <> RFreg[27][7]
global.bp.work.simulPkg.PKG_reg1B_6_ <> RFreg[27][6]
global.bp.work.simulPkg.PKG_reg1B_5_ <> RFreg[27][5]
global.bp.work.simulPkg.PKG_reg1B_4_ <> RFreg[27][4]
global.bp.work.simulPkg.PKG_reg1B_3_ <> RFreg[27][3]
global.bp.work.simulPkg.PKG_reg1B_2_ <> RFreg[27][2]
global.bp.work.simulPkg.PKG_reg1B_1_ <> RFreg[27][1]
global.bp.work.simulPkg.PKG_reg1B_0_ <> RFreg[27][0]
global.bp.work.simulPkg.PKG_reg1A_31_ <> RFreg[26][31]
global.bp.work.simulPkg.PKG_reg1A_30_ <> RFreg[26][30]
global.bp.work.simulPkg.PKG_reg1A_29_ <> RFreg[26][29]
global.bp.work.simulPkg.PKG_reg1A_28_ <> RFreg[26][28]
global.bp.work.simulPkg.PKG_reg1A_27_ <> RFreg[26][27]
global.bp.work.simulPkg.PKG_reg1A_26_ <> RFreg[26][26]
global.bp.work.simulPkg.PKG_reg1A_25_ <> RFreg[26][25]
global.bp.work.simulPkg.PKG_reg1A_24_ <> RFreg[26][24]
global.bp.work.simulPkg.PKG_reg1A_23_ <> RFreg[26][23]
global.bp.work.simulPkg.PKG_reg1A_22_ <> RFreg[26][22]
global.bp.work.simulPkg.PKG_reg1A_21_ <> RFreg[26][21]
global.bp.work.simulPkg.PKG_reg1A_20_ <> RFreg[26][20]
global.bp.work.simulPkg.PKG_reg1A_19_ <> RFreg[26][19]
global.bp.work.simulPkg.PKG_reg1A_18_ <> RFreg[26][18]
global.bp.work.simulPkg.PKG_reg1A_17_ <> RFreg[26][17]
global.bp.work.simulPkg.PKG_reg1A_16_ <> RFreg[26][16]
global.bp.work.simulPkg.PKG_reg1A_15_ <> RFreg[26][15]
global.bp.work.simulPkg.PKG_reg1A_14_ <> RFreg[26][14]
global.bp.work.simulPkg.PKG_reg1A_13_ <> RFreg[26][13]
global.bp.work.simulPkg.PKG_reg1A_12_ <> RFreg[26][12]
global.bp.work.simulPkg.PKG_reg1A_11_ <> RFreg[26][11]
global.bp.work.simulPkg.PKG_reg1A_10_ <> RFreg[26][10]
global.bp.work.simulPkg.PKG_reg1A_9_ <> RFreg[26][9]
global.bp.work.simulPkg.PKG_reg1A_8_ <> RFreg[26][8]
global.bp.work.simulPkg.PKG_reg1A_7_ <> RFreg[26][7]
global.bp.work.simulPkg.PKG_reg1A_6_ <> RFreg[26][6]
global.bp.work.simulPkg.PKG_reg1A_5_ <> RFreg[26][5]
global.bp.work.simulPkg.PKG_reg1A_4_ <> RFreg[26][4]
global.bp.work.simulPkg.PKG_reg1A_3_ <> RFreg[26][3]
global.bp.work.simulPkg.PKG_reg1A_2_ <> RFreg[26][2]
global.bp.work.simulPkg.PKG_reg1A_1_ <> RFreg[26][1]
global.bp.work.simulPkg.PKG_reg1A_0_ <> RFreg[26][0]
global.bp.work.simulPkg.PKG_reg19_31_ <> RFreg[25][31]
global.bp.work.simulPkg.PKG_reg19_30_ <> RFreg[25][30]
global.bp.work.simulPkg.PKG_reg19_29_ <> RFreg[25][29]
global.bp.work.simulPkg.PKG_reg19_28_ <> RFreg[25][28]
global.bp.work.simulPkg.PKG_reg19_27_ <> RFreg[25][27]
global.bp.work.simulPkg.PKG_reg19_26_ <> RFreg[25][26]
global.bp.work.simulPkg.PKG_reg19_25_ <> RFreg[25][25]
global.bp.work.simulPkg.PKG_reg19_24_ <> RFreg[25][24]
global.bp.work.simulPkg.PKG_reg19_23_ <> RFreg[25][23]
global.bp.work.simulPkg.PKG_reg19_22_ <> RFreg[25][22]
global.bp.work.simulPkg.PKG_reg19_21_ <> RFreg[25][21]
global.bp.work.simulPkg.PKG_reg19_20_ <> RFreg[25][20]
global.bp.work.simulPkg.PKG_reg19_19_ <> RFreg[25][19]
global.bp.work.simulPkg.PKG_reg19_18_ <> RFreg[25][18]
global.bp.work.simulPkg.PKG_reg19_17_ <> RFreg[25][17]
global.bp.work.simulPkg.PKG_reg19_16_ <> RFreg[25][16]
global.bp.work.simulPkg.PKG_reg19_15_ <> RFreg[25][15]
global.bp.work.simulPkg.PKG_reg19_14_ <> RFreg[25][14]
global.bp.work.simulPkg.PKG_reg19_13_ <> RFreg[25][13]
global.bp.work.simulPkg.PKG_reg19_12_ <> RFreg[25][12]
global.bp.work.simulPkg.PKG_reg19_11_ <> RFreg[25][11]
global.bp.work.simulPkg.PKG_reg19_10_ <> RFreg[25][10]
global.bp.work.simulPkg.PKG_reg19_9_ <> RFreg[25][9]
global.bp.work.simulPkg.PKG_reg19_8_ <> RFreg[25][8]
global.bp.work.simulPkg.PKG_reg19_7_ <> RFreg[25][7]
global.bp.work.simulPkg.PKG_reg19_6_ <> RFreg[25][6]
global.bp.work.simulPkg.PKG_reg19_5_ <> RFreg[25][5]
global.bp.work.simulPkg.PKG_reg19_4_ <> RFreg[25][4]
global.bp.work.simulPkg.PKG_reg19_3_ <> RFreg[25][3]
global.bp.work.simulPkg.PKG_reg19_2_ <> RFreg[25][2]
global.bp.work.simulPkg.PKG_reg19_1_ <> RFreg[25][1]
global.bp.work.simulPkg.PKG_reg19_0_ <> RFreg[25][0]
global.bp.work.simulPkg.PKG_reg18_31_ <> RFreg[24][31]
global.bp.work.simulPkg.PKG_reg18_30_ <> RFreg[24][30]
global.bp.work.simulPkg.PKG_reg18_29_ <> RFreg[24][29]
global.bp.work.simulPkg.PKG_reg18_28_ <> RFreg[24][28]
global.bp.work.simulPkg.PKG_reg18_27_ <> RFreg[24][27]
global.bp.work.simulPkg.PKG_reg18_26_ <> RFreg[24][26]
global.bp.work.simulPkg.PKG_reg18_25_ <> RFreg[24][25]
global.bp.work.simulPkg.PKG_reg18_24_ <> RFreg[24][24]
global.bp.work.simulPkg.PKG_reg18_23_ <> RFreg[24][23]
global.bp.work.simulPkg.PKG_reg18_22_ <> RFreg[24][22]
global.bp.work.simulPkg.PKG_reg18_21_ <> RFreg[24][21]
global.bp.work.simulPkg.PKG_reg18_20_ <> RFreg[24][20]
global.bp.work.simulPkg.PKG_reg18_19_ <> RFreg[24][19]
global.bp.work.simulPkg.PKG_reg18_18_ <> RFreg[24][18]
global.bp.work.simulPkg.PKG_reg18_17_ <> RFreg[24][17]
global.bp.work.simulPkg.PKG_reg18_16_ <> RFreg[24][16]
global.bp.work.simulPkg.PKG_reg18_15_ <> RFreg[24][15]
global.bp.work.simulPkg.PKG_reg18_14_ <> RFreg[24][14]
global.bp.work.simulPkg.PKG_reg18_13_ <> RFreg[24][13]
global.bp.work.simulPkg.PKG_reg18_12_ <> RFreg[24][12]
global.bp.work.simulPkg.PKG_reg18_11_ <> RFreg[24][11]
global.bp.work.simulPkg.PKG_reg18_10_ <> RFreg[24][10]
global.bp.work.simulPkg.PKG_reg18_9_ <> RFreg[24][9]
global.bp.work.simulPkg.PKG_reg18_8_ <> RFreg[24][8]
global.bp.work.simulPkg.PKG_reg18_7_ <> RFreg[24][7]
global.bp.work.simulPkg.PKG_reg18_6_ <> RFreg[24][6]
global.bp.work.simulPkg.PKG_reg18_5_ <> RFreg[24][5]
global.bp.work.simulPkg.PKG_reg18_4_ <> RFreg[24][4]
global.bp.work.simulPkg.PKG_reg18_3_ <> RFreg[24][3]
global.bp.work.simulPkg.PKG_reg18_2_ <> RFreg[24][2]
global.bp.work.simulPkg.PKG_reg18_1_ <> RFreg[24][1]
global.bp.work.simulPkg.PKG_reg18_0_ <> RFreg[24][0]
global.bp.work.simulPkg.PKG_reg17_31_ <> RFreg[23][31]
global.bp.work.simulPkg.PKG_reg17_30_ <> RFreg[23][30]
global.bp.work.simulPkg.PKG_reg17_29_ <> RFreg[23][29]
global.bp.work.simulPkg.PKG_reg17_28_ <> RFreg[23][28]
global.bp.work.simulPkg.PKG_reg17_27_ <> RFreg[23][27]
global.bp.work.simulPkg.PKG_reg17_26_ <> RFreg[23][26]
global.bp.work.simulPkg.PKG_reg17_25_ <> RFreg[23][25]
global.bp.work.simulPkg.PKG_reg17_24_ <> RFreg[23][24]
global.bp.work.simulPkg.PKG_reg17_23_ <> RFreg[23][23]
global.bp.work.simulPkg.PKG_reg17_22_ <> RFreg[23][22]
global.bp.work.simulPkg.PKG_reg17_21_ <> RFreg[23][21]
global.bp.work.simulPkg.PKG_reg17_20_ <> RFreg[23][20]
global.bp.work.simulPkg.PKG_reg17_19_ <> RFreg[23][19]
global.bp.work.simulPkg.PKG_reg17_18_ <> RFreg[23][18]
global.bp.work.simulPkg.PKG_reg17_17_ <> RFreg[23][17]
global.bp.work.simulPkg.PKG_reg17_16_ <> RFreg[23][16]
global.bp.work.simulPkg.PKG_reg17_15_ <> RFreg[23][15]
global.bp.work.simulPkg.PKG_reg17_14_ <> RFreg[23][14]
global.bp.work.simulPkg.PKG_reg17_13_ <> RFreg[23][13]
global.bp.work.simulPkg.PKG_reg17_12_ <> RFreg[23][12]
global.bp.work.simulPkg.PKG_reg17_11_ <> RFreg[23][11]
global.bp.work.simulPkg.PKG_reg17_10_ <> RFreg[23][10]
global.bp.work.simulPkg.PKG_reg17_9_ <> RFreg[23][9]
global.bp.work.simulPkg.PKG_reg17_8_ <> RFreg[23][8]
global.bp.work.simulPkg.PKG_reg17_7_ <> RFreg[23][7]
global.bp.work.simulPkg.PKG_reg17_6_ <> RFreg[23][6]
global.bp.work.simulPkg.PKG_reg17_5_ <> RFreg[23][5]
global.bp.work.simulPkg.PKG_reg17_4_ <> RFreg[23][4]
global.bp.work.simulPkg.PKG_reg17_3_ <> RFreg[23][3]
global.bp.work.simulPkg.PKG_reg17_2_ <> RFreg[23][2]
global.bp.work.simulPkg.PKG_reg17_1_ <> RFreg[23][1]
global.bp.work.simulPkg.PKG_reg17_0_ <> RFreg[23][0]
global.bp.work.simulPkg.PKG_reg16_31_ <> RFreg[22][31]
global.bp.work.simulPkg.PKG_reg16_30_ <> RFreg[22][30]
global.bp.work.simulPkg.PKG_reg16_29_ <> RFreg[22][29]
global.bp.work.simulPkg.PKG_reg16_28_ <> RFreg[22][28]
global.bp.work.simulPkg.PKG_reg16_27_ <> RFreg[22][27]
global.bp.work.simulPkg.PKG_reg16_26_ <> RFreg[22][26]
global.bp.work.simulPkg.PKG_reg16_25_ <> RFreg[22][25]
global.bp.work.simulPkg.PKG_reg16_24_ <> RFreg[22][24]
global.bp.work.simulPkg.PKG_reg16_23_ <> RFreg[22][23]
global.bp.work.simulPkg.PKG_reg16_22_ <> RFreg[22][22]
global.bp.work.simulPkg.PKG_reg16_21_ <> RFreg[22][21]
global.bp.work.simulPkg.PKG_reg16_20_ <> RFreg[22][20]
global.bp.work.simulPkg.PKG_reg16_19_ <> RFreg[22][19]
global.bp.work.simulPkg.PKG_reg16_18_ <> RFreg[22][18]
global.bp.work.simulPkg.PKG_reg16_17_ <> RFreg[22][17]
global.bp.work.simulPkg.PKG_reg16_16_ <> RFreg[22][16]
global.bp.work.simulPkg.PKG_reg16_15_ <> RFreg[22][15]
global.bp.work.simulPkg.PKG_reg16_14_ <> RFreg[22][14]
global.bp.work.simulPkg.PKG_reg16_13_ <> RFreg[22][13]
global.bp.work.simulPkg.PKG_reg16_12_ <> RFreg[22][12]
global.bp.work.simulPkg.PKG_reg16_11_ <> RFreg[22][11]
global.bp.work.simulPkg.PKG_reg16_10_ <> RFreg[22][10]
global.bp.work.simulPkg.PKG_reg16_9_ <> RFreg[22][9]
global.bp.work.simulPkg.PKG_reg16_8_ <> RFreg[22][8]
global.bp.work.simulPkg.PKG_reg16_7_ <> RFreg[22][7]
global.bp.work.simulPkg.PKG_reg16_6_ <> RFreg[22][6]
global.bp.work.simulPkg.PKG_reg16_5_ <> RFreg[22][5]
global.bp.work.simulPkg.PKG_reg16_4_ <> RFreg[22][4]
global.bp.work.simulPkg.PKG_reg16_3_ <> RFreg[22][3]
global.bp.work.simulPkg.PKG_reg16_2_ <> RFreg[22][2]
global.bp.work.simulPkg.PKG_reg16_1_ <> RFreg[22][1]
global.bp.work.simulPkg.PKG_reg16_0_ <> RFreg[22][0]
global.bp.work.simulPkg.PKG_reg15_31_ <> RFreg[21][31]
global.bp.work.simulPkg.PKG_reg15_30_ <> RFreg[21][30]
global.bp.work.simulPkg.PKG_reg15_29_ <> RFreg[21][29]
global.bp.work.simulPkg.PKG_reg15_28_ <> RFreg[21][28]
global.bp.work.simulPkg.PKG_reg15_27_ <> RFreg[21][27]
global.bp.work.simulPkg.PKG_reg15_26_ <> RFreg[21][26]
global.bp.work.simulPkg.PKG_reg15_25_ <> RFreg[21][25]
global.bp.work.simulPkg.PKG_reg15_24_ <> RFreg[21][24]
global.bp.work.simulPkg.PKG_reg15_23_ <> RFreg[21][23]
global.bp.work.simulPkg.PKG_reg15_22_ <> RFreg[21][22]
global.bp.work.simulPkg.PKG_reg15_21_ <> RFreg[21][21]
global.bp.work.simulPkg.PKG_reg15_20_ <> RFreg[21][20]
global.bp.work.simulPkg.PKG_reg15_19_ <> RFreg[21][19]
global.bp.work.simulPkg.PKG_reg15_18_ <> RFreg[21][18]
global.bp.work.simulPkg.PKG_reg15_17_ <> RFreg[21][17]
global.bp.work.simulPkg.PKG_reg15_16_ <> RFreg[21][16]
global.bp.work.simulPkg.PKG_reg15_15_ <> RFreg[21][15]
global.bp.work.simulPkg.PKG_reg15_14_ <> RFreg[21][14]
global.bp.work.simulPkg.PKG_reg15_13_ <> RFreg[21][13]
global.bp.work.simulPkg.PKG_reg15_12_ <> RFreg[21][12]
global.bp.work.simulPkg.PKG_reg15_11_ <> RFreg[21][11]
global.bp.work.simulPkg.PKG_reg15_10_ <> RFreg[21][10]
global.bp.work.simulPkg.PKG_reg15_9_ <> RFreg[21][9]
global.bp.work.simulPkg.PKG_reg15_8_ <> RFreg[21][8]
global.bp.work.simulPkg.PKG_reg15_7_ <> RFreg[21][7]
global.bp.work.simulPkg.PKG_reg15_6_ <> RFreg[21][6]
global.bp.work.simulPkg.PKG_reg15_5_ <> RFreg[21][5]
global.bp.work.simulPkg.PKG_reg15_4_ <> RFreg[21][4]
global.bp.work.simulPkg.PKG_reg15_3_ <> RFreg[21][3]
global.bp.work.simulPkg.PKG_reg15_2_ <> RFreg[21][2]
global.bp.work.simulPkg.PKG_reg15_1_ <> RFreg[21][1]
global.bp.work.simulPkg.PKG_reg15_0_ <> RFreg[21][0]
global.bp.work.simulPkg.PKG_reg14_31_ <> RFreg[20][31]
global.bp.work.simulPkg.PKG_reg14_30_ <> RFreg[20][30]
global.bp.work.simulPkg.PKG_reg14_29_ <> RFreg[20][29]
global.bp.work.simulPkg.PKG_reg14_28_ <> RFreg[20][28]
global.bp.work.simulPkg.PKG_reg14_27_ <> RFreg[20][27]
global.bp.work.simulPkg.PKG_reg14_26_ <> RFreg[20][26]
global.bp.work.simulPkg.PKG_reg14_25_ <> RFreg[20][25]
global.bp.work.simulPkg.PKG_reg14_24_ <> RFreg[20][24]
global.bp.work.simulPkg.PKG_reg14_23_ <> RFreg[20][23]
global.bp.work.simulPkg.PKG_reg14_22_ <> RFreg[20][22]
global.bp.work.simulPkg.PKG_reg14_21_ <> RFreg[20][21]
global.bp.work.simulPkg.PKG_reg14_20_ <> RFreg[20][20]
global.bp.work.simulPkg.PKG_reg14_19_ <> RFreg[20][19]
global.bp.work.simulPkg.PKG_reg14_18_ <> RFreg[20][18]
global.bp.work.simulPkg.PKG_reg14_17_ <> RFreg[20][17]
global.bp.work.simulPkg.PKG_reg14_16_ <> RFreg[20][16]
global.bp.work.simulPkg.PKG_reg14_15_ <> RFreg[20][15]
global.bp.work.simulPkg.PKG_reg14_14_ <> RFreg[20][14]
global.bp.work.simulPkg.PKG_reg14_13_ <> RFreg[20][13]
global.bp.work.simulPkg.PKG_reg14_12_ <> RFreg[20][12]
global.bp.work.simulPkg.PKG_reg14_11_ <> RFreg[20][11]
global.bp.work.simulPkg.PKG_reg14_10_ <> RFreg[20][10]
global.bp.work.simulPkg.PKG_reg14_9_ <> RFreg[20][9]
global.bp.work.simulPkg.PKG_reg14_8_ <> RFreg[20][8]
global.bp.work.simulPkg.PKG_reg14_7_ <> RFreg[20][7]
global.bp.work.simulPkg.PKG_reg14_6_ <> RFreg[20][6]
global.bp.work.simulPkg.PKG_reg14_5_ <> RFreg[20][5]
global.bp.work.simulPkg.PKG_reg14_4_ <> RFreg[20][4]
global.bp.work.simulPkg.PKG_reg14_3_ <> RFreg[20][3]
global.bp.work.simulPkg.PKG_reg14_2_ <> RFreg[20][2]
global.bp.work.simulPkg.PKG_reg14_1_ <> RFreg[20][1]
global.bp.work.simulPkg.PKG_reg14_0_ <> RFreg[20][0]
global.bp.work.simulPkg.PKG_reg13_31_ <> RFreg[19][31]
global.bp.work.simulPkg.PKG_reg13_30_ <> RFreg[19][30]
global.bp.work.simulPkg.PKG_reg13_29_ <> RFreg[19][29]
global.bp.work.simulPkg.PKG_reg13_28_ <> RFreg[19][28]
global.bp.work.simulPkg.PKG_reg13_27_ <> RFreg[19][27]
global.bp.work.simulPkg.PKG_reg13_26_ <> RFreg[19][26]
global.bp.work.simulPkg.PKG_reg13_25_ <> RFreg[19][25]
global.bp.work.simulPkg.PKG_reg13_24_ <> RFreg[19][24]
global.bp.work.simulPkg.PKG_reg13_23_ <> RFreg[19][23]
global.bp.work.simulPkg.PKG_reg13_22_ <> RFreg[19][22]
global.bp.work.simulPkg.PKG_reg13_21_ <> RFreg[19][21]
global.bp.work.simulPkg.PKG_reg13_20_ <> RFreg[19][20]
global.bp.work.simulPkg.PKG_reg13_19_ <> RFreg[19][19]
global.bp.work.simulPkg.PKG_reg13_18_ <> RFreg[19][18]
global.bp.work.simulPkg.PKG_reg13_17_ <> RFreg[19][17]
global.bp.work.simulPkg.PKG_reg13_16_ <> RFreg[19][16]
global.bp.work.simulPkg.PKG_reg13_15_ <> RFreg[19][15]
global.bp.work.simulPkg.PKG_reg13_14_ <> RFreg[19][14]
global.bp.work.simulPkg.PKG_reg13_13_ <> RFreg[19][13]
global.bp.work.simulPkg.PKG_reg13_12_ <> RFreg[19][12]
global.bp.work.simulPkg.PKG_reg13_11_ <> RFreg[19][11]
global.bp.work.simulPkg.PKG_reg13_10_ <> RFreg[19][10]
global.bp.work.simulPkg.PKG_reg13_9_ <> RFreg[19][9]
global.bp.work.simulPkg.PKG_reg13_8_ <> RFreg[19][8]
global.bp.work.simulPkg.PKG_reg13_7_ <> RFreg[19][7]
global.bp.work.simulPkg.PKG_reg13_6_ <> RFreg[19][6]
global.bp.work.simulPkg.PKG_reg13_5_ <> RFreg[19][5]
global.bp.work.simulPkg.PKG_reg13_4_ <> RFreg[19][4]
global.bp.work.simulPkg.PKG_reg13_3_ <> RFreg[19][3]
global.bp.work.simulPkg.PKG_reg13_2_ <> RFreg[19][2]
global.bp.work.simulPkg.PKG_reg13_1_ <> RFreg[19][1]
global.bp.work.simulPkg.PKG_reg13_0_ <> RFreg[19][0]
global.bp.work.simulPkg.PKG_reg12_31_ <> RFreg[18][31]
global.bp.work.simulPkg.PKG_reg12_30_ <> RFreg[18][30]
global.bp.work.simulPkg.PKG_reg12_29_ <> RFreg[18][29]
global.bp.work.simulPkg.PKG_reg12_28_ <> RFreg[18][28]
global.bp.work.simulPkg.PKG_reg12_27_ <> RFreg[18][27]
global.bp.work.simulPkg.PKG_reg12_26_ <> RFreg[18][26]
global.bp.work.simulPkg.PKG_reg12_25_ <> RFreg[18][25]
global.bp.work.simulPkg.PKG_reg12_24_ <> RFreg[18][24]
global.bp.work.simulPkg.PKG_reg12_23_ <> RFreg[18][23]
global.bp.work.simulPkg.PKG_reg12_22_ <> RFreg[18][22]
global.bp.work.simulPkg.PKG_reg12_21_ <> RFreg[18][21]
global.bp.work.simulPkg.PKG_reg12_20_ <> RFreg[18][20]
global.bp.work.simulPkg.PKG_reg12_19_ <> RFreg[18][19]
global.bp.work.simulPkg.PKG_reg12_18_ <> RFreg[18][18]
global.bp.work.simulPkg.PKG_reg12_17_ <> RFreg[18][17]
global.bp.work.simulPkg.PKG_reg12_16_ <> RFreg[18][16]
global.bp.work.simulPkg.PKG_reg12_15_ <> RFreg[18][15]
global.bp.work.simulPkg.PKG_reg12_14_ <> RFreg[18][14]
global.bp.work.simulPkg.PKG_reg12_13_ <> RFreg[18][13]
global.bp.work.simulPkg.PKG_reg12_12_ <> RFreg[18][12]
global.bp.work.simulPkg.PKG_reg12_11_ <> RFreg[18][11]
global.bp.work.simulPkg.PKG_reg12_10_ <> RFreg[18][10]
global.bp.work.simulPkg.PKG_reg12_9_ <> RFreg[18][9]
global.bp.work.simulPkg.PKG_reg12_8_ <> RFreg[18][8]
global.bp.work.simulPkg.PKG_reg12_7_ <> RFreg[18][7]
global.bp.work.simulPkg.PKG_reg12_6_ <> RFreg[18][6]
global.bp.work.simulPkg.PKG_reg12_5_ <> RFreg[18][5]
global.bp.work.simulPkg.PKG_reg12_4_ <> RFreg[18][4]
global.bp.work.simulPkg.PKG_reg12_3_ <> RFreg[18][3]
global.bp.work.simulPkg.PKG_reg12_2_ <> RFreg[18][2]
global.bp.work.simulPkg.PKG_reg12_1_ <> RFreg[18][1]
global.bp.work.simulPkg.PKG_reg12_0_ <> RFreg[18][0]
global.bp.work.simulPkg.PKG_reg11_31_ <> RFreg[17][31]
global.bp.work.simulPkg.PKG_reg11_30_ <> RFreg[17][30]
global.bp.work.simulPkg.PKG_reg11_29_ <> RFreg[17][29]
global.bp.work.simulPkg.PKG_reg11_28_ <> RFreg[17][28]
global.bp.work.simulPkg.PKG_reg11_27_ <> RFreg[17][27]
global.bp.work.simulPkg.PKG_reg11_26_ <> RFreg[17][26]
global.bp.work.simulPkg.PKG_reg11_25_ <> RFreg[17][25]
global.bp.work.simulPkg.PKG_reg11_24_ <> RFreg[17][24]
global.bp.work.simulPkg.PKG_reg11_23_ <> RFreg[17][23]
global.bp.work.simulPkg.PKG_reg11_22_ <> RFreg[17][22]
global.bp.work.simulPkg.PKG_reg11_21_ <> RFreg[17][21]
global.bp.work.simulPkg.PKG_reg11_20_ <> RFreg[17][20]
global.bp.work.simulPkg.PKG_reg11_19_ <> RFreg[17][19]
global.bp.work.simulPkg.PKG_reg11_18_ <> RFreg[17][18]
global.bp.work.simulPkg.PKG_reg11_17_ <> RFreg[17][17]
global.bp.work.simulPkg.PKG_reg11_16_ <> RFreg[17][16]
global.bp.work.simulPkg.PKG_reg11_15_ <> RFreg[17][15]
global.bp.work.simulPkg.PKG_reg11_14_ <> RFreg[17][14]
global.bp.work.simulPkg.PKG_reg11_13_ <> RFreg[17][13]
global.bp.work.simulPkg.PKG_reg11_12_ <> RFreg[17][12]
global.bp.work.simulPkg.PKG_reg11_11_ <> RFreg[17][11]
global.bp.work.simulPkg.PKG_reg11_10_ <> RFreg[17][10]
global.bp.work.simulPkg.PKG_reg11_9_ <> RFreg[17][9]
global.bp.work.simulPkg.PKG_reg11_8_ <> RFreg[17][8]
global.bp.work.simulPkg.PKG_reg11_7_ <> RFreg[17][7]
global.bp.work.simulPkg.PKG_reg11_6_ <> RFreg[17][6]
global.bp.work.simulPkg.PKG_reg11_5_ <> RFreg[17][5]
global.bp.work.simulPkg.PKG_reg11_4_ <> RFreg[17][4]
global.bp.work.simulPkg.PKG_reg11_3_ <> RFreg[17][3]
global.bp.work.simulPkg.PKG_reg11_2_ <> RFreg[17][2]
global.bp.work.simulPkg.PKG_reg11_1_ <> RFreg[17][1]
global.bp.work.simulPkg.PKG_reg11_0_ <> RFreg[17][0]
global.bp.work.simulPkg.PKG_reg10_31_ <> RFreg[16][31]
global.bp.work.simulPkg.PKG_reg10_30_ <> RFreg[16][30]
global.bp.work.simulPkg.PKG_reg10_29_ <> RFreg[16][29]
global.bp.work.simulPkg.PKG_reg10_28_ <> RFreg[16][28]
global.bp.work.simulPkg.PKG_reg10_27_ <> RFreg[16][27]
global.bp.work.simulPkg.PKG_reg10_26_ <> RFreg[16][26]
global.bp.work.simulPkg.PKG_reg10_25_ <> RFreg[16][25]
global.bp.work.simulPkg.PKG_reg10_24_ <> RFreg[16][24]
global.bp.work.simulPkg.PKG_reg10_23_ <> RFreg[16][23]
global.bp.work.simulPkg.PKG_reg10_22_ <> RFreg[16][22]
global.bp.work.simulPkg.PKG_reg10_21_ <> RFreg[16][21]
global.bp.work.simulPkg.PKG_reg10_20_ <> RFreg[16][20]
global.bp.work.simulPkg.PKG_reg10_19_ <> RFreg[16][19]
global.bp.work.simulPkg.PKG_reg10_18_ <> RFreg[16][18]
global.bp.work.simulPkg.PKG_reg10_17_ <> RFreg[16][17]
global.bp.work.simulPkg.PKG_reg10_16_ <> RFreg[16][16]
global.bp.work.simulPkg.PKG_reg10_15_ <> RFreg[16][15]
global.bp.work.simulPkg.PKG_reg10_14_ <> RFreg[16][14]
global.bp.work.simulPkg.PKG_reg10_13_ <> RFreg[16][13]
global.bp.work.simulPkg.PKG_reg10_12_ <> RFreg[16][12]
global.bp.work.simulPkg.PKG_reg10_11_ <> RFreg[16][11]
global.bp.work.simulPkg.PKG_reg10_10_ <> RFreg[16][10]
global.bp.work.simulPkg.PKG_reg10_9_ <> RFreg[16][9]
global.bp.work.simulPkg.PKG_reg10_8_ <> RFreg[16][8]
global.bp.work.simulPkg.PKG_reg10_7_ <> RFreg[16][7]
global.bp.work.simulPkg.PKG_reg10_6_ <> RFreg[16][6]
global.bp.work.simulPkg.PKG_reg10_5_ <> RFreg[16][5]
global.bp.work.simulPkg.PKG_reg10_4_ <> RFreg[16][4]
global.bp.work.simulPkg.PKG_reg10_3_ <> RFreg[16][3]
global.bp.work.simulPkg.PKG_reg10_2_ <> RFreg[16][2]
global.bp.work.simulPkg.PKG_reg10_1_ <> RFreg[16][1]
global.bp.work.simulPkg.PKG_reg10_0_ <> RFreg[16][0]
global.bp.work.simulPkg.PKG_reg0F_31_ <> RFreg[15][31]
global.bp.work.simulPkg.PKG_reg0F_30_ <> RFreg[15][30]
global.bp.work.simulPkg.PKG_reg0F_29_ <> RFreg[15][29]
global.bp.work.simulPkg.PKG_reg0F_28_ <> RFreg[15][28]
global.bp.work.simulPkg.PKG_reg0F_27_ <> RFreg[15][27]
global.bp.work.simulPkg.PKG_reg0F_26_ <> RFreg[15][26]
global.bp.work.simulPkg.PKG_reg0F_25_ <> RFreg[15][25]
global.bp.work.simulPkg.PKG_reg0F_24_ <> RFreg[15][24]
global.bp.work.simulPkg.PKG_reg0F_23_ <> RFreg[15][23]
global.bp.work.simulPkg.PKG_reg0F_22_ <> RFreg[15][22]
global.bp.work.simulPkg.PKG_reg0F_21_ <> RFreg[15][21]
global.bp.work.simulPkg.PKG_reg0F_20_ <> RFreg[15][20]
global.bp.work.simulPkg.PKG_reg0F_19_ <> RFreg[15][19]
global.bp.work.simulPkg.PKG_reg0F_18_ <> RFreg[15][18]
global.bp.work.simulPkg.PKG_reg0F_17_ <> RFreg[15][17]
global.bp.work.simulPkg.PKG_reg0F_16_ <> RFreg[15][16]
global.bp.work.simulPkg.PKG_reg0F_15_ <> RFreg[15][15]
global.bp.work.simulPkg.PKG_reg0F_14_ <> RFreg[15][14]
global.bp.work.simulPkg.PKG_reg0F_13_ <> RFreg[15][13]
global.bp.work.simulPkg.PKG_reg0F_12_ <> RFreg[15][12]
global.bp.work.simulPkg.PKG_reg0F_11_ <> RFreg[15][11]
global.bp.work.simulPkg.PKG_reg0F_10_ <> RFreg[15][10]
global.bp.work.simulPkg.PKG_reg0F_9_ <> RFreg[15][9]
global.bp.work.simulPkg.PKG_reg0F_8_ <> RFreg[15][8]
global.bp.work.simulPkg.PKG_reg0F_7_ <> RFreg[15][7]
global.bp.work.simulPkg.PKG_reg0F_6_ <> RFreg[15][6]
global.bp.work.simulPkg.PKG_reg0F_5_ <> RFreg[15][5]
global.bp.work.simulPkg.PKG_reg0F_4_ <> RFreg[15][4]
global.bp.work.simulPkg.PKG_reg0F_3_ <> RFreg[15][3]
global.bp.work.simulPkg.PKG_reg0F_2_ <> RFreg[15][2]
global.bp.work.simulPkg.PKG_reg0F_1_ <> RFreg[15][1]
global.bp.work.simulPkg.PKG_reg0F_0_ <> RFreg[15][0]
global.bp.work.simulPkg.PKG_reg0E_31_ <> RFreg[14][31]
global.bp.work.simulPkg.PKG_reg0E_30_ <> RFreg[14][30]
global.bp.work.simulPkg.PKG_reg0E_29_ <> RFreg[14][29]
global.bp.work.simulPkg.PKG_reg0E_28_ <> RFreg[14][28]
global.bp.work.simulPkg.PKG_reg0E_27_ <> RFreg[14][27]
global.bp.work.simulPkg.PKG_reg0E_26_ <> RFreg[14][26]
global.bp.work.simulPkg.PKG_reg0E_25_ <> RFreg[14][25]
global.bp.work.simulPkg.PKG_reg0E_24_ <> RFreg[14][24]
global.bp.work.simulPkg.PKG_reg0E_23_ <> RFreg[14][23]
global.bp.work.simulPkg.PKG_reg0E_22_ <> RFreg[14][22]
global.bp.work.simulPkg.PKG_reg0E_21_ <> RFreg[14][21]
global.bp.work.simulPkg.PKG_reg0E_20_ <> RFreg[14][20]
global.bp.work.simulPkg.PKG_reg0E_19_ <> RFreg[14][19]
global.bp.work.simulPkg.PKG_reg0E_18_ <> RFreg[14][18]
global.bp.work.simulPkg.PKG_reg0E_17_ <> RFreg[14][17]
global.bp.work.simulPkg.PKG_reg0E_16_ <> RFreg[14][16]
global.bp.work.simulPkg.PKG_reg0E_15_ <> RFreg[14][15]
global.bp.work.simulPkg.PKG_reg0E_14_ <> RFreg[14][14]
global.bp.work.simulPkg.PKG_reg0E_13_ <> RFreg[14][13]
global.bp.work.simulPkg.PKG_reg0E_12_ <> RFreg[14][12]
global.bp.work.simulPkg.PKG_reg0E_11_ <> RFreg[14][11]
global.bp.work.simulPkg.PKG_reg0E_10_ <> RFreg[14][10]
global.bp.work.simulPkg.PKG_reg0E_9_ <> RFreg[14][9]
global.bp.work.simulPkg.PKG_reg0E_8_ <> RFreg[14][8]
global.bp.work.simulPkg.PKG_reg0E_7_ <> RFreg[14][7]
global.bp.work.simulPkg.PKG_reg0E_6_ <> RFreg[14][6]
global.bp.work.simulPkg.PKG_reg0E_5_ <> RFreg[14][5]
global.bp.work.simulPkg.PKG_reg0E_4_ <> RFreg[14][4]
global.bp.work.simulPkg.PKG_reg0E_3_ <> RFreg[14][3]
global.bp.work.simulPkg.PKG_reg0E_2_ <> RFreg[14][2]
global.bp.work.simulPkg.PKG_reg0E_1_ <> RFreg[14][1]
global.bp.work.simulPkg.PKG_reg0E_0_ <> RFreg[14][0]
global.bp.work.simulPkg.PKG_reg0D_31_ <> RFreg[13][31]
global.bp.work.simulPkg.PKG_reg0D_30_ <> RFreg[13][30]
global.bp.work.simulPkg.PKG_reg0D_29_ <> RFreg[13][29]
global.bp.work.simulPkg.PKG_reg0D_28_ <> RFreg[13][28]
global.bp.work.simulPkg.PKG_reg0D_27_ <> RFreg[13][27]
global.bp.work.simulPkg.PKG_reg0D_26_ <> RFreg[13][26]
global.bp.work.simulPkg.PKG_reg0D_25_ <> RFreg[13][25]
global.bp.work.simulPkg.PKG_reg0D_24_ <> RFreg[13][24]
global.bp.work.simulPkg.PKG_reg0D_23_ <> RFreg[13][23]
global.bp.work.simulPkg.PKG_reg0D_22_ <> RFreg[13][22]
global.bp.work.simulPkg.PKG_reg0D_21_ <> RFreg[13][21]
global.bp.work.simulPkg.PKG_reg0D_20_ <> RFreg[13][20]
global.bp.work.simulPkg.PKG_reg0D_19_ <> RFreg[13][19]
global.bp.work.simulPkg.PKG_reg0D_18_ <> RFreg[13][18]
global.bp.work.simulPkg.PKG_reg0D_17_ <> RFreg[13][17]
global.bp.work.simulPkg.PKG_reg0D_16_ <> RFreg[13][16]
global.bp.work.simulPkg.PKG_reg0D_15_ <> RFreg[13][15]
global.bp.work.simulPkg.PKG_reg0D_14_ <> RFreg[13][14]
global.bp.work.simulPkg.PKG_reg0D_13_ <> RFreg[13][13]
global.bp.work.simulPkg.PKG_reg0D_12_ <> RFreg[13][12]
global.bp.work.simulPkg.PKG_reg0D_11_ <> RFreg[13][11]
global.bp.work.simulPkg.PKG_reg0D_10_ <> RFreg[13][10]
global.bp.work.simulPkg.PKG_reg0D_9_ <> RFreg[13][9]
global.bp.work.simulPkg.PKG_reg0D_8_ <> RFreg[13][8]
global.bp.work.simulPkg.PKG_reg0D_7_ <> RFreg[13][7]
global.bp.work.simulPkg.PKG_reg0D_6_ <> RFreg[13][6]
global.bp.work.simulPkg.PKG_reg0D_5_ <> RFreg[13][5]
global.bp.work.simulPkg.PKG_reg0D_4_ <> RFreg[13][4]
global.bp.work.simulPkg.PKG_reg0D_3_ <> RFreg[13][3]
global.bp.work.simulPkg.PKG_reg0D_2_ <> RFreg[13][2]
global.bp.work.simulPkg.PKG_reg0D_1_ <> RFreg[13][1]
global.bp.work.simulPkg.PKG_reg0D_0_ <> RFreg[13][0]
global.bp.work.simulPkg.PKG_reg0C_31_ <> RFreg[12][31]
global.bp.work.simulPkg.PKG_reg0C_30_ <> RFreg[12][30]
global.bp.work.simulPkg.PKG_reg0C_29_ <> RFreg[12][29]
global.bp.work.simulPkg.PKG_reg0C_28_ <> RFreg[12][28]
global.bp.work.simulPkg.PKG_reg0C_27_ <> RFreg[12][27]
global.bp.work.simulPkg.PKG_reg0C_26_ <> RFreg[12][26]
global.bp.work.simulPkg.PKG_reg0C_25_ <> RFreg[12][25]
global.bp.work.simulPkg.PKG_reg0C_24_ <> RFreg[12][24]
global.bp.work.simulPkg.PKG_reg0C_23_ <> RFreg[12][23]
global.bp.work.simulPkg.PKG_reg0C_22_ <> RFreg[12][22]
global.bp.work.simulPkg.PKG_reg0C_21_ <> RFreg[12][21]
global.bp.work.simulPkg.PKG_reg0C_20_ <> RFreg[12][20]
global.bp.work.simulPkg.PKG_reg0C_19_ <> RFreg[12][19]
global.bp.work.simulPkg.PKG_reg0C_18_ <> RFreg[12][18]
global.bp.work.simulPkg.PKG_reg0C_17_ <> RFreg[12][17]
global.bp.work.simulPkg.PKG_reg0C_16_ <> RFreg[12][16]
global.bp.work.simulPkg.PKG_reg0C_15_ <> RFreg[12][15]
global.bp.work.simulPkg.PKG_reg0C_14_ <> RFreg[12][14]
global.bp.work.simulPkg.PKG_reg0C_13_ <> RFreg[12][13]
global.bp.work.simulPkg.PKG_reg0C_12_ <> RFreg[12][12]
global.bp.work.simulPkg.PKG_reg0C_11_ <> RFreg[12][11]
global.bp.work.simulPkg.PKG_reg0C_10_ <> RFreg[12][10]
global.bp.work.simulPkg.PKG_reg0C_9_ <> RFreg[12][9]
global.bp.work.simulPkg.PKG_reg0C_8_ <> RFreg[12][8]
global.bp.work.simulPkg.PKG_reg0C_7_ <> RFreg[12][7]
global.bp.work.simulPkg.PKG_reg0C_6_ <> RFreg[12][6]
global.bp.work.simulPkg.PKG_reg0C_5_ <> RFreg[12][5]
global.bp.work.simulPkg.PKG_reg0C_4_ <> RFreg[12][4]
global.bp.work.simulPkg.PKG_reg0C_3_ <> RFreg[12][3]
global.bp.work.simulPkg.PKG_reg0C_2_ <> RFreg[12][2]
global.bp.work.simulPkg.PKG_reg0C_1_ <> RFreg[12][1]
global.bp.work.simulPkg.PKG_reg0C_0_ <> RFreg[12][0]
global.bp.work.simulPkg.PKG_reg0B_31_ <> RFreg[11][31]
global.bp.work.simulPkg.PKG_reg0B_30_ <> RFreg[11][30]
global.bp.work.simulPkg.PKG_reg0B_29_ <> RFreg[11][29]
global.bp.work.simulPkg.PKG_reg0B_28_ <> RFreg[11][28]
global.bp.work.simulPkg.PKG_reg0B_27_ <> RFreg[11][27]
global.bp.work.simulPkg.PKG_reg0B_26_ <> RFreg[11][26]
global.bp.work.simulPkg.PKG_reg0B_25_ <> RFreg[11][25]
global.bp.work.simulPkg.PKG_reg0B_24_ <> RFreg[11][24]
global.bp.work.simulPkg.PKG_reg0B_23_ <> RFreg[11][23]
global.bp.work.simulPkg.PKG_reg0B_22_ <> RFreg[11][22]
global.bp.work.simulPkg.PKG_reg0B_21_ <> RFreg[11][21]
global.bp.work.simulPkg.PKG_reg0B_20_ <> RFreg[11][20]
global.bp.work.simulPkg.PKG_reg0B_19_ <> RFreg[11][19]
global.bp.work.simulPkg.PKG_reg0B_18_ <> RFreg[11][18]
global.bp.work.simulPkg.PKG_reg0B_17_ <> RFreg[11][17]
global.bp.work.simulPkg.PKG_reg0B_16_ <> RFreg[11][16]
global.bp.work.simulPkg.PKG_reg0B_15_ <> RFreg[11][15]
global.bp.work.simulPkg.PKG_reg0B_14_ <> RFreg[11][14]
global.bp.work.simulPkg.PKG_reg0B_13_ <> RFreg[11][13]
global.bp.work.simulPkg.PKG_reg0B_12_ <> RFreg[11][12]
global.bp.work.simulPkg.PKG_reg0B_11_ <> RFreg[11][11]
global.bp.work.simulPkg.PKG_reg0B_10_ <> RFreg[11][10]
global.bp.work.simulPkg.PKG_reg0B_9_ <> RFreg[11][9]
global.bp.work.simulPkg.PKG_reg0B_8_ <> RFreg[11][8]
global.bp.work.simulPkg.PKG_reg0B_7_ <> RFreg[11][7]
global.bp.work.simulPkg.PKG_reg0B_6_ <> RFreg[11][6]
global.bp.work.simulPkg.PKG_reg0B_5_ <> RFreg[11][5]
global.bp.work.simulPkg.PKG_reg0B_4_ <> RFreg[11][4]
global.bp.work.simulPkg.PKG_reg0B_3_ <> RFreg[11][3]
global.bp.work.simulPkg.PKG_reg0B_2_ <> RFreg[11][2]
global.bp.work.simulPkg.PKG_reg0B_1_ <> RFreg[11][1]
global.bp.work.simulPkg.PKG_reg0B_0_ <> RFreg[11][0]
global.bp.work.simulPkg.PKG_reg0A_31_ <> RFreg[10][31]
global.bp.work.simulPkg.PKG_reg0A_30_ <> RFreg[10][30]
global.bp.work.simulPkg.PKG_reg0A_29_ <> RFreg[10][29]
global.bp.work.simulPkg.PKG_reg0A_28_ <> RFreg[10][28]
global.bp.work.simulPkg.PKG_reg0A_27_ <> RFreg[10][27]
global.bp.work.simulPkg.PKG_reg0A_26_ <> RFreg[10][26]
global.bp.work.simulPkg.PKG_reg0A_25_ <> RFreg[10][25]
global.bp.work.simulPkg.PKG_reg0A_24_ <> RFreg[10][24]
global.bp.work.simulPkg.PKG_reg0A_23_ <> RFreg[10][23]
global.bp.work.simulPkg.PKG_reg0A_22_ <> RFreg[10][22]
global.bp.work.simulPkg.PKG_reg0A_21_ <> RFreg[10][21]
global.bp.work.simulPkg.PKG_reg0A_20_ <> RFreg[10][20]
global.bp.work.simulPkg.PKG_reg0A_19_ <> RFreg[10][19]
global.bp.work.simulPkg.PKG_reg0A_18_ <> RFreg[10][18]
global.bp.work.simulPkg.PKG_reg0A_17_ <> RFreg[10][17]
global.bp.work.simulPkg.PKG_reg0A_16_ <> RFreg[10][16]
global.bp.work.simulPkg.PKG_reg0A_15_ <> RFreg[10][15]
global.bp.work.simulPkg.PKG_reg0A_14_ <> RFreg[10][14]
global.bp.work.simulPkg.PKG_reg0A_13_ <> RFreg[10][13]
global.bp.work.simulPkg.PKG_reg0A_12_ <> RFreg[10][12]
global.bp.work.simulPkg.PKG_reg0A_11_ <> RFreg[10][11]
global.bp.work.simulPkg.PKG_reg0A_10_ <> RFreg[10][10]
global.bp.work.simulPkg.PKG_reg0A_9_ <> RFreg[10][9]
global.bp.work.simulPkg.PKG_reg0A_8_ <> RFreg[10][8]
global.bp.work.simulPkg.PKG_reg0A_7_ <> RFreg[10][7]
global.bp.work.simulPkg.PKG_reg0A_6_ <> RFreg[10][6]
global.bp.work.simulPkg.PKG_reg0A_5_ <> RFreg[10][5]
global.bp.work.simulPkg.PKG_reg0A_4_ <> RFreg[10][4]
global.bp.work.simulPkg.PKG_reg0A_3_ <> RFreg[10][3]
global.bp.work.simulPkg.PKG_reg0A_2_ <> RFreg[10][2]
global.bp.work.simulPkg.PKG_reg0A_1_ <> RFreg[10][1]
global.bp.work.simulPkg.PKG_reg0A_0_ <> RFreg[10][0]
global.bp.work.simulPkg.PKG_reg09_31_ <> RFreg[9][31]
global.bp.work.simulPkg.PKG_reg09_30_ <> RFreg[9][30]
global.bp.work.simulPkg.PKG_reg09_29_ <> RFreg[9][29]
global.bp.work.simulPkg.PKG_reg09_28_ <> RFreg[9][28]
global.bp.work.simulPkg.PKG_reg09_27_ <> RFreg[9][27]
global.bp.work.simulPkg.PKG_reg09_26_ <> RFreg[9][26]
global.bp.work.simulPkg.PKG_reg09_25_ <> RFreg[9][25]
global.bp.work.simulPkg.PKG_reg09_24_ <> RFreg[9][24]
global.bp.work.simulPkg.PKG_reg09_23_ <> RFreg[9][23]
global.bp.work.simulPkg.PKG_reg09_22_ <> RFreg[9][22]
global.bp.work.simulPkg.PKG_reg09_21_ <> RFreg[9][21]
global.bp.work.simulPkg.PKG_reg09_20_ <> RFreg[9][20]
global.bp.work.simulPkg.PKG_reg09_19_ <> RFreg[9][19]
global.bp.work.simulPkg.PKG_reg09_18_ <> RFreg[9][18]
global.bp.work.simulPkg.PKG_reg09_17_ <> RFreg[9][17]
global.bp.work.simulPkg.PKG_reg09_16_ <> RFreg[9][16]
global.bp.work.simulPkg.PKG_reg09_15_ <> RFreg[9][15]
global.bp.work.simulPkg.PKG_reg09_14_ <> RFreg[9][14]
global.bp.work.simulPkg.PKG_reg09_13_ <> RFreg[9][13]
global.bp.work.simulPkg.PKG_reg09_12_ <> RFreg[9][12]
global.bp.work.simulPkg.PKG_reg09_11_ <> RFreg[9][11]
global.bp.work.simulPkg.PKG_reg09_10_ <> RFreg[9][10]
global.bp.work.simulPkg.PKG_reg09_9_ <> RFreg[9][9]
global.bp.work.simulPkg.PKG_reg09_8_ <> RFreg[9][8]
global.bp.work.simulPkg.PKG_reg09_7_ <> RFreg[9][7]
global.bp.work.simulPkg.PKG_reg09_6_ <> RFreg[9][6]
global.bp.work.simulPkg.PKG_reg09_5_ <> RFreg[9][5]
global.bp.work.simulPkg.PKG_reg09_4_ <> RFreg[9][4]
global.bp.work.simulPkg.PKG_reg09_3_ <> RFreg[9][3]
global.bp.work.simulPkg.PKG_reg09_2_ <> RFreg[9][2]
global.bp.work.simulPkg.PKG_reg09_1_ <> RFreg[9][1]
global.bp.work.simulPkg.PKG_reg09_0_ <> RFreg[9][0]
global.bp.work.simulPkg.PKG_reg08_31_ <> RFreg[8][31]
global.bp.work.simulPkg.PKG_reg08_30_ <> RFreg[8][30]
global.bp.work.simulPkg.PKG_reg08_29_ <> RFreg[8][29]
global.bp.work.simulPkg.PKG_reg08_28_ <> RFreg[8][28]
global.bp.work.simulPkg.PKG_reg08_27_ <> RFreg[8][27]
global.bp.work.simulPkg.PKG_reg08_26_ <> RFreg[8][26]
global.bp.work.simulPkg.PKG_reg08_25_ <> RFreg[8][25]
global.bp.work.simulPkg.PKG_reg08_24_ <> RFreg[8][24]
global.bp.work.simulPkg.PKG_reg08_23_ <> RFreg[8][23]
global.bp.work.simulPkg.PKG_reg08_22_ <> RFreg[8][22]
global.bp.work.simulPkg.PKG_reg08_21_ <> RFreg[8][21]
global.bp.work.simulPkg.PKG_reg08_20_ <> RFreg[8][20]
global.bp.work.simulPkg.PKG_reg08_19_ <> RFreg[8][19]
global.bp.work.simulPkg.PKG_reg08_18_ <> RFreg[8][18]
global.bp.work.simulPkg.PKG_reg08_17_ <> RFreg[8][17]
global.bp.work.simulPkg.PKG_reg08_16_ <> RFreg[8][16]
global.bp.work.simulPkg.PKG_reg08_15_ <> RFreg[8][15]
global.bp.work.simulPkg.PKG_reg08_14_ <> RFreg[8][14]
global.bp.work.simulPkg.PKG_reg08_13_ <> RFreg[8][13]
global.bp.work.simulPkg.PKG_reg08_12_ <> RFreg[8][12]
global.bp.work.simulPkg.PKG_reg08_11_ <> RFreg[8][11]
global.bp.work.simulPkg.PKG_reg08_10_ <> RFreg[8][10]
global.bp.work.simulPkg.PKG_reg08_9_ <> RFreg[8][9]
global.bp.work.simulPkg.PKG_reg08_8_ <> RFreg[8][8]
global.bp.work.simulPkg.PKG_reg08_7_ <> RFreg[8][7]
global.bp.work.simulPkg.PKG_reg08_6_ <> RFreg[8][6]
global.bp.work.simulPkg.PKG_reg08_5_ <> RFreg[8][5]
global.bp.work.simulPkg.PKG_reg08_4_ <> RFreg[8][4]
global.bp.work.simulPkg.PKG_reg08_3_ <> RFreg[8][3]
global.bp.work.simulPkg.PKG_reg08_2_ <> RFreg[8][2]
global.bp.work.simulPkg.PKG_reg08_1_ <> RFreg[8][1]
global.bp.work.simulPkg.PKG_reg08_0_ <> RFreg[8][0]
global.bp.work.simulPkg.PKG_reg07_31_ <> RFreg[7][31]
global.bp.work.simulPkg.PKG_reg07_30_ <> RFreg[7][30]
global.bp.work.simulPkg.PKG_reg07_29_ <> RFreg[7][29]
global.bp.work.simulPkg.PKG_reg07_28_ <> RFreg[7][28]
global.bp.work.simulPkg.PKG_reg07_27_ <> RFreg[7][27]
global.bp.work.simulPkg.PKG_reg07_26_ <> RFreg[7][26]
global.bp.work.simulPkg.PKG_reg07_25_ <> RFreg[7][25]
global.bp.work.simulPkg.PKG_reg07_24_ <> RFreg[7][24]
global.bp.work.simulPkg.PKG_reg07_23_ <> RFreg[7][23]
global.bp.work.simulPkg.PKG_reg07_22_ <> RFreg[7][22]
global.bp.work.simulPkg.PKG_reg07_21_ <> RFreg[7][21]
global.bp.work.simulPkg.PKG_reg07_20_ <> RFreg[7][20]
global.bp.work.simulPkg.PKG_reg07_19_ <> RFreg[7][19]
global.bp.work.simulPkg.PKG_reg07_18_ <> RFreg[7][18]
global.bp.work.simulPkg.PKG_reg07_17_ <> RFreg[7][17]
global.bp.work.simulPkg.PKG_reg07_16_ <> RFreg[7][16]
global.bp.work.simulPkg.PKG_reg07_15_ <> RFreg[7][15]
global.bp.work.simulPkg.PKG_reg07_14_ <> RFreg[7][14]
global.bp.work.simulPkg.PKG_reg07_13_ <> RFreg[7][13]
global.bp.work.simulPkg.PKG_reg07_12_ <> RFreg[7][12]
global.bp.work.simulPkg.PKG_reg07_11_ <> RFreg[7][11]
global.bp.work.simulPkg.PKG_reg07_10_ <> RFreg[7][10]
global.bp.work.simulPkg.PKG_reg07_9_ <> RFreg[7][9]
global.bp.work.simulPkg.PKG_reg07_8_ <> RFreg[7][8]
global.bp.work.simulPkg.PKG_reg07_7_ <> RFreg[7][7]
global.bp.work.simulPkg.PKG_reg07_6_ <> RFreg[7][6]
global.bp.work.simulPkg.PKG_reg07_5_ <> RFreg[7][5]
global.bp.work.simulPkg.PKG_reg07_4_ <> RFreg[7][4]
global.bp.work.simulPkg.PKG_reg07_3_ <> RFreg[7][3]
global.bp.work.simulPkg.PKG_reg07_2_ <> RFreg[7][2]
global.bp.work.simulPkg.PKG_reg07_1_ <> RFreg[7][1]
global.bp.work.simulPkg.PKG_reg07_0_ <> RFreg[7][0]
global.bp.work.simulPkg.PKG_reg06_31_ <> RFreg[6][31]
global.bp.work.simulPkg.PKG_reg06_30_ <> RFreg[6][30]
global.bp.work.simulPkg.PKG_reg06_29_ <> RFreg[6][29]
global.bp.work.simulPkg.PKG_reg06_28_ <> RFreg[6][28]
global.bp.work.simulPkg.PKG_reg06_27_ <> RFreg[6][27]
global.bp.work.simulPkg.PKG_reg06_26_ <> RFreg[6][26]
global.bp.work.simulPkg.PKG_reg06_25_ <> RFreg[6][25]
global.bp.work.simulPkg.PKG_reg06_24_ <> RFreg[6][24]
global.bp.work.simulPkg.PKG_reg06_23_ <> RFreg[6][23]
global.bp.work.simulPkg.PKG_reg06_22_ <> RFreg[6][22]
global.bp.work.simulPkg.PKG_reg06_21_ <> RFreg[6][21]
global.bp.work.simulPkg.PKG_reg06_20_ <> RFreg[6][20]
global.bp.work.simulPkg.PKG_reg06_19_ <> RFreg[6][19]
global.bp.work.simulPkg.PKG_reg06_18_ <> RFreg[6][18]
global.bp.work.simulPkg.PKG_reg06_17_ <> RFreg[6][17]
global.bp.work.simulPkg.PKG_reg06_16_ <> RFreg[6][16]
global.bp.work.simulPkg.PKG_reg06_15_ <> RFreg[6][15]
global.bp.work.simulPkg.PKG_reg06_14_ <> RFreg[6][14]
global.bp.work.simulPkg.PKG_reg06_13_ <> RFreg[6][13]
global.bp.work.simulPkg.PKG_reg06_12_ <> RFreg[6][12]
global.bp.work.simulPkg.PKG_reg06_11_ <> RFreg[6][11]
global.bp.work.simulPkg.PKG_reg06_10_ <> RFreg[6][10]
global.bp.work.simulPkg.PKG_reg06_9_ <> RFreg[6][9]
global.bp.work.simulPkg.PKG_reg06_8_ <> RFreg[6][8]
global.bp.work.simulPkg.PKG_reg06_7_ <> RFreg[6][7]
global.bp.work.simulPkg.PKG_reg06_6_ <> RFreg[6][6]
global.bp.work.simulPkg.PKG_reg06_5_ <> RFreg[6][5]
global.bp.work.simulPkg.PKG_reg06_4_ <> RFreg[6][4]
global.bp.work.simulPkg.PKG_reg06_3_ <> RFreg[6][3]
global.bp.work.simulPkg.PKG_reg06_2_ <> RFreg[6][2]
global.bp.work.simulPkg.PKG_reg06_1_ <> RFreg[6][1]
global.bp.work.simulPkg.PKG_reg06_0_ <> RFreg[6][0]
global.bp.work.simulPkg.PKG_reg05_31_ <> RFreg[5][31]
global.bp.work.simulPkg.PKG_reg05_30_ <> RFreg[5][30]
global.bp.work.simulPkg.PKG_reg05_29_ <> RFreg[5][29]
global.bp.work.simulPkg.PKG_reg05_28_ <> RFreg[5][28]
global.bp.work.simulPkg.PKG_reg05_27_ <> RFreg[5][27]
global.bp.work.simulPkg.PKG_reg05_26_ <> RFreg[5][26]
global.bp.work.simulPkg.PKG_reg05_25_ <> RFreg[5][25]
global.bp.work.simulPkg.PKG_reg05_24_ <> RFreg[5][24]
global.bp.work.simulPkg.PKG_reg05_23_ <> RFreg[5][23]
global.bp.work.simulPkg.PKG_reg05_22_ <> RFreg[5][22]
global.bp.work.simulPkg.PKG_reg05_21_ <> RFreg[5][21]
global.bp.work.simulPkg.PKG_reg05_20_ <> RFreg[5][20]
global.bp.work.simulPkg.PKG_reg05_19_ <> RFreg[5][19]
global.bp.work.simulPkg.PKG_reg05_18_ <> RFreg[5][18]
global.bp.work.simulPkg.PKG_reg05_17_ <> RFreg[5][17]
global.bp.work.simulPkg.PKG_reg05_16_ <> RFreg[5][16]
global.bp.work.simulPkg.PKG_reg05_15_ <> RFreg[5][15]
global.bp.work.simulPkg.PKG_reg05_14_ <> RFreg[5][14]
global.bp.work.simulPkg.PKG_reg05_13_ <> RFreg[5][13]
global.bp.work.simulPkg.PKG_reg05_12_ <> RFreg[5][12]
global.bp.work.simulPkg.PKG_reg05_11_ <> RFreg[5][11]
global.bp.work.simulPkg.PKG_reg05_10_ <> RFreg[5][10]
global.bp.work.simulPkg.PKG_reg05_9_ <> RFreg[5][9]
global.bp.work.simulPkg.PKG_reg05_8_ <> RFreg[5][8]
global.bp.work.simulPkg.PKG_reg05_7_ <> RFreg[5][7]
global.bp.work.simulPkg.PKG_reg05_6_ <> RFreg[5][6]
global.bp.work.simulPkg.PKG_reg05_5_ <> RFreg[5][5]
global.bp.work.simulPkg.PKG_reg05_4_ <> RFreg[5][4]
global.bp.work.simulPkg.PKG_reg05_3_ <> RFreg[5][3]
global.bp.work.simulPkg.PKG_reg05_2_ <> RFreg[5][2]
global.bp.work.simulPkg.PKG_reg05_1_ <> RFreg[5][1]
global.bp.work.simulPkg.PKG_reg05_0_ <> RFreg[5][0]
global.bp.work.simulPkg.PKG_reg04_31_ <> RFreg[4][31]
global.bp.work.simulPkg.PKG_reg04_30_ <> RFreg[4][30]
global.bp.work.simulPkg.PKG_reg04_29_ <> RFreg[4][29]
global.bp.work.simulPkg.PKG_reg04_28_ <> RFreg[4][28]
global.bp.work.simulPkg.PKG_reg04_27_ <> RFreg[4][27]
global.bp.work.simulPkg.PKG_reg04_26_ <> RFreg[4][26]
global.bp.work.simulPkg.PKG_reg04_25_ <> RFreg[4][25]
global.bp.work.simulPkg.PKG_reg04_24_ <> RFreg[4][24]
global.bp.work.simulPkg.PKG_reg04_23_ <> RFreg[4][23]
global.bp.work.simulPkg.PKG_reg04_22_ <> RFreg[4][22]
global.bp.work.simulPkg.PKG_reg04_21_ <> RFreg[4][21]
global.bp.work.simulPkg.PKG_reg04_20_ <> RFreg[4][20]
global.bp.work.simulPkg.PKG_reg04_19_ <> RFreg[4][19]
global.bp.work.simulPkg.PKG_reg04_18_ <> RFreg[4][18]
global.bp.work.simulPkg.PKG_reg04_17_ <> RFreg[4][17]
global.bp.work.simulPkg.PKG_reg04_16_ <> RFreg[4][16]
global.bp.work.simulPkg.PKG_reg04_15_ <> RFreg[4][15]
global.bp.work.simulPkg.PKG_reg04_14_ <> RFreg[4][14]
global.bp.work.simulPkg.PKG_reg04_13_ <> RFreg[4][13]
global.bp.work.simulPkg.PKG_reg04_12_ <> RFreg[4][12]
global.bp.work.simulPkg.PKG_reg04_11_ <> RFreg[4][11]
global.bp.work.simulPkg.PKG_reg04_10_ <> RFreg[4][10]
global.bp.work.simulPkg.PKG_reg04_9_ <> RFreg[4][9]
global.bp.work.simulPkg.PKG_reg04_8_ <> RFreg[4][8]
global.bp.work.simulPkg.PKG_reg04_7_ <> RFreg[4][7]
global.bp.work.simulPkg.PKG_reg04_6_ <> RFreg[4][6]
global.bp.work.simulPkg.PKG_reg04_5_ <> RFreg[4][5]
global.bp.work.simulPkg.PKG_reg04_4_ <> RFreg[4][4]
global.bp.work.simulPkg.PKG_reg04_3_ <> RFreg[4][3]
global.bp.work.simulPkg.PKG_reg04_2_ <> RFreg[4][2]
global.bp.work.simulPkg.PKG_reg04_1_ <> RFreg[4][1]
global.bp.work.simulPkg.PKG_reg04_0_ <> RFreg[4][0]
global.bp.work.simulPkg.PKG_reg03_31_ <> RFreg[3][31]
global.bp.work.simulPkg.PKG_reg03_30_ <> RFreg[3][30]
global.bp.work.simulPkg.PKG_reg03_29_ <> RFreg[3][29]
global.bp.work.simulPkg.PKG_reg03_28_ <> RFreg[3][28]
global.bp.work.simulPkg.PKG_reg03_27_ <> RFreg[3][27]
global.bp.work.simulPkg.PKG_reg03_26_ <> RFreg[3][26]
global.bp.work.simulPkg.PKG_reg03_25_ <> RFreg[3][25]
global.bp.work.simulPkg.PKG_reg03_24_ <> RFreg[3][24]
global.bp.work.simulPkg.PKG_reg03_23_ <> RFreg[3][23]
global.bp.work.simulPkg.PKG_reg03_22_ <> RFreg[3][22]
global.bp.work.simulPkg.PKG_reg03_21_ <> RFreg[3][21]
global.bp.work.simulPkg.PKG_reg03_20_ <> RFreg[3][20]
global.bp.work.simulPkg.PKG_reg03_19_ <> RFreg[3][19]
global.bp.work.simulPkg.PKG_reg03_18_ <> RFreg[3][18]
global.bp.work.simulPkg.PKG_reg03_17_ <> RFreg[3][17]
global.bp.work.simulPkg.PKG_reg03_16_ <> RFreg[3][16]
global.bp.work.simulPkg.PKG_reg03_15_ <> RFreg[3][15]
global.bp.work.simulPkg.PKG_reg03_14_ <> RFreg[3][14]
global.bp.work.simulPkg.PKG_reg03_13_ <> RFreg[3][13]
global.bp.work.simulPkg.PKG_reg03_12_ <> RFreg[3][12]
global.bp.work.simulPkg.PKG_reg03_11_ <> RFreg[3][11]
global.bp.work.simulPkg.PKG_reg03_10_ <> RFreg[3][10]
global.bp.work.simulPkg.PKG_reg03_9_ <> RFreg[3][9]
global.bp.work.simulPkg.PKG_reg03_8_ <> RFreg[3][8]
global.bp.work.simulPkg.PKG_reg03_7_ <> RFreg[3][7]
global.bp.work.simulPkg.PKG_reg03_6_ <> RFreg[3][6]
global.bp.work.simulPkg.PKG_reg03_5_ <> RFreg[3][5]
global.bp.work.simulPkg.PKG_reg03_4_ <> RFreg[3][4]
global.bp.work.simulPkg.PKG_reg03_3_ <> RFreg[3][3]
global.bp.work.simulPkg.PKG_reg03_2_ <> RFreg[3][2]
global.bp.work.simulPkg.PKG_reg03_1_ <> RFreg[3][1]
global.bp.work.simulPkg.PKG_reg03_0_ <> RFreg[3][0]
global.bp.work.simulPkg.PKG_reg02_31_ <> RFreg[2][31]
global.bp.work.simulPkg.PKG_reg02_30_ <> RFreg[2][30]
global.bp.work.simulPkg.PKG_reg02_29_ <> RFreg[2][29]
global.bp.work.simulPkg.PKG_reg02_28_ <> RFreg[2][28]
global.bp.work.simulPkg.PKG_reg02_27_ <> RFreg[2][27]
global.bp.work.simulPkg.PKG_reg02_26_ <> RFreg[2][26]
global.bp.work.simulPkg.PKG_reg02_25_ <> RFreg[2][25]
global.bp.work.simulPkg.PKG_reg02_24_ <> RFreg[2][24]
global.bp.work.simulPkg.PKG_reg02_23_ <> RFreg[2][23]
global.bp.work.simulPkg.PKG_reg02_22_ <> RFreg[2][22]
global.bp.work.simulPkg.PKG_reg02_21_ <> RFreg[2][21]
global.bp.work.simulPkg.PKG_reg02_20_ <> RFreg[2][20]
global.bp.work.simulPkg.PKG_reg02_19_ <> RFreg[2][19]
global.bp.work.simulPkg.PKG_reg02_18_ <> RFreg[2][18]
global.bp.work.simulPkg.PKG_reg02_17_ <> RFreg[2][17]
global.bp.work.simulPkg.PKG_reg02_16_ <> RFreg[2][16]
global.bp.work.simulPkg.PKG_reg02_15_ <> RFreg[2][15]
global.bp.work.simulPkg.PKG_reg02_14_ <> RFreg[2][14]
global.bp.work.simulPkg.PKG_reg02_13_ <> RFreg[2][13]
global.bp.work.simulPkg.PKG_reg02_12_ <> RFreg[2][12]
global.bp.work.simulPkg.PKG_reg02_11_ <> RFreg[2][11]
global.bp.work.simulPkg.PKG_reg02_10_ <> RFreg[2][10]
global.bp.work.simulPkg.PKG_reg02_9_ <> RFreg[2][9]
global.bp.work.simulPkg.PKG_reg02_8_ <> RFreg[2][8]
global.bp.work.simulPkg.PKG_reg02_7_ <> RFreg[2][7]
global.bp.work.simulPkg.PKG_reg02_6_ <> RFreg[2][6]
global.bp.work.simulPkg.PKG_reg02_5_ <> RFreg[2][5]
global.bp.work.simulPkg.PKG_reg02_4_ <> RFreg[2][4]
global.bp.work.simulPkg.PKG_reg02_3_ <> RFreg[2][3]
global.bp.work.simulPkg.PKG_reg02_2_ <> RFreg[2][2]
global.bp.work.simulPkg.PKG_reg02_1_ <> RFreg[2][1]
global.bp.work.simulPkg.PKG_reg02_0_ <> RFreg[2][0]
global.bp.work.simulPkg.PKG_reg01_31_ <> RFreg[1][31]
global.bp.work.simulPkg.PKG_reg01_30_ <> RFreg[1][30]
global.bp.work.simulPkg.PKG_reg01_29_ <> RFreg[1][29]
global.bp.work.simulPkg.PKG_reg01_28_ <> RFreg[1][28]
global.bp.work.simulPkg.PKG_reg01_27_ <> RFreg[1][27]
global.bp.work.simulPkg.PKG_reg01_26_ <> RFreg[1][26]
global.bp.work.simulPkg.PKG_reg01_25_ <> RFreg[1][25]
global.bp.work.simulPkg.PKG_reg01_24_ <> RFreg[1][24]
global.bp.work.simulPkg.PKG_reg01_23_ <> RFreg[1][23]
global.bp.work.simulPkg.PKG_reg01_22_ <> RFreg[1][22]
global.bp.work.simulPkg.PKG_reg01_21_ <> RFreg[1][21]
global.bp.work.simulPkg.PKG_reg01_20_ <> RFreg[1][20]
global.bp.work.simulPkg.PKG_reg01_19_ <> RFreg[1][19]
global.bp.work.simulPkg.PKG_reg01_18_ <> RFreg[1][18]
global.bp.work.simulPkg.PKG_reg01_17_ <> RFreg[1][17]
global.bp.work.simulPkg.PKG_reg01_16_ <> RFreg[1][16]
global.bp.work.simulPkg.PKG_reg01_15_ <> RFreg[1][15]
global.bp.work.simulPkg.PKG_reg01_14_ <> RFreg[1][14]
global.bp.work.simulPkg.PKG_reg01_13_ <> RFreg[1][13]
global.bp.work.simulPkg.PKG_reg01_12_ <> RFreg[1][12]
global.bp.work.simulPkg.PKG_reg01_11_ <> RFreg[1][11]
global.bp.work.simulPkg.PKG_reg01_10_ <> RFreg[1][10]
global.bp.work.simulPkg.PKG_reg01_9_ <> RFreg[1][9]
global.bp.work.simulPkg.PKG_reg01_8_ <> RFreg[1][8]
global.bp.work.simulPkg.PKG_reg01_7_ <> RFreg[1][7]
global.bp.work.simulPkg.PKG_reg01_6_ <> RFreg[1][6]
global.bp.work.simulPkg.PKG_reg01_5_ <> RFreg[1][5]
global.bp.work.simulPkg.PKG_reg01_4_ <> RFreg[1][4]
global.bp.work.simulPkg.PKG_reg01_3_ <> RFreg[1][3]
global.bp.work.simulPkg.PKG_reg01_2_ <> RFreg[1][2]
global.bp.work.simulPkg.PKG_reg01_1_ <> RFreg[1][1]
global.bp.work.simulPkg.PKG_reg01_0_ <> RFreg[1][0]
global.bp.work.simulPkg.PKG_reg00_31_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_30_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_29_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_28_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_27_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_26_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_25_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_24_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_23_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_22_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_21_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_20_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_19_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_18_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_17_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_16_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_15_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_14_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_13_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_12_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_11_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_10_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_9_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_8_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_7_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_6_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_5_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_4_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_3_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_2_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_1_ <> <GND>
global.bp.work.simulPkg.PKG_reg00_0_ <> <GND>


|Top|Processor:instPROC|Alu:instALU
ALUin1[0] => Add0.IN32
ALUin1[0] => Add1.IN64
ALUin1[0] => ShiftLeft0.IN58
ALUin1[0] => ShiftRight0.IN58
ALUin1[0] => ShiftRight1.IN59
ALUin1[0] => LessThan0.IN32
ALUin1[0] => LessThan1.IN32
ALUin1[0] => ALUand[0].IN0
ALUin1[0] => ALUor[0].IN0
ALUin1[0] => ALUxor[0].IN0
ALUin1[0] => Equal9.IN31
ALUin1[0] => LessThan2.IN32
ALUin1[0] => LessThan3.IN32
ALUin1[1] => Add0.IN31
ALUin1[1] => Add1.IN63
ALUin1[1] => ShiftLeft0.IN57
ALUin1[1] => ShiftRight0.IN57
ALUin1[1] => ShiftRight1.IN58
ALUin1[1] => LessThan0.IN31
ALUin1[1] => LessThan1.IN31
ALUin1[1] => ALUand[1].IN0
ALUin1[1] => ALUor[1].IN0
ALUin1[1] => ALUxor[1].IN0
ALUin1[1] => Equal9.IN30
ALUin1[1] => LessThan2.IN31
ALUin1[1] => LessThan3.IN31
ALUin1[2] => Add0.IN30
ALUin1[2] => Add1.IN62
ALUin1[2] => ShiftLeft0.IN56
ALUin1[2] => ShiftRight0.IN56
ALUin1[2] => ShiftRight1.IN57
ALUin1[2] => LessThan0.IN30
ALUin1[2] => LessThan1.IN30
ALUin1[2] => ALUand[2].IN0
ALUin1[2] => ALUor[2].IN0
ALUin1[2] => ALUxor[2].IN0
ALUin1[2] => Equal9.IN29
ALUin1[2] => LessThan2.IN30
ALUin1[2] => LessThan3.IN30
ALUin1[3] => Add0.IN29
ALUin1[3] => Add1.IN61
ALUin1[3] => ShiftLeft0.IN55
ALUin1[3] => ShiftRight0.IN55
ALUin1[3] => ShiftRight1.IN56
ALUin1[3] => LessThan0.IN29
ALUin1[3] => LessThan1.IN29
ALUin1[3] => ALUand[3].IN0
ALUin1[3] => ALUor[3].IN0
ALUin1[3] => ALUxor[3].IN0
ALUin1[3] => Equal9.IN28
ALUin1[3] => LessThan2.IN29
ALUin1[3] => LessThan3.IN29
ALUin1[4] => Add0.IN28
ALUin1[4] => Add1.IN60
ALUin1[4] => ShiftLeft0.IN54
ALUin1[4] => ShiftRight0.IN54
ALUin1[4] => ShiftRight1.IN55
ALUin1[4] => LessThan0.IN28
ALUin1[4] => LessThan1.IN28
ALUin1[4] => ALUand[4].IN0
ALUin1[4] => ALUor[4].IN0
ALUin1[4] => ALUxor[4].IN0
ALUin1[4] => Equal9.IN27
ALUin1[4] => LessThan2.IN28
ALUin1[4] => LessThan3.IN28
ALUin1[5] => Add0.IN27
ALUin1[5] => Add1.IN59
ALUin1[5] => ShiftLeft0.IN53
ALUin1[5] => ShiftRight0.IN53
ALUin1[5] => ShiftRight1.IN54
ALUin1[5] => LessThan0.IN27
ALUin1[5] => LessThan1.IN27
ALUin1[5] => ALUand[5].IN0
ALUin1[5] => ALUor[5].IN0
ALUin1[5] => ALUxor[5].IN0
ALUin1[5] => Equal9.IN26
ALUin1[5] => LessThan2.IN27
ALUin1[5] => LessThan3.IN27
ALUin1[6] => Add0.IN26
ALUin1[6] => Add1.IN58
ALUin1[6] => ShiftLeft0.IN52
ALUin1[6] => ShiftRight0.IN52
ALUin1[6] => ShiftRight1.IN53
ALUin1[6] => LessThan0.IN26
ALUin1[6] => LessThan1.IN26
ALUin1[6] => ALUand[6].IN0
ALUin1[6] => ALUor[6].IN0
ALUin1[6] => ALUxor[6].IN0
ALUin1[6] => Equal9.IN25
ALUin1[6] => LessThan2.IN26
ALUin1[6] => LessThan3.IN26
ALUin1[7] => Add0.IN25
ALUin1[7] => Add1.IN57
ALUin1[7] => ShiftLeft0.IN51
ALUin1[7] => ShiftRight0.IN51
ALUin1[7] => ShiftRight1.IN52
ALUin1[7] => LessThan0.IN25
ALUin1[7] => LessThan1.IN25
ALUin1[7] => ALUand[7].IN0
ALUin1[7] => ALUor[7].IN0
ALUin1[7] => ALUxor[7].IN0
ALUin1[7] => Equal9.IN24
ALUin1[7] => LessThan2.IN25
ALUin1[7] => LessThan3.IN25
ALUin1[8] => Add0.IN24
ALUin1[8] => Add1.IN56
ALUin1[8] => ShiftLeft0.IN50
ALUin1[8] => ShiftRight0.IN50
ALUin1[8] => ShiftRight1.IN51
ALUin1[8] => LessThan0.IN24
ALUin1[8] => LessThan1.IN24
ALUin1[8] => ALUand[8].IN0
ALUin1[8] => ALUor[8].IN0
ALUin1[8] => ALUxor[8].IN0
ALUin1[8] => Equal9.IN23
ALUin1[8] => LessThan2.IN24
ALUin1[8] => LessThan3.IN24
ALUin1[9] => Add0.IN23
ALUin1[9] => Add1.IN55
ALUin1[9] => ShiftLeft0.IN49
ALUin1[9] => ShiftRight0.IN49
ALUin1[9] => ShiftRight1.IN50
ALUin1[9] => LessThan0.IN23
ALUin1[9] => LessThan1.IN23
ALUin1[9] => ALUand[9].IN0
ALUin1[9] => ALUor[9].IN0
ALUin1[9] => ALUxor[9].IN0
ALUin1[9] => Equal9.IN22
ALUin1[9] => LessThan2.IN23
ALUin1[9] => LessThan3.IN23
ALUin1[10] => Add0.IN22
ALUin1[10] => Add1.IN54
ALUin1[10] => ShiftLeft0.IN48
ALUin1[10] => ShiftRight0.IN48
ALUin1[10] => ShiftRight1.IN49
ALUin1[10] => LessThan0.IN22
ALUin1[10] => LessThan1.IN22
ALUin1[10] => ALUand[10].IN0
ALUin1[10] => ALUor[10].IN0
ALUin1[10] => ALUxor[10].IN0
ALUin1[10] => Equal9.IN21
ALUin1[10] => LessThan2.IN22
ALUin1[10] => LessThan3.IN22
ALUin1[11] => Add0.IN21
ALUin1[11] => Add1.IN53
ALUin1[11] => ShiftLeft0.IN47
ALUin1[11] => ShiftRight0.IN47
ALUin1[11] => ShiftRight1.IN48
ALUin1[11] => LessThan0.IN21
ALUin1[11] => LessThan1.IN21
ALUin1[11] => ALUand[11].IN0
ALUin1[11] => ALUor[11].IN0
ALUin1[11] => ALUxor[11].IN0
ALUin1[11] => Equal9.IN20
ALUin1[11] => LessThan2.IN21
ALUin1[11] => LessThan3.IN21
ALUin1[12] => Add0.IN20
ALUin1[12] => Add1.IN52
ALUin1[12] => ShiftLeft0.IN46
ALUin1[12] => ShiftRight0.IN46
ALUin1[12] => ShiftRight1.IN47
ALUin1[12] => LessThan0.IN20
ALUin1[12] => LessThan1.IN20
ALUin1[12] => ALUand[12].IN0
ALUin1[12] => ALUor[12].IN0
ALUin1[12] => ALUxor[12].IN0
ALUin1[12] => Equal9.IN19
ALUin1[12] => LessThan2.IN20
ALUin1[12] => LessThan3.IN20
ALUin1[13] => Add0.IN19
ALUin1[13] => Add1.IN51
ALUin1[13] => ShiftLeft0.IN45
ALUin1[13] => ShiftRight0.IN45
ALUin1[13] => ShiftRight1.IN46
ALUin1[13] => LessThan0.IN19
ALUin1[13] => LessThan1.IN19
ALUin1[13] => ALUand[13].IN0
ALUin1[13] => ALUor[13].IN0
ALUin1[13] => ALUxor[13].IN0
ALUin1[13] => Equal9.IN18
ALUin1[13] => LessThan2.IN19
ALUin1[13] => LessThan3.IN19
ALUin1[14] => Add0.IN18
ALUin1[14] => Add1.IN50
ALUin1[14] => ShiftLeft0.IN44
ALUin1[14] => ShiftRight0.IN44
ALUin1[14] => ShiftRight1.IN45
ALUin1[14] => LessThan0.IN18
ALUin1[14] => LessThan1.IN18
ALUin1[14] => ALUand[14].IN0
ALUin1[14] => ALUor[14].IN0
ALUin1[14] => ALUxor[14].IN0
ALUin1[14] => Equal9.IN17
ALUin1[14] => LessThan2.IN18
ALUin1[14] => LessThan3.IN18
ALUin1[15] => Add0.IN17
ALUin1[15] => Add1.IN49
ALUin1[15] => ShiftLeft0.IN43
ALUin1[15] => ShiftRight0.IN43
ALUin1[15] => ShiftRight1.IN44
ALUin1[15] => LessThan0.IN17
ALUin1[15] => LessThan1.IN17
ALUin1[15] => ALUand[15].IN0
ALUin1[15] => ALUor[15].IN0
ALUin1[15] => ALUxor[15].IN0
ALUin1[15] => Equal9.IN16
ALUin1[15] => LessThan2.IN17
ALUin1[15] => LessThan3.IN17
ALUin1[16] => Add0.IN16
ALUin1[16] => Add1.IN48
ALUin1[16] => ShiftLeft0.IN42
ALUin1[16] => ShiftRight0.IN42
ALUin1[16] => ShiftRight1.IN43
ALUin1[16] => LessThan0.IN16
ALUin1[16] => LessThan1.IN16
ALUin1[16] => ALUand[16].IN0
ALUin1[16] => ALUor[16].IN0
ALUin1[16] => ALUxor[16].IN0
ALUin1[16] => Equal9.IN15
ALUin1[16] => LessThan2.IN16
ALUin1[16] => LessThan3.IN16
ALUin1[17] => Add0.IN15
ALUin1[17] => Add1.IN47
ALUin1[17] => ShiftLeft0.IN41
ALUin1[17] => ShiftRight0.IN41
ALUin1[17] => ShiftRight1.IN42
ALUin1[17] => LessThan0.IN15
ALUin1[17] => LessThan1.IN15
ALUin1[17] => ALUand[17].IN0
ALUin1[17] => ALUor[17].IN0
ALUin1[17] => ALUxor[17].IN0
ALUin1[17] => Equal9.IN14
ALUin1[17] => LessThan2.IN15
ALUin1[17] => LessThan3.IN15
ALUin1[18] => Add0.IN14
ALUin1[18] => Add1.IN46
ALUin1[18] => ShiftLeft0.IN40
ALUin1[18] => ShiftRight0.IN40
ALUin1[18] => ShiftRight1.IN41
ALUin1[18] => LessThan0.IN14
ALUin1[18] => LessThan1.IN14
ALUin1[18] => ALUand[18].IN0
ALUin1[18] => ALUor[18].IN0
ALUin1[18] => ALUxor[18].IN0
ALUin1[18] => Equal9.IN13
ALUin1[18] => LessThan2.IN14
ALUin1[18] => LessThan3.IN14
ALUin1[19] => Add0.IN13
ALUin1[19] => Add1.IN45
ALUin1[19] => ShiftLeft0.IN39
ALUin1[19] => ShiftRight0.IN39
ALUin1[19] => ShiftRight1.IN40
ALUin1[19] => LessThan0.IN13
ALUin1[19] => LessThan1.IN13
ALUin1[19] => ALUand[19].IN0
ALUin1[19] => ALUor[19].IN0
ALUin1[19] => ALUxor[19].IN0
ALUin1[19] => Equal9.IN12
ALUin1[19] => LessThan2.IN13
ALUin1[19] => LessThan3.IN13
ALUin1[20] => Add0.IN12
ALUin1[20] => Add1.IN44
ALUin1[20] => ShiftLeft0.IN38
ALUin1[20] => ShiftRight0.IN38
ALUin1[20] => ShiftRight1.IN39
ALUin1[20] => LessThan0.IN12
ALUin1[20] => LessThan1.IN12
ALUin1[20] => ALUand[20].IN0
ALUin1[20] => ALUor[20].IN0
ALUin1[20] => ALUxor[20].IN0
ALUin1[20] => Equal9.IN11
ALUin1[20] => LessThan2.IN12
ALUin1[20] => LessThan3.IN12
ALUin1[21] => Add0.IN11
ALUin1[21] => Add1.IN43
ALUin1[21] => ShiftLeft0.IN37
ALUin1[21] => ShiftRight0.IN37
ALUin1[21] => ShiftRight1.IN38
ALUin1[21] => LessThan0.IN11
ALUin1[21] => LessThan1.IN11
ALUin1[21] => ALUand[21].IN0
ALUin1[21] => ALUor[21].IN0
ALUin1[21] => ALUxor[21].IN0
ALUin1[21] => Equal9.IN10
ALUin1[21] => LessThan2.IN11
ALUin1[21] => LessThan3.IN11
ALUin1[22] => Add0.IN10
ALUin1[22] => Add1.IN42
ALUin1[22] => ShiftLeft0.IN36
ALUin1[22] => ShiftRight0.IN36
ALUin1[22] => ShiftRight1.IN37
ALUin1[22] => LessThan0.IN10
ALUin1[22] => LessThan1.IN10
ALUin1[22] => ALUand[22].IN0
ALUin1[22] => ALUor[22].IN0
ALUin1[22] => ALUxor[22].IN0
ALUin1[22] => Equal9.IN9
ALUin1[22] => LessThan2.IN10
ALUin1[22] => LessThan3.IN10
ALUin1[23] => Add0.IN9
ALUin1[23] => Add1.IN41
ALUin1[23] => ShiftLeft0.IN35
ALUin1[23] => ShiftRight0.IN35
ALUin1[23] => ShiftRight1.IN36
ALUin1[23] => LessThan0.IN9
ALUin1[23] => LessThan1.IN9
ALUin1[23] => ALUand[23].IN0
ALUin1[23] => ALUor[23].IN0
ALUin1[23] => ALUxor[23].IN0
ALUin1[23] => Equal9.IN8
ALUin1[23] => LessThan2.IN9
ALUin1[23] => LessThan3.IN9
ALUin1[24] => Add0.IN8
ALUin1[24] => Add1.IN40
ALUin1[24] => ShiftLeft0.IN34
ALUin1[24] => ShiftRight0.IN34
ALUin1[24] => ShiftRight1.IN35
ALUin1[24] => LessThan0.IN8
ALUin1[24] => LessThan1.IN8
ALUin1[24] => ALUand[24].IN0
ALUin1[24] => ALUor[24].IN0
ALUin1[24] => ALUxor[24].IN0
ALUin1[24] => Equal9.IN7
ALUin1[24] => LessThan2.IN8
ALUin1[24] => LessThan3.IN8
ALUin1[25] => Add0.IN7
ALUin1[25] => Add1.IN39
ALUin1[25] => ShiftLeft0.IN33
ALUin1[25] => ShiftRight0.IN33
ALUin1[25] => ShiftRight1.IN34
ALUin1[25] => LessThan0.IN7
ALUin1[25] => LessThan1.IN7
ALUin1[25] => ALUand[25].IN0
ALUin1[25] => ALUor[25].IN0
ALUin1[25] => ALUxor[25].IN0
ALUin1[25] => Equal9.IN6
ALUin1[25] => LessThan2.IN7
ALUin1[25] => LessThan3.IN7
ALUin1[26] => Add0.IN6
ALUin1[26] => Add1.IN38
ALUin1[26] => ShiftLeft0.IN32
ALUin1[26] => ShiftRight0.IN32
ALUin1[26] => ShiftRight1.IN33
ALUin1[26] => LessThan0.IN6
ALUin1[26] => LessThan1.IN6
ALUin1[26] => ALUand[26].IN0
ALUin1[26] => ALUor[26].IN0
ALUin1[26] => ALUxor[26].IN0
ALUin1[26] => Equal9.IN5
ALUin1[26] => LessThan2.IN6
ALUin1[26] => LessThan3.IN6
ALUin1[27] => Add0.IN5
ALUin1[27] => Add1.IN37
ALUin1[27] => ShiftLeft0.IN31
ALUin1[27] => ShiftRight0.IN31
ALUin1[27] => ShiftRight1.IN32
ALUin1[27] => LessThan0.IN5
ALUin1[27] => LessThan1.IN5
ALUin1[27] => ALUand[27].IN0
ALUin1[27] => ALUor[27].IN0
ALUin1[27] => ALUxor[27].IN0
ALUin1[27] => Equal9.IN4
ALUin1[27] => LessThan2.IN5
ALUin1[27] => LessThan3.IN5
ALUin1[28] => Add0.IN4
ALUin1[28] => Add1.IN36
ALUin1[28] => ShiftLeft0.IN30
ALUin1[28] => ShiftRight0.IN30
ALUin1[28] => ShiftRight1.IN31
ALUin1[28] => LessThan0.IN4
ALUin1[28] => LessThan1.IN4
ALUin1[28] => ALUand[28].IN0
ALUin1[28] => ALUor[28].IN0
ALUin1[28] => ALUxor[28].IN0
ALUin1[28] => Equal9.IN3
ALUin1[28] => LessThan2.IN4
ALUin1[28] => LessThan3.IN4
ALUin1[29] => Add0.IN3
ALUin1[29] => Add1.IN35
ALUin1[29] => ShiftLeft0.IN29
ALUin1[29] => ShiftRight0.IN29
ALUin1[29] => ShiftRight1.IN30
ALUin1[29] => LessThan0.IN3
ALUin1[29] => LessThan1.IN3
ALUin1[29] => ALUand[29].IN0
ALUin1[29] => ALUor[29].IN0
ALUin1[29] => ALUxor[29].IN0
ALUin1[29] => Equal9.IN2
ALUin1[29] => LessThan2.IN3
ALUin1[29] => LessThan3.IN3
ALUin1[30] => Add0.IN2
ALUin1[30] => Add1.IN34
ALUin1[30] => ShiftLeft0.IN28
ALUin1[30] => ShiftRight0.IN28
ALUin1[30] => ShiftRight1.IN29
ALUin1[30] => LessThan0.IN2
ALUin1[30] => LessThan1.IN2
ALUin1[30] => ALUand[30].IN0
ALUin1[30] => ALUor[30].IN0
ALUin1[30] => ALUxor[30].IN0
ALUin1[30] => Equal9.IN1
ALUin1[30] => LessThan2.IN2
ALUin1[30] => LessThan3.IN2
ALUin1[31] => Add0.IN1
ALUin1[31] => Add1.IN33
ALUin1[31] => ShiftLeft0.IN27
ALUin1[31] => ShiftRight0.IN27
ALUin1[31] => ShiftRight1.IN27
ALUin1[31] => ShiftRight1.IN28
ALUin1[31] => LessThan0.IN1
ALUin1[31] => LessThan1.IN1
ALUin1[31] => ALUand[31].IN0
ALUin1[31] => ALUor[31].IN0
ALUin1[31] => ALUxor[31].IN0
ALUin1[31] => Equal9.IN0
ALUin1[31] => LessThan2.IN1
ALUin1[31] => LessThan3.IN1
ALUin2[0] => Add0.IN64
ALUin2[0] => LessThan0.IN64
ALUin2[0] => LessThan1.IN64
ALUin2[0] => ALUand[0].IN1
ALUin2[0] => ALUor[0].IN1
ALUin2[0] => ALUxor[0].IN1
ALUin2[0] => Equal9.IN63
ALUin2[0] => LessThan2.IN64
ALUin2[0] => LessThan3.IN64
ALUin2[0] => ShiftLeft0.IN63
ALUin2[0] => ShiftRight0.IN63
ALUin2[0] => ShiftRight1.IN64
ALUin2[0] => Add1.IN32
ALUin2[1] => Add0.IN63
ALUin2[1] => LessThan0.IN63
ALUin2[1] => LessThan1.IN63
ALUin2[1] => ALUand[1].IN1
ALUin2[1] => ALUor[1].IN1
ALUin2[1] => ALUxor[1].IN1
ALUin2[1] => Equal9.IN62
ALUin2[1] => LessThan2.IN63
ALUin2[1] => LessThan3.IN63
ALUin2[1] => ShiftLeft0.IN62
ALUin2[1] => ShiftRight0.IN62
ALUin2[1] => ShiftRight1.IN63
ALUin2[1] => Add1.IN31
ALUin2[2] => Add0.IN62
ALUin2[2] => LessThan0.IN62
ALUin2[2] => LessThan1.IN62
ALUin2[2] => ALUand[2].IN1
ALUin2[2] => ALUor[2].IN1
ALUin2[2] => ALUxor[2].IN1
ALUin2[2] => Equal9.IN61
ALUin2[2] => LessThan2.IN62
ALUin2[2] => LessThan3.IN62
ALUin2[2] => ShiftLeft0.IN61
ALUin2[2] => ShiftRight0.IN61
ALUin2[2] => ShiftRight1.IN62
ALUin2[2] => Add1.IN30
ALUin2[3] => Add0.IN61
ALUin2[3] => LessThan0.IN61
ALUin2[3] => LessThan1.IN61
ALUin2[3] => ALUand[3].IN1
ALUin2[3] => ALUor[3].IN1
ALUin2[3] => ALUxor[3].IN1
ALUin2[3] => Equal9.IN60
ALUin2[3] => LessThan2.IN61
ALUin2[3] => LessThan3.IN61
ALUin2[3] => ShiftLeft0.IN60
ALUin2[3] => ShiftRight0.IN60
ALUin2[3] => ShiftRight1.IN61
ALUin2[3] => Add1.IN29
ALUin2[4] => Add0.IN60
ALUin2[4] => LessThan0.IN60
ALUin2[4] => LessThan1.IN60
ALUin2[4] => ALUand[4].IN1
ALUin2[4] => ALUor[4].IN1
ALUin2[4] => ALUxor[4].IN1
ALUin2[4] => Equal9.IN59
ALUin2[4] => LessThan2.IN60
ALUin2[4] => LessThan3.IN60
ALUin2[4] => ShiftLeft0.IN59
ALUin2[4] => ShiftRight0.IN59
ALUin2[4] => ShiftRight1.IN60
ALUin2[4] => Add1.IN28
ALUin2[5] => Add0.IN59
ALUin2[5] => LessThan0.IN59
ALUin2[5] => LessThan1.IN59
ALUin2[5] => ALUand[5].IN1
ALUin2[5] => ALUor[5].IN1
ALUin2[5] => ALUxor[5].IN1
ALUin2[5] => Equal9.IN58
ALUin2[5] => LessThan2.IN59
ALUin2[5] => LessThan3.IN59
ALUin2[5] => Add1.IN27
ALUin2[6] => Add0.IN58
ALUin2[6] => LessThan0.IN58
ALUin2[6] => LessThan1.IN58
ALUin2[6] => ALUand[6].IN1
ALUin2[6] => ALUor[6].IN1
ALUin2[6] => ALUxor[6].IN1
ALUin2[6] => Equal9.IN57
ALUin2[6] => LessThan2.IN58
ALUin2[6] => LessThan3.IN58
ALUin2[6] => Add1.IN26
ALUin2[7] => Add0.IN57
ALUin2[7] => LessThan0.IN57
ALUin2[7] => LessThan1.IN57
ALUin2[7] => ALUand[7].IN1
ALUin2[7] => ALUor[7].IN1
ALUin2[7] => ALUxor[7].IN1
ALUin2[7] => Equal9.IN56
ALUin2[7] => LessThan2.IN57
ALUin2[7] => LessThan3.IN57
ALUin2[7] => Add1.IN25
ALUin2[8] => Add0.IN56
ALUin2[8] => LessThan0.IN56
ALUin2[8] => LessThan1.IN56
ALUin2[8] => ALUand[8].IN1
ALUin2[8] => ALUor[8].IN1
ALUin2[8] => ALUxor[8].IN1
ALUin2[8] => Equal9.IN55
ALUin2[8] => LessThan2.IN56
ALUin2[8] => LessThan3.IN56
ALUin2[8] => Add1.IN24
ALUin2[9] => Add0.IN55
ALUin2[9] => LessThan0.IN55
ALUin2[9] => LessThan1.IN55
ALUin2[9] => ALUand[9].IN1
ALUin2[9] => ALUor[9].IN1
ALUin2[9] => ALUxor[9].IN1
ALUin2[9] => Equal9.IN54
ALUin2[9] => LessThan2.IN55
ALUin2[9] => LessThan3.IN55
ALUin2[9] => Add1.IN23
ALUin2[10] => Add0.IN54
ALUin2[10] => LessThan0.IN54
ALUin2[10] => LessThan1.IN54
ALUin2[10] => ALUand[10].IN1
ALUin2[10] => ALUor[10].IN1
ALUin2[10] => ALUxor[10].IN1
ALUin2[10] => Equal9.IN53
ALUin2[10] => LessThan2.IN54
ALUin2[10] => LessThan3.IN54
ALUin2[10] => Add1.IN22
ALUin2[11] => Add0.IN53
ALUin2[11] => LessThan0.IN53
ALUin2[11] => LessThan1.IN53
ALUin2[11] => ALUand[11].IN1
ALUin2[11] => ALUor[11].IN1
ALUin2[11] => ALUxor[11].IN1
ALUin2[11] => Equal9.IN52
ALUin2[11] => LessThan2.IN53
ALUin2[11] => LessThan3.IN53
ALUin2[11] => Add1.IN21
ALUin2[12] => Add0.IN52
ALUin2[12] => LessThan0.IN52
ALUin2[12] => LessThan1.IN52
ALUin2[12] => ALUand[12].IN1
ALUin2[12] => ALUor[12].IN1
ALUin2[12] => ALUxor[12].IN1
ALUin2[12] => Equal9.IN51
ALUin2[12] => LessThan2.IN52
ALUin2[12] => LessThan3.IN52
ALUin2[12] => Add1.IN20
ALUin2[13] => Add0.IN51
ALUin2[13] => LessThan0.IN51
ALUin2[13] => LessThan1.IN51
ALUin2[13] => ALUand[13].IN1
ALUin2[13] => ALUor[13].IN1
ALUin2[13] => ALUxor[13].IN1
ALUin2[13] => Equal9.IN50
ALUin2[13] => LessThan2.IN51
ALUin2[13] => LessThan3.IN51
ALUin2[13] => Add1.IN19
ALUin2[14] => Add0.IN50
ALUin2[14] => LessThan0.IN50
ALUin2[14] => LessThan1.IN50
ALUin2[14] => ALUand[14].IN1
ALUin2[14] => ALUor[14].IN1
ALUin2[14] => ALUxor[14].IN1
ALUin2[14] => Equal9.IN49
ALUin2[14] => LessThan2.IN50
ALUin2[14] => LessThan3.IN50
ALUin2[14] => Add1.IN18
ALUin2[15] => Add0.IN49
ALUin2[15] => LessThan0.IN49
ALUin2[15] => LessThan1.IN49
ALUin2[15] => ALUand[15].IN1
ALUin2[15] => ALUor[15].IN1
ALUin2[15] => ALUxor[15].IN1
ALUin2[15] => Equal9.IN48
ALUin2[15] => LessThan2.IN49
ALUin2[15] => LessThan3.IN49
ALUin2[15] => Add1.IN17
ALUin2[16] => Add0.IN48
ALUin2[16] => LessThan0.IN48
ALUin2[16] => LessThan1.IN48
ALUin2[16] => ALUand[16].IN1
ALUin2[16] => ALUor[16].IN1
ALUin2[16] => ALUxor[16].IN1
ALUin2[16] => Equal9.IN47
ALUin2[16] => LessThan2.IN48
ALUin2[16] => LessThan3.IN48
ALUin2[16] => Add1.IN16
ALUin2[17] => Add0.IN47
ALUin2[17] => LessThan0.IN47
ALUin2[17] => LessThan1.IN47
ALUin2[17] => ALUand[17].IN1
ALUin2[17] => ALUor[17].IN1
ALUin2[17] => ALUxor[17].IN1
ALUin2[17] => Equal9.IN46
ALUin2[17] => LessThan2.IN47
ALUin2[17] => LessThan3.IN47
ALUin2[17] => Add1.IN15
ALUin2[18] => Add0.IN46
ALUin2[18] => LessThan0.IN46
ALUin2[18] => LessThan1.IN46
ALUin2[18] => ALUand[18].IN1
ALUin2[18] => ALUor[18].IN1
ALUin2[18] => ALUxor[18].IN1
ALUin2[18] => Equal9.IN45
ALUin2[18] => LessThan2.IN46
ALUin2[18] => LessThan3.IN46
ALUin2[18] => Add1.IN14
ALUin2[19] => Add0.IN45
ALUin2[19] => LessThan0.IN45
ALUin2[19] => LessThan1.IN45
ALUin2[19] => ALUand[19].IN1
ALUin2[19] => ALUor[19].IN1
ALUin2[19] => ALUxor[19].IN1
ALUin2[19] => Equal9.IN44
ALUin2[19] => LessThan2.IN45
ALUin2[19] => LessThan3.IN45
ALUin2[19] => Add1.IN13
ALUin2[20] => Add0.IN44
ALUin2[20] => LessThan0.IN44
ALUin2[20] => LessThan1.IN44
ALUin2[20] => ALUand[20].IN1
ALUin2[20] => ALUor[20].IN1
ALUin2[20] => ALUxor[20].IN1
ALUin2[20] => Equal9.IN43
ALUin2[20] => LessThan2.IN44
ALUin2[20] => LessThan3.IN44
ALUin2[20] => Add1.IN12
ALUin2[21] => Add0.IN43
ALUin2[21] => LessThan0.IN43
ALUin2[21] => LessThan1.IN43
ALUin2[21] => ALUand[21].IN1
ALUin2[21] => ALUor[21].IN1
ALUin2[21] => ALUxor[21].IN1
ALUin2[21] => Equal9.IN42
ALUin2[21] => LessThan2.IN43
ALUin2[21] => LessThan3.IN43
ALUin2[21] => Add1.IN11
ALUin2[22] => Add0.IN42
ALUin2[22] => LessThan0.IN42
ALUin2[22] => LessThan1.IN42
ALUin2[22] => ALUand[22].IN1
ALUin2[22] => ALUor[22].IN1
ALUin2[22] => ALUxor[22].IN1
ALUin2[22] => Equal9.IN41
ALUin2[22] => LessThan2.IN42
ALUin2[22] => LessThan3.IN42
ALUin2[22] => Add1.IN10
ALUin2[23] => Add0.IN41
ALUin2[23] => LessThan0.IN41
ALUin2[23] => LessThan1.IN41
ALUin2[23] => ALUand[23].IN1
ALUin2[23] => ALUor[23].IN1
ALUin2[23] => ALUxor[23].IN1
ALUin2[23] => Equal9.IN40
ALUin2[23] => LessThan2.IN41
ALUin2[23] => LessThan3.IN41
ALUin2[23] => Add1.IN9
ALUin2[24] => Add0.IN40
ALUin2[24] => LessThan0.IN40
ALUin2[24] => LessThan1.IN40
ALUin2[24] => ALUand[24].IN1
ALUin2[24] => ALUor[24].IN1
ALUin2[24] => ALUxor[24].IN1
ALUin2[24] => Equal9.IN39
ALUin2[24] => LessThan2.IN40
ALUin2[24] => LessThan3.IN40
ALUin2[24] => Add1.IN8
ALUin2[25] => Add0.IN39
ALUin2[25] => LessThan0.IN39
ALUin2[25] => LessThan1.IN39
ALUin2[25] => ALUand[25].IN1
ALUin2[25] => ALUor[25].IN1
ALUin2[25] => ALUxor[25].IN1
ALUin2[25] => Equal9.IN38
ALUin2[25] => LessThan2.IN39
ALUin2[25] => LessThan3.IN39
ALUin2[25] => Add1.IN7
ALUin2[26] => Add0.IN38
ALUin2[26] => LessThan0.IN38
ALUin2[26] => LessThan1.IN38
ALUin2[26] => ALUand[26].IN1
ALUin2[26] => ALUor[26].IN1
ALUin2[26] => ALUxor[26].IN1
ALUin2[26] => Equal9.IN37
ALUin2[26] => LessThan2.IN38
ALUin2[26] => LessThan3.IN38
ALUin2[26] => Add1.IN6
ALUin2[27] => Add0.IN37
ALUin2[27] => LessThan0.IN37
ALUin2[27] => LessThan1.IN37
ALUin2[27] => ALUand[27].IN1
ALUin2[27] => ALUor[27].IN1
ALUin2[27] => ALUxor[27].IN1
ALUin2[27] => Equal9.IN36
ALUin2[27] => LessThan2.IN37
ALUin2[27] => LessThan3.IN37
ALUin2[27] => Add1.IN5
ALUin2[28] => Add0.IN36
ALUin2[28] => LessThan0.IN36
ALUin2[28] => LessThan1.IN36
ALUin2[28] => ALUand[28].IN1
ALUin2[28] => ALUor[28].IN1
ALUin2[28] => ALUxor[28].IN1
ALUin2[28] => Equal9.IN35
ALUin2[28] => LessThan2.IN36
ALUin2[28] => LessThan3.IN36
ALUin2[28] => Add1.IN4
ALUin2[29] => Add0.IN35
ALUin2[29] => LessThan0.IN35
ALUin2[29] => LessThan1.IN35
ALUin2[29] => ALUand[29].IN1
ALUin2[29] => ALUor[29].IN1
ALUin2[29] => ALUxor[29].IN1
ALUin2[29] => Equal9.IN34
ALUin2[29] => LessThan2.IN35
ALUin2[29] => LessThan3.IN35
ALUin2[29] => Add1.IN3
ALUin2[30] => Add0.IN34
ALUin2[30] => LessThan0.IN34
ALUin2[30] => LessThan1.IN34
ALUin2[30] => ALUand[30].IN1
ALUin2[30] => ALUor[30].IN1
ALUin2[30] => ALUxor[30].IN1
ALUin2[30] => Equal9.IN33
ALUin2[30] => LessThan2.IN34
ALUin2[30] => LessThan3.IN34
ALUin2[30] => Add1.IN2
ALUin2[31] => Add0.IN33
ALUin2[31] => LessThan0.IN33
ALUin2[31] => LessThan1.IN33
ALUin2[31] => ALUand[31].IN1
ALUin2[31] => ALUor[31].IN1
ALUin2[31] => ALUxor[31].IN1
ALUin2[31] => Equal9.IN32
ALUin2[31] => LessThan2.IN33
ALUin2[31] => LessThan3.IN33
ALUin2[31] => Add1.IN1
ALUfunct7 => ALUout.IN1
ALUfunct7 => ALUout.IN1
ALUfunct7 => ALUout.IN1
ALUfunct7 => ALUout.IN1
ALUfunct3[0] => Equal0.IN2
ALUfunct3[0] => Equal1.IN1
ALUfunct3[0] => Equal2.IN2
ALUfunct3[0] => Equal3.IN2
ALUfunct3[0] => Equal4.IN1
ALUfunct3[0] => Equal5.IN2
ALUfunct3[0] => Equal7.IN0
ALUfunct3[0] => Equal8.IN2
ALUfunct3[1] => Equal0.IN0
ALUfunct3[1] => Equal1.IN0
ALUfunct3[1] => Equal2.IN1
ALUfunct3[1] => Equal3.IN1
ALUfunct3[1] => Equal4.IN2
ALUfunct3[1] => Equal5.IN1
ALUfunct3[1] => Equal6.IN0
ALUfunct3[1] => Equal7.IN2
ALUfunct3[1] => Equal8.IN1
ALUfunct3[2] => Equal0.IN1
ALUfunct3[2] => Equal1.IN2
ALUfunct3[2] => Equal2.IN0
ALUfunct3[2] => Equal3.IN0
ALUfunct3[2] => Equal4.IN0
ALUfunct3[2] => Equal5.IN0
ALUfunct3[2] => Equal6.IN1
ALUfunct3[2] => Equal7.IN1
ALUfunct3[2] => Equal8.IN0
ALUout[0] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[1] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[2] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[3] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[4] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[5] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[6] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[7] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[8] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[9] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[10] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[11] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[12] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[13] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[14] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[15] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[16] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[17] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[18] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[19] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[20] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[21] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[22] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[23] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[24] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[25] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[26] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[27] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[28] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[29] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[30] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[31] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUeq <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
ALUinf <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
ALUsup <= LessThan2.DB_MAX_OUTPUT_PORT_TYPE
ALUinfU <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
ALUsupU <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE


|Top|Counter:instCPT
CPTclock => regCpt[0].CLK
CPTclock => regCpt[1].CLK
CPTclock => regCpt[2].CLK
CPTclock => regCpt[3].CLK
CPTclock => regCpt[4].CLK
CPTclock => regCpt[5].CLK
CPTclock => regCpt[6].CLK
CPTclock => regCpt[7].CLK
CPTclock => regCpt[8].CLK
CPTclock => regCpt[9].CLK
CPTclock => regCpt[10].CLK
CPTclock => regCpt[11].CLK
CPTclock => regCpt[12].CLK
CPTclock => regCpt[13].CLK
CPTclock => regCpt[14].CLK
CPTclock => regCpt[15].CLK
CPTclock => regCpt[16].CLK
CPTclock => regCpt[17].CLK
CPTclock => regCpt[18].CLK
CPTclock => regCpt[19].CLK
CPTclock => regCpt[20].CLK
CPTclock => regCpt[21].CLK
CPTclock => regCpt[22].CLK
CPTclock => regCpt[23].CLK
CPTclock => regCpt[24].CLK
CPTclock => regCpt[25].CLK
CPTclock => regCpt[26].CLK
CPTclock => regCpt[27].CLK
CPTclock => regCpt[28].CLK
CPTclock => regCpt[29].CLK
CPTclock => regCpt[30].CLK
CPTclock => regCpt[31].CLK
CPTreset => regCpt[0].ACLR
CPTreset => regCpt[1].ACLR
CPTreset => regCpt[2].ACLR
CPTreset => regCpt[3].ACLR
CPTreset => regCpt[4].ACLR
CPTreset => regCpt[5].ACLR
CPTreset => regCpt[6].ACLR
CPTreset => regCpt[7].ACLR
CPTreset => regCpt[8].ACLR
CPTreset => regCpt[9].ACLR
CPTreset => regCpt[10].ACLR
CPTreset => regCpt[11].ACLR
CPTreset => regCpt[12].ACLR
CPTreset => regCpt[13].ACLR
CPTreset => regCpt[14].ACLR
CPTreset => regCpt[15].ACLR
CPTreset => regCpt[16].ACLR
CPTreset => regCpt[17].ACLR
CPTreset => regCpt[18].ACLR
CPTreset => regCpt[19].ACLR
CPTreset => regCpt[20].ACLR
CPTreset => regCpt[21].ACLR
CPTreset => regCpt[22].ACLR
CPTreset => regCpt[23].ACLR
CPTreset => regCpt[24].ACLR
CPTreset => regCpt[25].ACLR
CPTreset => regCpt[26].ACLR
CPTreset => regCpt[27].ACLR
CPTreset => regCpt[28].ACLR
CPTreset => regCpt[29].ACLR
CPTreset => regCpt[30].ACLR
CPTreset => regCpt[31].ACLR
CPTwrite => combCpt.IN0
CPTaddr[0] => Equal0.IN7
CPTaddr[1] => Equal0.IN6
CPTaddr[2] => Equal0.IN5
CPTaddr[3] => Equal0.IN4
CPTaddr[4] => Equal0.IN3
CPTaddr[5] => Equal0.IN2
CPTaddr[6] => Equal0.IN1
CPTaddr[7] => Equal0.IN0
CPTaddr[8] => ~NO_FANOUT~
CPTaddr[9] => ~NO_FANOUT~
CPTaddr[10] => ~NO_FANOUT~
CPTaddr[11] => ~NO_FANOUT~
CPTaddr[12] => ~NO_FANOUT~
CPTaddr[13] => ~NO_FANOUT~
CPTaddr[14] => ~NO_FANOUT~
CPTaddr[15] => ~NO_FANOUT~
CPTaddr[16] => ~NO_FANOUT~
CPTaddr[17] => ~NO_FANOUT~
CPTaddr[18] => ~NO_FANOUT~
CPTaddr[19] => ~NO_FANOUT~
CPTaddr[20] => ~NO_FANOUT~
CPTaddr[21] => ~NO_FANOUT~
CPTaddr[22] => ~NO_FANOUT~
CPTaddr[23] => ~NO_FANOUT~
CPTaddr[24] => ~NO_FANOUT~
CPTaddr[25] => ~NO_FANOUT~
CPTaddr[26] => ~NO_FANOUT~
CPTaddr[27] => ~NO_FANOUT~
CPTaddr[28] => ~NO_FANOUT~
CPTaddr[29] => ~NO_FANOUT~
CPTaddr[30] => ~NO_FANOUT~
CPTaddr[31] => combCpt.IN1
CPTinput[0] => combCpt[0].DATAB
CPTinput[1] => combCpt[1].DATAB
CPTinput[2] => combCpt[2].DATAB
CPTinput[3] => combCpt[3].DATAB
CPTinput[4] => combCpt[4].DATAB
CPTinput[5] => combCpt[5].DATAB
CPTinput[6] => combCpt[6].DATAB
CPTinput[7] => combCpt[7].DATAB
CPTinput[8] => combCpt[8].DATAB
CPTinput[9] => combCpt[9].DATAB
CPTinput[10] => combCpt[10].DATAB
CPTinput[11] => combCpt[11].DATAB
CPTinput[12] => combCpt[12].DATAB
CPTinput[13] => combCpt[13].DATAB
CPTinput[14] => combCpt[14].DATAB
CPTinput[15] => combCpt[15].DATAB
CPTinput[16] => combCpt[16].DATAB
CPTinput[17] => combCpt[17].DATAB
CPTinput[18] => combCpt[18].DATAB
CPTinput[19] => combCpt[19].DATAB
CPTinput[20] => combCpt[20].DATAB
CPTinput[21] => combCpt[21].DATAB
CPTinput[22] => combCpt[22].DATAB
CPTinput[23] => combCpt[23].DATAB
CPTinput[24] => combCpt[24].DATAB
CPTinput[25] => combCpt[25].DATAB
CPTinput[26] => combCpt[26].DATAB
CPTinput[27] => combCpt[27].DATAB
CPTinput[28] => combCpt[28].DATAB
CPTinput[29] => combCpt[29].DATAB
CPTinput[30] => combCpt[30].DATAB
CPTinput[31] => combCpt[31].DATAB
CPTcounter[0] <= regCpt[0].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[1] <= regCpt[1].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[2] <= regCpt[2].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[3] <= regCpt[3].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[4] <= regCpt[4].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[5] <= regCpt[5].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[6] <= regCpt[6].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[7] <= regCpt[7].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[8] <= regCpt[8].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[9] <= regCpt[9].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[10] <= regCpt[10].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[11] <= regCpt[11].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[12] <= regCpt[12].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[13] <= regCpt[13].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[14] <= regCpt[14].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[15] <= regCpt[15].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[16] <= regCpt[16].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[17] <= regCpt[17].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[18] <= regCpt[18].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[19] <= regCpt[19].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[20] <= regCpt[20].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[21] <= regCpt[21].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[22] <= regCpt[22].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[23] <= regCpt[23].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[24] <= regCpt[24].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[25] <= regCpt[25].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[26] <= regCpt[26].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[27] <= regCpt[27].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[28] <= regCpt[28].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[29] <= regCpt[29].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[30] <= regCpt[30].DB_MAX_OUTPUT_PORT_TYPE
CPTcounter[31] <= regCpt[31].DB_MAX_OUTPUT_PORT_TYPE


|Top|Displays:instDISP
DISPclock => regLed[0].CLK
DISPclock => regLed[1].CLK
DISPclock => regLed[2].CLK
DISPclock => regLed[3].CLK
DISPclock => regLed[4].CLK
DISPclock => regLed[5].CLK
DISPclock => regLed[6].CLK
DISPclock => regLed[7].CLK
DISPclock => regLed[8].CLK
DISPclock => regLed[9].CLK
DISPclock => regLed[10].CLK
DISPclock => regLed[11].CLK
DISPclock => regLed[12].CLK
DISPclock => regLed[13].CLK
DISPclock => regLed[14].CLK
DISPclock => regLed[15].CLK
DISPclock => regLed[16].CLK
DISPclock => regLed[17].CLK
DISPclock => regLed[18].CLK
DISPclock => regLed[19].CLK
DISPclock => regLed[20].CLK
DISPclock => regLed[21].CLK
DISPclock => regLed[22].CLK
DISPclock => regLed[23].CLK
DISPclock => regLed[24].CLK
DISPclock => regLed[25].CLK
DISPclock => regLed[26].CLK
DISPclock => regLed[27].CLK
DISPclock => regLed[28].CLK
DISPclock => regLed[29].CLK
DISPclock => regLed[30].CLK
DISPclock => regLed[31].CLK
DISPclock => regDisplay2[0].CLK
DISPclock => regDisplay2[1].CLK
DISPclock => regDisplay2[2].CLK
DISPclock => regDisplay2[3].CLK
DISPclock => regDisplay2[4].CLK
DISPclock => regDisplay2[5].CLK
DISPclock => regDisplay2[6].CLK
DISPclock => regDisplay2[7].CLK
DISPclock => regDisplay2[8].CLK
DISPclock => regDisplay2[9].CLK
DISPclock => regDisplay2[10].CLK
DISPclock => regDisplay2[11].CLK
DISPclock => regDisplay2[12].CLK
DISPclock => regDisplay2[13].CLK
DISPclock => regDisplay2[14].CLK
DISPclock => regDisplay2[15].CLK
DISPclock => regDisplay2[16].CLK
DISPclock => regDisplay2[17].CLK
DISPclock => regDisplay2[18].CLK
DISPclock => regDisplay2[19].CLK
DISPclock => regDisplay2[20].CLK
DISPclock => regDisplay2[21].CLK
DISPclock => regDisplay2[22].CLK
DISPclock => regDisplay2[23].CLK
DISPclock => regDisplay2[24].CLK
DISPclock => regDisplay2[25].CLK
DISPclock => regDisplay2[26].CLK
DISPclock => regDisplay2[27].CLK
DISPclock => regDisplay2[28].CLK
DISPclock => regDisplay2[29].CLK
DISPclock => regDisplay2[30].CLK
DISPclock => regDisplay2[31].CLK
DISPclock => regDisplay1[0].CLK
DISPclock => regDisplay1[1].CLK
DISPclock => regDisplay1[2].CLK
DISPclock => regDisplay1[3].CLK
DISPclock => regDisplay1[4].CLK
DISPclock => regDisplay1[5].CLK
DISPclock => regDisplay1[6].CLK
DISPclock => regDisplay1[7].CLK
DISPclock => regDisplay1[8].CLK
DISPclock => regDisplay1[9].CLK
DISPclock => regDisplay1[10].CLK
DISPclock => regDisplay1[11].CLK
DISPclock => regDisplay1[12].CLK
DISPclock => regDisplay1[13].CLK
DISPclock => regDisplay1[14].CLK
DISPclock => regDisplay1[15].CLK
DISPclock => regDisplay1[16].CLK
DISPclock => regDisplay1[17].CLK
DISPclock => regDisplay1[18].CLK
DISPclock => regDisplay1[19].CLK
DISPclock => regDisplay1[20].CLK
DISPclock => regDisplay1[21].CLK
DISPclock => regDisplay1[22].CLK
DISPclock => regDisplay1[23].CLK
DISPclock => regDisplay1[24].CLK
DISPclock => regDisplay1[25].CLK
DISPclock => regDisplay1[26].CLK
DISPclock => regDisplay1[27].CLK
DISPclock => regDisplay1[28].CLK
DISPclock => regDisplay1[29].CLK
DISPclock => regDisplay1[30].CLK
DISPclock => regDisplay1[31].CLK
DISPreset => regLed[0].ACLR
DISPreset => regLed[1].ACLR
DISPreset => regLed[2].ACLR
DISPreset => regLed[3].ACLR
DISPreset => regLed[4].ACLR
DISPreset => regLed[5].ACLR
DISPreset => regLed[6].ACLR
DISPreset => regLed[7].ACLR
DISPreset => regLed[8].ACLR
DISPreset => regLed[9].ACLR
DISPreset => regLed[10].ACLR
DISPreset => regLed[11].ACLR
DISPreset => regLed[12].ACLR
DISPreset => regLed[13].ACLR
DISPreset => regLed[14].ACLR
DISPreset => regLed[15].ACLR
DISPreset => regLed[16].ACLR
DISPreset => regLed[17].ACLR
DISPreset => regLed[18].ACLR
DISPreset => regLed[19].ACLR
DISPreset => regLed[20].ACLR
DISPreset => regLed[21].ACLR
DISPreset => regLed[22].ACLR
DISPreset => regLed[23].ACLR
DISPreset => regLed[24].ACLR
DISPreset => regLed[25].ACLR
DISPreset => regLed[26].ACLR
DISPreset => regLed[27].ACLR
DISPreset => regLed[28].ACLR
DISPreset => regLed[29].ACLR
DISPreset => regLed[30].ACLR
DISPreset => regLed[31].ACLR
DISPreset => regDisplay2[0].PRESET
DISPreset => regDisplay2[1].PRESET
DISPreset => regDisplay2[2].PRESET
DISPreset => regDisplay2[3].PRESET
DISPreset => regDisplay2[4].PRESET
DISPreset => regDisplay2[5].PRESET
DISPreset => regDisplay2[6].PRESET
DISPreset => regDisplay2[7].PRESET
DISPreset => regDisplay2[8].PRESET
DISPreset => regDisplay2[9].PRESET
DISPreset => regDisplay2[10].PRESET
DISPreset => regDisplay2[11].PRESET
DISPreset => regDisplay2[12].PRESET
DISPreset => regDisplay2[13].PRESET
DISPreset => regDisplay2[14].PRESET
DISPreset => regDisplay2[15].PRESET
DISPreset => regDisplay2[16].PRESET
DISPreset => regDisplay2[17].PRESET
DISPreset => regDisplay2[18].PRESET
DISPreset => regDisplay2[19].PRESET
DISPreset => regDisplay2[20].PRESET
DISPreset => regDisplay2[21].PRESET
DISPreset => regDisplay2[22].PRESET
DISPreset => regDisplay2[23].PRESET
DISPreset => regDisplay2[24].PRESET
DISPreset => regDisplay2[25].PRESET
DISPreset => regDisplay2[26].PRESET
DISPreset => regDisplay2[27].PRESET
DISPreset => regDisplay2[28].PRESET
DISPreset => regDisplay2[29].PRESET
DISPreset => regDisplay2[30].PRESET
DISPreset => regDisplay2[31].PRESET
DISPreset => regDisplay1[0].PRESET
DISPreset => regDisplay1[1].PRESET
DISPreset => regDisplay1[2].PRESET
DISPreset => regDisplay1[3].PRESET
DISPreset => regDisplay1[4].PRESET
DISPreset => regDisplay1[5].PRESET
DISPreset => regDisplay1[6].PRESET
DISPreset => regDisplay1[7].PRESET
DISPreset => regDisplay1[8].PRESET
DISPreset => regDisplay1[9].PRESET
DISPreset => regDisplay1[10].PRESET
DISPreset => regDisplay1[11].PRESET
DISPreset => regDisplay1[12].PRESET
DISPreset => regDisplay1[13].PRESET
DISPreset => regDisplay1[14].PRESET
DISPreset => regDisplay1[15].PRESET
DISPreset => regDisplay1[16].PRESET
DISPreset => regDisplay1[17].PRESET
DISPreset => regDisplay1[18].PRESET
DISPreset => regDisplay1[19].PRESET
DISPreset => regDisplay1[20].PRESET
DISPreset => regDisplay1[21].PRESET
DISPreset => regDisplay1[22].PRESET
DISPreset => regDisplay1[23].PRESET
DISPreset => regDisplay1[24].PRESET
DISPreset => regDisplay1[25].PRESET
DISPreset => regDisplay1[26].PRESET
DISPreset => regDisplay1[27].PRESET
DISPreset => regDisplay1[28].PRESET
DISPreset => regDisplay1[29].PRESET
DISPreset => regDisplay1[30].PRESET
DISPreset => regDisplay1[31].PRESET
DISPaddr[0] => Equal0.IN29
DISPaddr[0] => Equal1.IN29
DISPaddr[0] => Equal2.IN28
DISPaddr[1] => Equal0.IN28
DISPaddr[1] => Equal1.IN28
DISPaddr[1] => Equal2.IN27
DISPaddr[2] => Equal0.IN31
DISPaddr[2] => Equal1.IN27
DISPaddr[2] => Equal2.IN31
DISPaddr[3] => Equal0.IN27
DISPaddr[3] => Equal1.IN31
DISPaddr[3] => Equal2.IN30
DISPaddr[4] => Equal0.IN26
DISPaddr[4] => Equal1.IN26
DISPaddr[4] => Equal2.IN26
DISPaddr[5] => Equal0.IN25
DISPaddr[5] => Equal1.IN25
DISPaddr[5] => Equal2.IN25
DISPaddr[6] => Equal0.IN24
DISPaddr[6] => Equal1.IN24
DISPaddr[6] => Equal2.IN24
DISPaddr[7] => Equal0.IN23
DISPaddr[7] => Equal1.IN23
DISPaddr[7] => Equal2.IN23
DISPaddr[8] => Equal0.IN22
DISPaddr[8] => Equal1.IN22
DISPaddr[8] => Equal2.IN22
DISPaddr[9] => Equal0.IN21
DISPaddr[9] => Equal1.IN21
DISPaddr[9] => Equal2.IN21
DISPaddr[10] => Equal0.IN20
DISPaddr[10] => Equal1.IN20
DISPaddr[10] => Equal2.IN20
DISPaddr[11] => Equal0.IN19
DISPaddr[11] => Equal1.IN19
DISPaddr[11] => Equal2.IN19
DISPaddr[12] => Equal0.IN18
DISPaddr[12] => Equal1.IN18
DISPaddr[12] => Equal2.IN18
DISPaddr[13] => Equal0.IN17
DISPaddr[13] => Equal1.IN17
DISPaddr[13] => Equal2.IN17
DISPaddr[14] => Equal0.IN16
DISPaddr[14] => Equal1.IN16
DISPaddr[14] => Equal2.IN16
DISPaddr[15] => Equal0.IN15
DISPaddr[15] => Equal1.IN15
DISPaddr[15] => Equal2.IN15
DISPaddr[16] => Equal0.IN14
DISPaddr[16] => Equal1.IN14
DISPaddr[16] => Equal2.IN14
DISPaddr[17] => Equal0.IN13
DISPaddr[17] => Equal1.IN13
DISPaddr[17] => Equal2.IN13
DISPaddr[18] => Equal0.IN12
DISPaddr[18] => Equal1.IN12
DISPaddr[18] => Equal2.IN12
DISPaddr[19] => Equal0.IN11
DISPaddr[19] => Equal1.IN11
DISPaddr[19] => Equal2.IN11
DISPaddr[20] => Equal0.IN10
DISPaddr[20] => Equal1.IN10
DISPaddr[20] => Equal2.IN10
DISPaddr[21] => Equal0.IN9
DISPaddr[21] => Equal1.IN9
DISPaddr[21] => Equal2.IN9
DISPaddr[22] => Equal0.IN8
DISPaddr[22] => Equal1.IN8
DISPaddr[22] => Equal2.IN8
DISPaddr[23] => Equal0.IN7
DISPaddr[23] => Equal1.IN7
DISPaddr[23] => Equal2.IN7
DISPaddr[24] => Equal0.IN6
DISPaddr[24] => Equal1.IN6
DISPaddr[24] => Equal2.IN6
DISPaddr[25] => Equal0.IN5
DISPaddr[25] => Equal1.IN5
DISPaddr[25] => Equal2.IN5
DISPaddr[26] => Equal0.IN4
DISPaddr[26] => Equal1.IN4
DISPaddr[26] => Equal2.IN4
DISPaddr[27] => Equal0.IN3
DISPaddr[27] => Equal1.IN3
DISPaddr[27] => Equal2.IN3
DISPaddr[28] => Equal0.IN2
DISPaddr[28] => Equal1.IN2
DISPaddr[28] => Equal2.IN2
DISPaddr[29] => Equal0.IN1
DISPaddr[29] => Equal1.IN1
DISPaddr[29] => Equal2.IN1
DISPaddr[30] => Equal0.IN0
DISPaddr[30] => Equal1.IN0
DISPaddr[30] => Equal2.IN0
DISPaddr[31] => Equal0.IN30
DISPaddr[31] => Equal1.IN30
DISPaddr[31] => Equal2.IN29
DISPinput[0] => regDisplay1[0].DATAIN
DISPinput[0] => regLed[0].DATAIN
DISPinput[0] => regDisplay2[0].DATAIN
DISPinput[1] => regDisplay1[1].DATAIN
DISPinput[1] => regDisplay2[1].DATAIN
DISPinput[1] => regLed[1].DATAIN
DISPinput[2] => regDisplay1[2].DATAIN
DISPinput[2] => regDisplay2[2].DATAIN
DISPinput[2] => regLed[2].DATAIN
DISPinput[3] => regDisplay1[3].DATAIN
DISPinput[3] => regDisplay2[3].DATAIN
DISPinput[3] => regLed[3].DATAIN
DISPinput[4] => regDisplay1[4].DATAIN
DISPinput[4] => regDisplay2[4].DATAIN
DISPinput[4] => regLed[4].DATAIN
DISPinput[5] => regDisplay1[5].DATAIN
DISPinput[5] => regDisplay2[5].DATAIN
DISPinput[5] => regLed[5].DATAIN
DISPinput[6] => regDisplay1[6].DATAIN
DISPinput[6] => regDisplay2[6].DATAIN
DISPinput[6] => regLed[6].DATAIN
DISPinput[7] => regDisplay1[7].DATAIN
DISPinput[7] => regDisplay2[7].DATAIN
DISPinput[7] => regLed[7].DATAIN
DISPinput[8] => regDisplay1[8].DATAIN
DISPinput[8] => regDisplay2[8].DATAIN
DISPinput[8] => regLed[8].DATAIN
DISPinput[9] => regDisplay1[9].DATAIN
DISPinput[9] => regDisplay2[9].DATAIN
DISPinput[9] => regLed[9].DATAIN
DISPinput[10] => regDisplay1[10].DATAIN
DISPinput[10] => regDisplay2[10].DATAIN
DISPinput[10] => regLed[10].DATAIN
DISPinput[11] => regDisplay1[11].DATAIN
DISPinput[11] => regDisplay2[11].DATAIN
DISPinput[11] => regLed[11].DATAIN
DISPinput[12] => regDisplay1[12].DATAIN
DISPinput[12] => regDisplay2[12].DATAIN
DISPinput[12] => regLed[12].DATAIN
DISPinput[13] => regDisplay1[13].DATAIN
DISPinput[13] => regDisplay2[13].DATAIN
DISPinput[13] => regLed[13].DATAIN
DISPinput[14] => regDisplay1[14].DATAIN
DISPinput[14] => regDisplay2[14].DATAIN
DISPinput[14] => regLed[14].DATAIN
DISPinput[15] => regDisplay1[15].DATAIN
DISPinput[15] => regDisplay2[15].DATAIN
DISPinput[15] => regLed[15].DATAIN
DISPinput[16] => regDisplay1[16].DATAIN
DISPinput[16] => regDisplay2[16].DATAIN
DISPinput[16] => regLed[16].DATAIN
DISPinput[17] => regDisplay1[17].DATAIN
DISPinput[17] => regDisplay2[17].DATAIN
DISPinput[17] => regLed[17].DATAIN
DISPinput[18] => regDisplay1[18].DATAIN
DISPinput[18] => regDisplay2[18].DATAIN
DISPinput[18] => regLed[18].DATAIN
DISPinput[19] => regDisplay1[19].DATAIN
DISPinput[19] => regDisplay2[19].DATAIN
DISPinput[19] => regLed[19].DATAIN
DISPinput[20] => regDisplay1[20].DATAIN
DISPinput[20] => regDisplay2[20].DATAIN
DISPinput[20] => regLed[20].DATAIN
DISPinput[21] => regDisplay1[21].DATAIN
DISPinput[21] => regDisplay2[21].DATAIN
DISPinput[21] => regLed[21].DATAIN
DISPinput[22] => regDisplay1[22].DATAIN
DISPinput[22] => regDisplay2[22].DATAIN
DISPinput[22] => regLed[22].DATAIN
DISPinput[23] => regDisplay1[23].DATAIN
DISPinput[23] => regDisplay2[23].DATAIN
DISPinput[23] => regLed[23].DATAIN
DISPinput[24] => regDisplay1[24].DATAIN
DISPinput[24] => regDisplay2[24].DATAIN
DISPinput[24] => regLed[24].DATAIN
DISPinput[25] => regDisplay1[25].DATAIN
DISPinput[25] => regDisplay2[25].DATAIN
DISPinput[25] => regLed[25].DATAIN
DISPinput[26] => regDisplay1[26].DATAIN
DISPinput[26] => regDisplay2[26].DATAIN
DISPinput[26] => regLed[26].DATAIN
DISPinput[27] => regDisplay1[27].DATAIN
DISPinput[27] => regDisplay2[27].DATAIN
DISPinput[27] => regLed[27].DATAIN
DISPinput[28] => regDisplay1[28].DATAIN
DISPinput[28] => regDisplay2[28].DATAIN
DISPinput[28] => regLed[28].DATAIN
DISPinput[29] => regDisplay1[29].DATAIN
DISPinput[29] => regDisplay2[29].DATAIN
DISPinput[29] => regLed[29].DATAIN
DISPinput[30] => regDisplay1[30].DATAIN
DISPinput[30] => regDisplay2[30].DATAIN
DISPinput[30] => regLed[30].DATAIN
DISPinput[31] => regDisplay1[31].DATAIN
DISPinput[31] => regDisplay2[31].DATAIN
DISPinput[31] => regLed[31].DATAIN
DISPwrite => combDisplay1.IN1
DISPwrite => combDisplay2.IN1
DISPwrite => combLed.IN1
DISPleds[0] <= regLed[0].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[1] <= regLed[1].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[2] <= regLed[2].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[3] <= regLed[3].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[4] <= regLed[4].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[5] <= regLed[5].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[6] <= regLed[6].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[7] <= regLed[7].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[8] <= regLed[8].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[9] <= regLed[9].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[10] <= regLed[10].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[11] <= regLed[11].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[12] <= regLed[12].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[13] <= regLed[13].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[14] <= regLed[14].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[15] <= regLed[15].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[16] <= regLed[16].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[17] <= regLed[17].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[18] <= regLed[18].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[19] <= regLed[19].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[20] <= regLed[20].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[21] <= regLed[21].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[22] <= regLed[22].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[23] <= regLed[23].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[24] <= regLed[24].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[25] <= regLed[25].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[26] <= regLed[26].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[27] <= regLed[27].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[28] <= regLed[28].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[29] <= regLed[29].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[30] <= regLed[30].DB_MAX_OUTPUT_PORT_TYPE
DISPleds[31] <= regLed[31].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[0] <= regDisplay1[0].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[1] <= regDisplay1[1].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[2] <= regDisplay1[2].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[3] <= regDisplay1[3].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[4] <= regDisplay1[4].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[5] <= regDisplay1[5].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[6] <= regDisplay1[6].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[7] <= regDisplay1[7].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[8] <= regDisplay1[8].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[9] <= regDisplay1[9].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[10] <= regDisplay1[10].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[11] <= regDisplay1[11].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[12] <= regDisplay1[12].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[13] <= regDisplay1[13].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[14] <= regDisplay1[14].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[15] <= regDisplay1[15].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[16] <= regDisplay1[16].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[17] <= regDisplay1[17].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[18] <= regDisplay1[18].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[19] <= regDisplay1[19].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[20] <= regDisplay1[20].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[21] <= regDisplay1[21].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[22] <= regDisplay1[22].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[23] <= regDisplay1[23].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[24] <= regDisplay1[24].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[25] <= regDisplay1[25].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[26] <= regDisplay1[26].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[27] <= regDisplay1[27].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[28] <= regDisplay1[28].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[29] <= regDisplay1[29].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[30] <= regDisplay1[30].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay1[31] <= regDisplay1[31].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[0] <= regDisplay2[0].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[1] <= regDisplay2[1].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[2] <= regDisplay2[2].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[3] <= regDisplay2[3].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[4] <= regDisplay2[4].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[5] <= regDisplay2[5].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[6] <= regDisplay2[6].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[7] <= regDisplay2[7].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[8] <= regDisplay2[8].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[9] <= regDisplay2[9].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[10] <= regDisplay2[10].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[11] <= regDisplay2[11].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[12] <= regDisplay2[12].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[13] <= regDisplay2[13].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[14] <= regDisplay2[14].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[15] <= regDisplay2[15].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[16] <= regDisplay2[16].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[17] <= regDisplay2[17].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[18] <= regDisplay2[18].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[19] <= regDisplay2[19].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[20] <= regDisplay2[20].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[21] <= regDisplay2[21].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[22] <= regDisplay2[22].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[23] <= regDisplay2[23].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[24] <= regDisplay2[24].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[25] <= regDisplay2[25].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[26] <= regDisplay2[26].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[27] <= regDisplay2[27].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[28] <= regDisplay2[28].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[29] <= regDisplay2[29].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[30] <= regDisplay2[30].DB_MAX_OUTPUT_PORT_TYPE
DISPdisplay2[31] <= regDisplay2[31].DB_MAX_OUTPUT_PORT_TYPE


|Top|clock1M:instPLL
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|Top|clock1M:instPLL|altpll:altpll_component
inclk[0] => clock1M_altpll:auto_generated.inclk[0]
inclk[1] => clock1M_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => clock1M_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clock1M_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Top|clock1M:instPLL|altpll:altpll_component|clock1M_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|Top|SDRAM_32b:SDRAMconverter
Clock => R_IN_Address[0].CLK
Clock => R_IN_Address[1].CLK
Clock => R_IN_Address[2].CLK
Clock => R_IN_Address[3].CLK
Clock => R_IN_Address[4].CLK
Clock => R_IN_Address[5].CLK
Clock => R_IN_Address[6].CLK
Clock => R_IN_Address[7].CLK
Clock => R_IN_Address[8].CLK
Clock => R_IN_Address[9].CLK
Clock => R_IN_Address[10].CLK
Clock => R_IN_Address[11].CLK
Clock => R_IN_Address[12].CLK
Clock => R_IN_Address[13].CLK
Clock => R_IN_Address[14].CLK
Clock => R_IN_Address[15].CLK
Clock => R_IN_Address[16].CLK
Clock => R_IN_Address[17].CLK
Clock => R_IN_Address[18].CLK
Clock => R_IN_Address[19].CLK
Clock => R_IN_Address[20].CLK
Clock => R_IN_Address[21].CLK
Clock => R_IN_Address[22].CLK
Clock => R_IN_Address[23].CLK
Clock => R_IN_Address[24].CLK
Clock => R_IN_Address[25].CLK
Clock => R_IN_Function3[0].CLK
Clock => R_IN_Function3[1].CLK
Clock => R_IN_Data_32[0].CLK
Clock => R_IN_Data_32[1].CLK
Clock => R_IN_Data_32[2].CLK
Clock => R_IN_Data_32[3].CLK
Clock => R_IN_Data_32[4].CLK
Clock => R_IN_Data_32[5].CLK
Clock => R_IN_Data_32[6].CLK
Clock => R_IN_Data_32[7].CLK
Clock => R_IN_Data_32[8].CLK
Clock => R_IN_Data_32[9].CLK
Clock => R_IN_Data_32[10].CLK
Clock => R_IN_Data_32[11].CLK
Clock => R_IN_Data_32[12].CLK
Clock => R_IN_Data_32[13].CLK
Clock => R_IN_Data_32[14].CLK
Clock => R_IN_Data_32[15].CLK
Clock => R_IN_Data_32[16].CLK
Clock => R_IN_Data_32[17].CLK
Clock => R_IN_Data_32[18].CLK
Clock => R_IN_Data_32[19].CLK
Clock => R_IN_Data_32[20].CLK
Clock => R_IN_Data_32[21].CLK
Clock => R_IN_Data_32[22].CLK
Clock => R_IN_Data_32[23].CLK
Clock => R_IN_Data_32[24].CLK
Clock => R_IN_Data_32[25].CLK
Clock => R_IN_Data_32[26].CLK
Clock => R_IN_Data_32[27].CLK
Clock => R_IN_Data_32[28].CLK
Clock => R_IN_Data_32[29].CLK
Clock => R_IN_Data_32[30].CLK
Clock => R_IN_Data_32[31].CLK
Clock => R_CPT[0].CLK
Clock => R_CPT[1].CLK
Clock => R_CPT[2].CLK
Clock => R_CPT[3].CLK
Clock => R_DATA[0].CLK
Clock => R_DATA[1].CLK
Clock => R_DATA[2].CLK
Clock => R_DATA[3].CLK
Clock => R_DATA[4].CLK
Clock => R_DATA[5].CLK
Clock => R_DATA[6].CLK
Clock => R_DATA[7].CLK
Clock => R_DATA[8].CLK
Clock => R_DATA[9].CLK
Clock => R_DATA[10].CLK
Clock => R_DATA[11].CLK
Clock => R_DATA[12].CLK
Clock => R_DATA[13].CLK
Clock => R_DATA[14].CLK
Clock => R_DATA[15].CLK
Clock => R_DATA[16].CLK
Clock => R_DATA[17].CLK
Clock => R_DATA[18].CLK
Clock => R_DATA[19].CLK
Clock => R_DATA[20].CLK
Clock => R_DATA[21].CLK
Clock => R_DATA[22].CLK
Clock => R_DATA[23].CLK
Clock => R_DATA[24].CLK
Clock => R_DATA[25].CLK
Clock => R_DATA[26].CLK
Clock => R_DATA[27].CLK
Clock => R_DATA[28].CLK
Clock => R_DATA[29].CLK
Clock => R_DATA[30].CLK
Clock => R_DATA[31].CLK
Clock => Data_Ready_32b~reg0.CLK
Clock => currentState~1.DATAIN
Reset => R_IN_Address[0].ACLR
Reset => R_IN_Address[1].ACLR
Reset => R_IN_Address[2].ACLR
Reset => R_IN_Address[3].ACLR
Reset => R_IN_Address[4].ACLR
Reset => R_IN_Address[5].ACLR
Reset => R_IN_Address[6].ACLR
Reset => R_IN_Address[7].ACLR
Reset => R_IN_Address[8].ACLR
Reset => R_IN_Address[9].ACLR
Reset => R_IN_Address[10].ACLR
Reset => R_IN_Address[11].ACLR
Reset => R_IN_Address[12].ACLR
Reset => R_IN_Address[13].ACLR
Reset => R_IN_Address[14].ACLR
Reset => R_IN_Address[15].ACLR
Reset => R_IN_Address[16].ACLR
Reset => R_IN_Address[17].ACLR
Reset => R_IN_Address[18].ACLR
Reset => R_IN_Address[19].ACLR
Reset => R_IN_Address[20].ACLR
Reset => R_IN_Address[21].ACLR
Reset => R_IN_Address[22].ACLR
Reset => R_IN_Address[23].ACLR
Reset => R_IN_Address[24].ACLR
Reset => R_IN_Address[25].ACLR
Reset => R_IN_Function3[0].ACLR
Reset => R_IN_Function3[1].ACLR
Reset => R_IN_Data_32[0].ACLR
Reset => R_IN_Data_32[1].ACLR
Reset => R_IN_Data_32[2].ACLR
Reset => R_IN_Data_32[3].ACLR
Reset => R_IN_Data_32[4].ACLR
Reset => R_IN_Data_32[5].ACLR
Reset => R_IN_Data_32[6].ACLR
Reset => R_IN_Data_32[7].ACLR
Reset => R_IN_Data_32[8].ACLR
Reset => R_IN_Data_32[9].ACLR
Reset => R_IN_Data_32[10].ACLR
Reset => R_IN_Data_32[11].ACLR
Reset => R_IN_Data_32[12].ACLR
Reset => R_IN_Data_32[13].ACLR
Reset => R_IN_Data_32[14].ACLR
Reset => R_IN_Data_32[15].ACLR
Reset => R_IN_Data_32[16].ACLR
Reset => R_IN_Data_32[17].ACLR
Reset => R_IN_Data_32[18].ACLR
Reset => R_IN_Data_32[19].ACLR
Reset => R_IN_Data_32[20].ACLR
Reset => R_IN_Data_32[21].ACLR
Reset => R_IN_Data_32[22].ACLR
Reset => R_IN_Data_32[23].ACLR
Reset => R_IN_Data_32[24].ACLR
Reset => R_IN_Data_32[25].ACLR
Reset => R_IN_Data_32[26].ACLR
Reset => R_IN_Data_32[27].ACLR
Reset => R_IN_Data_32[28].ACLR
Reset => R_IN_Data_32[29].ACLR
Reset => R_IN_Data_32[30].ACLR
Reset => R_IN_Data_32[31].ACLR
Reset => R_CPT[0].ACLR
Reset => R_CPT[1].ACLR
Reset => R_CPT[2].ACLR
Reset => R_CPT[3].ACLR
Reset => R_DATA[0].ACLR
Reset => R_DATA[1].ACLR
Reset => R_DATA[2].ACLR
Reset => R_DATA[3].ACLR
Reset => R_DATA[4].ACLR
Reset => R_DATA[5].ACLR
Reset => R_DATA[6].ACLR
Reset => R_DATA[7].ACLR
Reset => R_DATA[8].ACLR
Reset => R_DATA[9].ACLR
Reset => R_DATA[10].ACLR
Reset => R_DATA[11].ACLR
Reset => R_DATA[12].ACLR
Reset => R_DATA[13].ACLR
Reset => R_DATA[14].ACLR
Reset => R_DATA[15].ACLR
Reset => R_DATA[16].ACLR
Reset => R_DATA[17].ACLR
Reset => R_DATA[18].ACLR
Reset => R_DATA[19].ACLR
Reset => R_DATA[20].ACLR
Reset => R_DATA[21].ACLR
Reset => R_DATA[22].ACLR
Reset => R_DATA[23].ACLR
Reset => R_DATA[24].ACLR
Reset => R_DATA[25].ACLR
Reset => R_DATA[26].ACLR
Reset => R_DATA[27].ACLR
Reset => R_DATA[28].ACLR
Reset => R_DATA[29].ACLR
Reset => R_DATA[30].ACLR
Reset => R_DATA[31].ACLR
Reset => Data_Ready_32b~reg0.ACLR
Reset => currentState~3.DATAIN
IN_Address[0] => S_IN_Address[0].DATAB
IN_Address[1] => S_IN_Address[1].DATAB
IN_Address[2] => S_IN_Address[2].DATAB
IN_Address[3] => S_IN_Address[3].DATAB
IN_Address[4] => S_IN_Address[4].DATAB
IN_Address[5] => S_IN_Address[5].DATAB
IN_Address[6] => S_IN_Address[6].DATAB
IN_Address[7] => S_IN_Address[7].DATAB
IN_Address[8] => S_IN_Address[8].DATAB
IN_Address[9] => S_IN_Address[9].DATAB
IN_Address[10] => S_IN_Address[10].DATAB
IN_Address[11] => S_IN_Address[11].DATAB
IN_Address[12] => S_IN_Address[12].DATAB
IN_Address[13] => S_IN_Address[13].DATAB
IN_Address[14] => S_IN_Address[14].DATAB
IN_Address[15] => S_IN_Address[15].DATAB
IN_Address[16] => S_IN_Address[16].DATAB
IN_Address[17] => S_IN_Address[17].DATAB
IN_Address[18] => S_IN_Address[18].DATAB
IN_Address[19] => S_IN_Address[19].DATAB
IN_Address[20] => S_IN_Address[20].DATAB
IN_Address[21] => S_IN_Address[21].DATAB
IN_Address[22] => S_IN_Address[22].DATAB
IN_Address[23] => S_IN_Address[23].DATAB
IN_Address[24] => S_IN_Address[24].DATAB
IN_Address[25] => S_IN_Address[25].DATAB
IN_Write_Select => nextState.DATAB
IN_Write_Select => fsm.IN0
IN_Write_Select => nextState.DATAB
IN_Data_32[0] => R_IN_Data_32[0].DATAIN
IN_Data_32[1] => R_IN_Data_32[1].DATAIN
IN_Data_32[2] => R_IN_Data_32[2].DATAIN
IN_Data_32[3] => R_IN_Data_32[3].DATAIN
IN_Data_32[4] => R_IN_Data_32[4].DATAIN
IN_Data_32[5] => R_IN_Data_32[5].DATAIN
IN_Data_32[6] => R_IN_Data_32[6].DATAIN
IN_Data_32[7] => R_IN_Data_32[7].DATAIN
IN_Data_32[8] => R_IN_Data_32[8].DATAIN
IN_Data_32[9] => R_IN_Data_32[9].DATAIN
IN_Data_32[10] => R_IN_Data_32[10].DATAIN
IN_Data_32[11] => R_IN_Data_32[11].DATAIN
IN_Data_32[12] => R_IN_Data_32[12].DATAIN
IN_Data_32[13] => R_IN_Data_32[13].DATAIN
IN_Data_32[14] => R_IN_Data_32[14].DATAIN
IN_Data_32[15] => R_IN_Data_32[15].DATAIN
IN_Data_32[16] => R_IN_Data_32[16].DATAIN
IN_Data_32[17] => R_IN_Data_32[17].DATAIN
IN_Data_32[18] => R_IN_Data_32[18].DATAIN
IN_Data_32[19] => R_IN_Data_32[19].DATAIN
IN_Data_32[20] => R_IN_Data_32[20].DATAIN
IN_Data_32[21] => R_IN_Data_32[21].DATAIN
IN_Data_32[22] => R_IN_Data_32[22].DATAIN
IN_Data_32[23] => R_IN_Data_32[23].DATAIN
IN_Data_32[24] => R_IN_Data_32[24].DATAIN
IN_Data_32[25] => R_IN_Data_32[25].DATAIN
IN_Data_32[26] => R_IN_Data_32[26].DATAIN
IN_Data_32[27] => R_IN_Data_32[27].DATAIN
IN_Data_32[28] => R_IN_Data_32[28].DATAIN
IN_Data_32[29] => R_IN_Data_32[29].DATAIN
IN_Data_32[30] => R_IN_Data_32[30].DATAIN
IN_Data_32[31] => R_IN_Data_32[31].DATAIN
IN_Select => fsm.IN0
IN_Select => S_IN_Address[25].OUTPUTSELECT
IN_Select => S_IN_Address[24].OUTPUTSELECT
IN_Select => S_IN_Address[23].OUTPUTSELECT
IN_Select => S_IN_Address[22].OUTPUTSELECT
IN_Select => S_IN_Address[21].OUTPUTSELECT
IN_Select => S_IN_Address[20].OUTPUTSELECT
IN_Select => S_IN_Address[19].OUTPUTSELECT
IN_Select => S_IN_Address[18].OUTPUTSELECT
IN_Select => S_IN_Address[17].OUTPUTSELECT
IN_Select => S_IN_Address[16].OUTPUTSELECT
IN_Select => S_IN_Address[15].OUTPUTSELECT
IN_Select => S_IN_Address[14].OUTPUTSELECT
IN_Select => S_IN_Address[13].OUTPUTSELECT
IN_Select => S_IN_Address[12].OUTPUTSELECT
IN_Select => S_IN_Address[11].OUTPUTSELECT
IN_Select => S_IN_Address[10].OUTPUTSELECT
IN_Select => S_IN_Address[9].OUTPUTSELECT
IN_Select => S_IN_Address[8].OUTPUTSELECT
IN_Select => S_IN_Address[7].OUTPUTSELECT
IN_Select => S_IN_Address[6].OUTPUTSELECT
IN_Select => S_IN_Address[5].OUTPUTSELECT
IN_Select => S_IN_Address[4].OUTPUTSELECT
IN_Select => S_IN_Address[3].OUTPUTSELECT
IN_Select => S_IN_Address[2].OUTPUTSELECT
IN_Select => S_IN_Address[1].OUTPUTSELECT
IN_Select => S_IN_Address[0].OUTPUTSELECT
IN_Select => R_IN_Data_32[31].ENA
IN_Select => R_IN_Data_32[30].ENA
IN_Select => R_IN_Data_32[29].ENA
IN_Select => R_IN_Data_32[28].ENA
IN_Select => R_IN_Data_32[27].ENA
IN_Select => R_IN_Data_32[26].ENA
IN_Select => R_IN_Data_32[25].ENA
IN_Select => R_IN_Data_32[24].ENA
IN_Select => R_IN_Data_32[23].ENA
IN_Select => R_IN_Data_32[22].ENA
IN_Select => R_IN_Data_32[21].ENA
IN_Select => R_IN_Data_32[20].ENA
IN_Select => R_IN_Data_32[19].ENA
IN_Select => R_IN_Data_32[18].ENA
IN_Select => R_IN_Data_32[17].ENA
IN_Select => R_IN_Data_32[16].ENA
IN_Select => R_IN_Data_32[15].ENA
IN_Select => R_IN_Data_32[14].ENA
IN_Select => R_IN_Data_32[13].ENA
IN_Select => R_IN_Data_32[12].ENA
IN_Select => R_IN_Data_32[11].ENA
IN_Select => R_IN_Data_32[10].ENA
IN_Select => R_IN_Data_32[9].ENA
IN_Select => R_IN_Data_32[8].ENA
IN_Select => R_IN_Data_32[7].ENA
IN_Select => R_IN_Data_32[6].ENA
IN_Select => R_IN_Data_32[5].ENA
IN_Select => R_IN_Data_32[4].ENA
IN_Select => R_IN_Data_32[3].ENA
IN_Select => R_IN_Data_32[2].ENA
IN_Select => R_IN_Data_32[1].ENA
IN_Select => R_IN_Data_32[0].ENA
IN_Select => R_IN_Function3[1].ENA
IN_Select => R_IN_Function3[0].ENA
IN_Function3[0] => R_IN_Function3[0].DATAIN
IN_Function3[1] => R_IN_Function3[1].DATAIN
OUT_Address[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[1] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[2] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[3] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[4] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[5] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[6] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[7] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[8] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[9] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[10] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[11] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[12] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[13] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[14] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[15] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[16] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[17] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[18] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[19] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[20] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[21] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[22] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[23] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Address[24] <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_Write_Select <= OUT_Write_Select.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[0] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[1] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[2] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[3] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[4] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[5] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[6] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[7] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[8] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[9] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[10] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[11] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[12] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[13] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[14] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
OUT_Data_16[15] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
OUT_Select <= OUT_Address.DB_MAX_OUTPUT_PORT_TYPE
OUT_DQM[0] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
OUT_DQM[1] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
Ready_32b <= signal_Ready_32b.DB_MAX_OUTPUT_PORT_TYPE
Data_Ready_32b <= Data_Ready_32b~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[0] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[1] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[2] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[3] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[4] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[5] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[6] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[7] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[8] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[9] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[10] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[11] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[12] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[13] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[14] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[15] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[16] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[17] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[18] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[19] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[20] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[21] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[22] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[23] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[24] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[25] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[26] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[27] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[28] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[29] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[30] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
DataOut_32b[31] <= DataOut_32b.DB_MAX_OUTPUT_PORT_TYPE
Ready_16b => fsm.IN1
Ready_16b => fsm.IN1
Ready_16b => fsm.IN1
Ready_16b => nextState.OUTPUTSELECT
Ready_16b => nextState.OUTPUTSELECT
Ready_16b => nextState.OUTPUTSELECT
Ready_16b => nextState.OUTPUTSELECT
Ready_16b => nextState.OUTPUTSELECT
Ready_16b => nextState.OUTPUTSELECT
Ready_16b => nextState.OUTPUTSELECT
Ready_16b => nextState.OUTPUTSELECT
Ready_16b => nextState.OUTPUTSELECT
Ready_16b => nextState.OUTPUTSELECT
Ready_16b => nextState.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => nextState.OUTPUTSELECT
Data_Ready_16b => nextState.OUTPUTSELECT
Data_Ready_16b => nextState.OUTPUTSELECT
Data_Ready_16b => nextState.OUTPUTSELECT
Data_Ready_16b => nextState.OUTPUTSELECT
Data_Ready_16b => nextState.OUTPUTSELECT
Data_Ready_16b => nextState.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => S_DATA.OUTPUTSELECT
Data_Ready_16b => nextState.OUTPUTSELECT
Data_Ready_16b => nextState.OUTPUTSELECT
Data_Ready_16b => R_Data_Ready_32.DATAB
DataOut_16b[0] => S_DATA.DATAB
DataOut_16b[0] => S_DATA.DATAB
DataOut_16b[1] => S_DATA.DATAB
DataOut_16b[1] => S_DATA.DATAB
DataOut_16b[2] => S_DATA.DATAB
DataOut_16b[2] => S_DATA.DATAB
DataOut_16b[3] => S_DATA.DATAB
DataOut_16b[3] => S_DATA.DATAB
DataOut_16b[4] => S_DATA.DATAB
DataOut_16b[4] => S_DATA.DATAB
DataOut_16b[5] => S_DATA.DATAB
DataOut_16b[5] => S_DATA.DATAB
DataOut_16b[6] => S_DATA.DATAB
DataOut_16b[6] => S_DATA.DATAB
DataOut_16b[7] => S_DATA.DATAB
DataOut_16b[7] => S_DATA.DATAB
DataOut_16b[8] => S_DATA.DATAB
DataOut_16b[8] => S_DATA.DATAB
DataOut_16b[9] => S_DATA.DATAB
DataOut_16b[9] => S_DATA.DATAB
DataOut_16b[10] => S_DATA.DATAB
DataOut_16b[10] => S_DATA.DATAB
DataOut_16b[11] => S_DATA.DATAB
DataOut_16b[11] => S_DATA.DATAB
DataOut_16b[12] => S_DATA.DATAB
DataOut_16b[12] => S_DATA.DATAB
DataOut_16b[13] => S_DATA.DATAB
DataOut_16b[13] => S_DATA.DATAB
DataOut_16b[14] => S_DATA.DATAB
DataOut_16b[14] => S_DATA.DATAB
DataOut_16b[15] => S_DATA.DATAB
DataOut_16b[15] => S_DATA.DATAB
global.bp.work.simulPkg.PKG_R_In_Addr_25_ <> R_IN_Address[25]
global.bp.work.simulPkg.PKG_R_In_Addr_24_ <> R_IN_Address[24]
global.bp.work.simulPkg.PKG_R_In_Addr_23_ <> R_IN_Address[23]
global.bp.work.simulPkg.PKG_R_In_Addr_22_ <> R_IN_Address[22]
global.bp.work.simulPkg.PKG_R_In_Addr_21_ <> R_IN_Address[21]
global.bp.work.simulPkg.PKG_R_In_Addr_20_ <> R_IN_Address[20]
global.bp.work.simulPkg.PKG_R_In_Addr_19_ <> R_IN_Address[19]
global.bp.work.simulPkg.PKG_R_In_Addr_18_ <> R_IN_Address[18]
global.bp.work.simulPkg.PKG_R_In_Addr_17_ <> R_IN_Address[17]
global.bp.work.simulPkg.PKG_R_In_Addr_16_ <> R_IN_Address[16]
global.bp.work.simulPkg.PKG_R_In_Addr_15_ <> R_IN_Address[15]
global.bp.work.simulPkg.PKG_R_In_Addr_14_ <> R_IN_Address[14]
global.bp.work.simulPkg.PKG_R_In_Addr_13_ <> R_IN_Address[13]
global.bp.work.simulPkg.PKG_R_In_Addr_12_ <> R_IN_Address[12]
global.bp.work.simulPkg.PKG_R_In_Addr_11_ <> R_IN_Address[11]
global.bp.work.simulPkg.PKG_R_In_Addr_10_ <> R_IN_Address[10]
global.bp.work.simulPkg.PKG_R_In_Addr_9_ <> R_IN_Address[9]
global.bp.work.simulPkg.PKG_R_In_Addr_8_ <> R_IN_Address[8]
global.bp.work.simulPkg.PKG_R_In_Addr_7_ <> R_IN_Address[7]
global.bp.work.simulPkg.PKG_R_In_Addr_6_ <> R_IN_Address[6]
global.bp.work.simulPkg.PKG_R_In_Addr_5_ <> R_IN_Address[5]
global.bp.work.simulPkg.PKG_R_In_Addr_4_ <> R_IN_Address[4]
global.bp.work.simulPkg.PKG_R_In_Addr_3_ <> R_IN_Address[3]
global.bp.work.simulPkg.PKG_R_In_Addr_2_ <> R_IN_Address[2]
global.bp.work.simulPkg.PKG_R_In_Addr_1_ <> R_IN_Address[1]
global.bp.work.simulPkg.PKG_R_In_Addr_0_ <> R_IN_Address[0]


|Top|SDRAM_controller:SDRAMcontroller
clk => Data_Ready~reg0.CLK
clk => RegRead2[0].CLK
clk => RegRead2[1].CLK
clk => RegRead2[2].CLK
clk => RegRead2[3].CLK
clk => RegRead2[4].CLK
clk => RegRead2[5].CLK
clk => RegRead2[6].CLK
clk => RegRead2[7].CLK
clk => RegRead2[8].CLK
clk => RegRead2[9].CLK
clk => RegRead2[10].CLK
clk => RegRead2[11].CLK
clk => RegRead2[12].CLK
clk => RegRead2[13].CLK
clk => RegRead2[14].CLK
clk => RegRead2[15].CLK
clk => R_CPT_DATA[0].CLK
clk => R_CPT_DATA[1].CLK
clk => R_CPT_DATA[2].CLK
clk => R_CPT_DATA[3].CLK
clk => R_CPT_REFRESH[0].CLK
clk => R_CPT_REFRESH[1].CLK
clk => R_CPT_REFRESH[2].CLK
clk => R_CPT_REFRESH[3].CLK
clk => R_CPT_REFRESH[4].CLK
clk => R_CPT_REFRESH[5].CLK
clk => R_CPT_REFRESH[6].CLK
clk => R_CPT_REFRESH[7].CLK
clk => R_CPT_REFRESH[8].CLK
clk => R_CPT_REFRESH[9].CLK
clk => R_CPT_REFRESH[10].CLK
clk => R_CPT_REFRESH[11].CLK
clk => R_CPT_REFRESH[12].CLK
clk => R_CPT_REFRESH[13].CLK
clk => R_CPT_REFRESH[14].CLK
clk => R_CPT_REFRESH[15].CLK
clk => R_CPT_REFRESH[16].CLK
clk => R_CPT_REFRESH[17].CLK
clk => R_CPT_REFRESH[18].CLK
clk => R_CPT_REFRESH[19].CLK
clk => R_CPT_REFRESH[20].CLK
clk => R_CPT_REFRESH[21].CLK
clk => R_CPT[0].CLK
clk => R_CPT[1].CLK
clk => R_CPT[2].CLK
clk => R_CPT[3].CLK
clk => R_CPT[4].CLK
clk => R_CPT[5].CLK
clk => R_CPT[6].CLK
clk => R_CPT[7].CLK
clk => R_CPT[8].CLK
clk => R_CPT[9].CLK
clk => R_CPT[10].CLK
clk => R_CPT[11].CLK
clk => R_CPT[12].CLK
clk => R_CPT[13].CLK
clk => reg_DQM[0].CLK
clk => reg_DQM[1].CLK
clk => Reg_D[0].CLK
clk => Reg_D[1].CLK
clk => Reg_D[2].CLK
clk => Reg_D[3].CLK
clk => Reg_D[4].CLK
clk => Reg_D[5].CLK
clk => Reg_D[6].CLK
clk => Reg_D[7].CLK
clk => Reg_D[8].CLK
clk => Reg_D[9].CLK
clk => Reg_D[10].CLK
clk => Reg_D[11].CLK
clk => Reg_D[12].CLK
clk => Reg_D[13].CLK
clk => Reg_D[14].CLK
clk => Reg_D[15].CLK
clk => reg_A[0].CLK
clk => reg_A[1].CLK
clk => reg_A[2].CLK
clk => reg_A[3].CLK
clk => reg_A[4].CLK
clk => reg_A[5].CLK
clk => reg_A[6].CLK
clk => reg_A[7].CLK
clk => reg_A[8].CLK
clk => reg_A[9].CLK
clk => reg_A[10].CLK
clk => reg_A[11].CLK
clk => reg_A[12].CLK
clk => reg_A[13].CLK
clk => reg_A[14].CLK
clk => reg_A[15].CLK
clk => reg_A[16].CLK
clk => reg_A[17].CLK
clk => reg_A[18].CLK
clk => reg_A[19].CLK
clk => reg_A[20].CLK
clk => reg_A[21].CLK
clk => reg_A[22].CLK
clk => reg_A[23].CLK
clk => reg_A[24].CLK
clk => SDRAM_CLK.DATAIN
clk => currentState~1.DATAIN
clk => R_ADDR[0].CLK
clk => R_ADDR[1].CLK
clk => R_ADDR[2].CLK
clk => R_ADDR[3].CLK
clk => R_ADDR[4].CLK
clk => R_ADDR[5].CLK
clk => R_ADDR[6].CLK
clk => R_ADDR[7].CLK
clk => R_ADDR[8].CLK
clk => R_ADDR[9].CLK
clk => R_ADDR[10].CLK
clk => R_ADDR[11].CLK
clk => R_ADDR[12].CLK
clk => R_BA[0].CLK
clk => R_BA[1].CLK
clk => R_DQM[0].CLK
clk => R_DQM[1].CLK
clk => R_CMD[0].CLK
clk => R_CMD[1].CLK
clk => R_CMD[2].CLK
clk => R_CMD[3].CLK
clk => R_CMD[4].CLK
clk => R_DOUT[0].CLK
clk => R_DOUT[1].CLK
clk => R_DOUT[2].CLK
clk => R_DOUT[3].CLK
clk => R_DOUT[4].CLK
clk => R_DOUT[5].CLK
clk => R_DOUT[6].CLK
clk => R_DOUT[7].CLK
clk => R_DOUT[8].CLK
clk => R_DOUT[9].CLK
clk => R_DOUT[10].CLK
clk => R_DOUT[11].CLK
clk => R_DOUT[12].CLK
clk => R_DOUT[13].CLK
clk => R_DOUT[14].CLK
clk => R_DOUT[15].CLK
clk => R_DOE.CLK
clk => R_Write_IN.CLK
Reset => RegRead2[0].ACLR
Reset => RegRead2[1].ACLR
Reset => RegRead2[2].ACLR
Reset => RegRead2[3].ACLR
Reset => RegRead2[4].ACLR
Reset => RegRead2[5].ACLR
Reset => RegRead2[6].ACLR
Reset => RegRead2[7].ACLR
Reset => RegRead2[8].ACLR
Reset => RegRead2[9].ACLR
Reset => RegRead2[10].ACLR
Reset => RegRead2[11].ACLR
Reset => RegRead2[12].ACLR
Reset => RegRead2[13].ACLR
Reset => RegRead2[14].ACLR
Reset => RegRead2[15].ACLR
Reset => R_DQM[0].ACLR
Reset => R_DQM[1].ACLR
Reset => R_Write_IN.ACLR
Reset => R_CPT_DATA[0].ACLR
Reset => R_CPT_DATA[1].ACLR
Reset => R_CPT_DATA[2].ACLR
Reset => R_CPT_DATA[3].ACLR
Reset => R_CPT_REFRESH[0].PRESET
Reset => R_CPT_REFRESH[1].ACLR
Reset => R_CPT_REFRESH[2].ACLR
Reset => R_CPT_REFRESH[3].ACLR
Reset => R_CPT_REFRESH[4].ACLR
Reset => R_CPT_REFRESH[5].ACLR
Reset => R_CPT_REFRESH[6].ACLR
Reset => R_CPT_REFRESH[7].ACLR
Reset => R_CPT_REFRESH[8].ACLR
Reset => R_CPT_REFRESH[9].ACLR
Reset => R_CPT_REFRESH[10].ACLR
Reset => R_CPT_REFRESH[11].ACLR
Reset => R_CPT_REFRESH[12].ACLR
Reset => R_CPT_REFRESH[13].ACLR
Reset => R_CPT_REFRESH[14].ACLR
Reset => R_CPT_REFRESH[15].ACLR
Reset => R_CPT_REFRESH[16].ACLR
Reset => R_CPT_REFRESH[17].ACLR
Reset => R_CPT_REFRESH[18].ACLR
Reset => R_CPT_REFRESH[19].ACLR
Reset => R_CPT_REFRESH[20].ACLR
Reset => R_CPT_REFRESH[21].ACLR
Reset => R_CPT[0].PRESET
Reset => R_CPT[1].ACLR
Reset => R_CPT[2].ACLR
Reset => R_CPT[3].ACLR
Reset => R_CPT[4].ACLR
Reset => R_CPT[5].ACLR
Reset => R_CPT[6].ACLR
Reset => R_CPT[7].ACLR
Reset => R_CPT[8].ACLR
Reset => R_CPT[9].ACLR
Reset => R_CPT[10].ACLR
Reset => R_CPT[11].ACLR
Reset => R_CPT[12].ACLR
Reset => R_CPT[13].ACLR
Reset => R_DOE.ACLR
Reset => R_BA[0].ACLR
Reset => R_BA[1].ACLR
Reset => R_DOUT[0].ACLR
Reset => R_DOUT[1].ACLR
Reset => R_DOUT[2].ACLR
Reset => R_DOUT[3].ACLR
Reset => R_DOUT[4].ACLR
Reset => R_DOUT[5].ACLR
Reset => R_DOUT[6].ACLR
Reset => R_DOUT[7].ACLR
Reset => R_DOUT[8].ACLR
Reset => R_DOUT[9].ACLR
Reset => R_DOUT[10].ACLR
Reset => R_DOUT[11].ACLR
Reset => R_DOUT[12].ACLR
Reset => R_DOUT[13].ACLR
Reset => R_DOUT[14].ACLR
Reset => R_DOUT[15].ACLR
Reset => R_CMD[0].PRESET
Reset => R_CMD[1].PRESET
Reset => R_CMD[2].PRESET
Reset => R_CMD[3].ACLR
Reset => R_CMD[4].PRESET
Reset => R_ADDR[0].ACLR
Reset => R_ADDR[1].ACLR
Reset => R_ADDR[2].ACLR
Reset => R_ADDR[3].ACLR
Reset => R_ADDR[4].ACLR
Reset => R_ADDR[5].ACLR
Reset => R_ADDR[6].ACLR
Reset => R_ADDR[7].ACLR
Reset => R_ADDR[8].ACLR
Reset => R_ADDR[9].ACLR
Reset => R_ADDR[10].ACLR
Reset => R_ADDR[11].ACLR
Reset => R_ADDR[12].ACLR
Reset => reg_DQM[0].ACLR
Reset => reg_DQM[1].ACLR
Reset => Reg_D[0].ACLR
Reset => Reg_D[1].ACLR
Reset => Reg_D[2].ACLR
Reset => Reg_D[3].ACLR
Reset => Reg_D[4].ACLR
Reset => Reg_D[5].ACLR
Reset => Reg_D[6].ACLR
Reset => Reg_D[7].ACLR
Reset => Reg_D[8].ACLR
Reset => Reg_D[9].ACLR
Reset => Reg_D[10].ACLR
Reset => Reg_D[11].ACLR
Reset => Reg_D[12].ACLR
Reset => Reg_D[13].ACLR
Reset => Reg_D[14].ACLR
Reset => Reg_D[15].ACLR
Reset => reg_A[0].ACLR
Reset => reg_A[1].ACLR
Reset => reg_A[2].ACLR
Reset => reg_A[3].ACLR
Reset => reg_A[4].ACLR
Reset => reg_A[5].ACLR
Reset => reg_A[6].ACLR
Reset => reg_A[7].ACLR
Reset => reg_A[8].ACLR
Reset => reg_A[9].ACLR
Reset => reg_A[10].ACLR
Reset => reg_A[11].ACLR
Reset => reg_A[12].ACLR
Reset => reg_A[13].ACLR
Reset => reg_A[14].ACLR
Reset => reg_A[15].ACLR
Reset => reg_A[16].ACLR
Reset => reg_A[17].ACLR
Reset => reg_A[18].ACLR
Reset => reg_A[19].ACLR
Reset => reg_A[20].ACLR
Reset => reg_A[21].ACLR
Reset => reg_A[22].ACLR
Reset => reg_A[23].ACLR
Reset => reg_A[24].ACLR
Reset => currentState~3.DATAIN
SDRAM_ADDR[0] <= R_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[1] <= R_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[2] <= R_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[3] <= R_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[4] <= R_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[5] <= R_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[6] <= R_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[7] <= R_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[8] <= R_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[9] <= R_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[10] <= R_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[11] <= R_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[12] <= R_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQ[0] <> SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_DQ[15]
SDRAM_BA[0] <= R_BA[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[1] <= R_BA[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQM[0] <= R_DQM[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQM[1] <= R_DQM[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_RAS_N <= R_CMD[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CAS_N <= R_CMD[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_WE_N <= R_CMD[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CKE <= R_CMD[4].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CS_N <= R_CMD[3].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[0] <= RegRead2[0].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[1] <= RegRead2[1].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[2] <= RegRead2[2].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[3] <= RegRead2[3].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[4] <= RegRead2[4].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[5] <= RegRead2[5].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[6] <= RegRead2[6].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[7] <= RegRead2[7].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[8] <= RegRead2[8].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[9] <= RegRead2[9].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[10] <= RegRead2[10].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[11] <= RegRead2[11].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[12] <= RegRead2[12].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[13] <= RegRead2[13].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[14] <= RegRead2[14].DB_MAX_OUTPUT_PORT_TYPE
Data_OUT[15] <= RegRead2[15].DB_MAX_OUTPUT_PORT_TYPE
Data_IN[0] => Reg_D[0].DATAIN
Data_IN[1] => Reg_D[1].DATAIN
Data_IN[2] => Reg_D[2].DATAIN
Data_IN[3] => Reg_D[3].DATAIN
Data_IN[4] => Reg_D[4].DATAIN
Data_IN[5] => Reg_D[5].DATAIN
Data_IN[6] => Reg_D[6].DATAIN
Data_IN[7] => Reg_D[7].DATAIN
Data_IN[8] => Reg_D[8].DATAIN
Data_IN[9] => Reg_D[9].DATAIN
Data_IN[10] => Reg_D[10].DATAIN
Data_IN[11] => Reg_D[11].DATAIN
Data_IN[12] => Reg_D[12].DATAIN
Data_IN[13] => Reg_D[13].DATAIN
Data_IN[14] => Reg_D[14].DATAIN
Data_IN[15] => Reg_D[15].DATAIN
DQM[0] => reg_DQM[0].DATAIN
DQM[1] => reg_DQM[1].DATAIN
Address_IN[0] => reg_A[0].DATAIN
Address_IN[1] => reg_A[1].DATAIN
Address_IN[2] => reg_A[2].DATAIN
Address_IN[3] => reg_A[3].DATAIN
Address_IN[4] => reg_A[4].DATAIN
Address_IN[5] => reg_A[5].DATAIN
Address_IN[6] => reg_A[6].DATAIN
Address_IN[7] => reg_A[7].DATAIN
Address_IN[8] => reg_A[8].DATAIN
Address_IN[9] => reg_A[9].DATAIN
Address_IN[10] => Equal2.IN14
Address_IN[10] => reg_A[10].DATAIN
Address_IN[11] => Equal2.IN13
Address_IN[11] => reg_A[11].DATAIN
Address_IN[12] => Equal2.IN12
Address_IN[12] => reg_A[12].DATAIN
Address_IN[13] => Equal2.IN11
Address_IN[13] => reg_A[13].DATAIN
Address_IN[14] => Equal2.IN10
Address_IN[14] => reg_A[14].DATAIN
Address_IN[15] => Equal2.IN9
Address_IN[15] => reg_A[15].DATAIN
Address_IN[16] => Equal2.IN8
Address_IN[16] => reg_A[16].DATAIN
Address_IN[17] => Equal2.IN7
Address_IN[17] => reg_A[17].DATAIN
Address_IN[18] => Equal2.IN6
Address_IN[18] => reg_A[18].DATAIN
Address_IN[19] => Equal2.IN5
Address_IN[19] => reg_A[19].DATAIN
Address_IN[20] => Equal2.IN4
Address_IN[20] => reg_A[20].DATAIN
Address_IN[21] => Equal2.IN3
Address_IN[21] => reg_A[21].DATAIN
Address_IN[22] => Equal2.IN2
Address_IN[22] => reg_A[22].DATAIN
Address_IN[23] => Equal2.IN1
Address_IN[23] => reg_A[23].DATAIN
Address_IN[24] => Equal2.IN0
Address_IN[24] => reg_A[24].DATAIN
Write_IN => S_Write_IN.DATAB
Select_IN => nextState.DATAA
Select_IN => S_Write_IN.OUTPUTSELECT
Select_IN => fsm.IN1
Select_IN => nextState.DATAA
Select_IN => fsm.IN1
Ready <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Data_Ready <= Data_Ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top|miniCache:minicacheInst
clock => RAM_2PORT:Memory.clock
clock => RcptAddr[0].CLK
clock => RcptAddr[1].CLK
clock => RcptAddr[2].CLK
clock => RcptAddr[3].CLK
clock => RcptAddr[4].CLK
clock => RcptAddr[5].CLK
clock => RcptAddr[6].CLK
clock => RcptAddr[7].CLK
clock => RcptAddr[8].CLK
clock => RcptAddr[9].CLK
clock => RcptAddr[10].CLK
clock => RcptAddr[11].CLK
clock => RcptAddr[12].CLK
clock => RcptAddr[13].CLK
clock => RcptAddr[14].CLK
clock => RcptAddr[15].CLK
clock => RcptAddr[16].CLK
clock => RcptAddr[17].CLK
clock => RcptAddr[18].CLK
clock => RcptAddr[19].CLK
clock => RcptAddr[20].CLK
clock => RcptAddr[21].CLK
clock => RcptAddr[22].CLK
clock => RcptAddr[23].CLK
clock => RcptAddr[24].CLK
clock => RcptAddr[25].CLK
clock => RcptAddr[26].CLK
clock => RcptAddr[27].CLK
clock => RcptAddr[28].CLK
clock => RcptAddr[29].CLK
clock => RcptAddr[30].CLK
clock => RcptAddr[31].CLK
clock => Regdata[0].CLK
clock => Regdata[1].CLK
clock => Regdata[2].CLK
clock => Regdata[3].CLK
clock => Regdata[4].CLK
clock => Regdata[5].CLK
clock => Regdata[6].CLK
clock => Regdata[7].CLK
clock => Regdata[8].CLK
clock => Regdata[9].CLK
clock => Regdata[10].CLK
clock => Regdata[11].CLK
clock => Regdata[12].CLK
clock => Regdata[13].CLK
clock => Regdata[14].CLK
clock => Regdata[15].CLK
clock => Regdata[16].CLK
clock => Regdata[17].CLK
clock => Regdata[18].CLK
clock => Regdata[19].CLK
clock => Regdata[20].CLK
clock => Regdata[21].CLK
clock => Regdata[22].CLK
clock => Regdata[23].CLK
clock => Regdata[24].CLK
clock => Regdata[25].CLK
clock => Regdata[26].CLK
clock => Regdata[27].CLK
clock => Regdata[28].CLK
clock => Regdata[29].CLK
clock => Regdata[30].CLK
clock => Regdata[31].CLK
clock => Reginstruction[0].CLK
clock => Reginstruction[1].CLK
clock => Reginstruction[2].CLK
clock => Reginstruction[3].CLK
clock => Reginstruction[4].CLK
clock => Reginstruction[5].CLK
clock => Reginstruction[6].CLK
clock => Reginstruction[7].CLK
clock => Reginstruction[8].CLK
clock => Reginstruction[9].CLK
clock => Reginstruction[10].CLK
clock => Reginstruction[11].CLK
clock => Reginstruction[12].CLK
clock => Reginstruction[13].CLK
clock => Reginstruction[14].CLK
clock => Reginstruction[15].CLK
clock => Reginstruction[16].CLK
clock => Reginstruction[17].CLK
clock => Reginstruction[18].CLK
clock => Reginstruction[19].CLK
clock => Reginstruction[20].CLK
clock => Reginstruction[21].CLK
clock => Reginstruction[22].CLK
clock => Reginstruction[23].CLK
clock => Reginstruction[24].CLK
clock => Reginstruction[25].CLK
clock => Reginstruction[26].CLK
clock => Reginstruction[27].CLK
clock => Reginstruction[28].CLK
clock => Reginstruction[29].CLK
clock => Reginstruction[30].CLK
clock => Reginstruction[31].CLK
clock => currentStateInit~1.DATAIN
clock => currentState~1.DATAIN
reset => RcptAddr[0].ACLR
reset => RcptAddr[1].ACLR
reset => RcptAddr[2].ACLR
reset => RcptAddr[3].ACLR
reset => RcptAddr[4].ACLR
reset => RcptAddr[5].ACLR
reset => RcptAddr[6].ACLR
reset => RcptAddr[7].ACLR
reset => RcptAddr[8].ACLR
reset => RcptAddr[9].ACLR
reset => RcptAddr[10].ACLR
reset => RcptAddr[11].ACLR
reset => RcptAddr[12].ACLR
reset => RcptAddr[13].ACLR
reset => RcptAddr[14].ACLR
reset => RcptAddr[15].ACLR
reset => RcptAddr[16].ACLR
reset => RcptAddr[17].ACLR
reset => RcptAddr[18].ACLR
reset => RcptAddr[19].ACLR
reset => RcptAddr[20].ACLR
reset => RcptAddr[21].ACLR
reset => RcptAddr[22].ACLR
reset => RcptAddr[23].ACLR
reset => RcptAddr[24].ACLR
reset => RcptAddr[25].ACLR
reset => RcptAddr[26].ACLR
reset => RcptAddr[27].ACLR
reset => RcptAddr[28].ACLR
reset => RcptAddr[29].ACLR
reset => RcptAddr[30].ACLR
reset => RcptAddr[31].ACLR
reset => Regdata[0].ACLR
reset => Regdata[1].ACLR
reset => Regdata[2].ACLR
reset => Regdata[3].ACLR
reset => Regdata[4].ACLR
reset => Regdata[5].ACLR
reset => Regdata[6].ACLR
reset => Regdata[7].ACLR
reset => Regdata[8].ACLR
reset => Regdata[9].ACLR
reset => Regdata[10].ACLR
reset => Regdata[11].ACLR
reset => Regdata[12].ACLR
reset => Regdata[13].ACLR
reset => Regdata[14].ACLR
reset => Regdata[15].ACLR
reset => Regdata[16].ACLR
reset => Regdata[17].ACLR
reset => Regdata[18].ACLR
reset => Regdata[19].ACLR
reset => Regdata[20].ACLR
reset => Regdata[21].ACLR
reset => Regdata[22].ACLR
reset => Regdata[23].ACLR
reset => Regdata[24].ACLR
reset => Regdata[25].ACLR
reset => Regdata[26].ACLR
reset => Regdata[27].ACLR
reset => Regdata[28].ACLR
reset => Regdata[29].ACLR
reset => Regdata[30].ACLR
reset => Regdata[31].ACLR
reset => Reginstruction[0].ACLR
reset => Reginstruction[1].ACLR
reset => Reginstruction[2].ACLR
reset => Reginstruction[3].ACLR
reset => Reginstruction[4].ACLR
reset => Reginstruction[5].ACLR
reset => Reginstruction[6].ACLR
reset => Reginstruction[7].ACLR
reset => Reginstruction[8].ACLR
reset => Reginstruction[9].ACLR
reset => Reginstruction[10].ACLR
reset => Reginstruction[11].ACLR
reset => Reginstruction[12].ACLR
reset => Reginstruction[13].ACLR
reset => Reginstruction[14].ACLR
reset => Reginstruction[15].ACLR
reset => Reginstruction[16].ACLR
reset => Reginstruction[17].ACLR
reset => Reginstruction[18].ACLR
reset => Reginstruction[19].ACLR
reset => Reginstruction[20].ACLR
reset => Reginstruction[21].ACLR
reset => Reginstruction[22].ACLR
reset => Reginstruction[23].ACLR
reset => Reginstruction[24].ACLR
reset => Reginstruction[25].ACLR
reset => Reginstruction[26].ACLR
reset => Reginstruction[27].ACLR
reset => Reginstruction[28].ACLR
reset => Reginstruction[29].ACLR
reset => Reginstruction[30].ACLR
reset => Reginstruction[31].ACLR
reset => currentStateInit~3.DATAIN
reset => currentState~3.DATAIN
PROCinstruction[0] <= Reginstruction[0].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[1] <= Reginstruction[1].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[2] <= Reginstruction[2].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[3] <= Reginstruction[3].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[4] <= Reginstruction[4].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[5] <= Reginstruction[5].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[6] <= Reginstruction[6].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[7] <= Reginstruction[7].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[8] <= Reginstruction[8].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[9] <= Reginstruction[9].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[10] <= Reginstruction[10].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[11] <= Reginstruction[11].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[12] <= Reginstruction[12].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[13] <= Reginstruction[13].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[14] <= Reginstruction[14].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[15] <= Reginstruction[15].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[16] <= Reginstruction[16].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[17] <= Reginstruction[17].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[18] <= Reginstruction[18].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[19] <= Reginstruction[19].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[20] <= Reginstruction[20].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[21] <= Reginstruction[21].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[22] <= Reginstruction[22].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[23] <= Reginstruction[23].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[24] <= Reginstruction[24].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[25] <= Reginstruction[25].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[26] <= Reginstruction[26].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[27] <= Reginstruction[27].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[28] <= Reginstruction[28].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[29] <= Reginstruction[29].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[30] <= Reginstruction[30].DB_MAX_OUTPUT_PORT_TYPE
PROCinstruction[31] <= Reginstruction[31].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[0] <= Regdata[0].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[1] <= Regdata[1].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[2] <= Regdata[2].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[3] <= Regdata[3].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[4] <= Regdata[4].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[5] <= Regdata[5].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[6] <= Regdata[6].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[7] <= Regdata[7].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[8] <= Regdata[8].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[9] <= Regdata[9].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[10] <= Regdata[10].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[11] <= Regdata[11].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[12] <= Regdata[12].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[13] <= Regdata[13].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[14] <= Regdata[14].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[15] <= Regdata[15].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[16] <= Regdata[16].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[17] <= Regdata[17].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[18] <= Regdata[18].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[19] <= Regdata[19].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[20] <= Regdata[20].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[21] <= Regdata[21].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[22] <= Regdata[22].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[23] <= Regdata[23].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[24] <= Regdata[24].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[25] <= Regdata[25].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[26] <= Regdata[26].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[27] <= Regdata[27].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[28] <= Regdata[28].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[29] <= Regdata[29].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[30] <= Regdata[30].DB_MAX_OUTPUT_PORT_TYPE
PROCoutputDM[31] <= Regdata[31].DB_MAX_OUTPUT_PORT_TYPE
PROChold <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
PROCprogcounter[0] => AddressDM.DATAA
PROCprogcounter[1] => AddressDM.DATAA
PROCprogcounter[2] => AddressDM.DATAA
PROCprogcounter[3] => AddressDM.DATAA
PROCprogcounter[4] => AddressDM.DATAA
PROCprogcounter[5] => AddressDM.DATAA
PROCprogcounter[6] => AddressDM.DATAA
PROCprogcounter[7] => AddressDM.DATAA
PROCprogcounter[8] => AddressDM.DATAA
PROCprogcounter[9] => AddressDM.DATAA
PROCprogcounter[10] => AddressDM.DATAA
PROCprogcounter[11] => AddressDM.DATAA
PROCprogcounter[12] => AddressDM.DATAA
PROCprogcounter[13] => AddressDM.DATAA
PROCprogcounter[14] => AddressDM.DATAA
PROCprogcounter[15] => AddressDM.DATAA
PROCprogcounter[16] => AddressDM.DATAA
PROCprogcounter[17] => AddressDM.DATAA
PROCprogcounter[18] => AddressDM.DATAA
PROCprogcounter[19] => AddressDM.DATAA
PROCprogcounter[20] => AddressDM.DATAA
PROCprogcounter[21] => AddressDM.DATAA
PROCprogcounter[22] => AddressDM.DATAA
PROCprogcounter[23] => AddressDM.DATAA
PROCprogcounter[24] => AddressDM.DATAA
PROCprogcounter[25] => AddressDM.DATAA
PROCprogcounter[26] => AddressDM.DATAA
PROCprogcounter[27] => AddressDM.DATAA
PROCprogcounter[28] => AddressDM.DATAA
PROCprogcounter[29] => AddressDM.DATAA
PROCprogcounter[30] => AddressDM.DATAA
PROCprogcounter[31] => AddressDM.DATAA
PROCstore => SIGstore.DATAA
PROCstore => PROChold.DATAA
PROCstore => nextState.DATAA
PROCload => SIGstore.OUTPUTSELECT
PROCload => nextState.OUTPUTSELECT
PROCload => PROChold.OUTPUTSELECT
PROCload => nextState.DATAB
PROCfunct3[0] => ~NO_FANOUT~
PROCfunct3[1] => ~NO_FANOUT~
PROCfunct3[2] => ~NO_FANOUT~
PROCaddrDM[0] => AddressDM.DATAB
PROCaddrDM[1] => AddressDM.DATAB
PROCaddrDM[2] => AddressDM.DATAB
PROCaddrDM[3] => AddressDM.DATAB
PROCaddrDM[4] => AddressDM.DATAB
PROCaddrDM[5] => AddressDM.DATAB
PROCaddrDM[6] => AddressDM.DATAB
PROCaddrDM[7] => AddressDM.DATAB
PROCaddrDM[8] => AddressDM.DATAB
PROCaddrDM[9] => AddressDM.DATAB
PROCaddrDM[10] => AddressDM.DATAB
PROCaddrDM[11] => AddressDM.DATAB
PROCaddrDM[12] => AddressDM.DATAB
PROCaddrDM[13] => AddressDM.DATAB
PROCaddrDM[14] => AddressDM.DATAB
PROCaddrDM[15] => AddressDM.DATAB
PROCaddrDM[16] => AddressDM.DATAB
PROCaddrDM[17] => AddressDM.DATAB
PROCaddrDM[18] => AddressDM.DATAB
PROCaddrDM[19] => AddressDM.DATAB
PROCaddrDM[20] => AddressDM.DATAB
PROCaddrDM[21] => AddressDM.DATAB
PROCaddrDM[22] => AddressDM.DATAB
PROCaddrDM[23] => AddressDM.DATAB
PROCaddrDM[24] => AddressDM.DATAB
PROCaddrDM[25] => AddressDM.DATAB
PROCaddrDM[26] => AddressDM.DATAB
PROCaddrDM[27] => AddressDM.DATAB
PROCaddrDM[28] => AddressDM.DATAB
PROCaddrDM[29] => AddressDM.DATAB
PROCaddrDM[30] => AddressDM.DATAB
PROCaddrDM[31] => AddressDM.DATAB
PROCinputDM[0] => inputDM.DATAA
PROCinputDM[1] => inputDM.DATAA
PROCinputDM[2] => inputDM.DATAA
PROCinputDM[3] => inputDM.DATAA
PROCinputDM[4] => inputDM.DATAA
PROCinputDM[5] => inputDM.DATAA
PROCinputDM[6] => inputDM.DATAA
PROCinputDM[7] => inputDM.DATAA
PROCinputDM[8] => inputDM.DATAA
PROCinputDM[9] => inputDM.DATAA
PROCinputDM[10] => inputDM.DATAA
PROCinputDM[11] => inputDM.DATAA
PROCinputDM[12] => inputDM.DATAA
PROCinputDM[13] => inputDM.DATAA
PROCinputDM[14] => inputDM.DATAA
PROCinputDM[15] => inputDM.DATAA
PROCinputDM[16] => inputDM.DATAA
PROCinputDM[17] => inputDM.DATAA
PROCinputDM[18] => inputDM.DATAA
PROCinputDM[19] => inputDM.DATAA
PROCinputDM[20] => inputDM.DATAA
PROCinputDM[21] => inputDM.DATAA
PROCinputDM[22] => inputDM.DATAA
PROCinputDM[23] => inputDM.DATAA
PROCinputDM[24] => inputDM.DATAA
PROCinputDM[25] => inputDM.DATAA
PROCinputDM[26] => inputDM.DATAA
PROCinputDM[27] => inputDM.DATAA
PROCinputDM[28] => inputDM.DATAA
PROCinputDM[29] => inputDM.DATAA
PROCinputDM[30] => inputDM.DATAA
PROCinputDM[31] => inputDM.DATAA
funct3[0] <= <GND>
funct3[1] <= <VCC>
funct3[2] <= <GND>
writeSelect <= writeSelect.DB_MAX_OUTPUT_PORT_TYPE
csDM <= csDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[0] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[1] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[2] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[3] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[4] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[5] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[6] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[7] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[8] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[9] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[10] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[11] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[12] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[13] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[14] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[15] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[16] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[17] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[18] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[19] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[20] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[21] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[22] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[23] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[24] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[25] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[26] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[27] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[28] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[29] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[30] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
AddressDM[31] <= AddressDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[0] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[1] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[2] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[3] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[4] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[5] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[6] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[7] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[8] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[9] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[10] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[11] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[12] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[13] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[14] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[15] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[16] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[17] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[18] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[19] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[20] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[21] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[22] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[23] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[24] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[25] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[26] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[27] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[28] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[29] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[30] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
inputDM[31] <= inputDM.DB_MAX_OUTPUT_PORT_TYPE
Ready_32b => SDRAMmemory.IN0
Ready_32b => nextState.OUTPUTSELECT
Ready_32b => nextState.OUTPUTSELECT
Ready_32b => nextState.OUTPUTSELECT
Ready_32b => nextState.OUTPUTSELECT
Ready_32b => SIGstore.OUTPUTSELECT
Ready_32b => nextState.OUTPUTSELECT
Ready_32b => nextState.OUTPUTSELECT
Ready_32b => nextState.OUTPUTSELECT
Ready_32b => PROChold.OUTPUTSELECT
Ready_32b => SIGcsDM.DATAA
Ready_32b => nextStateInit.OUTPUTSELECT
Ready_32b => nextStateInit.OUTPUTSELECT
Ready_32b => nextStateInit.OUTPUTSELECT
Ready_32b => nextStateInit.OUTPUTSELECT
Ready_32b => nextStateInit.OUTPUTSELECT
Ready_32b => Selector4.IN1
Ready_32b => Selector4.IN2
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGdata.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
Data_Ready_32b => SIGinstruction.OUTPUTSELECT
DataOut_32b[0] => SIGdata.DATAB
DataOut_32b[0] => SIGinstruction.DATAB
DataOut_32b[1] => SIGdata.DATAB
DataOut_32b[1] => SIGinstruction.DATAB
DataOut_32b[2] => SIGdata.DATAB
DataOut_32b[2] => SIGinstruction.DATAB
DataOut_32b[3] => SIGdata.DATAB
DataOut_32b[3] => SIGinstruction.DATAB
DataOut_32b[4] => SIGdata.DATAB
DataOut_32b[4] => SIGinstruction.DATAB
DataOut_32b[5] => SIGdata.DATAB
DataOut_32b[5] => SIGinstruction.DATAB
DataOut_32b[6] => SIGdata.DATAB
DataOut_32b[6] => SIGinstruction.DATAB
DataOut_32b[7] => SIGdata.DATAB
DataOut_32b[7] => SIGinstruction.DATAB
DataOut_32b[8] => SIGdata.DATAB
DataOut_32b[8] => SIGinstruction.DATAB
DataOut_32b[9] => SIGdata.DATAB
DataOut_32b[9] => SIGinstruction.DATAB
DataOut_32b[10] => SIGdata.DATAB
DataOut_32b[10] => SIGinstruction.DATAB
DataOut_32b[11] => SIGdata.DATAB
DataOut_32b[11] => SIGinstruction.DATAB
DataOut_32b[12] => SIGdata.DATAB
DataOut_32b[12] => SIGinstruction.DATAB
DataOut_32b[13] => SIGdata.DATAB
DataOut_32b[13] => SIGinstruction.DATAB
DataOut_32b[14] => SIGdata.DATAB
DataOut_32b[14] => SIGinstruction.DATAB
DataOut_32b[15] => SIGdata.DATAB
DataOut_32b[15] => SIGinstruction.DATAB
DataOut_32b[16] => SIGdata.DATAB
DataOut_32b[16] => SIGinstruction.DATAB
DataOut_32b[17] => SIGdata.DATAB
DataOut_32b[17] => SIGinstruction.DATAB
DataOut_32b[18] => SIGdata.DATAB
DataOut_32b[18] => SIGinstruction.DATAB
DataOut_32b[19] => SIGdata.DATAB
DataOut_32b[19] => SIGinstruction.DATAB
DataOut_32b[20] => SIGdata.DATAB
DataOut_32b[20] => SIGinstruction.DATAB
DataOut_32b[21] => SIGdata.DATAB
DataOut_32b[21] => SIGinstruction.DATAB
DataOut_32b[22] => SIGdata.DATAB
DataOut_32b[22] => SIGinstruction.DATAB
DataOut_32b[23] => SIGdata.DATAB
DataOut_32b[23] => SIGinstruction.DATAB
DataOut_32b[24] => SIGdata.DATAB
DataOut_32b[24] => SIGinstruction.DATAB
DataOut_32b[25] => SIGdata.DATAB
DataOut_32b[25] => SIGinstruction.DATAB
DataOut_32b[26] => SIGdata.DATAB
DataOut_32b[26] => SIGinstruction.DATAB
DataOut_32b[27] => SIGdata.DATAB
DataOut_32b[27] => SIGinstruction.DATAB
DataOut_32b[28] => SIGdata.DATAB
DataOut_32b[28] => SIGinstruction.DATAB
DataOut_32b[29] => SIGdata.DATAB
DataOut_32b[29] => SIGinstruction.DATAB
DataOut_32b[30] => SIGdata.DATAB
DataOut_32b[30] => SIGinstruction.DATAB
DataOut_32b[31] => SIGdata.DATAB
DataOut_32b[31] => SIGinstruction.DATAB


|Top|miniCache:minicacheInst|RAM_2PORT:Memory
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_a[11] => altsyncram:altsyncram_component.address_a[11]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
data_b[16] => altsyncram:altsyncram_component.data_b[16]
data_b[17] => altsyncram:altsyncram_component.data_b[17]
data_b[18] => altsyncram:altsyncram_component.data_b[18]
data_b[19] => altsyncram:altsyncram_component.data_b[19]
data_b[20] => altsyncram:altsyncram_component.data_b[20]
data_b[21] => altsyncram:altsyncram_component.data_b[21]
data_b[22] => altsyncram:altsyncram_component.data_b[22]
data_b[23] => altsyncram:altsyncram_component.data_b[23]
data_b[24] => altsyncram:altsyncram_component.data_b[24]
data_b[25] => altsyncram:altsyncram_component.data_b[25]
data_b[26] => altsyncram:altsyncram_component.data_b[26]
data_b[27] => altsyncram:altsyncram_component.data_b[27]
data_b[28] => altsyncram:altsyncram_component.data_b[28]
data_b[29] => altsyncram:altsyncram_component.data_b[29]
data_b[30] => altsyncram:altsyncram_component.data_b[30]
data_b[31] => altsyncram:altsyncram_component.data_b[31]
enable => altsyncram:altsyncram_component.clocken0
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]


|Top|miniCache:minicacheInst|RAM_2PORT:Memory|altsyncram:altsyncram_component
wren_a => altsyncram_gjt3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_gjt3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gjt3:auto_generated.data_a[0]
data_a[1] => altsyncram_gjt3:auto_generated.data_a[1]
data_a[2] => altsyncram_gjt3:auto_generated.data_a[2]
data_a[3] => altsyncram_gjt3:auto_generated.data_a[3]
data_a[4] => altsyncram_gjt3:auto_generated.data_a[4]
data_a[5] => altsyncram_gjt3:auto_generated.data_a[5]
data_a[6] => altsyncram_gjt3:auto_generated.data_a[6]
data_a[7] => altsyncram_gjt3:auto_generated.data_a[7]
data_a[8] => altsyncram_gjt3:auto_generated.data_a[8]
data_a[9] => altsyncram_gjt3:auto_generated.data_a[9]
data_a[10] => altsyncram_gjt3:auto_generated.data_a[10]
data_a[11] => altsyncram_gjt3:auto_generated.data_a[11]
data_a[12] => altsyncram_gjt3:auto_generated.data_a[12]
data_a[13] => altsyncram_gjt3:auto_generated.data_a[13]
data_a[14] => altsyncram_gjt3:auto_generated.data_a[14]
data_a[15] => altsyncram_gjt3:auto_generated.data_a[15]
data_a[16] => altsyncram_gjt3:auto_generated.data_a[16]
data_a[17] => altsyncram_gjt3:auto_generated.data_a[17]
data_a[18] => altsyncram_gjt3:auto_generated.data_a[18]
data_a[19] => altsyncram_gjt3:auto_generated.data_a[19]
data_a[20] => altsyncram_gjt3:auto_generated.data_a[20]
data_a[21] => altsyncram_gjt3:auto_generated.data_a[21]
data_a[22] => altsyncram_gjt3:auto_generated.data_a[22]
data_a[23] => altsyncram_gjt3:auto_generated.data_a[23]
data_a[24] => altsyncram_gjt3:auto_generated.data_a[24]
data_a[25] => altsyncram_gjt3:auto_generated.data_a[25]
data_a[26] => altsyncram_gjt3:auto_generated.data_a[26]
data_a[27] => altsyncram_gjt3:auto_generated.data_a[27]
data_a[28] => altsyncram_gjt3:auto_generated.data_a[28]
data_a[29] => altsyncram_gjt3:auto_generated.data_a[29]
data_a[30] => altsyncram_gjt3:auto_generated.data_a[30]
data_a[31] => altsyncram_gjt3:auto_generated.data_a[31]
data_b[0] => altsyncram_gjt3:auto_generated.data_b[0]
data_b[1] => altsyncram_gjt3:auto_generated.data_b[1]
data_b[2] => altsyncram_gjt3:auto_generated.data_b[2]
data_b[3] => altsyncram_gjt3:auto_generated.data_b[3]
data_b[4] => altsyncram_gjt3:auto_generated.data_b[4]
data_b[5] => altsyncram_gjt3:auto_generated.data_b[5]
data_b[6] => altsyncram_gjt3:auto_generated.data_b[6]
data_b[7] => altsyncram_gjt3:auto_generated.data_b[7]
data_b[8] => altsyncram_gjt3:auto_generated.data_b[8]
data_b[9] => altsyncram_gjt3:auto_generated.data_b[9]
data_b[10] => altsyncram_gjt3:auto_generated.data_b[10]
data_b[11] => altsyncram_gjt3:auto_generated.data_b[11]
data_b[12] => altsyncram_gjt3:auto_generated.data_b[12]
data_b[13] => altsyncram_gjt3:auto_generated.data_b[13]
data_b[14] => altsyncram_gjt3:auto_generated.data_b[14]
data_b[15] => altsyncram_gjt3:auto_generated.data_b[15]
data_b[16] => altsyncram_gjt3:auto_generated.data_b[16]
data_b[17] => altsyncram_gjt3:auto_generated.data_b[17]
data_b[18] => altsyncram_gjt3:auto_generated.data_b[18]
data_b[19] => altsyncram_gjt3:auto_generated.data_b[19]
data_b[20] => altsyncram_gjt3:auto_generated.data_b[20]
data_b[21] => altsyncram_gjt3:auto_generated.data_b[21]
data_b[22] => altsyncram_gjt3:auto_generated.data_b[22]
data_b[23] => altsyncram_gjt3:auto_generated.data_b[23]
data_b[24] => altsyncram_gjt3:auto_generated.data_b[24]
data_b[25] => altsyncram_gjt3:auto_generated.data_b[25]
data_b[26] => altsyncram_gjt3:auto_generated.data_b[26]
data_b[27] => altsyncram_gjt3:auto_generated.data_b[27]
data_b[28] => altsyncram_gjt3:auto_generated.data_b[28]
data_b[29] => altsyncram_gjt3:auto_generated.data_b[29]
data_b[30] => altsyncram_gjt3:auto_generated.data_b[30]
data_b[31] => altsyncram_gjt3:auto_generated.data_b[31]
address_a[0] => altsyncram_gjt3:auto_generated.address_a[0]
address_a[1] => altsyncram_gjt3:auto_generated.address_a[1]
address_a[2] => altsyncram_gjt3:auto_generated.address_a[2]
address_a[3] => altsyncram_gjt3:auto_generated.address_a[3]
address_a[4] => altsyncram_gjt3:auto_generated.address_a[4]
address_a[5] => altsyncram_gjt3:auto_generated.address_a[5]
address_a[6] => altsyncram_gjt3:auto_generated.address_a[6]
address_a[7] => altsyncram_gjt3:auto_generated.address_a[7]
address_a[8] => altsyncram_gjt3:auto_generated.address_a[8]
address_a[9] => altsyncram_gjt3:auto_generated.address_a[9]
address_a[10] => altsyncram_gjt3:auto_generated.address_a[10]
address_a[11] => altsyncram_gjt3:auto_generated.address_a[11]
address_b[0] => altsyncram_gjt3:auto_generated.address_b[0]
address_b[1] => altsyncram_gjt3:auto_generated.address_b[1]
address_b[2] => altsyncram_gjt3:auto_generated.address_b[2]
address_b[3] => altsyncram_gjt3:auto_generated.address_b[3]
address_b[4] => altsyncram_gjt3:auto_generated.address_b[4]
address_b[5] => altsyncram_gjt3:auto_generated.address_b[5]
address_b[6] => altsyncram_gjt3:auto_generated.address_b[6]
address_b[7] => altsyncram_gjt3:auto_generated.address_b[7]
address_b[8] => altsyncram_gjt3:auto_generated.address_b[8]
address_b[9] => altsyncram_gjt3:auto_generated.address_b[9]
address_b[10] => altsyncram_gjt3:auto_generated.address_b[10]
address_b[11] => altsyncram_gjt3:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gjt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_gjt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gjt3:auto_generated.q_a[0]
q_a[1] <= altsyncram_gjt3:auto_generated.q_a[1]
q_a[2] <= altsyncram_gjt3:auto_generated.q_a[2]
q_a[3] <= altsyncram_gjt3:auto_generated.q_a[3]
q_a[4] <= altsyncram_gjt3:auto_generated.q_a[4]
q_a[5] <= altsyncram_gjt3:auto_generated.q_a[5]
q_a[6] <= altsyncram_gjt3:auto_generated.q_a[6]
q_a[7] <= altsyncram_gjt3:auto_generated.q_a[7]
q_a[8] <= altsyncram_gjt3:auto_generated.q_a[8]
q_a[9] <= altsyncram_gjt3:auto_generated.q_a[9]
q_a[10] <= altsyncram_gjt3:auto_generated.q_a[10]
q_a[11] <= altsyncram_gjt3:auto_generated.q_a[11]
q_a[12] <= altsyncram_gjt3:auto_generated.q_a[12]
q_a[13] <= altsyncram_gjt3:auto_generated.q_a[13]
q_a[14] <= altsyncram_gjt3:auto_generated.q_a[14]
q_a[15] <= altsyncram_gjt3:auto_generated.q_a[15]
q_a[16] <= altsyncram_gjt3:auto_generated.q_a[16]
q_a[17] <= altsyncram_gjt3:auto_generated.q_a[17]
q_a[18] <= altsyncram_gjt3:auto_generated.q_a[18]
q_a[19] <= altsyncram_gjt3:auto_generated.q_a[19]
q_a[20] <= altsyncram_gjt3:auto_generated.q_a[20]
q_a[21] <= altsyncram_gjt3:auto_generated.q_a[21]
q_a[22] <= altsyncram_gjt3:auto_generated.q_a[22]
q_a[23] <= altsyncram_gjt3:auto_generated.q_a[23]
q_a[24] <= altsyncram_gjt3:auto_generated.q_a[24]
q_a[25] <= altsyncram_gjt3:auto_generated.q_a[25]
q_a[26] <= altsyncram_gjt3:auto_generated.q_a[26]
q_a[27] <= altsyncram_gjt3:auto_generated.q_a[27]
q_a[28] <= altsyncram_gjt3:auto_generated.q_a[28]
q_a[29] <= altsyncram_gjt3:auto_generated.q_a[29]
q_a[30] <= altsyncram_gjt3:auto_generated.q_a[30]
q_a[31] <= altsyncram_gjt3:auto_generated.q_a[31]
q_b[0] <= altsyncram_gjt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_gjt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_gjt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_gjt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_gjt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_gjt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_gjt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_gjt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_gjt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_gjt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_gjt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_gjt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_gjt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_gjt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_gjt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_gjt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_gjt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_gjt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_gjt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_gjt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_gjt3:auto_generated.q_b[20]
q_b[21] <= altsyncram_gjt3:auto_generated.q_b[21]
q_b[22] <= altsyncram_gjt3:auto_generated.q_b[22]
q_b[23] <= altsyncram_gjt3:auto_generated.q_b[23]
q_b[24] <= altsyncram_gjt3:auto_generated.q_b[24]
q_b[25] <= altsyncram_gjt3:auto_generated.q_b[25]
q_b[26] <= altsyncram_gjt3:auto_generated.q_b[26]
q_b[27] <= altsyncram_gjt3:auto_generated.q_b[27]
q_b[28] <= altsyncram_gjt3:auto_generated.q_b[28]
q_b[29] <= altsyncram_gjt3:auto_generated.q_b[29]
q_b[30] <= altsyncram_gjt3:auto_generated.q_b[30]
q_b[31] <= altsyncram_gjt3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top|miniCache:minicacheInst|RAM_2PORT:Memory|altsyncram:altsyncram_component|altsyncram_gjt3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


