--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml key4x4_test.twx key4x4_test.ncd -o key4x4_test.twr
key4x4_test.pcf -ucf matrix.ucf

Design file:              key4x4_test.ncd
Physical constraint file: key4x4_test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1308 paths analyzed, 168 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.947ns.
--------------------------------------------------------------------------------

Paths for end point key_out_x_3 (SLICE_X20Y18.A5), 80 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          key_out_x_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.830ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.604 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_5 to key_out_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.BQ      Tcko                  0.476   count<7>
                                                       count_5
    SLICE_X16Y18.B1      net (fanout=8)        1.374   count<5>
    SLICE_X16Y18.B       Tilo                  0.254   count<19>
                                                       count[19]_GND_1_o_equal_3_o<19>2_SW1
    SLICE_X18Y18.A6      net (fanout=1)        0.473   N19
    SLICE_X18Y18.A       Tilo                  0.235   _n0069_inv11
                                                       count[19]_GND_1_o_equal_3_o<19>1
    SLICE_X20Y18.B3      net (fanout=6)        1.178   count[19]_GND_1_o_equal_3_o
    SLICE_X20Y18.B       Tilo                  0.254   key_out_x_2
                                                       _n0064_inv
    SLICE_X20Y18.A5      net (fanout=1)        0.247   _n0064_inv
    SLICE_X20Y18.CLK     Tas                   0.339   key_out_x_2
                                                       key_out_x_3_rstpot
                                                       key_out_x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (1.558ns logic, 3.272ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_11 (FF)
  Destination:          key_out_x_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.641ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.300 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_11 to key_out_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   count<14>
                                                       count_11
    SLICE_X19Y18.B2      net (fanout=6)        1.196   count<11>
    SLICE_X19Y18.B       Tilo                  0.259   N15
                                                       count[19]_GND_1_o_equal_3_o<19>11_SW0
    SLICE_X18Y18.A2      net (fanout=2)        0.503   N15
    SLICE_X18Y18.A       Tilo                  0.235   _n0069_inv11
                                                       count[19]_GND_1_o_equal_3_o<19>1
    SLICE_X20Y18.B3      net (fanout=6)        1.178   count[19]_GND_1_o_equal_3_o
    SLICE_X20Y18.B       Tilo                  0.254   key_out_x_2
                                                       _n0064_inv
    SLICE_X20Y18.A5      net (fanout=1)        0.247   _n0064_inv
    SLICE_X20Y18.CLK     Tas                   0.339   key_out_x_2
                                                       key_out_x_3_rstpot
                                                       key_out_x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (1.517ns logic, 3.124ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_19 (FF)
  Destination:          key_out_x_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.617ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.300 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_19 to key_out_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.AQ      Tcko                  0.525   count<19>
                                                       count_19
    SLICE_X20Y19.B2      net (fanout=8)        1.363   count<19>
    SLICE_X20Y19.B       Tilo                  0.254   key_out_x_1
                                                       count[19]_GND_1_o_equal_1_o<19>1_SW1
    SLICE_X18Y19.A5      net (fanout=2)        0.612   N23
    SLICE_X18Y19.A       Tilo                  0.235   count[19]_GND_1_o_equal_1_o<19>
                                                       count[19]_GND_1_o_equal_1_o<19>4
    SLICE_X20Y18.B6      net (fanout=4)        0.788   count[19]_GND_1_o_equal_1_o
    SLICE_X20Y18.B       Tilo                  0.254   key_out_x_2
                                                       _n0064_inv
    SLICE_X20Y18.A5      net (fanout=1)        0.247   _n0064_inv
    SLICE_X20Y18.CLK     Tas                   0.339   key_out_x_2
                                                       key_out_x_3_rstpot
                                                       key_out_x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (1.607ns logic, 3.010ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point key_h1_scan_0 (SLICE_X13Y15.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_13 (FF)
  Destination:          key_h1_scan_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.781ns (Levels of Logic = 2)
  Clock Path Skew:      0.038ns (0.661 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_13 to key_h1_scan_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.CQ      Tcko                  0.430   count<14>
                                                       count_13
    SLICE_X19Y19.D2      net (fanout=7)        1.476   count<13>
    SLICE_X19Y19.D       Tilo                  0.259   N27
                                                       count[19]_GND_1_o_equal_1_o<19>1_SW2
    SLICE_X19Y19.C1      net (fanout=1)        0.959   N27
    SLICE_X19Y19.C       Tilo                  0.259   N27
                                                       _n0069_inv11
    SLICE_X13Y15.CE      net (fanout=2)        0.990   _n0069_inv1
    SLICE_X13Y15.CLK     Tceck                 0.408   key_h1_scan<2>
                                                       key_h1_scan_0
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (1.356ns logic, 3.425ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          key_h1_scan_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.458ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_5 to key_h1_scan_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.BQ      Tcko                  0.476   count<7>
                                                       count_5
    SLICE_X19Y19.D3      net (fanout=8)        1.107   count<5>
    SLICE_X19Y19.D       Tilo                  0.259   N27
                                                       count[19]_GND_1_o_equal_1_o<19>1_SW2
    SLICE_X19Y19.C1      net (fanout=1)        0.959   N27
    SLICE_X19Y19.C       Tilo                  0.259   N27
                                                       _n0069_inv11
    SLICE_X13Y15.CE      net (fanout=2)        0.990   _n0069_inv1
    SLICE_X13Y15.CLK     Tceck                 0.408   key_h1_scan<2>
                                                       key_h1_scan_0
    -------------------------------------------------  ---------------------------
    Total                                      4.458ns (1.402ns logic, 3.056ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_19 (FF)
  Destination:          key_h1_scan_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.409ns (Levels of Logic = 2)
  Clock Path Skew:      0.038ns (0.661 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_19 to key_h1_scan_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.AQ      Tcko                  0.525   count<19>
                                                       count_19
    SLICE_X19Y19.D1      net (fanout=8)        1.009   count<19>
    SLICE_X19Y19.D       Tilo                  0.259   N27
                                                       count[19]_GND_1_o_equal_1_o<19>1_SW2
    SLICE_X19Y19.C1      net (fanout=1)        0.959   N27
    SLICE_X19Y19.C       Tilo                  0.259   N27
                                                       _n0069_inv11
    SLICE_X13Y15.CE      net (fanout=2)        0.990   _n0069_inv1
    SLICE_X13Y15.CLK     Tceck                 0.408   key_h1_scan<2>
                                                       key_h1_scan_0
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (1.451ns logic, 2.958ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point key_h1_scan_3 (SLICE_X13Y15.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_13 (FF)
  Destination:          key_h1_scan_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.780ns (Levels of Logic = 2)
  Clock Path Skew:      0.038ns (0.661 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_13 to key_h1_scan_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.CQ      Tcko                  0.430   count<14>
                                                       count_13
    SLICE_X19Y19.D2      net (fanout=7)        1.476   count<13>
    SLICE_X19Y19.D       Tilo                  0.259   N27
                                                       count[19]_GND_1_o_equal_1_o<19>1_SW2
    SLICE_X19Y19.C1      net (fanout=1)        0.959   N27
    SLICE_X19Y19.C       Tilo                  0.259   N27
                                                       _n0069_inv11
    SLICE_X13Y15.CE      net (fanout=2)        0.990   _n0069_inv1
    SLICE_X13Y15.CLK     Tceck                 0.407   key_h1_scan<2>
                                                       key_h1_scan_3
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (1.355ns logic, 3.425ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          key_h1_scan_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.457ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_5 to key_h1_scan_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.BQ      Tcko                  0.476   count<7>
                                                       count_5
    SLICE_X19Y19.D3      net (fanout=8)        1.107   count<5>
    SLICE_X19Y19.D       Tilo                  0.259   N27
                                                       count[19]_GND_1_o_equal_1_o<19>1_SW2
    SLICE_X19Y19.C1      net (fanout=1)        0.959   N27
    SLICE_X19Y19.C       Tilo                  0.259   N27
                                                       _n0069_inv11
    SLICE_X13Y15.CE      net (fanout=2)        0.990   _n0069_inv1
    SLICE_X13Y15.CLK     Tceck                 0.407   key_h1_scan<2>
                                                       key_h1_scan_3
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (1.401ns logic, 3.056ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_19 (FF)
  Destination:          key_h1_scan_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.408ns (Levels of Logic = 2)
  Clock Path Skew:      0.038ns (0.661 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_19 to key_h1_scan_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.AQ      Tcko                  0.525   count<19>
                                                       count_19
    SLICE_X19Y19.D1      net (fanout=8)        1.009   count<19>
    SLICE_X19Y19.D       Tilo                  0.259   N27
                                                       count[19]_GND_1_o_equal_1_o<19>1_SW2
    SLICE_X19Y19.C1      net (fanout=1)        0.959   N27
    SLICE_X19Y19.C       Tilo                  0.259   N27
                                                       _n0069_inv11
    SLICE_X13Y15.CE      net (fanout=2)        0.990   _n0069_inv1
    SLICE_X13Y15.CLK     Tceck                 0.407   key_h1_scan<2>
                                                       key_h1_scan_3
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (1.450ns logic, 2.958ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point key_out_x_3 (SLICE_X20Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_out_x_3 (FF)
  Destination:          key_out_x_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_out_x_3 to key_out_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.AQ      Tcko                  0.234   key_out_x_2
                                                       key_out_x_3
    SLICE_X20Y18.A6      net (fanout=2)        0.026   key_out_x_3
    SLICE_X20Y18.CLK     Tah         (-Th)    -0.197   key_out_x_2
                                                       key_out_x_3_rstpot
                                                       key_out_x_3
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.431ns logic, 0.026ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point key_h2_scan_2 (SLICE_X13Y16.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_h2_scan_2 (FF)
  Destination:          key_h2_scan_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_h2_scan_2 to key_h2_scan_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.CQ      Tcko                  0.198   key_h2_scan<2>
                                                       key_h2_scan_2
    SLICE_X13Y16.C5      net (fanout=2)        0.060   key_h2_scan<2>
    SLICE_X13Y16.CLK     Tah         (-Th)    -0.215   key_h2_scan<2>
                                                       key_h2_scan_2_dpot
                                                       key_h2_scan_2
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.413ns logic, 0.060ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------

Paths for end point key_h1_scan_0 (SLICE_X13Y15.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_h1_scan_0 (FF)
  Destination:          key_h1_scan_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_h1_scan_0 to key_h1_scan_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.CQ      Tcko                  0.198   key_h1_scan<2>
                                                       key_h1_scan_0
    SLICE_X13Y15.C5      net (fanout=2)        0.061   key_h1_scan<0>
    SLICE_X13Y15.CLK     Tah         (-Th)    -0.215   key_h1_scan<2>
                                                       key_h1_scan_0_dpot
                                                       key_h1_scan_0
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.413ns logic, 0.061ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: key_h2_scan_r_3/CLK
  Logical resource: key_h2_scan_r_0/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: key_h2_scan_r_3/CLK
  Logical resource: key_h2_scan_r_1/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.947|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1308 paths, 0 nets, and 327 connections

Design statistics:
   Minimum period:   4.947ns{1}   (Maximum frequency: 202.143MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 31 13:40:21 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



