#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd785c04180 .scope module, "register_file_3_port_test" "register_file_3_port_test" 2 23;
 .timescale 0 0;
v0x7fd785c16140_0 .var "LE", 0 0;
v0x7fd785c161d0_0 .net "PA", 31 0, L_0x7fd785c16d10;  1 drivers
v0x7fd785c16260_0 .net "PB", 31 0, L_0x7fd785c17340;  1 drivers
v0x7fd785c162f0_0 .net "PD", 31 0, L_0x7fd785c17970;  1 drivers
v0x7fd785c16380_0 .var "PW", 31 0;
v0x7fd785c16450_0 .var "RA", 4 0;
v0x7fd785c16500_0 .var "RB", 4 0;
v0x7fd785c165b0_0 .var "RC", 4 0;
v0x7fd785c16660_0 .var "RW", 4 0;
v0x7fd785c16790_0 .var "clk", 0 0;
S_0x7fd785c04300 .scope module, "dut" "register_file_3_port" 2 30, 2 1 0, S_0x7fd785c04180;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RA";
    .port_info 1 /INPUT 5 "RB";
    .port_info 2 /INPUT 5 "RC";
    .port_info 3 /INPUT 5 "RW";
    .port_info 4 /INPUT 32 "PW";
    .port_info 5 /INPUT 1 "LE";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "PA";
    .port_info 8 /OUTPUT 32 "PB";
    .port_info 9 /OUTPUT 32 "PD";
v0x7fd785c04640_0 .net "LE", 0 0, v0x7fd785c16140_0;  1 drivers
v0x7fd785c146f0_0 .net "PA", 31 0, L_0x7fd785c16d10;  alias, 1 drivers
v0x7fd785c14790_0 .net "PB", 31 0, L_0x7fd785c17340;  alias, 1 drivers
v0x7fd785c14840_0 .net "PD", 31 0, L_0x7fd785c17970;  alias, 1 drivers
v0x7fd785c148f0_0 .net "PW", 31 0, v0x7fd785c16380_0;  1 drivers
v0x7fd785c149e0_0 .net "RA", 4 0, v0x7fd785c16450_0;  1 drivers
v0x7fd785c14a90_0 .net "RB", 4 0, v0x7fd785c16500_0;  1 drivers
v0x7fd785c14b40_0 .net "RC", 4 0, v0x7fd785c165b0_0;  1 drivers
v0x7fd785c14bf0_0 .net "RW", 4 0, v0x7fd785c16660_0;  1 drivers
v0x7fd785c14d00_0 .net *"_ivl_0", 31 0, L_0x7fd785c16820;  1 drivers
v0x7fd785c14db0_0 .net *"_ivl_10", 31 0, L_0x7fd785c16ad0;  1 drivers
v0x7fd785c14e60_0 .net *"_ivl_12", 6 0, L_0x7fd785c16bd0;  1 drivers
L_0x7fd7858630e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd785c14f10_0 .net *"_ivl_15", 1 0, L_0x7fd7858630e0;  1 drivers
v0x7fd785c14fc0_0 .net *"_ivl_18", 31 0, L_0x7fd785c16eb0;  1 drivers
L_0x7fd785863128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd785c15070_0 .net *"_ivl_21", 26 0, L_0x7fd785863128;  1 drivers
L_0x7fd785863170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd785c15120_0 .net/2u *"_ivl_22", 31 0, L_0x7fd785863170;  1 drivers
v0x7fd785c151d0_0 .net *"_ivl_24", 0 0, L_0x7fd785c17010;  1 drivers
L_0x7fd7858631b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd785c15360_0 .net/2u *"_ivl_26", 31 0, L_0x7fd7858631b8;  1 drivers
v0x7fd785c153f0_0 .net *"_ivl_28", 31 0, L_0x7fd785c17170;  1 drivers
L_0x7fd785863008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd785c15490_0 .net *"_ivl_3", 26 0, L_0x7fd785863008;  1 drivers
v0x7fd785c15540_0 .net *"_ivl_30", 6 0, L_0x7fd785c17210;  1 drivers
L_0x7fd785863200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd785c155f0_0 .net *"_ivl_33", 1 0, L_0x7fd785863200;  1 drivers
v0x7fd785c156a0_0 .net *"_ivl_36", 31 0, L_0x7fd785c174e0;  1 drivers
L_0x7fd785863248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd785c15750_0 .net *"_ivl_39", 26 0, L_0x7fd785863248;  1 drivers
L_0x7fd785863050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd785c15800_0 .net/2u *"_ivl_4", 31 0, L_0x7fd785863050;  1 drivers
L_0x7fd785863290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd785c158b0_0 .net/2u *"_ivl_40", 31 0, L_0x7fd785863290;  1 drivers
v0x7fd785c15960_0 .net *"_ivl_42", 0 0, L_0x7fd785c176e0;  1 drivers
L_0x7fd7858632d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd785c15a00_0 .net/2u *"_ivl_44", 31 0, L_0x7fd7858632d8;  1 drivers
v0x7fd785c15ab0_0 .net *"_ivl_46", 31 0, L_0x7fd785c17780;  1 drivers
v0x7fd785c15b60_0 .net *"_ivl_48", 6 0, L_0x7fd785c17890;  1 drivers
L_0x7fd785863320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd785c15c10_0 .net *"_ivl_51", 1 0, L_0x7fd785863320;  1 drivers
v0x7fd785c15cc0_0 .net *"_ivl_6", 0 0, L_0x7fd785c169b0;  1 drivers
L_0x7fd785863098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd785c15d60_0 .net/2u *"_ivl_8", 31 0, L_0x7fd785863098;  1 drivers
v0x7fd785c15280_0 .net "clk", 0 0, v0x7fd785c16790_0;  1 drivers
v0x7fd785c15ff0 .array "registers", 31 0, 31 0;
E_0x7fd785c04600 .event posedge, v0x7fd785c15280_0;
L_0x7fd785c16820 .concat [ 5 27 0 0], v0x7fd785c16450_0, L_0x7fd785863008;
L_0x7fd785c169b0 .cmp/eq 32, L_0x7fd785c16820, L_0x7fd785863050;
L_0x7fd785c16ad0 .array/port v0x7fd785c15ff0, L_0x7fd785c16bd0;
L_0x7fd785c16bd0 .concat [ 5 2 0 0], v0x7fd785c16450_0, L_0x7fd7858630e0;
L_0x7fd785c16d10 .functor MUXZ 32, L_0x7fd785c16ad0, L_0x7fd785863098, L_0x7fd785c169b0, C4<>;
L_0x7fd785c16eb0 .concat [ 5 27 0 0], v0x7fd785c16500_0, L_0x7fd785863128;
L_0x7fd785c17010 .cmp/eq 32, L_0x7fd785c16eb0, L_0x7fd785863170;
L_0x7fd785c17170 .array/port v0x7fd785c15ff0, L_0x7fd785c17210;
L_0x7fd785c17210 .concat [ 5 2 0 0], v0x7fd785c16500_0, L_0x7fd785863200;
L_0x7fd785c17340 .functor MUXZ 32, L_0x7fd785c17170, L_0x7fd7858631b8, L_0x7fd785c17010, C4<>;
L_0x7fd785c174e0 .concat [ 5 27 0 0], v0x7fd785c165b0_0, L_0x7fd785863248;
L_0x7fd785c176e0 .cmp/eq 32, L_0x7fd785c174e0, L_0x7fd785863290;
L_0x7fd785c17780 .array/port v0x7fd785c15ff0, L_0x7fd785c17890;
L_0x7fd785c17890 .concat [ 5 2 0 0], v0x7fd785c165b0_0, L_0x7fd785863320;
L_0x7fd785c17970 .functor MUXZ 32, L_0x7fd785c17780, L_0x7fd7858632d8, L_0x7fd785c176e0, C4<>;
    .scope S_0x7fd785c04300;
T_0 ;
    %wait E_0x7fd785c04600;
    %load/vec4 v0x7fd785c04640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fd785c148f0_0;
    %load/vec4 v0x7fd785c14bf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd785c15ff0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd785c04180;
T_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd785c16450_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x7fd785c16500_0, 0, 5;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x7fd785c165b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd785c16660_0, 0, 5;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x7fd785c16380_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd785c16140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd785c16790_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd785c16450_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 58 "$display", "%d %d %d %d %d %d %d %d", v0x7fd785c16660_0, v0x7fd785c16450_0, v0x7fd785c16500_0, v0x7fd785c165b0_0, v0x7fd785c16380_0, v0x7fd785c161d0_0, v0x7fd785c16260_0, v0x7fd785c162f0_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd785c16450_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x7fd785c16500_0, 0, 5;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x7fd785c165b0_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 65 "$display", "%d %d %d %d %d %d %d %d", v0x7fd785c16660_0, v0x7fd785c16450_0, v0x7fd785c16500_0, v0x7fd785c165b0_0, v0x7fd785c16380_0, v0x7fd785c161d0_0, v0x7fd785c16260_0, v0x7fd785c162f0_0 {0 0 0};
    %load/vec4 v0x7fd785c16380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd785c16380_0, 0, 32;
    %load/vec4 v0x7fd785c16660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fd785c16660_0, 0, 5;
    %load/vec4 v0x7fd785c16450_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fd785c16450_0, 0, 5;
    %load/vec4 v0x7fd785c16500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fd785c16500_0, 0, 5;
    %load/vec4 v0x7fd785c165b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fd785c165b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd785c16450_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x7fd785c16500_0, 0, 5;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x7fd785c165b0_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 79 "$display", "%d %d %d %d %d %d %d %d", v0x7fd785c16660_0, v0x7fd785c16450_0, v0x7fd785c16500_0, v0x7fd785c165b0_0, v0x7fd785c16380_0, v0x7fd785c161d0_0, v0x7fd785c16260_0, v0x7fd785c162f0_0 {0 0 0};
    %load/vec4 v0x7fd785c16380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd785c16380_0, 0, 32;
    %load/vec4 v0x7fd785c16660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fd785c16660_0, 0, 5;
    %load/vec4 v0x7fd785c16450_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fd785c16450_0, 0, 5;
    %load/vec4 v0x7fd785c16500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fd785c16500_0, 0, 5;
    %load/vec4 v0x7fd785c165b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fd785c165b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd785c16450_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x7fd785c16500_0, 0, 5;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x7fd785c165b0_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 93 "$display", "%d %d %d %d %d %d %d %d", v0x7fd785c16660_0, v0x7fd785c16450_0, v0x7fd785c16500_0, v0x7fd785c165b0_0, v0x7fd785c16380_0, v0x7fd785c161d0_0, v0x7fd785c16260_0, v0x7fd785c162f0_0 {0 0 0};
    %pushi/vec4 27, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fd785c16380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd785c16380_0, 0, 32;
    %load/vec4 v0x7fd785c16660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fd785c16660_0, 0, 5;
    %load/vec4 v0x7fd785c16450_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fd785c16450_0, 0, 5;
    %load/vec4 v0x7fd785c16500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fd785c16500_0, 0, 5;
    %load/vec4 v0x7fd785c165b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fd785c165b0_0, 0, 5;
    %delay 4, 0;
    %vpi_call 2 103 "$display", "%d %d %d %d %d %d %d %d", v0x7fd785c16660_0, v0x7fd785c16450_0, v0x7fd785c16500_0, v0x7fd785c165b0_0, v0x7fd785c16380_0, v0x7fd785c161d0_0, v0x7fd785c16260_0, v0x7fd785c162f0_0 {0 0 0};
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %end;
    .thread T_1;
    .scope S_0x7fd785c04180;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x7fd785c16790_0;
    %inv;
    %store/vec4 v0x7fd785c16790_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "register-file.v";
