
Synthesis_GPSMEM_L4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012618  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a18  080127a8  080127a8  000227a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080131c0  080131c0  000231c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080131c8  080131c8  000231c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080131cc  080131cc  000231cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006cc  20000000  080131d0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ram2         00000000  10000000  10000000  000306cc  2**0
                  CONTENTS
  8 .bss          00001dc8  200006cc  200006cc  000306cc  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20002494  20002494  000306cc  2**0
                  ALLOC
 10 .ARM.attributes 0000002a  00000000  00000000  000306cc  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001dac8  00000000  00000000  000306f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003224  00000000  00000000  0004e1be  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001710  00000000  00000000  000513e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000015b0  00000000  00000000  00052af8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000a7bb  00000000  00000000  000540a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000071a9  00000000  00000000  0005e863  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00065a0c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007c94  00000000  00000000  00065a88  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  0006d71c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000004e  00000000  00000000  0006d740  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006cc 	.word	0x200006cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012790 	.word	0x08012790

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006d0 	.word	0x200006d0
 80001cc:	08012790 	.word	0x08012790

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__gedf2>:
 8000a34:	f04f 3cff 	mov.w	ip, #4294967295
 8000a38:	e006      	b.n	8000a48 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__ledf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	e002      	b.n	8000a48 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__cmpdf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5e:	d01b      	beq.n	8000a98 <__cmpdf2+0x54>
 8000a60:	b001      	add	sp, #4
 8000a62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a66:	bf0c      	ite	eq
 8000a68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a6c:	ea91 0f03 	teqne	r1, r3
 8000a70:	bf02      	ittt	eq
 8000a72:	ea90 0f02 	teqeq	r0, r2
 8000a76:	2000      	moveq	r0, #0
 8000a78:	4770      	bxeq	lr
 8000a7a:	f110 0f00 	cmn.w	r0, #0
 8000a7e:	ea91 0f03 	teq	r1, r3
 8000a82:	bf58      	it	pl
 8000a84:	4299      	cmppl	r1, r3
 8000a86:	bf08      	it	eq
 8000a88:	4290      	cmpeq	r0, r2
 8000a8a:	bf2c      	ite	cs
 8000a8c:	17d8      	asrcs	r0, r3, #31
 8000a8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a92:	f040 0001 	orr.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__cmpdf2+0x64>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d107      	bne.n	8000ab8 <__cmpdf2+0x74>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d1d6      	bne.n	8000a60 <__cmpdf2+0x1c>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d0d3      	beq.n	8000a60 <__cmpdf2+0x1c>
 8000ab8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdrcmple>:
 8000ac0:	4684      	mov	ip, r0
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4662      	mov	r2, ip
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	e000      	b.n	8000ad0 <__aeabi_cdcmpeq>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdcmpeq>:
 8000ad0:	b501      	push	{r0, lr}
 8000ad2:	f7ff ffb7 	bl	8000a44 <__cmpdf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd01      	pop	{r0, pc}

08000ae0 <__aeabi_dcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffce 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc4 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpun>:
 8000b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x10>
 8000b4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b52:	d10a      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x20>
 8000b5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0001 	mov.w	r0, #1
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_d2iz>:
 8000b70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b78:	d215      	bcs.n	8000ba6 <__aeabi_d2iz+0x36>
 8000b7a:	d511      	bpl.n	8000ba0 <__aeabi_d2iz+0x30>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d912      	bls.n	8000bac <__aeabi_d2iz+0x3c>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b96:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000baa:	d105      	bne.n	8000bb8 <__aeabi_d2iz+0x48>
 8000bac:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	bf08      	it	eq
 8000bb2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_d2uiz>:
 8000bc0:	004a      	lsls	r2, r1, #1
 8000bc2:	d211      	bcs.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bc4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc8:	d211      	bcs.n	8000bee <__aeabi_d2uiz+0x2e>
 8000bca:	d50d      	bpl.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bcc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd4:	d40e      	bmi.n	8000bf4 <__aeabi_d2uiz+0x34>
 8000bd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000be2:	fa23 f002 	lsr.w	r0, r3, r2
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d102      	bne.n	8000bfa <__aeabi_d2uiz+0x3a>
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	4770      	bx	lr
 8000bfa:	f04f 0000 	mov.w	r0, #0
 8000bfe:	4770      	bx	lr

08000c00 <__aeabi_d2f>:
 8000c00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c08:	bf24      	itt	cs
 8000c0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c12:	d90d      	bls.n	8000c30 <__aeabi_d2f+0x30>
 8000c14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c28:	bf08      	it	eq
 8000c2a:	f020 0001 	biceq.w	r0, r0, #1
 8000c2e:	4770      	bx	lr
 8000c30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c34:	d121      	bne.n	8000c7a <__aeabi_d2f+0x7a>
 8000c36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c3a:	bfbc      	itt	lt
 8000c3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c40:	4770      	bxlt	lr
 8000c42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c4a:	f1c2 0218 	rsb	r2, r2, #24
 8000c4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c56:	fa20 f002 	lsr.w	r0, r0, r2
 8000c5a:	bf18      	it	ne
 8000c5c:	f040 0001 	orrne.w	r0, r0, #1
 8000c60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c6c:	ea40 000c 	orr.w	r0, r0, ip
 8000c70:	fa23 f302 	lsr.w	r3, r3, r2
 8000c74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c78:	e7cc      	b.n	8000c14 <__aeabi_d2f+0x14>
 8000c7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7e:	d107      	bne.n	8000c90 <__aeabi_d2f+0x90>
 8000c80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c84:	bf1e      	ittt	ne
 8000c86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8e:	4770      	bxne	lr
 8000c90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_uldivmod>:
 8000ca0:	b953      	cbnz	r3, 8000cb8 <__aeabi_uldivmod+0x18>
 8000ca2:	b94a      	cbnz	r2, 8000cb8 <__aeabi_uldivmod+0x18>
 8000ca4:	2900      	cmp	r1, #0
 8000ca6:	bf08      	it	eq
 8000ca8:	2800      	cmpeq	r0, #0
 8000caa:	bf1c      	itt	ne
 8000cac:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000cb4:	f000 b97a 	b.w	8000fac <__aeabi_idiv0>
 8000cb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc0:	f000 f806 	bl	8000cd0 <__udivmoddi4>
 8000cc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ccc:	b004      	add	sp, #16
 8000cce:	4770      	bx	lr

08000cd0 <__udivmoddi4>:
 8000cd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd4:	468c      	mov	ip, r1
 8000cd6:	460d      	mov	r5, r1
 8000cd8:	4604      	mov	r4, r0
 8000cda:	9e08      	ldr	r6, [sp, #32]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d151      	bne.n	8000d84 <__udivmoddi4+0xb4>
 8000ce0:	428a      	cmp	r2, r1
 8000ce2:	4617      	mov	r7, r2
 8000ce4:	d96d      	bls.n	8000dc2 <__udivmoddi4+0xf2>
 8000ce6:	fab2 fe82 	clz	lr, r2
 8000cea:	f1be 0f00 	cmp.w	lr, #0
 8000cee:	d00b      	beq.n	8000d08 <__udivmoddi4+0x38>
 8000cf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000cf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000cf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000d00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000d04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000d0c:	0c25      	lsrs	r5, r4, #16
 8000d0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000d12:	fa1f f987 	uxth.w	r9, r7
 8000d16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000d1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d1e:	fb08 f309 	mul.w	r3, r8, r9
 8000d22:	42ab      	cmp	r3, r5
 8000d24:	d90a      	bls.n	8000d3c <__udivmoddi4+0x6c>
 8000d26:	19ed      	adds	r5, r5, r7
 8000d28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d2c:	f080 8123 	bcs.w	8000f76 <__udivmoddi4+0x2a6>
 8000d30:	42ab      	cmp	r3, r5
 8000d32:	f240 8120 	bls.w	8000f76 <__udivmoddi4+0x2a6>
 8000d36:	f1a8 0802 	sub.w	r8, r8, #2
 8000d3a:	443d      	add	r5, r7
 8000d3c:	1aed      	subs	r5, r5, r3
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d4c:	fb00 f909 	mul.w	r9, r0, r9
 8000d50:	45a1      	cmp	r9, r4
 8000d52:	d909      	bls.n	8000d68 <__udivmoddi4+0x98>
 8000d54:	19e4      	adds	r4, r4, r7
 8000d56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d5a:	f080 810a 	bcs.w	8000f72 <__udivmoddi4+0x2a2>
 8000d5e:	45a1      	cmp	r9, r4
 8000d60:	f240 8107 	bls.w	8000f72 <__udivmoddi4+0x2a2>
 8000d64:	3802      	subs	r0, #2
 8000d66:	443c      	add	r4, r7
 8000d68:	eba4 0409 	sub.w	r4, r4, r9
 8000d6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d70:	2100      	movs	r1, #0
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	d061      	beq.n	8000e3a <__udivmoddi4+0x16a>
 8000d76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	6034      	str	r4, [r6, #0]
 8000d7e:	6073      	str	r3, [r6, #4]
 8000d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d84:	428b      	cmp	r3, r1
 8000d86:	d907      	bls.n	8000d98 <__udivmoddi4+0xc8>
 8000d88:	2e00      	cmp	r6, #0
 8000d8a:	d054      	beq.n	8000e36 <__udivmoddi4+0x166>
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d92:	4608      	mov	r0, r1
 8000d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d98:	fab3 f183 	clz	r1, r3
 8000d9c:	2900      	cmp	r1, #0
 8000d9e:	f040 808e 	bne.w	8000ebe <__udivmoddi4+0x1ee>
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d302      	bcc.n	8000dac <__udivmoddi4+0xdc>
 8000da6:	4282      	cmp	r2, r0
 8000da8:	f200 80fa 	bhi.w	8000fa0 <__udivmoddi4+0x2d0>
 8000dac:	1a84      	subs	r4, r0, r2
 8000dae:	eb65 0503 	sbc.w	r5, r5, r3
 8000db2:	2001      	movs	r0, #1
 8000db4:	46ac      	mov	ip, r5
 8000db6:	2e00      	cmp	r6, #0
 8000db8:	d03f      	beq.n	8000e3a <__udivmoddi4+0x16a>
 8000dba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc2:	b912      	cbnz	r2, 8000dca <__udivmoddi4+0xfa>
 8000dc4:	2701      	movs	r7, #1
 8000dc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000dca:	fab7 fe87 	clz	lr, r7
 8000dce:	f1be 0f00 	cmp.w	lr, #0
 8000dd2:	d134      	bne.n	8000e3e <__udivmoddi4+0x16e>
 8000dd4:	1beb      	subs	r3, r5, r7
 8000dd6:	0c3a      	lsrs	r2, r7, #16
 8000dd8:	fa1f fc87 	uxth.w	ip, r7
 8000ddc:	2101      	movs	r1, #1
 8000dde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000de2:	0c25      	lsrs	r5, r4, #16
 8000de4:	fb02 3318 	mls	r3, r2, r8, r3
 8000de8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dec:	fb0c f308 	mul.w	r3, ip, r8
 8000df0:	42ab      	cmp	r3, r5
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x134>
 8000df4:	19ed      	adds	r5, r5, r7
 8000df6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x132>
 8000dfc:	42ab      	cmp	r3, r5
 8000dfe:	f200 80d1 	bhi.w	8000fa4 <__udivmoddi4+0x2d4>
 8000e02:	4680      	mov	r8, r0
 8000e04:	1aed      	subs	r5, r5, r3
 8000e06:	b2a3      	uxth	r3, r4
 8000e08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000e0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000e10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000e14:	fb0c fc00 	mul.w	ip, ip, r0
 8000e18:	45a4      	cmp	ip, r4
 8000e1a:	d907      	bls.n	8000e2c <__udivmoddi4+0x15c>
 8000e1c:	19e4      	adds	r4, r4, r7
 8000e1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x15a>
 8000e24:	45a4      	cmp	ip, r4
 8000e26:	f200 80b8 	bhi.w	8000f9a <__udivmoddi4+0x2ca>
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	eba4 040c 	sub.w	r4, r4, ip
 8000e30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e34:	e79d      	b.n	8000d72 <__udivmoddi4+0xa2>
 8000e36:	4631      	mov	r1, r6
 8000e38:	4630      	mov	r0, r6
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	f1ce 0420 	rsb	r4, lr, #32
 8000e42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000e4e:	0c3a      	lsrs	r2, r7, #16
 8000e50:	fa25 f404 	lsr.w	r4, r5, r4
 8000e54:	ea48 0803 	orr.w	r8, r8, r3
 8000e58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e60:	fb02 4411 	mls	r4, r2, r1, r4
 8000e64:	fa1f fc87 	uxth.w	ip, r7
 8000e68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e70:	42ab      	cmp	r3, r5
 8000e72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e76:	d909      	bls.n	8000e8c <__udivmoddi4+0x1bc>
 8000e78:	19ed      	adds	r5, r5, r7
 8000e7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e7e:	f080 808a 	bcs.w	8000f96 <__udivmoddi4+0x2c6>
 8000e82:	42ab      	cmp	r3, r5
 8000e84:	f240 8087 	bls.w	8000f96 <__udivmoddi4+0x2c6>
 8000e88:	3902      	subs	r1, #2
 8000e8a:	443d      	add	r5, r7
 8000e8c:	1aeb      	subs	r3, r5, r3
 8000e8e:	fa1f f588 	uxth.w	r5, r8
 8000e92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e96:	fb02 3310 	mls	r3, r2, r0, r3
 8000e9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000ea2:	42ab      	cmp	r3, r5
 8000ea4:	d907      	bls.n	8000eb6 <__udivmoddi4+0x1e6>
 8000ea6:	19ed      	adds	r5, r5, r7
 8000ea8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eac:	d26f      	bcs.n	8000f8e <__udivmoddi4+0x2be>
 8000eae:	42ab      	cmp	r3, r5
 8000eb0:	d96d      	bls.n	8000f8e <__udivmoddi4+0x2be>
 8000eb2:	3802      	subs	r0, #2
 8000eb4:	443d      	add	r5, r7
 8000eb6:	1aeb      	subs	r3, r5, r3
 8000eb8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ebc:	e78f      	b.n	8000dde <__udivmoddi4+0x10e>
 8000ebe:	f1c1 0720 	rsb	r7, r1, #32
 8000ec2:	fa22 f807 	lsr.w	r8, r2, r7
 8000ec6:	408b      	lsls	r3, r1
 8000ec8:	fa05 f401 	lsl.w	r4, r5, r1
 8000ecc:	ea48 0303 	orr.w	r3, r8, r3
 8000ed0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000ed4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000ed8:	40fd      	lsrs	r5, r7
 8000eda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000ede:	fbb5 f9fc 	udiv	r9, r5, ip
 8000ee2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000ee6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000eea:	fa1f f883 	uxth.w	r8, r3
 8000eee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ef2:	fb09 f408 	mul.w	r4, r9, r8
 8000ef6:	42ac      	cmp	r4, r5
 8000ef8:	fa02 f201 	lsl.w	r2, r2, r1
 8000efc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x244>
 8000f02:	18ed      	adds	r5, r5, r3
 8000f04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f08:	d243      	bcs.n	8000f92 <__udivmoddi4+0x2c2>
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	d941      	bls.n	8000f92 <__udivmoddi4+0x2c2>
 8000f0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f12:	441d      	add	r5, r3
 8000f14:	1b2d      	subs	r5, r5, r4
 8000f16:	fa1f fe8e 	uxth.w	lr, lr
 8000f1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000f1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000f22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f26:	fb00 f808 	mul.w	r8, r0, r8
 8000f2a:	45a0      	cmp	r8, r4
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x26e>
 8000f2e:	18e4      	adds	r4, r4, r3
 8000f30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f34:	d229      	bcs.n	8000f8a <__udivmoddi4+0x2ba>
 8000f36:	45a0      	cmp	r8, r4
 8000f38:	d927      	bls.n	8000f8a <__udivmoddi4+0x2ba>
 8000f3a:	3802      	subs	r0, #2
 8000f3c:	441c      	add	r4, r3
 8000f3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f42:	eba4 0408 	sub.w	r4, r4, r8
 8000f46:	fba0 8902 	umull	r8, r9, r0, r2
 8000f4a:	454c      	cmp	r4, r9
 8000f4c:	46c6      	mov	lr, r8
 8000f4e:	464d      	mov	r5, r9
 8000f50:	d315      	bcc.n	8000f7e <__udivmoddi4+0x2ae>
 8000f52:	d012      	beq.n	8000f7a <__udivmoddi4+0x2aa>
 8000f54:	b156      	cbz	r6, 8000f6c <__udivmoddi4+0x29c>
 8000f56:	ebba 030e 	subs.w	r3, sl, lr
 8000f5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000f5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f62:	40cb      	lsrs	r3, r1
 8000f64:	431f      	orrs	r7, r3
 8000f66:	40cc      	lsrs	r4, r1
 8000f68:	6037      	str	r7, [r6, #0]
 8000f6a:	6074      	str	r4, [r6, #4]
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f72:	4618      	mov	r0, r3
 8000f74:	e6f8      	b.n	8000d68 <__udivmoddi4+0x98>
 8000f76:	4690      	mov	r8, r2
 8000f78:	e6e0      	b.n	8000d3c <__udivmoddi4+0x6c>
 8000f7a:	45c2      	cmp	sl, r8
 8000f7c:	d2ea      	bcs.n	8000f54 <__udivmoddi4+0x284>
 8000f7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f82:	eb69 0503 	sbc.w	r5, r9, r3
 8000f86:	3801      	subs	r0, #1
 8000f88:	e7e4      	b.n	8000f54 <__udivmoddi4+0x284>
 8000f8a:	4628      	mov	r0, r5
 8000f8c:	e7d7      	b.n	8000f3e <__udivmoddi4+0x26e>
 8000f8e:	4640      	mov	r0, r8
 8000f90:	e791      	b.n	8000eb6 <__udivmoddi4+0x1e6>
 8000f92:	4681      	mov	r9, r0
 8000f94:	e7be      	b.n	8000f14 <__udivmoddi4+0x244>
 8000f96:	4601      	mov	r1, r0
 8000f98:	e778      	b.n	8000e8c <__udivmoddi4+0x1bc>
 8000f9a:	3802      	subs	r0, #2
 8000f9c:	443c      	add	r4, r7
 8000f9e:	e745      	b.n	8000e2c <__udivmoddi4+0x15c>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e708      	b.n	8000db6 <__udivmoddi4+0xe6>
 8000fa4:	f1a8 0802 	sub.w	r8, r8, #2
 8000fa8:	443d      	add	r5, r7
 8000faa:	e72b      	b.n	8000e04 <__udivmoddi4+0x134>

08000fac <__aeabi_idiv0>:
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop

08000fb0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fba:	4a0c      	ldr	r2, [pc, #48]	; (8000fec <HAL_Init+0x3c>)
 8000fbc:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <HAL_Init+0x3c>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fc4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fc6:	2003      	movs	r0, #3
 8000fc8:	f000 f9b4 	bl	8001334 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fcc:	2000      	movs	r0, #0
 8000fce:	f000 f80f 	bl	8000ff0 <HAL_InitTick>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d002      	beq.n	8000fde <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	71fb      	strb	r3, [r7, #7]
 8000fdc:	e001      	b.n	8000fe2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fde:	f00a f883 	bl	800b0e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3708      	adds	r7, #8
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40022000 	.word	0x40022000

08000ff0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000ffc:	4b16      	ldr	r3, [pc, #88]	; (8001058 <HAL_InitTick+0x68>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d022      	beq.n	800104a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001004:	4b15      	ldr	r3, [pc, #84]	; (800105c <HAL_InitTick+0x6c>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	4b13      	ldr	r3, [pc, #76]	; (8001058 <HAL_InitTick+0x68>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001010:	fbb1 f3f3 	udiv	r3, r1, r3
 8001014:	fbb2 f3f3 	udiv	r3, r2, r3
 8001018:	4618      	mov	r0, r3
 800101a:	f000 f9d4 	bl	80013c6 <HAL_SYSTICK_Config>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d10f      	bne.n	8001044 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b0f      	cmp	r3, #15
 8001028:	d809      	bhi.n	800103e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800102a:	2200      	movs	r2, #0
 800102c:	6879      	ldr	r1, [r7, #4]
 800102e:	f04f 30ff 	mov.w	r0, #4294967295
 8001032:	f000 f98a 	bl	800134a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001036:	4a0a      	ldr	r2, [pc, #40]	; (8001060 <HAL_InitTick+0x70>)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6013      	str	r3, [r2, #0]
 800103c:	e007      	b.n	800104e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	73fb      	strb	r3, [r7, #15]
 8001042:	e004      	b.n	800104e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001044:	2301      	movs	r3, #1
 8001046:	73fb      	strb	r3, [r7, #15]
 8001048:	e001      	b.n	800104e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800104e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	20000004 	.word	0x20000004
 800105c:	20000010 	.word	0x20000010
 8001060:	20000000 	.word	0x20000000

08001064 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001068:	4b05      	ldr	r3, [pc, #20]	; (8001080 <HAL_IncTick+0x1c>)
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	4b05      	ldr	r3, [pc, #20]	; (8001084 <HAL_IncTick+0x20>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4413      	add	r3, r2
 8001072:	4a03      	ldr	r2, [pc, #12]	; (8001080 <HAL_IncTick+0x1c>)
 8001074:	6013      	str	r3, [r2, #0]
}
 8001076:	bf00      	nop
 8001078:	46bd      	mov	sp, r7
 800107a:	bc80      	pop	{r7}
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	20000978 	.word	0x20000978
 8001084:	20000004 	.word	0x20000004

08001088 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  return uwTick;
 800108c:	4b02      	ldr	r3, [pc, #8]	; (8001098 <HAL_GetTick+0x10>)
 800108e:	681b      	ldr	r3, [r3, #0]
}
 8001090:	4618      	mov	r0, r3
 8001092:	46bd      	mov	sp, r7
 8001094:	bc80      	pop	{r7}
 8001096:	4770      	bx	lr
 8001098:	20000978 	.word	0x20000978

0800109c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010a4:	f7ff fff0 	bl	8001088 <HAL_GetTick>
 80010a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010b4:	d004      	beq.n	80010c0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80010b6:	4b09      	ldr	r3, [pc, #36]	; (80010dc <HAL_Delay+0x40>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	68fa      	ldr	r2, [r7, #12]
 80010bc:	4413      	add	r3, r2
 80010be:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010c0:	bf00      	nop
 80010c2:	f7ff ffe1 	bl	8001088 <HAL_GetTick>
 80010c6:	4602      	mov	r2, r0
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	1ad2      	subs	r2, r2, r3
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d3f7      	bcc.n	80010c2 <HAL_Delay+0x26>
  {
  }
}
 80010d2:	bf00      	nop
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000004 	.word	0x20000004

080010e0 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80010e4:	4a04      	ldr	r2, [pc, #16]	; (80010f8 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 80010e6:	4b04      	ldr	r3, [pc, #16]	; (80010f8 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f043 0302 	orr.w	r3, r3, #2
 80010ee:	6053      	str	r3, [r2, #4]
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bc80      	pop	{r7}
 80010f6:	4770      	bx	lr
 80010f8:	e0042000 	.word	0xe0042000

080010fc <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8001100:	4a04      	ldr	r2, [pc, #16]	; (8001114 <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8001102:	4b04      	ldr	r3, [pc, #16]	; (8001114 <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	f043 0304 	orr.w	r3, r3, #4
 800110a:	6053      	str	r3, [r2, #4]
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr
 8001114:	e0042000 	.word	0xe0042000

08001118 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001118:	b480      	push	{r7}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f003 0307 	and.w	r3, r3, #7
 8001126:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001128:	4b0c      	ldr	r3, [pc, #48]	; (800115c <NVIC_SetPriorityGrouping+0x44>)
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800112e:	68ba      	ldr	r2, [r7, #8]
 8001130:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001134:	4013      	ands	r3, r2
 8001136:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001140:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001144:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001148:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800114a:	4a04      	ldr	r2, [pc, #16]	; (800115c <NVIC_SetPriorityGrouping+0x44>)
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	60d3      	str	r3, [r2, #12]
}
 8001150:	bf00      	nop
 8001152:	3714      	adds	r7, #20
 8001154:	46bd      	mov	sp, r7
 8001156:	bc80      	pop	{r7}
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001164:	4b04      	ldr	r3, [pc, #16]	; (8001178 <NVIC_GetPriorityGrouping+0x18>)
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	0a1b      	lsrs	r3, r3, #8
 800116a:	f003 0307 	and.w	r3, r3, #7
}
 800116e:	4618      	mov	r0, r3
 8001170:	46bd      	mov	sp, r7
 8001172:	bc80      	pop	{r7}
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001186:	4908      	ldr	r1, [pc, #32]	; (80011a8 <NVIC_EnableIRQ+0x2c>)
 8001188:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118c:	095b      	lsrs	r3, r3, #5
 800118e:	79fa      	ldrb	r2, [r7, #7]
 8001190:	f002 021f 	and.w	r2, r2, #31
 8001194:	2001      	movs	r0, #1
 8001196:	fa00 f202 	lsl.w	r2, r0, r2
 800119a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800119e:	bf00      	nop
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bc80      	pop	{r7}
 80011a6:	4770      	bx	lr
 80011a8:	e000e100 	.word	0xe000e100

080011ac <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80011b6:	4909      	ldr	r1, [pc, #36]	; (80011dc <NVIC_DisableIRQ+0x30>)
 80011b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011bc:	095b      	lsrs	r3, r3, #5
 80011be:	79fa      	ldrb	r2, [r7, #7]
 80011c0:	f002 021f 	and.w	r2, r2, #31
 80011c4:	2001      	movs	r0, #1
 80011c6:	fa00 f202 	lsl.w	r2, r0, r2
 80011ca:	3320      	adds	r3, #32
 80011cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bc80      	pop	{r7}
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	e000e100 	.word	0xe000e100

080011e0 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80011ea:	4909      	ldr	r1, [pc, #36]	; (8001210 <NVIC_ClearPendingIRQ+0x30>)
 80011ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f0:	095b      	lsrs	r3, r3, #5
 80011f2:	79fa      	ldrb	r2, [r7, #7]
 80011f4:	f002 021f 	and.w	r2, r2, #31
 80011f8:	2001      	movs	r0, #1
 80011fa:	fa00 f202 	lsl.w	r2, r0, r2
 80011fe:	3360      	adds	r3, #96	; 0x60
 8001200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001204:	bf00      	nop
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	e000e100 	.word	0xe000e100

08001214 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	6039      	str	r1, [r7, #0]
 800121e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001224:	2b00      	cmp	r3, #0
 8001226:	da0b      	bge.n	8001240 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001228:	490d      	ldr	r1, [pc, #52]	; (8001260 <NVIC_SetPriority+0x4c>)
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	f003 030f 	and.w	r3, r3, #15
 8001230:	3b04      	subs	r3, #4
 8001232:	683a      	ldr	r2, [r7, #0]
 8001234:	b2d2      	uxtb	r2, r2
 8001236:	0112      	lsls	r2, r2, #4
 8001238:	b2d2      	uxtb	r2, r2
 800123a:	440b      	add	r3, r1
 800123c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800123e:	e009      	b.n	8001254 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001240:	4908      	ldr	r1, [pc, #32]	; (8001264 <NVIC_SetPriority+0x50>)
 8001242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001246:	683a      	ldr	r2, [r7, #0]
 8001248:	b2d2      	uxtb	r2, r2
 800124a:	0112      	lsls	r2, r2, #4
 800124c:	b2d2      	uxtb	r2, r2
 800124e:	440b      	add	r3, r1
 8001250:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	e000ed00 	.word	0xe000ed00
 8001264:	e000e100 	.word	0xe000e100

08001268 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001268:	b480      	push	{r7}
 800126a:	b089      	sub	sp, #36	; 0x24
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	f1c3 0307 	rsb	r3, r3, #7
 8001282:	2b04      	cmp	r3, #4
 8001284:	bf28      	it	cs
 8001286:	2304      	movcs	r3, #4
 8001288:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	3304      	adds	r3, #4
 800128e:	2b06      	cmp	r3, #6
 8001290:	d902      	bls.n	8001298 <NVIC_EncodePriority+0x30>
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	3b03      	subs	r3, #3
 8001296:	e000      	b.n	800129a <NVIC_EncodePriority+0x32>
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800129c:	2201      	movs	r2, #1
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	1e5a      	subs	r2, r3, #1
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	401a      	ands	r2, r3
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012ae:	2101      	movs	r1, #1
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	fa01 f303 	lsl.w	r3, r1, r3
 80012b6:	1e59      	subs	r1, r3, #1
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012bc:	4313      	orrs	r3, r2
         );
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3724      	adds	r7, #36	; 0x24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr

080012c8 <NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80012cc:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80012d0:	4905      	ldr	r1, [pc, #20]	; (80012e8 <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80012d2:	4b05      	ldr	r3, [pc, #20]	; (80012e8 <NVIC_SystemReset+0x20>)
 80012d4:	68db      	ldr	r3, [r3, #12]
 80012d6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80012da:	4b04      	ldr	r3, [pc, #16]	; (80012ec <NVIC_SystemReset+0x24>)
 80012dc:	4313      	orrs	r3, r2
 80012de:	60cb      	str	r3, [r1, #12]
 80012e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 80012e4:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80012e6:	e7fd      	b.n	80012e4 <NVIC_SystemReset+0x1c>
 80012e8:	e000ed00 	.word	0xe000ed00
 80012ec:	05fa0004 	.word	0x05fa0004

080012f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	3b01      	subs	r3, #1
 80012fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001300:	d301      	bcc.n	8001306 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001302:	2301      	movs	r3, #1
 8001304:	e00f      	b.n	8001326 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001306:	4a0a      	ldr	r2, [pc, #40]	; (8001330 <SysTick_Config+0x40>)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3b01      	subs	r3, #1
 800130c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800130e:	210f      	movs	r1, #15
 8001310:	f04f 30ff 	mov.w	r0, #4294967295
 8001314:	f7ff ff7e 	bl	8001214 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001318:	4b05      	ldr	r3, [pc, #20]	; (8001330 <SysTick_Config+0x40>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800131e:	4b04      	ldr	r3, [pc, #16]	; (8001330 <SysTick_Config+0x40>)
 8001320:	2207      	movs	r2, #7
 8001322:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	e000e010 	.word	0xe000e010

08001334 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff feeb 	bl	8001118 <NVIC_SetPriorityGrouping>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b086      	sub	sp, #24
 800134e:	af00      	add	r7, sp, #0
 8001350:	4603      	mov	r3, r0
 8001352:	60b9      	str	r1, [r7, #8]
 8001354:	607a      	str	r2, [r7, #4]
 8001356:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001358:	2300      	movs	r3, #0
 800135a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800135c:	f7ff ff00 	bl	8001160 <NVIC_GetPriorityGrouping>
 8001360:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	68b9      	ldr	r1, [r7, #8]
 8001366:	6978      	ldr	r0, [r7, #20]
 8001368:	f7ff ff7e 	bl	8001268 <NVIC_EncodePriority>
 800136c:	4602      	mov	r2, r0
 800136e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001372:	4611      	mov	r1, r2
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ff4d 	bl	8001214 <NVIC_SetPriority>
}
 800137a:	bf00      	nop
 800137c:	3718      	adds	r7, #24
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	4603      	mov	r3, r0
 800138a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800138c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff fef3 	bl	800117c <NVIC_EnableIRQ>
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b082      	sub	sp, #8
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	4603      	mov	r3, r0
 80013a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80013a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff fefd 	bl	80011ac <NVIC_DisableIRQ>
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80013be:	f7ff ff83 	bl	80012c8 <NVIC_SystemReset>
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b082      	sub	sp, #8
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f7ff ff8e 	bl	80012f0 <SysTick_Config>
 80013d4:	4603      	mov	r3, r0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b082      	sub	sp, #8
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	4603      	mov	r3, r0
 80013e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80013e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff fef7 	bl	80011e0 <NVIC_ClearPendingIRQ>
}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d101      	bne.n	800140e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e098      	b.n	8001540 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	461a      	mov	r2, r3
 8001414:	4b4d      	ldr	r3, [pc, #308]	; (800154c <HAL_DMA_Init+0x150>)
 8001416:	429a      	cmp	r2, r3
 8001418:	d80f      	bhi.n	800143a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	461a      	mov	r2, r3
 8001420:	4b4b      	ldr	r3, [pc, #300]	; (8001550 <HAL_DMA_Init+0x154>)
 8001422:	4413      	add	r3, r2
 8001424:	4a4b      	ldr	r2, [pc, #300]	; (8001554 <HAL_DMA_Init+0x158>)
 8001426:	fba2 2303 	umull	r2, r3, r2, r3
 800142a:	091b      	lsrs	r3, r3, #4
 800142c:	009a      	lsls	r2, r3, #2
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4a48      	ldr	r2, [pc, #288]	; (8001558 <HAL_DMA_Init+0x15c>)
 8001436:	641a      	str	r2, [r3, #64]	; 0x40
 8001438:	e00e      	b.n	8001458 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	461a      	mov	r2, r3
 8001440:	4b46      	ldr	r3, [pc, #280]	; (800155c <HAL_DMA_Init+0x160>)
 8001442:	4413      	add	r3, r2
 8001444:	4a43      	ldr	r2, [pc, #268]	; (8001554 <HAL_DMA_Init+0x158>)
 8001446:	fba2 2303 	umull	r2, r3, r2, r3
 800144a:	091b      	lsrs	r3, r3, #4
 800144c:	009a      	lsls	r2, r3, #2
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a42      	ldr	r2, [pc, #264]	; (8001560 <HAL_DMA_Init+0x164>)
 8001456:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2202      	movs	r2, #2
 800145c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800146e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001472:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800147c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001488:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	699b      	ldr	r3, [r3, #24]
 800148e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001494:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6a1b      	ldr	r3, [r3, #32]
 800149a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800149c:	68fa      	ldr	r2, [r7, #12]
 800149e:	4313      	orrs	r3, r2
 80014a0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	68fa      	ldr	r2, [r7, #12]
 80014a8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80014b2:	d039      	beq.n	8001528 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b8:	4a27      	ldr	r2, [pc, #156]	; (8001558 <HAL_DMA_Init+0x15c>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d11a      	bne.n	80014f4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80014be:	4929      	ldr	r1, [pc, #164]	; (8001564 <HAL_DMA_Init+0x168>)
 80014c0:	4b28      	ldr	r3, [pc, #160]	; (8001564 <HAL_DMA_Init+0x168>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c8:	f003 031c 	and.w	r3, r3, #28
 80014cc:	200f      	movs	r0, #15
 80014ce:	fa00 f303 	lsl.w	r3, r0, r3
 80014d2:	43db      	mvns	r3, r3
 80014d4:	4013      	ands	r3, r2
 80014d6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80014d8:	4822      	ldr	r0, [pc, #136]	; (8001564 <HAL_DMA_Init+0x168>)
 80014da:	4b22      	ldr	r3, [pc, #136]	; (8001564 <HAL_DMA_Init+0x168>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6859      	ldr	r1, [r3, #4]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014e6:	f003 031c 	and.w	r3, r3, #28
 80014ea:	fa01 f303 	lsl.w	r3, r1, r3
 80014ee:	4313      	orrs	r3, r2
 80014f0:	6003      	str	r3, [r0, #0]
 80014f2:	e019      	b.n	8001528 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80014f4:	491c      	ldr	r1, [pc, #112]	; (8001568 <HAL_DMA_Init+0x16c>)
 80014f6:	4b1c      	ldr	r3, [pc, #112]	; (8001568 <HAL_DMA_Init+0x16c>)
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014fe:	f003 031c 	and.w	r3, r3, #28
 8001502:	200f      	movs	r0, #15
 8001504:	fa00 f303 	lsl.w	r3, r0, r3
 8001508:	43db      	mvns	r3, r3
 800150a:	4013      	ands	r3, r2
 800150c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800150e:	4816      	ldr	r0, [pc, #88]	; (8001568 <HAL_DMA_Init+0x16c>)
 8001510:	4b15      	ldr	r3, [pc, #84]	; (8001568 <HAL_DMA_Init+0x16c>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6859      	ldr	r1, [r3, #4]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800151c:	f003 031c 	and.w	r3, r3, #28
 8001520:	fa01 f303 	lsl.w	r3, r1, r3
 8001524:	4313      	orrs	r3, r2
 8001526:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2201      	movs	r2, #1
 8001532:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2200      	movs	r2, #0
 800153a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800153e:	2300      	movs	r3, #0
}
 8001540:	4618      	mov	r0, r3
 8001542:	3714      	adds	r7, #20
 8001544:	46bd      	mov	sp, r7
 8001546:	bc80      	pop	{r7}
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	40020407 	.word	0x40020407
 8001550:	bffdfff8 	.word	0xbffdfff8
 8001554:	cccccccd 	.word	0xcccccccd
 8001558:	40020000 	.word	0x40020000
 800155c:	bffdfbf8 	.word	0xbffdfbf8
 8001560:	40020400 	.word	0x40020400
 8001564:	400200a8 	.word	0x400200a8
 8001568:	400204a8 	.word	0x400204a8

0800156c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e072      	b.n	8001664 <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	6812      	ldr	r2, [r2, #0]
 8001586:	6812      	ldr	r2, [r2, #0]
 8001588:	f022 0201 	bic.w	r2, r2, #1
 800158c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	461a      	mov	r2, r3
 8001594:	4b36      	ldr	r3, [pc, #216]	; (8001670 <HAL_DMA_DeInit+0x104>)
 8001596:	429a      	cmp	r2, r3
 8001598:	d80f      	bhi.n	80015ba <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	461a      	mov	r2, r3
 80015a0:	4b34      	ldr	r3, [pc, #208]	; (8001674 <HAL_DMA_DeInit+0x108>)
 80015a2:	4413      	add	r3, r2
 80015a4:	4a34      	ldr	r2, [pc, #208]	; (8001678 <HAL_DMA_DeInit+0x10c>)
 80015a6:	fba2 2303 	umull	r2, r3, r2, r3
 80015aa:	091b      	lsrs	r3, r3, #4
 80015ac:	009a      	lsls	r2, r3, #2
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a31      	ldr	r2, [pc, #196]	; (800167c <HAL_DMA_DeInit+0x110>)
 80015b6:	641a      	str	r2, [r3, #64]	; 0x40
 80015b8:	e00e      	b.n	80015d8 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	461a      	mov	r2, r3
 80015c0:	4b2f      	ldr	r3, [pc, #188]	; (8001680 <HAL_DMA_DeInit+0x114>)
 80015c2:	4413      	add	r3, r2
 80015c4:	4a2c      	ldr	r2, [pc, #176]	; (8001678 <HAL_DMA_DeInit+0x10c>)
 80015c6:	fba2 2303 	umull	r2, r3, r2, r3
 80015ca:	091b      	lsrs	r3, r3, #4
 80015cc:	009a      	lsls	r2, r3, #2
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a2b      	ldr	r2, [pc, #172]	; (8001684 <HAL_DMA_DeInit+0x118>)
 80015d6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80015e8:	f002 021c 	and.w	r2, r2, #28
 80015ec:	2101      	movs	r1, #1
 80015ee:	fa01 f202 	lsl.w	r2, r1, r2
 80015f2:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f8:	4a20      	ldr	r2, [pc, #128]	; (800167c <HAL_DMA_DeInit+0x110>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d10d      	bne.n	800161a <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80015fe:	4922      	ldr	r1, [pc, #136]	; (8001688 <HAL_DMA_DeInit+0x11c>)
 8001600:	4b21      	ldr	r3, [pc, #132]	; (8001688 <HAL_DMA_DeInit+0x11c>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001608:	f003 031c 	and.w	r3, r3, #28
 800160c:	200f      	movs	r0, #15
 800160e:	fa00 f303 	lsl.w	r3, r0, r3
 8001612:	43db      	mvns	r3, r3
 8001614:	4013      	ands	r3, r2
 8001616:	600b      	str	r3, [r1, #0]
 8001618:	e00c      	b.n	8001634 <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800161a:	491c      	ldr	r1, [pc, #112]	; (800168c <HAL_DMA_DeInit+0x120>)
 800161c:	4b1b      	ldr	r3, [pc, #108]	; (800168c <HAL_DMA_DeInit+0x120>)
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001624:	f003 031c 	and.w	r3, r3, #28
 8001628:	200f      	movs	r0, #15
 800162a:	fa00 f303 	lsl.w	r3, r0, r3
 800162e:	43db      	mvns	r3, r3
 8001630:	4013      	ands	r3, r2
 8001632:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2200      	movs	r2, #0
 8001638:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2200      	movs	r2, #0
 800163e:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2200      	movs	r2, #0
 8001644:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2200      	movs	r2, #0
 8001650:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2200      	movs	r2, #0
 8001656:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2200      	movs	r2, #0
 800165e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001662:	2300      	movs	r3, #0
}
 8001664:	4618      	mov	r0, r3
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	bc80      	pop	{r7}
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	40020407 	.word	0x40020407
 8001674:	bffdfff8 	.word	0xbffdfff8
 8001678:	cccccccd 	.word	0xcccccccd
 800167c:	40020000 	.word	0x40020000
 8001680:	bffdfbf8 	.word	0xbffdfbf8
 8001684:	40020400 	.word	0x40020400
 8001688:	400200a8 	.word	0x400200a8
 800168c:	400204a8 	.word	0x400204a8

08001690 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
 8001696:	60f8      	str	r0, [r7, #12]
 8001698:	60b9      	str	r1, [r7, #8]
 800169a:	607a      	str	r2, [r7, #4]
 800169c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800169e:	2300      	movs	r3, #0
 80016a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d101      	bne.n	80016b0 <HAL_DMA_Start+0x20>
 80016ac:	2302      	movs	r3, #2
 80016ae:	e02e      	b.n	800170e <HAL_DMA_Start+0x7e>
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	2201      	movs	r2, #1
 80016b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d11d      	bne.n	8001700 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	2202      	movs	r2, #2
 80016c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2200      	movs	r2, #0
 80016d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	68fa      	ldr	r2, [r7, #12]
 80016d8:	6812      	ldr	r2, [r2, #0]
 80016da:	6812      	ldr	r2, [r2, #0]
 80016dc:	f022 0201 	bic.w	r2, r2, #1
 80016e0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	68b9      	ldr	r1, [r7, #8]
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f000 f9ac 	bl	8001a46 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	68fa      	ldr	r2, [r7, #12]
 80016f4:	6812      	ldr	r2, [r2, #0]
 80016f6:	6812      	ldr	r2, [r2, #0]
 80016f8:	f042 0201 	orr.w	r2, r2, #1
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	e005      	b.n	800170c <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2200      	movs	r2, #0
 8001704:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    status = HAL_BUSY;
 8001708:	2302      	movs	r3, #2
 800170a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800170c:	7dfb      	ldrb	r3, [r7, #23]
}
 800170e:	4618      	mov	r0, r3
 8001710:	3718      	adds	r7, #24
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b086      	sub	sp, #24
 800171a:	af00      	add	r7, sp, #0
 800171c:	60f8      	str	r0, [r7, #12]
 800171e:	60b9      	str	r1, [r7, #8]
 8001720:	607a      	str	r2, [r7, #4]
 8001722:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001724:	2300      	movs	r3, #0
 8001726:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800172e:	2b01      	cmp	r3, #1
 8001730:	d101      	bne.n	8001736 <HAL_DMA_Start_IT+0x20>
 8001732:	2302      	movs	r3, #2
 8001734:	e04b      	b.n	80017ce <HAL_DMA_Start_IT+0xb8>
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	2201      	movs	r2, #1
 800173a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001744:	b2db      	uxtb	r3, r3
 8001746:	2b01      	cmp	r3, #1
 8001748:	d13a      	bne.n	80017c0 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	2202      	movs	r2, #2
 800174e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2200      	movs	r2, #0
 8001756:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	68fa      	ldr	r2, [r7, #12]
 800175e:	6812      	ldr	r2, [r2, #0]
 8001760:	6812      	ldr	r2, [r2, #0]
 8001762:	f022 0201 	bic.w	r2, r2, #1
 8001766:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	68b9      	ldr	r1, [r7, #8]
 800176e:	68f8      	ldr	r0, [r7, #12]
 8001770:	f000 f969 	bl	8001a46 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001778:	2b00      	cmp	r3, #0
 800177a:	d008      	beq.n	800178e <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	68fa      	ldr	r2, [r7, #12]
 8001782:	6812      	ldr	r2, [r2, #0]
 8001784:	6812      	ldr	r2, [r2, #0]
 8001786:	f042 020e 	orr.w	r2, r2, #14
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	e00f      	b.n	80017ae <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	6812      	ldr	r2, [r2, #0]
 8001796:	6812      	ldr	r2, [r2, #0]
 8001798:	f022 0204 	bic.w	r2, r2, #4
 800179c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	68fa      	ldr	r2, [r7, #12]
 80017a4:	6812      	ldr	r2, [r2, #0]
 80017a6:	6812      	ldr	r2, [r2, #0]
 80017a8:	f042 020a 	orr.w	r2, r2, #10
 80017ac:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	6812      	ldr	r2, [r2, #0]
 80017b6:	6812      	ldr	r2, [r2, #0]
 80017b8:	f042 0201 	orr.w	r2, r2, #1
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	e005      	b.n	80017cc <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2200      	movs	r2, #0
 80017c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80017c8:	2302      	movs	r3, #2
 80017ca:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80017cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3718      	adds	r7, #24
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80017d6:	b480      	push	{r7}
 80017d8:	b085      	sub	sp, #20
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017de:	2300      	movs	r3, #0
 80017e0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	d008      	beq.n	8001800 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2204      	movs	r2, #4
 80017f2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e022      	b.n	8001846 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	6812      	ldr	r2, [r2, #0]
 8001808:	6812      	ldr	r2, [r2, #0]
 800180a:	f022 020e 	bic.w	r2, r2, #14
 800180e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	6812      	ldr	r2, [r2, #0]
 8001818:	6812      	ldr	r2, [r2, #0]
 800181a:	f022 0201 	bic.w	r2, r2, #1
 800181e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001828:	f002 021c 	and.w	r2, r2, #28
 800182c:	2101      	movs	r1, #1
 800182e:	fa01 f202 	lsl.w	r2, r1, r2
 8001832:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2201      	movs	r2, #1
 8001838:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001844:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001846:	4618      	mov	r0, r3
 8001848:	3714      	adds	r7, #20
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr

08001850 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001858:	2300      	movs	r3, #0
 800185a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001862:	b2db      	uxtb	r3, r3
 8001864:	2b02      	cmp	r3, #2
 8001866:	d005      	beq.n	8001874 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2204      	movs	r2, #4
 800186c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	73fb      	strb	r3, [r7, #15]
 8001872:	e029      	b.n	80018c8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	6812      	ldr	r2, [r2, #0]
 800187c:	6812      	ldr	r2, [r2, #0]
 800187e:	f022 020e 	bic.w	r2, r2, #14
 8001882:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	6812      	ldr	r2, [r2, #0]
 800188c:	6812      	ldr	r2, [r2, #0]
 800188e:	f022 0201 	bic.w	r2, r2, #1
 8001892:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800189c:	f002 021c 	and.w	r2, r2, #28
 80018a0:	2101      	movs	r1, #1
 80018a2:	fa01 f202 	lsl.w	r2, r1, r2
 80018a6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2201      	movs	r2, #1
 80018ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	4798      	blx	r3
    }
  }
  return status;
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b084      	sub	sp, #16
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ee:	f003 031c 	and.w	r3, r3, #28
 80018f2:	2204      	movs	r2, #4
 80018f4:	409a      	lsls	r2, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	4013      	ands	r3, r2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d026      	beq.n	800194c <HAL_DMA_IRQHandler+0x7a>
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	f003 0304 	and.w	r3, r3, #4
 8001904:	2b00      	cmp	r3, #0
 8001906:	d021      	beq.n	800194c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0320 	and.w	r3, r3, #32
 8001912:	2b00      	cmp	r3, #0
 8001914:	d107      	bne.n	8001926 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	6812      	ldr	r2, [r2, #0]
 800191e:	6812      	ldr	r2, [r2, #0]
 8001920:	f022 0204 	bic.w	r2, r2, #4
 8001924:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800192e:	f002 021c 	and.w	r2, r2, #28
 8001932:	2104      	movs	r1, #4
 8001934:	fa01 f202 	lsl.w	r2, r1, r2
 8001938:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	2b00      	cmp	r3, #0
 8001940:	d071      	beq.n	8001a26 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800194a:	e06c      	b.n	8001a26 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001950:	f003 031c 	and.w	r3, r3, #28
 8001954:	2202      	movs	r2, #2
 8001956:	409a      	lsls	r2, r3
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	4013      	ands	r3, r2
 800195c:	2b00      	cmp	r3, #0
 800195e:	d02e      	beq.n	80019be <HAL_DMA_IRQHandler+0xec>
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	2b00      	cmp	r3, #0
 8001968:	d029      	beq.n	80019be <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0320 	and.w	r3, r3, #32
 8001974:	2b00      	cmp	r3, #0
 8001976:	d10b      	bne.n	8001990 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	6812      	ldr	r2, [r2, #0]
 8001980:	6812      	ldr	r2, [r2, #0]
 8001982:	f022 020a 	bic.w	r2, r2, #10
 8001986:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2201      	movs	r2, #1
 800198c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001998:	f002 021c 	and.w	r2, r2, #28
 800199c:	2102      	movs	r1, #2
 800199e:	fa01 f202 	lsl.w	r2, r1, r2
 80019a2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2200      	movs	r2, #0
 80019a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d038      	beq.n	8001a26 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80019bc:	e033      	b.n	8001a26 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c2:	f003 031c 	and.w	r3, r3, #28
 80019c6:	2208      	movs	r2, #8
 80019c8:	409a      	lsls	r2, r3
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	4013      	ands	r3, r2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d02a      	beq.n	8001a28 <HAL_DMA_IRQHandler+0x156>
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	f003 0308 	and.w	r3, r3, #8
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d025      	beq.n	8001a28 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	6812      	ldr	r2, [r2, #0]
 80019e4:	6812      	ldr	r2, [r2, #0]
 80019e6:	f022 020e 	bic.w	r2, r2, #14
 80019ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80019f4:	f002 021c 	and.w	r2, r2, #28
 80019f8:	2101      	movs	r1, #1
 80019fa:	fa01 f202 	lsl.w	r2, r1, r2
 80019fe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2201      	movs	r2, #1
 8001a04:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2201      	movs	r2, #1
 8001a0a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d004      	beq.n	8001a28 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001a26:	bf00      	nop
 8001a28:	bf00      	nop
}
 8001a2a:	3710      	adds	r7, #16
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bc80      	pop	{r7}
 8001a44:	4770      	bx	lr

08001a46 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a46:	b480      	push	{r7}
 8001a48:	b085      	sub	sp, #20
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	60f8      	str	r0, [r7, #12]
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	607a      	str	r2, [r7, #4]
 8001a52:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a58:	68fa      	ldr	r2, [r7, #12]
 8001a5a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001a5c:	f002 021c 	and.w	r2, r2, #28
 8001a60:	2101      	movs	r1, #1
 8001a62:	fa01 f202 	lsl.w	r2, r1, r2
 8001a66:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	683a      	ldr	r2, [r7, #0]
 8001a6e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	2b10      	cmp	r3, #16
 8001a76:	d108      	bne.n	8001a8a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	68ba      	ldr	r2, [r7, #8]
 8001a86:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a88:	e007      	b.n	8001a9a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	68ba      	ldr	r2, [r7, #8]
 8001a90:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	60da      	str	r2, [r3, #12]
}
 8001a9a:	bf00      	nop
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr

08001aa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b087      	sub	sp, #28
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ab2:	e17f      	b.n	8001db4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	2101      	movs	r1, #1
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	f000 8171 	beq.w	8001dae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d00b      	beq.n	8001aec <HAL_GPIO_Init+0x48>
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d007      	beq.n	8001aec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ae0:	2b11      	cmp	r3, #17
 8001ae2:	d003      	beq.n	8001aec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	2b12      	cmp	r3, #18
 8001aea:	d130      	bne.n	8001b4e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	2203      	movs	r2, #3
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	43db      	mvns	r3, r3
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	4013      	ands	r3, r2
 8001b02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	68da      	ldr	r2, [r3, #12]
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b22:	2201      	movs	r2, #1
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	43db      	mvns	r3, r3
 8001b2c:	693a      	ldr	r2, [r7, #16]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	091b      	lsrs	r3, r3, #4
 8001b38:	f003 0201 	and.w	r2, r3, #1
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f003 0303 	and.w	r3, r3, #3
 8001b56:	2b03      	cmp	r3, #3
 8001b58:	d118      	bne.n	8001b8c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001b60:	2201      	movs	r2, #1
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	08db      	lsrs	r3, r3, #3
 8001b76:	f003 0201 	and.w	r2, r3, #1
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	693a      	ldr	r2, [r7, #16]
 8001b8a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	2203      	movs	r2, #3
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	689a      	ldr	r2, [r3, #8]
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d003      	beq.n	8001bcc <HAL_GPIO_Init+0x128>
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	2b12      	cmp	r3, #18
 8001bca:	d123      	bne.n	8001c14 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	08da      	lsrs	r2, r3, #3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	3208      	adds	r2, #8
 8001bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	f003 0307 	and.w	r3, r3, #7
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	220f      	movs	r2, #15
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	43db      	mvns	r3, r3
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	4013      	ands	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	691a      	ldr	r2, [r3, #16]
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	08da      	lsrs	r2, r3, #3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	3208      	adds	r2, #8
 8001c0e:	6939      	ldr	r1, [r7, #16]
 8001c10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	2203      	movs	r2, #3
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	43db      	mvns	r3, r3
 8001c26:	693a      	ldr	r2, [r7, #16]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f003 0203 	and.w	r2, r3, #3
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 80ac 	beq.w	8001dae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c56:	4a5e      	ldr	r2, [pc, #376]	; (8001dd0 <HAL_GPIO_Init+0x32c>)
 8001c58:	4b5d      	ldr	r3, [pc, #372]	; (8001dd0 <HAL_GPIO_Init+0x32c>)
 8001c5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c5c:	f043 0301 	orr.w	r3, r3, #1
 8001c60:	6613      	str	r3, [r2, #96]	; 0x60
 8001c62:	4b5b      	ldr	r3, [pc, #364]	; (8001dd0 <HAL_GPIO_Init+0x32c>)
 8001c64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	60bb      	str	r3, [r7, #8]
 8001c6c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c6e:	4a59      	ldr	r2, [pc, #356]	; (8001dd4 <HAL_GPIO_Init+0x330>)
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	089b      	lsrs	r3, r3, #2
 8001c74:	3302      	adds	r3, #2
 8001c76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	f003 0303 	and.w	r3, r3, #3
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	220f      	movs	r2, #15
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	693a      	ldr	r2, [r7, #16]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c98:	d025      	beq.n	8001ce6 <HAL_GPIO_Init+0x242>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a4e      	ldr	r2, [pc, #312]	; (8001dd8 <HAL_GPIO_Init+0x334>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d01f      	beq.n	8001ce2 <HAL_GPIO_Init+0x23e>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a4d      	ldr	r2, [pc, #308]	; (8001ddc <HAL_GPIO_Init+0x338>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d019      	beq.n	8001cde <HAL_GPIO_Init+0x23a>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a4c      	ldr	r2, [pc, #304]	; (8001de0 <HAL_GPIO_Init+0x33c>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d013      	beq.n	8001cda <HAL_GPIO_Init+0x236>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a4b      	ldr	r2, [pc, #300]	; (8001de4 <HAL_GPIO_Init+0x340>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d00d      	beq.n	8001cd6 <HAL_GPIO_Init+0x232>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a4a      	ldr	r2, [pc, #296]	; (8001de8 <HAL_GPIO_Init+0x344>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d007      	beq.n	8001cd2 <HAL_GPIO_Init+0x22e>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a49      	ldr	r2, [pc, #292]	; (8001dec <HAL_GPIO_Init+0x348>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d101      	bne.n	8001cce <HAL_GPIO_Init+0x22a>
 8001cca:	2306      	movs	r3, #6
 8001ccc:	e00c      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001cce:	2307      	movs	r3, #7
 8001cd0:	e00a      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001cd2:	2305      	movs	r3, #5
 8001cd4:	e008      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001cd6:	2304      	movs	r3, #4
 8001cd8:	e006      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e004      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001cde:	2302      	movs	r3, #2
 8001ce0:	e002      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e000      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	697a      	ldr	r2, [r7, #20]
 8001cea:	f002 0203 	and.w	r2, r2, #3
 8001cee:	0092      	lsls	r2, r2, #2
 8001cf0:	4093      	lsls	r3, r2
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cf8:	4936      	ldr	r1, [pc, #216]	; (8001dd4 <HAL_GPIO_Init+0x330>)
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	089b      	lsrs	r3, r3, #2
 8001cfe:	3302      	adds	r3, #2
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001d06:	4b3a      	ldr	r3, [pc, #232]	; (8001df0 <HAL_GPIO_Init+0x34c>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	43db      	mvns	r3, r3
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	4013      	ands	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d003      	beq.n	8001d2a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d2a:	4a31      	ldr	r2, [pc, #196]	; (8001df0 <HAL_GPIO_Init+0x34c>)
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001d30:	4b2f      	ldr	r3, [pc, #188]	; (8001df0 <HAL_GPIO_Init+0x34c>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d003      	beq.n	8001d54 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d54:	4a26      	ldr	r2, [pc, #152]	; (8001df0 <HAL_GPIO_Init+0x34c>)
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d5a:	4b25      	ldr	r3, [pc, #148]	; (8001df0 <HAL_GPIO_Init+0x34c>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	43db      	mvns	r3, r3
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	4013      	ands	r3, r2
 8001d68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d003      	beq.n	8001d7e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d7e:	4a1c      	ldr	r2, [pc, #112]	; (8001df0 <HAL_GPIO_Init+0x34c>)
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d84:	4b1a      	ldr	r3, [pc, #104]	; (8001df0 <HAL_GPIO_Init+0x34c>)
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	4013      	ands	r3, r2
 8001d92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001da8:	4a11      	ldr	r2, [pc, #68]	; (8001df0 <HAL_GPIO_Init+0x34c>)
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	3301      	adds	r3, #1
 8001db2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	fa22 f303 	lsr.w	r3, r2, r3
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f47f ae78 	bne.w	8001ab4 <HAL_GPIO_Init+0x10>
  }
}
 8001dc4:	bf00      	nop
 8001dc6:	371c      	adds	r7, #28
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	40010000 	.word	0x40010000
 8001dd8:	48000400 	.word	0x48000400
 8001ddc:	48000800 	.word	0x48000800
 8001de0:	48000c00 	.word	0x48000c00
 8001de4:	48001000 	.word	0x48001000
 8001de8:	48001400 	.word	0x48001400
 8001dec:	48001800 	.word	0x48001800
 8001df0:	40010400 	.word	0x40010400

08001df4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b087      	sub	sp, #28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8001e02:	e0cd      	b.n	8001fa0 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001e04:	2201      	movs	r2, #1
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	409a      	lsls	r2, r3
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f000 80c1 	beq.w	8001f9a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8001e18:	4a67      	ldr	r2, [pc, #412]	; (8001fb8 <HAL_GPIO_DeInit+0x1c4>)
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	089b      	lsrs	r3, r3, #2
 8001e1e:	3302      	adds	r3, #2
 8001e20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e24:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	f003 0303 	and.w	r3, r3, #3
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	220f      	movs	r2, #15
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	68fa      	ldr	r2, [r7, #12]
 8001e36:	4013      	ands	r3, r2
 8001e38:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e40:	d025      	beq.n	8001e8e <HAL_GPIO_DeInit+0x9a>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a5d      	ldr	r2, [pc, #372]	; (8001fbc <HAL_GPIO_DeInit+0x1c8>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d01f      	beq.n	8001e8a <HAL_GPIO_DeInit+0x96>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a5c      	ldr	r2, [pc, #368]	; (8001fc0 <HAL_GPIO_DeInit+0x1cc>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d019      	beq.n	8001e86 <HAL_GPIO_DeInit+0x92>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a5b      	ldr	r2, [pc, #364]	; (8001fc4 <HAL_GPIO_DeInit+0x1d0>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d013      	beq.n	8001e82 <HAL_GPIO_DeInit+0x8e>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a5a      	ldr	r2, [pc, #360]	; (8001fc8 <HAL_GPIO_DeInit+0x1d4>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d00d      	beq.n	8001e7e <HAL_GPIO_DeInit+0x8a>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a59      	ldr	r2, [pc, #356]	; (8001fcc <HAL_GPIO_DeInit+0x1d8>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d007      	beq.n	8001e7a <HAL_GPIO_DeInit+0x86>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a58      	ldr	r2, [pc, #352]	; (8001fd0 <HAL_GPIO_DeInit+0x1dc>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d101      	bne.n	8001e76 <HAL_GPIO_DeInit+0x82>
 8001e72:	2306      	movs	r3, #6
 8001e74:	e00c      	b.n	8001e90 <HAL_GPIO_DeInit+0x9c>
 8001e76:	2307      	movs	r3, #7
 8001e78:	e00a      	b.n	8001e90 <HAL_GPIO_DeInit+0x9c>
 8001e7a:	2305      	movs	r3, #5
 8001e7c:	e008      	b.n	8001e90 <HAL_GPIO_DeInit+0x9c>
 8001e7e:	2304      	movs	r3, #4
 8001e80:	e006      	b.n	8001e90 <HAL_GPIO_DeInit+0x9c>
 8001e82:	2303      	movs	r3, #3
 8001e84:	e004      	b.n	8001e90 <HAL_GPIO_DeInit+0x9c>
 8001e86:	2302      	movs	r3, #2
 8001e88:	e002      	b.n	8001e90 <HAL_GPIO_DeInit+0x9c>
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e000      	b.n	8001e90 <HAL_GPIO_DeInit+0x9c>
 8001e8e:	2300      	movs	r3, #0
 8001e90:	697a      	ldr	r2, [r7, #20]
 8001e92:	f002 0203 	and.w	r2, r2, #3
 8001e96:	0092      	lsls	r2, r2, #2
 8001e98:	fa03 f202 	lsl.w	r2, r3, r2
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d132      	bne.n	8001f08 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001ea2:	494c      	ldr	r1, [pc, #304]	; (8001fd4 <HAL_GPIO_DeInit+0x1e0>)
 8001ea4:	4b4b      	ldr	r3, [pc, #300]	; (8001fd4 <HAL_GPIO_DeInit+0x1e0>)
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	43db      	mvns	r3, r3
 8001eac:	4013      	ands	r3, r2
 8001eae:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001eb0:	4948      	ldr	r1, [pc, #288]	; (8001fd4 <HAL_GPIO_DeInit+0x1e0>)
 8001eb2:	4b48      	ldr	r3, [pc, #288]	; (8001fd4 <HAL_GPIO_DeInit+0x1e0>)
 8001eb4:	685a      	ldr	r2, [r3, #4]
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	43db      	mvns	r3, r3
 8001eba:	4013      	ands	r3, r2
 8001ebc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8001ebe:	4945      	ldr	r1, [pc, #276]	; (8001fd4 <HAL_GPIO_DeInit+0x1e0>)
 8001ec0:	4b44      	ldr	r3, [pc, #272]	; (8001fd4 <HAL_GPIO_DeInit+0x1e0>)
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	4013      	ands	r3, r2
 8001eca:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8001ecc:	4941      	ldr	r1, [pc, #260]	; (8001fd4 <HAL_GPIO_DeInit+0x1e0>)
 8001ece:	4b41      	ldr	r3, [pc, #260]	; (8001fd4 <HAL_GPIO_DeInit+0x1e0>)
 8001ed0:	68da      	ldr	r2, [r3, #12]
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	f003 0303 	and.w	r3, r3, #3
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	220f      	movs	r2, #15
 8001ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001eea:	4833      	ldr	r0, [pc, #204]	; (8001fb8 <HAL_GPIO_DeInit+0x1c4>)
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	089b      	lsrs	r3, r3, #2
 8001ef0:	4931      	ldr	r1, [pc, #196]	; (8001fb8 <HAL_GPIO_DeInit+0x1c4>)
 8001ef2:	697a      	ldr	r2, [r7, #20]
 8001ef4:	0892      	lsrs	r2, r2, #2
 8001ef6:	3202      	adds	r2, #2
 8001ef8:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001efc:	68fa      	ldr	r2, [r7, #12]
 8001efe:	43d2      	mvns	r2, r2
 8001f00:	400a      	ands	r2, r1
 8001f02:	3302      	adds	r3, #2
 8001f04:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	2103      	movs	r1, #3
 8001f12:	fa01 f303 	lsl.w	r3, r1, r3
 8001f16:	431a      	orrs	r2, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	08da      	lsrs	r2, r3, #3
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	08d9      	lsrs	r1, r3, #3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3108      	adds	r1, #8
 8001f28:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	f003 0307 	and.w	r3, r3, #7
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	200f      	movs	r0, #15
 8001f36:	fa00 f303 	lsl.w	r3, r0, r3
 8001f3a:	43db      	mvns	r3, r3
 8001f3c:	4019      	ands	r1, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	3208      	adds	r2, #8
 8001f42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	689a      	ldr	r2, [r3, #8]
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	2103      	movs	r1, #3
 8001f50:	fa01 f303 	lsl.w	r3, r1, r3
 8001f54:	43db      	mvns	r3, r3
 8001f56:	401a      	ands	r2, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685a      	ldr	r2, [r3, #4]
 8001f60:	2101      	movs	r1, #1
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	fa01 f303 	lsl.w	r3, r1, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	401a      	ands	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68da      	ldr	r2, [r3, #12]
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	2103      	movs	r1, #3
 8001f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	401a      	ands	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f92:	43db      	mvns	r3, r3
 8001f94:	401a      	ands	r2, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	f47f af2b 	bne.w	8001e04 <HAL_GPIO_DeInit+0x10>
  }
}
 8001fae:	bf00      	nop
 8001fb0:	371c      	adds	r7, #28
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr
 8001fb8:	40010000 	.word	0x40010000
 8001fbc:	48000400 	.word	0x48000400
 8001fc0:	48000800 	.word	0x48000800
 8001fc4:	48000c00 	.word	0x48000c00
 8001fc8:	48001000 	.word	0x48001000
 8001fcc:	48001400 	.word	0x48001400
 8001fd0:	48001800 	.word	0x48001800
 8001fd4:	40010400 	.word	0x40010400

08001fd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	807b      	strh	r3, [r7, #2]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fe8:	787b      	ldrb	r3, [r7, #1]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d003      	beq.n	8001ff6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fee:	887a      	ldrh	r2, [r7, #2]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ff4:	e002      	b.n	8001ffc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ff6:	887a      	ldrh	r2, [r7, #2]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr

08002006 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002006:	b480      	push	{r7}
 8002008:	b083      	sub	sp, #12
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
 800200e:	460b      	mov	r3, r1
 8002010:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	695a      	ldr	r2, [r3, #20]
 8002016:	887b      	ldrh	r3, [r7, #2]
 8002018:	4013      	ands	r3, r2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800201e:	887a      	ldrh	r2, [r7, #2]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002024:	e002      	b.n	800202c <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002026:	887a      	ldrh	r2, [r7, #2]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	619a      	str	r2, [r3, #24]
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	bc80      	pop	{r7}
 8002034:	4770      	bx	lr
	...

08002038 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800203c:	4a04      	ldr	r2, [pc, #16]	; (8002050 <HAL_PWR_EnableBkUpAccess+0x18>)
 800203e:	4b04      	ldr	r3, [pc, #16]	; (8002050 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002046:	6013      	str	r3, [r2, #0]
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr
 8002050:	40007000 	.word	0x40007000

08002054 <HAL_PWR_DisableBkUpAccess>:
  * @brief Disable access to the backup domain
  *        (RTC registers, RTC backup data registers).
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8002058:	4a04      	ldr	r2, [pc, #16]	; (800206c <HAL_PWR_DisableBkUpAccess+0x18>)
 800205a:	4b04      	ldr	r3, [pc, #16]	; (800206c <HAL_PWR_DisableBkUpAccess+0x18>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002062:	6013      	str	r3, [r2, #0]
}
 8002064:	bf00      	nop
 8002066:	46bd      	mov	sp, r7
 8002068:	bc80      	pop	{r7}
 800206a:	4770      	bx	lr
 800206c:	40007000 	.word	0x40007000

08002070 <HAL_PWR_EnableWakeUpPin>:
  *           @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW
  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 8002078:	490c      	ldr	r1, [pc, #48]	; (80020ac <HAL_PWR_EnableWakeUpPin+0x3c>)
 800207a:	4b0c      	ldr	r3, [pc, #48]	; (80020ac <HAL_PWR_EnableWakeUpPin+0x3c>)
 800207c:	68da      	ldr	r2, [r3, #12]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f003 031f 	and.w	r3, r3, #31
 8002084:	43db      	mvns	r3, r3
 8002086:	401a      	ands	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	095b      	lsrs	r3, r3, #5
 800208c:	4313      	orrs	r3, r2
 800208e:	60cb      	str	r3, [r1, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 8002090:	4906      	ldr	r1, [pc, #24]	; (80020ac <HAL_PWR_EnableWakeUpPin+0x3c>)
 8002092:	4b06      	ldr	r3, [pc, #24]	; (80020ac <HAL_PWR_EnableWakeUpPin+0x3c>)
 8002094:	689a      	ldr	r2, [r3, #8]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f003 031f 	and.w	r3, r3, #31
 800209c:	4313      	orrs	r3, r2
 800209e:	608b      	str	r3, [r1, #8]


}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	40007000 	.word	0x40007000

080020b0 <HAL_PWR_DisableWakeUpPin>:
  *         This parameter can be one of the following values:
  *           @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
 80020b8:	4906      	ldr	r1, [pc, #24]	; (80020d4 <HAL_PWR_DisableWakeUpPin+0x24>)
 80020ba:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <HAL_PWR_DisableWakeUpPin+0x24>)
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f003 031f 	and.w	r3, r3, #31
 80020c4:	43db      	mvns	r3, r3
 80020c6:	4013      	ands	r3, r2
 80020c8:	608b      	str	r3, [r1, #8]
}
 80020ca:	bf00      	nop
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bc80      	pop	{r7}
 80020d2:	4770      	bx	lr
 80020d4:	40007000 	.word	0x40007000

080020d8 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 80020dc:	4a09      	ldr	r2, [pc, #36]	; (8002104 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80020de:	4b09      	ldr	r3, [pc, #36]	; (8002104 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f023 0307 	bic.w	r3, r3, #7
 80020e6:	f043 0303 	orr.w	r3, r3, #3
 80020ea:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80020ec:	4a06      	ldr	r2, [pc, #24]	; (8002108 <HAL_PWR_EnterSTANDBYMode+0x30>)
 80020ee:	4b06      	ldr	r3, [pc, #24]	; (8002108 <HAL_PWR_EnterSTANDBYMode+0x30>)
 80020f0:	691b      	ldr	r3, [r3, #16]
 80020f2:	f043 0304 	orr.w	r3, r3, #4
 80020f6:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 80020f8:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 80020fa:	bf00      	nop
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	40007000 	.word	0x40007000
 8002108:	e000ed00 	.word	0xe000ed00

0800210c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002110:	4b03      	ldr	r3, [pc, #12]	; (8002120 <HAL_PWREx_GetVoltageRange+0x14>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002118:	4618      	mov	r0, r3
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr
 8002120:	40007000 	.word	0x40007000

08002124 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002132:	d130      	bne.n	8002196 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002134:	4b22      	ldr	r3, [pc, #136]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800213c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002140:	d038      	beq.n	80021b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002142:	4a1f      	ldr	r2, [pc, #124]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002144:	4b1e      	ldr	r3, [pc, #120]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800214c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002150:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002152:	4b1c      	ldr	r3, [pc, #112]	; (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2232      	movs	r2, #50	; 0x32
 8002158:	fb02 f303 	mul.w	r3, r2, r3
 800215c:	4a1a      	ldr	r2, [pc, #104]	; (80021c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800215e:	fba2 2303 	umull	r2, r3, r2, r3
 8002162:	0c9b      	lsrs	r3, r3, #18
 8002164:	3301      	adds	r3, #1
 8002166:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002168:	e002      	b.n	8002170 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	3b01      	subs	r3, #1
 800216e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002170:	4b13      	ldr	r3, [pc, #76]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002178:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800217c:	d102      	bne.n	8002184 <HAL_PWREx_ControlVoltageScaling+0x60>
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d1f2      	bne.n	800216a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002184:	4b0e      	ldr	r3, [pc, #56]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002186:	695b      	ldr	r3, [r3, #20]
 8002188:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800218c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002190:	d110      	bne.n	80021b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e00f      	b.n	80021b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002196:	4b0a      	ldr	r3, [pc, #40]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800219e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021a2:	d007      	beq.n	80021b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80021a4:	4a06      	ldr	r2, [pc, #24]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80021a6:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3714      	adds	r7, #20
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bc80      	pop	{r7}
 80021be:	4770      	bx	lr
 80021c0:	40007000 	.word	0x40007000
 80021c4:	20000010 	.word	0x20000010
 80021c8:	431bde83 	.word	0x431bde83

080021cc <HAL_PWREx_EnableInternalWakeUpLine>:
/**
  * @brief Enable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_EnableInternalWakeUpLine(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 80021d0:	4a04      	ldr	r2, [pc, #16]	; (80021e4 <HAL_PWREx_EnableInternalWakeUpLine+0x18>)
 80021d2:	4b04      	ldr	r3, [pc, #16]	; (80021e4 <HAL_PWREx_EnableInternalWakeUpLine+0x18>)
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021da:	6093      	str	r3, [r2, #8]
}
 80021dc:	bf00      	nop
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr
 80021e4:	40007000 	.word	0x40007000

080021e8 <HAL_PWREx_DisableInternalWakeUpLine>:
/**
  * @brief Disable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_DisableInternalWakeUpLine(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 80021ec:	4a04      	ldr	r2, [pc, #16]	; (8002200 <HAL_PWREx_DisableInternalWakeUpLine+0x18>)
 80021ee:	4b04      	ldr	r3, [pc, #16]	; (8002200 <HAL_PWREx_DisableInternalWakeUpLine+0x18>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80021f6:	6093      	str	r3, [r2, #8]
}
 80021f8:	bf00      	nop
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr
 8002200:	40007000 	.word	0x40007000

08002204 <HAL_PWREx_EnterSHUTDOWNMode>:
  *        The BOR is not available.
  * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state.
  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0

  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 8002208:	4a09      	ldr	r2, [pc, #36]	; (8002230 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 800220a:	4b09      	ldr	r3, [pc, #36]	; (8002230 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f023 0307 	bic.w	r3, r3, #7
 8002212:	f043 0304 	orr.w	r3, r3, #4
 8002216:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002218:	4a06      	ldr	r2, [pc, #24]	; (8002234 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800221a:	4b06      	ldr	r3, [pc, #24]	; (8002234 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800221c:	691b      	ldr	r3, [r3, #16]
 800221e:	f043 0304 	orr.w	r3, r3, #4
 8002222:	6113      	str	r3, [r2, #16]
 8002224:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 8002226:	bf00      	nop
 8002228:	46bd      	mov	sp, r7
 800222a:	bc80      	pop	{r7}
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	40007000 	.word	0x40007000
 8002234:	e000ed00 	.word	0xe000ed00

08002238 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b088      	sub	sp, #32
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e3d4      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800224a:	4ba1      	ldr	r3, [pc, #644]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f003 030c 	and.w	r3, r3, #12
 8002252:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002254:	4b9e      	ldr	r3, [pc, #632]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	f003 0303 	and.w	r3, r3, #3
 800225c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0310 	and.w	r3, r3, #16
 8002266:	2b00      	cmp	r3, #0
 8002268:	f000 80e4 	beq.w	8002434 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d007      	beq.n	8002282 <HAL_RCC_OscConfig+0x4a>
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	2b0c      	cmp	r3, #12
 8002276:	f040 808b 	bne.w	8002390 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	2b01      	cmp	r3, #1
 800227e:	f040 8087 	bne.w	8002390 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002282:	4b93      	ldr	r3, [pc, #588]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d005      	beq.n	800229a <HAL_RCC_OscConfig+0x62>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e3ac      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6a1a      	ldr	r2, [r3, #32]
 800229e:	4b8c      	ldr	r3, [pc, #560]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0308 	and.w	r3, r3, #8
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d004      	beq.n	80022b4 <HAL_RCC_OscConfig+0x7c>
 80022aa:	4b89      	ldr	r3, [pc, #548]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022b2:	e005      	b.n	80022c0 <HAL_RCC_OscConfig+0x88>
 80022b4:	4b86      	ldr	r3, [pc, #536]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80022b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022ba:	091b      	lsrs	r3, r3, #4
 80022bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d923      	bls.n	800230c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a1b      	ldr	r3, [r3, #32]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f000 fd71 	bl	8002db0 <RCC_SetFlashLatencyFromMSIRange>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e38d      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022d8:	4a7d      	ldr	r2, [pc, #500]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80022da:	4b7d      	ldr	r3, [pc, #500]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f043 0308 	orr.w	r3, r3, #8
 80022e2:	6013      	str	r3, [r2, #0]
 80022e4:	497a      	ldr	r1, [pc, #488]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80022e6:	4b7a      	ldr	r3, [pc, #488]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a1b      	ldr	r3, [r3, #32]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022f6:	4976      	ldr	r1, [pc, #472]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80022f8:	4b75      	ldr	r3, [pc, #468]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	69db      	ldr	r3, [r3, #28]
 8002304:	021b      	lsls	r3, r3, #8
 8002306:	4313      	orrs	r3, r2
 8002308:	604b      	str	r3, [r1, #4]
 800230a:	e025      	b.n	8002358 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800230c:	4a70      	ldr	r2, [pc, #448]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 800230e:	4b70      	ldr	r3, [pc, #448]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f043 0308 	orr.w	r3, r3, #8
 8002316:	6013      	str	r3, [r2, #0]
 8002318:	496d      	ldr	r1, [pc, #436]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 800231a:	4b6d      	ldr	r3, [pc, #436]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a1b      	ldr	r3, [r3, #32]
 8002326:	4313      	orrs	r3, r2
 8002328:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800232a:	4969      	ldr	r1, [pc, #420]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 800232c:	4b68      	ldr	r3, [pc, #416]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	69db      	ldr	r3, [r3, #28]
 8002338:	021b      	lsls	r3, r3, #8
 800233a:	4313      	orrs	r3, r2
 800233c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d109      	bne.n	8002358 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	4618      	mov	r0, r3
 800234a:	f000 fd31 	bl	8002db0 <RCC_SetFlashLatencyFromMSIRange>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e34d      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002358:	f000 fc6a 	bl	8002c30 <HAL_RCC_GetSysClockFreq>
 800235c:	4601      	mov	r1, r0
 800235e:	4b5c      	ldr	r3, [pc, #368]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	091b      	lsrs	r3, r3, #4
 8002364:	f003 030f 	and.w	r3, r3, #15
 8002368:	4a5a      	ldr	r2, [pc, #360]	; (80024d4 <HAL_RCC_OscConfig+0x29c>)
 800236a:	5cd3      	ldrb	r3, [r2, r3]
 800236c:	f003 031f 	and.w	r3, r3, #31
 8002370:	fa21 f303 	lsr.w	r3, r1, r3
 8002374:	4a58      	ldr	r2, [pc, #352]	; (80024d8 <HAL_RCC_OscConfig+0x2a0>)
 8002376:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002378:	4b58      	ldr	r3, [pc, #352]	; (80024dc <HAL_RCC_OscConfig+0x2a4>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4618      	mov	r0, r3
 800237e:	f7fe fe37 	bl	8000ff0 <HAL_InitTick>
 8002382:	4603      	mov	r3, r0
 8002384:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002386:	7bfb      	ldrb	r3, [r7, #15]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d052      	beq.n	8002432 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800238c:	7bfb      	ldrb	r3, [r7, #15]
 800238e:	e331      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d032      	beq.n	80023fe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002398:	4a4d      	ldr	r2, [pc, #308]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 800239a:	4b4d      	ldr	r3, [pc, #308]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f043 0301 	orr.w	r3, r3, #1
 80023a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023a4:	f7fe fe70 	bl	8001088 <HAL_GetTick>
 80023a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023aa:	e008      	b.n	80023be <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023ac:	f7fe fe6c 	bl	8001088 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d901      	bls.n	80023be <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e31a      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023be:	4b44      	ldr	r3, [pc, #272]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0302 	and.w	r3, r3, #2
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d0f0      	beq.n	80023ac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023ca:	4a41      	ldr	r2, [pc, #260]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80023cc:	4b40      	ldr	r3, [pc, #256]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f043 0308 	orr.w	r3, r3, #8
 80023d4:	6013      	str	r3, [r2, #0]
 80023d6:	493e      	ldr	r1, [pc, #248]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80023d8:	4b3d      	ldr	r3, [pc, #244]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a1b      	ldr	r3, [r3, #32]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023e8:	4939      	ldr	r1, [pc, #228]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80023ea:	4b39      	ldr	r3, [pc, #228]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	021b      	lsls	r3, r3, #8
 80023f8:	4313      	orrs	r3, r2
 80023fa:	604b      	str	r3, [r1, #4]
 80023fc:	e01a      	b.n	8002434 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80023fe:	4a34      	ldr	r2, [pc, #208]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 8002400:	4b33      	ldr	r3, [pc, #204]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f023 0301 	bic.w	r3, r3, #1
 8002408:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800240a:	f7fe fe3d 	bl	8001088 <HAL_GetTick>
 800240e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002410:	e008      	b.n	8002424 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002412:	f7fe fe39 	bl	8001088 <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	2b02      	cmp	r3, #2
 800241e:	d901      	bls.n	8002424 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e2e7      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002424:	4b2a      	ldr	r3, [pc, #168]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	2b00      	cmp	r3, #0
 800242e:	d1f0      	bne.n	8002412 <HAL_RCC_OscConfig+0x1da>
 8002430:	e000      	b.n	8002434 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002432:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	2b00      	cmp	r3, #0
 800243e:	d074      	beq.n	800252a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	2b08      	cmp	r3, #8
 8002444:	d005      	beq.n	8002452 <HAL_RCC_OscConfig+0x21a>
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	2b0c      	cmp	r3, #12
 800244a:	d10e      	bne.n	800246a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	2b03      	cmp	r3, #3
 8002450:	d10b      	bne.n	800246a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002452:	4b1f      	ldr	r3, [pc, #124]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d064      	beq.n	8002528 <HAL_RCC_OscConfig+0x2f0>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d160      	bne.n	8002528 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e2c4      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002472:	d106      	bne.n	8002482 <HAL_RCC_OscConfig+0x24a>
 8002474:	4a16      	ldr	r2, [pc, #88]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 8002476:	4b16      	ldr	r3, [pc, #88]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800247e:	6013      	str	r3, [r2, #0]
 8002480:	e01d      	b.n	80024be <HAL_RCC_OscConfig+0x286>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800248a:	d10c      	bne.n	80024a6 <HAL_RCC_OscConfig+0x26e>
 800248c:	4a10      	ldr	r2, [pc, #64]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 800248e:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002496:	6013      	str	r3, [r2, #0]
 8002498:	4a0d      	ldr	r2, [pc, #52]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 800249a:	4b0d      	ldr	r3, [pc, #52]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024a2:	6013      	str	r3, [r2, #0]
 80024a4:	e00b      	b.n	80024be <HAL_RCC_OscConfig+0x286>
 80024a6:	4a0a      	ldr	r2, [pc, #40]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80024a8:	4b09      	ldr	r3, [pc, #36]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024b0:	6013      	str	r3, [r2, #0]
 80024b2:	4a07      	ldr	r2, [pc, #28]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80024b4:	4b06      	ldr	r3, [pc, #24]	; (80024d0 <HAL_RCC_OscConfig+0x298>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024bc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d01c      	beq.n	8002500 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c6:	f7fe fddf 	bl	8001088 <HAL_GetTick>
 80024ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024cc:	e011      	b.n	80024f2 <HAL_RCC_OscConfig+0x2ba>
 80024ce:	bf00      	nop
 80024d0:	40021000 	.word	0x40021000
 80024d4:	08012d2c 	.word	0x08012d2c
 80024d8:	20000010 	.word	0x20000010
 80024dc:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024e0:	f7fe fdd2 	bl	8001088 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	2b64      	cmp	r3, #100	; 0x64
 80024ec:	d901      	bls.n	80024f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80024ee:	2303      	movs	r3, #3
 80024f0:	e280      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024f2:	4baf      	ldr	r3, [pc, #700]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d0f0      	beq.n	80024e0 <HAL_RCC_OscConfig+0x2a8>
 80024fe:	e014      	b.n	800252a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002500:	f7fe fdc2 	bl	8001088 <HAL_GetTick>
 8002504:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002506:	e008      	b.n	800251a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002508:	f7fe fdbe 	bl	8001088 <HAL_GetTick>
 800250c:	4602      	mov	r2, r0
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	2b64      	cmp	r3, #100	; 0x64
 8002514:	d901      	bls.n	800251a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002516:	2303      	movs	r3, #3
 8002518:	e26c      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800251a:	4ba5      	ldr	r3, [pc, #660]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d1f0      	bne.n	8002508 <HAL_RCC_OscConfig+0x2d0>
 8002526:	e000      	b.n	800252a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002528:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	2b00      	cmp	r3, #0
 8002534:	d060      	beq.n	80025f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	2b04      	cmp	r3, #4
 800253a:	d005      	beq.n	8002548 <HAL_RCC_OscConfig+0x310>
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	2b0c      	cmp	r3, #12
 8002540:	d119      	bne.n	8002576 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	2b02      	cmp	r3, #2
 8002546:	d116      	bne.n	8002576 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002548:	4b99      	ldr	r3, [pc, #612]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002550:	2b00      	cmp	r3, #0
 8002552:	d005      	beq.n	8002560 <HAL_RCC_OscConfig+0x328>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d101      	bne.n	8002560 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e249      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002560:	4993      	ldr	r1, [pc, #588]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 8002562:	4b93      	ldr	r3, [pc, #588]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	691b      	ldr	r3, [r3, #16]
 800256e:	061b      	lsls	r3, r3, #24
 8002570:	4313      	orrs	r3, r2
 8002572:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002574:	e040      	b.n	80025f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d023      	beq.n	80025c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800257e:	4a8c      	ldr	r2, [pc, #560]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 8002580:	4b8b      	ldr	r3, [pc, #556]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002588:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800258a:	f7fe fd7d 	bl	8001088 <HAL_GetTick>
 800258e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002590:	e008      	b.n	80025a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002592:	f7fe fd79 	bl	8001088 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	2b02      	cmp	r3, #2
 800259e:	d901      	bls.n	80025a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80025a0:	2303      	movs	r3, #3
 80025a2:	e227      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025a4:	4b82      	ldr	r3, [pc, #520]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d0f0      	beq.n	8002592 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b0:	497f      	ldr	r1, [pc, #508]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 80025b2:	4b7f      	ldr	r3, [pc, #508]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	061b      	lsls	r3, r3, #24
 80025c0:	4313      	orrs	r3, r2
 80025c2:	604b      	str	r3, [r1, #4]
 80025c4:	e018      	b.n	80025f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025c6:	4a7a      	ldr	r2, [pc, #488]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 80025c8:	4b79      	ldr	r3, [pc, #484]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d2:	f7fe fd59 	bl	8001088 <HAL_GetTick>
 80025d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025d8:	e008      	b.n	80025ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025da:	f7fe fd55 	bl	8001088 <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d901      	bls.n	80025ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e203      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025ec:	4b70      	ldr	r3, [pc, #448]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d1f0      	bne.n	80025da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0308 	and.w	r3, r3, #8
 8002600:	2b00      	cmp	r3, #0
 8002602:	d03c      	beq.n	800267e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	695b      	ldr	r3, [r3, #20]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d01c      	beq.n	8002646 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800260c:	4a68      	ldr	r2, [pc, #416]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 800260e:	4b68      	ldr	r3, [pc, #416]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 8002610:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002614:	f043 0301 	orr.w	r3, r3, #1
 8002618:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800261c:	f7fe fd34 	bl	8001088 <HAL_GetTick>
 8002620:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002622:	e008      	b.n	8002636 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002624:	f7fe fd30 	bl	8001088 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	2b02      	cmp	r3, #2
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e1de      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002636:	4b5e      	ldr	r3, [pc, #376]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 8002638:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d0ef      	beq.n	8002624 <HAL_RCC_OscConfig+0x3ec>
 8002644:	e01b      	b.n	800267e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002646:	4a5a      	ldr	r2, [pc, #360]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 8002648:	4b59      	ldr	r3, [pc, #356]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 800264a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800264e:	f023 0301 	bic.w	r3, r3, #1
 8002652:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002656:	f7fe fd17 	bl	8001088 <HAL_GetTick>
 800265a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800265c:	e008      	b.n	8002670 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800265e:	f7fe fd13 	bl	8001088 <HAL_GetTick>
 8002662:	4602      	mov	r2, r0
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	2b02      	cmp	r3, #2
 800266a:	d901      	bls.n	8002670 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800266c:	2303      	movs	r3, #3
 800266e:	e1c1      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002670:	4b4f      	ldr	r3, [pc, #316]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 8002672:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d1ef      	bne.n	800265e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	2b00      	cmp	r3, #0
 8002688:	f000 80a6 	beq.w	80027d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800268c:	2300      	movs	r3, #0
 800268e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002690:	4b47      	ldr	r3, [pc, #284]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 8002692:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002694:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d10d      	bne.n	80026b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800269c:	4a44      	ldr	r2, [pc, #272]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 800269e:	4b44      	ldr	r3, [pc, #272]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 80026a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026a6:	6593      	str	r3, [r2, #88]	; 0x58
 80026a8:	4b41      	ldr	r3, [pc, #260]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 80026aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026b0:	60bb      	str	r3, [r7, #8]
 80026b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026b4:	2301      	movs	r3, #1
 80026b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026b8:	4b3e      	ldr	r3, [pc, #248]	; (80027b4 <HAL_RCC_OscConfig+0x57c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d118      	bne.n	80026f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026c4:	4a3b      	ldr	r2, [pc, #236]	; (80027b4 <HAL_RCC_OscConfig+0x57c>)
 80026c6:	4b3b      	ldr	r3, [pc, #236]	; (80027b4 <HAL_RCC_OscConfig+0x57c>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026d0:	f7fe fcda 	bl	8001088 <HAL_GetTick>
 80026d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026d6:	e008      	b.n	80026ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026d8:	f7fe fcd6 	bl	8001088 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e184      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026ea:	4b32      	ldr	r3, [pc, #200]	; (80027b4 <HAL_RCC_OscConfig+0x57c>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d0f0      	beq.n	80026d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d108      	bne.n	8002710 <HAL_RCC_OscConfig+0x4d8>
 80026fe:	4a2c      	ldr	r2, [pc, #176]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 8002700:	4b2b      	ldr	r3, [pc, #172]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 8002702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002706:	f043 0301 	orr.w	r3, r3, #1
 800270a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800270e:	e024      	b.n	800275a <HAL_RCC_OscConfig+0x522>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	2b05      	cmp	r3, #5
 8002716:	d110      	bne.n	800273a <HAL_RCC_OscConfig+0x502>
 8002718:	4a25      	ldr	r2, [pc, #148]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 800271a:	4b25      	ldr	r3, [pc, #148]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 800271c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002720:	f043 0304 	orr.w	r3, r3, #4
 8002724:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002728:	4a21      	ldr	r2, [pc, #132]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 800272a:	4b21      	ldr	r3, [pc, #132]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 800272c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002730:	f043 0301 	orr.w	r3, r3, #1
 8002734:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002738:	e00f      	b.n	800275a <HAL_RCC_OscConfig+0x522>
 800273a:	4a1d      	ldr	r2, [pc, #116]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 800273c:	4b1c      	ldr	r3, [pc, #112]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 800273e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002742:	f023 0301 	bic.w	r3, r3, #1
 8002746:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800274a:	4a19      	ldr	r2, [pc, #100]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 800274c:	4b18      	ldr	r3, [pc, #96]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 800274e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002752:	f023 0304 	bic.w	r3, r3, #4
 8002756:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d016      	beq.n	8002790 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002762:	f7fe fc91 	bl	8001088 <HAL_GetTick>
 8002766:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002768:	e00a      	b.n	8002780 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800276a:	f7fe fc8d 	bl	8001088 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	f241 3288 	movw	r2, #5000	; 0x1388
 8002778:	4293      	cmp	r3, r2
 800277a:	d901      	bls.n	8002780 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e139      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002780:	4b0b      	ldr	r3, [pc, #44]	; (80027b0 <HAL_RCC_OscConfig+0x578>)
 8002782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002786:	f003 0302 	and.w	r3, r3, #2
 800278a:	2b00      	cmp	r3, #0
 800278c:	d0ed      	beq.n	800276a <HAL_RCC_OscConfig+0x532>
 800278e:	e01a      	b.n	80027c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002790:	f7fe fc7a 	bl	8001088 <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002796:	e00f      	b.n	80027b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002798:	f7fe fc76 	bl	8001088 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d906      	bls.n	80027b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e122      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
 80027ae:	bf00      	nop
 80027b0:	40021000 	.word	0x40021000
 80027b4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027b8:	4b90      	ldr	r3, [pc, #576]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80027ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d1e8      	bne.n	8002798 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027c6:	7ffb      	ldrb	r3, [r7, #31]
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d105      	bne.n	80027d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027cc:	4a8b      	ldr	r2, [pc, #556]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80027ce:	4b8b      	ldr	r3, [pc, #556]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80027d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027d6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f000 8108 	beq.w	80029f2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	f040 80d0 	bne.w	800298c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80027ec:	4b83      	ldr	r3, [pc, #524]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	f003 0203 	and.w	r2, r3, #3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d130      	bne.n	8002862 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280a:	3b01      	subs	r3, #1
 800280c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800280e:	429a      	cmp	r2, r3
 8002810:	d127      	bne.n	8002862 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800281c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800281e:	429a      	cmp	r2, r3
 8002820:	d11f      	bne.n	8002862 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800282c:	2a07      	cmp	r2, #7
 800282e:	bf14      	ite	ne
 8002830:	2201      	movne	r2, #1
 8002832:	2200      	moveq	r2, #0
 8002834:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002836:	4293      	cmp	r3, r2
 8002838:	d113      	bne.n	8002862 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002844:	085b      	lsrs	r3, r3, #1
 8002846:	3b01      	subs	r3, #1
 8002848:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800284a:	429a      	cmp	r2, r3
 800284c:	d109      	bne.n	8002862 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002858:	085b      	lsrs	r3, r3, #1
 800285a:	3b01      	subs	r3, #1
 800285c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800285e:	429a      	cmp	r2, r3
 8002860:	d06e      	beq.n	8002940 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	2b0c      	cmp	r3, #12
 8002866:	d069      	beq.n	800293c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002868:	4b64      	ldr	r3, [pc, #400]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d105      	bne.n	8002880 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002874:	4b61      	ldr	r3, [pc, #388]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e0b7      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002884:	4a5d      	ldr	r2, [pc, #372]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 8002886:	4b5d      	ldr	r3, [pc, #372]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800288e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002890:	f7fe fbfa 	bl	8001088 <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002896:	e008      	b.n	80028aa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002898:	f7fe fbf6 	bl	8001088 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e0a4      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028aa:	4b54      	ldr	r3, [pc, #336]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1f0      	bne.n	8002898 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028b6:	4851      	ldr	r0, [pc, #324]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80028b8:	4b50      	ldr	r3, [pc, #320]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80028ba:	68da      	ldr	r2, [r3, #12]
 80028bc:	4b50      	ldr	r3, [pc, #320]	; (8002a00 <HAL_RCC_OscConfig+0x7c8>)
 80028be:	4013      	ands	r3, r2
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80028c8:	3a01      	subs	r2, #1
 80028ca:	0112      	lsls	r2, r2, #4
 80028cc:	4311      	orrs	r1, r2
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028d2:	0212      	lsls	r2, r2, #8
 80028d4:	4311      	orrs	r1, r2
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80028da:	0852      	lsrs	r2, r2, #1
 80028dc:	3a01      	subs	r2, #1
 80028de:	0552      	lsls	r2, r2, #21
 80028e0:	4311      	orrs	r1, r2
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80028e6:	0852      	lsrs	r2, r2, #1
 80028e8:	3a01      	subs	r2, #1
 80028ea:	0652      	lsls	r2, r2, #25
 80028ec:	4311      	orrs	r1, r2
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80028f2:	0912      	lsrs	r2, r2, #4
 80028f4:	0452      	lsls	r2, r2, #17
 80028f6:	430a      	orrs	r2, r1
 80028f8:	4313      	orrs	r3, r2
 80028fa:	60c3      	str	r3, [r0, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80028fc:	4a3f      	ldr	r2, [pc, #252]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80028fe:	4b3f      	ldr	r3, [pc, #252]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002906:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002908:	4a3c      	ldr	r2, [pc, #240]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 800290a:	4b3c      	ldr	r3, [pc, #240]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002912:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002914:	f7fe fbb8 	bl	8001088 <HAL_GetTick>
 8002918:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800291c:	f7fe fbb4 	bl	8001088 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e062      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800292e:	4b33      	ldr	r3, [pc, #204]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d0f0      	beq.n	800291c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800293a:	e05a      	b.n	80029f2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e059      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002940:	4b2e      	ldr	r3, [pc, #184]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d152      	bne.n	80029f2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800294c:	4a2b      	ldr	r2, [pc, #172]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 800294e:	4b2b      	ldr	r3, [pc, #172]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002956:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002958:	4a28      	ldr	r2, [pc, #160]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 800295a:	4b28      	ldr	r3, [pc, #160]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002962:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002964:	f7fe fb90 	bl	8001088 <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800296a:	e008      	b.n	800297e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296c:	f7fe fb8c 	bl	8001088 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b02      	cmp	r3, #2
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e03a      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800297e:	4b1f      	ldr	r3, [pc, #124]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d0f0      	beq.n	800296c <HAL_RCC_OscConfig+0x734>
 800298a:	e032      	b.n	80029f2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	2b0c      	cmp	r3, #12
 8002990:	d02d      	beq.n	80029ee <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002992:	4a1a      	ldr	r2, [pc, #104]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 8002994:	4b19      	ldr	r3, [pc, #100]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800299c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800299e:	4b17      	ldr	r3, [pc, #92]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d105      	bne.n	80029b6 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80029aa:	4a14      	ldr	r2, [pc, #80]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80029ac:	4b13      	ldr	r3, [pc, #76]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	f023 0303 	bic.w	r3, r3, #3
 80029b4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80029b6:	4a11      	ldr	r2, [pc, #68]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80029b8:	4b10      	ldr	r3, [pc, #64]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80029c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029c4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c6:	f7fe fb5f 	bl	8001088 <HAL_GetTick>
 80029ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029cc:	e008      	b.n	80029e0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ce:	f7fe fb5b 	bl	8001088 <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d901      	bls.n	80029e0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e009      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029e0:	4b06      	ldr	r3, [pc, #24]	; (80029fc <HAL_RCC_OscConfig+0x7c4>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d1f0      	bne.n	80029ce <HAL_RCC_OscConfig+0x796>
 80029ec:	e001      	b.n	80029f2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e000      	b.n	80029f4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3720      	adds	r7, #32
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40021000 	.word	0x40021000
 8002a00:	f99d808c 	.word	0xf99d808c

08002a04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d101      	bne.n	8002a18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e0c8      	b.n	8002baa <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a18:	4b66      	ldr	r3, [pc, #408]	; (8002bb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0207 	and.w	r2, r3, #7
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d210      	bcs.n	8002a48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a26:	4963      	ldr	r1, [pc, #396]	; (8002bb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002a28:	4b62      	ldr	r3, [pc, #392]	; (8002bb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f023 0207 	bic.w	r2, r3, #7
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a36:	4b5f      	ldr	r3, [pc, #380]	; (8002bb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0207 	and.w	r2, r3, #7
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d001      	beq.n	8002a48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e0b0      	b.n	8002baa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d04c      	beq.n	8002aee <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	2b03      	cmp	r3, #3
 8002a5a:	d107      	bne.n	8002a6c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a5c:	4b56      	ldr	r3, [pc, #344]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d121      	bne.n	8002aac <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e09e      	b.n	8002baa <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d107      	bne.n	8002a84 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a74:	4b50      	ldr	r3, [pc, #320]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d115      	bne.n	8002aac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e092      	b.n	8002baa <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d107      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a8c:	4b4a      	ldr	r3, [pc, #296]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d109      	bne.n	8002aac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e086      	b.n	8002baa <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a9c:	4b46      	ldr	r3, [pc, #280]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e07e      	b.n	8002baa <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002aac:	4942      	ldr	r1, [pc, #264]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002aae:	4b42      	ldr	r3, [pc, #264]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f023 0203 	bic.w	r2, r3, #3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002abe:	f7fe fae3 	bl	8001088 <HAL_GetTick>
 8002ac2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ac4:	e00a      	b.n	8002adc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ac6:	f7fe fadf 	bl	8001088 <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d901      	bls.n	8002adc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e066      	b.n	8002baa <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002adc:	4b36      	ldr	r3, [pc, #216]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f003 020c 	and.w	r2, r3, #12
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d1eb      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d008      	beq.n	8002b0c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002afa:	492f      	ldr	r1, [pc, #188]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002afc:	4b2e      	ldr	r3, [pc, #184]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b0c:	4b29      	ldr	r3, [pc, #164]	; (8002bb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0207 	and.w	r2, r3, #7
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d910      	bls.n	8002b3c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b1a:	4926      	ldr	r1, [pc, #152]	; (8002bb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002b1c:	4b25      	ldr	r3, [pc, #148]	; (8002bb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f023 0207 	bic.w	r2, r3, #7
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b2a:	4b22      	ldr	r3, [pc, #136]	; (8002bb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0207 	and.w	r2, r3, #7
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d001      	beq.n	8002b3c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e036      	b.n	8002baa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d008      	beq.n	8002b5a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b48:	491b      	ldr	r1, [pc, #108]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002b4a:	4b1b      	ldr	r3, [pc, #108]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0308 	and.w	r3, r3, #8
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d009      	beq.n	8002b7a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b66:	4914      	ldr	r1, [pc, #80]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002b68:	4b13      	ldr	r3, [pc, #76]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	4313      	orrs	r3, r2
 8002b78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b7a:	f000 f859 	bl	8002c30 <HAL_RCC_GetSysClockFreq>
 8002b7e:	4601      	mov	r1, r0
 8002b80:	4b0d      	ldr	r3, [pc, #52]	; (8002bb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	091b      	lsrs	r3, r3, #4
 8002b86:	f003 030f 	and.w	r3, r3, #15
 8002b8a:	4a0c      	ldr	r2, [pc, #48]	; (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b8c:	5cd3      	ldrb	r3, [r2, r3]
 8002b8e:	f003 031f 	and.w	r3, r3, #31
 8002b92:	fa21 f303 	lsr.w	r3, r1, r3
 8002b96:	4a0a      	ldr	r2, [pc, #40]	; (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b9a:	4b0a      	ldr	r3, [pc, #40]	; (8002bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7fe fa26 	bl	8000ff0 <HAL_InitTick>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	72fb      	strb	r3, [r7, #11]

  return status;
 8002ba8:	7afb      	ldrb	r3, [r7, #11]
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	40022000 	.word	0x40022000
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	08012d2c 	.word	0x08012d2c
 8002bc0:	20000010 	.word	0x20000010
 8002bc4:	20000000 	.word	0x20000000

08002bc8 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b08a      	sub	sp, #40	; 0x28
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8002bd4:	4a15      	ldr	r2, [pc, #84]	; (8002c2c <HAL_RCC_MCOConfig+0x64>)
 8002bd6:	4b15      	ldr	r3, [pc, #84]	; (8002c2c <HAL_RCC_MCOConfig+0x64>)
 8002bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bda:	f043 0301 	orr.w	r3, r3, #1
 8002bde:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002be0:	4b12      	ldr	r3, [pc, #72]	; (8002c2c <HAL_RCC_MCOConfig+0x64>)
 8002be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002be4:	f003 0301 	and.w	r3, r3, #1
 8002be8:	613b      	str	r3, [r7, #16]
 8002bea:	693b      	ldr	r3, [r7, #16]

  /* Configue the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 8002bec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8002c02:	f107 0314 	add.w	r3, r7, #20
 8002c06:	4619      	mov	r1, r3
 8002c08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c0c:	f7fe ff4a 	bl	8001aa4 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 8002c10:	4806      	ldr	r0, [pc, #24]	; (8002c2c <HAL_RCC_MCOConfig+0x64>)
 8002c12:	4b06      	ldr	r3, [pc, #24]	; (8002c2c <HAL_RCC_MCOConfig+0x64>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f023 42ee 	bic.w	r2, r3, #1996488704	; 0x77000000
 8002c1a:	68b9      	ldr	r1, [r7, #8]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	430b      	orrs	r3, r1
 8002c20:	4313      	orrs	r3, r2
 8002c22:	6083      	str	r3, [r0, #8]
}
 8002c24:	bf00      	nop
 8002c26:	3728      	adds	r7, #40	; 0x28
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40021000 	.word	0x40021000

08002c30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b089      	sub	sp, #36	; 0x24
 8002c34:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c36:	2300      	movs	r3, #0
 8002c38:	61fb      	str	r3, [r7, #28]
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c3e:	4b3d      	ldr	r3, [pc, #244]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	f003 030c 	and.w	r3, r3, #12
 8002c46:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c48:	4b3a      	ldr	r3, [pc, #232]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	f003 0303 	and.w	r3, r3, #3
 8002c50:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d005      	beq.n	8002c64 <HAL_RCC_GetSysClockFreq+0x34>
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	2b0c      	cmp	r3, #12
 8002c5c:	d121      	bne.n	8002ca2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d11e      	bne.n	8002ca2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c64:	4b33      	ldr	r3, [pc, #204]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0308 	and.w	r3, r3, #8
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d107      	bne.n	8002c80 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c70:	4b30      	ldr	r3, [pc, #192]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c76:	0a1b      	lsrs	r3, r3, #8
 8002c78:	f003 030f 	and.w	r3, r3, #15
 8002c7c:	61fb      	str	r3, [r7, #28]
 8002c7e:	e005      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c80:	4b2c      	ldr	r3, [pc, #176]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	091b      	lsrs	r3, r3, #4
 8002c86:	f003 030f 	and.w	r3, r3, #15
 8002c8a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002c8c:	4a2a      	ldr	r2, [pc, #168]	; (8002d38 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c94:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d10d      	bne.n	8002cb8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ca0:	e00a      	b.n	8002cb8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	2b04      	cmp	r3, #4
 8002ca6:	d102      	bne.n	8002cae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ca8:	4b24      	ldr	r3, [pc, #144]	; (8002d3c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002caa:	61bb      	str	r3, [r7, #24]
 8002cac:	e004      	b.n	8002cb8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	2b08      	cmp	r3, #8
 8002cb2:	d101      	bne.n	8002cb8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002cb4:	4b22      	ldr	r3, [pc, #136]	; (8002d40 <HAL_RCC_GetSysClockFreq+0x110>)
 8002cb6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	2b0c      	cmp	r3, #12
 8002cbc:	d133      	bne.n	8002d26 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002cbe:	4b1d      	ldr	r3, [pc, #116]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x104>)
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	f003 0303 	and.w	r3, r3, #3
 8002cc6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d002      	beq.n	8002cd4 <HAL_RCC_GetSysClockFreq+0xa4>
 8002cce:	2b03      	cmp	r3, #3
 8002cd0:	d003      	beq.n	8002cda <HAL_RCC_GetSysClockFreq+0xaa>
 8002cd2:	e005      	b.n	8002ce0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002cd4:	4b19      	ldr	r3, [pc, #100]	; (8002d3c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002cd6:	617b      	str	r3, [r7, #20]
      break;
 8002cd8:	e005      	b.n	8002ce6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002cda:	4b19      	ldr	r3, [pc, #100]	; (8002d40 <HAL_RCC_GetSysClockFreq+0x110>)
 8002cdc:	617b      	str	r3, [r7, #20]
      break;
 8002cde:	e002      	b.n	8002ce6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	617b      	str	r3, [r7, #20]
      break;
 8002ce4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ce6:	4b13      	ldr	r3, [pc, #76]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x104>)
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	091b      	lsrs	r3, r3, #4
 8002cec:	f003 0307 	and.w	r3, r3, #7
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002cf4:	4b0f      	ldr	r3, [pc, #60]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x104>)
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	0a1b      	lsrs	r3, r3, #8
 8002cfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	fb02 f203 	mul.w	r2, r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d0a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d0c:	4b09      	ldr	r3, [pc, #36]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x104>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	0e5b      	lsrs	r3, r3, #25
 8002d12:	f003 0303 	and.w	r3, r3, #3
 8002d16:	3301      	adds	r3, #1
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002d1c:	697a      	ldr	r2, [r7, #20]
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d24:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002d26:	69bb      	ldr	r3, [r7, #24]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3724      	adds	r7, #36	; 0x24
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bc80      	pop	{r7}
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	40021000 	.word	0x40021000
 8002d38:	08012d44 	.word	0x08012d44
 8002d3c:	00f42400 	.word	0x00f42400
 8002d40:	007a1200 	.word	0x007a1200

08002d44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d48:	4b02      	ldr	r3, [pc, #8]	; (8002d54 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bc80      	pop	{r7}
 8002d52:	4770      	bx	lr
 8002d54:	20000010 	.word	0x20000010

08002d58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002d5c:	f7ff fff2 	bl	8002d44 <HAL_RCC_GetHCLKFreq>
 8002d60:	4601      	mov	r1, r0
 8002d62:	4b06      	ldr	r3, [pc, #24]	; (8002d7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	0a1b      	lsrs	r3, r3, #8
 8002d68:	f003 0307 	and.w	r3, r3, #7
 8002d6c:	4a04      	ldr	r2, [pc, #16]	; (8002d80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d6e:	5cd3      	ldrb	r3, [r2, r3]
 8002d70:	f003 031f 	and.w	r3, r3, #31
 8002d74:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	08012d3c 	.word	0x08012d3c

08002d84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d88:	f7ff ffdc 	bl	8002d44 <HAL_RCC_GetHCLKFreq>
 8002d8c:	4601      	mov	r1, r0
 8002d8e:	4b06      	ldr	r3, [pc, #24]	; (8002da8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	0adb      	lsrs	r3, r3, #11
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	4a04      	ldr	r2, [pc, #16]	; (8002dac <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d9a:	5cd3      	ldrb	r3, [r2, r3]
 8002d9c:	f003 031f 	and.w	r3, r3, #31
 8002da0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	40021000 	.word	0x40021000
 8002dac:	08012d3c 	.word	0x08012d3c

08002db0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002db8:	2300      	movs	r3, #0
 8002dba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002dbc:	4b2a      	ldr	r3, [pc, #168]	; (8002e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d003      	beq.n	8002dd0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002dc8:	f7ff f9a0 	bl	800210c <HAL_PWREx_GetVoltageRange>
 8002dcc:	6178      	str	r0, [r7, #20]
 8002dce:	e014      	b.n	8002dfa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002dd0:	4a25      	ldr	r2, [pc, #148]	; (8002e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dd2:	4b25      	ldr	r3, [pc, #148]	; (8002e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dda:	6593      	str	r3, [r2, #88]	; 0x58
 8002ddc:	4b22      	ldr	r3, [pc, #136]	; (8002e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002de0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002de4:	60fb      	str	r3, [r7, #12]
 8002de6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002de8:	f7ff f990 	bl	800210c <HAL_PWREx_GetVoltageRange>
 8002dec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002dee:	4a1e      	ldr	r2, [pc, #120]	; (8002e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002df0:	4b1d      	ldr	r3, [pc, #116]	; (8002e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002df2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002df4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002df8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e00:	d10b      	bne.n	8002e1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b80      	cmp	r3, #128	; 0x80
 8002e06:	d919      	bls.n	8002e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2ba0      	cmp	r3, #160	; 0xa0
 8002e0c:	d902      	bls.n	8002e14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e0e:	2302      	movs	r3, #2
 8002e10:	613b      	str	r3, [r7, #16]
 8002e12:	e013      	b.n	8002e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e14:	2301      	movs	r3, #1
 8002e16:	613b      	str	r3, [r7, #16]
 8002e18:	e010      	b.n	8002e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2b80      	cmp	r3, #128	; 0x80
 8002e1e:	d902      	bls.n	8002e26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e20:	2303      	movs	r3, #3
 8002e22:	613b      	str	r3, [r7, #16]
 8002e24:	e00a      	b.n	8002e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2b80      	cmp	r3, #128	; 0x80
 8002e2a:	d102      	bne.n	8002e32 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	613b      	str	r3, [r7, #16]
 8002e30:	e004      	b.n	8002e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2b70      	cmp	r3, #112	; 0x70
 8002e36:	d101      	bne.n	8002e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e38:	2301      	movs	r3, #1
 8002e3a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e3c:	490b      	ldr	r1, [pc, #44]	; (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e3e:	4b0b      	ldr	r3, [pc, #44]	; (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f023 0207 	bic.w	r2, r3, #7
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e4c:	4b07      	ldr	r3, [pc, #28]	; (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0207 	and.w	r2, r3, #7
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d001      	beq.n	8002e5e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3718      	adds	r7, #24
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	40022000 	.word	0x40022000

08002e70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b086      	sub	sp, #24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e78:	2300      	movs	r3, #0
 8002e7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d03f      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e94:	d01c      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002e96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e9a:	d802      	bhi.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d00e      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002ea0:	e01f      	b.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002ea2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ea6:	d003      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002ea8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002eac:	d01c      	beq.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002eae:	e018      	b.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002eb0:	4a85      	ldr	r2, [pc, #532]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002eb2:	4b85      	ldr	r3, [pc, #532]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ebc:	e015      	b.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	3304      	adds	r3, #4
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f000 fac7 	bl	8003458 <RCCEx_PLLSAI1_Config>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ece:	e00c      	b.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3320      	adds	r3, #32
 8002ed4:	2100      	movs	r1, #0
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f000 fbae 	bl	8003638 <RCCEx_PLLSAI2_Config>
 8002edc:	4603      	mov	r3, r0
 8002ede:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ee0:	e003      	b.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	74fb      	strb	r3, [r7, #19]
      break;
 8002ee6:	e000      	b.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002ee8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002eea:	7cfb      	ldrb	r3, [r7, #19]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d10b      	bne.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ef0:	4975      	ldr	r1, [pc, #468]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ef2:	4b75      	ldr	r3, [pc, #468]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f00:	4313      	orrs	r3, r2
 8002f02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002f06:	e001      	b.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f08:	7cfb      	ldrb	r3, [r7, #19]
 8002f0a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d03f      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f20:	d01c      	beq.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002f22:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f26:	d802      	bhi.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d00e      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002f2c:	e01f      	b.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002f2e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002f32:	d003      	beq.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002f34:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002f38:	d01c      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002f3a:	e018      	b.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f3c:	4a62      	ldr	r2, [pc, #392]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f3e:	4b62      	ldr	r3, [pc, #392]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f46:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f48:	e015      	b.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	3304      	adds	r3, #4
 8002f4e:	2100      	movs	r1, #0
 8002f50:	4618      	mov	r0, r3
 8002f52:	f000 fa81 	bl	8003458 <RCCEx_PLLSAI1_Config>
 8002f56:	4603      	mov	r3, r0
 8002f58:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f5a:	e00c      	b.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3320      	adds	r3, #32
 8002f60:	2100      	movs	r1, #0
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 fb68 	bl	8003638 <RCCEx_PLLSAI2_Config>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f6c:	e003      	b.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	74fb      	strb	r3, [r7, #19]
      break;
 8002f72:	e000      	b.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002f74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f76:	7cfb      	ldrb	r3, [r7, #19]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d10b      	bne.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f7c:	4952      	ldr	r1, [pc, #328]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f7e:	4b52      	ldr	r3, [pc, #328]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f84:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002f92:	e001      	b.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f94:	7cfb      	ldrb	r3, [r7, #19]
 8002f96:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	f000 80a0 	beq.w	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002faa:	4b47      	ldr	r3, [pc, #284]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002fac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e000      	b.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002fba:	2300      	movs	r3, #0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d00d      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fc0:	4a41      	ldr	r2, [pc, #260]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002fc2:	4b41      	ldr	r3, [pc, #260]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fca:	6593      	str	r3, [r2, #88]	; 0x58
 8002fcc:	4b3e      	ldr	r3, [pc, #248]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd4:	60bb      	str	r3, [r7, #8]
 8002fd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fdc:	4a3b      	ldr	r2, [pc, #236]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002fde:	4b3b      	ldr	r3, [pc, #236]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fe6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fe8:	f7fe f84e 	bl	8001088 <HAL_GetTick>
 8002fec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fee:	e009      	b.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ff0:	f7fe f84a 	bl	8001088 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d902      	bls.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	74fb      	strb	r3, [r7, #19]
        break;
 8003002:	e005      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003004:	4b31      	ldr	r3, [pc, #196]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800300c:	2b00      	cmp	r3, #0
 800300e:	d0ef      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8003010:	7cfb      	ldrb	r3, [r7, #19]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d15c      	bne.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003016:	4b2c      	ldr	r3, [pc, #176]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003018:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800301c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003020:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d01f      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	429a      	cmp	r2, r3
 8003032:	d019      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003034:	4b24      	ldr	r3, [pc, #144]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003036:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800303a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800303e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003040:	4a21      	ldr	r2, [pc, #132]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003042:	4b21      	ldr	r3, [pc, #132]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003048:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800304c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003050:	4a1d      	ldr	r2, [pc, #116]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003052:	4b1d      	ldr	r3, [pc, #116]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003058:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800305c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003060:	4a19      	ldr	r2, [pc, #100]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	2b00      	cmp	r3, #0
 8003070:	d016      	beq.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003072:	f7fe f809 	bl	8001088 <HAL_GetTick>
 8003076:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003078:	e00b      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800307a:	f7fe f805 	bl	8001088 <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	f241 3288 	movw	r2, #5000	; 0x1388
 8003088:	4293      	cmp	r3, r2
 800308a:	d902      	bls.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	74fb      	strb	r3, [r7, #19]
            break;
 8003090:	e006      	b.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003092:	4b0d      	ldr	r3, [pc, #52]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003094:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d0ec      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80030a0:	7cfb      	ldrb	r3, [r7, #19]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10c      	bne.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030a6:	4908      	ldr	r1, [pc, #32]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80030a8:	4b07      	ldr	r3, [pc, #28]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80030aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030b8:	4313      	orrs	r3, r2
 80030ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80030be:	e009      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80030c0:	7cfb      	ldrb	r3, [r7, #19]
 80030c2:	74bb      	strb	r3, [r7, #18]
 80030c4:	e006      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80030c6:	bf00      	nop
 80030c8:	40021000 	.word	0x40021000
 80030cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030d0:	7cfb      	ldrb	r3, [r7, #19]
 80030d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030d4:	7c7b      	ldrb	r3, [r7, #17]
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d105      	bne.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030da:	4a9e      	ldr	r2, [pc, #632]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030dc:	4b9d      	ldr	r3, [pc, #628]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030e4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d00a      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030f2:	4998      	ldr	r1, [pc, #608]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030f4:	4b97      	ldr	r3, [pc, #604]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030fa:	f023 0203 	bic.w	r2, r3, #3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003102:	4313      	orrs	r3, r2
 8003104:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0302 	and.w	r3, r3, #2
 8003110:	2b00      	cmp	r3, #0
 8003112:	d00a      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003114:	498f      	ldr	r1, [pc, #572]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003116:	4b8f      	ldr	r3, [pc, #572]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003118:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800311c:	f023 020c 	bic.w	r2, r3, #12
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003124:	4313      	orrs	r3, r2
 8003126:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0304 	and.w	r3, r3, #4
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00a      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003136:	4987      	ldr	r1, [pc, #540]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003138:	4b86      	ldr	r3, [pc, #536]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800313a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800313e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003146:	4313      	orrs	r3, r2
 8003148:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0308 	and.w	r3, r3, #8
 8003154:	2b00      	cmp	r3, #0
 8003156:	d00a      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003158:	497e      	ldr	r1, [pc, #504]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800315a:	4b7e      	ldr	r3, [pc, #504]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800315c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003160:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003168:	4313      	orrs	r3, r2
 800316a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0310 	and.w	r3, r3, #16
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00a      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800317a:	4976      	ldr	r1, [pc, #472]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800317c:	4b75      	ldr	r3, [pc, #468]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800317e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003182:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800318a:	4313      	orrs	r3, r2
 800318c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0320 	and.w	r3, r3, #32
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00a      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800319c:	496d      	ldr	r1, [pc, #436]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800319e:	4b6d      	ldr	r3, [pc, #436]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031a4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ac:	4313      	orrs	r3, r2
 80031ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00a      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031be:	4965      	ldr	r1, [pc, #404]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031c0:	4b64      	ldr	r3, [pc, #400]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c6:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ce:	4313      	orrs	r3, r2
 80031d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d00a      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80031e0:	495c      	ldr	r1, [pc, #368]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031e2:	4b5c      	ldr	r3, [pc, #368]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031f0:	4313      	orrs	r3, r2
 80031f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00a      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003202:	4954      	ldr	r1, [pc, #336]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003204:	4b53      	ldr	r3, [pc, #332]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003206:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800320a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003212:	4313      	orrs	r3, r2
 8003214:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00a      	beq.n	800323a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003224:	494b      	ldr	r1, [pc, #300]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003226:	4b4b      	ldr	r3, [pc, #300]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003228:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800322c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003234:	4313      	orrs	r3, r2
 8003236:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00a      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003246:	4943      	ldr	r1, [pc, #268]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003248:	4b42      	ldr	r3, [pc, #264]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800324a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800324e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003256:	4313      	orrs	r3, r2
 8003258:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d028      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003268:	493a      	ldr	r1, [pc, #232]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800326a:	4b3a      	ldr	r3, [pc, #232]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800326c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003270:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003278:	4313      	orrs	r3, r2
 800327a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003282:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003286:	d106      	bne.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003288:	4a32      	ldr	r2, [pc, #200]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800328a:	4b32      	ldr	r3, [pc, #200]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003292:	60d3      	str	r3, [r2, #12]
 8003294:	e011      	b.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800329a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800329e:	d10c      	bne.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	3304      	adds	r3, #4
 80032a4:	2101      	movs	r1, #1
 80032a6:	4618      	mov	r0, r3
 80032a8:	f000 f8d6 	bl	8003458 <RCCEx_PLLSAI1_Config>
 80032ac:	4603      	mov	r3, r0
 80032ae:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80032b0:	7cfb      	ldrb	r3, [r7, #19]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80032b6:	7cfb      	ldrb	r3, [r7, #19]
 80032b8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d028      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80032c6:	4923      	ldr	r1, [pc, #140]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80032c8:	4b22      	ldr	r3, [pc, #136]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80032ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032d6:	4313      	orrs	r3, r2
 80032d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032e4:	d106      	bne.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032e6:	4a1b      	ldr	r2, [pc, #108]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80032e8:	4b1a      	ldr	r3, [pc, #104]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032f0:	60d3      	str	r3, [r2, #12]
 80032f2:	e011      	b.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032fc:	d10c      	bne.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	3304      	adds	r3, #4
 8003302:	2101      	movs	r1, #1
 8003304:	4618      	mov	r0, r3
 8003306:	f000 f8a7 	bl	8003458 <RCCEx_PLLSAI1_Config>
 800330a:	4603      	mov	r3, r0
 800330c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800330e:	7cfb      	ldrb	r3, [r7, #19]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d001      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8003314:	7cfb      	ldrb	r3, [r7, #19]
 8003316:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d02b      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003324:	490b      	ldr	r1, [pc, #44]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003326:	4b0b      	ldr	r3, [pc, #44]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003328:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800332c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003334:	4313      	orrs	r3, r2
 8003336:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800333e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003342:	d109      	bne.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003344:	4a03      	ldr	r2, [pc, #12]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003346:	4b03      	ldr	r3, [pc, #12]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800334e:	60d3      	str	r3, [r2, #12]
 8003350:	e014      	b.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8003352:	bf00      	nop
 8003354:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800335c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003360:	d10c      	bne.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	3304      	adds	r3, #4
 8003366:	2101      	movs	r1, #1
 8003368:	4618      	mov	r0, r3
 800336a:	f000 f875 	bl	8003458 <RCCEx_PLLSAI1_Config>
 800336e:	4603      	mov	r3, r0
 8003370:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003372:	7cfb      	ldrb	r3, [r7, #19]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d001      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8003378:	7cfb      	ldrb	r3, [r7, #19]
 800337a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d02f      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003388:	492b      	ldr	r1, [pc, #172]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800338a:	4b2b      	ldr	r3, [pc, #172]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800338c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003390:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003398:	4313      	orrs	r3, r2
 800339a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80033a6:	d10d      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	3304      	adds	r3, #4
 80033ac:	2102      	movs	r1, #2
 80033ae:	4618      	mov	r0, r3
 80033b0:	f000 f852 	bl	8003458 <RCCEx_PLLSAI1_Config>
 80033b4:	4603      	mov	r3, r0
 80033b6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033b8:	7cfb      	ldrb	r3, [r7, #19]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d014      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80033be:	7cfb      	ldrb	r3, [r7, #19]
 80033c0:	74bb      	strb	r3, [r7, #18]
 80033c2:	e011      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80033cc:	d10c      	bne.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	3320      	adds	r3, #32
 80033d2:	2102      	movs	r1, #2
 80033d4:	4618      	mov	r0, r3
 80033d6:	f000 f92f 	bl	8003638 <RCCEx_PLLSAI2_Config>
 80033da:	4603      	mov	r3, r0
 80033dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033de:	7cfb      	ldrb	r3, [r7, #19]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80033e4:	7cfb      	ldrb	r3, [r7, #19]
 80033e6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d00a      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80033f4:	4910      	ldr	r1, [pc, #64]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033f6:	4b10      	ldr	r3, [pc, #64]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033fc:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003404:	4313      	orrs	r3, r2
 8003406:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00b      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003416:	4908      	ldr	r1, [pc, #32]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003418:	4b07      	ldr	r3, [pc, #28]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800341a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800341e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003428:	4313      	orrs	r3, r2
 800342a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800342e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003430:	4618      	mov	r0, r3
 8003432:	3718      	adds	r7, #24
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	40021000 	.word	0x40021000

0800343c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800343c:	b480      	push	{r7}
 800343e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003440:	4a04      	ldr	r2, [pc, #16]	; (8003454 <HAL_RCCEx_EnableMSIPLLMode+0x18>)
 8003442:	4b04      	ldr	r3, [pc, #16]	; (8003454 <HAL_RCCEx_EnableMSIPLLMode+0x18>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f043 0304 	orr.w	r3, r3, #4
 800344a:	6013      	str	r3, [r2, #0]
}
 800344c:	bf00      	nop
 800344e:	46bd      	mov	sp, r7
 8003450:	bc80      	pop	{r7}
 8003452:	4770      	bx	lr
 8003454:	40021000 	.word	0x40021000

08003458 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003462:	2300      	movs	r3, #0
 8003464:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003466:	4b73      	ldr	r3, [pc, #460]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	f003 0303 	and.w	r3, r3, #3
 800346e:	2b00      	cmp	r3, #0
 8003470:	d018      	beq.n	80034a4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003472:	4b70      	ldr	r3, [pc, #448]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	f003 0203 	and.w	r2, r3, #3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	429a      	cmp	r2, r3
 8003480:	d10d      	bne.n	800349e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
       ||
 8003486:	2b00      	cmp	r3, #0
 8003488:	d009      	beq.n	800349e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800348a:	4b6a      	ldr	r3, [pc, #424]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	091b      	lsrs	r3, r3, #4
 8003490:	f003 0307 	and.w	r3, r3, #7
 8003494:	1c5a      	adds	r2, r3, #1
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
       ||
 800349a:	429a      	cmp	r2, r3
 800349c:	d044      	beq.n	8003528 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	73fb      	strb	r3, [r7, #15]
 80034a2:	e041      	b.n	8003528 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d00c      	beq.n	80034c6 <RCCEx_PLLSAI1_Config+0x6e>
 80034ac:	2b03      	cmp	r3, #3
 80034ae:	d013      	beq.n	80034d8 <RCCEx_PLLSAI1_Config+0x80>
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d120      	bne.n	80034f6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034b4:	4b5f      	ldr	r3, [pc, #380]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d11d      	bne.n	80034fc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034c4:	e01a      	b.n	80034fc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034c6:	4b5b      	ldr	r3, [pc, #364]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d116      	bne.n	8003500 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034d6:	e013      	b.n	8003500 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80034d8:	4b56      	ldr	r3, [pc, #344]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d10f      	bne.n	8003504 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80034e4:	4b53      	ldr	r3, [pc, #332]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d109      	bne.n	8003504 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80034f4:	e006      	b.n	8003504 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	73fb      	strb	r3, [r7, #15]
      break;
 80034fa:	e004      	b.n	8003506 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80034fc:	bf00      	nop
 80034fe:	e002      	b.n	8003506 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003500:	bf00      	nop
 8003502:	e000      	b.n	8003506 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003504:	bf00      	nop
    }

    if(status == HAL_OK)
 8003506:	7bfb      	ldrb	r3, [r7, #15]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d10d      	bne.n	8003528 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800350c:	4849      	ldr	r0, [pc, #292]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 800350e:	4b49      	ldr	r3, [pc, #292]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6819      	ldr	r1, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	3b01      	subs	r3, #1
 8003520:	011b      	lsls	r3, r3, #4
 8003522:	430b      	orrs	r3, r1
 8003524:	4313      	orrs	r3, r2
 8003526:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003528:	7bfb      	ldrb	r3, [r7, #15]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d17d      	bne.n	800362a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800352e:	4a41      	ldr	r2, [pc, #260]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003530:	4b40      	ldr	r3, [pc, #256]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003538:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800353a:	f7fd fda5 	bl	8001088 <HAL_GetTick>
 800353e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003540:	e009      	b.n	8003556 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003542:	f7fd fda1 	bl	8001088 <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	2b02      	cmp	r3, #2
 800354e:	d902      	bls.n	8003556 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	73fb      	strb	r3, [r7, #15]
        break;
 8003554:	e005      	b.n	8003562 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003556:	4b37      	ldr	r3, [pc, #220]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1ef      	bne.n	8003542 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003562:	7bfb      	ldrb	r3, [r7, #15]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d160      	bne.n	800362a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d111      	bne.n	8003592 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800356e:	4831      	ldr	r0, [pc, #196]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003570:	4b30      	ldr	r3, [pc, #192]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003578:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6892      	ldr	r2, [r2, #8]
 8003580:	0211      	lsls	r1, r2, #8
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	68d2      	ldr	r2, [r2, #12]
 8003586:	0912      	lsrs	r2, r2, #4
 8003588:	0452      	lsls	r2, r2, #17
 800358a:	430a      	orrs	r2, r1
 800358c:	4313      	orrs	r3, r2
 800358e:	6103      	str	r3, [r0, #16]
 8003590:	e027      	b.n	80035e2 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d112      	bne.n	80035be <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003598:	4826      	ldr	r0, [pc, #152]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 800359a:	4b26      	ldr	r3, [pc, #152]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80035a2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	6892      	ldr	r2, [r2, #8]
 80035aa:	0211      	lsls	r1, r2, #8
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	6912      	ldr	r2, [r2, #16]
 80035b0:	0852      	lsrs	r2, r2, #1
 80035b2:	3a01      	subs	r2, #1
 80035b4:	0552      	lsls	r2, r2, #21
 80035b6:	430a      	orrs	r2, r1
 80035b8:	4313      	orrs	r3, r2
 80035ba:	6103      	str	r3, [r0, #16]
 80035bc:	e011      	b.n	80035e2 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035be:	481d      	ldr	r0, [pc, #116]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 80035c0:	4b1c      	ldr	r3, [pc, #112]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80035c8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	6892      	ldr	r2, [r2, #8]
 80035d0:	0211      	lsls	r1, r2, #8
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	6952      	ldr	r2, [r2, #20]
 80035d6:	0852      	lsrs	r2, r2, #1
 80035d8:	3a01      	subs	r2, #1
 80035da:	0652      	lsls	r2, r2, #25
 80035dc:	430a      	orrs	r2, r1
 80035de:	4313      	orrs	r3, r2
 80035e0:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80035e2:	4a14      	ldr	r2, [pc, #80]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 80035e4:	4b13      	ldr	r3, [pc, #76]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80035ec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035ee:	f7fd fd4b 	bl	8001088 <HAL_GetTick>
 80035f2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80035f4:	e009      	b.n	800360a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80035f6:	f7fd fd47 	bl	8001088 <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	2b02      	cmp	r3, #2
 8003602:	d902      	bls.n	800360a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	73fb      	strb	r3, [r7, #15]
          break;
 8003608:	e005      	b.n	8003616 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800360a:	4b0a      	ldr	r3, [pc, #40]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d0ef      	beq.n	80035f6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8003616:	7bfb      	ldrb	r3, [r7, #15]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d106      	bne.n	800362a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800361c:	4905      	ldr	r1, [pc, #20]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 800361e:	4b05      	ldr	r3, [pc, #20]	; (8003634 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003620:	691a      	ldr	r2, [r3, #16]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	4313      	orrs	r3, r2
 8003628:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800362a:	7bfb      	ldrb	r3, [r7, #15]
}
 800362c:	4618      	mov	r0, r3
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	40021000 	.word	0x40021000

08003638 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003642:	2300      	movs	r3, #0
 8003644:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003646:	4b68      	ldr	r3, [pc, #416]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	f003 0303 	and.w	r3, r3, #3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d018      	beq.n	8003684 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003652:	4b65      	ldr	r3, [pc, #404]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	f003 0203 	and.w	r2, r3, #3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	429a      	cmp	r2, r3
 8003660:	d10d      	bne.n	800367e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
       ||
 8003666:	2b00      	cmp	r3, #0
 8003668:	d009      	beq.n	800367e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800366a:	4b5f      	ldr	r3, [pc, #380]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800366c:	68db      	ldr	r3, [r3, #12]
 800366e:	091b      	lsrs	r3, r3, #4
 8003670:	f003 0307 	and.w	r3, r3, #7
 8003674:	1c5a      	adds	r2, r3, #1
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
       ||
 800367a:	429a      	cmp	r2, r3
 800367c:	d044      	beq.n	8003708 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	73fb      	strb	r3, [r7, #15]
 8003682:	e041      	b.n	8003708 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2b02      	cmp	r3, #2
 800368a:	d00c      	beq.n	80036a6 <RCCEx_PLLSAI2_Config+0x6e>
 800368c:	2b03      	cmp	r3, #3
 800368e:	d013      	beq.n	80036b8 <RCCEx_PLLSAI2_Config+0x80>
 8003690:	2b01      	cmp	r3, #1
 8003692:	d120      	bne.n	80036d6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003694:	4b54      	ldr	r3, [pc, #336]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d11d      	bne.n	80036dc <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036a4:	e01a      	b.n	80036dc <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80036a6:	4b50      	ldr	r3, [pc, #320]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d116      	bne.n	80036e0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036b6:	e013      	b.n	80036e0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80036b8:	4b4b      	ldr	r3, [pc, #300]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d10f      	bne.n	80036e4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80036c4:	4b48      	ldr	r3, [pc, #288]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d109      	bne.n	80036e4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80036d4:	e006      	b.n	80036e4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	73fb      	strb	r3, [r7, #15]
      break;
 80036da:	e004      	b.n	80036e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80036dc:	bf00      	nop
 80036de:	e002      	b.n	80036e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80036e0:	bf00      	nop
 80036e2:	e000      	b.n	80036e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80036e4:	bf00      	nop
    }

    if(status == HAL_OK)
 80036e6:	7bfb      	ldrb	r3, [r7, #15]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d10d      	bne.n	8003708 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80036ec:	483e      	ldr	r0, [pc, #248]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036ee:	4b3e      	ldr	r3, [pc, #248]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6819      	ldr	r1, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	3b01      	subs	r3, #1
 8003700:	011b      	lsls	r3, r3, #4
 8003702:	430b      	orrs	r3, r1
 8003704:	4313      	orrs	r3, r2
 8003706:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003708:	7bfb      	ldrb	r3, [r7, #15]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d167      	bne.n	80037de <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800370e:	4a36      	ldr	r2, [pc, #216]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003710:	4b35      	ldr	r3, [pc, #212]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003718:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800371a:	f7fd fcb5 	bl	8001088 <HAL_GetTick>
 800371e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003720:	e009      	b.n	8003736 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003722:	f7fd fcb1 	bl	8001088 <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b02      	cmp	r3, #2
 800372e:	d902      	bls.n	8003736 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	73fb      	strb	r3, [r7, #15]
        break;
 8003734:	e005      	b.n	8003742 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003736:	4b2c      	ldr	r3, [pc, #176]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d1ef      	bne.n	8003722 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003742:	7bfb      	ldrb	r3, [r7, #15]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d14a      	bne.n	80037de <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d111      	bne.n	8003772 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800374e:	4826      	ldr	r0, [pc, #152]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003750:	4b25      	ldr	r3, [pc, #148]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003758:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	6892      	ldr	r2, [r2, #8]
 8003760:	0211      	lsls	r1, r2, #8
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	68d2      	ldr	r2, [r2, #12]
 8003766:	0912      	lsrs	r2, r2, #4
 8003768:	0452      	lsls	r2, r2, #17
 800376a:	430a      	orrs	r2, r1
 800376c:	4313      	orrs	r3, r2
 800376e:	6143      	str	r3, [r0, #20]
 8003770:	e011      	b.n	8003796 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003772:	481d      	ldr	r0, [pc, #116]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003774:	4b1c      	ldr	r3, [pc, #112]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003776:	695b      	ldr	r3, [r3, #20]
 8003778:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800377c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	6892      	ldr	r2, [r2, #8]
 8003784:	0211      	lsls	r1, r2, #8
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	6912      	ldr	r2, [r2, #16]
 800378a:	0852      	lsrs	r2, r2, #1
 800378c:	3a01      	subs	r2, #1
 800378e:	0652      	lsls	r2, r2, #25
 8003790:	430a      	orrs	r2, r1
 8003792:	4313      	orrs	r3, r2
 8003794:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003796:	4a14      	ldr	r2, [pc, #80]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003798:	4b13      	ldr	r3, [pc, #76]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037a0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037a2:	f7fd fc71 	bl	8001088 <HAL_GetTick>
 80037a6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80037a8:	e009      	b.n	80037be <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80037aa:	f7fd fc6d 	bl	8001088 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	d902      	bls.n	80037be <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	73fb      	strb	r3, [r7, #15]
          break;
 80037bc:	e005      	b.n	80037ca <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80037be:	4b0a      	ldr	r3, [pc, #40]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d0ef      	beq.n	80037aa <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80037ca:	7bfb      	ldrb	r3, [r7, #15]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d106      	bne.n	80037de <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80037d0:	4905      	ldr	r1, [pc, #20]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80037d2:	4b05      	ldr	r3, [pc, #20]	; (80037e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80037d4:	695a      	ldr	r2, [r3, #20]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	4313      	orrs	r3, r2
 80037dc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80037de:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3710      	adds	r7, #16
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	40021000 	.word	0x40021000

080037ec <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d06c      	beq.n	80038d8 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d106      	bne.n	8003818 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f007 fc8a 	bl	800b12c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2202      	movs	r2, #2
 800381c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	22ca      	movs	r2, #202	; 0xca
 8003826:	625a      	str	r2, [r3, #36]	; 0x24
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2253      	movs	r2, #83	; 0x53
 800382e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f000 f9a0 	bl	8003b76 <RTC_EnterInitMode>
 8003836:	4603      	mov	r3, r0
 8003838:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800383a:	7bfb      	ldrb	r3, [r7, #15]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d14b      	bne.n	80038d8 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800384e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003852:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	6812      	ldr	r2, [r2, #0]
 800385c:	6891      	ldr	r1, [r2, #8]
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	6850      	ldr	r0, [r2, #4]
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	6912      	ldr	r2, [r2, #16]
 8003866:	4310      	orrs	r0, r2
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	6992      	ldr	r2, [r2, #24]
 800386c:	4302      	orrs	r2, r0
 800386e:	430a      	orrs	r2, r1
 8003870:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	68d2      	ldr	r2, [r2, #12]
 800387a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	6812      	ldr	r2, [r2, #0]
 8003884:	6911      	ldr	r1, [r2, #16]
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	6892      	ldr	r2, [r2, #8]
 800388a:	0412      	lsls	r2, r2, #16
 800388c:	430a      	orrs	r2, r1
 800388e:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f000 f9a3 	bl	8003bdc <RTC_ExitInitMode>
 8003896:	4603      	mov	r3, r0
 8003898:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800389a:	7bfb      	ldrb	r3, [r7, #15]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d11b      	bne.n	80038d8 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	6812      	ldr	r2, [r2, #0]
 80038a8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80038aa:	f022 0203 	bic.w	r2, r2, #3
 80038ae:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	687a      	ldr	r2, [r7, #4]
 80038b6:	6812      	ldr	r2, [r2, #0]
 80038b8:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	69d0      	ldr	r0, [r2, #28]
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	6952      	ldr	r2, [r2, #20]
 80038c2:	4302      	orrs	r2, r0
 80038c4:	430a      	orrs	r2, r1
 80038c6:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	22ff      	movs	r2, #255	; 0xff
 80038ce:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 80038d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3710      	adds	r7, #16
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80038e2:	b590      	push	{r4, r7, lr}
 80038e4:	b087      	sub	sp, #28
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	60f8      	str	r0, [r7, #12]
 80038ea:	60b9      	str	r1, [r7, #8]
 80038ec:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d101      	bne.n	80038fc <HAL_RTC_SetTime+0x1a>
 80038f8:	2302      	movs	r3, #2
 80038fa:	e08b      	b.n	8003a14 <HAL_RTC_SetTime+0x132>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2202      	movs	r2, #2
 8003908:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	22ca      	movs	r2, #202	; 0xca
 8003912:	625a      	str	r2, [r3, #36]	; 0x24
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2253      	movs	r2, #83	; 0x53
 800391a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800391c:	68f8      	ldr	r0, [r7, #12]
 800391e:	f000 f92a 	bl	8003b76 <RTC_EnterInitMode>
 8003922:	4603      	mov	r3, r0
 8003924:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003926:	7cfb      	ldrb	r3, [r7, #19]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d163      	bne.n	80039f4 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d126      	bne.n	8003980 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800393c:	2b00      	cmp	r3, #0
 800393e:	d102      	bne.n	8003946 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2200      	movs	r2, #0
 8003944:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	4618      	mov	r0, r3
 800394c:	f000 f984 	bl	8003c58 <RTC_ByteToBcd2>
 8003950:	4603      	mov	r3, r0
 8003952:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	785b      	ldrb	r3, [r3, #1]
 8003958:	4618      	mov	r0, r3
 800395a:	f000 f97d 	bl	8003c58 <RTC_ByteToBcd2>
 800395e:	4603      	mov	r3, r0
 8003960:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003962:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	789b      	ldrb	r3, [r3, #2]
 8003968:	4618      	mov	r0, r3
 800396a:	f000 f975 	bl	8003c58 <RTC_ByteToBcd2>
 800396e:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003970:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	78db      	ldrb	r3, [r3, #3]
 8003978:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800397a:	4313      	orrs	r3, r2
 800397c:	617b      	str	r3, [r7, #20]
 800397e:	e018      	b.n	80039b2 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800398a:	2b00      	cmp	r3, #0
 800398c:	d102      	bne.n	8003994 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	2200      	movs	r2, #0
 8003992:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	785b      	ldrb	r3, [r3, #1]
 800399e:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80039a0:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80039a2:	68ba      	ldr	r2, [r7, #8]
 80039a4:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80039a6:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	78db      	ldrb	r3, [r3, #3]
 80039ac:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80039ae:	4313      	orrs	r3, r2
 80039b0:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80039bc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80039c0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	68fa      	ldr	r2, [r7, #12]
 80039c8:	6812      	ldr	r2, [r2, #0]
 80039ca:	6892      	ldr	r2, [r2, #8]
 80039cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80039d0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68fa      	ldr	r2, [r7, #12]
 80039d8:	6812      	ldr	r2, [r2, #0]
 80039da:	6891      	ldr	r1, [r2, #8]
 80039dc:	68ba      	ldr	r2, [r7, #8]
 80039de:	68d0      	ldr	r0, [r2, #12]
 80039e0:	68ba      	ldr	r2, [r7, #8]
 80039e2:	6912      	ldr	r2, [r2, #16]
 80039e4:	4302      	orrs	r2, r0
 80039e6:	430a      	orrs	r2, r1
 80039e8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 f8f6 	bl	8003bdc <RTC_ExitInitMode>
 80039f0:	4603      	mov	r3, r0
 80039f2:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	22ff      	movs	r2, #255	; 0xff
 80039fa:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80039fc:	7cfb      	ldrb	r3, [r7, #19]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d103      	bne.n	8003a0a <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2201      	movs	r2, #1
 8003a06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8003a12:	7cfb      	ldrb	r3, [r7, #19]
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	371c      	adds	r7, #28
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd90      	pop	{r4, r7, pc}

08003a1c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003a1c:	b590      	push	{r4, r7, lr}
 8003a1e:	b087      	sub	sp, #28
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d101      	bne.n	8003a36 <HAL_RTC_SetDate+0x1a>
 8003a32:	2302      	movs	r3, #2
 8003a34:	e075      	b.n	8003b22 <HAL_RTC_SetDate+0x106>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2202      	movs	r2, #2
 8003a42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d10e      	bne.n	8003a6a <HAL_RTC_SetDate+0x4e>
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	785b      	ldrb	r3, [r3, #1]
 8003a50:	f003 0310 	and.w	r3, r3, #16
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d008      	beq.n	8003a6a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	785b      	ldrb	r3, [r3, #1]
 8003a5c:	f023 0310 	bic.w	r3, r3, #16
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	330a      	adds	r3, #10
 8003a64:	b2da      	uxtb	r2, r3
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d11c      	bne.n	8003aaa <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	78db      	ldrb	r3, [r3, #3]
 8003a74:	4618      	mov	r0, r3
 8003a76:	f000 f8ef 	bl	8003c58 <RTC_ByteToBcd2>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	785b      	ldrb	r3, [r3, #1]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f000 f8e8 	bl	8003c58 <RTC_ByteToBcd2>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003a8c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	789b      	ldrb	r3, [r3, #2]
 8003a92:	4618      	mov	r0, r3
 8003a94:	f000 f8e0 	bl	8003c58 <RTC_ByteToBcd2>
 8003a98:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003a9a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	617b      	str	r3, [r7, #20]
 8003aa8:	e00e      	b.n	8003ac8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	78db      	ldrb	r3, [r3, #3]
 8003aae:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	785b      	ldrb	r3, [r3, #1]
 8003ab4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003ab6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8003ab8:	68ba      	ldr	r2, [r7, #8]
 8003aba:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003abc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	22ca      	movs	r2, #202	; 0xca
 8003ace:	625a      	str	r2, [r3, #36]	; 0x24
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2253      	movs	r2, #83	; 0x53
 8003ad6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f000 f84c 	bl	8003b76 <RTC_EnterInitMode>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003ae2:	7cfb      	ldrb	r3, [r7, #19]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d10c      	bne.n	8003b02 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003af2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003af6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003af8:	68f8      	ldr	r0, [r7, #12]
 8003afa:	f000 f86f 	bl	8003bdc <RTC_ExitInitMode>
 8003afe:	4603      	mov	r3, r0
 8003b00:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	22ff      	movs	r2, #255	; 0xff
 8003b08:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8003b0a:	7cfb      	ldrb	r3, [r7, #19]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d103      	bne.n	8003b18 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8003b20:	7cfb      	ldrb	r3, [r7, #19]
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	371c      	adds	r7, #28
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd90      	pop	{r4, r7, pc}

08003b2a <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	b084      	sub	sp, #16
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	6812      	ldr	r2, [r2, #0]
 8003b3a:	68d2      	ldr	r2, [r2, #12]
 8003b3c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003b40:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8003b42:	f7fd faa1 	bl	8001088 <HAL_GetTick>
 8003b46:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003b48:	e009      	b.n	8003b5e <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003b4a:	f7fd fa9d 	bl	8001088 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b58:	d901      	bls.n	8003b5e <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e007      	b.n	8003b6e <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	f003 0320 	and.w	r3, r3, #32
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d0ee      	beq.n	8003b4a <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3710      	adds	r7, #16
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b084      	sub	sp, #16
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d120      	bne.n	8003bd2 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f04f 32ff 	mov.w	r2, #4294967295
 8003b98:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003b9a:	f7fd fa75 	bl	8001088 <HAL_GetTick>
 8003b9e:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003ba0:	e00d      	b.n	8003bbe <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003ba2:	f7fd fa71 	bl	8001088 <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bb0:	d905      	bls.n	8003bbe <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8003bb2:	2303      	movs	r3, #3
 8003bb4:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2203      	movs	r2, #3
 8003bba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d102      	bne.n	8003bd2 <RTC_EnterInitMode+0x5c>
 8003bcc:	7bfb      	ldrb	r3, [r7, #15]
 8003bce:	2b03      	cmp	r3, #3
 8003bd0:	d1e7      	bne.n	8003ba2 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8003bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003be4:	2300      	movs	r3, #0
 8003be6:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8003be8:	4a1a      	ldr	r2, [pc, #104]	; (8003c54 <RTC_ExitInitMode+0x78>)
 8003bea:	4b1a      	ldr	r3, [pc, #104]	; (8003c54 <RTC_ExitInitMode+0x78>)
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bf2:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003bf4:	4b17      	ldr	r3, [pc, #92]	; (8003c54 <RTC_ExitInitMode+0x78>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f003 0320 	and.w	r3, r3, #32
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d10c      	bne.n	8003c1a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f7ff ff92 	bl	8003b2a <HAL_RTC_WaitForSynchro>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d01e      	beq.n	8003c4a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2203      	movs	r2, #3
 8003c10:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8003c14:	2303      	movs	r3, #3
 8003c16:	73fb      	strb	r3, [r7, #15]
 8003c18:	e017      	b.n	8003c4a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003c1a:	4a0e      	ldr	r2, [pc, #56]	; (8003c54 <RTC_ExitInitMode+0x78>)
 8003c1c:	4b0d      	ldr	r3, [pc, #52]	; (8003c54 <RTC_ExitInitMode+0x78>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f023 0320 	bic.w	r3, r3, #32
 8003c24:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7ff ff7f 	bl	8003b2a <HAL_RTC_WaitForSynchro>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d005      	beq.n	8003c3e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2203      	movs	r2, #3
 8003c36:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003c3e:	4a05      	ldr	r2, [pc, #20]	; (8003c54 <RTC_ExitInitMode+0x78>)
 8003c40:	4b04      	ldr	r3, [pc, #16]	; (8003c54 <RTC_ExitInitMode+0x78>)
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f043 0320 	orr.w	r3, r3, #32
 8003c48:	6093      	str	r3, [r2, #8]
  }

  return status;
 8003c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3710      	adds	r7, #16
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	40002800 	.word	0x40002800

08003c58 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	4603      	mov	r3, r0
 8003c60:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003c62:	2300      	movs	r3, #0
 8003c64:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8003c66:	79fb      	ldrb	r3, [r7, #7]
 8003c68:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8003c6a:	e005      	b.n	8003c78 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8003c72:	7afb      	ldrb	r3, [r7, #11]
 8003c74:	3b0a      	subs	r3, #10
 8003c76:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8003c78:	7afb      	ldrb	r3, [r7, #11]
 8003c7a:	2b09      	cmp	r3, #9
 8003c7c:	d8f6      	bhi.n	8003c6c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	011b      	lsls	r3, r3, #4
 8003c84:	b2da      	uxtb	r2, r3
 8003c86:	7afb      	ldrb	r3, [r7, #11]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	b2db      	uxtb	r3, r3
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3714      	adds	r7, #20
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bc80      	pop	{r7}
 8003c94:	4770      	bx	lr
	...

08003c98 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b086      	sub	sp, #24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d101      	bne.n	8003cb2 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8003cae:	2302      	movs	r3, #2
 8003cb0:	e07f      	b.n	8003db2 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	22ca      	movs	r2, #202	; 0xca
 8003cc8:	625a      	str	r2, [r3, #36]	; 0x24
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2253      	movs	r2, #83	; 0x53
 8003cd0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	6812      	ldr	r2, [r2, #0]
 8003cda:	6892      	ldr	r2, [r2, #8]
 8003cdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ce0:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	6812      	ldr	r2, [r2, #0]
 8003cea:	68d2      	ldr	r2, [r2, #12]
 8003cec:	b2d2      	uxtb	r2, r2
 8003cee:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003cf2:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d120      	bne.n	8003d44 <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 8003d02:	f7fd f9c1 	bl	8001088 <HAL_GetTick>
 8003d06:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8003d08:	e015      	b.n	8003d36 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003d0a:	f7fd f9bd 	bl	8001088 <HAL_GetTick>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	1ad3      	subs	r3, r2, r3
 8003d14:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d18:	d90d      	bls.n	8003d36 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	22ff      	movs	r2, #255	; 0xff
 8003d20:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2203      	movs	r2, #3
 8003d26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e03d      	b.n	8003db2 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d0e2      	beq.n	8003d0a <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	68ba      	ldr	r2, [r7, #8]
 8003d4a:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	68fa      	ldr	r2, [r7, #12]
 8003d52:	6812      	ldr	r2, [r2, #0]
 8003d54:	6892      	ldr	r2, [r2, #8]
 8003d56:	f022 0107 	bic.w	r1, r2, #7
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003d60:	4a16      	ldr	r2, [pc, #88]	; (8003dbc <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8003d62:	4b16      	ldr	r3, [pc, #88]	; (8003dbc <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d6a:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8003d6c:	4a13      	ldr	r2, [pc, #76]	; (8003dbc <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8003d6e:	4b13      	ldr	r3, [pc, #76]	; (8003dbc <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d76:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	6812      	ldr	r2, [r2, #0]
 8003d80:	6892      	ldr	r2, [r2, #8]
 8003d82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d86:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	6812      	ldr	r2, [r2, #0]
 8003d90:	6892      	ldr	r2, [r2, #8]
 8003d92:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003d96:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	22ff      	movs	r2, #255	; 0xff
 8003d9e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3718      	adds	r7, #24
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	40010400 	.word	0x40010400

08003dc0 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8003dc8:	4b0f      	ldr	r3, [pc, #60]	; (8003e08 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8003dca:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003dce:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00b      	beq.n	8003df6 <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	6812      	ldr	r2, [r2, #0]
 8003de6:	68d2      	ldr	r2, [r2, #12]
 8003de8:	b2d2      	uxtb	r2, r2
 8003dea:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003dee:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f000 f80b 	bl	8003e0c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8003dfe:	bf00      	nop
 8003e00:	3708      	adds	r7, #8
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	40010400 	.word	0x40010400

08003e0c <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bc80      	pop	{r7}
 8003e1c:	4770      	bx	lr

08003e1e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b084      	sub	sp, #16
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d101      	bne.n	8003e30 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e07a      	b.n	8003f26 <HAL_SPI_Init+0x108>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d106      	bne.n	8003e50 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f007 fb22 	bl	800b494 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2202      	movs	r2, #2
 8003e54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	6812      	ldr	r2, [r2, #0]
 8003e60:	6812      	ldr	r2, [r2, #0]
 8003e62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e66:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e70:	d902      	bls.n	8003e78 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003e72:	2300      	movs	r3, #0
 8003e74:	60fb      	str	r3, [r7, #12]
 8003e76:	e002      	b.n	8003e7e <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003e78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e7c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003e86:	d007      	beq.n	8003e98 <HAL_SPI_Init+0x7a>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e90:	d002      	beq.n	8003e98 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d10b      	bne.n	8003eb8 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ea8:	d903      	bls.n	8003eb2 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2202      	movs	r2, #2
 8003eae:	631a      	str	r2, [r3, #48]	; 0x30
 8003eb0:	e002      	b.n	8003eb8 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	6851      	ldr	r1, [r2, #4]
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	6892      	ldr	r2, [r2, #8]
 8003ec4:	4311      	orrs	r1, r2
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	6912      	ldr	r2, [r2, #16]
 8003eca:	4311      	orrs	r1, r2
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	6952      	ldr	r2, [r2, #20]
 8003ed0:	4311      	orrs	r1, r2
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	6992      	ldr	r2, [r2, #24]
 8003ed6:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003eda:	4311      	orrs	r1, r2
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	69d2      	ldr	r2, [r2, #28]
 8003ee0:	4311      	orrs	r1, r2
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	6a12      	ldr	r2, [r2, #32]
 8003ee6:	4311      	orrs	r1, r2
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003eec:	430a      	orrs	r2, r1
 8003eee:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	6992      	ldr	r2, [r2, #24]
 8003ef8:	0c12      	lsrs	r2, r2, #16
 8003efa:	f002 0104 	and.w	r1, r2, #4
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f02:	4311      	orrs	r1, r2
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f08:	4311      	orrs	r1, r2
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	68d2      	ldr	r2, [r2, #12]
 8003f0e:	4311      	orrs	r1, r2
 8003f10:	68fa      	ldr	r2, [r7, #12]
 8003f12:	430a      	orrs	r2, r1
 8003f14:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3710      	adds	r7, #16
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b088      	sub	sp, #32
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	60f8      	str	r0, [r7, #12]
 8003f36:	60b9      	str	r1, [r7, #8]
 8003f38:	603b      	str	r3, [r7, #0]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d101      	bne.n	8003f50 <HAL_SPI_Transmit+0x22>
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	e14e      	b.n	80041ee <HAL_SPI_Transmit+0x2c0>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f58:	f7fd f896 	bl	8001088 <HAL_GetTick>
 8003f5c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003f5e:	88fb      	ldrh	r3, [r7, #6]
 8003f60:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d002      	beq.n	8003f74 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003f6e:	2302      	movs	r3, #2
 8003f70:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f72:	e133      	b.n	80041dc <HAL_SPI_Transmit+0x2ae>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d002      	beq.n	8003f80 <HAL_SPI_Transmit+0x52>
 8003f7a:	88fb      	ldrh	r3, [r7, #6]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d102      	bne.n	8003f86 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f84:	e12a      	b.n	80041dc <HAL_SPI_Transmit+0x2ae>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2203      	movs	r2, #3
 8003f8a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	68ba      	ldr	r2, [r7, #8]
 8003f98:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	88fa      	ldrh	r2, [r7, #6]
 8003f9e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	88fa      	ldrh	r2, [r7, #6]
 8003fa4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fd0:	d107      	bne.n	8003fe2 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	6812      	ldr	r2, [r2, #0]
 8003fda:	6812      	ldr	r2, [r2, #0]
 8003fdc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003fe0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fec:	2b40      	cmp	r3, #64	; 0x40
 8003fee:	d007      	beq.n	8004000 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	68fa      	ldr	r2, [r7, #12]
 8003ff6:	6812      	ldr	r2, [r2, #0]
 8003ff8:	6812      	ldr	r2, [r2, #0]
 8003ffa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ffe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004008:	d94b      	bls.n	80040a2 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <HAL_SPI_Transmit+0xea>
 8004012:	8afb      	ldrh	r3, [r7, #22]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d13e      	bne.n	8004096 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	68fa      	ldr	r2, [r7, #12]
 800401e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004020:	8812      	ldrh	r2, [r2, #0]
 8004022:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004028:	1c9a      	adds	r2, r3, #2
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004032:	b29b      	uxth	r3, r3
 8004034:	3b01      	subs	r3, #1
 8004036:	b29a      	uxth	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800403c:	e02b      	b.n	8004096 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f003 0302 	and.w	r3, r3, #2
 8004048:	2b02      	cmp	r3, #2
 800404a:	d112      	bne.n	8004072 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68fa      	ldr	r2, [r7, #12]
 8004052:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004054:	8812      	ldrh	r2, [r2, #0]
 8004056:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800405c:	1c9a      	adds	r2, r3, #2
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004066:	b29b      	uxth	r3, r3
 8004068:	3b01      	subs	r3, #1
 800406a:	b29a      	uxth	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004070:	e011      	b.n	8004096 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004072:	f7fd f809 	bl	8001088 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	1ad2      	subs	r2, r2, r3
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	429a      	cmp	r2, r3
 8004080:	d303      	bcc.n	800408a <HAL_SPI_Transmit+0x15c>
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004088:	d102      	bne.n	8004090 <HAL_SPI_Transmit+0x162>
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d102      	bne.n	8004096 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004094:	e0a2      	b.n	80041dc <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800409a:	b29b      	uxth	r3, r3
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1ce      	bne.n	800403e <HAL_SPI_Transmit+0x110>
 80040a0:	e07c      	b.n	800419c <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d002      	beq.n	80040b0 <HAL_SPI_Transmit+0x182>
 80040aa:	8afb      	ldrh	r3, [r7, #22]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d170      	bne.n	8004192 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d912      	bls.n	80040e0 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80040c2:	8812      	ldrh	r2, [r2, #0]
 80040c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ca:	1c9a      	adds	r2, r3, #2
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	3b02      	subs	r3, #2
 80040d8:	b29a      	uxth	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80040de:	e058      	b.n	8004192 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	330c      	adds	r3, #12
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80040ea:	7812      	ldrb	r2, [r2, #0]
 80040ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f2:	1c5a      	adds	r2, r3, #1
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	3b01      	subs	r3, #1
 8004100:	b29a      	uxth	r2, r3
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004106:	e044      	b.n	8004192 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b02      	cmp	r3, #2
 8004114:	d12b      	bne.n	800416e <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800411a:	b29b      	uxth	r3, r3
 800411c:	2b01      	cmp	r3, #1
 800411e:	d912      	bls.n	8004146 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68fa      	ldr	r2, [r7, #12]
 8004126:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004128:	8812      	ldrh	r2, [r2, #0]
 800412a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004130:	1c9a      	adds	r2, r3, #2
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800413a:	b29b      	uxth	r3, r3
 800413c:	3b02      	subs	r3, #2
 800413e:	b29a      	uxth	r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004144:	e025      	b.n	8004192 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	330c      	adds	r3, #12
 800414c:	68fa      	ldr	r2, [r7, #12]
 800414e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004150:	7812      	ldrb	r2, [r2, #0]
 8004152:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004158:	1c5a      	adds	r2, r3, #1
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004162:	b29b      	uxth	r3, r3
 8004164:	3b01      	subs	r3, #1
 8004166:	b29a      	uxth	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800416c:	e011      	b.n	8004192 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800416e:	f7fc ff8b 	bl	8001088 <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	69bb      	ldr	r3, [r7, #24]
 8004176:	1ad2      	subs	r2, r2, r3
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	429a      	cmp	r2, r3
 800417c:	d303      	bcc.n	8004186 <HAL_SPI_Transmit+0x258>
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004184:	d102      	bne.n	800418c <HAL_SPI_Transmit+0x25e>
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d102      	bne.n	8004192 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004190:	e024      	b.n	80041dc <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004196:	b29b      	uxth	r3, r3
 8004198:	2b00      	cmp	r3, #0
 800419a:	d1b5      	bne.n	8004108 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	6839      	ldr	r1, [r7, #0]
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f000 fc8c 	bl	8004abe <SPI_EndRxTxTransaction>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2220      	movs	r2, #32
 80041b0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d10a      	bne.n	80041d0 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041ba:	2300      	movs	r3, #0
 80041bc:	613b      	str	r3, [r7, #16]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	613b      	str	r3, [r7, #16]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	613b      	str	r3, [r7, #16]
 80041ce:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d001      	beq.n	80041dc <HAL_SPI_Transmit+0x2ae>
  {
    errorcode = HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80041ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3720      	adds	r7, #32
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b088      	sub	sp, #32
 80041fa:	af02      	add	r7, sp, #8
 80041fc:	60f8      	str	r0, [r7, #12]
 80041fe:	60b9      	str	r1, [r7, #8]
 8004200:	603b      	str	r3, [r7, #0]
 8004202:	4613      	mov	r3, r2
 8004204:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004206:	2300      	movs	r3, #0
 8004208:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004212:	d112      	bne.n	800423a <HAL_SPI_Receive+0x44>
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d10e      	bne.n	800423a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2204      	movs	r2, #4
 8004220:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004224:	88fa      	ldrh	r2, [r7, #6]
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	9300      	str	r3, [sp, #0]
 800422a:	4613      	mov	r3, r2
 800422c:	68ba      	ldr	r2, [r7, #8]
 800422e:	68b9      	ldr	r1, [r7, #8]
 8004230:	68f8      	ldr	r0, [r7, #12]
 8004232:	f000 f905 	bl	8004440 <HAL_SPI_TransmitReceive>
 8004236:	4603      	mov	r3, r0
 8004238:	e0fe      	b.n	8004438 <HAL_SPI_Receive+0x242>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004240:	2b01      	cmp	r3, #1
 8004242:	d101      	bne.n	8004248 <HAL_SPI_Receive+0x52>
 8004244:	2302      	movs	r3, #2
 8004246:	e0f7      	b.n	8004438 <HAL_SPI_Receive+0x242>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004250:	f7fc ff1a 	bl	8001088 <HAL_GetTick>
 8004254:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b01      	cmp	r3, #1
 8004260:	d002      	beq.n	8004268 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004262:	2302      	movs	r3, #2
 8004264:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004266:	e0de      	b.n	8004426 <HAL_SPI_Receive+0x230>
  }

  if ((pData == NULL) || (Size == 0U))
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d002      	beq.n	8004274 <HAL_SPI_Receive+0x7e>
 800426e:	88fb      	ldrh	r3, [r7, #6]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d102      	bne.n	800427a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004278:	e0d5      	b.n	8004426 <HAL_SPI_Receive+0x230>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2204      	movs	r2, #4
 800427e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	68ba      	ldr	r2, [r7, #8]
 800428c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	88fa      	ldrh	r2, [r7, #6]
 8004292:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	88fa      	ldrh	r2, [r7, #6]
 800429a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2200      	movs	r2, #0
 80042ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80042c4:	d908      	bls.n	80042d8 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	6812      	ldr	r2, [r2, #0]
 80042ce:	6852      	ldr	r2, [r2, #4]
 80042d0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80042d4:	605a      	str	r2, [r3, #4]
 80042d6:	e007      	b.n	80042e8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	6812      	ldr	r2, [r2, #0]
 80042e0:	6852      	ldr	r2, [r2, #4]
 80042e2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80042e6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042f0:	d107      	bne.n	8004302 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	6812      	ldr	r2, [r2, #0]
 80042fa:	6812      	ldr	r2, [r2, #0]
 80042fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004300:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800430c:	2b40      	cmp	r3, #64	; 0x40
 800430e:	d007      	beq.n	8004320 <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68fa      	ldr	r2, [r7, #12]
 8004316:	6812      	ldr	r2, [r2, #0]
 8004318:	6812      	ldr	r2, [r2, #0]
 800431a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800431e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004328:	d866      	bhi.n	80043f8 <HAL_SPI_Receive+0x202>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800432a:	e02f      	b.n	800438c <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f003 0301 	and.w	r3, r3, #1
 8004336:	2b01      	cmp	r3, #1
 8004338:	d116      	bne.n	8004368 <HAL_SPI_Receive+0x172>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433e:	68fa      	ldr	r2, [r7, #12]
 8004340:	6812      	ldr	r2, [r2, #0]
 8004342:	320c      	adds	r2, #12
 8004344:	7812      	ldrb	r2, [r2, #0]
 8004346:	b2d2      	uxtb	r2, r2
 8004348:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434e:	1c5a      	adds	r2, r3, #1
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800435a:	b29b      	uxth	r3, r3
 800435c:	3b01      	subs	r3, #1
 800435e:	b29a      	uxth	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004366:	e011      	b.n	800438c <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004368:	f7fc fe8e 	bl	8001088 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	1ad2      	subs	r2, r2, r3
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	429a      	cmp	r2, r3
 8004376:	d303      	bcc.n	8004380 <HAL_SPI_Receive+0x18a>
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800437e:	d102      	bne.n	8004386 <HAL_SPI_Receive+0x190>
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d102      	bne.n	800438c <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	75fb      	strb	r3, [r7, #23]
          goto error;
 800438a:	e04c      	b.n	8004426 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004392:	b29b      	uxth	r3, r3
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1c9      	bne.n	800432c <HAL_SPI_Receive+0x136>
 8004398:	e034      	b.n	8004404 <HAL_SPI_Receive+0x20e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d115      	bne.n	80043d4 <HAL_SPI_Receive+0x1de>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ac:	68fa      	ldr	r2, [r7, #12]
 80043ae:	6812      	ldr	r2, [r2, #0]
 80043b0:	68d2      	ldr	r2, [r2, #12]
 80043b2:	b292      	uxth	r2, r2
 80043b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ba:	1c9a      	adds	r2, r3, #2
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	3b01      	subs	r3, #1
 80043ca:	b29a      	uxth	r2, r3
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80043d2:	e011      	b.n	80043f8 <HAL_SPI_Receive+0x202>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043d4:	f7fc fe58 	bl	8001088 <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1ad2      	subs	r2, r2, r3
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d303      	bcc.n	80043ec <HAL_SPI_Receive+0x1f6>
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ea:	d102      	bne.n	80043f2 <HAL_SPI_Receive+0x1fc>
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d102      	bne.n	80043f8 <HAL_SPI_Receive+0x202>
        {
          errorcode = HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80043f6:	e016      	b.n	8004426 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80043fe:	b29b      	uxth	r3, r3
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1ca      	bne.n	800439a <HAL_SPI_Receive+0x1a4>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004404:	693a      	ldr	r2, [r7, #16]
 8004406:	6839      	ldr	r1, [r7, #0]
 8004408:	68f8      	ldr	r0, [r7, #12]
 800440a:	f000 fb00 	bl	8004a0e <SPI_EndRxTransaction>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d002      	beq.n	800441a <HAL_SPI_Receive+0x224>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2220      	movs	r2, #32
 8004418:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <HAL_SPI_Receive+0x230>
  {
    errorcode = HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004436:	7dfb      	ldrb	r3, [r7, #23]
}
 8004438:	4618      	mov	r0, r3
 800443a:	3718      	adds	r7, #24
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b08a      	sub	sp, #40	; 0x28
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
 800444c:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800444e:	2301      	movs	r3, #1
 8004450:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004452:	2300      	movs	r3, #0
 8004454:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800445e:	2b01      	cmp	r3, #1
 8004460:	d101      	bne.n	8004466 <HAL_SPI_TransmitReceive+0x26>
 8004462:	2302      	movs	r3, #2
 8004464:	e1f8      	b.n	8004858 <HAL_SPI_TransmitReceive+0x418>
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800446e:	f7fc fe0b 	bl	8001088 <HAL_GetTick>
 8004472:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800447a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004482:	887b      	ldrh	r3, [r7, #2]
 8004484:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004486:	887b      	ldrh	r3, [r7, #2]
 8004488:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800448a:	7efb      	ldrb	r3, [r7, #27]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d00e      	beq.n	80044ae <HAL_SPI_TransmitReceive+0x6e>
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004496:	d106      	bne.n	80044a6 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d102      	bne.n	80044a6 <HAL_SPI_TransmitReceive+0x66>
 80044a0:	7efb      	ldrb	r3, [r7, #27]
 80044a2:	2b04      	cmp	r3, #4
 80044a4:	d003      	beq.n	80044ae <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80044a6:	2302      	movs	r3, #2
 80044a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80044ac:	e1ca      	b.n	8004844 <HAL_SPI_TransmitReceive+0x404>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d005      	beq.n	80044c0 <HAL_SPI_TransmitReceive+0x80>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d002      	beq.n	80044c0 <HAL_SPI_TransmitReceive+0x80>
 80044ba:	887b      	ldrh	r3, [r7, #2]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d103      	bne.n	80044c8 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80044c6:	e1bd      	b.n	8004844 <HAL_SPI_TransmitReceive+0x404>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	2b04      	cmp	r3, #4
 80044d2:	d003      	beq.n	80044dc <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2205      	movs	r2, #5
 80044d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2200      	movs	r2, #0
 80044e0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	887a      	ldrh	r2, [r7, #2]
 80044ec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	887a      	ldrh	r2, [r7, #2]
 80044f4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	68ba      	ldr	r2, [r7, #8]
 80044fc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	887a      	ldrh	r2, [r7, #2]
 8004502:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	887a      	ldrh	r2, [r7, #2]
 8004508:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2200      	movs	r2, #0
 800450e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800451e:	d802      	bhi.n	8004526 <HAL_SPI_TransmitReceive+0xe6>
 8004520:	8a3b      	ldrh	r3, [r7, #16]
 8004522:	2b01      	cmp	r3, #1
 8004524:	d908      	bls.n	8004538 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68fa      	ldr	r2, [r7, #12]
 800452c:	6812      	ldr	r2, [r2, #0]
 800452e:	6852      	ldr	r2, [r2, #4]
 8004530:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004534:	605a      	str	r2, [r3, #4]
 8004536:	e007      	b.n	8004548 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68fa      	ldr	r2, [r7, #12]
 800453e:	6812      	ldr	r2, [r2, #0]
 8004540:	6852      	ldr	r2, [r2, #4]
 8004542:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004546:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004552:	2b40      	cmp	r3, #64	; 0x40
 8004554:	d007      	beq.n	8004566 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	6812      	ldr	r2, [r2, #0]
 800455e:	6812      	ldr	r2, [r2, #0]
 8004560:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004564:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800456e:	d97c      	bls.n	800466a <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d002      	beq.n	800457e <HAL_SPI_TransmitReceive+0x13e>
 8004578:	8a7b      	ldrh	r3, [r7, #18]
 800457a:	2b01      	cmp	r3, #1
 800457c:	d169      	bne.n	8004652 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004586:	8812      	ldrh	r2, [r2, #0]
 8004588:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800458e:	1c9a      	adds	r2, r3, #2
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004598:	b29b      	uxth	r3, r3
 800459a:	3b01      	subs	r3, #1
 800459c:	b29a      	uxth	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045a2:	e056      	b.n	8004652 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d11b      	bne.n	80045ea <HAL_SPI_TransmitReceive+0x1aa>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d016      	beq.n	80045ea <HAL_SPI_TransmitReceive+0x1aa>
 80045bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045be:	2b01      	cmp	r3, #1
 80045c0:	d113      	bne.n	80045ea <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80045ca:	8812      	ldrh	r2, [r2, #0]
 80045cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d2:	1c9a      	adds	r2, r3, #2
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045dc:	b29b      	uxth	r3, r3
 80045de:	3b01      	subs	r3, #1
 80045e0:	b29a      	uxth	r2, r3
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045e6:	2300      	movs	r3, #0
 80045e8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	f003 0301 	and.w	r3, r3, #1
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d11c      	bne.n	8004632 <HAL_SPI_TransmitReceive+0x1f2>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80045fe:	b29b      	uxth	r3, r3
 8004600:	2b00      	cmp	r3, #0
 8004602:	d016      	beq.n	8004632 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004608:	68fa      	ldr	r2, [r7, #12]
 800460a:	6812      	ldr	r2, [r2, #0]
 800460c:	68d2      	ldr	r2, [r2, #12]
 800460e:	b292      	uxth	r2, r2
 8004610:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004616:	1c9a      	adds	r2, r3, #2
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004622:	b29b      	uxth	r3, r3
 8004624:	3b01      	subs	r3, #1
 8004626:	b29a      	uxth	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800462e:	2301      	movs	r3, #1
 8004630:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004632:	f7fc fd29 	bl	8001088 <HAL_GetTick>
 8004636:	4602      	mov	r2, r0
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	1ad2      	subs	r2, r2, r3
 800463c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800463e:	429a      	cmp	r2, r3
 8004640:	d307      	bcc.n	8004652 <HAL_SPI_TransmitReceive+0x212>
 8004642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004648:	d003      	beq.n	8004652 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004650:	e0f8      	b.n	8004844 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004656:	b29b      	uxth	r3, r3
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1a3      	bne.n	80045a4 <HAL_SPI_TransmitReceive+0x164>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004662:	b29b      	uxth	r3, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	d19d      	bne.n	80045a4 <HAL_SPI_TransmitReceive+0x164>
 8004668:	e0de      	b.n	8004828 <HAL_SPI_TransmitReceive+0x3e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d003      	beq.n	800467a <HAL_SPI_TransmitReceive+0x23a>
 8004672:	8a7b      	ldrh	r3, [r7, #18]
 8004674:	2b01      	cmp	r3, #1
 8004676:	f040 80ca 	bne.w	800480e <HAL_SPI_TransmitReceive+0x3ce>
    {
      if (hspi->TxXferCount > 1U)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800467e:	b29b      	uxth	r3, r3
 8004680:	2b01      	cmp	r3, #1
 8004682:	d912      	bls.n	80046aa <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	68fa      	ldr	r2, [r7, #12]
 800468a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800468c:	8812      	ldrh	r2, [r2, #0]
 800468e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004694:	1c9a      	adds	r2, r3, #2
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800469e:	b29b      	uxth	r3, r3
 80046a0:	3b02      	subs	r3, #2
 80046a2:	b29a      	uxth	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80046a8:	e0b1      	b.n	800480e <HAL_SPI_TransmitReceive+0x3ce>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	330c      	adds	r3, #12
 80046b0:	68fa      	ldr	r2, [r7, #12]
 80046b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80046b4:	7812      	ldrb	r2, [r2, #0]
 80046b6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046bc:	1c5a      	adds	r2, r3, #1
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	3b01      	subs	r3, #1
 80046ca:	b29a      	uxth	r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046d0:	e09d      	b.n	800480e <HAL_SPI_TransmitReceive+0x3ce>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f003 0302 	and.w	r3, r3, #2
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d134      	bne.n	800474a <HAL_SPI_TransmitReceive+0x30a>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d02f      	beq.n	800474a <HAL_SPI_TransmitReceive+0x30a>
 80046ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d12c      	bne.n	800474a <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d912      	bls.n	8004720 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004702:	8812      	ldrh	r2, [r2, #0]
 8004704:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800470a:	1c9a      	adds	r2, r3, #2
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004714:	b29b      	uxth	r3, r3
 8004716:	3b02      	subs	r3, #2
 8004718:	b29a      	uxth	r2, r3
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800471e:	e012      	b.n	8004746 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	330c      	adds	r3, #12
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800472a:	7812      	ldrb	r2, [r2, #0]
 800472c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004732:	1c5a      	adds	r2, r3, #1
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800473c:	b29b      	uxth	r3, r3
 800473e:	3b01      	subs	r3, #1
 8004740:	b29a      	uxth	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004746:	2300      	movs	r3, #0
 8004748:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	2b01      	cmp	r3, #1
 8004756:	d147      	bne.n	80047e8 <HAL_SPI_TransmitReceive+0x3a8>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800475e:	b29b      	uxth	r3, r3
 8004760:	2b00      	cmp	r3, #0
 8004762:	d041      	beq.n	80047e8 <HAL_SPI_TransmitReceive+0x3a8>
      {
        if (hspi->RxXferCount > 1U)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800476a:	b29b      	uxth	r3, r3
 800476c:	2b01      	cmp	r3, #1
 800476e:	d923      	bls.n	80047b8 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	6812      	ldr	r2, [r2, #0]
 8004778:	68d2      	ldr	r2, [r2, #12]
 800477a:	b292      	uxth	r2, r2
 800477c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004782:	1c9a      	adds	r2, r3, #2
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800478e:	b29b      	uxth	r3, r3
 8004790:	3b02      	subs	r3, #2
 8004792:	b29a      	uxth	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d81e      	bhi.n	80047e4 <HAL_SPI_TransmitReceive+0x3a4>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	6812      	ldr	r2, [r2, #0]
 80047ae:	6852      	ldr	r2, [r2, #4]
 80047b0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80047b4:	605a      	str	r2, [r3, #4]
 80047b6:	e015      	b.n	80047e4 <HAL_SPI_TransmitReceive+0x3a4>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047bc:	68fa      	ldr	r2, [r7, #12]
 80047be:	6812      	ldr	r2, [r2, #0]
 80047c0:	320c      	adds	r2, #12
 80047c2:	7812      	ldrb	r2, [r2, #0]
 80047c4:	b2d2      	uxtb	r2, r2
 80047c6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047cc:	1c5a      	adds	r2, r3, #1
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80047d8:	b29b      	uxth	r3, r3
 80047da:	3b01      	subs	r3, #1
 80047dc:	b29a      	uxth	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047e4:	2301      	movs	r3, #1
 80047e6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80047e8:	f7fc fc4e 	bl	8001088 <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	1ad2      	subs	r2, r2, r3
 80047f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d303      	bcc.n	8004800 <HAL_SPI_TransmitReceive+0x3c0>
 80047f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047fe:	d102      	bne.n	8004806 <HAL_SPI_TransmitReceive+0x3c6>
 8004800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004802:	2b00      	cmp	r3, #0
 8004804:	d103      	bne.n	800480e <HAL_SPI_TransmitReceive+0x3ce>
      {
        errorcode = HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800480c:	e01a      	b.n	8004844 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004812:	b29b      	uxth	r3, r3
 8004814:	2b00      	cmp	r3, #0
 8004816:	f47f af5c 	bne.w	80046d2 <HAL_SPI_TransmitReceive+0x292>
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004820:	b29b      	uxth	r3, r3
 8004822:	2b00      	cmp	r3, #0
 8004824:	f47f af55 	bne.w	80046d2 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004828:	69fa      	ldr	r2, [r7, #28]
 800482a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800482c:	68f8      	ldr	r0, [r7, #12]
 800482e:	f000 f946 	bl	8004abe <SPI_EndRxTxTransaction>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d005      	beq.n	8004844 <HAL_SPI_TransmitReceive+0x404>
  {
    errorcode = HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2220      	movs	r2, #32
 8004842:	661a      	str	r2, [r3, #96]	; 0x60
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004854:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004858:	4618      	mov	r0, r3
 800485a:	3728      	adds	r7, #40	; 0x28
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	603b      	str	r3, [r7, #0]
 800486c:	4613      	mov	r3, r2
 800486e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004870:	e04c      	b.n	800490c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004878:	d048      	beq.n	800490c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800487a:	f7fc fc05 	bl	8001088 <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	1ad2      	subs	r2, r2, r3
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	429a      	cmp	r2, r3
 8004888:	d202      	bcs.n	8004890 <SPI_WaitFlagStateUntilTimeout+0x30>
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d13d      	bne.n	800490c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68fa      	ldr	r2, [r7, #12]
 8004896:	6812      	ldr	r2, [r2, #0]
 8004898:	6852      	ldr	r2, [r2, #4]
 800489a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800489e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048a8:	d111      	bne.n	80048ce <SPI_WaitFlagStateUntilTimeout+0x6e>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048b2:	d004      	beq.n	80048be <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048bc:	d107      	bne.n	80048ce <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	6812      	ldr	r2, [r2, #0]
 80048c6:	6812      	ldr	r2, [r2, #0]
 80048c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048d6:	d10f      	bne.n	80048f8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	6812      	ldr	r2, [r2, #0]
 80048e0:	6812      	ldr	r2, [r2, #0]
 80048e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048e6:	601a      	str	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68fa      	ldr	r2, [r7, #12]
 80048ee:	6812      	ldr	r2, [r2, #0]
 80048f0:	6812      	ldr	r2, [r2, #0]
 80048f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e00f      	b.n	800492c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	689a      	ldr	r2, [r3, #8]
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	401a      	ands	r2, r3
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	429a      	cmp	r2, r3
 800491a:	bf0c      	ite	eq
 800491c:	2301      	moveq	r3, #1
 800491e:	2300      	movne	r3, #0
 8004920:	b2db      	uxtb	r3, r3
 8004922:	461a      	mov	r2, r3
 8004924:	79fb      	ldrb	r3, [r7, #7]
 8004926:	429a      	cmp	r2, r3
 8004928:	d1a3      	bne.n	8004872 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800492a:	2300      	movs	r3, #0
}
 800492c:	4618      	mov	r0, r3
 800492e:	3710      	adds	r7, #16
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
 8004940:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8004942:	e057      	b.n	80049f4 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800494a:	d106      	bne.n	800495a <SPI_WaitFifoStateUntilTimeout+0x26>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d103      	bne.n	800495a <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	330c      	adds	r3, #12
 8004958:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004960:	d048      	beq.n	80049f4 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004962:	f7fc fb91 	bl	8001088 <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	69bb      	ldr	r3, [r7, #24]
 800496a:	1ad2      	subs	r2, r2, r3
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	429a      	cmp	r2, r3
 8004970:	d202      	bcs.n	8004978 <SPI_WaitFifoStateUntilTimeout+0x44>
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d13d      	bne.n	80049f4 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	6812      	ldr	r2, [r2, #0]
 8004980:	6852      	ldr	r2, [r2, #4]
 8004982:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004986:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004990:	d111      	bne.n	80049b6 <SPI_WaitFifoStateUntilTimeout+0x82>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800499a:	d004      	beq.n	80049a6 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049a4:	d107      	bne.n	80049b6 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	6812      	ldr	r2, [r2, #0]
 80049ae:	6812      	ldr	r2, [r2, #0]
 80049b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049b4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049be:	d10f      	bne.n	80049e0 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	6812      	ldr	r2, [r2, #0]
 80049c8:	6812      	ldr	r2, [r2, #0]
 80049ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80049ce:	601a      	str	r2, [r3, #0]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	6812      	ldr	r2, [r2, #0]
 80049d8:	6812      	ldr	r2, [r2, #0]
 80049da:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049de:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e008      	b.n	8004a06 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689a      	ldr	r2, [r3, #8]
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	401a      	ands	r2, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d19f      	bne.n	8004944 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3710      	adds	r7, #16
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}

08004a0e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004a0e:	b580      	push	{r7, lr}
 8004a10:	b086      	sub	sp, #24
 8004a12:	af02      	add	r7, sp, #8
 8004a14:	60f8      	str	r0, [r7, #12]
 8004a16:	60b9      	str	r1, [r7, #8]
 8004a18:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a22:	d111      	bne.n	8004a48 <SPI_EndRxTransaction+0x3a>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a2c:	d004      	beq.n	8004a38 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a36:	d107      	bne.n	8004a48 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	6812      	ldr	r2, [r2, #0]
 8004a40:	6812      	ldr	r2, [r2, #0]
 8004a42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a46:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	9300      	str	r3, [sp, #0]
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	2180      	movs	r1, #128	; 0x80
 8004a52:	68f8      	ldr	r0, [r7, #12]
 8004a54:	f7ff ff04 	bl	8004860 <SPI_WaitFlagStateUntilTimeout>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d007      	beq.n	8004a6e <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a62:	f043 0220 	orr.w	r2, r3, #32
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e023      	b.n	8004ab6 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a76:	d11d      	bne.n	8004ab4 <SPI_EndRxTransaction+0xa6>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a80:	d004      	beq.n	8004a8c <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a8a:	d113      	bne.n	8004ab4 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	9300      	str	r3, [sp, #0]
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	2200      	movs	r2, #0
 8004a94:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004a98:	68f8      	ldr	r0, [r7, #12]
 8004a9a:	f7ff ff4b 	bl	8004934 <SPI_WaitFifoStateUntilTimeout>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d007      	beq.n	8004ab4 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004aa8:	f043 0220 	orr.w	r2, r3, #32
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	e000      	b.n	8004ab6 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004ab4:	2300      	movs	r3, #0
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3710      	adds	r7, #16
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}

08004abe <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004abe:	b580      	push	{r7, lr}
 8004ac0:	b086      	sub	sp, #24
 8004ac2:	af02      	add	r7, sp, #8
 8004ac4:	60f8      	str	r0, [r7, #12]
 8004ac6:	60b9      	str	r1, [r7, #8]
 8004ac8:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	9300      	str	r3, [sp, #0]
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004ad6:	68f8      	ldr	r0, [r7, #12]
 8004ad8:	f7ff ff2c 	bl	8004934 <SPI_WaitFifoStateUntilTimeout>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d007      	beq.n	8004af2 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ae6:	f043 0220 	orr.w	r2, r3, #32
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e027      	b.n	8004b42 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	9300      	str	r3, [sp, #0]
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	2200      	movs	r2, #0
 8004afa:	2180      	movs	r1, #128	; 0x80
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f7ff feaf 	bl	8004860 <SPI_WaitFlagStateUntilTimeout>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d007      	beq.n	8004b18 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b0c:	f043 0220 	orr.w	r2, r3, #32
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e014      	b.n	8004b42 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	9300      	str	r3, [sp, #0]
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f7ff ff05 	bl	8004934 <SPI_WaitFifoStateUntilTimeout>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d007      	beq.n	8004b40 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b34:	f043 0220 	orr.w	r2, r3, #32
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e000      	b.n	8004b42 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004b40:	2300      	movs	r3, #0
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3710      	adds	r7, #16
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}

08004b4a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b4a:	b580      	push	{r7, lr}
 8004b4c:	b082      	sub	sp, #8
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d101      	bne.n	8004b5c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e01d      	b.n	8004b98 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d106      	bne.n	8004b76 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f006 fc27 	bl	800b3c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2202      	movs	r2, #2
 8004b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	3304      	adds	r3, #4
 8004b86:	4619      	mov	r1, r3
 8004b88:	4610      	mov	r0, r2
 8004b8a:	f000 fe3f 	bl	800580c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3708      	adds	r7, #8
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2202      	movs	r2, #2
 8004bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	6a1a      	ldr	r2, [r3, #32]
 8004bb6:	f241 1311 	movw	r3, #4369	; 0x1111
 8004bba:	4013      	ands	r3, r2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10f      	bne.n	8004be0 <HAL_TIM_Base_DeInit+0x40>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6a1a      	ldr	r2, [r3, #32]
 8004bc6:	f240 4344 	movw	r3, #1092	; 0x444
 8004bca:	4013      	ands	r3, r2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d107      	bne.n	8004be0 <HAL_TIM_Base_DeInit+0x40>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6812      	ldr	r2, [r2, #0]
 8004bd8:	6812      	ldr	r2, [r2, #0]
 8004bda:	f022 0201 	bic.w	r2, r2, #1
 8004bde:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f006 fc37 	bl	800b454 <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3708      	adds	r7, #8
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	6a1a      	ldr	r2, [r3, #32]
 8004c16:	f241 1311 	movw	r3, #4369	; 0x1111
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d10f      	bne.n	8004c40 <HAL_TIM_Base_Stop+0x40>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	6a1a      	ldr	r2, [r3, #32]
 8004c26:	f240 4344 	movw	r3, #1092	; 0x444
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d107      	bne.n	8004c40 <HAL_TIM_Base_Stop+0x40>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	6812      	ldr	r2, [r2, #0]
 8004c38:	6812      	ldr	r2, [r2, #0]
 8004c3a:	f022 0201 	bic.w	r2, r2, #1
 8004c3e:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	370c      	adds	r7, #12
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bc80      	pop	{r7}
 8004c52:	4770      	bx	lr

08004c54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b085      	sub	sp, #20
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	6812      	ldr	r2, [r2, #0]
 8004c64:	68d2      	ldr	r2, [r2, #12]
 8004c66:	f042 0201 	orr.w	r2, r2, #1
 8004c6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	689a      	ldr	r2, [r3, #8]
 8004c72:	4b0c      	ldr	r3, [pc, #48]	; (8004ca4 <HAL_TIM_Base_Start_IT+0x50>)
 8004c74:	4013      	ands	r3, r2
 8004c76:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2b06      	cmp	r3, #6
 8004c7c:	d00b      	beq.n	8004c96 <HAL_TIM_Base_Start_IT+0x42>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c84:	d007      	beq.n	8004c96 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	6812      	ldr	r2, [r2, #0]
 8004c8e:	6812      	ldr	r2, [r2, #0]
 8004c90:	f042 0201 	orr.w	r2, r2, #1
 8004c94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3714      	adds	r7, #20
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bc80      	pop	{r7}
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	00010007 	.word	0x00010007

08004ca8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	687a      	ldr	r2, [r7, #4]
 8004cb6:	6812      	ldr	r2, [r2, #0]
 8004cb8:	68d2      	ldr	r2, [r2, #12]
 8004cba:	f022 0201 	bic.w	r2, r2, #1
 8004cbe:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	6a1a      	ldr	r2, [r3, #32]
 8004cc6:	f241 1311 	movw	r3, #4369	; 0x1111
 8004cca:	4013      	ands	r3, r2
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10f      	bne.n	8004cf0 <HAL_TIM_Base_Stop_IT+0x48>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	6a1a      	ldr	r2, [r3, #32]
 8004cd6:	f240 4344 	movw	r3, #1092	; 0x444
 8004cda:	4013      	ands	r3, r2
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d107      	bne.n	8004cf0 <HAL_TIM_Base_Stop_IT+0x48>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	6812      	ldr	r2, [r2, #0]
 8004ce8:	6812      	ldr	r2, [r2, #0]
 8004cea:	f022 0201 	bic.w	r2, r2, #1
 8004cee:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	370c      	adds	r7, #12
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bc80      	pop	{r7}
 8004cfa:	4770      	bx	lr

08004cfc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b082      	sub	sp, #8
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d101      	bne.n	8004d0e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e01d      	b.n	8004d4a <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d106      	bne.n	8004d28 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 f815 	bl	8004d52 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2202      	movs	r2, #2
 8004d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	3304      	adds	r3, #4
 8004d38:	4619      	mov	r1, r3
 8004d3a:	4610      	mov	r0, r2
 8004d3c:	f000 fd66 	bl	800580c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3708      	adds	r7, #8
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}

08004d52 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004d52:	b480      	push	{r7}
 8004d54:	b083      	sub	sp, #12
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004d5a:	bf00      	nop
 8004d5c:	370c      	adds	r7, #12
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bc80      	pop	{r7}
 8004d62:	4770      	bx	lr

08004d64 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	2b0c      	cmp	r3, #12
 8004d72:	d841      	bhi.n	8004df8 <HAL_TIM_OC_Start_IT+0x94>
 8004d74:	a201      	add	r2, pc, #4	; (adr r2, 8004d7c <HAL_TIM_OC_Start_IT+0x18>)
 8004d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d7a:	bf00      	nop
 8004d7c:	08004db1 	.word	0x08004db1
 8004d80:	08004df9 	.word	0x08004df9
 8004d84:	08004df9 	.word	0x08004df9
 8004d88:	08004df9 	.word	0x08004df9
 8004d8c:	08004dc3 	.word	0x08004dc3
 8004d90:	08004df9 	.word	0x08004df9
 8004d94:	08004df9 	.word	0x08004df9
 8004d98:	08004df9 	.word	0x08004df9
 8004d9c:	08004dd5 	.word	0x08004dd5
 8004da0:	08004df9 	.word	0x08004df9
 8004da4:	08004df9 	.word	0x08004df9
 8004da8:	08004df9 	.word	0x08004df9
 8004dac:	08004de7 	.word	0x08004de7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	6812      	ldr	r2, [r2, #0]
 8004db8:	68d2      	ldr	r2, [r2, #12]
 8004dba:	f042 0202 	orr.w	r2, r2, #2
 8004dbe:	60da      	str	r2, [r3, #12]
      break;
 8004dc0:	e01b      	b.n	8004dfa <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	6812      	ldr	r2, [r2, #0]
 8004dca:	68d2      	ldr	r2, [r2, #12]
 8004dcc:	f042 0204 	orr.w	r2, r2, #4
 8004dd0:	60da      	str	r2, [r3, #12]
      break;
 8004dd2:	e012      	b.n	8004dfa <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	6812      	ldr	r2, [r2, #0]
 8004ddc:	68d2      	ldr	r2, [r2, #12]
 8004dde:	f042 0208 	orr.w	r2, r2, #8
 8004de2:	60da      	str	r2, [r3, #12]
      break;
 8004de4:	e009      	b.n	8004dfa <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	6812      	ldr	r2, [r2, #0]
 8004dee:	68d2      	ldr	r2, [r2, #12]
 8004df0:	f042 0210 	orr.w	r2, r2, #16
 8004df4:	60da      	str	r2, [r3, #12]
      break;
 8004df6:	e000      	b.n	8004dfa <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8004df8:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	6839      	ldr	r1, [r7, #0]
 8004e02:	4618      	mov	r0, r3
 8004e04:	f001 faa7 	bl	8006356 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a1e      	ldr	r2, [pc, #120]	; (8004e88 <HAL_TIM_OC_Start_IT+0x124>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d013      	beq.n	8004e3a <HAL_TIM_OC_Start_IT+0xd6>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a1d      	ldr	r2, [pc, #116]	; (8004e8c <HAL_TIM_OC_Start_IT+0x128>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d00e      	beq.n	8004e3a <HAL_TIM_OC_Start_IT+0xd6>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a1b      	ldr	r2, [pc, #108]	; (8004e90 <HAL_TIM_OC_Start_IT+0x12c>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d009      	beq.n	8004e3a <HAL_TIM_OC_Start_IT+0xd6>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a1a      	ldr	r2, [pc, #104]	; (8004e94 <HAL_TIM_OC_Start_IT+0x130>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d004      	beq.n	8004e3a <HAL_TIM_OC_Start_IT+0xd6>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a18      	ldr	r2, [pc, #96]	; (8004e98 <HAL_TIM_OC_Start_IT+0x134>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d101      	bne.n	8004e3e <HAL_TIM_OC_Start_IT+0xda>
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e000      	b.n	8004e40 <HAL_TIM_OC_Start_IT+0xdc>
 8004e3e:	2300      	movs	r3, #0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d007      	beq.n	8004e54 <HAL_TIM_OC_Start_IT+0xf0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	6812      	ldr	r2, [r2, #0]
 8004e4c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004e4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e52:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	689a      	ldr	r2, [r3, #8]
 8004e5a:	4b10      	ldr	r3, [pc, #64]	; (8004e9c <HAL_TIM_OC_Start_IT+0x138>)
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2b06      	cmp	r3, #6
 8004e64:	d00b      	beq.n	8004e7e <HAL_TIM_OC_Start_IT+0x11a>
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e6c:	d007      	beq.n	8004e7e <HAL_TIM_OC_Start_IT+0x11a>
  {
    __HAL_TIM_ENABLE(htim);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	6812      	ldr	r2, [r2, #0]
 8004e76:	6812      	ldr	r2, [r2, #0]
 8004e78:	f042 0201 	orr.w	r2, r2, #1
 8004e7c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3710      	adds	r7, #16
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	40012c00 	.word	0x40012c00
 8004e8c:	40013400 	.word	0x40013400
 8004e90:	40014000 	.word	0x40014000
 8004e94:	40014400 	.word	0x40014400
 8004e98:	40014800 	.word	0x40014800
 8004e9c:	00010007 	.word	0x00010007

08004ea0 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	2b0c      	cmp	r3, #12
 8004eae:	d841      	bhi.n	8004f34 <HAL_TIM_OC_Stop_IT+0x94>
 8004eb0:	a201      	add	r2, pc, #4	; (adr r2, 8004eb8 <HAL_TIM_OC_Stop_IT+0x18>)
 8004eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb6:	bf00      	nop
 8004eb8:	08004eed 	.word	0x08004eed
 8004ebc:	08004f35 	.word	0x08004f35
 8004ec0:	08004f35 	.word	0x08004f35
 8004ec4:	08004f35 	.word	0x08004f35
 8004ec8:	08004eff 	.word	0x08004eff
 8004ecc:	08004f35 	.word	0x08004f35
 8004ed0:	08004f35 	.word	0x08004f35
 8004ed4:	08004f35 	.word	0x08004f35
 8004ed8:	08004f11 	.word	0x08004f11
 8004edc:	08004f35 	.word	0x08004f35
 8004ee0:	08004f35 	.word	0x08004f35
 8004ee4:	08004f35 	.word	0x08004f35
 8004ee8:	08004f23 	.word	0x08004f23
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	6812      	ldr	r2, [r2, #0]
 8004ef4:	68d2      	ldr	r2, [r2, #12]
 8004ef6:	f022 0202 	bic.w	r2, r2, #2
 8004efa:	60da      	str	r2, [r3, #12]
      break;
 8004efc:	e01b      	b.n	8004f36 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	6812      	ldr	r2, [r2, #0]
 8004f06:	68d2      	ldr	r2, [r2, #12]
 8004f08:	f022 0204 	bic.w	r2, r2, #4
 8004f0c:	60da      	str	r2, [r3, #12]
      break;
 8004f0e:	e012      	b.n	8004f36 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	6812      	ldr	r2, [r2, #0]
 8004f18:	68d2      	ldr	r2, [r2, #12]
 8004f1a:	f022 0208 	bic.w	r2, r2, #8
 8004f1e:	60da      	str	r2, [r3, #12]
      break;
 8004f20:	e009      	b.n	8004f36 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	6812      	ldr	r2, [r2, #0]
 8004f2a:	68d2      	ldr	r2, [r2, #12]
 8004f2c:	f022 0210 	bic.w	r2, r2, #16
 8004f30:	60da      	str	r2, [r3, #12]
      break;
 8004f32:	e000      	b.n	8004f36 <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8004f34:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	6839      	ldr	r1, [r7, #0]
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f001 fa09 	bl	8006356 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a28      	ldr	r2, [pc, #160]	; (8004fec <HAL_TIM_OC_Stop_IT+0x14c>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d013      	beq.n	8004f76 <HAL_TIM_OC_Stop_IT+0xd6>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a27      	ldr	r2, [pc, #156]	; (8004ff0 <HAL_TIM_OC_Stop_IT+0x150>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d00e      	beq.n	8004f76 <HAL_TIM_OC_Stop_IT+0xd6>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a25      	ldr	r2, [pc, #148]	; (8004ff4 <HAL_TIM_OC_Stop_IT+0x154>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d009      	beq.n	8004f76 <HAL_TIM_OC_Stop_IT+0xd6>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a24      	ldr	r2, [pc, #144]	; (8004ff8 <HAL_TIM_OC_Stop_IT+0x158>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d004      	beq.n	8004f76 <HAL_TIM_OC_Stop_IT+0xd6>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a22      	ldr	r2, [pc, #136]	; (8004ffc <HAL_TIM_OC_Stop_IT+0x15c>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d101      	bne.n	8004f7a <HAL_TIM_OC_Stop_IT+0xda>
 8004f76:	2301      	movs	r3, #1
 8004f78:	e000      	b.n	8004f7c <HAL_TIM_OC_Stop_IT+0xdc>
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d017      	beq.n	8004fb0 <HAL_TIM_OC_Stop_IT+0x110>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	6a1a      	ldr	r2, [r3, #32]
 8004f86:	f241 1311 	movw	r3, #4369	; 0x1111
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d10f      	bne.n	8004fb0 <HAL_TIM_OC_Stop_IT+0x110>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	6a1a      	ldr	r2, [r3, #32]
 8004f96:	f240 4344 	movw	r3, #1092	; 0x444
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d107      	bne.n	8004fb0 <HAL_TIM_OC_Stop_IT+0x110>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	6812      	ldr	r2, [r2, #0]
 8004fa8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004faa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004fae:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	6a1a      	ldr	r2, [r3, #32]
 8004fb6:	f241 1311 	movw	r3, #4369	; 0x1111
 8004fba:	4013      	ands	r3, r2
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d10f      	bne.n	8004fe0 <HAL_TIM_OC_Stop_IT+0x140>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6a1a      	ldr	r2, [r3, #32]
 8004fc6:	f240 4344 	movw	r3, #1092	; 0x444
 8004fca:	4013      	ands	r3, r2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d107      	bne.n	8004fe0 <HAL_TIM_OC_Stop_IT+0x140>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	6812      	ldr	r2, [r2, #0]
 8004fd8:	6812      	ldr	r2, [r2, #0]
 8004fda:	f022 0201 	bic.w	r2, r2, #1
 8004fde:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3708      	adds	r7, #8
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	40012c00 	.word	0x40012c00
 8004ff0:	40013400 	.word	0x40013400
 8004ff4:	40014000 	.word	0x40014000
 8004ff8:	40014400 	.word	0x40014400
 8004ffc:	40014800 	.word	0x40014800

08005000 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d101      	bne.n	8005012 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e01d      	b.n	800504e <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005018:	b2db      	uxtb	r3, r3
 800501a:	2b00      	cmp	r3, #0
 800501c:	d106      	bne.n	800502c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 f815 	bl	8005056 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2202      	movs	r2, #2
 8005030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	3304      	adds	r3, #4
 800503c:	4619      	mov	r1, r3
 800503e:	4610      	mov	r0, r2
 8005040:	f000 fbe4 	bl	800580c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800504c:	2300      	movs	r3, #0
}
 800504e:	4618      	mov	r0, r3
 8005050:	3708      	adds	r7, #8
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}

08005056 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005056:	b480      	push	{r7}
 8005058:	b083      	sub	sp, #12
 800505a:	af00      	add	r7, sp, #0
 800505c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800505e:	bf00      	nop
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	bc80      	pop	{r7}
 8005066:	4770      	bx	lr

08005068 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b082      	sub	sp, #8
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	2b0c      	cmp	r3, #12
 8005076:	d841      	bhi.n	80050fc <HAL_TIM_IC_Stop_IT+0x94>
 8005078:	a201      	add	r2, pc, #4	; (adr r2, 8005080 <HAL_TIM_IC_Stop_IT+0x18>)
 800507a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507e:	bf00      	nop
 8005080:	080050b5 	.word	0x080050b5
 8005084:	080050fd 	.word	0x080050fd
 8005088:	080050fd 	.word	0x080050fd
 800508c:	080050fd 	.word	0x080050fd
 8005090:	080050c7 	.word	0x080050c7
 8005094:	080050fd 	.word	0x080050fd
 8005098:	080050fd 	.word	0x080050fd
 800509c:	080050fd 	.word	0x080050fd
 80050a0:	080050d9 	.word	0x080050d9
 80050a4:	080050fd 	.word	0x080050fd
 80050a8:	080050fd 	.word	0x080050fd
 80050ac:	080050fd 	.word	0x080050fd
 80050b0:	080050eb 	.word	0x080050eb
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	6812      	ldr	r2, [r2, #0]
 80050bc:	68d2      	ldr	r2, [r2, #12]
 80050be:	f022 0202 	bic.w	r2, r2, #2
 80050c2:	60da      	str	r2, [r3, #12]
      break;
 80050c4:	e01b      	b.n	80050fe <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	6812      	ldr	r2, [r2, #0]
 80050ce:	68d2      	ldr	r2, [r2, #12]
 80050d0:	f022 0204 	bic.w	r2, r2, #4
 80050d4:	60da      	str	r2, [r3, #12]
      break;
 80050d6:	e012      	b.n	80050fe <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	687a      	ldr	r2, [r7, #4]
 80050de:	6812      	ldr	r2, [r2, #0]
 80050e0:	68d2      	ldr	r2, [r2, #12]
 80050e2:	f022 0208 	bic.w	r2, r2, #8
 80050e6:	60da      	str	r2, [r3, #12]
      break;
 80050e8:	e009      	b.n	80050fe <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	6812      	ldr	r2, [r2, #0]
 80050f2:	68d2      	ldr	r2, [r2, #12]
 80050f4:	f022 0210 	bic.w	r2, r2, #16
 80050f8:	60da      	str	r2, [r3, #12]
      break;
 80050fa:	e000      	b.n	80050fe <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 80050fc:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	2200      	movs	r2, #0
 8005104:	6839      	ldr	r1, [r7, #0]
 8005106:	4618      	mov	r0, r3
 8005108:	f001 f925 	bl	8006356 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	6a1a      	ldr	r2, [r3, #32]
 8005112:	f241 1311 	movw	r3, #4369	; 0x1111
 8005116:	4013      	ands	r3, r2
 8005118:	2b00      	cmp	r3, #0
 800511a:	d10f      	bne.n	800513c <HAL_TIM_IC_Stop_IT+0xd4>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	6a1a      	ldr	r2, [r3, #32]
 8005122:	f240 4344 	movw	r3, #1092	; 0x444
 8005126:	4013      	ands	r3, r2
 8005128:	2b00      	cmp	r3, #0
 800512a:	d107      	bne.n	800513c <HAL_TIM_IC_Stop_IT+0xd4>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	6812      	ldr	r2, [r2, #0]
 8005134:	6812      	ldr	r2, [r2, #0]
 8005136:	f022 0201 	bic.w	r2, r2, #1
 800513a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800513c:	2300      	movs	r3, #0
}
 800513e:	4618      	mov	r0, r3
 8005140:	3708      	adds	r7, #8
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop

08005148 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	f003 0302 	and.w	r3, r3, #2
 800515a:	2b02      	cmp	r3, #2
 800515c:	d122      	bne.n	80051a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	f003 0302 	and.w	r3, r3, #2
 8005168:	2b02      	cmp	r3, #2
 800516a:	d11b      	bne.n	80051a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f06f 0202 	mvn.w	r2, #2
 8005174:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2201      	movs	r2, #1
 800517a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	699b      	ldr	r3, [r3, #24]
 8005182:	f003 0303 	and.w	r3, r3, #3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d003      	beq.n	8005192 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f000 fb23 	bl	80057d6 <HAL_TIM_IC_CaptureCallback>
 8005190:	e005      	b.n	800519e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 fb16 	bl	80057c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 fb25 	bl	80057e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2200      	movs	r2, #0
 80051a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	691b      	ldr	r3, [r3, #16]
 80051aa:	f003 0304 	and.w	r3, r3, #4
 80051ae:	2b04      	cmp	r3, #4
 80051b0:	d122      	bne.n	80051f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	f003 0304 	and.w	r3, r3, #4
 80051bc:	2b04      	cmp	r3, #4
 80051be:	d11b      	bne.n	80051f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f06f 0204 	mvn.w	r2, #4
 80051c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2202      	movs	r2, #2
 80051ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	699b      	ldr	r3, [r3, #24]
 80051d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d003      	beq.n	80051e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 faf9 	bl	80057d6 <HAL_TIM_IC_CaptureCallback>
 80051e4:	e005      	b.n	80051f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 faec 	bl	80057c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f000 fafb 	bl	80057e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	691b      	ldr	r3, [r3, #16]
 80051fe:	f003 0308 	and.w	r3, r3, #8
 8005202:	2b08      	cmp	r3, #8
 8005204:	d122      	bne.n	800524c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	f003 0308 	and.w	r3, r3, #8
 8005210:	2b08      	cmp	r3, #8
 8005212:	d11b      	bne.n	800524c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f06f 0208 	mvn.w	r2, #8
 800521c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2204      	movs	r2, #4
 8005222:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	69db      	ldr	r3, [r3, #28]
 800522a:	f003 0303 	and.w	r3, r3, #3
 800522e:	2b00      	cmp	r3, #0
 8005230:	d003      	beq.n	800523a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 facf 	bl	80057d6 <HAL_TIM_IC_CaptureCallback>
 8005238:	e005      	b.n	8005246 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f000 fac2 	bl	80057c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f000 fad1 	bl	80057e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	691b      	ldr	r3, [r3, #16]
 8005252:	f003 0310 	and.w	r3, r3, #16
 8005256:	2b10      	cmp	r3, #16
 8005258:	d122      	bne.n	80052a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	f003 0310 	and.w	r3, r3, #16
 8005264:	2b10      	cmp	r3, #16
 8005266:	d11b      	bne.n	80052a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f06f 0210 	mvn.w	r2, #16
 8005270:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2208      	movs	r2, #8
 8005276:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	69db      	ldr	r3, [r3, #28]
 800527e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005282:	2b00      	cmp	r3, #0
 8005284:	d003      	beq.n	800528e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 faa5 	bl	80057d6 <HAL_TIM_IC_CaptureCallback>
 800528c:	e005      	b.n	800529a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f000 fa98 	bl	80057c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f000 faa7 	bl	80057e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d10e      	bne.n	80052cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	f003 0301 	and.w	r3, r3, #1
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d107      	bne.n	80052cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f06f 0201 	mvn.w	r2, #1
 80052c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 fa73 	bl	80057b2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052d6:	2b80      	cmp	r3, #128	; 0x80
 80052d8:	d10e      	bne.n	80052f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052e4:	2b80      	cmp	r3, #128	; 0x80
 80052e6:	d107      	bne.n	80052f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80052f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f001 f8e3 	bl	80064be <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005302:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005306:	d10e      	bne.n	8005326 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005312:	2b80      	cmp	r3, #128	; 0x80
 8005314:	d107      	bne.n	8005326 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800531e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f001 f8d5 	bl	80064d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	691b      	ldr	r3, [r3, #16]
 800532c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005330:	2b40      	cmp	r3, #64	; 0x40
 8005332:	d10e      	bne.n	8005352 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800533e:	2b40      	cmp	r3, #64	; 0x40
 8005340:	d107      	bne.n	8005352 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800534a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f000 fa54 	bl	80057fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	691b      	ldr	r3, [r3, #16]
 8005358:	f003 0320 	and.w	r3, r3, #32
 800535c:	2b20      	cmp	r3, #32
 800535e:	d10e      	bne.n	800537e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	f003 0320 	and.w	r3, r3, #32
 800536a:	2b20      	cmp	r3, #32
 800536c:	d107      	bne.n	800537e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f06f 0220 	mvn.w	r2, #32
 8005376:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f001 f897 	bl	80064ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800537e:	bf00      	nop
 8005380:	3708      	adds	r7, #8
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
	...

08005388 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800539a:	2b01      	cmp	r3, #1
 800539c:	d101      	bne.n	80053a2 <HAL_TIM_OC_ConfigChannel+0x1a>
 800539e:	2302      	movs	r3, #2
 80053a0:	e06c      	b.n	800547c <HAL_TIM_OC_ConfigChannel+0xf4>
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2201      	movs	r2, #1
 80053a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2202      	movs	r2, #2
 80053ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2b14      	cmp	r3, #20
 80053b6:	d857      	bhi.n	8005468 <HAL_TIM_OC_ConfigChannel+0xe0>
 80053b8:	a201      	add	r2, pc, #4	; (adr r2, 80053c0 <HAL_TIM_OC_ConfigChannel+0x38>)
 80053ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053be:	bf00      	nop
 80053c0:	08005415 	.word	0x08005415
 80053c4:	08005469 	.word	0x08005469
 80053c8:	08005469 	.word	0x08005469
 80053cc:	08005469 	.word	0x08005469
 80053d0:	08005423 	.word	0x08005423
 80053d4:	08005469 	.word	0x08005469
 80053d8:	08005469 	.word	0x08005469
 80053dc:	08005469 	.word	0x08005469
 80053e0:	08005431 	.word	0x08005431
 80053e4:	08005469 	.word	0x08005469
 80053e8:	08005469 	.word	0x08005469
 80053ec:	08005469 	.word	0x08005469
 80053f0:	0800543f 	.word	0x0800543f
 80053f4:	08005469 	.word	0x08005469
 80053f8:	08005469 	.word	0x08005469
 80053fc:	08005469 	.word	0x08005469
 8005400:	0800544d 	.word	0x0800544d
 8005404:	08005469 	.word	0x08005469
 8005408:	08005469 	.word	0x08005469
 800540c:	08005469 	.word	0x08005469
 8005410:	0800545b 	.word	0x0800545b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	68b9      	ldr	r1, [r7, #8]
 800541a:	4618      	mov	r0, r3
 800541c:	f000 fa8e 	bl	800593c <TIM_OC1_SetConfig>
      break;
 8005420:	e023      	b.n	800546a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68b9      	ldr	r1, [r7, #8]
 8005428:	4618      	mov	r0, r3
 800542a:	f000 fb17 	bl	8005a5c <TIM_OC2_SetConfig>
      break;
 800542e:	e01c      	b.n	800546a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68b9      	ldr	r1, [r7, #8]
 8005436:	4618      	mov	r0, r3
 8005438:	f000 fb98 	bl	8005b6c <TIM_OC3_SetConfig>
      break;
 800543c:	e015      	b.n	800546a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	68b9      	ldr	r1, [r7, #8]
 8005444:	4618      	mov	r0, r3
 8005446:	f000 fc19 	bl	8005c7c <TIM_OC4_SetConfig>
      break;
 800544a:	e00e      	b.n	800546a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68b9      	ldr	r1, [r7, #8]
 8005452:	4618      	mov	r0, r3
 8005454:	f000 fc7a 	bl	8005d4c <TIM_OC5_SetConfig>
      break;
 8005458:	e007      	b.n	800546a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68b9      	ldr	r1, [r7, #8]
 8005460:	4618      	mov	r0, r3
 8005462:	f000 fcd7 	bl	8005e14 <TIM_OC6_SetConfig>
      break;
 8005466:	e000      	b.n	800546a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 8005468:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2201      	movs	r2, #1
 800546e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	4618      	mov	r0, r3
 800547e:	3710      	adds	r7, #16
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005496:	2b01      	cmp	r3, #1
 8005498:	d101      	bne.n	800549e <HAL_TIM_IC_ConfigChannel+0x1a>
 800549a:	2302      	movs	r3, #2
 800549c:	e08a      	b.n	80055b4 <HAL_TIM_IC_ConfigChannel+0x130>
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2202      	movs	r2, #2
 80054aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d11b      	bne.n	80054ec <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6818      	ldr	r0, [r3, #0]
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	6819      	ldr	r1, [r3, #0]
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	685a      	ldr	r2, [r3, #4]
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	f000 fd92 	bl	8005fec <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	6812      	ldr	r2, [r2, #0]
 80054d0:	6992      	ldr	r2, [r2, #24]
 80054d2:	f022 020c 	bic.w	r2, r2, #12
 80054d6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68fa      	ldr	r2, [r7, #12]
 80054de:	6812      	ldr	r2, [r2, #0]
 80054e0:	6991      	ldr	r1, [r2, #24]
 80054e2:	68ba      	ldr	r2, [r7, #8]
 80054e4:	6892      	ldr	r2, [r2, #8]
 80054e6:	430a      	orrs	r2, r1
 80054e8:	619a      	str	r2, [r3, #24]
 80054ea:	e05a      	b.n	80055a2 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2b04      	cmp	r3, #4
 80054f0:	d11c      	bne.n	800552c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6818      	ldr	r0, [r3, #0]
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	6819      	ldr	r1, [r3, #0]
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	685a      	ldr	r2, [r3, #4]
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	f000 fe0d 	bl	8006120 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	6812      	ldr	r2, [r2, #0]
 800550e:	6992      	ldr	r2, [r2, #24]
 8005510:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005514:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	6812      	ldr	r2, [r2, #0]
 800551e:	6991      	ldr	r1, [r2, #24]
 8005520:	68ba      	ldr	r2, [r7, #8]
 8005522:	6892      	ldr	r2, [r2, #8]
 8005524:	0212      	lsls	r2, r2, #8
 8005526:	430a      	orrs	r2, r1
 8005528:	619a      	str	r2, [r3, #24]
 800552a:	e03a      	b.n	80055a2 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2b08      	cmp	r3, #8
 8005530:	d11b      	bne.n	800556a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6818      	ldr	r0, [r3, #0]
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	6819      	ldr	r1, [r3, #0]
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	685a      	ldr	r2, [r3, #4]
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	f000 fe58 	bl	80061f6 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	6812      	ldr	r2, [r2, #0]
 800554e:	69d2      	ldr	r2, [r2, #28]
 8005550:	f022 020c 	bic.w	r2, r2, #12
 8005554:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68fa      	ldr	r2, [r7, #12]
 800555c:	6812      	ldr	r2, [r2, #0]
 800555e:	69d1      	ldr	r1, [r2, #28]
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	6892      	ldr	r2, [r2, #8]
 8005564:	430a      	orrs	r2, r1
 8005566:	61da      	str	r2, [r3, #28]
 8005568:	e01b      	b.n	80055a2 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	6818      	ldr	r0, [r3, #0]
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	6819      	ldr	r1, [r3, #0]
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	685a      	ldr	r2, [r3, #4]
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	f000 fe77 	bl	800626c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	6812      	ldr	r2, [r2, #0]
 8005586:	69d2      	ldr	r2, [r2, #28]
 8005588:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800558c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	6812      	ldr	r2, [r2, #0]
 8005596:	69d1      	ldr	r1, [r2, #28]
 8005598:	68ba      	ldr	r2, [r7, #8]
 800559a:	6892      	ldr	r2, [r2, #8]
 800559c:	0212      	lsls	r2, r2, #8
 800559e:	430a      	orrs	r2, r1
 80055a0:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3710      	adds	r7, #16
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d101      	bne.n	80055d4 <HAL_TIM_ConfigClockSource+0x18>
 80055d0:	2302      	movs	r3, #2
 80055d2:	e0a8      	b.n	8005726 <HAL_TIM_ConfigClockSource+0x16a>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2202      	movs	r2, #2
 80055e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80055f6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055fe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2b40      	cmp	r3, #64	; 0x40
 800560e:	d067      	beq.n	80056e0 <HAL_TIM_ConfigClockSource+0x124>
 8005610:	2b40      	cmp	r3, #64	; 0x40
 8005612:	d80b      	bhi.n	800562c <HAL_TIM_ConfigClockSource+0x70>
 8005614:	2b10      	cmp	r3, #16
 8005616:	d073      	beq.n	8005700 <HAL_TIM_ConfigClockSource+0x144>
 8005618:	2b10      	cmp	r3, #16
 800561a:	d802      	bhi.n	8005622 <HAL_TIM_ConfigClockSource+0x66>
 800561c:	2b00      	cmp	r3, #0
 800561e:	d06f      	beq.n	8005700 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005620:	e078      	b.n	8005714 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005622:	2b20      	cmp	r3, #32
 8005624:	d06c      	beq.n	8005700 <HAL_TIM_ConfigClockSource+0x144>
 8005626:	2b30      	cmp	r3, #48	; 0x30
 8005628:	d06a      	beq.n	8005700 <HAL_TIM_ConfigClockSource+0x144>
      break;
 800562a:	e073      	b.n	8005714 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800562c:	2b70      	cmp	r3, #112	; 0x70
 800562e:	d00d      	beq.n	800564c <HAL_TIM_ConfigClockSource+0x90>
 8005630:	2b70      	cmp	r3, #112	; 0x70
 8005632:	d804      	bhi.n	800563e <HAL_TIM_ConfigClockSource+0x82>
 8005634:	2b50      	cmp	r3, #80	; 0x50
 8005636:	d033      	beq.n	80056a0 <HAL_TIM_ConfigClockSource+0xe4>
 8005638:	2b60      	cmp	r3, #96	; 0x60
 800563a:	d041      	beq.n	80056c0 <HAL_TIM_ConfigClockSource+0x104>
      break;
 800563c:	e06a      	b.n	8005714 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800563e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005642:	d066      	beq.n	8005712 <HAL_TIM_ConfigClockSource+0x156>
 8005644:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005648:	d017      	beq.n	800567a <HAL_TIM_ConfigClockSource+0xbe>
      break;
 800564a:	e063      	b.n	8005714 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6818      	ldr	r0, [r3, #0]
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	6899      	ldr	r1, [r3, #8]
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	f000 fe5c 	bl	8006318 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800566e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	609a      	str	r2, [r3, #8]
      break;
 8005678:	e04c      	b.n	8005714 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6818      	ldr	r0, [r3, #0]
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	6899      	ldr	r1, [r3, #8]
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	685a      	ldr	r2, [r3, #4]
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	f000 fe45 	bl	8006318 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	6812      	ldr	r2, [r2, #0]
 8005696:	6892      	ldr	r2, [r2, #8]
 8005698:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800569c:	609a      	str	r2, [r3, #8]
      break;
 800569e:	e039      	b.n	8005714 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6818      	ldr	r0, [r3, #0]
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	6859      	ldr	r1, [r3, #4]
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	461a      	mov	r2, r3
 80056ae:	f000 fd09 	bl	80060c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2150      	movs	r1, #80	; 0x50
 80056b8:	4618      	mov	r0, r3
 80056ba:	f000 fe13 	bl	80062e4 <TIM_ITRx_SetConfig>
      break;
 80056be:	e029      	b.n	8005714 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6818      	ldr	r0, [r3, #0]
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	6859      	ldr	r1, [r3, #4]
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	461a      	mov	r2, r3
 80056ce:	f000 fd63 	bl	8006198 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2160      	movs	r1, #96	; 0x60
 80056d8:	4618      	mov	r0, r3
 80056da:	f000 fe03 	bl	80062e4 <TIM_ITRx_SetConfig>
      break;
 80056de:	e019      	b.n	8005714 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6818      	ldr	r0, [r3, #0]
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	6859      	ldr	r1, [r3, #4]
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	461a      	mov	r2, r3
 80056ee:	f000 fce9 	bl	80060c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	2140      	movs	r1, #64	; 0x40
 80056f8:	4618      	mov	r0, r3
 80056fa:	f000 fdf3 	bl	80062e4 <TIM_ITRx_SetConfig>
      break;
 80056fe:	e009      	b.n	8005714 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4619      	mov	r1, r3
 800570a:	4610      	mov	r0, r2
 800570c:	f000 fdea 	bl	80062e4 <TIM_ITRx_SetConfig>
      break;
 8005710:	e000      	b.n	8005714 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8005712:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}

0800572e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800572e:	b580      	push	{r7, lr}
 8005730:	b082      	sub	sp, #8
 8005732:	af00      	add	r7, sp, #0
 8005734:	6078      	str	r0, [r7, #4]
 8005736:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800573e:	2b01      	cmp	r3, #1
 8005740:	d101      	bne.n	8005746 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005742:	2302      	movs	r3, #2
 8005744:	e031      	b.n	80057aa <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2201      	movs	r2, #1
 800574a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2202      	movs	r2, #2
 8005752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005756:	6839      	ldr	r1, [r7, #0]
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f000 fbbf 	bl	8005edc <TIM_SlaveTimer_SetConfig>
 800575e:	4603      	mov	r3, r0
 8005760:	2b00      	cmp	r3, #0
 8005762:	d009      	beq.n	8005778 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e018      	b.n	80057aa <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	6812      	ldr	r2, [r2, #0]
 8005780:	68d2      	ldr	r2, [r2, #12]
 8005782:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005786:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	6812      	ldr	r2, [r2, #0]
 8005790:	68d2      	ldr	r2, [r2, #12]
 8005792:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005796:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3708      	adds	r7, #8
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}

080057b2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057b2:	b480      	push	{r7}
 80057b4:	b083      	sub	sp, #12
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80057ba:	bf00      	nop
 80057bc:	370c      	adds	r7, #12
 80057be:	46bd      	mov	sp, r7
 80057c0:	bc80      	pop	{r7}
 80057c2:	4770      	bx	lr

080057c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bc80      	pop	{r7}
 80057d4:	4770      	bx	lr

080057d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80057d6:	b480      	push	{r7}
 80057d8:	b083      	sub	sp, #12
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80057de:	bf00      	nop
 80057e0:	370c      	adds	r7, #12
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bc80      	pop	{r7}
 80057e6:	4770      	bx	lr

080057e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057f0:	bf00      	nop
 80057f2:	370c      	adds	r7, #12
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bc80      	pop	{r7}
 80057f8:	4770      	bx	lr

080057fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057fa:	b480      	push	{r7}
 80057fc:	b083      	sub	sp, #12
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005802:	bf00      	nop
 8005804:	370c      	adds	r7, #12
 8005806:	46bd      	mov	sp, r7
 8005808:	bc80      	pop	{r7}
 800580a:	4770      	bx	lr

0800580c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a3f      	ldr	r2, [pc, #252]	; (800591c <TIM_Base_SetConfig+0x110>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d013      	beq.n	800584c <TIM_Base_SetConfig+0x40>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800582a:	d00f      	beq.n	800584c <TIM_Base_SetConfig+0x40>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a3c      	ldr	r2, [pc, #240]	; (8005920 <TIM_Base_SetConfig+0x114>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d00b      	beq.n	800584c <TIM_Base_SetConfig+0x40>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4a3b      	ldr	r2, [pc, #236]	; (8005924 <TIM_Base_SetConfig+0x118>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d007      	beq.n	800584c <TIM_Base_SetConfig+0x40>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a3a      	ldr	r2, [pc, #232]	; (8005928 <TIM_Base_SetConfig+0x11c>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d003      	beq.n	800584c <TIM_Base_SetConfig+0x40>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a39      	ldr	r2, [pc, #228]	; (800592c <TIM_Base_SetConfig+0x120>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d108      	bne.n	800585e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005852:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	4313      	orrs	r3, r2
 800585c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a2e      	ldr	r2, [pc, #184]	; (800591c <TIM_Base_SetConfig+0x110>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d01f      	beq.n	80058a6 <TIM_Base_SetConfig+0x9a>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800586c:	d01b      	beq.n	80058a6 <TIM_Base_SetConfig+0x9a>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a2b      	ldr	r2, [pc, #172]	; (8005920 <TIM_Base_SetConfig+0x114>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d017      	beq.n	80058a6 <TIM_Base_SetConfig+0x9a>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a2a      	ldr	r2, [pc, #168]	; (8005924 <TIM_Base_SetConfig+0x118>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d013      	beq.n	80058a6 <TIM_Base_SetConfig+0x9a>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a29      	ldr	r2, [pc, #164]	; (8005928 <TIM_Base_SetConfig+0x11c>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d00f      	beq.n	80058a6 <TIM_Base_SetConfig+0x9a>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a28      	ldr	r2, [pc, #160]	; (800592c <TIM_Base_SetConfig+0x120>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d00b      	beq.n	80058a6 <TIM_Base_SetConfig+0x9a>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a27      	ldr	r2, [pc, #156]	; (8005930 <TIM_Base_SetConfig+0x124>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d007      	beq.n	80058a6 <TIM_Base_SetConfig+0x9a>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a26      	ldr	r2, [pc, #152]	; (8005934 <TIM_Base_SetConfig+0x128>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d003      	beq.n	80058a6 <TIM_Base_SetConfig+0x9a>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a25      	ldr	r2, [pc, #148]	; (8005938 <TIM_Base_SetConfig+0x12c>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d108      	bne.n	80058b8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	695b      	ldr	r3, [r3, #20]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	68fa      	ldr	r2, [r7, #12]
 80058ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	689a      	ldr	r2, [r3, #8]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a0f      	ldr	r2, [pc, #60]	; (800591c <TIM_Base_SetConfig+0x110>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d00f      	beq.n	8005904 <TIM_Base_SetConfig+0xf8>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a11      	ldr	r2, [pc, #68]	; (800592c <TIM_Base_SetConfig+0x120>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d00b      	beq.n	8005904 <TIM_Base_SetConfig+0xf8>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a10      	ldr	r2, [pc, #64]	; (8005930 <TIM_Base_SetConfig+0x124>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d007      	beq.n	8005904 <TIM_Base_SetConfig+0xf8>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a0f      	ldr	r2, [pc, #60]	; (8005934 <TIM_Base_SetConfig+0x128>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d003      	beq.n	8005904 <TIM_Base_SetConfig+0xf8>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a0e      	ldr	r2, [pc, #56]	; (8005938 <TIM_Base_SetConfig+0x12c>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d103      	bne.n	800590c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	691a      	ldr	r2, [r3, #16]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	615a      	str	r2, [r3, #20]
}
 8005912:	bf00      	nop
 8005914:	3714      	adds	r7, #20
 8005916:	46bd      	mov	sp, r7
 8005918:	bc80      	pop	{r7}
 800591a:	4770      	bx	lr
 800591c:	40012c00 	.word	0x40012c00
 8005920:	40000400 	.word	0x40000400
 8005924:	40000800 	.word	0x40000800
 8005928:	40000c00 	.word	0x40000c00
 800592c:	40013400 	.word	0x40013400
 8005930:	40014000 	.word	0x40014000
 8005934:	40014400 	.word	0x40014400
 8005938:	40014800 	.word	0x40014800

0800593c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800593c:	b480      	push	{r7}
 800593e:	b087      	sub	sp, #28
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a1b      	ldr	r3, [r3, #32]
 800594a:	f023 0201 	bic.w	r2, r3, #1
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6a1b      	ldr	r3, [r3, #32]
 8005956:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	699b      	ldr	r3, [r3, #24]
 8005962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800596a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800596e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f023 0303 	bic.w	r3, r3, #3
 8005976:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	68fa      	ldr	r2, [r7, #12]
 800597e:	4313      	orrs	r3, r2
 8005980:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f023 0302 	bic.w	r3, r3, #2
 8005988:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	697a      	ldr	r2, [r7, #20]
 8005990:	4313      	orrs	r3, r2
 8005992:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a2c      	ldr	r2, [pc, #176]	; (8005a48 <TIM_OC1_SetConfig+0x10c>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d00f      	beq.n	80059bc <TIM_OC1_SetConfig+0x80>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a2b      	ldr	r2, [pc, #172]	; (8005a4c <TIM_OC1_SetConfig+0x110>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d00b      	beq.n	80059bc <TIM_OC1_SetConfig+0x80>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a2a      	ldr	r2, [pc, #168]	; (8005a50 <TIM_OC1_SetConfig+0x114>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d007      	beq.n	80059bc <TIM_OC1_SetConfig+0x80>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a29      	ldr	r2, [pc, #164]	; (8005a54 <TIM_OC1_SetConfig+0x118>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d003      	beq.n	80059bc <TIM_OC1_SetConfig+0x80>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a28      	ldr	r2, [pc, #160]	; (8005a58 <TIM_OC1_SetConfig+0x11c>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d10c      	bne.n	80059d6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	f023 0308 	bic.w	r3, r3, #8
 80059c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	697a      	ldr	r2, [r7, #20]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	f023 0304 	bic.w	r3, r3, #4
 80059d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a1b      	ldr	r2, [pc, #108]	; (8005a48 <TIM_OC1_SetConfig+0x10c>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d00f      	beq.n	80059fe <TIM_OC1_SetConfig+0xc2>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a1a      	ldr	r2, [pc, #104]	; (8005a4c <TIM_OC1_SetConfig+0x110>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d00b      	beq.n	80059fe <TIM_OC1_SetConfig+0xc2>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a19      	ldr	r2, [pc, #100]	; (8005a50 <TIM_OC1_SetConfig+0x114>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d007      	beq.n	80059fe <TIM_OC1_SetConfig+0xc2>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a18      	ldr	r2, [pc, #96]	; (8005a54 <TIM_OC1_SetConfig+0x118>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d003      	beq.n	80059fe <TIM_OC1_SetConfig+0xc2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a17      	ldr	r2, [pc, #92]	; (8005a58 <TIM_OC1_SetConfig+0x11c>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d111      	bne.n	8005a22 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	695b      	ldr	r3, [r3, #20]
 8005a12:	693a      	ldr	r2, [r7, #16]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	699b      	ldr	r3, [r3, #24]
 8005a1c:	693a      	ldr	r2, [r7, #16]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	693a      	ldr	r2, [r7, #16]
 8005a26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	685a      	ldr	r2, [r3, #4]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	697a      	ldr	r2, [r7, #20]
 8005a3a:	621a      	str	r2, [r3, #32]
}
 8005a3c:	bf00      	nop
 8005a3e:	371c      	adds	r7, #28
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bc80      	pop	{r7}
 8005a44:	4770      	bx	lr
 8005a46:	bf00      	nop
 8005a48:	40012c00 	.word	0x40012c00
 8005a4c:	40013400 	.word	0x40013400
 8005a50:	40014000 	.word	0x40014000
 8005a54:	40014400 	.word	0x40014400
 8005a58:	40014800 	.word	0x40014800

08005a5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b087      	sub	sp, #28
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	f023 0210 	bic.w	r2, r3, #16
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a1b      	ldr	r3, [r3, #32]
 8005a76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	699b      	ldr	r3, [r3, #24]
 8005a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	021b      	lsls	r3, r3, #8
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	f023 0320 	bic.w	r3, r3, #32
 8005aaa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	011b      	lsls	r3, r3, #4
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a27      	ldr	r2, [pc, #156]	; (8005b58 <TIM_OC2_SetConfig+0xfc>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d003      	beq.n	8005ac8 <TIM_OC2_SetConfig+0x6c>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a26      	ldr	r2, [pc, #152]	; (8005b5c <TIM_OC2_SetConfig+0x100>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d10d      	bne.n	8005ae4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ace:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	011b      	lsls	r3, r3, #4
 8005ad6:	697a      	ldr	r2, [r7, #20]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ae2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a1c      	ldr	r2, [pc, #112]	; (8005b58 <TIM_OC2_SetConfig+0xfc>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d00f      	beq.n	8005b0c <TIM_OC2_SetConfig+0xb0>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a1b      	ldr	r2, [pc, #108]	; (8005b5c <TIM_OC2_SetConfig+0x100>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d00b      	beq.n	8005b0c <TIM_OC2_SetConfig+0xb0>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a1a      	ldr	r2, [pc, #104]	; (8005b60 <TIM_OC2_SetConfig+0x104>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d007      	beq.n	8005b0c <TIM_OC2_SetConfig+0xb0>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a19      	ldr	r2, [pc, #100]	; (8005b64 <TIM_OC2_SetConfig+0x108>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d003      	beq.n	8005b0c <TIM_OC2_SetConfig+0xb0>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4a18      	ldr	r2, [pc, #96]	; (8005b68 <TIM_OC2_SetConfig+0x10c>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d113      	bne.n	8005b34 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	693a      	ldr	r2, [r7, #16]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	693a      	ldr	r2, [r7, #16]
 8005b38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	685a      	ldr	r2, [r3, #4]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	621a      	str	r2, [r3, #32]
}
 8005b4e:	bf00      	nop
 8005b50:	371c      	adds	r7, #28
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bc80      	pop	{r7}
 8005b56:	4770      	bx	lr
 8005b58:	40012c00 	.word	0x40012c00
 8005b5c:	40013400 	.word	0x40013400
 8005b60:	40014000 	.word	0x40014000
 8005b64:	40014400 	.word	0x40014400
 8005b68:	40014800 	.word	0x40014800

08005b6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b087      	sub	sp, #28
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a1b      	ldr	r3, [r3, #32]
 8005b7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6a1b      	ldr	r3, [r3, #32]
 8005b86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	69db      	ldr	r3, [r3, #28]
 8005b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 0303 	bic.w	r3, r3, #3
 8005ba6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	68fa      	ldr	r2, [r7, #12]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	021b      	lsls	r3, r3, #8
 8005bc0:	697a      	ldr	r2, [r7, #20]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a27      	ldr	r2, [pc, #156]	; (8005c68 <TIM_OC3_SetConfig+0xfc>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d003      	beq.n	8005bd6 <TIM_OC3_SetConfig+0x6a>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a26      	ldr	r2, [pc, #152]	; (8005c6c <TIM_OC3_SetConfig+0x100>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d10d      	bne.n	8005bf2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	021b      	lsls	r3, r3, #8
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a1c      	ldr	r2, [pc, #112]	; (8005c68 <TIM_OC3_SetConfig+0xfc>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d00f      	beq.n	8005c1a <TIM_OC3_SetConfig+0xae>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a1b      	ldr	r2, [pc, #108]	; (8005c6c <TIM_OC3_SetConfig+0x100>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d00b      	beq.n	8005c1a <TIM_OC3_SetConfig+0xae>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a1a      	ldr	r2, [pc, #104]	; (8005c70 <TIM_OC3_SetConfig+0x104>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d007      	beq.n	8005c1a <TIM_OC3_SetConfig+0xae>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a19      	ldr	r2, [pc, #100]	; (8005c74 <TIM_OC3_SetConfig+0x108>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d003      	beq.n	8005c1a <TIM_OC3_SetConfig+0xae>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a18      	ldr	r2, [pc, #96]	; (8005c78 <TIM_OC3_SetConfig+0x10c>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d113      	bne.n	8005c42 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	695b      	ldr	r3, [r3, #20]
 8005c2e:	011b      	lsls	r3, r3, #4
 8005c30:	693a      	ldr	r2, [r7, #16]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	011b      	lsls	r3, r3, #4
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	693a      	ldr	r2, [r7, #16]
 8005c46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	68fa      	ldr	r2, [r7, #12]
 8005c4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	685a      	ldr	r2, [r3, #4]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	697a      	ldr	r2, [r7, #20]
 8005c5a:	621a      	str	r2, [r3, #32]
}
 8005c5c:	bf00      	nop
 8005c5e:	371c      	adds	r7, #28
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bc80      	pop	{r7}
 8005c64:	4770      	bx	lr
 8005c66:	bf00      	nop
 8005c68:	40012c00 	.word	0x40012c00
 8005c6c:	40013400 	.word	0x40013400
 8005c70:	40014000 	.word	0x40014000
 8005c74:	40014400 	.word	0x40014400
 8005c78:	40014800 	.word	0x40014800

08005c7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b087      	sub	sp, #28
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
 8005c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6a1b      	ldr	r3, [r3, #32]
 8005c8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a1b      	ldr	r3, [r3, #32]
 8005c96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	69db      	ldr	r3, [r3, #28]
 8005ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005caa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	021b      	lsls	r3, r3, #8
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005cca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	031b      	lsls	r3, r3, #12
 8005cd2:	693a      	ldr	r2, [r7, #16]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a17      	ldr	r2, [pc, #92]	; (8005d38 <TIM_OC4_SetConfig+0xbc>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d00f      	beq.n	8005d00 <TIM_OC4_SetConfig+0x84>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a16      	ldr	r2, [pc, #88]	; (8005d3c <TIM_OC4_SetConfig+0xc0>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d00b      	beq.n	8005d00 <TIM_OC4_SetConfig+0x84>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a15      	ldr	r2, [pc, #84]	; (8005d40 <TIM_OC4_SetConfig+0xc4>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d007      	beq.n	8005d00 <TIM_OC4_SetConfig+0x84>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a14      	ldr	r2, [pc, #80]	; (8005d44 <TIM_OC4_SetConfig+0xc8>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d003      	beq.n	8005d00 <TIM_OC4_SetConfig+0x84>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a13      	ldr	r2, [pc, #76]	; (8005d48 <TIM_OC4_SetConfig+0xcc>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d109      	bne.n	8005d14 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	695b      	ldr	r3, [r3, #20]
 8005d0c:	019b      	lsls	r3, r3, #6
 8005d0e:	697a      	ldr	r2, [r7, #20]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	68fa      	ldr	r2, [r7, #12]
 8005d1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	685a      	ldr	r2, [r3, #4]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	693a      	ldr	r2, [r7, #16]
 8005d2c:	621a      	str	r2, [r3, #32]
}
 8005d2e:	bf00      	nop
 8005d30:	371c      	adds	r7, #28
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bc80      	pop	{r7}
 8005d36:	4770      	bx	lr
 8005d38:	40012c00 	.word	0x40012c00
 8005d3c:	40013400 	.word	0x40013400
 8005d40:	40014000 	.word	0x40014000
 8005d44:	40014400 	.word	0x40014400
 8005d48:	40014800 	.word	0x40014800

08005d4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b087      	sub	sp, #28
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a1b      	ldr	r3, [r3, #32]
 8005d5a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a1b      	ldr	r3, [r3, #32]
 8005d66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005d90:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	041b      	lsls	r3, r3, #16
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	4a17      	ldr	r2, [pc, #92]	; (8005e00 <TIM_OC5_SetConfig+0xb4>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d00f      	beq.n	8005dc6 <TIM_OC5_SetConfig+0x7a>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	4a16      	ldr	r2, [pc, #88]	; (8005e04 <TIM_OC5_SetConfig+0xb8>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d00b      	beq.n	8005dc6 <TIM_OC5_SetConfig+0x7a>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	4a15      	ldr	r2, [pc, #84]	; (8005e08 <TIM_OC5_SetConfig+0xbc>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d007      	beq.n	8005dc6 <TIM_OC5_SetConfig+0x7a>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4a14      	ldr	r2, [pc, #80]	; (8005e0c <TIM_OC5_SetConfig+0xc0>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d003      	beq.n	8005dc6 <TIM_OC5_SetConfig+0x7a>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a13      	ldr	r2, [pc, #76]	; (8005e10 <TIM_OC5_SetConfig+0xc4>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d109      	bne.n	8005dda <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dcc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	695b      	ldr	r3, [r3, #20]
 8005dd2:	021b      	lsls	r3, r3, #8
 8005dd4:	697a      	ldr	r2, [r7, #20]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	697a      	ldr	r2, [r7, #20]
 8005dde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	685a      	ldr	r2, [r3, #4]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	693a      	ldr	r2, [r7, #16]
 8005df2:	621a      	str	r2, [r3, #32]
}
 8005df4:	bf00      	nop
 8005df6:	371c      	adds	r7, #28
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bc80      	pop	{r7}
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop
 8005e00:	40012c00 	.word	0x40012c00
 8005e04:	40013400 	.word	0x40013400
 8005e08:	40014000 	.word	0x40014000
 8005e0c:	40014400 	.word	0x40014400
 8005e10:	40014800 	.word	0x40014800

08005e14 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b087      	sub	sp, #28
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a1b      	ldr	r3, [r3, #32]
 8005e22:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a1b      	ldr	r3, [r3, #32]
 8005e2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	021b      	lsls	r3, r3, #8
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005e5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	051b      	lsls	r3, r3, #20
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a17      	ldr	r2, [pc, #92]	; (8005ec8 <TIM_OC6_SetConfig+0xb4>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d00f      	beq.n	8005e90 <TIM_OC6_SetConfig+0x7c>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a16      	ldr	r2, [pc, #88]	; (8005ecc <TIM_OC6_SetConfig+0xb8>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d00b      	beq.n	8005e90 <TIM_OC6_SetConfig+0x7c>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a15      	ldr	r2, [pc, #84]	; (8005ed0 <TIM_OC6_SetConfig+0xbc>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d007      	beq.n	8005e90 <TIM_OC6_SetConfig+0x7c>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a14      	ldr	r2, [pc, #80]	; (8005ed4 <TIM_OC6_SetConfig+0xc0>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d003      	beq.n	8005e90 <TIM_OC6_SetConfig+0x7c>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4a13      	ldr	r2, [pc, #76]	; (8005ed8 <TIM_OC6_SetConfig+0xc4>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d109      	bne.n	8005ea4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e96:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	695b      	ldr	r3, [r3, #20]
 8005e9c:	029b      	lsls	r3, r3, #10
 8005e9e:	697a      	ldr	r2, [r7, #20]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	697a      	ldr	r2, [r7, #20]
 8005ea8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	68fa      	ldr	r2, [r7, #12]
 8005eae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	685a      	ldr	r2, [r3, #4]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	693a      	ldr	r2, [r7, #16]
 8005ebc:	621a      	str	r2, [r3, #32]
}
 8005ebe:	bf00      	nop
 8005ec0:	371c      	adds	r7, #28
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bc80      	pop	{r7}
 8005ec6:	4770      	bx	lr
 8005ec8:	40012c00 	.word	0x40012c00
 8005ecc:	40013400 	.word	0x40013400
 8005ed0:	40014000 	.word	0x40014000
 8005ed4:	40014400 	.word	0x40014400
 8005ed8:	40014800 	.word	0x40014800

08005edc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b086      	sub	sp, #24
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ef4:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	697a      	ldr	r2, [r7, #20]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f06:	f023 0307 	bic.w	r3, r3, #7
 8005f0a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	697a      	ldr	r2, [r7, #20]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	2b30      	cmp	r3, #48	; 0x30
 8005f24:	d05c      	beq.n	8005fe0 <TIM_SlaveTimer_SetConfig+0x104>
 8005f26:	2b30      	cmp	r3, #48	; 0x30
 8005f28:	d806      	bhi.n	8005f38 <TIM_SlaveTimer_SetConfig+0x5c>
 8005f2a:	2b10      	cmp	r3, #16
 8005f2c:	d058      	beq.n	8005fe0 <TIM_SlaveTimer_SetConfig+0x104>
 8005f2e:	2b20      	cmp	r3, #32
 8005f30:	d056      	beq.n	8005fe0 <TIM_SlaveTimer_SetConfig+0x104>
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d054      	beq.n	8005fe0 <TIM_SlaveTimer_SetConfig+0x104>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8005f36:	e054      	b.n	8005fe2 <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 8005f38:	2b50      	cmp	r3, #80	; 0x50
 8005f3a:	d03d      	beq.n	8005fb8 <TIM_SlaveTimer_SetConfig+0xdc>
 8005f3c:	2b50      	cmp	r3, #80	; 0x50
 8005f3e:	d802      	bhi.n	8005f46 <TIM_SlaveTimer_SetConfig+0x6a>
 8005f40:	2b40      	cmp	r3, #64	; 0x40
 8005f42:	d010      	beq.n	8005f66 <TIM_SlaveTimer_SetConfig+0x8a>
      break;
 8005f44:	e04d      	b.n	8005fe2 <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 8005f46:	2b60      	cmp	r3, #96	; 0x60
 8005f48:	d040      	beq.n	8005fcc <TIM_SlaveTimer_SetConfig+0xf0>
 8005f4a:	2b70      	cmp	r3, #112	; 0x70
 8005f4c:	d000      	beq.n	8005f50 <TIM_SlaveTimer_SetConfig+0x74>
      break;
 8005f4e:	e048      	b.n	8005fe2 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_ETR_SetConfig(htim->Instance,
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6818      	ldr	r0, [r3, #0]
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	68d9      	ldr	r1, [r3, #12]
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	689a      	ldr	r2, [r3, #8]
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	691b      	ldr	r3, [r3, #16]
 8005f60:	f000 f9da 	bl	8006318 <TIM_ETR_SetConfig>
      break;
 8005f64:	e03d      	b.n	8005fe2 <TIM_SlaveTimer_SetConfig+0x106>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2b05      	cmp	r3, #5
 8005f6c:	d101      	bne.n	8005f72 <TIM_SlaveTimer_SetConfig+0x96>
        return HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e038      	b.n	8005fe4 <TIM_SlaveTimer_SetConfig+0x108>
      tmpccer = htim->Instance->CCER;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	6a1b      	ldr	r3, [r3, #32]
 8005f78:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	6812      	ldr	r2, [r2, #0]
 8005f82:	6a12      	ldr	r2, [r2, #32]
 8005f84:	f022 0201 	bic.w	r2, r2, #1
 8005f88:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	699b      	ldr	r3, [r3, #24]
 8005f90:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f98:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	011b      	lsls	r3, r3, #4
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	621a      	str	r2, [r3, #32]
      break;
 8005fb6:	e014      	b.n	8005fe2 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6818      	ldr	r0, [r3, #0]
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	6899      	ldr	r1, [r3, #8]
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	691b      	ldr	r3, [r3, #16]
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	f000 f87d 	bl	80060c4 <TIM_TI1_ConfigInputStage>
      break;
 8005fca:	e00a      	b.n	8005fe2 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6818      	ldr	r0, [r3, #0]
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	6899      	ldr	r1, [r3, #8]
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	461a      	mov	r2, r3
 8005fda:	f000 f8dd 	bl	8006198 <TIM_TI2_ConfigInputStage>
      break;
 8005fde:	e000      	b.n	8005fe2 <TIM_SlaveTimer_SetConfig+0x106>
      break;
 8005fe0:	bf00      	nop
  }
  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3718      	adds	r7, #24
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b087      	sub	sp, #28
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	607a      	str	r2, [r7, #4]
 8005ff8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	f023 0201 	bic.w	r2, r3, #1
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	699b      	ldr	r3, [r3, #24]
 800600a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6a1b      	ldr	r3, [r3, #32]
 8006010:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	4a25      	ldr	r2, [pc, #148]	; (80060ac <TIM_TI1_SetConfig+0xc0>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d017      	beq.n	800604a <TIM_TI1_SetConfig+0x5e>
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006020:	d013      	beq.n	800604a <TIM_TI1_SetConfig+0x5e>
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	4a22      	ldr	r2, [pc, #136]	; (80060b0 <TIM_TI1_SetConfig+0xc4>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d00f      	beq.n	800604a <TIM_TI1_SetConfig+0x5e>
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	4a21      	ldr	r2, [pc, #132]	; (80060b4 <TIM_TI1_SetConfig+0xc8>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d00b      	beq.n	800604a <TIM_TI1_SetConfig+0x5e>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	4a20      	ldr	r2, [pc, #128]	; (80060b8 <TIM_TI1_SetConfig+0xcc>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d007      	beq.n	800604a <TIM_TI1_SetConfig+0x5e>
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	4a1f      	ldr	r2, [pc, #124]	; (80060bc <TIM_TI1_SetConfig+0xd0>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d003      	beq.n	800604a <TIM_TI1_SetConfig+0x5e>
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	4a1e      	ldr	r2, [pc, #120]	; (80060c0 <TIM_TI1_SetConfig+0xd4>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d101      	bne.n	800604e <TIM_TI1_SetConfig+0x62>
 800604a:	2301      	movs	r3, #1
 800604c:	e000      	b.n	8006050 <TIM_TI1_SetConfig+0x64>
 800604e:	2300      	movs	r3, #0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d008      	beq.n	8006066 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	f023 0303 	bic.w	r3, r3, #3
 800605a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800605c:	697a      	ldr	r2, [r7, #20]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4313      	orrs	r3, r2
 8006062:	617b      	str	r3, [r7, #20]
 8006064:	e003      	b.n	800606e <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f043 0301 	orr.w	r3, r3, #1
 800606c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006074:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	011b      	lsls	r3, r3, #4
 800607a:	b2db      	uxtb	r3, r3
 800607c:	697a      	ldr	r2, [r7, #20]
 800607e:	4313      	orrs	r3, r2
 8006080:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	f023 030a 	bic.w	r3, r3, #10
 8006088:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	f003 030a 	and.w	r3, r3, #10
 8006090:	693a      	ldr	r2, [r7, #16]
 8006092:	4313      	orrs	r3, r2
 8006094:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	697a      	ldr	r2, [r7, #20]
 800609a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	693a      	ldr	r2, [r7, #16]
 80060a0:	621a      	str	r2, [r3, #32]
}
 80060a2:	bf00      	nop
 80060a4:	371c      	adds	r7, #28
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bc80      	pop	{r7}
 80060aa:	4770      	bx	lr
 80060ac:	40012c00 	.word	0x40012c00
 80060b0:	40000400 	.word	0x40000400
 80060b4:	40000800 	.word	0x40000800
 80060b8:	40000c00 	.word	0x40000c00
 80060bc:	40013400 	.word	0x40013400
 80060c0:	40014000 	.word	0x40014000

080060c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b087      	sub	sp, #28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6a1b      	ldr	r3, [r3, #32]
 80060d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	6a1b      	ldr	r3, [r3, #32]
 80060da:	f023 0201 	bic.w	r2, r3, #1
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	699b      	ldr	r3, [r3, #24]
 80060e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80060ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	011b      	lsls	r3, r3, #4
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	f023 030a 	bic.w	r3, r3, #10
 8006100:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006102:	697a      	ldr	r2, [r7, #20]
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	4313      	orrs	r3, r2
 8006108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	693a      	ldr	r2, [r7, #16]
 800610e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	697a      	ldr	r2, [r7, #20]
 8006114:	621a      	str	r2, [r3, #32]
}
 8006116:	bf00      	nop
 8006118:	371c      	adds	r7, #28
 800611a:	46bd      	mov	sp, r7
 800611c:	bc80      	pop	{r7}
 800611e:	4770      	bx	lr

08006120 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006120:	b480      	push	{r7}
 8006122:	b087      	sub	sp, #28
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
 800612c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6a1b      	ldr	r3, [r3, #32]
 8006132:	f023 0210 	bic.w	r2, r3, #16
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	699b      	ldr	r3, [r3, #24]
 800613e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	6a1b      	ldr	r3, [r3, #32]
 8006144:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800614c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	021b      	lsls	r3, r3, #8
 8006152:	697a      	ldr	r2, [r7, #20]
 8006154:	4313      	orrs	r3, r2
 8006156:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800615e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	031b      	lsls	r3, r3, #12
 8006164:	b29b      	uxth	r3, r3
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	4313      	orrs	r3, r2
 800616a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006172:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	011b      	lsls	r3, r3, #4
 8006178:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800617c:	693a      	ldr	r2, [r7, #16]
 800617e:	4313      	orrs	r3, r2
 8006180:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	697a      	ldr	r2, [r7, #20]
 8006186:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	693a      	ldr	r2, [r7, #16]
 800618c:	621a      	str	r2, [r3, #32]
}
 800618e:	bf00      	nop
 8006190:	371c      	adds	r7, #28
 8006192:	46bd      	mov	sp, r7
 8006194:	bc80      	pop	{r7}
 8006196:	4770      	bx	lr

08006198 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006198:	b480      	push	{r7}
 800619a:	b087      	sub	sp, #28
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6a1b      	ldr	r3, [r3, #32]
 80061a8:	f023 0210 	bic.w	r2, r3, #16
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	699b      	ldr	r3, [r3, #24]
 80061b4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80061c2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	031b      	lsls	r3, r3, #12
 80061c8:	697a      	ldr	r2, [r7, #20]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80061d4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	011b      	lsls	r3, r3, #4
 80061da:	693a      	ldr	r2, [r7, #16]
 80061dc:	4313      	orrs	r3, r2
 80061de:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	697a      	ldr	r2, [r7, #20]
 80061e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	693a      	ldr	r2, [r7, #16]
 80061ea:	621a      	str	r2, [r3, #32]
}
 80061ec:	bf00      	nop
 80061ee:	371c      	adds	r7, #28
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bc80      	pop	{r7}
 80061f4:	4770      	bx	lr

080061f6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80061f6:	b480      	push	{r7}
 80061f8:	b087      	sub	sp, #28
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	60f8      	str	r0, [r7, #12]
 80061fe:	60b9      	str	r1, [r7, #8]
 8006200:	607a      	str	r2, [r7, #4]
 8006202:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6a1b      	ldr	r3, [r3, #32]
 8006208:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	69db      	ldr	r3, [r3, #28]
 8006214:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6a1b      	ldr	r3, [r3, #32]
 800621a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	f023 0303 	bic.w	r3, r3, #3
 8006222:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4313      	orrs	r3, r2
 800622a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006232:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	011b      	lsls	r3, r3, #4
 8006238:	b2db      	uxtb	r3, r3
 800623a:	697a      	ldr	r2, [r7, #20]
 800623c:	4313      	orrs	r3, r2
 800623e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006246:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	021b      	lsls	r3, r3, #8
 800624c:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	4313      	orrs	r3, r2
 8006254:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	621a      	str	r2, [r3, #32]
}
 8006262:	bf00      	nop
 8006264:	371c      	adds	r7, #28
 8006266:	46bd      	mov	sp, r7
 8006268:	bc80      	pop	{r7}
 800626a:	4770      	bx	lr

0800626c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800626c:	b480      	push	{r7}
 800626e:	b087      	sub	sp, #28
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	607a      	str	r2, [r7, #4]
 8006278:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6a1b      	ldr	r3, [r3, #32]
 800627e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	69db      	ldr	r3, [r3, #28]
 800628a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6a1b      	ldr	r3, [r3, #32]
 8006290:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006298:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	021b      	lsls	r3, r3, #8
 800629e:	697a      	ldr	r2, [r7, #20]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062aa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	031b      	lsls	r3, r3, #12
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80062be:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	031b      	lsls	r3, r3, #12
 80062c4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	697a      	ldr	r2, [r7, #20]
 80062d2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	693a      	ldr	r2, [r7, #16]
 80062d8:	621a      	str	r2, [r3, #32]
}
 80062da:	bf00      	nop
 80062dc:	371c      	adds	r7, #28
 80062de:	46bd      	mov	sp, r7
 80062e0:	bc80      	pop	{r7}
 80062e2:	4770      	bx	lr

080062e4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062fa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062fc:	683a      	ldr	r2, [r7, #0]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	4313      	orrs	r3, r2
 8006302:	f043 0307 	orr.w	r3, r3, #7
 8006306:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	68fa      	ldr	r2, [r7, #12]
 800630c:	609a      	str	r2, [r3, #8]
}
 800630e:	bf00      	nop
 8006310:	3714      	adds	r7, #20
 8006312:	46bd      	mov	sp, r7
 8006314:	bc80      	pop	{r7}
 8006316:	4770      	bx	lr

08006318 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006318:	b480      	push	{r7}
 800631a:	b087      	sub	sp, #28
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	607a      	str	r2, [r7, #4]
 8006324:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006332:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	021a      	lsls	r2, r3, #8
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	431a      	orrs	r2, r3
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	4313      	orrs	r3, r2
 8006340:	697a      	ldr	r2, [r7, #20]
 8006342:	4313      	orrs	r3, r2
 8006344:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	697a      	ldr	r2, [r7, #20]
 800634a:	609a      	str	r2, [r3, #8]
}
 800634c:	bf00      	nop
 800634e:	371c      	adds	r7, #28
 8006350:	46bd      	mov	sp, r7
 8006352:	bc80      	pop	{r7}
 8006354:	4770      	bx	lr

08006356 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006356:	b480      	push	{r7}
 8006358:	b087      	sub	sp, #28
 800635a:	af00      	add	r7, sp, #0
 800635c:	60f8      	str	r0, [r7, #12]
 800635e:	60b9      	str	r1, [r7, #8]
 8006360:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	f003 031f 	and.w	r3, r3, #31
 8006368:	2201      	movs	r2, #1
 800636a:	fa02 f303 	lsl.w	r3, r2, r3
 800636e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6a1a      	ldr	r2, [r3, #32]
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	43db      	mvns	r3, r3
 8006378:	401a      	ands	r2, r3
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6a1a      	ldr	r2, [r3, #32]
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	f003 031f 	and.w	r3, r3, #31
 8006388:	6879      	ldr	r1, [r7, #4]
 800638a:	fa01 f303 	lsl.w	r3, r1, r3
 800638e:	431a      	orrs	r2, r3
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	621a      	str	r2, [r3, #32]
}
 8006394:	bf00      	nop
 8006396:	371c      	adds	r7, #28
 8006398:	46bd      	mov	sp, r7
 800639a:	bc80      	pop	{r7}
 800639c:	4770      	bx	lr
	...

080063a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d101      	bne.n	80063b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063b4:	2302      	movs	r3, #2
 80063b6:	e068      	b.n	800648a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2202      	movs	r2, #2
 80063c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a2d      	ldr	r2, [pc, #180]	; (8006494 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d004      	beq.n	80063ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a2c      	ldr	r2, [pc, #176]	; (8006498 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d108      	bne.n	80063fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80063f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006404:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	68fa      	ldr	r2, [r7, #12]
 800640c:	4313      	orrs	r3, r2
 800640e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a1d      	ldr	r2, [pc, #116]	; (8006494 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d01d      	beq.n	800645e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800642a:	d018      	beq.n	800645e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a1a      	ldr	r2, [pc, #104]	; (800649c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d013      	beq.n	800645e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a19      	ldr	r2, [pc, #100]	; (80064a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d00e      	beq.n	800645e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a17      	ldr	r2, [pc, #92]	; (80064a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d009      	beq.n	800645e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a12      	ldr	r2, [pc, #72]	; (8006498 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d004      	beq.n	800645e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a13      	ldr	r2, [pc, #76]	; (80064a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d10c      	bne.n	8006478 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006464:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	68ba      	ldr	r2, [r7, #8]
 800646c:	4313      	orrs	r3, r2
 800646e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68ba      	ldr	r2, [r7, #8]
 8006476:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2200      	movs	r2, #0
 8006484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3714      	adds	r7, #20
 800648e:	46bd      	mov	sp, r7
 8006490:	bc80      	pop	{r7}
 8006492:	4770      	bx	lr
 8006494:	40012c00 	.word	0x40012c00
 8006498:	40013400 	.word	0x40013400
 800649c:	40000400 	.word	0x40000400
 80064a0:	40000800 	.word	0x40000800
 80064a4:	40000c00 	.word	0x40000c00
 80064a8:	40014000 	.word	0x40014000

080064ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064b4:	bf00      	nop
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bc80      	pop	{r7}
 80064bc:	4770      	bx	lr

080064be <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064be:	b480      	push	{r7}
 80064c0:	b083      	sub	sp, #12
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064c6:	bf00      	nop
 80064c8:	370c      	adds	r7, #12
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bc80      	pop	{r7}
 80064ce:	4770      	bx	lr

080064d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b083      	sub	sp, #12
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80064d8:	bf00      	nop
 80064da:	370c      	adds	r7, #12
 80064dc:	46bd      	mov	sp, r7
 80064de:	bc80      	pop	{r7}
 80064e0:	4770      	bx	lr

080064e2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064e2:	b580      	push	{r7, lr}
 80064e4:	b082      	sub	sp, #8
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d101      	bne.n	80064f4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	e040      	b.n	8006576 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d106      	bne.n	800650a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f004 fe33 	bl	800b170 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2224      	movs	r2, #36	; 0x24
 800650e:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	6812      	ldr	r2, [r2, #0]
 8006518:	6812      	ldr	r2, [r2, #0]
 800651a:	f022 0201 	bic.w	r2, r2, #1
 800651e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f000 fd97 	bl	8007054 <UART_SetConfig>
 8006526:	4603      	mov	r3, r0
 8006528:	2b01      	cmp	r3, #1
 800652a:	d101      	bne.n	8006530 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e022      	b.n	8006576 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006534:	2b00      	cmp	r3, #0
 8006536:	d002      	beq.n	800653e <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f001 f8ef 	bl	800771c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	6812      	ldr	r2, [r2, #0]
 8006546:	6852      	ldr	r2, [r2, #4]
 8006548:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800654c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	6812      	ldr	r2, [r2, #0]
 8006556:	6892      	ldr	r2, [r2, #8]
 8006558:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800655c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	6812      	ldr	r2, [r2, #0]
 8006566:	6812      	ldr	r2, [r2, #0]
 8006568:	f042 0201 	orr.w	r2, r2, #1
 800656c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f001 f975 	bl	800785e <UART_CheckIdleState>
 8006574:	4603      	mov	r3, r0
}
 8006576:	4618      	mov	r0, r3
 8006578:	3708      	adds	r7, #8
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}

0800657e <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b082      	sub	sp, #8
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d101      	bne.n	8006590 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e027      	b.n	80065e0 <HAL_UART_DeInit+0x62>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2224      	movs	r2, #36	; 0x24
 8006594:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	6812      	ldr	r2, [r2, #0]
 800659e:	6812      	ldr	r2, [r2, #0]
 80065a0:	f022 0201 	bic.w	r2, r2, #1
 80065a4:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	2200      	movs	r2, #0
 80065ac:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	2200      	movs	r2, #0
 80065b4:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2200      	movs	r2, #0
 80065bc:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f004 fec0 	bl	800b344 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80065de:	2300      	movs	r3, #0
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3708      	adds	r7, #8
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b08a      	sub	sp, #40	; 0x28
 80065ec:	af02      	add	r7, sp, #8
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	603b      	str	r3, [r7, #0]
 80065f4:	4613      	mov	r3, r2
 80065f6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065fc:	2b20      	cmp	r3, #32
 80065fe:	f040 8081 	bne.w	8006704 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d002      	beq.n	800660e <HAL_UART_Transmit+0x26>
 8006608:	88fb      	ldrh	r3, [r7, #6]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d101      	bne.n	8006612 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e079      	b.n	8006706 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006618:	2b01      	cmp	r3, #1
 800661a:	d101      	bne.n	8006620 <HAL_UART_Transmit+0x38>
 800661c:	2302      	movs	r3, #2
 800661e:	e072      	b.n	8006706 <HAL_UART_Transmit+0x11e>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2200      	movs	r2, #0
 800662c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	2221      	movs	r2, #33	; 0x21
 8006632:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006634:	f7fa fd28 	bl	8001088 <HAL_GetTick>
 8006638:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	88fa      	ldrh	r2, [r7, #6]
 800663e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	88fa      	ldrh	r2, [r7, #6]
 8006646:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006652:	d108      	bne.n	8006666 <HAL_UART_Transmit+0x7e>
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	691b      	ldr	r3, [r3, #16]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d104      	bne.n	8006666 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 800665c:	2300      	movs	r3, #0
 800665e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	61bb      	str	r3, [r7, #24]
 8006664:	e003      	b.n	800666e <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800666a:	2300      	movs	r3, #0
 800666c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8006676:	e02d      	b.n	80066d4 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	9300      	str	r3, [sp, #0]
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	2200      	movs	r2, #0
 8006680:	2180      	movs	r1, #128	; 0x80
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f001 f930 	bl	80078e8 <UART_WaitOnFlagUntilTimeout>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d001      	beq.n	8006692 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 800668e:	2303      	movs	r3, #3
 8006690:	e039      	b.n	8006706 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006692:	69fb      	ldr	r3, [r7, #28]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d10b      	bne.n	80066b0 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	69ba      	ldr	r2, [r7, #24]
 800669e:	8812      	ldrh	r2, [r2, #0]
 80066a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066a4:	b292      	uxth	r2, r2
 80066a6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80066a8:	69bb      	ldr	r3, [r7, #24]
 80066aa:	3302      	adds	r3, #2
 80066ac:	61bb      	str	r3, [r7, #24]
 80066ae:	e008      	b.n	80066c2 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	69fa      	ldr	r2, [r7, #28]
 80066b6:	7812      	ldrb	r2, [r2, #0]
 80066b8:	b292      	uxth	r2, r2
 80066ba:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80066bc:	69fb      	ldr	r3, [r7, #28]
 80066be:	3301      	adds	r3, #1
 80066c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	3b01      	subs	r3, #1
 80066cc:	b29a      	uxth	r2, r3
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80066da:	b29b      	uxth	r3, r3
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d1cb      	bne.n	8006678 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	9300      	str	r3, [sp, #0]
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	2200      	movs	r2, #0
 80066e8:	2140      	movs	r1, #64	; 0x40
 80066ea:	68f8      	ldr	r0, [r7, #12]
 80066ec:	f001 f8fc 	bl	80078e8 <UART_WaitOnFlagUntilTimeout>
 80066f0:	4603      	mov	r3, r0
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d001      	beq.n	80066fa <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80066f6:	2303      	movs	r3, #3
 80066f8:	e005      	b.n	8006706 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2220      	movs	r2, #32
 80066fe:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8006700:	2300      	movs	r3, #0
 8006702:	e000      	b.n	8006706 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006704:	2302      	movs	r3, #2
  }
}
 8006706:	4618      	mov	r0, r3
 8006708:	3720      	adds	r7, #32
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800670e:	b580      	push	{r7, lr}
 8006710:	b08a      	sub	sp, #40	; 0x28
 8006712:	af02      	add	r7, sp, #8
 8006714:	60f8      	str	r0, [r7, #12]
 8006716:	60b9      	str	r1, [r7, #8]
 8006718:	603b      	str	r3, [r7, #0]
 800671a:	4613      	mov	r3, r2
 800671c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006722:	2b20      	cmp	r3, #32
 8006724:	f040 80bb 	bne.w	800689e <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d002      	beq.n	8006734 <HAL_UART_Receive+0x26>
 800672e:	88fb      	ldrh	r3, [r7, #6]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d101      	bne.n	8006738 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	e0b3      	b.n	80068a0 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800673e:	2b01      	cmp	r3, #1
 8006740:	d101      	bne.n	8006746 <HAL_UART_Receive+0x38>
 8006742:	2302      	movs	r3, #2
 8006744:	e0ac      	b.n	80068a0 <HAL_UART_Receive+0x192>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2201      	movs	r2, #1
 800674a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2200      	movs	r2, #0
 8006752:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2222      	movs	r2, #34	; 0x22
 8006758:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800675a:	f7fa fc95 	bl	8001088 <HAL_GetTick>
 800675e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	88fa      	ldrh	r2, [r7, #6]
 8006764:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	88fa      	ldrh	r2, [r7, #6]
 800676c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006778:	d10e      	bne.n	8006798 <HAL_UART_Receive+0x8a>
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	691b      	ldr	r3, [r3, #16]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d105      	bne.n	800678e <HAL_UART_Receive+0x80>
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006788:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800678c:	e02d      	b.n	80067ea <HAL_UART_Receive+0xdc>
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	22ff      	movs	r2, #255	; 0xff
 8006792:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006796:	e028      	b.n	80067ea <HAL_UART_Receive+0xdc>
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d10d      	bne.n	80067bc <HAL_UART_Receive+0xae>
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	691b      	ldr	r3, [r3, #16]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d104      	bne.n	80067b2 <HAL_UART_Receive+0xa4>
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	22ff      	movs	r2, #255	; 0xff
 80067ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80067b0:	e01b      	b.n	80067ea <HAL_UART_Receive+0xdc>
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	227f      	movs	r2, #127	; 0x7f
 80067b6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80067ba:	e016      	b.n	80067ea <HAL_UART_Receive+0xdc>
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80067c4:	d10d      	bne.n	80067e2 <HAL_UART_Receive+0xd4>
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d104      	bne.n	80067d8 <HAL_UART_Receive+0xca>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	227f      	movs	r2, #127	; 0x7f
 80067d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80067d6:	e008      	b.n	80067ea <HAL_UART_Receive+0xdc>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	223f      	movs	r2, #63	; 0x3f
 80067dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80067e0:	e003      	b.n	80067ea <HAL_UART_Receive+0xdc>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80067f0:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067fa:	d108      	bne.n	800680e <HAL_UART_Receive+0x100>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d104      	bne.n	800680e <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8006804:	2300      	movs	r3, #0
 8006806:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	61bb      	str	r3, [r7, #24]
 800680c:	e003      	b.n	8006816 <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006812:	2300      	movs	r3, #0
 8006814:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2200      	movs	r2, #0
 800681a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800681e:	e033      	b.n	8006888 <HAL_UART_Receive+0x17a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	9300      	str	r3, [sp, #0]
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	2200      	movs	r2, #0
 8006828:	2120      	movs	r1, #32
 800682a:	68f8      	ldr	r0, [r7, #12]
 800682c:	f001 f85c 	bl	80078e8 <UART_WaitOnFlagUntilTimeout>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d001      	beq.n	800683a <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	e032      	b.n	80068a0 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 800683a:	69fb      	ldr	r3, [r7, #28]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d10c      	bne.n	800685a <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006846:	b29a      	uxth	r2, r3
 8006848:	8a7b      	ldrh	r3, [r7, #18]
 800684a:	4013      	ands	r3, r2
 800684c:	b29a      	uxth	r2, r3
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	3302      	adds	r3, #2
 8006856:	61bb      	str	r3, [r7, #24]
 8006858:	e00d      	b.n	8006876 <HAL_UART_Receive+0x168>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006860:	b29b      	uxth	r3, r3
 8006862:	b2da      	uxtb	r2, r3
 8006864:	8a7b      	ldrh	r3, [r7, #18]
 8006866:	b2db      	uxtb	r3, r3
 8006868:	4013      	ands	r3, r2
 800686a:	b2da      	uxtb	r2, r3
 800686c:	69fb      	ldr	r3, [r7, #28]
 800686e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	3301      	adds	r3, #1
 8006874:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800687c:	b29b      	uxth	r3, r3
 800687e:	3b01      	subs	r3, #1
 8006880:	b29a      	uxth	r2, r3
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800688e:	b29b      	uxth	r3, r3
 8006890:	2b00      	cmp	r3, #0
 8006892:	d1c5      	bne.n	8006820 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2220      	movs	r2, #32
 8006898:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800689a:	2300      	movs	r3, #0
 800689c:	e000      	b.n	80068a0 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 800689e:	2302      	movs	r3, #2
  }
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3720      	adds	r7, #32
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	4613      	mov	r3, r2
 80068b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068ba:	2b20      	cmp	r3, #32
 80068bc:	d164      	bne.n	8006988 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d002      	beq.n	80068ca <HAL_UART_Transmit_DMA+0x22>
 80068c4:	88fb      	ldrh	r3, [r7, #6]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d101      	bne.n	80068ce <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	e05d      	b.n	800698a <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d101      	bne.n	80068dc <HAL_UART_Transmit_DMA+0x34>
 80068d8:	2302      	movs	r3, #2
 80068da:	e056      	b.n	800698a <HAL_UART_Transmit_DMA+0xe2>
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	68ba      	ldr	r2, [r7, #8]
 80068e8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	88fa      	ldrh	r2, [r7, #6]
 80068ee:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	88fa      	ldrh	r2, [r7, #6]
 80068f6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2200      	movs	r2, #0
 80068fe:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2221      	movs	r2, #33	; 0x21
 8006904:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800690a:	2b00      	cmp	r3, #0
 800690c:	d02a      	beq.n	8006964 <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006912:	4a20      	ldr	r2, [pc, #128]	; (8006994 <HAL_UART_Transmit_DMA+0xec>)
 8006914:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800691a:	4a1f      	ldr	r2, [pc, #124]	; (8006998 <HAL_UART_Transmit_DMA+0xf0>)
 800691c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006922:	4a1e      	ldr	r2, [pc, #120]	; (800699c <HAL_UART_Transmit_DMA+0xf4>)
 8006924:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800692a:	2200      	movs	r2, #0
 800692c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006936:	4619      	mov	r1, r3
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	3328      	adds	r3, #40	; 0x28
 800693e:	461a      	mov	r2, r3
 8006940:	88fb      	ldrh	r3, [r7, #6]
 8006942:	f7fa fee8 	bl	8001716 <HAL_DMA_Start_IT>
 8006946:	4603      	mov	r3, r0
 8006948:	2b00      	cmp	r3, #0
 800694a:	d00b      	beq.n	8006964 <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2210      	movs	r2, #16
 8006950:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2220      	movs	r2, #32
 800695e:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8006960:	2301      	movs	r3, #1
 8006962:	e012      	b.n	800698a <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	2240      	movs	r2, #64	; 0x40
 800696a:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2200      	movs	r2, #0
 8006970:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	68fa      	ldr	r2, [r7, #12]
 800697a:	6812      	ldr	r2, [r2, #0]
 800697c:	6892      	ldr	r2, [r2, #8]
 800697e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006982:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8006984:	2300      	movs	r3, #0
 8006986:	e000      	b.n	800698a <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006988:	2302      	movs	r3, #2
  }
}
 800698a:	4618      	mov	r0, r3
 800698c:	3710      	adds	r7, #16
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	08007a45 	.word	0x08007a45
 8006998:	08007a99 	.word	0x08007a99
 800699c:	08007b39 	.word	0x08007b39

080069a0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	4613      	mov	r3, r2
 80069ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80069b2:	2b20      	cmp	r3, #32
 80069b4:	d16c      	bne.n	8006a90 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d002      	beq.n	80069c2 <HAL_UART_Receive_DMA+0x22>
 80069bc:	88fb      	ldrh	r3, [r7, #6]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d101      	bne.n	80069c6 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80069c2:	2301      	movs	r3, #1
 80069c4:	e065      	b.n	8006a92 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d101      	bne.n	80069d4 <HAL_UART_Receive_DMA+0x34>
 80069d0:	2302      	movs	r3, #2
 80069d2:	e05e      	b.n	8006a92 <HAL_UART_Receive_DMA+0xf2>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	68ba      	ldr	r2, [r7, #8]
 80069e0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	88fa      	ldrh	r2, [r7, #6]
 80069e6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2200      	movs	r2, #0
 80069ee:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2222      	movs	r2, #34	; 0x22
 80069f4:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d02a      	beq.n	8006a54 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a02:	4a26      	ldr	r2, [pc, #152]	; (8006a9c <HAL_UART_Receive_DMA+0xfc>)
 8006a04:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a0a:	4a25      	ldr	r2, [pc, #148]	; (8006aa0 <HAL_UART_Receive_DMA+0x100>)
 8006a0c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a12:	4a24      	ldr	r2, [pc, #144]	; (8006aa4 <HAL_UART_Receive_DMA+0x104>)
 8006a14:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	3324      	adds	r3, #36	; 0x24
 8006a28:	4619      	mov	r1, r3
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a2e:	461a      	mov	r2, r3
 8006a30:	88fb      	ldrh	r3, [r7, #6]
 8006a32:	f7fa fe70 	bl	8001716 <HAL_DMA_Start_IT>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d00b      	beq.n	8006a54 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2210      	movs	r2, #16
 8006a40:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2220      	movs	r2, #32
 8006a4e:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e01e      	b.n	8006a92 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	68fa      	ldr	r2, [r7, #12]
 8006a62:	6812      	ldr	r2, [r2, #0]
 8006a64:	6812      	ldr	r2, [r2, #0]
 8006a66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a6a:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	6812      	ldr	r2, [r2, #0]
 8006a74:	6892      	ldr	r2, [r2, #8]
 8006a76:	f042 0201 	orr.w	r2, r2, #1
 8006a7a:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	6812      	ldr	r2, [r2, #0]
 8006a84:	6892      	ldr	r2, [r2, #8]
 8006a86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a8a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	e000      	b.n	8006a92 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8006a90:	2302      	movs	r3, #2
  }
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3710      	adds	r7, #16
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	bf00      	nop
 8006a9c:	08007ab5 	.word	0x08007ab5
 8006aa0:	08007b1d 	.word	0x08007b1d
 8006aa4:	08007b39 	.word	0x08007b39

08006aa8 <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b085      	sub	sp, #20
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ab4:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006aba:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(huart);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d101      	bne.n	8006aca <HAL_UART_DMAPause+0x22>
 8006ac6:	2302      	movs	r3, #2
 8006ac8:	e03c      	b.n	8006b44 <HAL_UART_DMAPause+0x9c>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2201      	movs	r2, #1
 8006ace:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006adc:	2b80      	cmp	r3, #128	; 0x80
 8006ade:	d10a      	bne.n	8006af6 <HAL_UART_DMAPause+0x4e>
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2b21      	cmp	r3, #33	; 0x21
 8006ae4:	d107      	bne.n	8006af6 <HAL_UART_DMAPause+0x4e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	6812      	ldr	r2, [r2, #0]
 8006aee:	6892      	ldr	r2, [r2, #8]
 8006af0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006af4:	609a      	str	r2, [r3, #8]
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b00:	2b40      	cmp	r3, #64	; 0x40
 8006b02:	d11a      	bne.n	8006b3a <HAL_UART_DMAPause+0x92>
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	2b22      	cmp	r3, #34	; 0x22
 8006b08:	d117      	bne.n	8006b3a <HAL_UART_DMAPause+0x92>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	6812      	ldr	r2, [r2, #0]
 8006b12:	6812      	ldr	r2, [r2, #0]
 8006b14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b18:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	6812      	ldr	r2, [r2, #0]
 8006b22:	6892      	ldr	r2, [r2, #8]
 8006b24:	f022 0201 	bic.w	r2, r2, #1
 8006b28:	609a      	str	r2, [r3, #8]

    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	6812      	ldr	r2, [r2, #0]
 8006b32:	6892      	ldr	r2, [r2, #8]
 8006b34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b38:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006b42:	2300      	movs	r3, #0
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3714      	adds	r7, #20
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bc80      	pop	{r7}
 8006b4c:	4770      	bx	lr

08006b4e <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8006b4e:	b480      	push	{r7}
 8006b50:	b083      	sub	sp, #12
 8006b52:	af00      	add	r7, sp, #0
 8006b54:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d101      	bne.n	8006b64 <HAL_UART_DMAResume+0x16>
 8006b60:	2302      	movs	r3, #2
 8006b62:	e034      	b.n	8006bce <HAL_UART_DMAResume+0x80>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2201      	movs	r2, #1
 8006b68:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b70:	2b21      	cmp	r3, #33	; 0x21
 8006b72:	d107      	bne.n	8006b84 <HAL_UART_DMAResume+0x36>
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	687a      	ldr	r2, [r7, #4]
 8006b7a:	6812      	ldr	r2, [r2, #0]
 8006b7c:	6892      	ldr	r2, [r2, #8]
 8006b7e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006b82:	609a      	str	r2, [r3, #8]
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b88:	2b22      	cmp	r3, #34	; 0x22
 8006b8a:	d11b      	bne.n	8006bc4 <HAL_UART_DMAResume+0x76>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	2208      	movs	r2, #8
 8006b92:	621a      	str	r2, [r3, #32]

    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	687a      	ldr	r2, [r7, #4]
 8006b9a:	6812      	ldr	r2, [r2, #0]
 8006b9c:	6812      	ldr	r2, [r2, #0]
 8006b9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ba2:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	6812      	ldr	r2, [r2, #0]
 8006bac:	6892      	ldr	r2, [r2, #8]
 8006bae:	f042 0201 	orr.w	r2, r2, #1
 8006bb2:	609a      	str	r2, [r3, #8]

    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	687a      	ldr	r2, [r7, #4]
 8006bba:	6812      	ldr	r2, [r2, #0]
 8006bbc:	6892      	ldr	r2, [r2, #8]
 8006bbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bc2:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006bcc:	2300      	movs	r3, #0
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	370c      	adds	r7, #12
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bc80      	pop	{r7}
 8006bd6:	4770      	bx	lr

08006bd8 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006be4:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006bea:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bf6:	2b80      	cmp	r3, #128	; 0x80
 8006bf8:	d126      	bne.n	8006c48 <HAL_UART_DMAStop+0x70>
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2b21      	cmp	r3, #33	; 0x21
 8006bfe:	d123      	bne.n	8006c48 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	687a      	ldr	r2, [r7, #4]
 8006c06:	6812      	ldr	r2, [r2, #0]
 8006c08:	6892      	ldr	r2, [r2, #8]
 8006c0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c0e:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d014      	beq.n	8006c42 <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f7fa fdda 	bl	80017d6 <HAL_DMA_Abort>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d00c      	beq.n	8006c42 <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f7fa feff 	bl	8001a30 <HAL_DMA_GetError>
 8006c32:	4603      	mov	r3, r0
 8006c34:	2b20      	cmp	r3, #32
 8006c36:	d104      	bne.n	8006c42 <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2210      	movs	r2, #16
 8006c3c:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	e031      	b.n	8006ca6 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 fecb 	bl	80079de <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c52:	2b40      	cmp	r3, #64	; 0x40
 8006c54:	d126      	bne.n	8006ca4 <HAL_UART_DMAStop+0xcc>
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	2b22      	cmp	r3, #34	; 0x22
 8006c5a:	d123      	bne.n	8006ca4 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	687a      	ldr	r2, [r7, #4]
 8006c62:	6812      	ldr	r2, [r2, #0]
 8006c64:	6892      	ldr	r2, [r2, #8]
 8006c66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c6a:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d014      	beq.n	8006c9e <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7fa fdac 	bl	80017d6 <HAL_DMA_Abort>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d00c      	beq.n	8006c9e <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f7fa fed1 	bl	8001a30 <HAL_DMA_GetError>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b20      	cmp	r3, #32
 8006c92:	d104      	bne.n	8006c9e <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2210      	movs	r2, #16
 8006c98:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8006c9a:	2303      	movs	r3, #3
 8006c9c:	e003      	b.n	8006ca6 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 feb1 	bl	8007a06 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006ca4:	2300      	movs	r3, #0
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3710      	adds	r7, #16
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
	...

08006cb0 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b082      	sub	sp, #8
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	6812      	ldr	r2, [r2, #0]
 8006cc0:	6812      	ldr	r2, [r2, #0]
 8006cc2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006cc6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cd2:	2b80      	cmp	r3, #128	; 0x80
 8006cd4:	d12d      	bne.n	8006d32 <HAL_UART_AbortTransmit_IT+0x82>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	687a      	ldr	r2, [r7, #4]
 8006cdc:	6812      	ldr	r2, [r2, #0]
 8006cde:	6892      	ldr	r2, [r2, #8]
 8006ce0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ce4:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d013      	beq.n	8006d16 <HAL_UART_AbortTransmit_IT+0x66>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cf2:	4a19      	ldr	r2, [pc, #100]	; (8006d58 <HAL_UART_AbortTransmit_IT+0xa8>)
 8006cf4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f7fa fda8 	bl	8001850 <HAL_DMA_Abort_IT>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d022      	beq.n	8006d4c <HAL_UART_AbortTransmit_IT+0x9c>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006d10:	4610      	mov	r0, r2
 8006d12:	4798      	blx	r3
 8006d14:	e01a      	b.n	8006d4c <HAL_UART_AbortTransmit_IT+0x9c>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	665a      	str	r2, [r3, #100]	; 0x64

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2220      	movs	r2, #32
 8006d28:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 f989 	bl	8007042 <HAL_UART_AbortTransmitCpltCallback>
 8006d30:	e00c      	b.n	8006d4c <HAL_UART_AbortTransmit_IT+0x9c>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	665a      	str	r2, [r3, #100]	; 0x64
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
    }
#endif /* USART_CR1_FIFOEN */

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2220      	movs	r2, #32
 8006d44:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 f97b 	bl	8007042 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3708      	adds	r7, #8
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	bf00      	nop
 8006d58:	08007bdd 	.word	0x08007bdd

08006d5c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b088      	sub	sp, #32
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	69db      	ldr	r3, [r3, #28]
 8006d6a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006d7c:	69fa      	ldr	r2, [r7, #28]
 8006d7e:	f640 030f 	movw	r3, #2063	; 0x80f
 8006d82:	4013      	ands	r3, r2
 8006d84:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d113      	bne.n	8006db4 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	f003 0320 	and.w	r3, r3, #32
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d00e      	beq.n	8006db4 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006d96:	69bb      	ldr	r3, [r7, #24]
 8006d98:	f003 0320 	and.w	r3, r3, #32
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d009      	beq.n	8006db4 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	f000 8114 	beq.w	8006fd2 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	4798      	blx	r3
      }
      return;
 8006db2:	e10e      	b.n	8006fd2 <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f000 80d6 	beq.w	8006f68 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	f003 0301 	and.w	r3, r3, #1
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d105      	bne.n	8006dd2 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	f000 80cb 	beq.w	8006f68 <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	f003 0301 	and.w	r3, r3, #1
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d00e      	beq.n	8006dfa <HAL_UART_IRQHandler+0x9e>
 8006ddc:	69bb      	ldr	r3, [r7, #24]
 8006dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d009      	beq.n	8006dfa <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	2201      	movs	r2, #1
 8006dec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006df2:	f043 0201 	orr.w	r2, r3, #1
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	f003 0302 	and.w	r3, r3, #2
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d00e      	beq.n	8006e22 <HAL_UART_IRQHandler+0xc6>
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	f003 0301 	and.w	r3, r3, #1
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d009      	beq.n	8006e22 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	2202      	movs	r2, #2
 8006e14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e1a:	f043 0204 	orr.w	r2, r3, #4
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	f003 0304 	and.w	r3, r3, #4
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d00e      	beq.n	8006e4a <HAL_UART_IRQHandler+0xee>
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	f003 0301 	and.w	r3, r3, #1
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d009      	beq.n	8006e4a <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	2204      	movs	r2, #4
 8006e3c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e42:	f043 0202 	orr.w	r2, r3, #2
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006e4a:	69fb      	ldr	r3, [r7, #28]
 8006e4c:	f003 0308 	and.w	r3, r3, #8
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d013      	beq.n	8006e7c <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006e54:	69bb      	ldr	r3, [r7, #24]
 8006e56:	f003 0320 	and.w	r3, r3, #32
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d104      	bne.n	8006e68 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d009      	beq.n	8006e7c <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	2208      	movs	r2, #8
 8006e6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e74:	f043 0208 	orr.w	r2, r3, #8
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006e7c:	69fb      	ldr	r3, [r7, #28]
 8006e7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d00f      	beq.n	8006ea6 <HAL_UART_IRQHandler+0x14a>
 8006e86:	69bb      	ldr	r3, [r7, #24]
 8006e88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d00a      	beq.n	8006ea6 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e9e:	f043 0220 	orr.w	r2, r3, #32
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	f000 8093 	beq.w	8006fd6 <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006eb0:	69fb      	ldr	r3, [r7, #28]
 8006eb2:	f003 0320 	and.w	r3, r3, #32
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d00c      	beq.n	8006ed4 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	f003 0320 	and.w	r3, r3, #32
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d007      	beq.n	8006ed4 <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d003      	beq.n	8006ed4 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ed8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ee4:	2b40      	cmp	r3, #64	; 0x40
 8006ee6:	d004      	beq.n	8006ef2 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d031      	beq.n	8006f56 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f000 fd87 	bl	8007a06 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f02:	2b40      	cmp	r3, #64	; 0x40
 8006f04:	d123      	bne.n	8006f4e <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	6812      	ldr	r2, [r2, #0]
 8006f0e:	6892      	ldr	r2, [r2, #8]
 8006f10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f14:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d013      	beq.n	8006f46 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f22:	4a30      	ldr	r2, [pc, #192]	; (8006fe4 <HAL_UART_IRQHandler+0x288>)
 8006f24:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f7fa fc90 	bl	8001850 <HAL_DMA_Abort_IT>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d016      	beq.n	8006f64 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006f40:	4610      	mov	r0, r2
 8006f42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f44:	e00e      	b.n	8006f64 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 f872 	bl	8007030 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f4c:	e00a      	b.n	8006f64 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 f86e 	bl	8007030 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f54:	e006      	b.n	8006f64 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 f86a 	bl	8007030 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8006f62:	e038      	b.n	8006fd6 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f64:	bf00      	nop
    return;
 8006f66:	e036      	b.n	8006fd6 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d00d      	beq.n	8006f8e <HAL_UART_IRQHandler+0x232>
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d008      	beq.n	8006f8e <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006f84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f000 fe56 	bl	8007c38 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f8c:	e026      	b.n	8006fdc <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006f8e:	69fb      	ldr	r3, [r7, #28]
 8006f90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d00d      	beq.n	8006fb4 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006f98:	69bb      	ldr	r3, [r7, #24]
 8006f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d008      	beq.n	8006fb4 <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d017      	beq.n	8006fda <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	4798      	blx	r3
    }
    return;
 8006fb2:	e012      	b.n	8006fda <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00e      	beq.n	8006fdc <HAL_UART_IRQHandler+0x280>
 8006fbe:	69bb      	ldr	r3, [r7, #24]
 8006fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d009      	beq.n	8006fdc <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 fe1c 	bl	8007c06 <UART_EndTransmit_IT>
    return;
 8006fce:	bf00      	nop
 8006fd0:	e004      	b.n	8006fdc <HAL_UART_IRQHandler+0x280>
      return;
 8006fd2:	bf00      	nop
 8006fd4:	e002      	b.n	8006fdc <HAL_UART_IRQHandler+0x280>
    return;
 8006fd6:	bf00      	nop
 8006fd8:	e000      	b.n	8006fdc <HAL_UART_IRQHandler+0x280>
    return;
 8006fda:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006fdc:	3720      	adds	r7, #32
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
 8006fe2:	bf00      	nop
 8006fe4:	08007bb1 	.word	0x08007bb1

08006fe8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b083      	sub	sp, #12
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006ff0:	bf00      	nop
 8006ff2:	370c      	adds	r7, #12
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bc80      	pop	{r7}
 8006ff8:	4770      	bx	lr

08006ffa <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006ffa:	b480      	push	{r7}
 8006ffc:	b083      	sub	sp, #12
 8006ffe:	af00      	add	r7, sp, #0
 8007000:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007002:	bf00      	nop
 8007004:	370c      	adds	r7, #12
 8007006:	46bd      	mov	sp, r7
 8007008:	bc80      	pop	{r7}
 800700a:	4770      	bx	lr

0800700c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	bc80      	pop	{r7}
 800701c:	4770      	bx	lr

0800701e <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800701e:	b480      	push	{r7}
 8007020:	b083      	sub	sp, #12
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007026:	bf00      	nop
 8007028:	370c      	adds	r7, #12
 800702a:	46bd      	mov	sp, r7
 800702c:	bc80      	pop	{r7}
 800702e:	4770      	bx	lr

08007030 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007038:	bf00      	nop
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	bc80      	pop	{r7}
 8007040:	4770      	bx	lr

08007042 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8007042:	b480      	push	{r7}
 8007044:	b083      	sub	sp, #12
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800704a:	bf00      	nop
 800704c:	370c      	adds	r7, #12
 800704e:	46bd      	mov	sp, r7
 8007050:	bc80      	pop	{r7}
 8007052:	4770      	bx	lr

08007054 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007054:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007058:	b08a      	sub	sp, #40	; 0x28
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800705e:	2300      	movs	r3, #0
 8007060:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8007062:	2300      	movs	r3, #0
 8007064:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8007066:	2300      	movs	r3, #0
 8007068:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	689a      	ldr	r2, [r3, #8]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	691b      	ldr	r3, [r3, #16]
 8007072:	431a      	orrs	r2, r3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	695b      	ldr	r3, [r3, #20]
 8007078:	431a      	orrs	r2, r3
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	69db      	ldr	r3, [r3, #28]
 800707e:	4313      	orrs	r3, r2
 8007080:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	6819      	ldr	r1, [r3, #0]
 800708c:	4bb7      	ldr	r3, [pc, #732]	; (800736c <UART_SetConfig+0x318>)
 800708e:	400b      	ands	r3, r1
 8007090:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007092:	430b      	orrs	r3, r1
 8007094:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	687a      	ldr	r2, [r7, #4]
 800709c:	6812      	ldr	r2, [r2, #0]
 800709e:	6852      	ldr	r2, [r2, #4]
 80070a0:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	68d2      	ldr	r2, [r2, #12]
 80070a8:	430a      	orrs	r2, r1
 80070aa:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	699b      	ldr	r3, [r3, #24]
 80070b0:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4aae      	ldr	r2, [pc, #696]	; (8007370 <UART_SetConfig+0x31c>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d004      	beq.n	80070c6 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6a1b      	ldr	r3, [r3, #32]
 80070c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070c2:	4313      	orrs	r3, r2
 80070c4:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	6812      	ldr	r2, [r2, #0]
 80070ce:	6892      	ldr	r2, [r2, #8]
 80070d0:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 80070d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070d6:	430a      	orrs	r2, r1
 80070d8:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4aa5      	ldr	r2, [pc, #660]	; (8007374 <UART_SetConfig+0x320>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d126      	bne.n	8007132 <UART_SetConfig+0xde>
 80070e4:	4ba4      	ldr	r3, [pc, #656]	; (8007378 <UART_SetConfig+0x324>)
 80070e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070ea:	f003 0303 	and.w	r3, r3, #3
 80070ee:	2b03      	cmp	r3, #3
 80070f0:	d81a      	bhi.n	8007128 <UART_SetConfig+0xd4>
 80070f2:	a201      	add	r2, pc, #4	; (adr r2, 80070f8 <UART_SetConfig+0xa4>)
 80070f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f8:	08007109 	.word	0x08007109
 80070fc:	08007119 	.word	0x08007119
 8007100:	08007111 	.word	0x08007111
 8007104:	08007121 	.word	0x08007121
 8007108:	2301      	movs	r3, #1
 800710a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800710e:	e105      	b.n	800731c <UART_SetConfig+0x2c8>
 8007110:	2302      	movs	r3, #2
 8007112:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007116:	e101      	b.n	800731c <UART_SetConfig+0x2c8>
 8007118:	2304      	movs	r3, #4
 800711a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800711e:	e0fd      	b.n	800731c <UART_SetConfig+0x2c8>
 8007120:	2308      	movs	r3, #8
 8007122:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007126:	e0f9      	b.n	800731c <UART_SetConfig+0x2c8>
 8007128:	2310      	movs	r3, #16
 800712a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800712e:	bf00      	nop
 8007130:	e0f4      	b.n	800731c <UART_SetConfig+0x2c8>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a91      	ldr	r2, [pc, #580]	; (800737c <UART_SetConfig+0x328>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d138      	bne.n	80071ae <UART_SetConfig+0x15a>
 800713c:	4b8e      	ldr	r3, [pc, #568]	; (8007378 <UART_SetConfig+0x324>)
 800713e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007142:	f003 030c 	and.w	r3, r3, #12
 8007146:	2b0c      	cmp	r3, #12
 8007148:	d82c      	bhi.n	80071a4 <UART_SetConfig+0x150>
 800714a:	a201      	add	r2, pc, #4	; (adr r2, 8007150 <UART_SetConfig+0xfc>)
 800714c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007150:	08007185 	.word	0x08007185
 8007154:	080071a5 	.word	0x080071a5
 8007158:	080071a5 	.word	0x080071a5
 800715c:	080071a5 	.word	0x080071a5
 8007160:	08007195 	.word	0x08007195
 8007164:	080071a5 	.word	0x080071a5
 8007168:	080071a5 	.word	0x080071a5
 800716c:	080071a5 	.word	0x080071a5
 8007170:	0800718d 	.word	0x0800718d
 8007174:	080071a5 	.word	0x080071a5
 8007178:	080071a5 	.word	0x080071a5
 800717c:	080071a5 	.word	0x080071a5
 8007180:	0800719d 	.word	0x0800719d
 8007184:	2300      	movs	r3, #0
 8007186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800718a:	e0c7      	b.n	800731c <UART_SetConfig+0x2c8>
 800718c:	2302      	movs	r3, #2
 800718e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007192:	e0c3      	b.n	800731c <UART_SetConfig+0x2c8>
 8007194:	2304      	movs	r3, #4
 8007196:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800719a:	e0bf      	b.n	800731c <UART_SetConfig+0x2c8>
 800719c:	2308      	movs	r3, #8
 800719e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071a2:	e0bb      	b.n	800731c <UART_SetConfig+0x2c8>
 80071a4:	2310      	movs	r3, #16
 80071a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071aa:	bf00      	nop
 80071ac:	e0b6      	b.n	800731c <UART_SetConfig+0x2c8>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a73      	ldr	r2, [pc, #460]	; (8007380 <UART_SetConfig+0x32c>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d125      	bne.n	8007204 <UART_SetConfig+0x1b0>
 80071b8:	4b6f      	ldr	r3, [pc, #444]	; (8007378 <UART_SetConfig+0x324>)
 80071ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071be:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80071c2:	2b10      	cmp	r3, #16
 80071c4:	d011      	beq.n	80071ea <UART_SetConfig+0x196>
 80071c6:	2b10      	cmp	r3, #16
 80071c8:	d802      	bhi.n	80071d0 <UART_SetConfig+0x17c>
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d005      	beq.n	80071da <UART_SetConfig+0x186>
 80071ce:	e014      	b.n	80071fa <UART_SetConfig+0x1a6>
 80071d0:	2b20      	cmp	r3, #32
 80071d2:	d006      	beq.n	80071e2 <UART_SetConfig+0x18e>
 80071d4:	2b30      	cmp	r3, #48	; 0x30
 80071d6:	d00c      	beq.n	80071f2 <UART_SetConfig+0x19e>
 80071d8:	e00f      	b.n	80071fa <UART_SetConfig+0x1a6>
 80071da:	2300      	movs	r3, #0
 80071dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071e0:	e09c      	b.n	800731c <UART_SetConfig+0x2c8>
 80071e2:	2302      	movs	r3, #2
 80071e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071e8:	e098      	b.n	800731c <UART_SetConfig+0x2c8>
 80071ea:	2304      	movs	r3, #4
 80071ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071f0:	e094      	b.n	800731c <UART_SetConfig+0x2c8>
 80071f2:	2308      	movs	r3, #8
 80071f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071f8:	e090      	b.n	800731c <UART_SetConfig+0x2c8>
 80071fa:	2310      	movs	r3, #16
 80071fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007200:	bf00      	nop
 8007202:	e08b      	b.n	800731c <UART_SetConfig+0x2c8>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a5e      	ldr	r2, [pc, #376]	; (8007384 <UART_SetConfig+0x330>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d125      	bne.n	800725a <UART_SetConfig+0x206>
 800720e:	4b5a      	ldr	r3, [pc, #360]	; (8007378 <UART_SetConfig+0x324>)
 8007210:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007214:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007218:	2b40      	cmp	r3, #64	; 0x40
 800721a:	d011      	beq.n	8007240 <UART_SetConfig+0x1ec>
 800721c:	2b40      	cmp	r3, #64	; 0x40
 800721e:	d802      	bhi.n	8007226 <UART_SetConfig+0x1d2>
 8007220:	2b00      	cmp	r3, #0
 8007222:	d005      	beq.n	8007230 <UART_SetConfig+0x1dc>
 8007224:	e014      	b.n	8007250 <UART_SetConfig+0x1fc>
 8007226:	2b80      	cmp	r3, #128	; 0x80
 8007228:	d006      	beq.n	8007238 <UART_SetConfig+0x1e4>
 800722a:	2bc0      	cmp	r3, #192	; 0xc0
 800722c:	d00c      	beq.n	8007248 <UART_SetConfig+0x1f4>
 800722e:	e00f      	b.n	8007250 <UART_SetConfig+0x1fc>
 8007230:	2300      	movs	r3, #0
 8007232:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007236:	e071      	b.n	800731c <UART_SetConfig+0x2c8>
 8007238:	2302      	movs	r3, #2
 800723a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800723e:	e06d      	b.n	800731c <UART_SetConfig+0x2c8>
 8007240:	2304      	movs	r3, #4
 8007242:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007246:	e069      	b.n	800731c <UART_SetConfig+0x2c8>
 8007248:	2308      	movs	r3, #8
 800724a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800724e:	e065      	b.n	800731c <UART_SetConfig+0x2c8>
 8007250:	2310      	movs	r3, #16
 8007252:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007256:	bf00      	nop
 8007258:	e060      	b.n	800731c <UART_SetConfig+0x2c8>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a4a      	ldr	r2, [pc, #296]	; (8007388 <UART_SetConfig+0x334>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d129      	bne.n	80072b8 <UART_SetConfig+0x264>
 8007264:	4b44      	ldr	r3, [pc, #272]	; (8007378 <UART_SetConfig+0x324>)
 8007266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800726a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800726e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007272:	d014      	beq.n	800729e <UART_SetConfig+0x24a>
 8007274:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007278:	d802      	bhi.n	8007280 <UART_SetConfig+0x22c>
 800727a:	2b00      	cmp	r3, #0
 800727c:	d007      	beq.n	800728e <UART_SetConfig+0x23a>
 800727e:	e016      	b.n	80072ae <UART_SetConfig+0x25a>
 8007280:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007284:	d007      	beq.n	8007296 <UART_SetConfig+0x242>
 8007286:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800728a:	d00c      	beq.n	80072a6 <UART_SetConfig+0x252>
 800728c:	e00f      	b.n	80072ae <UART_SetConfig+0x25a>
 800728e:	2300      	movs	r3, #0
 8007290:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007294:	e042      	b.n	800731c <UART_SetConfig+0x2c8>
 8007296:	2302      	movs	r3, #2
 8007298:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800729c:	e03e      	b.n	800731c <UART_SetConfig+0x2c8>
 800729e:	2304      	movs	r3, #4
 80072a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072a4:	e03a      	b.n	800731c <UART_SetConfig+0x2c8>
 80072a6:	2308      	movs	r3, #8
 80072a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072ac:	e036      	b.n	800731c <UART_SetConfig+0x2c8>
 80072ae:	2310      	movs	r3, #16
 80072b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072b4:	bf00      	nop
 80072b6:	e031      	b.n	800731c <UART_SetConfig+0x2c8>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a2c      	ldr	r2, [pc, #176]	; (8007370 <UART_SetConfig+0x31c>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d129      	bne.n	8007316 <UART_SetConfig+0x2c2>
 80072c2:	4b2d      	ldr	r3, [pc, #180]	; (8007378 <UART_SetConfig+0x324>)
 80072c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80072cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072d0:	d014      	beq.n	80072fc <UART_SetConfig+0x2a8>
 80072d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072d6:	d802      	bhi.n	80072de <UART_SetConfig+0x28a>
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d007      	beq.n	80072ec <UART_SetConfig+0x298>
 80072dc:	e016      	b.n	800730c <UART_SetConfig+0x2b8>
 80072de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072e2:	d007      	beq.n	80072f4 <UART_SetConfig+0x2a0>
 80072e4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80072e8:	d00c      	beq.n	8007304 <UART_SetConfig+0x2b0>
 80072ea:	e00f      	b.n	800730c <UART_SetConfig+0x2b8>
 80072ec:	2300      	movs	r3, #0
 80072ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072f2:	e013      	b.n	800731c <UART_SetConfig+0x2c8>
 80072f4:	2302      	movs	r3, #2
 80072f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072fa:	e00f      	b.n	800731c <UART_SetConfig+0x2c8>
 80072fc:	2304      	movs	r3, #4
 80072fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007302:	e00b      	b.n	800731c <UART_SetConfig+0x2c8>
 8007304:	2308      	movs	r3, #8
 8007306:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800730a:	e007      	b.n	800731c <UART_SetConfig+0x2c8>
 800730c:	2310      	movs	r3, #16
 800730e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007312:	bf00      	nop
 8007314:	e002      	b.n	800731c <UART_SetConfig+0x2c8>
 8007316:	2310      	movs	r3, #16
 8007318:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a13      	ldr	r2, [pc, #76]	; (8007370 <UART_SetConfig+0x31c>)
 8007322:	4293      	cmp	r3, r2
 8007324:	f040 80f1 	bne.w	800750a <UART_SetConfig+0x4b6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007328:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800732c:	2b08      	cmp	r3, #8
 800732e:	d837      	bhi.n	80073a0 <UART_SetConfig+0x34c>
 8007330:	a201      	add	r2, pc, #4	; (adr r2, 8007338 <UART_SetConfig+0x2e4>)
 8007332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007336:	bf00      	nop
 8007338:	0800735d 	.word	0x0800735d
 800733c:	080073a1 	.word	0x080073a1
 8007340:	08007365 	.word	0x08007365
 8007344:	080073a1 	.word	0x080073a1
 8007348:	08007391 	.word	0x08007391
 800734c:	080073a1 	.word	0x080073a1
 8007350:	080073a1 	.word	0x080073a1
 8007354:	080073a1 	.word	0x080073a1
 8007358:	08007399 	.word	0x08007399
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800735c:	f7fb fcfc 	bl	8002d58 <HAL_RCC_GetPCLK1Freq>
 8007360:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007362:	e020      	b.n	80073a6 <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8007364:	4b09      	ldr	r3, [pc, #36]	; (800738c <UART_SetConfig+0x338>)
 8007366:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007368:	e01d      	b.n	80073a6 <UART_SetConfig+0x352>
 800736a:	bf00      	nop
 800736c:	efff69f3 	.word	0xefff69f3
 8007370:	40008000 	.word	0x40008000
 8007374:	40013800 	.word	0x40013800
 8007378:	40021000 	.word	0x40021000
 800737c:	40004400 	.word	0x40004400
 8007380:	40004800 	.word	0x40004800
 8007384:	40004c00 	.word	0x40004c00
 8007388:	40005000 	.word	0x40005000
 800738c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8007390:	f7fb fc4e 	bl	8002c30 <HAL_RCC_GetSysClockFreq>
 8007394:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007396:	e006      	b.n	80073a6 <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8007398:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800739c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800739e:	e002      	b.n	80073a6 <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
 80073a2:	76fb      	strb	r3, [r7, #27]
        break;
 80073a4:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	f000 81ab 	beq.w	8007704 <UART_SetConfig+0x6b0>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	685a      	ldr	r2, [r3, #4]
 80073b2:	4613      	mov	r3, r2
 80073b4:	005b      	lsls	r3, r3, #1
 80073b6:	441a      	add	r2, r3
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d805      	bhi.n	80073ca <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d202      	bcs.n	80073d0 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	76fb      	strb	r3, [r7, #27]
 80073ce:	e199      	b.n	8007704 <UART_SetConfig+0x6b0>
      }
      else
      {
        switch (clocksource)
 80073d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80073d4:	2b08      	cmp	r3, #8
 80073d6:	f200 8085 	bhi.w	80074e4 <UART_SetConfig+0x490>
 80073da:	a201      	add	r2, pc, #4	; (adr r2, 80073e0 <UART_SetConfig+0x38c>)
 80073dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073e0:	08007405 	.word	0x08007405
 80073e4:	080074e5 	.word	0x080074e5
 80073e8:	08007447 	.word	0x08007447
 80073ec:	080074e5 	.word	0x080074e5
 80073f0:	0800747b 	.word	0x0800747b
 80073f4:	080074e5 	.word	0x080074e5
 80073f8:	080074e5 	.word	0x080074e5
 80073fc:	080074e5 	.word	0x080074e5
 8007400:	080074bb 	.word	0x080074bb
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8007404:	f7fb fca8 	bl	8002d58 <HAL_RCC_GetPCLK1Freq>
 8007408:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	f04f 0400 	mov.w	r4, #0
 8007410:	ea4f 2904 	mov.w	r9, r4, lsl #8
 8007414:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 8007418:	ea4f 2803 	mov.w	r8, r3, lsl #8
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	085b      	lsrs	r3, r3, #1
 8007422:	f04f 0400 	mov.w	r4, #0
 8007426:	eb18 0003 	adds.w	r0, r8, r3
 800742a:	eb49 0104 	adc.w	r1, r9, r4
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	f04f 0400 	mov.w	r4, #0
 8007436:	461a      	mov	r2, r3
 8007438:	4623      	mov	r3, r4
 800743a:	f7f9 fc31 	bl	8000ca0 <__aeabi_uldivmod>
 800743e:	4603      	mov	r3, r0
 8007440:	460c      	mov	r4, r1
 8007442:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007444:	e051      	b.n	80074ea <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	085b      	lsrs	r3, r3, #1
 800744c:	f04f 0400 	mov.w	r4, #0
 8007450:	49aa      	ldr	r1, [pc, #680]	; (80076fc <UART_SetConfig+0x6a8>)
 8007452:	f04f 0200 	mov.w	r2, #0
 8007456:	eb13 0801 	adds.w	r8, r3, r1
 800745a:	eb44 0902 	adc.w	r9, r4, r2
 800745e:	4640      	mov	r0, r8
 8007460:	4649      	mov	r1, r9
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	f04f 0400 	mov.w	r4, #0
 800746a:	461a      	mov	r2, r3
 800746c:	4623      	mov	r3, r4
 800746e:	f7f9 fc17 	bl	8000ca0 <__aeabi_uldivmod>
 8007472:	4603      	mov	r3, r0
 8007474:	460c      	mov	r4, r1
 8007476:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007478:	e037      	b.n	80074ea <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 800747a:	f7fb fbd9 	bl	8002c30 <HAL_RCC_GetSysClockFreq>
 800747e:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007480:	693b      	ldr	r3, [r7, #16]
 8007482:	461a      	mov	r2, r3
 8007484:	f04f 0300 	mov.w	r3, #0
 8007488:	021d      	lsls	r5, r3, #8
 800748a:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 800748e:	0214      	lsls	r4, r2, #8
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	085b      	lsrs	r3, r3, #1
 8007496:	461a      	mov	r2, r3
 8007498:	f04f 0300 	mov.w	r3, #0
 800749c:	18a0      	adds	r0, r4, r2
 800749e:	eb45 0103 	adc.w	r1, r5, r3
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	f04f 0400 	mov.w	r4, #0
 80074aa:	461a      	mov	r2, r3
 80074ac:	4623      	mov	r3, r4
 80074ae:	f7f9 fbf7 	bl	8000ca0 <__aeabi_uldivmod>
 80074b2:	4603      	mov	r3, r0
 80074b4:	460c      	mov	r4, r1
 80074b6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80074b8:	e017      	b.n	80074ea <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	085b      	lsrs	r3, r3, #1
 80074c0:	f04f 0400 	mov.w	r4, #0
 80074c4:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80074c8:	f144 0100 	adc.w	r1, r4, #0
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	f04f 0400 	mov.w	r4, #0
 80074d4:	461a      	mov	r2, r3
 80074d6:	4623      	mov	r3, r4
 80074d8:	f7f9 fbe2 	bl	8000ca0 <__aeabi_uldivmod>
 80074dc:	4603      	mov	r3, r0
 80074de:	460c      	mov	r4, r1
 80074e0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80074e2:	e002      	b.n	80074ea <UART_SetConfig+0x496>
          default:
            ret = HAL_ERROR;
 80074e4:	2301      	movs	r3, #1
 80074e6:	76fb      	strb	r3, [r7, #27]
            break;
 80074e8:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80074ea:	69fb      	ldr	r3, [r7, #28]
 80074ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074f0:	d308      	bcc.n	8007504 <UART_SetConfig+0x4b0>
 80074f2:	69fb      	ldr	r3, [r7, #28]
 80074f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80074f8:	d204      	bcs.n	8007504 <UART_SetConfig+0x4b0>
        {
          huart->Instance->BRR = usartdiv;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	69fa      	ldr	r2, [r7, #28]
 8007500:	60da      	str	r2, [r3, #12]
 8007502:	e0ff      	b.n	8007704 <UART_SetConfig+0x6b0>
        }
        else
        {
          ret = HAL_ERROR;
 8007504:	2301      	movs	r3, #1
 8007506:	76fb      	strb	r3, [r7, #27]
 8007508:	e0fc      	b.n	8007704 <UART_SetConfig+0x6b0>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	69db      	ldr	r3, [r3, #28]
 800750e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007512:	f040 8083 	bne.w	800761c <UART_SetConfig+0x5c8>
  {
    switch (clocksource)
 8007516:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800751a:	2b08      	cmp	r3, #8
 800751c:	d85e      	bhi.n	80075dc <UART_SetConfig+0x588>
 800751e:	a201      	add	r2, pc, #4	; (adr r2, 8007524 <UART_SetConfig+0x4d0>)
 8007520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007524:	08007549 	.word	0x08007549
 8007528:	08007569 	.word	0x08007569
 800752c:	08007589 	.word	0x08007589
 8007530:	080075dd 	.word	0x080075dd
 8007534:	080075a5 	.word	0x080075a5
 8007538:	080075dd 	.word	0x080075dd
 800753c:	080075dd 	.word	0x080075dd
 8007540:	080075dd 	.word	0x080075dd
 8007544:	080075c5 	.word	0x080075c5
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007548:	f7fb fc06 	bl	8002d58 <HAL_RCC_GetPCLK1Freq>
 800754c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	005a      	lsls	r2, r3, #1
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	085b      	lsrs	r3, r3, #1
 8007558:	441a      	add	r2, r3
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007562:	b29b      	uxth	r3, r3
 8007564:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007566:	e03c      	b.n	80075e2 <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007568:	f7fb fc0c 	bl	8002d84 <HAL_RCC_GetPCLK2Freq>
 800756c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	005a      	lsls	r2, r3, #1
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	085b      	lsrs	r3, r3, #1
 8007578:	441a      	add	r2, r3
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007582:	b29b      	uxth	r3, r3
 8007584:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007586:	e02c      	b.n	80075e2 <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	085b      	lsrs	r3, r3, #1
 800758e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8007592:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8007596:	687a      	ldr	r2, [r7, #4]
 8007598:	6852      	ldr	r2, [r2, #4]
 800759a:	fbb3 f3f2 	udiv	r3, r3, r2
 800759e:	b29b      	uxth	r3, r3
 80075a0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80075a2:	e01e      	b.n	80075e2 <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075a4:	f7fb fb44 	bl	8002c30 <HAL_RCC_GetSysClockFreq>
 80075a8:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	005a      	lsls	r2, r3, #1
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	085b      	lsrs	r3, r3, #1
 80075b4:	441a      	add	r2, r3
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80075be:	b29b      	uxth	r3, r3
 80075c0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80075c2:	e00e      	b.n	80075e2 <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	085b      	lsrs	r3, r3, #1
 80075ca:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80075da:	e002      	b.n	80075e2 <UART_SetConfig+0x58e>
      default:
        ret = HAL_ERROR;
 80075dc:	2301      	movs	r3, #1
 80075de:	76fb      	strb	r3, [r7, #27]
        break;
 80075e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075e2:	69fb      	ldr	r3, [r7, #28]
 80075e4:	2b0f      	cmp	r3, #15
 80075e6:	d916      	bls.n	8007616 <UART_SetConfig+0x5c2>
 80075e8:	69fb      	ldr	r3, [r7, #28]
 80075ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075ee:	d212      	bcs.n	8007616 <UART_SetConfig+0x5c2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80075f0:	69fb      	ldr	r3, [r7, #28]
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	f023 030f 	bic.w	r3, r3, #15
 80075f8:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	085b      	lsrs	r3, r3, #1
 80075fe:	b29b      	uxth	r3, r3
 8007600:	f003 0307 	and.w	r3, r3, #7
 8007604:	b29a      	uxth	r2, r3
 8007606:	89fb      	ldrh	r3, [r7, #14]
 8007608:	4313      	orrs	r3, r2
 800760a:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	89fa      	ldrh	r2, [r7, #14]
 8007612:	60da      	str	r2, [r3, #12]
 8007614:	e076      	b.n	8007704 <UART_SetConfig+0x6b0>
    }
    else
    {
      ret = HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	76fb      	strb	r3, [r7, #27]
 800761a:	e073      	b.n	8007704 <UART_SetConfig+0x6b0>
    }
  }
  else
  {
    switch (clocksource)
 800761c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007620:	2b08      	cmp	r3, #8
 8007622:	d85c      	bhi.n	80076de <UART_SetConfig+0x68a>
 8007624:	a201      	add	r2, pc, #4	; (adr r2, 800762c <UART_SetConfig+0x5d8>)
 8007626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800762a:	bf00      	nop
 800762c:	08007651 	.word	0x08007651
 8007630:	0800766f 	.word	0x0800766f
 8007634:	0800768d 	.word	0x0800768d
 8007638:	080076df 	.word	0x080076df
 800763c:	080076a9 	.word	0x080076a9
 8007640:	080076df 	.word	0x080076df
 8007644:	080076df 	.word	0x080076df
 8007648:	080076df 	.word	0x080076df
 800764c:	080076c7 	.word	0x080076c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007650:	f7fb fb82 	bl	8002d58 <HAL_RCC_GetPCLK1Freq>
 8007654:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	085a      	lsrs	r2, r3, #1
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	441a      	add	r2, r3
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	fbb2 f3f3 	udiv	r3, r2, r3
 8007668:	b29b      	uxth	r3, r3
 800766a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800766c:	e03a      	b.n	80076e4 <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800766e:	f7fb fb89 	bl	8002d84 <HAL_RCC_GetPCLK2Freq>
 8007672:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	085a      	lsrs	r2, r3, #1
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	441a      	add	r2, r3
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	fbb2 f3f3 	udiv	r3, r2, r3
 8007686:	b29b      	uxth	r3, r3
 8007688:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800768a:	e02b      	b.n	80076e4 <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	685b      	ldr	r3, [r3, #4]
 8007690:	085b      	lsrs	r3, r3, #1
 8007692:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8007696:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800769a:	687a      	ldr	r2, [r7, #4]
 800769c:	6852      	ldr	r2, [r2, #4]
 800769e:	fbb3 f3f2 	udiv	r3, r3, r2
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80076a6:	e01d      	b.n	80076e4 <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80076a8:	f7fb fac2 	bl	8002c30 <HAL_RCC_GetSysClockFreq>
 80076ac:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	085a      	lsrs	r2, r3, #1
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	441a      	add	r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80076c4:	e00e      	b.n	80076e4 <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	085b      	lsrs	r3, r3, #1
 80076cc:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80076d8:	b29b      	uxth	r3, r3
 80076da:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80076dc:	e002      	b.n	80076e4 <UART_SetConfig+0x690>
      default:
        ret = HAL_ERROR;
 80076de:	2301      	movs	r3, #1
 80076e0:	76fb      	strb	r3, [r7, #27]
        break;
 80076e2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076e4:	69fb      	ldr	r3, [r7, #28]
 80076e6:	2b0f      	cmp	r3, #15
 80076e8:	d90a      	bls.n	8007700 <UART_SetConfig+0x6ac>
 80076ea:	69fb      	ldr	r3, [r7, #28]
 80076ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076f0:	d206      	bcs.n	8007700 <UART_SetConfig+0x6ac>
    {
      huart->Instance->BRR = usartdiv;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	69fa      	ldr	r2, [r7, #28]
 80076f8:	60da      	str	r2, [r3, #12]
 80076fa:	e003      	b.n	8007704 <UART_SetConfig+0x6b0>
 80076fc:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2200      	movs	r2, #0
 800770e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007710:	7efb      	ldrb	r3, [r7, #27]
}
 8007712:	4618      	mov	r0, r3
 8007714:	3728      	adds	r7, #40	; 0x28
 8007716:	46bd      	mov	sp, r7
 8007718:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800771c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800771c:	b480      	push	{r7}
 800771e:	b083      	sub	sp, #12
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007728:	f003 0301 	and.w	r3, r3, #1
 800772c:	2b00      	cmp	r3, #0
 800772e:	d00a      	beq.n	8007746 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	6812      	ldr	r2, [r2, #0]
 8007738:	6852      	ldr	r2, [r2, #4]
 800773a:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 800773e:	687a      	ldr	r2, [r7, #4]
 8007740:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007742:	430a      	orrs	r2, r1
 8007744:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800774a:	f003 0302 	and.w	r3, r3, #2
 800774e:	2b00      	cmp	r3, #0
 8007750:	d00a      	beq.n	8007768 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	687a      	ldr	r2, [r7, #4]
 8007758:	6812      	ldr	r2, [r2, #0]
 800775a:	6852      	ldr	r2, [r2, #4]
 800775c:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8007760:	687a      	ldr	r2, [r7, #4]
 8007762:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007764:	430a      	orrs	r2, r1
 8007766:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800776c:	f003 0304 	and.w	r3, r3, #4
 8007770:	2b00      	cmp	r3, #0
 8007772:	d00a      	beq.n	800778a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	687a      	ldr	r2, [r7, #4]
 800777a:	6812      	ldr	r2, [r2, #0]
 800777c:	6852      	ldr	r2, [r2, #4]
 800777e:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007786:	430a      	orrs	r2, r1
 8007788:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778e:	f003 0308 	and.w	r3, r3, #8
 8007792:	2b00      	cmp	r3, #0
 8007794:	d00a      	beq.n	80077ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	687a      	ldr	r2, [r7, #4]
 800779c:	6812      	ldr	r2, [r2, #0]
 800779e:	6852      	ldr	r2, [r2, #4]
 80077a0:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 80077a4:	687a      	ldr	r2, [r7, #4]
 80077a6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80077a8:	430a      	orrs	r2, r1
 80077aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077b0:	f003 0310 	and.w	r3, r3, #16
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d00a      	beq.n	80077ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	687a      	ldr	r2, [r7, #4]
 80077be:	6812      	ldr	r2, [r2, #0]
 80077c0:	6892      	ldr	r2, [r2, #8]
 80077c2:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80077c6:	687a      	ldr	r2, [r7, #4]
 80077c8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80077ca:	430a      	orrs	r2, r1
 80077cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d2:	f003 0320 	and.w	r3, r3, #32
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00a      	beq.n	80077f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	6812      	ldr	r2, [r2, #0]
 80077e2:	6892      	ldr	r2, [r2, #8]
 80077e4:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80077e8:	687a      	ldr	r2, [r7, #4]
 80077ea:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80077ec:	430a      	orrs	r2, r1
 80077ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d01a      	beq.n	8007832 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	6812      	ldr	r2, [r2, #0]
 8007804:	6852      	ldr	r2, [r2, #4]
 8007806:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 800780a:	687a      	ldr	r2, [r7, #4]
 800780c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800780e:	430a      	orrs	r2, r1
 8007810:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007816:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800781a:	d10a      	bne.n	8007832 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	6812      	ldr	r2, [r2, #0]
 8007824:	6852      	ldr	r2, [r2, #4]
 8007826:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800782a:	687a      	ldr	r2, [r7, #4]
 800782c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800782e:	430a      	orrs	r2, r1
 8007830:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800783a:	2b00      	cmp	r3, #0
 800783c:	d00a      	beq.n	8007854 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	687a      	ldr	r2, [r7, #4]
 8007844:	6812      	ldr	r2, [r2, #0]
 8007846:	6852      	ldr	r2, [r2, #4]
 8007848:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007850:	430a      	orrs	r2, r1
 8007852:	605a      	str	r2, [r3, #4]
  }
}
 8007854:	bf00      	nop
 8007856:	370c      	adds	r7, #12
 8007858:	46bd      	mov	sp, r7
 800785a:	bc80      	pop	{r7}
 800785c:	4770      	bx	lr

0800785e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800785e:	b580      	push	{r7, lr}
 8007860:	b086      	sub	sp, #24
 8007862:	af02      	add	r7, sp, #8
 8007864:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800786c:	f7f9 fc0c 	bl	8001088 <HAL_GetTick>
 8007870:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f003 0308 	and.w	r3, r3, #8
 800787c:	2b08      	cmp	r3, #8
 800787e:	d10e      	bne.n	800789e <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007880:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007884:	9300      	str	r3, [sp, #0]
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	2200      	movs	r2, #0
 800788a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 f82a 	bl	80078e8 <UART_WaitOnFlagUntilTimeout>
 8007894:	4603      	mov	r3, r0
 8007896:	2b00      	cmp	r3, #0
 8007898:	d001      	beq.n	800789e <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800789a:	2303      	movs	r3, #3
 800789c:	e020      	b.n	80078e0 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f003 0304 	and.w	r3, r3, #4
 80078a8:	2b04      	cmp	r3, #4
 80078aa:	d10e      	bne.n	80078ca <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80078b0:	9300      	str	r3, [sp, #0]
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f000 f814 	bl	80078e8 <UART_WaitOnFlagUntilTimeout>
 80078c0:	4603      	mov	r3, r0
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d001      	beq.n	80078ca <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078c6:	2303      	movs	r3, #3
 80078c8:	e00a      	b.n	80078e0 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2220      	movs	r2, #32
 80078ce:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2220      	movs	r2, #32
 80078d4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2200      	movs	r2, #0
 80078da:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80078de:	2300      	movs	r3, #0
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	60f8      	str	r0, [r7, #12]
 80078f0:	60b9      	str	r1, [r7, #8]
 80078f2:	603b      	str	r3, [r7, #0]
 80078f4:	4613      	mov	r3, r2
 80078f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078f8:	e05d      	b.n	80079b6 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078fa:	69bb      	ldr	r3, [r7, #24]
 80078fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007900:	d059      	beq.n	80079b6 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007902:	f7f9 fbc1 	bl	8001088 <HAL_GetTick>
 8007906:	4602      	mov	r2, r0
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	1ad2      	subs	r2, r2, r3
 800790c:	69bb      	ldr	r3, [r7, #24]
 800790e:	429a      	cmp	r2, r3
 8007910:	d802      	bhi.n	8007918 <UART_WaitOnFlagUntilTimeout+0x30>
 8007912:	69bb      	ldr	r3, [r7, #24]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d11b      	bne.n	8007950 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	68fa      	ldr	r2, [r7, #12]
 800791e:	6812      	ldr	r2, [r2, #0]
 8007920:	6812      	ldr	r2, [r2, #0]
 8007922:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007926:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	68fa      	ldr	r2, [r7, #12]
 800792e:	6812      	ldr	r2, [r2, #0]
 8007930:	6892      	ldr	r2, [r2, #8]
 8007932:	f022 0201 	bic.w	r2, r2, #1
 8007936:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2220      	movs	r2, #32
 800793c:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2220      	movs	r2, #32
 8007942:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800794c:	2303      	movs	r3, #3
 800794e:	e042      	b.n	80079d6 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f003 0304 	and.w	r3, r3, #4
 800795a:	2b00      	cmp	r3, #0
 800795c:	d02b      	beq.n	80079b6 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	69db      	ldr	r3, [r3, #28]
 8007964:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007968:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800796c:	d123      	bne.n	80079b6 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007976:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	6812      	ldr	r2, [r2, #0]
 8007980:	6812      	ldr	r2, [r2, #0]
 8007982:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007986:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	68fa      	ldr	r2, [r7, #12]
 800798e:	6812      	ldr	r2, [r2, #0]
 8007990:	6892      	ldr	r2, [r2, #8]
 8007992:	f022 0201 	bic.w	r2, r2, #1
 8007996:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2220      	movs	r2, #32
 800799c:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2220      	movs	r2, #32
 80079a2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2220      	movs	r2, #32
 80079a8:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2200      	movs	r2, #0
 80079ae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e00f      	b.n	80079d6 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	69da      	ldr	r2, [r3, #28]
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	401a      	ands	r2, r3
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	429a      	cmp	r2, r3
 80079c4:	bf0c      	ite	eq
 80079c6:	2301      	moveq	r3, #1
 80079c8:	2300      	movne	r3, #0
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	461a      	mov	r2, r3
 80079ce:	79fb      	ldrb	r3, [r7, #7]
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d092      	beq.n	80078fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80079d4:	2300      	movs	r3, #0
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	3710      	adds	r7, #16
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}

080079de <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80079de:	b480      	push	{r7}
 80079e0:	b083      	sub	sp, #12
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	6812      	ldr	r2, [r2, #0]
 80079ee:	6812      	ldr	r2, [r2, #0]
 80079f0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80079f4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2220      	movs	r2, #32
 80079fa:	675a      	str	r2, [r3, #116]	; 0x74
}
 80079fc:	bf00      	nop
 80079fe:	370c      	adds	r7, #12
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bc80      	pop	{r7}
 8007a04:	4770      	bx	lr

08007a06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a06:	b480      	push	{r7}
 8007a08:	b083      	sub	sp, #12
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	6812      	ldr	r2, [r2, #0]
 8007a16:	6812      	ldr	r2, [r2, #0]
 8007a18:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007a1c:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	6812      	ldr	r2, [r2, #0]
 8007a26:	6892      	ldr	r2, [r2, #8]
 8007a28:	f022 0201 	bic.w	r2, r2, #1
 8007a2c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2220      	movs	r2, #32
 8007a32:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	661a      	str	r2, [r3, #96]	; 0x60
}
 8007a3a:	bf00      	nop
 8007a3c:	370c      	adds	r7, #12
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bc80      	pop	{r7}
 8007a42:	4770      	bx	lr

08007a44 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b084      	sub	sp, #16
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a50:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f003 0320 	and.w	r3, r3, #32
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d114      	bne.n	8007a8a <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	68fa      	ldr	r2, [r7, #12]
 8007a6e:	6812      	ldr	r2, [r2, #0]
 8007a70:	6892      	ldr	r2, [r2, #8]
 8007a72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a76:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	68fa      	ldr	r2, [r7, #12]
 8007a7e:	6812      	ldr	r2, [r2, #0]
 8007a80:	6812      	ldr	r2, [r2, #0]
 8007a82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a86:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a88:	e002      	b.n	8007a90 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8007a8a:	68f8      	ldr	r0, [r7, #12]
 8007a8c:	f7ff faac 	bl	8006fe8 <HAL_UART_TxCpltCallback>
}
 8007a90:	bf00      	nop
 8007a92:	3710      	adds	r7, #16
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b084      	sub	sp, #16
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007aa4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007aa6:	68f8      	ldr	r0, [r7, #12]
 8007aa8:	f7ff faa7 	bl	8006ffa <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007aac:	bf00      	nop
 8007aae:	3710      	adds	r7, #16
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}

08007ab4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b084      	sub	sp, #16
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac0:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 0320 	and.w	r3, r3, #32
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d11e      	bne.n	8007b0e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	68fa      	ldr	r2, [r7, #12]
 8007ade:	6812      	ldr	r2, [r2, #0]
 8007ae0:	6812      	ldr	r2, [r2, #0]
 8007ae2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007ae6:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	68fa      	ldr	r2, [r7, #12]
 8007aee:	6812      	ldr	r2, [r2, #0]
 8007af0:	6892      	ldr	r2, [r2, #8]
 8007af2:	f022 0201 	bic.w	r2, r2, #1
 8007af6:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	6812      	ldr	r2, [r2, #0]
 8007b00:	6892      	ldr	r2, [r2, #8]
 8007b02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b06:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2220      	movs	r2, #32
 8007b0c:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8007b0e:	68f8      	ldr	r0, [r7, #12]
 8007b10:	f7ff fa7c 	bl	800700c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b14:	bf00      	nop
 8007b16:	3710      	adds	r7, #16
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b084      	sub	sp, #16
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b28:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8007b2a:	68f8      	ldr	r0, [r7, #12]
 8007b2c:	f7ff fa77 	bl	800701e <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b30:	bf00      	nop
 8007b32:	3710      	adds	r7, #16
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}

08007b38 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b086      	sub	sp, #24
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b44:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b4a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b50:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b5c:	2b80      	cmp	r3, #128	; 0x80
 8007b5e:	d109      	bne.n	8007b74 <UART_DMAError+0x3c>
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	2b21      	cmp	r3, #33	; 0x21
 8007b64:	d106      	bne.n	8007b74 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	2200      	movs	r2, #0
 8007b6a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8007b6e:	6978      	ldr	r0, [r7, #20]
 8007b70:	f7ff ff35 	bl	80079de <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b7e:	2b40      	cmp	r3, #64	; 0x40
 8007b80:	d109      	bne.n	8007b96 <UART_DMAError+0x5e>
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2b22      	cmp	r3, #34	; 0x22
 8007b86:	d106      	bne.n	8007b96 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8007b90:	6978      	ldr	r0, [r7, #20]
 8007b92:	f7ff ff38 	bl	8007a06 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007b9a:	f043 0210 	orr.w	r2, r3, #16
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ba2:	6978      	ldr	r0, [r7, #20]
 8007ba4:	f7ff fa44 	bl	8007030 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ba8:	bf00      	nop
 8007baa:	3718      	adds	r7, #24
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}

08007bb0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bbc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007bce:	68f8      	ldr	r0, [r7, #12]
 8007bd0:	f7ff fa2e 	bl	8007030 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bd4:	bf00      	nop
 8007bd6:	3710      	adds	r7, #16
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b084      	sub	sp, #16
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007be8:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2220      	movs	r2, #32
 8007bf6:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 8007bf8:	68f8      	ldr	r0, [r7, #12]
 8007bfa:	f7ff fa22 	bl	8007042 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bfe:	bf00      	nop
 8007c00:	3710      	adds	r7, #16
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}

08007c06 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c06:	b580      	push	{r7, lr}
 8007c08:	b082      	sub	sp, #8
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	687a      	ldr	r2, [r7, #4]
 8007c14:	6812      	ldr	r2, [r2, #0]
 8007c16:	6812      	ldr	r2, [r2, #0]
 8007c18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c1c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2220      	movs	r2, #32
 8007c22:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f7ff f9dc 	bl	8006fe8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c30:	bf00      	nop
 8007c32:	3708      	adds	r7, #8
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}

08007c38 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b083      	sub	sp, #12
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007c40:	bf00      	nop
 8007c42:	370c      	adds	r7, #12
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bc80      	pop	{r7}
 8007c48:	4770      	bx	lr
	...

08007c4c <Init_Flash_Chips>:
 *
 * @return: HA_StatusTypeDef - Status of function
 */

HAL_StatusTypeDef Init_Flash_Chips(uint8_t* chipstatus)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
	//control Pin init
	MX_GPIO_Init();
 8007c54:	f000 fb1e 	bl	8008294 <MX_GPIO_Init>
	//SPI int
	if(MX_SPI_Init(SPI2,&hspi2)		!= HAL_OK) return HAL_ERROR;
 8007c58:	4915      	ldr	r1, [pc, #84]	; (8007cb0 <Init_Flash_Chips+0x64>)
 8007c5a:	4816      	ldr	r0, [pc, #88]	; (8007cb4 <Init_Flash_Chips+0x68>)
 8007c5c:	f000 fada 	bl	8008214 <MX_SPI_Init>
 8007c60:	4603      	mov	r3, r0
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d001      	beq.n	8007c6a <Init_Flash_Chips+0x1e>
 8007c66:	2301      	movs	r3, #1
 8007c68:	e01d      	b.n	8007ca6 <Init_Flash_Chips+0x5a>
	//check the status of each chip
	for (int chipnumber = 1; chipnumber < 5; ++chipnumber)
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	60fb      	str	r3, [r7, #12]
 8007c6e:	e016      	b.n	8007c9e <Init_Flash_Chips+0x52>
	{
		if(FLASH_Is_Online(chipnumber))
 8007c70:	68f8      	ldr	r0, [r7, #12]
 8007c72:	f000 f843 	bl	8007cfc <FLASH_Is_Online>
 8007c76:	4603      	mov	r3, r0
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d00d      	beq.n	8007c98 <Init_Flash_Chips+0x4c>
		{
			//set bit at position to show chip is online
			*chipstatus |=0b1<<(chipnumber-1);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	781b      	ldrb	r3, [r3, #0]
 8007c80:	b25a      	sxtb	r2, r3
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	3b01      	subs	r3, #1
 8007c86:	2101      	movs	r1, #1
 8007c88:	fa01 f303 	lsl.w	r3, r1, r3
 8007c8c:	b25b      	sxtb	r3, r3
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	b25b      	sxtb	r3, r3
 8007c92:	b2da      	uxtb	r2, r3
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	701a      	strb	r2, [r3, #0]
	for (int chipnumber = 1; chipnumber < 5; ++chipnumber)
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	60fb      	str	r3, [r7, #12]
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2b04      	cmp	r3, #4
 8007ca2:	dde5      	ble.n	8007c70 <Init_Flash_Chips+0x24>
		}

	}
	return HAL_OK;
 8007ca4:	2300      	movs	r3, #0
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3710      	adds	r7, #16
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	2000097c 	.word	0x2000097c
 8007cb4:	40003800 	.word	0x40003800

08007cb8 <FLASH_Get_ID>:
}
/*
 * @Description: Reads the Chip ID
 */
void FLASH_Get_ID(int ChipNumber,uint8_t* id)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	6039      	str	r1, [r7, #0]

	uint8_t cmd = 0x9F;
 8007cc2:	239f      	movs	r3, #159	; 0x9f
 8007cc4:	73fb      	strb	r3, [r7, #15]
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8007cc6:	2100      	movs	r1, #0
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f000 f83d 	bl	8007d48 <FLASH_ChipSelect_setState>
	HAL_SPI_Transmit(&hspi2,&cmd,1,100);
 8007cce:	f107 010f 	add.w	r1, r7, #15
 8007cd2:	2364      	movs	r3, #100	; 0x64
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	4808      	ldr	r0, [pc, #32]	; (8007cf8 <FLASH_Get_ID+0x40>)
 8007cd8:	f7fc f929 	bl	8003f2e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,id,5,100);
 8007cdc:	2364      	movs	r3, #100	; 0x64
 8007cde:	2205      	movs	r2, #5
 8007ce0:	6839      	ldr	r1, [r7, #0]
 8007ce2:	4805      	ldr	r0, [pc, #20]	; (8007cf8 <FLASH_Get_ID+0x40>)
 8007ce4:	f7fc fa87 	bl	80041f6 <HAL_SPI_Receive>
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8007ce8:	2101      	movs	r1, #1
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 f82c 	bl	8007d48 <FLASH_ChipSelect_setState>
}
 8007cf0:	bf00      	nop
 8007cf2:	3710      	adds	r7, #16
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}
 8007cf8:	2000097c 	.word	0x2000097c

08007cfc <FLASH_Is_Online>:
 * Byte 4 = 0x00
 * If the sequence is not valid, the function returns a 0 otherwise, the function
 * returns a 1
 */
uint8_t FLASH_Is_Online(int ChipNumber)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b084      	sub	sp, #16
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
	uint8_t id[5] = {0};
 8007d04:	f107 0308 	add.w	r3, r7, #8
 8007d08:	2200      	movs	r2, #0
 8007d0a:	601a      	str	r2, [r3, #0]
 8007d0c:	711a      	strb	r2, [r3, #4]
	FLASH_Get_ID(ChipNumber,id);
 8007d0e:	f107 0308 	add.w	r3, r7, #8
 8007d12:	4619      	mov	r1, r3
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f7ff ffcf 	bl	8007cb8 <FLASH_Get_ID>
	return (id[0] == 0x1f)&&(id[1] == 0x28)&&(id[2] == 0)&&(id[3] == 1)&&(id[4] == 0);
 8007d1a:	7a3b      	ldrb	r3, [r7, #8]
 8007d1c:	2b1f      	cmp	r3, #31
 8007d1e:	d10d      	bne.n	8007d3c <FLASH_Is_Online+0x40>
 8007d20:	7a7b      	ldrb	r3, [r7, #9]
 8007d22:	2b28      	cmp	r3, #40	; 0x28
 8007d24:	d10a      	bne.n	8007d3c <FLASH_Is_Online+0x40>
 8007d26:	7abb      	ldrb	r3, [r7, #10]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d107      	bne.n	8007d3c <FLASH_Is_Online+0x40>
 8007d2c:	7afb      	ldrb	r3, [r7, #11]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d104      	bne.n	8007d3c <FLASH_Is_Online+0x40>
 8007d32:	7b3b      	ldrb	r3, [r7, #12]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d101      	bne.n	8007d3c <FLASH_Is_Online+0x40>
 8007d38:	2301      	movs	r3, #1
 8007d3a:	e000      	b.n	8007d3e <FLASH_Is_Online+0x42>
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	b2db      	uxtb	r3, r3

}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3710      	adds	r7, #16
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}

08007d48 <FLASH_ChipSelect_setState>:
  * If more chips are added this function needs to be expanded to include
  * those chips. Just Copy one of cases and change the GPIO settings to
  * match the GPIO pin and port used for the new chip.
  */
void FLASH_ChipSelect_setState(int ChipNumber, CS_State_t state)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b082      	sub	sp, #8
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
 8007d50:	460b      	mov	r3, r1
 8007d52:	70fb      	strb	r3, [r7, #3]
	/*If more Dataflash chips are added
	 * this needs to be expanded to include their respective NSS pins*/
	switch (ChipNumber)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	3b01      	subs	r3, #1
 8007d58:	2b03      	cmp	r3, #3
 8007d5a:	d828      	bhi.n	8007dae <FLASH_ChipSelect_setState+0x66>
 8007d5c:	a201      	add	r2, pc, #4	; (adr r2, 8007d64 <FLASH_ChipSelect_setState+0x1c>)
 8007d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d62:	bf00      	nop
 8007d64:	08007d75 	.word	0x08007d75
 8007d68:	08007d83 	.word	0x08007d83
 8007d6c:	08007d91 	.word	0x08007d91
 8007d70:	08007d9f 	.word	0x08007d9f
	{
		case 1:
	    	HAL_GPIO_WritePin(GPIO_CHIP_1_CS_PORT, GPIO_CHIP_1_CS, state);
 8007d74:	78fb      	ldrb	r3, [r7, #3]
 8007d76:	461a      	mov	r2, r3
 8007d78:	2101      	movs	r1, #1
 8007d7a:	480f      	ldr	r0, [pc, #60]	; (8007db8 <FLASH_ChipSelect_setState+0x70>)
 8007d7c:	f7fa f92c 	bl	8001fd8 <HAL_GPIO_WritePin>
	      break;
 8007d80:	e015      	b.n	8007dae <FLASH_ChipSelect_setState+0x66>
	    case 2:
	    	HAL_GPIO_WritePin(GPIO_CHIP_2_CS_PORT, GPIO_CHIP_2_CS, state);
 8007d82:	78fb      	ldrb	r3, [r7, #3]
 8007d84:	461a      	mov	r2, r3
 8007d86:	2102      	movs	r1, #2
 8007d88:	480b      	ldr	r0, [pc, #44]	; (8007db8 <FLASH_ChipSelect_setState+0x70>)
 8007d8a:	f7fa f925 	bl	8001fd8 <HAL_GPIO_WritePin>
	      break;
 8007d8e:	e00e      	b.n	8007dae <FLASH_ChipSelect_setState+0x66>
	    case 3:
	    	HAL_GPIO_WritePin(GPIO_CHIP_3_CS_PORT, GPIO_CHIP_3_CS, state);
 8007d90:	78fb      	ldrb	r3, [r7, #3]
 8007d92:	461a      	mov	r2, r3
 8007d94:	2101      	movs	r1, #1
 8007d96:	4809      	ldr	r0, [pc, #36]	; (8007dbc <FLASH_ChipSelect_setState+0x74>)
 8007d98:	f7fa f91e 	bl	8001fd8 <HAL_GPIO_WritePin>
	      break;
 8007d9c:	e007      	b.n	8007dae <FLASH_ChipSelect_setState+0x66>
	    case 4:
	    	HAL_GPIO_WritePin(GPIO_CHIP_4_CS_PORT, GPIO_CHIP_4_CS, state);
 8007d9e:	78fb      	ldrb	r3, [r7, #3]
 8007da0:	461a      	mov	r2, r3
 8007da2:	2110      	movs	r1, #16
 8007da4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007da8:	f7fa f916 	bl	8001fd8 <HAL_GPIO_WritePin>
	      break;
 8007dac:	bf00      	nop
	}
}
 8007dae:	bf00      	nop
 8007db0:	3708      	adds	r7, #8
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
 8007db6:	bf00      	nop
 8007db8:	48000800 	.word	0x48000800
 8007dbc:	48000400 	.word	0x48000400

08007dc0 <FLASH_GetStatusRegister>:
  * 					  	Bit 5 of Byte 2			-> EPE bit (1 if Erase/Program Error occured in latest ERASE/WRITE operation)
  * 					  	See DataSheet for more information (Page 28-29)
  * 					  	Returns a pointer to FLASH_STATUS_REGISTER
  */
uint8_t* FLASH_GetStatusRegister(int ChipNumber)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b084      	sub	sp, #16
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[1] = {0xD7};
 8007dc8:	23d7      	movs	r3, #215	; 0xd7
 8007dca:	733b      	strb	r3, [r7, #12]

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8007dcc:	2100      	movs	r1, #0
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f7ff ffba 	bl	8007d48 <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 1, 100);
 8007dd4:	f107 010c 	add.w	r1, r7, #12
 8007dd8:	2364      	movs	r3, #100	; 0x64
 8007dda:	2201      	movs	r2, #1
 8007ddc:	4808      	ldr	r0, [pc, #32]	; (8007e00 <FLASH_GetStatusRegister+0x40>)
 8007dde:	f7fc f8a6 	bl	8003f2e <HAL_SPI_Transmit>

	//Update Register
	HAL_SPI_Receive(&hspi2, FLASH_STATUS_REGISTER, 2, 100);
 8007de2:	2364      	movs	r3, #100	; 0x64
 8007de4:	2202      	movs	r2, #2
 8007de6:	4907      	ldr	r1, [pc, #28]	; (8007e04 <FLASH_GetStatusRegister+0x44>)
 8007de8:	4805      	ldr	r0, [pc, #20]	; (8007e00 <FLASH_GetStatusRegister+0x40>)
 8007dea:	f7fc fa04 	bl	80041f6 <HAL_SPI_Receive>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8007dee:	2101      	movs	r1, #1
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f7ff ffa9 	bl	8007d48 <FLASH_ChipSelect_setState>

	//Return pointer to FLASH_STATUS_REGISTER
	return FLASH_STATUS_REGISTER;
 8007df6:	4b03      	ldr	r3, [pc, #12]	; (8007e04 <FLASH_GetStatusRegister+0x44>)
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	3710      	adds	r7, #16
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}
 8007e00:	2000097c 	.word	0x2000097c
 8007e04:	200006ec 	.word	0x200006ec

08007e08 <FLASH_Delay>:
/**
  * @DESCRIPTION Constantly calls 1ms delay if the selected chip is bust with an operation
  * This is called in most functions in this library already to ensure no data corruption occurs.
  */
void FLASH_Delay(int ChipNumber)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b082      	sub	sp, #8
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]

	FLASH_GetStatusRegister(ChipNumber); 					//Sets FLASH_STATUS_REGISTER
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f7ff ffd5 	bl	8007dc0 <FLASH_GetStatusRegister>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);	//Turns off OnBoard LED for visual display
 8007e16:	2200      	movs	r2, #0
 8007e18:	2120      	movs	r1, #32
 8007e1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007e1e:	f7fa f8db 	bl	8001fd8 <HAL_GPIO_WritePin>
	while((FLASH_STATUS_REGISTER[0])<128){					//Checks if RDY bit is off
 8007e22:	e005      	b.n	8007e30 <FLASH_Delay+0x28>
		FLASH_GetStatusRegister(ChipNumber);				//Sets FLASH_STATUS_REGISTER for next iteration
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f7ff ffcb 	bl	8007dc0 <FLASH_GetStatusRegister>
		HAL_Delay(1);										//1ms Delay while not RDY
 8007e2a:	2001      	movs	r0, #1
 8007e2c:	f7f9 f936 	bl	800109c <HAL_Delay>
	while((FLASH_STATUS_REGISTER[0])<128){					//Checks if RDY bit is off
 8007e30:	4b07      	ldr	r3, [pc, #28]	; (8007e50 <FLASH_Delay+0x48>)
 8007e32:	781b      	ldrb	r3, [r3, #0]
 8007e34:	b25b      	sxtb	r3, r3
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	daf4      	bge.n	8007e24 <FLASH_Delay+0x1c>
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);		//Turns on OnBoard LED to show Delay is finished
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	2120      	movs	r1, #32
 8007e3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007e42:	f7fa f8c9 	bl	8001fd8 <HAL_GPIO_WritePin>
}
 8007e46:	bf00      	nop
 8007e48:	3708      	adds	r7, #8
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop
 8007e50:	200006ec 	.word	0x200006ec

08007e54 <Data_rx>:
  * @DESCRIPTION Returns a pointer to the 264 or 256 Byte buffer depending on current page size.
  * Called in READ functions. The Page size int is changed automatically by
  * FLASH_CONFIG_PageSize(). Static function and so is "hidden" from outside use.
  */
static uint8_t* Data_rx()
{
 8007e54:	b480      	push	{r7}
 8007e56:	af00      	add	r7, sp, #0
	if (_264or256 == 256){ 	//Checks if Page size is 256
 8007e58:	4b05      	ldr	r3, [pc, #20]	; (8007e70 <Data_rx+0x1c>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e60:	d101      	bne.n	8007e66 <Data_rx+0x12>
		return Data_r256;	//Returns the 256 Byte buffer
 8007e62:	4b04      	ldr	r3, [pc, #16]	; (8007e74 <Data_rx+0x20>)
 8007e64:	e000      	b.n	8007e68 <Data_rx+0x14>
	} else
	{
		return Data_r264;	//Returns the 264 Byte buffer
 8007e66:	4b04      	ldr	r3, [pc, #16]	; (8007e78 <Data_rx+0x24>)
	}
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bc80      	pop	{r7}
 8007e6e:	4770      	bx	lr
 8007e70:	20000008 	.word	0x20000008
 8007e74:	200006f0 	.word	0x200006f0
 8007e78:	200007f0 	.word	0x200007f0

08007e7c <FLASH_SetAddress>:
  * is Most Significant Byte of the address and the last element is the Least Significant byte of the
  * address. Recommended to set the current address to {0x00, 0x00, 0x00} and then use FLASH_IncAddress
  * function to handle addressing of the chip.
  */
void FLASH_SetAddress(uint8_t MSB,uint8_t MID,uint8_t LSB)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	4603      	mov	r3, r0
 8007e84:	71fb      	strb	r3, [r7, #7]
 8007e86:	460b      	mov	r3, r1
 8007e88:	71bb      	strb	r3, [r7, #6]
 8007e8a:	4613      	mov	r3, r2
 8007e8c:	717b      	strb	r3, [r7, #5]
	Current_Address[0] = MSB;	//Sets the Most Significant Byte of Address
 8007e8e:	4a07      	ldr	r2, [pc, #28]	; (8007eac <FLASH_SetAddress+0x30>)
 8007e90:	79fb      	ldrb	r3, [r7, #7]
 8007e92:	7013      	strb	r3, [r2, #0]
	Current_Address[1] = MID;	//Sets the Middle Byte of Address
 8007e94:	4a05      	ldr	r2, [pc, #20]	; (8007eac <FLASH_SetAddress+0x30>)
 8007e96:	79bb      	ldrb	r3, [r7, #6]
 8007e98:	7053      	strb	r3, [r2, #1]
	Current_Address[2] = LSB;	//Sets the Least Significant Byte of Address
 8007e9a:	4a04      	ldr	r2, [pc, #16]	; (8007eac <FLASH_SetAddress+0x30>)
 8007e9c:	797b      	ldrb	r3, [r7, #5]
 8007e9e:	7093      	strb	r3, [r2, #2]
}
 8007ea0:	bf00      	nop
 8007ea2:	370c      	adds	r7, #12
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bc80      	pop	{r7}
 8007ea8:	4770      	bx	lr
 8007eaa:	bf00      	nop
 8007eac:	200006e8 	.word	0x200006e8

08007eb0 <FLASH_IncAddress>:
  * address. Recommended to be used after a FLASH READ, WRITE or ERASE operation.
  * E.g. if 256 Bytes is written to the chip then call FLASH_IncAddres(256) to move to the next empty
  * address.
  */
void FLASH_IncAddress(int size)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b085      	sub	sp, #20
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
	int address = (Current_Address[0]<<16)+(Current_Address[1]<<8)+(Current_Address[2]); //Turns array into 24 bit int
 8007eb8:	4b16      	ldr	r3, [pc, #88]	; (8007f14 <FLASH_IncAddress+0x64>)
 8007eba:	781b      	ldrb	r3, [r3, #0]
 8007ebc:	041a      	lsls	r2, r3, #16
 8007ebe:	4b15      	ldr	r3, [pc, #84]	; (8007f14 <FLASH_IncAddress+0x64>)
 8007ec0:	785b      	ldrb	r3, [r3, #1]
 8007ec2:	021b      	lsls	r3, r3, #8
 8007ec4:	4413      	add	r3, r2
 8007ec6:	4a13      	ldr	r2, [pc, #76]	; (8007f14 <FLASH_IncAddress+0x64>)
 8007ec8:	7892      	ldrb	r2, [r2, #2]
 8007eca:	4413      	add	r3, r2
 8007ecc:	60bb      	str	r3, [r7, #8]
	int new_address = address + size; //Increments address by number of bytes entered
 8007ece:	68ba      	ldr	r2, [r7, #8]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	60fb      	str	r3, [r7, #12]
	if (new_address >= FLASH_MAX_ADDRESS)	//Checks if  Address has gone over MAX_ADDRESS
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	4a0f      	ldr	r2, [pc, #60]	; (8007f18 <FLASH_IncAddress+0x68>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	dd06      	ble.n	8007eec <FLASH_IncAddress+0x3c>
	{
		new_address = new_address - FLASH_MAX_ADDRESS;	//Sets the new address to however much it went over by
 8007ede:	68fa      	ldr	r2, [r7, #12]
 8007ee0:	4b0e      	ldr	r3, [pc, #56]	; (8007f1c <FLASH_IncAddress+0x6c>)
 8007ee2:	4413      	add	r3, r2
 8007ee4:	60fb      	str	r3, [r7, #12]
		FLASH_MAX_ADDRESS_FLAG = 1;						//Sets the address flag to tell user that the MAX_ADDRESS has been passed and data overwrite is possible
 8007ee6:	4b0e      	ldr	r3, [pc, #56]	; (8007f20 <FLASH_IncAddress+0x70>)
 8007ee8:	2201      	movs	r2, #1
 8007eea:	601a      	str	r2, [r3, #0]
	}
	Current_Address[0] = (new_address&BYTE_Mask_MSB)>>16; //Reconstructs Address Array
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	141b      	asrs	r3, r3, #16
 8007ef0:	b2da      	uxtb	r2, r3
 8007ef2:	4b08      	ldr	r3, [pc, #32]	; (8007f14 <FLASH_IncAddress+0x64>)
 8007ef4:	701a      	strb	r2, [r3, #0]
	Current_Address[1] = (new_address&BYTE_Mask_MID)>>8;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	121b      	asrs	r3, r3, #8
 8007efa:	b2da      	uxtb	r2, r3
 8007efc:	4b05      	ldr	r3, [pc, #20]	; (8007f14 <FLASH_IncAddress+0x64>)
 8007efe:	705a      	strb	r2, [r3, #1]
	Current_Address[2] = (new_address&BYTE_Mask_LSB);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	b2da      	uxtb	r2, r3
 8007f04:	4b03      	ldr	r3, [pc, #12]	; (8007f14 <FLASH_IncAddress+0x64>)
 8007f06:	709a      	strb	r2, [r3, #2]
}
 8007f08:	bf00      	nop
 8007f0a:	3714      	adds	r7, #20
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bc80      	pop	{r7}
 8007f10:	4770      	bx	lr
 8007f12:	bf00      	nop
 8007f14:	200006e8 	.word	0x200006e8
 8007f18:	007ffffe 	.word	0x007ffffe
 8007f1c:	ff800001 	.word	0xff800001
 8007f20:	200008f8 	.word	0x200008f8

08007f24 <FLASH_GetAddress>:

/**
  * @DESCRIPTION Returns a pointer to Current_Address array
  */
int FLASH_GetAddress()
{
 8007f24:	b480      	push	{r7}
 8007f26:	af00      	add	r7, sp, #0
	return (Current_Address[0]<<16)+(Current_Address[1]<<8)+(Current_Address[2]); //Return current Address as 24bit int
 8007f28:	4b06      	ldr	r3, [pc, #24]	; (8007f44 <FLASH_GetAddress+0x20>)
 8007f2a:	781b      	ldrb	r3, [r3, #0]
 8007f2c:	041a      	lsls	r2, r3, #16
 8007f2e:	4b05      	ldr	r3, [pc, #20]	; (8007f44 <FLASH_GetAddress+0x20>)
 8007f30:	785b      	ldrb	r3, [r3, #1]
 8007f32:	021b      	lsls	r3, r3, #8
 8007f34:	4413      	add	r3, r2
 8007f36:	4a03      	ldr	r2, [pc, #12]	; (8007f44 <FLASH_GetAddress+0x20>)
 8007f38:	7892      	ldrb	r2, [r2, #2]
 8007f3a:	4413      	add	r3, r2
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bc80      	pop	{r7}
 8007f42:	4770      	bx	lr
 8007f44:	200006e8 	.word	0x200006e8

08007f48 <FLASH_Is_Available>:
  * 		     MAX FLAG has been raised or if the current amount of data results in the
  * 		     max flag being raised. 0 means unavailable, 1 means available
  *
  */
uint8_t FLASH_Is_Available(uint8_t chipnumber,int datasize)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b084      	sub	sp, #16
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	4603      	mov	r3, r0
 8007f50:	6039      	str	r1, [r7, #0]
 8007f52:	71fb      	strb	r3, [r7, #7]
	//check to see if chip is already at capacity
	if(FLASH_MAX_ADDRESS_FLAG)
 8007f54:	4b0b      	ldr	r3, [pc, #44]	; (8007f84 <FLASH_Is_Available+0x3c>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d001      	beq.n	8007f60 <FLASH_Is_Available+0x18>
	{
		return 0;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	e00c      	b.n	8007f7a <FLASH_Is_Available+0x32>
	}

	//get the current address and check what the final current address is
	uint32_t address = FLASH_GetAddress() + datasize;
 8007f60:	f7ff ffe0 	bl	8007f24 <FLASH_GetAddress>
 8007f64:	4602      	mov	r2, r0
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	4413      	add	r3, r2
 8007f6a:	60fb      	str	r3, [r7, #12]
	if(address > FLASH_MAX_ADDRESS)
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007f72:	d301      	bcc.n	8007f78 <FLASH_Is_Available+0x30>
	{
		return 0;
 8007f74:	2300      	movs	r3, #0
 8007f76:	e000      	b.n	8007f7a <FLASH_Is_Available+0x32>
	}
	return 1;
 8007f78:	2301      	movs	r3, #1
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3710      	adds	r7, #16
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
 8007f82:	bf00      	nop
 8007f84:	200008f8 	.word	0x200008f8

08007f88 <FLASH_READ_Page>:
  * @DESCRIPTION READS one page of data from the Current_Address and stores it in uint8_t Data_rx[256].
  * If the next pages needs to READ then call FLASH_IncAddres(256 or 264) and then FLASH_READ_Page() again.
  * The data in Data_rx will be replaced with the new page data. Returns pointer to correct buffer.
  */
uint8_t* FLASH_READ_Page(int ChipNumber)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b084      	sub	sp, #16
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[8] = {0xD2, Current_Address[0], Current_Address[1], Current_Address[2], DUMMYBYTE, DUMMYBYTE, DUMMYBYTE, DUMMYBYTE};
 8007f90:	23d2      	movs	r3, #210	; 0xd2
 8007f92:	723b      	strb	r3, [r7, #8]
 8007f94:	4b1a      	ldr	r3, [pc, #104]	; (8008000 <FLASH_READ_Page+0x78>)
 8007f96:	781b      	ldrb	r3, [r3, #0]
 8007f98:	727b      	strb	r3, [r7, #9]
 8007f9a:	4b19      	ldr	r3, [pc, #100]	; (8008000 <FLASH_READ_Page+0x78>)
 8007f9c:	785b      	ldrb	r3, [r3, #1]
 8007f9e:	72bb      	strb	r3, [r7, #10]
 8007fa0:	4b17      	ldr	r3, [pc, #92]	; (8008000 <FLASH_READ_Page+0x78>)
 8007fa2:	789b      	ldrb	r3, [r3, #2]
 8007fa4:	72fb      	strb	r3, [r7, #11]
 8007fa6:	23ff      	movs	r3, #255	; 0xff
 8007fa8:	733b      	strb	r3, [r7, #12]
 8007faa:	23ff      	movs	r3, #255	; 0xff
 8007fac:	737b      	strb	r3, [r7, #13]
 8007fae:	23ff      	movs	r3, #255	; 0xff
 8007fb0:	73bb      	strb	r3, [r7, #14]
 8007fb2:	23ff      	movs	r3, #255	; 0xff
 8007fb4:	73fb      	strb	r3, [r7, #15]

	//Delay function if chip is busy
	FLASH_Delay(ChipNumber);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f7ff ff26 	bl	8007e08 <FLASH_Delay>

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8007fbc:	2100      	movs	r1, #0
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f7ff fec2 	bl	8007d48 <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 8, 800);
 8007fc4:	f107 0108 	add.w	r1, r7, #8
 8007fc8:	f44f 7348 	mov.w	r3, #800	; 0x320
 8007fcc:	2208      	movs	r2, #8
 8007fce:	480d      	ldr	r0, [pc, #52]	; (8008004 <FLASH_READ_Page+0x7c>)
 8007fd0:	f7fb ffad 	bl	8003f2e <HAL_SPI_Transmit>

	//Update Read Buffer
	HAL_SPI_Receive(&hspi2, Data_rx(), _264or256, HAL_MAX_DELAY);
 8007fd4:	f7ff ff3e 	bl	8007e54 <Data_rx>
 8007fd8:	4601      	mov	r1, r0
 8007fda:	4b0b      	ldr	r3, [pc, #44]	; (8008008 <FLASH_READ_Page+0x80>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	b29a      	uxth	r2, r3
 8007fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8007fe4:	4807      	ldr	r0, [pc, #28]	; (8008004 <FLASH_READ_Page+0x7c>)
 8007fe6:	f7fc f906 	bl	80041f6 <HAL_SPI_Receive>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8007fea:	2101      	movs	r1, #1
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f7ff feab 	bl	8007d48 <FLASH_ChipSelect_setState>

	//Return pointer to array using Data_rx() to return correctly sized buffer
	return Data_rx();
 8007ff2:	f7ff ff2f 	bl	8007e54 <Data_rx>
 8007ff6:	4603      	mov	r3, r0
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3710      	adds	r7, #16
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}
 8008000:	200006e8 	.word	0x200006e8
 8008004:	2000097c 	.word	0x2000097c
 8008008:	20000008 	.word	0x20000008

0800800c <FLASH_READ_BufferHF>:
/**
  * @DESCRIPTION READS one page of data from a buffer of the users choice.
  * HF in function name signifies High Frequency read and supports a SCK of 50 - 85 MHz
  */
uint8_t* FLASH_READ_BufferHF(int ChipNumber, int BUFFERx)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
 8008014:	6039      	str	r1, [r7, #0]
	//Define Command to be transmitted
	uint8_t OpCode;
	if (BUFFERx == BUFFER1){
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	2b01      	cmp	r3, #1
 800801a:	d102      	bne.n	8008022 <FLASH_READ_BufferHF+0x16>
		OpCode = 0xD4;
 800801c:	23d4      	movs	r3, #212	; 0xd4
 800801e:	73fb      	strb	r3, [r7, #15]
 8008020:	e004      	b.n	800802c <FLASH_READ_BufferHF+0x20>
	} else if (BUFFERx == BUFFER2){
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	2b02      	cmp	r3, #2
 8008026:	d101      	bne.n	800802c <FLASH_READ_BufferHF+0x20>
		OpCode = 0xD6;
 8008028:	23d6      	movs	r3, #214	; 0xd6
 800802a:	73fb      	strb	r3, [r7, #15]
	}
	uint8_t AddressByte = 0x00;
 800802c:	2300      	movs	r3, #0
 800802e:	73bb      	strb	r3, [r7, #14]
	uint8_t command[5] = {OpCode, DUMMYBYTE, DUMMYBYTE, AddressByte, DUMMYBYTE};
 8008030:	7bfb      	ldrb	r3, [r7, #15]
 8008032:	723b      	strb	r3, [r7, #8]
 8008034:	23ff      	movs	r3, #255	; 0xff
 8008036:	727b      	strb	r3, [r7, #9]
 8008038:	23ff      	movs	r3, #255	; 0xff
 800803a:	72bb      	strb	r3, [r7, #10]
 800803c:	7bbb      	ldrb	r3, [r7, #14]
 800803e:	72fb      	strb	r3, [r7, #11]
 8008040:	23ff      	movs	r3, #255	; 0xff
 8008042:	733b      	strb	r3, [r7, #12]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f7ff fedf 	bl	8007e08 <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 800804a:	2100      	movs	r1, #0
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f7ff fe7b 	bl	8007d48 <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 5, 500);
 8008052:	f107 0108 	add.w	r1, r7, #8
 8008056:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800805a:	2205      	movs	r2, #5
 800805c:	480c      	ldr	r0, [pc, #48]	; (8008090 <FLASH_READ_BufferHF+0x84>)
 800805e:	f7fb ff66 	bl	8003f2e <HAL_SPI_Transmit>

	//Receive Data
	HAL_SPI_Receive(&hspi2, Data_rx(), _264or256, HAL_MAX_DELAY);
 8008062:	f7ff fef7 	bl	8007e54 <Data_rx>
 8008066:	4601      	mov	r1, r0
 8008068:	4b0a      	ldr	r3, [pc, #40]	; (8008094 <FLASH_READ_BufferHF+0x88>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	b29a      	uxth	r2, r3
 800806e:	f04f 33ff 	mov.w	r3, #4294967295
 8008072:	4807      	ldr	r0, [pc, #28]	; (8008090 <FLASH_READ_BufferHF+0x84>)
 8008074:	f7fc f8bf 	bl	80041f6 <HAL_SPI_Receive>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber, CS_CLOSED);
 8008078:	2101      	movs	r1, #1
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f7ff fe64 	bl	8007d48 <FLASH_ChipSelect_setState>

	//Return Correctly sized buffer using Data_rx()
	return Data_rx();
 8008080:	f7ff fee8 	bl	8007e54 <Data_rx>
 8008084:	4603      	mov	r3, r0
}
 8008086:	4618      	mov	r0, r3
 8008088:	3710      	adds	r7, #16
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	2000097c 	.word	0x2000097c
 8008094:	20000008 	.word	0x20000008

08008098 <FLASH_WRITE_ReadModifyWrite>:
  * @DESCRIPTION WRITES a variable number of bytes through a buffer of the users choice.
  * This function takes in data in the form of a uint8_t array. The size of array needs to be specified
  * and passed into the function.
  */
int FLASH_WRITE_ReadModifyWrite(int ChipNumber, int BUFFERx, uint8_t* Data, int size)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b086      	sub	sp, #24
 800809c:	af00      	add	r7, sp, #0
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	60b9      	str	r1, [r7, #8]
 80080a2:	607a      	str	r2, [r7, #4]
 80080a4:	603b      	str	r3, [r7, #0]
	//Define Command to be transmitted
	uint8_t OpCode;
	if (BUFFERx == BUFFER1){
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d102      	bne.n	80080b2 <FLASH_WRITE_ReadModifyWrite+0x1a>
		OpCode = 0x58;
 80080ac:	2358      	movs	r3, #88	; 0x58
 80080ae:	75fb      	strb	r3, [r7, #23]
 80080b0:	e004      	b.n	80080bc <FLASH_WRITE_ReadModifyWrite+0x24>
	} else if (BUFFERx == BUFFER2){
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	2b02      	cmp	r3, #2
 80080b6:	d101      	bne.n	80080bc <FLASH_WRITE_ReadModifyWrite+0x24>
		OpCode = 0x59;
 80080b8:	2359      	movs	r3, #89	; 0x59
 80080ba:	75fb      	strb	r3, [r7, #23]
	}
	uint8_t command[4] = {OpCode, Current_Address[0], Current_Address[1], Current_Address[2]};
 80080bc:	7dfb      	ldrb	r3, [r7, #23]
 80080be:	743b      	strb	r3, [r7, #16]
 80080c0:	4b15      	ldr	r3, [pc, #84]	; (8008118 <FLASH_WRITE_ReadModifyWrite+0x80>)
 80080c2:	781b      	ldrb	r3, [r3, #0]
 80080c4:	747b      	strb	r3, [r7, #17]
 80080c6:	4b14      	ldr	r3, [pc, #80]	; (8008118 <FLASH_WRITE_ReadModifyWrite+0x80>)
 80080c8:	785b      	ldrb	r3, [r3, #1]
 80080ca:	74bb      	strb	r3, [r7, #18]
 80080cc:	4b12      	ldr	r3, [pc, #72]	; (8008118 <FLASH_WRITE_ReadModifyWrite+0x80>)
 80080ce:	789b      	ldrb	r3, [r3, #2]
 80080d0:	74fb      	strb	r3, [r7, #19]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 80080d2:	68f8      	ldr	r0, [r7, #12]
 80080d4:	f7ff fe98 	bl	8007e08 <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80080d8:	2100      	movs	r1, #0
 80080da:	68f8      	ldr	r0, [r7, #12]
 80080dc:	f7ff fe34 	bl	8007d48 <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 4, 400);
 80080e0:	f107 0110 	add.w	r1, r7, #16
 80080e4:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80080e8:	2204      	movs	r2, #4
 80080ea:	480c      	ldr	r0, [pc, #48]	; (800811c <FLASH_WRITE_ReadModifyWrite+0x84>)
 80080ec:	f7fb ff1f 	bl	8003f2e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, Data, size, HAL_MAX_DELAY);
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	b29a      	uxth	r2, r3
 80080f4:	f04f 33ff 	mov.w	r3, #4294967295
 80080f8:	6879      	ldr	r1, [r7, #4]
 80080fa:	4808      	ldr	r0, [pc, #32]	; (800811c <FLASH_WRITE_ReadModifyWrite+0x84>)
 80080fc:	f7fb ff17 	bl	8003f2e <HAL_SPI_Transmit>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8008100:	2101      	movs	r1, #1
 8008102:	68f8      	ldr	r0, [r7, #12]
 8008104:	f7ff fe20 	bl	8007d48 <FLASH_ChipSelect_setState>

	//Returns 1 if Write was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 8008108:	68f8      	ldr	r0, [r7, #12]
 800810a:	f000 f86f 	bl	80081ec <FLASH_ADDITIONAL_GetEPEbit>
 800810e:	4603      	mov	r3, r0
}
 8008110:	4618      	mov	r0, r3
 8008112:	3718      	adds	r7, #24
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}
 8008118:	200006e8 	.word	0x200006e8
 800811c:	2000097c 	.word	0x2000097c

08008120 <FLASH_WRITE_PageOrByte_NoErase>:
/**
  * @DESCRIPTION WRITES to a page in main memory through Buffer 1 and can write up to 256 Bytes.
  * The size of the uint8_t data array needs to specified and passed in the function.
  */
int FLASH_WRITE_PageOrByte_NoErase(int ChipNumber,  uint8_t* Data, int size)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b086      	sub	sp, #24
 8008124:	af00      	add	r7, sp, #0
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	607a      	str	r2, [r7, #4]
	//Only writes through buffer 1
	//Define Command to be transmitted
	uint8_t OpCode = 0x02;
 800812c:	2302      	movs	r3, #2
 800812e:	75fb      	strb	r3, [r7, #23]
	uint8_t command[4] = {OpCode, Current_Address[0], Current_Address[1], 0x00};
 8008130:	7dfb      	ldrb	r3, [r7, #23]
 8008132:	743b      	strb	r3, [r7, #16]
 8008134:	4b15      	ldr	r3, [pc, #84]	; (800818c <FLASH_WRITE_PageOrByte_NoErase+0x6c>)
 8008136:	781b      	ldrb	r3, [r3, #0]
 8008138:	747b      	strb	r3, [r7, #17]
 800813a:	4b14      	ldr	r3, [pc, #80]	; (800818c <FLASH_WRITE_PageOrByte_NoErase+0x6c>)
 800813c:	785b      	ldrb	r3, [r3, #1]
 800813e:	74bb      	strb	r3, [r7, #18]
 8008140:	2300      	movs	r3, #0
 8008142:	74fb      	strb	r3, [r7, #19]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 8008144:	68f8      	ldr	r0, [r7, #12]
 8008146:	f7ff fe5f 	bl	8007e08 <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 800814a:	2100      	movs	r1, #0
 800814c:	68f8      	ldr	r0, [r7, #12]
 800814e:	f7ff fdfb 	bl	8007d48 <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 4, 400);
 8008152:	f107 0110 	add.w	r1, r7, #16
 8008156:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800815a:	2204      	movs	r2, #4
 800815c:	480c      	ldr	r0, [pc, #48]	; (8008190 <FLASH_WRITE_PageOrByte_NoErase+0x70>)
 800815e:	f7fb fee6 	bl	8003f2e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, Data, size, HAL_MAX_DELAY);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	b29a      	uxth	r2, r3
 8008166:	f04f 33ff 	mov.w	r3, #4294967295
 800816a:	68b9      	ldr	r1, [r7, #8]
 800816c:	4808      	ldr	r0, [pc, #32]	; (8008190 <FLASH_WRITE_PageOrByte_NoErase+0x70>)
 800816e:	f7fb fede 	bl	8003f2e <HAL_SPI_Transmit>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8008172:	2101      	movs	r1, #1
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f7ff fde7 	bl	8007d48 <FLASH_ChipSelect_setState>

	//Returns 1 if Write was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 800817a:	68f8      	ldr	r0, [r7, #12]
 800817c:	f000 f836 	bl	80081ec <FLASH_ADDITIONAL_GetEPEbit>
 8008180:	4603      	mov	r3, r0
}
 8008182:	4618      	mov	r0, r3
 8008184:	3718      	adds	r7, #24
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}
 800818a:	bf00      	nop
 800818c:	200006e8 	.word	0x200006e8
 8008190:	2000097c 	.word	0x2000097c

08008194 <FLASH_ERASE_Page>:
/**
  * @DESCRIPTION ERASES a page from the currently selected chip at the Current_Address.
  * Default erase value is 1 for each bit. This operation takes approx. 7 - 35ms.
  */
int FLASH_ERASE_Page(int ChipNumber)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b084      	sub	sp, #16
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[4] = {0x81, Current_Address[0], Current_Address[1], DUMMYBYTE};
 800819c:	2381      	movs	r3, #129	; 0x81
 800819e:	733b      	strb	r3, [r7, #12]
 80081a0:	4b10      	ldr	r3, [pc, #64]	; (80081e4 <FLASH_ERASE_Page+0x50>)
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	737b      	strb	r3, [r7, #13]
 80081a6:	4b0f      	ldr	r3, [pc, #60]	; (80081e4 <FLASH_ERASE_Page+0x50>)
 80081a8:	785b      	ldrb	r3, [r3, #1]
 80081aa:	73bb      	strb	r3, [r7, #14]
 80081ac:	23ff      	movs	r3, #255	; 0xff
 80081ae:	73fb      	strb	r3, [r7, #15]

	//Delay function if chip is busy
	FLASH_Delay(ChipNumber);
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f7ff fe29 	bl	8007e08 <FLASH_Delay>

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80081b6:	2100      	movs	r1, #0
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f7ff fdc5 	bl	8007d48 <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 4, 100);
 80081be:	f107 010c 	add.w	r1, r7, #12
 80081c2:	2364      	movs	r3, #100	; 0x64
 80081c4:	2204      	movs	r2, #4
 80081c6:	4808      	ldr	r0, [pc, #32]	; (80081e8 <FLASH_ERASE_Page+0x54>)
 80081c8:	f7fb feb1 	bl	8003f2e <HAL_SPI_Transmit>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 80081cc:	2101      	movs	r1, #1
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f7ff fdba 	bl	8007d48 <FLASH_ChipSelect_setState>

	//Returns 1 if ERASE was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 80081d4:	6878      	ldr	r0, [r7, #4]
 80081d6:	f000 f809 	bl	80081ec <FLASH_ADDITIONAL_GetEPEbit>
 80081da:	4603      	mov	r3, r0
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3710      	adds	r7, #16
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}
 80081e4:	200006e8 	.word	0x200006e8
 80081e8:	2000097c 	.word	0x2000097c

080081ec <FLASH_ADDITIONAL_GetEPEbit>:
	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
}

int FLASH_ADDITIONAL_GetEPEbit(int ChipNumber)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b084      	sub	sp, #16
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
	FLASH_GetStatusRegister(ChipNumber); 			//Update STATUS REGISTER
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f7ff fde3 	bl	8007dc0 <FLASH_GetStatusRegister>
	int EPE = (FLASH_STATUS_REGISTER[1]&0x20)>>5;	//Extract EPE bit
 80081fa:	4b05      	ldr	r3, [pc, #20]	; (8008210 <FLASH_ADDITIONAL_GetEPEbit+0x24>)
 80081fc:	785b      	ldrb	r3, [r3, #1]
 80081fe:	115b      	asrs	r3, r3, #5
 8008200:	f003 0301 	and.w	r3, r3, #1
 8008204:	60fb      	str	r3, [r7, #12]
	return EPE;										//Return EPE bit
 8008206:	68fb      	ldr	r3, [r7, #12]

}
 8008208:	4618      	mov	r0, r3
 800820a:	3710      	adds	r7, #16
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}
 8008210:	200006ec 	.word	0x200006ec

08008214 <MX_SPI_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
HAL_StatusTypeDef MX_SPI_Init(SPI_TypeDef *SPIx, SPI_HandleTypeDef *hspi)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b082      	sub	sp, #8
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	6039      	str	r1, [r7, #0]

	//For stm32L4 Nucleo 64 board there are 3 SPI peripherals
		/* SPI1 parameter configuration*/
		hspi->Instance = SPIx;										//Determines Which SPI is being used
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	687a      	ldr	r2, [r7, #4]
 8008222:	601a      	str	r2, [r3, #0]
		hspi->Init.Mode = SPI_MODE;									//Determines if in Master or Slave Mode
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	f44f 7282 	mov.w	r2, #260	; 0x104
 800822a:	605a      	str	r2, [r3, #4]
		hspi->Init.Direction = SPI_DIRECTION;						//Determines if Full or Half Duplex is used
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	2200      	movs	r2, #0
 8008230:	609a      	str	r2, [r3, #8]
		hspi->Init.DataSize = SPI_DATASIZE;							//Determines Datasize to be sent across
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8008238:	60da      	str	r2, [r3, #12]
		hspi->Init.CLKPolarity = SPI_CLKPolarity ;					//Determines if Clock idles High or Low
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	2200      	movs	r2, #0
 800823e:	611a      	str	r2, [r3, #16]
		hspi->Init.CLKPhase = SPI_CLKPhase;							//Determines if signal sampled on Rising or falling edge of clock
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	2200      	movs	r2, #0
 8008244:	615a      	str	r2, [r3, #20]
		hspi->Init.NSS = SPI_NSS;									//Determines if Slave select is Hardware or Software enabled
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	f44f 7200 	mov.w	r2, #512	; 0x200
 800824c:	619a      	str	r2, [r3, #24]
		hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER;		//Determines the SPI and therefore Slave clock speed
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	2210      	movs	r2, #16
 8008252:	61da      	str	r2, [r3, #28]
		hspi->Init.FirstBit = SPI_FIRSTBIT;							//Determines if LSB or MSB first
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	2200      	movs	r2, #0
 8008258:	621a      	str	r2, [r3, #32]
		hspi->Init.TIMode = SPI_TIMODE;								//Determines if TI mode is used
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	2200      	movs	r2, #0
 800825e:	625a      	str	r2, [r3, #36]	; 0x24
		hspi->Init.CRCCalculation = SPI_CRCCALCULATION;				//Enables CRC Calculation
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	2200      	movs	r2, #0
 8008264:	629a      	str	r2, [r3, #40]	; 0x28
		hspi->Init.CRCPolynomial = SPI_CRCPOLYNOMIAL;				//Sets the CRC Polynomial
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	2207      	movs	r2, #7
 800826a:	62da      	str	r2, [r3, #44]	; 0x2c
		hspi->Init.CRCLength = SPI_CRCLENGTH;						//Sets the CRC length
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	2200      	movs	r2, #0
 8008270:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->Init.NSSPMode = SPI_NSSPMODE;							//Sets the NSSP mode
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	2208      	movs	r2, #8
 8008276:	635a      	str	r2, [r3, #52]	; 0x34
		if (HAL_SPI_Init(hspi) != HAL_OK)
 8008278:	6838      	ldr	r0, [r7, #0]
 800827a:	f7fb fdd0 	bl	8003e1e <HAL_SPI_Init>
 800827e:	4603      	mov	r3, r0
 8008280:	2b00      	cmp	r3, #0
 8008282:	d001      	beq.n	8008288 <MX_SPI_Init+0x74>
		{
			return HAL_ERROR;
 8008284:	2301      	movs	r3, #1
 8008286:	e000      	b.n	800828a <MX_SPI_Init+0x76>
		}

		return HAL_OK;
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3708      	adds	r7, #8
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
	...

08008294 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b086      	sub	sp, #24
 8008298:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800829a:	1d3b      	adds	r3, r7, #4
 800829c:	2200      	movs	r2, #0
 800829e:	601a      	str	r2, [r3, #0]
 80082a0:	605a      	str	r2, [r3, #4]
 80082a2:	609a      	str	r2, [r3, #8]
 80082a4:	60da      	str	r2, [r3, #12]
 80082a6:	611a      	str	r2, [r3, #16]

  //GPIO Ports Clock Enable
  GPIO_RCC_Init();
 80082a8:	f000 f832 	bl	8008310 <GPIO_RCC_Init>

  //SET PIN STATE
  GPIO_PIN_STATE_Init();
 80082ac:	f000 f89a 	bl	80083e4 <GPIO_PIN_STATE_Init>
  /*Configure GPIO pins : PC0 PC1 PC3 */
  /*
   * Chips 1,2 have CS lines running to PC0 and PC1
   * All chips have wp on PC3
   */
  GPIO_InitStruct.Pin =  GPIO_CHIP_1_CS|GPIO_CHIP_2_CS|GPIO_CHIP_WP;
 80082b0:	230b      	movs	r3, #11
 80082b2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80082b4:	2301      	movs	r3, #1
 80082b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082b8:	2300      	movs	r3, #0
 80082ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80082bc:	2300      	movs	r3, #0
 80082be:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_1_CS_PORT, &GPIO_InitStruct);
 80082c0:	1d3b      	adds	r3, r7, #4
 80082c2:	4619      	mov	r1, r3
 80082c4:	4810      	ldr	r0, [pc, #64]	; (8008308 <MX_GPIO_Init+0x74>)
 80082c6:	f7f9 fbed 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 */
  //for Chip 4 CS
  GPIO_InitStruct.Pin = GPIO_CHIP_4_CS;
 80082ca:	2310      	movs	r3, #16
 80082cc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80082ce:	2301      	movs	r3, #1
 80082d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082d2:	2300      	movs	r3, #0
 80082d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80082d6:	2300      	movs	r3, #0
 80082d8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_4_CS_PORT, &GPIO_InitStruct);
 80082da:	1d3b      	adds	r3, r7, #4
 80082dc:	4619      	mov	r1, r3
 80082de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80082e2:	f7f9 fbdf 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  //for Chip 3 CS
  GPIO_InitStruct.Pin = GPIO_CHIP_3_CS;
 80082e6:	2301      	movs	r3, #1
 80082e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80082ea:	2301      	movs	r3, #1
 80082ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082ee:	2300      	movs	r3, #0
 80082f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80082f2:	2300      	movs	r3, #0
 80082f4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_3_CS_PORT, &GPIO_InitStruct);
 80082f6:	1d3b      	adds	r3, r7, #4
 80082f8:	4619      	mov	r1, r3
 80082fa:	4804      	ldr	r0, [pc, #16]	; (800830c <MX_GPIO_Init+0x78>)
 80082fc:	f7f9 fbd2 	bl	8001aa4 <HAL_GPIO_Init>

}
 8008300:	bf00      	nop
 8008302:	3718      	adds	r7, #24
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}
 8008308:	48000800 	.word	0x48000800
 800830c:	48000400 	.word	0x48000400

08008310 <GPIO_RCC_Init>:

void GPIO_RCC_Init(void)
{
 8008310:	b480      	push	{r7}
 8008312:	b089      	sub	sp, #36	; 0x24
 8008314:	af00      	add	r7, sp, #0
	//GPIOA
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008316:	4a32      	ldr	r2, [pc, #200]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 8008318:	4b31      	ldr	r3, [pc, #196]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 800831a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800831c:	f043 0301 	orr.w	r3, r3, #1
 8008320:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008322:	4b2f      	ldr	r3, [pc, #188]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 8008324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008326:	f003 0301 	and.w	r3, r3, #1
 800832a:	61fb      	str	r3, [r7, #28]
 800832c:	69fb      	ldr	r3, [r7, #28]
		  __HAL_RCC_GPIOA_CLK_DISABLE();
	  }

	  //GPIOB
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOB_CLK_ENABLE();
 800832e:	4a2c      	ldr	r2, [pc, #176]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 8008330:	4b2b      	ldr	r3, [pc, #172]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 8008332:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008334:	f043 0302 	orr.w	r3, r3, #2
 8008338:	64d3      	str	r3, [r2, #76]	; 0x4c
 800833a:	4b29      	ldr	r3, [pc, #164]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 800833c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800833e:	f003 0302 	and.w	r3, r3, #2
 8008342:	61bb      	str	r3, [r7, #24]
 8008344:	69bb      	ldr	r3, [r7, #24]
		  __HAL_RCC_GPIOB_CLK_DISABLE();
	  }

	  //GPIOC
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008346:	4a26      	ldr	r2, [pc, #152]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 8008348:	4b25      	ldr	r3, [pc, #148]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 800834a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800834c:	f043 0304 	orr.w	r3, r3, #4
 8008350:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008352:	4b23      	ldr	r3, [pc, #140]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 8008354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008356:	f003 0304 	and.w	r3, r3, #4
 800835a:	617b      	str	r3, [r7, #20]
 800835c:	697b      	ldr	r3, [r7, #20]
		  __HAL_RCC_GPIOC_CLK_DISABLE();
	  }

	  //GPIOD
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOD_CLK_ENABLE();
 800835e:	4a20      	ldr	r2, [pc, #128]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 8008360:	4b1f      	ldr	r3, [pc, #124]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 8008362:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008364:	f043 0308 	orr.w	r3, r3, #8
 8008368:	64d3      	str	r3, [r2, #76]	; 0x4c
 800836a:	4b1d      	ldr	r3, [pc, #116]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 800836c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800836e:	f003 0308 	and.w	r3, r3, #8
 8008372:	613b      	str	r3, [r7, #16]
 8008374:	693b      	ldr	r3, [r7, #16]
		  __HAL_RCC_GPIOD_CLK_DISABLE();
	  }

	  //GPIOE
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008376:	4a1a      	ldr	r2, [pc, #104]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 8008378:	4b19      	ldr	r3, [pc, #100]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 800837a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800837c:	f043 0310 	orr.w	r3, r3, #16
 8008380:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008382:	4b17      	ldr	r3, [pc, #92]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 8008384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008386:	f003 0310 	and.w	r3, r3, #16
 800838a:	60fb      	str	r3, [r7, #12]
 800838c:	68fb      	ldr	r3, [r7, #12]
		  __HAL_RCC_GPIOE_CLK_DISABLE();
	  }

	  //GPIOF
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOF_CLK_ENABLE();
 800838e:	4a14      	ldr	r2, [pc, #80]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 8008390:	4b13      	ldr	r3, [pc, #76]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 8008392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008394:	f043 0320 	orr.w	r3, r3, #32
 8008398:	64d3      	str	r3, [r2, #76]	; 0x4c
 800839a:	4b11      	ldr	r3, [pc, #68]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 800839c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800839e:	f003 0320 	and.w	r3, r3, #32
 80083a2:	60bb      	str	r3, [r7, #8]
 80083a4:	68bb      	ldr	r3, [r7, #8]
		  __HAL_RCC_GPIOF_CLK_DISABLE();
	  }

	  //GPIOG
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOG_CLK_ENABLE();
 80083a6:	4a0e      	ldr	r2, [pc, #56]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 80083a8:	4b0d      	ldr	r3, [pc, #52]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 80083aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80083b2:	4b0b      	ldr	r3, [pc, #44]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 80083b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083ba:	607b      	str	r3, [r7, #4]
 80083bc:	687b      	ldr	r3, [r7, #4]
		  __HAL_RCC_GPIOG_CLK_DISABLE();
	  }

	  //GPIOH
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOH_CLK_ENABLE();
 80083be:	4a08      	ldr	r2, [pc, #32]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 80083c0:	4b07      	ldr	r3, [pc, #28]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 80083c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80083ca:	4b05      	ldr	r3, [pc, #20]	; (80083e0 <GPIO_RCC_Init+0xd0>)
 80083cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083d2:	603b      	str	r3, [r7, #0]
 80083d4:	683b      	ldr	r3, [r7, #0]
	  } else {
		  __HAL_RCC_GPIOH_CLK_DISABLE();
	  }

}
 80083d6:	bf00      	nop
 80083d8:	3724      	adds	r7, #36	; 0x24
 80083da:	46bd      	mov	sp, r7
 80083dc:	bc80      	pop	{r7}
 80083de:	4770      	bx	lr
 80083e0:	40021000 	.word	0x40021000

080083e4 <GPIO_PIN_STATE_Init>:

void GPIO_PIN_STATE_Init()
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	af00      	add	r7, sp, #0
	/*Configure GPIOS pin Output Level */
	  HAL_GPIO_WritePin(GPIOA, GPIOA_PINS, GPIO_PIN_SET);
 80083e8:	2201      	movs	r2, #1
 80083ea:	2110      	movs	r1, #16
 80083ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80083f0:	f7f9 fdf2 	bl	8001fd8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, ~GPIOA_PINS, GPIO_PIN_RESET);
 80083f4:	2200      	movs	r2, #0
 80083f6:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80083fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80083fe:	f7f9 fdeb 	bl	8001fd8 <HAL_GPIO_WritePin>

	  /*Configure GPIOB pin Output Level */
	  HAL_GPIO_WritePin(GPIOB, GPIOB_PINS, GPIO_PIN_SET);
 8008402:	2201      	movs	r2, #1
 8008404:	2101      	movs	r1, #1
 8008406:	4826      	ldr	r0, [pc, #152]	; (80084a0 <GPIO_PIN_STATE_Init+0xbc>)
 8008408:	f7f9 fde6 	bl	8001fd8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, ~GPIOB_PINS, GPIO_PIN_RESET);
 800840c:	2200      	movs	r2, #0
 800840e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8008412:	4823      	ldr	r0, [pc, #140]	; (80084a0 <GPIO_PIN_STATE_Init+0xbc>)
 8008414:	f7f9 fde0 	bl	8001fd8 <HAL_GPIO_WritePin>

	  /*Configure GPIOC pin Output Level */
	  HAL_GPIO_WritePin(GPIOC, GPIOC_PINS, GPIO_PIN_SET);
 8008418:	2201      	movs	r2, #1
 800841a:	210b      	movs	r1, #11
 800841c:	4821      	ldr	r0, [pc, #132]	; (80084a4 <GPIO_PIN_STATE_Init+0xc0>)
 800841e:	f7f9 fddb 	bl	8001fd8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, ~GPIOC_PINS, GPIO_PIN_RESET);
 8008422:	2200      	movs	r2, #0
 8008424:	f64f 71f4 	movw	r1, #65524	; 0xfff4
 8008428:	481e      	ldr	r0, [pc, #120]	; (80084a4 <GPIO_PIN_STATE_Init+0xc0>)
 800842a:	f7f9 fdd5 	bl	8001fd8 <HAL_GPIO_WritePin>

	  /*Configure GPIOD pin Output Level */
	  HAL_GPIO_WritePin(GPIOD, GPIOD_PINS, GPIO_PIN_SET);
 800842e:	2201      	movs	r2, #1
 8008430:	2100      	movs	r1, #0
 8008432:	481d      	ldr	r0, [pc, #116]	; (80084a8 <GPIO_PIN_STATE_Init+0xc4>)
 8008434:	f7f9 fdd0 	bl	8001fd8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, ~GPIOD_PINS, GPIO_PIN_RESET);
 8008438:	2200      	movs	r2, #0
 800843a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800843e:	481a      	ldr	r0, [pc, #104]	; (80084a8 <GPIO_PIN_STATE_Init+0xc4>)
 8008440:	f7f9 fdca 	bl	8001fd8 <HAL_GPIO_WritePin>

	  /*Configure GPIOE pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIOE_PINS, GPIO_PIN_SET);
 8008444:	2201      	movs	r2, #1
 8008446:	2100      	movs	r1, #0
 8008448:	4818      	ldr	r0, [pc, #96]	; (80084ac <GPIO_PIN_STATE_Init+0xc8>)
 800844a:	f7f9 fdc5 	bl	8001fd8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, ~GPIOE_PINS, GPIO_PIN_RESET);
 800844e:	2200      	movs	r2, #0
 8008450:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008454:	4815      	ldr	r0, [pc, #84]	; (80084ac <GPIO_PIN_STATE_Init+0xc8>)
 8008456:	f7f9 fdbf 	bl	8001fd8 <HAL_GPIO_WritePin>

	  /*Configure GPIOF pin Output Level */
	  HAL_GPIO_WritePin(GPIOF, GPIOF_PINS, GPIO_PIN_SET);
 800845a:	2201      	movs	r2, #1
 800845c:	2100      	movs	r1, #0
 800845e:	4814      	ldr	r0, [pc, #80]	; (80084b0 <GPIO_PIN_STATE_Init+0xcc>)
 8008460:	f7f9 fdba 	bl	8001fd8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, ~GPIOF_PINS, GPIO_PIN_RESET);
 8008464:	2200      	movs	r2, #0
 8008466:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800846a:	4811      	ldr	r0, [pc, #68]	; (80084b0 <GPIO_PIN_STATE_Init+0xcc>)
 800846c:	f7f9 fdb4 	bl	8001fd8 <HAL_GPIO_WritePin>

	  /*Configure GPIOG pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIOG_PINS, GPIO_PIN_SET);
 8008470:	2201      	movs	r2, #1
 8008472:	2100      	movs	r1, #0
 8008474:	480d      	ldr	r0, [pc, #52]	; (80084ac <GPIO_PIN_STATE_Init+0xc8>)
 8008476:	f7f9 fdaf 	bl	8001fd8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, ~GPIOG_PINS, GPIO_PIN_RESET);
 800847a:	2200      	movs	r2, #0
 800847c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008480:	480a      	ldr	r0, [pc, #40]	; (80084ac <GPIO_PIN_STATE_Init+0xc8>)
 8008482:	f7f9 fda9 	bl	8001fd8 <HAL_GPIO_WritePin>

	  /*Configure GPIOH pin Output Level */
	  HAL_GPIO_WritePin(GPIOF, GPIOH_PINS, GPIO_PIN_SET);
 8008486:	2201      	movs	r2, #1
 8008488:	2100      	movs	r1, #0
 800848a:	4809      	ldr	r0, [pc, #36]	; (80084b0 <GPIO_PIN_STATE_Init+0xcc>)
 800848c:	f7f9 fda4 	bl	8001fd8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, ~GPIOH_PINS, GPIO_PIN_RESET);
 8008490:	2200      	movs	r2, #0
 8008492:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008496:	4806      	ldr	r0, [pc, #24]	; (80084b0 <GPIO_PIN_STATE_Init+0xcc>)
 8008498:	f7f9 fd9e 	bl	8001fd8 <HAL_GPIO_WritePin>

}
 800849c:	bf00      	nop
 800849e:	bd80      	pop	{r7, pc}
 80084a0:	48000400 	.word	0x48000400
 80084a4:	48000800 	.word	0x48000800
 80084a8:	48000c00 	.word	0x48000c00
 80084ac:	48001000 	.word	0x48001000
 80084b0:	48001400 	.word	0x48001400

080084b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef MX_TIM2_Init(void)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b098      	sub	sp, #96	; 0x60
 80084b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
	//reset code before init
	htim2.Instance = TIM2;
 80084ba:	4b63      	ldr	r3, [pc, #396]	; (8008648 <MX_TIM2_Init+0x194>)
 80084bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80084c0:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT(&htim2);
 80084c2:	4861      	ldr	r0, [pc, #388]	; (8008648 <MX_TIM2_Init+0x194>)
 80084c4:	f7fc fbf0 	bl	8004ca8 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_IC_Stop_IT(&htim2,TIM_CHANNEL_1);
 80084c8:	2100      	movs	r1, #0
 80084ca:	485f      	ldr	r0, [pc, #380]	; (8008648 <MX_TIM2_Init+0x194>)
 80084cc:	f7fc fdcc 	bl	8005068 <HAL_TIM_IC_Stop_IT>
	if(HAL_TIM_Base_DeInit(&htim2) != HAL_OK)
 80084d0:	485d      	ldr	r0, [pc, #372]	; (8008648 <MX_TIM2_Init+0x194>)
 80084d2:	f7fc fb65 	bl	8004ba0 <HAL_TIM_Base_DeInit>
 80084d6:	4603      	mov	r3, r0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d001      	beq.n	80084e0 <MX_TIM2_Init+0x2c>
	{
			return GPS_Init_Periph_Config_Error;
 80084dc:	2306      	movs	r3, #6
 80084de:	e0ae      	b.n	800863e <MX_TIM2_Init+0x18a>
	}
  /* USER CODE END TIM2_Init 0 */
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80084e0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80084e4:	2200      	movs	r2, #0
 80084e6:	601a      	str	r2, [r3, #0]
 80084e8:	605a      	str	r2, [r3, #4]
 80084ea:	609a      	str	r2, [r3, #8]
 80084ec:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80084ee:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80084f2:	2200      	movs	r2, #0
 80084f4:	601a      	str	r2, [r3, #0]
 80084f6:	605a      	str	r2, [r3, #4]
 80084f8:	609a      	str	r2, [r3, #8]
 80084fa:	60da      	str	r2, [r3, #12]
 80084fc:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80084fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008502:	2200      	movs	r2, #0
 8008504:	601a      	str	r2, [r3, #0]
 8008506:	605a      	str	r2, [r3, #4]
 8008508:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800850a:	f107 0314 	add.w	r3, r7, #20
 800850e:	2200      	movs	r2, #0
 8008510:	601a      	str	r2, [r3, #0]
 8008512:	605a      	str	r2, [r3, #4]
 8008514:	609a      	str	r2, [r3, #8]
 8008516:	60da      	str	r2, [r3, #12]
 8008518:	611a      	str	r2, [r3, #16]
 800851a:	615a      	str	r2, [r3, #20]
 800851c:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800851e:	1d3b      	adds	r3, r7, #4
 8008520:	2200      	movs	r2, #0
 8008522:	601a      	str	r2, [r3, #0]
 8008524:	605a      	str	r2, [r3, #4]
 8008526:	609a      	str	r2, [r3, #8]
 8008528:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800852a:	4b47      	ldr	r3, [pc, #284]	; (8008648 <MX_TIM2_Init+0x194>)
 800852c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008530:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8008532:	4b45      	ldr	r3, [pc, #276]	; (8008648 <MX_TIM2_Init+0x194>)
 8008534:	2201      	movs	r2, #1
 8008536:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008538:	4b43      	ldr	r3, [pc, #268]	; (8008648 <MX_TIM2_Init+0x194>)
 800853a:	2200      	movs	r2, #0
 800853c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536;
 800853e:	4b42      	ldr	r3, [pc, #264]	; (8008648 <MX_TIM2_Init+0x194>)
 8008540:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008544:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008546:	4b40      	ldr	r3, [pc, #256]	; (8008648 <MX_TIM2_Init+0x194>)
 8008548:	2200      	movs	r2, #0
 800854a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800854c:	4b3e      	ldr	r3, [pc, #248]	; (8008648 <MX_TIM2_Init+0x194>)
 800854e:	2200      	movs	r2, #0
 8008550:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8008552:	483d      	ldr	r0, [pc, #244]	; (8008648 <MX_TIM2_Init+0x194>)
 8008554:	f7fc faf9 	bl	8004b4a <HAL_TIM_Base_Init>
 8008558:	4603      	mov	r3, r0
 800855a:	2b00      	cmp	r3, #0
 800855c:	d001      	beq.n	8008562 <MX_TIM2_Init+0xae>
  {
	  return HAL_ERROR;
 800855e:	2301      	movs	r3, #1
 8008560:	e06d      	b.n	800863e <MX_TIM2_Init+0x18a>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008562:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008566:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8008568:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800856c:	4619      	mov	r1, r3
 800856e:	4836      	ldr	r0, [pc, #216]	; (8008648 <MX_TIM2_Init+0x194>)
 8008570:	f7fd f824 	bl	80055bc <HAL_TIM_ConfigClockSource>
 8008574:	4603      	mov	r3, r0
 8008576:	2b00      	cmp	r3, #0
 8008578:	d001      	beq.n	800857e <MX_TIM2_Init+0xca>
  {
   return HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	e05f      	b.n	800863e <MX_TIM2_Init+0x18a>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800857e:	4832      	ldr	r0, [pc, #200]	; (8008648 <MX_TIM2_Init+0x194>)
 8008580:	f7fc fbbc 	bl	8004cfc <HAL_TIM_OC_Init>
 8008584:	4603      	mov	r3, r0
 8008586:	2b00      	cmp	r3, #0
 8008588:	d001      	beq.n	800858e <MX_TIM2_Init+0xda>
  {
   return HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	e057      	b.n	800863e <MX_TIM2_Init+0x18a>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800858e:	482e      	ldr	r0, [pc, #184]	; (8008648 <MX_TIM2_Init+0x194>)
 8008590:	f7fc fd36 	bl	8005000 <HAL_TIM_IC_Init>
 8008594:	4603      	mov	r3, r0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d001      	beq.n	800859e <MX_TIM2_Init+0xea>
  {
   return HAL_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	e04f      	b.n	800863e <MX_TIM2_Init+0x18a>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800859e:	2304      	movs	r3, #4
 80085a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 80085a2:	2360      	movs	r3, #96	; 0x60
 80085a4:	643b      	str	r3, [r7, #64]	; 0x40
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80085a6:	2300      	movs	r3, #0
 80085a8:	647b      	str	r3, [r7, #68]	; 0x44
  sSlaveConfig.TriggerFilter = 0;
 80085aa:	2300      	movs	r3, #0
 80085ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig) != HAL_OK)
 80085ae:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80085b2:	4619      	mov	r1, r3
 80085b4:	4824      	ldr	r0, [pc, #144]	; (8008648 <MX_TIM2_Init+0x194>)
 80085b6:	f7fd f8ba 	bl	800572e <HAL_TIM_SlaveConfigSynchro>
 80085ba:	4603      	mov	r3, r0
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d001      	beq.n	80085c4 <MX_TIM2_Init+0x110>
  {
   return HAL_ERROR;
 80085c0:	2301      	movs	r3, #1
 80085c2:	e03c      	b.n	800863e <MX_TIM2_Init+0x18a>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80085c4:	2300      	movs	r3, #0
 80085c6:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80085c8:	2300      	movs	r3, #0
 80085ca:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80085cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80085d0:	4619      	mov	r1, r3
 80085d2:	481d      	ldr	r0, [pc, #116]	; (8008648 <MX_TIM2_Init+0x194>)
 80085d4:	f7fd fee4 	bl	80063a0 <HAL_TIMEx_MasterConfigSynchronization>
 80085d8:	4603      	mov	r3, r0
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d001      	beq.n	80085e2 <MX_TIM2_Init+0x12e>
  {
   return HAL_ERROR;
 80085de:	2301      	movs	r3, #1
 80085e0:	e02d      	b.n	800863e <MX_TIM2_Init+0x18a>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80085e2:	2300      	movs	r3, #0
 80085e4:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = CCR1_VAL;
 80085e6:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80085ea:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80085ec:	2302      	movs	r3, #2
 80085ee:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80085f0:	2300      	movs	r3, #0
 80085f2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80085f4:	f107 0314 	add.w	r3, r7, #20
 80085f8:	2200      	movs	r2, #0
 80085fa:	4619      	mov	r1, r3
 80085fc:	4812      	ldr	r0, [pc, #72]	; (8008648 <MX_TIM2_Init+0x194>)
 80085fe:	f7fc fec3 	bl	8005388 <HAL_TIM_OC_ConfigChannel>
 8008602:	4603      	mov	r3, r0
 8008604:	2b00      	cmp	r3, #0
 8008606:	d001      	beq.n	800860c <MX_TIM2_Init+0x158>
  {
   return HAL_ERROR;
 8008608:	2301      	movs	r3, #1
 800860a:	e018      	b.n	800863e <MX_TIM2_Init+0x18a>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800860c:	2300      	movs	r3, #0
 800860e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8008610:	2301      	movs	r3, #1
 8008612:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8008614:	2300      	movs	r3, #0
 8008616:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8008618:	2300      	movs	r3, #0
 800861a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800861c:	1d3b      	adds	r3, r7, #4
 800861e:	2204      	movs	r2, #4
 8008620:	4619      	mov	r1, r3
 8008622:	4809      	ldr	r0, [pc, #36]	; (8008648 <MX_TIM2_Init+0x194>)
 8008624:	f7fc ff2e 	bl	8005484 <HAL_TIM_IC_ConfigChannel>
 8008628:	4603      	mov	r3, r0
 800862a:	2b00      	cmp	r3, #0
 800862c:	d001      	beq.n	8008632 <MX_TIM2_Init+0x17e>
  {
   return HAL_ERROR;
 800862e:	2301      	movs	r3, #1
 8008630:	e005      	b.n	800863e <MX_TIM2_Init+0x18a>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  __HAL_TIM_CLEAR_IT(&htim2,TIM_IT_UPDATE);
 8008632:	4b05      	ldr	r3, [pc, #20]	; (8008648 <MX_TIM2_Init+0x194>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f06f 0201 	mvn.w	r2, #1
 800863a:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM2_Init 2 */
  return HAL_OK;
 800863c:	2300      	movs	r3, #0
}
 800863e:	4618      	mov	r0, r3
 8008640:	3760      	adds	r7, #96	; 0x60
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
 8008646:	bf00      	nop
 8008648:	20001330 	.word	0x20001330

0800864c <MX_UART4_Init>:
  * @param None
  * @retval HAL_StatusTypeDef
  */

HAL_StatusTypeDef MX_UART4_Init(void)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8008650:	4b14      	ldr	r3, [pc, #80]	; (80086a4 <MX_UART4_Init+0x58>)
 8008652:	4a15      	ldr	r2, [pc, #84]	; (80086a8 <MX_UART4_Init+0x5c>)
 8008654:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8008656:	4b13      	ldr	r3, [pc, #76]	; (80086a4 <MX_UART4_Init+0x58>)
 8008658:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800865c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800865e:	4b11      	ldr	r3, [pc, #68]	; (80086a4 <MX_UART4_Init+0x58>)
 8008660:	2200      	movs	r2, #0
 8008662:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8008664:	4b0f      	ldr	r3, [pc, #60]	; (80086a4 <MX_UART4_Init+0x58>)
 8008666:	2200      	movs	r2, #0
 8008668:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800866a:	4b0e      	ldr	r3, [pc, #56]	; (80086a4 <MX_UART4_Init+0x58>)
 800866c:	2200      	movs	r2, #0
 800866e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8008670:	4b0c      	ldr	r3, [pc, #48]	; (80086a4 <MX_UART4_Init+0x58>)
 8008672:	220c      	movs	r2, #12
 8008674:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008676:	4b0b      	ldr	r3, [pc, #44]	; (80086a4 <MX_UART4_Init+0x58>)
 8008678:	2200      	movs	r2, #0
 800867a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800867c:	4b09      	ldr	r3, [pc, #36]	; (80086a4 <MX_UART4_Init+0x58>)
 800867e:	2200      	movs	r2, #0
 8008680:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008682:	4b08      	ldr	r3, [pc, #32]	; (80086a4 <MX_UART4_Init+0x58>)
 8008684:	2200      	movs	r2, #0
 8008686:	621a      	str	r2, [r3, #32]

  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008688:	4b06      	ldr	r3, [pc, #24]	; (80086a4 <MX_UART4_Init+0x58>)
 800868a:	2200      	movs	r2, #0
 800868c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800868e:	4805      	ldr	r0, [pc, #20]	; (80086a4 <MX_UART4_Init+0x58>)
 8008690:	f7fd ff27 	bl	80064e2 <HAL_UART_Init>
 8008694:	4603      	mov	r3, r0
 8008696:	2b00      	cmp	r3, #0
 8008698:	d001      	beq.n	800869e <MX_UART4_Init+0x52>
  {
   return HAL_ERROR;
 800869a:	2301      	movs	r3, #1
 800869c:	e000      	b.n	80086a0 <MX_UART4_Init+0x54>
  }

  return HAL_OK;
 800869e:	2300      	movs	r3, #0
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	bd80      	pop	{r7, pc}
 80086a4:	200012b0 	.word	0x200012b0
 80086a8:	40004c00 	.word	0x40004c00

080086ac <MX_DMA_Init>:
  *@pram None
  *@retval HAL_StatusTypeDef
  */

static HAL_StatusTypeDef MX_DMA_Init(void)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b082      	sub	sp, #8
 80086b0:	af00      	add	r7, sp, #0
	 * This piece of code is designed to completely reset the peripheral registers
	 * if an unwanted reset causes the DMA to keep the previous register settings and
	 * state. This causes unwanted interrupts in the program that are a nightmare to clear
	 */
	//for DMA RX channel
	if(DMA2_Channel5->CCR != 0)
 80086b2:	4b44      	ldr	r3, [pc, #272]	; (80087c4 <MX_DMA_Init+0x118>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00d      	beq.n	80086d6 <MX_DMA_Init+0x2a>
 	{
 		  //clear channel to reset state
 		  hdma_uart4_rx.Instance = DMA2_Channel5;
 80086ba:	4b43      	ldr	r3, [pc, #268]	; (80087c8 <MX_DMA_Init+0x11c>)
 80086bc:	4a41      	ldr	r2, [pc, #260]	; (80087c4 <MX_DMA_Init+0x118>)
 80086be:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.DmaBaseAddress->ISR = DMA2->ISR;
 80086c0:	4b41      	ldr	r3, [pc, #260]	; (80087c8 <MX_DMA_Init+0x11c>)
 80086c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086c4:	4a41      	ldr	r2, [pc, #260]	; (80087cc <MX_DMA_Init+0x120>)
 80086c6:	6812      	ldr	r2, [r2, #0]
 80086c8:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.ChannelIndex = 5;
 80086ca:	4b3f      	ldr	r3, [pc, #252]	; (80087c8 <MX_DMA_Init+0x11c>)
 80086cc:	2205      	movs	r2, #5
 80086ce:	645a      	str	r2, [r3, #68]	; 0x44
 		  HAL_DMA_DeInit(&hdma_uart4_rx);
 80086d0:	483d      	ldr	r0, [pc, #244]	; (80087c8 <MX_DMA_Init+0x11c>)
 80086d2:	f7f8 ff4b 	bl	800156c <HAL_DMA_DeInit>
 	  }
	//for DMA TX channel
	if(DMA2_Channel3->CCR != 0)
 80086d6:	4b3e      	ldr	r3, [pc, #248]	; (80087d0 <MX_DMA_Init+0x124>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d00d      	beq.n	80086fa <MX_DMA_Init+0x4e>
	{
		hdma_uart4_tx.Instance = DMA2_Channel3;
 80086de:	4b3d      	ldr	r3, [pc, #244]	; (80087d4 <MX_DMA_Init+0x128>)
 80086e0:	4a3b      	ldr	r2, [pc, #236]	; (80087d0 <MX_DMA_Init+0x124>)
 80086e2:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.DmaBaseAddress->ISR = DMA2->ISR;
 80086e4:	4b3b      	ldr	r3, [pc, #236]	; (80087d4 <MX_DMA_Init+0x128>)
 80086e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086e8:	4a38      	ldr	r2, [pc, #224]	; (80087cc <MX_DMA_Init+0x120>)
 80086ea:	6812      	ldr	r2, [r2, #0]
 80086ec:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.ChannelIndex = 3;
 80086ee:	4b39      	ldr	r3, [pc, #228]	; (80087d4 <MX_DMA_Init+0x128>)
 80086f0:	2203      	movs	r2, #3
 80086f2:	645a      	str	r2, [r3, #68]	; 0x44
		HAL_DMA_DeInit(&hdma_uart4_tx);
 80086f4:	4837      	ldr	r0, [pc, #220]	; (80087d4 <MX_DMA_Init+0x128>)
 80086f6:	f7f8 ff39 	bl	800156c <HAL_DMA_DeInit>
	}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80086fa:	4a37      	ldr	r2, [pc, #220]	; (80087d8 <MX_DMA_Init+0x12c>)
 80086fc:	4b36      	ldr	r3, [pc, #216]	; (80087d8 <MX_DMA_Init+0x12c>)
 80086fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008700:	f043 0302 	orr.w	r3, r3, #2
 8008704:	6493      	str	r3, [r2, #72]	; 0x48
 8008706:	4b34      	ldr	r3, [pc, #208]	; (80087d8 <MX_DMA_Init+0x12c>)
 8008708:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800870a:	f003 0302 	and.w	r3, r3, #2
 800870e:	607b      	str	r3, [r7, #4]
 8008710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8008712:	4a31      	ldr	r2, [pc, #196]	; (80087d8 <MX_DMA_Init+0x12c>)
 8008714:	4b30      	ldr	r3, [pc, #192]	; (80087d8 <MX_DMA_Init+0x12c>)
 8008716:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008718:	f043 0301 	orr.w	r3, r3, #1
 800871c:	6493      	str	r3, [r2, #72]	; 0x48
 800871e:	4b2e      	ldr	r3, [pc, #184]	; (80087d8 <MX_DMA_Init+0x12c>)
 8008720:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008722:	f003 0301 	and.w	r3, r3, #1
 8008726:	603b      	str	r3, [r7, #0]
 8008728:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 800872a:	4b2c      	ldr	r3, [pc, #176]	; (80087dc <MX_DMA_Init+0x130>)
 800872c:	4a2c      	ldr	r2, [pc, #176]	; (80087e0 <MX_DMA_Init+0x134>)
 800872e:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_0;
 8008730:	4b2a      	ldr	r3, [pc, #168]	; (80087dc <MX_DMA_Init+0x130>)
 8008732:	2200      	movs	r2, #0
 8008734:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8008736:	4b29      	ldr	r3, [pc, #164]	; (80087dc <MX_DMA_Init+0x130>)
 8008738:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800873c:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 800873e:	4b27      	ldr	r3, [pc, #156]	; (80087dc <MX_DMA_Init+0x130>)
 8008740:	2240      	movs	r2, #64	; 0x40
 8008742:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 8008744:	4b25      	ldr	r3, [pc, #148]	; (80087dc <MX_DMA_Init+0x130>)
 8008746:	2280      	movs	r2, #128	; 0x80
 8008748:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800874a:	4b24      	ldr	r3, [pc, #144]	; (80087dc <MX_DMA_Init+0x130>)
 800874c:	2200      	movs	r2, #0
 800874e:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008750:	4b22      	ldr	r3, [pc, #136]	; (80087dc <MX_DMA_Init+0x130>)
 8008752:	2200      	movs	r2, #0
 8008754:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 8008756:	4b21      	ldr	r3, [pc, #132]	; (80087dc <MX_DMA_Init+0x130>)
 8008758:	2200      	movs	r2, #0
 800875a:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_LOW;
 800875c:	4b1f      	ldr	r3, [pc, #124]	; (80087dc <MX_DMA_Init+0x130>)
 800875e:	2200      	movs	r2, #0
 8008760:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 8008762:	481e      	ldr	r0, [pc, #120]	; (80087dc <MX_DMA_Init+0x130>)
 8008764:	f7f8 fe4a 	bl	80013fc <HAL_DMA_Init>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d001      	beq.n	8008772 <MX_DMA_Init+0xc6>
  {
    return HAL_ERROR;
 800876e:	2301      	movs	r3, #1
 8008770:	e024      	b.n	80087bc <MX_DMA_Init+0x110>
  }

  /* DMA interrupt init */
  CLEAR_REG(hdma_uart4_rx.DmaBaseAddress->ISR);
 8008772:	4b15      	ldr	r3, [pc, #84]	; (80087c8 <MX_DMA_Init+0x11c>)
 8008774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008776:	2200      	movs	r2, #0
 8008778:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_uart4_tx.DmaBaseAddress->ISR);
 800877a:	4b16      	ldr	r3, [pc, #88]	; (80087d4 <MX_DMA_Init+0x128>)
 800877c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800877e:	2200      	movs	r2, #0
 8008780:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_memtomem_dma1_channel1.DmaBaseAddress->ISR);
 8008782:	4b16      	ldr	r3, [pc, #88]	; (80087dc <MX_DMA_Init+0x130>)
 8008784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008786:	2200      	movs	r2, #0
 8008788:	601a      	str	r2, [r3, #0]

  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800878a:	2200      	movs	r2, #0
 800878c:	2100      	movs	r1, #0
 800878e:	200b      	movs	r0, #11
 8008790:	f7f8 fddb 	bl	800134a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8008794:	200b      	movs	r0, #11
 8008796:	f7f8 fdf4 	bl	8001382 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 800879a:	2200      	movs	r2, #0
 800879c:	2100      	movs	r1, #0
 800879e:	203a      	movs	r0, #58	; 0x3a
 80087a0:	f7f8 fdd3 	bl	800134a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 80087a4:	203a      	movs	r0, #58	; 0x3a
 80087a6:	f7f8 fdec 	bl	8001382 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 80087aa:	2200      	movs	r2, #0
 80087ac:	2100      	movs	r1, #0
 80087ae:	203c      	movs	r0, #60	; 0x3c
 80087b0:	f7f8 fdcb 	bl	800134a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 80087b4:	203c      	movs	r0, #60	; 0x3c
 80087b6:	f7f8 fde4 	bl	8001382 <HAL_NVIC_EnableIRQ>
  return HAL_OK;
 80087ba:	2300      	movs	r3, #0
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3708      	adds	r7, #8
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}
 80087c4:	40020458 	.word	0x40020458
 80087c8:	200009e0 	.word	0x200009e0
 80087cc:	40020400 	.word	0x40020400
 80087d0:	40020430 	.word	0x40020430
 80087d4:	20001b74 	.word	0x20001b74
 80087d8:	40021000 	.word	0x40021000
 80087dc:	20000a64 	.word	0x20000a64
 80087e0:	40020008 	.word	0x40020008

080087e4 <GPS_Log_Begin>:
//}

//======================= 5. Utility Function Definitions ===============================

void GPS_Log_Begin(GPS_Handle_Typedef* hgps)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b082      	sub	sp, #8
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
		log_gps = SET;
 80087ec:	4b25      	ldr	r3, [pc, #148]	; (8008884 <GPS_Log_Begin+0xa0>)
 80087ee:	2201      	movs	r2, #1
 80087f0:	701a      	strb	r2, [r3, #0]
	  __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	687a      	ldr	r2, [r7, #4]
 80087fa:	6812      	ldr	r2, [r2, #0]
 80087fc:	6812      	ldr	r2, [r2, #0]
 80087fe:	6812      	ldr	r2, [r2, #0]
 8008800:	f042 0210 	orr.w	r2, r2, #16
 8008804:	601a      	str	r2, [r3, #0]
	  __HAL_DMA_ENABLE_IT(hgps->gps_huart->hdmarx, DMA_IT_TC);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	6812      	ldr	r2, [r2, #0]
 8008812:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008814:	6812      	ldr	r2, [r2, #0]
 8008816:	6812      	ldr	r2, [r2, #0]
 8008818:	f042 0202 	orr.w	r2, r2, #2
 800881c:	601a      	str	r2, [r3, #0]
	  if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1) == SET)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	691b      	ldr	r3, [r3, #16]
 8008826:	f003 0302 	and.w	r3, r3, #2
 800882a:	2b02      	cmp	r3, #2
 800882c:	d105      	bne.n	800883a <GPS_Log_Begin+0x56>
	  {
	   __HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	689b      	ldr	r3, [r3, #8]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f06f 0202 	mvn.w	r2, #2
 8008838:	611a      	str	r2, [r3, #16]
	  }
	  M2M_Txfer_Cplt = 0;
 800883a:	4b13      	ldr	r3, [pc, #76]	; (8008888 <GPS_Log_Begin+0xa4>)
 800883c:	2200      	movs	r2, #0
 800883e:	701a      	strb	r2, [r3, #0]
	  __HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	687a      	ldr	r2, [r7, #4]
 8008848:	6892      	ldr	r2, [r2, #8]
 800884a:	6812      	ldr	r2, [r2, #0]
 800884c:	68d2      	ldr	r2, [r2, #12]
 800884e:	f042 0202 	orr.w	r2, r2, #2
 8008852:	60da      	str	r2, [r3, #12]
	  HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	689b      	ldr	r3, [r3, #8]
 8008858:	2100      	movs	r1, #0
 800885a:	4618      	mov	r0, r3
 800885c:	f7fc fa82 	bl	8004d64 <HAL_TIM_OC_Start_IT>
	  HAL_TIM_Base_Start_IT(hgps->gps_htim);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	4618      	mov	r0, r3
 8008866:	f7fc f9f5 	bl	8004c54 <HAL_TIM_Base_Start_IT>
	  HAL_UART_Receive_DMA(hgps->gps_huart,DMA_RX_Buffer,DMA_RX_BUFFER_SIZE);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008872:	4906      	ldr	r1, [pc, #24]	; (800888c <GPS_Log_Begin+0xa8>)
 8008874:	4618      	mov	r0, r3
 8008876:	f7fe f893 	bl	80069a0 <HAL_UART_Receive_DMA>

}
 800887a:	bf00      	nop
 800887c:	3708      	adds	r7, #8
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}
 8008882:	bf00      	nop
 8008884:	200023bc 	.word	0x200023bc
 8008888:	20000aac 	.word	0x20000aac
 800888c:	20000ab0 	.word	0x20000ab0

08008890 <GPS_Log_Stop>:

void GPS_Log_Stop(GPS_Handle_Typedef* hgps)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b082      	sub	sp, #8
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
	  log_gps = RESET;
 8008898:	4b21      	ldr	r3, [pc, #132]	; (8008920 <GPS_Log_Stop+0x90>)
 800889a:	2200      	movs	r2, #0
 800889c:	701a      	strb	r2, [r3, #0]
	  packet_full = 0;
 800889e:	4b21      	ldr	r3, [pc, #132]	; (8008924 <GPS_Log_Stop+0x94>)
 80088a0:	2200      	movs	r2, #0
 80088a2:	701a      	strb	r2, [r3, #0]

	  HAL_UART_DMAStop(hgps->gps_huart);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4618      	mov	r0, r3
 80088aa:	f7fe f995 	bl	8006bd8 <HAL_UART_DMAStop>
	  __HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	687a      	ldr	r2, [r7, #4]
 80088b6:	6812      	ldr	r2, [r2, #0]
 80088b8:	6812      	ldr	r2, [r2, #0]
 80088ba:	6812      	ldr	r2, [r2, #0]
 80088bc:	f022 0210 	bic.w	r2, r2, #16
 80088c0:	601a      	str	r2, [r3, #0]
	  __HAL_DMA_DISABLE_IT(hgps->gps_huart->hdmarx, DMA_IT_TC);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	687a      	ldr	r2, [r7, #4]
 80088cc:	6812      	ldr	r2, [r2, #0]
 80088ce:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80088d0:	6812      	ldr	r2, [r2, #0]
 80088d2:	6812      	ldr	r2, [r2, #0]
 80088d4:	f022 0202 	bic.w	r2, r2, #2
 80088d8:	601a      	str	r2, [r3, #0]

	  HAL_TIM_Base_Stop_IT(hgps->gps_htim);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	689b      	ldr	r3, [r3, #8]
 80088de:	4618      	mov	r0, r3
 80088e0:	f7fc f9e2 	bl	8004ca8 <HAL_TIM_Base_Stop_IT>
	  HAL_TIM_OC_Stop_IT(hgps->gps_htim, TIM_CHANNEL_1);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	689b      	ldr	r3, [r3, #8]
 80088e8:	2100      	movs	r1, #0
 80088ea:	4618      	mov	r0, r3
 80088ec:	f7fc fad8 	bl	8004ea0 <HAL_TIM_OC_Stop_IT>
	  if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1) == SET)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	689b      	ldr	r3, [r3, #8]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	691b      	ldr	r3, [r3, #16]
 80088f8:	f003 0302 	and.w	r3, r3, #2
 80088fc:	2b02      	cmp	r3, #2
 80088fe:	d105      	bne.n	800890c <GPS_Log_Stop+0x7c>
	  {
	   __HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f06f 0202 	mvn.w	r2, #2
 800890a:	611a      	str	r2, [r3, #16]

	  }
	  hgps->gps_htim->Instance->CNT = 0;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	689b      	ldr	r3, [r3, #8]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	2200      	movs	r2, #0
 8008914:	625a      	str	r2, [r3, #36]	; 0x24
  __ASM volatile ("nop");
 8008916:	bf00      	nop
	  __NOP();
}
 8008918:	bf00      	nop
 800891a:	3708      	adds	r7, #8
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}
 8008920:	200023bc 	.word	0x200023bc
 8008924:	20000a58 	.word	0x20000a58

08008928 <Clear_Buffer>:

void  Clear_Buffer(uint8_t *buffer,uint32_t size)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b082      	sub	sp, #8
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
 8008930:	6039      	str	r1, [r7, #0]
	memset(buffer,0,size);
 8008932:	683a      	ldr	r2, [r7, #0]
 8008934:	2100      	movs	r1, #0
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f003 fa79 	bl	800be2e <memset>
}
 800893c:	bf00      	nop
 800893e:	3708      	adds	r7, #8
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}

08008944 <is_valid>:

uint8_t is_valid(char* nmeamsg)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b088      	sub	sp, #32
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
	uint8_t flag = 0;
 800894c:	2300      	movs	r3, #0
 800894e:	77fb      	strb	r3, [r7, #31]

	char msg[4] = {0};
 8008950:	2300      	movs	r3, #0
 8008952:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 3; ++i)
 8008954:	2300      	movs	r3, #0
 8008956:	61bb      	str	r3, [r7, #24]
 8008958:	e00d      	b.n	8008976 <is_valid+0x32>
	{
		msg[i] = *(nmeamsg+2+i);
 800895a:	69bb      	ldr	r3, [r7, #24]
 800895c:	3302      	adds	r3, #2
 800895e:	687a      	ldr	r2, [r7, #4]
 8008960:	4413      	add	r3, r2
 8008962:	7819      	ldrb	r1, [r3, #0]
 8008964:	f107 020c 	add.w	r2, r7, #12
 8008968:	69bb      	ldr	r3, [r7, #24]
 800896a:	4413      	add	r3, r2
 800896c:	460a      	mov	r2, r1
 800896e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; ++i)
 8008970:	69bb      	ldr	r3, [r7, #24]
 8008972:	3301      	adds	r3, #1
 8008974:	61bb      	str	r3, [r7, #24]
 8008976:	69bb      	ldr	r3, [r7, #24]
 8008978:	2b02      	cmp	r3, #2
 800897a:	ddee      	ble.n	800895a <is_valid+0x16>
	}
	if((strcmp((char*)msg,"GLL") != 0))
 800897c:	f107 030c 	add.w	r3, r7, #12
 8008980:	492c      	ldr	r1, [pc, #176]	; (8008a34 <is_valid+0xf0>)
 8008982:	4618      	mov	r0, r3
 8008984:	f7f7 fc24 	bl	80001d0 <strcmp>
 8008988:	4603      	mov	r3, r0
 800898a:	2b00      	cmp	r3, #0
 800898c:	d019      	beq.n	80089c2 <is_valid+0x7e>
	{

		if (strcmp((char*)msg,"ZDA") != 0)
 800898e:	f107 030c 	add.w	r3, r7, #12
 8008992:	4929      	ldr	r1, [pc, #164]	; (8008a38 <is_valid+0xf4>)
 8008994:	4618      	mov	r0, r3
 8008996:	f7f7 fc1b 	bl	80001d0 <strcmp>
 800899a:	4603      	mov	r3, r0
 800899c:	2b00      	cmp	r3, #0
 800899e:	d00d      	beq.n	80089bc <is_valid+0x78>
		{
			if(strcmp((char*)msg,"GSA") != 0)
 80089a0:	f107 030c 	add.w	r3, r7, #12
 80089a4:	4925      	ldr	r1, [pc, #148]	; (8008a3c <is_valid+0xf8>)
 80089a6:	4618      	mov	r0, r3
 80089a8:	f7f7 fc12 	bl	80001d0 <strcmp>
 80089ac:	4603      	mov	r3, r0
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d001      	beq.n	80089b6 <is_valid+0x72>
			{
				return -1;
 80089b2:	23ff      	movs	r3, #255	; 0xff
 80089b4:	e039      	b.n	8008a2a <is_valid+0xe6>
			}
			else
			{
				flag = 2;
 80089b6:	2302      	movs	r3, #2
 80089b8:	77fb      	strb	r3, [r7, #31]
 80089ba:	e004      	b.n	80089c6 <is_valid+0x82>
			}
		}else
		{
			flag = 3;
 80089bc:	2303      	movs	r3, #3
 80089be:	77fb      	strb	r3, [r7, #31]
 80089c0:	e001      	b.n	80089c6 <is_valid+0x82>
		}

	}
	else
	{
		flag = 1;
 80089c2:	2301      	movs	r3, #1
 80089c4:	77fb      	strb	r3, [r7, #31]
	}
	/* check sum */
	uint16_t checksum = 0;
 80089c6:	2300      	movs	r3, #0
 80089c8:	82fb      	strh	r3, [r7, #22]
	while(*nmeamsg != '*')
 80089ca:	e008      	b.n	80089de <is_valid+0x9a>
	{
		checksum^= *nmeamsg;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	781b      	ldrb	r3, [r3, #0]
 80089d0:	b29a      	uxth	r2, r3
 80089d2:	8afb      	ldrh	r3, [r7, #22]
 80089d4:	4053      	eors	r3, r2
 80089d6:	82fb      	strh	r3, [r7, #22]
		nmeamsg++;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	3301      	adds	r3, #1
 80089dc:	607b      	str	r3, [r7, #4]
	while(*nmeamsg != '*')
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	2b2a      	cmp	r3, #42	; 0x2a
 80089e4:	d1f2      	bne.n	80089cc <is_valid+0x88>
	}
	uint8_t h = char_to_hex(*(++nmeamsg))*16;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	3301      	adds	r3, #1
 80089ea:	607b      	str	r3, [r7, #4]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	781b      	ldrb	r3, [r3, #0]
 80089f0:	4618      	mov	r0, r3
 80089f2:	f000 f825 	bl	8008a40 <char_to_hex>
 80089f6:	4603      	mov	r3, r0
 80089f8:	011b      	lsls	r3, r3, #4
 80089fa:	757b      	strb	r3, [r7, #21]
	uint8_t l = char_to_hex(*(++nmeamsg));
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	3301      	adds	r3, #1
 8008a00:	607b      	str	r3, [r7, #4]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	781b      	ldrb	r3, [r3, #0]
 8008a06:	4618      	mov	r0, r3
 8008a08:	f000 f81a 	bl	8008a40 <char_to_hex>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	753b      	strb	r3, [r7, #20]
	uint16_t checkbyte= h+l;
 8008a10:	7d7b      	ldrb	r3, [r7, #21]
 8008a12:	b29a      	uxth	r2, r3
 8008a14:	7d3b      	ldrb	r3, [r7, #20]
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	4413      	add	r3, r2
 8008a1a:	827b      	strh	r3, [r7, #18]

	if(!(checksum == checkbyte))
 8008a1c:	8afa      	ldrh	r2, [r7, #22]
 8008a1e:	8a7b      	ldrh	r3, [r7, #18]
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d001      	beq.n	8008a28 <is_valid+0xe4>
	{
		return -1;
 8008a24:	23ff      	movs	r3, #255	; 0xff
 8008a26:	e000      	b.n	8008a2a <is_valid+0xe6>
	}

	return flag;
 8008a28:	7ffb      	ldrb	r3, [r7, #31]
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3720      	adds	r7, #32
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	080127a8 	.word	0x080127a8
 8008a38:	080127ac 	.word	0x080127ac
 8008a3c:	080127b0 	.word	0x080127b0

08008a40 <char_to_hex>:
/*
 * Flag keeps track of successful coordinate retrievals
 */

uint8_t char_to_hex(char c)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b083      	sub	sp, #12
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	4603      	mov	r3, r0
 8008a48:	71fb      	strb	r3, [r7, #7]
	if(c == '\0')
 8008a4a:	79fb      	ldrb	r3, [r7, #7]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d101      	bne.n	8008a54 <char_to_hex+0x14>
	{
		return 0;
 8008a50:	2300      	movs	r3, #0
 8008a52:	e01e      	b.n	8008a92 <char_to_hex+0x52>
	}
	if ((c >='0') &&(c <='9'))
 8008a54:	79fb      	ldrb	r3, [r7, #7]
 8008a56:	2b2f      	cmp	r3, #47	; 0x2f
 8008a58:	d906      	bls.n	8008a68 <char_to_hex+0x28>
 8008a5a:	79fb      	ldrb	r3, [r7, #7]
 8008a5c:	2b39      	cmp	r3, #57	; 0x39
 8008a5e:	d803      	bhi.n	8008a68 <char_to_hex+0x28>
	{
		return (uint8_t)c - 48;
 8008a60:	79fb      	ldrb	r3, [r7, #7]
 8008a62:	3b30      	subs	r3, #48	; 0x30
 8008a64:	b2db      	uxtb	r3, r3
 8008a66:	e014      	b.n	8008a92 <char_to_hex+0x52>
	}
	if((c >='a') &&(c <='f'))
 8008a68:	79fb      	ldrb	r3, [r7, #7]
 8008a6a:	2b60      	cmp	r3, #96	; 0x60
 8008a6c:	d906      	bls.n	8008a7c <char_to_hex+0x3c>
 8008a6e:	79fb      	ldrb	r3, [r7, #7]
 8008a70:	2b66      	cmp	r3, #102	; 0x66
 8008a72:	d803      	bhi.n	8008a7c <char_to_hex+0x3c>
	{
		return (uint8_t)c - 87;
 8008a74:	79fb      	ldrb	r3, [r7, #7]
 8008a76:	3b57      	subs	r3, #87	; 0x57
 8008a78:	b2db      	uxtb	r3, r3
 8008a7a:	e00a      	b.n	8008a92 <char_to_hex+0x52>
	}
	if((c >='A') &&(c <='F'))
 8008a7c:	79fb      	ldrb	r3, [r7, #7]
 8008a7e:	2b40      	cmp	r3, #64	; 0x40
 8008a80:	d906      	bls.n	8008a90 <char_to_hex+0x50>
 8008a82:	79fb      	ldrb	r3, [r7, #7]
 8008a84:	2b46      	cmp	r3, #70	; 0x46
 8008a86:	d803      	bhi.n	8008a90 <char_to_hex+0x50>
	{
		return (uint8_t)c - 55;
 8008a88:	79fb      	ldrb	r3, [r7, #7]
 8008a8a:	3b37      	subs	r3, #55	; 0x37
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	e000      	b.n	8008a92 <char_to_hex+0x52>
	}
	return -1; //invalid charachter
 8008a90:	23ff      	movs	r3, #255	; 0xff
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	370c      	adds	r7, #12
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bc80      	pop	{r7}
 8008a9a:	4770      	bx	lr

08008a9c <parse_ZDA>:
 * Parser Functions:
 * Extract key data from NMEA message strings.
 */

uint8_t parse_ZDA(char* ZDAstring)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b088      	sub	sp, #32
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
	time_t t;
	struct tm *timepointer;

	t = time(NULL);
 8008aa4:	2000      	movs	r0, #0
 8008aa6:	f004 fc23 	bl	800d2f0 <time>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	60fb      	str	r3, [r7, #12]
	timepointer = localtime(&t);
 8008aae:	f107 030c 	add.w	r3, r7, #12
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f002 fe9c 	bl	800b7f0 <localtime>
 8008ab8:	61b8      	str	r0, [r7, #24]
	/* Get UTC time*/
	while(*ZDAstring++ != ',');
 8008aba:	bf00      	nop
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	1c5a      	adds	r2, r3, #1
 8008ac0:	607a      	str	r2, [r7, #4]
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	2b2c      	cmp	r3, #44	; 0x2c
 8008ac6:	d1f9      	bne.n	8008abc <parse_ZDA+0x20>
	char* temp = ZDAstring++;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	1c5a      	adds	r2, r3, #1
 8008acc:	607a      	str	r2, [r7, #4]
 8008ace:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < strlen(ZDAstring); ++i)
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	61fb      	str	r3, [r7, #28]
 8008ad4:	e011      	b.n	8008afa <parse_ZDA+0x5e>
	{
		if ((ZDAstring[i]==',')&&(ZDAstring[i+1] == ','))
 8008ad6:	69fb      	ldr	r3, [r7, #28]
 8008ad8:	687a      	ldr	r2, [r7, #4]
 8008ada:	4413      	add	r3, r2
 8008adc:	781b      	ldrb	r3, [r3, #0]
 8008ade:	2b2c      	cmp	r3, #44	; 0x2c
 8008ae0:	d108      	bne.n	8008af4 <parse_ZDA+0x58>
 8008ae2:	69fb      	ldr	r3, [r7, #28]
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	4413      	add	r3, r2
 8008aea:	781b      	ldrb	r3, [r3, #0]
 8008aec:	2b2c      	cmp	r3, #44	; 0x2c
 8008aee:	d101      	bne.n	8008af4 <parse_ZDA+0x58>
		{
			/* Data is invalid*/
			return -1;
 8008af0:	23ff      	movs	r3, #255	; 0xff
 8008af2:	e094      	b.n	8008c1e <parse_ZDA+0x182>
	for (int i = 0; i < strlen(ZDAstring); ++i)
 8008af4:	69fb      	ldr	r3, [r7, #28]
 8008af6:	3301      	adds	r3, #1
 8008af8:	61fb      	str	r3, [r7, #28]
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f7f7 fb72 	bl	80001e4 <strlen>
 8008b00:	4602      	mov	r2, r0
 8008b02:	69fb      	ldr	r3, [r7, #28]
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d8e6      	bhi.n	8008ad6 <parse_ZDA+0x3a>
		}
	}
	timepointer->tm_hour = (temp[0]-48)*10+ (temp[1]-48)+2;
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008b10:	4613      	mov	r3, r2
 8008b12:	009b      	lsls	r3, r3, #2
 8008b14:	4413      	add	r3, r2
 8008b16:	005b      	lsls	r3, r3, #1
 8008b18:	461a      	mov	r2, r3
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	781b      	ldrb	r3, [r3, #0]
 8008b20:	3b30      	subs	r3, #48	; 0x30
 8008b22:	4413      	add	r3, r2
 8008b24:	1c9a      	adds	r2, r3, #2
 8008b26:	69bb      	ldr	r3, [r7, #24]
 8008b28:	609a      	str	r2, [r3, #8]
	timepointer->tm_min = (temp[2]-48)*10+ (temp[3]-48)-1;
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	3302      	adds	r3, #2
 8008b2e:	781b      	ldrb	r3, [r3, #0]
 8008b30:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008b34:	4613      	mov	r3, r2
 8008b36:	009b      	lsls	r3, r3, #2
 8008b38:	4413      	add	r3, r2
 8008b3a:	005b      	lsls	r3, r3, #1
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	3303      	adds	r3, #3
 8008b42:	781b      	ldrb	r3, [r3, #0]
 8008b44:	3b30      	subs	r3, #48	; 0x30
 8008b46:	4413      	add	r3, r2
 8008b48:	1e5a      	subs	r2, r3, #1
 8008b4a:	69bb      	ldr	r3, [r7, #24]
 8008b4c:	605a      	str	r2, [r3, #4]
	timepointer->tm_sec = (temp[4]-48)*10+ (temp[5]-48) -1 ;
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	3304      	adds	r3, #4
 8008b52:	781b      	ldrb	r3, [r3, #0]
 8008b54:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008b58:	4613      	mov	r3, r2
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	4413      	add	r3, r2
 8008b5e:	005b      	lsls	r3, r3, #1
 8008b60:	461a      	mov	r2, r3
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	3305      	adds	r3, #5
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	3b30      	subs	r3, #48	; 0x30
 8008b6a:	4413      	add	r3, r2
 8008b6c:	1e5a      	subs	r2, r3, #1
 8008b6e:	69bb      	ldr	r3, [r7, #24]
 8008b70:	601a      	str	r2, [r3, #0]
	while(*ZDAstring++ != ',');
 8008b72:	bf00      	nop
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	1c5a      	adds	r2, r3, #1
 8008b78:	607a      	str	r2, [r7, #4]
 8008b7a:	781b      	ldrb	r3, [r3, #0]
 8008b7c:	2b2c      	cmp	r3, #44	; 0x2c
 8008b7e:	d1f9      	bne.n	8008b74 <parse_ZDA+0xd8>
	temp = ZDAstring;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	617b      	str	r3, [r7, #20]
	timepointer->tm_mday = (temp[0]-48)*10+ (temp[1]-48);
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	781b      	ldrb	r3, [r3, #0]
 8008b88:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008b8c:	4613      	mov	r3, r2
 8008b8e:	009b      	lsls	r3, r3, #2
 8008b90:	4413      	add	r3, r2
 8008b92:	005b      	lsls	r3, r3, #1
 8008b94:	461a      	mov	r2, r3
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	3301      	adds	r3, #1
 8008b9a:	781b      	ldrb	r3, [r3, #0]
 8008b9c:	3b30      	subs	r3, #48	; 0x30
 8008b9e:	441a      	add	r2, r3
 8008ba0:	69bb      	ldr	r3, [r7, #24]
 8008ba2:	60da      	str	r2, [r3, #12]
	timepointer->tm_mon = (temp[3]-48)*10+ (temp[4]-48)-1;
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	3303      	adds	r3, #3
 8008ba8:	781b      	ldrb	r3, [r3, #0]
 8008baa:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008bae:	4613      	mov	r3, r2
 8008bb0:	009b      	lsls	r3, r3, #2
 8008bb2:	4413      	add	r3, r2
 8008bb4:	005b      	lsls	r3, r3, #1
 8008bb6:	461a      	mov	r2, r3
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	3304      	adds	r3, #4
 8008bbc:	781b      	ldrb	r3, [r3, #0]
 8008bbe:	3b30      	subs	r3, #48	; 0x30
 8008bc0:	4413      	add	r3, r2
 8008bc2:	1e5a      	subs	r2, r3, #1
 8008bc4:	69bb      	ldr	r3, [r7, #24]
 8008bc6:	611a      	str	r2, [r3, #16]
	timepointer->tm_year = (temp[6]-48)*1000 +(temp[7]-48)*100 + (temp[8]-48)*10 +(temp[9]-48)-1900;
 8008bc8:	697b      	ldr	r3, [r7, #20]
 8008bca:	3306      	adds	r3, #6
 8008bcc:	781b      	ldrb	r3, [r3, #0]
 8008bce:	3b30      	subs	r3, #48	; 0x30
 8008bd0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008bd4:	fb02 f203 	mul.w	r2, r2, r3
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	3307      	adds	r3, #7
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	3b30      	subs	r3, #48	; 0x30
 8008be0:	2164      	movs	r1, #100	; 0x64
 8008be2:	fb01 f303 	mul.w	r3, r1, r3
 8008be6:	18d1      	adds	r1, r2, r3
 8008be8:	697b      	ldr	r3, [r7, #20]
 8008bea:	3308      	adds	r3, #8
 8008bec:	781b      	ldrb	r3, [r3, #0]
 8008bee:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008bf2:	4613      	mov	r3, r2
 8008bf4:	009b      	lsls	r3, r3, #2
 8008bf6:	4413      	add	r3, r2
 8008bf8:	005b      	lsls	r3, r3, #1
 8008bfa:	18ca      	adds	r2, r1, r3
 8008bfc:	697b      	ldr	r3, [r7, #20]
 8008bfe:	3309      	adds	r3, #9
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	3b30      	subs	r3, #48	; 0x30
 8008c04:	4413      	add	r3, r2
 8008c06:	f2a3 726c 	subw	r2, r3, #1900	; 0x76c
 8008c0a:	69bb      	ldr	r3, [r7, #24]
 8008c0c:	615a      	str	r2, [r3, #20]
	time_t result;

	 result = mktime(timepointer);
 8008c0e:	69b8      	ldr	r0, [r7, #24]
 8008c10:	f003 f9f6 	bl	800c000 <mktime>
 8008c14:	6138      	str	r0, [r7, #16]
	 eTime =  result;
 8008c16:	693b      	ldr	r3, [r7, #16]
 8008c18:	4a03      	ldr	r2, [pc, #12]	; (8008c28 <parse_ZDA+0x18c>)
 8008c1a:	6013      	str	r3, [r2, #0]
	return 0;
 8008c1c:	2300      	movs	r3, #0
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3720      	adds	r7, #32
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}
 8008c26:	bf00      	nop
 8008c28:	20000a54 	.word	0x20000a54

08008c2c <Parse_GLL>:

uint8_t Parse_GLL(char* GLLstring)
{
 8008c2c:	b5b0      	push	{r4, r5, r7, lr}
 8008c2e:	b086      	sub	sp, #24
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
	/* Extract latitude*/
	uint8_t flag = 0;
 8008c34:	2300      	movs	r3, #0
 8008c36:	75fb      	strb	r3, [r7, #23]
	GLLstring+= 6;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	3306      	adds	r3, #6
 8008c3c:	607b      	str	r3, [r7, #4]
	char* temp = GLLstring;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	613b      	str	r3, [r7, #16]
	uint8_t count = 0;
 8008c42:	2300      	movs	r3, #0
 8008c44:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 8008c46:	e002      	b.n	8008c4e <Parse_GLL+0x22>
	{
		count++;
 8008c48:	7dbb      	ldrb	r3, [r7, #22]
 8008c4a:	3301      	adds	r3, #1
 8008c4c:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	1c5a      	adds	r2, r3, #1
 8008c52:	607a      	str	r2, [r7, #4]
 8008c54:	781b      	ldrb	r3, [r3, #0]
 8008c56:	2b2c      	cmp	r3, #44	; 0x2c
 8008c58:	d1f6      	bne.n	8008c48 <Parse_GLL+0x1c>
	}
	if((count > 0))
 8008c5a:	7dbb      	ldrb	r3, [r7, #22]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d02e      	beq.n	8008cbe <Parse_GLL+0x92>
	{
		temp[count] = '\0';
 8008c60:	7dbb      	ldrb	r3, [r7, #22]
 8008c62:	693a      	ldr	r2, [r7, #16]
 8008c64:	4413      	add	r3, r2
 8008c66:	2200      	movs	r2, #0
 8008c68:	701a      	strb	r2, [r3, #0]
		int8_t sign = 1 -2*( temp[++count] =='S');
 8008c6a:	7dbb      	ldrb	r3, [r7, #22]
 8008c6c:	3301      	adds	r3, #1
 8008c6e:	75bb      	strb	r3, [r7, #22]
 8008c70:	7dbb      	ldrb	r3, [r7, #22]
 8008c72:	693a      	ldr	r2, [r7, #16]
 8008c74:	4413      	add	r3, r2
 8008c76:	781b      	ldrb	r3, [r3, #0]
 8008c78:	2b53      	cmp	r3, #83	; 0x53
 8008c7a:	d102      	bne.n	8008c82 <Parse_GLL+0x56>
 8008c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8008c80:	e000      	b.n	8008c84 <Parse_GLL+0x58>
 8008c82:	2301      	movs	r3, #1
 8008c84:	73fb      	strb	r3, [r7, #15]
		GPS_coord.lat = sign*atof(temp);
 8008c86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f7f7 fc5a 	bl	8000544 <__aeabi_i2d>
 8008c90:	4604      	mov	r4, r0
 8008c92:	460d      	mov	r5, r1
 8008c94:	6938      	ldr	r0, [r7, #16]
 8008c96:	f002 fd7d 	bl	800b794 <atof>
 8008c9a:	4602      	mov	r2, r0
 8008c9c:	460b      	mov	r3, r1
 8008c9e:	4620      	mov	r0, r4
 8008ca0:	4629      	mov	r1, r5
 8008ca2:	f7f7 fcb5 	bl	8000610 <__aeabi_dmul>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	460c      	mov	r4, r1
 8008caa:	4618      	mov	r0, r3
 8008cac:	4621      	mov	r1, r4
 8008cae:	f7f7 ffa7 	bl	8000c00 <__aeabi_d2f>
 8008cb2:	4602      	mov	r2, r0
 8008cb4:	4b28      	ldr	r3, [pc, #160]	; (8008d58 <Parse_GLL+0x12c>)
 8008cb6:	601a      	str	r2, [r3, #0]
		flag++;
 8008cb8:	7dfb      	ldrb	r3, [r7, #23]
 8008cba:	3301      	adds	r3, #1
 8008cbc:	75fb      	strb	r3, [r7, #23]
	}

	/* Extract longitude */
	while(*GLLstring++ !=',');
 8008cbe:	bf00      	nop
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	1c5a      	adds	r2, r3, #1
 8008cc4:	607a      	str	r2, [r7, #4]
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	2b2c      	cmp	r3, #44	; 0x2c
 8008cca:	d1f9      	bne.n	8008cc0 <Parse_GLL+0x94>
	temp = GLLstring;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	613b      	str	r3, [r7, #16]
	count = 0;
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 8008cd4:	e002      	b.n	8008cdc <Parse_GLL+0xb0>
	{
			count++;
 8008cd6:	7dbb      	ldrb	r3, [r7, #22]
 8008cd8:	3301      	adds	r3, #1
 8008cda:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	1c5a      	adds	r2, r3, #1
 8008ce0:	607a      	str	r2, [r7, #4]
 8008ce2:	781b      	ldrb	r3, [r3, #0]
 8008ce4:	2b2c      	cmp	r3, #44	; 0x2c
 8008ce6:	d1f6      	bne.n	8008cd6 <Parse_GLL+0xaa>
	}
	if((count > 0))
 8008ce8:	7dbb      	ldrb	r3, [r7, #22]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d02e      	beq.n	8008d4c <Parse_GLL+0x120>
	{
			temp[count] = '\0';
 8008cee:	7dbb      	ldrb	r3, [r7, #22]
 8008cf0:	693a      	ldr	r2, [r7, #16]
 8008cf2:	4413      	add	r3, r2
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	701a      	strb	r2, [r3, #0]
			int8_t sign = 1 -2*( temp[++count] =='W');
 8008cf8:	7dbb      	ldrb	r3, [r7, #22]
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	75bb      	strb	r3, [r7, #22]
 8008cfe:	7dbb      	ldrb	r3, [r7, #22]
 8008d00:	693a      	ldr	r2, [r7, #16]
 8008d02:	4413      	add	r3, r2
 8008d04:	781b      	ldrb	r3, [r3, #0]
 8008d06:	2b57      	cmp	r3, #87	; 0x57
 8008d08:	d102      	bne.n	8008d10 <Parse_GLL+0xe4>
 8008d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8008d0e:	e000      	b.n	8008d12 <Parse_GLL+0xe6>
 8008d10:	2301      	movs	r3, #1
 8008d12:	73bb      	strb	r3, [r7, #14]
			GPS_coord.longi = sign*atof(temp);
 8008d14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f7f7 fc13 	bl	8000544 <__aeabi_i2d>
 8008d1e:	4604      	mov	r4, r0
 8008d20:	460d      	mov	r5, r1
 8008d22:	6938      	ldr	r0, [r7, #16]
 8008d24:	f002 fd36 	bl	800b794 <atof>
 8008d28:	4602      	mov	r2, r0
 8008d2a:	460b      	mov	r3, r1
 8008d2c:	4620      	mov	r0, r4
 8008d2e:	4629      	mov	r1, r5
 8008d30:	f7f7 fc6e 	bl	8000610 <__aeabi_dmul>
 8008d34:	4603      	mov	r3, r0
 8008d36:	460c      	mov	r4, r1
 8008d38:	4618      	mov	r0, r3
 8008d3a:	4621      	mov	r1, r4
 8008d3c:	f7f7 ff60 	bl	8000c00 <__aeabi_d2f>
 8008d40:	4602      	mov	r2, r0
 8008d42:	4b05      	ldr	r3, [pc, #20]	; (8008d58 <Parse_GLL+0x12c>)
 8008d44:	605a      	str	r2, [r3, #4]
			flag++;
 8008d46:	7dfb      	ldrb	r3, [r7, #23]
 8008d48:	3301      	adds	r3, #1
 8008d4a:	75fb      	strb	r3, [r7, #23]

	}

return flag;
 8008d4c:	7dfb      	ldrb	r3, [r7, #23]

}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3718      	adds	r7, #24
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bdb0      	pop	{r4, r5, r7, pc}
 8008d56:	bf00      	nop
 8008d58:	20000a5c 	.word	0x20000a5c

08008d5c <parse_GSA>:

uint8_t parse_GSA(char* GSA_string)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b089      	sub	sp, #36	; 0x24
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
	/* Isolate Dilation of Precisions*/
	uint8_t count = 0;
 8008d64:	2300      	movs	r3, #0
 8008d66:	77fb      	strb	r3, [r7, #31]
	char* t = GSA_string;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	61bb      	str	r3, [r7, #24]
	while(count < 2)
 8008d6c:	e008      	b.n	8008d80 <parse_GSA+0x24>
	{
		if(*t++==',')count++;
 8008d6e:	69bb      	ldr	r3, [r7, #24]
 8008d70:	1c5a      	adds	r2, r3, #1
 8008d72:	61ba      	str	r2, [r7, #24]
 8008d74:	781b      	ldrb	r3, [r3, #0]
 8008d76:	2b2c      	cmp	r3, #44	; 0x2c
 8008d78:	d102      	bne.n	8008d80 <parse_GSA+0x24>
 8008d7a:	7ffb      	ldrb	r3, [r7, #31]
 8008d7c:	3301      	adds	r3, #1
 8008d7e:	77fb      	strb	r3, [r7, #31]
	while(count < 2)
 8008d80:	7ffb      	ldrb	r3, [r7, #31]
 8008d82:	2b01      	cmp	r3, #1
 8008d84:	d9f3      	bls.n	8008d6e <parse_GSA+0x12>
	}
	diag.fix_type = (*t++-48);
 8008d86:	69bb      	ldr	r3, [r7, #24]
 8008d88:	1c5a      	adds	r2, r3, #1
 8008d8a:	61ba      	str	r2, [r7, #24]
 8008d8c:	781b      	ldrb	r3, [r3, #0]
 8008d8e:	3b30      	subs	r3, #48	; 0x30
 8008d90:	b2da      	uxtb	r2, r3
 8008d92:	4b45      	ldr	r3, [pc, #276]	; (8008ea8 <parse_GSA+0x14c>)
 8008d94:	71da      	strb	r2, [r3, #7]

	//field 3 - 15 indicate satelites
	uint8_t numsats = 0;
 8008d96:	2300      	movs	r3, #0
 8008d98:	75fb      	strb	r3, [r7, #23]
	uint8_t numfields = 0;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 8008d9e:	e015      	b.n	8008dcc <parse_GSA+0x70>
	{
		uint8_t count = 0;
 8008da0:	2300      	movs	r3, #0
 8008da2:	757b      	strb	r3, [r7, #21]
		while(*++t !=',')count++;
 8008da4:	e002      	b.n	8008dac <parse_GSA+0x50>
 8008da6:	7d7b      	ldrb	r3, [r7, #21]
 8008da8:	3301      	adds	r3, #1
 8008daa:	757b      	strb	r3, [r7, #21]
 8008dac:	69bb      	ldr	r3, [r7, #24]
 8008dae:	3301      	adds	r3, #1
 8008db0:	61bb      	str	r3, [r7, #24]
 8008db2:	69bb      	ldr	r3, [r7, #24]
 8008db4:	781b      	ldrb	r3, [r3, #0]
 8008db6:	2b2c      	cmp	r3, #44	; 0x2c
 8008db8:	d1f5      	bne.n	8008da6 <parse_GSA+0x4a>
		if(count > 0)
 8008dba:	7d7b      	ldrb	r3, [r7, #21]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d002      	beq.n	8008dc6 <parse_GSA+0x6a>
		{
			numsats++;
 8008dc0:	7dfb      	ldrb	r3, [r7, #23]
 8008dc2:	3301      	adds	r3, #1
 8008dc4:	75fb      	strb	r3, [r7, #23]
		}
		numfields++;
 8008dc6:	7dbb      	ldrb	r3, [r7, #22]
 8008dc8:	3301      	adds	r3, #1
 8008dca:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 8008dcc:	7dbb      	ldrb	r3, [r7, #22]
 8008dce:	2b0b      	cmp	r3, #11
 8008dd0:	d9e6      	bls.n	8008da0 <parse_GSA+0x44>

	}
	diag.num_sats = numsats;
 8008dd2:	4a35      	ldr	r2, [pc, #212]	; (8008ea8 <parse_GSA+0x14c>)
 8008dd4:	7dfb      	ldrb	r3, [r7, #23]
 8008dd6:	7193      	strb	r3, [r2, #6]
	DOP_t dop[3] = {0};
 8008dd8:	f107 0308 	add.w	r3, r7, #8
 8008ddc:	2200      	movs	r2, #0
 8008dde:	601a      	str	r2, [r3, #0]
 8008de0:	809a      	strh	r2, [r3, #4]
	for (int i = 0; i < 3; ++i)
 8008de2:	2300      	movs	r3, #0
 8008de4:	613b      	str	r3, [r7, #16]
 8008de6:	e043      	b.n	8008e70 <parse_GSA+0x114>
	{
		//get digit
		while(*++t != '.')
		{
			dop[i].digit = dop[i].digit*10 +(*t-48);
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	005b      	lsls	r3, r3, #1
 8008dec:	f107 0220 	add.w	r2, r7, #32
 8008df0:	4413      	add	r3, r2
 8008df2:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8008df6:	461a      	mov	r2, r3
 8008df8:	0092      	lsls	r2, r2, #2
 8008dfa:	4413      	add	r3, r2
 8008dfc:	005b      	lsls	r3, r3, #1
 8008dfe:	b2da      	uxtb	r2, r3
 8008e00:	69bb      	ldr	r3, [r7, #24]
 8008e02:	781b      	ldrb	r3, [r3, #0]
 8008e04:	4413      	add	r3, r2
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	3b30      	subs	r3, #48	; 0x30
 8008e0a:	b2da      	uxtb	r2, r3
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	005b      	lsls	r3, r3, #1
 8008e10:	f107 0120 	add.w	r1, r7, #32
 8008e14:	440b      	add	r3, r1
 8008e16:	f803 2c18 	strb.w	r2, [r3, #-24]
		while(*++t != '.')
 8008e1a:	69bb      	ldr	r3, [r7, #24]
 8008e1c:	3301      	adds	r3, #1
 8008e1e:	61bb      	str	r3, [r7, #24]
 8008e20:	69bb      	ldr	r3, [r7, #24]
 8008e22:	781b      	ldrb	r3, [r3, #0]
 8008e24:	2b2e      	cmp	r3, #46	; 0x2e
 8008e26:	d1df      	bne.n	8008de8 <parse_GSA+0x8c>
		}
		while(*++t != ',')
 8008e28:	e018      	b.n	8008e5c <parse_GSA+0x100>
		{
			dop[i].precision = dop[i].precision*10+(*t-48);
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	005b      	lsls	r3, r3, #1
 8008e2e:	f107 0220 	add.w	r2, r7, #32
 8008e32:	4413      	add	r3, r2
 8008e34:	f813 3c17 	ldrb.w	r3, [r3, #-23]
 8008e38:	461a      	mov	r2, r3
 8008e3a:	0092      	lsls	r2, r2, #2
 8008e3c:	4413      	add	r3, r2
 8008e3e:	005b      	lsls	r3, r3, #1
 8008e40:	b2da      	uxtb	r2, r3
 8008e42:	69bb      	ldr	r3, [r7, #24]
 8008e44:	781b      	ldrb	r3, [r3, #0]
 8008e46:	4413      	add	r3, r2
 8008e48:	b2db      	uxtb	r3, r3
 8008e4a:	3b30      	subs	r3, #48	; 0x30
 8008e4c:	b2da      	uxtb	r2, r3
 8008e4e:	693b      	ldr	r3, [r7, #16]
 8008e50:	005b      	lsls	r3, r3, #1
 8008e52:	f107 0120 	add.w	r1, r7, #32
 8008e56:	440b      	add	r3, r1
 8008e58:	f803 2c17 	strb.w	r2, [r3, #-23]
		while(*++t != ',')
 8008e5c:	69bb      	ldr	r3, [r7, #24]
 8008e5e:	3301      	adds	r3, #1
 8008e60:	61bb      	str	r3, [r7, #24]
 8008e62:	69bb      	ldr	r3, [r7, #24]
 8008e64:	781b      	ldrb	r3, [r3, #0]
 8008e66:	2b2c      	cmp	r3, #44	; 0x2c
 8008e68:	d1df      	bne.n	8008e2a <parse_GSA+0xce>
	for (int i = 0; i < 3; ++i)
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	3301      	adds	r3, #1
 8008e6e:	613b      	str	r3, [r7, #16]
 8008e70:	693b      	ldr	r3, [r7, #16]
 8008e72:	2b02      	cmp	r3, #2
 8008e74:	ddd1      	ble.n	8008e1a <parse_GSA+0xbe>
	}
	/*
	 * If successful, add to diagnostic struct
	 *
	 */
diag.HDOP = dop[0];
 8008e76:	4b0c      	ldr	r3, [pc, #48]	; (8008ea8 <parse_GSA+0x14c>)
 8008e78:	3302      	adds	r3, #2
 8008e7a:	f107 0208 	add.w	r2, r7, #8
 8008e7e:	8812      	ldrh	r2, [r2, #0]
 8008e80:	801a      	strh	r2, [r3, #0]
diag.PDOP = dop[1];
 8008e82:	4b09      	ldr	r3, [pc, #36]	; (8008ea8 <parse_GSA+0x14c>)
 8008e84:	461a      	mov	r2, r3
 8008e86:	f107 030a 	add.w	r3, r7, #10
 8008e8a:	881b      	ldrh	r3, [r3, #0]
 8008e8c:	8013      	strh	r3, [r2, #0]
diag.VDOP = dop[2];
 8008e8e:	4b06      	ldr	r3, [pc, #24]	; (8008ea8 <parse_GSA+0x14c>)
 8008e90:	3304      	adds	r3, #4
 8008e92:	f107 020c 	add.w	r2, r7, #12
 8008e96:	8812      	ldrh	r2, [r2, #0]
 8008e98:	801a      	strh	r2, [r3, #0]
	return 0;
 8008e9a:	2300      	movs	r3, #0
}
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	3724      	adds	r7, #36	; 0x24
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bc80      	pop	{r7}
 8008ea4:	4770      	bx	lr
 8008ea6:	bf00      	nop
 8008ea8:	20000a48 	.word	0x20000a48

08008eac <init_GPS>:

//================== 5. Peripheral Function Definitions ===============================

GPS_Init_msg_t init_GPS(GPS_Handle_Typedef *hgps)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b084      	sub	sp, #16
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]

	if(MX_DMA_Init() != HAL_OK)  return GPS_Init_Periph_Config_Error;
 8008eb4:	f7ff fbfa 	bl	80086ac <MX_DMA_Init>
 8008eb8:	4603      	mov	r3, r0
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d001      	beq.n	8008ec2 <init_GPS+0x16>
 8008ebe:	2306      	movs	r3, #6
 8008ec0:	e078      	b.n	8008fb4 <init_GPS+0x108>
	if(MX_UART4_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 8008ec2:	f7ff fbc3 	bl	800864c <MX_UART4_Init>
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d001      	beq.n	8008ed0 <init_GPS+0x24>
 8008ecc:	2306      	movs	r3, #6
 8008ece:	e071      	b.n	8008fb4 <init_GPS+0x108>
	if(MX_TIM2_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 8008ed0:	f7ff faf0 	bl	80084b4 <MX_TIM2_Init>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d001      	beq.n	8008ede <init_GPS+0x32>
 8008eda:	2306      	movs	r3, #6
 8008edc:	e06a      	b.n	8008fb4 <init_GPS+0x108>

	/* attach handlers to gps instances*/
	hgps->gps_huart = &huart4;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4a36      	ldr	r2, [pc, #216]	; (8008fbc <init_GPS+0x110>)
 8008ee2:	601a      	str	r2, [r3, #0]
	hgps->gps_htim  = &htim2;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	4a36      	ldr	r2, [pc, #216]	; (8008fc0 <init_GPS+0x114>)
 8008ee8:	609a      	str	r2, [r3, #8]
	hgps->gps_hdmamem = &hdma_memtomem_dma1_channel1;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	4a35      	ldr	r2, [pc, #212]	; (8008fc4 <init_GPS+0x118>)
 8008eee:	605a      	str	r2, [r3, #4]

	/* Attach pointers to data buffer */
	hgps->GPS_Tx_Buffer = DMA_TX_Buffer;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	4a35      	ldr	r2, [pc, #212]	; (8008fc8 <init_GPS+0x11c>)
 8008ef4:	611a      	str	r2, [r3, #16]
	hgps->GPS_Rx_Buffer = DMA_RX_Buffer;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	4a34      	ldr	r2, [pc, #208]	; (8008fcc <init_GPS+0x120>)
 8008efa:	60da      	str	r2, [r3, #12]
	hgps->GPS_Mem_Buffer = GNSS_Buffer;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	4a34      	ldr	r2, [pc, #208]	; (8008fd0 <init_GPS+0x124>)
 8008f00:	615a      	str	r2, [r3, #20]

	//poll a byte to see if reciever online
	uint8_t test_byte;
	if(HAL_UART_Receive(hgps->gps_huart,&test_byte,1,250) != HAL_OK)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6818      	ldr	r0, [r3, #0]
 8008f06:	f107 010e 	add.w	r1, r7, #14
 8008f0a:	23fa      	movs	r3, #250	; 0xfa
 8008f0c:	2201      	movs	r2, #1
 8008f0e:	f7fd fbfe 	bl	800670e <HAL_UART_Receive>
 8008f12:	4603      	mov	r3, r0
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d001      	beq.n	8008f1c <init_GPS+0x70>
	{
		return GPS_Init_Offline_Error;
 8008f18:	2307      	movs	r3, #7
 8008f1a:	e04b      	b.n	8008fb4 <init_GPS+0x108>
	}
	UBX_MSG_t GPS_Acknowledgement_State = UBX_Send_Ack(hgps);
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 f941 	bl	80091a4 <UBX_Send_Ack>
 8008f22:	4603      	mov	r3, r0
 8008f24:	73fb      	strb	r3, [r7, #15]
	if(GPS_Acknowledgement_State == UBX_ACK_ACK)
 8008f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	d115      	bne.n	8008f5a <init_GPS+0xae>
	{
		Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	691b      	ldr	r3, [r3, #16]
 8008f32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7ff fcf6 	bl	8008928 <Clear_Buffer>
		Clear_Buffer(hgps->GPS_Mem_Buffer,GNSS_BUFFER_SIZE);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	695b      	ldr	r3, [r3, #20]
 8008f40:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008f44:	4618      	mov	r0, r3
 8008f46:	f7ff fcef 	bl	8008928 <Clear_Buffer>
		if( UBX_Configure_Baudrate(hgps) != UBX_ACK_ACK)
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f000 fa5a 	bl	8009404 <UBX_Configure_Baudrate>
 8008f50:	4603      	mov	r3, r0
 8008f52:	2b01      	cmp	r3, #1
 8008f54:	d025      	beq.n	8008fa2 <init_GPS+0xf6>
		{
			return GPS_Init_Baud_Config_Error;
 8008f56:	2303      	movs	r3, #3
 8008f58:	e02c      	b.n	8008fb4 <init_GPS+0x108>
		}

	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Rx)
 8008f5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f5e:	f113 0f03 	cmn.w	r3, #3
 8008f62:	d117      	bne.n	8008f94 <init_GPS+0xe8>
		/*
		 * If Not recieving Ack-Ack on 115200, it could be possible that the device is
		 * already configured. change baud rate and try again
		 */
		//configure baud rate to 115200 and try again
		if(USART_Set_Baudrate(hgps,115200) == HAL_OK)
 8008f64:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f000 f8a1 	bl	80090b0 <USART_Set_Baudrate>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d104      	bne.n	8008f7e <init_GPS+0xd2>
		{
			GPS_Acknowledgement_State = UBX_Send_Ack(hgps);
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f000 f915 	bl	80091a4 <UBX_Send_Ack>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	73fb      	strb	r3, [r7, #15]
		}
		if(GPS_Acknowledgement_State == UBX_TIMEOUT_Rx || GPS_Acknowledgement_State == UBX_ACK_NACK)
 8008f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f82:	f113 0f03 	cmn.w	r3, #3
 8008f86:	d003      	beq.n	8008f90 <init_GPS+0xe4>
 8008f88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d108      	bne.n	8008fa2 <init_GPS+0xf6>
		{
			return GPS_Init_Ack_Error;
 8008f90:	2302      	movs	r3, #2
 8008f92:	e00f      	b.n	8008fb4 <init_GPS+0x108>
		}


	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Tx)
 8008f94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f98:	f113 0f02 	cmn.w	r3, #2
 8008f9c:	d101      	bne.n	8008fa2 <init_GPS+0xf6>
	{
		return GPS_Init_Ack_Tx_Error;
 8008f9e:	2305      	movs	r3, #5
 8008fa0:	e008      	b.n	8008fb4 <init_GPS+0x108>
	}
	//configure message buffer
	if( UBX_Configure_Messages(hgps) != UBX_OK )
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f000 fa78 	bl	8009498 <UBX_Configure_Messages>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	2b02      	cmp	r3, #2
 8008fac:	d001      	beq.n	8008fb2 <init_GPS+0x106>
	{
		return GPS_Init_MSG_Config_Error;
 8008fae:	2304      	movs	r3, #4
 8008fb0:	e000      	b.n	8008fb4 <init_GPS+0x108>
	}
	return GPS_Init_OK;
 8008fb2:	2301      	movs	r3, #1
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3710      	adds	r7, #16
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}
 8008fbc:	200012b0 	.word	0x200012b0
 8008fc0:	20001330 	.word	0x20001330
 8008fc4:	20000a64 	.word	0x20000a64
 8008fc8:	20001bbc 	.word	0x20001bbc
 8008fcc:	20000ab0 	.word	0x20000ab0
 8008fd0:	20001370 	.word	0x20001370

08008fd4 <deinit_GPS>:

GPS_Init_msg_t deinit_GPS(GPS_Handle_Typedef* hgps)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b082      	sub	sp, #8
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
	/* Deinit Timer */
	if(hgps->gps_htim->Instance != GPS_TIM_PORT)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	689b      	ldr	r3, [r3, #8]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fe6:	d004      	beq.n	8008ff2 <deinit_GPS+0x1e>
	{
		hgps->gps_htim->Instance = GPS_TIM_PORT;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	689b      	ldr	r3, [r3, #8]
 8008fec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008ff0:	601a      	str	r2, [r3, #0]
	}
	//Disable Timer
	HAL_TIM_Base_Stop_IT(hgps->gps_htim);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f7fb fe56 	bl	8004ca8 <HAL_TIM_Base_Stop_IT>
	if(HAL_TIM_Base_DeInit(hgps->gps_htim) != HAL_OK)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	4618      	mov	r0, r3
 8009002:	f7fb fdcd 	bl	8004ba0 <HAL_TIM_Base_DeInit>
 8009006:	4603      	mov	r3, r0
 8009008:	2b00      	cmp	r3, #0
 800900a:	d001      	beq.n	8009010 <deinit_GPS+0x3c>
	{
		return GPS_Init_Periph_Config_Error;
 800900c:	2306      	movs	r3, #6
 800900e:	e046      	b.n	800909e <deinit_GPS+0xca>
	}
	//detach instance
	hgps->gps_htim = NULL;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2200      	movs	r2, #0
 8009014:	609a      	str	r2, [r3, #8]
	/* De init UART*/
	if(hgps->gps_huart->Instance != GPS_UART_PORT)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4a22      	ldr	r2, [pc, #136]	; (80090a8 <deinit_GPS+0xd4>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d003      	beq.n	800902a <deinit_GPS+0x56>
	{
		hgps->gps_huart->Instance = GPS_UART_PORT;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a20      	ldr	r2, [pc, #128]	; (80090a8 <deinit_GPS+0xd4>)
 8009028:	601a      	str	r2, [r3, #0]
	}
	if(HAL_UART_DeInit(hgps->gps_huart) != HAL_OK)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4618      	mov	r0, r3
 8009030:	f7fd faa5 	bl	800657e <HAL_UART_DeInit>
 8009034:	4603      	mov	r3, r0
 8009036:	2b00      	cmp	r3, #0
 8009038:	d001      	beq.n	800903e <deinit_GPS+0x6a>
	{
		return GPS_Init_Periph_Config_Error;
 800903a:	2306      	movs	r3, #6
 800903c:	e02f      	b.n	800909e <deinit_GPS+0xca>
	}
	hgps->gps_huart = NULL;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2200      	movs	r2, #0
 8009042:	601a      	str	r2, [r3, #0]
	/* De init DMA Memory Stream*/
	if(hgps->gps_hdmamem->Instance != DMA1_Channel1)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	685b      	ldr	r3, [r3, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a18      	ldr	r2, [pc, #96]	; (80090ac <deinit_GPS+0xd8>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d003      	beq.n	8009058 <deinit_GPS+0x84>
	{
		hgps->gps_hdmamem->Instance = DMA1_Channel1;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	4a15      	ldr	r2, [pc, #84]	; (80090ac <deinit_GPS+0xd8>)
 8009056:	601a      	str	r2, [r3, #0]
	}
	if(HAL_DMA_DeInit(hgps->gps_hdmamem) != HAL_OK)
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	4618      	mov	r0, r3
 800905e:	f7f8 fa85 	bl	800156c <HAL_DMA_DeInit>
 8009062:	4603      	mov	r3, r0
 8009064:	2b00      	cmp	r3, #0
 8009066:	d001      	beq.n	800906c <deinit_GPS+0x98>
	{
		return GPS_Init_Periph_Config_Error;
 8009068:	2306      	movs	r3, #6
 800906a:	e018      	b.n	800909e <deinit_GPS+0xca>
	}
	hgps->gps_hdmamem = NULL;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	605a      	str	r2, [r3, #4]

	/* Clear memory buffers*/
	Clear_Buffer(hgps->GPS_Rx_Buffer,DMA_RX_BUFFER_SIZE);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	68db      	ldr	r3, [r3, #12]
 8009076:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800907a:	4618      	mov	r0, r3
 800907c:	f7ff fc54 	bl	8008928 <Clear_Buffer>
	Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	691b      	ldr	r3, [r3, #16]
 8009084:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009088:	4618      	mov	r0, r3
 800908a:	f7ff fc4d 	bl	8008928 <Clear_Buffer>
	Clear_Buffer(hgps->GPS_Mem_Buffer,GNSS_BUFFER_SIZE);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	695b      	ldr	r3, [r3, #20]
 8009092:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009096:	4618      	mov	r0, r3
 8009098:	f7ff fc46 	bl	8008928 <Clear_Buffer>


	return GPS_Init_OK;
 800909c:	2301      	movs	r3, #1
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3708      	adds	r7, #8
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}
 80090a6:	bf00      	nop
 80090a8:	40004c00 	.word	0x40004c00
 80090ac:	40020008 	.word	0x40020008

080090b0 <USART_Set_Baudrate>:

HAL_StatusTypeDef USART_Set_Baudrate(GPS_Handle_Typedef* hgps,uint32_t baud)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b084      	sub	sp, #16
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
 80090b8:	6039      	str	r1, [r7, #0]
	//disable UART peripheral and change baud rate
 	 hgps->gps_huart->Instance->CR1 &= ~USART_CR1_UE;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	687a      	ldr	r2, [r7, #4]
 80090c2:	6812      	ldr	r2, [r2, #0]
 80090c4:	6812      	ldr	r2, [r2, #0]
 80090c6:	6812      	ldr	r2, [r2, #0]
 80090c8:	f022 0201 	bic.w	r2, r2, #1
 80090cc:	601a      	str	r2, [r3, #0]
 	 hgps->gps_huart->Init.BaudRate = baud;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	683a      	ldr	r2, [r7, #0]
 80090d4:	605a      	str	r2, [r3, #4]
	 if(HAL_UART_Init(hgps->gps_huart) != HAL_OK)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4618      	mov	r0, r3
 80090dc:	f7fd fa01 	bl	80064e2 <HAL_UART_Init>
 80090e0:	4603      	mov	r3, r0
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d001      	beq.n	80090ea <USART_Set_Baudrate+0x3a>
	 {
		return HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e056      	b.n	8009198 <USART_Set_Baudrate+0xe8>
	 }
	 hgps->gps_huart->Instance->CR1 |= USART_CR1_UE;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	687a      	ldr	r2, [r7, #4]
 80090f2:	6812      	ldr	r2, [r2, #0]
 80090f4:	6812      	ldr	r2, [r2, #0]
 80090f6:	6812      	ldr	r2, [r2, #0]
 80090f8:	f042 0201 	orr.w	r2, r2, #1
 80090fc:	601a      	str	r2, [r3, #0]
	 //clear all errors
	 //clear framing error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_FE) == SET)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	69db      	ldr	r3, [r3, #28]
 8009106:	f003 0302 	and.w	r3, r3, #2
 800910a:	2b02      	cmp	r3, #2
 800910c:	d104      	bne.n	8009118 <USART_Set_Baudrate+0x68>
	 {
	 	__HAL_UART_CLEAR_FEFLAG(hgps->gps_huart);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	2202      	movs	r2, #2
 8009116:	621a      	str	r2, [r3, #32]
	 }
	 //clear noise error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_NE) == SET)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	69db      	ldr	r3, [r3, #28]
 8009120:	f003 0304 	and.w	r3, r3, #4
 8009124:	2b04      	cmp	r3, #4
 8009126:	d104      	bne.n	8009132 <USART_Set_Baudrate+0x82>
	 {
	 	__HAL_UART_CLEAR_NEFLAG(hgps->gps_huart);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	2204      	movs	r2, #4
 8009130:	621a      	str	r2, [r3, #32]
	 }
	 //clear overun error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_ORE) == SET)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	69db      	ldr	r3, [r3, #28]
 800913a:	f003 0308 	and.w	r3, r3, #8
 800913e:	2b08      	cmp	r3, #8
 8009140:	d10a      	bne.n	8009158 <USART_Set_Baudrate+0xa8>
	 {
	 	uint8_t temp = hgps->gps_huart->Instance->RDR;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800914a:	b29b      	uxth	r3, r3
 800914c:	73fb      	strb	r3, [r7, #15]
	 	(void)temp;
	 	__HAL_UART_CLEAR_OREFLAG(hgps->gps_huart);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	2208      	movs	r2, #8
 8009156:	621a      	str	r2, [r3, #32]
	 }
	 //clear parity errors
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_PE) == SET)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	69db      	ldr	r3, [r3, #28]
 8009160:	f003 0301 	and.w	r3, r3, #1
 8009164:	2b01      	cmp	r3, #1
 8009166:	d104      	bne.n	8009172 <USART_Set_Baudrate+0xc2>
	 {
	 	__HAL_UART_CLEAR_PEFLAG(hgps->gps_huart);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	2201      	movs	r2, #1
 8009170:	621a      	str	r2, [r3, #32]
	 }
	 //clear hanging idle flag
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_IDLE) == SET)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	69db      	ldr	r3, [r3, #28]
 800917a:	f003 0310 	and.w	r3, r3, #16
 800917e:	2b10      	cmp	r3, #16
 8009180:	d104      	bne.n	800918c <USART_Set_Baudrate+0xdc>
	 {
	  	__HAL_UART_CLEAR_IDLEFLAG(hgps->gps_huart);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	2210      	movs	r2, #16
 800918a:	621a      	str	r2, [r3, #32]
     }
	 //increase Timeout value to allow for longer waits
	 __HAL_TIM_SET_COMPARE(hgps->gps_htim,TIM_CHANNEL_1,1152000);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	689b      	ldr	r3, [r3, #8]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	4a03      	ldr	r2, [pc, #12]	; (80091a0 <USART_Set_Baudrate+0xf0>)
 8009194:	635a      	str	r2, [r3, #52]	; 0x34
	 return HAL_OK;
 8009196:	2300      	movs	r3, #0
}
 8009198:	4618      	mov	r0, r3
 800919a:	3710      	adds	r7, #16
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}
 80091a0:	00119400 	.word	0x00119400

080091a4 <UBX_Send_Ack>:

//======================= 6. UBX Function Definitions =================================

UBX_MSG_t UBX_Send_Ack(GPS_Handle_Typedef *hgps)
{
 80091a4:	b5b0      	push	{r4, r5, r7, lr}
 80091a6:	b092      	sub	sp, #72	; 0x48
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]

	 uint8_t ubx_ack_string[] = {0xB5 ,0x62 ,0x06 ,0x09 ,0x0D ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0xFF ,0xFF ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x17 ,0x31 ,0xBF };
 80091ac:	4b90      	ldr	r3, [pc, #576]	; (80093f0 <UBX_Send_Ack+0x24c>)
 80091ae:	f107 0418 	add.w	r4, r7, #24
 80091b2:	461d      	mov	r5, r3
 80091b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80091b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80091b8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80091bc:	6020      	str	r0, [r4, #0]
 80091be:	3404      	adds	r4, #4
 80091c0:	7021      	strb	r1, [r4, #0]
	 int size = (sizeof(ubx_ack_string)/sizeof(*ubx_ack_string));
 80091c2:	2315      	movs	r3, #21
 80091c4:	63bb      	str	r3, [r7, #56]	; 0x38
	 for (int i = 0; i < size ; ++i)
 80091c6:	2300      	movs	r3, #0
 80091c8:	647b      	str	r3, [r7, #68]	; 0x44
 80091ca:	e00c      	b.n	80091e6 <UBX_Send_Ack+0x42>
	 {
	  	hgps->GPS_Tx_Buffer[i] = ubx_ack_string[i];
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	691a      	ldr	r2, [r3, #16]
 80091d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091d2:	4413      	add	r3, r2
 80091d4:	f107 0118 	add.w	r1, r7, #24
 80091d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80091da:	440a      	add	r2, r1
 80091dc:	7812      	ldrb	r2, [r2, #0]
 80091de:	701a      	strb	r2, [r3, #0]
	 for (int i = 0; i < size ; ++i)
 80091e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091e2:	3301      	adds	r3, #1
 80091e4:	647b      	str	r3, [r7, #68]	; 0x44
 80091e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80091e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091ea:	429a      	cmp	r2, r3
 80091ec:	dbee      	blt.n	80091cc <UBX_Send_Ack+0x28>
	 }
	 TX_Cplt = 0;
 80091ee:	4b81      	ldr	r3, [pc, #516]	; (80093f4 <UBX_Send_Ack+0x250>)
 80091f0:	2200      	movs	r2, #0
 80091f2:	701a      	strb	r2, [r3, #0]
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	69db      	ldr	r3, [r3, #28]
 80091fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009200:	2b40      	cmp	r3, #64	; 0x40
 8009202:	d104      	bne.n	800920e <UBX_Send_Ack+0x6a>
	 {
		 __HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	2240      	movs	r2, #64	; 0x40
 800920c:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	687a      	ldr	r2, [r7, #4]
 8009216:	6812      	ldr	r2, [r2, #0]
 8009218:	6812      	ldr	r2, [r2, #0]
 800921a:	6812      	ldr	r2, [r2, #0]
 800921c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009220:	601a      	str	r2, [r3, #0]
	 if( HAL_UART_Transmit_DMA(hgps->gps_huart,hgps->GPS_Tx_Buffer, size) == HAL_OK)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6818      	ldr	r0, [r3, #0]
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	691b      	ldr	r3, [r3, #16]
 800922a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800922c:	b292      	uxth	r2, r2
 800922e:	4619      	mov	r1, r3
 8009230:	f7fd fb3a 	bl	80068a8 <HAL_UART_Transmit_DMA>
 8009234:	4603      	mov	r3, r0
 8009236:	2b00      	cmp	r3, #0
 8009238:	d15a      	bne.n	80092f0 <UBX_Send_Ack+0x14c>
	 {
	  //begin DMA Reception
	 while(TX_Cplt != SET);
 800923a:	bf00      	nop
 800923c:	4b6d      	ldr	r3, [pc, #436]	; (80093f4 <UBX_Send_Ack+0x250>)
 800923e:	781b      	ldrb	r3, [r3, #0]
 8009240:	2b01      	cmp	r3, #1
 8009242:	d1fb      	bne.n	800923c <UBX_Send_Ack+0x98>
	 TX_Cplt = 0; //clear flag
 8009244:	4b6b      	ldr	r3, [pc, #428]	; (80093f4 <UBX_Send_Ack+0x250>)
 8009246:	2200      	movs	r2, #0
 8009248:	701a      	strb	r2, [r3, #0]
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	687a      	ldr	r2, [r7, #4]
 8009252:	6812      	ldr	r2, [r2, #0]
 8009254:	6812      	ldr	r2, [r2, #0]
 8009256:	6812      	ldr	r2, [r2, #0]
 8009258:	f042 0210 	orr.w	r2, r2, #16
 800925c:	601a      	str	r2, [r3, #0]
	 __HAL_DMA_ENABLE_IT(hgps->gps_huart->hdmarx, DMA_IT_TC);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	687a      	ldr	r2, [r7, #4]
 8009268:	6812      	ldr	r2, [r2, #0]
 800926a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800926c:	6812      	ldr	r2, [r2, #0]
 800926e:	6812      	ldr	r2, [r2, #0]
 8009270:	f042 0202 	orr.w	r2, r2, #2
 8009274:	601a      	str	r2, [r3, #0]
	 if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1) == SET)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	689b      	ldr	r3, [r3, #8]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	691b      	ldr	r3, [r3, #16]
 800927e:	f003 0302 	and.w	r3, r3, #2
 8009282:	2b02      	cmp	r3, #2
 8009284:	d105      	bne.n	8009292 <UBX_Send_Ack+0xee>
	 {
		 __HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	689b      	ldr	r3, [r3, #8]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f06f 0202 	mvn.w	r2, #2
 8009290:	611a      	str	r2, [r3, #16]
	 }
	 M2M_Txfer_Cplt = 0;
 8009292:	4b59      	ldr	r3, [pc, #356]	; (80093f8 <UBX_Send_Ack+0x254>)
 8009294:	2200      	movs	r2, #0
 8009296:	701a      	strb	r2, [r3, #0]
	 HAL_UART_Receive_DMA(hgps->gps_huart,hgps->GPS_Rx_Buffer, DMA_RX_BUFFER_SIZE);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6818      	ldr	r0, [r3, #0]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	68db      	ldr	r3, [r3, #12]
 80092a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80092a4:	4619      	mov	r1, r3
 80092a6:	f7fd fb7b 	bl	80069a0 <HAL_UART_Receive_DMA>

	 __HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	687a      	ldr	r2, [r7, #4]
 80092b2:	6892      	ldr	r2, [r2, #8]
 80092b4:	6812      	ldr	r2, [r2, #0]
 80092b6:	68d2      	ldr	r2, [r2, #12]
 80092b8:	f042 0202 	orr.w	r2, r2, #2
 80092bc:	60da      	str	r2, [r3, #12]
	 HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	2100      	movs	r1, #0
 80092c4:	4618      	mov	r0, r3
 80092c6:	f7fb fd4d 	bl	8004d64 <HAL_TIM_OC_Start_IT>
	 HAL_TIM_Base_Start_IT(hgps->gps_htim);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	4618      	mov	r0, r3
 80092d0:	f7fb fcc0 	bl	8004c54 <HAL_TIM_Base_Start_IT>
	 }
	  while(M2M_Txfer_Cplt != SET)
 80092d4:	e00c      	b.n	80092f0 <UBX_Send_Ack+0x14c>
	  {
		  //TODO: SET DEVICE TO LOW POWER MODE WHILE DMA TRASNFER OCCURS
		  //Check for either receiver time out or peripheral timeout event
		  if(M2M_Txfer_Cplt == HAL_TIMEOUT)
 80092d6:	4b48      	ldr	r3, [pc, #288]	; (80093f8 <UBX_Send_Ack+0x254>)
 80092d8:	781b      	ldrb	r3, [r3, #0]
 80092da:	2b03      	cmp	r3, #3
 80092dc:	d108      	bne.n	80092f0 <UBX_Send_Ack+0x14c>
		  {
			  TIM_IDLE_Timeout = RESET;
 80092de:	4b47      	ldr	r3, [pc, #284]	; (80093fc <UBX_Send_Ack+0x258>)
 80092e0:	2200      	movs	r2, #0
 80092e2:	701a      	strb	r2, [r3, #0]
			  M2M_Txfer_Cplt = RESET;
 80092e4:	4b44      	ldr	r3, [pc, #272]	; (80093f8 <UBX_Send_Ack+0x254>)
 80092e6:	2200      	movs	r2, #0
 80092e8:	701a      	strb	r2, [r3, #0]
			  return UBX_TIMEOUT_Rx;
 80092ea:	f06f 0302 	mvn.w	r3, #2
 80092ee:	e07a      	b.n	80093e6 <UBX_Send_Ack+0x242>
	  while(M2M_Txfer_Cplt != SET)
 80092f0:	4b41      	ldr	r3, [pc, #260]	; (80093f8 <UBX_Send_Ack+0x254>)
 80092f2:	781b      	ldrb	r3, [r3, #0]
 80092f4:	2b01      	cmp	r3, #1
 80092f6:	d1ee      	bne.n	80092d6 <UBX_Send_Ack+0x132>
		  }
	  }
	  M2M_Txfer_Cplt = RESET;
 80092f8:	4b3f      	ldr	r3, [pc, #252]	; (80093f8 <UBX_Send_Ack+0x254>)
 80092fa:	2200      	movs	r2, #0
 80092fc:	701a      	strb	r2, [r3, #0]
	  char val = (char) 0xB5;
 80092fe:	23b5      	movs	r3, #181	; 0xb5
 8009300:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  int index = (int)(strchr((char*)GNSS_Buffer,val))-(int)GNSS_Buffer;
 8009304:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009308:	4619      	mov	r1, r3
 800930a:	483d      	ldr	r0, [pc, #244]	; (8009400 <UBX_Send_Ack+0x25c>)
 800930c:	f003 f964 	bl	800c5d8 <strchr>
 8009310:	4603      	mov	r3, r0
 8009312:	461a      	mov	r2, r3
 8009314:	4b3a      	ldr	r3, [pc, #232]	; (8009400 <UBX_Send_Ack+0x25c>)
 8009316:	1ad3      	subs	r3, r2, r3
 8009318:	633b      	str	r3, [r7, #48]	; 0x30
	  UBX_MSG_t GPS_Acknowledgement_State;
	  if((index < 0) || (index >GNSS_BUFFER_SIZE))
 800931a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800931c:	2b00      	cmp	r3, #0
 800931e:	db60      	blt.n	80093e2 <UBX_Send_Ack+0x23e>
 8009320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009322:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009326:	dc5c      	bgt.n	80093e2 <UBX_Send_Ack+0x23e>
	  {

	  }else{
	  uint8_t msg[10] = {0};
 8009328:	f107 030c 	add.w	r3, r7, #12
 800932c:	2200      	movs	r2, #0
 800932e:	601a      	str	r2, [r3, #0]
 8009330:	605a      	str	r2, [r3, #4]
 8009332:	811a      	strh	r2, [r3, #8]
	  memcpy(msg,&hgps->GPS_Mem_Buffer[index],10);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	695a      	ldr	r2, [r3, #20]
 8009338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800933a:	441a      	add	r2, r3
 800933c:	f107 030c 	add.w	r3, r7, #12
 8009340:	6810      	ldr	r0, [r2, #0]
 8009342:	6851      	ldr	r1, [r2, #4]
 8009344:	c303      	stmia	r3!, {r0, r1}
 8009346:	8912      	ldrh	r2, [r2, #8]
 8009348:	801a      	strh	r2, [r3, #0]

	  uint16_t header = ((uint16_t)msg[0]<<8) | ((uint16_t)msg[1]);
 800934a:	7b3b      	ldrb	r3, [r7, #12]
 800934c:	021b      	lsls	r3, r3, #8
 800934e:	b21a      	sxth	r2, r3
 8009350:	7b7b      	ldrb	r3, [r7, #13]
 8009352:	b21b      	sxth	r3, r3
 8009354:	4313      	orrs	r3, r2
 8009356:	b21b      	sxth	r3, r3
 8009358:	85fb      	strh	r3, [r7, #46]	; 0x2e
	  if(header == 0xb562)
 800935a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800935c:	f24b 5262 	movw	r2, #46434	; 0xb562
 8009360:	4293      	cmp	r3, r2
 8009362:	d13e      	bne.n	80093e2 <UBX_Send_Ack+0x23e>
	  {
	 	 uint8_t ck_A =0, ck_B =0;
 8009364:	2300      	movs	r3, #0
 8009366:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800936a:	2300      	movs	r3, #0
 800936c:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 8009370:	2302      	movs	r3, #2
 8009372:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009374:	e013      	b.n	800939e <UBX_Send_Ack+0x1fa>
	 	 {
	 	 	ck_A += (uint8_t)msg[i];
 8009376:	f107 020c 	add.w	r2, r7, #12
 800937a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800937c:	4413      	add	r3, r2
 800937e:	781a      	ldrb	r2, [r3, #0]
 8009380:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8009384:	4413      	add	r3, r2
 8009386:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	 	 	ck_B += ck_A;
 800938a:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800938e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8009392:	4413      	add	r3, r2
 8009394:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 8009398:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800939a:	3301      	adds	r3, #1
 800939c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800939e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093a0:	2b07      	cmp	r3, #7
 80093a2:	dde8      	ble.n	8009376 <UBX_Send_Ack+0x1d2>
	 	 }
	 	 if((ck_A == msg[8])&& (ck_B == msg[9]))
 80093a4:	7d3b      	ldrb	r3, [r7, #20]
 80093a6:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
 80093aa:	429a      	cmp	r2, r3
 80093ac:	d116      	bne.n	80093dc <UBX_Send_Ack+0x238>
 80093ae:	7d7b      	ldrb	r3, [r7, #21]
 80093b0:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 80093b4:	429a      	cmp	r2, r3
 80093b6:	d111      	bne.n	80093dc <UBX_Send_Ack+0x238>
	 	 {
	 	 	//acknowledgement
	 	 	if(msg[2] == 0x05)
 80093b8:	7bbb      	ldrb	r3, [r7, #14]
 80093ba:	2b05      	cmp	r3, #5
 80093bc:	d111      	bne.n	80093e2 <UBX_Send_Ack+0x23e>
	 	 	{
	 		 	switch (msg[3])
 80093be:	7bfb      	ldrb	r3, [r7, #15]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d002      	beq.n	80093ca <UBX_Send_Ack+0x226>
 80093c4:	2b01      	cmp	r3, #1
 80093c6:	d004      	beq.n	80093d2 <UBX_Send_Ack+0x22e>
	 	 	if(msg[2] == 0x05)
 80093c8:	e00b      	b.n	80093e2 <UBX_Send_Ack+0x23e>
	 		 	{
	 		 		case 0:
	 		 			GPS_Acknowledgement_State = UBX_ACK_NACK;
 80093ca:	2300      	movs	r3, #0
 80093cc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 80093d0:	e003      	b.n	80093da <UBX_Send_Ack+0x236>
	 		 		case 1:
	 		 			GPS_Acknowledgement_State = UBX_ACK_ACK;
 80093d2:	2301      	movs	r3, #1
 80093d4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 80093d8:	bf00      	nop
	 	 	if(msg[2] == 0x05)
 80093da:	e002      	b.n	80093e2 <UBX_Send_Ack+0x23e>
	 		 		}
	 		 	}
	 		 }
	 		 else
	 		 {
	 		 	GPS_Acknowledgement_State = UBX_ERROR;
 80093dc:	23ff      	movs	r3, #255	; 0xff
 80093de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 }
	 	 }
	  }
	  return GPS_Acknowledgement_State;
 80093e2:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3748      	adds	r7, #72	; 0x48
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bdb0      	pop	{r4, r5, r7, pc}
 80093ee:	bf00      	nop
 80093f0:	080127b4 	.word	0x080127b4
 80093f4:	20001b70 	.word	0x20001b70
 80093f8:	20000aac 	.word	0x20000aac
 80093fc:	20000a50 	.word	0x20000a50
 8009400:	20001370 	.word	0x20001370

08009404 <UBX_Configure_Baudrate>:

UBX_MSG_t UBX_Configure_Baudrate(GPS_Handle_Typedef* hgps)
{
 8009404:	b5b0      	push	{r4, r5, r7, lr}
 8009406:	b08a      	sub	sp, #40	; 0x28
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]

	//GPS is configured for 9600, change baud to 115200
	uint8_t ubx_baude_rate_config[] = {0xB5,0x62,0x06,0x00,0x14,0x00,0x01,0x00,0x00,0x00,0xD0,0x08,0x00,0x00,0x00,0xC2,0x01,0x00,0x07,0x00,0x03,0x00,0x00,0x00,0x00,0x00,0xC0,0x7E};
 800940c:	4b20      	ldr	r3, [pc, #128]	; (8009490 <UBX_Configure_Baudrate+0x8c>)
 800940e:	f107 0408 	add.w	r4, r7, #8
 8009412:	461d      	mov	r5, r3
 8009414:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009416:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009418:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800941c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uint32_t size =  sizeof(ubx_baude_rate_config)/sizeof(ubx_baude_rate_config[0]);
 8009420:	231c      	movs	r3, #28
 8009422:	627b      	str	r3, [r7, #36]	; 0x24
	memcpy(hgps->GPS_Tx_Buffer,ubx_baude_rate_config,size);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	691b      	ldr	r3, [r3, #16]
 8009428:	f107 0108 	add.w	r1, r7, #8
 800942c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800942e:	4618      	mov	r0, r3
 8009430:	f002 fcf2 	bl	800be18 <memcpy>
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,hgps->GPS_Tx_Buffer,size) == HAL_OK)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6818      	ldr	r0, [r3, #0]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	691b      	ldr	r3, [r3, #16]
 800943c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800943e:	b292      	uxth	r2, r2
 8009440:	4619      	mov	r1, r3
 8009442:	f7fd fa31 	bl	80068a8 <HAL_UART_Transmit_DMA>
 8009446:	4603      	mov	r3, r0
 8009448:	2b00      	cmp	r3, #0
 800944a:	d11b      	bne.n	8009484 <UBX_Configure_Baudrate+0x80>
	{
		 while(TX_Cplt != SET);
 800944c:	bf00      	nop
 800944e:	4b11      	ldr	r3, [pc, #68]	; (8009494 <UBX_Configure_Baudrate+0x90>)
 8009450:	781b      	ldrb	r3, [r3, #0]
 8009452:	2b01      	cmp	r3, #1
 8009454:	d1fb      	bne.n	800944e <UBX_Configure_Baudrate+0x4a>
		 Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800945e:	4618      	mov	r0, r3
 8009460:	f7ff fa62 	bl	8008928 <Clear_Buffer>
		 if(USART_Set_Baudrate(hgps,115200) != HAL_OK)
 8009464:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f7ff fe21 	bl	80090b0 <USART_Set_Baudrate>
 800946e:	4603      	mov	r3, r0
 8009470:	2b00      	cmp	r3, #0
 8009472:	d002      	beq.n	800947a <UBX_Configure_Baudrate+0x76>
		 {
			 return UBX_ERROR;
 8009474:	f04f 33ff 	mov.w	r3, #4294967295
 8009478:	e006      	b.n	8009488 <UBX_Configure_Baudrate+0x84>
		 }
		 return UBX_Send_Ack(hgps);
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f7ff fe92 	bl	80091a4 <UBX_Send_Ack>
 8009480:	4603      	mov	r3, r0
 8009482:	e001      	b.n	8009488 <UBX_Configure_Baudrate+0x84>
	}
	return UBX_TIMEOUT_Tx;
 8009484:	f06f 0301 	mvn.w	r3, #1
}
 8009488:	4618      	mov	r0, r3
 800948a:	3728      	adds	r7, #40	; 0x28
 800948c:	46bd      	mov	sp, r7
 800948e:	bdb0      	pop	{r4, r5, r7, pc}
 8009490:	080127cc 	.word	0x080127cc
 8009494:	20001b70 	.word	0x20001b70

08009498 <UBX_Configure_Messages>:

UBX_MSG_t UBX_Configure_Messages(GPS_Handle_Typedef *hgps)
{
 8009498:	b5b0      	push	{r4, r5, r7, lr}
 800949a:	b0a8      	sub	sp, #160	; 0xa0
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
	//clear all active/useless messages
	uint8_t NMEA_Clear_buffer[] = {0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0A, 0x00, 0x04, 0x23, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x09, 0x00, 0x03, 0x21, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x00, 0x00, 0xFA, 0x0F, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0D, 0x00, 0x07, 0x29, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x06, 0x00, 0x00, 0x1B, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x07, 0x00, 0x01, 0x1D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x03, 0x00, 0xFD, 0x15, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x04, 0x00, 0xFE, 0x17, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0F, 0x00, 0x09, 0x2D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x05, 0x00, 0xFF, 0x19} ;
 80094a0:	4a3d      	ldr	r2, [pc, #244]	; (8009598 <UBX_Configure_Messages+0x100>)
 80094a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80094a6:	4611      	mov	r1, r2
 80094a8:	226e      	movs	r2, #110	; 0x6e
 80094aa:	4618      	mov	r0, r3
 80094ac:	f002 fcb4 	bl	800be18 <memcpy>
	uint32_t size = sizeof(NMEA_Clear_buffer)/sizeof(NMEA_Clear_buffer[0]);
 80094b0:	236e      	movs	r3, #110	; 0x6e
 80094b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	69db      	ldr	r3, [r3, #28]
 80094be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094c2:	2b40      	cmp	r3, #64	; 0x40
 80094c4:	d104      	bne.n	80094d0 <UBX_Configure_Messages+0x38>
	 {
		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	2240      	movs	r2, #64	; 0x40
 80094ce:	621a      	str	r2, [r3, #32]
	 }
	__HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	687a      	ldr	r2, [r7, #4]
 80094d8:	6812      	ldr	r2, [r2, #0]
 80094da:	6812      	ldr	r2, [r2, #0]
 80094dc:	6812      	ldr	r2, [r2, #0]
 80094de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80094e2:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,NMEA_Clear_buffer,size) != HAL_OK)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80094ec:	b292      	uxth	r2, r2
 80094ee:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80094f2:	4618      	mov	r0, r3
 80094f4:	f7fd f9d8 	bl	80068a8 <HAL_UART_Transmit_DMA>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d002      	beq.n	8009504 <UBX_Configure_Messages+0x6c>
	{
		return UBX_ERROR;
 80094fe:	f04f 33ff 	mov.w	r3, #4294967295
 8009502:	e044      	b.n	800958e <UBX_Configure_Messages+0xf6>
	}
	while(TX_Cplt != SET);
 8009504:	bf00      	nop
 8009506:	4b25      	ldr	r3, [pc, #148]	; (800959c <UBX_Configure_Messages+0x104>)
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	2b01      	cmp	r3, #1
 800950c:	d1fb      	bne.n	8009506 <UBX_Configure_Messages+0x6e>
	TX_Cplt = 0;
 800950e:	4b23      	ldr	r3, [pc, #140]	; (800959c <UBX_Configure_Messages+0x104>)
 8009510:	2200      	movs	r2, #0
 8009512:	701a      	strb	r2, [r3, #0]
	(void)NMEA_Clear_buffer;
	//enable messages GLL ZDA GSA
	uint8_t NMEA_msgs[] = {0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x01,0x01,0xFC,0x12,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x02,0x01,0xFD,0x14,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x08,0x01,0x03,0x20};
 8009514:	4b22      	ldr	r3, [pc, #136]	; (80095a0 <UBX_Configure_Messages+0x108>)
 8009516:	f107 0408 	add.w	r4, r7, #8
 800951a:	461d      	mov	r5, r3
 800951c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800951e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009520:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009522:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009524:	682b      	ldr	r3, [r5, #0]
 8009526:	7023      	strb	r3, [r4, #0]
	size = sizeof(NMEA_msgs)/sizeof(NMEA_msgs[0]);
 8009528:	2321      	movs	r3, #33	; 0x21
 800952a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	69db      	ldr	r3, [r3, #28]
 8009536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800953a:	2b40      	cmp	r3, #64	; 0x40
 800953c:	d104      	bne.n	8009548 <UBX_Configure_Messages+0xb0>
	 {
		 __HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	2240      	movs	r2, #64	; 0x40
 8009546:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	687a      	ldr	r2, [r7, #4]
 8009550:	6812      	ldr	r2, [r2, #0]
 8009552:	6812      	ldr	r2, [r2, #0]
 8009554:	6812      	ldr	r2, [r2, #0]
 8009556:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800955a:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,NMEA_msgs,size) == HAL_OK)
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8009564:	b292      	uxth	r2, r2
 8009566:	f107 0108 	add.w	r1, r7, #8
 800956a:	4618      	mov	r0, r3
 800956c:	f7fd f99c 	bl	80068a8 <HAL_UART_Transmit_DMA>
 8009570:	4603      	mov	r3, r0
 8009572:	2b00      	cmp	r3, #0
 8009574:	d109      	bne.n	800958a <UBX_Configure_Messages+0xf2>
	{
		while(TX_Cplt != SET);
 8009576:	bf00      	nop
 8009578:	4b08      	ldr	r3, [pc, #32]	; (800959c <UBX_Configure_Messages+0x104>)
 800957a:	781b      	ldrb	r3, [r3, #0]
 800957c:	2b01      	cmp	r3, #1
 800957e:	d1fb      	bne.n	8009578 <UBX_Configure_Messages+0xe0>
		TX_Cplt = 0;
 8009580:	4b06      	ldr	r3, [pc, #24]	; (800959c <UBX_Configure_Messages+0x104>)
 8009582:	2200      	movs	r2, #0
 8009584:	701a      	strb	r2, [r3, #0]
		return UBX_OK;
 8009586:	2302      	movs	r3, #2
 8009588:	e001      	b.n	800958e <UBX_Configure_Messages+0xf6>
	}

	return UBX_ERROR;
 800958a:	f04f 33ff 	mov.w	r3, #4294967295

}
 800958e:	4618      	mov	r0, r3
 8009590:	37a0      	adds	r7, #160	; 0xa0
 8009592:	46bd      	mov	sp, r7
 8009594:	bdb0      	pop	{r4, r5, r7, pc}
 8009596:	bf00      	nop
 8009598:	080127e8 	.word	0x080127e8
 800959c:	20001b70 	.word	0x20001b70
 80095a0:	08012858 	.word	0x08012858

080095a4 <USART_TIM_RTO_Handler>:

//================ 7. IRQ Handlers Functions Prototypes ===============================

void USART_TIM_RTO_Handler(TIM_HandleTypeDef *htim)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b082      	sub	sp, #8
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	68db      	ldr	r3, [r3, #12]
 80095b2:	f003 0302 	and.w	r3, r3, #2
 80095b6:	2b02      	cmp	r3, #2
 80095b8:	d11c      	bne.n	80095f4 <USART_TIM_RTO_Handler+0x50>
	{

		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f06f 0202 	mvn.w	r2, #2
 80095c2:	611a      	str	r2, [r3, #16]
		__HAL_TIM_CLEAR_IT(htim,TIM_IT_UPDATE);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f06f 0201 	mvn.w	r2, #1
 80095cc:	611a      	str	r2, [r3, #16]
		//set reciever timeout flag
		TIM_IDLE_Timeout = 1;
 80095ce:	4b0b      	ldr	r3, [pc, #44]	; (80095fc <USART_TIM_RTO_Handler+0x58>)
 80095d0:	2201      	movs	r2, #1
 80095d2:	701a      	strb	r2, [r3, #0]
		//disable timer
		HAL_TIM_Base_Stop_IT(htim);
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f7fb fb67 	bl	8004ca8 <HAL_TIM_Base_Stop_IT>
		if(!log_gps)
 80095da:	4b09      	ldr	r3, [pc, #36]	; (8009600 <USART_TIM_RTO_Handler+0x5c>)
 80095dc:	781b      	ldrb	r3, [r3, #0]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d108      	bne.n	80095f4 <USART_TIM_RTO_Handler+0x50>
		{
			UART4->ISR |= USART_ISR_IDLE;
 80095e2:	4a08      	ldr	r2, [pc, #32]	; (8009604 <USART_TIM_RTO_Handler+0x60>)
 80095e4:	4b07      	ldr	r3, [pc, #28]	; (8009604 <USART_TIM_RTO_Handler+0x60>)
 80095e6:	69db      	ldr	r3, [r3, #28]
 80095e8:	f043 0310 	orr.w	r3, r3, #16
 80095ec:	61d3      	str	r3, [r2, #28]
			USART_GPS_IRQHandler(&hgps);
 80095ee:	4806      	ldr	r0, [pc, #24]	; (8009608 <USART_TIM_RTO_Handler+0x64>)
 80095f0:	f000 f984 	bl	80098fc <USART_GPS_IRQHandler>
		}

	}
}
 80095f4:	bf00      	nop
 80095f6:	3708      	adds	r7, #8
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}
 80095fc:	20000a50 	.word	0x20000a50
 8009600:	200023bc 	.word	0x200023bc
 8009604:	40004c00 	.word	0x40004c00
 8009608:	20000a2c 	.word	0x20000a2c

0800960c <DMA_GNSS_MEM_IRQHandler>:

void DMA_GNSS_MEM_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b084      	sub	sp, #16
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]

		M2M_Txfer_Cplt = SET;
 8009614:	4b64      	ldr	r3, [pc, #400]	; (80097a8 <DMA_GNSS_MEM_IRQHandler+0x19c>)
 8009616:	2201      	movs	r2, #1
 8009618:	701a      	strb	r2, [r3, #0]
		if(log_gps)
 800961a:	4b64      	ldr	r3, [pc, #400]	; (80097ac <DMA_GNSS_MEM_IRQHandler+0x1a0>)
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	2b00      	cmp	r3, #0
 8009620:	f000 80be 	beq.w	80097a0 <DMA_GNSS_MEM_IRQHandler+0x194>
		{
			Clear_Buffer(hgps->GPS_Rx_Buffer,DMA_RX_BUFFER_SIZE);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	68db      	ldr	r3, [r3, #12]
 8009628:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800962c:	4618      	mov	r0, r3
 800962e:	f7ff f97b 	bl	8008928 <Clear_Buffer>
			//reset pointer
			char* msg = strtok((char*)GNSS_Buffer, "$");
 8009632:	495f      	ldr	r1, [pc, #380]	; (80097b0 <DMA_GNSS_MEM_IRQHandler+0x1a4>)
 8009634:	485f      	ldr	r0, [pc, #380]	; (80097b4 <DMA_GNSS_MEM_IRQHandler+0x1a8>)
 8009636:	f003 fe05 	bl	800d244 <strtok>
 800963a:	60f8      	str	r0, [r7, #12]
				while(msg != NULL)
 800963c:	e042      	b.n	80096c4 <DMA_GNSS_MEM_IRQHandler+0xb8>
				{
					switch(is_valid(msg))
 800963e:	68f8      	ldr	r0, [r7, #12]
 8009640:	f7ff f980 	bl	8008944 <is_valid>
 8009644:	4603      	mov	r3, r0
 8009646:	2b02      	cmp	r3, #2
 8009648:	d012      	beq.n	8009670 <DMA_GNSS_MEM_IRQHandler+0x64>
 800964a:	2b03      	cmp	r3, #3
 800964c:	d01e      	beq.n	800968c <DMA_GNSS_MEM_IRQHandler+0x80>
 800964e:	2b01      	cmp	r3, #1
 8009650:	d000      	beq.n	8009654 <DMA_GNSS_MEM_IRQHandler+0x48>
				    		packet_full |= 0b100;
				    	}
				    	break;
					  default:
						// invalid case
						break;
 8009652:	e02e      	b.n	80096b2 <DMA_GNSS_MEM_IRQHandler+0xa6>
						if(Parse_GLL(msg) == 2)
 8009654:	68f8      	ldr	r0, [r7, #12]
 8009656:	f7ff fae9 	bl	8008c2c <Parse_GLL>
 800965a:	4603      	mov	r3, r0
 800965c:	2b02      	cmp	r3, #2
 800965e:	d123      	bne.n	80096a8 <DMA_GNSS_MEM_IRQHandler+0x9c>
							packet_full |= 0b1;
 8009660:	4b55      	ldr	r3, [pc, #340]	; (80097b8 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 8009662:	781b      	ldrb	r3, [r3, #0]
 8009664:	f043 0301 	orr.w	r3, r3, #1
 8009668:	b2da      	uxtb	r2, r3
 800966a:	4b53      	ldr	r3, [pc, #332]	; (80097b8 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800966c:	701a      	strb	r2, [r3, #0]
						break;
 800966e:	e01b      	b.n	80096a8 <DMA_GNSS_MEM_IRQHandler+0x9c>
						if(parse_GSA(msg) == 0)
 8009670:	68f8      	ldr	r0, [r7, #12]
 8009672:	f7ff fb73 	bl	8008d5c <parse_GSA>
 8009676:	4603      	mov	r3, r0
 8009678:	2b00      	cmp	r3, #0
 800967a:	d117      	bne.n	80096ac <DMA_GNSS_MEM_IRQHandler+0xa0>
							packet_full |= 0b10;
 800967c:	4b4e      	ldr	r3, [pc, #312]	; (80097b8 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800967e:	781b      	ldrb	r3, [r3, #0]
 8009680:	f043 0302 	orr.w	r3, r3, #2
 8009684:	b2da      	uxtb	r2, r3
 8009686:	4b4c      	ldr	r3, [pc, #304]	; (80097b8 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 8009688:	701a      	strb	r2, [r3, #0]
						break;
 800968a:	e00f      	b.n	80096ac <DMA_GNSS_MEM_IRQHandler+0xa0>
				    	if(parse_ZDA(msg) == 0)
 800968c:	68f8      	ldr	r0, [r7, #12]
 800968e:	f7ff fa05 	bl	8008a9c <parse_ZDA>
 8009692:	4603      	mov	r3, r0
 8009694:	2b00      	cmp	r3, #0
 8009696:	d10b      	bne.n	80096b0 <DMA_GNSS_MEM_IRQHandler+0xa4>
				    		packet_full |= 0b100;
 8009698:	4b47      	ldr	r3, [pc, #284]	; (80097b8 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800969a:	781b      	ldrb	r3, [r3, #0]
 800969c:	f043 0304 	orr.w	r3, r3, #4
 80096a0:	b2da      	uxtb	r2, r3
 80096a2:	4b45      	ldr	r3, [pc, #276]	; (80097b8 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 80096a4:	701a      	strb	r2, [r3, #0]
				    	break;
 80096a6:	e003      	b.n	80096b0 <DMA_GNSS_MEM_IRQHandler+0xa4>
						break;
 80096a8:	bf00      	nop
 80096aa:	e002      	b.n	80096b2 <DMA_GNSS_MEM_IRQHandler+0xa6>
						break;
 80096ac:	bf00      	nop
 80096ae:	e000      	b.n	80096b2 <DMA_GNSS_MEM_IRQHandler+0xa6>
				    	break;
 80096b0:	bf00      	nop
					}
					if(packet_full == 7)
 80096b2:	4b41      	ldr	r3, [pc, #260]	; (80097b8 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 80096b4:	781b      	ldrb	r3, [r3, #0]
 80096b6:	2b07      	cmp	r3, #7
 80096b8:	d008      	beq.n	80096cc <DMA_GNSS_MEM_IRQHandler+0xc0>
					{
						break;
					}
					msg = strtok(NULL,"$");
 80096ba:	493d      	ldr	r1, [pc, #244]	; (80097b0 <DMA_GNSS_MEM_IRQHandler+0x1a4>)
 80096bc:	2000      	movs	r0, #0
 80096be:	f003 fdc1 	bl	800d244 <strtok>
 80096c2:	60f8      	str	r0, [r7, #12]
				while(msg != NULL)
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d1b9      	bne.n	800963e <DMA_GNSS_MEM_IRQHandler+0x32>
 80096ca:	e000      	b.n	80096ce <DMA_GNSS_MEM_IRQHandler+0xc2>
						break;
 80096cc:	bf00      	nop
				}
			if(__HAL_TIM_GET_IT_SOURCE(hgps->gps_htim,TIM_IT_CC1))
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	689b      	ldr	r3, [r3, #8]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	68db      	ldr	r3, [r3, #12]
 80096d6:	f003 0302 	and.w	r3, r3, #2
 80096da:	2b02      	cmp	r3, #2
 80096dc:	d10a      	bne.n	80096f4 <DMA_GNSS_MEM_IRQHandler+0xe8>
			{
				__HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	689b      	ldr	r3, [r3, #8]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f06f 0202 	mvn.w	r2, #2
 80096e8:	611a      	str	r2, [r3, #16]
				hgps->gps_htim->Instance->CNT = 0;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	689b      	ldr	r3, [r3, #8]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	2200      	movs	r2, #0
 80096f2:	625a      	str	r2, [r3, #36]	; 0x24
			}
			hgps->gps_huart->hdmarx->DmaBaseAddress->IFCR = 0x3FU << hgps->gps_huart->hdmarx->ChannelIndex; // clear all interrupts
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80096fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096fc:	687a      	ldr	r2, [r7, #4]
 80096fe:	6812      	ldr	r2, [r2, #0]
 8009700:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8009702:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8009704:	213f      	movs	r1, #63	; 0x3f
 8009706:	fa01 f202 	lsl.w	r2, r1, r2
 800970a:	605a      	str	r2, [r3, #4]
			hgps->gps_huart->hdmarx->Instance->CMAR = (uint32_t)hgps->GPS_Rx_Buffer; //reset the pointer
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	687a      	ldr	r2, [r7, #4]
 8009716:	68d2      	ldr	r2, [r2, #12]
 8009718:	60da      	str	r2, [r3, #12]
			hgps->gps_huart->hdmarx->Instance->CNDTR = DMA_RX_BUFFER_SIZE; //set the number of bytes to expect
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009726:	605a      	str	r2, [r3, #4]
			__HAL_UART_CLEAR_IDLEFLAG(hgps->gps_huart);
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	2210      	movs	r2, #16
 8009730:	621a      	str	r2, [r3, #32]
			__HAL_UART_ENABLE_IT(hgps->gps_huart, UART_IT_IDLE);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	6812      	ldr	r2, [r2, #0]
 800973c:	6812      	ldr	r2, [r2, #0]
 800973e:	6812      	ldr	r2, [r2, #0]
 8009740:	f042 0210 	orr.w	r2, r2, #16
 8009744:	601a      	str	r2, [r3, #0]
			if(packet_full != 7)
 8009746:	4b1c      	ldr	r3, [pc, #112]	; (80097b8 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 8009748:	781b      	ldrb	r3, [r3, #0]
 800974a:	2b07      	cmp	r3, #7
 800974c:	d028      	beq.n	80097a0 <DMA_GNSS_MEM_IRQHandler+0x194>
			{

				__HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	689b      	ldr	r3, [r3, #8]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	687a      	ldr	r2, [r7, #4]
 8009756:	6892      	ldr	r2, [r2, #8]
 8009758:	6812      	ldr	r2, [r2, #0]
 800975a:	68d2      	ldr	r2, [r2, #12]
 800975c:	f042 0202 	orr.w	r2, r2, #2
 8009760:	60da      	str	r2, [r3, #12]
				HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	689b      	ldr	r3, [r3, #8]
 8009766:	2100      	movs	r1, #0
 8009768:	4618      	mov	r0, r3
 800976a:	f7fb fafb 	bl	8004d64 <HAL_TIM_OC_Start_IT>
				HAL_TIM_Base_Start_IT(hgps->gps_htim);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	689b      	ldr	r3, [r3, #8]
 8009772:	4618      	mov	r0, r3
 8009774:	f7fb fa6e 	bl	8004c54 <HAL_TIM_Base_Start_IT>
				__HAL_DMA_ENABLE(hgps->gps_huart->hdmarx);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	687a      	ldr	r2, [r7, #4]
 8009782:	6812      	ldr	r2, [r2, #0]
 8009784:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8009786:	6812      	ldr	r2, [r2, #0]
 8009788:	6812      	ldr	r2, [r2, #0]
 800978a:	f042 0201 	orr.w	r2, r2, #1
 800978e:	601a      	str	r2, [r3, #0]
				HAL_UART_DMAResume(hgps->gps_huart);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4618      	mov	r0, r3
 8009796:	f7fd f9da 	bl	8006b4e <HAL_UART_DMAResume>
				log_gps = SET;
 800979a:	4b04      	ldr	r3, [pc, #16]	; (80097ac <DMA_GNSS_MEM_IRQHandler+0x1a0>)
 800979c:	2201      	movs	r2, #1
 800979e:	701a      	strb	r2, [r3, #0]
			}
		}

}
 80097a0:	bf00      	nop
 80097a2:	3710      	adds	r7, #16
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}
 80097a8:	20000aac 	.word	0x20000aac
 80097ac:	200023bc 	.word	0x200023bc
 80097b0:	0801287c 	.word	0x0801287c
 80097b4:	20001370 	.word	0x20001370
 80097b8:	20000a58 	.word	0x20000a58

080097bc <DMA_GNSS_Periph_IRQHandler>:

void DMA_GNSS_Periph_IRQHandler(GPS_Handle_Typedef *hgps)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_huart->hdmarx,DMA_IT_TC))
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f003 0302 	and.w	r3, r3, #2
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d046      	beq.n	8009864 <DMA_GNSS_Periph_IRQHandler+0xa8>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_huart->hdmarx,DMA_FLAG_TC5);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	461a      	mov	r2, r3
 80097e0:	4b42      	ldr	r3, [pc, #264]	; (80098ec <DMA_GNSS_Periph_IRQHandler+0x130>)
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d904      	bls.n	80097f0 <DMA_GNSS_Periph_IRQHandler+0x34>
 80097e6:	4b42      	ldr	r3, [pc, #264]	; (80098f0 <DMA_GNSS_Periph_IRQHandler+0x134>)
 80097e8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80097ec:	605a      	str	r2, [r3, #4]
 80097ee:	e003      	b.n	80097f8 <DMA_GNSS_Periph_IRQHandler+0x3c>
 80097f0:	4b40      	ldr	r3, [pc, #256]	; (80098f4 <DMA_GNSS_Periph_IRQHandler+0x138>)
 80097f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80097f6:	605a      	str	r2, [r3, #4]
		//stop timer and reset flag
		HAL_TIM_Base_Stop(hgps->gps_htim);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	689b      	ldr	r3, [r3, #8]
 80097fc:	4618      	mov	r0, r3
 80097fe:	f7fb f9ff 	bl	8004c00 <HAL_TIM_Base_Stop>
		__HAL_TIM_DISABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	689b      	ldr	r3, [r3, #8]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	687a      	ldr	r2, [r7, #4]
 800980a:	6892      	ldr	r2, [r2, #8]
 800980c:	6812      	ldr	r2, [r2, #0]
 800980e:	68d2      	ldr	r2, [r2, #12]
 8009810:	f022 0202 	bic.w	r2, r2, #2
 8009814:	60da      	str	r2, [r3, #12]
		if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1))
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	689b      	ldr	r3, [r3, #8]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	691b      	ldr	r3, [r3, #16]
 800981e:	f003 0302 	and.w	r3, r3, #2
 8009822:	2b02      	cmp	r3, #2
 8009824:	d105      	bne.n	8009832 <DMA_GNSS_Periph_IRQHandler+0x76>
		{
			__HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	689b      	ldr	r3, [r3, #8]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f06f 0202 	mvn.w	r2, #2
 8009830:	611a      	str	r2, [r3, #16]
		}
		TIM_IDLE_Timeout = RESET;
 8009832:	4b31      	ldr	r3, [pc, #196]	; (80098f8 <DMA_GNSS_Periph_IRQHandler+0x13c>)
 8009834:	2200      	movs	r2, #0
 8009836:	701a      	strb	r2, [r3, #0]

		//begin a Memory to Memory PEripheral transfer
		__HAL_DMA_ENABLE_IT(hgps->gps_hdmamem,DMA_IT_TC);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	685b      	ldr	r3, [r3, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	687a      	ldr	r2, [r7, #4]
 8009840:	6852      	ldr	r2, [r2, #4]
 8009842:	6812      	ldr	r2, [r2, #0]
 8009844:	6812      	ldr	r2, [r2, #0]
 8009846:	f042 0202 	orr.w	r2, r2, #2
 800984a:	601a      	str	r2, [r3, #0]
		HAL_DMA_Start(hgps->gps_hdmamem,(uint32_t)hgps->GPS_Rx_Buffer,(uint32_t)hgps->GPS_Mem_Buffer,DMA_RX_BUFFER_SIZE);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6858      	ldr	r0, [r3, #4]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	68db      	ldr	r3, [r3, #12]
 8009854:	4619      	mov	r1, r3
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	695b      	ldr	r3, [r3, #20]
 800985a:	461a      	mov	r2, r3
 800985c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009860:	f7f7 ff16 	bl	8001690 <HAL_DMA_Start>
	}
		//in errata sheet Upon a data transfer error in a DMA channel x, both the specific TEIFx and the global GIFx
		//	flags are raised and the channel x is normally automatically disabled. However, if in the
		//	same clock cycle the software clears the GIFx flag (by setting the CGIFx bit of the
		//	DMA_IFCR register), the automatic channel disable fails and the TEIFx flag is not raised.
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_hdmamem,DMA_IT_HT))
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	685b      	ldr	r3, [r3, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f003 0304 	and.w	r3, r3, #4
 8009870:	2b00      	cmp	r3, #0
 8009872:	d017      	beq.n	80098a4 <DMA_GNSS_Periph_IRQHandler+0xe8>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_hdmamem,DMA_IT_HT);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	685b      	ldr	r3, [r3, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	461a      	mov	r2, r3
 800987c:	4b1b      	ldr	r3, [pc, #108]	; (80098ec <DMA_GNSS_Periph_IRQHandler+0x130>)
 800987e:	429a      	cmp	r2, r3
 8009880:	d903      	bls.n	800988a <DMA_GNSS_Periph_IRQHandler+0xce>
 8009882:	4b1b      	ldr	r3, [pc, #108]	; (80098f0 <DMA_GNSS_Periph_IRQHandler+0x134>)
 8009884:	2204      	movs	r2, #4
 8009886:	605a      	str	r2, [r3, #4]
 8009888:	e002      	b.n	8009890 <DMA_GNSS_Periph_IRQHandler+0xd4>
 800988a:	4b1a      	ldr	r3, [pc, #104]	; (80098f4 <DMA_GNSS_Periph_IRQHandler+0x138>)
 800988c:	2204      	movs	r2, #4
 800988e:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hgps->gps_hdmamem,DMA_IT_HT);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	687a      	ldr	r2, [r7, #4]
 8009898:	6852      	ldr	r2, [r2, #4]
 800989a:	6812      	ldr	r2, [r2, #0]
 800989c:	6812      	ldr	r2, [r2, #0]
 800989e:	f022 0204 	bic.w	r2, r2, #4
 80098a2:	601a      	str	r2, [r3, #0]
	}
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_hdmamem,DMA_IT_TE))
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	685b      	ldr	r3, [r3, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f003 0308 	and.w	r3, r3, #8
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d017      	beq.n	80098e4 <DMA_GNSS_Periph_IRQHandler+0x128>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_hdmamem,DMA_IT_TE);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	461a      	mov	r2, r3
 80098bc:	4b0b      	ldr	r3, [pc, #44]	; (80098ec <DMA_GNSS_Periph_IRQHandler+0x130>)
 80098be:	429a      	cmp	r2, r3
 80098c0:	d903      	bls.n	80098ca <DMA_GNSS_Periph_IRQHandler+0x10e>
 80098c2:	4b0b      	ldr	r3, [pc, #44]	; (80098f0 <DMA_GNSS_Periph_IRQHandler+0x134>)
 80098c4:	2208      	movs	r2, #8
 80098c6:	605a      	str	r2, [r3, #4]
 80098c8:	e002      	b.n	80098d0 <DMA_GNSS_Periph_IRQHandler+0x114>
 80098ca:	4b0a      	ldr	r3, [pc, #40]	; (80098f4 <DMA_GNSS_Periph_IRQHandler+0x138>)
 80098cc:	2208      	movs	r2, #8
 80098ce:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hgps->gps_hdmamem,DMA_IT_TE);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	685b      	ldr	r3, [r3, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	687a      	ldr	r2, [r7, #4]
 80098d8:	6852      	ldr	r2, [r2, #4]
 80098da:	6812      	ldr	r2, [r2, #0]
 80098dc:	6812      	ldr	r2, [r2, #0]
 80098de:	f022 0208 	bic.w	r2, r2, #8
 80098e2:	601a      	str	r2, [r3, #0]
	}
}
 80098e4:	bf00      	nop
 80098e6:	3708      	adds	r7, #8
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}
 80098ec:	40020080 	.word	0x40020080
 80098f0:	40020400 	.word	0x40020400
 80098f4:	40020000 	.word	0x40020000
 80098f8:	20000a50 	.word	0x20000a50

080098fc <USART_GPS_IRQHandler>:

void USART_GPS_IRQHandler(GPS_Handle_Typedef *hgps)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b084      	sub	sp, #16
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
	if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_IDLE))
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f003 0310 	and.w	r3, r3, #16
 8009910:	2b00      	cmp	r3, #0
 8009912:	d07a      	beq.n	8009a0a <USART_GPS_IRQHandler+0x10e>
	{
		uint32_t temp = hgps->gps_huart->Instance->ISR;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	69db      	ldr	r3, [r3, #28]
 800991c:	60fb      	str	r3, [r7, #12]
		temp = hgps->gps_huart->Instance->RDR;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009926:	b29b      	uxth	r3, r3
 8009928:	60fb      	str	r3, [r7, #12]
		 * 		   disable Periph-Mem stream and
		 * 		   begin Mem - Mem transfer of known data
		 *
		 */
		//check flag in TIM2
		if(TIM_IDLE_Timeout == SET)
 800992a:	4b6a      	ldr	r3, [pc, #424]	; (8009ad4 <USART_GPS_IRQHandler+0x1d8>)
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	2b01      	cmp	r3, #1
 8009930:	d166      	bne.n	8009a00 <USART_GPS_IRQHandler+0x104>
		{
			gnss_length = DMA_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(hgps->gps_huart->hdmarx);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8009940:	461a      	mov	r2, r3
 8009942:	4b65      	ldr	r3, [pc, #404]	; (8009ad8 <USART_GPS_IRQHandler+0x1dc>)
 8009944:	601a      	str	r2, [r3, #0]
			//Disable DMA and unlink from UART
			if(log_gps)
 8009946:	4b65      	ldr	r3, [pc, #404]	; (8009adc <USART_GPS_IRQHandler+0x1e0>)
 8009948:	781b      	ldrb	r3, [r3, #0]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d012      	beq.n	8009974 <USART_GPS_IRQHandler+0x78>
			{
				HAL_UART_DMAPause(hgps->gps_huart);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	4618      	mov	r0, r3
 8009954:	f7fd f8a8 	bl	8006aa8 <HAL_UART_DMAPause>
				hgps->gps_huart->hdmarx->Instance->CCR &= ~DMA_CCR_EN;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	687a      	ldr	r2, [r7, #4]
 8009962:	6812      	ldr	r2, [r2, #0]
 8009964:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8009966:	6812      	ldr	r2, [r2, #0]
 8009968:	6812      	ldr	r2, [r2, #0]
 800996a:	f022 0201 	bic.w	r2, r2, #1
 800996e:	601a      	str	r2, [r3, #0]
 8009970:	bf00      	nop
 8009972:	e004      	b.n	800997e <USART_GPS_IRQHandler+0x82>
				__NOP();

			}else
			{
				HAL_UART_DMAStop(hgps->gps_huart);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	4618      	mov	r0, r3
 800997a:	f7fd f92d 	bl	8006bd8 <HAL_UART_DMAStop>
			}
			//Timeout case: USART has recieved no data, Reciever timeout

			if(gnss_length > 0)
 800997e:	4b56      	ldr	r3, [pc, #344]	; (8009ad8 <USART_GPS_IRQHandler+0x1dc>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	2b00      	cmp	r3, #0
 8009984:	dd16      	ble.n	80099b4 <USART_GPS_IRQHandler+0xb8>
			{
				//begin transfer from mem to mem
				__HAL_DMA_ENABLE_IT(hgps->gps_hdmamem,DMA_IT_TC);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	687a      	ldr	r2, [r7, #4]
 800998e:	6852      	ldr	r2, [r2, #4]
 8009990:	6812      	ldr	r2, [r2, #0]
 8009992:	6812      	ldr	r2, [r2, #0]
 8009994:	f042 0202 	orr.w	r2, r2, #2
 8009998:	601a      	str	r2, [r3, #0]
				HAL_DMA_Start(hgps->gps_hdmamem,(uint32_t)hgps->GPS_Rx_Buffer,(uint32_t)hgps->GPS_Mem_Buffer,gnss_length);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6858      	ldr	r0, [r3, #4]
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	68db      	ldr	r3, [r3, #12]
 80099a2:	4619      	mov	r1, r3
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	695b      	ldr	r3, [r3, #20]
 80099a8:	461a      	mov	r2, r3
 80099aa:	4b4b      	ldr	r3, [pc, #300]	; (8009ad8 <USART_GPS_IRQHandler+0x1dc>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f7f7 fe6f 	bl	8001690 <HAL_DMA_Start>
 80099b2:	e018      	b.n	80099e6 <USART_GPS_IRQHandler+0xea>

			}else
			{
				if(log_gps)
 80099b4:	4b49      	ldr	r3, [pc, #292]	; (8009adc <USART_GPS_IRQHandler+0x1e0>)
 80099b6:	781b      	ldrb	r3, [r3, #0]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d011      	beq.n	80099e0 <USART_GPS_IRQHandler+0xe4>
				{
					HAL_UART_DMAResume(hgps->gps_huart);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4618      	mov	r0, r3
 80099c2:	f7fd f8c4 	bl	8006b4e <HAL_UART_DMAResume>
					hgps->gps_huart->hdmarx->Instance->CCR |= DMA_CCR_EN;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	687a      	ldr	r2, [r7, #4]
 80099d0:	6812      	ldr	r2, [r2, #0]
 80099d2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80099d4:	6812      	ldr	r2, [r2, #0]
 80099d6:	6812      	ldr	r2, [r2, #0]
 80099d8:	f042 0201 	orr.w	r2, r2, #1
 80099dc:	601a      	str	r2, [r3, #0]
 80099de:	bf00      	nop
			/*
			 * Case 2: gnss_length == 0;
			 *
			 * Reciever has recieved no data and has thus timed out.
			 */
				M2M_Txfer_Cplt = HAL_TIMEOUT;
 80099e0:	4b3f      	ldr	r3, [pc, #252]	; (8009ae0 <USART_GPS_IRQHandler+0x1e4>)
 80099e2:	2203      	movs	r2, #3
 80099e4:	701a      	strb	r2, [r3, #0]
			}
			//clear tim flag
			TIM_IDLE_Timeout = 0;
 80099e6:	4b3b      	ldr	r3, [pc, #236]	; (8009ad4 <USART_GPS_IRQHandler+0x1d8>)
 80099e8:	2200      	movs	r2, #0
 80099ea:	701a      	strb	r2, [r3, #0]
			__HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	6812      	ldr	r2, [r2, #0]
 80099f6:	6812      	ldr	r2, [r2, #0]
 80099f8:	6812      	ldr	r2, [r2, #0]
 80099fa:	f022 0210 	bic.w	r2, r2, #16
 80099fe:	601a      	str	r2, [r3, #0]
		}

		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_IDLE);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	2210      	movs	r2, #16
 8009a08:	621a      	str	r2, [r3, #32]
	} if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_TC))
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d016      	beq.n	8009a48 <USART_GPS_IRQHandler+0x14c>
	{

		HAL_UART_AbortTransmit_IT(hgps->gps_huart);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	4618      	mov	r0, r3
 8009a20:	f7fd f946 	bl	8006cb0 <HAL_UART_AbortTransmit_IT>
		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_IDLE);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	2210      	movs	r2, #16
 8009a2c:	621a      	str	r2, [r3, #32]
		__HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	687a      	ldr	r2, [r7, #4]
 8009a36:	6812      	ldr	r2, [r2, #0]
 8009a38:	6812      	ldr	r2, [r2, #0]
 8009a3a:	6812      	ldr	r2, [r2, #0]
 8009a3c:	f022 0210 	bic.w	r2, r2, #16
 8009a40:	601a      	str	r2, [r3, #0]
		TX_Cplt = 1;
 8009a42:	4b28      	ldr	r3, [pc, #160]	; (8009ae4 <USART_GPS_IRQHandler+0x1e8>)
 8009a44:	2201      	movs	r2, #1
 8009a46:	701a      	strb	r2, [r3, #0]

	}
	// additional error handling
	if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_ERR))
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	689b      	ldr	r3, [r3, #8]
 8009a50:	f003 0301 	and.w	r3, r3, #1
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d039      	beq.n	8009acc <USART_GPS_IRQHandler+0x1d0>
	{
		//clear framing error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_FE) == SET)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	69db      	ldr	r3, [r3, #28]
 8009a60:	f003 0302 	and.w	r3, r3, #2
 8009a64:	2b02      	cmp	r3, #2
 8009a66:	d104      	bne.n	8009a72 <USART_GPS_IRQHandler+0x176>
		{
			__HAL_UART_CLEAR_FEFLAG(hgps->gps_huart);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	2202      	movs	r2, #2
 8009a70:	621a      	str	r2, [r3, #32]
		}
		//clear noise error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_NE) == SET)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	69db      	ldr	r3, [r3, #28]
 8009a7a:	f003 0304 	and.w	r3, r3, #4
 8009a7e:	2b04      	cmp	r3, #4
 8009a80:	d104      	bne.n	8009a8c <USART_GPS_IRQHandler+0x190>
		{
			__HAL_UART_CLEAR_NEFLAG(hgps->gps_huart);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	2204      	movs	r2, #4
 8009a8a:	621a      	str	r2, [r3, #32]
		}
		//clear overun error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_ORE) == SET)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	69db      	ldr	r3, [r3, #28]
 8009a94:	f003 0308 	and.w	r3, r3, #8
 8009a98:	2b08      	cmp	r3, #8
 8009a9a:	d10a      	bne.n	8009ab2 <USART_GPS_IRQHandler+0x1b6>
		{
			uint8_t temp = hgps->gps_huart->Instance->RDR;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009aa4:	b29b      	uxth	r3, r3
 8009aa6:	72fb      	strb	r3, [r7, #11]
			(void)temp;
			__HAL_UART_CLEAR_OREFLAG(hgps->gps_huart);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	2208      	movs	r2, #8
 8009ab0:	621a      	str	r2, [r3, #32]
		}
		//clear parity errors
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_PE) == SET)
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	69db      	ldr	r3, [r3, #28]
 8009aba:	f003 0301 	and.w	r3, r3, #1
 8009abe:	2b01      	cmp	r3, #1
 8009ac0:	d104      	bne.n	8009acc <USART_GPS_IRQHandler+0x1d0>
		{
			__HAL_UART_CLEAR_PEFLAG(hgps->gps_huart);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	2201      	movs	r2, #1
 8009aca:	621a      	str	r2, [r3, #32]
		}
	}
}
 8009acc:	bf00      	nop
 8009ace:	3710      	adds	r7, #16
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}
 8009ad4:	20000a50 	.word	0x20000a50
 8009ad8:	20000a28 	.word	0x20000a28
 8009adc:	200023bc 	.word	0x200023bc
 8009ae0:	20000aac 	.word	0x20000aac
 8009ae4:	20001b70 	.word	0x20001b70

08009ae8 <Init_Debug>:
#define DRIFTBUFFER_SIZE 25

static uint8_t driftbuffer[DRIFTBUFFER_SIZE] = {0};

HAL_StatusTypeDef Init_Debug(void)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b086      	sub	sp, #24
 8009aec:	af00      	add	r7, sp, #0
	// set up clock output on GPIO Pin A8 for testing
#ifdef DEBUG_HSE_OUTPUT_ENABLE
	//configure pin
	/*Configure GPIO pin : PA8 */
	 GPIO_InitTypeDef GPIO_InitStruct;
	 GPIO_InitStruct.Pin = GPIO_PIN_8;
 8009aee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009af2:	607b      	str	r3, [r7, #4]
	 GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009af4:	2302      	movs	r3, #2
 8009af6:	60bb      	str	r3, [r7, #8]
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009af8:	2300      	movs	r3, #0
 8009afa:	60fb      	str	r3, [r7, #12]
	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009afc:	2300      	movs	r3, #0
 8009afe:	613b      	str	r3, [r7, #16]
	 GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8009b00:	2300      	movs	r3, #0
 8009b02:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b04:	1d3b      	adds	r3, r7, #4
 8009b06:	4619      	mov	r1, r3
 8009b08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b0c:	f7f7 ffca 	bl	8001aa4 <HAL_GPIO_Init>
	 //map clock output to PIN PA8
	 HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 8009b10:	2200      	movs	r2, #0
 8009b12:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8009b16:	2000      	movs	r0, #0
 8009b18:	f7f9 f856 	bl	8002bc8 <HAL_RCC_MCOConfig>
#endif
	//initialise USART 2 for USB comms
#ifdef DEBUG_USART_ENABLE
	  huart2.Instance = USART2;
 8009b1c:	4b26      	ldr	r3, [pc, #152]	; (8009bb8 <Init_Debug+0xd0>)
 8009b1e:	4a27      	ldr	r2, [pc, #156]	; (8009bbc <Init_Debug+0xd4>)
 8009b20:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 115200;
 8009b22:	4b25      	ldr	r3, [pc, #148]	; (8009bb8 <Init_Debug+0xd0>)
 8009b24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009b28:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8009b2a:	4b23      	ldr	r3, [pc, #140]	; (8009bb8 <Init_Debug+0xd0>)
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 8009b30:	4b21      	ldr	r3, [pc, #132]	; (8009bb8 <Init_Debug+0xd0>)
 8009b32:	2200      	movs	r2, #0
 8009b34:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 8009b36:	4b20      	ldr	r3, [pc, #128]	; (8009bb8 <Init_Debug+0xd0>)
 8009b38:	2200      	movs	r2, #0
 8009b3a:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 8009b3c:	4b1e      	ldr	r3, [pc, #120]	; (8009bb8 <Init_Debug+0xd0>)
 8009b3e:	220c      	movs	r2, #12
 8009b40:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009b42:	4b1d      	ldr	r3, [pc, #116]	; (8009bb8 <Init_Debug+0xd0>)
 8009b44:	2200      	movs	r2, #0
 8009b46:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8009b48:	4b1b      	ldr	r3, [pc, #108]	; (8009bb8 <Init_Debug+0xd0>)
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	61da      	str	r2, [r3, #28]
	  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009b4e:	4b1a      	ldr	r3, [pc, #104]	; (8009bb8 <Init_Debug+0xd0>)
 8009b50:	2200      	movs	r2, #0
 8009b52:	621a      	str	r2, [r3, #32]
	  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009b54:	4b18      	ldr	r3, [pc, #96]	; (8009bb8 <Init_Debug+0xd0>)
 8009b56:	2200      	movs	r2, #0
 8009b58:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 8009b5a:	4817      	ldr	r0, [pc, #92]	; (8009bb8 <Init_Debug+0xd0>)
 8009b5c:	f7fc fcc1 	bl	80064e2 <HAL_UART_Init>
 8009b60:	4603      	mov	r3, r0
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d001      	beq.n	8009b6a <Init_Debug+0x82>
	  {
	    return HAL_ERROR;
 8009b66:	2301      	movs	r3, #1
 8009b68:	e022      	b.n	8009bb0 <Init_Debug+0xc8>
	  }
	  setbuf(stdout, NULL);
 8009b6a:	4b15      	ldr	r3, [pc, #84]	; (8009bc0 <Init_Debug+0xd8>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	689b      	ldr	r3, [r3, #8]
 8009b70:	2100      	movs	r1, #0
 8009b72:	4618      	mov	r0, r3
 8009b74:	f002 fc5c 	bl	800c430 <setbuf>
#endif

#ifdef DEBUG_LED1_ENABLE
	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8009b78:	2200      	movs	r2, #0
 8009b7a:	2120      	movs	r1, #32
 8009b7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b80:	f7f8 fa2a 	bl	8001fd8 <HAL_GPIO_WritePin>
	  /*Configure GPIO pin : PD2 */
	  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8009b84:	2304      	movs	r3, #4
 8009b86:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009b88:	2303      	movs	r3, #3
 8009b8a:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009b90:	1d3b      	adds	r3, r7, #4
 8009b92:	4619      	mov	r1, r3
 8009b94:	480b      	ldr	r0, [pc, #44]	; (8009bc4 <Init_Debug+0xdc>)
 8009b96:	f7f7 ff85 	bl	8001aa4 <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	2120      	movs	r1, #32
 8009b9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009ba2:	f7f8 fa19 	bl	8001fd8 <HAL_GPIO_WritePin>
#endif

#ifdef DEBUG_LP_ENABLE
	  HAL_DBGMCU_EnableDBGStandbyMode();	//enable for shutdown mode
 8009ba6:	f7f7 faa9 	bl	80010fc <HAL_DBGMCU_EnableDBGStandbyMode>
	  HAL_DBGMCU_EnableDBGStopMode();
 8009baa:	f7f7 fa99 	bl	80010e0 <HAL_DBGMCU_EnableDBGStopMode>

#endif

	  return HAL_OK;
 8009bae:	2300      	movs	r3, #0
}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	3718      	adds	r7, #24
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}
 8009bb8:	200023dc 	.word	0x200023dc
 8009bbc:	40004400 	.word	0x40004400
 8009bc0:	20000014 	.word	0x20000014
 8009bc4:	48000c00 	.word	0x48000c00

08009bc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
HAL_StatusTypeDef SystemClock_Config(void)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b0b8      	sub	sp, #224	; 0xe0
 8009bcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009bce:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8009bd2:	2244      	movs	r2, #68	; 0x44
 8009bd4:	2100      	movs	r1, #0
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f002 f929 	bl	800be2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009bdc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8009be0:	2200      	movs	r2, #0
 8009be2:	601a      	str	r2, [r3, #0]
 8009be4:	605a      	str	r2, [r3, #4]
 8009be6:	609a      	str	r2, [r3, #8]
 8009be8:	60da      	str	r2, [r3, #12]
 8009bea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009bec:	463b      	mov	r3, r7
 8009bee:	2288      	movs	r2, #136	; 0x88
 8009bf0:	2100      	movs	r1, #0
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f002 f91b 	bl	800be2e <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8009bf8:	f7f8 fa1e 	bl	8002038 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8009bfc:	4a3c      	ldr	r2, [pc, #240]	; (8009cf0 <SystemClock_Config+0x128>)
 8009bfe:	4b3c      	ldr	r3, [pc, #240]	; (8009cf0 <SystemClock_Config+0x128>)
 8009c00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c04:	f023 0318 	bic.w	r3, r3, #24
 8009c08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 8009c0c:	2316      	movs	r3, #22
 8009c0e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8009c12:	2301      	movs	r3, #1
 8009c14:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009c18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009c1c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009c20:	2310      	movs	r3, #16
 8009c22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8009c26:	2301      	movs	r3, #1
 8009c28:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8009c32:	2360      	movs	r3, #96	; 0x60
 8009c34:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009c38:	2302      	movs	r3, #2
 8009c3a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8009c44:	2301      	movs	r3, #1
 8009c46:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 26;
 8009c4a:	231a      	movs	r3, #26
 8009c4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8009c50:	2307      	movs	r3, #7
 8009c52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8009c56:	2302      	movs	r3, #2
 8009c58:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8009c5c:	2302      	movs	r3, #2
 8009c5e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009c62:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8009c66:	4618      	mov	r0, r3
 8009c68:	f7f8 fae6 	bl	8002238 <HAL_RCC_OscConfig>
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d001      	beq.n	8009c76 <SystemClock_Config+0xae>
  {
    return HAL_ERROR;
 8009c72:	2301      	movs	r3, #1
 8009c74:	e037      	b.n	8009ce6 <SystemClock_Config+0x11e>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009c76:	230f      	movs	r3, #15
 8009c78:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009c7c:	2303      	movs	r3, #3
 8009c7e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8009c82:	2380      	movs	r3, #128	; 0x80
 8009c84:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8009c94:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8009c98:	2101      	movs	r1, #1
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	f7f8 feb2 	bl	8002a04 <HAL_RCC_ClockConfig>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d001      	beq.n	8009caa <SystemClock_Config+0xe2>
  {
    return HAL_ERROR;
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	e01d      	b.n	8009ce6 <SystemClock_Config+0x11e>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2;
 8009caa:	f04f 1302 	mov.w	r3, #131074	; 0x20002
 8009cae:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 8009cb0:	2308      	movs	r3, #8
 8009cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8009cb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009cb8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009cbc:	463b      	mov	r3, r7
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	f7f9 f8d6 	bl	8002e70 <HAL_RCCEx_PeriphCLKConfig>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d001      	beq.n	8009cce <SystemClock_Config+0x106>
  {
    return HAL_ERROR;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	e00b      	b.n	8009ce6 <SystemClock_Config+0x11e>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8009cce:	f44f 7000 	mov.w	r0, #512	; 0x200
 8009cd2:	f7f8 fa27 	bl	8002124 <HAL_PWREx_ControlVoltageScaling>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d001      	beq.n	8009ce0 <SystemClock_Config+0x118>
  {
    return HAL_ERROR;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	e002      	b.n	8009ce6 <SystemClock_Config+0x11e>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8009ce0:	f7f9 fbac 	bl	800343c <HAL_RCCEx_EnableMSIPLLMode>
  return HAL_OK;
 8009ce4:	2300      	movs	r3, #0
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	37e0      	adds	r7, #224	; 0xe0
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}
 8009cee:	bf00      	nop
 8009cf0:	40021000 	.word	0x40021000

08009cf4 <Go_To_Sleep>:

HAL_StatusTypeDef Go_To_Sleep(PWR_MODE_t mode, uint32_t seconds)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b084      	sub	sp, #16
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	6039      	str	r1, [r7, #0]
 8009cfe:	71fb      	strb	r3, [r7, #7]
	//reset wake up pin interrupt
	__HAL_RCC_PWR_CLK_ENABLE();
 8009d00:	4a16      	ldr	r2, [pc, #88]	; (8009d5c <Go_To_Sleep+0x68>)
 8009d02:	4b16      	ldr	r3, [pc, #88]	; (8009d5c <Go_To_Sleep+0x68>)
 8009d04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d0a:	6593      	str	r3, [r2, #88]	; 0x58
 8009d0c:	4b13      	ldr	r3, [pc, #76]	; (8009d5c <Go_To_Sleep+0x68>)
 8009d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d14:	60fb      	str	r3, [r7, #12]
 8009d16:	68fb      	ldr	r3, [r7, #12]
	/* Enable Wake Up timer in interrupt mode */
	//set alarm
	if(seconds > 0)
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d00b      	beq.n	8009d36 <Go_To_Sleep+0x42>
	{
	 if(HAL_RTCEx_SetWakeUpTimer_IT(&hrtc,(seconds-1),RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	3b01      	subs	r3, #1
 8009d22:	2204      	movs	r2, #4
 8009d24:	4619      	mov	r1, r3
 8009d26:	480e      	ldr	r0, [pc, #56]	; (8009d60 <Go_To_Sleep+0x6c>)
 8009d28:	f7f9 ffb6 	bl	8003c98 <HAL_RTCEx_SetWakeUpTimer_IT>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d001      	beq.n	8009d36 <Go_To_Sleep+0x42>
	  {
		 return HAL_ERROR;
 8009d32:	2301      	movs	r3, #1
 8009d34:	e00d      	b.n	8009d52 <Go_To_Sleep+0x5e>
	  }
	}
	 HAL_PWREx_EnableInternalWakeUpLine();
 8009d36:	f7f8 fa49 	bl	80021cc <HAL_PWREx_EnableInternalWakeUpLine>
	 //if shutdown mode enabled
	 if(mode == SHUTDOWN)
 8009d3a:	79fb      	ldrb	r3, [r7, #7]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d102      	bne.n	8009d46 <Go_To_Sleep+0x52>
	 {
		 HAL_PWREx_EnterSHUTDOWNMode();
 8009d40:	f7f8 fa60 	bl	8002204 <HAL_PWREx_EnterSHUTDOWNMode>
 8009d44:	e004      	b.n	8009d50 <Go_To_Sleep+0x5c>
	 }
	 else if(mode == STDBY)
 8009d46:	79fb      	ldrb	r3, [r7, #7]
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d101      	bne.n	8009d50 <Go_To_Sleep+0x5c>
	 {
		 HAL_PWR_EnterSTANDBYMode();
 8009d4c:	f7f8 f9c4 	bl	80020d8 <HAL_PWR_EnterSTANDBYMode>
	 }
	 return HAL_OK;
 8009d50:	2300      	movs	r3, #0
}
 8009d52:	4618      	mov	r0, r3
 8009d54:	3710      	adds	r7, #16
 8009d56:	46bd      	mov	sp, r7
 8009d58:	bd80      	pop	{r7, pc}
 8009d5a:	bf00      	nop
 8009d5c:	40021000 	.word	0x40021000
 8009d60:	20002460 	.word	0x20002460

08009d64 <set_WUP_Pin>:
	HAL_PWREx_EnterSTOP1Mode(PWR_STOPENTRY_WFI);
	return HAL_OK;
}

void set_WUP_Pin(uint32_t Pin, PinMode_typedef mode)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b090      	sub	sp, #64	; 0x40
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
 8009d6c:	460b      	mov	r3, r1
 8009d6e:	70fb      	strb	r3, [r7, #3]

	GPIO_TypeDef *Pin_Port;
	IRQn_Type WUP_IRQn;
	GPIO_InitTypeDef GPIO_InitStruct;
	switch (Pin) {
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	3b01      	subs	r3, #1
 8009d74:	2b0f      	cmp	r3, #15
 8009d76:	f200 808a 	bhi.w	8009e8e <set_WUP_Pin+0x12a>
 8009d7a:	a201      	add	r2, pc, #4	; (adr r2, 8009d80 <set_WUP_Pin+0x1c>)
 8009d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d80:	08009dc1 	.word	0x08009dc1
 8009d84:	08009deb 	.word	0x08009deb
 8009d88:	08009e8f 	.word	0x08009e8f
 8009d8c:	08009e15 	.word	0x08009e15
 8009d90:	08009e8f 	.word	0x08009e8f
 8009d94:	08009e8f 	.word	0x08009e8f
 8009d98:	08009e8f 	.word	0x08009e8f
 8009d9c:	08009e3d 	.word	0x08009e3d
 8009da0:	08009e8f 	.word	0x08009e8f
 8009da4:	08009e8f 	.word	0x08009e8f
 8009da8:	08009e8f 	.word	0x08009e8f
 8009dac:	08009e8f 	.word	0x08009e8f
 8009db0:	08009e8f 	.word	0x08009e8f
 8009db4:	08009e8f 	.word	0x08009e8f
 8009db8:	08009e8f 	.word	0x08009e8f
 8009dbc:	08009e67 	.word	0x08009e67
		case PWR_WAKEUP_PIN1:
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8009dc0:	4a69      	ldr	r2, [pc, #420]	; (8009f68 <set_WUP_Pin+0x204>)
 8009dc2:	4b69      	ldr	r3, [pc, #420]	; (8009f68 <set_WUP_Pin+0x204>)
 8009dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009dc6:	f043 0301 	orr.w	r3, r3, #1
 8009dca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009dcc:	4b66      	ldr	r3, [pc, #408]	; (8009f68 <set_WUP_Pin+0x204>)
 8009dce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009dd0:	f003 0301 	and.w	r3, r3, #1
 8009dd4:	623b      	str	r3, [r7, #32]
 8009dd6:	6a3b      	ldr	r3, [r7, #32]
			Pin_Port = GPIOA;
 8009dd8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009ddc:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_0;
 8009dde:	2301      	movs	r3, #1
 8009de0:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI0_IRQn;
 8009de2:	2306      	movs	r3, #6
 8009de4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 8009de8:	e052      	b.n	8009e90 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN2:
			__HAL_RCC_GPIOC_CLK_ENABLE();
 8009dea:	4a5f      	ldr	r2, [pc, #380]	; (8009f68 <set_WUP_Pin+0x204>)
 8009dec:	4b5e      	ldr	r3, [pc, #376]	; (8009f68 <set_WUP_Pin+0x204>)
 8009dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009df0:	f043 0304 	orr.w	r3, r3, #4
 8009df4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009df6:	4b5c      	ldr	r3, [pc, #368]	; (8009f68 <set_WUP_Pin+0x204>)
 8009df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009dfa:	f003 0304 	and.w	r3, r3, #4
 8009dfe:	61fb      	str	r3, [r7, #28]
 8009e00:	69fb      	ldr	r3, [r7, #28]
			Pin_Port = GPIOC;
 8009e02:	4b5a      	ldr	r3, [pc, #360]	; (8009f6c <set_WUP_Pin+0x208>)
 8009e04:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_13;
 8009e06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009e0a:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI15_10_IRQn;
 8009e0c:	2328      	movs	r3, #40	; 0x28
 8009e0e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 8009e12:	e03d      	b.n	8009e90 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN3:
			__HAL_RCC_GPIOE_CLK_ENABLE();
 8009e14:	4a54      	ldr	r2, [pc, #336]	; (8009f68 <set_WUP_Pin+0x204>)
 8009e16:	4b54      	ldr	r3, [pc, #336]	; (8009f68 <set_WUP_Pin+0x204>)
 8009e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e1a:	f043 0310 	orr.w	r3, r3, #16
 8009e1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009e20:	4b51      	ldr	r3, [pc, #324]	; (8009f68 <set_WUP_Pin+0x204>)
 8009e22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e24:	f003 0310 	and.w	r3, r3, #16
 8009e28:	61bb      	str	r3, [r7, #24]
 8009e2a:	69bb      	ldr	r3, [r7, #24]
			Pin_Port = GPIOE;
 8009e2c:	4b50      	ldr	r3, [pc, #320]	; (8009f70 <set_WUP_Pin+0x20c>)
 8009e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_6;
 8009e30:	2340      	movs	r3, #64	; 0x40
 8009e32:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI9_5_IRQn;
 8009e34:	2317      	movs	r3, #23
 8009e36:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 8009e3a:	e029      	b.n	8009e90 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN4:
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8009e3c:	4a4a      	ldr	r2, [pc, #296]	; (8009f68 <set_WUP_Pin+0x204>)
 8009e3e:	4b4a      	ldr	r3, [pc, #296]	; (8009f68 <set_WUP_Pin+0x204>)
 8009e40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e42:	f043 0301 	orr.w	r3, r3, #1
 8009e46:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009e48:	4b47      	ldr	r3, [pc, #284]	; (8009f68 <set_WUP_Pin+0x204>)
 8009e4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e4c:	f003 0301 	and.w	r3, r3, #1
 8009e50:	617b      	str	r3, [r7, #20]
 8009e52:	697b      	ldr	r3, [r7, #20]
			GPIO_InitStruct.Pin = GPIO_PIN_2;
 8009e54:	2304      	movs	r3, #4
 8009e56:	627b      	str	r3, [r7, #36]	; 0x24
			Pin_Port = GPIOA;
 8009e58:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
			WUP_IRQn = EXTI2_IRQn;
 8009e5e:	2308      	movs	r3, #8
 8009e60:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 8009e64:	e014      	b.n	8009e90 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN5:
			__HAL_RCC_GPIOC_CLK_ENABLE();
 8009e66:	4a40      	ldr	r2, [pc, #256]	; (8009f68 <set_WUP_Pin+0x204>)
 8009e68:	4b3f      	ldr	r3, [pc, #252]	; (8009f68 <set_WUP_Pin+0x204>)
 8009e6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e6c:	f043 0304 	orr.w	r3, r3, #4
 8009e70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009e72:	4b3d      	ldr	r3, [pc, #244]	; (8009f68 <set_WUP_Pin+0x204>)
 8009e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e76:	f003 0304 	and.w	r3, r3, #4
 8009e7a:	613b      	str	r3, [r7, #16]
 8009e7c:	693b      	ldr	r3, [r7, #16]
			Pin_Port = GPIOC;
 8009e7e:	4b3b      	ldr	r3, [pc, #236]	; (8009f6c <set_WUP_Pin+0x208>)
 8009e80:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_5;
 8009e82:	2320      	movs	r3, #32
 8009e84:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI9_5_IRQn;
 8009e86:	2317      	movs	r3, #23
 8009e88:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 8009e8c:	e000      	b.n	8009e90 <set_WUP_Pin+0x12c>
		default:
			break;
 8009e8e:	bf00      	nop
	}
	//configure pin for exti map


	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8009e90:	4b38      	ldr	r3, [pc, #224]	; (8009f74 <set_WUP_Pin+0x210>)
 8009e92:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e94:	2300      	movs	r3, #0
 8009e96:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009e98:	2302      	movs	r3, #2
 8009e9a:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(Pin_Port,&GPIO_InitStruct);
 8009e9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009ea0:	4619      	mov	r1, r3
 8009ea2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009ea4:	f7f7 fdfe 	bl	8001aa4 <HAL_GPIO_Init>
	//set NVIC interrupt
    HAL_NVIC_SetPriority(WUP_IRQn, 0x0F, 0);
 8009ea8:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8009eac:	2200      	movs	r2, #0
 8009eae:	210f      	movs	r1, #15
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	f7f7 fa4a 	bl	800134a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(WUP_IRQn);
 8009eb6:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f7f7 fa61 	bl	8001382 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_ClearPendingIRQ(WUP_IRQn);
 8009ec0:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	f7f7 fa8a 	bl	80013de <HAL_NVIC_ClearPendingIRQ>
    //enable wup in PWR register
    __HAL_RCC_PWR_CLK_ENABLE();
 8009eca:	4a27      	ldr	r2, [pc, #156]	; (8009f68 <set_WUP_Pin+0x204>)
 8009ecc:	4b26      	ldr	r3, [pc, #152]	; (8009f68 <set_WUP_Pin+0x204>)
 8009ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009ed4:	6593      	str	r3, [r2, #88]	; 0x58
 8009ed6:	4b24      	ldr	r3, [pc, #144]	; (8009f68 <set_WUP_Pin+0x204>)
 8009ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ede:	60fb      	str	r3, [r7, #12]
 8009ee0:	68fb      	ldr	r3, [r7, #12]
    if(mode == MODE_WUP)
 8009ee2:	78fb      	ldrb	r3, [r7, #3]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d10f      	bne.n	8009f08 <set_WUP_Pin+0x1a4>
    {
    	__HAL_RCC_PWR_CLK_ENABLE();
 8009ee8:	4a1f      	ldr	r2, [pc, #124]	; (8009f68 <set_WUP_Pin+0x204>)
 8009eea:	4b1f      	ldr	r3, [pc, #124]	; (8009f68 <set_WUP_Pin+0x204>)
 8009eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009eee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009ef2:	6593      	str	r3, [r2, #88]	; 0x58
 8009ef4:	4b1c      	ldr	r3, [pc, #112]	; (8009f68 <set_WUP_Pin+0x204>)
 8009ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ef8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009efc:	60bb      	str	r3, [r7, #8]
 8009efe:	68bb      	ldr	r3, [r7, #8]
    	HAL_PWR_EnableWakeUpPin(Pin);
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f7f8 f8b5 	bl	8002070 <HAL_PWR_EnableWakeUpPin>
 8009f06:	e005      	b.n	8009f14 <set_WUP_Pin+0x1b0>
    	//clear unwanted interrupts

    }else if (mode == MODE_EXTI)
 8009f08:	78fb      	ldrb	r3, [r7, #3]
 8009f0a:	2b01      	cmp	r3, #1
 8009f0c:	d102      	bne.n	8009f14 <set_WUP_Pin+0x1b0>
    {
    	HAL_PWR_DisableWakeUpPin(Pin);
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f7f8 f8ce 	bl	80020b0 <HAL_PWR_DisableWakeUpPin>
    }
   	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF1);
 8009f14:	4b18      	ldr	r3, [pc, #96]	; (8009f78 <set_WUP_Pin+0x214>)
 8009f16:	2201      	movs	r2, #1
 8009f18:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF2);
 8009f1a:	4b17      	ldr	r3, [pc, #92]	; (8009f78 <set_WUP_Pin+0x214>)
 8009f1c:	2202      	movs	r2, #2
 8009f1e:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF3);
 8009f20:	4b15      	ldr	r3, [pc, #84]	; (8009f78 <set_WUP_Pin+0x214>)
 8009f22:	2204      	movs	r2, #4
 8009f24:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF4);
 8009f26:	4b14      	ldr	r3, [pc, #80]	; (8009f78 <set_WUP_Pin+0x214>)
 8009f28:	2208      	movs	r2, #8
 8009f2a:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF5);
 8009f2c:	4b12      	ldr	r3, [pc, #72]	; (8009f78 <set_WUP_Pin+0x214>)
 8009f2e:	2210      	movs	r2, #16
 8009f30:	619a      	str	r2, [r3, #24]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_5);
 8009f32:	4b12      	ldr	r3, [pc, #72]	; (8009f7c <set_WUP_Pin+0x218>)
 8009f34:	4a12      	ldr	r2, [pc, #72]	; (8009f80 <set_WUP_Pin+0x21c>)
 8009f36:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_13);
 8009f38:	4b10      	ldr	r3, [pc, #64]	; (8009f7c <set_WUP_Pin+0x218>)
 8009f3a:	4a12      	ldr	r2, [pc, #72]	; (8009f84 <set_WUP_Pin+0x220>)
 8009f3c:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_0);
 8009f3e:	4b0f      	ldr	r3, [pc, #60]	; (8009f7c <set_WUP_Pin+0x218>)
 8009f40:	f04f 52b0 	mov.w	r2, #369098752	; 0x16000000
 8009f44:	615a      	str	r2, [r3, #20]
   	__HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_2);
 8009f46:	4b0d      	ldr	r3, [pc, #52]	; (8009f7c <set_WUP_Pin+0x218>)
 8009f48:	4a0f      	ldr	r2, [pc, #60]	; (8009f88 <set_WUP_Pin+0x224>)
 8009f4a:	615a      	str	r2, [r3, #20]
   	__HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_6);
 8009f4c:	4b0b      	ldr	r3, [pc, #44]	; (8009f7c <set_WUP_Pin+0x218>)
 8009f4e:	4a0f      	ldr	r2, [pc, #60]	; (8009f8c <set_WUP_Pin+0x228>)
 8009f50:	615a      	str	r2, [r3, #20]
	__HAL_RCC_PWR_CLK_DISABLE();
 8009f52:	4a05      	ldr	r2, [pc, #20]	; (8009f68 <set_WUP_Pin+0x204>)
 8009f54:	4b04      	ldr	r3, [pc, #16]	; (8009f68 <set_WUP_Pin+0x204>)
 8009f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009f5c:	6593      	str	r3, [r2, #88]	; 0x58
}
 8009f5e:	bf00      	nop
 8009f60:	3740      	adds	r7, #64	; 0x40
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}
 8009f66:	bf00      	nop
 8009f68:	40021000 	.word	0x40021000
 8009f6c:	48000800 	.word	0x48000800
 8009f70:	48001000 	.word	0x48001000
 8009f74:	10110000 	.word	0x10110000
 8009f78:	40007000 	.word	0x40007000
 8009f7c:	40010400 	.word	0x40010400
 8009f80:	16000005 	.word	0x16000005
 8009f84:	1600000d 	.word	0x1600000d
 8009f88:	16000002 	.word	0x16000002
 8009f8c:	16000006 	.word	0x16000006

08009f90 <__io_putchar>:

PUTCHAR_PROTOTYPE
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b082      	sub	sp, #8
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*) &ch,1,0xFFFF);
 8009f98:	1d39      	adds	r1, r7, #4
 8009f9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009f9e:	2201      	movs	r2, #1
 8009fa0:	4803      	ldr	r0, [pc, #12]	; (8009fb0 <__io_putchar+0x20>)
 8009fa2:	f7fc fb21 	bl	80065e8 <HAL_UART_Transmit>
	return ch;
 8009fa6:	687b      	ldr	r3, [r7, #4]
}
 8009fa8:	4618      	mov	r0, r3
 8009faa:	3708      	adds	r7, #8
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bd80      	pop	{r7, pc}
 8009fb0:	200023dc 	.word	0x200023dc

08009fb4 <GPIO_Set_Pin_LP>:

void GPIO_Set_Pin_LP(void)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b08a      	sub	sp, #40	; 0x28
 8009fb8:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009fba:	f107 0314 	add.w	r3, r7, #20
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	601a      	str	r2, [r3, #0]
 8009fc2:	605a      	str	r2, [r3, #4]
 8009fc4:	609a      	str	r2, [r3, #8]
 8009fc6:	60da      	str	r2, [r3, #12]
 8009fc8:	611a      	str	r2, [r3, #16]
	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009fca:	4a3e      	ldr	r2, [pc, #248]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 8009fcc:	4b3d      	ldr	r3, [pc, #244]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 8009fce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009fd0:	f043 0304 	orr.w	r3, r3, #4
 8009fd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009fd6:	4b3b      	ldr	r3, [pc, #236]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 8009fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009fda:	f003 0304 	and.w	r3, r3, #4
 8009fde:	613b      	str	r3, [r7, #16]
 8009fe0:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8009fe2:	4a38      	ldr	r2, [pc, #224]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 8009fe4:	4b37      	ldr	r3, [pc, #220]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 8009fe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009fec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009fee:	4b35      	ldr	r3, [pc, #212]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 8009ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ff2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ff6:	60fb      	str	r3, [r7, #12]
 8009ff8:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ffa:	4a32      	ldr	r2, [pc, #200]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 8009ffc:	4b31      	ldr	r3, [pc, #196]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 8009ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a000:	f043 0301 	orr.w	r3, r3, #1
 800a004:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a006:	4b2f      	ldr	r3, [pc, #188]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 800a008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a00a:	f003 0301 	and.w	r3, r3, #1
 800a00e:	60bb      	str	r3, [r7, #8]
 800a010:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a012:	4a2c      	ldr	r2, [pc, #176]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 800a014:	4b2b      	ldr	r3, [pc, #172]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 800a016:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a018:	f043 0302 	orr.w	r3, r3, #2
 800a01c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a01e:	4b29      	ldr	r3, [pc, #164]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 800a020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a022:	f003 0302 	and.w	r3, r3, #2
 800a026:	607b      	str	r3, [r7, #4]
 800a028:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a02a:	4a26      	ldr	r2, [pc, #152]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 800a02c:	4b25      	ldr	r3, [pc, #148]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 800a02e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a030:	f043 0308 	orr.w	r3, r3, #8
 800a034:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a036:	4b23      	ldr	r3, [pc, #140]	; (800a0c4 <GPIO_Set_Pin_LP+0x110>)
 800a038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a03a:	f003 0308 	and.w	r3, r3, #8
 800a03e:	603b      	str	r3, [r7, #0]
 800a040:	683b      	ldr	r3, [r7, #0]
	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800a042:	2200      	movs	r2, #0
 800a044:	2120      	movs	r1, #32
 800a046:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a04a:	f7f7 ffc5 	bl	8001fd8 <HAL_GPIO_WritePin>
	  /*Configure GPIO pins : PC13 PC0 PC1 PC2
	                           PC3 PC4 PC5 PC6
	                           PC7 PC8 PC9 PC10
	                           PC11 PC12 */
	  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 800a04e:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800a052:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
	                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
	                          |GPIO_PIN_11|GPIO_PIN_12;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a054:	2303      	movs	r3, #3
 800a056:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a058:	2300      	movs	r3, #0
 800a05a:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a05c:	f107 0314 	add.w	r3, r7, #20
 800a060:	4619      	mov	r1, r3
 800a062:	4819      	ldr	r0, [pc, #100]	; (800a0c8 <GPIO_Set_Pin_LP+0x114>)
 800a064:	f7f7 fd1e 	bl	8001aa4 <HAL_GPIO_Init>

	  /*Configure GPIO pins : PA0 PA1 PA4 PA6
	                           PA7 PA9 PA10 PA11
	                           PA12 PA15 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 800a068:	f649 63d3 	movw	r3, #40659	; 0x9ed3
 800a06c:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
	                          |GPIO_PIN_12|GPIO_PIN_15;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a06e:	2303      	movs	r3, #3
 800a070:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a072:	2300      	movs	r3, #0
 800a074:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a076:	f107 0314 	add.w	r3, r7, #20
 800a07a:	4619      	mov	r1, r3
 800a07c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a080:	f7f7 fd10 	bl	8001aa4 <HAL_GPIO_Init>

	  /*Configure GPIO pin : LD2_Pin */
	  GPIO_InitStruct.Pin = LD2_Pin;
 800a084:	2320      	movs	r3, #32
 800a086:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a088:	2301      	movs	r3, #1
 800a08a:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a08c:	2300      	movs	r3, #0
 800a08e:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a090:	2300      	movs	r3, #0
 800a092:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800a094:	f107 0314 	add.w	r3, r7, #20
 800a098:	4619      	mov	r1, r3
 800a09a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a09e:	f7f7 fd01 	bl	8001aa4 <HAL_GPIO_Init>

	  /*Configure GPIO pins : PB0 PB1 PB2 PB10
	                           PB11 PB12 PB13 PB14
	                           PB15 PB3 PB4 PB5
	                           PB6 PB7 PB8 PB9 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800a0a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a0a6:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
	                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
	                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a0a8:	2303      	movs	r3, #3
 800a0aa:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a0b0:	f107 0314 	add.w	r3, r7, #20
 800a0b4:	4619      	mov	r1, r3
 800a0b6:	4805      	ldr	r0, [pc, #20]	; (800a0cc <GPIO_Set_Pin_LP+0x118>)
 800a0b8:	f7f7 fcf4 	bl	8001aa4 <HAL_GPIO_Init>

}
 800a0bc:	bf00      	nop
 800a0be:	3728      	adds	r7, #40	; 0x28
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bd80      	pop	{r7, pc}
 800a0c4:	40021000 	.word	0x40021000
 800a0c8:	48000800 	.word	0x48000800
 800a0cc:	48000400 	.word	0x48000400

0800a0d0 <Get_Current_Address_Pointer>:
/*
 * @brief: Function code for returning Flash Chip address from storage
 *
 */
uint8_t Get_Current_Address_Pointer(uint8_t chip,uint8_t* address_Array)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b087      	sub	sp, #28
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	6039      	str	r1, [r7, #0]
 800a0da:	71fb      	strb	r3, [r7, #7]


	if(chip < 4 && chip > 0)
 800a0dc:	79fb      	ldrb	r3, [r7, #7]
 800a0de:	2b03      	cmp	r3, #3
 800a0e0:	d831      	bhi.n	800a146 <Get_Current_Address_Pointer+0x76>
 800a0e2:	79fb      	ldrb	r3, [r7, #7]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d02e      	beq.n	800a146 <Get_Current_Address_Pointer+0x76>
	{
		__HAL_RCC_PWR_CLK_ENABLE();
 800a0e8:	4a1a      	ldr	r2, [pc, #104]	; (800a154 <Get_Current_Address_Pointer+0x84>)
 800a0ea:	4b1a      	ldr	r3, [pc, #104]	; (800a154 <Get_Current_Address_Pointer+0x84>)
 800a0ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a0ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a0f2:	6593      	str	r3, [r2, #88]	; 0x58
 800a0f4:	4b17      	ldr	r3, [pc, #92]	; (800a154 <Get_Current_Address_Pointer+0x84>)
 800a0f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a0f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a0fc:	60bb      	str	r3, [r7, #8]
 800a0fe:	68bb      	ldr	r3, [r7, #8]
		//create pointer to register
		uint32_t* address = (uint32_t*)(&RTC->BKP2R) + (chip -1); //
 800a100:	79fb      	ldrb	r3, [r7, #7]
 800a102:	009a      	lsls	r2, r3, #2
 800a104:	4b14      	ldr	r3, [pc, #80]	; (800a158 <Get_Current_Address_Pointer+0x88>)
 800a106:	4413      	add	r3, r2
 800a108:	613b      	str	r3, [r7, #16]
		uint32_t temp = *address;
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	60fb      	str	r3, [r7, #12]
		//break up 24 bit number into 3 x 8 bit integer array
		for (int i = 0; i < 3; ++i)
 800a110:	2300      	movs	r3, #0
 800a112:	617b      	str	r3, [r7, #20]
 800a114:	e00c      	b.n	800a130 <Get_Current_Address_Pointer+0x60>
		{
			address_Array[i] = (temp>>(i*8))&0xFF;
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	683a      	ldr	r2, [r7, #0]
 800a11a:	4413      	add	r3, r2
 800a11c:	697a      	ldr	r2, [r7, #20]
 800a11e:	00d2      	lsls	r2, r2, #3
 800a120:	68f9      	ldr	r1, [r7, #12]
 800a122:	fa21 f202 	lsr.w	r2, r1, r2
 800a126:	b2d2      	uxtb	r2, r2
 800a128:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 3; ++i)
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	3301      	adds	r3, #1
 800a12e:	617b      	str	r3, [r7, #20]
 800a130:	697b      	ldr	r3, [r7, #20]
 800a132:	2b02      	cmp	r3, #2
 800a134:	ddef      	ble.n	800a116 <Get_Current_Address_Pointer+0x46>
		}
		__HAL_RCC_PWR_CLK_DISABLE();
 800a136:	4a07      	ldr	r2, [pc, #28]	; (800a154 <Get_Current_Address_Pointer+0x84>)
 800a138:	4b06      	ldr	r3, [pc, #24]	; (800a154 <Get_Current_Address_Pointer+0x84>)
 800a13a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a13c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a140:	6593      	str	r3, [r2, #88]	; 0x58
		return 1;
 800a142:	2301      	movs	r3, #1
 800a144:	e000      	b.n	800a148 <Get_Current_Address_Pointer+0x78>
	}
	//chip value out of range
	return 0;
 800a146:	2300      	movs	r3, #0
}
 800a148:	4618      	mov	r0, r3
 800a14a:	371c      	adds	r7, #28
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bc80      	pop	{r7}
 800a150:	4770      	bx	lr
 800a152:	bf00      	nop
 800a154:	40021000 	.word	0x40021000
 800a158:	40002854 	.word	0x40002854

0800a15c <Set_Current_Address_Pointer>:
/*
 * @brief: Function code for storing Flash Chip address
 *
 */
uint8_t Set_Current_Address_Pointer(uint8_t chip,uint8_t* address_Array)
{
 800a15c:	b480      	push	{r7}
 800a15e:	b087      	sub	sp, #28
 800a160:	af00      	add	r7, sp, #0
 800a162:	4603      	mov	r3, r0
 800a164:	6039      	str	r1, [r7, #0]
 800a166:	71fb      	strb	r3, [r7, #7]
	if(chip <= 4 && chip > 0)
 800a168:	79fb      	ldrb	r3, [r7, #7]
 800a16a:	2b04      	cmp	r3, #4
 800a16c:	d836      	bhi.n	800a1dc <Set_Current_Address_Pointer+0x80>
 800a16e:	79fb      	ldrb	r3, [r7, #7]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d033      	beq.n	800a1dc <Set_Current_Address_Pointer+0x80>
		{
			__HAL_RCC_PWR_CLK_ENABLE();
 800a174:	4a1c      	ldr	r2, [pc, #112]	; (800a1e8 <Set_Current_Address_Pointer+0x8c>)
 800a176:	4b1c      	ldr	r3, [pc, #112]	; (800a1e8 <Set_Current_Address_Pointer+0x8c>)
 800a178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a17a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a17e:	6593      	str	r3, [r2, #88]	; 0x58
 800a180:	4b19      	ldr	r3, [pc, #100]	; (800a1e8 <Set_Current_Address_Pointer+0x8c>)
 800a182:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a188:	60bb      	str	r3, [r7, #8]
 800a18a:	68bb      	ldr	r3, [r7, #8]
			//create pointer to register
			uint32_t* address = (uint32_t*)(&RTC->BKP2R) + (chip -1); //
 800a18c:	79fb      	ldrb	r3, [r7, #7]
 800a18e:	009a      	lsls	r2, r3, #2
 800a190:	4b16      	ldr	r3, [pc, #88]	; (800a1ec <Set_Current_Address_Pointer+0x90>)
 800a192:	4413      	add	r3, r2
 800a194:	60fb      	str	r3, [r7, #12]
			uint32_t temp = 0;
 800a196:	2300      	movs	r3, #0
 800a198:	617b      	str	r3, [r7, #20]
			//break up 24 bit number into 3 x 8 bit integer array
			for (int i = 0; i < 3; ++i)
 800a19a:	2300      	movs	r3, #0
 800a19c:	613b      	str	r3, [r7, #16]
 800a19e:	e00f      	b.n	800a1c0 <Set_Current_Address_Pointer+0x64>
			{
				temp |= address_Array[i] <<(8*i);
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	683a      	ldr	r2, [r7, #0]
 800a1a4:	4413      	add	r3, r2
 800a1a6:	781b      	ldrb	r3, [r3, #0]
 800a1a8:	461a      	mov	r2, r3
 800a1aa:	693b      	ldr	r3, [r7, #16]
 800a1ac:	00db      	lsls	r3, r3, #3
 800a1ae:	fa02 f303 	lsl.w	r3, r2, r3
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	617b      	str	r3, [r7, #20]
			for (int i = 0; i < 3; ++i)
 800a1ba:	693b      	ldr	r3, [r7, #16]
 800a1bc:	3301      	adds	r3, #1
 800a1be:	613b      	str	r3, [r7, #16]
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	2b02      	cmp	r3, #2
 800a1c4:	ddec      	ble.n	800a1a0 <Set_Current_Address_Pointer+0x44>
			}
			*address = temp;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	697a      	ldr	r2, [r7, #20]
 800a1ca:	601a      	str	r2, [r3, #0]
			__HAL_RCC_PWR_CLK_DISABLE();
 800a1cc:	4a06      	ldr	r2, [pc, #24]	; (800a1e8 <Set_Current_Address_Pointer+0x8c>)
 800a1ce:	4b06      	ldr	r3, [pc, #24]	; (800a1e8 <Set_Current_Address_Pointer+0x8c>)
 800a1d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a1d6:	6593      	str	r3, [r2, #88]	; 0x58
			return 1;
 800a1d8:	2301      	movs	r3, #1
 800a1da:	e000      	b.n	800a1de <Set_Current_Address_Pointer+0x82>
		}
		//chip value out of range
		return 0;
 800a1dc:	2300      	movs	r3, #0
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	371c      	adds	r7, #28
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bc80      	pop	{r7}
 800a1e6:	4770      	bx	lr
 800a1e8:	40021000 	.word	0x40021000
 800a1ec:	40002854 	.word	0x40002854

0800a1f0 <Get_Active_Chip>:
/*
 * @brief: Code for retrieving active chip from back up registers
 *
 */
uint8_t Get_Active_Chip(void)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b083      	sub	sp, #12
 800a1f4:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE();
 800a1f6:	4a0e      	ldr	r2, [pc, #56]	; (800a230 <Get_Active_Chip+0x40>)
 800a1f8:	4b0d      	ldr	r3, [pc, #52]	; (800a230 <Get_Active_Chip+0x40>)
 800a1fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a200:	6593      	str	r3, [r2, #88]	; 0x58
 800a202:	4b0b      	ldr	r3, [pc, #44]	; (800a230 <Get_Active_Chip+0x40>)
 800a204:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a20a:	603b      	str	r3, [r7, #0]
 800a20c:	683b      	ldr	r3, [r7, #0]
	uint8_t chip = ((RTC->BKP1R)&0xFF00)>>8;
 800a20e:	4b09      	ldr	r3, [pc, #36]	; (800a234 <Get_Active_Chip+0x44>)
 800a210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a212:	0a1b      	lsrs	r3, r3, #8
 800a214:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_DISABLE();
 800a216:	4a06      	ldr	r2, [pc, #24]	; (800a230 <Get_Active_Chip+0x40>)
 800a218:	4b05      	ldr	r3, [pc, #20]	; (800a230 <Get_Active_Chip+0x40>)
 800a21a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a21c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a220:	6593      	str	r3, [r2, #88]	; 0x58
	return chip;
 800a222:	79fb      	ldrb	r3, [r7, #7]
}
 800a224:	4618      	mov	r0, r3
 800a226:	370c      	adds	r7, #12
 800a228:	46bd      	mov	sp, r7
 800a22a:	bc80      	pop	{r7}
 800a22c:	4770      	bx	lr
 800a22e:	bf00      	nop
 800a230:	40021000 	.word	0x40021000
 800a234:	40002800 	.word	0x40002800

0800a238 <Set_Active_Chip>:

void Set_Active_Chip(uint8_t chipnumber)
{
 800a238:	b480      	push	{r7}
 800a23a:	b085      	sub	sp, #20
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	4603      	mov	r3, r0
 800a240:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_ENABLE();
 800a242:	4a12      	ldr	r2, [pc, #72]	; (800a28c <Set_Active_Chip+0x54>)
 800a244:	4b11      	ldr	r3, [pc, #68]	; (800a28c <Set_Active_Chip+0x54>)
 800a246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a248:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a24c:	6593      	str	r3, [r2, #88]	; 0x58
 800a24e:	4b0f      	ldr	r3, [pc, #60]	; (800a28c <Set_Active_Chip+0x54>)
 800a250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a256:	60bb      	str	r3, [r7, #8]
 800a258:	68bb      	ldr	r3, [r7, #8]
	uint32_t val = (RTC->BKP1R)&0xFFFF00FF;
 800a25a:	4b0d      	ldr	r3, [pc, #52]	; (800a290 <Set_Active_Chip+0x58>)
 800a25c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a25e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a262:	60fb      	str	r3, [r7, #12]
	val |= (chipnumber<<8);
 800a264:	79fb      	ldrb	r3, [r7, #7]
 800a266:	021b      	lsls	r3, r3, #8
 800a268:	461a      	mov	r2, r3
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	4313      	orrs	r3, r2
 800a26e:	60fb      	str	r3, [r7, #12]
	RTC->BKP1R = val;
 800a270:	4a07      	ldr	r2, [pc, #28]	; (800a290 <Set_Active_Chip+0x58>)
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	6553      	str	r3, [r2, #84]	; 0x54
	__HAL_RCC_PWR_CLK_DISABLE();
 800a276:	4a05      	ldr	r2, [pc, #20]	; (800a28c <Set_Active_Chip+0x54>)
 800a278:	4b04      	ldr	r3, [pc, #16]	; (800a28c <Set_Active_Chip+0x54>)
 800a27a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a27c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a280:	6593      	str	r3, [r2, #88]	; 0x58
}
 800a282:	bf00      	nop
 800a284:	3714      	adds	r7, #20
 800a286:	46bd      	mov	sp, r7
 800a288:	bc80      	pop	{r7}
 800a28a:	4770      	bx	lr
 800a28c:	40021000 	.word	0x40021000
 800a290:	40002800 	.word	0x40002800

0800a294 <Get_Next_Active_Chip>:

uint8_t Get_Next_Active_Chip(void)
{
 800a294:	b480      	push	{r7}
 800a296:	b083      	sub	sp, #12
 800a298:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE();
 800a29a:	4a0e      	ldr	r2, [pc, #56]	; (800a2d4 <Get_Next_Active_Chip+0x40>)
 800a29c:	4b0d      	ldr	r3, [pc, #52]	; (800a2d4 <Get_Next_Active_Chip+0x40>)
 800a29e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a2a4:	6593      	str	r3, [r2, #88]	; 0x58
 800a2a6:	4b0b      	ldr	r3, [pc, #44]	; (800a2d4 <Get_Next_Active_Chip+0x40>)
 800a2a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a2ae:	603b      	str	r3, [r7, #0]
 800a2b0:	683b      	ldr	r3, [r7, #0]
	uint8_t chip = ((RTC->BKP1R)&0xFF000000)>>24;
 800a2b2:	4b09      	ldr	r3, [pc, #36]	; (800a2d8 <Get_Next_Active_Chip+0x44>)
 800a2b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2b6:	0e1b      	lsrs	r3, r3, #24
 800a2b8:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_DISABLE();
 800a2ba:	4a06      	ldr	r2, [pc, #24]	; (800a2d4 <Get_Next_Active_Chip+0x40>)
 800a2bc:	4b05      	ldr	r3, [pc, #20]	; (800a2d4 <Get_Next_Active_Chip+0x40>)
 800a2be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a2c4:	6593      	str	r3, [r2, #88]	; 0x58
	return chip;
 800a2c6:	79fb      	ldrb	r3, [r7, #7]
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	370c      	adds	r7, #12
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bc80      	pop	{r7}
 800a2d0:	4770      	bx	lr
 800a2d2:	bf00      	nop
 800a2d4:	40021000 	.word	0x40021000
 800a2d8:	40002800 	.word	0x40002800

0800a2dc <Set_Next_Active_Chip>:

void Set_Next_Active_Chip(uint8_t chipnumber)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b085      	sub	sp, #20
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_ENABLE();
 800a2e6:	4a12      	ldr	r2, [pc, #72]	; (800a330 <Set_Next_Active_Chip+0x54>)
 800a2e8:	4b11      	ldr	r3, [pc, #68]	; (800a330 <Set_Next_Active_Chip+0x54>)
 800a2ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a2f0:	6593      	str	r3, [r2, #88]	; 0x58
 800a2f2:	4b0f      	ldr	r3, [pc, #60]	; (800a330 <Set_Next_Active_Chip+0x54>)
 800a2f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a2fa:	60bb      	str	r3, [r7, #8]
 800a2fc:	68bb      	ldr	r3, [r7, #8]
	uint32_t val = (RTC->BKP1R)&0x00FFFFFF;
 800a2fe:	4b0d      	ldr	r3, [pc, #52]	; (800a334 <Set_Next_Active_Chip+0x58>)
 800a300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a302:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a306:	60fb      	str	r3, [r7, #12]
	val |= (chipnumber<<24);
 800a308:	79fb      	ldrb	r3, [r7, #7]
 800a30a:	061b      	lsls	r3, r3, #24
 800a30c:	461a      	mov	r2, r3
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	4313      	orrs	r3, r2
 800a312:	60fb      	str	r3, [r7, #12]
	RTC->BKP1R = val;
 800a314:	4a07      	ldr	r2, [pc, #28]	; (800a334 <Set_Next_Active_Chip+0x58>)
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	6553      	str	r3, [r2, #84]	; 0x54
	__HAL_RCC_PWR_CLK_DISABLE();
 800a31a:	4a05      	ldr	r2, [pc, #20]	; (800a330 <Set_Next_Active_Chip+0x54>)
 800a31c:	4b04      	ldr	r3, [pc, #16]	; (800a330 <Set_Next_Active_Chip+0x54>)
 800a31e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a320:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a324:	6593      	str	r3, [r2, #88]	; 0x58
}
 800a326:	bf00      	nop
 800a328:	3714      	adds	r7, #20
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bc80      	pop	{r7}
 800a32e:	4770      	bx	lr
 800a330:	40021000 	.word	0x40021000
 800a334:	40002800 	.word	0x40002800

0800a338 <to_binary_format>:
uint8_t* to_binary_format(GPS_Data_t gps_data ,uint8_t ID)
{
 800a338:	b084      	sub	sp, #16
 800a33a:	b580      	push	{r7, lr}
 800a33c:	b082      	sub	sp, #8
 800a33e:	af00      	add	r7, sp, #0
 800a340:	f107 0e10 	add.w	lr, r7, #16
 800a344:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
		unsigned char bytes[4];		//for 4 byte long unsigned integer arrays
		uint32_t num;				//for long numbers
	} byte_converter;

	/*0. Byte 0: Packet ID*/
	*driftbuffer = ID;
 800a348:	4a23      	ldr	r2, [pc, #140]	; (800a3d8 <to_binary_format+0xa0>)
 800a34a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a34e:	7013      	strb	r3, [r2, #0]
	/*1. Bytes 1 - 4:  Epoch Time*/
	byte_converter.num = gps_data.Etime;
 800a350:	693b      	ldr	r3, [r7, #16]
 800a352:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[1],(byte_converter).bytes,4);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	4a20      	ldr	r2, [pc, #128]	; (800a3d8 <to_binary_format+0xa0>)
 800a358:	f8c2 3001 	str.w	r3, [r2, #1]

	/* Add coordinates bytes 1 - 5 = lat, bytes 6 - 10 = long*/
	byte_converter.a = gps_data.coordinates.lat;
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[5],byte_converter.bytes,4);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	4a1d      	ldr	r2, [pc, #116]	; (800a3d8 <to_binary_format+0xa0>)
 800a364:	f8c2 3005 	str.w	r3, [r2, #5]
	byte_converter.a = gps_data.coordinates.longi;
 800a368:	69bb      	ldr	r3, [r7, #24]
 800a36a:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[9],byte_converter.bytes,4);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	4a1a      	ldr	r2, [pc, #104]	; (800a3d8 <to_binary_format+0xa0>)
 800a370:	f8c2 3009 	str.w	r3, [r2, #9]


	//convert HDOP,VDOP, PDOP to 2 bytes big endian
	driftbuffer[13] = gps_data.diag.HDOP.digit;
 800a374:	7fba      	ldrb	r2, [r7, #30]
 800a376:	4b18      	ldr	r3, [pc, #96]	; (800a3d8 <to_binary_format+0xa0>)
 800a378:	735a      	strb	r2, [r3, #13]
	driftbuffer[14] = gps_data.diag.HDOP.precision;
 800a37a:	7ffa      	ldrb	r2, [r7, #31]
 800a37c:	4b16      	ldr	r3, [pc, #88]	; (800a3d8 <to_binary_format+0xa0>)
 800a37e:	739a      	strb	r2, [r3, #14]
	driftbuffer[15] = gps_data.diag.VDOP.digit;
 800a380:	f897 2020 	ldrb.w	r2, [r7, #32]
 800a384:	4b14      	ldr	r3, [pc, #80]	; (800a3d8 <to_binary_format+0xa0>)
 800a386:	73da      	strb	r2, [r3, #15]
	driftbuffer[16] = gps_data.diag.VDOP.precision;
 800a388:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a38c:	4b12      	ldr	r3, [pc, #72]	; (800a3d8 <to_binary_format+0xa0>)
 800a38e:	741a      	strb	r2, [r3, #16]
	driftbuffer[17] = gps_data.diag.PDOP.digit;
 800a390:	7f3a      	ldrb	r2, [r7, #28]
 800a392:	4b11      	ldr	r3, [pc, #68]	; (800a3d8 <to_binary_format+0xa0>)
 800a394:	745a      	strb	r2, [r3, #17]
	driftbuffer[18] = gps_data.diag.PDOP.precision;
 800a396:	7f7a      	ldrb	r2, [r7, #29]
 800a398:	4b0f      	ldr	r3, [pc, #60]	; (800a3d8 <to_binary_format+0xa0>)
 800a39a:	749a      	strb	r2, [r3, #18]
	driftbuffer[19] = (gps_data.diag.num_sats);
 800a39c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a3a0:	4b0d      	ldr	r3, [pc, #52]	; (800a3d8 <to_binary_format+0xa0>)
 800a3a2:	74da      	strb	r2, [r3, #19]
	driftbuffer[19] = driftbuffer[19]<<2;
 800a3a4:	4b0c      	ldr	r3, [pc, #48]	; (800a3d8 <to_binary_format+0xa0>)
 800a3a6:	7cdb      	ldrb	r3, [r3, #19]
 800a3a8:	009b      	lsls	r3, r3, #2
 800a3aa:	b2da      	uxtb	r2, r3
 800a3ac:	4b0a      	ldr	r3, [pc, #40]	; (800a3d8 <to_binary_format+0xa0>)
 800a3ae:	74da      	strb	r2, [r3, #19]
	driftbuffer[19] |= gps_data.diag.fix_type;
 800a3b0:	4b09      	ldr	r3, [pc, #36]	; (800a3d8 <to_binary_format+0xa0>)
 800a3b2:	7cda      	ldrb	r2, [r3, #19]
 800a3b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a3b8:	4313      	orrs	r3, r2
 800a3ba:	b2da      	uxtb	r2, r3
 800a3bc:	4b06      	ldr	r3, [pc, #24]	; (800a3d8 <to_binary_format+0xa0>)
 800a3be:	74da      	strb	r2, [r3, #19]
//	//break down pressure into 4 unsigned bytes
//	driftbuffer[24] = (uint8_t)(packet.Temp&0xFF000000)>>24;
//	driftbuffer[25] = (uint8_t)(packet.Temp&0x00FF0000)>>16;
//	driftbuffer[26] = (uint8_t)(packet.Temp&0x0000FF00)>>8;
//	driftbuffer[27] = (uint8_t)(packet.Temp&0x00000000FF);
	driftbuffer[24] = 0xd; //end of packet character
 800a3c0:	4b05      	ldr	r3, [pc, #20]	; (800a3d8 <to_binary_format+0xa0>)
 800a3c2:	220d      	movs	r2, #13
 800a3c4:	761a      	strb	r2, [r3, #24]

	//return a pointer the the array driftbuffer;
	return driftbuffer;
 800a3c6:	4b04      	ldr	r3, [pc, #16]	; (800a3d8 <to_binary_format+0xa0>)
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3708      	adds	r7, #8
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a3d2:	b004      	add	sp, #16
 800a3d4:	4770      	bx	lr
 800a3d6:	bf00      	nop
 800a3d8:	200008fc 	.word	0x200008fc

0800a3dc <get_driftBuffer_Size>:

uint8_t  get_driftBuffer_Size(void)
{
 800a3dc:	b480      	push	{r7}
 800a3de:	af00      	add	r7, sp, #0
	return DRIFTBUFFER_SIZE;
 800a3e0:	2319      	movs	r3, #25
}
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bc80      	pop	{r7}
 800a3e8:	4770      	bx	lr
	...

0800a3ec <EXTI15_10_IRQHandler>:
/*
 * @brief: EXTI IRQ Handler for Wake Up Pin 2 (PC13)
 */

void EXTI15_10_IRQHandler(void)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b082      	sub	sp, #8
 800a3f0:	af00      	add	r7, sp, #0
	if(__HAL_GPIO_EXTI_GET_FLAG(EXTI_IRIDIUM_RING_WAKE_PIN))
 800a3f2:	4b13      	ldr	r3, [pc, #76]	; (800a440 <EXTI15_10_IRQHandler+0x54>)
 800a3f4:	695b      	ldr	r3, [r3, #20]
 800a3f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d01b      	beq.n	800a436 <EXTI15_10_IRQHandler+0x4a>
	{
		__HAL_GPIO_EXTI_CLEAR_FLAG(EXTI_IRIDIUM_RING_WAKE_PIN);
 800a3fe:	4b10      	ldr	r3, [pc, #64]	; (800a440 <EXTI15_10_IRQHandler+0x54>)
 800a400:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a404:	615a      	str	r2, [r3, #20]
		//interrupt source from PWR WAKE PIN 2 == IRIDIUM Recieve Event

		//ROUTINE START
		printf("Incoming Message from Satellite detected while awake: Receiving...");
 800a406:	480f      	ldr	r0, [pc, #60]	; (800a444 <EXTI15_10_IRQHandler+0x58>)
 800a408:	f001 ff82 	bl	800c310 <printf>
		for (int i = 0; i < 10; ++i)
 800a40c:	2300      	movs	r3, #0
 800a40e:	607b      	str	r3, [r7, #4]
 800a410:	e00b      	b.n	800a42a <EXTI15_10_IRQHandler+0x3e>
		{
			HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800a412:	2120      	movs	r1, #32
 800a414:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a418:	f7f7 fdf5 	bl	8002006 <HAL_GPIO_TogglePin>
			HAL_Delay(500);
 800a41c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a420:	f7f6 fe3c 	bl	800109c <HAL_Delay>
		for (int i = 0; i < 10; ++i)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	3301      	adds	r3, #1
 800a428:	607b      	str	r3, [r7, #4]
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2b09      	cmp	r3, #9
 800a42e:	ddf0      	ble.n	800a412 <EXTI15_10_IRQHandler+0x26>
		}
		printf("Message Recieved!\r\n");
 800a430:	4805      	ldr	r0, [pc, #20]	; (800a448 <EXTI15_10_IRQHandler+0x5c>)
 800a432:	f001 ffe5 	bl	800c400 <puts>
		//ROUTINE END

	}
}
 800a436:	bf00      	nop
 800a438:	3708      	adds	r7, #8
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}
 800a43e:	bf00      	nop
 800a440:	40010400 	.word	0x40010400
 800a444:	08012894 	.word	0x08012894
 800a448:	080128d8 	.word	0x080128d8

0800a44c <EXTI9_5_IRQHandler>:

/*
 * @brief: EXTI IRQ Handler for Wake Up Pin 5 (PC5)
 */
void EXTI9_5_IRQHandler(void)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b082      	sub	sp, #8
 800a450:	af00      	add	r7, sp, #0
	if(__HAL_GPIO_EXTI_GET_FLAG(EXTI_IMU_EVENT_WAKE_PIN))
 800a452:	4b12      	ldr	r3, [pc, #72]	; (800a49c <EXTI9_5_IRQHandler+0x50>)
 800a454:	695b      	ldr	r3, [r3, #20]
 800a456:	f003 0320 	and.w	r3, r3, #32
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d019      	beq.n	800a492 <EXTI9_5_IRQHandler+0x46>
	{
		__HAL_GPIO_EXTI_CLEAR_FLAG(EXTI_IMU_EVENT_WAKE_PIN);
 800a45e:	4b0f      	ldr	r3, [pc, #60]	; (800a49c <EXTI9_5_IRQHandler+0x50>)
 800a460:	2220      	movs	r2, #32
 800a462:	615a      	str	r2, [r3, #20]

		//ROUTINE START

		 printf("IMU Event Detected while awake: Sampling...");
 800a464:	480e      	ldr	r0, [pc, #56]	; (800a4a0 <EXTI9_5_IRQHandler+0x54>)
 800a466:	f001 ff53 	bl	800c310 <printf>
		for (int i = 0; i < 50; ++i)
 800a46a:	2300      	movs	r3, #0
 800a46c:	607b      	str	r3, [r7, #4]
 800a46e:	e00a      	b.n	800a486 <EXTI9_5_IRQHandler+0x3a>
		{
			HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800a470:	2120      	movs	r1, #32
 800a472:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a476:	f7f7 fdc6 	bl	8002006 <HAL_GPIO_TogglePin>
		 	HAL_Delay(100);
 800a47a:	2064      	movs	r0, #100	; 0x64
 800a47c:	f7f6 fe0e 	bl	800109c <HAL_Delay>
		for (int i = 0; i < 50; ++i)
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	3301      	adds	r3, #1
 800a484:	607b      	str	r3, [r7, #4]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	2b31      	cmp	r3, #49	; 0x31
 800a48a:	ddf1      	ble.n	800a470 <EXTI9_5_IRQHandler+0x24>
		}
		printf("Done\r\n");
 800a48c:	4805      	ldr	r0, [pc, #20]	; (800a4a4 <EXTI9_5_IRQHandler+0x58>)
 800a48e:	f001 ffb7 	bl	800c400 <puts>
		//ROUTINE END

	}
}
 800a492:	bf00      	nop
 800a494:	3708      	adds	r7, #8
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}
 800a49a:	bf00      	nop
 800a49c:	40010400 	.word	0x40010400
 800a4a0:	080128ec 	.word	0x080128ec
 800a4a4:	08012918 	.word	0x08012918

0800a4a8 <POR_Handler>:
/*
 * @brief: Power On Reset Handler for BUOY (CASE: NRST Line Pulled low)
 */
void POR_Handler(void)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	af00      	add	r7, sp, #0
	  //clear flags
	  __HAL_RCC_CLEAR_RESET_FLAGS();
 800a4ac:	4a14      	ldr	r2, [pc, #80]	; (800a500 <POR_Handler+0x58>)
 800a4ae:	4b14      	ldr	r3, [pc, #80]	; (800a500 <POR_Handler+0x58>)
 800a4b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a4b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a4b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  //clear the back up registers
	  HAL_PWR_EnableBkUpAccess();
 800a4bc:	f7f7 fdbc 	bl	8002038 <HAL_PWR_EnableBkUpAccess>
	  __HAL_RCC_BACKUPRESET_FORCE();
 800a4c0:	4a0f      	ldr	r2, [pc, #60]	; (800a500 <POR_Handler+0x58>)
 800a4c2:	4b0f      	ldr	r3, [pc, #60]	; (800a500 <POR_Handler+0x58>)
 800a4c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a4cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	  __HAL_RCC_BACKUPRESET_RELEASE();
 800a4d0:	4a0b      	ldr	r2, [pc, #44]	; (800a500 <POR_Handler+0x58>)
 800a4d2:	4b0b      	ldr	r3, [pc, #44]	; (800a500 <POR_Handler+0x58>)
 800a4d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a4dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	  HAL_PWR_DisableBkUpAccess();
 800a4e0:	f7f7 fdb8 	bl	8002054 <HAL_PWR_DisableBkUpAccess>
	  SystemClock_Config();
 800a4e4:	f7ff fb70 	bl	8009bc8 <SystemClock_Config>
	  //deactivate and disable wake up timers
	  HAL_PWREx_DisableInternalWakeUpLine();
 800a4e8:	f7f7 fe7e 	bl	80021e8 <HAL_PWREx_DisableInternalWakeUpLine>
	  /* Clear PWR wake up Flag */
	 __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800a4ec:	4b05      	ldr	r3, [pc, #20]	; (800a504 <POR_Handler+0x5c>)
 800a4ee:	221f      	movs	r2, #31
 800a4f0:	619a      	str	r2, [r3, #24]
	 __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800a4f2:	4b04      	ldr	r3, [pc, #16]	; (800a504 <POR_Handler+0x5c>)
 800a4f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a4f8:	619a      	str	r2, [r3, #24]
	  //reinitialise the clock
}
 800a4fa:	bf00      	nop
 800a4fc:	bd80      	pop	{r7, pc}
 800a4fe:	bf00      	nop
 800a500:	40021000 	.word	0x40021000
 800a504:	40007000 	.word	0x40007000

0800a508 <BOR_Handler>:
/*
 * @brief: Brown Out Reset Handler for BUOY (case Vbat < Vbrownoutthreshold)
 */
void BOR_Handler(void)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b082      	sub	sp, #8
 800a50c:	af00      	add	r7, sp, #0
	  //clear flags
	  __HAL_RCC_CLEAR_RESET_FLAGS();
 800a50e:	4a11      	ldr	r2, [pc, #68]	; (800a554 <BOR_Handler+0x4c>)
 800a510:	4b10      	ldr	r3, [pc, #64]	; (800a554 <BOR_Handler+0x4c>)
 800a512:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a516:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a51a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  // transmit log to PC

	  char* msg= "Warning! Device encountered a Brown Out. Exiting Program...\r\n";
 800a51e:	4b0e      	ldr	r3, [pc, #56]	; (800a558 <BOR_Handler+0x50>)
 800a520:	607b      	str	r3, [r7, #4]
	  HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),100);
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f7f5 fe5e 	bl	80001e4 <strlen>
 800a528:	4603      	mov	r3, r0
 800a52a:	b29a      	uxth	r2, r3
 800a52c:	2364      	movs	r3, #100	; 0x64
 800a52e:	6879      	ldr	r1, [r7, #4]
 800a530:	480a      	ldr	r0, [pc, #40]	; (800a55c <BOR_Handler+0x54>)
 800a532:	f7fc f859 	bl	80065e8 <HAL_UART_Transmit>
	  //perform system reset
	  POR_Handler();
 800a536:	f7ff ffb7 	bl	800a4a8 <POR_Handler>
	  HAL_NVIC_SystemReset();
 800a53a:	f7f6 ff3e 	bl	80013ba <HAL_NVIC_SystemReset>
	  /*
	   * Failure to perform system reset causes device to enter an infinite loop
	   */
	  while(1)
	  {
		  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800a53e:	2120      	movs	r1, #32
 800a540:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a544:	f7f7 fd5f 	bl	8002006 <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 800a548:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a54c:	f7f6 fda6 	bl	800109c <HAL_Delay>
		  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800a550:	e7f5      	b.n	800a53e <BOR_Handler+0x36>
 800a552:	bf00      	nop
 800a554:	40021000 	.word	0x40021000
 800a558:	08012920 	.word	0x08012920
 800a55c:	200023dc 	.word	0x200023dc

0800a560 <main>:
 **
 **===========================================================================
 **/

int main(void)
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b084      	sub	sp, #16
 800a564:	af00      	add	r7, sp, #0
//======================== 1. SYSTEM INIT & CLOCK CONFIG ========================//

	HAL_Init();				//Init Flash prefetch, systick timer, NVIC and LL functions
 800a566:	f7f6 fd23 	bl	8000fb0 <HAL_Init>
	SystemClock_Config();	//configure clock
 800a56a:	f7ff fb2d 	bl	8009bc8 <SystemClock_Config>
	GPIO_Set_Pin_LP();		//Configure all unused GPIO pins to low Power mode
 800a56e:	f7ff fd21 	bl	8009fb4 <GPIO_Set_Pin_LP>
	Init_Debug();			// initialize debug peripherals
 800a572:	f7ff fab9 	bl	8009ae8 <Init_Debug>

/*
 * When system powers on, check for any asynchronous resets that
 * may have occured. Use this area to add in any reset handling
 */
	if(__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == SET)
 800a576:	4b9f      	ldr	r3, [pc, #636]	; (800a7f4 <main+0x294>)
 800a578:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a57c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a580:	2b00      	cmp	r3, #0
 800a582:	d001      	beq.n	800a588 <main+0x28>
	{
	  BOR_Handler();
 800a584:	f7ff ffc0 	bl	800a508 <BOR_Handler>
	}
	uint8_t flag = __HAL_RCC_GET_PORRST_FLAG();
 800a588:	4b9a      	ldr	r3, [pc, #616]	; (800a7f4 <main+0x294>)
 800a58a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a58e:	0e9b      	lsrs	r3, r3, #26
 800a590:	f003 0305 	and.w	r3, r3, #5
 800a594:	2b00      	cmp	r3, #0
 800a596:	d001      	beq.n	800a59c <main+0x3c>
 800a598:	2301      	movs	r3, #1
 800a59a:	e000      	b.n	800a59e <main+0x3e>
 800a59c:	2300      	movs	r3, #0
 800a59e:	73fb      	strb	r3, [r7, #15]
	if(flag  == SET)
 800a5a0:	7bfb      	ldrb	r3, [r7, #15]
 800a5a2:	2b01      	cmp	r3, #1
 800a5a4:	d104      	bne.n	800a5b0 <main+0x50>
	{
	  printf("Software Reset Detected. Initializing main program...\r\n");
 800a5a6:	4894      	ldr	r0, [pc, #592]	; (800a7f8 <main+0x298>)
 800a5a8:	f001 ff2a 	bl	800c400 <puts>
	  POR_Handler();
 800a5ac:	f7ff ff7c 	bl	800a4a8 <POR_Handler>
	   * If an interrupt occurred while the device was sleeping, check the
	   * flags to determine if this occurred
	   */

	  //check for interrupts on wake up pins during deep sleep
	  __HAL_RCC_PWR_CLK_ENABLE();
 800a5b0:	4a90      	ldr	r2, [pc, #576]	; (800a7f4 <main+0x294>)
 800a5b2:	4b90      	ldr	r3, [pc, #576]	; (800a7f4 <main+0x294>)
 800a5b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a5ba:	6593      	str	r3, [r2, #88]	; 0x58
 800a5bc:	4b8d      	ldr	r3, [pc, #564]	; (800a7f4 <main+0x294>)
 800a5be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a5c4:	60bb      	str	r3, [r7, #8]
 800a5c6:	68bb      	ldr	r3, [r7, #8]
	  if(__HAL_PWR_GET_FLAG(IMU_EVENT_WAKE_FLAG)|| __HAL_PWR_GET_FLAG(IRIDIUM_RING_WAKE_FLAG))
 800a5c8:	4b8c      	ldr	r3, [pc, #560]	; (800a7fc <main+0x29c>)
 800a5ca:	691b      	ldr	r3, [r3, #16]
 800a5cc:	f003 0310 	and.w	r3, r3, #16
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d105      	bne.n	800a5e0 <main+0x80>
 800a5d4:	4b89      	ldr	r3, [pc, #548]	; (800a7fc <main+0x29c>)
 800a5d6:	691b      	ldr	r3, [r3, #16]
 800a5d8:	f003 0302 	and.w	r3, r3, #2
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d039      	beq.n	800a654 <main+0xf4>
	  {
		  Current_State = __GET_PREV_STATE();			//get previous state from back up reg
 800a5e0:	4b87      	ldr	r3, [pc, #540]	; (800a800 <main+0x2a0>)
 800a5e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a5e4:	b2da      	uxtb	r2, r3
 800a5e6:	4b87      	ldr	r3, [pc, #540]	; (800a804 <main+0x2a4>)
 800a5e8:	701a      	strb	r2, [r3, #0]
		  if(__HAL_PWR_GET_FLAG(IMU_EVENT_WAKE_FLAG))
 800a5ea:	4b84      	ldr	r3, [pc, #528]	; (800a7fc <main+0x29c>)
 800a5ec:	691b      	ldr	r3, [r3, #16]
 800a5ee:	f003 0310 	and.w	r3, r3, #16
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d004      	beq.n	800a600 <main+0xa0>
		  {
			  __HAL_PWR_CLEAR_FLAG(IMU_EVENT_WAKE_FLAG);	//clear  flag in PWR SR
 800a5f6:	4b81      	ldr	r3, [pc, #516]	; (800a7fc <main+0x29c>)
 800a5f8:	2210      	movs	r2, #16
 800a5fa:	619a      	str	r2, [r3, #24]
			  Routine_ASYNC_IMU_EVENT();				//Perform IMU Event Detection Routine
 800a5fc:	f000 f97e 	bl	800a8fc <Routine_ASYNC_IMU_EVENT>
		  }
		  if(__HAL_PWR_GET_FLAG(IRIDIUM_RING_WAKE_FLAG))	//clear  flag in PWR SR
 800a600:	4b7e      	ldr	r3, [pc, #504]	; (800a7fc <main+0x29c>)
 800a602:	691b      	ldr	r3, [r3, #16]
 800a604:	f003 0302 	and.w	r3, r3, #2
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d004      	beq.n	800a616 <main+0xb6>
		  {
			__HAL_PWR_CLEAR_FLAG(IRIDIUM_RING_WAKE_FLAG);
 800a60c:	4b7b      	ldr	r3, [pc, #492]	; (800a7fc <main+0x29c>)
 800a60e:	2202      	movs	r2, #2
 800a610:	619a      	str	r2, [r3, #24]
			Routine_ASYNC_IRIDIUM_RX();
 800a612:	f000 f995 	bl	800a940 <Routine_ASYNC_IRIDIUM_RX>

		  }
		  if(Current_State == STATE_SLEEP)				//return to sleep if Interrupt event handled before wake up
 800a616:	4b7b      	ldr	r3, [pc, #492]	; (800a804 <main+0x2a4>)
 800a618:	781b      	ldrb	r3, [r3, #0]
 800a61a:	2b03      	cmp	r3, #3
 800a61c:	d10f      	bne.n	800a63e <main+0xde>
		  {

			  printf("System Going Back To Sleep\r\n"); 	//check how long device was asleep for
 800a61e:	487a      	ldr	r0, [pc, #488]	; (800a808 <main+0x2a8>)
 800a620:	f001 feee 	bl	800c400 <puts>
			  set_WUP_Pin(IMU_EVENT_WAKE_PIN, MODE_WUP);	//reenable wake up pins
 800a624:	2100      	movs	r1, #0
 800a626:	2010      	movs	r0, #16
 800a628:	f7ff fb9c 	bl	8009d64 <set_WUP_Pin>
			  set_WUP_Pin(IRIDIUM_RING_WAKE_PIN, MODE_WUP);
 800a62c:	2100      	movs	r1, #0
 800a62e:	2002      	movs	r0, #2
 800a630:	f7ff fb98 	bl	8009d64 <set_WUP_Pin>
			  Go_To_Sleep(STDBY,10);						//return to sleep
 800a634:	210a      	movs	r1, #10
 800a636:	2001      	movs	r0, #1
 800a638:	f7ff fb5c 	bl	8009cf4 <Go_To_Sleep>
 800a63c:	e00a      	b.n	800a654 <main+0xf4>
		  }
		  	 else
		  {

		  	  printf("Going Back to Main Loop:\r\n");		//if come from wake mode
 800a63e:	4873      	ldr	r0, [pc, #460]	; (800a80c <main+0x2ac>)
 800a640:	f001 fede 	bl	800c400 <puts>
			  __SET_CURRENT_STATE(STATE_ASYNCINT);
 800a644:	4a6e      	ldr	r2, [pc, #440]	; (800a800 <main+0x2a0>)
 800a646:	4b6e      	ldr	r3, [pc, #440]	; (800a800 <main+0x2a0>)
 800a648:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a64a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a64e:	f043 0307 	orr.w	r3, r3, #7
 800a652:	6513      	str	r3, [r2, #80]	; 0x50
	   * states are defined in the enum Buoy_State_typedef. The state check block performs the following routine
	   *
	   */

	  //enable access to back up registers
	  switch(__GET_PREV_STATE())
 800a654:	4b6a      	ldr	r3, [pc, #424]	; (800a800 <main+0x2a0>)
 800a656:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a658:	b2db      	uxtb	r3, r3
 800a65a:	3b01      	subs	r3, #1
 800a65c:	2b06      	cmp	r3, #6
 800a65e:	d867      	bhi.n	800a730 <main+0x1d0>
 800a660:	a201      	add	r2, pc, #4	; (adr r2, 800a668 <main+0x108>)
 800a662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a666:	bf00      	nop
 800a668:	0800a685 	.word	0x0800a685
 800a66c:	0800a68d 	.word	0x0800a68d
 800a670:	0800a6e7 	.word	0x0800a6e7
 800a674:	0800a731 	.word	0x0800a731
 800a678:	0800a731 	.word	0x0800a731
 800a67c:	0800a717 	.word	0x0800a717
 800a680:	0800a685 	.word	0x0800a685
	  {
	  	 case STATE_ASYNCINT:
	  	 case STATE_RESET:
	  	 //system encountered a power on reset, put peripherals here
	  	 Current_State = STATE_SAMPLE;
 800a684:	4b5f      	ldr	r3, [pc, #380]	; (800a804 <main+0x2a4>)
 800a686:	2202      	movs	r2, #2
 800a688:	701a      	strb	r2, [r3, #0]
	  	 break;
 800a68a:	e054      	b.n	800a736 <main+0x1d6>

	  	 case STATE_SAMPLE:
	  	 //check how many samples have been recorded by the Buoy
	  	 sample_count = __GET_SAMPLE_COUNT();
 800a68c:	4b5c      	ldr	r3, [pc, #368]	; (800a800 <main+0x2a0>)
 800a68e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a690:	0a1b      	lsrs	r3, r3, #8
 800a692:	b2da      	uxtb	r2, r3
 800a694:	4b5e      	ldr	r3, [pc, #376]	; (800a810 <main+0x2b0>)
 800a696:	701a      	strb	r2, [r3, #0]
	  	 if(sample_count > 3)
 800a698:	4b5d      	ldr	r3, [pc, #372]	; (800a810 <main+0x2b0>)
 800a69a:	781b      	ldrb	r3, [r3, #0]
 800a69c:	2b03      	cmp	r3, #3
 800a69e:	d903      	bls.n	800a6a8 <main+0x148>
	  	 {
	  		 //set next Buoy State to Transmit
	  		 Current_State = STATE_TRANSMIT;
 800a6a0:	4b58      	ldr	r3, [pc, #352]	; (800a804 <main+0x2a4>)
 800a6a2:	2206      	movs	r2, #6
 800a6a4:	701a      	strb	r2, [r3, #0]
	  		 Current_State = STATE_SLEEP;
	  		 __HAL_RCC_PWR_CLK_ENABLE();
	  		 __SET_CURRENT_STATE(Current_State);
	  		 __HAL_RCC_PWR_CLK_DISABLE();
	  	 }
	  	 break;
 800a6a6:	e046      	b.n	800a736 <main+0x1d6>
	  		 Current_State = STATE_SLEEP;
 800a6a8:	4b56      	ldr	r3, [pc, #344]	; (800a804 <main+0x2a4>)
 800a6aa:	2203      	movs	r2, #3
 800a6ac:	701a      	strb	r2, [r3, #0]
	  		 __HAL_RCC_PWR_CLK_ENABLE();
 800a6ae:	4a51      	ldr	r2, [pc, #324]	; (800a7f4 <main+0x294>)
 800a6b0:	4b50      	ldr	r3, [pc, #320]	; (800a7f4 <main+0x294>)
 800a6b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a6b8:	6593      	str	r3, [r2, #88]	; 0x58
 800a6ba:	4b4e      	ldr	r3, [pc, #312]	; (800a7f4 <main+0x294>)
 800a6bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a6c2:	607b      	str	r3, [r7, #4]
 800a6c4:	687b      	ldr	r3, [r7, #4]
	  		 __SET_CURRENT_STATE(Current_State);
 800a6c6:	4a4e      	ldr	r2, [pc, #312]	; (800a800 <main+0x2a0>)
 800a6c8:	4b4d      	ldr	r3, [pc, #308]	; (800a800 <main+0x2a0>)
 800a6ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a6cc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a6d0:	494c      	ldr	r1, [pc, #304]	; (800a804 <main+0x2a4>)
 800a6d2:	7809      	ldrb	r1, [r1, #0]
 800a6d4:	430b      	orrs	r3, r1
 800a6d6:	6513      	str	r3, [r2, #80]	; 0x50
	  		 __HAL_RCC_PWR_CLK_DISABLE();
 800a6d8:	4a46      	ldr	r2, [pc, #280]	; (800a7f4 <main+0x294>)
 800a6da:	4b46      	ldr	r3, [pc, #280]	; (800a7f4 <main+0x294>)
 800a6dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a6e2:	6593      	str	r3, [r2, #88]	; 0x58
	  	 break;
 800a6e4:	e027      	b.n	800a736 <main+0x1d6>

	  	 case STATE_SLEEP:
	  	hrtc.Instance = RTC;					 //attach RTC instance to handler
 800a6e6:	4b4b      	ldr	r3, [pc, #300]	; (800a814 <main+0x2b4>)
 800a6e8:	4a45      	ldr	r2, [pc, #276]	; (800a800 <main+0x2a0>)
 800a6ea:	601a      	str	r2, [r3, #0]
	  	HAL_PWREx_DisableInternalWakeUpLine();	 //clear wake up pending interrupt from internal wake up
 800a6ec:	f7f7 fd7c 	bl	80021e8 <HAL_PWREx_DisableInternalWakeUpLine>
	  	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);		 //clear pending interrupt from ext wake up pins
 800a6f0:	4b42      	ldr	r3, [pc, #264]	; (800a7fc <main+0x29c>)
 800a6f2:	221f      	movs	r2, #31
 800a6f4:	619a      	str	r2, [r3, #24]
	  	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800a6f6:	4b41      	ldr	r3, [pc, #260]	; (800a7fc <main+0x29c>)
 800a6f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a6fc:	619a      	str	r2, [r3, #24]
		set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_EXTI); 	  	//reconfigure wake up pins
 800a6fe:	2101      	movs	r1, #1
 800a700:	2010      	movs	r0, #16
 800a702:	f7ff fb2f 	bl	8009d64 <set_WUP_Pin>
		set_WUP_Pin(IRIDIUM_RING_WAKE_PIN,MODE_EXTI);  	  	//set Current State to Sample
 800a706:	2101      	movs	r1, #1
 800a708:	2002      	movs	r0, #2
 800a70a:	f7ff fb2b 	bl	8009d64 <set_WUP_Pin>
	  	Current_State = STATE_SAMPLE;
 800a70e:	4b3d      	ldr	r3, [pc, #244]	; (800a804 <main+0x2a4>)
 800a710:	2202      	movs	r2, #2
 800a712:	701a      	strb	r2, [r3, #0]
	  	 break;
 800a714:	e00f      	b.n	800a736 <main+0x1d6>

	  	 case STATE_TRANSMIT:
	  	 Current_State = STATE_SLEEP;
 800a716:	4b3b      	ldr	r3, [pc, #236]	; (800a804 <main+0x2a4>)
 800a718:	2203      	movs	r2, #3
 800a71a:	701a      	strb	r2, [r3, #0]
  		 __SET_CURRENT_STATE(Current_State);
 800a71c:	4a38      	ldr	r2, [pc, #224]	; (800a800 <main+0x2a0>)
 800a71e:	4b38      	ldr	r3, [pc, #224]	; (800a800 <main+0x2a0>)
 800a720:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a722:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a726:	4937      	ldr	r1, [pc, #220]	; (800a804 <main+0x2a4>)
 800a728:	7809      	ldrb	r1, [r1, #0]
 800a72a:	430b      	orrs	r3, r1
 800a72c:	6513      	str	r3, [r2, #80]	; 0x50
	  	 break;
 800a72e:	e002      	b.n	800a736 <main+0x1d6>

	  	 //default case: reset state
	  	 default:
	  	 Current_State = STATE_INIT;
 800a730:	4b34      	ldr	r3, [pc, #208]	; (800a804 <main+0x2a4>)
 800a732:	2200      	movs	r2, #0
 800a734:	701a      	strb	r2, [r3, #0]
	  }
	  __HAL_RCC_PWR_CLK_DISABLE();
 800a736:	4a2f      	ldr	r2, [pc, #188]	; (800a7f4 <main+0x294>)
 800a738:	4b2e      	ldr	r3, [pc, #184]	; (800a7f4 <main+0x294>)
 800a73a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a73c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a740:	6593      	str	r3, [r2, #88]	; 0x58
//============================== 5. STATE FUNCTIONS =============================//

	  /*
	   * Place Routine code Here
	   */
	  if(Current_State == STATE_INIT)
 800a742:	4b30      	ldr	r3, [pc, #192]	; (800a804 <main+0x2a4>)
 800a744:	781b      	ldrb	r3, [r3, #0]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d104      	bne.n	800a754 <main+0x1f4>
	  {
		  Routine_Init_STATE();
 800a74a:	f000 fbfb 	bl	800af44 <Routine_Init_STATE>
		  Current_State = STATE_RESET;
 800a74e:	4b2d      	ldr	r3, [pc, #180]	; (800a804 <main+0x2a4>)
 800a750:	2201      	movs	r2, #1
 800a752:	701a      	strb	r2, [r3, #0]
	  }

	  if(Current_State == STATE_RESET)
 800a754:	4b2b      	ldr	r3, [pc, #172]	; (800a804 <main+0x2a4>)
 800a756:	781b      	ldrb	r3, [r3, #0]
 800a758:	2b01      	cmp	r3, #1
 800a75a:	d102      	bne.n	800a762 <main+0x202>
	  {
	  	Routine_STATE_RESET();
 800a75c:	f000 f914 	bl	800a988 <Routine_STATE_RESET>
 800a760:	e013      	b.n	800a78a <main+0x22a>
	  }
	  // SLEEP STATE
	  else if(Current_State == STATE_SLEEP)
 800a762:	4b28      	ldr	r3, [pc, #160]	; (800a804 <main+0x2a4>)
 800a764:	781b      	ldrb	r3, [r3, #0]
 800a766:	2b03      	cmp	r3, #3
 800a768:	d102      	bne.n	800a770 <main+0x210>
	  {
		  Routine_STATE_SLEEP();
 800a76a:	f000 f92b 	bl	800a9c4 <Routine_STATE_SLEEP>
 800a76e:	e00c      	b.n	800a78a <main+0x22a>
	  }
	  //RESET STATE

	  //SAMPLE STATE
	  else if(Current_State == STATE_SAMPLE)
 800a770:	4b24      	ldr	r3, [pc, #144]	; (800a804 <main+0x2a4>)
 800a772:	781b      	ldrb	r3, [r3, #0]
 800a774:	2b02      	cmp	r3, #2
 800a776:	d102      	bne.n	800a77e <main+0x21e>
	  {
		  Routine_STATE_SAMPLE();
 800a778:	f000 f93e 	bl	800a9f8 <Routine_STATE_SAMPLE>
 800a77c:	e005      	b.n	800a78a <main+0x22a>
	  }
	  //TRANSMIT STATE
	  else if(Current_State == STATE_TRANSMIT)
 800a77e:	4b21      	ldr	r3, [pc, #132]	; (800a804 <main+0x2a4>)
 800a780:	781b      	ldrb	r3, [r3, #0]
 800a782:	2b06      	cmp	r3, #6
 800a784:	d101      	bne.n	800a78a <main+0x22a>
	  {
		  Routine_STATE_TRANSMIT();
 800a786:	f000 fb5b 	bl	800ae40 <Routine_STATE_TRANSMIT>

//========================= 6. END OF ROUTINE FUNCTION ==========================//
	  /*
	   * After each routine has run, save state to the back up registers
	   */
	  __HAL_RCC_PWR_CLK_ENABLE();
 800a78a:	4a1a      	ldr	r2, [pc, #104]	; (800a7f4 <main+0x294>)
 800a78c:	4b19      	ldr	r3, [pc, #100]	; (800a7f4 <main+0x294>)
 800a78e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a794:	6593      	str	r3, [r2, #88]	; 0x58
 800a796:	4b17      	ldr	r3, [pc, #92]	; (800a7f4 <main+0x294>)
 800a798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a79a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a79e:	603b      	str	r3, [r7, #0]
 800a7a0:	683b      	ldr	r3, [r7, #0]
	  if(Current_State == STATE_SAMPLE)			//increment sample counter after each sampe
 800a7a2:	4b18      	ldr	r3, [pc, #96]	; (800a804 <main+0x2a4>)
 800a7a4:	781b      	ldrb	r3, [r3, #0]
 800a7a6:	2b02      	cmp	r3, #2
 800a7a8:	d114      	bne.n	800a7d4 <main+0x274>
	  {
		  sample_count = __GET_SAMPLE_COUNT();
 800a7aa:	4b15      	ldr	r3, [pc, #84]	; (800a800 <main+0x2a0>)
 800a7ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7ae:	0a1b      	lsrs	r3, r3, #8
 800a7b0:	b2da      	uxtb	r2, r3
 800a7b2:	4b17      	ldr	r3, [pc, #92]	; (800a810 <main+0x2b0>)
 800a7b4:	701a      	strb	r2, [r3, #0]
		  __SET_SAMPLE_COUNT(++sample_count);
 800a7b6:	4912      	ldr	r1, [pc, #72]	; (800a800 <main+0x2a0>)
 800a7b8:	4b11      	ldr	r3, [pc, #68]	; (800a800 <main+0x2a0>)
 800a7ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7bc:	b2db      	uxtb	r3, r3
 800a7be:	4a14      	ldr	r2, [pc, #80]	; (800a810 <main+0x2b0>)
 800a7c0:	7812      	ldrb	r2, [r2, #0]
 800a7c2:	3201      	adds	r2, #1
 800a7c4:	b2d0      	uxtb	r0, r2
 800a7c6:	4a12      	ldr	r2, [pc, #72]	; (800a810 <main+0x2b0>)
 800a7c8:	7010      	strb	r0, [r2, #0]
 800a7ca:	4a11      	ldr	r2, [pc, #68]	; (800a810 <main+0x2b0>)
 800a7cc:	7812      	ldrb	r2, [r2, #0]
 800a7ce:	0212      	lsls	r2, r2, #8
 800a7d0:	4313      	orrs	r3, r2
 800a7d2:	650b      	str	r3, [r1, #80]	; 0x50
	  }


	  __SET_CURRENT_STATE(Current_State);	    //write value to back up register
 800a7d4:	4a0a      	ldr	r2, [pc, #40]	; (800a800 <main+0x2a0>)
 800a7d6:	4b0a      	ldr	r3, [pc, #40]	; (800a800 <main+0x2a0>)
 800a7d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7da:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a7de:	4909      	ldr	r1, [pc, #36]	; (800a804 <main+0x2a4>)
 800a7e0:	7809      	ldrb	r1, [r1, #0]
 800a7e2:	430b      	orrs	r3, r1
 800a7e4:	6513      	str	r3, [r2, #80]	; 0x50
	  __HAL_RCC_PWR_CLK_DISABLE();
 800a7e6:	4a03      	ldr	r2, [pc, #12]	; (800a7f4 <main+0x294>)
 800a7e8:	4b02      	ldr	r3, [pc, #8]	; (800a7f4 <main+0x294>)
 800a7ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a7f0:	6593      	str	r3, [r2, #88]	; 0x58
	  __HAL_RCC_PWR_CLK_ENABLE();
 800a7f2:	e6dd      	b.n	800a5b0 <main+0x50>
 800a7f4:	40021000 	.word	0x40021000
 800a7f8:	08012960 	.word	0x08012960
 800a7fc:	40007000 	.word	0x40007000
 800a800:	40002800 	.word	0x40002800
 800a804:	2000245c 	.word	0x2000245c
 800a808:	08012998 	.word	0x08012998
 800a80c:	080129b4 	.word	0x080129b4
 800a810:	200023d5 	.word	0x200023d5
 800a814:	20002460 	.word	0x20002460

0800a818 <MX_RTC_Init>:
//==================== 7. Configuration & Initialization Functions ====================//

/* Private functions */

static void MX_RTC_Init(void)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b086      	sub	sp, #24
 800a81c:	af00      	add	r7, sp, #0

  RTC_TimeTypeDef sTime = {0};
 800a81e:	1d3b      	adds	r3, r7, #4
 800a820:	2200      	movs	r2, #0
 800a822:	601a      	str	r2, [r3, #0]
 800a824:	605a      	str	r2, [r3, #4]
 800a826:	609a      	str	r2, [r3, #8]
 800a828:	60da      	str	r2, [r3, #12]
 800a82a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800a82c:	2300      	movs	r3, #0
 800a82e:	603b      	str	r3, [r7, #0]
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800a830:	4b2d      	ldr	r3, [pc, #180]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a832:	4a2e      	ldr	r2, [pc, #184]	; (800a8ec <MX_RTC_Init+0xd4>)
 800a834:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800a836:	4b2c      	ldr	r3, [pc, #176]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a838:	2200      	movs	r2, #0
 800a83a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800a83c:	4b2a      	ldr	r3, [pc, #168]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a83e:	227f      	movs	r2, #127	; 0x7f
 800a840:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800a842:	4b29      	ldr	r3, [pc, #164]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a844:	22ff      	movs	r2, #255	; 0xff
 800a846:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800a848:	4b27      	ldr	r3, [pc, #156]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a84a:	2200      	movs	r2, #0
 800a84c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800a84e:	4b26      	ldr	r3, [pc, #152]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a850:	2200      	movs	r2, #0
 800a852:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800a854:	4b24      	ldr	r3, [pc, #144]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a856:	2200      	movs	r2, #0
 800a858:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800a85a:	4b23      	ldr	r3, [pc, #140]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a85c:	2200      	movs	r2, #0
 800a85e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800a860:	4821      	ldr	r0, [pc, #132]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a862:	f7f8 ffc3 	bl	80037ec <HAL_RTC_Init>
 800a866:	4603      	mov	r3, r0
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d001      	beq.n	800a870 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800a86c:	f000 f840 	bl	800a8f0 <Error_Handler>
  }

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 800a870:	230c      	movs	r3, #12
 800a872:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 57;
 800a874:	2339      	movs	r3, #57	; 0x39
 800a876:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800a878:	2300      	movs	r3, #0
 800a87a:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800a87c:	2300      	movs	r3, #0
 800a87e:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800a880:	2300      	movs	r3, #0
 800a882:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800a884:	1d3b      	adds	r3, r7, #4
 800a886:	2200      	movs	r2, #0
 800a888:	4619      	mov	r1, r3
 800a88a:	4817      	ldr	r0, [pc, #92]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a88c:	f7f9 f829 	bl	80038e2 <HAL_RTC_SetTime>
 800a890:	4603      	mov	r3, r0
 800a892:	2b00      	cmp	r3, #0
 800a894:	d001      	beq.n	800a89a <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800a896:	f000 f82b 	bl	800a8f0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 800a89a:	2305      	movs	r3, #5
 800a89c:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 800a89e:	2305      	movs	r3, #5
 800a8a0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 8;
 800a8a2:	2308      	movs	r3, #8
 800a8a4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800a8aa:	463b      	mov	r3, r7
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	4619      	mov	r1, r3
 800a8b0:	480d      	ldr	r0, [pc, #52]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a8b2:	f7f9 f8b3 	bl	8003a1c <HAL_RTC_SetDate>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d001      	beq.n	800a8c0 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 800a8bc:	f000 f818 	bl	800a8f0 <Error_Handler>
  }
  //clear unwanted interrupts
  if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc,RTC_FLAG_WUTF))
 800a8c0:	4b09      	ldr	r3, [pc, #36]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	68db      	ldr	r3, [r3, #12]
 800a8c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d008      	beq.n	800a8e0 <MX_RTC_Init+0xc8>
  {
	  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc,RTC_FLAG_WUTF);
 800a8ce:	4b06      	ldr	r3, [pc, #24]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	4a05      	ldr	r2, [pc, #20]	; (800a8e8 <MX_RTC_Init+0xd0>)
 800a8d4:	6812      	ldr	r2, [r2, #0]
 800a8d6:	68d2      	ldr	r2, [r2, #12]
 800a8d8:	b2d2      	uxtb	r2, r2
 800a8da:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800a8de:	60da      	str	r2, [r3, #12]
  }



}
 800a8e0:	bf00      	nop
 800a8e2:	3718      	adds	r7, #24
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}
 800a8e8:	20002460 	.word	0x20002460
 800a8ec:	40002800 	.word	0x40002800

0800a8f0 <Error_Handler>:
//====================================== 7. END ======================================//

//==================================== 8. Handlers ===================================//

void Error_Handler(void)
{
 800a8f0:	b480      	push	{r7}
 800a8f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800a8f4:	bf00      	nop
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bc80      	pop	{r7}
 800a8fa:	4770      	bx	lr

0800a8fc <Routine_ASYNC_IMU_EVENT>:
//===================================== 8. END ======================================//

//=============================== 9. Routines =======================================//

static void Routine_ASYNC_IMU_EVENT(void)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b082      	sub	sp, #8
 800a900:	af00      	add	r7, sp, #0
	 printf("IMU Event Detected: Sampling...");
 800a902:	480d      	ldr	r0, [pc, #52]	; (800a938 <Routine_ASYNC_IMU_EVENT+0x3c>)
 800a904:	f001 fd04 	bl	800c310 <printf>
	 for (int i = 0; i < 50; ++i)
 800a908:	2300      	movs	r3, #0
 800a90a:	607b      	str	r3, [r7, #4]
 800a90c:	e00a      	b.n	800a924 <Routine_ASYNC_IMU_EVENT+0x28>
	 {
	 	HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800a90e:	2120      	movs	r1, #32
 800a910:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a914:	f7f7 fb77 	bl	8002006 <HAL_GPIO_TogglePin>
	 	HAL_Delay(100);
 800a918:	2064      	movs	r0, #100	; 0x64
 800a91a:	f7f6 fbbf 	bl	800109c <HAL_Delay>
	 for (int i = 0; i < 50; ++i)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	3301      	adds	r3, #1
 800a922:	607b      	str	r3, [r7, #4]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2b31      	cmp	r3, #49	; 0x31
 800a928:	ddf1      	ble.n	800a90e <Routine_ASYNC_IMU_EVENT+0x12>
	 }
	 printf("Done\r\n");
 800a92a:	4804      	ldr	r0, [pc, #16]	; (800a93c <Routine_ASYNC_IMU_EVENT+0x40>)
 800a92c:	f001 fd68 	bl	800c400 <puts>
}
 800a930:	bf00      	nop
 800a932:	3708      	adds	r7, #8
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}
 800a938:	080129d0 	.word	0x080129d0
 800a93c:	080129f0 	.word	0x080129f0

0800a940 <Routine_ASYNC_IRIDIUM_RX>:

static void Routine_ASYNC_IRIDIUM_RX(void)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b082      	sub	sp, #8
 800a944:	af00      	add	r7, sp, #0
	printf("Incoming Message from Satellite: Receiving...");
 800a946:	480e      	ldr	r0, [pc, #56]	; (800a980 <Routine_ASYNC_IRIDIUM_RX+0x40>)
 800a948:	f001 fce2 	bl	800c310 <printf>
	for (int i = 0; i < 10; ++i)
 800a94c:	2300      	movs	r3, #0
 800a94e:	607b      	str	r3, [r7, #4]
 800a950:	e00b      	b.n	800a96a <Routine_ASYNC_IRIDIUM_RX+0x2a>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800a952:	2120      	movs	r1, #32
 800a954:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a958:	f7f7 fb55 	bl	8002006 <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 800a95c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a960:	f7f6 fb9c 	bl	800109c <HAL_Delay>
	for (int i = 0; i < 10; ++i)
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	3301      	adds	r3, #1
 800a968:	607b      	str	r3, [r7, #4]
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	2b09      	cmp	r3, #9
 800a96e:	ddf0      	ble.n	800a952 <Routine_ASYNC_IRIDIUM_RX+0x12>
	}
	printf("Message Received!\r\n");
 800a970:	4804      	ldr	r0, [pc, #16]	; (800a984 <Routine_ASYNC_IRIDIUM_RX+0x44>)
 800a972:	f001 fd45 	bl	800c400 <puts>
}
 800a976:	bf00      	nop
 800a978:	3708      	adds	r7, #8
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}
 800a97e:	bf00      	nop
 800a980:	080129f8 	.word	0x080129f8
 800a984:	08012a28 	.word	0x08012a28

0800a988 <Routine_STATE_RESET>:

static void Routine_STATE_RESET(void)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	af00      	add	r7, sp, #0
	 //initialise RTC
	 MX_RTC_Init();
 800a98c:	f7ff ff44 	bl	800a818 <MX_RTC_Init>
	 //Enable Interrupt pins as EXTI Outputs
	 set_WUP_Pin(IRIDIUM_RING_WAKE_PIN,MODE_EXTI);
 800a990:	2101      	movs	r1, #1
 800a992:	2002      	movs	r0, #2
 800a994:	f7ff f9e6 	bl	8009d64 <set_WUP_Pin>
	 set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_EXTI);
 800a998:	2101      	movs	r1, #1
 800a99a:	2010      	movs	r0, #16
 800a99c:	f7ff f9e2 	bl	8009d64 <set_WUP_Pin>
	 printf("All Systems Online!\r\n");
 800a9a0:	4806      	ldr	r0, [pc, #24]	; (800a9bc <Routine_STATE_RESET+0x34>)
 800a9a2:	f001 fd2d 	bl	800c400 <puts>
	 printf("Current State: RESET \t Next State: SAMPLE\r\n");
 800a9a6:	4806      	ldr	r0, [pc, #24]	; (800a9c0 <Routine_STATE_RESET+0x38>)
 800a9a8:	f001 fd2a 	bl	800c400 <puts>
	 HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800a9ac:	2201      	movs	r2, #1
 800a9ae:	2120      	movs	r1, #32
 800a9b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a9b4:	f7f7 fb10 	bl	8001fd8 <HAL_GPIO_WritePin>


}
 800a9b8:	bf00      	nop
 800a9ba:	bd80      	pop	{r7, pc}
 800a9bc:	08012a3c 	.word	0x08012a3c
 800a9c0:	08012a54 	.word	0x08012a54

0800a9c4 <Routine_STATE_SLEEP>:

static void Routine_STATE_SLEEP(void)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	af00      	add	r7, sp, #0
	  printf("Current State: SLEEP \t Next State: SAMPLE\r\n");
 800a9c8:	4809      	ldr	r0, [pc, #36]	; (800a9f0 <Routine_STATE_SLEEP+0x2c>)
 800a9ca:	f001 fd19 	bl	800c400 <puts>
	  printf("Good Night! \r\n");
 800a9ce:	4809      	ldr	r0, [pc, #36]	; (800a9f4 <Routine_STATE_SLEEP+0x30>)
 800a9d0:	f001 fd16 	bl	800c400 <puts>
	  set_WUP_Pin(IRIDIUM_RING_WAKE_PIN,MODE_WUP);
 800a9d4:	2100      	movs	r1, #0
 800a9d6:	2002      	movs	r0, #2
 800a9d8:	f7ff f9c4 	bl	8009d64 <set_WUP_Pin>
	  set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_WUP);
 800a9dc:	2100      	movs	r1, #0
 800a9de:	2010      	movs	r0, #16
 800a9e0:	f7ff f9c0 	bl	8009d64 <set_WUP_Pin>
	  Go_To_Sleep(STDBY,10);
 800a9e4:	210a      	movs	r1, #10
 800a9e6:	2001      	movs	r0, #1
 800a9e8:	f7ff f984 	bl	8009cf4 <Go_To_Sleep>
}
 800a9ec:	bf00      	nop
 800a9ee:	bd80      	pop	{r7, pc}
 800a9f0:	08012a80 	.word	0x08012a80
 800a9f4:	08012aac 	.word	0x08012aac

0800a9f8 <Routine_STATE_SAMPLE>:

static void Routine_STATE_SAMPLE(void)
{
 800a9f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a9fc:	b0a5      	sub	sp, #148	; 0x94
 800a9fe:	af04      	add	r7, sp, #16
	  //GPS  Init Routine
	  GPS_Data_t Gdata[5];
	  sample_count = __GET_SAMPLE_COUNT();
 800aa00:	4bcf      	ldr	r3, [pc, #828]	; (800ad40 <Routine_STATE_SAMPLE+0x348>)
 800aa02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa04:	0a1b      	lsrs	r3, r3, #8
 800aa06:	b2da      	uxtb	r2, r3
 800aa08:	4bce      	ldr	r3, [pc, #824]	; (800ad44 <Routine_STATE_SAMPLE+0x34c>)
 800aa0a:	701a      	strb	r2, [r3, #0]
	  if(sample_count < 3)
 800aa0c:	4bcd      	ldr	r3, [pc, #820]	; (800ad44 <Routine_STATE_SAMPLE+0x34c>)
 800aa0e:	781b      	ldrb	r3, [r3, #0]
 800aa10:	2b02      	cmp	r3, #2
 800aa12:	d803      	bhi.n	800aa1c <Routine_STATE_SAMPLE+0x24>
	  {
		  printf("Current State: SAMPLE \t Next State: SLEEP\r\n");
 800aa14:	48cc      	ldr	r0, [pc, #816]	; (800ad48 <Routine_STATE_SAMPLE+0x350>)
 800aa16:	f001 fcf3 	bl	800c400 <puts>
 800aa1a:	e002      	b.n	800aa22 <Routine_STATE_SAMPLE+0x2a>
	  } else
	  {
		  printf("Current State: SAMPLE \t Next State: TRANS\r\n");
 800aa1c:	48cb      	ldr	r0, [pc, #812]	; (800ad4c <Routine_STATE_SAMPLE+0x354>)
 800aa1e:	f001 fcef 	bl	800c400 <puts>
	  }

	  /* Attempt to initialize sensor within a number of retries */
	  uint8_t retries = 0;
 800aa22:	2300      	movs	r3, #0
 800aa24:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	  do
	  {
		  //initialise gps peripherals and begin comms on sensor instance
		  if(init_GPS(&hgps)== GPS_Init_OK)
 800aa28:	48c9      	ldr	r0, [pc, #804]	; (800ad50 <Routine_STATE_SAMPLE+0x358>)
 800aa2a:	f7fe fa3f 	bl	8008eac <init_GPS>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	2b01      	cmp	r3, #1
 800aa32:	d106      	bne.n	800aa42 <Routine_STATE_SAMPLE+0x4a>
		  {
			 printf("GPS Online! Acquiring Signal...\r\n");
 800aa34:	48c7      	ldr	r0, [pc, #796]	; (800ad54 <Routine_STATE_SAMPLE+0x35c>)
 800aa36:	f001 fce3 	bl	800c400 <puts>
			 GPS_On = 1;
 800aa3a:	4bc7      	ldr	r3, [pc, #796]	; (800ad58 <Routine_STATE_SAMPLE+0x360>)
 800aa3c:	2201      	movs	r2, #1
 800aa3e:	701a      	strb	r2, [r3, #0]
			 break;
 800aa40:	e00b      	b.n	800aa5a <Routine_STATE_SAMPLE+0x62>
		  }
		deinit_GPS(&hgps);
 800aa42:	48c3      	ldr	r0, [pc, #780]	; (800ad50 <Routine_STATE_SAMPLE+0x358>)
 800aa44:	f7fe fac6 	bl	8008fd4 <deinit_GPS>
		retries++;
 800aa48:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800aa4c:	3301      	adds	r3, #1
 800aa4e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	  }
	  while (retries < GPS_INIT_RETRIES);
 800aa52:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800aa56:	2b31      	cmp	r3, #49	; 0x31
 800aa58:	d9e6      	bls.n	800aa28 <Routine_STATE_SAMPLE+0x30>

	  // Sample Routine

	  if(GPS_On)
 800aa5a:	4bbf      	ldr	r3, [pc, #764]	; (800ad58 <Routine_STATE_SAMPLE+0x360>)
 800aa5c:	781b      	ldrb	r3, [r3, #0]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	f000 80ef 	beq.w	800ac42 <Routine_STATE_SAMPLE+0x24a>
	  {

		  for (uint8_t i = 0; i < 5; ++i)
 800aa64:	2300      	movs	r3, #0
 800aa66:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 800aa6a:	e0e1      	b.n	800ac30 <Routine_STATE_SAMPLE+0x238>
		  {

			  while(packet_full != 7)
			  {
				  GPS_Log_Begin(&hgps);
 800aa6c:	48b8      	ldr	r0, [pc, #736]	; (800ad50 <Routine_STATE_SAMPLE+0x358>)
 800aa6e:	f7fd feb9 	bl	80087e4 <GPS_Log_Begin>
			  while(packet_full != 7)
 800aa72:	4bba      	ldr	r3, [pc, #744]	; (800ad5c <Routine_STATE_SAMPLE+0x364>)
 800aa74:	781b      	ldrb	r3, [r3, #0]
 800aa76:	2b07      	cmp	r3, #7
 800aa78:	d1f8      	bne.n	800aa6c <Routine_STATE_SAMPLE+0x74>
			  }
			  GPS_Log_Stop(&hgps);
 800aa7a:	48b5      	ldr	r0, [pc, #724]	; (800ad50 <Routine_STATE_SAMPLE+0x358>)
 800aa7c:	f7fd ff08 	bl	8008890 <GPS_Log_Stop>
			  printf("Logging Data...\r\n");
 800aa80:	48b7      	ldr	r0, [pc, #732]	; (800ad60 <Routine_STATE_SAMPLE+0x368>)
 800aa82:	f001 fcbd 	bl	800c400 <puts>
			  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800aa86:	2201      	movs	r2, #1
 800aa88:	2120      	movs	r1, #32
 800aa8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800aa8e:	f7f7 faa3 	bl	8001fd8 <HAL_GPIO_WritePin>
			  Gdata[i].coordinates = GPS_coord;
 800aa92:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800aa96:	4613      	mov	r3, r2
 800aa98:	009b      	lsls	r3, r3, #2
 800aa9a:	4413      	add	r3, r2
 800aa9c:	009b      	lsls	r3, r3, #2
 800aa9e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800aaa2:	4413      	add	r3, r2
 800aaa4:	3b74      	subs	r3, #116	; 0x74
 800aaa6:	4aaf      	ldr	r2, [pc, #700]	; (800ad64 <Routine_STATE_SAMPLE+0x36c>)
 800aaa8:	3304      	adds	r3, #4
 800aaaa:	e892 0003 	ldmia.w	r2, {r0, r1}
 800aaae:	e883 0003 	stmia.w	r3, {r0, r1}
			  Gdata[i].Etime = eTime;
 800aab2:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800aab6:	4bac      	ldr	r3, [pc, #688]	; (800ad68 <Routine_STATE_SAMPLE+0x370>)
 800aab8:	6819      	ldr	r1, [r3, #0]
 800aaba:	4613      	mov	r3, r2
 800aabc:	009b      	lsls	r3, r3, #2
 800aabe:	4413      	add	r3, r2
 800aac0:	009b      	lsls	r3, r3, #2
 800aac2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800aac6:	4413      	add	r3, r2
 800aac8:	3b74      	subs	r3, #116	; 0x74
 800aaca:	6019      	str	r1, [r3, #0]
			  Gdata[i].diag = diag;
 800aacc:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800aad0:	4613      	mov	r3, r2
 800aad2:	009b      	lsls	r3, r3, #2
 800aad4:	4413      	add	r3, r2
 800aad6:	009b      	lsls	r3, r3, #2
 800aad8:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800aadc:	4413      	add	r3, r2
 800aade:	3b6c      	subs	r3, #108	; 0x6c
 800aae0:	4aa2      	ldr	r2, [pc, #648]	; (800ad6c <Routine_STATE_SAMPLE+0x374>)
 800aae2:	3304      	adds	r3, #4
 800aae4:	6810      	ldr	r0, [r2, #0]
 800aae6:	6851      	ldr	r1, [r2, #4]
 800aae8:	c303      	stmia	r3!, {r0, r1}
			  printf("local time: %lu, position: %f Lat, %f long\r\n", Gdata[i].Etime, Gdata[i].coordinates.lat, Gdata[i].coordinates.longi);
 800aaea:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800aaee:	4613      	mov	r3, r2
 800aaf0:	009b      	lsls	r3, r3, #2
 800aaf2:	4413      	add	r3, r2
 800aaf4:	009b      	lsls	r3, r3, #2
 800aaf6:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800aafa:	4413      	add	r3, r2
 800aafc:	3b74      	subs	r3, #116	; 0x74
 800aafe:	681d      	ldr	r5, [r3, #0]
 800ab00:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800ab04:	4613      	mov	r3, r2
 800ab06:	009b      	lsls	r3, r3, #2
 800ab08:	4413      	add	r3, r2
 800ab0a:	009b      	lsls	r3, r3, #2
 800ab0c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800ab10:	4413      	add	r3, r2
 800ab12:	3b70      	subs	r3, #112	; 0x70
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	4618      	mov	r0, r3
 800ab18:	f7f5 fd26 	bl	8000568 <__aeabi_f2d>
 800ab1c:	4680      	mov	r8, r0
 800ab1e:	4689      	mov	r9, r1
 800ab20:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800ab24:	4613      	mov	r3, r2
 800ab26:	009b      	lsls	r3, r3, #2
 800ab28:	4413      	add	r3, r2
 800ab2a:	009b      	lsls	r3, r3, #2
 800ab2c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800ab30:	4413      	add	r3, r2
 800ab32:	3b6c      	subs	r3, #108	; 0x6c
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	4618      	mov	r0, r3
 800ab38:	f7f5 fd16 	bl	8000568 <__aeabi_f2d>
 800ab3c:	4603      	mov	r3, r0
 800ab3e:	460c      	mov	r4, r1
 800ab40:	e88d 0018 	stmia.w	sp, {r3, r4}
 800ab44:	4642      	mov	r2, r8
 800ab46:	464b      	mov	r3, r9
 800ab48:	4629      	mov	r1, r5
 800ab4a:	4889      	ldr	r0, [pc, #548]	; (800ad70 <Routine_STATE_SAMPLE+0x378>)
 800ab4c:	f001 fbe0 	bl	800c310 <printf>
			  printf("HDOP = %d.%d, \t PDOP = %d.%d, VDOP = %d.%d\r\n",  Gdata[i].diag.HDOP.digit, Gdata[i].diag.HDOP.precision,  Gdata[i].diag.PDOP.digit, Gdata[i].diag.PDOP.precision,  Gdata[i].diag.VDOP.digit, Gdata[i].diag.VDOP.precision);
 800ab50:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800ab54:	4613      	mov	r3, r2
 800ab56:	009b      	lsls	r3, r3, #2
 800ab58:	4413      	add	r3, r2
 800ab5a:	009b      	lsls	r3, r3, #2
 800ab5c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800ab60:	4413      	add	r3, r2
 800ab62:	3b66      	subs	r3, #102	; 0x66
 800ab64:	781b      	ldrb	r3, [r3, #0]
 800ab66:	461c      	mov	r4, r3
 800ab68:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800ab6c:	4613      	mov	r3, r2
 800ab6e:	009b      	lsls	r3, r3, #2
 800ab70:	4413      	add	r3, r2
 800ab72:	009b      	lsls	r3, r3, #2
 800ab74:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800ab78:	4413      	add	r3, r2
 800ab7a:	3b65      	subs	r3, #101	; 0x65
 800ab7c:	781b      	ldrb	r3, [r3, #0]
 800ab7e:	461d      	mov	r5, r3
 800ab80:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800ab84:	4613      	mov	r3, r2
 800ab86:	009b      	lsls	r3, r3, #2
 800ab88:	4413      	add	r3, r2
 800ab8a:	009b      	lsls	r3, r3, #2
 800ab8c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800ab90:	4413      	add	r3, r2
 800ab92:	3b68      	subs	r3, #104	; 0x68
 800ab94:	781b      	ldrb	r3, [r3, #0]
 800ab96:	461e      	mov	r6, r3
 800ab98:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800ab9c:	4613      	mov	r3, r2
 800ab9e:	009b      	lsls	r3, r3, #2
 800aba0:	4413      	add	r3, r2
 800aba2:	009b      	lsls	r3, r3, #2
 800aba4:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800aba8:	4413      	add	r3, r2
 800abaa:	3b67      	subs	r3, #103	; 0x67
 800abac:	781b      	ldrb	r3, [r3, #0]
 800abae:	4619      	mov	r1, r3
 800abb0:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800abb4:	4613      	mov	r3, r2
 800abb6:	009b      	lsls	r3, r3, #2
 800abb8:	4413      	add	r3, r2
 800abba:	009b      	lsls	r3, r3, #2
 800abbc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800abc0:	4413      	add	r3, r2
 800abc2:	3b64      	subs	r3, #100	; 0x64
 800abc4:	781b      	ldrb	r3, [r3, #0]
 800abc6:	4618      	mov	r0, r3
 800abc8:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800abcc:	4613      	mov	r3, r2
 800abce:	009b      	lsls	r3, r3, #2
 800abd0:	4413      	add	r3, r2
 800abd2:	009b      	lsls	r3, r3, #2
 800abd4:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800abd8:	4413      	add	r3, r2
 800abda:	3b63      	subs	r3, #99	; 0x63
 800abdc:	781b      	ldrb	r3, [r3, #0]
 800abde:	9302      	str	r3, [sp, #8]
 800abe0:	9001      	str	r0, [sp, #4]
 800abe2:	9100      	str	r1, [sp, #0]
 800abe4:	4633      	mov	r3, r6
 800abe6:	462a      	mov	r2, r5
 800abe8:	4621      	mov	r1, r4
 800abea:	4862      	ldr	r0, [pc, #392]	; (800ad74 <Routine_STATE_SAMPLE+0x37c>)
 800abec:	f001 fb90 	bl	800c310 <printf>
			  printf("Number of Satellites %d, Fix Type = %d\r\n", Gdata[i].diag.num_sats, Gdata[i].diag.fix_type);
 800abf0:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800abf4:	4613      	mov	r3, r2
 800abf6:	009b      	lsls	r3, r3, #2
 800abf8:	4413      	add	r3, r2
 800abfa:	009b      	lsls	r3, r3, #2
 800abfc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800ac00:	4413      	add	r3, r2
 800ac02:	3b62      	subs	r3, #98	; 0x62
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	4619      	mov	r1, r3
 800ac08:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 800ac0c:	4613      	mov	r3, r2
 800ac0e:	009b      	lsls	r3, r3, #2
 800ac10:	4413      	add	r3, r2
 800ac12:	009b      	lsls	r3, r3, #2
 800ac14:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800ac18:	4413      	add	r3, r2
 800ac1a:	3b61      	subs	r3, #97	; 0x61
 800ac1c:	781b      	ldrb	r3, [r3, #0]
 800ac1e:	461a      	mov	r2, r3
 800ac20:	4855      	ldr	r0, [pc, #340]	; (800ad78 <Routine_STATE_SAMPLE+0x380>)
 800ac22:	f001 fb75 	bl	800c310 <printf>
		  for (uint8_t i = 0; i < 5; ++i)
 800ac26:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800ac2a:	3301      	adds	r3, #1
 800ac2c:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 800ac30:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800ac34:	2b04      	cmp	r3, #4
 800ac36:	f67f af1c 	bls.w	800aa72 <Routine_STATE_SAMPLE+0x7a>
		  }
		  deinit_GPS(&hgps);
 800ac3a:	4845      	ldr	r0, [pc, #276]	; (800ad50 <Routine_STATE_SAMPLE+0x358>)
 800ac3c:	f7fe f9ca 	bl	8008fd4 <deinit_GPS>
 800ac40:	e002      	b.n	800ac48 <Routine_STATE_SAMPLE+0x250>
	  }else
	  {
		  printf("Error GPS Not Found!\r\n");
 800ac42:	484e      	ldr	r0, [pc, #312]	; (800ad7c <Routine_STATE_SAMPLE+0x384>)
 800ac44:	f001 fbdc 	bl	800c400 <puts>
	  }

	  //Init Flash Chips

	  uint8_t statusbyte;
	  uint8_t* buffer = to_binary_format(Gdata[0],__GET_SAMPLE_COUNT());
 800ac48:	4b3d      	ldr	r3, [pc, #244]	; (800ad40 <Routine_STATE_SAMPLE+0x348>)
 800ac4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac4c:	0a1b      	lsrs	r3, r3, #8
 800ac4e:	b2db      	uxtb	r3, r3
 800ac50:	9301      	str	r3, [sp, #4]
 800ac52:	69fb      	ldr	r3, [r7, #28]
 800ac54:	9300      	str	r3, [sp, #0]
 800ac56:	f107 030c 	add.w	r3, r7, #12
 800ac5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ac5c:	f7ff fb6c 	bl	800a338 <to_binary_format>
 800ac60:	6778      	str	r0, [r7, #116]	; 0x74
	  if(Init_Flash_Chips(&statusbyte)== HAL_OK)
 800ac62:	f107 030b 	add.w	r3, r7, #11
 800ac66:	4618      	mov	r0, r3
 800ac68:	f7fc fff0 	bl	8007c4c <Init_Flash_Chips>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	f040 80d7 	bne.w	800ae22 <Routine_STATE_SAMPLE+0x42a>
	  {

		  uint8_t chipnumber = Get_Active_Chip();
 800ac74:	f7ff fabc 	bl	800a1f0 <Get_Active_Chip>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
		  //get current pointer to free memory in chip
		  uint8_t address[3] = {0};
 800ac7e:	f107 0308 	add.w	r3, r7, #8
 800ac82:	2100      	movs	r1, #0
 800ac84:	460a      	mov	r2, r1
 800ac86:	801a      	strh	r2, [r3, #0]
 800ac88:	460a      	mov	r2, r1
 800ac8a:	709a      	strb	r2, [r3, #2]
		  Get_Current_Address_Pointer(chipnumber,address);
 800ac8c:	f107 0208 	add.w	r2, r7, #8
 800ac90:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 800ac94:	4611      	mov	r1, r2
 800ac96:	4618      	mov	r0, r3
 800ac98:	f7ff fa1a 	bl	800a0d0 <Get_Current_Address_Pointer>
		  FLASH_SetAddress(address[2],address[1],address[0]);
 800ac9c:	7abb      	ldrb	r3, [r7, #10]
 800ac9e:	7a79      	ldrb	r1, [r7, #9]
 800aca0:	7a3a      	ldrb	r2, [r7, #8]
 800aca2:	4618      	mov	r0, r3
 800aca4:	f7fd f8ea 	bl	8007e7c <FLASH_SetAddress>
		  //check if there is still space
		  if(!FLASH_Is_Available(chipnumber,get_driftBuffer_Size()))
 800aca8:	f7ff fb98 	bl	800a3dc <get_driftBuffer_Size>
 800acac:	4603      	mov	r3, r0
 800acae:	461a      	mov	r2, r3
 800acb0:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 800acb4:	4611      	mov	r1, r2
 800acb6:	4618      	mov	r0, r3
 800acb8:	f7fd f946 	bl	8007f48 <FLASH_Is_Available>
 800acbc:	4603      	mov	r3, r0
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d177      	bne.n	800adb2 <Routine_STATE_SAMPLE+0x3ba>
		  {
			  //Routine to select next available chip for memory storage
			  printf("Warning! chip %d is at maximum capacity\r\n",chipnumber);
 800acc2:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 800acc6:	4619      	mov	r1, r3
 800acc8:	482d      	ldr	r0, [pc, #180]	; (800ad80 <Routine_STATE_SAMPLE+0x388>)
 800acca:	f001 fb21 	bl	800c310 <printf>
			  //set status to full
			  FLASH_SetAddress(0x00,0x00,0x00);
 800acce:	2200      	movs	r2, #0
 800acd0:	2100      	movs	r1, #0
 800acd2:	2000      	movs	r0, #0
 800acd4:	f7fd f8d2 	bl	8007e7c <FLASH_SetAddress>
			  uint8_t chipstatus = Full;
 800acd8:	2304      	movs	r3, #4
 800acda:	71fb      	strb	r3, [r7, #7]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800acdc:	f897 007d 	ldrb.w	r0, [r7, #125]	; 0x7d
 800ace0:	1dfa      	adds	r2, r7, #7
 800ace2:	2301      	movs	r3, #1
 800ace4:	2101      	movs	r1, #1
 800ace6:	f7fd f9d7 	bl	8008098 <FLASH_WRITE_ReadModifyWrite>
			  //get next active chip and set as active
			  chipnumber = Get_Next_Active_Chip();
 800acea:	f7ff fad3 	bl	800a294 <Get_Next_Active_Chip>
 800acee:	4603      	mov	r3, r0
 800acf0:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
			  chipstatus = Active;
 800acf4:	2301      	movs	r3, #1
 800acf6:	71fb      	strb	r3, [r7, #7]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800acf8:	f897 007d 	ldrb.w	r0, [r7, #125]	; 0x7d
 800acfc:	1dfa      	adds	r2, r7, #7
 800acfe:	2301      	movs	r3, #1
 800ad00:	2101      	movs	r1, #1
 800ad02:	f7fd f9c9 	bl	8008098 <FLASH_WRITE_ReadModifyWrite>
			  //Set Next Active Chip
			  Set_Active_Chip(chipnumber);
 800ad06:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	f7ff fa94 	bl	800a238 <Set_Active_Chip>
			  //Select inactive chip to be next for storage
			  //cycle through remaining chips
			  chipnumber = 0;
 800ad10:	2300      	movs	r3, #0
 800ad12:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
			  for (int i = Get_Next_Active_Chip(); i <FLASH_CHIPS; ++i)
 800ad16:	f7ff fabd 	bl	800a294 <Get_Next_Active_Chip>
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	67bb      	str	r3, [r7, #120]	; 0x78
 800ad1e:	e034      	b.n	800ad8a <Routine_STATE_SAMPLE+0x392>
			  {
				  if((statusbyte& 0b1<<i)? SET: RESET)
 800ad20:	7afb      	ldrb	r3, [r7, #11]
 800ad22:	461a      	mov	r2, r3
 800ad24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad26:	fa42 f303 	asr.w	r3, r2, r3
 800ad2a:	f003 0301 	and.w	r3, r3, #1
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d028      	beq.n	800ad84 <Routine_STATE_SAMPLE+0x38c>
				  {
					  chipnumber = i+1;
 800ad32:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad34:	b2db      	uxtb	r3, r3
 800ad36:	3301      	adds	r3, #1
 800ad38:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
					  break;
 800ad3c:	e028      	b.n	800ad90 <Routine_STATE_SAMPLE+0x398>
 800ad3e:	bf00      	nop
 800ad40:	40002800 	.word	0x40002800
 800ad44:	200023d5 	.word	0x200023d5
 800ad48:	08012abc 	.word	0x08012abc
 800ad4c:	08012ae8 	.word	0x08012ae8
 800ad50:	20000a2c 	.word	0x20000a2c
 800ad54:	08012b14 	.word	0x08012b14
 800ad58:	20000915 	.word	0x20000915
 800ad5c:	20000a58 	.word	0x20000a58
 800ad60:	08012b38 	.word	0x08012b38
 800ad64:	20000a5c 	.word	0x20000a5c
 800ad68:	20000a54 	.word	0x20000a54
 800ad6c:	20000a48 	.word	0x20000a48
 800ad70:	08012b4c 	.word	0x08012b4c
 800ad74:	08012b7c 	.word	0x08012b7c
 800ad78:	08012bac 	.word	0x08012bac
 800ad7c:	08012bd8 	.word	0x08012bd8
 800ad80:	08012bf0 	.word	0x08012bf0
			  for (int i = Get_Next_Active_Chip(); i <FLASH_CHIPS; ++i)
 800ad84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad86:	3301      	adds	r3, #1
 800ad88:	67bb      	str	r3, [r7, #120]	; 0x78
 800ad8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad8c:	2b03      	cmp	r3, #3
 800ad8e:	ddc7      	ble.n	800ad20 <Routine_STATE_SAMPLE+0x328>
				  }

			  }
			  //set the status byte of the chip to next active
			  Set_Next_Active_Chip(chipnumber);
 800ad90:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 800ad94:	4618      	mov	r0, r3
 800ad96:	f7ff faa1 	bl	800a2dc <Set_Next_Active_Chip>
			  chipstatus = Next_Active;
 800ad9a:	2302      	movs	r3, #2
 800ad9c:	71fb      	strb	r3, [r7, #7]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800ad9e:	f897 007d 	ldrb.w	r0, [r7, #125]	; 0x7d
 800ada2:	1dfa      	adds	r2, r7, #7
 800ada4:	2301      	movs	r3, #1
 800ada6:	2101      	movs	r1, #1
 800ada8:	f7fd f976 	bl	8008098 <FLASH_WRITE_ReadModifyWrite>
			  FLASH_IncAddress(1);
 800adac:	2001      	movs	r0, #1
 800adae:	f7fd f87f 	bl	8007eb0 <FLASH_IncAddress>
		  }
		  if(FLASH_WRITE_ReadModifyWrite(Get_Active_Chip(),BUFFER1,buffer,get_driftBuffer_Size()) != 1)
 800adb2:	f7ff fa1d 	bl	800a1f0 <Get_Active_Chip>
 800adb6:	4603      	mov	r3, r0
 800adb8:	461c      	mov	r4, r3
 800adba:	f7ff fb0f 	bl	800a3dc <get_driftBuffer_Size>
 800adbe:	4603      	mov	r3, r0
 800adc0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800adc2:	2101      	movs	r1, #1
 800adc4:	4620      	mov	r0, r4
 800adc6:	f7fd f967 	bl	8008098 <FLASH_WRITE_ReadModifyWrite>
 800adca:	4603      	mov	r3, r0
 800adcc:	2b01      	cmp	r3, #1
 800adce:	d024      	beq.n	800ae1a <Routine_STATE_SAMPLE+0x422>
		 {
		 	printf("Successfully saved data to chip %d\r\n",Get_Active_Chip());
 800add0:	f7ff fa0e 	bl	800a1f0 <Get_Active_Chip>
 800add4:	4603      	mov	r3, r0
 800add6:	4619      	mov	r1, r3
 800add8:	4816      	ldr	r0, [pc, #88]	; (800ae34 <Routine_STATE_SAMPLE+0x43c>)
 800adda:	f001 fa99 	bl	800c310 <printf>
		 	//increment pointer to next available memory block
		 	FLASH_IncAddress(get_driftBuffer_Size());
 800adde:	f7ff fafd 	bl	800a3dc <get_driftBuffer_Size>
 800ade2:	4603      	mov	r3, r0
 800ade4:	4618      	mov	r0, r3
 800ade6:	f7fd f863 	bl	8007eb0 <FLASH_IncAddress>
		 	//save address to chip
		 	uint32_t temp = FLASH_GetAddress();
 800adea:	f7fd f89b 	bl	8007f24 <FLASH_GetAddress>
 800adee:	4603      	mov	r3, r0
 800adf0:	673b      	str	r3, [r7, #112]	; 0x70
		 	address[2] = (temp & 0xFF0000)>>16;
 800adf2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800adf4:	0c1b      	lsrs	r3, r3, #16
 800adf6:	b2db      	uxtb	r3, r3
 800adf8:	72bb      	strb	r3, [r7, #10]
		 	address[1] = (temp & 0xFF00)>>8;
 800adfa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800adfc:	0a1b      	lsrs	r3, r3, #8
 800adfe:	b2db      	uxtb	r3, r3
 800ae00:	727b      	strb	r3, [r7, #9]
		 	address[0] = (temp & 0xFF);
 800ae02:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ae04:	b2db      	uxtb	r3, r3
 800ae06:	723b      	strb	r3, [r7, #8]
		 	Set_Current_Address_Pointer(chipnumber,address);
 800ae08:	f107 0208 	add.w	r2, r7, #8
 800ae0c:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 800ae10:	4611      	mov	r1, r2
 800ae12:	4618      	mov	r0, r3
 800ae14:	f7ff f9a2 	bl	800a15c <Set_Current_Address_Pointer>
	  }else
	  {
		  printf("Error! Memory Full");
	  }

}
 800ae18:	e006      	b.n	800ae28 <Routine_STATE_SAMPLE+0x430>
		   printf("Error Saving to Flash Chip\r\n");
 800ae1a:	4807      	ldr	r0, [pc, #28]	; (800ae38 <Routine_STATE_SAMPLE+0x440>)
 800ae1c:	f001 faf0 	bl	800c400 <puts>
}
 800ae20:	e002      	b.n	800ae28 <Routine_STATE_SAMPLE+0x430>
		  printf("Error! Memory Full");
 800ae22:	4806      	ldr	r0, [pc, #24]	; (800ae3c <Routine_STATE_SAMPLE+0x444>)
 800ae24:	f001 fa74 	bl	800c310 <printf>
}
 800ae28:	bf00      	nop
 800ae2a:	3784      	adds	r7, #132	; 0x84
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae32:	bf00      	nop
 800ae34:	08012c1c 	.word	0x08012c1c
 800ae38:	08012c44 	.word	0x08012c44
 800ae3c:	08012c60 	.word	0x08012c60

0800ae40 <Routine_STATE_TRANSMIT>:

static void Routine_STATE_TRANSMIT(void)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b088      	sub	sp, #32
 800ae44:	af00      	add	r7, sp, #0
	//routine for fetching data from memory:

	  //Get active chip
	  uint8_t chip = Get_Active_Chip();
 800ae46:	f7ff f9d3 	bl	800a1f0 <Get_Active_Chip>
 800ae4a:	4603      	mov	r3, r0
 800ae4c:	76fb      	strb	r3, [r7, #27]
	  //get current address pointer
	  uint8_t Address[3] = {0};
 800ae4e:	f107 0308 	add.w	r3, r7, #8
 800ae52:	2100      	movs	r1, #0
 800ae54:	460a      	mov	r2, r1
 800ae56:	801a      	strh	r2, [r3, #0]
 800ae58:	460a      	mov	r2, r1
 800ae5a:	709a      	strb	r2, [r3, #2]
	  Get_Current_Address_Pointer(chip,Address);
 800ae5c:	f107 0208 	add.w	r2, r7, #8
 800ae60:	7efb      	ldrb	r3, [r7, #27]
 800ae62:	4611      	mov	r1, r2
 800ae64:	4618      	mov	r0, r3
 800ae66:	f7ff f933 	bl	800a0d0 <Get_Current_Address_Pointer>
	  //calculate length of data
	  uint32_t size = ((Address[2] - 0x00)<<16)|((Address[1] - 0x00)<<8)|(Address[0]-0x01);
 800ae6a:	7abb      	ldrb	r3, [r7, #10]
 800ae6c:	041a      	lsls	r2, r3, #16
 800ae6e:	7a7b      	ldrb	r3, [r7, #9]
 800ae70:	021b      	lsls	r3, r3, #8
 800ae72:	431a      	orrs	r2, r3
 800ae74:	7a3b      	ldrb	r3, [r7, #8]
 800ae76:	3b01      	subs	r3, #1
 800ae78:	4313      	orrs	r3, r2
 800ae7a:	617b      	str	r3, [r7, #20]

	  //read size variables from memory
	  FLASH_SetAddress(0x00,0x00,0x01);
 800ae7c:	2201      	movs	r2, #1
 800ae7e:	2100      	movs	r1, #0
 800ae80:	2000      	movs	r0, #0
 800ae82:	f7fc fffb 	bl	8007e7c <FLASH_SetAddress>
	  uint8_t* buffer = FLASH_READ_BufferHF(chip,BUFFER1);
 800ae86:	7efb      	ldrb	r3, [r7, #27]
 800ae88:	2101      	movs	r1, #1
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	f7fd f8be 	bl	800800c <FLASH_READ_BufferHF>
 800ae90:	6138      	str	r0, [r7, #16]
	  printf("Current State: TRANS \t Next State: SLEEP\r\n");
 800ae92:	4827      	ldr	r0, [pc, #156]	; (800af30 <Routine_STATE_TRANSMIT+0xf0>)
 800ae94:	f001 fab4 	bl	800c400 <puts>
	  printf("Transmitting Package...");
 800ae98:	4826      	ldr	r0, [pc, #152]	; (800af34 <Routine_STATE_TRANSMIT+0xf4>)
 800ae9a:	f001 fa39 	bl	800c310 <printf>
	  for (int var = 1; var < size+1; ++var)
 800ae9e:	2301      	movs	r3, #1
 800aea0:	61fb      	str	r3, [r7, #28]
 800aea2:	e00a      	b.n	800aeba <Routine_STATE_TRANSMIT+0x7a>
	  {
		 printf("%d ",buffer[var]);
 800aea4:	69fb      	ldr	r3, [r7, #28]
 800aea6:	693a      	ldr	r2, [r7, #16]
 800aea8:	4413      	add	r3, r2
 800aeaa:	781b      	ldrb	r3, [r3, #0]
 800aeac:	4619      	mov	r1, r3
 800aeae:	4822      	ldr	r0, [pc, #136]	; (800af38 <Routine_STATE_TRANSMIT+0xf8>)
 800aeb0:	f001 fa2e 	bl	800c310 <printf>
	  for (int var = 1; var < size+1; ++var)
 800aeb4:	69fb      	ldr	r3, [r7, #28]
 800aeb6:	3301      	adds	r3, #1
 800aeb8:	61fb      	str	r3, [r7, #28]
 800aeba:	697b      	ldr	r3, [r7, #20]
 800aebc:	1c5a      	adds	r2, r3, #1
 800aebe:	69fb      	ldr	r3, [r7, #28]
 800aec0:	429a      	cmp	r2, r3
 800aec2:	d8ef      	bhi.n	800aea4 <Routine_STATE_TRANSMIT+0x64>
	  }
	  printf("Done!\r\n");
 800aec4:	481d      	ldr	r0, [pc, #116]	; (800af3c <Routine_STATE_TRANSMIT+0xfc>)
 800aec6:	f001 fa9b 	bl	800c400 <puts>
	  //reset sample count
	  __SET_SAMPLE_COUNT(0);
 800aeca:	4a1d      	ldr	r2, [pc, #116]	; (800af40 <Routine_STATE_TRANSMIT+0x100>)
 800aecc:	4b1c      	ldr	r3, [pc, #112]	; (800af40 <Routine_STATE_TRANSMIT+0x100>)
 800aece:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aed0:	b2db      	uxtb	r3, r3
 800aed2:	6513      	str	r3, [r2, #80]	; 0x50
	  //erase page and reset counter
	  FLASH_ERASE_Page(chip);
 800aed4:	7efb      	ldrb	r3, [r7, #27]
 800aed6:	4618      	mov	r0, r3
 800aed8:	f7fd f95c 	bl	8008194 <FLASH_ERASE_Page>
	  FLASH_SetAddress(0x00,0x00,0x00);
 800aedc:	2200      	movs	r2, #0
 800aede:	2100      	movs	r1, #0
 800aee0:	2000      	movs	r0, #0
 800aee2:	f7fc ffcb 	bl	8007e7c <FLASH_SetAddress>
	  uint8_t val = Active;
 800aee6:	2301      	movs	r3, #1
 800aee8:	71fb      	strb	r3, [r7, #7]
	  FLASH_WRITE_PageOrByte_NoErase(chip,&val,1);
 800aeea:	7efb      	ldrb	r3, [r7, #27]
 800aeec:	1df9      	adds	r1, r7, #7
 800aeee:	2201      	movs	r2, #1
 800aef0:	4618      	mov	r0, r3
 800aef2:	f7fd f915 	bl	8008120 <FLASH_WRITE_PageOrByte_NoErase>
	  FLASH_IncAddress(1);
 800aef6:	2001      	movs	r0, #1
 800aef8:	f7fc ffda 	bl	8007eb0 <FLASH_IncAddress>
	  uint32_t temp = FLASH_GetAddress();
 800aefc:	f7fd f812 	bl	8007f24 <FLASH_GetAddress>
 800af00:	4603      	mov	r3, r0
 800af02:	60fb      	str	r3, [r7, #12]
	  Address[0] = temp&0xFF;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	b2db      	uxtb	r3, r3
 800af08:	723b      	strb	r3, [r7, #8]
	  Address[1] = (temp&0xFF00)>>8;
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	0a1b      	lsrs	r3, r3, #8
 800af0e:	b2db      	uxtb	r3, r3
 800af10:	727b      	strb	r3, [r7, #9]
	  Address[2] = (temp&0xFF0000)>>16;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	0c1b      	lsrs	r3, r3, #16
 800af16:	b2db      	uxtb	r3, r3
 800af18:	72bb      	strb	r3, [r7, #10]
	  Set_Current_Address_Pointer(chip,Address);
 800af1a:	f107 0208 	add.w	r2, r7, #8
 800af1e:	7efb      	ldrb	r3, [r7, #27]
 800af20:	4611      	mov	r1, r2
 800af22:	4618      	mov	r0, r3
 800af24:	f7ff f91a 	bl	800a15c <Set_Current_Address_Pointer>
}
 800af28:	bf00      	nop
 800af2a:	3720      	adds	r7, #32
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}
 800af30:	08012c74 	.word	0x08012c74
 800af34:	08012ca0 	.word	0x08012ca0
 800af38:	08012cb8 	.word	0x08012cb8
 800af3c:	08012cbc 	.word	0x08012cbc
 800af40:	40002800 	.word	0x40002800

0800af44 <Routine_Init_STATE>:

static void Routine_Init_STATE(void)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b088      	sub	sp, #32
 800af48:	af00      	add	r7, sp, #0
	//Initialize and configure the flash chips
	printf("Setting Up Flash Chips...\r\n");
 800af4a:	484c      	ldr	r0, [pc, #304]	; (800b07c <Routine_Init_STATE+0x138>)
 800af4c:	f001 fa58 	bl	800c400 <puts>
	uint8_t status;
	uint32_t backup_val;
	Init_Flash_Chips(&status);
 800af50:	f107 030b 	add.w	r3, r7, #11
 800af54:	4618      	mov	r0, r3
 800af56:	f7fc fe79 	bl	8007c4c <Init_Flash_Chips>
	backup_val = status;
 800af5a:	7afb      	ldrb	r3, [r7, #11]
 800af5c:	61fb      	str	r3, [r7, #28]
	//set address to point to statusbyte (memory location 0x00,0x00,0x00)

	//Find the bit set in the lowest bit of the status position

	uint8_t Active_Set = 0;			//flag to keep track of chip statuses
 800af5e:	2300      	movs	r3, #0
 800af60:	76fb      	strb	r3, [r7, #27]
	printf("Allocating Chip Statuses...\r\n");
 800af62:	4847      	ldr	r0, [pc, #284]	; (800b080 <Routine_Init_STATE+0x13c>)
 800af64:	f001 fa4c 	bl	800c400 <puts>
	for (int i = 0; i < 4; ++i)
 800af68:	2300      	movs	r3, #0
 800af6a:	617b      	str	r3, [r7, #20]
 800af6c:	e06a      	b.n	800b044 <Routine_Init_STATE+0x100>
	{
		uint8_t set = (status & 0b1<<i)>>i;
 800af6e:	7afb      	ldrb	r3, [r7, #11]
 800af70:	4619      	mov	r1, r3
 800af72:	2201      	movs	r2, #1
 800af74:	697b      	ldr	r3, [r7, #20]
 800af76:	fa02 f303 	lsl.w	r3, r2, r3
 800af7a:	ea01 0203 	and.w	r2, r1, r3
 800af7e:	697b      	ldr	r3, [r7, #20]
 800af80:	fa42 f303 	asr.w	r3, r2, r3
 800af84:	74fb      	strb	r3, [r7, #19]
		if(set)
 800af86:	7cfb      	ldrb	r3, [r7, #19]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d052      	beq.n	800b032 <Routine_Init_STATE+0xee>
		{

			Chip_Status_t flashchips;
			if(Active_Set == 0)		// no chip set yet
 800af8c:	7efb      	ldrb	r3, [r7, #27]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d10c      	bne.n	800afac <Routine_Init_STATE+0x68>
			{
				flashchips = Active;
 800af92:	2301      	movs	r3, #1
 800af94:	72bb      	strb	r3, [r7, #10]
				backup_val |= ((i+1)<<8);
 800af96:	697b      	ldr	r3, [r7, #20]
 800af98:	3301      	adds	r3, #1
 800af9a:	021b      	lsls	r3, r3, #8
 800af9c:	461a      	mov	r2, r3
 800af9e:	69fb      	ldr	r3, [r7, #28]
 800afa0:	4313      	orrs	r3, r2
 800afa2:	61fb      	str	r3, [r7, #28]
				Active_Set++;
 800afa4:	7efb      	ldrb	r3, [r7, #27]
 800afa6:	3301      	adds	r3, #1
 800afa8:	76fb      	strb	r3, [r7, #27]
 800afaa:	e011      	b.n	800afd0 <Routine_Init_STATE+0x8c>
			}else if(Active_Set == 1)//1st chip found
 800afac:	7efb      	ldrb	r3, [r7, #27]
 800afae:	2b01      	cmp	r3, #1
 800afb0:	d10c      	bne.n	800afcc <Routine_Init_STATE+0x88>
			{
				flashchips = Next_Active;
 800afb2:	2302      	movs	r3, #2
 800afb4:	72bb      	strb	r3, [r7, #10]
				backup_val |= (i+1)<<24;
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	3301      	adds	r3, #1
 800afba:	061b      	lsls	r3, r3, #24
 800afbc:	461a      	mov	r2, r3
 800afbe:	69fb      	ldr	r3, [r7, #28]
 800afc0:	4313      	orrs	r3, r2
 800afc2:	61fb      	str	r3, [r7, #28]
				Active_Set++;
 800afc4:	7efb      	ldrb	r3, [r7, #27]
 800afc6:	3301      	adds	r3, #1
 800afc8:	76fb      	strb	r3, [r7, #27]
 800afca:	e001      	b.n	800afd0 <Routine_Init_STATE+0x8c>
			}else
			{
				flashchips = Inactive;
 800afcc:	2303      	movs	r3, #3
 800afce:	72bb      	strb	r3, [r7, #10]
			}
			FLASH_SetAddress(0x00,0x00,0x00);
 800afd0:	2200      	movs	r2, #0
 800afd2:	2100      	movs	r1, #0
 800afd4:	2000      	movs	r0, #0
 800afd6:	f7fc ff51 	bl	8007e7c <FLASH_SetAddress>
			FLASH_ERASE_Page(i+1);
 800afda:	697b      	ldr	r3, [r7, #20]
 800afdc:	3301      	adds	r3, #1
 800afde:	4618      	mov	r0, r3
 800afe0:	f7fd f8d8 	bl	8008194 <FLASH_ERASE_Page>
			FLASH_WRITE_PageOrByte_NoErase((i+1),&flashchips,1);
 800afe4:	697b      	ldr	r3, [r7, #20]
 800afe6:	3301      	adds	r3, #1
 800afe8:	f107 010a 	add.w	r1, r7, #10
 800afec:	2201      	movs	r2, #1
 800afee:	4618      	mov	r0, r3
 800aff0:	f7fd f896 	bl	8008120 <FLASH_WRITE_PageOrByte_NoErase>
			uint8_t* buff;
			buff = FLASH_READ_Page(i+1);
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	3301      	adds	r3, #1
 800aff8:	4618      	mov	r0, r3
 800affa:	f7fc ffc5 	bl	8007f88 <FLASH_READ_Page>
 800affe:	60f8      	str	r0, [r7, #12]
			printf("Chip %d Status: %d\r\n",i+1,*buff);
 800b000:	697b      	ldr	r3, [r7, #20]
 800b002:	1c59      	adds	r1, r3, #1
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	781b      	ldrb	r3, [r3, #0]
 800b008:	461a      	mov	r2, r3
 800b00a:	481e      	ldr	r0, [pc, #120]	; (800b084 <Routine_Init_STATE+0x140>)
 800b00c:	f001 f980 	bl	800c310 <printf>
			//increment current address for the chip and save to back up registers
			FLASH_IncAddress(1);
 800b010:	2001      	movs	r0, #1
 800b012:	f7fc ff4d 	bl	8007eb0 <FLASH_IncAddress>
			uint32_t address = FLASH_GetAddress();
 800b016:	f7fc ff85 	bl	8007f24 <FLASH_GetAddress>
 800b01a:	4603      	mov	r3, r0
 800b01c:	607b      	str	r3, [r7, #4]
			Set_Current_Address_Pointer(i+1,(uint8_t*)&address);
 800b01e:	697b      	ldr	r3, [r7, #20]
 800b020:	b2db      	uxtb	r3, r3
 800b022:	3301      	adds	r3, #1
 800b024:	b2db      	uxtb	r3, r3
 800b026:	1d3a      	adds	r2, r7, #4
 800b028:	4611      	mov	r1, r2
 800b02a:	4618      	mov	r0, r3
 800b02c:	f7ff f896 	bl	800a15c <Set_Current_Address_Pointer>
 800b030:	e005      	b.n	800b03e <Routine_Init_STATE+0xfa>
		}else
		{
			printf("Chip %d Offline!\r\n",i+1);
 800b032:	697b      	ldr	r3, [r7, #20]
 800b034:	3301      	adds	r3, #1
 800b036:	4619      	mov	r1, r3
 800b038:	4813      	ldr	r0, [pc, #76]	; (800b088 <Routine_Init_STATE+0x144>)
 800b03a:	f001 f969 	bl	800c310 <printf>
	for (int i = 0; i < 4; ++i)
 800b03e:	697b      	ldr	r3, [r7, #20]
 800b040:	3301      	adds	r3, #1
 800b042:	617b      	str	r3, [r7, #20]
 800b044:	697b      	ldr	r3, [r7, #20]
 800b046:	2b03      	cmp	r3, #3
 800b048:	dd91      	ble.n	800af6e <Routine_Init_STATE+0x2a>
		}
	}
	//Store Chip status variable in RTC->BCKUP byte 0 : chip status, byte 1 : active chip, byte 2: back up chip
	 __HAL_RCC_PWR_CLK_ENABLE();
 800b04a:	4a10      	ldr	r2, [pc, #64]	; (800b08c <Routine_Init_STATE+0x148>)
 800b04c:	4b0f      	ldr	r3, [pc, #60]	; (800b08c <Routine_Init_STATE+0x148>)
 800b04e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b050:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b054:	6593      	str	r3, [r2, #88]	; 0x58
 800b056:	4b0d      	ldr	r3, [pc, #52]	; (800b08c <Routine_Init_STATE+0x148>)
 800b058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b05a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b05e:	603b      	str	r3, [r7, #0]
 800b060:	683b      	ldr	r3, [r7, #0]
	 RTC->BKP1R = backup_val;
 800b062:	4a0b      	ldr	r2, [pc, #44]	; (800b090 <Routine_Init_STATE+0x14c>)
 800b064:	69fb      	ldr	r3, [r7, #28]
 800b066:	6553      	str	r3, [r2, #84]	; 0x54
	 __HAL_RCC_PWR_CLK_DISABLE();
 800b068:	4a08      	ldr	r2, [pc, #32]	; (800b08c <Routine_Init_STATE+0x148>)
 800b06a:	4b08      	ldr	r3, [pc, #32]	; (800b08c <Routine_Init_STATE+0x148>)
 800b06c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b06e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b072:	6593      	str	r3, [r2, #88]	; 0x58
}
 800b074:	bf00      	nop
 800b076:	3720      	adds	r7, #32
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd80      	pop	{r7, pc}
 800b07c:	08012cc4 	.word	0x08012cc4
 800b080:	08012ce0 	.word	0x08012ce0
 800b084:	08012d00 	.word	0x08012d00
 800b088:	08012d18 	.word	0x08012d18
 800b08c:	40021000 	.word	0x40021000
 800b090:	40002800 	.word	0x40002800

0800b094 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800b094:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b0cc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800b098:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800b09a:	e003      	b.n	800b0a4 <LoopCopyDataInit>

0800b09c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800b09c:	4b0c      	ldr	r3, [pc, #48]	; (800b0d0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800b09e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800b0a0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800b0a2:	3104      	adds	r1, #4

0800b0a4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800b0a4:	480b      	ldr	r0, [pc, #44]	; (800b0d4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800b0a6:	4b0c      	ldr	r3, [pc, #48]	; (800b0d8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800b0a8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800b0aa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800b0ac:	d3f6      	bcc.n	800b09c <CopyDataInit>
	ldr	r2, =_sbss
 800b0ae:	4a0b      	ldr	r2, [pc, #44]	; (800b0dc <LoopForever+0x12>)
	b	LoopFillZerobss
 800b0b0:	e002      	b.n	800b0b8 <LoopFillZerobss>

0800b0b2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800b0b2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800b0b4:	f842 3b04 	str.w	r3, [r2], #4

0800b0b8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800b0b8:	4b09      	ldr	r3, [pc, #36]	; (800b0e0 <LoopForever+0x16>)
	cmp	r2, r3
 800b0ba:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800b0bc:	d3f9      	bcc.n	800b0b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800b0be:	f000 fb3d 	bl	800b73c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b0c2:	f000 fb71 	bl	800b7a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800b0c6:	f7ff fa4b 	bl	800a560 <main>

0800b0ca <LoopForever>:

LoopForever:
    b LoopForever
 800b0ca:	e7fe      	b.n	800b0ca <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800b0cc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800b0d0:	080131d0 	.word	0x080131d0
	ldr	r0, =_sdata
 800b0d4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800b0d8:	200006cc 	.word	0x200006cc
	ldr	r2, =_sbss
 800b0dc:	200006cc 	.word	0x200006cc
	ldr	r3, = _ebss
 800b0e0:	20002494 	.word	0x20002494

0800b0e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800b0e4:	e7fe      	b.n	800b0e4 <ADC1_2_IRQHandler>
	...

0800b0e8 <HAL_MspInit>:
  * @brief  Initialize the Global MSP.
  * @param  None
  * @retval None
  */
void HAL_MspInit(void)
{
 800b0e8:	b480      	push	{r7}
 800b0ea:	b083      	sub	sp, #12
 800b0ec:	af00      	add	r7, sp, #0
  /* NOTE : This function is generated automatically by STM32CubeMX and eventually  
            modified by the user
   */ 
	  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b0ee:	4a0e      	ldr	r2, [pc, #56]	; (800b128 <HAL_MspInit+0x40>)
 800b0f0:	4b0d      	ldr	r3, [pc, #52]	; (800b128 <HAL_MspInit+0x40>)
 800b0f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0f4:	f043 0301 	orr.w	r3, r3, #1
 800b0f8:	6613      	str	r3, [r2, #96]	; 0x60
 800b0fa:	4b0b      	ldr	r3, [pc, #44]	; (800b128 <HAL_MspInit+0x40>)
 800b0fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0fe:	f003 0301 	and.w	r3, r3, #1
 800b102:	607b      	str	r3, [r7, #4]
 800b104:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_PWR_CLK_ENABLE();
 800b106:	4a08      	ldr	r2, [pc, #32]	; (800b128 <HAL_MspInit+0x40>)
 800b108:	4b07      	ldr	r3, [pc, #28]	; (800b128 <HAL_MspInit+0x40>)
 800b10a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b10c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b110:	6593      	str	r3, [r2, #88]	; 0x58
 800b112:	4b05      	ldr	r3, [pc, #20]	; (800b128 <HAL_MspInit+0x40>)
 800b114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b116:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b11a:	603b      	str	r3, [r7, #0]
 800b11c:	683b      	ldr	r3, [r7, #0]
}
 800b11e:	bf00      	nop
 800b120:	370c      	adds	r7, #12
 800b122:	46bd      	mov	sp, r7
 800b124:	bc80      	pop	{r7}
 800b126:	4770      	bx	lr
 800b128:	40021000 	.word	0x40021000

0800b12c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b082      	sub	sp, #8
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	4a0b      	ldr	r2, [pc, #44]	; (800b168 <HAL_RTC_MspInit+0x3c>)
 800b13a:	4293      	cmp	r3, r2
 800b13c:	d10f      	bne.n	800b15e <HAL_RTC_MspInit+0x32>
  {
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800b13e:	4a0b      	ldr	r2, [pc, #44]	; (800b16c <HAL_RTC_MspInit+0x40>)
 800b140:	4b0a      	ldr	r3, [pc, #40]	; (800b16c <HAL_RTC_MspInit+0x40>)
 800b142:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b146:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b14a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800b14e:	2200      	movs	r2, #0
 800b150:	2100      	movs	r1, #0
 800b152:	2003      	movs	r0, #3
 800b154:	f7f6 f8f9 	bl	800134a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 800b158:	2003      	movs	r0, #3
 800b15a:	f7f6 f912 	bl	8001382 <HAL_NVIC_EnableIRQ>

  }

}
 800b15e:	bf00      	nop
 800b160:	3708      	adds	r7, #8
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}
 800b166:	bf00      	nop
 800b168:	40002800 	.word	0x40002800
 800b16c:	40021000 	.word	0x40021000

0800b170 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b08c      	sub	sp, #48	; 0x30
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b178:	f107 031c 	add.w	r3, r7, #28
 800b17c:	2200      	movs	r2, #0
 800b17e:	601a      	str	r2, [r3, #0]
 800b180:	605a      	str	r2, [r3, #4]
 800b182:	609a      	str	r2, [r3, #8]
 800b184:	60da      	str	r2, [r3, #12]
 800b186:	611a      	str	r2, [r3, #16]
  // Debug USART Peripheral
  if(huart->Instance==USART2)
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	4a65      	ldr	r2, [pc, #404]	; (800b324 <HAL_UART_MspInit+0x1b4>)
 800b18e:	4293      	cmp	r3, r2
 800b190:	d130      	bne.n	800b1f4 <HAL_UART_MspInit+0x84>
  {

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800b192:	4a65      	ldr	r2, [pc, #404]	; (800b328 <HAL_UART_MspInit+0x1b8>)
 800b194:	4b64      	ldr	r3, [pc, #400]	; (800b328 <HAL_UART_MspInit+0x1b8>)
 800b196:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b198:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b19c:	6593      	str	r3, [r2, #88]	; 0x58
 800b19e:	4b62      	ldr	r3, [pc, #392]	; (800b328 <HAL_UART_MspInit+0x1b8>)
 800b1a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b1a6:	61bb      	str	r3, [r7, #24]
 800b1a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b1aa:	4a5f      	ldr	r2, [pc, #380]	; (800b328 <HAL_UART_MspInit+0x1b8>)
 800b1ac:	4b5e      	ldr	r3, [pc, #376]	; (800b328 <HAL_UART_MspInit+0x1b8>)
 800b1ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1b0:	f043 0301 	orr.w	r3, r3, #1
 800b1b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b1b6:	4b5c      	ldr	r3, [pc, #368]	; (800b328 <HAL_UART_MspInit+0x1b8>)
 800b1b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1ba:	f003 0301 	and.w	r3, r3, #1
 800b1be:	617b      	str	r3, [r7, #20]
 800b1c0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800b1c2:	230c      	movs	r3, #12
 800b1c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b1c6:	2302      	movs	r3, #2
 800b1c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b1ce:	2303      	movs	r3, #3
 800b1d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800b1d2:	2307      	movs	r3, #7
 800b1d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b1d6:	f107 031c 	add.w	r3, r7, #28
 800b1da:	4619      	mov	r1, r3
 800b1dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b1e0:	f7f6 fc60 	bl	8001aa4 <HAL_GPIO_Init>
    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	2100      	movs	r1, #0
 800b1e8:	2026      	movs	r0, #38	; 0x26
 800b1ea:	f7f6 f8ae 	bl	800134a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800b1ee:	2026      	movs	r0, #38	; 0x26
 800b1f0:	f7f6 f8c7 	bl	8001382 <HAL_NVIC_EnableIRQ>
  }

  //GPS UART Init
  if(huart->Instance==UART4)
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	4a4c      	ldr	r2, [pc, #304]	; (800b32c <HAL_UART_MspInit+0x1bc>)
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	f040 808d 	bne.w	800b31a <HAL_UART_MspInit+0x1aa>
  {

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800b200:	4a49      	ldr	r2, [pc, #292]	; (800b328 <HAL_UART_MspInit+0x1b8>)
 800b202:	4b49      	ldr	r3, [pc, #292]	; (800b328 <HAL_UART_MspInit+0x1b8>)
 800b204:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b206:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b20a:	6593      	str	r3, [r2, #88]	; 0x58
 800b20c:	4b46      	ldr	r3, [pc, #280]	; (800b328 <HAL_UART_MspInit+0x1b8>)
 800b20e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b210:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b214:	613b      	str	r3, [r7, #16]
 800b216:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b218:	4a43      	ldr	r2, [pc, #268]	; (800b328 <HAL_UART_MspInit+0x1b8>)
 800b21a:	4b43      	ldr	r3, [pc, #268]	; (800b328 <HAL_UART_MspInit+0x1b8>)
 800b21c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b21e:	f043 0304 	orr.w	r3, r3, #4
 800b222:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b224:	4b40      	ldr	r3, [pc, #256]	; (800b328 <HAL_UART_MspInit+0x1b8>)
 800b226:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b228:	f003 0304 	and.w	r3, r3, #4
 800b22c:	60fb      	str	r3, [r7, #12]
 800b22e:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 800b230:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800b234:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b236:	2302      	movs	r3, #2
 800b238:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b23a:	2300      	movs	r3, #0
 800b23c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b23e:	2303      	movs	r3, #3
 800b240:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800b242:	2308      	movs	r3, #8
 800b244:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b246:	f107 031c 	add.w	r3, r7, #28
 800b24a:	4619      	mov	r1, r3
 800b24c:	4838      	ldr	r0, [pc, #224]	; (800b330 <HAL_UART_MspInit+0x1c0>)
 800b24e:	f7f6 fc29 	bl	8001aa4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 800b252:	4b38      	ldr	r3, [pc, #224]	; (800b334 <HAL_UART_MspInit+0x1c4>)
 800b254:	4a38      	ldr	r2, [pc, #224]	; (800b338 <HAL_UART_MspInit+0x1c8>)
 800b256:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 800b258:	4b36      	ldr	r3, [pc, #216]	; (800b334 <HAL_UART_MspInit+0x1c4>)
 800b25a:	2202      	movs	r2, #2
 800b25c:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b25e:	4b35      	ldr	r3, [pc, #212]	; (800b334 <HAL_UART_MspInit+0x1c4>)
 800b260:	2200      	movs	r2, #0
 800b262:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b264:	4b33      	ldr	r3, [pc, #204]	; (800b334 <HAL_UART_MspInit+0x1c4>)
 800b266:	2200      	movs	r2, #0
 800b268:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800b26a:	4b32      	ldr	r3, [pc, #200]	; (800b334 <HAL_UART_MspInit+0x1c4>)
 800b26c:	2280      	movs	r2, #128	; 0x80
 800b26e:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b270:	4b30      	ldr	r3, [pc, #192]	; (800b334 <HAL_UART_MspInit+0x1c4>)
 800b272:	2200      	movs	r2, #0
 800b274:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b276:	4b2f      	ldr	r3, [pc, #188]	; (800b334 <HAL_UART_MspInit+0x1c4>)
 800b278:	2200      	movs	r2, #0
 800b27a:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800b27c:	4b2d      	ldr	r3, [pc, #180]	; (800b334 <HAL_UART_MspInit+0x1c4>)
 800b27e:	2200      	movs	r2, #0
 800b280:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800b282:	4b2c      	ldr	r3, [pc, #176]	; (800b334 <HAL_UART_MspInit+0x1c4>)
 800b284:	2200      	movs	r2, #0
 800b286:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800b288:	482a      	ldr	r0, [pc, #168]	; (800b334 <HAL_UART_MspInit+0x1c4>)
 800b28a:	f7f6 f8b7 	bl	80013fc <HAL_DMA_Init>
 800b28e:	4603      	mov	r3, r0
 800b290:	2b00      	cmp	r3, #0
 800b292:	d000      	beq.n	800b296 <HAL_UART_MspInit+0x126>
 800b294:	bf00      	nop
    {
      __NOP();
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	4a26      	ldr	r2, [pc, #152]	; (800b334 <HAL_UART_MspInit+0x1c4>)
 800b29a:	66da      	str	r2, [r3, #108]	; 0x6c
 800b29c:	4a25      	ldr	r2, [pc, #148]	; (800b334 <HAL_UART_MspInit+0x1c4>)
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel3;
 800b2a2:	4b26      	ldr	r3, [pc, #152]	; (800b33c <HAL_UART_MspInit+0x1cc>)
 800b2a4:	4a26      	ldr	r2, [pc, #152]	; (800b340 <HAL_UART_MspInit+0x1d0>)
 800b2a6:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_2;
 800b2a8:	4b24      	ldr	r3, [pc, #144]	; (800b33c <HAL_UART_MspInit+0x1cc>)
 800b2aa:	2202      	movs	r2, #2
 800b2ac:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b2ae:	4b23      	ldr	r3, [pc, #140]	; (800b33c <HAL_UART_MspInit+0x1cc>)
 800b2b0:	2210      	movs	r2, #16
 800b2b2:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b2b4:	4b21      	ldr	r3, [pc, #132]	; (800b33c <HAL_UART_MspInit+0x1cc>)
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b2ba:	4b20      	ldr	r3, [pc, #128]	; (800b33c <HAL_UART_MspInit+0x1cc>)
 800b2bc:	2280      	movs	r2, #128	; 0x80
 800b2be:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b2c0:	4b1e      	ldr	r3, [pc, #120]	; (800b33c <HAL_UART_MspInit+0x1cc>)
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b2c6:	4b1d      	ldr	r3, [pc, #116]	; (800b33c <HAL_UART_MspInit+0x1cc>)
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800b2cc:	4b1b      	ldr	r3, [pc, #108]	; (800b33c <HAL_UART_MspInit+0x1cc>)
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800b2d2:	4b1a      	ldr	r3, [pc, #104]	; (800b33c <HAL_UART_MspInit+0x1cc>)
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800b2d8:	4818      	ldr	r0, [pc, #96]	; (800b33c <HAL_UART_MspInit+0x1cc>)
 800b2da:	f7f6 f88f 	bl	80013fc <HAL_DMA_Init>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d000      	beq.n	800b2e6 <HAL_UART_MspInit+0x176>
 800b2e4:	bf00      	nop
    {
      __NOP();
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	4a14      	ldr	r2, [pc, #80]	; (800b33c <HAL_UART_MspInit+0x1cc>)
 800b2ea:	669a      	str	r2, [r3, #104]	; 0x68
 800b2ec:	4a13      	ldr	r2, [pc, #76]	; (800b33c <HAL_UART_MspInit+0x1cc>)
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */

	CLEAR_REG(huart->Instance->CR1);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	601a      	str	r2, [r3, #0]
	CLEAR_REG(huart->Instance->CR2);
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	2200      	movs	r2, #0
 800b300:	605a      	str	r2, [r3, #4]
	CLEAR_REG(huart->Instance->CR3);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	2200      	movs	r2, #0
 800b308:	609a      	str	r2, [r3, #8]

    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800b30a:	2200      	movs	r2, #0
 800b30c:	2100      	movs	r1, #0
 800b30e:	2034      	movs	r0, #52	; 0x34
 800b310:	f7f6 f81b 	bl	800134a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800b314:	2034      	movs	r0, #52	; 0x34
 800b316:	f7f6 f834 	bl	8001382 <HAL_NVIC_EnableIRQ>
  }
}
 800b31a:	bf00      	nop
 800b31c:	3730      	adds	r7, #48	; 0x30
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}
 800b322:	bf00      	nop
 800b324:	40004400 	.word	0x40004400
 800b328:	40021000 	.word	0x40021000
 800b32c:	40004c00 	.word	0x40004c00
 800b330:	48000800 	.word	0x48000800
 800b334:	200009e0 	.word	0x200009e0
 800b338:	40020458 	.word	0x40020458
 800b33c:	20001b74 	.word	0x20001b74
 800b340:	40020430 	.word	0x40020430

0800b344 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b082      	sub	sp, #8
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
  //Serial Output UART Deinit
  if(huart->Instance==USART2)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	4a18      	ldr	r2, [pc, #96]	; (800b3b4 <HAL_UART_MspDeInit+0x70>)
 800b352:	4293      	cmp	r3, r2
 800b354:	d10d      	bne.n	800b372 <HAL_UART_MspDeInit+0x2e>
  {

    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800b356:	4a18      	ldr	r2, [pc, #96]	; (800b3b8 <HAL_UART_MspDeInit+0x74>)
 800b358:	4b17      	ldr	r3, [pc, #92]	; (800b3b8 <HAL_UART_MspDeInit+0x74>)
 800b35a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b35c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b360:	6593      	str	r3, [r2, #88]	; 0x58

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800b362:	210c      	movs	r1, #12
 800b364:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b368:	f7f6 fd44 	bl	8001df4 <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800b36c:	2026      	movs	r0, #38	; 0x26
 800b36e:	f7f6 f816 	bl	800139e <HAL_NVIC_DisableIRQ>

  }
  //GPS UART Deinit
  if(huart->Instance==UART4)
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	4a11      	ldr	r2, [pc, #68]	; (800b3bc <HAL_UART_MspDeInit+0x78>)
 800b378:	4293      	cmp	r3, r2
 800b37a:	d117      	bne.n	800b3ac <HAL_UART_MspDeInit+0x68>
  {

    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 800b37c:	4a0e      	ldr	r2, [pc, #56]	; (800b3b8 <HAL_UART_MspDeInit+0x74>)
 800b37e:	4b0e      	ldr	r3, [pc, #56]	; (800b3b8 <HAL_UART_MspDeInit+0x74>)
 800b380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b382:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800b386:	6593      	str	r3, [r2, #88]	; 0x58

    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPS_TX_Pin|GPS_RX_Pin);
 800b388:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800b38c:	480c      	ldr	r0, [pc, #48]	; (800b3c0 <HAL_UART_MspDeInit+0x7c>)
 800b38e:	f7f6 fd31 	bl	8001df4 <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b396:	4618      	mov	r0, r3
 800b398:	f7f6 f8e8 	bl	800156c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	f7f6 f8e3 	bl	800156c <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 800b3a6:	2034      	movs	r0, #52	; 0x34
 800b3a8:	f7f5 fff9 	bl	800139e <HAL_NVIC_DisableIRQ>

  }

}
 800b3ac:	bf00      	nop
 800b3ae:	3708      	adds	r7, #8
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}
 800b3b4:	40004400 	.word	0x40004400
 800b3b8:	40021000 	.word	0x40021000
 800b3bc:	40004c00 	.word	0x40004c00
 800b3c0:	48000800 	.word	0x48000800

0800b3c4 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b08a      	sub	sp, #40	; 0x28
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b3cc:	f107 0314 	add.w	r3, r7, #20
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	601a      	str	r2, [r3, #0]
 800b3d4:	605a      	str	r2, [r3, #4]
 800b3d6:	609a      	str	r2, [r3, #8]
 800b3d8:	60da      	str	r2, [r3, #12]
 800b3da:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b3e4:	d130      	bne.n	800b448 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800b3e6:	4a1a      	ldr	r2, [pc, #104]	; (800b450 <HAL_TIM_Base_MspInit+0x8c>)
 800b3e8:	4b19      	ldr	r3, [pc, #100]	; (800b450 <HAL_TIM_Base_MspInit+0x8c>)
 800b3ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b3ec:	f043 0301 	orr.w	r3, r3, #1
 800b3f0:	6593      	str	r3, [r2, #88]	; 0x58
 800b3f2:	4b17      	ldr	r3, [pc, #92]	; (800b450 <HAL_TIM_Base_MspInit+0x8c>)
 800b3f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b3f6:	f003 0301 	and.w	r3, r3, #1
 800b3fa:	613b      	str	r3, [r7, #16]
 800b3fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b3fe:	4a14      	ldr	r2, [pc, #80]	; (800b450 <HAL_TIM_Base_MspInit+0x8c>)
 800b400:	4b13      	ldr	r3, [pc, #76]	; (800b450 <HAL_TIM_Base_MspInit+0x8c>)
 800b402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b404:	f043 0301 	orr.w	r3, r3, #1
 800b408:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b40a:	4b11      	ldr	r3, [pc, #68]	; (800b450 <HAL_TIM_Base_MspInit+0x8c>)
 800b40c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b40e:	f003 0301 	and.w	r3, r3, #1
 800b412:	60fb      	str	r3, [r7, #12]
 800b414:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800b416:	2302      	movs	r3, #2
 800b418:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b41a:	2302      	movs	r3, #2
 800b41c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b41e:	2300      	movs	r3, #0
 800b420:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b422:	2300      	movs	r3, #0
 800b424:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800b426:	2301      	movs	r3, #1
 800b428:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b42a:	f107 0314 	add.w	r3, r7, #20
 800b42e:	4619      	mov	r1, r3
 800b430:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b434:	f7f6 fb36 	bl	8001aa4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800b438:	2200      	movs	r2, #0
 800b43a:	2100      	movs	r1, #0
 800b43c:	201c      	movs	r0, #28
 800b43e:	f7f5 ff84 	bl	800134a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800b442:	201c      	movs	r0, #28
 800b444:	f7f5 ff9d 	bl	8001382 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800b448:	bf00      	nop
 800b44a:	3728      	adds	r7, #40	; 0x28
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bd80      	pop	{r7, pc}
 800b450:	40021000 	.word	0x40021000

0800b454 <HAL_TIM_Base_MspDeInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/

void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b082      	sub	sp, #8
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b464:	d110      	bne.n	800b488 <HAL_TIM_Base_MspDeInit+0x34>
  {
  /* USER CODE BEGIN TIM2_MspDeInit 0 */
	    /* TIM2 interrupt DeInit */
	    HAL_NVIC_ClearPendingIRQ(TIM2_IRQn);
 800b466:	201c      	movs	r0, #28
 800b468:	f7f5 ffb9 	bl	80013de <HAL_NVIC_ClearPendingIRQ>
	    HAL_NVIC_DisableIRQ(TIM2_IRQn);
 800b46c:	201c      	movs	r0, #28
 800b46e:	f7f5 ff96 	bl	800139e <HAL_NVIC_DisableIRQ>
  /* USER CODE END TIM2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM2_CLK_DISABLE();
 800b472:	4a07      	ldr	r2, [pc, #28]	; (800b490 <HAL_TIM_Base_MspDeInit+0x3c>)
 800b474:	4b06      	ldr	r3, [pc, #24]	; (800b490 <HAL_TIM_Base_MspDeInit+0x3c>)
 800b476:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b478:	f023 0301 	bic.w	r3, r3, #1
 800b47c:	6593      	str	r3, [r2, #88]	; 0x58

    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1);
 800b47e:	2102      	movs	r1, #2
 800b480:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b484:	f7f6 fcb6 	bl	8001df4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN TIM2_MspDeInit 1 */

  /* USER CODE END TIM2_MspDeInit 1 */
  }

}
 800b488:	bf00      	nop
 800b48a:	3708      	adds	r7, #8
 800b48c:	46bd      	mov	sp, r7
 800b48e:	bd80      	pop	{r7, pc}
 800b490:	40021000 	.word	0x40021000

0800b494 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b08a      	sub	sp, #40	; 0x28
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b49c:	f107 0314 	add.w	r3, r7, #20
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	601a      	str	r2, [r3, #0]
 800b4a4:	605a      	str	r2, [r3, #4]
 800b4a6:	609a      	str	r2, [r3, #8]
 800b4a8:	60da      	str	r2, [r3, #12]
 800b4aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	4a17      	ldr	r2, [pc, #92]	; (800b510 <HAL_SPI_MspInit+0x7c>)
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	d128      	bne.n	800b508 <HAL_SPI_MspInit+0x74>
  {
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800b4b6:	4a17      	ldr	r2, [pc, #92]	; (800b514 <HAL_SPI_MspInit+0x80>)
 800b4b8:	4b16      	ldr	r3, [pc, #88]	; (800b514 <HAL_SPI_MspInit+0x80>)
 800b4ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b4c0:	6593      	str	r3, [r2, #88]	; 0x58
 800b4c2:	4b14      	ldr	r3, [pc, #80]	; (800b514 <HAL_SPI_MspInit+0x80>)
 800b4c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b4ca:	613b      	str	r3, [r7, #16]
 800b4cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b4ce:	4a11      	ldr	r2, [pc, #68]	; (800b514 <HAL_SPI_MspInit+0x80>)
 800b4d0:	4b10      	ldr	r3, [pc, #64]	; (800b514 <HAL_SPI_MspInit+0x80>)
 800b4d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b4d4:	f043 0302 	orr.w	r3, r3, #2
 800b4d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b4da:	4b0e      	ldr	r3, [pc, #56]	; (800b514 <HAL_SPI_MspInit+0x80>)
 800b4dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b4de:	f003 0302 	and.w	r3, r3, #2
 800b4e2:	60fb      	str	r3, [r7, #12]
 800b4e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
     PB13     ------> SPI2_SCK
     PB14     ------> SPI2_MISO
     PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800b4e6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800b4ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b4ec:	2302      	movs	r3, #2
 800b4ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b4f4:	2303      	movs	r3, #3
 800b4f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800b4f8:	2305      	movs	r3, #5
 800b4fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b4fc:	f107 0314 	add.w	r3, r7, #20
 800b500:	4619      	mov	r1, r3
 800b502:	4805      	ldr	r0, [pc, #20]	; (800b518 <HAL_SPI_MspInit+0x84>)
 800b504:	f7f6 face 	bl	8001aa4 <HAL_GPIO_Init>

  }

}
 800b508:	bf00      	nop
 800b50a:	3728      	adds	r7, #40	; 0x28
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd80      	pop	{r7, pc}
 800b510:	40003800 	.word	0x40003800
 800b514:	40021000 	.word	0x40021000
 800b518:	48000400 	.word	0x48000400

0800b51c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800b51c:	b480      	push	{r7}
 800b51e:	af00      	add	r7, sp, #0
  /* USER CODE NonMaskableInt_IRQn 0 */


}
 800b520:	bf00      	nop
 800b522:	46bd      	mov	sp, r7
 800b524:	bc80      	pop	{r7}
 800b526:	4770      	bx	lr

0800b528 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800b528:	b480      	push	{r7}
 800b52a:	af00      	add	r7, sp, #0
  /* USER CODE HardFault_IRQn 0 */


  while (1)
 800b52c:	e7fe      	b.n	800b52c <HardFault_Handler+0x4>

0800b52e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800b52e:	b480      	push	{r7}
 800b530:	af00      	add	r7, sp, #0
  /* USER CODE MemoryManagement_IRQn 0 */


  while (1)
 800b532:	e7fe      	b.n	800b532 <MemManage_Handler+0x4>

0800b534 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800b534:	b480      	push	{r7}
 800b536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */


  while (1)
 800b538:	e7fe      	b.n	800b538 <BusFault_Handler+0x4>

0800b53a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800b53a:	b480      	push	{r7}
 800b53c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */


  while (1)
 800b53e:	e7fe      	b.n	800b53e <UsageFault_Handler+0x4>

0800b540 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800b540:	b480      	push	{r7}
 800b542:	af00      	add	r7, sp, #0
  /* USER CODE SVCall_IRQn 0 */


}
 800b544:	bf00      	nop
 800b546:	46bd      	mov	sp, r7
 800b548:	bc80      	pop	{r7}
 800b54a:	4770      	bx	lr

0800b54c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800b54c:	b480      	push	{r7}
 800b54e:	af00      	add	r7, sp, #0
  /* USER CODE DebugMonitor_IRQn 0 */


}
 800b550:	bf00      	nop
 800b552:	46bd      	mov	sp, r7
 800b554:	bc80      	pop	{r7}
 800b556:	4770      	bx	lr

0800b558 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800b558:	b480      	push	{r7}
 800b55a:	af00      	add	r7, sp, #0
  /* USER CODE PendSV_IRQn 0 */


}
 800b55c:	bf00      	nop
 800b55e:	46bd      	mov	sp, r7
 800b560:	bc80      	pop	{r7}
 800b562:	4770      	bx	lr

0800b564 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  HAL_IncTick();
 800b568:	f7f5 fd7c 	bl	8001064 <HAL_IncTick>

}
 800b56c:	bf00      	nop
 800b56e:	bd80      	pop	{r7, pc}

0800b570 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	af00      	add	r7, sp, #0
  /* USER CODE RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 800b574:	4802      	ldr	r0, [pc, #8]	; (800b580 <RTC_WKUP_IRQHandler+0x10>)
 800b576:	f7f8 fc23 	bl	8003dc0 <HAL_RTCEx_WakeUpTimerIRQHandler>

}
 800b57a:	bf00      	nop
 800b57c:	bd80      	pop	{r7, pc}
 800b57e:	bf00      	nop
 800b580:	20002460 	.word	0x20002460

0800b584 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	af00      	add	r7, sp, #0
  /* USER CODE USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800b588:	4802      	ldr	r0, [pc, #8]	; (800b594 <USART2_IRQHandler+0x10>)
 800b58a:	f7fb fbe7 	bl	8006d5c <HAL_UART_IRQHandler>

}
 800b58e:	bf00      	nop
 800b590:	bd80      	pop	{r7, pc}
 800b592:	bf00      	nop
 800b594:	200023dc 	.word	0x200023dc

0800b598 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	af00      	add	r7, sp, #0
  /* USER CODE TIM2_IRQn 0 */
  USART_TIM_RTO_Handler(hgps.gps_htim); //custom call back function
 800b59c:	4b05      	ldr	r3, [pc, #20]	; (800b5b4 <TIM2_IRQHandler+0x1c>)
 800b59e:	689b      	ldr	r3, [r3, #8]
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	f7fd ffff 	bl	80095a4 <USART_TIM_RTO_Handler>

  HAL_TIM_IRQHandler(hgps.gps_htim);	 //HAL default handler
 800b5a6:	4b03      	ldr	r3, [pc, #12]	; (800b5b4 <TIM2_IRQHandler+0x1c>)
 800b5a8:	689b      	ldr	r3, [r3, #8]
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	f7f9 fdcc 	bl	8005148 <HAL_TIM_IRQHandler>

}
 800b5b0:	bf00      	nop
 800b5b2:	bd80      	pop	{r7, pc}
 800b5b4:	20000a2c 	.word	0x20000a2c

0800b5b8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	af00      	add	r7, sp, #0
  /* USER CODE UART4_IRQn 0 */
	USART_GPS_IRQHandler(&hgps); //custom user Call Back function
 800b5bc:	4802      	ldr	r0, [pc, #8]	; (800b5c8 <UART4_IRQHandler+0x10>)
 800b5be:	f7fe f99d 	bl	80098fc <USART_GPS_IRQHandler>

}
 800b5c2:	bf00      	nop
 800b5c4:	bd80      	pop	{r7, pc}
 800b5c6:	bf00      	nop
 800b5c8:	20000a2c 	.word	0x20000a2c

0800b5cc <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800b5d0:	4802      	ldr	r0, [pc, #8]	; (800b5dc <DMA2_Channel3_IRQHandler+0x10>)
 800b5d2:	f7f6 f97e 	bl	80018d2 <HAL_DMA_IRQHandler>

}
 800b5d6:	bf00      	nop
 800b5d8:	bd80      	pop	{r7, pc}
 800b5da:	bf00      	nop
 800b5dc:	20001b74 	.word	0x20001b74

0800b5e0 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	af00      	add	r7, sp, #0
  /* USER CODE DMA2_Channel5_IRQn 0 */
  DMA_GNSS_Periph_IRQHandler(&hgps);
 800b5e4:	4802      	ldr	r0, [pc, #8]	; (800b5f0 <DMA2_Channel5_IRQHandler+0x10>)
 800b5e6:	f7fe f8e9 	bl	80097bc <DMA_GNSS_Periph_IRQHandler>

}
 800b5ea:	bf00      	nop
 800b5ec:	bd80      	pop	{r7, pc}
 800b5ee:	bf00      	nop
 800b5f0:	20000a2c 	.word	0x20000a2c

0800b5f4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	af00      	add	r7, sp, #0
  /* USER CODE DMA1_Channel1_IRQn 0 */

  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 800b5f8:	4803      	ldr	r0, [pc, #12]	; (800b608 <DMA1_Channel1_IRQHandler+0x14>)
 800b5fa:	f7f6 f96a 	bl	80018d2 <HAL_DMA_IRQHandler>
  DMA_GNSS_MEM_IRQHandler(&hgps);
 800b5fe:	4803      	ldr	r0, [pc, #12]	; (800b60c <DMA1_Channel1_IRQHandler+0x18>)
 800b600:	f7fe f804 	bl	800960c <DMA_GNSS_MEM_IRQHandler>

}
 800b604:	bf00      	nop
 800b606:	bd80      	pop	{r7, pc}
 800b608:	20000a64 	.word	0x20000a64
 800b60c:	20000a2c 	.word	0x20000a2c

0800b610 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800b610:	b590      	push	{r4, r7, lr}
 800b612:	b087      	sub	sp, #28
 800b614:	af00      	add	r7, sp, #0
 800b616:	60f8      	str	r0, [r7, #12]
 800b618:	60b9      	str	r1, [r7, #8]
 800b61a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b61c:	2300      	movs	r3, #0
 800b61e:	617b      	str	r3, [r7, #20]
 800b620:	e00a      	b.n	800b638 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800b622:	68bc      	ldr	r4, [r7, #8]
 800b624:	1c63      	adds	r3, r4, #1
 800b626:	60bb      	str	r3, [r7, #8]
 800b628:	f3af 8000 	nop.w
 800b62c:	4603      	mov	r3, r0
 800b62e:	b2db      	uxtb	r3, r3
 800b630:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b632:	697b      	ldr	r3, [r7, #20]
 800b634:	3301      	adds	r3, #1
 800b636:	617b      	str	r3, [r7, #20]
 800b638:	697a      	ldr	r2, [r7, #20]
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	429a      	cmp	r2, r3
 800b63e:	dbf0      	blt.n	800b622 <_read+0x12>
	}

return len;
 800b640:	687b      	ldr	r3, [r7, #4]
}
 800b642:	4618      	mov	r0, r3
 800b644:	371c      	adds	r7, #28
 800b646:	46bd      	mov	sp, r7
 800b648:	bd90      	pop	{r4, r7, pc}

0800b64a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800b64a:	b580      	push	{r7, lr}
 800b64c:	b086      	sub	sp, #24
 800b64e:	af00      	add	r7, sp, #0
 800b650:	60f8      	str	r0, [r7, #12]
 800b652:	60b9      	str	r1, [r7, #8]
 800b654:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b656:	2300      	movs	r3, #0
 800b658:	617b      	str	r3, [r7, #20]
 800b65a:	e009      	b.n	800b670 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	1c5a      	adds	r2, r3, #1
 800b660:	60ba      	str	r2, [r7, #8]
 800b662:	781b      	ldrb	r3, [r3, #0]
 800b664:	4618      	mov	r0, r3
 800b666:	f7fe fc93 	bl	8009f90 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b66a:	697b      	ldr	r3, [r7, #20]
 800b66c:	3301      	adds	r3, #1
 800b66e:	617b      	str	r3, [r7, #20]
 800b670:	697a      	ldr	r2, [r7, #20]
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	429a      	cmp	r2, r3
 800b676:	dbf1      	blt.n	800b65c <_write+0x12>
	}
	return len;
 800b678:	687b      	ldr	r3, [r7, #4]
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	3718      	adds	r7, #24
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}
	...

0800b684 <_sbrk>:

caddr_t _sbrk(int incr)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b084      	sub	sp, #16
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800b68c:	4b11      	ldr	r3, [pc, #68]	; (800b6d4 <_sbrk+0x50>)
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d102      	bne.n	800b69a <_sbrk+0x16>
		heap_end = &end;
 800b694:	4b0f      	ldr	r3, [pc, #60]	; (800b6d4 <_sbrk+0x50>)
 800b696:	4a10      	ldr	r2, [pc, #64]	; (800b6d8 <_sbrk+0x54>)
 800b698:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800b69a:	4b0e      	ldr	r3, [pc, #56]	; (800b6d4 <_sbrk+0x50>)
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800b6a0:	4b0c      	ldr	r3, [pc, #48]	; (800b6d4 <_sbrk+0x50>)
 800b6a2:	681a      	ldr	r2, [r3, #0]
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	4413      	add	r3, r2
 800b6a8:	466a      	mov	r2, sp
 800b6aa:	4293      	cmp	r3, r2
 800b6ac:	d907      	bls.n	800b6be <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800b6ae:	f000 f875 	bl	800b79c <__errno>
 800b6b2:	4602      	mov	r2, r0
 800b6b4:	230c      	movs	r3, #12
 800b6b6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800b6b8:	f04f 33ff 	mov.w	r3, #4294967295
 800b6bc:	e006      	b.n	800b6cc <_sbrk+0x48>
	}

	heap_end += incr;
 800b6be:	4b05      	ldr	r3, [pc, #20]	; (800b6d4 <_sbrk+0x50>)
 800b6c0:	681a      	ldr	r2, [r3, #0]
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	4413      	add	r3, r2
 800b6c6:	4a03      	ldr	r2, [pc, #12]	; (800b6d4 <_sbrk+0x50>)
 800b6c8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	3710      	adds	r7, #16
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}
 800b6d4:	2000091c 	.word	0x2000091c
 800b6d8:	20002494 	.word	0x20002494

0800b6dc <_close>:

int _close(int file)
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b083      	sub	sp, #12
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
	return -1;
 800b6e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	370c      	adds	r7, #12
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	bc80      	pop	{r7}
 800b6f0:	4770      	bx	lr

0800b6f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800b6f2:	b480      	push	{r7}
 800b6f4:	b083      	sub	sp, #12
 800b6f6:	af00      	add	r7, sp, #0
 800b6f8:	6078      	str	r0, [r7, #4]
 800b6fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b702:	605a      	str	r2, [r3, #4]
	return 0;
 800b704:	2300      	movs	r3, #0
}
 800b706:	4618      	mov	r0, r3
 800b708:	370c      	adds	r7, #12
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bc80      	pop	{r7}
 800b70e:	4770      	bx	lr

0800b710 <_isatty>:

int _isatty(int file)
{
 800b710:	b480      	push	{r7}
 800b712:	b083      	sub	sp, #12
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
	return 1;
 800b718:	2301      	movs	r3, #1
}
 800b71a:	4618      	mov	r0, r3
 800b71c:	370c      	adds	r7, #12
 800b71e:	46bd      	mov	sp, r7
 800b720:	bc80      	pop	{r7}
 800b722:	4770      	bx	lr

0800b724 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800b724:	b480      	push	{r7}
 800b726:	b085      	sub	sp, #20
 800b728:	af00      	add	r7, sp, #0
 800b72a:	60f8      	str	r0, [r7, #12]
 800b72c:	60b9      	str	r1, [r7, #8]
 800b72e:	607a      	str	r2, [r7, #4]
	return 0;
 800b730:	2300      	movs	r3, #0
}
 800b732:	4618      	mov	r0, r3
 800b734:	3714      	adds	r7, #20
 800b736:	46bd      	mov	sp, r7
 800b738:	bc80      	pop	{r7}
 800b73a:	4770      	bx	lr

0800b73c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800b73c:	b480      	push	{r7}
 800b73e:	af00      	add	r7, sp, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800b740:	4a12      	ldr	r2, [pc, #72]	; (800b78c <SystemInit+0x50>)
 800b742:	4b12      	ldr	r3, [pc, #72]	; (800b78c <SystemInit+0x50>)
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	f043 0301 	orr.w	r3, r3, #1
 800b74a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800b74c:	4b0f      	ldr	r3, [pc, #60]	; (800b78c <SystemInit+0x50>)
 800b74e:	2200      	movs	r2, #0
 800b750:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800b752:	4a0e      	ldr	r2, [pc, #56]	; (800b78c <SystemInit+0x50>)
 800b754:	4b0d      	ldr	r3, [pc, #52]	; (800b78c <SystemInit+0x50>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800b75c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800b760:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800b762:	4b0a      	ldr	r3, [pc, #40]	; (800b78c <SystemInit+0x50>)
 800b764:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b768:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800b76a:	4a08      	ldr	r2, [pc, #32]	; (800b78c <SystemInit+0x50>)
 800b76c:	4b07      	ldr	r3, [pc, #28]	; (800b78c <SystemInit+0x50>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b774:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800b776:	4b05      	ldr	r3, [pc, #20]	; (800b78c <SystemInit+0x50>)
 800b778:	2200      	movs	r2, #0
 800b77a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b77c:	4b04      	ldr	r3, [pc, #16]	; (800b790 <SystemInit+0x54>)
 800b77e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b782:	609a      	str	r2, [r3, #8]
#endif
}
 800b784:	bf00      	nop
 800b786:	46bd      	mov	sp, r7
 800b788:	bc80      	pop	{r7}
 800b78a:	4770      	bx	lr
 800b78c:	40021000 	.word	0x40021000
 800b790:	e000ed00 	.word	0xe000ed00

0800b794 <atof>:
 800b794:	2100      	movs	r1, #0
 800b796:	f001 bd43 	b.w	800d220 <strtod>
	...

0800b79c <__errno>:
 800b79c:	4b01      	ldr	r3, [pc, #4]	; (800b7a4 <__errno+0x8>)
 800b79e:	6818      	ldr	r0, [r3, #0]
 800b7a0:	4770      	bx	lr
 800b7a2:	bf00      	nop
 800b7a4:	20000014 	.word	0x20000014

0800b7a8 <__libc_init_array>:
 800b7a8:	b570      	push	{r4, r5, r6, lr}
 800b7aa:	4e0d      	ldr	r6, [pc, #52]	; (800b7e0 <__libc_init_array+0x38>)
 800b7ac:	4c0d      	ldr	r4, [pc, #52]	; (800b7e4 <__libc_init_array+0x3c>)
 800b7ae:	1ba4      	subs	r4, r4, r6
 800b7b0:	10a4      	asrs	r4, r4, #2
 800b7b2:	2500      	movs	r5, #0
 800b7b4:	42a5      	cmp	r5, r4
 800b7b6:	d109      	bne.n	800b7cc <__libc_init_array+0x24>
 800b7b8:	4e0b      	ldr	r6, [pc, #44]	; (800b7e8 <__libc_init_array+0x40>)
 800b7ba:	4c0c      	ldr	r4, [pc, #48]	; (800b7ec <__libc_init_array+0x44>)
 800b7bc:	f006 ffe8 	bl	8012790 <_init>
 800b7c0:	1ba4      	subs	r4, r4, r6
 800b7c2:	10a4      	asrs	r4, r4, #2
 800b7c4:	2500      	movs	r5, #0
 800b7c6:	42a5      	cmp	r5, r4
 800b7c8:	d105      	bne.n	800b7d6 <__libc_init_array+0x2e>
 800b7ca:	bd70      	pop	{r4, r5, r6, pc}
 800b7cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b7d0:	4798      	blx	r3
 800b7d2:	3501      	adds	r5, #1
 800b7d4:	e7ee      	b.n	800b7b4 <__libc_init_array+0xc>
 800b7d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b7da:	4798      	blx	r3
 800b7dc:	3501      	adds	r5, #1
 800b7de:	e7f2      	b.n	800b7c6 <__libc_init_array+0x1e>
 800b7e0:	080131c8 	.word	0x080131c8
 800b7e4:	080131c8 	.word	0x080131c8
 800b7e8:	080131c8 	.word	0x080131c8
 800b7ec:	080131cc 	.word	0x080131cc

0800b7f0 <localtime>:
 800b7f0:	b538      	push	{r3, r4, r5, lr}
 800b7f2:	4b07      	ldr	r3, [pc, #28]	; (800b810 <localtime+0x20>)
 800b7f4:	681c      	ldr	r4, [r3, #0]
 800b7f6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b7f8:	4605      	mov	r5, r0
 800b7fa:	b91b      	cbnz	r3, 800b804 <localtime+0x14>
 800b7fc:	2024      	movs	r0, #36	; 0x24
 800b7fe:	f000 f8ed 	bl	800b9dc <malloc>
 800b802:	63e0      	str	r0, [r4, #60]	; 0x3c
 800b804:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b806:	4628      	mov	r0, r5
 800b808:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b80c:	f000 b802 	b.w	800b814 <localtime_r>
 800b810:	20000014 	.word	0x20000014

0800b814 <localtime_r>:
 800b814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b818:	460c      	mov	r4, r1
 800b81a:	4680      	mov	r8, r0
 800b81c:	f004 feae 	bl	801057c <__gettzinfo>
 800b820:	4621      	mov	r1, r4
 800b822:	4607      	mov	r7, r0
 800b824:	4640      	mov	r0, r8
 800b826:	f004 fead 	bl	8010584 <gmtime_r>
 800b82a:	6946      	ldr	r6, [r0, #20]
 800b82c:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 800b830:	07b3      	lsls	r3, r6, #30
 800b832:	4604      	mov	r4, r0
 800b834:	d105      	bne.n	800b842 <localtime_r+0x2e>
 800b836:	2264      	movs	r2, #100	; 0x64
 800b838:	fb96 f3f2 	sdiv	r3, r6, r2
 800b83c:	fb02 6313 	mls	r3, r2, r3, r6
 800b840:	b9fb      	cbnz	r3, 800b882 <localtime_r+0x6e>
 800b842:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800b846:	fb96 f5f3 	sdiv	r5, r6, r3
 800b84a:	fb03 6515 	mls	r5, r3, r5, r6
 800b84e:	fab5 f585 	clz	r5, r5
 800b852:	096d      	lsrs	r5, r5, #5
 800b854:	4b5f      	ldr	r3, [pc, #380]	; (800b9d4 <localtime_r+0x1c0>)
 800b856:	2230      	movs	r2, #48	; 0x30
 800b858:	fb02 3505 	mla	r5, r2, r5, r3
 800b85c:	f001 fe04 	bl	800d468 <__tz_lock>
 800b860:	f001 fe0e 	bl	800d480 <_tzset_unlocked>
 800b864:	4b5c      	ldr	r3, [pc, #368]	; (800b9d8 <localtime_r+0x1c4>)
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	b1e3      	cbz	r3, 800b8a4 <localtime_r+0x90>
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	429e      	cmp	r6, r3
 800b86e:	d10a      	bne.n	800b886 <localtime_r+0x72>
 800b870:	6839      	ldr	r1, [r7, #0]
 800b872:	f8d8 3000 	ldr.w	r3, [r8]
 800b876:	69fa      	ldr	r2, [r7, #28]
 800b878:	b969      	cbnz	r1, 800b896 <localtime_r+0x82>
 800b87a:	4293      	cmp	r3, r2
 800b87c:	db0d      	blt.n	800b89a <localtime_r+0x86>
 800b87e:	2301      	movs	r3, #1
 800b880:	e010      	b.n	800b8a4 <localtime_r+0x90>
 800b882:	2501      	movs	r5, #1
 800b884:	e7e6      	b.n	800b854 <localtime_r+0x40>
 800b886:	4630      	mov	r0, r6
 800b888:	f001 fd46 	bl	800d318 <__tzcalc_limits>
 800b88c:	2800      	cmp	r0, #0
 800b88e:	d1ef      	bne.n	800b870 <localtime_r+0x5c>
 800b890:	f04f 33ff 	mov.w	r3, #4294967295
 800b894:	e006      	b.n	800b8a4 <localtime_r+0x90>
 800b896:	4293      	cmp	r3, r2
 800b898:	db55      	blt.n	800b946 <localtime_r+0x132>
 800b89a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b89c:	4293      	cmp	r3, r2
 800b89e:	bfac      	ite	ge
 800b8a0:	2300      	movge	r3, #0
 800b8a2:	2301      	movlt	r3, #1
 800b8a4:	6223      	str	r3, [r4, #32]
 800b8a6:	6a23      	ldr	r3, [r4, #32]
 800b8a8:	2b01      	cmp	r3, #1
 800b8aa:	bf0c      	ite	eq
 800b8ac:	6bf9      	ldreq	r1, [r7, #60]	; 0x3c
 800b8ae:	6a39      	ldrne	r1, [r7, #32]
 800b8b0:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800b8b4:	203c      	movs	r0, #60	; 0x3c
 800b8b6:	fb91 f6f3 	sdiv	r6, r1, r3
 800b8ba:	fb03 1316 	mls	r3, r3, r6, r1
 800b8be:	6861      	ldr	r1, [r4, #4]
 800b8c0:	fb93 f2f0 	sdiv	r2, r3, r0
 800b8c4:	fb00 3012 	mls	r0, r0, r2, r3
 800b8c8:	6823      	ldr	r3, [r4, #0]
 800b8ca:	1a89      	subs	r1, r1, r2
 800b8cc:	68a2      	ldr	r2, [r4, #8]
 800b8ce:	6061      	str	r1, [r4, #4]
 800b8d0:	1a1b      	subs	r3, r3, r0
 800b8d2:	1b92      	subs	r2, r2, r6
 800b8d4:	2b3b      	cmp	r3, #59	; 0x3b
 800b8d6:	6023      	str	r3, [r4, #0]
 800b8d8:	60a2      	str	r2, [r4, #8]
 800b8da:	dd36      	ble.n	800b94a <localtime_r+0x136>
 800b8dc:	3101      	adds	r1, #1
 800b8de:	6061      	str	r1, [r4, #4]
 800b8e0:	3b3c      	subs	r3, #60	; 0x3c
 800b8e2:	6023      	str	r3, [r4, #0]
 800b8e4:	6863      	ldr	r3, [r4, #4]
 800b8e6:	2b3b      	cmp	r3, #59	; 0x3b
 800b8e8:	dd35      	ble.n	800b956 <localtime_r+0x142>
 800b8ea:	3201      	adds	r2, #1
 800b8ec:	60a2      	str	r2, [r4, #8]
 800b8ee:	3b3c      	subs	r3, #60	; 0x3c
 800b8f0:	6063      	str	r3, [r4, #4]
 800b8f2:	68a3      	ldr	r3, [r4, #8]
 800b8f4:	2b17      	cmp	r3, #23
 800b8f6:	dd34      	ble.n	800b962 <localtime_r+0x14e>
 800b8f8:	69e2      	ldr	r2, [r4, #28]
 800b8fa:	3201      	adds	r2, #1
 800b8fc:	61e2      	str	r2, [r4, #28]
 800b8fe:	69a2      	ldr	r2, [r4, #24]
 800b900:	3201      	adds	r2, #1
 800b902:	2a06      	cmp	r2, #6
 800b904:	bfc8      	it	gt
 800b906:	2200      	movgt	r2, #0
 800b908:	61a2      	str	r2, [r4, #24]
 800b90a:	68e2      	ldr	r2, [r4, #12]
 800b90c:	3b18      	subs	r3, #24
 800b90e:	3201      	adds	r2, #1
 800b910:	60a3      	str	r3, [r4, #8]
 800b912:	6923      	ldr	r3, [r4, #16]
 800b914:	60e2      	str	r2, [r4, #12]
 800b916:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 800b91a:	428a      	cmp	r2, r1
 800b91c:	dd0e      	ble.n	800b93c <localtime_r+0x128>
 800b91e:	3301      	adds	r3, #1
 800b920:	2b0c      	cmp	r3, #12
 800b922:	bf0c      	ite	eq
 800b924:	6963      	ldreq	r3, [r4, #20]
 800b926:	6123      	strne	r3, [r4, #16]
 800b928:	eba2 0201 	sub.w	r2, r2, r1
 800b92c:	60e2      	str	r2, [r4, #12]
 800b92e:	bf01      	itttt	eq
 800b930:	3301      	addeq	r3, #1
 800b932:	2200      	moveq	r2, #0
 800b934:	6122      	streq	r2, [r4, #16]
 800b936:	6163      	streq	r3, [r4, #20]
 800b938:	bf08      	it	eq
 800b93a:	61e2      	streq	r2, [r4, #28]
 800b93c:	f001 fd9a 	bl	800d474 <__tz_unlock>
 800b940:	4620      	mov	r0, r4
 800b942:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b946:	2300      	movs	r3, #0
 800b948:	e7ac      	b.n	800b8a4 <localtime_r+0x90>
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	daca      	bge.n	800b8e4 <localtime_r+0xd0>
 800b94e:	3901      	subs	r1, #1
 800b950:	6061      	str	r1, [r4, #4]
 800b952:	333c      	adds	r3, #60	; 0x3c
 800b954:	e7c5      	b.n	800b8e2 <localtime_r+0xce>
 800b956:	2b00      	cmp	r3, #0
 800b958:	dacb      	bge.n	800b8f2 <localtime_r+0xde>
 800b95a:	3a01      	subs	r2, #1
 800b95c:	60a2      	str	r2, [r4, #8]
 800b95e:	333c      	adds	r3, #60	; 0x3c
 800b960:	e7c6      	b.n	800b8f0 <localtime_r+0xdc>
 800b962:	2b00      	cmp	r3, #0
 800b964:	daea      	bge.n	800b93c <localtime_r+0x128>
 800b966:	69e2      	ldr	r2, [r4, #28]
 800b968:	3a01      	subs	r2, #1
 800b96a:	61e2      	str	r2, [r4, #28]
 800b96c:	69a2      	ldr	r2, [r4, #24]
 800b96e:	3a01      	subs	r2, #1
 800b970:	bf48      	it	mi
 800b972:	2206      	movmi	r2, #6
 800b974:	61a2      	str	r2, [r4, #24]
 800b976:	68e2      	ldr	r2, [r4, #12]
 800b978:	3318      	adds	r3, #24
 800b97a:	3a01      	subs	r2, #1
 800b97c:	60e2      	str	r2, [r4, #12]
 800b97e:	60a3      	str	r3, [r4, #8]
 800b980:	2a00      	cmp	r2, #0
 800b982:	d1db      	bne.n	800b93c <localtime_r+0x128>
 800b984:	6923      	ldr	r3, [r4, #16]
 800b986:	3b01      	subs	r3, #1
 800b988:	d405      	bmi.n	800b996 <localtime_r+0x182>
 800b98a:	6123      	str	r3, [r4, #16]
 800b98c:	6923      	ldr	r3, [r4, #16]
 800b98e:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800b992:	60e3      	str	r3, [r4, #12]
 800b994:	e7d2      	b.n	800b93c <localtime_r+0x128>
 800b996:	230b      	movs	r3, #11
 800b998:	6123      	str	r3, [r4, #16]
 800b99a:	6963      	ldr	r3, [r4, #20]
 800b99c:	1e5a      	subs	r2, r3, #1
 800b99e:	f012 0f03 	tst.w	r2, #3
 800b9a2:	6162      	str	r2, [r4, #20]
 800b9a4:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 800b9a8:	d105      	bne.n	800b9b6 <localtime_r+0x1a2>
 800b9aa:	2164      	movs	r1, #100	; 0x64
 800b9ac:	fb92 f3f1 	sdiv	r3, r2, r1
 800b9b0:	fb01 2313 	mls	r3, r1, r3, r2
 800b9b4:	b963      	cbnz	r3, 800b9d0 <localtime_r+0x1bc>
 800b9b6:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800b9ba:	fb92 f3f1 	sdiv	r3, r2, r1
 800b9be:	fb01 2313 	mls	r3, r1, r3, r2
 800b9c2:	fab3 f383 	clz	r3, r3
 800b9c6:	095b      	lsrs	r3, r3, #5
 800b9c8:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 800b9cc:	61e3      	str	r3, [r4, #28]
 800b9ce:	e7dd      	b.n	800b98c <localtime_r+0x178>
 800b9d0:	2301      	movs	r3, #1
 800b9d2:	e7f9      	b.n	800b9c8 <localtime_r+0x1b4>
 800b9d4:	08012dd8 	.word	0x08012dd8
 800b9d8:	20000970 	.word	0x20000970

0800b9dc <malloc>:
 800b9dc:	4b02      	ldr	r3, [pc, #8]	; (800b9e8 <malloc+0xc>)
 800b9de:	4601      	mov	r1, r0
 800b9e0:	6818      	ldr	r0, [r3, #0]
 800b9e2:	f000 b80b 	b.w	800b9fc <_malloc_r>
 800b9e6:	bf00      	nop
 800b9e8:	20000014 	.word	0x20000014

0800b9ec <free>:
 800b9ec:	4b02      	ldr	r3, [pc, #8]	; (800b9f8 <free+0xc>)
 800b9ee:	4601      	mov	r1, r0
 800b9f0:	6818      	ldr	r0, [r3, #0]
 800b9f2:	f004 b823 	b.w	800fa3c <_free_r>
 800b9f6:	bf00      	nop
 800b9f8:	20000014 	.word	0x20000014

0800b9fc <_malloc_r>:
 800b9fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba00:	f101 040b 	add.w	r4, r1, #11
 800ba04:	2c16      	cmp	r4, #22
 800ba06:	4681      	mov	r9, r0
 800ba08:	d907      	bls.n	800ba1a <_malloc_r+0x1e>
 800ba0a:	f034 0407 	bics.w	r4, r4, #7
 800ba0e:	d505      	bpl.n	800ba1c <_malloc_r+0x20>
 800ba10:	230c      	movs	r3, #12
 800ba12:	f8c9 3000 	str.w	r3, [r9]
 800ba16:	2600      	movs	r6, #0
 800ba18:	e131      	b.n	800bc7e <_malloc_r+0x282>
 800ba1a:	2410      	movs	r4, #16
 800ba1c:	428c      	cmp	r4, r1
 800ba1e:	d3f7      	bcc.n	800ba10 <_malloc_r+0x14>
 800ba20:	4648      	mov	r0, r9
 800ba22:	f000 fc69 	bl	800c2f8 <__malloc_lock>
 800ba26:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800ba2a:	4d9c      	ldr	r5, [pc, #624]	; (800bc9c <_malloc_r+0x2a0>)
 800ba2c:	d236      	bcs.n	800ba9c <_malloc_r+0xa0>
 800ba2e:	f104 0208 	add.w	r2, r4, #8
 800ba32:	442a      	add	r2, r5
 800ba34:	f1a2 0108 	sub.w	r1, r2, #8
 800ba38:	6856      	ldr	r6, [r2, #4]
 800ba3a:	428e      	cmp	r6, r1
 800ba3c:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800ba40:	d102      	bne.n	800ba48 <_malloc_r+0x4c>
 800ba42:	68d6      	ldr	r6, [r2, #12]
 800ba44:	42b2      	cmp	r2, r6
 800ba46:	d010      	beq.n	800ba6a <_malloc_r+0x6e>
 800ba48:	6873      	ldr	r3, [r6, #4]
 800ba4a:	68f2      	ldr	r2, [r6, #12]
 800ba4c:	68b1      	ldr	r1, [r6, #8]
 800ba4e:	f023 0303 	bic.w	r3, r3, #3
 800ba52:	60ca      	str	r2, [r1, #12]
 800ba54:	4433      	add	r3, r6
 800ba56:	6091      	str	r1, [r2, #8]
 800ba58:	685a      	ldr	r2, [r3, #4]
 800ba5a:	f042 0201 	orr.w	r2, r2, #1
 800ba5e:	605a      	str	r2, [r3, #4]
 800ba60:	4648      	mov	r0, r9
 800ba62:	f000 fc4f 	bl	800c304 <__malloc_unlock>
 800ba66:	3608      	adds	r6, #8
 800ba68:	e109      	b.n	800bc7e <_malloc_r+0x282>
 800ba6a:	3302      	adds	r3, #2
 800ba6c:	4a8c      	ldr	r2, [pc, #560]	; (800bca0 <_malloc_r+0x2a4>)
 800ba6e:	692e      	ldr	r6, [r5, #16]
 800ba70:	4296      	cmp	r6, r2
 800ba72:	4611      	mov	r1, r2
 800ba74:	d06d      	beq.n	800bb52 <_malloc_r+0x156>
 800ba76:	6870      	ldr	r0, [r6, #4]
 800ba78:	f020 0003 	bic.w	r0, r0, #3
 800ba7c:	1b07      	subs	r7, r0, r4
 800ba7e:	2f0f      	cmp	r7, #15
 800ba80:	dd47      	ble.n	800bb12 <_malloc_r+0x116>
 800ba82:	1933      	adds	r3, r6, r4
 800ba84:	f044 0401 	orr.w	r4, r4, #1
 800ba88:	6074      	str	r4, [r6, #4]
 800ba8a:	616b      	str	r3, [r5, #20]
 800ba8c:	612b      	str	r3, [r5, #16]
 800ba8e:	60da      	str	r2, [r3, #12]
 800ba90:	609a      	str	r2, [r3, #8]
 800ba92:	f047 0201 	orr.w	r2, r7, #1
 800ba96:	605a      	str	r2, [r3, #4]
 800ba98:	5037      	str	r7, [r6, r0]
 800ba9a:	e7e1      	b.n	800ba60 <_malloc_r+0x64>
 800ba9c:	0a63      	lsrs	r3, r4, #9
 800ba9e:	d02a      	beq.n	800baf6 <_malloc_r+0xfa>
 800baa0:	2b04      	cmp	r3, #4
 800baa2:	d812      	bhi.n	800baca <_malloc_r+0xce>
 800baa4:	09a3      	lsrs	r3, r4, #6
 800baa6:	3338      	adds	r3, #56	; 0x38
 800baa8:	1c5a      	adds	r2, r3, #1
 800baaa:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800baae:	f1a2 0008 	sub.w	r0, r2, #8
 800bab2:	6856      	ldr	r6, [r2, #4]
 800bab4:	4286      	cmp	r6, r0
 800bab6:	d006      	beq.n	800bac6 <_malloc_r+0xca>
 800bab8:	6872      	ldr	r2, [r6, #4]
 800baba:	f022 0203 	bic.w	r2, r2, #3
 800babe:	1b11      	subs	r1, r2, r4
 800bac0:	290f      	cmp	r1, #15
 800bac2:	dd1c      	ble.n	800bafe <_malloc_r+0x102>
 800bac4:	3b01      	subs	r3, #1
 800bac6:	3301      	adds	r3, #1
 800bac8:	e7d0      	b.n	800ba6c <_malloc_r+0x70>
 800baca:	2b14      	cmp	r3, #20
 800bacc:	d801      	bhi.n	800bad2 <_malloc_r+0xd6>
 800bace:	335b      	adds	r3, #91	; 0x5b
 800bad0:	e7ea      	b.n	800baa8 <_malloc_r+0xac>
 800bad2:	2b54      	cmp	r3, #84	; 0x54
 800bad4:	d802      	bhi.n	800badc <_malloc_r+0xe0>
 800bad6:	0b23      	lsrs	r3, r4, #12
 800bad8:	336e      	adds	r3, #110	; 0x6e
 800bada:	e7e5      	b.n	800baa8 <_malloc_r+0xac>
 800badc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800bae0:	d802      	bhi.n	800bae8 <_malloc_r+0xec>
 800bae2:	0be3      	lsrs	r3, r4, #15
 800bae4:	3377      	adds	r3, #119	; 0x77
 800bae6:	e7df      	b.n	800baa8 <_malloc_r+0xac>
 800bae8:	f240 5254 	movw	r2, #1364	; 0x554
 800baec:	4293      	cmp	r3, r2
 800baee:	d804      	bhi.n	800bafa <_malloc_r+0xfe>
 800baf0:	0ca3      	lsrs	r3, r4, #18
 800baf2:	337c      	adds	r3, #124	; 0x7c
 800baf4:	e7d8      	b.n	800baa8 <_malloc_r+0xac>
 800baf6:	233f      	movs	r3, #63	; 0x3f
 800baf8:	e7d6      	b.n	800baa8 <_malloc_r+0xac>
 800bafa:	237e      	movs	r3, #126	; 0x7e
 800bafc:	e7d4      	b.n	800baa8 <_malloc_r+0xac>
 800bafe:	2900      	cmp	r1, #0
 800bb00:	68f1      	ldr	r1, [r6, #12]
 800bb02:	db04      	blt.n	800bb0e <_malloc_r+0x112>
 800bb04:	68b3      	ldr	r3, [r6, #8]
 800bb06:	60d9      	str	r1, [r3, #12]
 800bb08:	608b      	str	r3, [r1, #8]
 800bb0a:	18b3      	adds	r3, r6, r2
 800bb0c:	e7a4      	b.n	800ba58 <_malloc_r+0x5c>
 800bb0e:	460e      	mov	r6, r1
 800bb10:	e7d0      	b.n	800bab4 <_malloc_r+0xb8>
 800bb12:	2f00      	cmp	r7, #0
 800bb14:	616a      	str	r2, [r5, #20]
 800bb16:	612a      	str	r2, [r5, #16]
 800bb18:	db05      	blt.n	800bb26 <_malloc_r+0x12a>
 800bb1a:	4430      	add	r0, r6
 800bb1c:	6843      	ldr	r3, [r0, #4]
 800bb1e:	f043 0301 	orr.w	r3, r3, #1
 800bb22:	6043      	str	r3, [r0, #4]
 800bb24:	e79c      	b.n	800ba60 <_malloc_r+0x64>
 800bb26:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800bb2a:	d244      	bcs.n	800bbb6 <_malloc_r+0x1ba>
 800bb2c:	08c0      	lsrs	r0, r0, #3
 800bb2e:	1087      	asrs	r7, r0, #2
 800bb30:	2201      	movs	r2, #1
 800bb32:	fa02 f707 	lsl.w	r7, r2, r7
 800bb36:	686a      	ldr	r2, [r5, #4]
 800bb38:	3001      	adds	r0, #1
 800bb3a:	433a      	orrs	r2, r7
 800bb3c:	606a      	str	r2, [r5, #4]
 800bb3e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800bb42:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800bb46:	60b7      	str	r7, [r6, #8]
 800bb48:	3a08      	subs	r2, #8
 800bb4a:	60f2      	str	r2, [r6, #12]
 800bb4c:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800bb50:	60fe      	str	r6, [r7, #12]
 800bb52:	2001      	movs	r0, #1
 800bb54:	109a      	asrs	r2, r3, #2
 800bb56:	fa00 f202 	lsl.w	r2, r0, r2
 800bb5a:	6868      	ldr	r0, [r5, #4]
 800bb5c:	4282      	cmp	r2, r0
 800bb5e:	f200 80a1 	bhi.w	800bca4 <_malloc_r+0x2a8>
 800bb62:	4202      	tst	r2, r0
 800bb64:	d106      	bne.n	800bb74 <_malloc_r+0x178>
 800bb66:	f023 0303 	bic.w	r3, r3, #3
 800bb6a:	0052      	lsls	r2, r2, #1
 800bb6c:	4202      	tst	r2, r0
 800bb6e:	f103 0304 	add.w	r3, r3, #4
 800bb72:	d0fa      	beq.n	800bb6a <_malloc_r+0x16e>
 800bb74:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800bb78:	46e0      	mov	r8, ip
 800bb7a:	469e      	mov	lr, r3
 800bb7c:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800bb80:	4546      	cmp	r6, r8
 800bb82:	d153      	bne.n	800bc2c <_malloc_r+0x230>
 800bb84:	f10e 0e01 	add.w	lr, lr, #1
 800bb88:	f01e 0f03 	tst.w	lr, #3
 800bb8c:	f108 0808 	add.w	r8, r8, #8
 800bb90:	d1f4      	bne.n	800bb7c <_malloc_r+0x180>
 800bb92:	0798      	lsls	r0, r3, #30
 800bb94:	d179      	bne.n	800bc8a <_malloc_r+0x28e>
 800bb96:	686b      	ldr	r3, [r5, #4]
 800bb98:	ea23 0302 	bic.w	r3, r3, r2
 800bb9c:	606b      	str	r3, [r5, #4]
 800bb9e:	6868      	ldr	r0, [r5, #4]
 800bba0:	0052      	lsls	r2, r2, #1
 800bba2:	4282      	cmp	r2, r0
 800bba4:	d87e      	bhi.n	800bca4 <_malloc_r+0x2a8>
 800bba6:	2a00      	cmp	r2, #0
 800bba8:	d07c      	beq.n	800bca4 <_malloc_r+0x2a8>
 800bbaa:	4673      	mov	r3, lr
 800bbac:	4202      	tst	r2, r0
 800bbae:	d1e1      	bne.n	800bb74 <_malloc_r+0x178>
 800bbb0:	3304      	adds	r3, #4
 800bbb2:	0052      	lsls	r2, r2, #1
 800bbb4:	e7fa      	b.n	800bbac <_malloc_r+0x1b0>
 800bbb6:	0a42      	lsrs	r2, r0, #9
 800bbb8:	2a04      	cmp	r2, #4
 800bbba:	d815      	bhi.n	800bbe8 <_malloc_r+0x1ec>
 800bbbc:	0982      	lsrs	r2, r0, #6
 800bbbe:	3238      	adds	r2, #56	; 0x38
 800bbc0:	1c57      	adds	r7, r2, #1
 800bbc2:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800bbc6:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800bbca:	45be      	cmp	lr, r7
 800bbcc:	d126      	bne.n	800bc1c <_malloc_r+0x220>
 800bbce:	2001      	movs	r0, #1
 800bbd0:	1092      	asrs	r2, r2, #2
 800bbd2:	fa00 f202 	lsl.w	r2, r0, r2
 800bbd6:	6868      	ldr	r0, [r5, #4]
 800bbd8:	4310      	orrs	r0, r2
 800bbda:	6068      	str	r0, [r5, #4]
 800bbdc:	f8c6 e00c 	str.w	lr, [r6, #12]
 800bbe0:	60b7      	str	r7, [r6, #8]
 800bbe2:	f8ce 6008 	str.w	r6, [lr, #8]
 800bbe6:	e7b3      	b.n	800bb50 <_malloc_r+0x154>
 800bbe8:	2a14      	cmp	r2, #20
 800bbea:	d801      	bhi.n	800bbf0 <_malloc_r+0x1f4>
 800bbec:	325b      	adds	r2, #91	; 0x5b
 800bbee:	e7e7      	b.n	800bbc0 <_malloc_r+0x1c4>
 800bbf0:	2a54      	cmp	r2, #84	; 0x54
 800bbf2:	d802      	bhi.n	800bbfa <_malloc_r+0x1fe>
 800bbf4:	0b02      	lsrs	r2, r0, #12
 800bbf6:	326e      	adds	r2, #110	; 0x6e
 800bbf8:	e7e2      	b.n	800bbc0 <_malloc_r+0x1c4>
 800bbfa:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800bbfe:	d802      	bhi.n	800bc06 <_malloc_r+0x20a>
 800bc00:	0bc2      	lsrs	r2, r0, #15
 800bc02:	3277      	adds	r2, #119	; 0x77
 800bc04:	e7dc      	b.n	800bbc0 <_malloc_r+0x1c4>
 800bc06:	f240 5754 	movw	r7, #1364	; 0x554
 800bc0a:	42ba      	cmp	r2, r7
 800bc0c:	bf9a      	itte	ls
 800bc0e:	0c82      	lsrls	r2, r0, #18
 800bc10:	327c      	addls	r2, #124	; 0x7c
 800bc12:	227e      	movhi	r2, #126	; 0x7e
 800bc14:	e7d4      	b.n	800bbc0 <_malloc_r+0x1c4>
 800bc16:	68bf      	ldr	r7, [r7, #8]
 800bc18:	45be      	cmp	lr, r7
 800bc1a:	d004      	beq.n	800bc26 <_malloc_r+0x22a>
 800bc1c:	687a      	ldr	r2, [r7, #4]
 800bc1e:	f022 0203 	bic.w	r2, r2, #3
 800bc22:	4290      	cmp	r0, r2
 800bc24:	d3f7      	bcc.n	800bc16 <_malloc_r+0x21a>
 800bc26:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800bc2a:	e7d7      	b.n	800bbdc <_malloc_r+0x1e0>
 800bc2c:	6870      	ldr	r0, [r6, #4]
 800bc2e:	68f7      	ldr	r7, [r6, #12]
 800bc30:	f020 0003 	bic.w	r0, r0, #3
 800bc34:	eba0 0a04 	sub.w	sl, r0, r4
 800bc38:	f1ba 0f0f 	cmp.w	sl, #15
 800bc3c:	dd10      	ble.n	800bc60 <_malloc_r+0x264>
 800bc3e:	68b2      	ldr	r2, [r6, #8]
 800bc40:	1933      	adds	r3, r6, r4
 800bc42:	f044 0401 	orr.w	r4, r4, #1
 800bc46:	6074      	str	r4, [r6, #4]
 800bc48:	60d7      	str	r7, [r2, #12]
 800bc4a:	60ba      	str	r2, [r7, #8]
 800bc4c:	f04a 0201 	orr.w	r2, sl, #1
 800bc50:	616b      	str	r3, [r5, #20]
 800bc52:	612b      	str	r3, [r5, #16]
 800bc54:	60d9      	str	r1, [r3, #12]
 800bc56:	6099      	str	r1, [r3, #8]
 800bc58:	605a      	str	r2, [r3, #4]
 800bc5a:	f846 a000 	str.w	sl, [r6, r0]
 800bc5e:	e6ff      	b.n	800ba60 <_malloc_r+0x64>
 800bc60:	f1ba 0f00 	cmp.w	sl, #0
 800bc64:	db0f      	blt.n	800bc86 <_malloc_r+0x28a>
 800bc66:	4430      	add	r0, r6
 800bc68:	6843      	ldr	r3, [r0, #4]
 800bc6a:	f043 0301 	orr.w	r3, r3, #1
 800bc6e:	6043      	str	r3, [r0, #4]
 800bc70:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800bc74:	4648      	mov	r0, r9
 800bc76:	60df      	str	r7, [r3, #12]
 800bc78:	60bb      	str	r3, [r7, #8]
 800bc7a:	f000 fb43 	bl	800c304 <__malloc_unlock>
 800bc7e:	4630      	mov	r0, r6
 800bc80:	b003      	add	sp, #12
 800bc82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc86:	463e      	mov	r6, r7
 800bc88:	e77a      	b.n	800bb80 <_malloc_r+0x184>
 800bc8a:	f85c 0908 	ldr.w	r0, [ip], #-8
 800bc8e:	4584      	cmp	ip, r0
 800bc90:	f103 33ff 	add.w	r3, r3, #4294967295
 800bc94:	f43f af7d 	beq.w	800bb92 <_malloc_r+0x196>
 800bc98:	e781      	b.n	800bb9e <_malloc_r+0x1a2>
 800bc9a:	bf00      	nop
 800bc9c:	20000108 	.word	0x20000108
 800bca0:	20000110 	.word	0x20000110
 800bca4:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800bca8:	f8db 6004 	ldr.w	r6, [fp, #4]
 800bcac:	f026 0603 	bic.w	r6, r6, #3
 800bcb0:	42b4      	cmp	r4, r6
 800bcb2:	d803      	bhi.n	800bcbc <_malloc_r+0x2c0>
 800bcb4:	1b33      	subs	r3, r6, r4
 800bcb6:	2b0f      	cmp	r3, #15
 800bcb8:	f300 8096 	bgt.w	800bde8 <_malloc_r+0x3ec>
 800bcbc:	4a4f      	ldr	r2, [pc, #316]	; (800bdfc <_malloc_r+0x400>)
 800bcbe:	6817      	ldr	r7, [r2, #0]
 800bcc0:	4a4f      	ldr	r2, [pc, #316]	; (800be00 <_malloc_r+0x404>)
 800bcc2:	6811      	ldr	r1, [r2, #0]
 800bcc4:	3710      	adds	r7, #16
 800bcc6:	3101      	adds	r1, #1
 800bcc8:	eb0b 0306 	add.w	r3, fp, r6
 800bccc:	4427      	add	r7, r4
 800bcce:	d005      	beq.n	800bcdc <_malloc_r+0x2e0>
 800bcd0:	494c      	ldr	r1, [pc, #304]	; (800be04 <_malloc_r+0x408>)
 800bcd2:	3901      	subs	r1, #1
 800bcd4:	440f      	add	r7, r1
 800bcd6:	3101      	adds	r1, #1
 800bcd8:	4249      	negs	r1, r1
 800bcda:	400f      	ands	r7, r1
 800bcdc:	4639      	mov	r1, r7
 800bcde:	4648      	mov	r0, r9
 800bce0:	9201      	str	r2, [sp, #4]
 800bce2:	9300      	str	r3, [sp, #0]
 800bce4:	f000 fb94 	bl	800c410 <_sbrk_r>
 800bce8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800bcec:	4680      	mov	r8, r0
 800bcee:	d056      	beq.n	800bd9e <_malloc_r+0x3a2>
 800bcf0:	9b00      	ldr	r3, [sp, #0]
 800bcf2:	9a01      	ldr	r2, [sp, #4]
 800bcf4:	4283      	cmp	r3, r0
 800bcf6:	d901      	bls.n	800bcfc <_malloc_r+0x300>
 800bcf8:	45ab      	cmp	fp, r5
 800bcfa:	d150      	bne.n	800bd9e <_malloc_r+0x3a2>
 800bcfc:	4842      	ldr	r0, [pc, #264]	; (800be08 <_malloc_r+0x40c>)
 800bcfe:	6801      	ldr	r1, [r0, #0]
 800bd00:	4543      	cmp	r3, r8
 800bd02:	eb07 0e01 	add.w	lr, r7, r1
 800bd06:	f8c0 e000 	str.w	lr, [r0]
 800bd0a:	4940      	ldr	r1, [pc, #256]	; (800be0c <_malloc_r+0x410>)
 800bd0c:	4682      	mov	sl, r0
 800bd0e:	d113      	bne.n	800bd38 <_malloc_r+0x33c>
 800bd10:	420b      	tst	r3, r1
 800bd12:	d111      	bne.n	800bd38 <_malloc_r+0x33c>
 800bd14:	68ab      	ldr	r3, [r5, #8]
 800bd16:	443e      	add	r6, r7
 800bd18:	f046 0601 	orr.w	r6, r6, #1
 800bd1c:	605e      	str	r6, [r3, #4]
 800bd1e:	4a3c      	ldr	r2, [pc, #240]	; (800be10 <_malloc_r+0x414>)
 800bd20:	f8da 3000 	ldr.w	r3, [sl]
 800bd24:	6811      	ldr	r1, [r2, #0]
 800bd26:	428b      	cmp	r3, r1
 800bd28:	bf88      	it	hi
 800bd2a:	6013      	strhi	r3, [r2, #0]
 800bd2c:	4a39      	ldr	r2, [pc, #228]	; (800be14 <_malloc_r+0x418>)
 800bd2e:	6811      	ldr	r1, [r2, #0]
 800bd30:	428b      	cmp	r3, r1
 800bd32:	bf88      	it	hi
 800bd34:	6013      	strhi	r3, [r2, #0]
 800bd36:	e032      	b.n	800bd9e <_malloc_r+0x3a2>
 800bd38:	6810      	ldr	r0, [r2, #0]
 800bd3a:	3001      	adds	r0, #1
 800bd3c:	bf1b      	ittet	ne
 800bd3e:	eba8 0303 	subne.w	r3, r8, r3
 800bd42:	4473      	addne	r3, lr
 800bd44:	f8c2 8000 	streq.w	r8, [r2]
 800bd48:	f8ca 3000 	strne.w	r3, [sl]
 800bd4c:	f018 0007 	ands.w	r0, r8, #7
 800bd50:	bf1c      	itt	ne
 800bd52:	f1c0 0008 	rsbne	r0, r0, #8
 800bd56:	4480      	addne	r8, r0
 800bd58:	4b2a      	ldr	r3, [pc, #168]	; (800be04 <_malloc_r+0x408>)
 800bd5a:	4447      	add	r7, r8
 800bd5c:	4418      	add	r0, r3
 800bd5e:	400f      	ands	r7, r1
 800bd60:	1bc7      	subs	r7, r0, r7
 800bd62:	4639      	mov	r1, r7
 800bd64:	4648      	mov	r0, r9
 800bd66:	f000 fb53 	bl	800c410 <_sbrk_r>
 800bd6a:	1c43      	adds	r3, r0, #1
 800bd6c:	bf08      	it	eq
 800bd6e:	4640      	moveq	r0, r8
 800bd70:	f8da 3000 	ldr.w	r3, [sl]
 800bd74:	f8c5 8008 	str.w	r8, [r5, #8]
 800bd78:	bf08      	it	eq
 800bd7a:	2700      	moveq	r7, #0
 800bd7c:	eba0 0008 	sub.w	r0, r0, r8
 800bd80:	443b      	add	r3, r7
 800bd82:	4407      	add	r7, r0
 800bd84:	f047 0701 	orr.w	r7, r7, #1
 800bd88:	45ab      	cmp	fp, r5
 800bd8a:	f8ca 3000 	str.w	r3, [sl]
 800bd8e:	f8c8 7004 	str.w	r7, [r8, #4]
 800bd92:	d0c4      	beq.n	800bd1e <_malloc_r+0x322>
 800bd94:	2e0f      	cmp	r6, #15
 800bd96:	d810      	bhi.n	800bdba <_malloc_r+0x3be>
 800bd98:	2301      	movs	r3, #1
 800bd9a:	f8c8 3004 	str.w	r3, [r8, #4]
 800bd9e:	68ab      	ldr	r3, [r5, #8]
 800bda0:	685a      	ldr	r2, [r3, #4]
 800bda2:	f022 0203 	bic.w	r2, r2, #3
 800bda6:	4294      	cmp	r4, r2
 800bda8:	eba2 0304 	sub.w	r3, r2, r4
 800bdac:	d801      	bhi.n	800bdb2 <_malloc_r+0x3b6>
 800bdae:	2b0f      	cmp	r3, #15
 800bdb0:	dc1a      	bgt.n	800bde8 <_malloc_r+0x3ec>
 800bdb2:	4648      	mov	r0, r9
 800bdb4:	f000 faa6 	bl	800c304 <__malloc_unlock>
 800bdb8:	e62d      	b.n	800ba16 <_malloc_r+0x1a>
 800bdba:	f8db 3004 	ldr.w	r3, [fp, #4]
 800bdbe:	3e0c      	subs	r6, #12
 800bdc0:	f026 0607 	bic.w	r6, r6, #7
 800bdc4:	f003 0301 	and.w	r3, r3, #1
 800bdc8:	4333      	orrs	r3, r6
 800bdca:	f8cb 3004 	str.w	r3, [fp, #4]
 800bdce:	eb0b 0306 	add.w	r3, fp, r6
 800bdd2:	2205      	movs	r2, #5
 800bdd4:	2e0f      	cmp	r6, #15
 800bdd6:	605a      	str	r2, [r3, #4]
 800bdd8:	609a      	str	r2, [r3, #8]
 800bdda:	d9a0      	bls.n	800bd1e <_malloc_r+0x322>
 800bddc:	f10b 0108 	add.w	r1, fp, #8
 800bde0:	4648      	mov	r0, r9
 800bde2:	f003 fe2b 	bl	800fa3c <_free_r>
 800bde6:	e79a      	b.n	800bd1e <_malloc_r+0x322>
 800bde8:	68ae      	ldr	r6, [r5, #8]
 800bdea:	f044 0201 	orr.w	r2, r4, #1
 800bdee:	4434      	add	r4, r6
 800bdf0:	f043 0301 	orr.w	r3, r3, #1
 800bdf4:	6072      	str	r2, [r6, #4]
 800bdf6:	60ac      	str	r4, [r5, #8]
 800bdf8:	6063      	str	r3, [r4, #4]
 800bdfa:	e631      	b.n	800ba60 <_malloc_r+0x64>
 800bdfc:	20000950 	.word	0x20000950
 800be00:	20000510 	.word	0x20000510
 800be04:	00000080 	.word	0x00000080
 800be08:	20000920 	.word	0x20000920
 800be0c:	0000007f 	.word	0x0000007f
 800be10:	20000948 	.word	0x20000948
 800be14:	2000094c 	.word	0x2000094c

0800be18 <memcpy>:
 800be18:	b510      	push	{r4, lr}
 800be1a:	1e43      	subs	r3, r0, #1
 800be1c:	440a      	add	r2, r1
 800be1e:	4291      	cmp	r1, r2
 800be20:	d100      	bne.n	800be24 <memcpy+0xc>
 800be22:	bd10      	pop	{r4, pc}
 800be24:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be28:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be2c:	e7f7      	b.n	800be1e <memcpy+0x6>

0800be2e <memset>:
 800be2e:	4402      	add	r2, r0
 800be30:	4603      	mov	r3, r0
 800be32:	4293      	cmp	r3, r2
 800be34:	d100      	bne.n	800be38 <memset+0xa>
 800be36:	4770      	bx	lr
 800be38:	f803 1b01 	strb.w	r1, [r3], #1
 800be3c:	e7f9      	b.n	800be32 <memset+0x4>
	...

0800be40 <validate_structure>:
 800be40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be42:	6801      	ldr	r1, [r0, #0]
 800be44:	293b      	cmp	r1, #59	; 0x3b
 800be46:	4604      	mov	r4, r0
 800be48:	d911      	bls.n	800be6e <validate_structure+0x2e>
 800be4a:	223c      	movs	r2, #60	; 0x3c
 800be4c:	4668      	mov	r0, sp
 800be4e:	f002 fd85 	bl	800e95c <div>
 800be52:	9a01      	ldr	r2, [sp, #4]
 800be54:	6863      	ldr	r3, [r4, #4]
 800be56:	9900      	ldr	r1, [sp, #0]
 800be58:	2a00      	cmp	r2, #0
 800be5a:	440b      	add	r3, r1
 800be5c:	6063      	str	r3, [r4, #4]
 800be5e:	bfbb      	ittet	lt
 800be60:	323c      	addlt	r2, #60	; 0x3c
 800be62:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800be66:	6022      	strge	r2, [r4, #0]
 800be68:	6022      	strlt	r2, [r4, #0]
 800be6a:	bfb8      	it	lt
 800be6c:	6063      	strlt	r3, [r4, #4]
 800be6e:	6861      	ldr	r1, [r4, #4]
 800be70:	293b      	cmp	r1, #59	; 0x3b
 800be72:	d911      	bls.n	800be98 <validate_structure+0x58>
 800be74:	223c      	movs	r2, #60	; 0x3c
 800be76:	4668      	mov	r0, sp
 800be78:	f002 fd70 	bl	800e95c <div>
 800be7c:	9a01      	ldr	r2, [sp, #4]
 800be7e:	68a3      	ldr	r3, [r4, #8]
 800be80:	9900      	ldr	r1, [sp, #0]
 800be82:	2a00      	cmp	r2, #0
 800be84:	440b      	add	r3, r1
 800be86:	60a3      	str	r3, [r4, #8]
 800be88:	bfbb      	ittet	lt
 800be8a:	323c      	addlt	r2, #60	; 0x3c
 800be8c:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800be90:	6062      	strge	r2, [r4, #4]
 800be92:	6062      	strlt	r2, [r4, #4]
 800be94:	bfb8      	it	lt
 800be96:	60a3      	strlt	r3, [r4, #8]
 800be98:	68a1      	ldr	r1, [r4, #8]
 800be9a:	2917      	cmp	r1, #23
 800be9c:	d911      	bls.n	800bec2 <validate_structure+0x82>
 800be9e:	2218      	movs	r2, #24
 800bea0:	4668      	mov	r0, sp
 800bea2:	f002 fd5b 	bl	800e95c <div>
 800bea6:	9a01      	ldr	r2, [sp, #4]
 800bea8:	68e3      	ldr	r3, [r4, #12]
 800beaa:	9900      	ldr	r1, [sp, #0]
 800beac:	2a00      	cmp	r2, #0
 800beae:	440b      	add	r3, r1
 800beb0:	60e3      	str	r3, [r4, #12]
 800beb2:	bfbb      	ittet	lt
 800beb4:	3218      	addlt	r2, #24
 800beb6:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800beba:	60a2      	strge	r2, [r4, #8]
 800bebc:	60a2      	strlt	r2, [r4, #8]
 800bebe:	bfb8      	it	lt
 800bec0:	60e3      	strlt	r3, [r4, #12]
 800bec2:	6921      	ldr	r1, [r4, #16]
 800bec4:	290b      	cmp	r1, #11
 800bec6:	d911      	bls.n	800beec <validate_structure+0xac>
 800bec8:	220c      	movs	r2, #12
 800beca:	4668      	mov	r0, sp
 800becc:	f002 fd46 	bl	800e95c <div>
 800bed0:	9a01      	ldr	r2, [sp, #4]
 800bed2:	6963      	ldr	r3, [r4, #20]
 800bed4:	9900      	ldr	r1, [sp, #0]
 800bed6:	2a00      	cmp	r2, #0
 800bed8:	440b      	add	r3, r1
 800beda:	6163      	str	r3, [r4, #20]
 800bedc:	bfbb      	ittet	lt
 800bede:	320c      	addlt	r2, #12
 800bee0:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800bee4:	6122      	strge	r2, [r4, #16]
 800bee6:	6122      	strlt	r2, [r4, #16]
 800bee8:	bfb8      	it	lt
 800beea:	6163      	strlt	r3, [r4, #20]
 800beec:	6963      	ldr	r3, [r4, #20]
 800beee:	0799      	lsls	r1, r3, #30
 800bef0:	d143      	bne.n	800bf7a <validate_structure+0x13a>
 800bef2:	2164      	movs	r1, #100	; 0x64
 800bef4:	fb93 f2f1 	sdiv	r2, r3, r1
 800bef8:	fb01 3212 	mls	r2, r1, r2, r3
 800befc:	2a00      	cmp	r2, #0
 800befe:	d13e      	bne.n	800bf7e <validate_structure+0x13e>
 800bf00:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 800bf04:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800bf08:	fb93 f2f1 	sdiv	r2, r3, r1
 800bf0c:	fb01 3312 	mls	r3, r1, r2, r3
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	bf14      	ite	ne
 800bf14:	231c      	movne	r3, #28
 800bf16:	231d      	moveq	r3, #29
 800bf18:	68e2      	ldr	r2, [r4, #12]
 800bf1a:	2a00      	cmp	r2, #0
 800bf1c:	dd31      	ble.n	800bf82 <validate_structure+0x142>
 800bf1e:	4f37      	ldr	r7, [pc, #220]	; (800bffc <validate_structure+0x1bc>)
 800bf20:	2602      	movs	r6, #2
 800bf22:	f04f 0e00 	mov.w	lr, #0
 800bf26:	2064      	movs	r0, #100	; 0x64
 800bf28:	f44f 75c8 	mov.w	r5, #400	; 0x190
 800bf2c:	6921      	ldr	r1, [r4, #16]
 800bf2e:	68e2      	ldr	r2, [r4, #12]
 800bf30:	2901      	cmp	r1, #1
 800bf32:	d05d      	beq.n	800bff0 <validate_structure+0x1b0>
 800bf34:	f857 c021 	ldr.w	ip, [r7, r1, lsl #2]
 800bf38:	4562      	cmp	r2, ip
 800bf3a:	dd2c      	ble.n	800bf96 <validate_structure+0x156>
 800bf3c:	3101      	adds	r1, #1
 800bf3e:	eba2 020c 	sub.w	r2, r2, ip
 800bf42:	290c      	cmp	r1, #12
 800bf44:	60e2      	str	r2, [r4, #12]
 800bf46:	6121      	str	r1, [r4, #16]
 800bf48:	d1f0      	bne.n	800bf2c <validate_structure+0xec>
 800bf4a:	6963      	ldr	r3, [r4, #20]
 800bf4c:	f8c4 e010 	str.w	lr, [r4, #16]
 800bf50:	1c5a      	adds	r2, r3, #1
 800bf52:	0791      	lsls	r1, r2, #30
 800bf54:	6162      	str	r2, [r4, #20]
 800bf56:	d147      	bne.n	800bfe8 <validate_structure+0x1a8>
 800bf58:	fb92 f1f0 	sdiv	r1, r2, r0
 800bf5c:	fb00 2211 	mls	r2, r0, r1, r2
 800bf60:	2a00      	cmp	r2, #0
 800bf62:	d143      	bne.n	800bfec <validate_structure+0x1ac>
 800bf64:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 800bf68:	fb93 f2f5 	sdiv	r2, r3, r5
 800bf6c:	fb05 3312 	mls	r3, r5, r2, r3
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	bf14      	ite	ne
 800bf74:	231c      	movne	r3, #28
 800bf76:	231d      	moveq	r3, #29
 800bf78:	e7d8      	b.n	800bf2c <validate_structure+0xec>
 800bf7a:	231c      	movs	r3, #28
 800bf7c:	e7cc      	b.n	800bf18 <validate_structure+0xd8>
 800bf7e:	231d      	movs	r3, #29
 800bf80:	e7ca      	b.n	800bf18 <validate_structure+0xd8>
 800bf82:	4f1e      	ldr	r7, [pc, #120]	; (800bffc <validate_structure+0x1bc>)
 800bf84:	260b      	movs	r6, #11
 800bf86:	2064      	movs	r0, #100	; 0x64
 800bf88:	f44f 75c8 	mov.w	r5, #400	; 0x190
 800bf8c:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 800bf90:	f1be 0f00 	cmp.w	lr, #0
 800bf94:	dd01      	ble.n	800bf9a <validate_structure+0x15a>
 800bf96:	b003      	add	sp, #12
 800bf98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf9a:	6921      	ldr	r1, [r4, #16]
 800bf9c:	3901      	subs	r1, #1
 800bf9e:	6121      	str	r1, [r4, #16]
 800bfa0:	3101      	adds	r1, #1
 800bfa2:	d114      	bne.n	800bfce <validate_structure+0x18e>
 800bfa4:	6963      	ldr	r3, [r4, #20]
 800bfa6:	6126      	str	r6, [r4, #16]
 800bfa8:	1e59      	subs	r1, r3, #1
 800bfaa:	078a      	lsls	r2, r1, #30
 800bfac:	6161      	str	r1, [r4, #20]
 800bfae:	d117      	bne.n	800bfe0 <validate_structure+0x1a0>
 800bfb0:	fb91 f2f0 	sdiv	r2, r1, r0
 800bfb4:	fb00 1112 	mls	r1, r0, r2, r1
 800bfb8:	b9a1      	cbnz	r1, 800bfe4 <validate_structure+0x1a4>
 800bfba:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 800bfbe:	fb93 f2f5 	sdiv	r2, r3, r5
 800bfc2:	fb05 3312 	mls	r3, r5, r2, r3
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	bf14      	ite	ne
 800bfca:	231c      	movne	r3, #28
 800bfcc:	231d      	moveq	r3, #29
 800bfce:	6922      	ldr	r2, [r4, #16]
 800bfd0:	2a01      	cmp	r2, #1
 800bfd2:	bf14      	ite	ne
 800bfd4:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 800bfd8:	461a      	moveq	r2, r3
 800bfda:	4472      	add	r2, lr
 800bfdc:	60e2      	str	r2, [r4, #12]
 800bfde:	e7d5      	b.n	800bf8c <validate_structure+0x14c>
 800bfe0:	231c      	movs	r3, #28
 800bfe2:	e7f4      	b.n	800bfce <validate_structure+0x18e>
 800bfe4:	231d      	movs	r3, #29
 800bfe6:	e7f2      	b.n	800bfce <validate_structure+0x18e>
 800bfe8:	231c      	movs	r3, #28
 800bfea:	e79f      	b.n	800bf2c <validate_structure+0xec>
 800bfec:	231d      	movs	r3, #29
 800bfee:	e79d      	b.n	800bf2c <validate_structure+0xec>
 800bff0:	4293      	cmp	r3, r2
 800bff2:	dad0      	bge.n	800bf96 <validate_structure+0x156>
 800bff4:	1ad2      	subs	r2, r2, r3
 800bff6:	60e2      	str	r2, [r4, #12]
 800bff8:	6126      	str	r6, [r4, #16]
 800bffa:	e797      	b.n	800bf2c <validate_structure+0xec>
 800bffc:	08012d78 	.word	0x08012d78

0800c000 <mktime>:
 800c000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c004:	4681      	mov	r9, r0
 800c006:	f004 fab9 	bl	801057c <__gettzinfo>
 800c00a:	4680      	mov	r8, r0
 800c00c:	4648      	mov	r0, r9
 800c00e:	f7ff ff17 	bl	800be40 <validate_structure>
 800c012:	e899 0081 	ldmia.w	r9, {r0, r7}
 800c016:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c01a:	4ab4      	ldr	r2, [pc, #720]	; (800c2ec <mktime+0x2ec>)
 800c01c:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800c020:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c024:	253c      	movs	r5, #60	; 0x3c
 800c026:	fb05 0707 	mla	r7, r5, r7, r0
 800c02a:	f8d9 0008 	ldr.w	r0, [r9, #8]
 800c02e:	f44f 6561 	mov.w	r5, #3600	; 0xe10
 800c032:	3c01      	subs	r4, #1
 800c034:	2b01      	cmp	r3, #1
 800c036:	fb05 7000 	mla	r0, r5, r0, r7
 800c03a:	4414      	add	r4, r2
 800c03c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800c040:	dd11      	ble.n	800c066 <mktime+0x66>
 800c042:	0799      	lsls	r1, r3, #30
 800c044:	d10f      	bne.n	800c066 <mktime+0x66>
 800c046:	2164      	movs	r1, #100	; 0x64
 800c048:	fb93 f2f1 	sdiv	r2, r3, r1
 800c04c:	fb01 3212 	mls	r2, r1, r2, r3
 800c050:	b942      	cbnz	r2, 800c064 <mktime+0x64>
 800c052:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 800c056:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800c05a:	fb95 f2f1 	sdiv	r2, r5, r1
 800c05e:	fb01 5212 	mls	r2, r1, r2, r5
 800c062:	b902      	cbnz	r2, 800c066 <mktime+0x66>
 800c064:	3401      	adds	r4, #1
 800c066:	f503 521c 	add.w	r2, r3, #9984	; 0x2700
 800c06a:	3210      	adds	r2, #16
 800c06c:	f644 6120 	movw	r1, #20000	; 0x4e20
 800c070:	428a      	cmp	r2, r1
 800c072:	f8c9 401c 	str.w	r4, [r9, #28]
 800c076:	f200 812d 	bhi.w	800c2d4 <mktime+0x2d4>
 800c07a:	2b46      	cmp	r3, #70	; 0x46
 800c07c:	dd70      	ble.n	800c160 <mktime+0x160>
 800c07e:	2546      	movs	r5, #70	; 0x46
 800c080:	f240 176d 	movw	r7, #365	; 0x16d
 800c084:	2164      	movs	r1, #100	; 0x64
 800c086:	f44f 76c8 	mov.w	r6, #400	; 0x190
 800c08a:	07aa      	lsls	r2, r5, #30
 800c08c:	d162      	bne.n	800c154 <mktime+0x154>
 800c08e:	fb95 f2f1 	sdiv	r2, r5, r1
 800c092:	fb01 5212 	mls	r2, r1, r2, r5
 800c096:	2a00      	cmp	r2, #0
 800c098:	d15f      	bne.n	800c15a <mktime+0x15a>
 800c09a:	f205 7e6c 	addw	lr, r5, #1900	; 0x76c
 800c09e:	fb9e f2f6 	sdiv	r2, lr, r6
 800c0a2:	fb06 e212 	mls	r2, r6, r2, lr
 800c0a6:	2a00      	cmp	r2, #0
 800c0a8:	bf14      	ite	ne
 800c0aa:	463a      	movne	r2, r7
 800c0ac:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800c0b0:	3501      	adds	r5, #1
 800c0b2:	42ab      	cmp	r3, r5
 800c0b4:	4414      	add	r4, r2
 800c0b6:	d1e8      	bne.n	800c08a <mktime+0x8a>
 800c0b8:	4f8d      	ldr	r7, [pc, #564]	; (800c2f0 <mktime+0x2f0>)
 800c0ba:	fb07 0704 	mla	r7, r7, r4, r0
 800c0be:	f001 f9d3 	bl	800d468 <__tz_lock>
 800c0c2:	f001 f9dd 	bl	800d480 <_tzset_unlocked>
 800c0c6:	4b8b      	ldr	r3, [pc, #556]	; (800c2f4 <mktime+0x2f4>)
 800c0c8:	681e      	ldr	r6, [r3, #0]
 800c0ca:	2e00      	cmp	r6, #0
 800c0cc:	f000 810a 	beq.w	800c2e4 <mktime+0x2e4>
 800c0d0:	f8d9 3020 	ldr.w	r3, [r9, #32]
 800c0d4:	f8d9 0014 	ldr.w	r0, [r9, #20]
 800c0d8:	2b01      	cmp	r3, #1
 800c0da:	bfa8      	it	ge
 800c0dc:	2301      	movge	r3, #1
 800c0de:	469a      	mov	sl, r3
 800c0e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c0e4:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800c0e8:	4298      	cmp	r0, r3
 800c0ea:	d17c      	bne.n	800c1e6 <mktime+0x1e6>
 800c0ec:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
 800c0f0:	f8d8 3020 	ldr.w	r3, [r8, #32]
 800c0f4:	f8d8 003c 	ldr.w	r0, [r8, #60]	; 0x3c
 800c0f8:	f8d8 101c 	ldr.w	r1, [r8, #28]
 800c0fc:	1ad6      	subs	r6, r2, r3
 800c0fe:	42b7      	cmp	r7, r6
 800c100:	eba1 0100 	sub.w	r1, r1, r0
 800c104:	da76      	bge.n	800c1f4 <mktime+0x1f4>
 800c106:	f8d8 2000 	ldr.w	r2, [r8]
 800c10a:	2a00      	cmp	r2, #0
 800c10c:	d076      	beq.n	800c1fc <mktime+0x1fc>
 800c10e:	428f      	cmp	r7, r1
 800c110:	f2c0 80e3 	blt.w	800c2da <mktime+0x2da>
 800c114:	42b7      	cmp	r7, r6
 800c116:	bfac      	ite	ge
 800c118:	2600      	movge	r6, #0
 800c11a:	2601      	movlt	r6, #1
 800c11c:	f1ba 0f00 	cmp.w	sl, #0
 800c120:	da72      	bge.n	800c208 <mktime+0x208>
 800c122:	2e01      	cmp	r6, #1
 800c124:	f040 80de 	bne.w	800c2e4 <mktime+0x2e4>
 800c128:	f8d8 503c 	ldr.w	r5, [r8, #60]	; 0x3c
 800c12c:	2601      	movs	r6, #1
 800c12e:	443d      	add	r5, r7
 800c130:	f001 f9a0 	bl	800d474 <__tz_unlock>
 800c134:	3404      	adds	r4, #4
 800c136:	2307      	movs	r3, #7
 800c138:	fb94 f3f3 	sdiv	r3, r4, r3
 800c13c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800c140:	1ae4      	subs	r4, r4, r3
 800c142:	bf48      	it	mi
 800c144:	3407      	addmi	r4, #7
 800c146:	f8c9 6020 	str.w	r6, [r9, #32]
 800c14a:	f8c9 4018 	str.w	r4, [r9, #24]
 800c14e:	4628      	mov	r0, r5
 800c150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c154:	f240 126d 	movw	r2, #365	; 0x16d
 800c158:	e7aa      	b.n	800c0b0 <mktime+0xb0>
 800c15a:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800c15e:	e7a7      	b.n	800c0b0 <mktime+0xb0>
 800c160:	d01e      	beq.n	800c1a0 <mktime+0x1a0>
 800c162:	2245      	movs	r2, #69	; 0x45
 800c164:	f240 176d 	movw	r7, #365	; 0x16d
 800c168:	2564      	movs	r5, #100	; 0x64
 800c16a:	f44f 76c8 	mov.w	r6, #400	; 0x190
 800c16e:	429a      	cmp	r2, r3
 800c170:	dc18      	bgt.n	800c1a4 <mktime+0x1a4>
 800c172:	079d      	lsls	r5, r3, #30
 800c174:	d131      	bne.n	800c1da <mktime+0x1da>
 800c176:	2164      	movs	r1, #100	; 0x64
 800c178:	fb93 f2f1 	sdiv	r2, r3, r1
 800c17c:	fb01 3212 	mls	r2, r1, r2, r3
 800c180:	bb72      	cbnz	r2, 800c1e0 <mktime+0x1e0>
 800c182:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 800c186:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800c18a:	fb95 f2f1 	sdiv	r2, r5, r1
 800c18e:	fb01 5212 	mls	r2, r1, r2, r5
 800c192:	2a00      	cmp	r2, #0
 800c194:	f240 126d 	movw	r2, #365	; 0x16d
 800c198:	bf08      	it	eq
 800c19a:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800c19e:	1aa4      	subs	r4, r4, r2
 800c1a0:	461d      	mov	r5, r3
 800c1a2:	e789      	b.n	800c0b8 <mktime+0xb8>
 800c1a4:	0791      	lsls	r1, r2, #30
 800c1a6:	d112      	bne.n	800c1ce <mktime+0x1ce>
 800c1a8:	fb92 f1f5 	sdiv	r1, r2, r5
 800c1ac:	fb05 2111 	mls	r1, r5, r1, r2
 800c1b0:	b981      	cbnz	r1, 800c1d4 <mktime+0x1d4>
 800c1b2:	f202 7e6c 	addw	lr, r2, #1900	; 0x76c
 800c1b6:	fb9e f1f6 	sdiv	r1, lr, r6
 800c1ba:	fb06 e111 	mls	r1, r6, r1, lr
 800c1be:	2900      	cmp	r1, #0
 800c1c0:	bf14      	ite	ne
 800c1c2:	4639      	movne	r1, r7
 800c1c4:	f44f 71b7 	moveq.w	r1, #366	; 0x16e
 800c1c8:	1a64      	subs	r4, r4, r1
 800c1ca:	3a01      	subs	r2, #1
 800c1cc:	e7cf      	b.n	800c16e <mktime+0x16e>
 800c1ce:	f240 116d 	movw	r1, #365	; 0x16d
 800c1d2:	e7f9      	b.n	800c1c8 <mktime+0x1c8>
 800c1d4:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 800c1d8:	e7f6      	b.n	800c1c8 <mktime+0x1c8>
 800c1da:	f240 126d 	movw	r2, #365	; 0x16d
 800c1de:	e7de      	b.n	800c19e <mktime+0x19e>
 800c1e0:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800c1e4:	e7db      	b.n	800c19e <mktime+0x19e>
 800c1e6:	f001 f897 	bl	800d318 <__tzcalc_limits>
 800c1ea:	2800      	cmp	r0, #0
 800c1ec:	f47f af7e 	bne.w	800c0ec <mktime+0xec>
 800c1f0:	4656      	mov	r6, sl
 800c1f2:	e796      	b.n	800c122 <mktime+0x122>
 800c1f4:	1a12      	subs	r2, r2, r0
 800c1f6:	4297      	cmp	r7, r2
 800c1f8:	dbfa      	blt.n	800c1f0 <mktime+0x1f0>
 800c1fa:	e784      	b.n	800c106 <mktime+0x106>
 800c1fc:	428f      	cmp	r7, r1
 800c1fe:	db89      	blt.n	800c114 <mktime+0x114>
 800c200:	f1ba 0f00 	cmp.w	sl, #0
 800c204:	db90      	blt.n	800c128 <mktime+0x128>
 800c206:	2601      	movs	r6, #1
 800c208:	ea8a 0a06 	eor.w	sl, sl, r6
 800c20c:	f1ba 0f01 	cmp.w	sl, #1
 800c210:	d187      	bne.n	800c122 <mktime+0x122>
 800c212:	1a1b      	subs	r3, r3, r0
 800c214:	b906      	cbnz	r6, 800c218 <mktime+0x218>
 800c216:	425b      	negs	r3, r3
 800c218:	f8d9 2000 	ldr.w	r2, [r9]
 800c21c:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 800c220:	441a      	add	r2, r3
 800c222:	f8c9 2000 	str.w	r2, [r9]
 800c226:	4648      	mov	r0, r9
 800c228:	441f      	add	r7, r3
 800c22a:	f7ff fe09 	bl	800be40 <validate_structure>
 800c22e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800c232:	ebb3 030a 	subs.w	r3, r3, sl
 800c236:	f43f af74 	beq.w	800c122 <mktime+0x122>
 800c23a:	2b01      	cmp	r3, #1
 800c23c:	dc21      	bgt.n	800c282 <mktime+0x282>
 800c23e:	1c98      	adds	r0, r3, #2
 800c240:	bfd8      	it	le
 800c242:	2301      	movle	r3, #1
 800c244:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800c248:	441c      	add	r4, r3
 800c24a:	189b      	adds	r3, r3, r2
 800c24c:	d522      	bpl.n	800c294 <mktime+0x294>
 800c24e:	1e6a      	subs	r2, r5, #1
 800c250:	0791      	lsls	r1, r2, #30
 800c252:	d119      	bne.n	800c288 <mktime+0x288>
 800c254:	2164      	movs	r1, #100	; 0x64
 800c256:	fb92 f3f1 	sdiv	r3, r2, r1
 800c25a:	fb01 2313 	mls	r3, r1, r3, r2
 800c25e:	b9b3      	cbnz	r3, 800c28e <mktime+0x28e>
 800c260:	f205 756b 	addw	r5, r5, #1899	; 0x76b
 800c264:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800c268:	fb95 f3f2 	sdiv	r3, r5, r2
 800c26c:	fb02 5513 	mls	r5, r2, r3, r5
 800c270:	2d00      	cmp	r5, #0
 800c272:	f240 136d 	movw	r3, #365	; 0x16d
 800c276:	bf18      	it	ne
 800c278:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 800c27c:	f8c9 301c 	str.w	r3, [r9, #28]
 800c280:	e74f      	b.n	800c122 <mktime+0x122>
 800c282:	f04f 33ff 	mov.w	r3, #4294967295
 800c286:	e7dd      	b.n	800c244 <mktime+0x244>
 800c288:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 800c28c:	e7f6      	b.n	800c27c <mktime+0x27c>
 800c28e:	f240 136d 	movw	r3, #365	; 0x16d
 800c292:	e7f3      	b.n	800c27c <mktime+0x27c>
 800c294:	07aa      	lsls	r2, r5, #30
 800c296:	d117      	bne.n	800c2c8 <mktime+0x2c8>
 800c298:	2164      	movs	r1, #100	; 0x64
 800c29a:	fb95 f2f1 	sdiv	r2, r5, r1
 800c29e:	fb01 5212 	mls	r2, r1, r2, r5
 800c2a2:	b9a2      	cbnz	r2, 800c2ce <mktime+0x2ce>
 800c2a4:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 800c2a8:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800c2ac:	fb95 f2f1 	sdiv	r2, r5, r1
 800c2b0:	fb01 5512 	mls	r5, r1, r2, r5
 800c2b4:	2d00      	cmp	r5, #0
 800c2b6:	f240 126d 	movw	r2, #365	; 0x16d
 800c2ba:	bf08      	it	eq
 800c2bc:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800c2c0:	429a      	cmp	r2, r3
 800c2c2:	bfd8      	it	le
 800c2c4:	1a9b      	suble	r3, r3, r2
 800c2c6:	e7d9      	b.n	800c27c <mktime+0x27c>
 800c2c8:	f240 126d 	movw	r2, #365	; 0x16d
 800c2cc:	e7f8      	b.n	800c2c0 <mktime+0x2c0>
 800c2ce:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800c2d2:	e7f5      	b.n	800c2c0 <mktime+0x2c0>
 800c2d4:	f04f 35ff 	mov.w	r5, #4294967295
 800c2d8:	e739      	b.n	800c14e <mktime+0x14e>
 800c2da:	f1ba 0f00 	cmp.w	sl, #0
 800c2de:	f04f 0600 	mov.w	r6, #0
 800c2e2:	da91      	bge.n	800c208 <mktime+0x208>
 800c2e4:	f8d8 5020 	ldr.w	r5, [r8, #32]
 800c2e8:	443d      	add	r5, r7
 800c2ea:	e721      	b.n	800c130 <mktime+0x130>
 800c2ec:	08012da8 	.word	0x08012da8
 800c2f0:	00015180 	.word	0x00015180
 800c2f4:	20000970 	.word	0x20000970

0800c2f8 <__malloc_lock>:
 800c2f8:	4801      	ldr	r0, [pc, #4]	; (800c300 <__malloc_lock+0x8>)
 800c2fa:	f004 ba10 	b.w	801071e <__retarget_lock_acquire_recursive>
 800c2fe:	bf00      	nop
 800c300:	20002488 	.word	0x20002488

0800c304 <__malloc_unlock>:
 800c304:	4801      	ldr	r0, [pc, #4]	; (800c30c <__malloc_unlock+0x8>)
 800c306:	f004 ba0c 	b.w	8010722 <__retarget_lock_release_recursive>
 800c30a:	bf00      	nop
 800c30c:	20002488 	.word	0x20002488

0800c310 <printf>:
 800c310:	b40f      	push	{r0, r1, r2, r3}
 800c312:	4b0a      	ldr	r3, [pc, #40]	; (800c33c <printf+0x2c>)
 800c314:	b513      	push	{r0, r1, r4, lr}
 800c316:	681c      	ldr	r4, [r3, #0]
 800c318:	b124      	cbz	r4, 800c324 <printf+0x14>
 800c31a:	69a3      	ldr	r3, [r4, #24]
 800c31c:	b913      	cbnz	r3, 800c324 <printf+0x14>
 800c31e:	4620      	mov	r0, r4
 800c320:	f003 fab6 	bl	800f890 <__sinit>
 800c324:	ab05      	add	r3, sp, #20
 800c326:	9a04      	ldr	r2, [sp, #16]
 800c328:	68a1      	ldr	r1, [r4, #8]
 800c32a:	9301      	str	r3, [sp, #4]
 800c32c:	4620      	mov	r0, r4
 800c32e:	f001 fa2f 	bl	800d790 <_vfprintf_r>
 800c332:	b002      	add	sp, #8
 800c334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c338:	b004      	add	sp, #16
 800c33a:	4770      	bx	lr
 800c33c:	20000014 	.word	0x20000014

0800c340 <_puts_r>:
 800c340:	b530      	push	{r4, r5, lr}
 800c342:	4605      	mov	r5, r0
 800c344:	b089      	sub	sp, #36	; 0x24
 800c346:	4608      	mov	r0, r1
 800c348:	460c      	mov	r4, r1
 800c34a:	f7f3 ff4b 	bl	80001e4 <strlen>
 800c34e:	4b28      	ldr	r3, [pc, #160]	; (800c3f0 <_puts_r+0xb0>)
 800c350:	9306      	str	r3, [sp, #24]
 800c352:	2301      	movs	r3, #1
 800c354:	9005      	str	r0, [sp, #20]
 800c356:	9307      	str	r3, [sp, #28]
 800c358:	4418      	add	r0, r3
 800c35a:	ab04      	add	r3, sp, #16
 800c35c:	9301      	str	r3, [sp, #4]
 800c35e:	2302      	movs	r3, #2
 800c360:	9404      	str	r4, [sp, #16]
 800c362:	9003      	str	r0, [sp, #12]
 800c364:	9302      	str	r3, [sp, #8]
 800c366:	b125      	cbz	r5, 800c372 <_puts_r+0x32>
 800c368:	69ab      	ldr	r3, [r5, #24]
 800c36a:	b913      	cbnz	r3, 800c372 <_puts_r+0x32>
 800c36c:	4628      	mov	r0, r5
 800c36e:	f003 fa8f 	bl	800f890 <__sinit>
 800c372:	69ab      	ldr	r3, [r5, #24]
 800c374:	68ac      	ldr	r4, [r5, #8]
 800c376:	b913      	cbnz	r3, 800c37e <_puts_r+0x3e>
 800c378:	4628      	mov	r0, r5
 800c37a:	f003 fa89 	bl	800f890 <__sinit>
 800c37e:	4b1d      	ldr	r3, [pc, #116]	; (800c3f4 <_puts_r+0xb4>)
 800c380:	429c      	cmp	r4, r3
 800c382:	d12a      	bne.n	800c3da <_puts_r+0x9a>
 800c384:	686c      	ldr	r4, [r5, #4]
 800c386:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c388:	07db      	lsls	r3, r3, #31
 800c38a:	d405      	bmi.n	800c398 <_puts_r+0x58>
 800c38c:	89a3      	ldrh	r3, [r4, #12]
 800c38e:	0598      	lsls	r0, r3, #22
 800c390:	d402      	bmi.n	800c398 <_puts_r+0x58>
 800c392:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c394:	f004 f9c3 	bl	801071e <__retarget_lock_acquire_recursive>
 800c398:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c39c:	0499      	lsls	r1, r3, #18
 800c39e:	d406      	bmi.n	800c3ae <_puts_r+0x6e>
 800c3a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c3a4:	81a3      	strh	r3, [r4, #12]
 800c3a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c3a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c3ac:	6663      	str	r3, [r4, #100]	; 0x64
 800c3ae:	4628      	mov	r0, r5
 800c3b0:	aa01      	add	r2, sp, #4
 800c3b2:	4621      	mov	r1, r4
 800c3b4:	f003 fbfe 	bl	800fbb4 <__sfvwrite_r>
 800c3b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c3ba:	2800      	cmp	r0, #0
 800c3bc:	bf14      	ite	ne
 800c3be:	f04f 35ff 	movne.w	r5, #4294967295
 800c3c2:	250a      	moveq	r5, #10
 800c3c4:	07da      	lsls	r2, r3, #31
 800c3c6:	d405      	bmi.n	800c3d4 <_puts_r+0x94>
 800c3c8:	89a3      	ldrh	r3, [r4, #12]
 800c3ca:	059b      	lsls	r3, r3, #22
 800c3cc:	d402      	bmi.n	800c3d4 <_puts_r+0x94>
 800c3ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c3d0:	f004 f9a7 	bl	8010722 <__retarget_lock_release_recursive>
 800c3d4:	4628      	mov	r0, r5
 800c3d6:	b009      	add	sp, #36	; 0x24
 800c3d8:	bd30      	pop	{r4, r5, pc}
 800c3da:	4b07      	ldr	r3, [pc, #28]	; (800c3f8 <_puts_r+0xb8>)
 800c3dc:	429c      	cmp	r4, r3
 800c3de:	d101      	bne.n	800c3e4 <_puts_r+0xa4>
 800c3e0:	68ac      	ldr	r4, [r5, #8]
 800c3e2:	e7d0      	b.n	800c386 <_puts_r+0x46>
 800c3e4:	4b05      	ldr	r3, [pc, #20]	; (800c3fc <_puts_r+0xbc>)
 800c3e6:	429c      	cmp	r4, r3
 800c3e8:	bf08      	it	eq
 800c3ea:	68ec      	ldreq	r4, [r5, #12]
 800c3ec:	e7cb      	b.n	800c386 <_puts_r+0x46>
 800c3ee:	bf00      	nop
 800c3f0:	08012e38 	.word	0x08012e38
 800c3f4:	08012f50 	.word	0x08012f50
 800c3f8:	08012f70 	.word	0x08012f70
 800c3fc:	08012f30 	.word	0x08012f30

0800c400 <puts>:
 800c400:	4b02      	ldr	r3, [pc, #8]	; (800c40c <puts+0xc>)
 800c402:	4601      	mov	r1, r0
 800c404:	6818      	ldr	r0, [r3, #0]
 800c406:	f7ff bf9b 	b.w	800c340 <_puts_r>
 800c40a:	bf00      	nop
 800c40c:	20000014 	.word	0x20000014

0800c410 <_sbrk_r>:
 800c410:	b538      	push	{r3, r4, r5, lr}
 800c412:	4c06      	ldr	r4, [pc, #24]	; (800c42c <_sbrk_r+0x1c>)
 800c414:	2300      	movs	r3, #0
 800c416:	4605      	mov	r5, r0
 800c418:	4608      	mov	r0, r1
 800c41a:	6023      	str	r3, [r4, #0]
 800c41c:	f7ff f932 	bl	800b684 <_sbrk>
 800c420:	1c43      	adds	r3, r0, #1
 800c422:	d102      	bne.n	800c42a <_sbrk_r+0x1a>
 800c424:	6823      	ldr	r3, [r4, #0]
 800c426:	b103      	cbz	r3, 800c42a <_sbrk_r+0x1a>
 800c428:	602b      	str	r3, [r5, #0]
 800c42a:	bd38      	pop	{r3, r4, r5, pc}
 800c42c:	20002490 	.word	0x20002490

0800c430 <setbuf>:
 800c430:	2900      	cmp	r1, #0
 800c432:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c436:	bf0c      	ite	eq
 800c438:	2202      	moveq	r2, #2
 800c43a:	2200      	movne	r2, #0
 800c43c:	f000 b800 	b.w	800c440 <setvbuf>

0800c440 <setvbuf>:
 800c440:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c444:	461d      	mov	r5, r3
 800c446:	4b60      	ldr	r3, [pc, #384]	; (800c5c8 <setvbuf+0x188>)
 800c448:	681e      	ldr	r6, [r3, #0]
 800c44a:	4604      	mov	r4, r0
 800c44c:	460f      	mov	r7, r1
 800c44e:	4690      	mov	r8, r2
 800c450:	b126      	cbz	r6, 800c45c <setvbuf+0x1c>
 800c452:	69b3      	ldr	r3, [r6, #24]
 800c454:	b913      	cbnz	r3, 800c45c <setvbuf+0x1c>
 800c456:	4630      	mov	r0, r6
 800c458:	f003 fa1a 	bl	800f890 <__sinit>
 800c45c:	4b5b      	ldr	r3, [pc, #364]	; (800c5cc <setvbuf+0x18c>)
 800c45e:	429c      	cmp	r4, r3
 800c460:	d166      	bne.n	800c530 <setvbuf+0xf0>
 800c462:	6874      	ldr	r4, [r6, #4]
 800c464:	f1b8 0f02 	cmp.w	r8, #2
 800c468:	d006      	beq.n	800c478 <setvbuf+0x38>
 800c46a:	f1b8 0f01 	cmp.w	r8, #1
 800c46e:	f200 80a7 	bhi.w	800c5c0 <setvbuf+0x180>
 800c472:	2d00      	cmp	r5, #0
 800c474:	f2c0 80a4 	blt.w	800c5c0 <setvbuf+0x180>
 800c478:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c47a:	07da      	lsls	r2, r3, #31
 800c47c:	d405      	bmi.n	800c48a <setvbuf+0x4a>
 800c47e:	89a3      	ldrh	r3, [r4, #12]
 800c480:	059b      	lsls	r3, r3, #22
 800c482:	d402      	bmi.n	800c48a <setvbuf+0x4a>
 800c484:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c486:	f004 f94a 	bl	801071e <__retarget_lock_acquire_recursive>
 800c48a:	4621      	mov	r1, r4
 800c48c:	4630      	mov	r0, r6
 800c48e:	f003 f96b 	bl	800f768 <_fflush_r>
 800c492:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c494:	b141      	cbz	r1, 800c4a8 <setvbuf+0x68>
 800c496:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c49a:	4299      	cmp	r1, r3
 800c49c:	d002      	beq.n	800c4a4 <setvbuf+0x64>
 800c49e:	4630      	mov	r0, r6
 800c4a0:	f003 facc 	bl	800fa3c <_free_r>
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	6363      	str	r3, [r4, #52]	; 0x34
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	61a3      	str	r3, [r4, #24]
 800c4ac:	6063      	str	r3, [r4, #4]
 800c4ae:	89a3      	ldrh	r3, [r4, #12]
 800c4b0:	0618      	lsls	r0, r3, #24
 800c4b2:	d503      	bpl.n	800c4bc <setvbuf+0x7c>
 800c4b4:	6921      	ldr	r1, [r4, #16]
 800c4b6:	4630      	mov	r0, r6
 800c4b8:	f003 fac0 	bl	800fa3c <_free_r>
 800c4bc:	89a3      	ldrh	r3, [r4, #12]
 800c4be:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800c4c2:	f023 0303 	bic.w	r3, r3, #3
 800c4c6:	f1b8 0f02 	cmp.w	r8, #2
 800c4ca:	81a3      	strh	r3, [r4, #12]
 800c4cc:	d072      	beq.n	800c5b4 <setvbuf+0x174>
 800c4ce:	ab01      	add	r3, sp, #4
 800c4d0:	466a      	mov	r2, sp
 800c4d2:	4621      	mov	r1, r4
 800c4d4:	4630      	mov	r0, r6
 800c4d6:	f004 f925 	bl	8010724 <__swhatbuf_r>
 800c4da:	89a3      	ldrh	r3, [r4, #12]
 800c4dc:	4318      	orrs	r0, r3
 800c4de:	81a0      	strh	r0, [r4, #12]
 800c4e0:	2d00      	cmp	r5, #0
 800c4e2:	d12f      	bne.n	800c544 <setvbuf+0x104>
 800c4e4:	9d00      	ldr	r5, [sp, #0]
 800c4e6:	4628      	mov	r0, r5
 800c4e8:	f7ff fa78 	bl	800b9dc <malloc>
 800c4ec:	4607      	mov	r7, r0
 800c4ee:	2800      	cmp	r0, #0
 800c4f0:	d162      	bne.n	800c5b8 <setvbuf+0x178>
 800c4f2:	f8dd 9000 	ldr.w	r9, [sp]
 800c4f6:	45a9      	cmp	r9, r5
 800c4f8:	d150      	bne.n	800c59c <setvbuf+0x15c>
 800c4fa:	f04f 35ff 	mov.w	r5, #4294967295
 800c4fe:	2200      	movs	r2, #0
 800c500:	60a2      	str	r2, [r4, #8]
 800c502:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800c506:	6022      	str	r2, [r4, #0]
 800c508:	6122      	str	r2, [r4, #16]
 800c50a:	2201      	movs	r2, #1
 800c50c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c510:	6162      	str	r2, [r4, #20]
 800c512:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c514:	f043 0302 	orr.w	r3, r3, #2
 800c518:	07d1      	lsls	r1, r2, #31
 800c51a:	81a3      	strh	r3, [r4, #12]
 800c51c:	d404      	bmi.n	800c528 <setvbuf+0xe8>
 800c51e:	059b      	lsls	r3, r3, #22
 800c520:	d402      	bmi.n	800c528 <setvbuf+0xe8>
 800c522:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c524:	f004 f8fd 	bl	8010722 <__retarget_lock_release_recursive>
 800c528:	4628      	mov	r0, r5
 800c52a:	b003      	add	sp, #12
 800c52c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c530:	4b27      	ldr	r3, [pc, #156]	; (800c5d0 <setvbuf+0x190>)
 800c532:	429c      	cmp	r4, r3
 800c534:	d101      	bne.n	800c53a <setvbuf+0xfa>
 800c536:	68b4      	ldr	r4, [r6, #8]
 800c538:	e794      	b.n	800c464 <setvbuf+0x24>
 800c53a:	4b26      	ldr	r3, [pc, #152]	; (800c5d4 <setvbuf+0x194>)
 800c53c:	429c      	cmp	r4, r3
 800c53e:	bf08      	it	eq
 800c540:	68f4      	ldreq	r4, [r6, #12]
 800c542:	e78f      	b.n	800c464 <setvbuf+0x24>
 800c544:	2f00      	cmp	r7, #0
 800c546:	d0ce      	beq.n	800c4e6 <setvbuf+0xa6>
 800c548:	69b3      	ldr	r3, [r6, #24]
 800c54a:	b913      	cbnz	r3, 800c552 <setvbuf+0x112>
 800c54c:	4630      	mov	r0, r6
 800c54e:	f003 f99f 	bl	800f890 <__sinit>
 800c552:	9b00      	ldr	r3, [sp, #0]
 800c554:	6127      	str	r7, [r4, #16]
 800c556:	429d      	cmp	r5, r3
 800c558:	bf18      	it	ne
 800c55a:	89a3      	ldrhne	r3, [r4, #12]
 800c55c:	6027      	str	r7, [r4, #0]
 800c55e:	bf1c      	itt	ne
 800c560:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800c564:	81a3      	strhne	r3, [r4, #12]
 800c566:	f1b8 0f01 	cmp.w	r8, #1
 800c56a:	bf08      	it	eq
 800c56c:	89a3      	ldrheq	r3, [r4, #12]
 800c56e:	6165      	str	r5, [r4, #20]
 800c570:	bf04      	itt	eq
 800c572:	f043 0301 	orreq.w	r3, r3, #1
 800c576:	81a3      	strheq	r3, [r4, #12]
 800c578:	89a3      	ldrh	r3, [r4, #12]
 800c57a:	f013 0208 	ands.w	r2, r3, #8
 800c57e:	d01d      	beq.n	800c5bc <setvbuf+0x17c>
 800c580:	07da      	lsls	r2, r3, #31
 800c582:	bf41      	itttt	mi
 800c584:	2200      	movmi	r2, #0
 800c586:	426d      	negmi	r5, r5
 800c588:	60a2      	strmi	r2, [r4, #8]
 800c58a:	61a5      	strmi	r5, [r4, #24]
 800c58c:	bf58      	it	pl
 800c58e:	60a5      	strpl	r5, [r4, #8]
 800c590:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c592:	f015 0501 	ands.w	r5, r5, #1
 800c596:	d0c2      	beq.n	800c51e <setvbuf+0xde>
 800c598:	2500      	movs	r5, #0
 800c59a:	e7c5      	b.n	800c528 <setvbuf+0xe8>
 800c59c:	4648      	mov	r0, r9
 800c59e:	f7ff fa1d 	bl	800b9dc <malloc>
 800c5a2:	4607      	mov	r7, r0
 800c5a4:	2800      	cmp	r0, #0
 800c5a6:	d0a8      	beq.n	800c4fa <setvbuf+0xba>
 800c5a8:	89a3      	ldrh	r3, [r4, #12]
 800c5aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5ae:	81a3      	strh	r3, [r4, #12]
 800c5b0:	464d      	mov	r5, r9
 800c5b2:	e7c9      	b.n	800c548 <setvbuf+0x108>
 800c5b4:	2500      	movs	r5, #0
 800c5b6:	e7a2      	b.n	800c4fe <setvbuf+0xbe>
 800c5b8:	46a9      	mov	r9, r5
 800c5ba:	e7f5      	b.n	800c5a8 <setvbuf+0x168>
 800c5bc:	60a2      	str	r2, [r4, #8]
 800c5be:	e7e7      	b.n	800c590 <setvbuf+0x150>
 800c5c0:	f04f 35ff 	mov.w	r5, #4294967295
 800c5c4:	e7b0      	b.n	800c528 <setvbuf+0xe8>
 800c5c6:	bf00      	nop
 800c5c8:	20000014 	.word	0x20000014
 800c5cc:	08012f50 	.word	0x08012f50
 800c5d0:	08012f70 	.word	0x08012f70
 800c5d4:	08012f30 	.word	0x08012f30

0800c5d8 <strchr>:
 800c5d8:	b2c9      	uxtb	r1, r1
 800c5da:	4603      	mov	r3, r0
 800c5dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5e0:	b11a      	cbz	r2, 800c5ea <strchr+0x12>
 800c5e2:	4291      	cmp	r1, r2
 800c5e4:	d1f9      	bne.n	800c5da <strchr+0x2>
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	4770      	bx	lr
 800c5ea:	2900      	cmp	r1, #0
 800c5ec:	bf0c      	ite	eq
 800c5ee:	4618      	moveq	r0, r3
 800c5f0:	2000      	movne	r0, #0
 800c5f2:	4770      	bx	lr

0800c5f4 <sulp>:
 800c5f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5f8:	460f      	mov	r7, r1
 800c5fa:	4690      	mov	r8, r2
 800c5fc:	f004 fbea 	bl	8010dd4 <__ulp>
 800c600:	4604      	mov	r4, r0
 800c602:	460d      	mov	r5, r1
 800c604:	f1b8 0f00 	cmp.w	r8, #0
 800c608:	d011      	beq.n	800c62e <sulp+0x3a>
 800c60a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c60e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c612:	2b00      	cmp	r3, #0
 800c614:	dd0b      	ble.n	800c62e <sulp+0x3a>
 800c616:	051b      	lsls	r3, r3, #20
 800c618:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c61c:	2400      	movs	r4, #0
 800c61e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c622:	4622      	mov	r2, r4
 800c624:	462b      	mov	r3, r5
 800c626:	f7f3 fff3 	bl	8000610 <__aeabi_dmul>
 800c62a:	4604      	mov	r4, r0
 800c62c:	460d      	mov	r5, r1
 800c62e:	4620      	mov	r0, r4
 800c630:	4629      	mov	r1, r5
 800c632:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800c638 <_strtod_l>:
 800c638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c63c:	4699      	mov	r9, r3
 800c63e:	b09f      	sub	sp, #124	; 0x7c
 800c640:	2300      	movs	r3, #0
 800c642:	4680      	mov	r8, r0
 800c644:	4648      	mov	r0, r9
 800c646:	460c      	mov	r4, r1
 800c648:	9215      	str	r2, [sp, #84]	; 0x54
 800c64a:	931a      	str	r3, [sp, #104]	; 0x68
 800c64c:	f004 f854 	bl	80106f8 <__localeconv_l>
 800c650:	4607      	mov	r7, r0
 800c652:	6800      	ldr	r0, [r0, #0]
 800c654:	f7f3 fdc6 	bl	80001e4 <strlen>
 800c658:	f04f 0a00 	mov.w	sl, #0
 800c65c:	4605      	mov	r5, r0
 800c65e:	f04f 0b00 	mov.w	fp, #0
 800c662:	9419      	str	r4, [sp, #100]	; 0x64
 800c664:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c666:	781a      	ldrb	r2, [r3, #0]
 800c668:	2a0d      	cmp	r2, #13
 800c66a:	d833      	bhi.n	800c6d4 <_strtod_l+0x9c>
 800c66c:	2a09      	cmp	r2, #9
 800c66e:	d237      	bcs.n	800c6e0 <_strtod_l+0xa8>
 800c670:	2a00      	cmp	r2, #0
 800c672:	d03f      	beq.n	800c6f4 <_strtod_l+0xbc>
 800c674:	2300      	movs	r3, #0
 800c676:	9309      	str	r3, [sp, #36]	; 0x24
 800c678:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800c67a:	7833      	ldrb	r3, [r6, #0]
 800c67c:	2b30      	cmp	r3, #48	; 0x30
 800c67e:	f040 8101 	bne.w	800c884 <_strtod_l+0x24c>
 800c682:	7873      	ldrb	r3, [r6, #1]
 800c684:	2b58      	cmp	r3, #88	; 0x58
 800c686:	d001      	beq.n	800c68c <_strtod_l+0x54>
 800c688:	2b78      	cmp	r3, #120	; 0x78
 800c68a:	d16b      	bne.n	800c764 <_strtod_l+0x12c>
 800c68c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c68e:	9301      	str	r3, [sp, #4]
 800c690:	ab1a      	add	r3, sp, #104	; 0x68
 800c692:	9300      	str	r3, [sp, #0]
 800c694:	f8cd 9008 	str.w	r9, [sp, #8]
 800c698:	ab1b      	add	r3, sp, #108	; 0x6c
 800c69a:	4aaa      	ldr	r2, [pc, #680]	; (800c944 <_strtod_l+0x30c>)
 800c69c:	a919      	add	r1, sp, #100	; 0x64
 800c69e:	4640      	mov	r0, r8
 800c6a0:	f003 fc3e 	bl	800ff20 <__gethex>
 800c6a4:	f010 0407 	ands.w	r4, r0, #7
 800c6a8:	4605      	mov	r5, r0
 800c6aa:	d005      	beq.n	800c6b8 <_strtod_l+0x80>
 800c6ac:	2c06      	cmp	r4, #6
 800c6ae:	d12b      	bne.n	800c708 <_strtod_l+0xd0>
 800c6b0:	3601      	adds	r6, #1
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	9619      	str	r6, [sp, #100]	; 0x64
 800c6b6:	9309      	str	r3, [sp, #36]	; 0x24
 800c6b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	f040 8599 	bne.w	800d1f2 <_strtod_l+0xbba>
 800c6c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6c2:	b1e3      	cbz	r3, 800c6fe <_strtod_l+0xc6>
 800c6c4:	4652      	mov	r2, sl
 800c6c6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c6ca:	4610      	mov	r0, r2
 800c6cc:	4619      	mov	r1, r3
 800c6ce:	b01f      	add	sp, #124	; 0x7c
 800c6d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6d4:	2a2b      	cmp	r2, #43	; 0x2b
 800c6d6:	d006      	beq.n	800c6e6 <_strtod_l+0xae>
 800c6d8:	2a2d      	cmp	r2, #45	; 0x2d
 800c6da:	d013      	beq.n	800c704 <_strtod_l+0xcc>
 800c6dc:	2a20      	cmp	r2, #32
 800c6de:	d1c9      	bne.n	800c674 <_strtod_l+0x3c>
 800c6e0:	3301      	adds	r3, #1
 800c6e2:	9319      	str	r3, [sp, #100]	; 0x64
 800c6e4:	e7be      	b.n	800c664 <_strtod_l+0x2c>
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	9209      	str	r2, [sp, #36]	; 0x24
 800c6ea:	1c5a      	adds	r2, r3, #1
 800c6ec:	9219      	str	r2, [sp, #100]	; 0x64
 800c6ee:	785b      	ldrb	r3, [r3, #1]
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d1c1      	bne.n	800c678 <_strtod_l+0x40>
 800c6f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c6f6:	9419      	str	r4, [sp, #100]	; 0x64
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	f040 8578 	bne.w	800d1ee <_strtod_l+0xbb6>
 800c6fe:	4652      	mov	r2, sl
 800c700:	465b      	mov	r3, fp
 800c702:	e7e2      	b.n	800c6ca <_strtod_l+0x92>
 800c704:	2201      	movs	r2, #1
 800c706:	e7ef      	b.n	800c6e8 <_strtod_l+0xb0>
 800c708:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c70a:	b13a      	cbz	r2, 800c71c <_strtod_l+0xe4>
 800c70c:	2135      	movs	r1, #53	; 0x35
 800c70e:	a81c      	add	r0, sp, #112	; 0x70
 800c710:	f004 fc4d 	bl	8010fae <__copybits>
 800c714:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c716:	4640      	mov	r0, r8
 800c718:	f004 f8d0 	bl	80108bc <_Bfree>
 800c71c:	3c01      	subs	r4, #1
 800c71e:	2c04      	cmp	r4, #4
 800c720:	d808      	bhi.n	800c734 <_strtod_l+0xfc>
 800c722:	e8df f004 	tbb	[pc, r4]
 800c726:	030c      	.short	0x030c
 800c728:	1a17      	.short	0x1a17
 800c72a:	0c          	.byte	0x0c
 800c72b:	00          	.byte	0x00
 800c72c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800c730:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 800c734:	0729      	lsls	r1, r5, #28
 800c736:	d5bf      	bpl.n	800c6b8 <_strtod_l+0x80>
 800c738:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c73c:	e7bc      	b.n	800c6b8 <_strtod_l+0x80>
 800c73e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c740:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c742:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800c746:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c74a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c74e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c752:	e7ef      	b.n	800c734 <_strtod_l+0xfc>
 800c754:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 800c950 <_strtod_l+0x318>
 800c758:	e7ec      	b.n	800c734 <_strtod_l+0xfc>
 800c75a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c75e:	f04f 3aff 	mov.w	sl, #4294967295
 800c762:	e7e7      	b.n	800c734 <_strtod_l+0xfc>
 800c764:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c766:	1c5a      	adds	r2, r3, #1
 800c768:	9219      	str	r2, [sp, #100]	; 0x64
 800c76a:	785b      	ldrb	r3, [r3, #1]
 800c76c:	2b30      	cmp	r3, #48	; 0x30
 800c76e:	d0f9      	beq.n	800c764 <_strtod_l+0x12c>
 800c770:	2b00      	cmp	r3, #0
 800c772:	d0a1      	beq.n	800c6b8 <_strtod_l+0x80>
 800c774:	2301      	movs	r3, #1
 800c776:	9308      	str	r3, [sp, #32]
 800c778:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c77a:	930a      	str	r3, [sp, #40]	; 0x28
 800c77c:	2300      	movs	r3, #0
 800c77e:	9305      	str	r3, [sp, #20]
 800c780:	9306      	str	r3, [sp, #24]
 800c782:	9304      	str	r3, [sp, #16]
 800c784:	220a      	movs	r2, #10
 800c786:	9819      	ldr	r0, [sp, #100]	; 0x64
 800c788:	7806      	ldrb	r6, [r0, #0]
 800c78a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c78e:	b2d9      	uxtb	r1, r3
 800c790:	2909      	cmp	r1, #9
 800c792:	d979      	bls.n	800c888 <_strtod_l+0x250>
 800c794:	462a      	mov	r2, r5
 800c796:	6839      	ldr	r1, [r7, #0]
 800c798:	f004 fe3b 	bl	8011412 <strncmp>
 800c79c:	2800      	cmp	r0, #0
 800c79e:	f000 8085 	beq.w	800c8ac <_strtod_l+0x274>
 800c7a2:	2000      	movs	r0, #0
 800c7a4:	9d04      	ldr	r5, [sp, #16]
 800c7a6:	4633      	mov	r3, r6
 800c7a8:	4602      	mov	r2, r0
 800c7aa:	4601      	mov	r1, r0
 800c7ac:	2b65      	cmp	r3, #101	; 0x65
 800c7ae:	d002      	beq.n	800c7b6 <_strtod_l+0x17e>
 800c7b0:	2b45      	cmp	r3, #69	; 0x45
 800c7b2:	f040 80ef 	bne.w	800c994 <_strtod_l+0x35c>
 800c7b6:	b925      	cbnz	r5, 800c7c2 <_strtod_l+0x18a>
 800c7b8:	b910      	cbnz	r0, 800c7c0 <_strtod_l+0x188>
 800c7ba:	9b08      	ldr	r3, [sp, #32]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d099      	beq.n	800c6f4 <_strtod_l+0xbc>
 800c7c0:	2500      	movs	r5, #0
 800c7c2:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800c7c4:	1c63      	adds	r3, r4, #1
 800c7c6:	9319      	str	r3, [sp, #100]	; 0x64
 800c7c8:	7863      	ldrb	r3, [r4, #1]
 800c7ca:	2b2b      	cmp	r3, #43	; 0x2b
 800c7cc:	f000 80cf 	beq.w	800c96e <_strtod_l+0x336>
 800c7d0:	2b2d      	cmp	r3, #45	; 0x2d
 800c7d2:	f000 80d2 	beq.w	800c97a <_strtod_l+0x342>
 800c7d6:	2600      	movs	r6, #0
 800c7d8:	9607      	str	r6, [sp, #28]
 800c7da:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800c7de:	2e09      	cmp	r6, #9
 800c7e0:	f200 80d7 	bhi.w	800c992 <_strtod_l+0x35a>
 800c7e4:	2b30      	cmp	r3, #48	; 0x30
 800c7e6:	f000 80ca 	beq.w	800c97e <_strtod_l+0x346>
 800c7ea:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 800c7ee:	2e08      	cmp	r6, #8
 800c7f0:	f200 80d0 	bhi.w	800c994 <_strtod_l+0x35c>
 800c7f4:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800c7f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c7fa:	f04f 0c0a 	mov.w	ip, #10
 800c7fe:	461f      	mov	r7, r3
 800c800:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c802:	1c5e      	adds	r6, r3, #1
 800c804:	9619      	str	r6, [sp, #100]	; 0x64
 800c806:	785b      	ldrb	r3, [r3, #1]
 800c808:	f1a3 0930 	sub.w	r9, r3, #48	; 0x30
 800c80c:	f1b9 0f09 	cmp.w	r9, #9
 800c810:	f240 80ba 	bls.w	800c988 <_strtod_l+0x350>
 800c814:	1bf6      	subs	r6, r6, r7
 800c816:	2e08      	cmp	r6, #8
 800c818:	f644 691f 	movw	r9, #19999	; 0x4e1f
 800c81c:	dc02      	bgt.n	800c824 <_strtod_l+0x1ec>
 800c81e:	45f1      	cmp	r9, lr
 800c820:	bfa8      	it	ge
 800c822:	46f1      	movge	r9, lr
 800c824:	9e07      	ldr	r6, [sp, #28]
 800c826:	b10e      	cbz	r6, 800c82c <_strtod_l+0x1f4>
 800c828:	f1c9 0900 	rsb	r9, r9, #0
 800c82c:	2d00      	cmp	r5, #0
 800c82e:	f040 80d7 	bne.w	800c9e0 <_strtod_l+0x3a8>
 800c832:	2800      	cmp	r0, #0
 800c834:	f47f af40 	bne.w	800c6b8 <_strtod_l+0x80>
 800c838:	9a08      	ldr	r2, [sp, #32]
 800c83a:	2a00      	cmp	r2, #0
 800c83c:	f47f af3c 	bne.w	800c6b8 <_strtod_l+0x80>
 800c840:	2900      	cmp	r1, #0
 800c842:	f47f af57 	bne.w	800c6f4 <_strtod_l+0xbc>
 800c846:	2b4e      	cmp	r3, #78	; 0x4e
 800c848:	f000 80ad 	beq.w	800c9a6 <_strtod_l+0x36e>
 800c84c:	f300 80a5 	bgt.w	800c99a <_strtod_l+0x362>
 800c850:	2b49      	cmp	r3, #73	; 0x49
 800c852:	f47f af4f 	bne.w	800c6f4 <_strtod_l+0xbc>
 800c856:	493c      	ldr	r1, [pc, #240]	; (800c948 <_strtod_l+0x310>)
 800c858:	a819      	add	r0, sp, #100	; 0x64
 800c85a:	f003 fd91 	bl	8010380 <__match>
 800c85e:	2800      	cmp	r0, #0
 800c860:	f43f af48 	beq.w	800c6f4 <_strtod_l+0xbc>
 800c864:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c866:	4939      	ldr	r1, [pc, #228]	; (800c94c <_strtod_l+0x314>)
 800c868:	3b01      	subs	r3, #1
 800c86a:	a819      	add	r0, sp, #100	; 0x64
 800c86c:	9319      	str	r3, [sp, #100]	; 0x64
 800c86e:	f003 fd87 	bl	8010380 <__match>
 800c872:	b910      	cbnz	r0, 800c87a <_strtod_l+0x242>
 800c874:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c876:	3301      	adds	r3, #1
 800c878:	9319      	str	r3, [sp, #100]	; 0x64
 800c87a:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 800c950 <_strtod_l+0x318>
 800c87e:	f04f 0a00 	mov.w	sl, #0
 800c882:	e719      	b.n	800c6b8 <_strtod_l+0x80>
 800c884:	2300      	movs	r3, #0
 800c886:	e776      	b.n	800c776 <_strtod_l+0x13e>
 800c888:	9904      	ldr	r1, [sp, #16]
 800c88a:	2908      	cmp	r1, #8
 800c88c:	bfd5      	itete	le
 800c88e:	9906      	ldrle	r1, [sp, #24]
 800c890:	9905      	ldrgt	r1, [sp, #20]
 800c892:	fb02 3301 	mlale	r3, r2, r1, r3
 800c896:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c89a:	bfd4      	ite	le
 800c89c:	9306      	strle	r3, [sp, #24]
 800c89e:	9305      	strgt	r3, [sp, #20]
 800c8a0:	9b04      	ldr	r3, [sp, #16]
 800c8a2:	3001      	adds	r0, #1
 800c8a4:	3301      	adds	r3, #1
 800c8a6:	9304      	str	r3, [sp, #16]
 800c8a8:	9019      	str	r0, [sp, #100]	; 0x64
 800c8aa:	e76c      	b.n	800c786 <_strtod_l+0x14e>
 800c8ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c8ae:	195a      	adds	r2, r3, r5
 800c8b0:	9219      	str	r2, [sp, #100]	; 0x64
 800c8b2:	9a04      	ldr	r2, [sp, #16]
 800c8b4:	5d5b      	ldrb	r3, [r3, r5]
 800c8b6:	2a00      	cmp	r2, #0
 800c8b8:	d154      	bne.n	800c964 <_strtod_l+0x32c>
 800c8ba:	4610      	mov	r0, r2
 800c8bc:	2b30      	cmp	r3, #48	; 0x30
 800c8be:	d02a      	beq.n	800c916 <_strtod_l+0x2de>
 800c8c0:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800c8c4:	2a08      	cmp	r2, #8
 800c8c6:	f200 8499 	bhi.w	800d1fc <_strtod_l+0xbc4>
 800c8ca:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c8cc:	920a      	str	r2, [sp, #40]	; 0x28
 800c8ce:	4602      	mov	r2, r0
 800c8d0:	2000      	movs	r0, #0
 800c8d2:	4605      	mov	r5, r0
 800c8d4:	3b30      	subs	r3, #48	; 0x30
 800c8d6:	f100 0101 	add.w	r1, r0, #1
 800c8da:	d011      	beq.n	800c900 <_strtod_l+0x2c8>
 800c8dc:	440a      	add	r2, r1
 800c8de:	eb00 0c05 	add.w	ip, r0, r5
 800c8e2:	4629      	mov	r1, r5
 800c8e4:	260a      	movs	r6, #10
 800c8e6:	4561      	cmp	r1, ip
 800c8e8:	d11b      	bne.n	800c922 <_strtod_l+0x2ea>
 800c8ea:	4428      	add	r0, r5
 800c8ec:	2808      	cmp	r0, #8
 800c8ee:	f100 0501 	add.w	r5, r0, #1
 800c8f2:	dc2f      	bgt.n	800c954 <_strtod_l+0x31c>
 800c8f4:	9806      	ldr	r0, [sp, #24]
 800c8f6:	210a      	movs	r1, #10
 800c8f8:	fb01 3300 	mla	r3, r1, r0, r3
 800c8fc:	9306      	str	r3, [sp, #24]
 800c8fe:	2100      	movs	r1, #0
 800c900:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c902:	1c58      	adds	r0, r3, #1
 800c904:	9019      	str	r0, [sp, #100]	; 0x64
 800c906:	785b      	ldrb	r3, [r3, #1]
 800c908:	4608      	mov	r0, r1
 800c90a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c90e:	2909      	cmp	r1, #9
 800c910:	d9e0      	bls.n	800c8d4 <_strtod_l+0x29c>
 800c912:	2101      	movs	r1, #1
 800c914:	e74a      	b.n	800c7ac <_strtod_l+0x174>
 800c916:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c918:	1c5a      	adds	r2, r3, #1
 800c91a:	9219      	str	r2, [sp, #100]	; 0x64
 800c91c:	3001      	adds	r0, #1
 800c91e:	785b      	ldrb	r3, [r3, #1]
 800c920:	e7cc      	b.n	800c8bc <_strtod_l+0x284>
 800c922:	3101      	adds	r1, #1
 800c924:	f101 3eff 	add.w	lr, r1, #4294967295
 800c928:	f1be 0f08 	cmp.w	lr, #8
 800c92c:	dc03      	bgt.n	800c936 <_strtod_l+0x2fe>
 800c92e:	9f06      	ldr	r7, [sp, #24]
 800c930:	4377      	muls	r7, r6
 800c932:	9706      	str	r7, [sp, #24]
 800c934:	e7d7      	b.n	800c8e6 <_strtod_l+0x2ae>
 800c936:	2910      	cmp	r1, #16
 800c938:	bfde      	ittt	le
 800c93a:	9f05      	ldrle	r7, [sp, #20]
 800c93c:	4377      	mulle	r7, r6
 800c93e:	9705      	strle	r7, [sp, #20]
 800c940:	e7d1      	b.n	800c8e6 <_strtod_l+0x2ae>
 800c942:	bf00      	nop
 800c944:	08012e3c 	.word	0x08012e3c
 800c948:	08012ed1 	.word	0x08012ed1
 800c94c:	08012f23 	.word	0x08012f23
 800c950:	7ff00000 	.word	0x7ff00000
 800c954:	2d10      	cmp	r5, #16
 800c956:	bfdf      	itttt	le
 800c958:	9805      	ldrle	r0, [sp, #20]
 800c95a:	210a      	movle	r1, #10
 800c95c:	fb01 3300 	mlale	r3, r1, r0, r3
 800c960:	9305      	strle	r3, [sp, #20]
 800c962:	e7cc      	b.n	800c8fe <_strtod_l+0x2c6>
 800c964:	4602      	mov	r2, r0
 800c966:	9d04      	ldr	r5, [sp, #16]
 800c968:	e7cf      	b.n	800c90a <_strtod_l+0x2d2>
 800c96a:	2101      	movs	r1, #1
 800c96c:	e724      	b.n	800c7b8 <_strtod_l+0x180>
 800c96e:	2300      	movs	r3, #0
 800c970:	9307      	str	r3, [sp, #28]
 800c972:	1ca3      	adds	r3, r4, #2
 800c974:	9319      	str	r3, [sp, #100]	; 0x64
 800c976:	78a3      	ldrb	r3, [r4, #2]
 800c978:	e72f      	b.n	800c7da <_strtod_l+0x1a2>
 800c97a:	2301      	movs	r3, #1
 800c97c:	e7f8      	b.n	800c970 <_strtod_l+0x338>
 800c97e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c980:	1c5e      	adds	r6, r3, #1
 800c982:	9619      	str	r6, [sp, #100]	; 0x64
 800c984:	785b      	ldrb	r3, [r3, #1]
 800c986:	e72d      	b.n	800c7e4 <_strtod_l+0x1ac>
 800c988:	fb0c 3e0e 	mla	lr, ip, lr, r3
 800c98c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c990:	e736      	b.n	800c800 <_strtod_l+0x1c8>
 800c992:	9419      	str	r4, [sp, #100]	; 0x64
 800c994:	f04f 0900 	mov.w	r9, #0
 800c998:	e748      	b.n	800c82c <_strtod_l+0x1f4>
 800c99a:	2b69      	cmp	r3, #105	; 0x69
 800c99c:	f43f af5b 	beq.w	800c856 <_strtod_l+0x21e>
 800c9a0:	2b6e      	cmp	r3, #110	; 0x6e
 800c9a2:	f47f aea7 	bne.w	800c6f4 <_strtod_l+0xbc>
 800c9a6:	498c      	ldr	r1, [pc, #560]	; (800cbd8 <_strtod_l+0x5a0>)
 800c9a8:	a819      	add	r0, sp, #100	; 0x64
 800c9aa:	f003 fce9 	bl	8010380 <__match>
 800c9ae:	2800      	cmp	r0, #0
 800c9b0:	f43f aea0 	beq.w	800c6f4 <_strtod_l+0xbc>
 800c9b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c9b6:	781b      	ldrb	r3, [r3, #0]
 800c9b8:	2b28      	cmp	r3, #40	; 0x28
 800c9ba:	d10e      	bne.n	800c9da <_strtod_l+0x3a2>
 800c9bc:	aa1c      	add	r2, sp, #112	; 0x70
 800c9be:	4987      	ldr	r1, [pc, #540]	; (800cbdc <_strtod_l+0x5a4>)
 800c9c0:	a819      	add	r0, sp, #100	; 0x64
 800c9c2:	f003 fcf0 	bl	80103a6 <__hexnan>
 800c9c6:	2805      	cmp	r0, #5
 800c9c8:	d107      	bne.n	800c9da <_strtod_l+0x3a2>
 800c9ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c9cc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800c9d0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c9d4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c9d8:	e66e      	b.n	800c6b8 <_strtod_l+0x80>
 800c9da:	f8df b210 	ldr.w	fp, [pc, #528]	; 800cbec <_strtod_l+0x5b4>
 800c9de:	e74e      	b.n	800c87e <_strtod_l+0x246>
 800c9e0:	9b04      	ldr	r3, [sp, #16]
 800c9e2:	9806      	ldr	r0, [sp, #24]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	bf08      	it	eq
 800c9e8:	462b      	moveq	r3, r5
 800c9ea:	2d10      	cmp	r5, #16
 800c9ec:	462c      	mov	r4, r5
 800c9ee:	eba9 0902 	sub.w	r9, r9, r2
 800c9f2:	bfa8      	it	ge
 800c9f4:	2410      	movge	r4, #16
 800c9f6:	9304      	str	r3, [sp, #16]
 800c9f8:	f7f3 fd94 	bl	8000524 <__aeabi_ui2d>
 800c9fc:	2c09      	cmp	r4, #9
 800c9fe:	4682      	mov	sl, r0
 800ca00:	468b      	mov	fp, r1
 800ca02:	dd13      	ble.n	800ca2c <_strtod_l+0x3f4>
 800ca04:	4b76      	ldr	r3, [pc, #472]	; (800cbe0 <_strtod_l+0x5a8>)
 800ca06:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ca0a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ca0e:	f7f3 fdff 	bl	8000610 <__aeabi_dmul>
 800ca12:	4606      	mov	r6, r0
 800ca14:	9805      	ldr	r0, [sp, #20]
 800ca16:	460f      	mov	r7, r1
 800ca18:	f7f3 fd84 	bl	8000524 <__aeabi_ui2d>
 800ca1c:	4602      	mov	r2, r0
 800ca1e:	460b      	mov	r3, r1
 800ca20:	4630      	mov	r0, r6
 800ca22:	4639      	mov	r1, r7
 800ca24:	f7f3 fc42 	bl	80002ac <__adddf3>
 800ca28:	4682      	mov	sl, r0
 800ca2a:	468b      	mov	fp, r1
 800ca2c:	2d0f      	cmp	r5, #15
 800ca2e:	dc36      	bgt.n	800ca9e <_strtod_l+0x466>
 800ca30:	f1b9 0f00 	cmp.w	r9, #0
 800ca34:	f43f ae40 	beq.w	800c6b8 <_strtod_l+0x80>
 800ca38:	dd24      	ble.n	800ca84 <_strtod_l+0x44c>
 800ca3a:	f1b9 0f16 	cmp.w	r9, #22
 800ca3e:	dc0b      	bgt.n	800ca58 <_strtod_l+0x420>
 800ca40:	4d67      	ldr	r5, [pc, #412]	; (800cbe0 <_strtod_l+0x5a8>)
 800ca42:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
 800ca46:	e9d9 0100 	ldrd	r0, r1, [r9]
 800ca4a:	4652      	mov	r2, sl
 800ca4c:	465b      	mov	r3, fp
 800ca4e:	f7f3 fddf 	bl	8000610 <__aeabi_dmul>
 800ca52:	4682      	mov	sl, r0
 800ca54:	468b      	mov	fp, r1
 800ca56:	e62f      	b.n	800c6b8 <_strtod_l+0x80>
 800ca58:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ca5c:	4599      	cmp	r9, r3
 800ca5e:	dc1e      	bgt.n	800ca9e <_strtod_l+0x466>
 800ca60:	4c5f      	ldr	r4, [pc, #380]	; (800cbe0 <_strtod_l+0x5a8>)
 800ca62:	f1c5 050f 	rsb	r5, r5, #15
 800ca66:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ca6a:	eba9 0505 	sub.w	r5, r9, r5
 800ca6e:	4652      	mov	r2, sl
 800ca70:	465b      	mov	r3, fp
 800ca72:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca76:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ca7a:	f7f3 fdc9 	bl	8000610 <__aeabi_dmul>
 800ca7e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ca82:	e7e4      	b.n	800ca4e <_strtod_l+0x416>
 800ca84:	f119 0f16 	cmn.w	r9, #22
 800ca88:	db09      	blt.n	800ca9e <_strtod_l+0x466>
 800ca8a:	4d55      	ldr	r5, [pc, #340]	; (800cbe0 <_strtod_l+0x5a8>)
 800ca8c:	eba5 09c9 	sub.w	r9, r5, r9, lsl #3
 800ca90:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ca94:	4650      	mov	r0, sl
 800ca96:	4659      	mov	r1, fp
 800ca98:	f7f3 fee4 	bl	8000864 <__aeabi_ddiv>
 800ca9c:	e7d9      	b.n	800ca52 <_strtod_l+0x41a>
 800ca9e:	1b2c      	subs	r4, r5, r4
 800caa0:	444c      	add	r4, r9
 800caa2:	2c00      	cmp	r4, #0
 800caa4:	dd73      	ble.n	800cb8e <_strtod_l+0x556>
 800caa6:	f014 030f 	ands.w	r3, r4, #15
 800caaa:	d00a      	beq.n	800cac2 <_strtod_l+0x48a>
 800caac:	494c      	ldr	r1, [pc, #304]	; (800cbe0 <_strtod_l+0x5a8>)
 800caae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cab2:	4652      	mov	r2, sl
 800cab4:	465b      	mov	r3, fp
 800cab6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800caba:	f7f3 fda9 	bl	8000610 <__aeabi_dmul>
 800cabe:	4682      	mov	sl, r0
 800cac0:	468b      	mov	fp, r1
 800cac2:	f034 040f 	bics.w	r4, r4, #15
 800cac6:	d054      	beq.n	800cb72 <_strtod_l+0x53a>
 800cac8:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 800cacc:	dd27      	ble.n	800cb1e <_strtod_l+0x4e6>
 800cace:	f04f 0900 	mov.w	r9, #0
 800cad2:	f8cd 9010 	str.w	r9, [sp, #16]
 800cad6:	f8cd 901c 	str.w	r9, [sp, #28]
 800cada:	f8cd 9018 	str.w	r9, [sp, #24]
 800cade:	2322      	movs	r3, #34	; 0x22
 800cae0:	f8df b10c 	ldr.w	fp, [pc, #268]	; 800cbf0 <_strtod_l+0x5b8>
 800cae4:	f8c8 3000 	str.w	r3, [r8]
 800cae8:	f04f 0a00 	mov.w	sl, #0
 800caec:	9b07      	ldr	r3, [sp, #28]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	f43f ade2 	beq.w	800c6b8 <_strtod_l+0x80>
 800caf4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800caf6:	4640      	mov	r0, r8
 800caf8:	f003 fee0 	bl	80108bc <_Bfree>
 800cafc:	9906      	ldr	r1, [sp, #24]
 800cafe:	4640      	mov	r0, r8
 800cb00:	f003 fedc 	bl	80108bc <_Bfree>
 800cb04:	9904      	ldr	r1, [sp, #16]
 800cb06:	4640      	mov	r0, r8
 800cb08:	f003 fed8 	bl	80108bc <_Bfree>
 800cb0c:	9907      	ldr	r1, [sp, #28]
 800cb0e:	4640      	mov	r0, r8
 800cb10:	f003 fed4 	bl	80108bc <_Bfree>
 800cb14:	4649      	mov	r1, r9
 800cb16:	4640      	mov	r0, r8
 800cb18:	f003 fed0 	bl	80108bc <_Bfree>
 800cb1c:	e5cc      	b.n	800c6b8 <_strtod_l+0x80>
 800cb1e:	2300      	movs	r3, #0
 800cb20:	4e30      	ldr	r6, [pc, #192]	; (800cbe4 <_strtod_l+0x5ac>)
 800cb22:	1124      	asrs	r4, r4, #4
 800cb24:	4650      	mov	r0, sl
 800cb26:	4659      	mov	r1, fp
 800cb28:	461f      	mov	r7, r3
 800cb2a:	2c01      	cmp	r4, #1
 800cb2c:	dc24      	bgt.n	800cb78 <_strtod_l+0x540>
 800cb2e:	b10b      	cbz	r3, 800cb34 <_strtod_l+0x4fc>
 800cb30:	4682      	mov	sl, r0
 800cb32:	468b      	mov	fp, r1
 800cb34:	4b2b      	ldr	r3, [pc, #172]	; (800cbe4 <_strtod_l+0x5ac>)
 800cb36:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800cb3a:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800cb3e:	4652      	mov	r2, sl
 800cb40:	465b      	mov	r3, fp
 800cb42:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb46:	f7f3 fd63 	bl	8000610 <__aeabi_dmul>
 800cb4a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cb4e:	468b      	mov	fp, r1
 800cb50:	460a      	mov	r2, r1
 800cb52:	0d1b      	lsrs	r3, r3, #20
 800cb54:	4924      	ldr	r1, [pc, #144]	; (800cbe8 <_strtod_l+0x5b0>)
 800cb56:	051b      	lsls	r3, r3, #20
 800cb58:	428b      	cmp	r3, r1
 800cb5a:	4682      	mov	sl, r0
 800cb5c:	d8b7      	bhi.n	800cace <_strtod_l+0x496>
 800cb5e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800cb62:	428b      	cmp	r3, r1
 800cb64:	bf86      	itte	hi
 800cb66:	f8df b08c 	ldrhi.w	fp, [pc, #140]	; 800cbf4 <_strtod_l+0x5bc>
 800cb6a:	f04f 3aff 	movhi.w	sl, #4294967295
 800cb6e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800cb72:	2300      	movs	r3, #0
 800cb74:	9305      	str	r3, [sp, #20]
 800cb76:	e070      	b.n	800cc5a <_strtod_l+0x622>
 800cb78:	07e2      	lsls	r2, r4, #31
 800cb7a:	d504      	bpl.n	800cb86 <_strtod_l+0x54e>
 800cb7c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cb80:	f7f3 fd46 	bl	8000610 <__aeabi_dmul>
 800cb84:	2301      	movs	r3, #1
 800cb86:	3701      	adds	r7, #1
 800cb88:	1064      	asrs	r4, r4, #1
 800cb8a:	3608      	adds	r6, #8
 800cb8c:	e7cd      	b.n	800cb2a <_strtod_l+0x4f2>
 800cb8e:	d0f0      	beq.n	800cb72 <_strtod_l+0x53a>
 800cb90:	4264      	negs	r4, r4
 800cb92:	f014 020f 	ands.w	r2, r4, #15
 800cb96:	d00a      	beq.n	800cbae <_strtod_l+0x576>
 800cb98:	4b11      	ldr	r3, [pc, #68]	; (800cbe0 <_strtod_l+0x5a8>)
 800cb9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb9e:	4650      	mov	r0, sl
 800cba0:	4659      	mov	r1, fp
 800cba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba6:	f7f3 fe5d 	bl	8000864 <__aeabi_ddiv>
 800cbaa:	4682      	mov	sl, r0
 800cbac:	468b      	mov	fp, r1
 800cbae:	1124      	asrs	r4, r4, #4
 800cbb0:	d0df      	beq.n	800cb72 <_strtod_l+0x53a>
 800cbb2:	2c1f      	cmp	r4, #31
 800cbb4:	dd20      	ble.n	800cbf8 <_strtod_l+0x5c0>
 800cbb6:	f04f 0900 	mov.w	r9, #0
 800cbba:	f8cd 9010 	str.w	r9, [sp, #16]
 800cbbe:	f8cd 901c 	str.w	r9, [sp, #28]
 800cbc2:	f8cd 9018 	str.w	r9, [sp, #24]
 800cbc6:	2322      	movs	r3, #34	; 0x22
 800cbc8:	f04f 0a00 	mov.w	sl, #0
 800cbcc:	f04f 0b00 	mov.w	fp, #0
 800cbd0:	f8c8 3000 	str.w	r3, [r8]
 800cbd4:	e78a      	b.n	800caec <_strtod_l+0x4b4>
 800cbd6:	bf00      	nop
 800cbd8:	08012ed9 	.word	0x08012ed9
 800cbdc:	08012e50 	.word	0x08012e50
 800cbe0:	08012fc8 	.word	0x08012fc8
 800cbe4:	08012fa0 	.word	0x08012fa0
 800cbe8:	7ca00000 	.word	0x7ca00000
 800cbec:	fff80000 	.word	0xfff80000
 800cbf0:	7ff00000 	.word	0x7ff00000
 800cbf4:	7fefffff 	.word	0x7fefffff
 800cbf8:	f014 0310 	ands.w	r3, r4, #16
 800cbfc:	bf18      	it	ne
 800cbfe:	236a      	movne	r3, #106	; 0x6a
 800cc00:	4e9f      	ldr	r6, [pc, #636]	; (800ce80 <_strtod_l+0x848>)
 800cc02:	9305      	str	r3, [sp, #20]
 800cc04:	4650      	mov	r0, sl
 800cc06:	4659      	mov	r1, fp
 800cc08:	2300      	movs	r3, #0
 800cc0a:	2c00      	cmp	r4, #0
 800cc0c:	f300 8106 	bgt.w	800ce1c <_strtod_l+0x7e4>
 800cc10:	b10b      	cbz	r3, 800cc16 <_strtod_l+0x5de>
 800cc12:	4682      	mov	sl, r0
 800cc14:	468b      	mov	fp, r1
 800cc16:	9b05      	ldr	r3, [sp, #20]
 800cc18:	b1bb      	cbz	r3, 800cc4a <_strtod_l+0x612>
 800cc1a:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800cc1e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	4659      	mov	r1, fp
 800cc26:	dd10      	ble.n	800cc4a <_strtod_l+0x612>
 800cc28:	2b1f      	cmp	r3, #31
 800cc2a:	f340 8101 	ble.w	800ce30 <_strtod_l+0x7f8>
 800cc2e:	2b34      	cmp	r3, #52	; 0x34
 800cc30:	bfde      	ittt	le
 800cc32:	3b20      	suble	r3, #32
 800cc34:	f04f 32ff 	movle.w	r2, #4294967295
 800cc38:	fa02 f303 	lslle.w	r3, r2, r3
 800cc3c:	f04f 0a00 	mov.w	sl, #0
 800cc40:	bfcc      	ite	gt
 800cc42:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800cc46:	ea03 0b01 	andle.w	fp, r3, r1
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	4650      	mov	r0, sl
 800cc50:	4659      	mov	r1, fp
 800cc52:	f7f3 ff45 	bl	8000ae0 <__aeabi_dcmpeq>
 800cc56:	2800      	cmp	r0, #0
 800cc58:	d1ad      	bne.n	800cbb6 <_strtod_l+0x57e>
 800cc5a:	9b06      	ldr	r3, [sp, #24]
 800cc5c:	9300      	str	r3, [sp, #0]
 800cc5e:	9a04      	ldr	r2, [sp, #16]
 800cc60:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cc62:	462b      	mov	r3, r5
 800cc64:	4640      	mov	r0, r8
 800cc66:	f003 fe7b 	bl	8010960 <__s2b>
 800cc6a:	9007      	str	r0, [sp, #28]
 800cc6c:	2800      	cmp	r0, #0
 800cc6e:	f43f af2e 	beq.w	800cace <_strtod_l+0x496>
 800cc72:	f1b9 0f00 	cmp.w	r9, #0
 800cc76:	f1c9 0300 	rsb	r3, r9, #0
 800cc7a:	bfa8      	it	ge
 800cc7c:	2300      	movge	r3, #0
 800cc7e:	930e      	str	r3, [sp, #56]	; 0x38
 800cc80:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
 800cc84:	f04f 0900 	mov.w	r9, #0
 800cc88:	930f      	str	r3, [sp, #60]	; 0x3c
 800cc8a:	f8cd 9010 	str.w	r9, [sp, #16]
 800cc8e:	9b07      	ldr	r3, [sp, #28]
 800cc90:	4640      	mov	r0, r8
 800cc92:	6859      	ldr	r1, [r3, #4]
 800cc94:	f003 fdde 	bl	8010854 <_Balloc>
 800cc98:	9006      	str	r0, [sp, #24]
 800cc9a:	2800      	cmp	r0, #0
 800cc9c:	f43f af1f 	beq.w	800cade <_strtod_l+0x4a6>
 800cca0:	9b07      	ldr	r3, [sp, #28]
 800cca2:	691a      	ldr	r2, [r3, #16]
 800cca4:	3202      	adds	r2, #2
 800cca6:	f103 010c 	add.w	r1, r3, #12
 800ccaa:	0092      	lsls	r2, r2, #2
 800ccac:	300c      	adds	r0, #12
 800ccae:	f7ff f8b3 	bl	800be18 <memcpy>
 800ccb2:	ab1c      	add	r3, sp, #112	; 0x70
 800ccb4:	9301      	str	r3, [sp, #4]
 800ccb6:	ab1b      	add	r3, sp, #108	; 0x6c
 800ccb8:	9300      	str	r3, [sp, #0]
 800ccba:	4652      	mov	r2, sl
 800ccbc:	465b      	mov	r3, fp
 800ccbe:	4640      	mov	r0, r8
 800ccc0:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800ccc4:	f004 f8fc 	bl	8010ec0 <__d2b>
 800ccc8:	901a      	str	r0, [sp, #104]	; 0x68
 800ccca:	2800      	cmp	r0, #0
 800cccc:	f43f af07 	beq.w	800cade <_strtod_l+0x4a6>
 800ccd0:	2101      	movs	r1, #1
 800ccd2:	4640      	mov	r0, r8
 800ccd4:	f003 fed0 	bl	8010a78 <__i2b>
 800ccd8:	9004      	str	r0, [sp, #16]
 800ccda:	4603      	mov	r3, r0
 800ccdc:	2800      	cmp	r0, #0
 800ccde:	f43f aefe 	beq.w	800cade <_strtod_l+0x4a6>
 800cce2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800cce4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800cce6:	2d00      	cmp	r5, #0
 800cce8:	bfab      	itete	ge
 800ccea:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800ccec:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 800ccee:	9c0f      	ldrge	r4, [sp, #60]	; 0x3c
 800ccf0:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800ccf2:	bfac      	ite	ge
 800ccf4:	195e      	addge	r6, r3, r5
 800ccf6:	1b5c      	sublt	r4, r3, r5
 800ccf8:	9b05      	ldr	r3, [sp, #20]
 800ccfa:	1aed      	subs	r5, r5, r3
 800ccfc:	4415      	add	r5, r2
 800ccfe:	4b61      	ldr	r3, [pc, #388]	; (800ce84 <_strtod_l+0x84c>)
 800cd00:	3d01      	subs	r5, #1
 800cd02:	429d      	cmp	r5, r3
 800cd04:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800cd08:	f280 80a4 	bge.w	800ce54 <_strtod_l+0x81c>
 800cd0c:	1b5b      	subs	r3, r3, r5
 800cd0e:	2b1f      	cmp	r3, #31
 800cd10:	eba2 0203 	sub.w	r2, r2, r3
 800cd14:	f04f 0701 	mov.w	r7, #1
 800cd18:	f300 8091 	bgt.w	800ce3e <_strtod_l+0x806>
 800cd1c:	fa07 f303 	lsl.w	r3, r7, r3
 800cd20:	9314      	str	r3, [sp, #80]	; 0x50
 800cd22:	2500      	movs	r5, #0
 800cd24:	18b7      	adds	r7, r6, r2
 800cd26:	9b05      	ldr	r3, [sp, #20]
 800cd28:	42be      	cmp	r6, r7
 800cd2a:	4414      	add	r4, r2
 800cd2c:	441c      	add	r4, r3
 800cd2e:	4633      	mov	r3, r6
 800cd30:	bfa8      	it	ge
 800cd32:	463b      	movge	r3, r7
 800cd34:	42a3      	cmp	r3, r4
 800cd36:	bfa8      	it	ge
 800cd38:	4623      	movge	r3, r4
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	bfc2      	ittt	gt
 800cd3e:	1aff      	subgt	r7, r7, r3
 800cd40:	1ae4      	subgt	r4, r4, r3
 800cd42:	1af6      	subgt	r6, r6, r3
 800cd44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd46:	b1bb      	cbz	r3, 800cd78 <_strtod_l+0x740>
 800cd48:	461a      	mov	r2, r3
 800cd4a:	9904      	ldr	r1, [sp, #16]
 800cd4c:	4640      	mov	r0, r8
 800cd4e:	f003 ff29 	bl	8010ba4 <__pow5mult>
 800cd52:	9004      	str	r0, [sp, #16]
 800cd54:	2800      	cmp	r0, #0
 800cd56:	f43f aec2 	beq.w	800cade <_strtod_l+0x4a6>
 800cd5a:	4601      	mov	r1, r0
 800cd5c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cd5e:	4640      	mov	r0, r8
 800cd60:	f003 fe93 	bl	8010a8a <__multiply>
 800cd64:	9008      	str	r0, [sp, #32]
 800cd66:	2800      	cmp	r0, #0
 800cd68:	f43f aeb9 	beq.w	800cade <_strtod_l+0x4a6>
 800cd6c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cd6e:	4640      	mov	r0, r8
 800cd70:	f003 fda4 	bl	80108bc <_Bfree>
 800cd74:	9b08      	ldr	r3, [sp, #32]
 800cd76:	931a      	str	r3, [sp, #104]	; 0x68
 800cd78:	2f00      	cmp	r7, #0
 800cd7a:	dc6f      	bgt.n	800ce5c <_strtod_l+0x824>
 800cd7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d175      	bne.n	800ce6e <_strtod_l+0x836>
 800cd82:	2c00      	cmp	r4, #0
 800cd84:	dd08      	ble.n	800cd98 <_strtod_l+0x760>
 800cd86:	4622      	mov	r2, r4
 800cd88:	9906      	ldr	r1, [sp, #24]
 800cd8a:	4640      	mov	r0, r8
 800cd8c:	f003 ff58 	bl	8010c40 <__lshift>
 800cd90:	9006      	str	r0, [sp, #24]
 800cd92:	2800      	cmp	r0, #0
 800cd94:	f43f aea3 	beq.w	800cade <_strtod_l+0x4a6>
 800cd98:	2e00      	cmp	r6, #0
 800cd9a:	dd08      	ble.n	800cdae <_strtod_l+0x776>
 800cd9c:	4632      	mov	r2, r6
 800cd9e:	9904      	ldr	r1, [sp, #16]
 800cda0:	4640      	mov	r0, r8
 800cda2:	f003 ff4d 	bl	8010c40 <__lshift>
 800cda6:	9004      	str	r0, [sp, #16]
 800cda8:	2800      	cmp	r0, #0
 800cdaa:	f43f ae98 	beq.w	800cade <_strtod_l+0x4a6>
 800cdae:	9a06      	ldr	r2, [sp, #24]
 800cdb0:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cdb2:	4640      	mov	r0, r8
 800cdb4:	f003 ffaf 	bl	8010d16 <__mdiff>
 800cdb8:	4681      	mov	r9, r0
 800cdba:	2800      	cmp	r0, #0
 800cdbc:	f43f ae8f 	beq.w	800cade <_strtod_l+0x4a6>
 800cdc0:	2400      	movs	r4, #0
 800cdc2:	68c3      	ldr	r3, [r0, #12]
 800cdc4:	9904      	ldr	r1, [sp, #16]
 800cdc6:	60c4      	str	r4, [r0, #12]
 800cdc8:	9308      	str	r3, [sp, #32]
 800cdca:	f003 ff8a 	bl	8010ce2 <__mcmp>
 800cdce:	42a0      	cmp	r0, r4
 800cdd0:	da5a      	bge.n	800ce88 <_strtod_l+0x850>
 800cdd2:	9b08      	ldr	r3, [sp, #32]
 800cdd4:	b9f3      	cbnz	r3, 800ce14 <_strtod_l+0x7dc>
 800cdd6:	f1ba 0f00 	cmp.w	sl, #0
 800cdda:	d11b      	bne.n	800ce14 <_strtod_l+0x7dc>
 800cddc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cde0:	b9c3      	cbnz	r3, 800ce14 <_strtod_l+0x7dc>
 800cde2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cde6:	0d1b      	lsrs	r3, r3, #20
 800cde8:	051b      	lsls	r3, r3, #20
 800cdea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800cdee:	d911      	bls.n	800ce14 <_strtod_l+0x7dc>
 800cdf0:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800cdf4:	b91b      	cbnz	r3, 800cdfe <_strtod_l+0x7c6>
 800cdf6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cdfa:	2b01      	cmp	r3, #1
 800cdfc:	dd0a      	ble.n	800ce14 <_strtod_l+0x7dc>
 800cdfe:	4649      	mov	r1, r9
 800ce00:	2201      	movs	r2, #1
 800ce02:	4640      	mov	r0, r8
 800ce04:	f003 ff1c 	bl	8010c40 <__lshift>
 800ce08:	9904      	ldr	r1, [sp, #16]
 800ce0a:	4681      	mov	r9, r0
 800ce0c:	f003 ff69 	bl	8010ce2 <__mcmp>
 800ce10:	2800      	cmp	r0, #0
 800ce12:	dc6a      	bgt.n	800ceea <_strtod_l+0x8b2>
 800ce14:	9b05      	ldr	r3, [sp, #20]
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d174      	bne.n	800cf04 <_strtod_l+0x8cc>
 800ce1a:	e66b      	b.n	800caf4 <_strtod_l+0x4bc>
 800ce1c:	07e2      	lsls	r2, r4, #31
 800ce1e:	d504      	bpl.n	800ce2a <_strtod_l+0x7f2>
 800ce20:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ce24:	f7f3 fbf4 	bl	8000610 <__aeabi_dmul>
 800ce28:	2301      	movs	r3, #1
 800ce2a:	1064      	asrs	r4, r4, #1
 800ce2c:	3608      	adds	r6, #8
 800ce2e:	e6ec      	b.n	800cc0a <_strtod_l+0x5d2>
 800ce30:	f04f 32ff 	mov.w	r2, #4294967295
 800ce34:	fa02 f303 	lsl.w	r3, r2, r3
 800ce38:	ea03 0a0a 	and.w	sl, r3, sl
 800ce3c:	e705      	b.n	800cc4a <_strtod_l+0x612>
 800ce3e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800ce42:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800ce46:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800ce4a:	35e2      	adds	r5, #226	; 0xe2
 800ce4c:	fa07 f505 	lsl.w	r5, r7, r5
 800ce50:	9714      	str	r7, [sp, #80]	; 0x50
 800ce52:	e767      	b.n	800cd24 <_strtod_l+0x6ec>
 800ce54:	2301      	movs	r3, #1
 800ce56:	2500      	movs	r5, #0
 800ce58:	9314      	str	r3, [sp, #80]	; 0x50
 800ce5a:	e763      	b.n	800cd24 <_strtod_l+0x6ec>
 800ce5c:	463a      	mov	r2, r7
 800ce5e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ce60:	4640      	mov	r0, r8
 800ce62:	f003 feed 	bl	8010c40 <__lshift>
 800ce66:	901a      	str	r0, [sp, #104]	; 0x68
 800ce68:	2800      	cmp	r0, #0
 800ce6a:	d187      	bne.n	800cd7c <_strtod_l+0x744>
 800ce6c:	e637      	b.n	800cade <_strtod_l+0x4a6>
 800ce6e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ce70:	9906      	ldr	r1, [sp, #24]
 800ce72:	4640      	mov	r0, r8
 800ce74:	f003 fe96 	bl	8010ba4 <__pow5mult>
 800ce78:	9006      	str	r0, [sp, #24]
 800ce7a:	2800      	cmp	r0, #0
 800ce7c:	d181      	bne.n	800cd82 <_strtod_l+0x74a>
 800ce7e:	e62e      	b.n	800cade <_strtod_l+0x4a6>
 800ce80:	08012e68 	.word	0x08012e68
 800ce84:	fffffc02 	.word	0xfffffc02
 800ce88:	f040 8086 	bne.w	800cf98 <_strtod_l+0x960>
 800ce8c:	9a08      	ldr	r2, [sp, #32]
 800ce8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ce92:	b332      	cbz	r2, 800cee2 <_strtod_l+0x8aa>
 800ce94:	4aac      	ldr	r2, [pc, #688]	; (800d148 <_strtod_l+0xb10>)
 800ce96:	4293      	cmp	r3, r2
 800ce98:	4659      	mov	r1, fp
 800ce9a:	d152      	bne.n	800cf42 <_strtod_l+0x90a>
 800ce9c:	9b05      	ldr	r3, [sp, #20]
 800ce9e:	4650      	mov	r0, sl
 800cea0:	b1d3      	cbz	r3, 800ced8 <_strtod_l+0x8a0>
 800cea2:	4aaa      	ldr	r2, [pc, #680]	; (800d14c <_strtod_l+0xb14>)
 800cea4:	400a      	ands	r2, r1
 800cea6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800ceaa:	f04f 34ff 	mov.w	r4, #4294967295
 800ceae:	d816      	bhi.n	800cede <_strtod_l+0x8a6>
 800ceb0:	0d12      	lsrs	r2, r2, #20
 800ceb2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ceb6:	fa04 f303 	lsl.w	r3, r4, r3
 800ceba:	4283      	cmp	r3, r0
 800cebc:	d141      	bne.n	800cf42 <_strtod_l+0x90a>
 800cebe:	4aa4      	ldr	r2, [pc, #656]	; (800d150 <_strtod_l+0xb18>)
 800cec0:	4291      	cmp	r1, r2
 800cec2:	d102      	bne.n	800ceca <_strtod_l+0x892>
 800cec4:	3301      	adds	r3, #1
 800cec6:	f43f ae0a 	beq.w	800cade <_strtod_l+0x4a6>
 800ceca:	4ba0      	ldr	r3, [pc, #640]	; (800d14c <_strtod_l+0xb14>)
 800cecc:	400b      	ands	r3, r1
 800cece:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ced2:	f04f 0a00 	mov.w	sl, #0
 800ced6:	e79d      	b.n	800ce14 <_strtod_l+0x7dc>
 800ced8:	f04f 33ff 	mov.w	r3, #4294967295
 800cedc:	e7ed      	b.n	800ceba <_strtod_l+0x882>
 800cede:	4623      	mov	r3, r4
 800cee0:	e7eb      	b.n	800ceba <_strtod_l+0x882>
 800cee2:	bb73      	cbnz	r3, 800cf42 <_strtod_l+0x90a>
 800cee4:	f1ba 0f00 	cmp.w	sl, #0
 800cee8:	d12b      	bne.n	800cf42 <_strtod_l+0x90a>
 800ceea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ceee:	9a05      	ldr	r2, [sp, #20]
 800cef0:	0d1b      	lsrs	r3, r3, #20
 800cef2:	051b      	lsls	r3, r3, #20
 800cef4:	b1e2      	cbz	r2, 800cf30 <_strtod_l+0x8f8>
 800cef6:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800cefa:	dc19      	bgt.n	800cf30 <_strtod_l+0x8f8>
 800cefc:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 800cf00:	f77f ae61 	ble.w	800cbc6 <_strtod_l+0x58e>
 800cf04:	4b93      	ldr	r3, [pc, #588]	; (800d154 <_strtod_l+0xb1c>)
 800cf06:	930d      	str	r3, [sp, #52]	; 0x34
 800cf08:	2300      	movs	r3, #0
 800cf0a:	930c      	str	r3, [sp, #48]	; 0x30
 800cf0c:	4650      	mov	r0, sl
 800cf0e:	4659      	mov	r1, fp
 800cf10:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cf14:	f7f3 fb7c 	bl	8000610 <__aeabi_dmul>
 800cf18:	4682      	mov	sl, r0
 800cf1a:	468b      	mov	fp, r1
 800cf1c:	2900      	cmp	r1, #0
 800cf1e:	f47f ade9 	bne.w	800caf4 <_strtod_l+0x4bc>
 800cf22:	2800      	cmp	r0, #0
 800cf24:	f47f ade6 	bne.w	800caf4 <_strtod_l+0x4bc>
 800cf28:	2322      	movs	r3, #34	; 0x22
 800cf2a:	f8c8 3000 	str.w	r3, [r8]
 800cf2e:	e5e1      	b.n	800caf4 <_strtod_l+0x4bc>
 800cf30:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800cf34:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cf38:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cf3c:	f04f 3aff 	mov.w	sl, #4294967295
 800cf40:	e768      	b.n	800ce14 <_strtod_l+0x7dc>
 800cf42:	b19d      	cbz	r5, 800cf6c <_strtod_l+0x934>
 800cf44:	ea15 0f0b 	tst.w	r5, fp
 800cf48:	f43f af64 	beq.w	800ce14 <_strtod_l+0x7dc>
 800cf4c:	9b08      	ldr	r3, [sp, #32]
 800cf4e:	9a05      	ldr	r2, [sp, #20]
 800cf50:	4650      	mov	r0, sl
 800cf52:	4659      	mov	r1, fp
 800cf54:	b173      	cbz	r3, 800cf74 <_strtod_l+0x93c>
 800cf56:	f7ff fb4d 	bl	800c5f4 <sulp>
 800cf5a:	4602      	mov	r2, r0
 800cf5c:	460b      	mov	r3, r1
 800cf5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cf62:	f7f3 f9a3 	bl	80002ac <__adddf3>
 800cf66:	4682      	mov	sl, r0
 800cf68:	468b      	mov	fp, r1
 800cf6a:	e753      	b.n	800ce14 <_strtod_l+0x7dc>
 800cf6c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cf6e:	ea13 0f0a 	tst.w	r3, sl
 800cf72:	e7e9      	b.n	800cf48 <_strtod_l+0x910>
 800cf74:	f7ff fb3e 	bl	800c5f4 <sulp>
 800cf78:	4602      	mov	r2, r0
 800cf7a:	460b      	mov	r3, r1
 800cf7c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cf80:	f7f3 f992 	bl	80002a8 <__aeabi_dsub>
 800cf84:	2200      	movs	r2, #0
 800cf86:	2300      	movs	r3, #0
 800cf88:	4682      	mov	sl, r0
 800cf8a:	468b      	mov	fp, r1
 800cf8c:	f7f3 fda8 	bl	8000ae0 <__aeabi_dcmpeq>
 800cf90:	2800      	cmp	r0, #0
 800cf92:	f47f ae18 	bne.w	800cbc6 <_strtod_l+0x58e>
 800cf96:	e73d      	b.n	800ce14 <_strtod_l+0x7dc>
 800cf98:	9904      	ldr	r1, [sp, #16]
 800cf9a:	4648      	mov	r0, r9
 800cf9c:	f003 ffdf 	bl	8010f5e <__ratio>
 800cfa0:	2200      	movs	r2, #0
 800cfa2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cfa6:	4606      	mov	r6, r0
 800cfa8:	460f      	mov	r7, r1
 800cfaa:	f7f3 fdad 	bl	8000b08 <__aeabi_dcmple>
 800cfae:	2800      	cmp	r0, #0
 800cfb0:	d070      	beq.n	800d094 <_strtod_l+0xa5c>
 800cfb2:	9b08      	ldr	r3, [sp, #32]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d043      	beq.n	800d040 <_strtod_l+0xa08>
 800cfb8:	4f67      	ldr	r7, [pc, #412]	; (800d158 <_strtod_l+0xb20>)
 800cfba:	2600      	movs	r6, #0
 800cfbc:	4d66      	ldr	r5, [pc, #408]	; (800d158 <_strtod_l+0xb20>)
 800cfbe:	4b63      	ldr	r3, [pc, #396]	; (800d14c <_strtod_l+0xb14>)
 800cfc0:	ea0b 0303 	and.w	r3, fp, r3
 800cfc4:	9314      	str	r3, [sp, #80]	; 0x50
 800cfc6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cfc8:	4b64      	ldr	r3, [pc, #400]	; (800d15c <_strtod_l+0xb24>)
 800cfca:	429a      	cmp	r2, r3
 800cfcc:	f040 80ce 	bne.w	800d16c <_strtod_l+0xb34>
 800cfd0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800cfd4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800cfd8:	4650      	mov	r0, sl
 800cfda:	4659      	mov	r1, fp
 800cfdc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800cfe0:	f003 fef8 	bl	8010dd4 <__ulp>
 800cfe4:	4602      	mov	r2, r0
 800cfe6:	460b      	mov	r3, r1
 800cfe8:	4630      	mov	r0, r6
 800cfea:	4639      	mov	r1, r7
 800cfec:	f7f3 fb10 	bl	8000610 <__aeabi_dmul>
 800cff0:	4652      	mov	r2, sl
 800cff2:	465b      	mov	r3, fp
 800cff4:	f7f3 f95a 	bl	80002ac <__adddf3>
 800cff8:	4a54      	ldr	r2, [pc, #336]	; (800d14c <_strtod_l+0xb14>)
 800cffa:	4b59      	ldr	r3, [pc, #356]	; (800d160 <_strtod_l+0xb28>)
 800cffc:	400a      	ands	r2, r1
 800cffe:	429a      	cmp	r2, r3
 800d000:	4682      	mov	sl, r0
 800d002:	d95d      	bls.n	800d0c0 <_strtod_l+0xa88>
 800d004:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d006:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 800d00a:	429a      	cmp	r2, r3
 800d00c:	d103      	bne.n	800d016 <_strtod_l+0x9de>
 800d00e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d010:	3301      	adds	r3, #1
 800d012:	f43f ad64 	beq.w	800cade <_strtod_l+0x4a6>
 800d016:	f8df b138 	ldr.w	fp, [pc, #312]	; 800d150 <_strtod_l+0xb18>
 800d01a:	f04f 3aff 	mov.w	sl, #4294967295
 800d01e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800d020:	4640      	mov	r0, r8
 800d022:	f003 fc4b 	bl	80108bc <_Bfree>
 800d026:	9906      	ldr	r1, [sp, #24]
 800d028:	4640      	mov	r0, r8
 800d02a:	f003 fc47 	bl	80108bc <_Bfree>
 800d02e:	9904      	ldr	r1, [sp, #16]
 800d030:	4640      	mov	r0, r8
 800d032:	f003 fc43 	bl	80108bc <_Bfree>
 800d036:	4649      	mov	r1, r9
 800d038:	4640      	mov	r0, r8
 800d03a:	f003 fc3f 	bl	80108bc <_Bfree>
 800d03e:	e626      	b.n	800cc8e <_strtod_l+0x656>
 800d040:	f1ba 0f00 	cmp.w	sl, #0
 800d044:	d118      	bne.n	800d078 <_strtod_l+0xa40>
 800d046:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d04a:	b9e3      	cbnz	r3, 800d086 <_strtod_l+0xa4e>
 800d04c:	2200      	movs	r2, #0
 800d04e:	4b42      	ldr	r3, [pc, #264]	; (800d158 <_strtod_l+0xb20>)
 800d050:	4630      	mov	r0, r6
 800d052:	4639      	mov	r1, r7
 800d054:	f7f3 fd4e 	bl	8000af4 <__aeabi_dcmplt>
 800d058:	b9c8      	cbnz	r0, 800d08e <_strtod_l+0xa56>
 800d05a:	2200      	movs	r2, #0
 800d05c:	4b41      	ldr	r3, [pc, #260]	; (800d164 <_strtod_l+0xb2c>)
 800d05e:	4630      	mov	r0, r6
 800d060:	4639      	mov	r1, r7
 800d062:	f7f3 fad5 	bl	8000610 <__aeabi_dmul>
 800d066:	4604      	mov	r4, r0
 800d068:	460d      	mov	r5, r1
 800d06a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800d06e:	9416      	str	r4, [sp, #88]	; 0x58
 800d070:	9317      	str	r3, [sp, #92]	; 0x5c
 800d072:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800d076:	e7a2      	b.n	800cfbe <_strtod_l+0x986>
 800d078:	f1ba 0f01 	cmp.w	sl, #1
 800d07c:	d103      	bne.n	800d086 <_strtod_l+0xa4e>
 800d07e:	f1bb 0f00 	cmp.w	fp, #0
 800d082:	f43f ada0 	beq.w	800cbc6 <_strtod_l+0x58e>
 800d086:	2600      	movs	r6, #0
 800d088:	4f37      	ldr	r7, [pc, #220]	; (800d168 <_strtod_l+0xb30>)
 800d08a:	2400      	movs	r4, #0
 800d08c:	e796      	b.n	800cfbc <_strtod_l+0x984>
 800d08e:	9c08      	ldr	r4, [sp, #32]
 800d090:	4d34      	ldr	r5, [pc, #208]	; (800d164 <_strtod_l+0xb2c>)
 800d092:	e7ea      	b.n	800d06a <_strtod_l+0xa32>
 800d094:	4b33      	ldr	r3, [pc, #204]	; (800d164 <_strtod_l+0xb2c>)
 800d096:	2200      	movs	r2, #0
 800d098:	4630      	mov	r0, r6
 800d09a:	4639      	mov	r1, r7
 800d09c:	f7f3 fab8 	bl	8000610 <__aeabi_dmul>
 800d0a0:	9b08      	ldr	r3, [sp, #32]
 800d0a2:	4604      	mov	r4, r0
 800d0a4:	460d      	mov	r5, r1
 800d0a6:	b933      	cbnz	r3, 800d0b6 <_strtod_l+0xa7e>
 800d0a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0ac:	9010      	str	r0, [sp, #64]	; 0x40
 800d0ae:	9311      	str	r3, [sp, #68]	; 0x44
 800d0b0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800d0b4:	e783      	b.n	800cfbe <_strtod_l+0x986>
 800d0b6:	4602      	mov	r2, r0
 800d0b8:	460b      	mov	r3, r1
 800d0ba:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800d0be:	e7f7      	b.n	800d0b0 <_strtod_l+0xa78>
 800d0c0:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 800d0c4:	9b05      	ldr	r3, [sp, #20]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d1a9      	bne.n	800d01e <_strtod_l+0x9e6>
 800d0ca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d0ce:	0d1b      	lsrs	r3, r3, #20
 800d0d0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d0d2:	051b      	lsls	r3, r3, #20
 800d0d4:	429a      	cmp	r2, r3
 800d0d6:	465e      	mov	r6, fp
 800d0d8:	d1a1      	bne.n	800d01e <_strtod_l+0x9e6>
 800d0da:	4629      	mov	r1, r5
 800d0dc:	4620      	mov	r0, r4
 800d0de:	f7f3 fd47 	bl	8000b70 <__aeabi_d2iz>
 800d0e2:	f7f3 fa2f 	bl	8000544 <__aeabi_i2d>
 800d0e6:	460b      	mov	r3, r1
 800d0e8:	4602      	mov	r2, r0
 800d0ea:	4629      	mov	r1, r5
 800d0ec:	4620      	mov	r0, r4
 800d0ee:	f7f3 f8db 	bl	80002a8 <__aeabi_dsub>
 800d0f2:	9b08      	ldr	r3, [sp, #32]
 800d0f4:	4604      	mov	r4, r0
 800d0f6:	460d      	mov	r5, r1
 800d0f8:	b933      	cbnz	r3, 800d108 <_strtod_l+0xad0>
 800d0fa:	f1ba 0f00 	cmp.w	sl, #0
 800d0fe:	d103      	bne.n	800d108 <_strtod_l+0xad0>
 800d100:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d104:	2e00      	cmp	r6, #0
 800d106:	d06c      	beq.n	800d1e2 <_strtod_l+0xbaa>
 800d108:	a30b      	add	r3, pc, #44	; (adr r3, 800d138 <_strtod_l+0xb00>)
 800d10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d10e:	4620      	mov	r0, r4
 800d110:	4629      	mov	r1, r5
 800d112:	f7f3 fcef 	bl	8000af4 <__aeabi_dcmplt>
 800d116:	2800      	cmp	r0, #0
 800d118:	f47f acec 	bne.w	800caf4 <_strtod_l+0x4bc>
 800d11c:	a308      	add	r3, pc, #32	; (adr r3, 800d140 <_strtod_l+0xb08>)
 800d11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d122:	4620      	mov	r0, r4
 800d124:	4629      	mov	r1, r5
 800d126:	f7f3 fd03 	bl	8000b30 <__aeabi_dcmpgt>
 800d12a:	2800      	cmp	r0, #0
 800d12c:	f43f af77 	beq.w	800d01e <_strtod_l+0x9e6>
 800d130:	e4e0      	b.n	800caf4 <_strtod_l+0x4bc>
 800d132:	bf00      	nop
 800d134:	f3af 8000 	nop.w
 800d138:	94a03595 	.word	0x94a03595
 800d13c:	3fdfffff 	.word	0x3fdfffff
 800d140:	35afe535 	.word	0x35afe535
 800d144:	3fe00000 	.word	0x3fe00000
 800d148:	000fffff 	.word	0x000fffff
 800d14c:	7ff00000 	.word	0x7ff00000
 800d150:	7fefffff 	.word	0x7fefffff
 800d154:	39500000 	.word	0x39500000
 800d158:	3ff00000 	.word	0x3ff00000
 800d15c:	7fe00000 	.word	0x7fe00000
 800d160:	7c9fffff 	.word	0x7c9fffff
 800d164:	3fe00000 	.word	0x3fe00000
 800d168:	bff00000 	.word	0xbff00000
 800d16c:	9b05      	ldr	r3, [sp, #20]
 800d16e:	b313      	cbz	r3, 800d1b6 <_strtod_l+0xb7e>
 800d170:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d172:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d176:	d81e      	bhi.n	800d1b6 <_strtod_l+0xb7e>
 800d178:	a325      	add	r3, pc, #148	; (adr r3, 800d210 <_strtod_l+0xbd8>)
 800d17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d17e:	4620      	mov	r0, r4
 800d180:	4629      	mov	r1, r5
 800d182:	f7f3 fcc1 	bl	8000b08 <__aeabi_dcmple>
 800d186:	b190      	cbz	r0, 800d1ae <_strtod_l+0xb76>
 800d188:	4629      	mov	r1, r5
 800d18a:	4620      	mov	r0, r4
 800d18c:	f7f3 fd18 	bl	8000bc0 <__aeabi_d2uiz>
 800d190:	2800      	cmp	r0, #0
 800d192:	bf08      	it	eq
 800d194:	2001      	moveq	r0, #1
 800d196:	f7f3 f9c5 	bl	8000524 <__aeabi_ui2d>
 800d19a:	9b08      	ldr	r3, [sp, #32]
 800d19c:	4604      	mov	r4, r0
 800d19e:	460d      	mov	r5, r1
 800d1a0:	b9d3      	cbnz	r3, 800d1d8 <_strtod_l+0xba0>
 800d1a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d1a6:	9012      	str	r0, [sp, #72]	; 0x48
 800d1a8:	9313      	str	r3, [sp, #76]	; 0x4c
 800d1aa:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800d1ae:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d1b0:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800d1b4:	1a9f      	subs	r7, r3, r2
 800d1b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d1ba:	f003 fe0b 	bl	8010dd4 <__ulp>
 800d1be:	4602      	mov	r2, r0
 800d1c0:	460b      	mov	r3, r1
 800d1c2:	4630      	mov	r0, r6
 800d1c4:	4639      	mov	r1, r7
 800d1c6:	f7f3 fa23 	bl	8000610 <__aeabi_dmul>
 800d1ca:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d1ce:	f7f3 f86d 	bl	80002ac <__adddf3>
 800d1d2:	4682      	mov	sl, r0
 800d1d4:	468b      	mov	fp, r1
 800d1d6:	e775      	b.n	800d0c4 <_strtod_l+0xa8c>
 800d1d8:	4602      	mov	r2, r0
 800d1da:	460b      	mov	r3, r1
 800d1dc:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800d1e0:	e7e3      	b.n	800d1aa <_strtod_l+0xb72>
 800d1e2:	a30d      	add	r3, pc, #52	; (adr r3, 800d218 <_strtod_l+0xbe0>)
 800d1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1e8:	f7f3 fc84 	bl	8000af4 <__aeabi_dcmplt>
 800d1ec:	e79d      	b.n	800d12a <_strtod_l+0xaf2>
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	9309      	str	r3, [sp, #36]	; 0x24
 800d1f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d1f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d1f6:	6013      	str	r3, [r2, #0]
 800d1f8:	f7ff ba62 	b.w	800c6c0 <_strtod_l+0x88>
 800d1fc:	2b65      	cmp	r3, #101	; 0x65
 800d1fe:	f04f 0200 	mov.w	r2, #0
 800d202:	f43f abb2 	beq.w	800c96a <_strtod_l+0x332>
 800d206:	4615      	mov	r5, r2
 800d208:	2101      	movs	r1, #1
 800d20a:	f7ff bad1 	b.w	800c7b0 <_strtod_l+0x178>
 800d20e:	bf00      	nop
 800d210:	ffc00000 	.word	0xffc00000
 800d214:	41dfffff 	.word	0x41dfffff
 800d218:	94a03595 	.word	0x94a03595
 800d21c:	3fcfffff 	.word	0x3fcfffff

0800d220 <strtod>:
 800d220:	4b06      	ldr	r3, [pc, #24]	; (800d23c <strtod+0x1c>)
 800d222:	4a07      	ldr	r2, [pc, #28]	; (800d240 <strtod+0x20>)
 800d224:	b410      	push	{r4}
 800d226:	681c      	ldr	r4, [r3, #0]
 800d228:	6a23      	ldr	r3, [r4, #32]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	bf08      	it	eq
 800d22e:	4613      	moveq	r3, r2
 800d230:	460a      	mov	r2, r1
 800d232:	4601      	mov	r1, r0
 800d234:	4620      	mov	r0, r4
 800d236:	bc10      	pop	{r4}
 800d238:	f7ff b9fe 	b.w	800c638 <_strtod_l>
 800d23c:	20000014 	.word	0x20000014
 800d240:	20000560 	.word	0x20000560

0800d244 <strtok>:
 800d244:	4b14      	ldr	r3, [pc, #80]	; (800d298 <strtok+0x54>)
 800d246:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d24a:	681d      	ldr	r5, [r3, #0]
 800d24c:	f8d5 40e8 	ldr.w	r4, [r5, #232]	; 0xe8
 800d250:	4606      	mov	r6, r0
 800d252:	460f      	mov	r7, r1
 800d254:	b9bc      	cbnz	r4, 800d286 <strtok+0x42>
 800d256:	2050      	movs	r0, #80	; 0x50
 800d258:	f7fe fbc0 	bl	800b9dc <malloc>
 800d25c:	f8c5 00e8 	str.w	r0, [r5, #232]	; 0xe8
 800d260:	6004      	str	r4, [r0, #0]
 800d262:	6044      	str	r4, [r0, #4]
 800d264:	6084      	str	r4, [r0, #8]
 800d266:	60c4      	str	r4, [r0, #12]
 800d268:	6104      	str	r4, [r0, #16]
 800d26a:	6144      	str	r4, [r0, #20]
 800d26c:	6184      	str	r4, [r0, #24]
 800d26e:	6284      	str	r4, [r0, #40]	; 0x28
 800d270:	62c4      	str	r4, [r0, #44]	; 0x2c
 800d272:	6304      	str	r4, [r0, #48]	; 0x30
 800d274:	6344      	str	r4, [r0, #52]	; 0x34
 800d276:	6384      	str	r4, [r0, #56]	; 0x38
 800d278:	63c4      	str	r4, [r0, #60]	; 0x3c
 800d27a:	6404      	str	r4, [r0, #64]	; 0x40
 800d27c:	6444      	str	r4, [r0, #68]	; 0x44
 800d27e:	6484      	str	r4, [r0, #72]	; 0x48
 800d280:	64c4      	str	r4, [r0, #76]	; 0x4c
 800d282:	7704      	strb	r4, [r0, #28]
 800d284:	6244      	str	r4, [r0, #36]	; 0x24
 800d286:	f8d5 20e8 	ldr.w	r2, [r5, #232]	; 0xe8
 800d28a:	4639      	mov	r1, r7
 800d28c:	4630      	mov	r0, r6
 800d28e:	2301      	movs	r3, #1
 800d290:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d294:	f000 b802 	b.w	800d29c <__strtok_r>
 800d298:	20000014 	.word	0x20000014

0800d29c <__strtok_r>:
 800d29c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d29e:	b918      	cbnz	r0, 800d2a8 <__strtok_r+0xc>
 800d2a0:	6810      	ldr	r0, [r2, #0]
 800d2a2:	b908      	cbnz	r0, 800d2a8 <__strtok_r+0xc>
 800d2a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2a6:	4620      	mov	r0, r4
 800d2a8:	4604      	mov	r4, r0
 800d2aa:	460f      	mov	r7, r1
 800d2ac:	f814 5b01 	ldrb.w	r5, [r4], #1
 800d2b0:	f817 6b01 	ldrb.w	r6, [r7], #1
 800d2b4:	b91e      	cbnz	r6, 800d2be <__strtok_r+0x22>
 800d2b6:	b965      	cbnz	r5, 800d2d2 <__strtok_r+0x36>
 800d2b8:	6015      	str	r5, [r2, #0]
 800d2ba:	4628      	mov	r0, r5
 800d2bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2be:	42b5      	cmp	r5, r6
 800d2c0:	d1f6      	bne.n	800d2b0 <__strtok_r+0x14>
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d1ef      	bne.n	800d2a6 <__strtok_r+0xa>
 800d2c6:	6014      	str	r4, [r2, #0]
 800d2c8:	7003      	strb	r3, [r0, #0]
 800d2ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2cc:	461c      	mov	r4, r3
 800d2ce:	e00c      	b.n	800d2ea <__strtok_r+0x4e>
 800d2d0:	b915      	cbnz	r5, 800d2d8 <__strtok_r+0x3c>
 800d2d2:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d2d6:	460e      	mov	r6, r1
 800d2d8:	f816 5b01 	ldrb.w	r5, [r6], #1
 800d2dc:	42ab      	cmp	r3, r5
 800d2de:	d1f7      	bne.n	800d2d0 <__strtok_r+0x34>
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d0f3      	beq.n	800d2cc <__strtok_r+0x30>
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	f804 3c01 	strb.w	r3, [r4, #-1]
 800d2ea:	6014      	str	r4, [r2, #0]
 800d2ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800d2f0 <time>:
 800d2f0:	b513      	push	{r0, r1, r4, lr}
 800d2f2:	4b08      	ldr	r3, [pc, #32]	; (800d314 <time+0x24>)
 800d2f4:	4604      	mov	r4, r0
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	6818      	ldr	r0, [r3, #0]
 800d2fa:	4669      	mov	r1, sp
 800d2fc:	f003 f92c 	bl	8010558 <_gettimeofday_r>
 800d300:	2800      	cmp	r0, #0
 800d302:	bfbc      	itt	lt
 800d304:	f04f 33ff 	movlt.w	r3, #4294967295
 800d308:	9300      	strlt	r3, [sp, #0]
 800d30a:	9800      	ldr	r0, [sp, #0]
 800d30c:	b104      	cbz	r4, 800d310 <time+0x20>
 800d30e:	6020      	str	r0, [r4, #0]
 800d310:	b002      	add	sp, #8
 800d312:	bd10      	pop	{r4, pc}
 800d314:	20000014 	.word	0x20000014

0800d318 <__tzcalc_limits>:
 800d318:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d31c:	4604      	mov	r4, r0
 800d31e:	f003 f92d 	bl	801057c <__gettzinfo>
 800d322:	f240 73b1 	movw	r3, #1969	; 0x7b1
 800d326:	429c      	cmp	r4, r3
 800d328:	f340 8098 	ble.w	800d45c <__tzcalc_limits+0x144>
 800d32c:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 800d330:	18e3      	adds	r3, r4, r3
 800d332:	109b      	asrs	r3, r3, #2
 800d334:	f240 126d 	movw	r2, #365	; 0x16d
 800d338:	f2a4 75b2 	subw	r5, r4, #1970	; 0x7b2
 800d33c:	fb02 3505 	mla	r5, r2, r5, r3
 800d340:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800d344:	f2a4 736d 	subw	r3, r4, #1901	; 0x76d
 800d348:	fb93 f3f2 	sdiv	r3, r3, r2
 800d34c:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 800d350:	441d      	add	r5, r3
 800d352:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800d356:	18a2      	adds	r2, r4, r2
 800d358:	fb94 f7f3 	sdiv	r7, r4, r3
 800d35c:	fb92 f2f3 	sdiv	r2, r2, r3
 800d360:	fb03 4717 	mls	r7, r3, r7, r4
 800d364:	f100 0338 	add.w	r3, r0, #56	; 0x38
 800d368:	4415      	add	r5, r2
 800d36a:	fab7 fe87 	clz	lr, r7
 800d36e:	2264      	movs	r2, #100	; 0x64
 800d370:	9301      	str	r3, [sp, #4]
 800d372:	f004 0303 	and.w	r3, r4, #3
 800d376:	fb94 f6f2 	sdiv	r6, r4, r2
 800d37a:	6044      	str	r4, [r0, #4]
 800d37c:	fb02 4616 	mls	r6, r2, r6, r4
 800d380:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 800d384:	4601      	mov	r1, r0
 800d386:	9300      	str	r3, [sp, #0]
 800d388:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
 800d38c:	7a0b      	ldrb	r3, [r1, #8]
 800d38e:	2b4a      	cmp	r3, #74	; 0x4a
 800d390:	d123      	bne.n	800d3da <__tzcalc_limits+0xc2>
 800d392:	694c      	ldr	r4, [r1, #20]
 800d394:	9a00      	ldr	r2, [sp, #0]
 800d396:	192b      	adds	r3, r5, r4
 800d398:	b902      	cbnz	r2, 800d39c <__tzcalc_limits+0x84>
 800d39a:	b906      	cbnz	r6, 800d39e <__tzcalc_limits+0x86>
 800d39c:	b9df      	cbnz	r7, 800d3d6 <__tzcalc_limits+0xbe>
 800d39e:	2c3b      	cmp	r4, #59	; 0x3b
 800d3a0:	bfd4      	ite	le
 800d3a2:	2400      	movle	r4, #0
 800d3a4:	2401      	movgt	r4, #1
 800d3a6:	441c      	add	r4, r3
 800d3a8:	3c01      	subs	r4, #1
 800d3aa:	4b2d      	ldr	r3, [pc, #180]	; (800d460 <__tzcalc_limits+0x148>)
 800d3ac:	698a      	ldr	r2, [r1, #24]
 800d3ae:	fb03 2404 	mla	r4, r3, r4, r2
 800d3b2:	6a0b      	ldr	r3, [r1, #32]
 800d3b4:	441c      	add	r4, r3
 800d3b6:	f841 4f1c 	str.w	r4, [r1, #28]!
 800d3ba:	9b01      	ldr	r3, [sp, #4]
 800d3bc:	428b      	cmp	r3, r1
 800d3be:	d1e5      	bne.n	800d38c <__tzcalc_limits+0x74>
 800d3c0:	69c3      	ldr	r3, [r0, #28]
 800d3c2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800d3c4:	4293      	cmp	r3, r2
 800d3c6:	bfac      	ite	ge
 800d3c8:	2300      	movge	r3, #0
 800d3ca:	2301      	movlt	r3, #1
 800d3cc:	6003      	str	r3, [r0, #0]
 800d3ce:	2001      	movs	r0, #1
 800d3d0:	b003      	add	sp, #12
 800d3d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3d6:	2400      	movs	r4, #0
 800d3d8:	e7e5      	b.n	800d3a6 <__tzcalc_limits+0x8e>
 800d3da:	2b44      	cmp	r3, #68	; 0x44
 800d3dc:	d102      	bne.n	800d3e4 <__tzcalc_limits+0xcc>
 800d3de:	694b      	ldr	r3, [r1, #20]
 800d3e0:	18ec      	adds	r4, r5, r3
 800d3e2:	e7e2      	b.n	800d3aa <__tzcalc_limits+0x92>
 800d3e4:	9b00      	ldr	r3, [sp, #0]
 800d3e6:	bb7b      	cbnz	r3, 800d448 <__tzcalc_limits+0x130>
 800d3e8:	2e00      	cmp	r6, #0
 800d3ea:	bf0c      	ite	eq
 800d3ec:	46f0      	moveq	r8, lr
 800d3ee:	f04f 0801 	movne.w	r8, #1
 800d3f2:	4b1c      	ldr	r3, [pc, #112]	; (800d464 <__tzcalc_limits+0x14c>)
 800d3f4:	68cc      	ldr	r4, [r1, #12]
 800d3f6:	2230      	movs	r2, #48	; 0x30
 800d3f8:	fb02 3808 	mla	r8, r2, r8, r3
 800d3fc:	f1a8 0a04 	sub.w	sl, r8, #4
 800d400:	462b      	mov	r3, r5
 800d402:	f04f 0901 	mov.w	r9, #1
 800d406:	45a1      	cmp	r9, r4
 800d408:	db20      	blt.n	800d44c <__tzcalc_limits+0x134>
 800d40a:	2c01      	cmp	r4, #1
 800d40c:	bfb8      	it	lt
 800d40e:	2401      	movlt	r4, #1
 800d410:	46a1      	mov	r9, r4
 800d412:	f103 0b04 	add.w	fp, r3, #4
 800d416:	2207      	movs	r2, #7
 800d418:	694c      	ldr	r4, [r1, #20]
 800d41a:	fb9b faf2 	sdiv	sl, fp, r2
 800d41e:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 800d422:	ebab 0a0a 	sub.w	sl, fp, sl
 800d426:	ebb4 0a0a 	subs.w	sl, r4, sl
 800d42a:	690c      	ldr	r4, [r1, #16]
 800d42c:	44e1      	add	r9, ip
 800d42e:	f104 34ff 	add.w	r4, r4, #4294967295
 800d432:	bf48      	it	mi
 800d434:	4492      	addmi	sl, r2
 800d436:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800d43a:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 800d43e:	4454      	add	r4, sl
 800d440:	4544      	cmp	r4, r8
 800d442:	da09      	bge.n	800d458 <__tzcalc_limits+0x140>
 800d444:	441c      	add	r4, r3
 800d446:	e7b0      	b.n	800d3aa <__tzcalc_limits+0x92>
 800d448:	46f0      	mov	r8, lr
 800d44a:	e7d2      	b.n	800d3f2 <__tzcalc_limits+0xda>
 800d44c:	f85a bf04 	ldr.w	fp, [sl, #4]!
 800d450:	f109 0901 	add.w	r9, r9, #1
 800d454:	445b      	add	r3, fp
 800d456:	e7d6      	b.n	800d406 <__tzcalc_limits+0xee>
 800d458:	3c07      	subs	r4, #7
 800d45a:	e7f1      	b.n	800d440 <__tzcalc_limits+0x128>
 800d45c:	2000      	movs	r0, #0
 800d45e:	e7b7      	b.n	800d3d0 <__tzcalc_limits+0xb8>
 800d460:	00015180 	.word	0x00015180
 800d464:	08012dd8 	.word	0x08012dd8

0800d468 <__tz_lock>:
 800d468:	4801      	ldr	r0, [pc, #4]	; (800d470 <__tz_lock+0x8>)
 800d46a:	f003 b957 	b.w	801071c <__retarget_lock_acquire>
 800d46e:	bf00      	nop
 800d470:	2000248b 	.word	0x2000248b

0800d474 <__tz_unlock>:
 800d474:	4801      	ldr	r0, [pc, #4]	; (800d47c <__tz_unlock+0x8>)
 800d476:	f003 b953 	b.w	8010720 <__retarget_lock_release>
 800d47a:	bf00      	nop
 800d47c:	2000248b 	.word	0x2000248b

0800d480 <_tzset_unlocked>:
 800d480:	4b01      	ldr	r3, [pc, #4]	; (800d488 <_tzset_unlocked+0x8>)
 800d482:	6818      	ldr	r0, [r3, #0]
 800d484:	f000 b802 	b.w	800d48c <_tzset_unlocked_r>
 800d488:	20000014 	.word	0x20000014

0800d48c <_tzset_unlocked_r>:
 800d48c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d490:	b08d      	sub	sp, #52	; 0x34
 800d492:	4607      	mov	r7, r0
 800d494:	f003 f872 	bl	801057c <__gettzinfo>
 800d498:	49b1      	ldr	r1, [pc, #708]	; (800d760 <_tzset_unlocked_r+0x2d4>)
 800d49a:	4eb2      	ldr	r6, [pc, #712]	; (800d764 <_tzset_unlocked_r+0x2d8>)
 800d49c:	4605      	mov	r5, r0
 800d49e:	4638      	mov	r0, r7
 800d4a0:	f003 f852 	bl	8010548 <_getenv_r>
 800d4a4:	4604      	mov	r4, r0
 800d4a6:	b970      	cbnz	r0, 800d4c6 <_tzset_unlocked_r+0x3a>
 800d4a8:	4baf      	ldr	r3, [pc, #700]	; (800d768 <_tzset_unlocked_r+0x2dc>)
 800d4aa:	4ab0      	ldr	r2, [pc, #704]	; (800d76c <_tzset_unlocked_r+0x2e0>)
 800d4ac:	6018      	str	r0, [r3, #0]
 800d4ae:	4bb0      	ldr	r3, [pc, #704]	; (800d770 <_tzset_unlocked_r+0x2e4>)
 800d4b0:	6018      	str	r0, [r3, #0]
 800d4b2:	4bb0      	ldr	r3, [pc, #704]	; (800d774 <_tzset_unlocked_r+0x2e8>)
 800d4b4:	6830      	ldr	r0, [r6, #0]
 800d4b6:	601a      	str	r2, [r3, #0]
 800d4b8:	605a      	str	r2, [r3, #4]
 800d4ba:	f7fe fa97 	bl	800b9ec <free>
 800d4be:	6034      	str	r4, [r6, #0]
 800d4c0:	b00d      	add	sp, #52	; 0x34
 800d4c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4c6:	6831      	ldr	r1, [r6, #0]
 800d4c8:	2900      	cmp	r1, #0
 800d4ca:	d160      	bne.n	800d58e <_tzset_unlocked_r+0x102>
 800d4cc:	6830      	ldr	r0, [r6, #0]
 800d4ce:	f7fe fa8d 	bl	800b9ec <free>
 800d4d2:	4620      	mov	r0, r4
 800d4d4:	f7f2 fe86 	bl	80001e4 <strlen>
 800d4d8:	1c41      	adds	r1, r0, #1
 800d4da:	4638      	mov	r0, r7
 800d4dc:	f7fe fa8e 	bl	800b9fc <_malloc_r>
 800d4e0:	6030      	str	r0, [r6, #0]
 800d4e2:	2800      	cmp	r0, #0
 800d4e4:	d158      	bne.n	800d598 <_tzset_unlocked_r+0x10c>
 800d4e6:	7823      	ldrb	r3, [r4, #0]
 800d4e8:	4aa3      	ldr	r2, [pc, #652]	; (800d778 <_tzset_unlocked_r+0x2ec>)
 800d4ea:	49a4      	ldr	r1, [pc, #656]	; (800d77c <_tzset_unlocked_r+0x2f0>)
 800d4ec:	2b3a      	cmp	r3, #58	; 0x3a
 800d4ee:	bf08      	it	eq
 800d4f0:	3401      	addeq	r4, #1
 800d4f2:	ae0a      	add	r6, sp, #40	; 0x28
 800d4f4:	4633      	mov	r3, r6
 800d4f6:	4620      	mov	r0, r4
 800d4f8:	f003 ff14 	bl	8011324 <siscanf>
 800d4fc:	2800      	cmp	r0, #0
 800d4fe:	dddf      	ble.n	800d4c0 <_tzset_unlocked_r+0x34>
 800d500:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d502:	18e7      	adds	r7, r4, r3
 800d504:	5ce3      	ldrb	r3, [r4, r3]
 800d506:	2b2d      	cmp	r3, #45	; 0x2d
 800d508:	d14a      	bne.n	800d5a0 <_tzset_unlocked_r+0x114>
 800d50a:	3701      	adds	r7, #1
 800d50c:	f04f 34ff 	mov.w	r4, #4294967295
 800d510:	f10d 0a20 	add.w	sl, sp, #32
 800d514:	f10d 0b1e 	add.w	fp, sp, #30
 800d518:	f04f 0800 	mov.w	r8, #0
 800d51c:	9603      	str	r6, [sp, #12]
 800d51e:	f8cd a008 	str.w	sl, [sp, #8]
 800d522:	9601      	str	r6, [sp, #4]
 800d524:	f8cd b000 	str.w	fp, [sp]
 800d528:	4633      	mov	r3, r6
 800d52a:	aa07      	add	r2, sp, #28
 800d52c:	4994      	ldr	r1, [pc, #592]	; (800d780 <_tzset_unlocked_r+0x2f4>)
 800d52e:	f8ad 801e 	strh.w	r8, [sp, #30]
 800d532:	4638      	mov	r0, r7
 800d534:	f8ad 8020 	strh.w	r8, [sp, #32]
 800d538:	f003 fef4 	bl	8011324 <siscanf>
 800d53c:	4540      	cmp	r0, r8
 800d53e:	ddbf      	ble.n	800d4c0 <_tzset_unlocked_r+0x34>
 800d540:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800d544:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800d548:	f8df 9240 	ldr.w	r9, [pc, #576]	; 800d78c <_tzset_unlocked_r+0x300>
 800d54c:	213c      	movs	r1, #60	; 0x3c
 800d54e:	fb01 2203 	mla	r2, r1, r3, r2
 800d552:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800d556:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800d55a:	fb01 2303 	mla	r3, r1, r3, r2
 800d55e:	435c      	muls	r4, r3
 800d560:	622c      	str	r4, [r5, #32]
 800d562:	4c84      	ldr	r4, [pc, #528]	; (800d774 <_tzset_unlocked_r+0x2e8>)
 800d564:	4b84      	ldr	r3, [pc, #528]	; (800d778 <_tzset_unlocked_r+0x2ec>)
 800d566:	6023      	str	r3, [r4, #0]
 800d568:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d56a:	4984      	ldr	r1, [pc, #528]	; (800d77c <_tzset_unlocked_r+0x2f0>)
 800d56c:	441f      	add	r7, r3
 800d56e:	464a      	mov	r2, r9
 800d570:	4633      	mov	r3, r6
 800d572:	4638      	mov	r0, r7
 800d574:	f003 fed6 	bl	8011324 <siscanf>
 800d578:	4540      	cmp	r0, r8
 800d57a:	dc16      	bgt.n	800d5aa <_tzset_unlocked_r+0x11e>
 800d57c:	6823      	ldr	r3, [r4, #0]
 800d57e:	6063      	str	r3, [r4, #4]
 800d580:	4b79      	ldr	r3, [pc, #484]	; (800d768 <_tzset_unlocked_r+0x2dc>)
 800d582:	6a2a      	ldr	r2, [r5, #32]
 800d584:	601a      	str	r2, [r3, #0]
 800d586:	4b7a      	ldr	r3, [pc, #488]	; (800d770 <_tzset_unlocked_r+0x2e4>)
 800d588:	f8c3 8000 	str.w	r8, [r3]
 800d58c:	e798      	b.n	800d4c0 <_tzset_unlocked_r+0x34>
 800d58e:	f7f2 fe1f 	bl	80001d0 <strcmp>
 800d592:	2800      	cmp	r0, #0
 800d594:	d094      	beq.n	800d4c0 <_tzset_unlocked_r+0x34>
 800d596:	e799      	b.n	800d4cc <_tzset_unlocked_r+0x40>
 800d598:	4621      	mov	r1, r4
 800d59a:	f003 ff32 	bl	8011402 <strcpy>
 800d59e:	e7a2      	b.n	800d4e6 <_tzset_unlocked_r+0x5a>
 800d5a0:	2b2b      	cmp	r3, #43	; 0x2b
 800d5a2:	bf08      	it	eq
 800d5a4:	3701      	addeq	r7, #1
 800d5a6:	2401      	movs	r4, #1
 800d5a8:	e7b2      	b.n	800d510 <_tzset_unlocked_r+0x84>
 800d5aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5ac:	f8c4 9004 	str.w	r9, [r4, #4]
 800d5b0:	18fc      	adds	r4, r7, r3
 800d5b2:	5cfb      	ldrb	r3, [r7, r3]
 800d5b4:	2b2d      	cmp	r3, #45	; 0x2d
 800d5b6:	f040 8092 	bne.w	800d6de <_tzset_unlocked_r+0x252>
 800d5ba:	3401      	adds	r4, #1
 800d5bc:	f04f 37ff 	mov.w	r7, #4294967295
 800d5c0:	2300      	movs	r3, #0
 800d5c2:	f8ad 301c 	strh.w	r3, [sp, #28]
 800d5c6:	f8ad 301e 	strh.w	r3, [sp, #30]
 800d5ca:	f8ad 3020 	strh.w	r3, [sp, #32]
 800d5ce:	930a      	str	r3, [sp, #40]	; 0x28
 800d5d0:	9603      	str	r6, [sp, #12]
 800d5d2:	f8cd a008 	str.w	sl, [sp, #8]
 800d5d6:	9601      	str	r6, [sp, #4]
 800d5d8:	f8cd b000 	str.w	fp, [sp]
 800d5dc:	4633      	mov	r3, r6
 800d5de:	aa07      	add	r2, sp, #28
 800d5e0:	4967      	ldr	r1, [pc, #412]	; (800d780 <_tzset_unlocked_r+0x2f4>)
 800d5e2:	4620      	mov	r0, r4
 800d5e4:	f003 fe9e 	bl	8011324 <siscanf>
 800d5e8:	2800      	cmp	r0, #0
 800d5ea:	dc7d      	bgt.n	800d6e8 <_tzset_unlocked_r+0x25c>
 800d5ec:	6a2b      	ldr	r3, [r5, #32]
 800d5ee:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 800d5f2:	63eb      	str	r3, [r5, #60]	; 0x3c
 800d5f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5f6:	462f      	mov	r7, r5
 800d5f8:	441c      	add	r4, r3
 800d5fa:	f04f 0900 	mov.w	r9, #0
 800d5fe:	7823      	ldrb	r3, [r4, #0]
 800d600:	2b2c      	cmp	r3, #44	; 0x2c
 800d602:	bf08      	it	eq
 800d604:	3401      	addeq	r4, #1
 800d606:	f894 8000 	ldrb.w	r8, [r4]
 800d60a:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 800d60e:	d17b      	bne.n	800d708 <_tzset_unlocked_r+0x27c>
 800d610:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 800d614:	9302      	str	r3, [sp, #8]
 800d616:	ab09      	add	r3, sp, #36	; 0x24
 800d618:	9300      	str	r3, [sp, #0]
 800d61a:	9603      	str	r6, [sp, #12]
 800d61c:	9601      	str	r6, [sp, #4]
 800d61e:	4633      	mov	r3, r6
 800d620:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 800d624:	4957      	ldr	r1, [pc, #348]	; (800d784 <_tzset_unlocked_r+0x2f8>)
 800d626:	4620      	mov	r0, r4
 800d628:	f003 fe7c 	bl	8011324 <siscanf>
 800d62c:	2803      	cmp	r0, #3
 800d62e:	f47f af47 	bne.w	800d4c0 <_tzset_unlocked_r+0x34>
 800d632:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 800d636:	1e4b      	subs	r3, r1, #1
 800d638:	2b0b      	cmp	r3, #11
 800d63a:	f63f af41 	bhi.w	800d4c0 <_tzset_unlocked_r+0x34>
 800d63e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800d642:	1e53      	subs	r3, r2, #1
 800d644:	2b04      	cmp	r3, #4
 800d646:	f63f af3b 	bhi.w	800d4c0 <_tzset_unlocked_r+0x34>
 800d64a:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 800d64e:	2b06      	cmp	r3, #6
 800d650:	f63f af36 	bhi.w	800d4c0 <_tzset_unlocked_r+0x34>
 800d654:	f887 8008 	strb.w	r8, [r7, #8]
 800d658:	60f9      	str	r1, [r7, #12]
 800d65a:	613a      	str	r2, [r7, #16]
 800d65c:	617b      	str	r3, [r7, #20]
 800d65e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d660:	eb04 0803 	add.w	r8, r4, r3
 800d664:	2302      	movs	r3, #2
 800d666:	f8ad 301c 	strh.w	r3, [sp, #28]
 800d66a:	2300      	movs	r3, #0
 800d66c:	f8ad 301e 	strh.w	r3, [sp, #30]
 800d670:	f8ad 3020 	strh.w	r3, [sp, #32]
 800d674:	930a      	str	r3, [sp, #40]	; 0x28
 800d676:	f898 3000 	ldrb.w	r3, [r8]
 800d67a:	2b2f      	cmp	r3, #47	; 0x2f
 800d67c:	d10b      	bne.n	800d696 <_tzset_unlocked_r+0x20a>
 800d67e:	9603      	str	r6, [sp, #12]
 800d680:	f8cd a008 	str.w	sl, [sp, #8]
 800d684:	9601      	str	r6, [sp, #4]
 800d686:	f8cd b000 	str.w	fp, [sp]
 800d68a:	4633      	mov	r3, r6
 800d68c:	aa07      	add	r2, sp, #28
 800d68e:	493e      	ldr	r1, [pc, #248]	; (800d788 <_tzset_unlocked_r+0x2fc>)
 800d690:	4640      	mov	r0, r8
 800d692:	f003 fe47 	bl	8011324 <siscanf>
 800d696:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800d69a:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800d69e:	213c      	movs	r1, #60	; 0x3c
 800d6a0:	fb01 2203 	mla	r2, r1, r3, r2
 800d6a4:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800d6a8:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800d6ac:	fb01 2303 	mla	r3, r1, r3, r2
 800d6b0:	61bb      	str	r3, [r7, #24]
 800d6b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d6b4:	f109 0901 	add.w	r9, r9, #1
 800d6b8:	f1b9 0f02 	cmp.w	r9, #2
 800d6bc:	4444      	add	r4, r8
 800d6be:	f107 071c 	add.w	r7, r7, #28
 800d6c2:	d19c      	bne.n	800d5fe <_tzset_unlocked_r+0x172>
 800d6c4:	6868      	ldr	r0, [r5, #4]
 800d6c6:	f7ff fe27 	bl	800d318 <__tzcalc_limits>
 800d6ca:	4b27      	ldr	r3, [pc, #156]	; (800d768 <_tzset_unlocked_r+0x2dc>)
 800d6cc:	6a2a      	ldr	r2, [r5, #32]
 800d6ce:	601a      	str	r2, [r3, #0]
 800d6d0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800d6d2:	1a9b      	subs	r3, r3, r2
 800d6d4:	4a26      	ldr	r2, [pc, #152]	; (800d770 <_tzset_unlocked_r+0x2e4>)
 800d6d6:	bf18      	it	ne
 800d6d8:	2301      	movne	r3, #1
 800d6da:	6013      	str	r3, [r2, #0]
 800d6dc:	e6f0      	b.n	800d4c0 <_tzset_unlocked_r+0x34>
 800d6de:	2b2b      	cmp	r3, #43	; 0x2b
 800d6e0:	bf08      	it	eq
 800d6e2:	3401      	addeq	r4, #1
 800d6e4:	2701      	movs	r7, #1
 800d6e6:	e76b      	b.n	800d5c0 <_tzset_unlocked_r+0x134>
 800d6e8:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800d6ec:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800d6f0:	213c      	movs	r1, #60	; 0x3c
 800d6f2:	fb01 2203 	mla	r2, r1, r3, r2
 800d6f6:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800d6fa:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800d6fe:	fb01 2303 	mla	r3, r1, r3, r2
 800d702:	435f      	muls	r7, r3
 800d704:	63ef      	str	r7, [r5, #60]	; 0x3c
 800d706:	e775      	b.n	800d5f4 <_tzset_unlocked_r+0x168>
 800d708:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 800d70c:	bf06      	itte	eq
 800d70e:	3401      	addeq	r4, #1
 800d710:	4643      	moveq	r3, r8
 800d712:	2344      	movne	r3, #68	; 0x44
 800d714:	220a      	movs	r2, #10
 800d716:	a90b      	add	r1, sp, #44	; 0x2c
 800d718:	4620      	mov	r0, r4
 800d71a:	9305      	str	r3, [sp, #20]
 800d71c:	f003 ff1a 	bl	8011554 <strtoul>
 800d720:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800d724:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 800d728:	4544      	cmp	r4, r8
 800d72a:	9b05      	ldr	r3, [sp, #20]
 800d72c:	d114      	bne.n	800d758 <_tzset_unlocked_r+0x2cc>
 800d72e:	234d      	movs	r3, #77	; 0x4d
 800d730:	f1b9 0f00 	cmp.w	r9, #0
 800d734:	d107      	bne.n	800d746 <_tzset_unlocked_r+0x2ba>
 800d736:	722b      	strb	r3, [r5, #8]
 800d738:	2303      	movs	r3, #3
 800d73a:	60eb      	str	r3, [r5, #12]
 800d73c:	2302      	movs	r3, #2
 800d73e:	612b      	str	r3, [r5, #16]
 800d740:	f8c5 9014 	str.w	r9, [r5, #20]
 800d744:	e78e      	b.n	800d664 <_tzset_unlocked_r+0x1d8>
 800d746:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 800d74a:	230b      	movs	r3, #11
 800d74c:	62ab      	str	r3, [r5, #40]	; 0x28
 800d74e:	2301      	movs	r3, #1
 800d750:	62eb      	str	r3, [r5, #44]	; 0x2c
 800d752:	2300      	movs	r3, #0
 800d754:	632b      	str	r3, [r5, #48]	; 0x30
 800d756:	e785      	b.n	800d664 <_tzset_unlocked_r+0x1d8>
 800d758:	b280      	uxth	r0, r0
 800d75a:	723b      	strb	r3, [r7, #8]
 800d75c:	6178      	str	r0, [r7, #20]
 800d75e:	e781      	b.n	800d664 <_tzset_unlocked_r+0x1d8>
 800d760:	08012e90 	.word	0x08012e90
 800d764:	2000096c 	.word	0x2000096c
 800d768:	20000974 	.word	0x20000974
 800d76c:	08012e93 	.word	0x08012e93
 800d770:	20000970 	.word	0x20000970
 800d774:	20000518 	.word	0x20000518
 800d778:	2000095f 	.word	0x2000095f
 800d77c:	08012e97 	.word	0x08012e97
 800d780:	08012eba 	.word	0x08012eba
 800d784:	08012ea6 	.word	0x08012ea6
 800d788:	08012eb9 	.word	0x08012eb9
 800d78c:	20000954 	.word	0x20000954

0800d790 <_vfprintf_r>:
 800d790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d794:	b0bf      	sub	sp, #252	; 0xfc
 800d796:	460d      	mov	r5, r1
 800d798:	4616      	mov	r6, r2
 800d79a:	461c      	mov	r4, r3
 800d79c:	461f      	mov	r7, r3
 800d79e:	4681      	mov	r9, r0
 800d7a0:	f002 ffac 	bl	80106fc <_localeconv_r>
 800d7a4:	6803      	ldr	r3, [r0, #0]
 800d7a6:	9311      	str	r3, [sp, #68]	; 0x44
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	f7f2 fd1b 	bl	80001e4 <strlen>
 800d7ae:	900b      	str	r0, [sp, #44]	; 0x2c
 800d7b0:	f1b9 0f00 	cmp.w	r9, #0
 800d7b4:	d005      	beq.n	800d7c2 <_vfprintf_r+0x32>
 800d7b6:	f8d9 3018 	ldr.w	r3, [r9, #24]
 800d7ba:	b913      	cbnz	r3, 800d7c2 <_vfprintf_r+0x32>
 800d7bc:	4648      	mov	r0, r9
 800d7be:	f002 f867 	bl	800f890 <__sinit>
 800d7c2:	4b90      	ldr	r3, [pc, #576]	; (800da04 <_vfprintf_r+0x274>)
 800d7c4:	429d      	cmp	r5, r3
 800d7c6:	d12c      	bne.n	800d822 <_vfprintf_r+0x92>
 800d7c8:	f8d9 5004 	ldr.w	r5, [r9, #4]
 800d7cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d7ce:	07d8      	lsls	r0, r3, #31
 800d7d0:	d405      	bmi.n	800d7de <_vfprintf_r+0x4e>
 800d7d2:	89ab      	ldrh	r3, [r5, #12]
 800d7d4:	0599      	lsls	r1, r3, #22
 800d7d6:	d402      	bmi.n	800d7de <_vfprintf_r+0x4e>
 800d7d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d7da:	f002 ffa0 	bl	801071e <__retarget_lock_acquire_recursive>
 800d7de:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 800d7e2:	049a      	lsls	r2, r3, #18
 800d7e4:	d406      	bmi.n	800d7f4 <_vfprintf_r+0x64>
 800d7e6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d7ea:	81ab      	strh	r3, [r5, #12]
 800d7ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d7ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d7f2:	666b      	str	r3, [r5, #100]	; 0x64
 800d7f4:	89ab      	ldrh	r3, [r5, #12]
 800d7f6:	071b      	lsls	r3, r3, #28
 800d7f8:	d501      	bpl.n	800d7fe <_vfprintf_r+0x6e>
 800d7fa:	692b      	ldr	r3, [r5, #16]
 800d7fc:	b9eb      	cbnz	r3, 800d83a <_vfprintf_r+0xaa>
 800d7fe:	4629      	mov	r1, r5
 800d800:	4648      	mov	r0, r9
 800d802:	f001 f83d 	bl	800e880 <__swsetup_r>
 800d806:	b1c0      	cbz	r0, 800d83a <_vfprintf_r+0xaa>
 800d808:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d80a:	07d8      	lsls	r0, r3, #31
 800d80c:	d405      	bmi.n	800d81a <_vfprintf_r+0x8a>
 800d80e:	89ab      	ldrh	r3, [r5, #12]
 800d810:	0599      	lsls	r1, r3, #22
 800d812:	d402      	bmi.n	800d81a <_vfprintf_r+0x8a>
 800d814:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d816:	f002 ff84 	bl	8010722 <__retarget_lock_release_recursive>
 800d81a:	f04f 33ff 	mov.w	r3, #4294967295
 800d81e:	930c      	str	r3, [sp, #48]	; 0x30
 800d820:	e023      	b.n	800d86a <_vfprintf_r+0xda>
 800d822:	4b79      	ldr	r3, [pc, #484]	; (800da08 <_vfprintf_r+0x278>)
 800d824:	429d      	cmp	r5, r3
 800d826:	d102      	bne.n	800d82e <_vfprintf_r+0x9e>
 800d828:	f8d9 5008 	ldr.w	r5, [r9, #8]
 800d82c:	e7ce      	b.n	800d7cc <_vfprintf_r+0x3c>
 800d82e:	4b77      	ldr	r3, [pc, #476]	; (800da0c <_vfprintf_r+0x27c>)
 800d830:	429d      	cmp	r5, r3
 800d832:	bf08      	it	eq
 800d834:	f8d9 500c 	ldreq.w	r5, [r9, #12]
 800d838:	e7c8      	b.n	800d7cc <_vfprintf_r+0x3c>
 800d83a:	89ab      	ldrh	r3, [r5, #12]
 800d83c:	f003 021a 	and.w	r2, r3, #26
 800d840:	2a0a      	cmp	r2, #10
 800d842:	d116      	bne.n	800d872 <_vfprintf_r+0xe2>
 800d844:	f9b5 200e 	ldrsh.w	r2, [r5, #14]
 800d848:	2a00      	cmp	r2, #0
 800d84a:	db12      	blt.n	800d872 <_vfprintf_r+0xe2>
 800d84c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 800d84e:	07d2      	lsls	r2, r2, #31
 800d850:	d404      	bmi.n	800d85c <_vfprintf_r+0xcc>
 800d852:	059f      	lsls	r7, r3, #22
 800d854:	d402      	bmi.n	800d85c <_vfprintf_r+0xcc>
 800d856:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d858:	f002 ff63 	bl	8010722 <__retarget_lock_release_recursive>
 800d85c:	4623      	mov	r3, r4
 800d85e:	4632      	mov	r2, r6
 800d860:	4629      	mov	r1, r5
 800d862:	4648      	mov	r0, r9
 800d864:	f000 ffcc 	bl	800e800 <__sbprintf>
 800d868:	900c      	str	r0, [sp, #48]	; 0x30
 800d86a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800d86c:	b03f      	add	sp, #252	; 0xfc
 800d86e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d872:	2300      	movs	r3, #0
 800d874:	ac2e      	add	r4, sp, #184	; 0xb8
 800d876:	9421      	str	r4, [sp, #132]	; 0x84
 800d878:	9323      	str	r3, [sp, #140]	; 0x8c
 800d87a:	9322      	str	r3, [sp, #136]	; 0x88
 800d87c:	9609      	str	r6, [sp, #36]	; 0x24
 800d87e:	9307      	str	r3, [sp, #28]
 800d880:	930e      	str	r3, [sp, #56]	; 0x38
 800d882:	930f      	str	r3, [sp, #60]	; 0x3c
 800d884:	9315      	str	r3, [sp, #84]	; 0x54
 800d886:	9314      	str	r3, [sp, #80]	; 0x50
 800d888:	930c      	str	r3, [sp, #48]	; 0x30
 800d88a:	9312      	str	r3, [sp, #72]	; 0x48
 800d88c:	9313      	str	r3, [sp, #76]	; 0x4c
 800d88e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d890:	4633      	mov	r3, r6
 800d892:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d896:	b112      	cbz	r2, 800d89e <_vfprintf_r+0x10e>
 800d898:	2a25      	cmp	r2, #37	; 0x25
 800d89a:	f040 8084 	bne.w	800d9a6 <_vfprintf_r+0x216>
 800d89e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d8a0:	ebb6 0803 	subs.w	r8, r6, r3
 800d8a4:	d00d      	beq.n	800d8c2 <_vfprintf_r+0x132>
 800d8a6:	e884 0108 	stmia.w	r4, {r3, r8}
 800d8aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d8ac:	4443      	add	r3, r8
 800d8ae:	9323      	str	r3, [sp, #140]	; 0x8c
 800d8b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d8b2:	3301      	adds	r3, #1
 800d8b4:	2b07      	cmp	r3, #7
 800d8b6:	9322      	str	r3, [sp, #136]	; 0x88
 800d8b8:	dc77      	bgt.n	800d9aa <_vfprintf_r+0x21a>
 800d8ba:	3408      	adds	r4, #8
 800d8bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d8be:	4443      	add	r3, r8
 800d8c0:	930c      	str	r3, [sp, #48]	; 0x30
 800d8c2:	7833      	ldrb	r3, [r6, #0]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	f000 8741 	beq.w	800e74c <_vfprintf_r+0xfbc>
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	3601      	adds	r6, #1
 800d8ce:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800d8d2:	461a      	mov	r2, r3
 800d8d4:	f04f 3bff 	mov.w	fp, #4294967295
 800d8d8:	930d      	str	r3, [sp, #52]	; 0x34
 800d8da:	469a      	mov	sl, r3
 800d8dc:	200a      	movs	r0, #10
 800d8de:	1c71      	adds	r1, r6, #1
 800d8e0:	9109      	str	r1, [sp, #36]	; 0x24
 800d8e2:	7831      	ldrb	r1, [r6, #0]
 800d8e4:	9106      	str	r1, [sp, #24]
 800d8e6:	9906      	ldr	r1, [sp, #24]
 800d8e8:	3920      	subs	r1, #32
 800d8ea:	2958      	cmp	r1, #88	; 0x58
 800d8ec:	f200 8426 	bhi.w	800e13c <_vfprintf_r+0x9ac>
 800d8f0:	e8df f011 	tbh	[pc, r1, lsl #1]
 800d8f4:	042400b0 	.word	0x042400b0
 800d8f8:	00b50424 	.word	0x00b50424
 800d8fc:	04240424 	.word	0x04240424
 800d900:	04240424 	.word	0x04240424
 800d904:	04240424 	.word	0x04240424
 800d908:	006500b8 	.word	0x006500b8
 800d90c:	00c10424 	.word	0x00c10424
 800d910:	042400c4 	.word	0x042400c4
 800d914:	00e400e1 	.word	0x00e400e1
 800d918:	00e400e4 	.word	0x00e400e4
 800d91c:	00e400e4 	.word	0x00e400e4
 800d920:	00e400e4 	.word	0x00e400e4
 800d924:	00e400e4 	.word	0x00e400e4
 800d928:	04240424 	.word	0x04240424
 800d92c:	04240424 	.word	0x04240424
 800d930:	04240424 	.word	0x04240424
 800d934:	04240424 	.word	0x04240424
 800d938:	04240424 	.word	0x04240424
 800d93c:	012e0118 	.word	0x012e0118
 800d940:	012e0424 	.word	0x012e0424
 800d944:	04240424 	.word	0x04240424
 800d948:	04240424 	.word	0x04240424
 800d94c:	042400f7 	.word	0x042400f7
 800d950:	034b0424 	.word	0x034b0424
 800d954:	04240424 	.word	0x04240424
 800d958:	04240424 	.word	0x04240424
 800d95c:	03b20424 	.word	0x03b20424
 800d960:	04240424 	.word	0x04240424
 800d964:	0424008e 	.word	0x0424008e
 800d968:	04240424 	.word	0x04240424
 800d96c:	04240424 	.word	0x04240424
 800d970:	04240424 	.word	0x04240424
 800d974:	04240424 	.word	0x04240424
 800d978:	010a0424 	.word	0x010a0424
 800d97c:	012e006b 	.word	0x012e006b
 800d980:	012e012e 	.word	0x012e012e
 800d984:	006b00fa 	.word	0x006b00fa
 800d988:	04240424 	.word	0x04240424
 800d98c:	042400fd 	.word	0x042400fd
 800d990:	034d032b 	.word	0x034d032b
 800d994:	01040381 	.word	0x01040381
 800d998:	03920424 	.word	0x03920424
 800d99c:	03b40424 	.word	0x03b40424
 800d9a0:	04240424 	.word	0x04240424
 800d9a4:	03ce      	.short	0x03ce
 800d9a6:	461e      	mov	r6, r3
 800d9a8:	e772      	b.n	800d890 <_vfprintf_r+0x100>
 800d9aa:	aa21      	add	r2, sp, #132	; 0x84
 800d9ac:	4629      	mov	r1, r5
 800d9ae:	4648      	mov	r0, r9
 800d9b0:	f004 fa41 	bl	8011e36 <__sprint_r>
 800d9b4:	2800      	cmp	r0, #0
 800d9b6:	f040 86a5 	bne.w	800e704 <_vfprintf_r+0xf74>
 800d9ba:	ac2e      	add	r4, sp, #184	; 0xb8
 800d9bc:	e77e      	b.n	800d8bc <_vfprintf_r+0x12c>
 800d9be:	2301      	movs	r3, #1
 800d9c0:	222b      	movs	r2, #43	; 0x2b
 800d9c2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d9c4:	e78b      	b.n	800d8de <_vfprintf_r+0x14e>
 800d9c6:	460f      	mov	r7, r1
 800d9c8:	e7fb      	b.n	800d9c2 <_vfprintf_r+0x232>
 800d9ca:	b10b      	cbz	r3, 800d9d0 <_vfprintf_r+0x240>
 800d9cc:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800d9d0:	f01a 0f20 	tst.w	sl, #32
 800d9d4:	f000 80ac 	beq.w	800db30 <_vfprintf_r+0x3a0>
 800d9d8:	3707      	adds	r7, #7
 800d9da:	f027 0707 	bic.w	r7, r7, #7
 800d9de:	f107 0308 	add.w	r3, r7, #8
 800d9e2:	e9d7 6700 	ldrd	r6, r7, [r7]
 800d9e6:	9308      	str	r3, [sp, #32]
 800d9e8:	2e00      	cmp	r6, #0
 800d9ea:	f177 0300 	sbcs.w	r3, r7, #0
 800d9ee:	da06      	bge.n	800d9fe <_vfprintf_r+0x26e>
 800d9f0:	4276      	negs	r6, r6
 800d9f2:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800d9f6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800d9fa:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800d9fe:	2301      	movs	r3, #1
 800da00:	e2d4      	b.n	800dfac <_vfprintf_r+0x81c>
 800da02:	bf00      	nop
 800da04:	08012f50 	.word	0x08012f50
 800da08:	08012f70 	.word	0x08012f70
 800da0c:	08012f30 	.word	0x08012f30
 800da10:	b10b      	cbz	r3, 800da16 <_vfprintf_r+0x286>
 800da12:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800da16:	4ba3      	ldr	r3, [pc, #652]	; (800dca4 <_vfprintf_r+0x514>)
 800da18:	9315      	str	r3, [sp, #84]	; 0x54
 800da1a:	f01a 0f20 	tst.w	sl, #32
 800da1e:	f000 833c 	beq.w	800e09a <_vfprintf_r+0x90a>
 800da22:	3707      	adds	r7, #7
 800da24:	f027 0707 	bic.w	r7, r7, #7
 800da28:	f107 0308 	add.w	r3, r7, #8
 800da2c:	e9d7 6700 	ldrd	r6, r7, [r7]
 800da30:	9308      	str	r3, [sp, #32]
 800da32:	f01a 0f01 	tst.w	sl, #1
 800da36:	d00b      	beq.n	800da50 <_vfprintf_r+0x2c0>
 800da38:	ea56 0307 	orrs.w	r3, r6, r7
 800da3c:	d008      	beq.n	800da50 <_vfprintf_r+0x2c0>
 800da3e:	2330      	movs	r3, #48	; 0x30
 800da40:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800da44:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800da48:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 800da4c:	f04a 0a02 	orr.w	sl, sl, #2
 800da50:	2302      	movs	r3, #2
 800da52:	e2a8      	b.n	800dfa6 <_vfprintf_r+0x816>
 800da54:	2a00      	cmp	r2, #0
 800da56:	d1b4      	bne.n	800d9c2 <_vfprintf_r+0x232>
 800da58:	2301      	movs	r3, #1
 800da5a:	2220      	movs	r2, #32
 800da5c:	e7b1      	b.n	800d9c2 <_vfprintf_r+0x232>
 800da5e:	f04a 0a01 	orr.w	sl, sl, #1
 800da62:	e7ae      	b.n	800d9c2 <_vfprintf_r+0x232>
 800da64:	683e      	ldr	r6, [r7, #0]
 800da66:	960d      	str	r6, [sp, #52]	; 0x34
 800da68:	2e00      	cmp	r6, #0
 800da6a:	f107 0104 	add.w	r1, r7, #4
 800da6e:	daaa      	bge.n	800d9c6 <_vfprintf_r+0x236>
 800da70:	4276      	negs	r6, r6
 800da72:	960d      	str	r6, [sp, #52]	; 0x34
 800da74:	460f      	mov	r7, r1
 800da76:	f04a 0a04 	orr.w	sl, sl, #4
 800da7a:	e7a2      	b.n	800d9c2 <_vfprintf_r+0x232>
 800da7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800da7e:	1c4e      	adds	r6, r1, #1
 800da80:	7809      	ldrb	r1, [r1, #0]
 800da82:	9106      	str	r1, [sp, #24]
 800da84:	292a      	cmp	r1, #42	; 0x2a
 800da86:	d010      	beq.n	800daaa <_vfprintf_r+0x31a>
 800da88:	f04f 0b00 	mov.w	fp, #0
 800da8c:	9609      	str	r6, [sp, #36]	; 0x24
 800da8e:	9906      	ldr	r1, [sp, #24]
 800da90:	3930      	subs	r1, #48	; 0x30
 800da92:	2909      	cmp	r1, #9
 800da94:	f63f af27 	bhi.w	800d8e6 <_vfprintf_r+0x156>
 800da98:	fb00 1b0b 	mla	fp, r0, fp, r1
 800da9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800da9e:	460e      	mov	r6, r1
 800daa0:	f816 1b01 	ldrb.w	r1, [r6], #1
 800daa4:	9106      	str	r1, [sp, #24]
 800daa6:	9609      	str	r6, [sp, #36]	; 0x24
 800daa8:	e7f1      	b.n	800da8e <_vfprintf_r+0x2fe>
 800daaa:	6839      	ldr	r1, [r7, #0]
 800daac:	9609      	str	r6, [sp, #36]	; 0x24
 800daae:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 800dab2:	3704      	adds	r7, #4
 800dab4:	e785      	b.n	800d9c2 <_vfprintf_r+0x232>
 800dab6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800daba:	e782      	b.n	800d9c2 <_vfprintf_r+0x232>
 800dabc:	2100      	movs	r1, #0
 800dabe:	910d      	str	r1, [sp, #52]	; 0x34
 800dac0:	9906      	ldr	r1, [sp, #24]
 800dac2:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800dac4:	3930      	subs	r1, #48	; 0x30
 800dac6:	fb00 1106 	mla	r1, r0, r6, r1
 800daca:	910d      	str	r1, [sp, #52]	; 0x34
 800dacc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dace:	460e      	mov	r6, r1
 800dad0:	f816 1b01 	ldrb.w	r1, [r6], #1
 800dad4:	9106      	str	r1, [sp, #24]
 800dad6:	9906      	ldr	r1, [sp, #24]
 800dad8:	9609      	str	r6, [sp, #36]	; 0x24
 800dada:	3930      	subs	r1, #48	; 0x30
 800dadc:	2909      	cmp	r1, #9
 800dade:	d9ef      	bls.n	800dac0 <_vfprintf_r+0x330>
 800dae0:	e701      	b.n	800d8e6 <_vfprintf_r+0x156>
 800dae2:	f04a 0a08 	orr.w	sl, sl, #8
 800dae6:	e76c      	b.n	800d9c2 <_vfprintf_r+0x232>
 800dae8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 800daec:	e769      	b.n	800d9c2 <_vfprintf_r+0x232>
 800daee:	9909      	ldr	r1, [sp, #36]	; 0x24
 800daf0:	7809      	ldrb	r1, [r1, #0]
 800daf2:	296c      	cmp	r1, #108	; 0x6c
 800daf4:	d105      	bne.n	800db02 <_vfprintf_r+0x372>
 800daf6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800daf8:	3101      	adds	r1, #1
 800dafa:	9109      	str	r1, [sp, #36]	; 0x24
 800dafc:	f04a 0a20 	orr.w	sl, sl, #32
 800db00:	e75f      	b.n	800d9c2 <_vfprintf_r+0x232>
 800db02:	f04a 0a10 	orr.w	sl, sl, #16
 800db06:	e75c      	b.n	800d9c2 <_vfprintf_r+0x232>
 800db08:	1d3b      	adds	r3, r7, #4
 800db0a:	9308      	str	r3, [sp, #32]
 800db0c:	2600      	movs	r6, #0
 800db0e:	683b      	ldr	r3, [r7, #0]
 800db10:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 800db14:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 800db18:	f04f 0b01 	mov.w	fp, #1
 800db1c:	960a      	str	r6, [sp, #40]	; 0x28
 800db1e:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 800db22:	e11f      	b.n	800dd64 <_vfprintf_r+0x5d4>
 800db24:	b10b      	cbz	r3, 800db2a <_vfprintf_r+0x39a>
 800db26:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800db2a:	f04a 0a10 	orr.w	sl, sl, #16
 800db2e:	e74f      	b.n	800d9d0 <_vfprintf_r+0x240>
 800db30:	f01a 0f10 	tst.w	sl, #16
 800db34:	f107 0304 	add.w	r3, r7, #4
 800db38:	d003      	beq.n	800db42 <_vfprintf_r+0x3b2>
 800db3a:	683e      	ldr	r6, [r7, #0]
 800db3c:	9308      	str	r3, [sp, #32]
 800db3e:	17f7      	asrs	r7, r6, #31
 800db40:	e752      	b.n	800d9e8 <_vfprintf_r+0x258>
 800db42:	683e      	ldr	r6, [r7, #0]
 800db44:	9308      	str	r3, [sp, #32]
 800db46:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800db4a:	bf18      	it	ne
 800db4c:	b236      	sxthne	r6, r6
 800db4e:	e7f6      	b.n	800db3e <_vfprintf_r+0x3ae>
 800db50:	b10b      	cbz	r3, 800db56 <_vfprintf_r+0x3c6>
 800db52:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800db56:	3707      	adds	r7, #7
 800db58:	f027 0707 	bic.w	r7, r7, #7
 800db5c:	f107 0308 	add.w	r3, r7, #8
 800db60:	9308      	str	r3, [sp, #32]
 800db62:	683b      	ldr	r3, [r7, #0]
 800db64:	930e      	str	r3, [sp, #56]	; 0x38
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	930f      	str	r3, [sp, #60]	; 0x3c
 800db6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db6c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800db6e:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 800db72:	f04f 32ff 	mov.w	r2, #4294967295
 800db76:	4b4c      	ldr	r3, [pc, #304]	; (800dca8 <_vfprintf_r+0x518>)
 800db78:	4638      	mov	r0, r7
 800db7a:	4631      	mov	r1, r6
 800db7c:	f7f2 ffe2 	bl	8000b44 <__aeabi_dcmpun>
 800db80:	2800      	cmp	r0, #0
 800db82:	f040 85f0 	bne.w	800e766 <_vfprintf_r+0xfd6>
 800db86:	f04f 32ff 	mov.w	r2, #4294967295
 800db8a:	4b47      	ldr	r3, [pc, #284]	; (800dca8 <_vfprintf_r+0x518>)
 800db8c:	4638      	mov	r0, r7
 800db8e:	4631      	mov	r1, r6
 800db90:	f7f2 ffba 	bl	8000b08 <__aeabi_dcmple>
 800db94:	2800      	cmp	r0, #0
 800db96:	f040 85e6 	bne.w	800e766 <_vfprintf_r+0xfd6>
 800db9a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800db9c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800db9e:	980e      	ldr	r0, [sp, #56]	; 0x38
 800dba0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800dba2:	f7f2 ffa7 	bl	8000af4 <__aeabi_dcmplt>
 800dba6:	b110      	cbz	r0, 800dbae <_vfprintf_r+0x41e>
 800dba8:	232d      	movs	r3, #45	; 0x2d
 800dbaa:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800dbae:	4b3f      	ldr	r3, [pc, #252]	; (800dcac <_vfprintf_r+0x51c>)
 800dbb0:	4a3f      	ldr	r2, [pc, #252]	; (800dcb0 <_vfprintf_r+0x520>)
 800dbb2:	9906      	ldr	r1, [sp, #24]
 800dbb4:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800dbb8:	2947      	cmp	r1, #71	; 0x47
 800dbba:	bfcc      	ite	gt
 800dbbc:	4690      	movgt	r8, r2
 800dbbe:	4698      	movle	r8, r3
 800dbc0:	f04f 0b03 	mov.w	fp, #3
 800dbc4:	2600      	movs	r6, #0
 800dbc6:	960a      	str	r6, [sp, #40]	; 0x28
 800dbc8:	e0cc      	b.n	800dd64 <_vfprintf_r+0x5d4>
 800dbca:	f1bb 3fff 	cmp.w	fp, #4294967295
 800dbce:	d026      	beq.n	800dc1e <_vfprintf_r+0x48e>
 800dbd0:	9b06      	ldr	r3, [sp, #24]
 800dbd2:	f023 0320 	bic.w	r3, r3, #32
 800dbd6:	2b47      	cmp	r3, #71	; 0x47
 800dbd8:	d104      	bne.n	800dbe4 <_vfprintf_r+0x454>
 800dbda:	f1bb 0f00 	cmp.w	fp, #0
 800dbde:	bf08      	it	eq
 800dbe0:	f04f 0b01 	moveq.w	fp, #1
 800dbe4:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800dbe8:	9317      	str	r3, [sp, #92]	; 0x5c
 800dbea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbec:	1e1f      	subs	r7, r3, #0
 800dbee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dbf0:	930a      	str	r3, [sp, #40]	; 0x28
 800dbf2:	bfbd      	ittte	lt
 800dbf4:	463b      	movlt	r3, r7
 800dbf6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800dbfa:	9310      	strlt	r3, [sp, #64]	; 0x40
 800dbfc:	2300      	movge	r3, #0
 800dbfe:	bfb8      	it	lt
 800dc00:	232d      	movlt	r3, #45	; 0x2d
 800dc02:	9316      	str	r3, [sp, #88]	; 0x58
 800dc04:	9b06      	ldr	r3, [sp, #24]
 800dc06:	bfa8      	it	ge
 800dc08:	9710      	strge	r7, [sp, #64]	; 0x40
 800dc0a:	f023 0720 	bic.w	r7, r3, #32
 800dc0e:	2f46      	cmp	r7, #70	; 0x46
 800dc10:	d008      	beq.n	800dc24 <_vfprintf_r+0x494>
 800dc12:	2f45      	cmp	r7, #69	; 0x45
 800dc14:	d143      	bne.n	800dc9e <_vfprintf_r+0x50e>
 800dc16:	f10b 0601 	add.w	r6, fp, #1
 800dc1a:	2302      	movs	r3, #2
 800dc1c:	e004      	b.n	800dc28 <_vfprintf_r+0x498>
 800dc1e:	f04f 0b06 	mov.w	fp, #6
 800dc22:	e7df      	b.n	800dbe4 <_vfprintf_r+0x454>
 800dc24:	465e      	mov	r6, fp
 800dc26:	2303      	movs	r3, #3
 800dc28:	aa1f      	add	r2, sp, #124	; 0x7c
 800dc2a:	9204      	str	r2, [sp, #16]
 800dc2c:	aa1c      	add	r2, sp, #112	; 0x70
 800dc2e:	9203      	str	r2, [sp, #12]
 800dc30:	aa1b      	add	r2, sp, #108	; 0x6c
 800dc32:	9202      	str	r2, [sp, #8]
 800dc34:	e88d 0048 	stmia.w	sp, {r3, r6}
 800dc38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dc3a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc3c:	4648      	mov	r0, r9
 800dc3e:	f000 ff2f 	bl	800eaa0 <_dtoa_r>
 800dc42:	2f47      	cmp	r7, #71	; 0x47
 800dc44:	4680      	mov	r8, r0
 800dc46:	d103      	bne.n	800dc50 <_vfprintf_r+0x4c0>
 800dc48:	f01a 0f01 	tst.w	sl, #1
 800dc4c:	f000 8598 	beq.w	800e780 <_vfprintf_r+0xff0>
 800dc50:	eb08 0306 	add.w	r3, r8, r6
 800dc54:	2f46      	cmp	r7, #70	; 0x46
 800dc56:	9307      	str	r3, [sp, #28]
 800dc58:	d111      	bne.n	800dc7e <_vfprintf_r+0x4ee>
 800dc5a:	f898 3000 	ldrb.w	r3, [r8]
 800dc5e:	2b30      	cmp	r3, #48	; 0x30
 800dc60:	d109      	bne.n	800dc76 <_vfprintf_r+0x4e6>
 800dc62:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dc64:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dc66:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dc68:	9910      	ldr	r1, [sp, #64]	; 0x40
 800dc6a:	f7f2 ff39 	bl	8000ae0 <__aeabi_dcmpeq>
 800dc6e:	b910      	cbnz	r0, 800dc76 <_vfprintf_r+0x4e6>
 800dc70:	f1c6 0601 	rsb	r6, r6, #1
 800dc74:	961b      	str	r6, [sp, #108]	; 0x6c
 800dc76:	9a07      	ldr	r2, [sp, #28]
 800dc78:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dc7a:	441a      	add	r2, r3
 800dc7c:	9207      	str	r2, [sp, #28]
 800dc7e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dc80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dc82:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dc84:	9910      	ldr	r1, [sp, #64]	; 0x40
 800dc86:	f7f2 ff2b 	bl	8000ae0 <__aeabi_dcmpeq>
 800dc8a:	b998      	cbnz	r0, 800dcb4 <_vfprintf_r+0x524>
 800dc8c:	2230      	movs	r2, #48	; 0x30
 800dc8e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800dc90:	9907      	ldr	r1, [sp, #28]
 800dc92:	4299      	cmp	r1, r3
 800dc94:	d910      	bls.n	800dcb8 <_vfprintf_r+0x528>
 800dc96:	1c59      	adds	r1, r3, #1
 800dc98:	911f      	str	r1, [sp, #124]	; 0x7c
 800dc9a:	701a      	strb	r2, [r3, #0]
 800dc9c:	e7f7      	b.n	800dc8e <_vfprintf_r+0x4fe>
 800dc9e:	465e      	mov	r6, fp
 800dca0:	e7bb      	b.n	800dc1a <_vfprintf_r+0x48a>
 800dca2:	bf00      	nop
 800dca4:	08012edc 	.word	0x08012edc
 800dca8:	7fefffff 	.word	0x7fefffff
 800dcac:	08012ecc 	.word	0x08012ecc
 800dcb0:	08012ed0 	.word	0x08012ed0
 800dcb4:	9b07      	ldr	r3, [sp, #28]
 800dcb6:	931f      	str	r3, [sp, #124]	; 0x7c
 800dcb8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800dcba:	2f47      	cmp	r7, #71	; 0x47
 800dcbc:	eba3 0308 	sub.w	r3, r3, r8
 800dcc0:	9307      	str	r3, [sp, #28]
 800dcc2:	f040 80fb 	bne.w	800debc <_vfprintf_r+0x72c>
 800dcc6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dcc8:	1cde      	adds	r6, r3, #3
 800dcca:	db02      	blt.n	800dcd2 <_vfprintf_r+0x542>
 800dccc:	459b      	cmp	fp, r3
 800dcce:	f280 8124 	bge.w	800df1a <_vfprintf_r+0x78a>
 800dcd2:	9b06      	ldr	r3, [sp, #24]
 800dcd4:	3b02      	subs	r3, #2
 800dcd6:	9306      	str	r3, [sp, #24]
 800dcd8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800dcda:	f89d 1018 	ldrb.w	r1, [sp, #24]
 800dcde:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 800dce2:	1e53      	subs	r3, r2, #1
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	931b      	str	r3, [sp, #108]	; 0x6c
 800dce8:	bfb6      	itet	lt
 800dcea:	f1c2 0301 	rsblt	r3, r2, #1
 800dcee:	222b      	movge	r2, #43	; 0x2b
 800dcf0:	222d      	movlt	r2, #45	; 0x2d
 800dcf2:	2b09      	cmp	r3, #9
 800dcf4:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 800dcf8:	f340 80fe 	ble.w	800def8 <_vfprintf_r+0x768>
 800dcfc:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 800dd00:	260a      	movs	r6, #10
 800dd02:	fb93 f0f6 	sdiv	r0, r3, r6
 800dd06:	fb06 3310 	mls	r3, r6, r0, r3
 800dd0a:	3330      	adds	r3, #48	; 0x30
 800dd0c:	2809      	cmp	r0, #9
 800dd0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dd12:	f102 31ff 	add.w	r1, r2, #4294967295
 800dd16:	4603      	mov	r3, r0
 800dd18:	f300 80e7 	bgt.w	800deea <_vfprintf_r+0x75a>
 800dd1c:	3330      	adds	r3, #48	; 0x30
 800dd1e:	f801 3c01 	strb.w	r3, [r1, #-1]
 800dd22:	3a02      	subs	r2, #2
 800dd24:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 800dd28:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 800dd2c:	4282      	cmp	r2, r0
 800dd2e:	4619      	mov	r1, r3
 800dd30:	f0c0 80dd 	bcc.w	800deee <_vfprintf_r+0x75e>
 800dd34:	9a07      	ldr	r2, [sp, #28]
 800dd36:	ab1d      	add	r3, sp, #116	; 0x74
 800dd38:	1acb      	subs	r3, r1, r3
 800dd3a:	2a01      	cmp	r2, #1
 800dd3c:	9314      	str	r3, [sp, #80]	; 0x50
 800dd3e:	eb03 0b02 	add.w	fp, r3, r2
 800dd42:	dc03      	bgt.n	800dd4c <_vfprintf_r+0x5bc>
 800dd44:	f01a 0301 	ands.w	r3, sl, #1
 800dd48:	930a      	str	r3, [sp, #40]	; 0x28
 800dd4a:	d003      	beq.n	800dd54 <_vfprintf_r+0x5c4>
 800dd4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd4e:	449b      	add	fp, r3
 800dd50:	2300      	movs	r3, #0
 800dd52:	930a      	str	r3, [sp, #40]	; 0x28
 800dd54:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dd56:	b113      	cbz	r3, 800dd5e <_vfprintf_r+0x5ce>
 800dd58:	232d      	movs	r3, #45	; 0x2d
 800dd5a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800dd5e:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 800dd62:	2600      	movs	r6, #0
 800dd64:	455e      	cmp	r6, fp
 800dd66:	4633      	mov	r3, r6
 800dd68:	bfb8      	it	lt
 800dd6a:	465b      	movlt	r3, fp
 800dd6c:	9310      	str	r3, [sp, #64]	; 0x40
 800dd6e:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800dd72:	b113      	cbz	r3, 800dd7a <_vfprintf_r+0x5ea>
 800dd74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dd76:	3301      	adds	r3, #1
 800dd78:	9310      	str	r3, [sp, #64]	; 0x40
 800dd7a:	f01a 0302 	ands.w	r3, sl, #2
 800dd7e:	9316      	str	r3, [sp, #88]	; 0x58
 800dd80:	bf1e      	ittt	ne
 800dd82:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 800dd84:	3302      	addne	r3, #2
 800dd86:	9310      	strne	r3, [sp, #64]	; 0x40
 800dd88:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800dd8c:	9317      	str	r3, [sp, #92]	; 0x5c
 800dd8e:	d114      	bne.n	800ddba <_vfprintf_r+0x62a>
 800dd90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dd92:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dd94:	1a9f      	subs	r7, r3, r2
 800dd96:	2f00      	cmp	r7, #0
 800dd98:	dd0f      	ble.n	800ddba <_vfprintf_r+0x62a>
 800dd9a:	4bac      	ldr	r3, [pc, #688]	; (800e04c <_vfprintf_r+0x8bc>)
 800dd9c:	6023      	str	r3, [r4, #0]
 800dd9e:	2f10      	cmp	r7, #16
 800dda0:	f300 81de 	bgt.w	800e160 <_vfprintf_r+0x9d0>
 800dda4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dda6:	6067      	str	r7, [r4, #4]
 800dda8:	441f      	add	r7, r3
 800ddaa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ddac:	9723      	str	r7, [sp, #140]	; 0x8c
 800ddae:	3301      	adds	r3, #1
 800ddb0:	2b07      	cmp	r3, #7
 800ddb2:	9322      	str	r3, [sp, #136]	; 0x88
 800ddb4:	f300 81eb 	bgt.w	800e18e <_vfprintf_r+0x9fe>
 800ddb8:	3408      	adds	r4, #8
 800ddba:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800ddbe:	b173      	cbz	r3, 800ddde <_vfprintf_r+0x64e>
 800ddc0:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 800ddc4:	6023      	str	r3, [r4, #0]
 800ddc6:	2301      	movs	r3, #1
 800ddc8:	6063      	str	r3, [r4, #4]
 800ddca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ddcc:	3301      	adds	r3, #1
 800ddce:	9323      	str	r3, [sp, #140]	; 0x8c
 800ddd0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ddd2:	3301      	adds	r3, #1
 800ddd4:	2b07      	cmp	r3, #7
 800ddd6:	9322      	str	r3, [sp, #136]	; 0x88
 800ddd8:	f300 81e3 	bgt.w	800e1a2 <_vfprintf_r+0xa12>
 800dddc:	3408      	adds	r4, #8
 800ddde:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dde0:	b16b      	cbz	r3, 800ddfe <_vfprintf_r+0x66e>
 800dde2:	ab1a      	add	r3, sp, #104	; 0x68
 800dde4:	6023      	str	r3, [r4, #0]
 800dde6:	2302      	movs	r3, #2
 800dde8:	6063      	str	r3, [r4, #4]
 800ddea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ddec:	3302      	adds	r3, #2
 800ddee:	9323      	str	r3, [sp, #140]	; 0x8c
 800ddf0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ddf2:	3301      	adds	r3, #1
 800ddf4:	2b07      	cmp	r3, #7
 800ddf6:	9322      	str	r3, [sp, #136]	; 0x88
 800ddf8:	f300 81dd 	bgt.w	800e1b6 <_vfprintf_r+0xa26>
 800ddfc:	3408      	adds	r4, #8
 800ddfe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800de00:	2b80      	cmp	r3, #128	; 0x80
 800de02:	d114      	bne.n	800de2e <_vfprintf_r+0x69e>
 800de04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800de06:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800de08:	1a9f      	subs	r7, r3, r2
 800de0a:	2f00      	cmp	r7, #0
 800de0c:	dd0f      	ble.n	800de2e <_vfprintf_r+0x69e>
 800de0e:	4b90      	ldr	r3, [pc, #576]	; (800e050 <_vfprintf_r+0x8c0>)
 800de10:	6023      	str	r3, [r4, #0]
 800de12:	2f10      	cmp	r7, #16
 800de14:	f300 81d9 	bgt.w	800e1ca <_vfprintf_r+0xa3a>
 800de18:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800de1a:	6067      	str	r7, [r4, #4]
 800de1c:	441f      	add	r7, r3
 800de1e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800de20:	9723      	str	r7, [sp, #140]	; 0x8c
 800de22:	3301      	adds	r3, #1
 800de24:	2b07      	cmp	r3, #7
 800de26:	9322      	str	r3, [sp, #136]	; 0x88
 800de28:	f300 81e6 	bgt.w	800e1f8 <_vfprintf_r+0xa68>
 800de2c:	3408      	adds	r4, #8
 800de2e:	eba6 060b 	sub.w	r6, r6, fp
 800de32:	2e00      	cmp	r6, #0
 800de34:	dd0f      	ble.n	800de56 <_vfprintf_r+0x6c6>
 800de36:	4f86      	ldr	r7, [pc, #536]	; (800e050 <_vfprintf_r+0x8c0>)
 800de38:	6027      	str	r7, [r4, #0]
 800de3a:	2e10      	cmp	r6, #16
 800de3c:	f300 81e6 	bgt.w	800e20c <_vfprintf_r+0xa7c>
 800de40:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800de42:	9823      	ldr	r0, [sp, #140]	; 0x8c
 800de44:	6066      	str	r6, [r4, #4]
 800de46:	3301      	adds	r3, #1
 800de48:	4406      	add	r6, r0
 800de4a:	2b07      	cmp	r3, #7
 800de4c:	9623      	str	r6, [sp, #140]	; 0x8c
 800de4e:	9322      	str	r3, [sp, #136]	; 0x88
 800de50:	f300 81f3 	bgt.w	800e23a <_vfprintf_r+0xaaa>
 800de54:	3408      	adds	r4, #8
 800de56:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800de5a:	f040 81f8 	bne.w	800e24e <_vfprintf_r+0xabe>
 800de5e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800de60:	e884 0900 	stmia.w	r4, {r8, fp}
 800de64:	445b      	add	r3, fp
 800de66:	9323      	str	r3, [sp, #140]	; 0x8c
 800de68:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800de6a:	3301      	adds	r3, #1
 800de6c:	2b07      	cmp	r3, #7
 800de6e:	9322      	str	r3, [sp, #136]	; 0x88
 800de70:	f340 8428 	ble.w	800e6c4 <_vfprintf_r+0xf34>
 800de74:	aa21      	add	r2, sp, #132	; 0x84
 800de76:	4629      	mov	r1, r5
 800de78:	4648      	mov	r0, r9
 800de7a:	f003 ffdc 	bl	8011e36 <__sprint_r>
 800de7e:	2800      	cmp	r0, #0
 800de80:	f040 8440 	bne.w	800e704 <_vfprintf_r+0xf74>
 800de84:	ac2e      	add	r4, sp, #184	; 0xb8
 800de86:	f01a 0f04 	tst.w	sl, #4
 800de8a:	f040 841e 	bne.w	800e6ca <_vfprintf_r+0xf3a>
 800de8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800de90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800de92:	9910      	ldr	r1, [sp, #64]	; 0x40
 800de94:	428a      	cmp	r2, r1
 800de96:	bfac      	ite	ge
 800de98:	189b      	addge	r3, r3, r2
 800de9a:	185b      	addlt	r3, r3, r1
 800de9c:	930c      	str	r3, [sp, #48]	; 0x30
 800de9e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dea0:	b13b      	cbz	r3, 800deb2 <_vfprintf_r+0x722>
 800dea2:	aa21      	add	r2, sp, #132	; 0x84
 800dea4:	4629      	mov	r1, r5
 800dea6:	4648      	mov	r0, r9
 800dea8:	f003 ffc5 	bl	8011e36 <__sprint_r>
 800deac:	2800      	cmp	r0, #0
 800deae:	f040 8429 	bne.w	800e704 <_vfprintf_r+0xf74>
 800deb2:	2300      	movs	r3, #0
 800deb4:	9322      	str	r3, [sp, #136]	; 0x88
 800deb6:	9f08      	ldr	r7, [sp, #32]
 800deb8:	ac2e      	add	r4, sp, #184	; 0xb8
 800deba:	e4e8      	b.n	800d88e <_vfprintf_r+0xfe>
 800debc:	9b06      	ldr	r3, [sp, #24]
 800debe:	2b65      	cmp	r3, #101	; 0x65
 800dec0:	f77f af0a 	ble.w	800dcd8 <_vfprintf_r+0x548>
 800dec4:	9b06      	ldr	r3, [sp, #24]
 800dec6:	2b66      	cmp	r3, #102	; 0x66
 800dec8:	d127      	bne.n	800df1a <_vfprintf_r+0x78a>
 800deca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800decc:	2b00      	cmp	r3, #0
 800dece:	dd1b      	ble.n	800df08 <_vfprintf_r+0x778>
 800ded0:	f1bb 0f00 	cmp.w	fp, #0
 800ded4:	d102      	bne.n	800dedc <_vfprintf_r+0x74c>
 800ded6:	f01a 0f01 	tst.w	sl, #1
 800deda:	d002      	beq.n	800dee2 <_vfprintf_r+0x752>
 800dedc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dede:	4413      	add	r3, r2
 800dee0:	445b      	add	r3, fp
 800dee2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800dee4:	920a      	str	r2, [sp, #40]	; 0x28
 800dee6:	469b      	mov	fp, r3
 800dee8:	e734      	b.n	800dd54 <_vfprintf_r+0x5c4>
 800deea:	460a      	mov	r2, r1
 800deec:	e709      	b.n	800dd02 <_vfprintf_r+0x572>
 800deee:	f812 1b01 	ldrb.w	r1, [r2], #1
 800def2:	f803 1b01 	strb.w	r1, [r3], #1
 800def6:	e719      	b.n	800dd2c <_vfprintf_r+0x59c>
 800def8:	2230      	movs	r2, #48	; 0x30
 800defa:	4413      	add	r3, r2
 800defc:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 800df00:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 800df04:	a91e      	add	r1, sp, #120	; 0x78
 800df06:	e715      	b.n	800dd34 <_vfprintf_r+0x5a4>
 800df08:	f1bb 0f00 	cmp.w	fp, #0
 800df0c:	d102      	bne.n	800df14 <_vfprintf_r+0x784>
 800df0e:	f01a 0f01 	tst.w	sl, #1
 800df12:	d016      	beq.n	800df42 <_vfprintf_r+0x7b2>
 800df14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df16:	3301      	adds	r3, #1
 800df18:	e7e2      	b.n	800dee0 <_vfprintf_r+0x750>
 800df1a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800df1c:	9b07      	ldr	r3, [sp, #28]
 800df1e:	429a      	cmp	r2, r3
 800df20:	db07      	blt.n	800df32 <_vfprintf_r+0x7a2>
 800df22:	f01a 0f01 	tst.w	sl, #1
 800df26:	d00e      	beq.n	800df46 <_vfprintf_r+0x7b6>
 800df28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df2a:	4413      	add	r3, r2
 800df2c:	2267      	movs	r2, #103	; 0x67
 800df2e:	9206      	str	r2, [sp, #24]
 800df30:	e7d7      	b.n	800dee2 <_vfprintf_r+0x752>
 800df32:	9b07      	ldr	r3, [sp, #28]
 800df34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df36:	2a00      	cmp	r2, #0
 800df38:	440b      	add	r3, r1
 800df3a:	dcf7      	bgt.n	800df2c <_vfprintf_r+0x79c>
 800df3c:	f1c2 0201 	rsb	r2, r2, #1
 800df40:	e7f3      	b.n	800df2a <_vfprintf_r+0x79a>
 800df42:	2301      	movs	r3, #1
 800df44:	e7cd      	b.n	800dee2 <_vfprintf_r+0x752>
 800df46:	4613      	mov	r3, r2
 800df48:	e7f0      	b.n	800df2c <_vfprintf_r+0x79c>
 800df4a:	b10b      	cbz	r3, 800df50 <_vfprintf_r+0x7c0>
 800df4c:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800df50:	f01a 0f20 	tst.w	sl, #32
 800df54:	f107 0304 	add.w	r3, r7, #4
 800df58:	d008      	beq.n	800df6c <_vfprintf_r+0x7dc>
 800df5a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800df5c:	683a      	ldr	r2, [r7, #0]
 800df5e:	17cf      	asrs	r7, r1, #31
 800df60:	4608      	mov	r0, r1
 800df62:	4639      	mov	r1, r7
 800df64:	e9c2 0100 	strd	r0, r1, [r2]
 800df68:	461f      	mov	r7, r3
 800df6a:	e490      	b.n	800d88e <_vfprintf_r+0xfe>
 800df6c:	f01a 0f10 	tst.w	sl, #16
 800df70:	d003      	beq.n	800df7a <_vfprintf_r+0x7ea>
 800df72:	683a      	ldr	r2, [r7, #0]
 800df74:	990c      	ldr	r1, [sp, #48]	; 0x30
 800df76:	6011      	str	r1, [r2, #0]
 800df78:	e7f6      	b.n	800df68 <_vfprintf_r+0x7d8>
 800df7a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800df7e:	d0f8      	beq.n	800df72 <_vfprintf_r+0x7e2>
 800df80:	683a      	ldr	r2, [r7, #0]
 800df82:	f8bd 1030 	ldrh.w	r1, [sp, #48]	; 0x30
 800df86:	8011      	strh	r1, [r2, #0]
 800df88:	e7ee      	b.n	800df68 <_vfprintf_r+0x7d8>
 800df8a:	f04a 0a10 	orr.w	sl, sl, #16
 800df8e:	f01a 0320 	ands.w	r3, sl, #32
 800df92:	d022      	beq.n	800dfda <_vfprintf_r+0x84a>
 800df94:	3707      	adds	r7, #7
 800df96:	f027 0707 	bic.w	r7, r7, #7
 800df9a:	f107 0308 	add.w	r3, r7, #8
 800df9e:	e9d7 6700 	ldrd	r6, r7, [r7]
 800dfa2:	9308      	str	r3, [sp, #32]
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800dfac:	f1bb 3fff 	cmp.w	fp, #4294967295
 800dfb0:	f000 83eb 	beq.w	800e78a <_vfprintf_r+0xffa>
 800dfb4:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800dfb8:	920a      	str	r2, [sp, #40]	; 0x28
 800dfba:	ea56 0207 	orrs.w	r2, r6, r7
 800dfbe:	f040 83ea 	bne.w	800e796 <_vfprintf_r+0x1006>
 800dfc2:	f1bb 0f00 	cmp.w	fp, #0
 800dfc6:	f000 80ac 	beq.w	800e122 <_vfprintf_r+0x992>
 800dfca:	2b01      	cmp	r3, #1
 800dfcc:	d078      	beq.n	800e0c0 <_vfprintf_r+0x930>
 800dfce:	2b02      	cmp	r3, #2
 800dfd0:	f000 8093 	beq.w	800e0fa <_vfprintf_r+0x96a>
 800dfd4:	2600      	movs	r6, #0
 800dfd6:	2700      	movs	r7, #0
 800dfd8:	e3e3      	b.n	800e7a2 <_vfprintf_r+0x1012>
 800dfda:	1d3a      	adds	r2, r7, #4
 800dfdc:	f01a 0110 	ands.w	r1, sl, #16
 800dfe0:	9208      	str	r2, [sp, #32]
 800dfe2:	d002      	beq.n	800dfea <_vfprintf_r+0x85a>
 800dfe4:	683e      	ldr	r6, [r7, #0]
 800dfe6:	2700      	movs	r7, #0
 800dfe8:	e7dd      	b.n	800dfa6 <_vfprintf_r+0x816>
 800dfea:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800dfee:	d0f9      	beq.n	800dfe4 <_vfprintf_r+0x854>
 800dff0:	883e      	ldrh	r6, [r7, #0]
 800dff2:	2700      	movs	r7, #0
 800dff4:	e7d6      	b.n	800dfa4 <_vfprintf_r+0x814>
 800dff6:	1d3b      	adds	r3, r7, #4
 800dff8:	9308      	str	r3, [sp, #32]
 800dffa:	2330      	movs	r3, #48	; 0x30
 800dffc:	2278      	movs	r2, #120	; 0x78
 800dffe:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800e002:	4b14      	ldr	r3, [pc, #80]	; (800e054 <_vfprintf_r+0x8c4>)
 800e004:	683e      	ldr	r6, [r7, #0]
 800e006:	9315      	str	r3, [sp, #84]	; 0x54
 800e008:	2700      	movs	r7, #0
 800e00a:	f04a 0a02 	orr.w	sl, sl, #2
 800e00e:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 800e012:	2302      	movs	r3, #2
 800e014:	9206      	str	r2, [sp, #24]
 800e016:	e7c6      	b.n	800dfa6 <_vfprintf_r+0x816>
 800e018:	1d3b      	adds	r3, r7, #4
 800e01a:	2600      	movs	r6, #0
 800e01c:	f1bb 3fff 	cmp.w	fp, #4294967295
 800e020:	9308      	str	r3, [sp, #32]
 800e022:	f8d7 8000 	ldr.w	r8, [r7]
 800e026:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 800e02a:	d00a      	beq.n	800e042 <_vfprintf_r+0x8b2>
 800e02c:	465a      	mov	r2, fp
 800e02e:	4631      	mov	r1, r6
 800e030:	4640      	mov	r0, r8
 800e032:	f7f2 f8e5 	bl	8000200 <memchr>
 800e036:	2800      	cmp	r0, #0
 800e038:	f000 8090 	beq.w	800e15c <_vfprintf_r+0x9cc>
 800e03c:	eba0 0b08 	sub.w	fp, r0, r8
 800e040:	e5c1      	b.n	800dbc6 <_vfprintf_r+0x436>
 800e042:	4640      	mov	r0, r8
 800e044:	f7f2 f8ce 	bl	80001e4 <strlen>
 800e048:	4683      	mov	fp, r0
 800e04a:	e5bc      	b.n	800dbc6 <_vfprintf_r+0x436>
 800e04c:	08012f00 	.word	0x08012f00
 800e050:	08012f10 	.word	0x08012f10
 800e054:	08012eed 	.word	0x08012eed
 800e058:	f04a 0a10 	orr.w	sl, sl, #16
 800e05c:	f01a 0f20 	tst.w	sl, #32
 800e060:	d009      	beq.n	800e076 <_vfprintf_r+0x8e6>
 800e062:	3707      	adds	r7, #7
 800e064:	f027 0707 	bic.w	r7, r7, #7
 800e068:	f107 0308 	add.w	r3, r7, #8
 800e06c:	e9d7 6700 	ldrd	r6, r7, [r7]
 800e070:	9308      	str	r3, [sp, #32]
 800e072:	2301      	movs	r3, #1
 800e074:	e797      	b.n	800dfa6 <_vfprintf_r+0x816>
 800e076:	1d3b      	adds	r3, r7, #4
 800e078:	f01a 0f10 	tst.w	sl, #16
 800e07c:	9308      	str	r3, [sp, #32]
 800e07e:	d001      	beq.n	800e084 <_vfprintf_r+0x8f4>
 800e080:	683e      	ldr	r6, [r7, #0]
 800e082:	e003      	b.n	800e08c <_vfprintf_r+0x8fc>
 800e084:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e088:	d0fa      	beq.n	800e080 <_vfprintf_r+0x8f0>
 800e08a:	883e      	ldrh	r6, [r7, #0]
 800e08c:	2700      	movs	r7, #0
 800e08e:	e7f0      	b.n	800e072 <_vfprintf_r+0x8e2>
 800e090:	b10b      	cbz	r3, 800e096 <_vfprintf_r+0x906>
 800e092:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800e096:	4ba3      	ldr	r3, [pc, #652]	; (800e324 <_vfprintf_r+0xb94>)
 800e098:	e4be      	b.n	800da18 <_vfprintf_r+0x288>
 800e09a:	1d3b      	adds	r3, r7, #4
 800e09c:	f01a 0f10 	tst.w	sl, #16
 800e0a0:	9308      	str	r3, [sp, #32]
 800e0a2:	d001      	beq.n	800e0a8 <_vfprintf_r+0x918>
 800e0a4:	683e      	ldr	r6, [r7, #0]
 800e0a6:	e003      	b.n	800e0b0 <_vfprintf_r+0x920>
 800e0a8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e0ac:	d0fa      	beq.n	800e0a4 <_vfprintf_r+0x914>
 800e0ae:	883e      	ldrh	r6, [r7, #0]
 800e0b0:	2700      	movs	r7, #0
 800e0b2:	e4be      	b.n	800da32 <_vfprintf_r+0x2a2>
 800e0b4:	4643      	mov	r3, r8
 800e0b6:	e375      	b.n	800e7a4 <_vfprintf_r+0x1014>
 800e0b8:	2f00      	cmp	r7, #0
 800e0ba:	bf08      	it	eq
 800e0bc:	2e0a      	cmpeq	r6, #10
 800e0be:	d205      	bcs.n	800e0cc <_vfprintf_r+0x93c>
 800e0c0:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 800e0c4:	3630      	adds	r6, #48	; 0x30
 800e0c6:	f808 6d41 	strb.w	r6, [r8, #-65]!
 800e0ca:	e386      	b.n	800e7da <_vfprintf_r+0x104a>
 800e0cc:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800e0d0:	4630      	mov	r0, r6
 800e0d2:	4639      	mov	r1, r7
 800e0d4:	220a      	movs	r2, #10
 800e0d6:	2300      	movs	r3, #0
 800e0d8:	f7f2 fde2 	bl	8000ca0 <__aeabi_uldivmod>
 800e0dc:	3230      	adds	r2, #48	; 0x30
 800e0de:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	4630      	mov	r0, r6
 800e0e6:	4639      	mov	r1, r7
 800e0e8:	220a      	movs	r2, #10
 800e0ea:	f7f2 fdd9 	bl	8000ca0 <__aeabi_uldivmod>
 800e0ee:	4606      	mov	r6, r0
 800e0f0:	460f      	mov	r7, r1
 800e0f2:	ea56 0307 	orrs.w	r3, r6, r7
 800e0f6:	d1eb      	bne.n	800e0d0 <_vfprintf_r+0x940>
 800e0f8:	e36f      	b.n	800e7da <_vfprintf_r+0x104a>
 800e0fa:	2600      	movs	r6, #0
 800e0fc:	2700      	movs	r7, #0
 800e0fe:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800e102:	f006 030f 	and.w	r3, r6, #15
 800e106:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e108:	5cd3      	ldrb	r3, [r2, r3]
 800e10a:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800e10e:	0933      	lsrs	r3, r6, #4
 800e110:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800e114:	093a      	lsrs	r2, r7, #4
 800e116:	461e      	mov	r6, r3
 800e118:	4617      	mov	r7, r2
 800e11a:	ea56 0307 	orrs.w	r3, r6, r7
 800e11e:	d1f0      	bne.n	800e102 <_vfprintf_r+0x972>
 800e120:	e35b      	b.n	800e7da <_vfprintf_r+0x104a>
 800e122:	b943      	cbnz	r3, 800e136 <_vfprintf_r+0x9a6>
 800e124:	f01a 0f01 	tst.w	sl, #1
 800e128:	d005      	beq.n	800e136 <_vfprintf_r+0x9a6>
 800e12a:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 800e12e:	2330      	movs	r3, #48	; 0x30
 800e130:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800e134:	e351      	b.n	800e7da <_vfprintf_r+0x104a>
 800e136:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800e13a:	e34e      	b.n	800e7da <_vfprintf_r+0x104a>
 800e13c:	b10b      	cbz	r3, 800e142 <_vfprintf_r+0x9b2>
 800e13e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800e142:	9b06      	ldr	r3, [sp, #24]
 800e144:	2b00      	cmp	r3, #0
 800e146:	f000 8301 	beq.w	800e74c <_vfprintf_r+0xfbc>
 800e14a:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800e14e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 800e152:	2600      	movs	r6, #0
 800e154:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 800e158:	9708      	str	r7, [sp, #32]
 800e15a:	e4dd      	b.n	800db18 <_vfprintf_r+0x388>
 800e15c:	4606      	mov	r6, r0
 800e15e:	e532      	b.n	800dbc6 <_vfprintf_r+0x436>
 800e160:	2310      	movs	r3, #16
 800e162:	6063      	str	r3, [r4, #4]
 800e164:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e166:	3310      	adds	r3, #16
 800e168:	9323      	str	r3, [sp, #140]	; 0x8c
 800e16a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e16c:	3301      	adds	r3, #1
 800e16e:	2b07      	cmp	r3, #7
 800e170:	9322      	str	r3, [sp, #136]	; 0x88
 800e172:	dc02      	bgt.n	800e17a <_vfprintf_r+0x9ea>
 800e174:	3408      	adds	r4, #8
 800e176:	3f10      	subs	r7, #16
 800e178:	e60f      	b.n	800dd9a <_vfprintf_r+0x60a>
 800e17a:	aa21      	add	r2, sp, #132	; 0x84
 800e17c:	4629      	mov	r1, r5
 800e17e:	4648      	mov	r0, r9
 800e180:	f003 fe59 	bl	8011e36 <__sprint_r>
 800e184:	2800      	cmp	r0, #0
 800e186:	f040 82bd 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e18a:	ac2e      	add	r4, sp, #184	; 0xb8
 800e18c:	e7f3      	b.n	800e176 <_vfprintf_r+0x9e6>
 800e18e:	aa21      	add	r2, sp, #132	; 0x84
 800e190:	4629      	mov	r1, r5
 800e192:	4648      	mov	r0, r9
 800e194:	f003 fe4f 	bl	8011e36 <__sprint_r>
 800e198:	2800      	cmp	r0, #0
 800e19a:	f040 82b3 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e19e:	ac2e      	add	r4, sp, #184	; 0xb8
 800e1a0:	e60b      	b.n	800ddba <_vfprintf_r+0x62a>
 800e1a2:	aa21      	add	r2, sp, #132	; 0x84
 800e1a4:	4629      	mov	r1, r5
 800e1a6:	4648      	mov	r0, r9
 800e1a8:	f003 fe45 	bl	8011e36 <__sprint_r>
 800e1ac:	2800      	cmp	r0, #0
 800e1ae:	f040 82a9 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e1b2:	ac2e      	add	r4, sp, #184	; 0xb8
 800e1b4:	e613      	b.n	800ddde <_vfprintf_r+0x64e>
 800e1b6:	aa21      	add	r2, sp, #132	; 0x84
 800e1b8:	4629      	mov	r1, r5
 800e1ba:	4648      	mov	r0, r9
 800e1bc:	f003 fe3b 	bl	8011e36 <__sprint_r>
 800e1c0:	2800      	cmp	r0, #0
 800e1c2:	f040 829f 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e1c6:	ac2e      	add	r4, sp, #184	; 0xb8
 800e1c8:	e619      	b.n	800ddfe <_vfprintf_r+0x66e>
 800e1ca:	2310      	movs	r3, #16
 800e1cc:	6063      	str	r3, [r4, #4]
 800e1ce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e1d0:	3310      	adds	r3, #16
 800e1d2:	9323      	str	r3, [sp, #140]	; 0x8c
 800e1d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e1d6:	3301      	adds	r3, #1
 800e1d8:	2b07      	cmp	r3, #7
 800e1da:	9322      	str	r3, [sp, #136]	; 0x88
 800e1dc:	dc02      	bgt.n	800e1e4 <_vfprintf_r+0xa54>
 800e1de:	3408      	adds	r4, #8
 800e1e0:	3f10      	subs	r7, #16
 800e1e2:	e614      	b.n	800de0e <_vfprintf_r+0x67e>
 800e1e4:	aa21      	add	r2, sp, #132	; 0x84
 800e1e6:	4629      	mov	r1, r5
 800e1e8:	4648      	mov	r0, r9
 800e1ea:	f003 fe24 	bl	8011e36 <__sprint_r>
 800e1ee:	2800      	cmp	r0, #0
 800e1f0:	f040 8288 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e1f4:	ac2e      	add	r4, sp, #184	; 0xb8
 800e1f6:	e7f3      	b.n	800e1e0 <_vfprintf_r+0xa50>
 800e1f8:	aa21      	add	r2, sp, #132	; 0x84
 800e1fa:	4629      	mov	r1, r5
 800e1fc:	4648      	mov	r0, r9
 800e1fe:	f003 fe1a 	bl	8011e36 <__sprint_r>
 800e202:	2800      	cmp	r0, #0
 800e204:	f040 827e 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e208:	ac2e      	add	r4, sp, #184	; 0xb8
 800e20a:	e610      	b.n	800de2e <_vfprintf_r+0x69e>
 800e20c:	2310      	movs	r3, #16
 800e20e:	6063      	str	r3, [r4, #4]
 800e210:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e212:	3310      	adds	r3, #16
 800e214:	9323      	str	r3, [sp, #140]	; 0x8c
 800e216:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e218:	3301      	adds	r3, #1
 800e21a:	2b07      	cmp	r3, #7
 800e21c:	9322      	str	r3, [sp, #136]	; 0x88
 800e21e:	dc02      	bgt.n	800e226 <_vfprintf_r+0xa96>
 800e220:	3408      	adds	r4, #8
 800e222:	3e10      	subs	r6, #16
 800e224:	e608      	b.n	800de38 <_vfprintf_r+0x6a8>
 800e226:	aa21      	add	r2, sp, #132	; 0x84
 800e228:	4629      	mov	r1, r5
 800e22a:	4648      	mov	r0, r9
 800e22c:	f003 fe03 	bl	8011e36 <__sprint_r>
 800e230:	2800      	cmp	r0, #0
 800e232:	f040 8267 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e236:	ac2e      	add	r4, sp, #184	; 0xb8
 800e238:	e7f3      	b.n	800e222 <_vfprintf_r+0xa92>
 800e23a:	aa21      	add	r2, sp, #132	; 0x84
 800e23c:	4629      	mov	r1, r5
 800e23e:	4648      	mov	r0, r9
 800e240:	f003 fdf9 	bl	8011e36 <__sprint_r>
 800e244:	2800      	cmp	r0, #0
 800e246:	f040 825d 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e24a:	ac2e      	add	r4, sp, #184	; 0xb8
 800e24c:	e603      	b.n	800de56 <_vfprintf_r+0x6c6>
 800e24e:	9b06      	ldr	r3, [sp, #24]
 800e250:	2b65      	cmp	r3, #101	; 0x65
 800e252:	f340 81b1 	ble.w	800e5b8 <_vfprintf_r+0xe28>
 800e256:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e258:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e25a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800e25c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e25e:	f7f2 fc3f 	bl	8000ae0 <__aeabi_dcmpeq>
 800e262:	2800      	cmp	r0, #0
 800e264:	d064      	beq.n	800e330 <_vfprintf_r+0xba0>
 800e266:	4b30      	ldr	r3, [pc, #192]	; (800e328 <_vfprintf_r+0xb98>)
 800e268:	6023      	str	r3, [r4, #0]
 800e26a:	2301      	movs	r3, #1
 800e26c:	6063      	str	r3, [r4, #4]
 800e26e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e270:	3301      	adds	r3, #1
 800e272:	9323      	str	r3, [sp, #140]	; 0x8c
 800e274:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e276:	3301      	adds	r3, #1
 800e278:	2b07      	cmp	r3, #7
 800e27a:	9322      	str	r3, [sp, #136]	; 0x88
 800e27c:	dc26      	bgt.n	800e2cc <_vfprintf_r+0xb3c>
 800e27e:	3408      	adds	r4, #8
 800e280:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e282:	9a07      	ldr	r2, [sp, #28]
 800e284:	4293      	cmp	r3, r2
 800e286:	db03      	blt.n	800e290 <_vfprintf_r+0xb00>
 800e288:	f01a 0f01 	tst.w	sl, #1
 800e28c:	f43f adfb 	beq.w	800de86 <_vfprintf_r+0x6f6>
 800e290:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e292:	6023      	str	r3, [r4, #0]
 800e294:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e296:	6063      	str	r3, [r4, #4]
 800e298:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e29a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e29c:	4413      	add	r3, r2
 800e29e:	9323      	str	r3, [sp, #140]	; 0x8c
 800e2a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e2a2:	3301      	adds	r3, #1
 800e2a4:	2b07      	cmp	r3, #7
 800e2a6:	9322      	str	r3, [sp, #136]	; 0x88
 800e2a8:	dc1a      	bgt.n	800e2e0 <_vfprintf_r+0xb50>
 800e2aa:	3408      	adds	r4, #8
 800e2ac:	9b07      	ldr	r3, [sp, #28]
 800e2ae:	1e5e      	subs	r6, r3, #1
 800e2b0:	2e00      	cmp	r6, #0
 800e2b2:	f77f ade8 	ble.w	800de86 <_vfprintf_r+0x6f6>
 800e2b6:	4f1d      	ldr	r7, [pc, #116]	; (800e32c <_vfprintf_r+0xb9c>)
 800e2b8:	f04f 0810 	mov.w	r8, #16
 800e2bc:	2e10      	cmp	r6, #16
 800e2be:	6027      	str	r7, [r4, #0]
 800e2c0:	dc18      	bgt.n	800e2f4 <_vfprintf_r+0xb64>
 800e2c2:	6066      	str	r6, [r4, #4]
 800e2c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e2c6:	441e      	add	r6, r3
 800e2c8:	9623      	str	r6, [sp, #140]	; 0x8c
 800e2ca:	e5cd      	b.n	800de68 <_vfprintf_r+0x6d8>
 800e2cc:	aa21      	add	r2, sp, #132	; 0x84
 800e2ce:	4629      	mov	r1, r5
 800e2d0:	4648      	mov	r0, r9
 800e2d2:	f003 fdb0 	bl	8011e36 <__sprint_r>
 800e2d6:	2800      	cmp	r0, #0
 800e2d8:	f040 8214 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e2dc:	ac2e      	add	r4, sp, #184	; 0xb8
 800e2de:	e7cf      	b.n	800e280 <_vfprintf_r+0xaf0>
 800e2e0:	aa21      	add	r2, sp, #132	; 0x84
 800e2e2:	4629      	mov	r1, r5
 800e2e4:	4648      	mov	r0, r9
 800e2e6:	f003 fda6 	bl	8011e36 <__sprint_r>
 800e2ea:	2800      	cmp	r0, #0
 800e2ec:	f040 820a 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e2f0:	ac2e      	add	r4, sp, #184	; 0xb8
 800e2f2:	e7db      	b.n	800e2ac <_vfprintf_r+0xb1c>
 800e2f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e2f6:	f8c4 8004 	str.w	r8, [r4, #4]
 800e2fa:	3310      	adds	r3, #16
 800e2fc:	9323      	str	r3, [sp, #140]	; 0x8c
 800e2fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e300:	3301      	adds	r3, #1
 800e302:	2b07      	cmp	r3, #7
 800e304:	9322      	str	r3, [sp, #136]	; 0x88
 800e306:	dc02      	bgt.n	800e30e <_vfprintf_r+0xb7e>
 800e308:	3408      	adds	r4, #8
 800e30a:	3e10      	subs	r6, #16
 800e30c:	e7d6      	b.n	800e2bc <_vfprintf_r+0xb2c>
 800e30e:	aa21      	add	r2, sp, #132	; 0x84
 800e310:	4629      	mov	r1, r5
 800e312:	4648      	mov	r0, r9
 800e314:	f003 fd8f 	bl	8011e36 <__sprint_r>
 800e318:	2800      	cmp	r0, #0
 800e31a:	f040 81f3 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e31e:	ac2e      	add	r4, sp, #184	; 0xb8
 800e320:	e7f3      	b.n	800e30a <_vfprintf_r+0xb7a>
 800e322:	bf00      	nop
 800e324:	08012eed 	.word	0x08012eed
 800e328:	08012efe 	.word	0x08012efe
 800e32c:	08012f10 	.word	0x08012f10
 800e330:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e332:	2b00      	cmp	r3, #0
 800e334:	dc7b      	bgt.n	800e42e <_vfprintf_r+0xc9e>
 800e336:	4b9e      	ldr	r3, [pc, #632]	; (800e5b0 <_vfprintf_r+0xe20>)
 800e338:	6023      	str	r3, [r4, #0]
 800e33a:	2301      	movs	r3, #1
 800e33c:	6063      	str	r3, [r4, #4]
 800e33e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e340:	3301      	adds	r3, #1
 800e342:	9323      	str	r3, [sp, #140]	; 0x8c
 800e344:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e346:	3301      	adds	r3, #1
 800e348:	2b07      	cmp	r3, #7
 800e34a:	9322      	str	r3, [sp, #136]	; 0x88
 800e34c:	dc45      	bgt.n	800e3da <_vfprintf_r+0xc4a>
 800e34e:	3408      	adds	r4, #8
 800e350:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e352:	b92b      	cbnz	r3, 800e360 <_vfprintf_r+0xbd0>
 800e354:	9b07      	ldr	r3, [sp, #28]
 800e356:	b91b      	cbnz	r3, 800e360 <_vfprintf_r+0xbd0>
 800e358:	f01a 0f01 	tst.w	sl, #1
 800e35c:	f43f ad93 	beq.w	800de86 <_vfprintf_r+0x6f6>
 800e360:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e362:	6023      	str	r3, [r4, #0]
 800e364:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e366:	6063      	str	r3, [r4, #4]
 800e368:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e36a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e36c:	4413      	add	r3, r2
 800e36e:	9323      	str	r3, [sp, #140]	; 0x8c
 800e370:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e372:	3301      	adds	r3, #1
 800e374:	2b07      	cmp	r3, #7
 800e376:	9322      	str	r3, [sp, #136]	; 0x88
 800e378:	dc39      	bgt.n	800e3ee <_vfprintf_r+0xc5e>
 800e37a:	f104 0308 	add.w	r3, r4, #8
 800e37e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800e380:	2e00      	cmp	r6, #0
 800e382:	da19      	bge.n	800e3b8 <_vfprintf_r+0xc28>
 800e384:	4f8b      	ldr	r7, [pc, #556]	; (800e5b4 <_vfprintf_r+0xe24>)
 800e386:	4276      	negs	r6, r6
 800e388:	2410      	movs	r4, #16
 800e38a:	2e10      	cmp	r6, #16
 800e38c:	601f      	str	r7, [r3, #0]
 800e38e:	dc38      	bgt.n	800e402 <_vfprintf_r+0xc72>
 800e390:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800e392:	605e      	str	r6, [r3, #4]
 800e394:	4416      	add	r6, r2
 800e396:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e398:	9623      	str	r6, [sp, #140]	; 0x8c
 800e39a:	3201      	adds	r2, #1
 800e39c:	2a07      	cmp	r2, #7
 800e39e:	f103 0308 	add.w	r3, r3, #8
 800e3a2:	9222      	str	r2, [sp, #136]	; 0x88
 800e3a4:	dd08      	ble.n	800e3b8 <_vfprintf_r+0xc28>
 800e3a6:	aa21      	add	r2, sp, #132	; 0x84
 800e3a8:	4629      	mov	r1, r5
 800e3aa:	4648      	mov	r0, r9
 800e3ac:	f003 fd43 	bl	8011e36 <__sprint_r>
 800e3b0:	2800      	cmp	r0, #0
 800e3b2:	f040 81a7 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e3b6:	ab2e      	add	r3, sp, #184	; 0xb8
 800e3b8:	9a07      	ldr	r2, [sp, #28]
 800e3ba:	605a      	str	r2, [r3, #4]
 800e3bc:	9907      	ldr	r1, [sp, #28]
 800e3be:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800e3c0:	f8c3 8000 	str.w	r8, [r3]
 800e3c4:	440a      	add	r2, r1
 800e3c6:	9223      	str	r2, [sp, #140]	; 0x8c
 800e3c8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e3ca:	3201      	adds	r2, #1
 800e3cc:	2a07      	cmp	r2, #7
 800e3ce:	9222      	str	r2, [sp, #136]	; 0x88
 800e3d0:	f73f ad50 	bgt.w	800de74 <_vfprintf_r+0x6e4>
 800e3d4:	f103 0408 	add.w	r4, r3, #8
 800e3d8:	e555      	b.n	800de86 <_vfprintf_r+0x6f6>
 800e3da:	aa21      	add	r2, sp, #132	; 0x84
 800e3dc:	4629      	mov	r1, r5
 800e3de:	4648      	mov	r0, r9
 800e3e0:	f003 fd29 	bl	8011e36 <__sprint_r>
 800e3e4:	2800      	cmp	r0, #0
 800e3e6:	f040 818d 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e3ea:	ac2e      	add	r4, sp, #184	; 0xb8
 800e3ec:	e7b0      	b.n	800e350 <_vfprintf_r+0xbc0>
 800e3ee:	aa21      	add	r2, sp, #132	; 0x84
 800e3f0:	4629      	mov	r1, r5
 800e3f2:	4648      	mov	r0, r9
 800e3f4:	f003 fd1f 	bl	8011e36 <__sprint_r>
 800e3f8:	2800      	cmp	r0, #0
 800e3fa:	f040 8183 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e3fe:	ab2e      	add	r3, sp, #184	; 0xb8
 800e400:	e7bd      	b.n	800e37e <_vfprintf_r+0xbee>
 800e402:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800e404:	605c      	str	r4, [r3, #4]
 800e406:	3210      	adds	r2, #16
 800e408:	9223      	str	r2, [sp, #140]	; 0x8c
 800e40a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e40c:	3201      	adds	r2, #1
 800e40e:	2a07      	cmp	r2, #7
 800e410:	9222      	str	r2, [sp, #136]	; 0x88
 800e412:	dc02      	bgt.n	800e41a <_vfprintf_r+0xc8a>
 800e414:	3308      	adds	r3, #8
 800e416:	3e10      	subs	r6, #16
 800e418:	e7b7      	b.n	800e38a <_vfprintf_r+0xbfa>
 800e41a:	aa21      	add	r2, sp, #132	; 0x84
 800e41c:	4629      	mov	r1, r5
 800e41e:	4648      	mov	r0, r9
 800e420:	f003 fd09 	bl	8011e36 <__sprint_r>
 800e424:	2800      	cmp	r0, #0
 800e426:	f040 816d 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e42a:	ab2e      	add	r3, sp, #184	; 0xb8
 800e42c:	e7f3      	b.n	800e416 <_vfprintf_r+0xc86>
 800e42e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e430:	9a07      	ldr	r2, [sp, #28]
 800e432:	4293      	cmp	r3, r2
 800e434:	bfa8      	it	ge
 800e436:	4613      	movge	r3, r2
 800e438:	2b00      	cmp	r3, #0
 800e43a:	461e      	mov	r6, r3
 800e43c:	dd0b      	ble.n	800e456 <_vfprintf_r+0xcc6>
 800e43e:	6063      	str	r3, [r4, #4]
 800e440:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e442:	f8c4 8000 	str.w	r8, [r4]
 800e446:	4433      	add	r3, r6
 800e448:	9323      	str	r3, [sp, #140]	; 0x8c
 800e44a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e44c:	3301      	adds	r3, #1
 800e44e:	2b07      	cmp	r3, #7
 800e450:	9322      	str	r3, [sp, #136]	; 0x88
 800e452:	dc63      	bgt.n	800e51c <_vfprintf_r+0xd8c>
 800e454:	3408      	adds	r4, #8
 800e456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e458:	2e00      	cmp	r6, #0
 800e45a:	bfa8      	it	ge
 800e45c:	1b9b      	subge	r3, r3, r6
 800e45e:	2b00      	cmp	r3, #0
 800e460:	461e      	mov	r6, r3
 800e462:	dd0f      	ble.n	800e484 <_vfprintf_r+0xcf4>
 800e464:	4f53      	ldr	r7, [pc, #332]	; (800e5b4 <_vfprintf_r+0xe24>)
 800e466:	f04f 0b10 	mov.w	fp, #16
 800e46a:	2e10      	cmp	r6, #16
 800e46c:	6027      	str	r7, [r4, #0]
 800e46e:	dc5f      	bgt.n	800e530 <_vfprintf_r+0xda0>
 800e470:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e472:	6066      	str	r6, [r4, #4]
 800e474:	441e      	add	r6, r3
 800e476:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e478:	9623      	str	r6, [sp, #140]	; 0x8c
 800e47a:	3301      	adds	r3, #1
 800e47c:	2b07      	cmp	r3, #7
 800e47e:	9322      	str	r3, [sp, #136]	; 0x88
 800e480:	dc6d      	bgt.n	800e55e <_vfprintf_r+0xdce>
 800e482:	3408      	adds	r4, #8
 800e484:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e486:	9a07      	ldr	r2, [sp, #28]
 800e488:	4293      	cmp	r3, r2
 800e48a:	db02      	blt.n	800e492 <_vfprintf_r+0xd02>
 800e48c:	f01a 0f01 	tst.w	sl, #1
 800e490:	d00d      	beq.n	800e4ae <_vfprintf_r+0xd1e>
 800e492:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e494:	6023      	str	r3, [r4, #0]
 800e496:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e498:	6063      	str	r3, [r4, #4]
 800e49a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e49c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e49e:	4413      	add	r3, r2
 800e4a0:	9323      	str	r3, [sp, #140]	; 0x8c
 800e4a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e4a4:	3301      	adds	r3, #1
 800e4a6:	2b07      	cmp	r3, #7
 800e4a8:	9322      	str	r3, [sp, #136]	; 0x88
 800e4aa:	dc62      	bgt.n	800e572 <_vfprintf_r+0xde2>
 800e4ac:	3408      	adds	r4, #8
 800e4ae:	9b07      	ldr	r3, [sp, #28]
 800e4b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e4b2:	1a9e      	subs	r6, r3, r2
 800e4b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e4b6:	9a07      	ldr	r2, [sp, #28]
 800e4b8:	1ad3      	subs	r3, r2, r3
 800e4ba:	429e      	cmp	r6, r3
 800e4bc:	bfa8      	it	ge
 800e4be:	461e      	movge	r6, r3
 800e4c0:	2e00      	cmp	r6, #0
 800e4c2:	dd0c      	ble.n	800e4de <_vfprintf_r+0xd4e>
 800e4c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e4c6:	4443      	add	r3, r8
 800e4c8:	e884 0048 	stmia.w	r4, {r3, r6}
 800e4cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e4ce:	4433      	add	r3, r6
 800e4d0:	9323      	str	r3, [sp, #140]	; 0x8c
 800e4d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e4d4:	3301      	adds	r3, #1
 800e4d6:	2b07      	cmp	r3, #7
 800e4d8:	9322      	str	r3, [sp, #136]	; 0x88
 800e4da:	dc54      	bgt.n	800e586 <_vfprintf_r+0xdf6>
 800e4dc:	3408      	adds	r4, #8
 800e4de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e4e0:	9a07      	ldr	r2, [sp, #28]
 800e4e2:	2e00      	cmp	r6, #0
 800e4e4:	eba2 0303 	sub.w	r3, r2, r3
 800e4e8:	bfac      	ite	ge
 800e4ea:	1b9e      	subge	r6, r3, r6
 800e4ec:	461e      	movlt	r6, r3
 800e4ee:	2e00      	cmp	r6, #0
 800e4f0:	f77f acc9 	ble.w	800de86 <_vfprintf_r+0x6f6>
 800e4f4:	4f2f      	ldr	r7, [pc, #188]	; (800e5b4 <_vfprintf_r+0xe24>)
 800e4f6:	f04f 0810 	mov.w	r8, #16
 800e4fa:	2e10      	cmp	r6, #16
 800e4fc:	6027      	str	r7, [r4, #0]
 800e4fe:	f77f aee0 	ble.w	800e2c2 <_vfprintf_r+0xb32>
 800e502:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e504:	f8c4 8004 	str.w	r8, [r4, #4]
 800e508:	3310      	adds	r3, #16
 800e50a:	9323      	str	r3, [sp, #140]	; 0x8c
 800e50c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e50e:	3301      	adds	r3, #1
 800e510:	2b07      	cmp	r3, #7
 800e512:	9322      	str	r3, [sp, #136]	; 0x88
 800e514:	dc41      	bgt.n	800e59a <_vfprintf_r+0xe0a>
 800e516:	3408      	adds	r4, #8
 800e518:	3e10      	subs	r6, #16
 800e51a:	e7ee      	b.n	800e4fa <_vfprintf_r+0xd6a>
 800e51c:	aa21      	add	r2, sp, #132	; 0x84
 800e51e:	4629      	mov	r1, r5
 800e520:	4648      	mov	r0, r9
 800e522:	f003 fc88 	bl	8011e36 <__sprint_r>
 800e526:	2800      	cmp	r0, #0
 800e528:	f040 80ec 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e52c:	ac2e      	add	r4, sp, #184	; 0xb8
 800e52e:	e792      	b.n	800e456 <_vfprintf_r+0xcc6>
 800e530:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e532:	f8c4 b004 	str.w	fp, [r4, #4]
 800e536:	3310      	adds	r3, #16
 800e538:	9323      	str	r3, [sp, #140]	; 0x8c
 800e53a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e53c:	3301      	adds	r3, #1
 800e53e:	2b07      	cmp	r3, #7
 800e540:	9322      	str	r3, [sp, #136]	; 0x88
 800e542:	dc02      	bgt.n	800e54a <_vfprintf_r+0xdba>
 800e544:	3408      	adds	r4, #8
 800e546:	3e10      	subs	r6, #16
 800e548:	e78f      	b.n	800e46a <_vfprintf_r+0xcda>
 800e54a:	aa21      	add	r2, sp, #132	; 0x84
 800e54c:	4629      	mov	r1, r5
 800e54e:	4648      	mov	r0, r9
 800e550:	f003 fc71 	bl	8011e36 <__sprint_r>
 800e554:	2800      	cmp	r0, #0
 800e556:	f040 80d5 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e55a:	ac2e      	add	r4, sp, #184	; 0xb8
 800e55c:	e7f3      	b.n	800e546 <_vfprintf_r+0xdb6>
 800e55e:	aa21      	add	r2, sp, #132	; 0x84
 800e560:	4629      	mov	r1, r5
 800e562:	4648      	mov	r0, r9
 800e564:	f003 fc67 	bl	8011e36 <__sprint_r>
 800e568:	2800      	cmp	r0, #0
 800e56a:	f040 80cb 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e56e:	ac2e      	add	r4, sp, #184	; 0xb8
 800e570:	e788      	b.n	800e484 <_vfprintf_r+0xcf4>
 800e572:	aa21      	add	r2, sp, #132	; 0x84
 800e574:	4629      	mov	r1, r5
 800e576:	4648      	mov	r0, r9
 800e578:	f003 fc5d 	bl	8011e36 <__sprint_r>
 800e57c:	2800      	cmp	r0, #0
 800e57e:	f040 80c1 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e582:	ac2e      	add	r4, sp, #184	; 0xb8
 800e584:	e793      	b.n	800e4ae <_vfprintf_r+0xd1e>
 800e586:	aa21      	add	r2, sp, #132	; 0x84
 800e588:	4629      	mov	r1, r5
 800e58a:	4648      	mov	r0, r9
 800e58c:	f003 fc53 	bl	8011e36 <__sprint_r>
 800e590:	2800      	cmp	r0, #0
 800e592:	f040 80b7 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e596:	ac2e      	add	r4, sp, #184	; 0xb8
 800e598:	e7a1      	b.n	800e4de <_vfprintf_r+0xd4e>
 800e59a:	aa21      	add	r2, sp, #132	; 0x84
 800e59c:	4629      	mov	r1, r5
 800e59e:	4648      	mov	r0, r9
 800e5a0:	f003 fc49 	bl	8011e36 <__sprint_r>
 800e5a4:	2800      	cmp	r0, #0
 800e5a6:	f040 80ad 	bne.w	800e704 <_vfprintf_r+0xf74>
 800e5aa:	ac2e      	add	r4, sp, #184	; 0xb8
 800e5ac:	e7b4      	b.n	800e518 <_vfprintf_r+0xd88>
 800e5ae:	bf00      	nop
 800e5b0:	08012efe 	.word	0x08012efe
 800e5b4:	08012f10 	.word	0x08012f10
 800e5b8:	9b07      	ldr	r3, [sp, #28]
 800e5ba:	2b01      	cmp	r3, #1
 800e5bc:	dc02      	bgt.n	800e5c4 <_vfprintf_r+0xe34>
 800e5be:	f01a 0f01 	tst.w	sl, #1
 800e5c2:	d076      	beq.n	800e6b2 <_vfprintf_r+0xf22>
 800e5c4:	2301      	movs	r3, #1
 800e5c6:	6063      	str	r3, [r4, #4]
 800e5c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e5ca:	f8c4 8000 	str.w	r8, [r4]
 800e5ce:	3301      	adds	r3, #1
 800e5d0:	9323      	str	r3, [sp, #140]	; 0x8c
 800e5d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e5d4:	3301      	adds	r3, #1
 800e5d6:	2b07      	cmp	r3, #7
 800e5d8:	9322      	str	r3, [sp, #136]	; 0x88
 800e5da:	dc36      	bgt.n	800e64a <_vfprintf_r+0xeba>
 800e5dc:	3408      	adds	r4, #8
 800e5de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e5e0:	6023      	str	r3, [r4, #0]
 800e5e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e5e4:	6063      	str	r3, [r4, #4]
 800e5e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e5e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e5ea:	4413      	add	r3, r2
 800e5ec:	9323      	str	r3, [sp, #140]	; 0x8c
 800e5ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e5f0:	3301      	adds	r3, #1
 800e5f2:	2b07      	cmp	r3, #7
 800e5f4:	9322      	str	r3, [sp, #136]	; 0x88
 800e5f6:	dc31      	bgt.n	800e65c <_vfprintf_r+0xecc>
 800e5f8:	3408      	adds	r4, #8
 800e5fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e5fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e5fe:	980e      	ldr	r0, [sp, #56]	; 0x38
 800e600:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e602:	f7f2 fa6d 	bl	8000ae0 <__aeabi_dcmpeq>
 800e606:	9b07      	ldr	r3, [sp, #28]
 800e608:	1e5e      	subs	r6, r3, #1
 800e60a:	2800      	cmp	r0, #0
 800e60c:	d12f      	bne.n	800e66e <_vfprintf_r+0xede>
 800e60e:	f108 0301 	add.w	r3, r8, #1
 800e612:	e884 0048 	stmia.w	r4, {r3, r6}
 800e616:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e618:	9a07      	ldr	r2, [sp, #28]
 800e61a:	3b01      	subs	r3, #1
 800e61c:	4413      	add	r3, r2
 800e61e:	9323      	str	r3, [sp, #140]	; 0x8c
 800e620:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e622:	3301      	adds	r3, #1
 800e624:	2b07      	cmp	r3, #7
 800e626:	9322      	str	r3, [sp, #136]	; 0x88
 800e628:	dd4a      	ble.n	800e6c0 <_vfprintf_r+0xf30>
 800e62a:	aa21      	add	r2, sp, #132	; 0x84
 800e62c:	4629      	mov	r1, r5
 800e62e:	4648      	mov	r0, r9
 800e630:	f003 fc01 	bl	8011e36 <__sprint_r>
 800e634:	2800      	cmp	r0, #0
 800e636:	d165      	bne.n	800e704 <_vfprintf_r+0xf74>
 800e638:	ac2e      	add	r4, sp, #184	; 0xb8
 800e63a:	ab1d      	add	r3, sp, #116	; 0x74
 800e63c:	6023      	str	r3, [r4, #0]
 800e63e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e640:	6063      	str	r3, [r4, #4]
 800e642:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e644:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e646:	4413      	add	r3, r2
 800e648:	e40d      	b.n	800de66 <_vfprintf_r+0x6d6>
 800e64a:	aa21      	add	r2, sp, #132	; 0x84
 800e64c:	4629      	mov	r1, r5
 800e64e:	4648      	mov	r0, r9
 800e650:	f003 fbf1 	bl	8011e36 <__sprint_r>
 800e654:	2800      	cmp	r0, #0
 800e656:	d155      	bne.n	800e704 <_vfprintf_r+0xf74>
 800e658:	ac2e      	add	r4, sp, #184	; 0xb8
 800e65a:	e7c0      	b.n	800e5de <_vfprintf_r+0xe4e>
 800e65c:	aa21      	add	r2, sp, #132	; 0x84
 800e65e:	4629      	mov	r1, r5
 800e660:	4648      	mov	r0, r9
 800e662:	f003 fbe8 	bl	8011e36 <__sprint_r>
 800e666:	2800      	cmp	r0, #0
 800e668:	d14c      	bne.n	800e704 <_vfprintf_r+0xf74>
 800e66a:	ac2e      	add	r4, sp, #184	; 0xb8
 800e66c:	e7c5      	b.n	800e5fa <_vfprintf_r+0xe6a>
 800e66e:	2e00      	cmp	r6, #0
 800e670:	dde3      	ble.n	800e63a <_vfprintf_r+0xeaa>
 800e672:	4f5f      	ldr	r7, [pc, #380]	; (800e7f0 <_vfprintf_r+0x1060>)
 800e674:	f04f 0810 	mov.w	r8, #16
 800e678:	2e10      	cmp	r6, #16
 800e67a:	6027      	str	r7, [r4, #0]
 800e67c:	dc04      	bgt.n	800e688 <_vfprintf_r+0xef8>
 800e67e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e680:	6066      	str	r6, [r4, #4]
 800e682:	441e      	add	r6, r3
 800e684:	9623      	str	r6, [sp, #140]	; 0x8c
 800e686:	e7cb      	b.n	800e620 <_vfprintf_r+0xe90>
 800e688:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e68a:	f8c4 8004 	str.w	r8, [r4, #4]
 800e68e:	3310      	adds	r3, #16
 800e690:	9323      	str	r3, [sp, #140]	; 0x8c
 800e692:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e694:	3301      	adds	r3, #1
 800e696:	2b07      	cmp	r3, #7
 800e698:	9322      	str	r3, [sp, #136]	; 0x88
 800e69a:	dc02      	bgt.n	800e6a2 <_vfprintf_r+0xf12>
 800e69c:	3408      	adds	r4, #8
 800e69e:	3e10      	subs	r6, #16
 800e6a0:	e7ea      	b.n	800e678 <_vfprintf_r+0xee8>
 800e6a2:	aa21      	add	r2, sp, #132	; 0x84
 800e6a4:	4629      	mov	r1, r5
 800e6a6:	4648      	mov	r0, r9
 800e6a8:	f003 fbc5 	bl	8011e36 <__sprint_r>
 800e6ac:	bb50      	cbnz	r0, 800e704 <_vfprintf_r+0xf74>
 800e6ae:	ac2e      	add	r4, sp, #184	; 0xb8
 800e6b0:	e7f5      	b.n	800e69e <_vfprintf_r+0xf0e>
 800e6b2:	2301      	movs	r3, #1
 800e6b4:	6063      	str	r3, [r4, #4]
 800e6b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e6b8:	f8c4 8000 	str.w	r8, [r4]
 800e6bc:	3301      	adds	r3, #1
 800e6be:	e7ae      	b.n	800e61e <_vfprintf_r+0xe8e>
 800e6c0:	3408      	adds	r4, #8
 800e6c2:	e7ba      	b.n	800e63a <_vfprintf_r+0xeaa>
 800e6c4:	3408      	adds	r4, #8
 800e6c6:	f7ff bbde 	b.w	800de86 <_vfprintf_r+0x6f6>
 800e6ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e6cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e6ce:	1a9e      	subs	r6, r3, r2
 800e6d0:	2e00      	cmp	r6, #0
 800e6d2:	f77f abdc 	ble.w	800de8e <_vfprintf_r+0x6fe>
 800e6d6:	2710      	movs	r7, #16
 800e6d8:	4b46      	ldr	r3, [pc, #280]	; (800e7f4 <_vfprintf_r+0x1064>)
 800e6da:	6023      	str	r3, [r4, #0]
 800e6dc:	2e10      	cmp	r6, #16
 800e6de:	dc20      	bgt.n	800e722 <_vfprintf_r+0xf92>
 800e6e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e6e2:	6066      	str	r6, [r4, #4]
 800e6e4:	441e      	add	r6, r3
 800e6e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e6e8:	9623      	str	r6, [sp, #140]	; 0x8c
 800e6ea:	3301      	adds	r3, #1
 800e6ec:	2b07      	cmp	r3, #7
 800e6ee:	9322      	str	r3, [sp, #136]	; 0x88
 800e6f0:	f77f abcd 	ble.w	800de8e <_vfprintf_r+0x6fe>
 800e6f4:	aa21      	add	r2, sp, #132	; 0x84
 800e6f6:	4629      	mov	r1, r5
 800e6f8:	4648      	mov	r0, r9
 800e6fa:	f003 fb9c 	bl	8011e36 <__sprint_r>
 800e6fe:	2800      	cmp	r0, #0
 800e700:	f43f abc5 	beq.w	800de8e <_vfprintf_r+0x6fe>
 800e704:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e706:	07d9      	lsls	r1, r3, #31
 800e708:	d405      	bmi.n	800e716 <_vfprintf_r+0xf86>
 800e70a:	89ab      	ldrh	r3, [r5, #12]
 800e70c:	059a      	lsls	r2, r3, #22
 800e70e:	d402      	bmi.n	800e716 <_vfprintf_r+0xf86>
 800e710:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e712:	f002 f806 	bl	8010722 <__retarget_lock_release_recursive>
 800e716:	89ab      	ldrh	r3, [r5, #12]
 800e718:	065b      	lsls	r3, r3, #25
 800e71a:	f57f a8a6 	bpl.w	800d86a <_vfprintf_r+0xda>
 800e71e:	f7ff b87c 	b.w	800d81a <_vfprintf_r+0x8a>
 800e722:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e724:	6067      	str	r7, [r4, #4]
 800e726:	3310      	adds	r3, #16
 800e728:	9323      	str	r3, [sp, #140]	; 0x8c
 800e72a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e72c:	3301      	adds	r3, #1
 800e72e:	2b07      	cmp	r3, #7
 800e730:	9322      	str	r3, [sp, #136]	; 0x88
 800e732:	dc02      	bgt.n	800e73a <_vfprintf_r+0xfaa>
 800e734:	3408      	adds	r4, #8
 800e736:	3e10      	subs	r6, #16
 800e738:	e7ce      	b.n	800e6d8 <_vfprintf_r+0xf48>
 800e73a:	aa21      	add	r2, sp, #132	; 0x84
 800e73c:	4629      	mov	r1, r5
 800e73e:	4648      	mov	r0, r9
 800e740:	f003 fb79 	bl	8011e36 <__sprint_r>
 800e744:	2800      	cmp	r0, #0
 800e746:	d1dd      	bne.n	800e704 <_vfprintf_r+0xf74>
 800e748:	ac2e      	add	r4, sp, #184	; 0xb8
 800e74a:	e7f4      	b.n	800e736 <_vfprintf_r+0xfa6>
 800e74c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e74e:	b913      	cbnz	r3, 800e756 <_vfprintf_r+0xfc6>
 800e750:	2300      	movs	r3, #0
 800e752:	9322      	str	r3, [sp, #136]	; 0x88
 800e754:	e7d6      	b.n	800e704 <_vfprintf_r+0xf74>
 800e756:	aa21      	add	r2, sp, #132	; 0x84
 800e758:	4629      	mov	r1, r5
 800e75a:	4648      	mov	r0, r9
 800e75c:	f003 fb6b 	bl	8011e36 <__sprint_r>
 800e760:	2800      	cmp	r0, #0
 800e762:	d0f5      	beq.n	800e750 <_vfprintf_r+0xfc0>
 800e764:	e7ce      	b.n	800e704 <_vfprintf_r+0xf74>
 800e766:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e768:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e76a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800e76c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e76e:	f7f2 f9e9 	bl	8000b44 <__aeabi_dcmpun>
 800e772:	2800      	cmp	r0, #0
 800e774:	f43f aa29 	beq.w	800dbca <_vfprintf_r+0x43a>
 800e778:	4b1f      	ldr	r3, [pc, #124]	; (800e7f8 <_vfprintf_r+0x1068>)
 800e77a:	4a20      	ldr	r2, [pc, #128]	; (800e7fc <_vfprintf_r+0x106c>)
 800e77c:	f7ff ba19 	b.w	800dbb2 <_vfprintf_r+0x422>
 800e780:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e782:	1a1b      	subs	r3, r3, r0
 800e784:	9307      	str	r3, [sp, #28]
 800e786:	f7ff ba9e 	b.w	800dcc6 <_vfprintf_r+0x536>
 800e78a:	ea56 0207 	orrs.w	r2, r6, r7
 800e78e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 800e792:	f43f ac1a 	beq.w	800dfca <_vfprintf_r+0x83a>
 800e796:	2b01      	cmp	r3, #1
 800e798:	f43f ac8e 	beq.w	800e0b8 <_vfprintf_r+0x928>
 800e79c:	2b02      	cmp	r3, #2
 800e79e:	f43f acae 	beq.w	800e0fe <_vfprintf_r+0x96e>
 800e7a2:	ab2e      	add	r3, sp, #184	; 0xb8
 800e7a4:	08f1      	lsrs	r1, r6, #3
 800e7a6:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800e7aa:	08f8      	lsrs	r0, r7, #3
 800e7ac:	f006 0207 	and.w	r2, r6, #7
 800e7b0:	4607      	mov	r7, r0
 800e7b2:	460e      	mov	r6, r1
 800e7b4:	3230      	adds	r2, #48	; 0x30
 800e7b6:	ea56 0107 	orrs.w	r1, r6, r7
 800e7ba:	f103 38ff 	add.w	r8, r3, #4294967295
 800e7be:	f803 2c01 	strb.w	r2, [r3, #-1]
 800e7c2:	f47f ac77 	bne.w	800e0b4 <_vfprintf_r+0x924>
 800e7c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e7c8:	07c8      	lsls	r0, r1, #31
 800e7ca:	d506      	bpl.n	800e7da <_vfprintf_r+0x104a>
 800e7cc:	2a30      	cmp	r2, #48	; 0x30
 800e7ce:	d004      	beq.n	800e7da <_vfprintf_r+0x104a>
 800e7d0:	2230      	movs	r2, #48	; 0x30
 800e7d2:	f808 2c01 	strb.w	r2, [r8, #-1]
 800e7d6:	f1a3 0802 	sub.w	r8, r3, #2
 800e7da:	ab2e      	add	r3, sp, #184	; 0xb8
 800e7dc:	465e      	mov	r6, fp
 800e7de:	eba3 0b08 	sub.w	fp, r3, r8
 800e7e2:	2300      	movs	r3, #0
 800e7e4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800e7e8:	930a      	str	r3, [sp, #40]	; 0x28
 800e7ea:	f7ff babb 	b.w	800dd64 <_vfprintf_r+0x5d4>
 800e7ee:	bf00      	nop
 800e7f0:	08012f10 	.word	0x08012f10
 800e7f4:	08012f00 	.word	0x08012f00
 800e7f8:	08012ed4 	.word	0x08012ed4
 800e7fc:	08012ed8 	.word	0x08012ed8

0800e800 <__sbprintf>:
 800e800:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e802:	460c      	mov	r4, r1
 800e804:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800e808:	461f      	mov	r7, r3
 800e80a:	8989      	ldrh	r1, [r1, #12]
 800e80c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e80e:	9319      	str	r3, [sp, #100]	; 0x64
 800e810:	89e3      	ldrh	r3, [r4, #14]
 800e812:	f8ad 300e 	strh.w	r3, [sp, #14]
 800e816:	f021 0102 	bic.w	r1, r1, #2
 800e81a:	6a23      	ldr	r3, [r4, #32]
 800e81c:	f8ad 100c 	strh.w	r1, [sp, #12]
 800e820:	9308      	str	r3, [sp, #32]
 800e822:	a91a      	add	r1, sp, #104	; 0x68
 800e824:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e826:	930a      	str	r3, [sp, #40]	; 0x28
 800e828:	4615      	mov	r5, r2
 800e82a:	2300      	movs	r3, #0
 800e82c:	4606      	mov	r6, r0
 800e82e:	9100      	str	r1, [sp, #0]
 800e830:	9104      	str	r1, [sp, #16]
 800e832:	a816      	add	r0, sp, #88	; 0x58
 800e834:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800e838:	9102      	str	r1, [sp, #8]
 800e83a:	9105      	str	r1, [sp, #20]
 800e83c:	9306      	str	r3, [sp, #24]
 800e83e:	f001 ff6b 	bl	8010718 <__retarget_lock_init_recursive>
 800e842:	462a      	mov	r2, r5
 800e844:	463b      	mov	r3, r7
 800e846:	4669      	mov	r1, sp
 800e848:	4630      	mov	r0, r6
 800e84a:	f7fe ffa1 	bl	800d790 <_vfprintf_r>
 800e84e:	1e05      	subs	r5, r0, #0
 800e850:	db07      	blt.n	800e862 <__sbprintf+0x62>
 800e852:	4669      	mov	r1, sp
 800e854:	4630      	mov	r0, r6
 800e856:	f000 ff87 	bl	800f768 <_fflush_r>
 800e85a:	2800      	cmp	r0, #0
 800e85c:	bf18      	it	ne
 800e85e:	f04f 35ff 	movne.w	r5, #4294967295
 800e862:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800e866:	9816      	ldr	r0, [sp, #88]	; 0x58
 800e868:	065b      	lsls	r3, r3, #25
 800e86a:	bf42      	ittt	mi
 800e86c:	89a3      	ldrhmi	r3, [r4, #12]
 800e86e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800e872:	81a3      	strhmi	r3, [r4, #12]
 800e874:	f001 ff51 	bl	801071a <__retarget_lock_close_recursive>
 800e878:	4628      	mov	r0, r5
 800e87a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800e87e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e880 <__swsetup_r>:
 800e880:	4b32      	ldr	r3, [pc, #200]	; (800e94c <__swsetup_r+0xcc>)
 800e882:	b570      	push	{r4, r5, r6, lr}
 800e884:	681d      	ldr	r5, [r3, #0]
 800e886:	4606      	mov	r6, r0
 800e888:	460c      	mov	r4, r1
 800e88a:	b125      	cbz	r5, 800e896 <__swsetup_r+0x16>
 800e88c:	69ab      	ldr	r3, [r5, #24]
 800e88e:	b913      	cbnz	r3, 800e896 <__swsetup_r+0x16>
 800e890:	4628      	mov	r0, r5
 800e892:	f000 fffd 	bl	800f890 <__sinit>
 800e896:	4b2e      	ldr	r3, [pc, #184]	; (800e950 <__swsetup_r+0xd0>)
 800e898:	429c      	cmp	r4, r3
 800e89a:	d10f      	bne.n	800e8bc <__swsetup_r+0x3c>
 800e89c:	686c      	ldr	r4, [r5, #4]
 800e89e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8a2:	b29a      	uxth	r2, r3
 800e8a4:	0715      	lsls	r5, r2, #28
 800e8a6:	d42c      	bmi.n	800e902 <__swsetup_r+0x82>
 800e8a8:	06d0      	lsls	r0, r2, #27
 800e8aa:	d411      	bmi.n	800e8d0 <__swsetup_r+0x50>
 800e8ac:	2209      	movs	r2, #9
 800e8ae:	6032      	str	r2, [r6, #0]
 800e8b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e8b4:	81a3      	strh	r3, [r4, #12]
 800e8b6:	f04f 30ff 	mov.w	r0, #4294967295
 800e8ba:	bd70      	pop	{r4, r5, r6, pc}
 800e8bc:	4b25      	ldr	r3, [pc, #148]	; (800e954 <__swsetup_r+0xd4>)
 800e8be:	429c      	cmp	r4, r3
 800e8c0:	d101      	bne.n	800e8c6 <__swsetup_r+0x46>
 800e8c2:	68ac      	ldr	r4, [r5, #8]
 800e8c4:	e7eb      	b.n	800e89e <__swsetup_r+0x1e>
 800e8c6:	4b24      	ldr	r3, [pc, #144]	; (800e958 <__swsetup_r+0xd8>)
 800e8c8:	429c      	cmp	r4, r3
 800e8ca:	bf08      	it	eq
 800e8cc:	68ec      	ldreq	r4, [r5, #12]
 800e8ce:	e7e6      	b.n	800e89e <__swsetup_r+0x1e>
 800e8d0:	0751      	lsls	r1, r2, #29
 800e8d2:	d512      	bpl.n	800e8fa <__swsetup_r+0x7a>
 800e8d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e8d6:	b141      	cbz	r1, 800e8ea <__swsetup_r+0x6a>
 800e8d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e8dc:	4299      	cmp	r1, r3
 800e8de:	d002      	beq.n	800e8e6 <__swsetup_r+0x66>
 800e8e0:	4630      	mov	r0, r6
 800e8e2:	f001 f8ab 	bl	800fa3c <_free_r>
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	6363      	str	r3, [r4, #52]	; 0x34
 800e8ea:	89a3      	ldrh	r3, [r4, #12]
 800e8ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e8f0:	81a3      	strh	r3, [r4, #12]
 800e8f2:	2300      	movs	r3, #0
 800e8f4:	6063      	str	r3, [r4, #4]
 800e8f6:	6923      	ldr	r3, [r4, #16]
 800e8f8:	6023      	str	r3, [r4, #0]
 800e8fa:	89a3      	ldrh	r3, [r4, #12]
 800e8fc:	f043 0308 	orr.w	r3, r3, #8
 800e900:	81a3      	strh	r3, [r4, #12]
 800e902:	6923      	ldr	r3, [r4, #16]
 800e904:	b94b      	cbnz	r3, 800e91a <__swsetup_r+0x9a>
 800e906:	89a3      	ldrh	r3, [r4, #12]
 800e908:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e90c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e910:	d003      	beq.n	800e91a <__swsetup_r+0x9a>
 800e912:	4621      	mov	r1, r4
 800e914:	4630      	mov	r0, r6
 800e916:	f001 ff31 	bl	801077c <__smakebuf_r>
 800e91a:	89a2      	ldrh	r2, [r4, #12]
 800e91c:	f012 0301 	ands.w	r3, r2, #1
 800e920:	d00c      	beq.n	800e93c <__swsetup_r+0xbc>
 800e922:	2300      	movs	r3, #0
 800e924:	60a3      	str	r3, [r4, #8]
 800e926:	6963      	ldr	r3, [r4, #20]
 800e928:	425b      	negs	r3, r3
 800e92a:	61a3      	str	r3, [r4, #24]
 800e92c:	6923      	ldr	r3, [r4, #16]
 800e92e:	b953      	cbnz	r3, 800e946 <__swsetup_r+0xc6>
 800e930:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e934:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800e938:	d1ba      	bne.n	800e8b0 <__swsetup_r+0x30>
 800e93a:	bd70      	pop	{r4, r5, r6, pc}
 800e93c:	0792      	lsls	r2, r2, #30
 800e93e:	bf58      	it	pl
 800e940:	6963      	ldrpl	r3, [r4, #20]
 800e942:	60a3      	str	r3, [r4, #8]
 800e944:	e7f2      	b.n	800e92c <__swsetup_r+0xac>
 800e946:	2000      	movs	r0, #0
 800e948:	e7f7      	b.n	800e93a <__swsetup_r+0xba>
 800e94a:	bf00      	nop
 800e94c:	20000014 	.word	0x20000014
 800e950:	08012f50 	.word	0x08012f50
 800e954:	08012f70 	.word	0x08012f70
 800e958:	08012f30 	.word	0x08012f30

0800e95c <div>:
 800e95c:	2900      	cmp	r1, #0
 800e95e:	b510      	push	{r4, lr}
 800e960:	fb91 f4f2 	sdiv	r4, r1, r2
 800e964:	fb02 1314 	mls	r3, r2, r4, r1
 800e968:	db06      	blt.n	800e978 <div+0x1c>
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	da01      	bge.n	800e972 <div+0x16>
 800e96e:	3401      	adds	r4, #1
 800e970:	1a9b      	subs	r3, r3, r2
 800e972:	6004      	str	r4, [r0, #0]
 800e974:	6043      	str	r3, [r0, #4]
 800e976:	bd10      	pop	{r4, pc}
 800e978:	2b00      	cmp	r3, #0
 800e97a:	bfc4      	itt	gt
 800e97c:	f104 34ff 	addgt.w	r4, r4, #4294967295
 800e980:	189b      	addgt	r3, r3, r2
 800e982:	e7f6      	b.n	800e972 <div+0x16>

0800e984 <quorem>:
 800e984:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e988:	6903      	ldr	r3, [r0, #16]
 800e98a:	690c      	ldr	r4, [r1, #16]
 800e98c:	429c      	cmp	r4, r3
 800e98e:	4680      	mov	r8, r0
 800e990:	f300 8082 	bgt.w	800ea98 <quorem+0x114>
 800e994:	3c01      	subs	r4, #1
 800e996:	f101 0714 	add.w	r7, r1, #20
 800e99a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800e99e:	f100 0614 	add.w	r6, r0, #20
 800e9a2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e9a6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800e9aa:	eb06 030e 	add.w	r3, r6, lr
 800e9ae:	3501      	adds	r5, #1
 800e9b0:	eb07 090e 	add.w	r9, r7, lr
 800e9b4:	9301      	str	r3, [sp, #4]
 800e9b6:	fbb0 f5f5 	udiv	r5, r0, r5
 800e9ba:	b395      	cbz	r5, 800ea22 <quorem+0x9e>
 800e9bc:	f04f 0a00 	mov.w	sl, #0
 800e9c0:	4638      	mov	r0, r7
 800e9c2:	46b4      	mov	ip, r6
 800e9c4:	46d3      	mov	fp, sl
 800e9c6:	f850 2b04 	ldr.w	r2, [r0], #4
 800e9ca:	b293      	uxth	r3, r2
 800e9cc:	fb05 a303 	mla	r3, r5, r3, sl
 800e9d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e9d4:	b29b      	uxth	r3, r3
 800e9d6:	ebab 0303 	sub.w	r3, fp, r3
 800e9da:	0c12      	lsrs	r2, r2, #16
 800e9dc:	f8bc b000 	ldrh.w	fp, [ip]
 800e9e0:	fb05 a202 	mla	r2, r5, r2, sl
 800e9e4:	fa13 f38b 	uxtah	r3, r3, fp
 800e9e8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800e9ec:	fa1f fb82 	uxth.w	fp, r2
 800e9f0:	f8dc 2000 	ldr.w	r2, [ip]
 800e9f4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800e9f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e9fc:	b29b      	uxth	r3, r3
 800e9fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea02:	4581      	cmp	r9, r0
 800ea04:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ea08:	f84c 3b04 	str.w	r3, [ip], #4
 800ea0c:	d2db      	bcs.n	800e9c6 <quorem+0x42>
 800ea0e:	f856 300e 	ldr.w	r3, [r6, lr]
 800ea12:	b933      	cbnz	r3, 800ea22 <quorem+0x9e>
 800ea14:	9b01      	ldr	r3, [sp, #4]
 800ea16:	3b04      	subs	r3, #4
 800ea18:	429e      	cmp	r6, r3
 800ea1a:	461a      	mov	r2, r3
 800ea1c:	d330      	bcc.n	800ea80 <quorem+0xfc>
 800ea1e:	f8c8 4010 	str.w	r4, [r8, #16]
 800ea22:	4640      	mov	r0, r8
 800ea24:	f002 f95d 	bl	8010ce2 <__mcmp>
 800ea28:	2800      	cmp	r0, #0
 800ea2a:	db25      	blt.n	800ea78 <quorem+0xf4>
 800ea2c:	3501      	adds	r5, #1
 800ea2e:	4630      	mov	r0, r6
 800ea30:	f04f 0e00 	mov.w	lr, #0
 800ea34:	f857 2b04 	ldr.w	r2, [r7], #4
 800ea38:	f8d0 c000 	ldr.w	ip, [r0]
 800ea3c:	b293      	uxth	r3, r2
 800ea3e:	ebae 0303 	sub.w	r3, lr, r3
 800ea42:	0c12      	lsrs	r2, r2, #16
 800ea44:	fa13 f38c 	uxtah	r3, r3, ip
 800ea48:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800ea4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ea50:	b29b      	uxth	r3, r3
 800ea52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea56:	45b9      	cmp	r9, r7
 800ea58:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800ea5c:	f840 3b04 	str.w	r3, [r0], #4
 800ea60:	d2e8      	bcs.n	800ea34 <quorem+0xb0>
 800ea62:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ea66:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ea6a:	b92a      	cbnz	r2, 800ea78 <quorem+0xf4>
 800ea6c:	3b04      	subs	r3, #4
 800ea6e:	429e      	cmp	r6, r3
 800ea70:	461a      	mov	r2, r3
 800ea72:	d30b      	bcc.n	800ea8c <quorem+0x108>
 800ea74:	f8c8 4010 	str.w	r4, [r8, #16]
 800ea78:	4628      	mov	r0, r5
 800ea7a:	b003      	add	sp, #12
 800ea7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea80:	6812      	ldr	r2, [r2, #0]
 800ea82:	3b04      	subs	r3, #4
 800ea84:	2a00      	cmp	r2, #0
 800ea86:	d1ca      	bne.n	800ea1e <quorem+0x9a>
 800ea88:	3c01      	subs	r4, #1
 800ea8a:	e7c5      	b.n	800ea18 <quorem+0x94>
 800ea8c:	6812      	ldr	r2, [r2, #0]
 800ea8e:	3b04      	subs	r3, #4
 800ea90:	2a00      	cmp	r2, #0
 800ea92:	d1ef      	bne.n	800ea74 <quorem+0xf0>
 800ea94:	3c01      	subs	r4, #1
 800ea96:	e7ea      	b.n	800ea6e <quorem+0xea>
 800ea98:	2000      	movs	r0, #0
 800ea9a:	e7ee      	b.n	800ea7a <quorem+0xf6>
 800ea9c:	0000      	movs	r0, r0
	...

0800eaa0 <_dtoa_r>:
 800eaa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaa4:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800eaa6:	b095      	sub	sp, #84	; 0x54
 800eaa8:	4604      	mov	r4, r0
 800eaaa:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800eaac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800eab0:	b93e      	cbnz	r6, 800eac2 <_dtoa_r+0x22>
 800eab2:	2010      	movs	r0, #16
 800eab4:	f7fc ff92 	bl	800b9dc <malloc>
 800eab8:	6260      	str	r0, [r4, #36]	; 0x24
 800eaba:	6046      	str	r6, [r0, #4]
 800eabc:	6086      	str	r6, [r0, #8]
 800eabe:	6006      	str	r6, [r0, #0]
 800eac0:	60c6      	str	r6, [r0, #12]
 800eac2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eac4:	6819      	ldr	r1, [r3, #0]
 800eac6:	b151      	cbz	r1, 800eade <_dtoa_r+0x3e>
 800eac8:	685a      	ldr	r2, [r3, #4]
 800eaca:	604a      	str	r2, [r1, #4]
 800eacc:	2301      	movs	r3, #1
 800eace:	4093      	lsls	r3, r2
 800ead0:	608b      	str	r3, [r1, #8]
 800ead2:	4620      	mov	r0, r4
 800ead4:	f001 fef2 	bl	80108bc <_Bfree>
 800ead8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eada:	2200      	movs	r2, #0
 800eadc:	601a      	str	r2, [r3, #0]
 800eade:	9b03      	ldr	r3, [sp, #12]
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	bfbf      	itttt	lt
 800eae4:	2301      	movlt	r3, #1
 800eae6:	602b      	strlt	r3, [r5, #0]
 800eae8:	9b03      	ldrlt	r3, [sp, #12]
 800eaea:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800eaee:	bfb2      	itee	lt
 800eaf0:	9303      	strlt	r3, [sp, #12]
 800eaf2:	2300      	movge	r3, #0
 800eaf4:	602b      	strge	r3, [r5, #0]
 800eaf6:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800eafa:	4ba9      	ldr	r3, [pc, #676]	; (800eda0 <_dtoa_r+0x300>)
 800eafc:	ea33 0309 	bics.w	r3, r3, r9
 800eb00:	d11b      	bne.n	800eb3a <_dtoa_r+0x9a>
 800eb02:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800eb04:	f242 730f 	movw	r3, #9999	; 0x270f
 800eb08:	6013      	str	r3, [r2, #0]
 800eb0a:	9b02      	ldr	r3, [sp, #8]
 800eb0c:	b923      	cbnz	r3, 800eb18 <_dtoa_r+0x78>
 800eb0e:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800eb12:	2800      	cmp	r0, #0
 800eb14:	f000 8581 	beq.w	800f61a <_dtoa_r+0xb7a>
 800eb18:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800eb1a:	b953      	cbnz	r3, 800eb32 <_dtoa_r+0x92>
 800eb1c:	4ba1      	ldr	r3, [pc, #644]	; (800eda4 <_dtoa_r+0x304>)
 800eb1e:	e021      	b.n	800eb64 <_dtoa_r+0xc4>
 800eb20:	4ba1      	ldr	r3, [pc, #644]	; (800eda8 <_dtoa_r+0x308>)
 800eb22:	9306      	str	r3, [sp, #24]
 800eb24:	3308      	adds	r3, #8
 800eb26:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800eb28:	6013      	str	r3, [r2, #0]
 800eb2a:	9806      	ldr	r0, [sp, #24]
 800eb2c:	b015      	add	sp, #84	; 0x54
 800eb2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb32:	4b9c      	ldr	r3, [pc, #624]	; (800eda4 <_dtoa_r+0x304>)
 800eb34:	9306      	str	r3, [sp, #24]
 800eb36:	3303      	adds	r3, #3
 800eb38:	e7f5      	b.n	800eb26 <_dtoa_r+0x86>
 800eb3a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800eb3e:	2200      	movs	r2, #0
 800eb40:	2300      	movs	r3, #0
 800eb42:	4630      	mov	r0, r6
 800eb44:	4639      	mov	r1, r7
 800eb46:	f7f1 ffcb 	bl	8000ae0 <__aeabi_dcmpeq>
 800eb4a:	4680      	mov	r8, r0
 800eb4c:	b160      	cbz	r0, 800eb68 <_dtoa_r+0xc8>
 800eb4e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800eb50:	2301      	movs	r3, #1
 800eb52:	6013      	str	r3, [r2, #0]
 800eb54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	f000 855c 	beq.w	800f614 <_dtoa_r+0xb74>
 800eb5c:	4b93      	ldr	r3, [pc, #588]	; (800edac <_dtoa_r+0x30c>)
 800eb5e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800eb60:	6013      	str	r3, [r2, #0]
 800eb62:	3b01      	subs	r3, #1
 800eb64:	9306      	str	r3, [sp, #24]
 800eb66:	e7e0      	b.n	800eb2a <_dtoa_r+0x8a>
 800eb68:	ab12      	add	r3, sp, #72	; 0x48
 800eb6a:	9301      	str	r3, [sp, #4]
 800eb6c:	ab13      	add	r3, sp, #76	; 0x4c
 800eb6e:	9300      	str	r3, [sp, #0]
 800eb70:	4632      	mov	r2, r6
 800eb72:	463b      	mov	r3, r7
 800eb74:	4620      	mov	r0, r4
 800eb76:	f002 f9a3 	bl	8010ec0 <__d2b>
 800eb7a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800eb7e:	4682      	mov	sl, r0
 800eb80:	2d00      	cmp	r5, #0
 800eb82:	d07c      	beq.n	800ec7e <_dtoa_r+0x1de>
 800eb84:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800eb88:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800eb8c:	4630      	mov	r0, r6
 800eb8e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800eb92:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800eb96:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	4b84      	ldr	r3, [pc, #528]	; (800edb0 <_dtoa_r+0x310>)
 800eb9e:	f7f1 fb83 	bl	80002a8 <__aeabi_dsub>
 800eba2:	a379      	add	r3, pc, #484	; (adr r3, 800ed88 <_dtoa_r+0x2e8>)
 800eba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eba8:	f7f1 fd32 	bl	8000610 <__aeabi_dmul>
 800ebac:	a378      	add	r3, pc, #480	; (adr r3, 800ed90 <_dtoa_r+0x2f0>)
 800ebae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebb2:	f7f1 fb7b 	bl	80002ac <__adddf3>
 800ebb6:	4606      	mov	r6, r0
 800ebb8:	4628      	mov	r0, r5
 800ebba:	460f      	mov	r7, r1
 800ebbc:	f7f1 fcc2 	bl	8000544 <__aeabi_i2d>
 800ebc0:	a375      	add	r3, pc, #468	; (adr r3, 800ed98 <_dtoa_r+0x2f8>)
 800ebc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebc6:	f7f1 fd23 	bl	8000610 <__aeabi_dmul>
 800ebca:	4602      	mov	r2, r0
 800ebcc:	460b      	mov	r3, r1
 800ebce:	4630      	mov	r0, r6
 800ebd0:	4639      	mov	r1, r7
 800ebd2:	f7f1 fb6b 	bl	80002ac <__adddf3>
 800ebd6:	4606      	mov	r6, r0
 800ebd8:	460f      	mov	r7, r1
 800ebda:	f7f1 ffc9 	bl	8000b70 <__aeabi_d2iz>
 800ebde:	2200      	movs	r2, #0
 800ebe0:	4683      	mov	fp, r0
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	4630      	mov	r0, r6
 800ebe6:	4639      	mov	r1, r7
 800ebe8:	f7f1 ff84 	bl	8000af4 <__aeabi_dcmplt>
 800ebec:	b158      	cbz	r0, 800ec06 <_dtoa_r+0x166>
 800ebee:	4658      	mov	r0, fp
 800ebf0:	f7f1 fca8 	bl	8000544 <__aeabi_i2d>
 800ebf4:	4602      	mov	r2, r0
 800ebf6:	460b      	mov	r3, r1
 800ebf8:	4630      	mov	r0, r6
 800ebfa:	4639      	mov	r1, r7
 800ebfc:	f7f1 ff70 	bl	8000ae0 <__aeabi_dcmpeq>
 800ec00:	b908      	cbnz	r0, 800ec06 <_dtoa_r+0x166>
 800ec02:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ec06:	f1bb 0f16 	cmp.w	fp, #22
 800ec0a:	d857      	bhi.n	800ecbc <_dtoa_r+0x21c>
 800ec0c:	4969      	ldr	r1, [pc, #420]	; (800edb4 <_dtoa_r+0x314>)
 800ec0e:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800ec12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ec16:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ec1a:	f7f1 ff89 	bl	8000b30 <__aeabi_dcmpgt>
 800ec1e:	2800      	cmp	r0, #0
 800ec20:	d04e      	beq.n	800ecc0 <_dtoa_r+0x220>
 800ec22:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ec26:	2300      	movs	r3, #0
 800ec28:	930d      	str	r3, [sp, #52]	; 0x34
 800ec2a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ec2c:	1b5d      	subs	r5, r3, r5
 800ec2e:	1e6b      	subs	r3, r5, #1
 800ec30:	9307      	str	r3, [sp, #28]
 800ec32:	bf43      	ittte	mi
 800ec34:	2300      	movmi	r3, #0
 800ec36:	f1c5 0801 	rsbmi	r8, r5, #1
 800ec3a:	9307      	strmi	r3, [sp, #28]
 800ec3c:	f04f 0800 	movpl.w	r8, #0
 800ec40:	f1bb 0f00 	cmp.w	fp, #0
 800ec44:	db3e      	blt.n	800ecc4 <_dtoa_r+0x224>
 800ec46:	9b07      	ldr	r3, [sp, #28]
 800ec48:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 800ec4c:	445b      	add	r3, fp
 800ec4e:	9307      	str	r3, [sp, #28]
 800ec50:	2300      	movs	r3, #0
 800ec52:	9308      	str	r3, [sp, #32]
 800ec54:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ec56:	2b09      	cmp	r3, #9
 800ec58:	f200 80b0 	bhi.w	800edbc <_dtoa_r+0x31c>
 800ec5c:	2b05      	cmp	r3, #5
 800ec5e:	bfc4      	itt	gt
 800ec60:	3b04      	subgt	r3, #4
 800ec62:	931e      	strgt	r3, [sp, #120]	; 0x78
 800ec64:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ec66:	f1a3 0302 	sub.w	r3, r3, #2
 800ec6a:	bfcc      	ite	gt
 800ec6c:	2600      	movgt	r6, #0
 800ec6e:	2601      	movle	r6, #1
 800ec70:	2b03      	cmp	r3, #3
 800ec72:	f200 80af 	bhi.w	800edd4 <_dtoa_r+0x334>
 800ec76:	e8df f003 	tbb	[pc, r3]
 800ec7a:	8583      	.short	0x8583
 800ec7c:	772d      	.short	0x772d
 800ec7e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ec80:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800ec82:	441d      	add	r5, r3
 800ec84:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ec88:	2b20      	cmp	r3, #32
 800ec8a:	dd11      	ble.n	800ecb0 <_dtoa_r+0x210>
 800ec8c:	9a02      	ldr	r2, [sp, #8]
 800ec8e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ec92:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800ec96:	fa22 f000 	lsr.w	r0, r2, r0
 800ec9a:	fa09 f303 	lsl.w	r3, r9, r3
 800ec9e:	4318      	orrs	r0, r3
 800eca0:	f7f1 fc40 	bl	8000524 <__aeabi_ui2d>
 800eca4:	2301      	movs	r3, #1
 800eca6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800ecaa:	3d01      	subs	r5, #1
 800ecac:	9310      	str	r3, [sp, #64]	; 0x40
 800ecae:	e774      	b.n	800eb9a <_dtoa_r+0xfa>
 800ecb0:	f1c3 0020 	rsb	r0, r3, #32
 800ecb4:	9b02      	ldr	r3, [sp, #8]
 800ecb6:	fa03 f000 	lsl.w	r0, r3, r0
 800ecba:	e7f1      	b.n	800eca0 <_dtoa_r+0x200>
 800ecbc:	2301      	movs	r3, #1
 800ecbe:	e7b3      	b.n	800ec28 <_dtoa_r+0x188>
 800ecc0:	900d      	str	r0, [sp, #52]	; 0x34
 800ecc2:	e7b2      	b.n	800ec2a <_dtoa_r+0x18a>
 800ecc4:	f1cb 0300 	rsb	r3, fp, #0
 800ecc8:	9308      	str	r3, [sp, #32]
 800ecca:	2300      	movs	r3, #0
 800eccc:	eba8 080b 	sub.w	r8, r8, fp
 800ecd0:	930c      	str	r3, [sp, #48]	; 0x30
 800ecd2:	e7bf      	b.n	800ec54 <_dtoa_r+0x1b4>
 800ecd4:	2301      	movs	r3, #1
 800ecd6:	9309      	str	r3, [sp, #36]	; 0x24
 800ecd8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	dd7d      	ble.n	800edda <_dtoa_r+0x33a>
 800ecde:	9304      	str	r3, [sp, #16]
 800ece0:	4699      	mov	r9, r3
 800ece2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ece4:	2200      	movs	r2, #0
 800ece6:	606a      	str	r2, [r5, #4]
 800ece8:	2104      	movs	r1, #4
 800ecea:	f101 0214 	add.w	r2, r1, #20
 800ecee:	429a      	cmp	r2, r3
 800ecf0:	d978      	bls.n	800ede4 <_dtoa_r+0x344>
 800ecf2:	6869      	ldr	r1, [r5, #4]
 800ecf4:	4620      	mov	r0, r4
 800ecf6:	f001 fdad 	bl	8010854 <_Balloc>
 800ecfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ecfc:	6028      	str	r0, [r5, #0]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	9306      	str	r3, [sp, #24]
 800ed02:	f1b9 0f0e 	cmp.w	r9, #14
 800ed06:	f200 80ee 	bhi.w	800eee6 <_dtoa_r+0x446>
 800ed0a:	2e00      	cmp	r6, #0
 800ed0c:	f000 80eb 	beq.w	800eee6 <_dtoa_r+0x446>
 800ed10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ed14:	f1bb 0f00 	cmp.w	fp, #0
 800ed18:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800ed1c:	dd77      	ble.n	800ee0e <_dtoa_r+0x36e>
 800ed1e:	4a25      	ldr	r2, [pc, #148]	; (800edb4 <_dtoa_r+0x314>)
 800ed20:	f00b 030f 	and.w	r3, fp, #15
 800ed24:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ed28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed2c:	ea4f 162b 	mov.w	r6, fp, asr #4
 800ed30:	06f0      	lsls	r0, r6, #27
 800ed32:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800ed36:	d55a      	bpl.n	800edee <_dtoa_r+0x34e>
 800ed38:	4b1f      	ldr	r3, [pc, #124]	; (800edb8 <_dtoa_r+0x318>)
 800ed3a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ed3e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ed42:	f7f1 fd8f 	bl	8000864 <__aeabi_ddiv>
 800ed46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed4a:	f006 060f 	and.w	r6, r6, #15
 800ed4e:	2503      	movs	r5, #3
 800ed50:	4f19      	ldr	r7, [pc, #100]	; (800edb8 <_dtoa_r+0x318>)
 800ed52:	2e00      	cmp	r6, #0
 800ed54:	d14d      	bne.n	800edf2 <_dtoa_r+0x352>
 800ed56:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ed5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed5e:	f7f1 fd81 	bl	8000864 <__aeabi_ddiv>
 800ed62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed66:	e06c      	b.n	800ee42 <_dtoa_r+0x3a2>
 800ed68:	2301      	movs	r3, #1
 800ed6a:	9309      	str	r3, [sp, #36]	; 0x24
 800ed6c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ed6e:	445b      	add	r3, fp
 800ed70:	f103 0901 	add.w	r9, r3, #1
 800ed74:	9304      	str	r3, [sp, #16]
 800ed76:	464b      	mov	r3, r9
 800ed78:	2b01      	cmp	r3, #1
 800ed7a:	bfb8      	it	lt
 800ed7c:	2301      	movlt	r3, #1
 800ed7e:	e7b0      	b.n	800ece2 <_dtoa_r+0x242>
 800ed80:	2300      	movs	r3, #0
 800ed82:	e7a8      	b.n	800ecd6 <_dtoa_r+0x236>
 800ed84:	2300      	movs	r3, #0
 800ed86:	e7f0      	b.n	800ed6a <_dtoa_r+0x2ca>
 800ed88:	636f4361 	.word	0x636f4361
 800ed8c:	3fd287a7 	.word	0x3fd287a7
 800ed90:	8b60c8b3 	.word	0x8b60c8b3
 800ed94:	3fc68a28 	.word	0x3fc68a28
 800ed98:	509f79fb 	.word	0x509f79fb
 800ed9c:	3fd34413 	.word	0x3fd34413
 800eda0:	7ff00000 	.word	0x7ff00000
 800eda4:	08012f29 	.word	0x08012f29
 800eda8:	08012f20 	.word	0x08012f20
 800edac:	08012eff 	.word	0x08012eff
 800edb0:	3ff80000 	.word	0x3ff80000
 800edb4:	08012fc8 	.word	0x08012fc8
 800edb8:	08012fa0 	.word	0x08012fa0
 800edbc:	2601      	movs	r6, #1
 800edbe:	2300      	movs	r3, #0
 800edc0:	931e      	str	r3, [sp, #120]	; 0x78
 800edc2:	9609      	str	r6, [sp, #36]	; 0x24
 800edc4:	f04f 33ff 	mov.w	r3, #4294967295
 800edc8:	9304      	str	r3, [sp, #16]
 800edca:	4699      	mov	r9, r3
 800edcc:	2200      	movs	r2, #0
 800edce:	2312      	movs	r3, #18
 800edd0:	921f      	str	r2, [sp, #124]	; 0x7c
 800edd2:	e786      	b.n	800ece2 <_dtoa_r+0x242>
 800edd4:	2301      	movs	r3, #1
 800edd6:	9309      	str	r3, [sp, #36]	; 0x24
 800edd8:	e7f4      	b.n	800edc4 <_dtoa_r+0x324>
 800edda:	2301      	movs	r3, #1
 800eddc:	9304      	str	r3, [sp, #16]
 800edde:	4699      	mov	r9, r3
 800ede0:	461a      	mov	r2, r3
 800ede2:	e7f5      	b.n	800edd0 <_dtoa_r+0x330>
 800ede4:	686a      	ldr	r2, [r5, #4]
 800ede6:	3201      	adds	r2, #1
 800ede8:	606a      	str	r2, [r5, #4]
 800edea:	0049      	lsls	r1, r1, #1
 800edec:	e77d      	b.n	800ecea <_dtoa_r+0x24a>
 800edee:	2502      	movs	r5, #2
 800edf0:	e7ae      	b.n	800ed50 <_dtoa_r+0x2b0>
 800edf2:	07f1      	lsls	r1, r6, #31
 800edf4:	d508      	bpl.n	800ee08 <_dtoa_r+0x368>
 800edf6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800edfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800edfe:	f7f1 fc07 	bl	8000610 <__aeabi_dmul>
 800ee02:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ee06:	3501      	adds	r5, #1
 800ee08:	1076      	asrs	r6, r6, #1
 800ee0a:	3708      	adds	r7, #8
 800ee0c:	e7a1      	b.n	800ed52 <_dtoa_r+0x2b2>
 800ee0e:	f000 80a5 	beq.w	800ef5c <_dtoa_r+0x4bc>
 800ee12:	f1cb 0600 	rsb	r6, fp, #0
 800ee16:	4ba3      	ldr	r3, [pc, #652]	; (800f0a4 <_dtoa_r+0x604>)
 800ee18:	4fa3      	ldr	r7, [pc, #652]	; (800f0a8 <_dtoa_r+0x608>)
 800ee1a:	f006 020f 	and.w	r2, r6, #15
 800ee1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ee22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ee2a:	f7f1 fbf1 	bl	8000610 <__aeabi_dmul>
 800ee2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee32:	1136      	asrs	r6, r6, #4
 800ee34:	2300      	movs	r3, #0
 800ee36:	2502      	movs	r5, #2
 800ee38:	2e00      	cmp	r6, #0
 800ee3a:	f040 8084 	bne.w	800ef46 <_dtoa_r+0x4a6>
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d18f      	bne.n	800ed62 <_dtoa_r+0x2c2>
 800ee42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	f000 808b 	beq.w	800ef60 <_dtoa_r+0x4c0>
 800ee4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ee4e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800ee52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ee56:	2200      	movs	r2, #0
 800ee58:	4b94      	ldr	r3, [pc, #592]	; (800f0ac <_dtoa_r+0x60c>)
 800ee5a:	f7f1 fe4b 	bl	8000af4 <__aeabi_dcmplt>
 800ee5e:	2800      	cmp	r0, #0
 800ee60:	d07e      	beq.n	800ef60 <_dtoa_r+0x4c0>
 800ee62:	f1b9 0f00 	cmp.w	r9, #0
 800ee66:	d07b      	beq.n	800ef60 <_dtoa_r+0x4c0>
 800ee68:	9b04      	ldr	r3, [sp, #16]
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	dd37      	ble.n	800eede <_dtoa_r+0x43e>
 800ee6e:	2200      	movs	r2, #0
 800ee70:	4b8f      	ldr	r3, [pc, #572]	; (800f0b0 <_dtoa_r+0x610>)
 800ee72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ee76:	f7f1 fbcb 	bl	8000610 <__aeabi_dmul>
 800ee7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee7e:	9e04      	ldr	r6, [sp, #16]
 800ee80:	f10b 37ff 	add.w	r7, fp, #4294967295
 800ee84:	3501      	adds	r5, #1
 800ee86:	4628      	mov	r0, r5
 800ee88:	f7f1 fb5c 	bl	8000544 <__aeabi_i2d>
 800ee8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ee90:	f7f1 fbbe 	bl	8000610 <__aeabi_dmul>
 800ee94:	4b87      	ldr	r3, [pc, #540]	; (800f0b4 <_dtoa_r+0x614>)
 800ee96:	2200      	movs	r2, #0
 800ee98:	f7f1 fa08 	bl	80002ac <__adddf3>
 800ee9c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800eea0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eea2:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 800eea6:	950b      	str	r5, [sp, #44]	; 0x2c
 800eea8:	2e00      	cmp	r6, #0
 800eeaa:	d15c      	bne.n	800ef66 <_dtoa_r+0x4c6>
 800eeac:	2200      	movs	r2, #0
 800eeae:	4b82      	ldr	r3, [pc, #520]	; (800f0b8 <_dtoa_r+0x618>)
 800eeb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eeb4:	f7f1 f9f8 	bl	80002a8 <__aeabi_dsub>
 800eeb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eeba:	462b      	mov	r3, r5
 800eebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eec0:	f7f1 fe36 	bl	8000b30 <__aeabi_dcmpgt>
 800eec4:	2800      	cmp	r0, #0
 800eec6:	f040 82f7 	bne.w	800f4b8 <_dtoa_r+0xa18>
 800eeca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eecc:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800eed0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eed4:	f7f1 fe0e 	bl	8000af4 <__aeabi_dcmplt>
 800eed8:	2800      	cmp	r0, #0
 800eeda:	f040 82eb 	bne.w	800f4b4 <_dtoa_r+0xa14>
 800eede:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800eee2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800eee6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	f2c0 8151 	blt.w	800f190 <_dtoa_r+0x6f0>
 800eeee:	f1bb 0f0e 	cmp.w	fp, #14
 800eef2:	f300 814d 	bgt.w	800f190 <_dtoa_r+0x6f0>
 800eef6:	4b6b      	ldr	r3, [pc, #428]	; (800f0a4 <_dtoa_r+0x604>)
 800eef8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800eefc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef00:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ef04:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	f280 80da 	bge.w	800f0c0 <_dtoa_r+0x620>
 800ef0c:	f1b9 0f00 	cmp.w	r9, #0
 800ef10:	f300 80d6 	bgt.w	800f0c0 <_dtoa_r+0x620>
 800ef14:	f040 82cd 	bne.w	800f4b2 <_dtoa_r+0xa12>
 800ef18:	2200      	movs	r2, #0
 800ef1a:	4b67      	ldr	r3, [pc, #412]	; (800f0b8 <_dtoa_r+0x618>)
 800ef1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef20:	f7f1 fb76 	bl	8000610 <__aeabi_dmul>
 800ef24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ef28:	f7f1 fdf8 	bl	8000b1c <__aeabi_dcmpge>
 800ef2c:	464e      	mov	r6, r9
 800ef2e:	464f      	mov	r7, r9
 800ef30:	2800      	cmp	r0, #0
 800ef32:	f040 82a4 	bne.w	800f47e <_dtoa_r+0x9de>
 800ef36:	9b06      	ldr	r3, [sp, #24]
 800ef38:	9a06      	ldr	r2, [sp, #24]
 800ef3a:	1c5d      	adds	r5, r3, #1
 800ef3c:	2331      	movs	r3, #49	; 0x31
 800ef3e:	7013      	strb	r3, [r2, #0]
 800ef40:	f10b 0b01 	add.w	fp, fp, #1
 800ef44:	e29f      	b.n	800f486 <_dtoa_r+0x9e6>
 800ef46:	07f2      	lsls	r2, r6, #31
 800ef48:	d505      	bpl.n	800ef56 <_dtoa_r+0x4b6>
 800ef4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ef4e:	f7f1 fb5f 	bl	8000610 <__aeabi_dmul>
 800ef52:	3501      	adds	r5, #1
 800ef54:	2301      	movs	r3, #1
 800ef56:	1076      	asrs	r6, r6, #1
 800ef58:	3708      	adds	r7, #8
 800ef5a:	e76d      	b.n	800ee38 <_dtoa_r+0x398>
 800ef5c:	2502      	movs	r5, #2
 800ef5e:	e770      	b.n	800ee42 <_dtoa_r+0x3a2>
 800ef60:	465f      	mov	r7, fp
 800ef62:	464e      	mov	r6, r9
 800ef64:	e78f      	b.n	800ee86 <_dtoa_r+0x3e6>
 800ef66:	9a06      	ldr	r2, [sp, #24]
 800ef68:	4b4e      	ldr	r3, [pc, #312]	; (800f0a4 <_dtoa_r+0x604>)
 800ef6a:	4432      	add	r2, r6
 800ef6c:	9211      	str	r2, [sp, #68]	; 0x44
 800ef6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ef70:	1e71      	subs	r1, r6, #1
 800ef72:	2a00      	cmp	r2, #0
 800ef74:	d048      	beq.n	800f008 <_dtoa_r+0x568>
 800ef76:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800ef7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef7e:	2000      	movs	r0, #0
 800ef80:	494e      	ldr	r1, [pc, #312]	; (800f0bc <_dtoa_r+0x61c>)
 800ef82:	f7f1 fc6f 	bl	8000864 <__aeabi_ddiv>
 800ef86:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ef8a:	f7f1 f98d 	bl	80002a8 <__aeabi_dsub>
 800ef8e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ef92:	9d06      	ldr	r5, [sp, #24]
 800ef94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ef98:	f7f1 fdea 	bl	8000b70 <__aeabi_d2iz>
 800ef9c:	4606      	mov	r6, r0
 800ef9e:	f7f1 fad1 	bl	8000544 <__aeabi_i2d>
 800efa2:	4602      	mov	r2, r0
 800efa4:	460b      	mov	r3, r1
 800efa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800efaa:	f7f1 f97d 	bl	80002a8 <__aeabi_dsub>
 800efae:	3630      	adds	r6, #48	; 0x30
 800efb0:	f805 6b01 	strb.w	r6, [r5], #1
 800efb4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800efb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800efbc:	f7f1 fd9a 	bl	8000af4 <__aeabi_dcmplt>
 800efc0:	2800      	cmp	r0, #0
 800efc2:	d165      	bne.n	800f090 <_dtoa_r+0x5f0>
 800efc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800efc8:	2000      	movs	r0, #0
 800efca:	4938      	ldr	r1, [pc, #224]	; (800f0ac <_dtoa_r+0x60c>)
 800efcc:	f7f1 f96c 	bl	80002a8 <__aeabi_dsub>
 800efd0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800efd4:	f7f1 fd8e 	bl	8000af4 <__aeabi_dcmplt>
 800efd8:	2800      	cmp	r0, #0
 800efda:	f040 80b9 	bne.w	800f150 <_dtoa_r+0x6b0>
 800efde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800efe0:	429d      	cmp	r5, r3
 800efe2:	f43f af7c 	beq.w	800eede <_dtoa_r+0x43e>
 800efe6:	2200      	movs	r2, #0
 800efe8:	4b31      	ldr	r3, [pc, #196]	; (800f0b0 <_dtoa_r+0x610>)
 800efea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800efee:	f7f1 fb0f 	bl	8000610 <__aeabi_dmul>
 800eff2:	2200      	movs	r2, #0
 800eff4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800eff8:	4b2d      	ldr	r3, [pc, #180]	; (800f0b0 <_dtoa_r+0x610>)
 800effa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800effe:	f7f1 fb07 	bl	8000610 <__aeabi_dmul>
 800f002:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f006:	e7c5      	b.n	800ef94 <_dtoa_r+0x4f4>
 800f008:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800f00c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f010:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f014:	f7f1 fafc 	bl	8000610 <__aeabi_dmul>
 800f018:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f01c:	9d06      	ldr	r5, [sp, #24]
 800f01e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f022:	f7f1 fda5 	bl	8000b70 <__aeabi_d2iz>
 800f026:	4606      	mov	r6, r0
 800f028:	f7f1 fa8c 	bl	8000544 <__aeabi_i2d>
 800f02c:	3630      	adds	r6, #48	; 0x30
 800f02e:	4602      	mov	r2, r0
 800f030:	460b      	mov	r3, r1
 800f032:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f036:	f7f1 f937 	bl	80002a8 <__aeabi_dsub>
 800f03a:	f805 6b01 	strb.w	r6, [r5], #1
 800f03e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f040:	42ab      	cmp	r3, r5
 800f042:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f046:	f04f 0200 	mov.w	r2, #0
 800f04a:	d125      	bne.n	800f098 <_dtoa_r+0x5f8>
 800f04c:	4b1b      	ldr	r3, [pc, #108]	; (800f0bc <_dtoa_r+0x61c>)
 800f04e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f052:	f7f1 f92b 	bl	80002ac <__adddf3>
 800f056:	4602      	mov	r2, r0
 800f058:	460b      	mov	r3, r1
 800f05a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f05e:	f7f1 fd67 	bl	8000b30 <__aeabi_dcmpgt>
 800f062:	2800      	cmp	r0, #0
 800f064:	d174      	bne.n	800f150 <_dtoa_r+0x6b0>
 800f066:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f06a:	2000      	movs	r0, #0
 800f06c:	4913      	ldr	r1, [pc, #76]	; (800f0bc <_dtoa_r+0x61c>)
 800f06e:	f7f1 f91b 	bl	80002a8 <__aeabi_dsub>
 800f072:	4602      	mov	r2, r0
 800f074:	460b      	mov	r3, r1
 800f076:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f07a:	f7f1 fd3b 	bl	8000af4 <__aeabi_dcmplt>
 800f07e:	2800      	cmp	r0, #0
 800f080:	f43f af2d 	beq.w	800eede <_dtoa_r+0x43e>
 800f084:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f088:	2b30      	cmp	r3, #48	; 0x30
 800f08a:	f105 32ff 	add.w	r2, r5, #4294967295
 800f08e:	d001      	beq.n	800f094 <_dtoa_r+0x5f4>
 800f090:	46bb      	mov	fp, r7
 800f092:	e04c      	b.n	800f12e <_dtoa_r+0x68e>
 800f094:	4615      	mov	r5, r2
 800f096:	e7f5      	b.n	800f084 <_dtoa_r+0x5e4>
 800f098:	4b05      	ldr	r3, [pc, #20]	; (800f0b0 <_dtoa_r+0x610>)
 800f09a:	f7f1 fab9 	bl	8000610 <__aeabi_dmul>
 800f09e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f0a2:	e7bc      	b.n	800f01e <_dtoa_r+0x57e>
 800f0a4:	08012fc8 	.word	0x08012fc8
 800f0a8:	08012fa0 	.word	0x08012fa0
 800f0ac:	3ff00000 	.word	0x3ff00000
 800f0b0:	40240000 	.word	0x40240000
 800f0b4:	401c0000 	.word	0x401c0000
 800f0b8:	40140000 	.word	0x40140000
 800f0bc:	3fe00000 	.word	0x3fe00000
 800f0c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f0c4:	9d06      	ldr	r5, [sp, #24]
 800f0c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f0ca:	4630      	mov	r0, r6
 800f0cc:	4639      	mov	r1, r7
 800f0ce:	f7f1 fbc9 	bl	8000864 <__aeabi_ddiv>
 800f0d2:	f7f1 fd4d 	bl	8000b70 <__aeabi_d2iz>
 800f0d6:	4680      	mov	r8, r0
 800f0d8:	f7f1 fa34 	bl	8000544 <__aeabi_i2d>
 800f0dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f0e0:	f7f1 fa96 	bl	8000610 <__aeabi_dmul>
 800f0e4:	4602      	mov	r2, r0
 800f0e6:	460b      	mov	r3, r1
 800f0e8:	4630      	mov	r0, r6
 800f0ea:	4639      	mov	r1, r7
 800f0ec:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800f0f0:	f7f1 f8da 	bl	80002a8 <__aeabi_dsub>
 800f0f4:	f805 6b01 	strb.w	r6, [r5], #1
 800f0f8:	9e06      	ldr	r6, [sp, #24]
 800f0fa:	1bae      	subs	r6, r5, r6
 800f0fc:	45b1      	cmp	r9, r6
 800f0fe:	4602      	mov	r2, r0
 800f100:	460b      	mov	r3, r1
 800f102:	d138      	bne.n	800f176 <_dtoa_r+0x6d6>
 800f104:	f7f1 f8d2 	bl	80002ac <__adddf3>
 800f108:	4606      	mov	r6, r0
 800f10a:	460f      	mov	r7, r1
 800f10c:	4602      	mov	r2, r0
 800f10e:	460b      	mov	r3, r1
 800f110:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f114:	f7f1 fcee 	bl	8000af4 <__aeabi_dcmplt>
 800f118:	b9c8      	cbnz	r0, 800f14e <_dtoa_r+0x6ae>
 800f11a:	4632      	mov	r2, r6
 800f11c:	463b      	mov	r3, r7
 800f11e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f122:	f7f1 fcdd 	bl	8000ae0 <__aeabi_dcmpeq>
 800f126:	b110      	cbz	r0, 800f12e <_dtoa_r+0x68e>
 800f128:	f018 0f01 	tst.w	r8, #1
 800f12c:	d10f      	bne.n	800f14e <_dtoa_r+0x6ae>
 800f12e:	4651      	mov	r1, sl
 800f130:	4620      	mov	r0, r4
 800f132:	f001 fbc3 	bl	80108bc <_Bfree>
 800f136:	2300      	movs	r3, #0
 800f138:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f13a:	702b      	strb	r3, [r5, #0]
 800f13c:	f10b 0301 	add.w	r3, fp, #1
 800f140:	6013      	str	r3, [r2, #0]
 800f142:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f144:	2b00      	cmp	r3, #0
 800f146:	f43f acf0 	beq.w	800eb2a <_dtoa_r+0x8a>
 800f14a:	601d      	str	r5, [r3, #0]
 800f14c:	e4ed      	b.n	800eb2a <_dtoa_r+0x8a>
 800f14e:	465f      	mov	r7, fp
 800f150:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f154:	2a39      	cmp	r2, #57	; 0x39
 800f156:	f105 33ff 	add.w	r3, r5, #4294967295
 800f15a:	d106      	bne.n	800f16a <_dtoa_r+0x6ca>
 800f15c:	9a06      	ldr	r2, [sp, #24]
 800f15e:	429a      	cmp	r2, r3
 800f160:	d107      	bne.n	800f172 <_dtoa_r+0x6d2>
 800f162:	2330      	movs	r3, #48	; 0x30
 800f164:	7013      	strb	r3, [r2, #0]
 800f166:	3701      	adds	r7, #1
 800f168:	4613      	mov	r3, r2
 800f16a:	781a      	ldrb	r2, [r3, #0]
 800f16c:	3201      	adds	r2, #1
 800f16e:	701a      	strb	r2, [r3, #0]
 800f170:	e78e      	b.n	800f090 <_dtoa_r+0x5f0>
 800f172:	461d      	mov	r5, r3
 800f174:	e7ec      	b.n	800f150 <_dtoa_r+0x6b0>
 800f176:	2200      	movs	r2, #0
 800f178:	4bb4      	ldr	r3, [pc, #720]	; (800f44c <_dtoa_r+0x9ac>)
 800f17a:	f7f1 fa49 	bl	8000610 <__aeabi_dmul>
 800f17e:	2200      	movs	r2, #0
 800f180:	2300      	movs	r3, #0
 800f182:	4606      	mov	r6, r0
 800f184:	460f      	mov	r7, r1
 800f186:	f7f1 fcab 	bl	8000ae0 <__aeabi_dcmpeq>
 800f18a:	2800      	cmp	r0, #0
 800f18c:	d09b      	beq.n	800f0c6 <_dtoa_r+0x626>
 800f18e:	e7ce      	b.n	800f12e <_dtoa_r+0x68e>
 800f190:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f192:	2a00      	cmp	r2, #0
 800f194:	f000 8129 	beq.w	800f3ea <_dtoa_r+0x94a>
 800f198:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f19a:	2a01      	cmp	r2, #1
 800f19c:	f300 810e 	bgt.w	800f3bc <_dtoa_r+0x91c>
 800f1a0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f1a2:	2a00      	cmp	r2, #0
 800f1a4:	f000 8106 	beq.w	800f3b4 <_dtoa_r+0x914>
 800f1a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f1ac:	9e08      	ldr	r6, [sp, #32]
 800f1ae:	4645      	mov	r5, r8
 800f1b0:	9a07      	ldr	r2, [sp, #28]
 800f1b2:	2101      	movs	r1, #1
 800f1b4:	441a      	add	r2, r3
 800f1b6:	4620      	mov	r0, r4
 800f1b8:	4498      	add	r8, r3
 800f1ba:	9207      	str	r2, [sp, #28]
 800f1bc:	f001 fc5c 	bl	8010a78 <__i2b>
 800f1c0:	4607      	mov	r7, r0
 800f1c2:	2d00      	cmp	r5, #0
 800f1c4:	dd0b      	ble.n	800f1de <_dtoa_r+0x73e>
 800f1c6:	9b07      	ldr	r3, [sp, #28]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	dd08      	ble.n	800f1de <_dtoa_r+0x73e>
 800f1cc:	42ab      	cmp	r3, r5
 800f1ce:	9a07      	ldr	r2, [sp, #28]
 800f1d0:	bfa8      	it	ge
 800f1d2:	462b      	movge	r3, r5
 800f1d4:	eba8 0803 	sub.w	r8, r8, r3
 800f1d8:	1aed      	subs	r5, r5, r3
 800f1da:	1ad3      	subs	r3, r2, r3
 800f1dc:	9307      	str	r3, [sp, #28]
 800f1de:	9b08      	ldr	r3, [sp, #32]
 800f1e0:	b1fb      	cbz	r3, 800f222 <_dtoa_r+0x782>
 800f1e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	f000 8104 	beq.w	800f3f2 <_dtoa_r+0x952>
 800f1ea:	2e00      	cmp	r6, #0
 800f1ec:	dd11      	ble.n	800f212 <_dtoa_r+0x772>
 800f1ee:	4639      	mov	r1, r7
 800f1f0:	4632      	mov	r2, r6
 800f1f2:	4620      	mov	r0, r4
 800f1f4:	f001 fcd6 	bl	8010ba4 <__pow5mult>
 800f1f8:	4652      	mov	r2, sl
 800f1fa:	4601      	mov	r1, r0
 800f1fc:	4607      	mov	r7, r0
 800f1fe:	4620      	mov	r0, r4
 800f200:	f001 fc43 	bl	8010a8a <__multiply>
 800f204:	4651      	mov	r1, sl
 800f206:	900a      	str	r0, [sp, #40]	; 0x28
 800f208:	4620      	mov	r0, r4
 800f20a:	f001 fb57 	bl	80108bc <_Bfree>
 800f20e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f210:	469a      	mov	sl, r3
 800f212:	9b08      	ldr	r3, [sp, #32]
 800f214:	1b9a      	subs	r2, r3, r6
 800f216:	d004      	beq.n	800f222 <_dtoa_r+0x782>
 800f218:	4651      	mov	r1, sl
 800f21a:	4620      	mov	r0, r4
 800f21c:	f001 fcc2 	bl	8010ba4 <__pow5mult>
 800f220:	4682      	mov	sl, r0
 800f222:	2101      	movs	r1, #1
 800f224:	4620      	mov	r0, r4
 800f226:	f001 fc27 	bl	8010a78 <__i2b>
 800f22a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	4606      	mov	r6, r0
 800f230:	f340 80e1 	ble.w	800f3f6 <_dtoa_r+0x956>
 800f234:	461a      	mov	r2, r3
 800f236:	4601      	mov	r1, r0
 800f238:	4620      	mov	r0, r4
 800f23a:	f001 fcb3 	bl	8010ba4 <__pow5mult>
 800f23e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f240:	2b01      	cmp	r3, #1
 800f242:	4606      	mov	r6, r0
 800f244:	f340 80da 	ble.w	800f3fc <_dtoa_r+0x95c>
 800f248:	2300      	movs	r3, #0
 800f24a:	9308      	str	r3, [sp, #32]
 800f24c:	6933      	ldr	r3, [r6, #16]
 800f24e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f252:	6918      	ldr	r0, [r3, #16]
 800f254:	f001 fbc2 	bl	80109dc <__hi0bits>
 800f258:	f1c0 0020 	rsb	r0, r0, #32
 800f25c:	9b07      	ldr	r3, [sp, #28]
 800f25e:	4418      	add	r0, r3
 800f260:	f010 001f 	ands.w	r0, r0, #31
 800f264:	f000 80f0 	beq.w	800f448 <_dtoa_r+0x9a8>
 800f268:	f1c0 0320 	rsb	r3, r0, #32
 800f26c:	2b04      	cmp	r3, #4
 800f26e:	f340 80e2 	ble.w	800f436 <_dtoa_r+0x996>
 800f272:	9b07      	ldr	r3, [sp, #28]
 800f274:	f1c0 001c 	rsb	r0, r0, #28
 800f278:	4480      	add	r8, r0
 800f27a:	4405      	add	r5, r0
 800f27c:	4403      	add	r3, r0
 800f27e:	9307      	str	r3, [sp, #28]
 800f280:	f1b8 0f00 	cmp.w	r8, #0
 800f284:	dd05      	ble.n	800f292 <_dtoa_r+0x7f2>
 800f286:	4651      	mov	r1, sl
 800f288:	4642      	mov	r2, r8
 800f28a:	4620      	mov	r0, r4
 800f28c:	f001 fcd8 	bl	8010c40 <__lshift>
 800f290:	4682      	mov	sl, r0
 800f292:	9b07      	ldr	r3, [sp, #28]
 800f294:	2b00      	cmp	r3, #0
 800f296:	dd05      	ble.n	800f2a4 <_dtoa_r+0x804>
 800f298:	4631      	mov	r1, r6
 800f29a:	461a      	mov	r2, r3
 800f29c:	4620      	mov	r0, r4
 800f29e:	f001 fccf 	bl	8010c40 <__lshift>
 800f2a2:	4606      	mov	r6, r0
 800f2a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	f000 80d2 	beq.w	800f450 <_dtoa_r+0x9b0>
 800f2ac:	4631      	mov	r1, r6
 800f2ae:	4650      	mov	r0, sl
 800f2b0:	f001 fd17 	bl	8010ce2 <__mcmp>
 800f2b4:	2800      	cmp	r0, #0
 800f2b6:	f280 80cb 	bge.w	800f450 <_dtoa_r+0x9b0>
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	4651      	mov	r1, sl
 800f2be:	220a      	movs	r2, #10
 800f2c0:	4620      	mov	r0, r4
 800f2c2:	f001 fb12 	bl	80108ea <__multadd>
 800f2c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2c8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f2cc:	4682      	mov	sl, r0
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	f000 81aa 	beq.w	800f628 <_dtoa_r+0xb88>
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	4639      	mov	r1, r7
 800f2d8:	220a      	movs	r2, #10
 800f2da:	4620      	mov	r0, r4
 800f2dc:	f001 fb05 	bl	80108ea <__multadd>
 800f2e0:	9b04      	ldr	r3, [sp, #16]
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	4607      	mov	r7, r0
 800f2e6:	dc03      	bgt.n	800f2f0 <_dtoa_r+0x850>
 800f2e8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f2ea:	2b02      	cmp	r3, #2
 800f2ec:	f300 80b8 	bgt.w	800f460 <_dtoa_r+0x9c0>
 800f2f0:	2d00      	cmp	r5, #0
 800f2f2:	dd05      	ble.n	800f300 <_dtoa_r+0x860>
 800f2f4:	4639      	mov	r1, r7
 800f2f6:	462a      	mov	r2, r5
 800f2f8:	4620      	mov	r0, r4
 800f2fa:	f001 fca1 	bl	8010c40 <__lshift>
 800f2fe:	4607      	mov	r7, r0
 800f300:	9b08      	ldr	r3, [sp, #32]
 800f302:	2b00      	cmp	r3, #0
 800f304:	f000 8110 	beq.w	800f528 <_dtoa_r+0xa88>
 800f308:	6879      	ldr	r1, [r7, #4]
 800f30a:	4620      	mov	r0, r4
 800f30c:	f001 faa2 	bl	8010854 <_Balloc>
 800f310:	693a      	ldr	r2, [r7, #16]
 800f312:	3202      	adds	r2, #2
 800f314:	4605      	mov	r5, r0
 800f316:	0092      	lsls	r2, r2, #2
 800f318:	f107 010c 	add.w	r1, r7, #12
 800f31c:	300c      	adds	r0, #12
 800f31e:	f7fc fd7b 	bl	800be18 <memcpy>
 800f322:	2201      	movs	r2, #1
 800f324:	4629      	mov	r1, r5
 800f326:	4620      	mov	r0, r4
 800f328:	f001 fc8a 	bl	8010c40 <__lshift>
 800f32c:	9b02      	ldr	r3, [sp, #8]
 800f32e:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800f332:	9707      	str	r7, [sp, #28]
 800f334:	f003 0301 	and.w	r3, r3, #1
 800f338:	4607      	mov	r7, r0
 800f33a:	9308      	str	r3, [sp, #32]
 800f33c:	4631      	mov	r1, r6
 800f33e:	4650      	mov	r0, sl
 800f340:	f7ff fb20 	bl	800e984 <quorem>
 800f344:	9907      	ldr	r1, [sp, #28]
 800f346:	4605      	mov	r5, r0
 800f348:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800f34c:	4650      	mov	r0, sl
 800f34e:	f001 fcc8 	bl	8010ce2 <__mcmp>
 800f352:	463a      	mov	r2, r7
 800f354:	9002      	str	r0, [sp, #8]
 800f356:	4631      	mov	r1, r6
 800f358:	4620      	mov	r0, r4
 800f35a:	f001 fcdc 	bl	8010d16 <__mdiff>
 800f35e:	68c3      	ldr	r3, [r0, #12]
 800f360:	4602      	mov	r2, r0
 800f362:	2b00      	cmp	r3, #0
 800f364:	f040 80e2 	bne.w	800f52c <_dtoa_r+0xa8c>
 800f368:	4601      	mov	r1, r0
 800f36a:	9009      	str	r0, [sp, #36]	; 0x24
 800f36c:	4650      	mov	r0, sl
 800f36e:	f001 fcb8 	bl	8010ce2 <__mcmp>
 800f372:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f374:	4603      	mov	r3, r0
 800f376:	4611      	mov	r1, r2
 800f378:	4620      	mov	r0, r4
 800f37a:	9309      	str	r3, [sp, #36]	; 0x24
 800f37c:	f001 fa9e 	bl	80108bc <_Bfree>
 800f380:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f382:	2b00      	cmp	r3, #0
 800f384:	f040 80d4 	bne.w	800f530 <_dtoa_r+0xa90>
 800f388:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f38a:	2a00      	cmp	r2, #0
 800f38c:	f040 80d0 	bne.w	800f530 <_dtoa_r+0xa90>
 800f390:	9a08      	ldr	r2, [sp, #32]
 800f392:	2a00      	cmp	r2, #0
 800f394:	f040 80cc 	bne.w	800f530 <_dtoa_r+0xa90>
 800f398:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f39c:	f000 80e8 	beq.w	800f570 <_dtoa_r+0xad0>
 800f3a0:	9b02      	ldr	r3, [sp, #8]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	dd01      	ble.n	800f3aa <_dtoa_r+0x90a>
 800f3a6:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800f3aa:	f108 0501 	add.w	r5, r8, #1
 800f3ae:	f888 9000 	strb.w	r9, [r8]
 800f3b2:	e06a      	b.n	800f48a <_dtoa_r+0x9ea>
 800f3b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f3b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f3ba:	e6f7      	b.n	800f1ac <_dtoa_r+0x70c>
 800f3bc:	9b08      	ldr	r3, [sp, #32]
 800f3be:	f109 36ff 	add.w	r6, r9, #4294967295
 800f3c2:	42b3      	cmp	r3, r6
 800f3c4:	bfbf      	itttt	lt
 800f3c6:	9b08      	ldrlt	r3, [sp, #32]
 800f3c8:	9608      	strlt	r6, [sp, #32]
 800f3ca:	1af2      	sublt	r2, r6, r3
 800f3cc:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800f3ce:	bfb7      	itett	lt
 800f3d0:	189b      	addlt	r3, r3, r2
 800f3d2:	1b9e      	subge	r6, r3, r6
 800f3d4:	930c      	strlt	r3, [sp, #48]	; 0x30
 800f3d6:	2600      	movlt	r6, #0
 800f3d8:	f1b9 0f00 	cmp.w	r9, #0
 800f3dc:	bfb9      	ittee	lt
 800f3de:	eba8 0509 	sublt.w	r5, r8, r9
 800f3e2:	2300      	movlt	r3, #0
 800f3e4:	4645      	movge	r5, r8
 800f3e6:	464b      	movge	r3, r9
 800f3e8:	e6e2      	b.n	800f1b0 <_dtoa_r+0x710>
 800f3ea:	9e08      	ldr	r6, [sp, #32]
 800f3ec:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f3ee:	4645      	mov	r5, r8
 800f3f0:	e6e7      	b.n	800f1c2 <_dtoa_r+0x722>
 800f3f2:	9a08      	ldr	r2, [sp, #32]
 800f3f4:	e710      	b.n	800f218 <_dtoa_r+0x778>
 800f3f6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f3f8:	2b01      	cmp	r3, #1
 800f3fa:	dc18      	bgt.n	800f42e <_dtoa_r+0x98e>
 800f3fc:	9b02      	ldr	r3, [sp, #8]
 800f3fe:	b9b3      	cbnz	r3, 800f42e <_dtoa_r+0x98e>
 800f400:	9b03      	ldr	r3, [sp, #12]
 800f402:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f406:	b9a3      	cbnz	r3, 800f432 <_dtoa_r+0x992>
 800f408:	9b03      	ldr	r3, [sp, #12]
 800f40a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f40e:	0d1b      	lsrs	r3, r3, #20
 800f410:	051b      	lsls	r3, r3, #20
 800f412:	b12b      	cbz	r3, 800f420 <_dtoa_r+0x980>
 800f414:	9b07      	ldr	r3, [sp, #28]
 800f416:	3301      	adds	r3, #1
 800f418:	9307      	str	r3, [sp, #28]
 800f41a:	f108 0801 	add.w	r8, r8, #1
 800f41e:	2301      	movs	r3, #1
 800f420:	9308      	str	r3, [sp, #32]
 800f422:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f424:	2b00      	cmp	r3, #0
 800f426:	f47f af11 	bne.w	800f24c <_dtoa_r+0x7ac>
 800f42a:	2001      	movs	r0, #1
 800f42c:	e716      	b.n	800f25c <_dtoa_r+0x7bc>
 800f42e:	2300      	movs	r3, #0
 800f430:	e7f6      	b.n	800f420 <_dtoa_r+0x980>
 800f432:	9b02      	ldr	r3, [sp, #8]
 800f434:	e7f4      	b.n	800f420 <_dtoa_r+0x980>
 800f436:	f43f af23 	beq.w	800f280 <_dtoa_r+0x7e0>
 800f43a:	9a07      	ldr	r2, [sp, #28]
 800f43c:	331c      	adds	r3, #28
 800f43e:	441a      	add	r2, r3
 800f440:	4498      	add	r8, r3
 800f442:	441d      	add	r5, r3
 800f444:	4613      	mov	r3, r2
 800f446:	e71a      	b.n	800f27e <_dtoa_r+0x7de>
 800f448:	4603      	mov	r3, r0
 800f44a:	e7f6      	b.n	800f43a <_dtoa_r+0x99a>
 800f44c:	40240000 	.word	0x40240000
 800f450:	f1b9 0f00 	cmp.w	r9, #0
 800f454:	dc33      	bgt.n	800f4be <_dtoa_r+0xa1e>
 800f456:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f458:	2b02      	cmp	r3, #2
 800f45a:	dd30      	ble.n	800f4be <_dtoa_r+0xa1e>
 800f45c:	f8cd 9010 	str.w	r9, [sp, #16]
 800f460:	9b04      	ldr	r3, [sp, #16]
 800f462:	b963      	cbnz	r3, 800f47e <_dtoa_r+0x9de>
 800f464:	4631      	mov	r1, r6
 800f466:	2205      	movs	r2, #5
 800f468:	4620      	mov	r0, r4
 800f46a:	f001 fa3e 	bl	80108ea <__multadd>
 800f46e:	4601      	mov	r1, r0
 800f470:	4606      	mov	r6, r0
 800f472:	4650      	mov	r0, sl
 800f474:	f001 fc35 	bl	8010ce2 <__mcmp>
 800f478:	2800      	cmp	r0, #0
 800f47a:	f73f ad5c 	bgt.w	800ef36 <_dtoa_r+0x496>
 800f47e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f480:	9d06      	ldr	r5, [sp, #24]
 800f482:	ea6f 0b03 	mvn.w	fp, r3
 800f486:	2300      	movs	r3, #0
 800f488:	9307      	str	r3, [sp, #28]
 800f48a:	4631      	mov	r1, r6
 800f48c:	4620      	mov	r0, r4
 800f48e:	f001 fa15 	bl	80108bc <_Bfree>
 800f492:	2f00      	cmp	r7, #0
 800f494:	f43f ae4b 	beq.w	800f12e <_dtoa_r+0x68e>
 800f498:	9b07      	ldr	r3, [sp, #28]
 800f49a:	b12b      	cbz	r3, 800f4a8 <_dtoa_r+0xa08>
 800f49c:	42bb      	cmp	r3, r7
 800f49e:	d003      	beq.n	800f4a8 <_dtoa_r+0xa08>
 800f4a0:	4619      	mov	r1, r3
 800f4a2:	4620      	mov	r0, r4
 800f4a4:	f001 fa0a 	bl	80108bc <_Bfree>
 800f4a8:	4639      	mov	r1, r7
 800f4aa:	4620      	mov	r0, r4
 800f4ac:	f001 fa06 	bl	80108bc <_Bfree>
 800f4b0:	e63d      	b.n	800f12e <_dtoa_r+0x68e>
 800f4b2:	2600      	movs	r6, #0
 800f4b4:	4637      	mov	r7, r6
 800f4b6:	e7e2      	b.n	800f47e <_dtoa_r+0x9de>
 800f4b8:	46bb      	mov	fp, r7
 800f4ba:	4637      	mov	r7, r6
 800f4bc:	e53b      	b.n	800ef36 <_dtoa_r+0x496>
 800f4be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4c0:	f8cd 9010 	str.w	r9, [sp, #16]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	f47f af13 	bne.w	800f2f0 <_dtoa_r+0x850>
 800f4ca:	9d06      	ldr	r5, [sp, #24]
 800f4cc:	4631      	mov	r1, r6
 800f4ce:	4650      	mov	r0, sl
 800f4d0:	f7ff fa58 	bl	800e984 <quorem>
 800f4d4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800f4d8:	f805 9b01 	strb.w	r9, [r5], #1
 800f4dc:	9b06      	ldr	r3, [sp, #24]
 800f4de:	9a04      	ldr	r2, [sp, #16]
 800f4e0:	1aeb      	subs	r3, r5, r3
 800f4e2:	429a      	cmp	r2, r3
 800f4e4:	f300 8083 	bgt.w	800f5ee <_dtoa_r+0xb4e>
 800f4e8:	9b06      	ldr	r3, [sp, #24]
 800f4ea:	2a01      	cmp	r2, #1
 800f4ec:	bfac      	ite	ge
 800f4ee:	189b      	addge	r3, r3, r2
 800f4f0:	3301      	addlt	r3, #1
 800f4f2:	4698      	mov	r8, r3
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	9307      	str	r3, [sp, #28]
 800f4f8:	4651      	mov	r1, sl
 800f4fa:	2201      	movs	r2, #1
 800f4fc:	4620      	mov	r0, r4
 800f4fe:	f001 fb9f 	bl	8010c40 <__lshift>
 800f502:	4631      	mov	r1, r6
 800f504:	4682      	mov	sl, r0
 800f506:	f001 fbec 	bl	8010ce2 <__mcmp>
 800f50a:	2800      	cmp	r0, #0
 800f50c:	dc35      	bgt.n	800f57a <_dtoa_r+0xada>
 800f50e:	d102      	bne.n	800f516 <_dtoa_r+0xa76>
 800f510:	f019 0f01 	tst.w	r9, #1
 800f514:	d131      	bne.n	800f57a <_dtoa_r+0xada>
 800f516:	4645      	mov	r5, r8
 800f518:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f51c:	2b30      	cmp	r3, #48	; 0x30
 800f51e:	f105 32ff 	add.w	r2, r5, #4294967295
 800f522:	d1b2      	bne.n	800f48a <_dtoa_r+0x9ea>
 800f524:	4615      	mov	r5, r2
 800f526:	e7f7      	b.n	800f518 <_dtoa_r+0xa78>
 800f528:	4638      	mov	r0, r7
 800f52a:	e6ff      	b.n	800f32c <_dtoa_r+0x88c>
 800f52c:	2301      	movs	r3, #1
 800f52e:	e722      	b.n	800f376 <_dtoa_r+0x8d6>
 800f530:	9a02      	ldr	r2, [sp, #8]
 800f532:	2a00      	cmp	r2, #0
 800f534:	db04      	blt.n	800f540 <_dtoa_r+0xaa0>
 800f536:	d129      	bne.n	800f58c <_dtoa_r+0xaec>
 800f538:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f53a:	bb3a      	cbnz	r2, 800f58c <_dtoa_r+0xaec>
 800f53c:	9a08      	ldr	r2, [sp, #32]
 800f53e:	bb2a      	cbnz	r2, 800f58c <_dtoa_r+0xaec>
 800f540:	2b00      	cmp	r3, #0
 800f542:	f77f af32 	ble.w	800f3aa <_dtoa_r+0x90a>
 800f546:	4651      	mov	r1, sl
 800f548:	2201      	movs	r2, #1
 800f54a:	4620      	mov	r0, r4
 800f54c:	f001 fb78 	bl	8010c40 <__lshift>
 800f550:	4631      	mov	r1, r6
 800f552:	4682      	mov	sl, r0
 800f554:	f001 fbc5 	bl	8010ce2 <__mcmp>
 800f558:	2800      	cmp	r0, #0
 800f55a:	dc05      	bgt.n	800f568 <_dtoa_r+0xac8>
 800f55c:	f47f af25 	bne.w	800f3aa <_dtoa_r+0x90a>
 800f560:	f019 0f01 	tst.w	r9, #1
 800f564:	f43f af21 	beq.w	800f3aa <_dtoa_r+0x90a>
 800f568:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f56c:	f47f af1b 	bne.w	800f3a6 <_dtoa_r+0x906>
 800f570:	2339      	movs	r3, #57	; 0x39
 800f572:	f888 3000 	strb.w	r3, [r8]
 800f576:	f108 0801 	add.w	r8, r8, #1
 800f57a:	4645      	mov	r5, r8
 800f57c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f580:	2b39      	cmp	r3, #57	; 0x39
 800f582:	f105 32ff 	add.w	r2, r5, #4294967295
 800f586:	d03a      	beq.n	800f5fe <_dtoa_r+0xb5e>
 800f588:	3301      	adds	r3, #1
 800f58a:	e03f      	b.n	800f60c <_dtoa_r+0xb6c>
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	f108 0501 	add.w	r5, r8, #1
 800f592:	dd05      	ble.n	800f5a0 <_dtoa_r+0xb00>
 800f594:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f598:	d0ea      	beq.n	800f570 <_dtoa_r+0xad0>
 800f59a:	f109 0901 	add.w	r9, r9, #1
 800f59e:	e706      	b.n	800f3ae <_dtoa_r+0x90e>
 800f5a0:	9b06      	ldr	r3, [sp, #24]
 800f5a2:	9a04      	ldr	r2, [sp, #16]
 800f5a4:	f805 9c01 	strb.w	r9, [r5, #-1]
 800f5a8:	1aeb      	subs	r3, r5, r3
 800f5aa:	4293      	cmp	r3, r2
 800f5ac:	46a8      	mov	r8, r5
 800f5ae:	d0a3      	beq.n	800f4f8 <_dtoa_r+0xa58>
 800f5b0:	4651      	mov	r1, sl
 800f5b2:	2300      	movs	r3, #0
 800f5b4:	220a      	movs	r2, #10
 800f5b6:	4620      	mov	r0, r4
 800f5b8:	f001 f997 	bl	80108ea <__multadd>
 800f5bc:	9b07      	ldr	r3, [sp, #28]
 800f5be:	9907      	ldr	r1, [sp, #28]
 800f5c0:	42bb      	cmp	r3, r7
 800f5c2:	4682      	mov	sl, r0
 800f5c4:	f04f 0300 	mov.w	r3, #0
 800f5c8:	f04f 020a 	mov.w	r2, #10
 800f5cc:	4620      	mov	r0, r4
 800f5ce:	d104      	bne.n	800f5da <_dtoa_r+0xb3a>
 800f5d0:	f001 f98b 	bl	80108ea <__multadd>
 800f5d4:	9007      	str	r0, [sp, #28]
 800f5d6:	4607      	mov	r7, r0
 800f5d8:	e6b0      	b.n	800f33c <_dtoa_r+0x89c>
 800f5da:	f001 f986 	bl	80108ea <__multadd>
 800f5de:	2300      	movs	r3, #0
 800f5e0:	9007      	str	r0, [sp, #28]
 800f5e2:	220a      	movs	r2, #10
 800f5e4:	4639      	mov	r1, r7
 800f5e6:	4620      	mov	r0, r4
 800f5e8:	f001 f97f 	bl	80108ea <__multadd>
 800f5ec:	e7f3      	b.n	800f5d6 <_dtoa_r+0xb36>
 800f5ee:	4651      	mov	r1, sl
 800f5f0:	2300      	movs	r3, #0
 800f5f2:	220a      	movs	r2, #10
 800f5f4:	4620      	mov	r0, r4
 800f5f6:	f001 f978 	bl	80108ea <__multadd>
 800f5fa:	4682      	mov	sl, r0
 800f5fc:	e766      	b.n	800f4cc <_dtoa_r+0xa2c>
 800f5fe:	9b06      	ldr	r3, [sp, #24]
 800f600:	4293      	cmp	r3, r2
 800f602:	d105      	bne.n	800f610 <_dtoa_r+0xb70>
 800f604:	9a06      	ldr	r2, [sp, #24]
 800f606:	f10b 0b01 	add.w	fp, fp, #1
 800f60a:	2331      	movs	r3, #49	; 0x31
 800f60c:	7013      	strb	r3, [r2, #0]
 800f60e:	e73c      	b.n	800f48a <_dtoa_r+0x9ea>
 800f610:	4615      	mov	r5, r2
 800f612:	e7b3      	b.n	800f57c <_dtoa_r+0xadc>
 800f614:	4b09      	ldr	r3, [pc, #36]	; (800f63c <_dtoa_r+0xb9c>)
 800f616:	f7ff baa5 	b.w	800eb64 <_dtoa_r+0xc4>
 800f61a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f61c:	2b00      	cmp	r3, #0
 800f61e:	f47f aa7f 	bne.w	800eb20 <_dtoa_r+0x80>
 800f622:	4b07      	ldr	r3, [pc, #28]	; (800f640 <_dtoa_r+0xba0>)
 800f624:	f7ff ba9e 	b.w	800eb64 <_dtoa_r+0xc4>
 800f628:	9b04      	ldr	r3, [sp, #16]
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	f73f af4d 	bgt.w	800f4ca <_dtoa_r+0xa2a>
 800f630:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f632:	2b02      	cmp	r3, #2
 800f634:	f77f af49 	ble.w	800f4ca <_dtoa_r+0xa2a>
 800f638:	e712      	b.n	800f460 <_dtoa_r+0x9c0>
 800f63a:	bf00      	nop
 800f63c:	08012efe 	.word	0x08012efe
 800f640:	08012f20 	.word	0x08012f20

0800f644 <__sflush_r>:
 800f644:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f648:	b293      	uxth	r3, r2
 800f64a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f64e:	4605      	mov	r5, r0
 800f650:	0718      	lsls	r0, r3, #28
 800f652:	460c      	mov	r4, r1
 800f654:	d461      	bmi.n	800f71a <__sflush_r+0xd6>
 800f656:	684b      	ldr	r3, [r1, #4]
 800f658:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	818a      	strh	r2, [r1, #12]
 800f660:	dc05      	bgt.n	800f66e <__sflush_r+0x2a>
 800f662:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f664:	2b00      	cmp	r3, #0
 800f666:	dc02      	bgt.n	800f66e <__sflush_r+0x2a>
 800f668:	2000      	movs	r0, #0
 800f66a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f66e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f670:	2e00      	cmp	r6, #0
 800f672:	d0f9      	beq.n	800f668 <__sflush_r+0x24>
 800f674:	2300      	movs	r3, #0
 800f676:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f67a:	682f      	ldr	r7, [r5, #0]
 800f67c:	602b      	str	r3, [r5, #0]
 800f67e:	d037      	beq.n	800f6f0 <__sflush_r+0xac>
 800f680:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f682:	89a3      	ldrh	r3, [r4, #12]
 800f684:	075a      	lsls	r2, r3, #29
 800f686:	d505      	bpl.n	800f694 <__sflush_r+0x50>
 800f688:	6863      	ldr	r3, [r4, #4]
 800f68a:	1ac0      	subs	r0, r0, r3
 800f68c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f68e:	b10b      	cbz	r3, 800f694 <__sflush_r+0x50>
 800f690:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f692:	1ac0      	subs	r0, r0, r3
 800f694:	2300      	movs	r3, #0
 800f696:	4602      	mov	r2, r0
 800f698:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f69a:	6a21      	ldr	r1, [r4, #32]
 800f69c:	4628      	mov	r0, r5
 800f69e:	47b0      	blx	r6
 800f6a0:	1c43      	adds	r3, r0, #1
 800f6a2:	89a3      	ldrh	r3, [r4, #12]
 800f6a4:	d106      	bne.n	800f6b4 <__sflush_r+0x70>
 800f6a6:	6829      	ldr	r1, [r5, #0]
 800f6a8:	291d      	cmp	r1, #29
 800f6aa:	d84f      	bhi.n	800f74c <__sflush_r+0x108>
 800f6ac:	4a2d      	ldr	r2, [pc, #180]	; (800f764 <__sflush_r+0x120>)
 800f6ae:	40ca      	lsrs	r2, r1
 800f6b0:	07d6      	lsls	r6, r2, #31
 800f6b2:	d54b      	bpl.n	800f74c <__sflush_r+0x108>
 800f6b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f6b8:	b21b      	sxth	r3, r3
 800f6ba:	2200      	movs	r2, #0
 800f6bc:	6062      	str	r2, [r4, #4]
 800f6be:	04d9      	lsls	r1, r3, #19
 800f6c0:	6922      	ldr	r2, [r4, #16]
 800f6c2:	81a3      	strh	r3, [r4, #12]
 800f6c4:	6022      	str	r2, [r4, #0]
 800f6c6:	d504      	bpl.n	800f6d2 <__sflush_r+0x8e>
 800f6c8:	1c42      	adds	r2, r0, #1
 800f6ca:	d101      	bne.n	800f6d0 <__sflush_r+0x8c>
 800f6cc:	682b      	ldr	r3, [r5, #0]
 800f6ce:	b903      	cbnz	r3, 800f6d2 <__sflush_r+0x8e>
 800f6d0:	6560      	str	r0, [r4, #84]	; 0x54
 800f6d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f6d4:	602f      	str	r7, [r5, #0]
 800f6d6:	2900      	cmp	r1, #0
 800f6d8:	d0c6      	beq.n	800f668 <__sflush_r+0x24>
 800f6da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f6de:	4299      	cmp	r1, r3
 800f6e0:	d002      	beq.n	800f6e8 <__sflush_r+0xa4>
 800f6e2:	4628      	mov	r0, r5
 800f6e4:	f000 f9aa 	bl	800fa3c <_free_r>
 800f6e8:	2000      	movs	r0, #0
 800f6ea:	6360      	str	r0, [r4, #52]	; 0x34
 800f6ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6f0:	6a21      	ldr	r1, [r4, #32]
 800f6f2:	2301      	movs	r3, #1
 800f6f4:	4628      	mov	r0, r5
 800f6f6:	47b0      	blx	r6
 800f6f8:	1c41      	adds	r1, r0, #1
 800f6fa:	d1c2      	bne.n	800f682 <__sflush_r+0x3e>
 800f6fc:	682b      	ldr	r3, [r5, #0]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d0bf      	beq.n	800f682 <__sflush_r+0x3e>
 800f702:	2b1d      	cmp	r3, #29
 800f704:	d001      	beq.n	800f70a <__sflush_r+0xc6>
 800f706:	2b16      	cmp	r3, #22
 800f708:	d101      	bne.n	800f70e <__sflush_r+0xca>
 800f70a:	602f      	str	r7, [r5, #0]
 800f70c:	e7ac      	b.n	800f668 <__sflush_r+0x24>
 800f70e:	89a3      	ldrh	r3, [r4, #12]
 800f710:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f714:	81a3      	strh	r3, [r4, #12]
 800f716:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f71a:	690f      	ldr	r7, [r1, #16]
 800f71c:	2f00      	cmp	r7, #0
 800f71e:	d0a3      	beq.n	800f668 <__sflush_r+0x24>
 800f720:	079b      	lsls	r3, r3, #30
 800f722:	680e      	ldr	r6, [r1, #0]
 800f724:	bf08      	it	eq
 800f726:	694b      	ldreq	r3, [r1, #20]
 800f728:	600f      	str	r7, [r1, #0]
 800f72a:	bf18      	it	ne
 800f72c:	2300      	movne	r3, #0
 800f72e:	eba6 0807 	sub.w	r8, r6, r7
 800f732:	608b      	str	r3, [r1, #8]
 800f734:	f1b8 0f00 	cmp.w	r8, #0
 800f738:	dd96      	ble.n	800f668 <__sflush_r+0x24>
 800f73a:	4643      	mov	r3, r8
 800f73c:	463a      	mov	r2, r7
 800f73e:	6a21      	ldr	r1, [r4, #32]
 800f740:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f742:	4628      	mov	r0, r5
 800f744:	47b0      	blx	r6
 800f746:	2800      	cmp	r0, #0
 800f748:	dc07      	bgt.n	800f75a <__sflush_r+0x116>
 800f74a:	89a3      	ldrh	r3, [r4, #12]
 800f74c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f750:	81a3      	strh	r3, [r4, #12]
 800f752:	f04f 30ff 	mov.w	r0, #4294967295
 800f756:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f75a:	4407      	add	r7, r0
 800f75c:	eba8 0800 	sub.w	r8, r8, r0
 800f760:	e7e8      	b.n	800f734 <__sflush_r+0xf0>
 800f762:	bf00      	nop
 800f764:	20400001 	.word	0x20400001

0800f768 <_fflush_r>:
 800f768:	b538      	push	{r3, r4, r5, lr}
 800f76a:	690b      	ldr	r3, [r1, #16]
 800f76c:	4605      	mov	r5, r0
 800f76e:	460c      	mov	r4, r1
 800f770:	b913      	cbnz	r3, 800f778 <_fflush_r+0x10>
 800f772:	2500      	movs	r5, #0
 800f774:	4628      	mov	r0, r5
 800f776:	bd38      	pop	{r3, r4, r5, pc}
 800f778:	b118      	cbz	r0, 800f782 <_fflush_r+0x1a>
 800f77a:	6983      	ldr	r3, [r0, #24]
 800f77c:	b90b      	cbnz	r3, 800f782 <_fflush_r+0x1a>
 800f77e:	f000 f887 	bl	800f890 <__sinit>
 800f782:	4b14      	ldr	r3, [pc, #80]	; (800f7d4 <_fflush_r+0x6c>)
 800f784:	429c      	cmp	r4, r3
 800f786:	d11b      	bne.n	800f7c0 <_fflush_r+0x58>
 800f788:	686c      	ldr	r4, [r5, #4]
 800f78a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d0ef      	beq.n	800f772 <_fflush_r+0xa>
 800f792:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f794:	07d0      	lsls	r0, r2, #31
 800f796:	d404      	bmi.n	800f7a2 <_fflush_r+0x3a>
 800f798:	0599      	lsls	r1, r3, #22
 800f79a:	d402      	bmi.n	800f7a2 <_fflush_r+0x3a>
 800f79c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f79e:	f000 ffbe 	bl	801071e <__retarget_lock_acquire_recursive>
 800f7a2:	4628      	mov	r0, r5
 800f7a4:	4621      	mov	r1, r4
 800f7a6:	f7ff ff4d 	bl	800f644 <__sflush_r>
 800f7aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f7ac:	07da      	lsls	r2, r3, #31
 800f7ae:	4605      	mov	r5, r0
 800f7b0:	d4e0      	bmi.n	800f774 <_fflush_r+0xc>
 800f7b2:	89a3      	ldrh	r3, [r4, #12]
 800f7b4:	059b      	lsls	r3, r3, #22
 800f7b6:	d4dd      	bmi.n	800f774 <_fflush_r+0xc>
 800f7b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f7ba:	f000 ffb2 	bl	8010722 <__retarget_lock_release_recursive>
 800f7be:	e7d9      	b.n	800f774 <_fflush_r+0xc>
 800f7c0:	4b05      	ldr	r3, [pc, #20]	; (800f7d8 <_fflush_r+0x70>)
 800f7c2:	429c      	cmp	r4, r3
 800f7c4:	d101      	bne.n	800f7ca <_fflush_r+0x62>
 800f7c6:	68ac      	ldr	r4, [r5, #8]
 800f7c8:	e7df      	b.n	800f78a <_fflush_r+0x22>
 800f7ca:	4b04      	ldr	r3, [pc, #16]	; (800f7dc <_fflush_r+0x74>)
 800f7cc:	429c      	cmp	r4, r3
 800f7ce:	bf08      	it	eq
 800f7d0:	68ec      	ldreq	r4, [r5, #12]
 800f7d2:	e7da      	b.n	800f78a <_fflush_r+0x22>
 800f7d4:	08012f50 	.word	0x08012f50
 800f7d8:	08012f70 	.word	0x08012f70
 800f7dc:	08012f30 	.word	0x08012f30

0800f7e0 <_cleanup_r>:
 800f7e0:	4901      	ldr	r1, [pc, #4]	; (800f7e8 <_cleanup_r+0x8>)
 800f7e2:	f000 bb35 	b.w	800fe50 <_fwalk_reent>
 800f7e6:	bf00      	nop
 800f7e8:	08011f75 	.word	0x08011f75

0800f7ec <std.isra.0>:
 800f7ec:	2300      	movs	r3, #0
 800f7ee:	b510      	push	{r4, lr}
 800f7f0:	4604      	mov	r4, r0
 800f7f2:	6003      	str	r3, [r0, #0]
 800f7f4:	6043      	str	r3, [r0, #4]
 800f7f6:	6083      	str	r3, [r0, #8]
 800f7f8:	8181      	strh	r1, [r0, #12]
 800f7fa:	6643      	str	r3, [r0, #100]	; 0x64
 800f7fc:	81c2      	strh	r2, [r0, #14]
 800f7fe:	6103      	str	r3, [r0, #16]
 800f800:	6143      	str	r3, [r0, #20]
 800f802:	6183      	str	r3, [r0, #24]
 800f804:	4619      	mov	r1, r3
 800f806:	2208      	movs	r2, #8
 800f808:	305c      	adds	r0, #92	; 0x5c
 800f80a:	f7fc fb10 	bl	800be2e <memset>
 800f80e:	4b05      	ldr	r3, [pc, #20]	; (800f824 <std.isra.0+0x38>)
 800f810:	6263      	str	r3, [r4, #36]	; 0x24
 800f812:	4b05      	ldr	r3, [pc, #20]	; (800f828 <std.isra.0+0x3c>)
 800f814:	62a3      	str	r3, [r4, #40]	; 0x28
 800f816:	4b05      	ldr	r3, [pc, #20]	; (800f82c <std.isra.0+0x40>)
 800f818:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f81a:	4b05      	ldr	r3, [pc, #20]	; (800f830 <std.isra.0+0x44>)
 800f81c:	6224      	str	r4, [r4, #32]
 800f81e:	6323      	str	r3, [r4, #48]	; 0x30
 800f820:	bd10      	pop	{r4, pc}
 800f822:	bf00      	nop
 800f824:	08011379 	.word	0x08011379
 800f828:	0801139f 	.word	0x0801139f
 800f82c:	080113d7 	.word	0x080113d7
 800f830:	080113fb 	.word	0x080113fb

0800f834 <__sfmoreglue>:
 800f834:	b570      	push	{r4, r5, r6, lr}
 800f836:	1e4a      	subs	r2, r1, #1
 800f838:	2568      	movs	r5, #104	; 0x68
 800f83a:	4355      	muls	r5, r2
 800f83c:	460e      	mov	r6, r1
 800f83e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f842:	f7fc f8db 	bl	800b9fc <_malloc_r>
 800f846:	4604      	mov	r4, r0
 800f848:	b140      	cbz	r0, 800f85c <__sfmoreglue+0x28>
 800f84a:	2100      	movs	r1, #0
 800f84c:	e880 0042 	stmia.w	r0, {r1, r6}
 800f850:	300c      	adds	r0, #12
 800f852:	60a0      	str	r0, [r4, #8]
 800f854:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f858:	f7fc fae9 	bl	800be2e <memset>
 800f85c:	4620      	mov	r0, r4
 800f85e:	bd70      	pop	{r4, r5, r6, pc}

0800f860 <__sfp_lock_acquire>:
 800f860:	4801      	ldr	r0, [pc, #4]	; (800f868 <__sfp_lock_acquire+0x8>)
 800f862:	f000 bf5c 	b.w	801071e <__retarget_lock_acquire_recursive>
 800f866:	bf00      	nop
 800f868:	2000248c 	.word	0x2000248c

0800f86c <__sfp_lock_release>:
 800f86c:	4801      	ldr	r0, [pc, #4]	; (800f874 <__sfp_lock_release+0x8>)
 800f86e:	f000 bf58 	b.w	8010722 <__retarget_lock_release_recursive>
 800f872:	bf00      	nop
 800f874:	2000248c 	.word	0x2000248c

0800f878 <__sinit_lock_acquire>:
 800f878:	4801      	ldr	r0, [pc, #4]	; (800f880 <__sinit_lock_acquire+0x8>)
 800f87a:	f000 bf50 	b.w	801071e <__retarget_lock_acquire_recursive>
 800f87e:	bf00      	nop
 800f880:	20002487 	.word	0x20002487

0800f884 <__sinit_lock_release>:
 800f884:	4801      	ldr	r0, [pc, #4]	; (800f88c <__sinit_lock_release+0x8>)
 800f886:	f000 bf4c 	b.w	8010722 <__retarget_lock_release_recursive>
 800f88a:	bf00      	nop
 800f88c:	20002487 	.word	0x20002487

0800f890 <__sinit>:
 800f890:	b510      	push	{r4, lr}
 800f892:	4604      	mov	r4, r0
 800f894:	f7ff fff0 	bl	800f878 <__sinit_lock_acquire>
 800f898:	69a3      	ldr	r3, [r4, #24]
 800f89a:	b11b      	cbz	r3, 800f8a4 <__sinit+0x14>
 800f89c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f8a0:	f7ff bff0 	b.w	800f884 <__sinit_lock_release>
 800f8a4:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800f8a8:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 800f8ac:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800f8b0:	4b12      	ldr	r3, [pc, #72]	; (800f8fc <__sinit+0x6c>)
 800f8b2:	4a13      	ldr	r2, [pc, #76]	; (800f900 <__sinit+0x70>)
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	62a2      	str	r2, [r4, #40]	; 0x28
 800f8b8:	429c      	cmp	r4, r3
 800f8ba:	bf04      	itt	eq
 800f8bc:	2301      	moveq	r3, #1
 800f8be:	61a3      	streq	r3, [r4, #24]
 800f8c0:	4620      	mov	r0, r4
 800f8c2:	f000 f81f 	bl	800f904 <__sfp>
 800f8c6:	6060      	str	r0, [r4, #4]
 800f8c8:	4620      	mov	r0, r4
 800f8ca:	f000 f81b 	bl	800f904 <__sfp>
 800f8ce:	60a0      	str	r0, [r4, #8]
 800f8d0:	4620      	mov	r0, r4
 800f8d2:	f000 f817 	bl	800f904 <__sfp>
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	60e0      	str	r0, [r4, #12]
 800f8da:	2104      	movs	r1, #4
 800f8dc:	6860      	ldr	r0, [r4, #4]
 800f8de:	f7ff ff85 	bl	800f7ec <std.isra.0>
 800f8e2:	2201      	movs	r2, #1
 800f8e4:	2109      	movs	r1, #9
 800f8e6:	68a0      	ldr	r0, [r4, #8]
 800f8e8:	f7ff ff80 	bl	800f7ec <std.isra.0>
 800f8ec:	2202      	movs	r2, #2
 800f8ee:	2112      	movs	r1, #18
 800f8f0:	68e0      	ldr	r0, [r4, #12]
 800f8f2:	f7ff ff7b 	bl	800f7ec <std.isra.0>
 800f8f6:	2301      	movs	r3, #1
 800f8f8:	61a3      	str	r3, [r4, #24]
 800f8fa:	e7cf      	b.n	800f89c <__sinit+0xc>
 800f8fc:	08012d74 	.word	0x08012d74
 800f900:	0800f7e1 	.word	0x0800f7e1

0800f904 <__sfp>:
 800f904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f906:	4607      	mov	r7, r0
 800f908:	f7ff ffaa 	bl	800f860 <__sfp_lock_acquire>
 800f90c:	4b1f      	ldr	r3, [pc, #124]	; (800f98c <__sfp+0x88>)
 800f90e:	681e      	ldr	r6, [r3, #0]
 800f910:	69b3      	ldr	r3, [r6, #24]
 800f912:	b913      	cbnz	r3, 800f91a <__sfp+0x16>
 800f914:	4630      	mov	r0, r6
 800f916:	f7ff ffbb 	bl	800f890 <__sinit>
 800f91a:	36d8      	adds	r6, #216	; 0xd8
 800f91c:	68b4      	ldr	r4, [r6, #8]
 800f91e:	6873      	ldr	r3, [r6, #4]
 800f920:	3b01      	subs	r3, #1
 800f922:	d503      	bpl.n	800f92c <__sfp+0x28>
 800f924:	6833      	ldr	r3, [r6, #0]
 800f926:	b133      	cbz	r3, 800f936 <__sfp+0x32>
 800f928:	6836      	ldr	r6, [r6, #0]
 800f92a:	e7f7      	b.n	800f91c <__sfp+0x18>
 800f92c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f930:	b17d      	cbz	r5, 800f952 <__sfp+0x4e>
 800f932:	3468      	adds	r4, #104	; 0x68
 800f934:	e7f4      	b.n	800f920 <__sfp+0x1c>
 800f936:	2104      	movs	r1, #4
 800f938:	4638      	mov	r0, r7
 800f93a:	f7ff ff7b 	bl	800f834 <__sfmoreglue>
 800f93e:	4604      	mov	r4, r0
 800f940:	6030      	str	r0, [r6, #0]
 800f942:	2800      	cmp	r0, #0
 800f944:	d1f0      	bne.n	800f928 <__sfp+0x24>
 800f946:	f7ff ff91 	bl	800f86c <__sfp_lock_release>
 800f94a:	230c      	movs	r3, #12
 800f94c:	603b      	str	r3, [r7, #0]
 800f94e:	4620      	mov	r0, r4
 800f950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f952:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f956:	81e3      	strh	r3, [r4, #14]
 800f958:	2301      	movs	r3, #1
 800f95a:	81a3      	strh	r3, [r4, #12]
 800f95c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f960:	6665      	str	r5, [r4, #100]	; 0x64
 800f962:	f000 fed9 	bl	8010718 <__retarget_lock_init_recursive>
 800f966:	f7ff ff81 	bl	800f86c <__sfp_lock_release>
 800f96a:	6025      	str	r5, [r4, #0]
 800f96c:	60a5      	str	r5, [r4, #8]
 800f96e:	6065      	str	r5, [r4, #4]
 800f970:	6125      	str	r5, [r4, #16]
 800f972:	6165      	str	r5, [r4, #20]
 800f974:	61a5      	str	r5, [r4, #24]
 800f976:	2208      	movs	r2, #8
 800f978:	4629      	mov	r1, r5
 800f97a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f97e:	f7fc fa56 	bl	800be2e <memset>
 800f982:	6365      	str	r5, [r4, #52]	; 0x34
 800f984:	63a5      	str	r5, [r4, #56]	; 0x38
 800f986:	64a5      	str	r5, [r4, #72]	; 0x48
 800f988:	64e5      	str	r5, [r4, #76]	; 0x4c
 800f98a:	e7e0      	b.n	800f94e <__sfp+0x4a>
 800f98c:	08012d74 	.word	0x08012d74

0800f990 <_malloc_trim_r>:
 800f990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f994:	4f25      	ldr	r7, [pc, #148]	; (800fa2c <_malloc_trim_r+0x9c>)
 800f996:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800fa38 <_malloc_trim_r+0xa8>
 800f99a:	4689      	mov	r9, r1
 800f99c:	4606      	mov	r6, r0
 800f99e:	f7fc fcab 	bl	800c2f8 <__malloc_lock>
 800f9a2:	68bb      	ldr	r3, [r7, #8]
 800f9a4:	685d      	ldr	r5, [r3, #4]
 800f9a6:	f1a8 0411 	sub.w	r4, r8, #17
 800f9aa:	f025 0503 	bic.w	r5, r5, #3
 800f9ae:	eba4 0409 	sub.w	r4, r4, r9
 800f9b2:	442c      	add	r4, r5
 800f9b4:	fbb4 f4f8 	udiv	r4, r4, r8
 800f9b8:	3c01      	subs	r4, #1
 800f9ba:	fb08 f404 	mul.w	r4, r8, r4
 800f9be:	4544      	cmp	r4, r8
 800f9c0:	da05      	bge.n	800f9ce <_malloc_trim_r+0x3e>
 800f9c2:	4630      	mov	r0, r6
 800f9c4:	f7fc fc9e 	bl	800c304 <__malloc_unlock>
 800f9c8:	2000      	movs	r0, #0
 800f9ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9ce:	2100      	movs	r1, #0
 800f9d0:	4630      	mov	r0, r6
 800f9d2:	f7fc fd1d 	bl	800c410 <_sbrk_r>
 800f9d6:	68bb      	ldr	r3, [r7, #8]
 800f9d8:	442b      	add	r3, r5
 800f9da:	4298      	cmp	r0, r3
 800f9dc:	d1f1      	bne.n	800f9c2 <_malloc_trim_r+0x32>
 800f9de:	4261      	negs	r1, r4
 800f9e0:	4630      	mov	r0, r6
 800f9e2:	f7fc fd15 	bl	800c410 <_sbrk_r>
 800f9e6:	3001      	adds	r0, #1
 800f9e8:	d110      	bne.n	800fa0c <_malloc_trim_r+0x7c>
 800f9ea:	2100      	movs	r1, #0
 800f9ec:	4630      	mov	r0, r6
 800f9ee:	f7fc fd0f 	bl	800c410 <_sbrk_r>
 800f9f2:	68ba      	ldr	r2, [r7, #8]
 800f9f4:	1a83      	subs	r3, r0, r2
 800f9f6:	2b0f      	cmp	r3, #15
 800f9f8:	dde3      	ble.n	800f9c2 <_malloc_trim_r+0x32>
 800f9fa:	490d      	ldr	r1, [pc, #52]	; (800fa30 <_malloc_trim_r+0xa0>)
 800f9fc:	6809      	ldr	r1, [r1, #0]
 800f9fe:	1a40      	subs	r0, r0, r1
 800fa00:	490c      	ldr	r1, [pc, #48]	; (800fa34 <_malloc_trim_r+0xa4>)
 800fa02:	f043 0301 	orr.w	r3, r3, #1
 800fa06:	6008      	str	r0, [r1, #0]
 800fa08:	6053      	str	r3, [r2, #4]
 800fa0a:	e7da      	b.n	800f9c2 <_malloc_trim_r+0x32>
 800fa0c:	68bb      	ldr	r3, [r7, #8]
 800fa0e:	4a09      	ldr	r2, [pc, #36]	; (800fa34 <_malloc_trim_r+0xa4>)
 800fa10:	1b2d      	subs	r5, r5, r4
 800fa12:	f045 0501 	orr.w	r5, r5, #1
 800fa16:	605d      	str	r5, [r3, #4]
 800fa18:	6813      	ldr	r3, [r2, #0]
 800fa1a:	4630      	mov	r0, r6
 800fa1c:	1b1c      	subs	r4, r3, r4
 800fa1e:	6014      	str	r4, [r2, #0]
 800fa20:	f7fc fc70 	bl	800c304 <__malloc_unlock>
 800fa24:	2001      	movs	r0, #1
 800fa26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa2a:	bf00      	nop
 800fa2c:	20000108 	.word	0x20000108
 800fa30:	20000510 	.word	0x20000510
 800fa34:	20000920 	.word	0x20000920
 800fa38:	00000080 	.word	0x00000080

0800fa3c <_free_r>:
 800fa3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa40:	4604      	mov	r4, r0
 800fa42:	4688      	mov	r8, r1
 800fa44:	2900      	cmp	r1, #0
 800fa46:	f000 80ab 	beq.w	800fba0 <_free_r+0x164>
 800fa4a:	f7fc fc55 	bl	800c2f8 <__malloc_lock>
 800fa4e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800fa52:	4d54      	ldr	r5, [pc, #336]	; (800fba4 <_free_r+0x168>)
 800fa54:	f022 0001 	bic.w	r0, r2, #1
 800fa58:	f1a8 0308 	sub.w	r3, r8, #8
 800fa5c:	181f      	adds	r7, r3, r0
 800fa5e:	68a9      	ldr	r1, [r5, #8]
 800fa60:	687e      	ldr	r6, [r7, #4]
 800fa62:	428f      	cmp	r7, r1
 800fa64:	f026 0603 	bic.w	r6, r6, #3
 800fa68:	f002 0201 	and.w	r2, r2, #1
 800fa6c:	d11b      	bne.n	800faa6 <_free_r+0x6a>
 800fa6e:	4430      	add	r0, r6
 800fa70:	b93a      	cbnz	r2, 800fa82 <_free_r+0x46>
 800fa72:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800fa76:	1a9b      	subs	r3, r3, r2
 800fa78:	4410      	add	r0, r2
 800fa7a:	6899      	ldr	r1, [r3, #8]
 800fa7c:	68da      	ldr	r2, [r3, #12]
 800fa7e:	60ca      	str	r2, [r1, #12]
 800fa80:	6091      	str	r1, [r2, #8]
 800fa82:	f040 0201 	orr.w	r2, r0, #1
 800fa86:	605a      	str	r2, [r3, #4]
 800fa88:	60ab      	str	r3, [r5, #8]
 800fa8a:	4b47      	ldr	r3, [pc, #284]	; (800fba8 <_free_r+0x16c>)
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	4298      	cmp	r0, r3
 800fa90:	d304      	bcc.n	800fa9c <_free_r+0x60>
 800fa92:	4b46      	ldr	r3, [pc, #280]	; (800fbac <_free_r+0x170>)
 800fa94:	4620      	mov	r0, r4
 800fa96:	6819      	ldr	r1, [r3, #0]
 800fa98:	f7ff ff7a 	bl	800f990 <_malloc_trim_r>
 800fa9c:	4620      	mov	r0, r4
 800fa9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800faa2:	f7fc bc2f 	b.w	800c304 <__malloc_unlock>
 800faa6:	607e      	str	r6, [r7, #4]
 800faa8:	2a00      	cmp	r2, #0
 800faaa:	d139      	bne.n	800fb20 <_free_r+0xe4>
 800faac:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800fab0:	1a5b      	subs	r3, r3, r1
 800fab2:	4408      	add	r0, r1
 800fab4:	6899      	ldr	r1, [r3, #8]
 800fab6:	f105 0e08 	add.w	lr, r5, #8
 800faba:	4571      	cmp	r1, lr
 800fabc:	d032      	beq.n	800fb24 <_free_r+0xe8>
 800fabe:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800fac2:	f8c1 e00c 	str.w	lr, [r1, #12]
 800fac6:	f8ce 1008 	str.w	r1, [lr, #8]
 800faca:	19b9      	adds	r1, r7, r6
 800facc:	6849      	ldr	r1, [r1, #4]
 800face:	07c9      	lsls	r1, r1, #31
 800fad0:	d40a      	bmi.n	800fae8 <_free_r+0xac>
 800fad2:	4430      	add	r0, r6
 800fad4:	68b9      	ldr	r1, [r7, #8]
 800fad6:	bb3a      	cbnz	r2, 800fb28 <_free_r+0xec>
 800fad8:	4e35      	ldr	r6, [pc, #212]	; (800fbb0 <_free_r+0x174>)
 800fada:	42b1      	cmp	r1, r6
 800fadc:	d124      	bne.n	800fb28 <_free_r+0xec>
 800fade:	616b      	str	r3, [r5, #20]
 800fae0:	612b      	str	r3, [r5, #16]
 800fae2:	2201      	movs	r2, #1
 800fae4:	60d9      	str	r1, [r3, #12]
 800fae6:	6099      	str	r1, [r3, #8]
 800fae8:	f040 0101 	orr.w	r1, r0, #1
 800faec:	6059      	str	r1, [r3, #4]
 800faee:	5018      	str	r0, [r3, r0]
 800faf0:	2a00      	cmp	r2, #0
 800faf2:	d1d3      	bne.n	800fa9c <_free_r+0x60>
 800faf4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800faf8:	d21a      	bcs.n	800fb30 <_free_r+0xf4>
 800fafa:	08c0      	lsrs	r0, r0, #3
 800fafc:	1081      	asrs	r1, r0, #2
 800fafe:	2201      	movs	r2, #1
 800fb00:	408a      	lsls	r2, r1
 800fb02:	6869      	ldr	r1, [r5, #4]
 800fb04:	3001      	adds	r0, #1
 800fb06:	430a      	orrs	r2, r1
 800fb08:	606a      	str	r2, [r5, #4]
 800fb0a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800fb0e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800fb12:	6099      	str	r1, [r3, #8]
 800fb14:	3a08      	subs	r2, #8
 800fb16:	60da      	str	r2, [r3, #12]
 800fb18:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800fb1c:	60cb      	str	r3, [r1, #12]
 800fb1e:	e7bd      	b.n	800fa9c <_free_r+0x60>
 800fb20:	2200      	movs	r2, #0
 800fb22:	e7d2      	b.n	800faca <_free_r+0x8e>
 800fb24:	2201      	movs	r2, #1
 800fb26:	e7d0      	b.n	800faca <_free_r+0x8e>
 800fb28:	68fe      	ldr	r6, [r7, #12]
 800fb2a:	60ce      	str	r6, [r1, #12]
 800fb2c:	60b1      	str	r1, [r6, #8]
 800fb2e:	e7db      	b.n	800fae8 <_free_r+0xac>
 800fb30:	0a42      	lsrs	r2, r0, #9
 800fb32:	2a04      	cmp	r2, #4
 800fb34:	d813      	bhi.n	800fb5e <_free_r+0x122>
 800fb36:	0982      	lsrs	r2, r0, #6
 800fb38:	3238      	adds	r2, #56	; 0x38
 800fb3a:	1c51      	adds	r1, r2, #1
 800fb3c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800fb40:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800fb44:	428e      	cmp	r6, r1
 800fb46:	d124      	bne.n	800fb92 <_free_r+0x156>
 800fb48:	2001      	movs	r0, #1
 800fb4a:	1092      	asrs	r2, r2, #2
 800fb4c:	fa00 f202 	lsl.w	r2, r0, r2
 800fb50:	6868      	ldr	r0, [r5, #4]
 800fb52:	4302      	orrs	r2, r0
 800fb54:	606a      	str	r2, [r5, #4]
 800fb56:	60de      	str	r6, [r3, #12]
 800fb58:	6099      	str	r1, [r3, #8]
 800fb5a:	60b3      	str	r3, [r6, #8]
 800fb5c:	e7de      	b.n	800fb1c <_free_r+0xe0>
 800fb5e:	2a14      	cmp	r2, #20
 800fb60:	d801      	bhi.n	800fb66 <_free_r+0x12a>
 800fb62:	325b      	adds	r2, #91	; 0x5b
 800fb64:	e7e9      	b.n	800fb3a <_free_r+0xfe>
 800fb66:	2a54      	cmp	r2, #84	; 0x54
 800fb68:	d802      	bhi.n	800fb70 <_free_r+0x134>
 800fb6a:	0b02      	lsrs	r2, r0, #12
 800fb6c:	326e      	adds	r2, #110	; 0x6e
 800fb6e:	e7e4      	b.n	800fb3a <_free_r+0xfe>
 800fb70:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800fb74:	d802      	bhi.n	800fb7c <_free_r+0x140>
 800fb76:	0bc2      	lsrs	r2, r0, #15
 800fb78:	3277      	adds	r2, #119	; 0x77
 800fb7a:	e7de      	b.n	800fb3a <_free_r+0xfe>
 800fb7c:	f240 5154 	movw	r1, #1364	; 0x554
 800fb80:	428a      	cmp	r2, r1
 800fb82:	bf9a      	itte	ls
 800fb84:	0c82      	lsrls	r2, r0, #18
 800fb86:	327c      	addls	r2, #124	; 0x7c
 800fb88:	227e      	movhi	r2, #126	; 0x7e
 800fb8a:	e7d6      	b.n	800fb3a <_free_r+0xfe>
 800fb8c:	6889      	ldr	r1, [r1, #8]
 800fb8e:	428e      	cmp	r6, r1
 800fb90:	d004      	beq.n	800fb9c <_free_r+0x160>
 800fb92:	684a      	ldr	r2, [r1, #4]
 800fb94:	f022 0203 	bic.w	r2, r2, #3
 800fb98:	4290      	cmp	r0, r2
 800fb9a:	d3f7      	bcc.n	800fb8c <_free_r+0x150>
 800fb9c:	68ce      	ldr	r6, [r1, #12]
 800fb9e:	e7da      	b.n	800fb56 <_free_r+0x11a>
 800fba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fba4:	20000108 	.word	0x20000108
 800fba8:	20000514 	.word	0x20000514
 800fbac:	20000950 	.word	0x20000950
 800fbb0:	20000110 	.word	0x20000110

0800fbb4 <__sfvwrite_r>:
 800fbb4:	6893      	ldr	r3, [r2, #8]
 800fbb6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbba:	4607      	mov	r7, r0
 800fbbc:	460c      	mov	r4, r1
 800fbbe:	4690      	mov	r8, r2
 800fbc0:	b91b      	cbnz	r3, 800fbca <__sfvwrite_r+0x16>
 800fbc2:	2000      	movs	r0, #0
 800fbc4:	b003      	add	sp, #12
 800fbc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbca:	898b      	ldrh	r3, [r1, #12]
 800fbcc:	0718      	lsls	r0, r3, #28
 800fbce:	d526      	bpl.n	800fc1e <__sfvwrite_r+0x6a>
 800fbd0:	690b      	ldr	r3, [r1, #16]
 800fbd2:	b323      	cbz	r3, 800fc1e <__sfvwrite_r+0x6a>
 800fbd4:	89a3      	ldrh	r3, [r4, #12]
 800fbd6:	f8d8 6000 	ldr.w	r6, [r8]
 800fbda:	f013 0902 	ands.w	r9, r3, #2
 800fbde:	d02d      	beq.n	800fc3c <__sfvwrite_r+0x88>
 800fbe0:	f04f 0a00 	mov.w	sl, #0
 800fbe4:	f8df b264 	ldr.w	fp, [pc, #612]	; 800fe4c <__sfvwrite_r+0x298>
 800fbe8:	46d1      	mov	r9, sl
 800fbea:	f1b9 0f00 	cmp.w	r9, #0
 800fbee:	d01f      	beq.n	800fc30 <__sfvwrite_r+0x7c>
 800fbf0:	45d9      	cmp	r9, fp
 800fbf2:	464b      	mov	r3, r9
 800fbf4:	4652      	mov	r2, sl
 800fbf6:	bf28      	it	cs
 800fbf8:	465b      	movcs	r3, fp
 800fbfa:	6a21      	ldr	r1, [r4, #32]
 800fbfc:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800fbfe:	4638      	mov	r0, r7
 800fc00:	47a8      	blx	r5
 800fc02:	2800      	cmp	r0, #0
 800fc04:	f340 8089 	ble.w	800fd1a <__sfvwrite_r+0x166>
 800fc08:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fc0c:	4482      	add	sl, r0
 800fc0e:	eba9 0900 	sub.w	r9, r9, r0
 800fc12:	1a18      	subs	r0, r3, r0
 800fc14:	f8c8 0008 	str.w	r0, [r8, #8]
 800fc18:	2800      	cmp	r0, #0
 800fc1a:	d1e6      	bne.n	800fbea <__sfvwrite_r+0x36>
 800fc1c:	e7d1      	b.n	800fbc2 <__sfvwrite_r+0xe>
 800fc1e:	4621      	mov	r1, r4
 800fc20:	4638      	mov	r0, r7
 800fc22:	f7fe fe2d 	bl	800e880 <__swsetup_r>
 800fc26:	2800      	cmp	r0, #0
 800fc28:	d0d4      	beq.n	800fbd4 <__sfvwrite_r+0x20>
 800fc2a:	f04f 30ff 	mov.w	r0, #4294967295
 800fc2e:	e7c9      	b.n	800fbc4 <__sfvwrite_r+0x10>
 800fc30:	f8d6 a000 	ldr.w	sl, [r6]
 800fc34:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800fc38:	3608      	adds	r6, #8
 800fc3a:	e7d6      	b.n	800fbea <__sfvwrite_r+0x36>
 800fc3c:	f013 0301 	ands.w	r3, r3, #1
 800fc40:	d043      	beq.n	800fcca <__sfvwrite_r+0x116>
 800fc42:	4648      	mov	r0, r9
 800fc44:	46ca      	mov	sl, r9
 800fc46:	46cb      	mov	fp, r9
 800fc48:	f1bb 0f00 	cmp.w	fp, #0
 800fc4c:	f000 80d9 	beq.w	800fe02 <__sfvwrite_r+0x24e>
 800fc50:	b950      	cbnz	r0, 800fc68 <__sfvwrite_r+0xb4>
 800fc52:	465a      	mov	r2, fp
 800fc54:	210a      	movs	r1, #10
 800fc56:	4650      	mov	r0, sl
 800fc58:	f7f0 fad2 	bl	8000200 <memchr>
 800fc5c:	2800      	cmp	r0, #0
 800fc5e:	f000 80d5 	beq.w	800fe0c <__sfvwrite_r+0x258>
 800fc62:	3001      	adds	r0, #1
 800fc64:	eba0 090a 	sub.w	r9, r0, sl
 800fc68:	6820      	ldr	r0, [r4, #0]
 800fc6a:	6921      	ldr	r1, [r4, #16]
 800fc6c:	6962      	ldr	r2, [r4, #20]
 800fc6e:	45d9      	cmp	r9, fp
 800fc70:	464b      	mov	r3, r9
 800fc72:	bf28      	it	cs
 800fc74:	465b      	movcs	r3, fp
 800fc76:	4288      	cmp	r0, r1
 800fc78:	f240 80cb 	bls.w	800fe12 <__sfvwrite_r+0x25e>
 800fc7c:	68a5      	ldr	r5, [r4, #8]
 800fc7e:	4415      	add	r5, r2
 800fc80:	42ab      	cmp	r3, r5
 800fc82:	f340 80c6 	ble.w	800fe12 <__sfvwrite_r+0x25e>
 800fc86:	4651      	mov	r1, sl
 800fc88:	462a      	mov	r2, r5
 800fc8a:	f000 fdc9 	bl	8010820 <memmove>
 800fc8e:	6823      	ldr	r3, [r4, #0]
 800fc90:	442b      	add	r3, r5
 800fc92:	6023      	str	r3, [r4, #0]
 800fc94:	4621      	mov	r1, r4
 800fc96:	4638      	mov	r0, r7
 800fc98:	f7ff fd66 	bl	800f768 <_fflush_r>
 800fc9c:	2800      	cmp	r0, #0
 800fc9e:	d13c      	bne.n	800fd1a <__sfvwrite_r+0x166>
 800fca0:	ebb9 0905 	subs.w	r9, r9, r5
 800fca4:	f040 80cf 	bne.w	800fe46 <__sfvwrite_r+0x292>
 800fca8:	4621      	mov	r1, r4
 800fcaa:	4638      	mov	r0, r7
 800fcac:	f7ff fd5c 	bl	800f768 <_fflush_r>
 800fcb0:	2800      	cmp	r0, #0
 800fcb2:	d132      	bne.n	800fd1a <__sfvwrite_r+0x166>
 800fcb4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fcb8:	44aa      	add	sl, r5
 800fcba:	ebab 0b05 	sub.w	fp, fp, r5
 800fcbe:	1b5d      	subs	r5, r3, r5
 800fcc0:	f8c8 5008 	str.w	r5, [r8, #8]
 800fcc4:	2d00      	cmp	r5, #0
 800fcc6:	d1bf      	bne.n	800fc48 <__sfvwrite_r+0x94>
 800fcc8:	e77b      	b.n	800fbc2 <__sfvwrite_r+0xe>
 800fcca:	4699      	mov	r9, r3
 800fccc:	469a      	mov	sl, r3
 800fcce:	f1ba 0f00 	cmp.w	sl, #0
 800fcd2:	d027      	beq.n	800fd24 <__sfvwrite_r+0x170>
 800fcd4:	89a2      	ldrh	r2, [r4, #12]
 800fcd6:	68a5      	ldr	r5, [r4, #8]
 800fcd8:	0591      	lsls	r1, r2, #22
 800fcda:	d565      	bpl.n	800fda8 <__sfvwrite_r+0x1f4>
 800fcdc:	45aa      	cmp	sl, r5
 800fcde:	d33b      	bcc.n	800fd58 <__sfvwrite_r+0x1a4>
 800fce0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fce4:	d036      	beq.n	800fd54 <__sfvwrite_r+0x1a0>
 800fce6:	6921      	ldr	r1, [r4, #16]
 800fce8:	6823      	ldr	r3, [r4, #0]
 800fcea:	1a5b      	subs	r3, r3, r1
 800fcec:	9301      	str	r3, [sp, #4]
 800fcee:	6963      	ldr	r3, [r4, #20]
 800fcf0:	2002      	movs	r0, #2
 800fcf2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fcf6:	fb93 fbf0 	sdiv	fp, r3, r0
 800fcfa:	9b01      	ldr	r3, [sp, #4]
 800fcfc:	1c58      	adds	r0, r3, #1
 800fcfe:	4450      	add	r0, sl
 800fd00:	4583      	cmp	fp, r0
 800fd02:	bf38      	it	cc
 800fd04:	4683      	movcc	fp, r0
 800fd06:	0553      	lsls	r3, r2, #21
 800fd08:	d53e      	bpl.n	800fd88 <__sfvwrite_r+0x1d4>
 800fd0a:	4659      	mov	r1, fp
 800fd0c:	4638      	mov	r0, r7
 800fd0e:	f7fb fe75 	bl	800b9fc <_malloc_r>
 800fd12:	4605      	mov	r5, r0
 800fd14:	b950      	cbnz	r0, 800fd2c <__sfvwrite_r+0x178>
 800fd16:	230c      	movs	r3, #12
 800fd18:	603b      	str	r3, [r7, #0]
 800fd1a:	89a3      	ldrh	r3, [r4, #12]
 800fd1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fd20:	81a3      	strh	r3, [r4, #12]
 800fd22:	e782      	b.n	800fc2a <__sfvwrite_r+0x76>
 800fd24:	e896 0600 	ldmia.w	r6, {r9, sl}
 800fd28:	3608      	adds	r6, #8
 800fd2a:	e7d0      	b.n	800fcce <__sfvwrite_r+0x11a>
 800fd2c:	9a01      	ldr	r2, [sp, #4]
 800fd2e:	6921      	ldr	r1, [r4, #16]
 800fd30:	f7fc f872 	bl	800be18 <memcpy>
 800fd34:	89a2      	ldrh	r2, [r4, #12]
 800fd36:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800fd3a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800fd3e:	81a2      	strh	r2, [r4, #12]
 800fd40:	9b01      	ldr	r3, [sp, #4]
 800fd42:	6125      	str	r5, [r4, #16]
 800fd44:	441d      	add	r5, r3
 800fd46:	ebab 0303 	sub.w	r3, fp, r3
 800fd4a:	6025      	str	r5, [r4, #0]
 800fd4c:	f8c4 b014 	str.w	fp, [r4, #20]
 800fd50:	4655      	mov	r5, sl
 800fd52:	60a3      	str	r3, [r4, #8]
 800fd54:	45aa      	cmp	sl, r5
 800fd56:	d200      	bcs.n	800fd5a <__sfvwrite_r+0x1a6>
 800fd58:	4655      	mov	r5, sl
 800fd5a:	462a      	mov	r2, r5
 800fd5c:	4649      	mov	r1, r9
 800fd5e:	6820      	ldr	r0, [r4, #0]
 800fd60:	f000 fd5e 	bl	8010820 <memmove>
 800fd64:	68a3      	ldr	r3, [r4, #8]
 800fd66:	1b5b      	subs	r3, r3, r5
 800fd68:	60a3      	str	r3, [r4, #8]
 800fd6a:	6823      	ldr	r3, [r4, #0]
 800fd6c:	441d      	add	r5, r3
 800fd6e:	6025      	str	r5, [r4, #0]
 800fd70:	4655      	mov	r5, sl
 800fd72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fd76:	44a9      	add	r9, r5
 800fd78:	ebaa 0a05 	sub.w	sl, sl, r5
 800fd7c:	1b5d      	subs	r5, r3, r5
 800fd7e:	f8c8 5008 	str.w	r5, [r8, #8]
 800fd82:	2d00      	cmp	r5, #0
 800fd84:	d1a3      	bne.n	800fcce <__sfvwrite_r+0x11a>
 800fd86:	e71c      	b.n	800fbc2 <__sfvwrite_r+0xe>
 800fd88:	465a      	mov	r2, fp
 800fd8a:	4638      	mov	r0, r7
 800fd8c:	f001 f94a 	bl	8011024 <_realloc_r>
 800fd90:	4605      	mov	r5, r0
 800fd92:	2800      	cmp	r0, #0
 800fd94:	d1d4      	bne.n	800fd40 <__sfvwrite_r+0x18c>
 800fd96:	6921      	ldr	r1, [r4, #16]
 800fd98:	4638      	mov	r0, r7
 800fd9a:	f7ff fe4f 	bl	800fa3c <_free_r>
 800fd9e:	89a3      	ldrh	r3, [r4, #12]
 800fda0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fda4:	81a3      	strh	r3, [r4, #12]
 800fda6:	e7b6      	b.n	800fd16 <__sfvwrite_r+0x162>
 800fda8:	6820      	ldr	r0, [r4, #0]
 800fdaa:	6923      	ldr	r3, [r4, #16]
 800fdac:	4298      	cmp	r0, r3
 800fdae:	d802      	bhi.n	800fdb6 <__sfvwrite_r+0x202>
 800fdb0:	6962      	ldr	r2, [r4, #20]
 800fdb2:	4592      	cmp	sl, r2
 800fdb4:	d215      	bcs.n	800fde2 <__sfvwrite_r+0x22e>
 800fdb6:	4555      	cmp	r5, sl
 800fdb8:	bf28      	it	cs
 800fdba:	4655      	movcs	r5, sl
 800fdbc:	462a      	mov	r2, r5
 800fdbe:	4649      	mov	r1, r9
 800fdc0:	f000 fd2e 	bl	8010820 <memmove>
 800fdc4:	68a3      	ldr	r3, [r4, #8]
 800fdc6:	6822      	ldr	r2, [r4, #0]
 800fdc8:	1b5b      	subs	r3, r3, r5
 800fdca:	442a      	add	r2, r5
 800fdcc:	60a3      	str	r3, [r4, #8]
 800fdce:	6022      	str	r2, [r4, #0]
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d1ce      	bne.n	800fd72 <__sfvwrite_r+0x1be>
 800fdd4:	4621      	mov	r1, r4
 800fdd6:	4638      	mov	r0, r7
 800fdd8:	f7ff fcc6 	bl	800f768 <_fflush_r>
 800fddc:	2800      	cmp	r0, #0
 800fdde:	d0c8      	beq.n	800fd72 <__sfvwrite_r+0x1be>
 800fde0:	e79b      	b.n	800fd1a <__sfvwrite_r+0x166>
 800fde2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800fde6:	4553      	cmp	r3, sl
 800fde8:	bf28      	it	cs
 800fdea:	4653      	movcs	r3, sl
 800fdec:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800fdee:	fb93 f3f2 	sdiv	r3, r3, r2
 800fdf2:	6a21      	ldr	r1, [r4, #32]
 800fdf4:	4353      	muls	r3, r2
 800fdf6:	4638      	mov	r0, r7
 800fdf8:	464a      	mov	r2, r9
 800fdfa:	47a8      	blx	r5
 800fdfc:	1e05      	subs	r5, r0, #0
 800fdfe:	dcb8      	bgt.n	800fd72 <__sfvwrite_r+0x1be>
 800fe00:	e78b      	b.n	800fd1a <__sfvwrite_r+0x166>
 800fe02:	e896 0c00 	ldmia.w	r6, {sl, fp}
 800fe06:	2000      	movs	r0, #0
 800fe08:	3608      	adds	r6, #8
 800fe0a:	e71d      	b.n	800fc48 <__sfvwrite_r+0x94>
 800fe0c:	f10b 0901 	add.w	r9, fp, #1
 800fe10:	e72a      	b.n	800fc68 <__sfvwrite_r+0xb4>
 800fe12:	4293      	cmp	r3, r2
 800fe14:	db09      	blt.n	800fe2a <__sfvwrite_r+0x276>
 800fe16:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800fe18:	6a21      	ldr	r1, [r4, #32]
 800fe1a:	4613      	mov	r3, r2
 800fe1c:	4638      	mov	r0, r7
 800fe1e:	4652      	mov	r2, sl
 800fe20:	47a8      	blx	r5
 800fe22:	1e05      	subs	r5, r0, #0
 800fe24:	f73f af3c 	bgt.w	800fca0 <__sfvwrite_r+0xec>
 800fe28:	e777      	b.n	800fd1a <__sfvwrite_r+0x166>
 800fe2a:	461a      	mov	r2, r3
 800fe2c:	4651      	mov	r1, sl
 800fe2e:	9301      	str	r3, [sp, #4]
 800fe30:	f000 fcf6 	bl	8010820 <memmove>
 800fe34:	9b01      	ldr	r3, [sp, #4]
 800fe36:	68a2      	ldr	r2, [r4, #8]
 800fe38:	1ad2      	subs	r2, r2, r3
 800fe3a:	60a2      	str	r2, [r4, #8]
 800fe3c:	6822      	ldr	r2, [r4, #0]
 800fe3e:	441a      	add	r2, r3
 800fe40:	6022      	str	r2, [r4, #0]
 800fe42:	461d      	mov	r5, r3
 800fe44:	e72c      	b.n	800fca0 <__sfvwrite_r+0xec>
 800fe46:	2001      	movs	r0, #1
 800fe48:	e734      	b.n	800fcb4 <__sfvwrite_r+0x100>
 800fe4a:	bf00      	nop
 800fe4c:	7ffffc00 	.word	0x7ffffc00

0800fe50 <_fwalk_reent>:
 800fe50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe54:	4680      	mov	r8, r0
 800fe56:	4689      	mov	r9, r1
 800fe58:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 800fe5c:	2600      	movs	r6, #0
 800fe5e:	b914      	cbnz	r4, 800fe66 <_fwalk_reent+0x16>
 800fe60:	4630      	mov	r0, r6
 800fe62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fe66:	68a5      	ldr	r5, [r4, #8]
 800fe68:	6867      	ldr	r7, [r4, #4]
 800fe6a:	3f01      	subs	r7, #1
 800fe6c:	d501      	bpl.n	800fe72 <_fwalk_reent+0x22>
 800fe6e:	6824      	ldr	r4, [r4, #0]
 800fe70:	e7f5      	b.n	800fe5e <_fwalk_reent+0xe>
 800fe72:	89ab      	ldrh	r3, [r5, #12]
 800fe74:	2b01      	cmp	r3, #1
 800fe76:	d907      	bls.n	800fe88 <_fwalk_reent+0x38>
 800fe78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fe7c:	3301      	adds	r3, #1
 800fe7e:	d003      	beq.n	800fe88 <_fwalk_reent+0x38>
 800fe80:	4629      	mov	r1, r5
 800fe82:	4640      	mov	r0, r8
 800fe84:	47c8      	blx	r9
 800fe86:	4306      	orrs	r6, r0
 800fe88:	3568      	adds	r5, #104	; 0x68
 800fe8a:	e7ee      	b.n	800fe6a <_fwalk_reent+0x1a>

0800fe8c <rshift>:
 800fe8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fe8e:	6906      	ldr	r6, [r0, #16]
 800fe90:	114b      	asrs	r3, r1, #5
 800fe92:	42b3      	cmp	r3, r6
 800fe94:	f100 0514 	add.w	r5, r0, #20
 800fe98:	da2b      	bge.n	800fef2 <rshift+0x66>
 800fe9a:	f011 011f 	ands.w	r1, r1, #31
 800fe9e:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 800fea2:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 800fea6:	d108      	bne.n	800feba <rshift+0x2e>
 800fea8:	4629      	mov	r1, r5
 800feaa:	42b2      	cmp	r2, r6
 800feac:	460b      	mov	r3, r1
 800feae:	d210      	bcs.n	800fed2 <rshift+0x46>
 800feb0:	f852 3b04 	ldr.w	r3, [r2], #4
 800feb4:	f841 3b04 	str.w	r3, [r1], #4
 800feb8:	e7f7      	b.n	800feaa <rshift+0x1e>
 800feba:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 800febe:	f1c1 0e20 	rsb	lr, r1, #32
 800fec2:	3204      	adds	r2, #4
 800fec4:	40cc      	lsrs	r4, r1
 800fec6:	462b      	mov	r3, r5
 800fec8:	42b2      	cmp	r2, r6
 800feca:	d308      	bcc.n	800fede <rshift+0x52>
 800fecc:	601c      	str	r4, [r3, #0]
 800fece:	b104      	cbz	r4, 800fed2 <rshift+0x46>
 800fed0:	3304      	adds	r3, #4
 800fed2:	1b5b      	subs	r3, r3, r5
 800fed4:	109b      	asrs	r3, r3, #2
 800fed6:	6103      	str	r3, [r0, #16]
 800fed8:	b903      	cbnz	r3, 800fedc <rshift+0x50>
 800feda:	6143      	str	r3, [r0, #20]
 800fedc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fede:	6817      	ldr	r7, [r2, #0]
 800fee0:	fa07 f70e 	lsl.w	r7, r7, lr
 800fee4:	433c      	orrs	r4, r7
 800fee6:	f843 4b04 	str.w	r4, [r3], #4
 800feea:	f852 4b04 	ldr.w	r4, [r2], #4
 800feee:	40cc      	lsrs	r4, r1
 800fef0:	e7ea      	b.n	800fec8 <rshift+0x3c>
 800fef2:	462b      	mov	r3, r5
 800fef4:	e7ed      	b.n	800fed2 <rshift+0x46>

0800fef6 <__hexdig_fun>:
 800fef6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800fefa:	2b09      	cmp	r3, #9
 800fefc:	d802      	bhi.n	800ff04 <__hexdig_fun+0xe>
 800fefe:	3820      	subs	r0, #32
 800ff00:	b2c0      	uxtb	r0, r0
 800ff02:	4770      	bx	lr
 800ff04:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ff08:	2b05      	cmp	r3, #5
 800ff0a:	d801      	bhi.n	800ff10 <__hexdig_fun+0x1a>
 800ff0c:	3847      	subs	r0, #71	; 0x47
 800ff0e:	e7f7      	b.n	800ff00 <__hexdig_fun+0xa>
 800ff10:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ff14:	2b05      	cmp	r3, #5
 800ff16:	d801      	bhi.n	800ff1c <__hexdig_fun+0x26>
 800ff18:	3827      	subs	r0, #39	; 0x27
 800ff1a:	e7f1      	b.n	800ff00 <__hexdig_fun+0xa>
 800ff1c:	2000      	movs	r0, #0
 800ff1e:	4770      	bx	lr

0800ff20 <__gethex>:
 800ff20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff24:	b08b      	sub	sp, #44	; 0x2c
 800ff26:	468a      	mov	sl, r1
 800ff28:	9002      	str	r0, [sp, #8]
 800ff2a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ff2c:	9306      	str	r3, [sp, #24]
 800ff2e:	4690      	mov	r8, r2
 800ff30:	f000 fbe2 	bl	80106f8 <__localeconv_l>
 800ff34:	6803      	ldr	r3, [r0, #0]
 800ff36:	9303      	str	r3, [sp, #12]
 800ff38:	4618      	mov	r0, r3
 800ff3a:	f7f0 f953 	bl	80001e4 <strlen>
 800ff3e:	9b03      	ldr	r3, [sp, #12]
 800ff40:	9001      	str	r0, [sp, #4]
 800ff42:	4403      	add	r3, r0
 800ff44:	f04f 0b00 	mov.w	fp, #0
 800ff48:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ff4c:	9307      	str	r3, [sp, #28]
 800ff4e:	f8da 3000 	ldr.w	r3, [sl]
 800ff52:	3302      	adds	r3, #2
 800ff54:	461f      	mov	r7, r3
 800ff56:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ff5a:	2830      	cmp	r0, #48	; 0x30
 800ff5c:	d06c      	beq.n	8010038 <__gethex+0x118>
 800ff5e:	f7ff ffca 	bl	800fef6 <__hexdig_fun>
 800ff62:	4604      	mov	r4, r0
 800ff64:	2800      	cmp	r0, #0
 800ff66:	d16a      	bne.n	801003e <__gethex+0x11e>
 800ff68:	9a01      	ldr	r2, [sp, #4]
 800ff6a:	9903      	ldr	r1, [sp, #12]
 800ff6c:	4638      	mov	r0, r7
 800ff6e:	f001 fa50 	bl	8011412 <strncmp>
 800ff72:	2800      	cmp	r0, #0
 800ff74:	d166      	bne.n	8010044 <__gethex+0x124>
 800ff76:	9b01      	ldr	r3, [sp, #4]
 800ff78:	5cf8      	ldrb	r0, [r7, r3]
 800ff7a:	18fe      	adds	r6, r7, r3
 800ff7c:	f7ff ffbb 	bl	800fef6 <__hexdig_fun>
 800ff80:	2800      	cmp	r0, #0
 800ff82:	d062      	beq.n	801004a <__gethex+0x12a>
 800ff84:	4633      	mov	r3, r6
 800ff86:	7818      	ldrb	r0, [r3, #0]
 800ff88:	2830      	cmp	r0, #48	; 0x30
 800ff8a:	461f      	mov	r7, r3
 800ff8c:	f103 0301 	add.w	r3, r3, #1
 800ff90:	d0f9      	beq.n	800ff86 <__gethex+0x66>
 800ff92:	f7ff ffb0 	bl	800fef6 <__hexdig_fun>
 800ff96:	fab0 f580 	clz	r5, r0
 800ff9a:	096d      	lsrs	r5, r5, #5
 800ff9c:	4634      	mov	r4, r6
 800ff9e:	f04f 0b01 	mov.w	fp, #1
 800ffa2:	463a      	mov	r2, r7
 800ffa4:	4616      	mov	r6, r2
 800ffa6:	3201      	adds	r2, #1
 800ffa8:	7830      	ldrb	r0, [r6, #0]
 800ffaa:	f7ff ffa4 	bl	800fef6 <__hexdig_fun>
 800ffae:	2800      	cmp	r0, #0
 800ffb0:	d1f8      	bne.n	800ffa4 <__gethex+0x84>
 800ffb2:	9a01      	ldr	r2, [sp, #4]
 800ffb4:	9903      	ldr	r1, [sp, #12]
 800ffb6:	4630      	mov	r0, r6
 800ffb8:	f001 fa2b 	bl	8011412 <strncmp>
 800ffbc:	b950      	cbnz	r0, 800ffd4 <__gethex+0xb4>
 800ffbe:	b954      	cbnz	r4, 800ffd6 <__gethex+0xb6>
 800ffc0:	9b01      	ldr	r3, [sp, #4]
 800ffc2:	18f4      	adds	r4, r6, r3
 800ffc4:	4622      	mov	r2, r4
 800ffc6:	4616      	mov	r6, r2
 800ffc8:	3201      	adds	r2, #1
 800ffca:	7830      	ldrb	r0, [r6, #0]
 800ffcc:	f7ff ff93 	bl	800fef6 <__hexdig_fun>
 800ffd0:	2800      	cmp	r0, #0
 800ffd2:	d1f8      	bne.n	800ffc6 <__gethex+0xa6>
 800ffd4:	b10c      	cbz	r4, 800ffda <__gethex+0xba>
 800ffd6:	1ba4      	subs	r4, r4, r6
 800ffd8:	00a4      	lsls	r4, r4, #2
 800ffda:	7833      	ldrb	r3, [r6, #0]
 800ffdc:	2b50      	cmp	r3, #80	; 0x50
 800ffde:	d001      	beq.n	800ffe4 <__gethex+0xc4>
 800ffe0:	2b70      	cmp	r3, #112	; 0x70
 800ffe2:	d140      	bne.n	8010066 <__gethex+0x146>
 800ffe4:	7873      	ldrb	r3, [r6, #1]
 800ffe6:	2b2b      	cmp	r3, #43	; 0x2b
 800ffe8:	d035      	beq.n	8010056 <__gethex+0x136>
 800ffea:	2b2d      	cmp	r3, #45	; 0x2d
 800ffec:	d02f      	beq.n	801004e <__gethex+0x12e>
 800ffee:	1c71      	adds	r1, r6, #1
 800fff0:	f04f 0900 	mov.w	r9, #0
 800fff4:	7808      	ldrb	r0, [r1, #0]
 800fff6:	f7ff ff7e 	bl	800fef6 <__hexdig_fun>
 800fffa:	1e43      	subs	r3, r0, #1
 800fffc:	b2db      	uxtb	r3, r3
 800fffe:	2b18      	cmp	r3, #24
 8010000:	d831      	bhi.n	8010066 <__gethex+0x146>
 8010002:	f1a0 0210 	sub.w	r2, r0, #16
 8010006:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801000a:	f7ff ff74 	bl	800fef6 <__hexdig_fun>
 801000e:	1e43      	subs	r3, r0, #1
 8010010:	b2db      	uxtb	r3, r3
 8010012:	2b18      	cmp	r3, #24
 8010014:	d922      	bls.n	801005c <__gethex+0x13c>
 8010016:	f1b9 0f00 	cmp.w	r9, #0
 801001a:	d000      	beq.n	801001e <__gethex+0xfe>
 801001c:	4252      	negs	r2, r2
 801001e:	4414      	add	r4, r2
 8010020:	f8ca 1000 	str.w	r1, [sl]
 8010024:	b30d      	cbz	r5, 801006a <__gethex+0x14a>
 8010026:	f1bb 0f00 	cmp.w	fp, #0
 801002a:	bf14      	ite	ne
 801002c:	2700      	movne	r7, #0
 801002e:	2706      	moveq	r7, #6
 8010030:	4638      	mov	r0, r7
 8010032:	b00b      	add	sp, #44	; 0x2c
 8010034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010038:	f10b 0b01 	add.w	fp, fp, #1
 801003c:	e78a      	b.n	800ff54 <__gethex+0x34>
 801003e:	2500      	movs	r5, #0
 8010040:	462c      	mov	r4, r5
 8010042:	e7ae      	b.n	800ffa2 <__gethex+0x82>
 8010044:	463e      	mov	r6, r7
 8010046:	2501      	movs	r5, #1
 8010048:	e7c7      	b.n	800ffda <__gethex+0xba>
 801004a:	4604      	mov	r4, r0
 801004c:	e7fb      	b.n	8010046 <__gethex+0x126>
 801004e:	f04f 0901 	mov.w	r9, #1
 8010052:	1cb1      	adds	r1, r6, #2
 8010054:	e7ce      	b.n	800fff4 <__gethex+0xd4>
 8010056:	f04f 0900 	mov.w	r9, #0
 801005a:	e7fa      	b.n	8010052 <__gethex+0x132>
 801005c:	230a      	movs	r3, #10
 801005e:	fb03 0202 	mla	r2, r3, r2, r0
 8010062:	3a10      	subs	r2, #16
 8010064:	e7cf      	b.n	8010006 <__gethex+0xe6>
 8010066:	4631      	mov	r1, r6
 8010068:	e7da      	b.n	8010020 <__gethex+0x100>
 801006a:	1bf3      	subs	r3, r6, r7
 801006c:	3b01      	subs	r3, #1
 801006e:	4629      	mov	r1, r5
 8010070:	2b07      	cmp	r3, #7
 8010072:	dc49      	bgt.n	8010108 <__gethex+0x1e8>
 8010074:	9802      	ldr	r0, [sp, #8]
 8010076:	f000 fbed 	bl	8010854 <_Balloc>
 801007a:	9b01      	ldr	r3, [sp, #4]
 801007c:	f100 0914 	add.w	r9, r0, #20
 8010080:	f04f 0b00 	mov.w	fp, #0
 8010084:	f1c3 0301 	rsb	r3, r3, #1
 8010088:	4605      	mov	r5, r0
 801008a:	f8cd 9010 	str.w	r9, [sp, #16]
 801008e:	46da      	mov	sl, fp
 8010090:	9308      	str	r3, [sp, #32]
 8010092:	42b7      	cmp	r7, r6
 8010094:	d33b      	bcc.n	801010e <__gethex+0x1ee>
 8010096:	9804      	ldr	r0, [sp, #16]
 8010098:	f840 ab04 	str.w	sl, [r0], #4
 801009c:	eba0 0009 	sub.w	r0, r0, r9
 80100a0:	1080      	asrs	r0, r0, #2
 80100a2:	6128      	str	r0, [r5, #16]
 80100a4:	0147      	lsls	r7, r0, #5
 80100a6:	4650      	mov	r0, sl
 80100a8:	f000 fc98 	bl	80109dc <__hi0bits>
 80100ac:	f8d8 6000 	ldr.w	r6, [r8]
 80100b0:	1a3f      	subs	r7, r7, r0
 80100b2:	42b7      	cmp	r7, r6
 80100b4:	dd64      	ble.n	8010180 <__gethex+0x260>
 80100b6:	1bbf      	subs	r7, r7, r6
 80100b8:	4639      	mov	r1, r7
 80100ba:	4628      	mov	r0, r5
 80100bc:	f000 ff91 	bl	8010fe2 <__any_on>
 80100c0:	4682      	mov	sl, r0
 80100c2:	b178      	cbz	r0, 80100e4 <__gethex+0x1c4>
 80100c4:	1e7b      	subs	r3, r7, #1
 80100c6:	1159      	asrs	r1, r3, #5
 80100c8:	f003 021f 	and.w	r2, r3, #31
 80100cc:	f04f 0a01 	mov.w	sl, #1
 80100d0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80100d4:	fa0a f202 	lsl.w	r2, sl, r2
 80100d8:	420a      	tst	r2, r1
 80100da:	d003      	beq.n	80100e4 <__gethex+0x1c4>
 80100dc:	4553      	cmp	r3, sl
 80100de:	dc46      	bgt.n	801016e <__gethex+0x24e>
 80100e0:	f04f 0a02 	mov.w	sl, #2
 80100e4:	4639      	mov	r1, r7
 80100e6:	4628      	mov	r0, r5
 80100e8:	f7ff fed0 	bl	800fe8c <rshift>
 80100ec:	443c      	add	r4, r7
 80100ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80100f2:	429c      	cmp	r4, r3
 80100f4:	dd52      	ble.n	801019c <__gethex+0x27c>
 80100f6:	4629      	mov	r1, r5
 80100f8:	9802      	ldr	r0, [sp, #8]
 80100fa:	f000 fbdf 	bl	80108bc <_Bfree>
 80100fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010100:	2300      	movs	r3, #0
 8010102:	6013      	str	r3, [r2, #0]
 8010104:	27a3      	movs	r7, #163	; 0xa3
 8010106:	e793      	b.n	8010030 <__gethex+0x110>
 8010108:	3101      	adds	r1, #1
 801010a:	105b      	asrs	r3, r3, #1
 801010c:	e7b0      	b.n	8010070 <__gethex+0x150>
 801010e:	1e73      	subs	r3, r6, #1
 8010110:	9305      	str	r3, [sp, #20]
 8010112:	9a07      	ldr	r2, [sp, #28]
 8010114:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010118:	4293      	cmp	r3, r2
 801011a:	d018      	beq.n	801014e <__gethex+0x22e>
 801011c:	f1bb 0f20 	cmp.w	fp, #32
 8010120:	d107      	bne.n	8010132 <__gethex+0x212>
 8010122:	9b04      	ldr	r3, [sp, #16]
 8010124:	f8c3 a000 	str.w	sl, [r3]
 8010128:	3304      	adds	r3, #4
 801012a:	f04f 0a00 	mov.w	sl, #0
 801012e:	9304      	str	r3, [sp, #16]
 8010130:	46d3      	mov	fp, sl
 8010132:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010136:	f7ff fede 	bl	800fef6 <__hexdig_fun>
 801013a:	f000 000f 	and.w	r0, r0, #15
 801013e:	fa00 f00b 	lsl.w	r0, r0, fp
 8010142:	ea4a 0a00 	orr.w	sl, sl, r0
 8010146:	f10b 0b04 	add.w	fp, fp, #4
 801014a:	9b05      	ldr	r3, [sp, #20]
 801014c:	e00d      	b.n	801016a <__gethex+0x24a>
 801014e:	9b05      	ldr	r3, [sp, #20]
 8010150:	9a08      	ldr	r2, [sp, #32]
 8010152:	4413      	add	r3, r2
 8010154:	429f      	cmp	r7, r3
 8010156:	d8e1      	bhi.n	801011c <__gethex+0x1fc>
 8010158:	4618      	mov	r0, r3
 801015a:	9a01      	ldr	r2, [sp, #4]
 801015c:	9903      	ldr	r1, [sp, #12]
 801015e:	9309      	str	r3, [sp, #36]	; 0x24
 8010160:	f001 f957 	bl	8011412 <strncmp>
 8010164:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010166:	2800      	cmp	r0, #0
 8010168:	d1d8      	bne.n	801011c <__gethex+0x1fc>
 801016a:	461e      	mov	r6, r3
 801016c:	e791      	b.n	8010092 <__gethex+0x172>
 801016e:	1eb9      	subs	r1, r7, #2
 8010170:	4628      	mov	r0, r5
 8010172:	f000 ff36 	bl	8010fe2 <__any_on>
 8010176:	2800      	cmp	r0, #0
 8010178:	d0b2      	beq.n	80100e0 <__gethex+0x1c0>
 801017a:	f04f 0a03 	mov.w	sl, #3
 801017e:	e7b1      	b.n	80100e4 <__gethex+0x1c4>
 8010180:	da09      	bge.n	8010196 <__gethex+0x276>
 8010182:	1bf7      	subs	r7, r6, r7
 8010184:	4629      	mov	r1, r5
 8010186:	463a      	mov	r2, r7
 8010188:	9802      	ldr	r0, [sp, #8]
 801018a:	f000 fd59 	bl	8010c40 <__lshift>
 801018e:	1be4      	subs	r4, r4, r7
 8010190:	4605      	mov	r5, r0
 8010192:	f100 0914 	add.w	r9, r0, #20
 8010196:	f04f 0a00 	mov.w	sl, #0
 801019a:	e7a8      	b.n	80100ee <__gethex+0x1ce>
 801019c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80101a0:	4284      	cmp	r4, r0
 80101a2:	da6a      	bge.n	801027a <__gethex+0x35a>
 80101a4:	1b04      	subs	r4, r0, r4
 80101a6:	42a6      	cmp	r6, r4
 80101a8:	dc2e      	bgt.n	8010208 <__gethex+0x2e8>
 80101aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80101ae:	2b02      	cmp	r3, #2
 80101b0:	d022      	beq.n	80101f8 <__gethex+0x2d8>
 80101b2:	2b03      	cmp	r3, #3
 80101b4:	d024      	beq.n	8010200 <__gethex+0x2e0>
 80101b6:	2b01      	cmp	r3, #1
 80101b8:	d115      	bne.n	80101e6 <__gethex+0x2c6>
 80101ba:	42a6      	cmp	r6, r4
 80101bc:	d113      	bne.n	80101e6 <__gethex+0x2c6>
 80101be:	2e01      	cmp	r6, #1
 80101c0:	dc0b      	bgt.n	80101da <__gethex+0x2ba>
 80101c2:	9a06      	ldr	r2, [sp, #24]
 80101c4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80101c8:	6013      	str	r3, [r2, #0]
 80101ca:	2301      	movs	r3, #1
 80101cc:	612b      	str	r3, [r5, #16]
 80101ce:	f8c9 3000 	str.w	r3, [r9]
 80101d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80101d4:	2762      	movs	r7, #98	; 0x62
 80101d6:	601d      	str	r5, [r3, #0]
 80101d8:	e72a      	b.n	8010030 <__gethex+0x110>
 80101da:	1e71      	subs	r1, r6, #1
 80101dc:	4628      	mov	r0, r5
 80101de:	f000 ff00 	bl	8010fe2 <__any_on>
 80101e2:	2800      	cmp	r0, #0
 80101e4:	d1ed      	bne.n	80101c2 <__gethex+0x2a2>
 80101e6:	4629      	mov	r1, r5
 80101e8:	9802      	ldr	r0, [sp, #8]
 80101ea:	f000 fb67 	bl	80108bc <_Bfree>
 80101ee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80101f0:	2300      	movs	r3, #0
 80101f2:	6013      	str	r3, [r2, #0]
 80101f4:	2750      	movs	r7, #80	; 0x50
 80101f6:	e71b      	b.n	8010030 <__gethex+0x110>
 80101f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d0e1      	beq.n	80101c2 <__gethex+0x2a2>
 80101fe:	e7f2      	b.n	80101e6 <__gethex+0x2c6>
 8010200:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010202:	2b00      	cmp	r3, #0
 8010204:	d1dd      	bne.n	80101c2 <__gethex+0x2a2>
 8010206:	e7ee      	b.n	80101e6 <__gethex+0x2c6>
 8010208:	1e67      	subs	r7, r4, #1
 801020a:	f1ba 0f00 	cmp.w	sl, #0
 801020e:	d131      	bne.n	8010274 <__gethex+0x354>
 8010210:	b127      	cbz	r7, 801021c <__gethex+0x2fc>
 8010212:	4639      	mov	r1, r7
 8010214:	4628      	mov	r0, r5
 8010216:	f000 fee4 	bl	8010fe2 <__any_on>
 801021a:	4682      	mov	sl, r0
 801021c:	117a      	asrs	r2, r7, #5
 801021e:	2301      	movs	r3, #1
 8010220:	f007 071f 	and.w	r7, r7, #31
 8010224:	fa03 f707 	lsl.w	r7, r3, r7
 8010228:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801022c:	4621      	mov	r1, r4
 801022e:	421f      	tst	r7, r3
 8010230:	4628      	mov	r0, r5
 8010232:	bf18      	it	ne
 8010234:	f04a 0a02 	orrne.w	sl, sl, #2
 8010238:	1b36      	subs	r6, r6, r4
 801023a:	f7ff fe27 	bl	800fe8c <rshift>
 801023e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8010242:	2702      	movs	r7, #2
 8010244:	f1ba 0f00 	cmp.w	sl, #0
 8010248:	d045      	beq.n	80102d6 <__gethex+0x3b6>
 801024a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801024e:	2b02      	cmp	r3, #2
 8010250:	d015      	beq.n	801027e <__gethex+0x35e>
 8010252:	2b03      	cmp	r3, #3
 8010254:	d017      	beq.n	8010286 <__gethex+0x366>
 8010256:	2b01      	cmp	r3, #1
 8010258:	d109      	bne.n	801026e <__gethex+0x34e>
 801025a:	f01a 0f02 	tst.w	sl, #2
 801025e:	d006      	beq.n	801026e <__gethex+0x34e>
 8010260:	f8d9 3000 	ldr.w	r3, [r9]
 8010264:	ea4a 0a03 	orr.w	sl, sl, r3
 8010268:	f01a 0f01 	tst.w	sl, #1
 801026c:	d10e      	bne.n	801028c <__gethex+0x36c>
 801026e:	f047 0710 	orr.w	r7, r7, #16
 8010272:	e030      	b.n	80102d6 <__gethex+0x3b6>
 8010274:	f04f 0a01 	mov.w	sl, #1
 8010278:	e7d0      	b.n	801021c <__gethex+0x2fc>
 801027a:	2701      	movs	r7, #1
 801027c:	e7e2      	b.n	8010244 <__gethex+0x324>
 801027e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010280:	f1c3 0301 	rsb	r3, r3, #1
 8010284:	9315      	str	r3, [sp, #84]	; 0x54
 8010286:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010288:	2b00      	cmp	r3, #0
 801028a:	d0f0      	beq.n	801026e <__gethex+0x34e>
 801028c:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8010290:	f105 0314 	add.w	r3, r5, #20
 8010294:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8010298:	eb03 010a 	add.w	r1, r3, sl
 801029c:	2000      	movs	r0, #0
 801029e:	681a      	ldr	r2, [r3, #0]
 80102a0:	f1b2 3fff 	cmp.w	r2, #4294967295
 80102a4:	d01c      	beq.n	80102e0 <__gethex+0x3c0>
 80102a6:	3201      	adds	r2, #1
 80102a8:	601a      	str	r2, [r3, #0]
 80102aa:	2f02      	cmp	r7, #2
 80102ac:	f105 0314 	add.w	r3, r5, #20
 80102b0:	d138      	bne.n	8010324 <__gethex+0x404>
 80102b2:	f8d8 2000 	ldr.w	r2, [r8]
 80102b6:	3a01      	subs	r2, #1
 80102b8:	4296      	cmp	r6, r2
 80102ba:	d10a      	bne.n	80102d2 <__gethex+0x3b2>
 80102bc:	1171      	asrs	r1, r6, #5
 80102be:	2201      	movs	r2, #1
 80102c0:	f006 061f 	and.w	r6, r6, #31
 80102c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80102c8:	fa02 f606 	lsl.w	r6, r2, r6
 80102cc:	421e      	tst	r6, r3
 80102ce:	bf18      	it	ne
 80102d0:	4617      	movne	r7, r2
 80102d2:	f047 0720 	orr.w	r7, r7, #32
 80102d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80102d8:	601d      	str	r5, [r3, #0]
 80102da:	9b06      	ldr	r3, [sp, #24]
 80102dc:	601c      	str	r4, [r3, #0]
 80102de:	e6a7      	b.n	8010030 <__gethex+0x110>
 80102e0:	f843 0b04 	str.w	r0, [r3], #4
 80102e4:	4299      	cmp	r1, r3
 80102e6:	d8da      	bhi.n	801029e <__gethex+0x37e>
 80102e8:	68ab      	ldr	r3, [r5, #8]
 80102ea:	4599      	cmp	r9, r3
 80102ec:	db12      	blt.n	8010314 <__gethex+0x3f4>
 80102ee:	6869      	ldr	r1, [r5, #4]
 80102f0:	9802      	ldr	r0, [sp, #8]
 80102f2:	3101      	adds	r1, #1
 80102f4:	f000 faae 	bl	8010854 <_Balloc>
 80102f8:	692a      	ldr	r2, [r5, #16]
 80102fa:	3202      	adds	r2, #2
 80102fc:	f105 010c 	add.w	r1, r5, #12
 8010300:	4683      	mov	fp, r0
 8010302:	0092      	lsls	r2, r2, #2
 8010304:	300c      	adds	r0, #12
 8010306:	f7fb fd87 	bl	800be18 <memcpy>
 801030a:	4629      	mov	r1, r5
 801030c:	9802      	ldr	r0, [sp, #8]
 801030e:	f000 fad5 	bl	80108bc <_Bfree>
 8010312:	465d      	mov	r5, fp
 8010314:	692b      	ldr	r3, [r5, #16]
 8010316:	1c5a      	adds	r2, r3, #1
 8010318:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801031c:	612a      	str	r2, [r5, #16]
 801031e:	2201      	movs	r2, #1
 8010320:	615a      	str	r2, [r3, #20]
 8010322:	e7c2      	b.n	80102aa <__gethex+0x38a>
 8010324:	692a      	ldr	r2, [r5, #16]
 8010326:	4591      	cmp	r9, r2
 8010328:	da0b      	bge.n	8010342 <__gethex+0x422>
 801032a:	2101      	movs	r1, #1
 801032c:	4628      	mov	r0, r5
 801032e:	f7ff fdad 	bl	800fe8c <rshift>
 8010332:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010336:	3401      	adds	r4, #1
 8010338:	429c      	cmp	r4, r3
 801033a:	f73f aedc 	bgt.w	80100f6 <__gethex+0x1d6>
 801033e:	2701      	movs	r7, #1
 8010340:	e7c7      	b.n	80102d2 <__gethex+0x3b2>
 8010342:	f016 061f 	ands.w	r6, r6, #31
 8010346:	d0fa      	beq.n	801033e <__gethex+0x41e>
 8010348:	449a      	add	sl, r3
 801034a:	f1c6 0620 	rsb	r6, r6, #32
 801034e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8010352:	f000 fb43 	bl	80109dc <__hi0bits>
 8010356:	42b0      	cmp	r0, r6
 8010358:	dbe7      	blt.n	801032a <__gethex+0x40a>
 801035a:	e7f0      	b.n	801033e <__gethex+0x41e>

0801035c <L_shift>:
 801035c:	f1c2 0208 	rsb	r2, r2, #8
 8010360:	0092      	lsls	r2, r2, #2
 8010362:	b570      	push	{r4, r5, r6, lr}
 8010364:	f1c2 0620 	rsb	r6, r2, #32
 8010368:	6843      	ldr	r3, [r0, #4]
 801036a:	6804      	ldr	r4, [r0, #0]
 801036c:	fa03 f506 	lsl.w	r5, r3, r6
 8010370:	432c      	orrs	r4, r5
 8010372:	40d3      	lsrs	r3, r2
 8010374:	6004      	str	r4, [r0, #0]
 8010376:	f840 3f04 	str.w	r3, [r0, #4]!
 801037a:	4288      	cmp	r0, r1
 801037c:	d3f4      	bcc.n	8010368 <L_shift+0xc>
 801037e:	bd70      	pop	{r4, r5, r6, pc}

08010380 <__match>:
 8010380:	b530      	push	{r4, r5, lr}
 8010382:	6803      	ldr	r3, [r0, #0]
 8010384:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010388:	3301      	adds	r3, #1
 801038a:	b914      	cbnz	r4, 8010392 <__match+0x12>
 801038c:	6003      	str	r3, [r0, #0]
 801038e:	2001      	movs	r0, #1
 8010390:	bd30      	pop	{r4, r5, pc}
 8010392:	781a      	ldrb	r2, [r3, #0]
 8010394:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010398:	2d19      	cmp	r5, #25
 801039a:	bf98      	it	ls
 801039c:	3220      	addls	r2, #32
 801039e:	42a2      	cmp	r2, r4
 80103a0:	d0f0      	beq.n	8010384 <__match+0x4>
 80103a2:	2000      	movs	r0, #0
 80103a4:	bd30      	pop	{r4, r5, pc}

080103a6 <__hexnan>:
 80103a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103aa:	680b      	ldr	r3, [r1, #0]
 80103ac:	6801      	ldr	r1, [r0, #0]
 80103ae:	115f      	asrs	r7, r3, #5
 80103b0:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80103b4:	f013 031f 	ands.w	r3, r3, #31
 80103b8:	b087      	sub	sp, #28
 80103ba:	bf18      	it	ne
 80103bc:	3704      	addne	r7, #4
 80103be:	2500      	movs	r5, #0
 80103c0:	1f3e      	subs	r6, r7, #4
 80103c2:	4682      	mov	sl, r0
 80103c4:	4690      	mov	r8, r2
 80103c6:	9302      	str	r3, [sp, #8]
 80103c8:	f847 5c04 	str.w	r5, [r7, #-4]
 80103cc:	46b1      	mov	r9, r6
 80103ce:	4634      	mov	r4, r6
 80103d0:	9501      	str	r5, [sp, #4]
 80103d2:	46ab      	mov	fp, r5
 80103d4:	784a      	ldrb	r2, [r1, #1]
 80103d6:	1c4b      	adds	r3, r1, #1
 80103d8:	9303      	str	r3, [sp, #12]
 80103da:	b342      	cbz	r2, 801042e <__hexnan+0x88>
 80103dc:	4610      	mov	r0, r2
 80103de:	9105      	str	r1, [sp, #20]
 80103e0:	9204      	str	r2, [sp, #16]
 80103e2:	f7ff fd88 	bl	800fef6 <__hexdig_fun>
 80103e6:	2800      	cmp	r0, #0
 80103e8:	d143      	bne.n	8010472 <__hexnan+0xcc>
 80103ea:	9a04      	ldr	r2, [sp, #16]
 80103ec:	9905      	ldr	r1, [sp, #20]
 80103ee:	2a20      	cmp	r2, #32
 80103f0:	d818      	bhi.n	8010424 <__hexnan+0x7e>
 80103f2:	9b01      	ldr	r3, [sp, #4]
 80103f4:	459b      	cmp	fp, r3
 80103f6:	dd13      	ble.n	8010420 <__hexnan+0x7a>
 80103f8:	454c      	cmp	r4, r9
 80103fa:	d206      	bcs.n	801040a <__hexnan+0x64>
 80103fc:	2d07      	cmp	r5, #7
 80103fe:	dc04      	bgt.n	801040a <__hexnan+0x64>
 8010400:	462a      	mov	r2, r5
 8010402:	4649      	mov	r1, r9
 8010404:	4620      	mov	r0, r4
 8010406:	f7ff ffa9 	bl	801035c <L_shift>
 801040a:	4544      	cmp	r4, r8
 801040c:	d944      	bls.n	8010498 <__hexnan+0xf2>
 801040e:	2300      	movs	r3, #0
 8010410:	f1a4 0904 	sub.w	r9, r4, #4
 8010414:	f844 3c04 	str.w	r3, [r4, #-4]
 8010418:	f8cd b004 	str.w	fp, [sp, #4]
 801041c:	464c      	mov	r4, r9
 801041e:	461d      	mov	r5, r3
 8010420:	9903      	ldr	r1, [sp, #12]
 8010422:	e7d7      	b.n	80103d4 <__hexnan+0x2e>
 8010424:	2a29      	cmp	r2, #41	; 0x29
 8010426:	d14a      	bne.n	80104be <__hexnan+0x118>
 8010428:	3102      	adds	r1, #2
 801042a:	f8ca 1000 	str.w	r1, [sl]
 801042e:	f1bb 0f00 	cmp.w	fp, #0
 8010432:	d044      	beq.n	80104be <__hexnan+0x118>
 8010434:	454c      	cmp	r4, r9
 8010436:	d206      	bcs.n	8010446 <__hexnan+0xa0>
 8010438:	2d07      	cmp	r5, #7
 801043a:	dc04      	bgt.n	8010446 <__hexnan+0xa0>
 801043c:	462a      	mov	r2, r5
 801043e:	4649      	mov	r1, r9
 8010440:	4620      	mov	r0, r4
 8010442:	f7ff ff8b 	bl	801035c <L_shift>
 8010446:	4544      	cmp	r4, r8
 8010448:	d928      	bls.n	801049c <__hexnan+0xf6>
 801044a:	4643      	mov	r3, r8
 801044c:	f854 2b04 	ldr.w	r2, [r4], #4
 8010450:	f843 2b04 	str.w	r2, [r3], #4
 8010454:	42a6      	cmp	r6, r4
 8010456:	d2f9      	bcs.n	801044c <__hexnan+0xa6>
 8010458:	2200      	movs	r2, #0
 801045a:	f843 2b04 	str.w	r2, [r3], #4
 801045e:	429e      	cmp	r6, r3
 8010460:	d2fb      	bcs.n	801045a <__hexnan+0xb4>
 8010462:	6833      	ldr	r3, [r6, #0]
 8010464:	b91b      	cbnz	r3, 801046e <__hexnan+0xc8>
 8010466:	4546      	cmp	r6, r8
 8010468:	d127      	bne.n	80104ba <__hexnan+0x114>
 801046a:	2301      	movs	r3, #1
 801046c:	6033      	str	r3, [r6, #0]
 801046e:	2005      	movs	r0, #5
 8010470:	e026      	b.n	80104c0 <__hexnan+0x11a>
 8010472:	3501      	adds	r5, #1
 8010474:	2d08      	cmp	r5, #8
 8010476:	f10b 0b01 	add.w	fp, fp, #1
 801047a:	dd06      	ble.n	801048a <__hexnan+0xe4>
 801047c:	4544      	cmp	r4, r8
 801047e:	d9cf      	bls.n	8010420 <__hexnan+0x7a>
 8010480:	2300      	movs	r3, #0
 8010482:	f844 3c04 	str.w	r3, [r4, #-4]
 8010486:	2501      	movs	r5, #1
 8010488:	3c04      	subs	r4, #4
 801048a:	6822      	ldr	r2, [r4, #0]
 801048c:	f000 000f 	and.w	r0, r0, #15
 8010490:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010494:	6020      	str	r0, [r4, #0]
 8010496:	e7c3      	b.n	8010420 <__hexnan+0x7a>
 8010498:	2508      	movs	r5, #8
 801049a:	e7c1      	b.n	8010420 <__hexnan+0x7a>
 801049c:	9b02      	ldr	r3, [sp, #8]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d0df      	beq.n	8010462 <__hexnan+0xbc>
 80104a2:	f04f 32ff 	mov.w	r2, #4294967295
 80104a6:	f1c3 0320 	rsb	r3, r3, #32
 80104aa:	fa22 f303 	lsr.w	r3, r2, r3
 80104ae:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80104b2:	401a      	ands	r2, r3
 80104b4:	f847 2c04 	str.w	r2, [r7, #-4]
 80104b8:	e7d3      	b.n	8010462 <__hexnan+0xbc>
 80104ba:	3e04      	subs	r6, #4
 80104bc:	e7d1      	b.n	8010462 <__hexnan+0xbc>
 80104be:	2004      	movs	r0, #4
 80104c0:	b007      	add	sp, #28
 80104c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080104c8 <_findenv_r>:
 80104c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104cc:	4606      	mov	r6, r0
 80104ce:	468a      	mov	sl, r1
 80104d0:	4617      	mov	r7, r2
 80104d2:	f001 fd43 	bl	8011f5c <__env_lock>
 80104d6:	4b1b      	ldr	r3, [pc, #108]	; (8010544 <_findenv_r+0x7c>)
 80104d8:	f8d3 8000 	ldr.w	r8, [r3]
 80104dc:	4699      	mov	r9, r3
 80104de:	f1b8 0f00 	cmp.w	r8, #0
 80104e2:	d007      	beq.n	80104f4 <_findenv_r+0x2c>
 80104e4:	4654      	mov	r4, sl
 80104e6:	4623      	mov	r3, r4
 80104e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80104ec:	b332      	cbz	r2, 801053c <_findenv_r+0x74>
 80104ee:	2a3d      	cmp	r2, #61	; 0x3d
 80104f0:	461c      	mov	r4, r3
 80104f2:	d1f8      	bne.n	80104e6 <_findenv_r+0x1e>
 80104f4:	4630      	mov	r0, r6
 80104f6:	f001 fd37 	bl	8011f68 <__env_unlock>
 80104fa:	2000      	movs	r0, #0
 80104fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010500:	f108 0804 	add.w	r8, r8, #4
 8010504:	f8d8 0000 	ldr.w	r0, [r8]
 8010508:	2800      	cmp	r0, #0
 801050a:	d0f3      	beq.n	80104f4 <_findenv_r+0x2c>
 801050c:	4622      	mov	r2, r4
 801050e:	4651      	mov	r1, sl
 8010510:	f000 ff7f 	bl	8011412 <strncmp>
 8010514:	2800      	cmp	r0, #0
 8010516:	d1f3      	bne.n	8010500 <_findenv_r+0x38>
 8010518:	f8d8 3000 	ldr.w	r3, [r8]
 801051c:	191d      	adds	r5, r3, r4
 801051e:	5d1b      	ldrb	r3, [r3, r4]
 8010520:	2b3d      	cmp	r3, #61	; 0x3d
 8010522:	d1ed      	bne.n	8010500 <_findenv_r+0x38>
 8010524:	f8d9 3000 	ldr.w	r3, [r9]
 8010528:	eba8 0303 	sub.w	r3, r8, r3
 801052c:	109b      	asrs	r3, r3, #2
 801052e:	4630      	mov	r0, r6
 8010530:	603b      	str	r3, [r7, #0]
 8010532:	f001 fd19 	bl	8011f68 <__env_unlock>
 8010536:	1c68      	adds	r0, r5, #1
 8010538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801053c:	eba4 040a 	sub.w	r4, r4, sl
 8010540:	e7e0      	b.n	8010504 <_findenv_r+0x3c>
 8010542:	bf00      	nop
 8010544:	2000000c 	.word	0x2000000c

08010548 <_getenv_r>:
 8010548:	b507      	push	{r0, r1, r2, lr}
 801054a:	aa01      	add	r2, sp, #4
 801054c:	f7ff ffbc 	bl	80104c8 <_findenv_r>
 8010550:	b003      	add	sp, #12
 8010552:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08010558 <_gettimeofday_r>:
 8010558:	b538      	push	{r3, r4, r5, lr}
 801055a:	4c07      	ldr	r4, [pc, #28]	; (8010578 <_gettimeofday_r+0x20>)
 801055c:	2300      	movs	r3, #0
 801055e:	4605      	mov	r5, r0
 8010560:	4608      	mov	r0, r1
 8010562:	4611      	mov	r1, r2
 8010564:	6023      	str	r3, [r4, #0]
 8010566:	f002 f90b 	bl	8012780 <_gettimeofday>
 801056a:	1c43      	adds	r3, r0, #1
 801056c:	d102      	bne.n	8010574 <_gettimeofday_r+0x1c>
 801056e:	6823      	ldr	r3, [r4, #0]
 8010570:	b103      	cbz	r3, 8010574 <_gettimeofday_r+0x1c>
 8010572:	602b      	str	r3, [r5, #0]
 8010574:	bd38      	pop	{r3, r4, r5, pc}
 8010576:	bf00      	nop
 8010578:	20002490 	.word	0x20002490

0801057c <__gettzinfo>:
 801057c:	4800      	ldr	r0, [pc, #0]	; (8010580 <__gettzinfo+0x4>)
 801057e:	4770      	bx	lr
 8010580:	20000520 	.word	0x20000520

08010584 <gmtime_r>:
 8010584:	6802      	ldr	r2, [r0, #0]
 8010586:	4848      	ldr	r0, [pc, #288]	; (80106a8 <gmtime_r+0x124>)
 8010588:	fb92 f3f0 	sdiv	r3, r2, r0
 801058c:	fb00 2013 	mls	r0, r0, r3, r2
 8010590:	2800      	cmp	r0, #0
 8010592:	bfb8      	it	lt
 8010594:	f500 30a8 	addlt.w	r0, r0, #86016	; 0x15000
 8010598:	b5f0      	push	{r4, r5, r6, r7, lr}
 801059a:	bfb8      	it	lt
 801059c:	f500 70c0 	addlt.w	r0, r0, #384	; 0x180
 80105a0:	f44f 6461 	mov.w	r4, #3600	; 0xe10
 80105a4:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 80105a8:	fb90 f2f4 	sdiv	r2, r0, r4
 80105ac:	fb04 0012 	mls	r0, r4, r2, r0
 80105b0:	f04f 043c 	mov.w	r4, #60	; 0x3c
 80105b4:	bfac      	ite	ge
 80105b6:	f603 236c 	addwge	r3, r3, #2668	; 0xa6c
 80105ba:	f603 236b 	addwlt	r3, r3, #2667	; 0xa6b
 80105be:	608a      	str	r2, [r1, #8]
 80105c0:	fb90 f2f4 	sdiv	r2, r0, r4
 80105c4:	fb04 0012 	mls	r0, r4, r2, r0
 80105c8:	604a      	str	r2, [r1, #4]
 80105ca:	6008      	str	r0, [r1, #0]
 80105cc:	2207      	movs	r2, #7
 80105ce:	1cd8      	adds	r0, r3, #3
 80105d0:	fb90 f2f2 	sdiv	r2, r0, r2
 80105d4:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 80105d8:	1a82      	subs	r2, r0, r2
 80105da:	618a      	str	r2, [r1, #24]
 80105dc:	4a33      	ldr	r2, [pc, #204]	; (80106ac <gmtime_r+0x128>)
 80105de:	4c34      	ldr	r4, [pc, #208]	; (80106b0 <gmtime_r+0x12c>)
 80105e0:	fb93 f4f4 	sdiv	r4, r3, r4
 80105e4:	fb02 3304 	mla	r3, r2, r4, r3
 80105e8:	f648 60ac 	movw	r0, #36524	; 0x8eac
 80105ec:	fbb3 f0f0 	udiv	r0, r3, r0
 80105f0:	4418      	add	r0, r3
 80105f2:	f240 57b4 	movw	r7, #1460	; 0x5b4
 80105f6:	fbb3 f2f7 	udiv	r2, r3, r7
 80105fa:	1a80      	subs	r0, r0, r2
 80105fc:	4a2d      	ldr	r2, [pc, #180]	; (80106b4 <gmtime_r+0x130>)
 80105fe:	fbb3 f2f2 	udiv	r2, r3, r2
 8010602:	1a82      	subs	r2, r0, r2
 8010604:	f648 6094 	movw	r0, #36500	; 0x8e94
 8010608:	fbb2 f0f0 	udiv	r0, r2, r0
 801060c:	4403      	add	r3, r0
 801060e:	f240 166d 	movw	r6, #365	; 0x16d
 8010612:	fbb2 f5f6 	udiv	r5, r2, r6
 8010616:	fbb2 f2f7 	udiv	r2, r2, r7
 801061a:	1a9a      	subs	r2, r3, r2
 801061c:	fb06 2315 	mls	r3, r6, r5, r2
 8010620:	2099      	movs	r0, #153	; 0x99
 8010622:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8010626:	1c5e      	adds	r6, r3, #1
 8010628:	3202      	adds	r2, #2
 801062a:	fbb2 f2f0 	udiv	r2, r2, r0
 801062e:	2a0a      	cmp	r2, #10
 8010630:	fb00 f002 	mul.w	r0, r0, r2
 8010634:	f100 0002 	add.w	r0, r0, #2
 8010638:	f04f 0705 	mov.w	r7, #5
 801063c:	fbb0 f0f7 	udiv	r0, r0, r7
 8010640:	eba6 0000 	sub.w	r0, r6, r0
 8010644:	bf34      	ite	cc
 8010646:	2602      	movcc	r6, #2
 8010648:	f06f 0609 	mvncs.w	r6, #9
 801064c:	4416      	add	r6, r2
 801064e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8010652:	fb02 5404 	mla	r4, r2, r4, r5
 8010656:	2e01      	cmp	r6, #1
 8010658:	bf98      	it	ls
 801065a:	3401      	addls	r4, #1
 801065c:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8010660:	d30b      	bcc.n	801067a <gmtime_r+0xf6>
 8010662:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8010666:	61cb      	str	r3, [r1, #28]
 8010668:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
 801066c:	2300      	movs	r3, #0
 801066e:	60c8      	str	r0, [r1, #12]
 8010670:	614c      	str	r4, [r1, #20]
 8010672:	610e      	str	r6, [r1, #16]
 8010674:	620b      	str	r3, [r1, #32]
 8010676:	4608      	mov	r0, r1
 8010678:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801067a:	07aa      	lsls	r2, r5, #30
 801067c:	d105      	bne.n	801068a <gmtime_r+0x106>
 801067e:	2764      	movs	r7, #100	; 0x64
 8010680:	fbb5 f2f7 	udiv	r2, r5, r7
 8010684:	fb07 5212 	mls	r2, r7, r2, r5
 8010688:	b95a      	cbnz	r2, 80106a2 <gmtime_r+0x11e>
 801068a:	f44f 77c8 	mov.w	r7, #400	; 0x190
 801068e:	fbb5 f2f7 	udiv	r2, r5, r7
 8010692:	fb07 5212 	mls	r2, r7, r2, r5
 8010696:	fab2 f282 	clz	r2, r2
 801069a:	0952      	lsrs	r2, r2, #5
 801069c:	333b      	adds	r3, #59	; 0x3b
 801069e:	4413      	add	r3, r2
 80106a0:	e7e1      	b.n	8010666 <gmtime_r+0xe2>
 80106a2:	2201      	movs	r2, #1
 80106a4:	e7fa      	b.n	801069c <gmtime_r+0x118>
 80106a6:	bf00      	nop
 80106a8:	00015180 	.word	0x00015180
 80106ac:	fffdc54f 	.word	0xfffdc54f
 80106b0:	00023ab1 	.word	0x00023ab1
 80106b4:	00023ab0 	.word	0x00023ab0

080106b8 <__locale_mb_cur_max>:
 80106b8:	4b04      	ldr	r3, [pc, #16]	; (80106cc <__locale_mb_cur_max+0x14>)
 80106ba:	4a05      	ldr	r2, [pc, #20]	; (80106d0 <__locale_mb_cur_max+0x18>)
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	6a1b      	ldr	r3, [r3, #32]
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	bf08      	it	eq
 80106c4:	4613      	moveq	r3, r2
 80106c6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80106ca:	4770      	bx	lr
 80106cc:	20000014 	.word	0x20000014
 80106d0:	20000560 	.word	0x20000560

080106d4 <__locale_ctype_ptr_l>:
 80106d4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80106d8:	4770      	bx	lr
	...

080106dc <__locale_ctype_ptr>:
 80106dc:	4b04      	ldr	r3, [pc, #16]	; (80106f0 <__locale_ctype_ptr+0x14>)
 80106de:	4a05      	ldr	r2, [pc, #20]	; (80106f4 <__locale_ctype_ptr+0x18>)
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	6a1b      	ldr	r3, [r3, #32]
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	bf08      	it	eq
 80106e8:	4613      	moveq	r3, r2
 80106ea:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80106ee:	4770      	bx	lr
 80106f0:	20000014 	.word	0x20000014
 80106f4:	20000560 	.word	0x20000560

080106f8 <__localeconv_l>:
 80106f8:	30f0      	adds	r0, #240	; 0xf0
 80106fa:	4770      	bx	lr

080106fc <_localeconv_r>:
 80106fc:	4b04      	ldr	r3, [pc, #16]	; (8010710 <_localeconv_r+0x14>)
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	6a18      	ldr	r0, [r3, #32]
 8010702:	4b04      	ldr	r3, [pc, #16]	; (8010714 <_localeconv_r+0x18>)
 8010704:	2800      	cmp	r0, #0
 8010706:	bf08      	it	eq
 8010708:	4618      	moveq	r0, r3
 801070a:	30f0      	adds	r0, #240	; 0xf0
 801070c:	4770      	bx	lr
 801070e:	bf00      	nop
 8010710:	20000014 	.word	0x20000014
 8010714:	20000560 	.word	0x20000560

08010718 <__retarget_lock_init_recursive>:
 8010718:	4770      	bx	lr

0801071a <__retarget_lock_close_recursive>:
 801071a:	4770      	bx	lr

0801071c <__retarget_lock_acquire>:
 801071c:	4770      	bx	lr

0801071e <__retarget_lock_acquire_recursive>:
 801071e:	4770      	bx	lr

08010720 <__retarget_lock_release>:
 8010720:	4770      	bx	lr

08010722 <__retarget_lock_release_recursive>:
 8010722:	4770      	bx	lr

08010724 <__swhatbuf_r>:
 8010724:	b570      	push	{r4, r5, r6, lr}
 8010726:	460e      	mov	r6, r1
 8010728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801072c:	2900      	cmp	r1, #0
 801072e:	b090      	sub	sp, #64	; 0x40
 8010730:	4614      	mov	r4, r2
 8010732:	461d      	mov	r5, r3
 8010734:	da09      	bge.n	801074a <__swhatbuf_r+0x26>
 8010736:	89b3      	ldrh	r3, [r6, #12]
 8010738:	2200      	movs	r2, #0
 801073a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801073e:	602a      	str	r2, [r5, #0]
 8010740:	d116      	bne.n	8010770 <__swhatbuf_r+0x4c>
 8010742:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010746:	6023      	str	r3, [r4, #0]
 8010748:	e015      	b.n	8010776 <__swhatbuf_r+0x52>
 801074a:	aa01      	add	r2, sp, #4
 801074c:	f001 fce8 	bl	8012120 <_fstat_r>
 8010750:	2800      	cmp	r0, #0
 8010752:	dbf0      	blt.n	8010736 <__swhatbuf_r+0x12>
 8010754:	9a02      	ldr	r2, [sp, #8]
 8010756:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801075a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801075e:	425a      	negs	r2, r3
 8010760:	415a      	adcs	r2, r3
 8010762:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010766:	602a      	str	r2, [r5, #0]
 8010768:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801076c:	6023      	str	r3, [r4, #0]
 801076e:	e002      	b.n	8010776 <__swhatbuf_r+0x52>
 8010770:	2340      	movs	r3, #64	; 0x40
 8010772:	6023      	str	r3, [r4, #0]
 8010774:	4610      	mov	r0, r2
 8010776:	b010      	add	sp, #64	; 0x40
 8010778:	bd70      	pop	{r4, r5, r6, pc}
	...

0801077c <__smakebuf_r>:
 801077c:	898b      	ldrh	r3, [r1, #12]
 801077e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010780:	079d      	lsls	r5, r3, #30
 8010782:	4606      	mov	r6, r0
 8010784:	460c      	mov	r4, r1
 8010786:	d507      	bpl.n	8010798 <__smakebuf_r+0x1c>
 8010788:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801078c:	6023      	str	r3, [r4, #0]
 801078e:	6123      	str	r3, [r4, #16]
 8010790:	2301      	movs	r3, #1
 8010792:	6163      	str	r3, [r4, #20]
 8010794:	b002      	add	sp, #8
 8010796:	bd70      	pop	{r4, r5, r6, pc}
 8010798:	ab01      	add	r3, sp, #4
 801079a:	466a      	mov	r2, sp
 801079c:	f7ff ffc2 	bl	8010724 <__swhatbuf_r>
 80107a0:	9900      	ldr	r1, [sp, #0]
 80107a2:	4605      	mov	r5, r0
 80107a4:	4630      	mov	r0, r6
 80107a6:	f7fb f929 	bl	800b9fc <_malloc_r>
 80107aa:	b948      	cbnz	r0, 80107c0 <__smakebuf_r+0x44>
 80107ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107b0:	059a      	lsls	r2, r3, #22
 80107b2:	d4ef      	bmi.n	8010794 <__smakebuf_r+0x18>
 80107b4:	f023 0303 	bic.w	r3, r3, #3
 80107b8:	f043 0302 	orr.w	r3, r3, #2
 80107bc:	81a3      	strh	r3, [r4, #12]
 80107be:	e7e3      	b.n	8010788 <__smakebuf_r+0xc>
 80107c0:	4b0d      	ldr	r3, [pc, #52]	; (80107f8 <__smakebuf_r+0x7c>)
 80107c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80107c4:	89a3      	ldrh	r3, [r4, #12]
 80107c6:	6020      	str	r0, [r4, #0]
 80107c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80107cc:	81a3      	strh	r3, [r4, #12]
 80107ce:	9b00      	ldr	r3, [sp, #0]
 80107d0:	6163      	str	r3, [r4, #20]
 80107d2:	9b01      	ldr	r3, [sp, #4]
 80107d4:	6120      	str	r0, [r4, #16]
 80107d6:	b15b      	cbz	r3, 80107f0 <__smakebuf_r+0x74>
 80107d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80107dc:	4630      	mov	r0, r6
 80107de:	f001 fcb1 	bl	8012144 <_isatty_r>
 80107e2:	b128      	cbz	r0, 80107f0 <__smakebuf_r+0x74>
 80107e4:	89a3      	ldrh	r3, [r4, #12]
 80107e6:	f023 0303 	bic.w	r3, r3, #3
 80107ea:	f043 0301 	orr.w	r3, r3, #1
 80107ee:	81a3      	strh	r3, [r4, #12]
 80107f0:	89a3      	ldrh	r3, [r4, #12]
 80107f2:	431d      	orrs	r5, r3
 80107f4:	81a5      	strh	r5, [r4, #12]
 80107f6:	e7cd      	b.n	8010794 <__smakebuf_r+0x18>
 80107f8:	0800f7e1 	.word	0x0800f7e1

080107fc <__ascii_mbtowc>:
 80107fc:	b082      	sub	sp, #8
 80107fe:	b901      	cbnz	r1, 8010802 <__ascii_mbtowc+0x6>
 8010800:	a901      	add	r1, sp, #4
 8010802:	b142      	cbz	r2, 8010816 <__ascii_mbtowc+0x1a>
 8010804:	b14b      	cbz	r3, 801081a <__ascii_mbtowc+0x1e>
 8010806:	7813      	ldrb	r3, [r2, #0]
 8010808:	600b      	str	r3, [r1, #0]
 801080a:	7812      	ldrb	r2, [r2, #0]
 801080c:	1c10      	adds	r0, r2, #0
 801080e:	bf18      	it	ne
 8010810:	2001      	movne	r0, #1
 8010812:	b002      	add	sp, #8
 8010814:	4770      	bx	lr
 8010816:	4610      	mov	r0, r2
 8010818:	e7fb      	b.n	8010812 <__ascii_mbtowc+0x16>
 801081a:	f06f 0001 	mvn.w	r0, #1
 801081e:	e7f8      	b.n	8010812 <__ascii_mbtowc+0x16>

08010820 <memmove>:
 8010820:	4288      	cmp	r0, r1
 8010822:	b510      	push	{r4, lr}
 8010824:	eb01 0302 	add.w	r3, r1, r2
 8010828:	d803      	bhi.n	8010832 <memmove+0x12>
 801082a:	1e42      	subs	r2, r0, #1
 801082c:	4299      	cmp	r1, r3
 801082e:	d10c      	bne.n	801084a <memmove+0x2a>
 8010830:	bd10      	pop	{r4, pc}
 8010832:	4298      	cmp	r0, r3
 8010834:	d2f9      	bcs.n	801082a <memmove+0xa>
 8010836:	1881      	adds	r1, r0, r2
 8010838:	1ad2      	subs	r2, r2, r3
 801083a:	42d3      	cmn	r3, r2
 801083c:	d100      	bne.n	8010840 <memmove+0x20>
 801083e:	bd10      	pop	{r4, pc}
 8010840:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010844:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8010848:	e7f7      	b.n	801083a <memmove+0x1a>
 801084a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801084e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8010852:	e7eb      	b.n	801082c <memmove+0xc>

08010854 <_Balloc>:
 8010854:	b570      	push	{r4, r5, r6, lr}
 8010856:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010858:	4604      	mov	r4, r0
 801085a:	460e      	mov	r6, r1
 801085c:	b93d      	cbnz	r5, 801086e <_Balloc+0x1a>
 801085e:	2010      	movs	r0, #16
 8010860:	f7fb f8bc 	bl	800b9dc <malloc>
 8010864:	6260      	str	r0, [r4, #36]	; 0x24
 8010866:	6045      	str	r5, [r0, #4]
 8010868:	6085      	str	r5, [r0, #8]
 801086a:	6005      	str	r5, [r0, #0]
 801086c:	60c5      	str	r5, [r0, #12]
 801086e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010870:	68eb      	ldr	r3, [r5, #12]
 8010872:	b183      	cbz	r3, 8010896 <_Balloc+0x42>
 8010874:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010876:	68db      	ldr	r3, [r3, #12]
 8010878:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801087c:	b9b8      	cbnz	r0, 80108ae <_Balloc+0x5a>
 801087e:	2101      	movs	r1, #1
 8010880:	fa01 f506 	lsl.w	r5, r1, r6
 8010884:	1d6a      	adds	r2, r5, #5
 8010886:	0092      	lsls	r2, r2, #2
 8010888:	4620      	mov	r0, r4
 801088a:	f001 fb29 	bl	8011ee0 <_calloc_r>
 801088e:	b160      	cbz	r0, 80108aa <_Balloc+0x56>
 8010890:	6046      	str	r6, [r0, #4]
 8010892:	6085      	str	r5, [r0, #8]
 8010894:	e00e      	b.n	80108b4 <_Balloc+0x60>
 8010896:	2221      	movs	r2, #33	; 0x21
 8010898:	2104      	movs	r1, #4
 801089a:	4620      	mov	r0, r4
 801089c:	f001 fb20 	bl	8011ee0 <_calloc_r>
 80108a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80108a2:	60e8      	str	r0, [r5, #12]
 80108a4:	68db      	ldr	r3, [r3, #12]
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d1e4      	bne.n	8010874 <_Balloc+0x20>
 80108aa:	2000      	movs	r0, #0
 80108ac:	bd70      	pop	{r4, r5, r6, pc}
 80108ae:	6802      	ldr	r2, [r0, #0]
 80108b0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80108b4:	2300      	movs	r3, #0
 80108b6:	6103      	str	r3, [r0, #16]
 80108b8:	60c3      	str	r3, [r0, #12]
 80108ba:	bd70      	pop	{r4, r5, r6, pc}

080108bc <_Bfree>:
 80108bc:	b570      	push	{r4, r5, r6, lr}
 80108be:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80108c0:	4606      	mov	r6, r0
 80108c2:	460d      	mov	r5, r1
 80108c4:	b93c      	cbnz	r4, 80108d6 <_Bfree+0x1a>
 80108c6:	2010      	movs	r0, #16
 80108c8:	f7fb f888 	bl	800b9dc <malloc>
 80108cc:	6270      	str	r0, [r6, #36]	; 0x24
 80108ce:	6044      	str	r4, [r0, #4]
 80108d0:	6084      	str	r4, [r0, #8]
 80108d2:	6004      	str	r4, [r0, #0]
 80108d4:	60c4      	str	r4, [r0, #12]
 80108d6:	b13d      	cbz	r5, 80108e8 <_Bfree+0x2c>
 80108d8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80108da:	686a      	ldr	r2, [r5, #4]
 80108dc:	68db      	ldr	r3, [r3, #12]
 80108de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80108e2:	6029      	str	r1, [r5, #0]
 80108e4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80108e8:	bd70      	pop	{r4, r5, r6, pc}

080108ea <__multadd>:
 80108ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108ee:	690d      	ldr	r5, [r1, #16]
 80108f0:	461f      	mov	r7, r3
 80108f2:	4606      	mov	r6, r0
 80108f4:	460c      	mov	r4, r1
 80108f6:	f101 0e14 	add.w	lr, r1, #20
 80108fa:	2300      	movs	r3, #0
 80108fc:	f8de 0000 	ldr.w	r0, [lr]
 8010900:	b281      	uxth	r1, r0
 8010902:	fb02 7101 	mla	r1, r2, r1, r7
 8010906:	0c0f      	lsrs	r7, r1, #16
 8010908:	0c00      	lsrs	r0, r0, #16
 801090a:	fb02 7000 	mla	r0, r2, r0, r7
 801090e:	b289      	uxth	r1, r1
 8010910:	3301      	adds	r3, #1
 8010912:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8010916:	429d      	cmp	r5, r3
 8010918:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801091c:	f84e 1b04 	str.w	r1, [lr], #4
 8010920:	dcec      	bgt.n	80108fc <__multadd+0x12>
 8010922:	b1d7      	cbz	r7, 801095a <__multadd+0x70>
 8010924:	68a3      	ldr	r3, [r4, #8]
 8010926:	429d      	cmp	r5, r3
 8010928:	db12      	blt.n	8010950 <__multadd+0x66>
 801092a:	6861      	ldr	r1, [r4, #4]
 801092c:	4630      	mov	r0, r6
 801092e:	3101      	adds	r1, #1
 8010930:	f7ff ff90 	bl	8010854 <_Balloc>
 8010934:	6922      	ldr	r2, [r4, #16]
 8010936:	3202      	adds	r2, #2
 8010938:	f104 010c 	add.w	r1, r4, #12
 801093c:	4680      	mov	r8, r0
 801093e:	0092      	lsls	r2, r2, #2
 8010940:	300c      	adds	r0, #12
 8010942:	f7fb fa69 	bl	800be18 <memcpy>
 8010946:	4621      	mov	r1, r4
 8010948:	4630      	mov	r0, r6
 801094a:	f7ff ffb7 	bl	80108bc <_Bfree>
 801094e:	4644      	mov	r4, r8
 8010950:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010954:	3501      	adds	r5, #1
 8010956:	615f      	str	r7, [r3, #20]
 8010958:	6125      	str	r5, [r4, #16]
 801095a:	4620      	mov	r0, r4
 801095c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010960 <__s2b>:
 8010960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010964:	460c      	mov	r4, r1
 8010966:	4615      	mov	r5, r2
 8010968:	461f      	mov	r7, r3
 801096a:	2209      	movs	r2, #9
 801096c:	3308      	adds	r3, #8
 801096e:	4606      	mov	r6, r0
 8010970:	fb93 f3f2 	sdiv	r3, r3, r2
 8010974:	2100      	movs	r1, #0
 8010976:	2201      	movs	r2, #1
 8010978:	429a      	cmp	r2, r3
 801097a:	db20      	blt.n	80109be <__s2b+0x5e>
 801097c:	4630      	mov	r0, r6
 801097e:	f7ff ff69 	bl	8010854 <_Balloc>
 8010982:	9b08      	ldr	r3, [sp, #32]
 8010984:	6143      	str	r3, [r0, #20]
 8010986:	2d09      	cmp	r5, #9
 8010988:	f04f 0301 	mov.w	r3, #1
 801098c:	6103      	str	r3, [r0, #16]
 801098e:	dd19      	ble.n	80109c4 <__s2b+0x64>
 8010990:	f104 0909 	add.w	r9, r4, #9
 8010994:	46c8      	mov	r8, r9
 8010996:	442c      	add	r4, r5
 8010998:	f818 3b01 	ldrb.w	r3, [r8], #1
 801099c:	4601      	mov	r1, r0
 801099e:	3b30      	subs	r3, #48	; 0x30
 80109a0:	220a      	movs	r2, #10
 80109a2:	4630      	mov	r0, r6
 80109a4:	f7ff ffa1 	bl	80108ea <__multadd>
 80109a8:	45a0      	cmp	r8, r4
 80109aa:	d1f5      	bne.n	8010998 <__s2b+0x38>
 80109ac:	f1a5 0408 	sub.w	r4, r5, #8
 80109b0:	444c      	add	r4, r9
 80109b2:	1b2d      	subs	r5, r5, r4
 80109b4:	1963      	adds	r3, r4, r5
 80109b6:	42bb      	cmp	r3, r7
 80109b8:	db07      	blt.n	80109ca <__s2b+0x6a>
 80109ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80109be:	0052      	lsls	r2, r2, #1
 80109c0:	3101      	adds	r1, #1
 80109c2:	e7d9      	b.n	8010978 <__s2b+0x18>
 80109c4:	340a      	adds	r4, #10
 80109c6:	2509      	movs	r5, #9
 80109c8:	e7f3      	b.n	80109b2 <__s2b+0x52>
 80109ca:	f814 3b01 	ldrb.w	r3, [r4], #1
 80109ce:	4601      	mov	r1, r0
 80109d0:	3b30      	subs	r3, #48	; 0x30
 80109d2:	220a      	movs	r2, #10
 80109d4:	4630      	mov	r0, r6
 80109d6:	f7ff ff88 	bl	80108ea <__multadd>
 80109da:	e7eb      	b.n	80109b4 <__s2b+0x54>

080109dc <__hi0bits>:
 80109dc:	0c02      	lsrs	r2, r0, #16
 80109de:	0412      	lsls	r2, r2, #16
 80109e0:	4603      	mov	r3, r0
 80109e2:	b9b2      	cbnz	r2, 8010a12 <__hi0bits+0x36>
 80109e4:	0403      	lsls	r3, r0, #16
 80109e6:	2010      	movs	r0, #16
 80109e8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80109ec:	bf04      	itt	eq
 80109ee:	021b      	lsleq	r3, r3, #8
 80109f0:	3008      	addeq	r0, #8
 80109f2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80109f6:	bf04      	itt	eq
 80109f8:	011b      	lsleq	r3, r3, #4
 80109fa:	3004      	addeq	r0, #4
 80109fc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8010a00:	bf04      	itt	eq
 8010a02:	009b      	lsleq	r3, r3, #2
 8010a04:	3002      	addeq	r0, #2
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	db06      	blt.n	8010a18 <__hi0bits+0x3c>
 8010a0a:	005b      	lsls	r3, r3, #1
 8010a0c:	d503      	bpl.n	8010a16 <__hi0bits+0x3a>
 8010a0e:	3001      	adds	r0, #1
 8010a10:	4770      	bx	lr
 8010a12:	2000      	movs	r0, #0
 8010a14:	e7e8      	b.n	80109e8 <__hi0bits+0xc>
 8010a16:	2020      	movs	r0, #32
 8010a18:	4770      	bx	lr

08010a1a <__lo0bits>:
 8010a1a:	6803      	ldr	r3, [r0, #0]
 8010a1c:	f013 0207 	ands.w	r2, r3, #7
 8010a20:	4601      	mov	r1, r0
 8010a22:	d00b      	beq.n	8010a3c <__lo0bits+0x22>
 8010a24:	07da      	lsls	r2, r3, #31
 8010a26:	d423      	bmi.n	8010a70 <__lo0bits+0x56>
 8010a28:	0798      	lsls	r0, r3, #30
 8010a2a:	bf49      	itett	mi
 8010a2c:	085b      	lsrmi	r3, r3, #1
 8010a2e:	089b      	lsrpl	r3, r3, #2
 8010a30:	2001      	movmi	r0, #1
 8010a32:	600b      	strmi	r3, [r1, #0]
 8010a34:	bf5c      	itt	pl
 8010a36:	600b      	strpl	r3, [r1, #0]
 8010a38:	2002      	movpl	r0, #2
 8010a3a:	4770      	bx	lr
 8010a3c:	b298      	uxth	r0, r3
 8010a3e:	b9a8      	cbnz	r0, 8010a6c <__lo0bits+0x52>
 8010a40:	0c1b      	lsrs	r3, r3, #16
 8010a42:	2010      	movs	r0, #16
 8010a44:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010a48:	bf04      	itt	eq
 8010a4a:	0a1b      	lsreq	r3, r3, #8
 8010a4c:	3008      	addeq	r0, #8
 8010a4e:	071a      	lsls	r2, r3, #28
 8010a50:	bf04      	itt	eq
 8010a52:	091b      	lsreq	r3, r3, #4
 8010a54:	3004      	addeq	r0, #4
 8010a56:	079a      	lsls	r2, r3, #30
 8010a58:	bf04      	itt	eq
 8010a5a:	089b      	lsreq	r3, r3, #2
 8010a5c:	3002      	addeq	r0, #2
 8010a5e:	07da      	lsls	r2, r3, #31
 8010a60:	d402      	bmi.n	8010a68 <__lo0bits+0x4e>
 8010a62:	085b      	lsrs	r3, r3, #1
 8010a64:	d006      	beq.n	8010a74 <__lo0bits+0x5a>
 8010a66:	3001      	adds	r0, #1
 8010a68:	600b      	str	r3, [r1, #0]
 8010a6a:	4770      	bx	lr
 8010a6c:	4610      	mov	r0, r2
 8010a6e:	e7e9      	b.n	8010a44 <__lo0bits+0x2a>
 8010a70:	2000      	movs	r0, #0
 8010a72:	4770      	bx	lr
 8010a74:	2020      	movs	r0, #32
 8010a76:	4770      	bx	lr

08010a78 <__i2b>:
 8010a78:	b510      	push	{r4, lr}
 8010a7a:	460c      	mov	r4, r1
 8010a7c:	2101      	movs	r1, #1
 8010a7e:	f7ff fee9 	bl	8010854 <_Balloc>
 8010a82:	2201      	movs	r2, #1
 8010a84:	6144      	str	r4, [r0, #20]
 8010a86:	6102      	str	r2, [r0, #16]
 8010a88:	bd10      	pop	{r4, pc}

08010a8a <__multiply>:
 8010a8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a8e:	4614      	mov	r4, r2
 8010a90:	690a      	ldr	r2, [r1, #16]
 8010a92:	6923      	ldr	r3, [r4, #16]
 8010a94:	429a      	cmp	r2, r3
 8010a96:	bfb8      	it	lt
 8010a98:	460b      	movlt	r3, r1
 8010a9a:	4689      	mov	r9, r1
 8010a9c:	bfbc      	itt	lt
 8010a9e:	46a1      	movlt	r9, r4
 8010aa0:	461c      	movlt	r4, r3
 8010aa2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010aa6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8010aaa:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8010aae:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010ab2:	eb07 060a 	add.w	r6, r7, sl
 8010ab6:	429e      	cmp	r6, r3
 8010ab8:	bfc8      	it	gt
 8010aba:	3101      	addgt	r1, #1
 8010abc:	f7ff feca 	bl	8010854 <_Balloc>
 8010ac0:	f100 0514 	add.w	r5, r0, #20
 8010ac4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010ac8:	462b      	mov	r3, r5
 8010aca:	2200      	movs	r2, #0
 8010acc:	4543      	cmp	r3, r8
 8010ace:	d316      	bcc.n	8010afe <__multiply+0x74>
 8010ad0:	f104 0214 	add.w	r2, r4, #20
 8010ad4:	f109 0114 	add.w	r1, r9, #20
 8010ad8:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8010adc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8010ae0:	9301      	str	r3, [sp, #4]
 8010ae2:	9c01      	ldr	r4, [sp, #4]
 8010ae4:	4294      	cmp	r4, r2
 8010ae6:	4613      	mov	r3, r2
 8010ae8:	d80c      	bhi.n	8010b04 <__multiply+0x7a>
 8010aea:	2e00      	cmp	r6, #0
 8010aec:	dd03      	ble.n	8010af6 <__multiply+0x6c>
 8010aee:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d054      	beq.n	8010ba0 <__multiply+0x116>
 8010af6:	6106      	str	r6, [r0, #16]
 8010af8:	b003      	add	sp, #12
 8010afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010afe:	f843 2b04 	str.w	r2, [r3], #4
 8010b02:	e7e3      	b.n	8010acc <__multiply+0x42>
 8010b04:	f8b3 a000 	ldrh.w	sl, [r3]
 8010b08:	3204      	adds	r2, #4
 8010b0a:	f1ba 0f00 	cmp.w	sl, #0
 8010b0e:	d020      	beq.n	8010b52 <__multiply+0xc8>
 8010b10:	46ae      	mov	lr, r5
 8010b12:	4689      	mov	r9, r1
 8010b14:	f04f 0c00 	mov.w	ip, #0
 8010b18:	f859 4b04 	ldr.w	r4, [r9], #4
 8010b1c:	f8be b000 	ldrh.w	fp, [lr]
 8010b20:	b2a3      	uxth	r3, r4
 8010b22:	fb0a b303 	mla	r3, sl, r3, fp
 8010b26:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8010b2a:	f8de 4000 	ldr.w	r4, [lr]
 8010b2e:	4463      	add	r3, ip
 8010b30:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8010b34:	fb0a c40b 	mla	r4, sl, fp, ip
 8010b38:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8010b3c:	b29b      	uxth	r3, r3
 8010b3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010b42:	454f      	cmp	r7, r9
 8010b44:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8010b48:	f84e 3b04 	str.w	r3, [lr], #4
 8010b4c:	d8e4      	bhi.n	8010b18 <__multiply+0x8e>
 8010b4e:	f8ce c000 	str.w	ip, [lr]
 8010b52:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8010b56:	f1b9 0f00 	cmp.w	r9, #0
 8010b5a:	d01f      	beq.n	8010b9c <__multiply+0x112>
 8010b5c:	682b      	ldr	r3, [r5, #0]
 8010b5e:	46ae      	mov	lr, r5
 8010b60:	468c      	mov	ip, r1
 8010b62:	f04f 0a00 	mov.w	sl, #0
 8010b66:	f8bc 4000 	ldrh.w	r4, [ip]
 8010b6a:	f8be b002 	ldrh.w	fp, [lr, #2]
 8010b6e:	fb09 b404 	mla	r4, r9, r4, fp
 8010b72:	44a2      	add	sl, r4
 8010b74:	b29b      	uxth	r3, r3
 8010b76:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8010b7a:	f84e 3b04 	str.w	r3, [lr], #4
 8010b7e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010b82:	f8be 4000 	ldrh.w	r4, [lr]
 8010b86:	0c1b      	lsrs	r3, r3, #16
 8010b88:	fb09 4303 	mla	r3, r9, r3, r4
 8010b8c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8010b90:	4567      	cmp	r7, ip
 8010b92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010b96:	d8e6      	bhi.n	8010b66 <__multiply+0xdc>
 8010b98:	f8ce 3000 	str.w	r3, [lr]
 8010b9c:	3504      	adds	r5, #4
 8010b9e:	e7a0      	b.n	8010ae2 <__multiply+0x58>
 8010ba0:	3e01      	subs	r6, #1
 8010ba2:	e7a2      	b.n	8010aea <__multiply+0x60>

08010ba4 <__pow5mult>:
 8010ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ba8:	4615      	mov	r5, r2
 8010baa:	f012 0203 	ands.w	r2, r2, #3
 8010bae:	4606      	mov	r6, r0
 8010bb0:	460f      	mov	r7, r1
 8010bb2:	d007      	beq.n	8010bc4 <__pow5mult+0x20>
 8010bb4:	3a01      	subs	r2, #1
 8010bb6:	4c21      	ldr	r4, [pc, #132]	; (8010c3c <__pow5mult+0x98>)
 8010bb8:	2300      	movs	r3, #0
 8010bba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010bbe:	f7ff fe94 	bl	80108ea <__multadd>
 8010bc2:	4607      	mov	r7, r0
 8010bc4:	10ad      	asrs	r5, r5, #2
 8010bc6:	d035      	beq.n	8010c34 <__pow5mult+0x90>
 8010bc8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010bca:	b93c      	cbnz	r4, 8010bdc <__pow5mult+0x38>
 8010bcc:	2010      	movs	r0, #16
 8010bce:	f7fa ff05 	bl	800b9dc <malloc>
 8010bd2:	6270      	str	r0, [r6, #36]	; 0x24
 8010bd4:	6044      	str	r4, [r0, #4]
 8010bd6:	6084      	str	r4, [r0, #8]
 8010bd8:	6004      	str	r4, [r0, #0]
 8010bda:	60c4      	str	r4, [r0, #12]
 8010bdc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010be0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010be4:	b94c      	cbnz	r4, 8010bfa <__pow5mult+0x56>
 8010be6:	f240 2171 	movw	r1, #625	; 0x271
 8010bea:	4630      	mov	r0, r6
 8010bec:	f7ff ff44 	bl	8010a78 <__i2b>
 8010bf0:	2300      	movs	r3, #0
 8010bf2:	f8c8 0008 	str.w	r0, [r8, #8]
 8010bf6:	4604      	mov	r4, r0
 8010bf8:	6003      	str	r3, [r0, #0]
 8010bfa:	f04f 0800 	mov.w	r8, #0
 8010bfe:	07eb      	lsls	r3, r5, #31
 8010c00:	d50a      	bpl.n	8010c18 <__pow5mult+0x74>
 8010c02:	4639      	mov	r1, r7
 8010c04:	4622      	mov	r2, r4
 8010c06:	4630      	mov	r0, r6
 8010c08:	f7ff ff3f 	bl	8010a8a <__multiply>
 8010c0c:	4639      	mov	r1, r7
 8010c0e:	4681      	mov	r9, r0
 8010c10:	4630      	mov	r0, r6
 8010c12:	f7ff fe53 	bl	80108bc <_Bfree>
 8010c16:	464f      	mov	r7, r9
 8010c18:	106d      	asrs	r5, r5, #1
 8010c1a:	d00b      	beq.n	8010c34 <__pow5mult+0x90>
 8010c1c:	6820      	ldr	r0, [r4, #0]
 8010c1e:	b938      	cbnz	r0, 8010c30 <__pow5mult+0x8c>
 8010c20:	4622      	mov	r2, r4
 8010c22:	4621      	mov	r1, r4
 8010c24:	4630      	mov	r0, r6
 8010c26:	f7ff ff30 	bl	8010a8a <__multiply>
 8010c2a:	6020      	str	r0, [r4, #0]
 8010c2c:	f8c0 8000 	str.w	r8, [r0]
 8010c30:	4604      	mov	r4, r0
 8010c32:	e7e4      	b.n	8010bfe <__pow5mult+0x5a>
 8010c34:	4638      	mov	r0, r7
 8010c36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c3a:	bf00      	nop
 8010c3c:	08013090 	.word	0x08013090

08010c40 <__lshift>:
 8010c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010c44:	460c      	mov	r4, r1
 8010c46:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010c4a:	6923      	ldr	r3, [r4, #16]
 8010c4c:	6849      	ldr	r1, [r1, #4]
 8010c4e:	eb0a 0903 	add.w	r9, sl, r3
 8010c52:	68a3      	ldr	r3, [r4, #8]
 8010c54:	4607      	mov	r7, r0
 8010c56:	4616      	mov	r6, r2
 8010c58:	f109 0501 	add.w	r5, r9, #1
 8010c5c:	42ab      	cmp	r3, r5
 8010c5e:	db31      	blt.n	8010cc4 <__lshift+0x84>
 8010c60:	4638      	mov	r0, r7
 8010c62:	f7ff fdf7 	bl	8010854 <_Balloc>
 8010c66:	2200      	movs	r2, #0
 8010c68:	4680      	mov	r8, r0
 8010c6a:	f100 0314 	add.w	r3, r0, #20
 8010c6e:	4611      	mov	r1, r2
 8010c70:	4552      	cmp	r2, sl
 8010c72:	db2a      	blt.n	8010cca <__lshift+0x8a>
 8010c74:	6920      	ldr	r0, [r4, #16]
 8010c76:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010c7a:	f104 0114 	add.w	r1, r4, #20
 8010c7e:	f016 021f 	ands.w	r2, r6, #31
 8010c82:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8010c86:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8010c8a:	d022      	beq.n	8010cd2 <__lshift+0x92>
 8010c8c:	f1c2 0c20 	rsb	ip, r2, #32
 8010c90:	2000      	movs	r0, #0
 8010c92:	680e      	ldr	r6, [r1, #0]
 8010c94:	4096      	lsls	r6, r2
 8010c96:	4330      	orrs	r0, r6
 8010c98:	f843 0b04 	str.w	r0, [r3], #4
 8010c9c:	f851 0b04 	ldr.w	r0, [r1], #4
 8010ca0:	458e      	cmp	lr, r1
 8010ca2:	fa20 f00c 	lsr.w	r0, r0, ip
 8010ca6:	d8f4      	bhi.n	8010c92 <__lshift+0x52>
 8010ca8:	6018      	str	r0, [r3, #0]
 8010caa:	b108      	cbz	r0, 8010cb0 <__lshift+0x70>
 8010cac:	f109 0502 	add.w	r5, r9, #2
 8010cb0:	3d01      	subs	r5, #1
 8010cb2:	4638      	mov	r0, r7
 8010cb4:	f8c8 5010 	str.w	r5, [r8, #16]
 8010cb8:	4621      	mov	r1, r4
 8010cba:	f7ff fdff 	bl	80108bc <_Bfree>
 8010cbe:	4640      	mov	r0, r8
 8010cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010cc4:	3101      	adds	r1, #1
 8010cc6:	005b      	lsls	r3, r3, #1
 8010cc8:	e7c8      	b.n	8010c5c <__lshift+0x1c>
 8010cca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8010cce:	3201      	adds	r2, #1
 8010cd0:	e7ce      	b.n	8010c70 <__lshift+0x30>
 8010cd2:	3b04      	subs	r3, #4
 8010cd4:	f851 2b04 	ldr.w	r2, [r1], #4
 8010cd8:	f843 2f04 	str.w	r2, [r3, #4]!
 8010cdc:	458e      	cmp	lr, r1
 8010cde:	d8f9      	bhi.n	8010cd4 <__lshift+0x94>
 8010ce0:	e7e6      	b.n	8010cb0 <__lshift+0x70>

08010ce2 <__mcmp>:
 8010ce2:	6903      	ldr	r3, [r0, #16]
 8010ce4:	690a      	ldr	r2, [r1, #16]
 8010ce6:	1a9b      	subs	r3, r3, r2
 8010ce8:	b530      	push	{r4, r5, lr}
 8010cea:	d10c      	bne.n	8010d06 <__mcmp+0x24>
 8010cec:	0092      	lsls	r2, r2, #2
 8010cee:	3014      	adds	r0, #20
 8010cf0:	3114      	adds	r1, #20
 8010cf2:	1884      	adds	r4, r0, r2
 8010cf4:	4411      	add	r1, r2
 8010cf6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010cfa:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010cfe:	4295      	cmp	r5, r2
 8010d00:	d003      	beq.n	8010d0a <__mcmp+0x28>
 8010d02:	d305      	bcc.n	8010d10 <__mcmp+0x2e>
 8010d04:	2301      	movs	r3, #1
 8010d06:	4618      	mov	r0, r3
 8010d08:	bd30      	pop	{r4, r5, pc}
 8010d0a:	42a0      	cmp	r0, r4
 8010d0c:	d3f3      	bcc.n	8010cf6 <__mcmp+0x14>
 8010d0e:	e7fa      	b.n	8010d06 <__mcmp+0x24>
 8010d10:	f04f 33ff 	mov.w	r3, #4294967295
 8010d14:	e7f7      	b.n	8010d06 <__mcmp+0x24>

08010d16 <__mdiff>:
 8010d16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d1a:	460d      	mov	r5, r1
 8010d1c:	4607      	mov	r7, r0
 8010d1e:	4611      	mov	r1, r2
 8010d20:	4628      	mov	r0, r5
 8010d22:	4614      	mov	r4, r2
 8010d24:	f7ff ffdd 	bl	8010ce2 <__mcmp>
 8010d28:	1e06      	subs	r6, r0, #0
 8010d2a:	d108      	bne.n	8010d3e <__mdiff+0x28>
 8010d2c:	4631      	mov	r1, r6
 8010d2e:	4638      	mov	r0, r7
 8010d30:	f7ff fd90 	bl	8010854 <_Balloc>
 8010d34:	2301      	movs	r3, #1
 8010d36:	6103      	str	r3, [r0, #16]
 8010d38:	6146      	str	r6, [r0, #20]
 8010d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d3e:	bfa4      	itt	ge
 8010d40:	4623      	movge	r3, r4
 8010d42:	462c      	movge	r4, r5
 8010d44:	4638      	mov	r0, r7
 8010d46:	6861      	ldr	r1, [r4, #4]
 8010d48:	bfa6      	itte	ge
 8010d4a:	461d      	movge	r5, r3
 8010d4c:	2600      	movge	r6, #0
 8010d4e:	2601      	movlt	r6, #1
 8010d50:	f7ff fd80 	bl	8010854 <_Balloc>
 8010d54:	692b      	ldr	r3, [r5, #16]
 8010d56:	60c6      	str	r6, [r0, #12]
 8010d58:	6926      	ldr	r6, [r4, #16]
 8010d5a:	f105 0914 	add.w	r9, r5, #20
 8010d5e:	f104 0214 	add.w	r2, r4, #20
 8010d62:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8010d66:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8010d6a:	f100 0514 	add.w	r5, r0, #20
 8010d6e:	f04f 0c00 	mov.w	ip, #0
 8010d72:	f852 ab04 	ldr.w	sl, [r2], #4
 8010d76:	f859 4b04 	ldr.w	r4, [r9], #4
 8010d7a:	fa1c f18a 	uxtah	r1, ip, sl
 8010d7e:	b2a3      	uxth	r3, r4
 8010d80:	1ac9      	subs	r1, r1, r3
 8010d82:	0c23      	lsrs	r3, r4, #16
 8010d84:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8010d88:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8010d8c:	b289      	uxth	r1, r1
 8010d8e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8010d92:	45c8      	cmp	r8, r9
 8010d94:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8010d98:	4696      	mov	lr, r2
 8010d9a:	f845 3b04 	str.w	r3, [r5], #4
 8010d9e:	d8e8      	bhi.n	8010d72 <__mdiff+0x5c>
 8010da0:	45be      	cmp	lr, r7
 8010da2:	d305      	bcc.n	8010db0 <__mdiff+0x9a>
 8010da4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8010da8:	b18b      	cbz	r3, 8010dce <__mdiff+0xb8>
 8010daa:	6106      	str	r6, [r0, #16]
 8010dac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010db0:	f85e 1b04 	ldr.w	r1, [lr], #4
 8010db4:	fa1c f381 	uxtah	r3, ip, r1
 8010db8:	141a      	asrs	r2, r3, #16
 8010dba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010dbe:	b29b      	uxth	r3, r3
 8010dc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010dc4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010dc8:	f845 3b04 	str.w	r3, [r5], #4
 8010dcc:	e7e8      	b.n	8010da0 <__mdiff+0x8a>
 8010dce:	3e01      	subs	r6, #1
 8010dd0:	e7e8      	b.n	8010da4 <__mdiff+0x8e>
	...

08010dd4 <__ulp>:
 8010dd4:	4b10      	ldr	r3, [pc, #64]	; (8010e18 <__ulp+0x44>)
 8010dd6:	400b      	ands	r3, r1
 8010dd8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	dd02      	ble.n	8010de6 <__ulp+0x12>
 8010de0:	2000      	movs	r0, #0
 8010de2:	4619      	mov	r1, r3
 8010de4:	4770      	bx	lr
 8010de6:	425b      	negs	r3, r3
 8010de8:	151b      	asrs	r3, r3, #20
 8010dea:	2b13      	cmp	r3, #19
 8010dec:	f04f 0000 	mov.w	r0, #0
 8010df0:	f04f 0100 	mov.w	r1, #0
 8010df4:	dc04      	bgt.n	8010e00 <__ulp+0x2c>
 8010df6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8010dfa:	fa42 f103 	asr.w	r1, r2, r3
 8010dfe:	4770      	bx	lr
 8010e00:	3b14      	subs	r3, #20
 8010e02:	2b1e      	cmp	r3, #30
 8010e04:	f04f 0201 	mov.w	r2, #1
 8010e08:	bfda      	itte	le
 8010e0a:	f1c3 031f 	rsble	r3, r3, #31
 8010e0e:	fa02 f303 	lslle.w	r3, r2, r3
 8010e12:	4613      	movgt	r3, r2
 8010e14:	4618      	mov	r0, r3
 8010e16:	4770      	bx	lr
 8010e18:	7ff00000 	.word	0x7ff00000

08010e1c <__b2d>:
 8010e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010e20:	6907      	ldr	r7, [r0, #16]
 8010e22:	f100 0914 	add.w	r9, r0, #20
 8010e26:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8010e2a:	f1a7 0804 	sub.w	r8, r7, #4
 8010e2e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8010e32:	4630      	mov	r0, r6
 8010e34:	f7ff fdd2 	bl	80109dc <__hi0bits>
 8010e38:	f1c0 0320 	rsb	r3, r0, #32
 8010e3c:	280a      	cmp	r0, #10
 8010e3e:	600b      	str	r3, [r1, #0]
 8010e40:	491e      	ldr	r1, [pc, #120]	; (8010ebc <__b2d+0xa0>)
 8010e42:	dc17      	bgt.n	8010e74 <__b2d+0x58>
 8010e44:	f1c0 0e0b 	rsb	lr, r0, #11
 8010e48:	45c1      	cmp	r9, r8
 8010e4a:	fa26 f30e 	lsr.w	r3, r6, lr
 8010e4e:	bf38      	it	cc
 8010e50:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8010e54:	ea43 0501 	orr.w	r5, r3, r1
 8010e58:	bf28      	it	cs
 8010e5a:	2200      	movcs	r2, #0
 8010e5c:	f100 0315 	add.w	r3, r0, #21
 8010e60:	fa06 f303 	lsl.w	r3, r6, r3
 8010e64:	fa22 f20e 	lsr.w	r2, r2, lr
 8010e68:	ea43 0402 	orr.w	r4, r3, r2
 8010e6c:	4620      	mov	r0, r4
 8010e6e:	4629      	mov	r1, r5
 8010e70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010e74:	45c1      	cmp	r9, r8
 8010e76:	bf3a      	itte	cc
 8010e78:	f1a7 0808 	subcc.w	r8, r7, #8
 8010e7c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8010e80:	2200      	movcs	r2, #0
 8010e82:	f1b0 030b 	subs.w	r3, r0, #11
 8010e86:	d015      	beq.n	8010eb4 <__b2d+0x98>
 8010e88:	409e      	lsls	r6, r3
 8010e8a:	f1c3 0720 	rsb	r7, r3, #32
 8010e8e:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8010e92:	fa22 f107 	lsr.w	r1, r2, r7
 8010e96:	45c8      	cmp	r8, r9
 8010e98:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8010e9c:	ea46 0501 	orr.w	r5, r6, r1
 8010ea0:	bf8c      	ite	hi
 8010ea2:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8010ea6:	2100      	movls	r1, #0
 8010ea8:	fa02 f003 	lsl.w	r0, r2, r3
 8010eac:	40f9      	lsrs	r1, r7
 8010eae:	ea40 0401 	orr.w	r4, r0, r1
 8010eb2:	e7db      	b.n	8010e6c <__b2d+0x50>
 8010eb4:	ea46 0501 	orr.w	r5, r6, r1
 8010eb8:	4614      	mov	r4, r2
 8010eba:	e7d7      	b.n	8010e6c <__b2d+0x50>
 8010ebc:	3ff00000 	.word	0x3ff00000

08010ec0 <__d2b>:
 8010ec0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8010ec4:	2101      	movs	r1, #1
 8010ec6:	461c      	mov	r4, r3
 8010ec8:	4690      	mov	r8, r2
 8010eca:	9e08      	ldr	r6, [sp, #32]
 8010ecc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010ece:	f7ff fcc1 	bl	8010854 <_Balloc>
 8010ed2:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8010ed6:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8010eda:	4607      	mov	r7, r0
 8010edc:	bb34      	cbnz	r4, 8010f2c <__d2b+0x6c>
 8010ede:	9201      	str	r2, [sp, #4]
 8010ee0:	f1b8 0f00 	cmp.w	r8, #0
 8010ee4:	d027      	beq.n	8010f36 <__d2b+0x76>
 8010ee6:	a802      	add	r0, sp, #8
 8010ee8:	f840 8d08 	str.w	r8, [r0, #-8]!
 8010eec:	f7ff fd95 	bl	8010a1a <__lo0bits>
 8010ef0:	9900      	ldr	r1, [sp, #0]
 8010ef2:	b1f0      	cbz	r0, 8010f32 <__d2b+0x72>
 8010ef4:	9a01      	ldr	r2, [sp, #4]
 8010ef6:	f1c0 0320 	rsb	r3, r0, #32
 8010efa:	fa02 f303 	lsl.w	r3, r2, r3
 8010efe:	430b      	orrs	r3, r1
 8010f00:	40c2      	lsrs	r2, r0
 8010f02:	617b      	str	r3, [r7, #20]
 8010f04:	9201      	str	r2, [sp, #4]
 8010f06:	9b01      	ldr	r3, [sp, #4]
 8010f08:	61bb      	str	r3, [r7, #24]
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	bf14      	ite	ne
 8010f0e:	2102      	movne	r1, #2
 8010f10:	2101      	moveq	r1, #1
 8010f12:	6139      	str	r1, [r7, #16]
 8010f14:	b1c4      	cbz	r4, 8010f48 <__d2b+0x88>
 8010f16:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8010f1a:	4404      	add	r4, r0
 8010f1c:	6034      	str	r4, [r6, #0]
 8010f1e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010f22:	6028      	str	r0, [r5, #0]
 8010f24:	4638      	mov	r0, r7
 8010f26:	b002      	add	sp, #8
 8010f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f2c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8010f30:	e7d5      	b.n	8010ede <__d2b+0x1e>
 8010f32:	6179      	str	r1, [r7, #20]
 8010f34:	e7e7      	b.n	8010f06 <__d2b+0x46>
 8010f36:	a801      	add	r0, sp, #4
 8010f38:	f7ff fd6f 	bl	8010a1a <__lo0bits>
 8010f3c:	9b01      	ldr	r3, [sp, #4]
 8010f3e:	617b      	str	r3, [r7, #20]
 8010f40:	2101      	movs	r1, #1
 8010f42:	6139      	str	r1, [r7, #16]
 8010f44:	3020      	adds	r0, #32
 8010f46:	e7e5      	b.n	8010f14 <__d2b+0x54>
 8010f48:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8010f4c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010f50:	6030      	str	r0, [r6, #0]
 8010f52:	6918      	ldr	r0, [r3, #16]
 8010f54:	f7ff fd42 	bl	80109dc <__hi0bits>
 8010f58:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8010f5c:	e7e1      	b.n	8010f22 <__d2b+0x62>

08010f5e <__ratio>:
 8010f5e:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8010f62:	4688      	mov	r8, r1
 8010f64:	4669      	mov	r1, sp
 8010f66:	4681      	mov	r9, r0
 8010f68:	f7ff ff58 	bl	8010e1c <__b2d>
 8010f6c:	460d      	mov	r5, r1
 8010f6e:	4604      	mov	r4, r0
 8010f70:	a901      	add	r1, sp, #4
 8010f72:	4640      	mov	r0, r8
 8010f74:	f7ff ff52 	bl	8010e1c <__b2d>
 8010f78:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010f7c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8010f80:	9e00      	ldr	r6, [sp, #0]
 8010f82:	1a9a      	subs	r2, r3, r2
 8010f84:	9b01      	ldr	r3, [sp, #4]
 8010f86:	1af3      	subs	r3, r6, r3
 8010f88:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	bfd6      	itet	le
 8010f90:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010f94:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8010f98:	eb01 5103 	addle.w	r1, r1, r3, lsl #20
 8010f9c:	4602      	mov	r2, r0
 8010f9e:	460b      	mov	r3, r1
 8010fa0:	4620      	mov	r0, r4
 8010fa2:	4629      	mov	r1, r5
 8010fa4:	f7ef fc5e 	bl	8000864 <__aeabi_ddiv>
 8010fa8:	b002      	add	sp, #8
 8010faa:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

08010fae <__copybits>:
 8010fae:	3901      	subs	r1, #1
 8010fb0:	b510      	push	{r4, lr}
 8010fb2:	1149      	asrs	r1, r1, #5
 8010fb4:	6914      	ldr	r4, [r2, #16]
 8010fb6:	3101      	adds	r1, #1
 8010fb8:	f102 0314 	add.w	r3, r2, #20
 8010fbc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010fc0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010fc4:	42a3      	cmp	r3, r4
 8010fc6:	4602      	mov	r2, r0
 8010fc8:	d303      	bcc.n	8010fd2 <__copybits+0x24>
 8010fca:	2300      	movs	r3, #0
 8010fcc:	428a      	cmp	r2, r1
 8010fce:	d305      	bcc.n	8010fdc <__copybits+0x2e>
 8010fd0:	bd10      	pop	{r4, pc}
 8010fd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8010fd6:	f840 2b04 	str.w	r2, [r0], #4
 8010fda:	e7f3      	b.n	8010fc4 <__copybits+0x16>
 8010fdc:	f842 3b04 	str.w	r3, [r2], #4
 8010fe0:	e7f4      	b.n	8010fcc <__copybits+0x1e>

08010fe2 <__any_on>:
 8010fe2:	f100 0214 	add.w	r2, r0, #20
 8010fe6:	6900      	ldr	r0, [r0, #16]
 8010fe8:	114b      	asrs	r3, r1, #5
 8010fea:	4298      	cmp	r0, r3
 8010fec:	b510      	push	{r4, lr}
 8010fee:	db11      	blt.n	8011014 <__any_on+0x32>
 8010ff0:	dd0a      	ble.n	8011008 <__any_on+0x26>
 8010ff2:	f011 011f 	ands.w	r1, r1, #31
 8010ff6:	d007      	beq.n	8011008 <__any_on+0x26>
 8010ff8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010ffc:	fa24 f001 	lsr.w	r0, r4, r1
 8011000:	fa00 f101 	lsl.w	r1, r0, r1
 8011004:	428c      	cmp	r4, r1
 8011006:	d10b      	bne.n	8011020 <__any_on+0x3e>
 8011008:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801100c:	4293      	cmp	r3, r2
 801100e:	d803      	bhi.n	8011018 <__any_on+0x36>
 8011010:	2000      	movs	r0, #0
 8011012:	bd10      	pop	{r4, pc}
 8011014:	4603      	mov	r3, r0
 8011016:	e7f7      	b.n	8011008 <__any_on+0x26>
 8011018:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801101c:	2900      	cmp	r1, #0
 801101e:	d0f5      	beq.n	801100c <__any_on+0x2a>
 8011020:	2001      	movs	r0, #1
 8011022:	bd10      	pop	{r4, pc}

08011024 <_realloc_r>:
 8011024:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011028:	4682      	mov	sl, r0
 801102a:	460c      	mov	r4, r1
 801102c:	b929      	cbnz	r1, 801103a <_realloc_r+0x16>
 801102e:	4611      	mov	r1, r2
 8011030:	b003      	add	sp, #12
 8011032:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011036:	f7fa bce1 	b.w	800b9fc <_malloc_r>
 801103a:	9201      	str	r2, [sp, #4]
 801103c:	f7fb f95c 	bl	800c2f8 <__malloc_lock>
 8011040:	9a01      	ldr	r2, [sp, #4]
 8011042:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8011046:	f102 080b 	add.w	r8, r2, #11
 801104a:	f1b8 0f16 	cmp.w	r8, #22
 801104e:	f1a4 0908 	sub.w	r9, r4, #8
 8011052:	f025 0603 	bic.w	r6, r5, #3
 8011056:	d90a      	bls.n	801106e <_realloc_r+0x4a>
 8011058:	f038 0807 	bics.w	r8, r8, #7
 801105c:	d509      	bpl.n	8011072 <_realloc_r+0x4e>
 801105e:	230c      	movs	r3, #12
 8011060:	f8ca 3000 	str.w	r3, [sl]
 8011064:	2700      	movs	r7, #0
 8011066:	4638      	mov	r0, r7
 8011068:	b003      	add	sp, #12
 801106a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801106e:	f04f 0810 	mov.w	r8, #16
 8011072:	4590      	cmp	r8, r2
 8011074:	d3f3      	bcc.n	801105e <_realloc_r+0x3a>
 8011076:	45b0      	cmp	r8, r6
 8011078:	f340 8145 	ble.w	8011306 <_realloc_r+0x2e2>
 801107c:	4ba8      	ldr	r3, [pc, #672]	; (8011320 <_realloc_r+0x2fc>)
 801107e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8011082:	eb09 0106 	add.w	r1, r9, r6
 8011086:	4571      	cmp	r1, lr
 8011088:	469b      	mov	fp, r3
 801108a:	684b      	ldr	r3, [r1, #4]
 801108c:	d005      	beq.n	801109a <_realloc_r+0x76>
 801108e:	f023 0001 	bic.w	r0, r3, #1
 8011092:	4408      	add	r0, r1
 8011094:	6840      	ldr	r0, [r0, #4]
 8011096:	07c7      	lsls	r7, r0, #31
 8011098:	d447      	bmi.n	801112a <_realloc_r+0x106>
 801109a:	f023 0303 	bic.w	r3, r3, #3
 801109e:	4571      	cmp	r1, lr
 80110a0:	eb06 0703 	add.w	r7, r6, r3
 80110a4:	d119      	bne.n	80110da <_realloc_r+0xb6>
 80110a6:	f108 0010 	add.w	r0, r8, #16
 80110aa:	4287      	cmp	r7, r0
 80110ac:	db3f      	blt.n	801112e <_realloc_r+0x10a>
 80110ae:	eb09 0308 	add.w	r3, r9, r8
 80110b2:	eba7 0708 	sub.w	r7, r7, r8
 80110b6:	f047 0701 	orr.w	r7, r7, #1
 80110ba:	f8cb 3008 	str.w	r3, [fp, #8]
 80110be:	605f      	str	r7, [r3, #4]
 80110c0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80110c4:	f003 0301 	and.w	r3, r3, #1
 80110c8:	ea43 0308 	orr.w	r3, r3, r8
 80110cc:	f844 3c04 	str.w	r3, [r4, #-4]
 80110d0:	4650      	mov	r0, sl
 80110d2:	f7fb f917 	bl	800c304 <__malloc_unlock>
 80110d6:	4627      	mov	r7, r4
 80110d8:	e7c5      	b.n	8011066 <_realloc_r+0x42>
 80110da:	45b8      	cmp	r8, r7
 80110dc:	dc27      	bgt.n	801112e <_realloc_r+0x10a>
 80110de:	68cb      	ldr	r3, [r1, #12]
 80110e0:	688a      	ldr	r2, [r1, #8]
 80110e2:	60d3      	str	r3, [r2, #12]
 80110e4:	609a      	str	r2, [r3, #8]
 80110e6:	eba7 0008 	sub.w	r0, r7, r8
 80110ea:	280f      	cmp	r0, #15
 80110ec:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80110f0:	eb09 0207 	add.w	r2, r9, r7
 80110f4:	f240 8109 	bls.w	801130a <_realloc_r+0x2e6>
 80110f8:	eb09 0108 	add.w	r1, r9, r8
 80110fc:	f003 0301 	and.w	r3, r3, #1
 8011100:	ea43 0308 	orr.w	r3, r3, r8
 8011104:	f040 0001 	orr.w	r0, r0, #1
 8011108:	f8c9 3004 	str.w	r3, [r9, #4]
 801110c:	6048      	str	r0, [r1, #4]
 801110e:	6853      	ldr	r3, [r2, #4]
 8011110:	f043 0301 	orr.w	r3, r3, #1
 8011114:	6053      	str	r3, [r2, #4]
 8011116:	3108      	adds	r1, #8
 8011118:	4650      	mov	r0, sl
 801111a:	f7fe fc8f 	bl	800fa3c <_free_r>
 801111e:	4650      	mov	r0, sl
 8011120:	f7fb f8f0 	bl	800c304 <__malloc_unlock>
 8011124:	f109 0708 	add.w	r7, r9, #8
 8011128:	e79d      	b.n	8011066 <_realloc_r+0x42>
 801112a:	2300      	movs	r3, #0
 801112c:	4619      	mov	r1, r3
 801112e:	07e8      	lsls	r0, r5, #31
 8011130:	f100 8084 	bmi.w	801123c <_realloc_r+0x218>
 8011134:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8011138:	eba9 0505 	sub.w	r5, r9, r5
 801113c:	6868      	ldr	r0, [r5, #4]
 801113e:	f020 0003 	bic.w	r0, r0, #3
 8011142:	4430      	add	r0, r6
 8011144:	2900      	cmp	r1, #0
 8011146:	d076      	beq.n	8011236 <_realloc_r+0x212>
 8011148:	4571      	cmp	r1, lr
 801114a:	d150      	bne.n	80111ee <_realloc_r+0x1ca>
 801114c:	4403      	add	r3, r0
 801114e:	f108 0110 	add.w	r1, r8, #16
 8011152:	428b      	cmp	r3, r1
 8011154:	db6f      	blt.n	8011236 <_realloc_r+0x212>
 8011156:	462f      	mov	r7, r5
 8011158:	68ea      	ldr	r2, [r5, #12]
 801115a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 801115e:	60ca      	str	r2, [r1, #12]
 8011160:	6091      	str	r1, [r2, #8]
 8011162:	1f32      	subs	r2, r6, #4
 8011164:	2a24      	cmp	r2, #36	; 0x24
 8011166:	d83b      	bhi.n	80111e0 <_realloc_r+0x1bc>
 8011168:	2a13      	cmp	r2, #19
 801116a:	d936      	bls.n	80111da <_realloc_r+0x1b6>
 801116c:	6821      	ldr	r1, [r4, #0]
 801116e:	60a9      	str	r1, [r5, #8]
 8011170:	6861      	ldr	r1, [r4, #4]
 8011172:	60e9      	str	r1, [r5, #12]
 8011174:	2a1b      	cmp	r2, #27
 8011176:	d81c      	bhi.n	80111b2 <_realloc_r+0x18e>
 8011178:	f105 0210 	add.w	r2, r5, #16
 801117c:	f104 0108 	add.w	r1, r4, #8
 8011180:	6808      	ldr	r0, [r1, #0]
 8011182:	6010      	str	r0, [r2, #0]
 8011184:	6848      	ldr	r0, [r1, #4]
 8011186:	6050      	str	r0, [r2, #4]
 8011188:	6889      	ldr	r1, [r1, #8]
 801118a:	6091      	str	r1, [r2, #8]
 801118c:	eb05 0208 	add.w	r2, r5, r8
 8011190:	eba3 0308 	sub.w	r3, r3, r8
 8011194:	f043 0301 	orr.w	r3, r3, #1
 8011198:	f8cb 2008 	str.w	r2, [fp, #8]
 801119c:	6053      	str	r3, [r2, #4]
 801119e:	686b      	ldr	r3, [r5, #4]
 80111a0:	f003 0301 	and.w	r3, r3, #1
 80111a4:	ea43 0308 	orr.w	r3, r3, r8
 80111a8:	606b      	str	r3, [r5, #4]
 80111aa:	4650      	mov	r0, sl
 80111ac:	f7fb f8aa 	bl	800c304 <__malloc_unlock>
 80111b0:	e759      	b.n	8011066 <_realloc_r+0x42>
 80111b2:	68a1      	ldr	r1, [r4, #8]
 80111b4:	6129      	str	r1, [r5, #16]
 80111b6:	68e1      	ldr	r1, [r4, #12]
 80111b8:	6169      	str	r1, [r5, #20]
 80111ba:	2a24      	cmp	r2, #36	; 0x24
 80111bc:	bf01      	itttt	eq
 80111be:	6922      	ldreq	r2, [r4, #16]
 80111c0:	61aa      	streq	r2, [r5, #24]
 80111c2:	6960      	ldreq	r0, [r4, #20]
 80111c4:	61e8      	streq	r0, [r5, #28]
 80111c6:	bf19      	ittee	ne
 80111c8:	f105 0218 	addne.w	r2, r5, #24
 80111cc:	f104 0110 	addne.w	r1, r4, #16
 80111d0:	f105 0220 	addeq.w	r2, r5, #32
 80111d4:	f104 0118 	addeq.w	r1, r4, #24
 80111d8:	e7d2      	b.n	8011180 <_realloc_r+0x15c>
 80111da:	463a      	mov	r2, r7
 80111dc:	4621      	mov	r1, r4
 80111de:	e7cf      	b.n	8011180 <_realloc_r+0x15c>
 80111e0:	4621      	mov	r1, r4
 80111e2:	4638      	mov	r0, r7
 80111e4:	9301      	str	r3, [sp, #4]
 80111e6:	f7ff fb1b 	bl	8010820 <memmove>
 80111ea:	9b01      	ldr	r3, [sp, #4]
 80111ec:	e7ce      	b.n	801118c <_realloc_r+0x168>
 80111ee:	18c7      	adds	r7, r0, r3
 80111f0:	45b8      	cmp	r8, r7
 80111f2:	dc20      	bgt.n	8011236 <_realloc_r+0x212>
 80111f4:	68cb      	ldr	r3, [r1, #12]
 80111f6:	688a      	ldr	r2, [r1, #8]
 80111f8:	60d3      	str	r3, [r2, #12]
 80111fa:	609a      	str	r2, [r3, #8]
 80111fc:	4628      	mov	r0, r5
 80111fe:	68eb      	ldr	r3, [r5, #12]
 8011200:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8011204:	60d3      	str	r3, [r2, #12]
 8011206:	609a      	str	r2, [r3, #8]
 8011208:	1f32      	subs	r2, r6, #4
 801120a:	2a24      	cmp	r2, #36	; 0x24
 801120c:	d842      	bhi.n	8011294 <_realloc_r+0x270>
 801120e:	2a13      	cmp	r2, #19
 8011210:	d93e      	bls.n	8011290 <_realloc_r+0x26c>
 8011212:	6823      	ldr	r3, [r4, #0]
 8011214:	60ab      	str	r3, [r5, #8]
 8011216:	6863      	ldr	r3, [r4, #4]
 8011218:	60eb      	str	r3, [r5, #12]
 801121a:	2a1b      	cmp	r2, #27
 801121c:	d824      	bhi.n	8011268 <_realloc_r+0x244>
 801121e:	f105 0010 	add.w	r0, r5, #16
 8011222:	f104 0308 	add.w	r3, r4, #8
 8011226:	681a      	ldr	r2, [r3, #0]
 8011228:	6002      	str	r2, [r0, #0]
 801122a:	685a      	ldr	r2, [r3, #4]
 801122c:	6042      	str	r2, [r0, #4]
 801122e:	689b      	ldr	r3, [r3, #8]
 8011230:	6083      	str	r3, [r0, #8]
 8011232:	46a9      	mov	r9, r5
 8011234:	e757      	b.n	80110e6 <_realloc_r+0xc2>
 8011236:	4580      	cmp	r8, r0
 8011238:	4607      	mov	r7, r0
 801123a:	dddf      	ble.n	80111fc <_realloc_r+0x1d8>
 801123c:	4611      	mov	r1, r2
 801123e:	4650      	mov	r0, sl
 8011240:	f7fa fbdc 	bl	800b9fc <_malloc_r>
 8011244:	4607      	mov	r7, r0
 8011246:	2800      	cmp	r0, #0
 8011248:	d0af      	beq.n	80111aa <_realloc_r+0x186>
 801124a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801124e:	f023 0301 	bic.w	r3, r3, #1
 8011252:	f1a0 0208 	sub.w	r2, r0, #8
 8011256:	444b      	add	r3, r9
 8011258:	429a      	cmp	r2, r3
 801125a:	d11f      	bne.n	801129c <_realloc_r+0x278>
 801125c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8011260:	f027 0703 	bic.w	r7, r7, #3
 8011264:	4437      	add	r7, r6
 8011266:	e73e      	b.n	80110e6 <_realloc_r+0xc2>
 8011268:	68a3      	ldr	r3, [r4, #8]
 801126a:	612b      	str	r3, [r5, #16]
 801126c:	68e3      	ldr	r3, [r4, #12]
 801126e:	616b      	str	r3, [r5, #20]
 8011270:	2a24      	cmp	r2, #36	; 0x24
 8011272:	bf01      	itttt	eq
 8011274:	6923      	ldreq	r3, [r4, #16]
 8011276:	61ab      	streq	r3, [r5, #24]
 8011278:	6962      	ldreq	r2, [r4, #20]
 801127a:	61ea      	streq	r2, [r5, #28]
 801127c:	bf19      	ittee	ne
 801127e:	f105 0018 	addne.w	r0, r5, #24
 8011282:	f104 0310 	addne.w	r3, r4, #16
 8011286:	f105 0020 	addeq.w	r0, r5, #32
 801128a:	f104 0318 	addeq.w	r3, r4, #24
 801128e:	e7ca      	b.n	8011226 <_realloc_r+0x202>
 8011290:	4623      	mov	r3, r4
 8011292:	e7c8      	b.n	8011226 <_realloc_r+0x202>
 8011294:	4621      	mov	r1, r4
 8011296:	f7ff fac3 	bl	8010820 <memmove>
 801129a:	e7ca      	b.n	8011232 <_realloc_r+0x20e>
 801129c:	1f32      	subs	r2, r6, #4
 801129e:	2a24      	cmp	r2, #36	; 0x24
 80112a0:	d82d      	bhi.n	80112fe <_realloc_r+0x2da>
 80112a2:	2a13      	cmp	r2, #19
 80112a4:	d928      	bls.n	80112f8 <_realloc_r+0x2d4>
 80112a6:	6823      	ldr	r3, [r4, #0]
 80112a8:	6003      	str	r3, [r0, #0]
 80112aa:	6863      	ldr	r3, [r4, #4]
 80112ac:	6043      	str	r3, [r0, #4]
 80112ae:	2a1b      	cmp	r2, #27
 80112b0:	d80e      	bhi.n	80112d0 <_realloc_r+0x2ac>
 80112b2:	f100 0308 	add.w	r3, r0, #8
 80112b6:	f104 0208 	add.w	r2, r4, #8
 80112ba:	6811      	ldr	r1, [r2, #0]
 80112bc:	6019      	str	r1, [r3, #0]
 80112be:	6851      	ldr	r1, [r2, #4]
 80112c0:	6059      	str	r1, [r3, #4]
 80112c2:	6892      	ldr	r2, [r2, #8]
 80112c4:	609a      	str	r2, [r3, #8]
 80112c6:	4621      	mov	r1, r4
 80112c8:	4650      	mov	r0, sl
 80112ca:	f7fe fbb7 	bl	800fa3c <_free_r>
 80112ce:	e76c      	b.n	80111aa <_realloc_r+0x186>
 80112d0:	68a3      	ldr	r3, [r4, #8]
 80112d2:	6083      	str	r3, [r0, #8]
 80112d4:	68e3      	ldr	r3, [r4, #12]
 80112d6:	60c3      	str	r3, [r0, #12]
 80112d8:	2a24      	cmp	r2, #36	; 0x24
 80112da:	bf01      	itttt	eq
 80112dc:	6923      	ldreq	r3, [r4, #16]
 80112de:	6103      	streq	r3, [r0, #16]
 80112e0:	6961      	ldreq	r1, [r4, #20]
 80112e2:	6141      	streq	r1, [r0, #20]
 80112e4:	bf19      	ittee	ne
 80112e6:	f100 0310 	addne.w	r3, r0, #16
 80112ea:	f104 0210 	addne.w	r2, r4, #16
 80112ee:	f100 0318 	addeq.w	r3, r0, #24
 80112f2:	f104 0218 	addeq.w	r2, r4, #24
 80112f6:	e7e0      	b.n	80112ba <_realloc_r+0x296>
 80112f8:	4603      	mov	r3, r0
 80112fa:	4622      	mov	r2, r4
 80112fc:	e7dd      	b.n	80112ba <_realloc_r+0x296>
 80112fe:	4621      	mov	r1, r4
 8011300:	f7ff fa8e 	bl	8010820 <memmove>
 8011304:	e7df      	b.n	80112c6 <_realloc_r+0x2a2>
 8011306:	4637      	mov	r7, r6
 8011308:	e6ed      	b.n	80110e6 <_realloc_r+0xc2>
 801130a:	f003 0301 	and.w	r3, r3, #1
 801130e:	431f      	orrs	r7, r3
 8011310:	f8c9 7004 	str.w	r7, [r9, #4]
 8011314:	6853      	ldr	r3, [r2, #4]
 8011316:	f043 0301 	orr.w	r3, r3, #1
 801131a:	6053      	str	r3, [r2, #4]
 801131c:	e6ff      	b.n	801111e <_realloc_r+0xfa>
 801131e:	bf00      	nop
 8011320:	20000108 	.word	0x20000108

08011324 <siscanf>:
 8011324:	b40e      	push	{r1, r2, r3}
 8011326:	b530      	push	{r4, r5, lr}
 8011328:	b09c      	sub	sp, #112	; 0x70
 801132a:	ac1f      	add	r4, sp, #124	; 0x7c
 801132c:	f44f 7201 	mov.w	r2, #516	; 0x204
 8011330:	f854 5b04 	ldr.w	r5, [r4], #4
 8011334:	f8ad 2014 	strh.w	r2, [sp, #20]
 8011338:	9002      	str	r0, [sp, #8]
 801133a:	9006      	str	r0, [sp, #24]
 801133c:	f7ee ff52 	bl	80001e4 <strlen>
 8011340:	4b0b      	ldr	r3, [pc, #44]	; (8011370 <siscanf+0x4c>)
 8011342:	9003      	str	r0, [sp, #12]
 8011344:	9007      	str	r0, [sp, #28]
 8011346:	930b      	str	r3, [sp, #44]	; 0x2c
 8011348:	480a      	ldr	r0, [pc, #40]	; (8011374 <siscanf+0x50>)
 801134a:	9401      	str	r4, [sp, #4]
 801134c:	2300      	movs	r3, #0
 801134e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011350:	9314      	str	r3, [sp, #80]	; 0x50
 8011352:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011356:	f8ad 3016 	strh.w	r3, [sp, #22]
 801135a:	462a      	mov	r2, r5
 801135c:	4623      	mov	r3, r4
 801135e:	a902      	add	r1, sp, #8
 8011360:	6800      	ldr	r0, [r0, #0]
 8011362:	f000 f99f 	bl	80116a4 <__ssvfiscanf_r>
 8011366:	b01c      	add	sp, #112	; 0x70
 8011368:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801136c:	b003      	add	sp, #12
 801136e:	4770      	bx	lr
 8011370:	0801139b 	.word	0x0801139b
 8011374:	20000014 	.word	0x20000014

08011378 <__sread>:
 8011378:	b510      	push	{r4, lr}
 801137a:	460c      	mov	r4, r1
 801137c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011380:	f000 ff3c 	bl	80121fc <_read_r>
 8011384:	2800      	cmp	r0, #0
 8011386:	bfab      	itete	ge
 8011388:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801138a:	89a3      	ldrhlt	r3, [r4, #12]
 801138c:	181b      	addge	r3, r3, r0
 801138e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011392:	bfac      	ite	ge
 8011394:	6563      	strge	r3, [r4, #84]	; 0x54
 8011396:	81a3      	strhlt	r3, [r4, #12]
 8011398:	bd10      	pop	{r4, pc}

0801139a <__seofread>:
 801139a:	2000      	movs	r0, #0
 801139c:	4770      	bx	lr

0801139e <__swrite>:
 801139e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113a2:	461f      	mov	r7, r3
 80113a4:	898b      	ldrh	r3, [r1, #12]
 80113a6:	05db      	lsls	r3, r3, #23
 80113a8:	4605      	mov	r5, r0
 80113aa:	460c      	mov	r4, r1
 80113ac:	4616      	mov	r6, r2
 80113ae:	d505      	bpl.n	80113bc <__swrite+0x1e>
 80113b0:	2302      	movs	r3, #2
 80113b2:	2200      	movs	r2, #0
 80113b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80113b8:	f000 fee2 	bl	8012180 <_lseek_r>
 80113bc:	89a3      	ldrh	r3, [r4, #12]
 80113be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80113c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80113c6:	81a3      	strh	r3, [r4, #12]
 80113c8:	4632      	mov	r2, r6
 80113ca:	463b      	mov	r3, r7
 80113cc:	4628      	mov	r0, r5
 80113ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80113d2:	f000 bd73 	b.w	8011ebc <_write_r>

080113d6 <__sseek>:
 80113d6:	b510      	push	{r4, lr}
 80113d8:	460c      	mov	r4, r1
 80113da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80113de:	f000 fecf 	bl	8012180 <_lseek_r>
 80113e2:	1c43      	adds	r3, r0, #1
 80113e4:	89a3      	ldrh	r3, [r4, #12]
 80113e6:	bf15      	itete	ne
 80113e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80113ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80113ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80113f2:	81a3      	strheq	r3, [r4, #12]
 80113f4:	bf18      	it	ne
 80113f6:	81a3      	strhne	r3, [r4, #12]
 80113f8:	bd10      	pop	{r4, pc}

080113fa <__sclose>:
 80113fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80113fe:	f000 bd9d 	b.w	8011f3c <_close_r>

08011402 <strcpy>:
 8011402:	4603      	mov	r3, r0
 8011404:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011408:	f803 2b01 	strb.w	r2, [r3], #1
 801140c:	2a00      	cmp	r2, #0
 801140e:	d1f9      	bne.n	8011404 <strcpy+0x2>
 8011410:	4770      	bx	lr

08011412 <strncmp>:
 8011412:	b510      	push	{r4, lr}
 8011414:	b16a      	cbz	r2, 8011432 <strncmp+0x20>
 8011416:	3901      	subs	r1, #1
 8011418:	1884      	adds	r4, r0, r2
 801141a:	f810 3b01 	ldrb.w	r3, [r0], #1
 801141e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011422:	4293      	cmp	r3, r2
 8011424:	d103      	bne.n	801142e <strncmp+0x1c>
 8011426:	42a0      	cmp	r0, r4
 8011428:	d001      	beq.n	801142e <strncmp+0x1c>
 801142a:	2b00      	cmp	r3, #0
 801142c:	d1f5      	bne.n	801141a <strncmp+0x8>
 801142e:	1a98      	subs	r0, r3, r2
 8011430:	bd10      	pop	{r4, pc}
 8011432:	4610      	mov	r0, r2
 8011434:	bd10      	pop	{r4, pc}

08011436 <_strtoul_l.isra.0>:
 8011436:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801143a:	4680      	mov	r8, r0
 801143c:	4689      	mov	r9, r1
 801143e:	4692      	mov	sl, r2
 8011440:	461e      	mov	r6, r3
 8011442:	460f      	mov	r7, r1
 8011444:	463d      	mov	r5, r7
 8011446:	9808      	ldr	r0, [sp, #32]
 8011448:	f815 4b01 	ldrb.w	r4, [r5], #1
 801144c:	f7ff f942 	bl	80106d4 <__locale_ctype_ptr_l>
 8011450:	4420      	add	r0, r4
 8011452:	7843      	ldrb	r3, [r0, #1]
 8011454:	f013 0308 	ands.w	r3, r3, #8
 8011458:	d10a      	bne.n	8011470 <_strtoul_l.isra.0+0x3a>
 801145a:	2c2d      	cmp	r4, #45	; 0x2d
 801145c:	d10a      	bne.n	8011474 <_strtoul_l.isra.0+0x3e>
 801145e:	782c      	ldrb	r4, [r5, #0]
 8011460:	2301      	movs	r3, #1
 8011462:	1cbd      	adds	r5, r7, #2
 8011464:	b15e      	cbz	r6, 801147e <_strtoul_l.isra.0+0x48>
 8011466:	2e10      	cmp	r6, #16
 8011468:	d113      	bne.n	8011492 <_strtoul_l.isra.0+0x5c>
 801146a:	2c30      	cmp	r4, #48	; 0x30
 801146c:	d009      	beq.n	8011482 <_strtoul_l.isra.0+0x4c>
 801146e:	e010      	b.n	8011492 <_strtoul_l.isra.0+0x5c>
 8011470:	462f      	mov	r7, r5
 8011472:	e7e7      	b.n	8011444 <_strtoul_l.isra.0+0xe>
 8011474:	2c2b      	cmp	r4, #43	; 0x2b
 8011476:	bf04      	itt	eq
 8011478:	782c      	ldrbeq	r4, [r5, #0]
 801147a:	1cbd      	addeq	r5, r7, #2
 801147c:	e7f2      	b.n	8011464 <_strtoul_l.isra.0+0x2e>
 801147e:	2c30      	cmp	r4, #48	; 0x30
 8011480:	d125      	bne.n	80114ce <_strtoul_l.isra.0+0x98>
 8011482:	782a      	ldrb	r2, [r5, #0]
 8011484:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8011488:	2a58      	cmp	r2, #88	; 0x58
 801148a:	d14a      	bne.n	8011522 <_strtoul_l.isra.0+0xec>
 801148c:	786c      	ldrb	r4, [r5, #1]
 801148e:	2610      	movs	r6, #16
 8011490:	3502      	adds	r5, #2
 8011492:	f04f 31ff 	mov.w	r1, #4294967295
 8011496:	2700      	movs	r7, #0
 8011498:	fbb1 f1f6 	udiv	r1, r1, r6
 801149c:	fb06 fe01 	mul.w	lr, r6, r1
 80114a0:	ea6f 0e0e 	mvn.w	lr, lr
 80114a4:	4638      	mov	r0, r7
 80114a6:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 80114aa:	2a09      	cmp	r2, #9
 80114ac:	d811      	bhi.n	80114d2 <_strtoul_l.isra.0+0x9c>
 80114ae:	4614      	mov	r4, r2
 80114b0:	42a6      	cmp	r6, r4
 80114b2:	dd1d      	ble.n	80114f0 <_strtoul_l.isra.0+0xba>
 80114b4:	2f00      	cmp	r7, #0
 80114b6:	db18      	blt.n	80114ea <_strtoul_l.isra.0+0xb4>
 80114b8:	4281      	cmp	r1, r0
 80114ba:	d316      	bcc.n	80114ea <_strtoul_l.isra.0+0xb4>
 80114bc:	d101      	bne.n	80114c2 <_strtoul_l.isra.0+0x8c>
 80114be:	45a6      	cmp	lr, r4
 80114c0:	db13      	blt.n	80114ea <_strtoul_l.isra.0+0xb4>
 80114c2:	fb00 4006 	mla	r0, r0, r6, r4
 80114c6:	2701      	movs	r7, #1
 80114c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80114cc:	e7eb      	b.n	80114a6 <_strtoul_l.isra.0+0x70>
 80114ce:	260a      	movs	r6, #10
 80114d0:	e7df      	b.n	8011492 <_strtoul_l.isra.0+0x5c>
 80114d2:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 80114d6:	2a19      	cmp	r2, #25
 80114d8:	d801      	bhi.n	80114de <_strtoul_l.isra.0+0xa8>
 80114da:	3c37      	subs	r4, #55	; 0x37
 80114dc:	e7e8      	b.n	80114b0 <_strtoul_l.isra.0+0x7a>
 80114de:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 80114e2:	2a19      	cmp	r2, #25
 80114e4:	d804      	bhi.n	80114f0 <_strtoul_l.isra.0+0xba>
 80114e6:	3c57      	subs	r4, #87	; 0x57
 80114e8:	e7e2      	b.n	80114b0 <_strtoul_l.isra.0+0x7a>
 80114ea:	f04f 37ff 	mov.w	r7, #4294967295
 80114ee:	e7eb      	b.n	80114c8 <_strtoul_l.isra.0+0x92>
 80114f0:	2f00      	cmp	r7, #0
 80114f2:	da09      	bge.n	8011508 <_strtoul_l.isra.0+0xd2>
 80114f4:	2322      	movs	r3, #34	; 0x22
 80114f6:	f8c8 3000 	str.w	r3, [r8]
 80114fa:	f04f 30ff 	mov.w	r0, #4294967295
 80114fe:	f1ba 0f00 	cmp.w	sl, #0
 8011502:	d107      	bne.n	8011514 <_strtoul_l.isra.0+0xde>
 8011504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011508:	b103      	cbz	r3, 801150c <_strtoul_l.isra.0+0xd6>
 801150a:	4240      	negs	r0, r0
 801150c:	f1ba 0f00 	cmp.w	sl, #0
 8011510:	d00c      	beq.n	801152c <_strtoul_l.isra.0+0xf6>
 8011512:	b127      	cbz	r7, 801151e <_strtoul_l.isra.0+0xe8>
 8011514:	3d01      	subs	r5, #1
 8011516:	f8ca 5000 	str.w	r5, [sl]
 801151a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801151e:	464d      	mov	r5, r9
 8011520:	e7f9      	b.n	8011516 <_strtoul_l.isra.0+0xe0>
 8011522:	2430      	movs	r4, #48	; 0x30
 8011524:	2e00      	cmp	r6, #0
 8011526:	d1b4      	bne.n	8011492 <_strtoul_l.isra.0+0x5c>
 8011528:	2608      	movs	r6, #8
 801152a:	e7b2      	b.n	8011492 <_strtoul_l.isra.0+0x5c>
 801152c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08011530 <_strtoul_r>:
 8011530:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011532:	4c06      	ldr	r4, [pc, #24]	; (801154c <_strtoul_r+0x1c>)
 8011534:	4d06      	ldr	r5, [pc, #24]	; (8011550 <_strtoul_r+0x20>)
 8011536:	6824      	ldr	r4, [r4, #0]
 8011538:	6a24      	ldr	r4, [r4, #32]
 801153a:	2c00      	cmp	r4, #0
 801153c:	bf08      	it	eq
 801153e:	462c      	moveq	r4, r5
 8011540:	9400      	str	r4, [sp, #0]
 8011542:	f7ff ff78 	bl	8011436 <_strtoul_l.isra.0>
 8011546:	b003      	add	sp, #12
 8011548:	bd30      	pop	{r4, r5, pc}
 801154a:	bf00      	nop
 801154c:	20000014 	.word	0x20000014
 8011550:	20000560 	.word	0x20000560

08011554 <strtoul>:
 8011554:	4b08      	ldr	r3, [pc, #32]	; (8011578 <strtoul+0x24>)
 8011556:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011558:	681c      	ldr	r4, [r3, #0]
 801155a:	4d08      	ldr	r5, [pc, #32]	; (801157c <strtoul+0x28>)
 801155c:	6a23      	ldr	r3, [r4, #32]
 801155e:	2b00      	cmp	r3, #0
 8011560:	bf08      	it	eq
 8011562:	462b      	moveq	r3, r5
 8011564:	9300      	str	r3, [sp, #0]
 8011566:	4613      	mov	r3, r2
 8011568:	460a      	mov	r2, r1
 801156a:	4601      	mov	r1, r0
 801156c:	4620      	mov	r0, r4
 801156e:	f7ff ff62 	bl	8011436 <_strtoul_l.isra.0>
 8011572:	b003      	add	sp, #12
 8011574:	bd30      	pop	{r4, r5, pc}
 8011576:	bf00      	nop
 8011578:	20000014 	.word	0x20000014
 801157c:	20000560 	.word	0x20000560

08011580 <_sungetc_r>:
 8011580:	b538      	push	{r3, r4, r5, lr}
 8011582:	1c4b      	adds	r3, r1, #1
 8011584:	4614      	mov	r4, r2
 8011586:	d103      	bne.n	8011590 <_sungetc_r+0x10>
 8011588:	f04f 35ff 	mov.w	r5, #4294967295
 801158c:	4628      	mov	r0, r5
 801158e:	bd38      	pop	{r3, r4, r5, pc}
 8011590:	8993      	ldrh	r3, [r2, #12]
 8011592:	f023 0320 	bic.w	r3, r3, #32
 8011596:	8193      	strh	r3, [r2, #12]
 8011598:	6b53      	ldr	r3, [r2, #52]	; 0x34
 801159a:	6852      	ldr	r2, [r2, #4]
 801159c:	b2cd      	uxtb	r5, r1
 801159e:	b18b      	cbz	r3, 80115c4 <_sungetc_r+0x44>
 80115a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80115a2:	429a      	cmp	r2, r3
 80115a4:	da08      	bge.n	80115b8 <_sungetc_r+0x38>
 80115a6:	6823      	ldr	r3, [r4, #0]
 80115a8:	1e5a      	subs	r2, r3, #1
 80115aa:	6022      	str	r2, [r4, #0]
 80115ac:	f803 5c01 	strb.w	r5, [r3, #-1]
 80115b0:	6863      	ldr	r3, [r4, #4]
 80115b2:	3301      	adds	r3, #1
 80115b4:	6063      	str	r3, [r4, #4]
 80115b6:	e7e9      	b.n	801158c <_sungetc_r+0xc>
 80115b8:	4621      	mov	r1, r4
 80115ba:	f000 fc01 	bl	8011dc0 <__submore>
 80115be:	2800      	cmp	r0, #0
 80115c0:	d0f1      	beq.n	80115a6 <_sungetc_r+0x26>
 80115c2:	e7e1      	b.n	8011588 <_sungetc_r+0x8>
 80115c4:	6921      	ldr	r1, [r4, #16]
 80115c6:	6823      	ldr	r3, [r4, #0]
 80115c8:	b151      	cbz	r1, 80115e0 <_sungetc_r+0x60>
 80115ca:	4299      	cmp	r1, r3
 80115cc:	d208      	bcs.n	80115e0 <_sungetc_r+0x60>
 80115ce:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80115d2:	428d      	cmp	r5, r1
 80115d4:	d104      	bne.n	80115e0 <_sungetc_r+0x60>
 80115d6:	3b01      	subs	r3, #1
 80115d8:	3201      	adds	r2, #1
 80115da:	6023      	str	r3, [r4, #0]
 80115dc:	6062      	str	r2, [r4, #4]
 80115de:	e7d5      	b.n	801158c <_sungetc_r+0xc>
 80115e0:	63e3      	str	r3, [r4, #60]	; 0x3c
 80115e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80115e6:	6363      	str	r3, [r4, #52]	; 0x34
 80115e8:	2303      	movs	r3, #3
 80115ea:	63a3      	str	r3, [r4, #56]	; 0x38
 80115ec:	4623      	mov	r3, r4
 80115ee:	6422      	str	r2, [r4, #64]	; 0x40
 80115f0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80115f4:	6023      	str	r3, [r4, #0]
 80115f6:	2301      	movs	r3, #1
 80115f8:	e7dc      	b.n	80115b4 <_sungetc_r+0x34>

080115fa <__ssrefill_r>:
 80115fa:	b510      	push	{r4, lr}
 80115fc:	460c      	mov	r4, r1
 80115fe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8011600:	b169      	cbz	r1, 801161e <__ssrefill_r+0x24>
 8011602:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011606:	4299      	cmp	r1, r3
 8011608:	d001      	beq.n	801160e <__ssrefill_r+0x14>
 801160a:	f7fe fa17 	bl	800fa3c <_free_r>
 801160e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011610:	6063      	str	r3, [r4, #4]
 8011612:	2000      	movs	r0, #0
 8011614:	6360      	str	r0, [r4, #52]	; 0x34
 8011616:	b113      	cbz	r3, 801161e <__ssrefill_r+0x24>
 8011618:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801161a:	6023      	str	r3, [r4, #0]
 801161c:	bd10      	pop	{r4, pc}
 801161e:	6923      	ldr	r3, [r4, #16]
 8011620:	6023      	str	r3, [r4, #0]
 8011622:	2300      	movs	r3, #0
 8011624:	6063      	str	r3, [r4, #4]
 8011626:	89a3      	ldrh	r3, [r4, #12]
 8011628:	f043 0320 	orr.w	r3, r3, #32
 801162c:	81a3      	strh	r3, [r4, #12]
 801162e:	f04f 30ff 	mov.w	r0, #4294967295
 8011632:	bd10      	pop	{r4, pc}

08011634 <_sfread_r>:
 8011634:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011638:	4615      	mov	r5, r2
 801163a:	435d      	muls	r5, r3
 801163c:	4682      	mov	sl, r0
 801163e:	4691      	mov	r9, r2
 8011640:	4698      	mov	r8, r3
 8011642:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8011644:	d029      	beq.n	801169a <_sfread_r+0x66>
 8011646:	460f      	mov	r7, r1
 8011648:	462e      	mov	r6, r5
 801164a:	f04f 0b00 	mov.w	fp, #0
 801164e:	6863      	ldr	r3, [r4, #4]
 8011650:	429e      	cmp	r6, r3
 8011652:	d80c      	bhi.n	801166e <_sfread_r+0x3a>
 8011654:	4632      	mov	r2, r6
 8011656:	6821      	ldr	r1, [r4, #0]
 8011658:	4638      	mov	r0, r7
 801165a:	f7fa fbdd 	bl	800be18 <memcpy>
 801165e:	6863      	ldr	r3, [r4, #4]
 8011660:	6825      	ldr	r5, [r4, #0]
 8011662:	1b9b      	subs	r3, r3, r6
 8011664:	4435      	add	r5, r6
 8011666:	6025      	str	r5, [r4, #0]
 8011668:	6063      	str	r3, [r4, #4]
 801166a:	4645      	mov	r5, r8
 801166c:	e015      	b.n	801169a <_sfread_r+0x66>
 801166e:	461a      	mov	r2, r3
 8011670:	6821      	ldr	r1, [r4, #0]
 8011672:	9301      	str	r3, [sp, #4]
 8011674:	4638      	mov	r0, r7
 8011676:	f7fa fbcf 	bl	800be18 <memcpy>
 801167a:	9b01      	ldr	r3, [sp, #4]
 801167c:	6822      	ldr	r2, [r4, #0]
 801167e:	441a      	add	r2, r3
 8011680:	e884 0804 	stmia.w	r4, {r2, fp}
 8011684:	4621      	mov	r1, r4
 8011686:	4650      	mov	r0, sl
 8011688:	441f      	add	r7, r3
 801168a:	1af6      	subs	r6, r6, r3
 801168c:	f7ff ffb5 	bl	80115fa <__ssrefill_r>
 8011690:	2800      	cmp	r0, #0
 8011692:	d0dc      	beq.n	801164e <_sfread_r+0x1a>
 8011694:	1bad      	subs	r5, r5, r6
 8011696:	fbb5 f5f9 	udiv	r5, r5, r9
 801169a:	4628      	mov	r0, r5
 801169c:	b003      	add	sp, #12
 801169e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080116a4 <__ssvfiscanf_r>:
 80116a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116a8:	461e      	mov	r6, r3
 80116aa:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 80116ae:	b0d7      	sub	sp, #348	; 0x15c
 80116b0:	049c      	lsls	r4, r3, #18
 80116b2:	9003      	str	r0, [sp, #12]
 80116b4:	460d      	mov	r5, r1
 80116b6:	d406      	bmi.n	80116c6 <__ssvfiscanf_r+0x22>
 80116b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80116bc:	818b      	strh	r3, [r1, #12]
 80116be:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80116c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80116c4:	664b      	str	r3, [r1, #100]	; 0x64
 80116c6:	2300      	movs	r3, #0
 80116c8:	9206      	str	r2, [sp, #24]
 80116ca:	9305      	str	r3, [sp, #20]
 80116cc:	4699      	mov	r9, r3
 80116ce:	4698      	mov	r8, r3
 80116d0:	9304      	str	r3, [sp, #16]
 80116d2:	9a06      	ldr	r2, [sp, #24]
 80116d4:	f812 3b01 	ldrb.w	r3, [r2], #1
 80116d8:	9206      	str	r2, [sp, #24]
 80116da:	9309      	str	r3, [sp, #36]	; 0x24
 80116dc:	2b00      	cmp	r3, #0
 80116de:	f000 8099 	beq.w	8011814 <__ssvfiscanf_r+0x170>
 80116e2:	f7fe fffb 	bl	80106dc <__locale_ctype_ptr>
 80116e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80116e8:	4418      	add	r0, r3
 80116ea:	7844      	ldrb	r4, [r0, #1]
 80116ec:	f014 0408 	ands.w	r4, r4, #8
 80116f0:	d019      	beq.n	8011726 <__ssvfiscanf_r+0x82>
 80116f2:	686b      	ldr	r3, [r5, #4]
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	dd0f      	ble.n	8011718 <__ssvfiscanf_r+0x74>
 80116f8:	f7fe fff0 	bl	80106dc <__locale_ctype_ptr>
 80116fc:	682b      	ldr	r3, [r5, #0]
 80116fe:	781a      	ldrb	r2, [r3, #0]
 8011700:	4410      	add	r0, r2
 8011702:	7842      	ldrb	r2, [r0, #1]
 8011704:	0710      	lsls	r0, r2, #28
 8011706:	d5e4      	bpl.n	80116d2 <__ssvfiscanf_r+0x2e>
 8011708:	686a      	ldr	r2, [r5, #4]
 801170a:	3301      	adds	r3, #1
 801170c:	3a01      	subs	r2, #1
 801170e:	f108 0801 	add.w	r8, r8, #1
 8011712:	606a      	str	r2, [r5, #4]
 8011714:	602b      	str	r3, [r5, #0]
 8011716:	e7ec      	b.n	80116f2 <__ssvfiscanf_r+0x4e>
 8011718:	4629      	mov	r1, r5
 801171a:	9803      	ldr	r0, [sp, #12]
 801171c:	f7ff ff6d 	bl	80115fa <__ssrefill_r>
 8011720:	2800      	cmp	r0, #0
 8011722:	d0e9      	beq.n	80116f8 <__ssvfiscanf_r+0x54>
 8011724:	e7d5      	b.n	80116d2 <__ssvfiscanf_r+0x2e>
 8011726:	2b25      	cmp	r3, #37	; 0x25
 8011728:	d16a      	bne.n	8011800 <__ssvfiscanf_r+0x15c>
 801172a:	9b06      	ldr	r3, [sp, #24]
 801172c:	46a2      	mov	sl, r4
 801172e:	4627      	mov	r7, r4
 8011730:	220a      	movs	r2, #10
 8011732:	9906      	ldr	r1, [sp, #24]
 8011734:	781c      	ldrb	r4, [r3, #0]
 8011736:	3101      	adds	r1, #1
 8011738:	2c63      	cmp	r4, #99	; 0x63
 801173a:	9106      	str	r1, [sp, #24]
 801173c:	f000 80f8 	beq.w	8011930 <__ssvfiscanf_r+0x28c>
 8011740:	d82c      	bhi.n	801179c <__ssvfiscanf_r+0xf8>
 8011742:	2c39      	cmp	r4, #57	; 0x39
 8011744:	d80a      	bhi.n	801175c <__ssvfiscanf_r+0xb8>
 8011746:	2c30      	cmp	r4, #48	; 0x30
 8011748:	f080 808c 	bcs.w	8011864 <__ssvfiscanf_r+0x1c0>
 801174c:	2c25      	cmp	r4, #37	; 0x25
 801174e:	d057      	beq.n	8011800 <__ssvfiscanf_r+0x15c>
 8011750:	2c2a      	cmp	r4, #42	; 0x2a
 8011752:	d07d      	beq.n	8011850 <__ssvfiscanf_r+0x1ac>
 8011754:	b954      	cbnz	r4, 801176c <__ssvfiscanf_r+0xc8>
 8011756:	f04f 33ff 	mov.w	r3, #4294967295
 801175a:	e06f      	b.n	801183c <__ssvfiscanf_r+0x198>
 801175c:	2c4f      	cmp	r4, #79	; 0x4f
 801175e:	f000 8085 	beq.w	801186c <__ssvfiscanf_r+0x1c8>
 8011762:	d80e      	bhi.n	8011782 <__ssvfiscanf_r+0xde>
 8011764:	2c44      	cmp	r4, #68	; 0x44
 8011766:	d009      	beq.n	801177c <__ssvfiscanf_r+0xd8>
 8011768:	2c4c      	cmp	r4, #76	; 0x4c
 801176a:	d02b      	beq.n	80117c4 <__ssvfiscanf_r+0x120>
 801176c:	f7fe ffb6 	bl	80106dc <__locale_ctype_ptr>
 8011770:	4420      	add	r0, r4
 8011772:	7843      	ldrb	r3, [r0, #1]
 8011774:	f003 0303 	and.w	r3, r3, #3
 8011778:	2b01      	cmp	r3, #1
 801177a:	d118      	bne.n	80117ae <__ssvfiscanf_r+0x10a>
 801177c:	f04a 0a01 	orr.w	sl, sl, #1
 8011780:	e015      	b.n	80117ae <__ssvfiscanf_r+0x10a>
 8011782:	2c58      	cmp	r4, #88	; 0x58
 8011784:	d02f      	beq.n	80117e6 <__ssvfiscanf_r+0x142>
 8011786:	2c5b      	cmp	r4, #91	; 0x5b
 8011788:	d1f0      	bne.n	801176c <__ssvfiscanf_r+0xc8>
 801178a:	9906      	ldr	r1, [sp, #24]
 801178c:	a816      	add	r0, sp, #88	; 0x58
 801178e:	f000 fd47 	bl	8012220 <__sccl>
 8011792:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 8011796:	9006      	str	r0, [sp, #24]
 8011798:	2401      	movs	r4, #1
 801179a:	e074      	b.n	8011886 <__ssvfiscanf_r+0x1e2>
 801179c:	2c6e      	cmp	r4, #110	; 0x6e
 801179e:	f000 80cb 	beq.w	8011938 <__ssvfiscanf_r+0x294>
 80117a2:	d812      	bhi.n	80117ca <__ssvfiscanf_r+0x126>
 80117a4:	2c68      	cmp	r4, #104	; 0x68
 80117a6:	d05a      	beq.n	801185e <__ssvfiscanf_r+0x1ba>
 80117a8:	d803      	bhi.n	80117b2 <__ssvfiscanf_r+0x10e>
 80117aa:	2c64      	cmp	r4, #100	; 0x64
 80117ac:	d1de      	bne.n	801176c <__ssvfiscanf_r+0xc8>
 80117ae:	4ba7      	ldr	r3, [pc, #668]	; (8011a4c <__ssvfiscanf_r+0x3a8>)
 80117b0:	e064      	b.n	801187c <__ssvfiscanf_r+0x1d8>
 80117b2:	2c69      	cmp	r4, #105	; 0x69
 80117b4:	d01e      	beq.n	80117f4 <__ssvfiscanf_r+0x150>
 80117b6:	2c6c      	cmp	r4, #108	; 0x6c
 80117b8:	d1d8      	bne.n	801176c <__ssvfiscanf_r+0xc8>
 80117ba:	7859      	ldrb	r1, [r3, #1]
 80117bc:	296c      	cmp	r1, #108	; 0x6c
 80117be:	d14b      	bne.n	8011858 <__ssvfiscanf_r+0x1b4>
 80117c0:	3302      	adds	r3, #2
 80117c2:	9306      	str	r3, [sp, #24]
 80117c4:	f04a 0a02 	orr.w	sl, sl, #2
 80117c8:	e044      	b.n	8011854 <__ssvfiscanf_r+0x1b0>
 80117ca:	2c73      	cmp	r4, #115	; 0x73
 80117cc:	d05a      	beq.n	8011884 <__ssvfiscanf_r+0x1e0>
 80117ce:	d806      	bhi.n	80117de <__ssvfiscanf_r+0x13a>
 80117d0:	2c6f      	cmp	r4, #111	; 0x6f
 80117d2:	d04d      	beq.n	8011870 <__ssvfiscanf_r+0x1cc>
 80117d4:	2c70      	cmp	r4, #112	; 0x70
 80117d6:	d1c9      	bne.n	801176c <__ssvfiscanf_r+0xc8>
 80117d8:	f44a 7a08 	orr.w	sl, sl, #544	; 0x220
 80117dc:	e005      	b.n	80117ea <__ssvfiscanf_r+0x146>
 80117de:	2c75      	cmp	r4, #117	; 0x75
 80117e0:	d04b      	beq.n	801187a <__ssvfiscanf_r+0x1d6>
 80117e2:	2c78      	cmp	r4, #120	; 0x78
 80117e4:	d1c2      	bne.n	801176c <__ssvfiscanf_r+0xc8>
 80117e6:	f44a 7a00 	orr.w	sl, sl, #512	; 0x200
 80117ea:	4b99      	ldr	r3, [pc, #612]	; (8011a50 <__ssvfiscanf_r+0x3ac>)
 80117ec:	9305      	str	r3, [sp, #20]
 80117ee:	f04f 0910 	mov.w	r9, #16
 80117f2:	e003      	b.n	80117fc <__ssvfiscanf_r+0x158>
 80117f4:	4b95      	ldr	r3, [pc, #596]	; (8011a4c <__ssvfiscanf_r+0x3a8>)
 80117f6:	9305      	str	r3, [sp, #20]
 80117f8:	f04f 0900 	mov.w	r9, #0
 80117fc:	2403      	movs	r4, #3
 80117fe:	e042      	b.n	8011886 <__ssvfiscanf_r+0x1e2>
 8011800:	686b      	ldr	r3, [r5, #4]
 8011802:	2b00      	cmp	r3, #0
 8011804:	dd0a      	ble.n	801181c <__ssvfiscanf_r+0x178>
 8011806:	682b      	ldr	r3, [r5, #0]
 8011808:	9a06      	ldr	r2, [sp, #24]
 801180a:	7819      	ldrb	r1, [r3, #0]
 801180c:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 8011810:	4291      	cmp	r1, r2
 8011812:	d015      	beq.n	8011840 <__ssvfiscanf_r+0x19c>
 8011814:	9804      	ldr	r0, [sp, #16]
 8011816:	b057      	add	sp, #348	; 0x15c
 8011818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801181c:	4629      	mov	r1, r5
 801181e:	9803      	ldr	r0, [sp, #12]
 8011820:	f7ff feeb 	bl	80115fa <__ssrefill_r>
 8011824:	2800      	cmp	r0, #0
 8011826:	d0ee      	beq.n	8011806 <__ssvfiscanf_r+0x162>
 8011828:	9b04      	ldr	r3, [sp, #16]
 801182a:	2b00      	cmp	r3, #0
 801182c:	d093      	beq.n	8011756 <__ssvfiscanf_r+0xb2>
 801182e:	89ab      	ldrh	r3, [r5, #12]
 8011830:	f013 0f40 	tst.w	r3, #64	; 0x40
 8011834:	9b04      	ldr	r3, [sp, #16]
 8011836:	bf18      	it	ne
 8011838:	f04f 33ff 	movne.w	r3, #4294967295
 801183c:	9304      	str	r3, [sp, #16]
 801183e:	e7e9      	b.n	8011814 <__ssvfiscanf_r+0x170>
 8011840:	686a      	ldr	r2, [r5, #4]
 8011842:	3301      	adds	r3, #1
 8011844:	3a01      	subs	r2, #1
 8011846:	606a      	str	r2, [r5, #4]
 8011848:	602b      	str	r3, [r5, #0]
 801184a:	f108 0801 	add.w	r8, r8, #1
 801184e:	e740      	b.n	80116d2 <__ssvfiscanf_r+0x2e>
 8011850:	f04a 0a10 	orr.w	sl, sl, #16
 8011854:	9b06      	ldr	r3, [sp, #24]
 8011856:	e76c      	b.n	8011732 <__ssvfiscanf_r+0x8e>
 8011858:	f04a 0a01 	orr.w	sl, sl, #1
 801185c:	e7fa      	b.n	8011854 <__ssvfiscanf_r+0x1b0>
 801185e:	f04a 0a04 	orr.w	sl, sl, #4
 8011862:	e7f7      	b.n	8011854 <__ssvfiscanf_r+0x1b0>
 8011864:	fb02 4707 	mla	r7, r2, r7, r4
 8011868:	3f30      	subs	r7, #48	; 0x30
 801186a:	e7f3      	b.n	8011854 <__ssvfiscanf_r+0x1b0>
 801186c:	f04a 0a01 	orr.w	sl, sl, #1
 8011870:	4b77      	ldr	r3, [pc, #476]	; (8011a50 <__ssvfiscanf_r+0x3ac>)
 8011872:	9305      	str	r3, [sp, #20]
 8011874:	f04f 0908 	mov.w	r9, #8
 8011878:	e7c0      	b.n	80117fc <__ssvfiscanf_r+0x158>
 801187a:	4b75      	ldr	r3, [pc, #468]	; (8011a50 <__ssvfiscanf_r+0x3ac>)
 801187c:	9305      	str	r3, [sp, #20]
 801187e:	f04f 090a 	mov.w	r9, #10
 8011882:	e7bb      	b.n	80117fc <__ssvfiscanf_r+0x158>
 8011884:	2402      	movs	r4, #2
 8011886:	686b      	ldr	r3, [r5, #4]
 8011888:	2b00      	cmp	r3, #0
 801188a:	dd71      	ble.n	8011970 <__ssvfiscanf_r+0x2cc>
 801188c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8011890:	d107      	bne.n	80118a2 <__ssvfiscanf_r+0x1fe>
 8011892:	f7fe ff23 	bl	80106dc <__locale_ctype_ptr>
 8011896:	682b      	ldr	r3, [r5, #0]
 8011898:	781a      	ldrb	r2, [r3, #0]
 801189a:	4410      	add	r0, r2
 801189c:	7842      	ldrb	r2, [r0, #1]
 801189e:	0711      	lsls	r1, r2, #28
 80118a0:	d46d      	bmi.n	801197e <__ssvfiscanf_r+0x2da>
 80118a2:	2c02      	cmp	r4, #2
 80118a4:	f000 8113 	beq.w	8011ace <__ssvfiscanf_r+0x42a>
 80118a8:	2c03      	cmp	r4, #3
 80118aa:	f000 81c7 	beq.w	8011c3c <__ssvfiscanf_r+0x598>
 80118ae:	2c01      	cmp	r4, #1
 80118b0:	f00a 0410 	and.w	r4, sl, #16
 80118b4:	f000 80ba 	beq.w	8011a2c <__ssvfiscanf_r+0x388>
 80118b8:	2f00      	cmp	r7, #0
 80118ba:	bf08      	it	eq
 80118bc:	2701      	moveq	r7, #1
 80118be:	f01a 0a01 	ands.w	sl, sl, #1
 80118c2:	f000 8087 	beq.w	80119d4 <__ssvfiscanf_r+0x330>
 80118c6:	2208      	movs	r2, #8
 80118c8:	2100      	movs	r1, #0
 80118ca:	a80a      	add	r0, sp, #40	; 0x28
 80118cc:	f7fa faaf 	bl	800be2e <memset>
 80118d0:	2c00      	cmp	r4, #0
 80118d2:	d166      	bne.n	80119a2 <__ssvfiscanf_r+0x2fe>
 80118d4:	f8d6 b000 	ldr.w	fp, [r6]
 80118d8:	3604      	adds	r6, #4
 80118da:	2300      	movs	r3, #0
 80118dc:	2f00      	cmp	r7, #0
 80118de:	d071      	beq.n	80119c4 <__ssvfiscanf_r+0x320>
 80118e0:	9307      	str	r3, [sp, #28]
 80118e2:	f7fe fee9 	bl	80106b8 <__locale_mb_cur_max>
 80118e6:	9b07      	ldr	r3, [sp, #28]
 80118e8:	4283      	cmp	r3, r0
 80118ea:	d09d      	beq.n	8011828 <__ssvfiscanf_r+0x184>
 80118ec:	682a      	ldr	r2, [r5, #0]
 80118ee:	a80c      	add	r0, sp, #48	; 0x30
 80118f0:	f812 1b01 	ldrb.w	r1, [r2], #1
 80118f4:	54c1      	strb	r1, [r0, r3]
 80118f6:	f103 0a01 	add.w	sl, r3, #1
 80118fa:	686b      	ldr	r3, [r5, #4]
 80118fc:	3b01      	subs	r3, #1
 80118fe:	e885 000c 	stmia.w	r5, {r2, r3}
 8011902:	ab0a      	add	r3, sp, #40	; 0x28
 8011904:	4602      	mov	r2, r0
 8011906:	9300      	str	r3, [sp, #0]
 8011908:	4659      	mov	r1, fp
 801190a:	4653      	mov	r3, sl
 801190c:	9803      	ldr	r0, [sp, #12]
 801190e:	f000 fc49 	bl	80121a4 <_mbrtowc_r>
 8011912:	1c42      	adds	r2, r0, #1
 8011914:	d088      	beq.n	8011828 <__ssvfiscanf_r+0x184>
 8011916:	2800      	cmp	r0, #0
 8011918:	d146      	bne.n	80119a8 <__ssvfiscanf_r+0x304>
 801191a:	b90c      	cbnz	r4, 8011920 <__ssvfiscanf_r+0x27c>
 801191c:	f8cb 4000 	str.w	r4, [fp]
 8011920:	44d0      	add	r8, sl
 8011922:	3f01      	subs	r7, #1
 8011924:	b90c      	cbnz	r4, 801192a <__ssvfiscanf_r+0x286>
 8011926:	f10b 0b04 	add.w	fp, fp, #4
 801192a:	f04f 0a00 	mov.w	sl, #0
 801192e:	e03d      	b.n	80119ac <__ssvfiscanf_r+0x308>
 8011930:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 8011934:	2400      	movs	r4, #0
 8011936:	e7a6      	b.n	8011886 <__ssvfiscanf_r+0x1e2>
 8011938:	f01a 0f10 	tst.w	sl, #16
 801193c:	f47f aec9 	bne.w	80116d2 <__ssvfiscanf_r+0x2e>
 8011940:	f01a 0f04 	tst.w	sl, #4
 8011944:	6832      	ldr	r2, [r6, #0]
 8011946:	f106 0304 	add.w	r3, r6, #4
 801194a:	d003      	beq.n	8011954 <__ssvfiscanf_r+0x2b0>
 801194c:	f8a2 8000 	strh.w	r8, [r2]
 8011950:	461e      	mov	r6, r3
 8011952:	e6be      	b.n	80116d2 <__ssvfiscanf_r+0x2e>
 8011954:	f01a 0f01 	tst.w	sl, #1
 8011958:	d002      	beq.n	8011960 <__ssvfiscanf_r+0x2bc>
 801195a:	f8c2 8000 	str.w	r8, [r2]
 801195e:	e7f7      	b.n	8011950 <__ssvfiscanf_r+0x2ac>
 8011960:	f01a 0f02 	tst.w	sl, #2
 8011964:	d0f9      	beq.n	801195a <__ssvfiscanf_r+0x2b6>
 8011966:	4640      	mov	r0, r8
 8011968:	17c1      	asrs	r1, r0, #31
 801196a:	e9c2 0100 	strd	r0, r1, [r2]
 801196e:	e7ef      	b.n	8011950 <__ssvfiscanf_r+0x2ac>
 8011970:	4629      	mov	r1, r5
 8011972:	9803      	ldr	r0, [sp, #12]
 8011974:	f7ff fe41 	bl	80115fa <__ssrefill_r>
 8011978:	2800      	cmp	r0, #0
 801197a:	d087      	beq.n	801188c <__ssvfiscanf_r+0x1e8>
 801197c:	e754      	b.n	8011828 <__ssvfiscanf_r+0x184>
 801197e:	686a      	ldr	r2, [r5, #4]
 8011980:	3a01      	subs	r2, #1
 8011982:	2a00      	cmp	r2, #0
 8011984:	f108 0801 	add.w	r8, r8, #1
 8011988:	606a      	str	r2, [r5, #4]
 801198a:	dd02      	ble.n	8011992 <__ssvfiscanf_r+0x2ee>
 801198c:	3301      	adds	r3, #1
 801198e:	602b      	str	r3, [r5, #0]
 8011990:	e77f      	b.n	8011892 <__ssvfiscanf_r+0x1ee>
 8011992:	4629      	mov	r1, r5
 8011994:	9803      	ldr	r0, [sp, #12]
 8011996:	f7ff fe30 	bl	80115fa <__ssrefill_r>
 801199a:	2800      	cmp	r0, #0
 801199c:	f43f af79 	beq.w	8011892 <__ssvfiscanf_r+0x1ee>
 80119a0:	e742      	b.n	8011828 <__ssvfiscanf_r+0x184>
 80119a2:	f04f 0b00 	mov.w	fp, #0
 80119a6:	e798      	b.n	80118da <__ssvfiscanf_r+0x236>
 80119a8:	3002      	adds	r0, #2
 80119aa:	d1b9      	bne.n	8011920 <__ssvfiscanf_r+0x27c>
 80119ac:	686b      	ldr	r3, [r5, #4]
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	dc0e      	bgt.n	80119d0 <__ssvfiscanf_r+0x32c>
 80119b2:	4629      	mov	r1, r5
 80119b4:	9803      	ldr	r0, [sp, #12]
 80119b6:	f7ff fe20 	bl	80115fa <__ssrefill_r>
 80119ba:	b148      	cbz	r0, 80119d0 <__ssvfiscanf_r+0x32c>
 80119bc:	f1ba 0f00 	cmp.w	sl, #0
 80119c0:	f47f af32 	bne.w	8011828 <__ssvfiscanf_r+0x184>
 80119c4:	2c00      	cmp	r4, #0
 80119c6:	f47f ae84 	bne.w	80116d2 <__ssvfiscanf_r+0x2e>
 80119ca:	9b04      	ldr	r3, [sp, #16]
 80119cc:	3301      	adds	r3, #1
 80119ce:	e67f      	b.n	80116d0 <__ssvfiscanf_r+0x2c>
 80119d0:	4653      	mov	r3, sl
 80119d2:	e783      	b.n	80118dc <__ssvfiscanf_r+0x238>
 80119d4:	b1cc      	cbz	r4, 8011a0a <__ssvfiscanf_r+0x366>
 80119d6:	4654      	mov	r4, sl
 80119d8:	686b      	ldr	r3, [r5, #4]
 80119da:	682a      	ldr	r2, [r5, #0]
 80119dc:	42bb      	cmp	r3, r7
 80119de:	da0e      	bge.n	80119fe <__ssvfiscanf_r+0x35a>
 80119e0:	441c      	add	r4, r3
 80119e2:	1aff      	subs	r7, r7, r3
 80119e4:	4413      	add	r3, r2
 80119e6:	602b      	str	r3, [r5, #0]
 80119e8:	4629      	mov	r1, r5
 80119ea:	9803      	ldr	r0, [sp, #12]
 80119ec:	f7ff fe05 	bl	80115fa <__ssrefill_r>
 80119f0:	2800      	cmp	r0, #0
 80119f2:	d0f1      	beq.n	80119d8 <__ssvfiscanf_r+0x334>
 80119f4:	2c00      	cmp	r4, #0
 80119f6:	f43f af17 	beq.w	8011828 <__ssvfiscanf_r+0x184>
 80119fa:	44a0      	add	r8, r4
 80119fc:	e669      	b.n	80116d2 <__ssvfiscanf_r+0x2e>
 80119fe:	1bdb      	subs	r3, r3, r7
 8011a00:	443c      	add	r4, r7
 8011a02:	4417      	add	r7, r2
 8011a04:	606b      	str	r3, [r5, #4]
 8011a06:	602f      	str	r7, [r5, #0]
 8011a08:	e7f7      	b.n	80119fa <__ssvfiscanf_r+0x356>
 8011a0a:	9500      	str	r5, [sp, #0]
 8011a0c:	463b      	mov	r3, r7
 8011a0e:	2201      	movs	r2, #1
 8011a10:	6831      	ldr	r1, [r6, #0]
 8011a12:	9803      	ldr	r0, [sp, #12]
 8011a14:	1d34      	adds	r4, r6, #4
 8011a16:	f7ff fe0d 	bl	8011634 <_sfread_r>
 8011a1a:	2800      	cmp	r0, #0
 8011a1c:	f43f af04 	beq.w	8011828 <__ssvfiscanf_r+0x184>
 8011a20:	4480      	add	r8, r0
 8011a22:	9b04      	ldr	r3, [sp, #16]
 8011a24:	3301      	adds	r3, #1
 8011a26:	9304      	str	r3, [sp, #16]
 8011a28:	4626      	mov	r6, r4
 8011a2a:	e652      	b.n	80116d2 <__ssvfiscanf_r+0x2e>
 8011a2c:	2f00      	cmp	r7, #0
 8011a2e:	bf08      	it	eq
 8011a30:	f04f 37ff 	moveq.w	r7, #4294967295
 8011a34:	b1fc      	cbz	r4, 8011a76 <__ssvfiscanf_r+0x3d2>
 8011a36:	2400      	movs	r4, #0
 8011a38:	f10d 0a58 	add.w	sl, sp, #88	; 0x58
 8011a3c:	682b      	ldr	r3, [r5, #0]
 8011a3e:	781a      	ldrb	r2, [r3, #0]
 8011a40:	f81a 2002 	ldrb.w	r2, [sl, r2]
 8011a44:	b932      	cbnz	r2, 8011a54 <__ssvfiscanf_r+0x3b0>
 8011a46:	2c00      	cmp	r4, #0
 8011a48:	d1d7      	bne.n	80119fa <__ssvfiscanf_r+0x356>
 8011a4a:	e6e3      	b.n	8011814 <__ssvfiscanf_r+0x170>
 8011a4c:	08012381 	.word	0x08012381
 8011a50:	08011531 	.word	0x08011531
 8011a54:	686a      	ldr	r2, [r5, #4]
 8011a56:	3401      	adds	r4, #1
 8011a58:	3a01      	subs	r2, #1
 8011a5a:	3301      	adds	r3, #1
 8011a5c:	42a7      	cmp	r7, r4
 8011a5e:	606a      	str	r2, [r5, #4]
 8011a60:	602b      	str	r3, [r5, #0]
 8011a62:	d0ca      	beq.n	80119fa <__ssvfiscanf_r+0x356>
 8011a64:	2a00      	cmp	r2, #0
 8011a66:	dce9      	bgt.n	8011a3c <__ssvfiscanf_r+0x398>
 8011a68:	4629      	mov	r1, r5
 8011a6a:	9803      	ldr	r0, [sp, #12]
 8011a6c:	f7ff fdc5 	bl	80115fa <__ssrefill_r>
 8011a70:	2800      	cmp	r0, #0
 8011a72:	d0e3      	beq.n	8011a3c <__ssvfiscanf_r+0x398>
 8011a74:	e7c1      	b.n	80119fa <__ssvfiscanf_r+0x356>
 8011a76:	6834      	ldr	r4, [r6, #0]
 8011a78:	f106 0a04 	add.w	sl, r6, #4
 8011a7c:	f10d 0b58 	add.w	fp, sp, #88	; 0x58
 8011a80:	4626      	mov	r6, r4
 8011a82:	682b      	ldr	r3, [r5, #0]
 8011a84:	781a      	ldrb	r2, [r3, #0]
 8011a86:	f81b 2002 	ldrb.w	r2, [fp, r2]
 8011a8a:	b1b2      	cbz	r2, 8011aba <__ssvfiscanf_r+0x416>
 8011a8c:	686a      	ldr	r2, [r5, #4]
 8011a8e:	3a01      	subs	r2, #1
 8011a90:	606a      	str	r2, [r5, #4]
 8011a92:	1c5a      	adds	r2, r3, #1
 8011a94:	602a      	str	r2, [r5, #0]
 8011a96:	781b      	ldrb	r3, [r3, #0]
 8011a98:	f806 3b01 	strb.w	r3, [r6], #1
 8011a9c:	1bbb      	subs	r3, r7, r6
 8011a9e:	42dc      	cmn	r4, r3
 8011aa0:	d00b      	beq.n	8011aba <__ssvfiscanf_r+0x416>
 8011aa2:	686b      	ldr	r3, [r5, #4]
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	dcec      	bgt.n	8011a82 <__ssvfiscanf_r+0x3de>
 8011aa8:	4629      	mov	r1, r5
 8011aaa:	9803      	ldr	r0, [sp, #12]
 8011aac:	f7ff fda5 	bl	80115fa <__ssrefill_r>
 8011ab0:	2800      	cmp	r0, #0
 8011ab2:	d0e6      	beq.n	8011a82 <__ssvfiscanf_r+0x3de>
 8011ab4:	42b4      	cmp	r4, r6
 8011ab6:	f43f aeb7 	beq.w	8011828 <__ssvfiscanf_r+0x184>
 8011aba:	1b34      	subs	r4, r6, r4
 8011abc:	f43f aeaa 	beq.w	8011814 <__ssvfiscanf_r+0x170>
 8011ac0:	2300      	movs	r3, #0
 8011ac2:	7033      	strb	r3, [r6, #0]
 8011ac4:	9b04      	ldr	r3, [sp, #16]
 8011ac6:	3301      	adds	r3, #1
 8011ac8:	9304      	str	r3, [sp, #16]
 8011aca:	4656      	mov	r6, sl
 8011acc:	e795      	b.n	80119fa <__ssvfiscanf_r+0x356>
 8011ace:	2f00      	cmp	r7, #0
 8011ad0:	bf08      	it	eq
 8011ad2:	f04f 37ff 	moveq.w	r7, #4294967295
 8011ad6:	f01a 0b01 	ands.w	fp, sl, #1
 8011ada:	f00a 0410 	and.w	r4, sl, #16
 8011ade:	d06a      	beq.n	8011bb6 <__ssvfiscanf_r+0x512>
 8011ae0:	2208      	movs	r2, #8
 8011ae2:	2100      	movs	r1, #0
 8011ae4:	a80a      	add	r0, sp, #40	; 0x28
 8011ae6:	f7fa f9a2 	bl	800be2e <memset>
 8011aea:	2c00      	cmp	r4, #0
 8011aec:	d13e      	bne.n	8011b6c <__ssvfiscanf_r+0x4c8>
 8011aee:	f8d6 a000 	ldr.w	sl, [r6]
 8011af2:	3604      	adds	r6, #4
 8011af4:	2300      	movs	r3, #0
 8011af6:	9307      	str	r3, [sp, #28]
 8011af8:	f7fe fdf0 	bl	80106dc <__locale_ctype_ptr>
 8011afc:	682a      	ldr	r2, [r5, #0]
 8011afe:	7812      	ldrb	r2, [r2, #0]
 8011b00:	4410      	add	r0, r2
 8011b02:	7842      	ldrb	r2, [r0, #1]
 8011b04:	0711      	lsls	r1, r2, #28
 8011b06:	d42b      	bmi.n	8011b60 <__ssvfiscanf_r+0x4bc>
 8011b08:	9b07      	ldr	r3, [sp, #28]
 8011b0a:	b34f      	cbz	r7, 8011b60 <__ssvfiscanf_r+0x4bc>
 8011b0c:	9307      	str	r3, [sp, #28]
 8011b0e:	f7fe fdd3 	bl	80106b8 <__locale_mb_cur_max>
 8011b12:	9b07      	ldr	r3, [sp, #28]
 8011b14:	4283      	cmp	r3, r0
 8011b16:	f43f ae87 	beq.w	8011828 <__ssvfiscanf_r+0x184>
 8011b1a:	682a      	ldr	r2, [r5, #0]
 8011b1c:	a80c      	add	r0, sp, #48	; 0x30
 8011b1e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8011b22:	54c1      	strb	r1, [r0, r3]
 8011b24:	f103 0b01 	add.w	fp, r3, #1
 8011b28:	686b      	ldr	r3, [r5, #4]
 8011b2a:	3b01      	subs	r3, #1
 8011b2c:	e885 000c 	stmia.w	r5, {r2, r3}
 8011b30:	ab0a      	add	r3, sp, #40	; 0x28
 8011b32:	9300      	str	r3, [sp, #0]
 8011b34:	4602      	mov	r2, r0
 8011b36:	465b      	mov	r3, fp
 8011b38:	4651      	mov	r1, sl
 8011b3a:	9803      	ldr	r0, [sp, #12]
 8011b3c:	f000 fb32 	bl	80121a4 <_mbrtowc_r>
 8011b40:	1c43      	adds	r3, r0, #1
 8011b42:	f43f ae71 	beq.w	8011828 <__ssvfiscanf_r+0x184>
 8011b46:	b9a0      	cbnz	r0, 8011b72 <__ssvfiscanf_r+0x4ce>
 8011b48:	f8ca 0000 	str.w	r0, [sl]
 8011b4c:	f8da 0000 	ldr.w	r0, [sl]
 8011b50:	f000 fb08 	bl	8012164 <iswspace>
 8011b54:	4603      	mov	r3, r0
 8011b56:	b1c8      	cbz	r0, 8011b8c <__ssvfiscanf_r+0x4e8>
 8011b58:	af0c      	add	r7, sp, #48	; 0x30
 8011b5a:	f1bb 0f00 	cmp.w	fp, #0
 8011b5e:	d10c      	bne.n	8011b7a <__ssvfiscanf_r+0x4d6>
 8011b60:	2c00      	cmp	r4, #0
 8011b62:	f47f adb6 	bne.w	80116d2 <__ssvfiscanf_r+0x2e>
 8011b66:	f8ca 4000 	str.w	r4, [sl]
 8011b6a:	e72e      	b.n	80119ca <__ssvfiscanf_r+0x326>
 8011b6c:	f10d 0a24 	add.w	sl, sp, #36	; 0x24
 8011b70:	e7c0      	b.n	8011af4 <__ssvfiscanf_r+0x450>
 8011b72:	3002      	adds	r0, #2
 8011b74:	d1ea      	bne.n	8011b4c <__ssvfiscanf_r+0x4a8>
 8011b76:	465b      	mov	r3, fp
 8011b78:	e00e      	b.n	8011b98 <__ssvfiscanf_r+0x4f4>
 8011b7a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011b7e:	462a      	mov	r2, r5
 8011b80:	f817 100b 	ldrb.w	r1, [r7, fp]
 8011b84:	9803      	ldr	r0, [sp, #12]
 8011b86:	f7ff fcfb 	bl	8011580 <_sungetc_r>
 8011b8a:	e7e6      	b.n	8011b5a <__ssvfiscanf_r+0x4b6>
 8011b8c:	44d8      	add	r8, fp
 8011b8e:	3f01      	subs	r7, #1
 8011b90:	b914      	cbnz	r4, 8011b98 <__ssvfiscanf_r+0x4f4>
 8011b92:	f10a 0a04 	add.w	sl, sl, #4
 8011b96:	4623      	mov	r3, r4
 8011b98:	686a      	ldr	r2, [r5, #4]
 8011b9a:	2a00      	cmp	r2, #0
 8011b9c:	dcab      	bgt.n	8011af6 <__ssvfiscanf_r+0x452>
 8011b9e:	4629      	mov	r1, r5
 8011ba0:	9803      	ldr	r0, [sp, #12]
 8011ba2:	9307      	str	r3, [sp, #28]
 8011ba4:	f7ff fd29 	bl	80115fa <__ssrefill_r>
 8011ba8:	9b07      	ldr	r3, [sp, #28]
 8011baa:	2800      	cmp	r0, #0
 8011bac:	d0a3      	beq.n	8011af6 <__ssvfiscanf_r+0x452>
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	f47f ae3a 	bne.w	8011828 <__ssvfiscanf_r+0x184>
 8011bb4:	e7d4      	b.n	8011b60 <__ssvfiscanf_r+0x4bc>
 8011bb6:	2c00      	cmp	r4, #0
 8011bb8:	d136      	bne.n	8011c28 <__ssvfiscanf_r+0x584>
 8011bba:	f8d6 a000 	ldr.w	sl, [r6]
 8011bbe:	1d34      	adds	r4, r6, #4
 8011bc0:	4656      	mov	r6, sl
 8011bc2:	f7fe fd8b 	bl	80106dc <__locale_ctype_ptr>
 8011bc6:	682a      	ldr	r2, [r5, #0]
 8011bc8:	7813      	ldrb	r3, [r2, #0]
 8011bca:	4418      	add	r0, r3
 8011bcc:	7843      	ldrb	r3, [r0, #1]
 8011bce:	071b      	lsls	r3, r3, #28
 8011bd0:	d414      	bmi.n	8011bfc <__ssvfiscanf_r+0x558>
 8011bd2:	686b      	ldr	r3, [r5, #4]
 8011bd4:	3b01      	subs	r3, #1
 8011bd6:	606b      	str	r3, [r5, #4]
 8011bd8:	1c53      	adds	r3, r2, #1
 8011bda:	602b      	str	r3, [r5, #0]
 8011bdc:	7813      	ldrb	r3, [r2, #0]
 8011bde:	f806 3b01 	strb.w	r3, [r6], #1
 8011be2:	1bbb      	subs	r3, r7, r6
 8011be4:	eb1a 0f03 	cmn.w	sl, r3
 8011be8:	d008      	beq.n	8011bfc <__ssvfiscanf_r+0x558>
 8011bea:	686b      	ldr	r3, [r5, #4]
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	dce8      	bgt.n	8011bc2 <__ssvfiscanf_r+0x51e>
 8011bf0:	4629      	mov	r1, r5
 8011bf2:	9803      	ldr	r0, [sp, #12]
 8011bf4:	f7ff fd01 	bl	80115fa <__ssrefill_r>
 8011bf8:	2800      	cmp	r0, #0
 8011bfa:	d0e2      	beq.n	8011bc2 <__ssvfiscanf_r+0x51e>
 8011bfc:	2300      	movs	r3, #0
 8011bfe:	7033      	strb	r3, [r6, #0]
 8011c00:	eba6 060a 	sub.w	r6, r6, sl
 8011c04:	44b0      	add	r8, r6
 8011c06:	e70c      	b.n	8011a22 <__ssvfiscanf_r+0x37e>
 8011c08:	686a      	ldr	r2, [r5, #4]
 8011c0a:	f10b 0b01 	add.w	fp, fp, #1
 8011c0e:	3a01      	subs	r2, #1
 8011c10:	3301      	adds	r3, #1
 8011c12:	455f      	cmp	r7, fp
 8011c14:	606a      	str	r2, [r5, #4]
 8011c16:	602b      	str	r3, [r5, #0]
 8011c18:	d00e      	beq.n	8011c38 <__ssvfiscanf_r+0x594>
 8011c1a:	2a00      	cmp	r2, #0
 8011c1c:	dc04      	bgt.n	8011c28 <__ssvfiscanf_r+0x584>
 8011c1e:	4629      	mov	r1, r5
 8011c20:	9803      	ldr	r0, [sp, #12]
 8011c22:	f7ff fcea 	bl	80115fa <__ssrefill_r>
 8011c26:	b938      	cbnz	r0, 8011c38 <__ssvfiscanf_r+0x594>
 8011c28:	f7fe fd58 	bl	80106dc <__locale_ctype_ptr>
 8011c2c:	682b      	ldr	r3, [r5, #0]
 8011c2e:	781a      	ldrb	r2, [r3, #0]
 8011c30:	4410      	add	r0, r2
 8011c32:	7842      	ldrb	r2, [r0, #1]
 8011c34:	0712      	lsls	r2, r2, #28
 8011c36:	d5e7      	bpl.n	8011c08 <__ssvfiscanf_r+0x564>
 8011c38:	44d8      	add	r8, fp
 8011c3a:	e54a      	b.n	80116d2 <__ssvfiscanf_r+0x2e>
 8011c3c:	1e7b      	subs	r3, r7, #1
 8011c3e:	2b26      	cmp	r3, #38	; 0x26
 8011c40:	bf88      	it	hi
 8011c42:	f1a7 0327 	subhi.w	r3, r7, #39	; 0x27
 8011c46:	f44a 6458 	orr.w	r4, sl, #3456	; 0xd80
 8011c4a:	bf8c      	ite	hi
 8011c4c:	2727      	movhi	r7, #39	; 0x27
 8011c4e:	2300      	movls	r3, #0
 8011c50:	f04f 0b00 	mov.w	fp, #0
 8011c54:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
 8011c58:	6829      	ldr	r1, [r5, #0]
 8011c5a:	780a      	ldrb	r2, [r1, #0]
 8011c5c:	2a39      	cmp	r2, #57	; 0x39
 8011c5e:	d82d      	bhi.n	8011cbc <__ssvfiscanf_r+0x618>
 8011c60:	2a38      	cmp	r2, #56	; 0x38
 8011c62:	d270      	bcs.n	8011d46 <__ssvfiscanf_r+0x6a2>
 8011c64:	2a30      	cmp	r2, #48	; 0x30
 8011c66:	d045      	beq.n	8011cf4 <__ssvfiscanf_r+0x650>
 8011c68:	d867      	bhi.n	8011d3a <__ssvfiscanf_r+0x696>
 8011c6a:	2a2b      	cmp	r2, #43	; 0x2b
 8011c6c:	d072      	beq.n	8011d54 <__ssvfiscanf_r+0x6b0>
 8011c6e:	2a2d      	cmp	r2, #45	; 0x2d
 8011c70:	d070      	beq.n	8011d54 <__ssvfiscanf_r+0x6b0>
 8011c72:	05e3      	lsls	r3, r4, #23
 8011c74:	d50f      	bpl.n	8011c96 <__ssvfiscanf_r+0x5f2>
 8011c76:	ab0c      	add	r3, sp, #48	; 0x30
 8011c78:	459a      	cmp	sl, r3
 8011c7a:	d908      	bls.n	8011c8e <__ssvfiscanf_r+0x5ea>
 8011c7c:	f81a 1c01 	ldrb.w	r1, [sl, #-1]
 8011c80:	9803      	ldr	r0, [sp, #12]
 8011c82:	462a      	mov	r2, r5
 8011c84:	f7ff fc7c 	bl	8011580 <_sungetc_r>
 8011c88:	f10a 37ff 	add.w	r7, sl, #4294967295
 8011c8c:	46ba      	mov	sl, r7
 8011c8e:	ab0c      	add	r3, sp, #48	; 0x30
 8011c90:	459a      	cmp	sl, r3
 8011c92:	f43f adbf 	beq.w	8011814 <__ssvfiscanf_r+0x170>
 8011c96:	f014 0210 	ands.w	r2, r4, #16
 8011c9a:	f040 8085 	bne.w	8011da8 <__ssvfiscanf_r+0x704>
 8011c9e:	464b      	mov	r3, r9
 8011ca0:	a90c      	add	r1, sp, #48	; 0x30
 8011ca2:	9803      	ldr	r0, [sp, #12]
 8011ca4:	9f05      	ldr	r7, [sp, #20]
 8011ca6:	f88a 2000 	strb.w	r2, [sl]
 8011caa:	47b8      	blx	r7
 8011cac:	f014 0f20 	tst.w	r4, #32
 8011cb0:	f106 0304 	add.w	r3, r6, #4
 8011cb4:	d05c      	beq.n	8011d70 <__ssvfiscanf_r+0x6cc>
 8011cb6:	6832      	ldr	r2, [r6, #0]
 8011cb8:	6010      	str	r0, [r2, #0]
 8011cba:	e05d      	b.n	8011d78 <__ssvfiscanf_r+0x6d4>
 8011cbc:	2a58      	cmp	r2, #88	; 0x58
 8011cbe:	d00d      	beq.n	8011cdc <__ssvfiscanf_r+0x638>
 8011cc0:	d806      	bhi.n	8011cd0 <__ssvfiscanf_r+0x62c>
 8011cc2:	f1a2 0041 	sub.w	r0, r2, #65	; 0x41
 8011cc6:	2805      	cmp	r0, #5
 8011cc8:	d8d3      	bhi.n	8011c72 <__ssvfiscanf_r+0x5ce>
 8011cca:	f1b9 0f0a 	cmp.w	r9, #10
 8011cce:	e03f      	b.n	8011d50 <__ssvfiscanf_r+0x6ac>
 8011cd0:	2a61      	cmp	r2, #97	; 0x61
 8011cd2:	d3ce      	bcc.n	8011c72 <__ssvfiscanf_r+0x5ce>
 8011cd4:	2a66      	cmp	r2, #102	; 0x66
 8011cd6:	d9f8      	bls.n	8011cca <__ssvfiscanf_r+0x626>
 8011cd8:	2a78      	cmp	r2, #120	; 0x78
 8011cda:	d1ca      	bne.n	8011c72 <__ssvfiscanf_r+0x5ce>
 8011cdc:	f404 60c0 	and.w	r0, r4, #1536	; 0x600
 8011ce0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8011ce4:	d1c5      	bne.n	8011c72 <__ssvfiscanf_r+0x5ce>
 8011ce6:	f424 7400 	bic.w	r4, r4, #512	; 0x200
 8011cea:	f444 64a0 	orr.w	r4, r4, #1280	; 0x500
 8011cee:	f04f 0910 	mov.w	r9, #16
 8011cf2:	e00c      	b.n	8011d0e <__ssvfiscanf_r+0x66a>
 8011cf4:	0520      	lsls	r0, r4, #20
 8011cf6:	d50a      	bpl.n	8011d0e <__ssvfiscanf_r+0x66a>
 8011cf8:	f1b9 0f00 	cmp.w	r9, #0
 8011cfc:	d103      	bne.n	8011d06 <__ssvfiscanf_r+0x662>
 8011cfe:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8011d02:	f04f 0908 	mov.w	r9, #8
 8011d06:	0560      	lsls	r0, r4, #21
 8011d08:	d506      	bpl.n	8011d18 <__ssvfiscanf_r+0x674>
 8011d0a:	f424 64b0 	bic.w	r4, r4, #1408	; 0x580
 8011d0e:	f88a 2000 	strb.w	r2, [sl]
 8011d12:	f10a 0a01 	add.w	sl, sl, #1
 8011d16:	e006      	b.n	8011d26 <__ssvfiscanf_r+0x682>
 8011d18:	f424 7460 	bic.w	r4, r4, #896	; 0x380
 8011d1c:	b10b      	cbz	r3, 8011d22 <__ssvfiscanf_r+0x67e>
 8011d1e:	3b01      	subs	r3, #1
 8011d20:	3701      	adds	r7, #1
 8011d22:	f10b 0b01 	add.w	fp, fp, #1
 8011d26:	686a      	ldr	r2, [r5, #4]
 8011d28:	3a01      	subs	r2, #1
 8011d2a:	2a00      	cmp	r2, #0
 8011d2c:	606a      	str	r2, [r5, #4]
 8011d2e:	dd16      	ble.n	8011d5e <__ssvfiscanf_r+0x6ba>
 8011d30:	3101      	adds	r1, #1
 8011d32:	6029      	str	r1, [r5, #0]
 8011d34:	3f01      	subs	r7, #1
 8011d36:	d18f      	bne.n	8011c58 <__ssvfiscanf_r+0x5b4>
 8011d38:	e79b      	b.n	8011c72 <__ssvfiscanf_r+0x5ce>
 8011d3a:	481f      	ldr	r0, [pc, #124]	; (8011db8 <__ssvfiscanf_r+0x714>)
 8011d3c:	f930 9019 	ldrsh.w	r9, [r0, r9, lsl #1]
 8011d40:	f424 6438 	bic.w	r4, r4, #2944	; 0xb80
 8011d44:	e7e3      	b.n	8011d0e <__ssvfiscanf_r+0x66a>
 8011d46:	481c      	ldr	r0, [pc, #112]	; (8011db8 <__ssvfiscanf_r+0x714>)
 8011d48:	f930 9019 	ldrsh.w	r9, [r0, r9, lsl #1]
 8011d4c:	f1b9 0f08 	cmp.w	r9, #8
 8011d50:	dcf6      	bgt.n	8011d40 <__ssvfiscanf_r+0x69c>
 8011d52:	e78e      	b.n	8011c72 <__ssvfiscanf_r+0x5ce>
 8011d54:	0620      	lsls	r0, r4, #24
 8011d56:	d58c      	bpl.n	8011c72 <__ssvfiscanf_r+0x5ce>
 8011d58:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8011d5c:	e7d7      	b.n	8011d0e <__ssvfiscanf_r+0x66a>
 8011d5e:	4629      	mov	r1, r5
 8011d60:	9803      	ldr	r0, [sp, #12]
 8011d62:	9307      	str	r3, [sp, #28]
 8011d64:	f7ff fc49 	bl	80115fa <__ssrefill_r>
 8011d68:	9b07      	ldr	r3, [sp, #28]
 8011d6a:	2800      	cmp	r0, #0
 8011d6c:	d0e2      	beq.n	8011d34 <__ssvfiscanf_r+0x690>
 8011d6e:	e780      	b.n	8011c72 <__ssvfiscanf_r+0x5ce>
 8011d70:	0767      	lsls	r7, r4, #29
 8011d72:	d503      	bpl.n	8011d7c <__ssvfiscanf_r+0x6d8>
 8011d74:	6832      	ldr	r2, [r6, #0]
 8011d76:	8010      	strh	r0, [r2, #0]
 8011d78:	461e      	mov	r6, r3
 8011d7a:	e012      	b.n	8011da2 <__ssvfiscanf_r+0x6fe>
 8011d7c:	f014 0201 	ands.w	r2, r4, #1
 8011d80:	d199      	bne.n	8011cb6 <__ssvfiscanf_r+0x612>
 8011d82:	07a1      	lsls	r1, r4, #30
 8011d84:	d597      	bpl.n	8011cb6 <__ssvfiscanf_r+0x612>
 8011d86:	9b05      	ldr	r3, [sp, #20]
 8011d88:	9803      	ldr	r0, [sp, #12]
 8011d8a:	4619      	mov	r1, r3
 8011d8c:	4b0b      	ldr	r3, [pc, #44]	; (8011dbc <__ssvfiscanf_r+0x718>)
 8011d8e:	4299      	cmp	r1, r3
 8011d90:	464b      	mov	r3, r9
 8011d92:	a90c      	add	r1, sp, #48	; 0x30
 8011d94:	d10d      	bne.n	8011db2 <__ssvfiscanf_r+0x70e>
 8011d96:	f000 fc5b 	bl	8012650 <_strtoull_r>
 8011d9a:	6833      	ldr	r3, [r6, #0]
 8011d9c:	e9c3 0100 	strd	r0, r1, [r3]
 8011da0:	3604      	adds	r6, #4
 8011da2:	9b04      	ldr	r3, [sp, #16]
 8011da4:	3301      	adds	r3, #1
 8011da6:	9304      	str	r3, [sp, #16]
 8011da8:	ab0c      	add	r3, sp, #48	; 0x30
 8011daa:	ebaa 0a03 	sub.w	sl, sl, r3
 8011dae:	44d3      	add	fp, sl
 8011db0:	e742      	b.n	8011c38 <__ssvfiscanf_r+0x594>
 8011db2:	f000 fb9b 	bl	80124ec <_strtoll_r>
 8011db6:	e7f0      	b.n	8011d9a <__ssvfiscanf_r+0x6f6>
 8011db8:	0801309c 	.word	0x0801309c
 8011dbc:	08011531 	.word	0x08011531

08011dc0 <__submore>:
 8011dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011dc4:	460c      	mov	r4, r1
 8011dc6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8011dc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011dcc:	4299      	cmp	r1, r3
 8011dce:	d11e      	bne.n	8011e0e <__submore+0x4e>
 8011dd0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8011dd4:	f7f9 fe12 	bl	800b9fc <_malloc_r>
 8011dd8:	b918      	cbnz	r0, 8011de2 <__submore+0x22>
 8011dda:	f04f 30ff 	mov.w	r0, #4294967295
 8011dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011de2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011de6:	63a3      	str	r3, [r4, #56]	; 0x38
 8011de8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8011dec:	6360      	str	r0, [r4, #52]	; 0x34
 8011dee:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8011df2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8011df6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8011dfa:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8011dfe:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8011e02:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8011e06:	6020      	str	r0, [r4, #0]
 8011e08:	2000      	movs	r0, #0
 8011e0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e0e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8011e10:	0077      	lsls	r7, r6, #1
 8011e12:	463a      	mov	r2, r7
 8011e14:	f7ff f906 	bl	8011024 <_realloc_r>
 8011e18:	4605      	mov	r5, r0
 8011e1a:	2800      	cmp	r0, #0
 8011e1c:	d0dd      	beq.n	8011dda <__submore+0x1a>
 8011e1e:	eb00 0806 	add.w	r8, r0, r6
 8011e22:	4601      	mov	r1, r0
 8011e24:	4632      	mov	r2, r6
 8011e26:	4640      	mov	r0, r8
 8011e28:	f7f9 fff6 	bl	800be18 <memcpy>
 8011e2c:	f8c4 8000 	str.w	r8, [r4]
 8011e30:	6365      	str	r5, [r4, #52]	; 0x34
 8011e32:	63a7      	str	r7, [r4, #56]	; 0x38
 8011e34:	e7e8      	b.n	8011e08 <__submore+0x48>

08011e36 <__sprint_r>:
 8011e36:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e3a:	6893      	ldr	r3, [r2, #8]
 8011e3c:	4680      	mov	r8, r0
 8011e3e:	460f      	mov	r7, r1
 8011e40:	4614      	mov	r4, r2
 8011e42:	b91b      	cbnz	r3, 8011e4c <__sprint_r+0x16>
 8011e44:	6053      	str	r3, [r2, #4]
 8011e46:	4618      	mov	r0, r3
 8011e48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e4c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8011e4e:	049d      	lsls	r5, r3, #18
 8011e50:	d523      	bpl.n	8011e9a <__sprint_r+0x64>
 8011e52:	6815      	ldr	r5, [r2, #0]
 8011e54:	68a0      	ldr	r0, [r4, #8]
 8011e56:	3508      	adds	r5, #8
 8011e58:	b920      	cbnz	r0, 8011e64 <__sprint_r+0x2e>
 8011e5a:	2300      	movs	r3, #0
 8011e5c:	60a3      	str	r3, [r4, #8]
 8011e5e:	6063      	str	r3, [r4, #4]
 8011e60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e64:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8011e68:	f855 bc08 	ldr.w	fp, [r5, #-8]
 8011e6c:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8011e70:	f04f 0900 	mov.w	r9, #0
 8011e74:	45ca      	cmp	sl, r9
 8011e76:	dc05      	bgt.n	8011e84 <__sprint_r+0x4e>
 8011e78:	68a3      	ldr	r3, [r4, #8]
 8011e7a:	f026 0603 	bic.w	r6, r6, #3
 8011e7e:	1b9e      	subs	r6, r3, r6
 8011e80:	60a6      	str	r6, [r4, #8]
 8011e82:	e7e7      	b.n	8011e54 <__sprint_r+0x1e>
 8011e84:	463a      	mov	r2, r7
 8011e86:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8011e8a:	4640      	mov	r0, r8
 8011e8c:	f000 f91f 	bl	80120ce <_fputwc_r>
 8011e90:	1c43      	adds	r3, r0, #1
 8011e92:	d0e2      	beq.n	8011e5a <__sprint_r+0x24>
 8011e94:	f109 0901 	add.w	r9, r9, #1
 8011e98:	e7ec      	b.n	8011e74 <__sprint_r+0x3e>
 8011e9a:	f7fd fe8b 	bl	800fbb4 <__sfvwrite_r>
 8011e9e:	e7dc      	b.n	8011e5a <__sprint_r+0x24>

08011ea0 <__ascii_wctomb>:
 8011ea0:	b149      	cbz	r1, 8011eb6 <__ascii_wctomb+0x16>
 8011ea2:	2aff      	cmp	r2, #255	; 0xff
 8011ea4:	bf85      	ittet	hi
 8011ea6:	238a      	movhi	r3, #138	; 0x8a
 8011ea8:	6003      	strhi	r3, [r0, #0]
 8011eaa:	700a      	strbls	r2, [r1, #0]
 8011eac:	f04f 30ff 	movhi.w	r0, #4294967295
 8011eb0:	bf98      	it	ls
 8011eb2:	2001      	movls	r0, #1
 8011eb4:	4770      	bx	lr
 8011eb6:	4608      	mov	r0, r1
 8011eb8:	4770      	bx	lr
	...

08011ebc <_write_r>:
 8011ebc:	b538      	push	{r3, r4, r5, lr}
 8011ebe:	4c07      	ldr	r4, [pc, #28]	; (8011edc <_write_r+0x20>)
 8011ec0:	4605      	mov	r5, r0
 8011ec2:	4608      	mov	r0, r1
 8011ec4:	4611      	mov	r1, r2
 8011ec6:	2200      	movs	r2, #0
 8011ec8:	6022      	str	r2, [r4, #0]
 8011eca:	461a      	mov	r2, r3
 8011ecc:	f7f9 fbbd 	bl	800b64a <_write>
 8011ed0:	1c43      	adds	r3, r0, #1
 8011ed2:	d102      	bne.n	8011eda <_write_r+0x1e>
 8011ed4:	6823      	ldr	r3, [r4, #0]
 8011ed6:	b103      	cbz	r3, 8011eda <_write_r+0x1e>
 8011ed8:	602b      	str	r3, [r5, #0]
 8011eda:	bd38      	pop	{r3, r4, r5, pc}
 8011edc:	20002490 	.word	0x20002490

08011ee0 <_calloc_r>:
 8011ee0:	b510      	push	{r4, lr}
 8011ee2:	4351      	muls	r1, r2
 8011ee4:	f7f9 fd8a 	bl	800b9fc <_malloc_r>
 8011ee8:	4604      	mov	r4, r0
 8011eea:	b198      	cbz	r0, 8011f14 <_calloc_r+0x34>
 8011eec:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8011ef0:	f022 0203 	bic.w	r2, r2, #3
 8011ef4:	3a04      	subs	r2, #4
 8011ef6:	2a24      	cmp	r2, #36	; 0x24
 8011ef8:	d81b      	bhi.n	8011f32 <_calloc_r+0x52>
 8011efa:	2a13      	cmp	r2, #19
 8011efc:	d917      	bls.n	8011f2e <_calloc_r+0x4e>
 8011efe:	2100      	movs	r1, #0
 8011f00:	2a1b      	cmp	r2, #27
 8011f02:	6001      	str	r1, [r0, #0]
 8011f04:	6041      	str	r1, [r0, #4]
 8011f06:	d807      	bhi.n	8011f18 <_calloc_r+0x38>
 8011f08:	f100 0308 	add.w	r3, r0, #8
 8011f0c:	2200      	movs	r2, #0
 8011f0e:	601a      	str	r2, [r3, #0]
 8011f10:	605a      	str	r2, [r3, #4]
 8011f12:	609a      	str	r2, [r3, #8]
 8011f14:	4620      	mov	r0, r4
 8011f16:	bd10      	pop	{r4, pc}
 8011f18:	2a24      	cmp	r2, #36	; 0x24
 8011f1a:	6081      	str	r1, [r0, #8]
 8011f1c:	60c1      	str	r1, [r0, #12]
 8011f1e:	bf11      	iteee	ne
 8011f20:	f100 0310 	addne.w	r3, r0, #16
 8011f24:	6101      	streq	r1, [r0, #16]
 8011f26:	f100 0318 	addeq.w	r3, r0, #24
 8011f2a:	6141      	streq	r1, [r0, #20]
 8011f2c:	e7ee      	b.n	8011f0c <_calloc_r+0x2c>
 8011f2e:	4603      	mov	r3, r0
 8011f30:	e7ec      	b.n	8011f0c <_calloc_r+0x2c>
 8011f32:	2100      	movs	r1, #0
 8011f34:	f7f9 ff7b 	bl	800be2e <memset>
 8011f38:	e7ec      	b.n	8011f14 <_calloc_r+0x34>
	...

08011f3c <_close_r>:
 8011f3c:	b538      	push	{r3, r4, r5, lr}
 8011f3e:	4c06      	ldr	r4, [pc, #24]	; (8011f58 <_close_r+0x1c>)
 8011f40:	2300      	movs	r3, #0
 8011f42:	4605      	mov	r5, r0
 8011f44:	4608      	mov	r0, r1
 8011f46:	6023      	str	r3, [r4, #0]
 8011f48:	f7f9 fbc8 	bl	800b6dc <_close>
 8011f4c:	1c43      	adds	r3, r0, #1
 8011f4e:	d102      	bne.n	8011f56 <_close_r+0x1a>
 8011f50:	6823      	ldr	r3, [r4, #0]
 8011f52:	b103      	cbz	r3, 8011f56 <_close_r+0x1a>
 8011f54:	602b      	str	r3, [r5, #0]
 8011f56:	bd38      	pop	{r3, r4, r5, pc}
 8011f58:	20002490 	.word	0x20002490

08011f5c <__env_lock>:
 8011f5c:	4801      	ldr	r0, [pc, #4]	; (8011f64 <__env_lock+0x8>)
 8011f5e:	f7fe bbde 	b.w	801071e <__retarget_lock_acquire_recursive>
 8011f62:	bf00      	nop
 8011f64:	20002486 	.word	0x20002486

08011f68 <__env_unlock>:
 8011f68:	4801      	ldr	r0, [pc, #4]	; (8011f70 <__env_unlock+0x8>)
 8011f6a:	f7fe bbda 	b.w	8010722 <__retarget_lock_release_recursive>
 8011f6e:	bf00      	nop
 8011f70:	20002486 	.word	0x20002486

08011f74 <_fclose_r>:
 8011f74:	b570      	push	{r4, r5, r6, lr}
 8011f76:	4605      	mov	r5, r0
 8011f78:	460c      	mov	r4, r1
 8011f7a:	b911      	cbnz	r1, 8011f82 <_fclose_r+0xe>
 8011f7c:	2600      	movs	r6, #0
 8011f7e:	4630      	mov	r0, r6
 8011f80:	bd70      	pop	{r4, r5, r6, pc}
 8011f82:	b118      	cbz	r0, 8011f8c <_fclose_r+0x18>
 8011f84:	6983      	ldr	r3, [r0, #24]
 8011f86:	b90b      	cbnz	r3, 8011f8c <_fclose_r+0x18>
 8011f88:	f7fd fc82 	bl	800f890 <__sinit>
 8011f8c:	4b2c      	ldr	r3, [pc, #176]	; (8012040 <_fclose_r+0xcc>)
 8011f8e:	429c      	cmp	r4, r3
 8011f90:	d114      	bne.n	8011fbc <_fclose_r+0x48>
 8011f92:	686c      	ldr	r4, [r5, #4]
 8011f94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011f96:	07d8      	lsls	r0, r3, #31
 8011f98:	d405      	bmi.n	8011fa6 <_fclose_r+0x32>
 8011f9a:	89a3      	ldrh	r3, [r4, #12]
 8011f9c:	0599      	lsls	r1, r3, #22
 8011f9e:	d402      	bmi.n	8011fa6 <_fclose_r+0x32>
 8011fa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011fa2:	f7fe fbbc 	bl	801071e <__retarget_lock_acquire_recursive>
 8011fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011faa:	b98b      	cbnz	r3, 8011fd0 <_fclose_r+0x5c>
 8011fac:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8011fae:	f016 0601 	ands.w	r6, r6, #1
 8011fb2:	d1e3      	bne.n	8011f7c <_fclose_r+0x8>
 8011fb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011fb6:	f7fe fbb4 	bl	8010722 <__retarget_lock_release_recursive>
 8011fba:	e7e0      	b.n	8011f7e <_fclose_r+0xa>
 8011fbc:	4b21      	ldr	r3, [pc, #132]	; (8012044 <_fclose_r+0xd0>)
 8011fbe:	429c      	cmp	r4, r3
 8011fc0:	d101      	bne.n	8011fc6 <_fclose_r+0x52>
 8011fc2:	68ac      	ldr	r4, [r5, #8]
 8011fc4:	e7e6      	b.n	8011f94 <_fclose_r+0x20>
 8011fc6:	4b20      	ldr	r3, [pc, #128]	; (8012048 <_fclose_r+0xd4>)
 8011fc8:	429c      	cmp	r4, r3
 8011fca:	bf08      	it	eq
 8011fcc:	68ec      	ldreq	r4, [r5, #12]
 8011fce:	e7e1      	b.n	8011f94 <_fclose_r+0x20>
 8011fd0:	4621      	mov	r1, r4
 8011fd2:	4628      	mov	r0, r5
 8011fd4:	f7fd fb36 	bl	800f644 <__sflush_r>
 8011fd8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011fda:	4606      	mov	r6, r0
 8011fdc:	b133      	cbz	r3, 8011fec <_fclose_r+0x78>
 8011fde:	6a21      	ldr	r1, [r4, #32]
 8011fe0:	4628      	mov	r0, r5
 8011fe2:	4798      	blx	r3
 8011fe4:	2800      	cmp	r0, #0
 8011fe6:	bfb8      	it	lt
 8011fe8:	f04f 36ff 	movlt.w	r6, #4294967295
 8011fec:	89a3      	ldrh	r3, [r4, #12]
 8011fee:	061a      	lsls	r2, r3, #24
 8011ff0:	d503      	bpl.n	8011ffa <_fclose_r+0x86>
 8011ff2:	6921      	ldr	r1, [r4, #16]
 8011ff4:	4628      	mov	r0, r5
 8011ff6:	f7fd fd21 	bl	800fa3c <_free_r>
 8011ffa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011ffc:	b141      	cbz	r1, 8012010 <_fclose_r+0x9c>
 8011ffe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012002:	4299      	cmp	r1, r3
 8012004:	d002      	beq.n	801200c <_fclose_r+0x98>
 8012006:	4628      	mov	r0, r5
 8012008:	f7fd fd18 	bl	800fa3c <_free_r>
 801200c:	2300      	movs	r3, #0
 801200e:	6363      	str	r3, [r4, #52]	; 0x34
 8012010:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8012012:	b121      	cbz	r1, 801201e <_fclose_r+0xaa>
 8012014:	4628      	mov	r0, r5
 8012016:	f7fd fd11 	bl	800fa3c <_free_r>
 801201a:	2300      	movs	r3, #0
 801201c:	64a3      	str	r3, [r4, #72]	; 0x48
 801201e:	f7fd fc1f 	bl	800f860 <__sfp_lock_acquire>
 8012022:	2300      	movs	r3, #0
 8012024:	81a3      	strh	r3, [r4, #12]
 8012026:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012028:	07db      	lsls	r3, r3, #31
 801202a:	d402      	bmi.n	8012032 <_fclose_r+0xbe>
 801202c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801202e:	f7fe fb78 	bl	8010722 <__retarget_lock_release_recursive>
 8012032:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012034:	f7fe fb71 	bl	801071a <__retarget_lock_close_recursive>
 8012038:	f7fd fc18 	bl	800f86c <__sfp_lock_release>
 801203c:	e79f      	b.n	8011f7e <_fclose_r+0xa>
 801203e:	bf00      	nop
 8012040:	08012f50 	.word	0x08012f50
 8012044:	08012f70 	.word	0x08012f70
 8012048:	08012f30 	.word	0x08012f30

0801204c <__fputwc>:
 801204c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012050:	4680      	mov	r8, r0
 8012052:	460e      	mov	r6, r1
 8012054:	4614      	mov	r4, r2
 8012056:	f7fe fb2f 	bl	80106b8 <__locale_mb_cur_max>
 801205a:	2801      	cmp	r0, #1
 801205c:	d11c      	bne.n	8012098 <__fputwc+0x4c>
 801205e:	1e73      	subs	r3, r6, #1
 8012060:	2bfe      	cmp	r3, #254	; 0xfe
 8012062:	d819      	bhi.n	8012098 <__fputwc+0x4c>
 8012064:	f88d 6004 	strb.w	r6, [sp, #4]
 8012068:	4605      	mov	r5, r0
 801206a:	2700      	movs	r7, #0
 801206c:	f10d 0904 	add.w	r9, sp, #4
 8012070:	42af      	cmp	r7, r5
 8012072:	d020      	beq.n	80120b6 <__fputwc+0x6a>
 8012074:	68a3      	ldr	r3, [r4, #8]
 8012076:	f817 1009 	ldrb.w	r1, [r7, r9]
 801207a:	3b01      	subs	r3, #1
 801207c:	2b00      	cmp	r3, #0
 801207e:	60a3      	str	r3, [r4, #8]
 8012080:	da04      	bge.n	801208c <__fputwc+0x40>
 8012082:	69a2      	ldr	r2, [r4, #24]
 8012084:	4293      	cmp	r3, r2
 8012086:	db1a      	blt.n	80120be <__fputwc+0x72>
 8012088:	290a      	cmp	r1, #10
 801208a:	d018      	beq.n	80120be <__fputwc+0x72>
 801208c:	6823      	ldr	r3, [r4, #0]
 801208e:	1c5a      	adds	r2, r3, #1
 8012090:	6022      	str	r2, [r4, #0]
 8012092:	7019      	strb	r1, [r3, #0]
 8012094:	3701      	adds	r7, #1
 8012096:	e7eb      	b.n	8012070 <__fputwc+0x24>
 8012098:	4632      	mov	r2, r6
 801209a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 801209e:	a901      	add	r1, sp, #4
 80120a0:	4640      	mov	r0, r8
 80120a2:	f000 fb45 	bl	8012730 <_wcrtomb_r>
 80120a6:	1c42      	adds	r2, r0, #1
 80120a8:	4605      	mov	r5, r0
 80120aa:	d1de      	bne.n	801206a <__fputwc+0x1e>
 80120ac:	89a3      	ldrh	r3, [r4, #12]
 80120ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80120b2:	81a3      	strh	r3, [r4, #12]
 80120b4:	4606      	mov	r6, r0
 80120b6:	4630      	mov	r0, r6
 80120b8:	b003      	add	sp, #12
 80120ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80120be:	4622      	mov	r2, r4
 80120c0:	4640      	mov	r0, r8
 80120c2:	f000 fad7 	bl	8012674 <__swbuf_r>
 80120c6:	1c43      	adds	r3, r0, #1
 80120c8:	d1e4      	bne.n	8012094 <__fputwc+0x48>
 80120ca:	4606      	mov	r6, r0
 80120cc:	e7f3      	b.n	80120b6 <__fputwc+0x6a>

080120ce <_fputwc_r>:
 80120ce:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80120d0:	07db      	lsls	r3, r3, #31
 80120d2:	b570      	push	{r4, r5, r6, lr}
 80120d4:	4605      	mov	r5, r0
 80120d6:	460e      	mov	r6, r1
 80120d8:	4614      	mov	r4, r2
 80120da:	d405      	bmi.n	80120e8 <_fputwc_r+0x1a>
 80120dc:	8993      	ldrh	r3, [r2, #12]
 80120de:	0598      	lsls	r0, r3, #22
 80120e0:	d402      	bmi.n	80120e8 <_fputwc_r+0x1a>
 80120e2:	6d90      	ldr	r0, [r2, #88]	; 0x58
 80120e4:	f7fe fb1b 	bl	801071e <__retarget_lock_acquire_recursive>
 80120e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80120ec:	0499      	lsls	r1, r3, #18
 80120ee:	d406      	bmi.n	80120fe <_fputwc_r+0x30>
 80120f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80120f4:	81a3      	strh	r3, [r4, #12]
 80120f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80120f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80120fc:	6663      	str	r3, [r4, #100]	; 0x64
 80120fe:	4622      	mov	r2, r4
 8012100:	4628      	mov	r0, r5
 8012102:	4631      	mov	r1, r6
 8012104:	f7ff ffa2 	bl	801204c <__fputwc>
 8012108:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801210a:	07da      	lsls	r2, r3, #31
 801210c:	4605      	mov	r5, r0
 801210e:	d405      	bmi.n	801211c <_fputwc_r+0x4e>
 8012110:	89a3      	ldrh	r3, [r4, #12]
 8012112:	059b      	lsls	r3, r3, #22
 8012114:	d402      	bmi.n	801211c <_fputwc_r+0x4e>
 8012116:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012118:	f7fe fb03 	bl	8010722 <__retarget_lock_release_recursive>
 801211c:	4628      	mov	r0, r5
 801211e:	bd70      	pop	{r4, r5, r6, pc}

08012120 <_fstat_r>:
 8012120:	b538      	push	{r3, r4, r5, lr}
 8012122:	4c07      	ldr	r4, [pc, #28]	; (8012140 <_fstat_r+0x20>)
 8012124:	2300      	movs	r3, #0
 8012126:	4605      	mov	r5, r0
 8012128:	4608      	mov	r0, r1
 801212a:	4611      	mov	r1, r2
 801212c:	6023      	str	r3, [r4, #0]
 801212e:	f7f9 fae0 	bl	800b6f2 <_fstat>
 8012132:	1c43      	adds	r3, r0, #1
 8012134:	d102      	bne.n	801213c <_fstat_r+0x1c>
 8012136:	6823      	ldr	r3, [r4, #0]
 8012138:	b103      	cbz	r3, 801213c <_fstat_r+0x1c>
 801213a:	602b      	str	r3, [r5, #0]
 801213c:	bd38      	pop	{r3, r4, r5, pc}
 801213e:	bf00      	nop
 8012140:	20002490 	.word	0x20002490

08012144 <_isatty_r>:
 8012144:	b538      	push	{r3, r4, r5, lr}
 8012146:	4c06      	ldr	r4, [pc, #24]	; (8012160 <_isatty_r+0x1c>)
 8012148:	2300      	movs	r3, #0
 801214a:	4605      	mov	r5, r0
 801214c:	4608      	mov	r0, r1
 801214e:	6023      	str	r3, [r4, #0]
 8012150:	f7f9 fade 	bl	800b710 <_isatty>
 8012154:	1c43      	adds	r3, r0, #1
 8012156:	d102      	bne.n	801215e <_isatty_r+0x1a>
 8012158:	6823      	ldr	r3, [r4, #0]
 801215a:	b103      	cbz	r3, 801215e <_isatty_r+0x1a>
 801215c:	602b      	str	r3, [r5, #0]
 801215e:	bd38      	pop	{r3, r4, r5, pc}
 8012160:	20002490 	.word	0x20002490

08012164 <iswspace>:
 8012164:	28ff      	cmp	r0, #255	; 0xff
 8012166:	b510      	push	{r4, lr}
 8012168:	4604      	mov	r4, r0
 801216a:	d806      	bhi.n	801217a <iswspace+0x16>
 801216c:	f7fe fab6 	bl	80106dc <__locale_ctype_ptr>
 8012170:	4420      	add	r0, r4
 8012172:	7840      	ldrb	r0, [r0, #1]
 8012174:	f000 0008 	and.w	r0, r0, #8
 8012178:	bd10      	pop	{r4, pc}
 801217a:	2000      	movs	r0, #0
 801217c:	bd10      	pop	{r4, pc}
	...

08012180 <_lseek_r>:
 8012180:	b538      	push	{r3, r4, r5, lr}
 8012182:	4c07      	ldr	r4, [pc, #28]	; (80121a0 <_lseek_r+0x20>)
 8012184:	4605      	mov	r5, r0
 8012186:	4608      	mov	r0, r1
 8012188:	4611      	mov	r1, r2
 801218a:	2200      	movs	r2, #0
 801218c:	6022      	str	r2, [r4, #0]
 801218e:	461a      	mov	r2, r3
 8012190:	f7f9 fac8 	bl	800b724 <_lseek>
 8012194:	1c43      	adds	r3, r0, #1
 8012196:	d102      	bne.n	801219e <_lseek_r+0x1e>
 8012198:	6823      	ldr	r3, [r4, #0]
 801219a:	b103      	cbz	r3, 801219e <_lseek_r+0x1e>
 801219c:	602b      	str	r3, [r5, #0]
 801219e:	bd38      	pop	{r3, r4, r5, pc}
 80121a0:	20002490 	.word	0x20002490

080121a4 <_mbrtowc_r>:
 80121a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80121a6:	9d08      	ldr	r5, [sp, #32]
 80121a8:	4c11      	ldr	r4, [pc, #68]	; (80121f0 <_mbrtowc_r+0x4c>)
 80121aa:	4606      	mov	r6, r0
 80121ac:	4617      	mov	r7, r2
 80121ae:	b9a2      	cbnz	r2, 80121da <_mbrtowc_r+0x36>
 80121b0:	6823      	ldr	r3, [r4, #0]
 80121b2:	4a10      	ldr	r2, [pc, #64]	; (80121f4 <_mbrtowc_r+0x50>)
 80121b4:	6a1b      	ldr	r3, [r3, #32]
 80121b6:	9500      	str	r5, [sp, #0]
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	bf08      	it	eq
 80121bc:	4613      	moveq	r3, r2
 80121be:	4a0e      	ldr	r2, [pc, #56]	; (80121f8 <_mbrtowc_r+0x54>)
 80121c0:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
 80121c4:	4639      	mov	r1, r7
 80121c6:	2301      	movs	r3, #1
 80121c8:	47a0      	blx	r4
 80121ca:	1c43      	adds	r3, r0, #1
 80121cc:	bf01      	itttt	eq
 80121ce:	2300      	moveq	r3, #0
 80121d0:	602b      	streq	r3, [r5, #0]
 80121d2:	238a      	moveq	r3, #138	; 0x8a
 80121d4:	6033      	streq	r3, [r6, #0]
 80121d6:	b003      	add	sp, #12
 80121d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80121da:	6824      	ldr	r4, [r4, #0]
 80121dc:	4f05      	ldr	r7, [pc, #20]	; (80121f4 <_mbrtowc_r+0x50>)
 80121de:	6a24      	ldr	r4, [r4, #32]
 80121e0:	9500      	str	r5, [sp, #0]
 80121e2:	2c00      	cmp	r4, #0
 80121e4:	bf08      	it	eq
 80121e6:	463c      	moveq	r4, r7
 80121e8:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 80121ec:	e7ec      	b.n	80121c8 <_mbrtowc_r+0x24>
 80121ee:	bf00      	nop
 80121f0:	20000014 	.word	0x20000014
 80121f4:	20000560 	.word	0x20000560
 80121f8:	08012e39 	.word	0x08012e39

080121fc <_read_r>:
 80121fc:	b538      	push	{r3, r4, r5, lr}
 80121fe:	4c07      	ldr	r4, [pc, #28]	; (801221c <_read_r+0x20>)
 8012200:	4605      	mov	r5, r0
 8012202:	4608      	mov	r0, r1
 8012204:	4611      	mov	r1, r2
 8012206:	2200      	movs	r2, #0
 8012208:	6022      	str	r2, [r4, #0]
 801220a:	461a      	mov	r2, r3
 801220c:	f7f9 fa00 	bl	800b610 <_read>
 8012210:	1c43      	adds	r3, r0, #1
 8012212:	d102      	bne.n	801221a <_read_r+0x1e>
 8012214:	6823      	ldr	r3, [r4, #0]
 8012216:	b103      	cbz	r3, 801221a <_read_r+0x1e>
 8012218:	602b      	str	r3, [r5, #0]
 801221a:	bd38      	pop	{r3, r4, r5, pc}
 801221c:	20002490 	.word	0x20002490

08012220 <__sccl>:
 8012220:	b570      	push	{r4, r5, r6, lr}
 8012222:	780b      	ldrb	r3, [r1, #0]
 8012224:	2b5e      	cmp	r3, #94	; 0x5e
 8012226:	bf13      	iteet	ne
 8012228:	1c4a      	addne	r2, r1, #1
 801222a:	1c8a      	addeq	r2, r1, #2
 801222c:	784b      	ldrbeq	r3, [r1, #1]
 801222e:	2100      	movne	r1, #0
 8012230:	bf08      	it	eq
 8012232:	2101      	moveq	r1, #1
 8012234:	1e44      	subs	r4, r0, #1
 8012236:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801223a:	f804 1f01 	strb.w	r1, [r4, #1]!
 801223e:	42a5      	cmp	r5, r4
 8012240:	d1fb      	bne.n	801223a <__sccl+0x1a>
 8012242:	b913      	cbnz	r3, 801224a <__sccl+0x2a>
 8012244:	3a01      	subs	r2, #1
 8012246:	4610      	mov	r0, r2
 8012248:	bd70      	pop	{r4, r5, r6, pc}
 801224a:	f081 0401 	eor.w	r4, r1, #1
 801224e:	54c4      	strb	r4, [r0, r3]
 8012250:	4611      	mov	r1, r2
 8012252:	780d      	ldrb	r5, [r1, #0]
 8012254:	2d2d      	cmp	r5, #45	; 0x2d
 8012256:	f101 0201 	add.w	r2, r1, #1
 801225a:	d006      	beq.n	801226a <__sccl+0x4a>
 801225c:	2d5d      	cmp	r5, #93	; 0x5d
 801225e:	d0f2      	beq.n	8012246 <__sccl+0x26>
 8012260:	b90d      	cbnz	r5, 8012266 <__sccl+0x46>
 8012262:	460a      	mov	r2, r1
 8012264:	e7ef      	b.n	8012246 <__sccl+0x26>
 8012266:	462b      	mov	r3, r5
 8012268:	e7f1      	b.n	801224e <__sccl+0x2e>
 801226a:	784e      	ldrb	r6, [r1, #1]
 801226c:	2e5d      	cmp	r6, #93	; 0x5d
 801226e:	d0fa      	beq.n	8012266 <__sccl+0x46>
 8012270:	42b3      	cmp	r3, r6
 8012272:	dcf8      	bgt.n	8012266 <__sccl+0x46>
 8012274:	3102      	adds	r1, #2
 8012276:	3301      	adds	r3, #1
 8012278:	429e      	cmp	r6, r3
 801227a:	54c4      	strb	r4, [r0, r3]
 801227c:	dcfb      	bgt.n	8012276 <__sccl+0x56>
 801227e:	e7e8      	b.n	8012252 <__sccl+0x32>

08012280 <_strtol_l.isra.0>:
 8012280:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012284:	4680      	mov	r8, r0
 8012286:	4689      	mov	r9, r1
 8012288:	4692      	mov	sl, r2
 801228a:	461f      	mov	r7, r3
 801228c:	468b      	mov	fp, r1
 801228e:	465d      	mov	r5, fp
 8012290:	980a      	ldr	r0, [sp, #40]	; 0x28
 8012292:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012296:	f7fe fa1d 	bl	80106d4 <__locale_ctype_ptr_l>
 801229a:	4420      	add	r0, r4
 801229c:	7846      	ldrb	r6, [r0, #1]
 801229e:	f016 0608 	ands.w	r6, r6, #8
 80122a2:	d10b      	bne.n	80122bc <_strtol_l.isra.0+0x3c>
 80122a4:	2c2d      	cmp	r4, #45	; 0x2d
 80122a6:	d10b      	bne.n	80122c0 <_strtol_l.isra.0+0x40>
 80122a8:	782c      	ldrb	r4, [r5, #0]
 80122aa:	2601      	movs	r6, #1
 80122ac:	f10b 0502 	add.w	r5, fp, #2
 80122b0:	b167      	cbz	r7, 80122cc <_strtol_l.isra.0+0x4c>
 80122b2:	2f10      	cmp	r7, #16
 80122b4:	d114      	bne.n	80122e0 <_strtol_l.isra.0+0x60>
 80122b6:	2c30      	cmp	r4, #48	; 0x30
 80122b8:	d00a      	beq.n	80122d0 <_strtol_l.isra.0+0x50>
 80122ba:	e011      	b.n	80122e0 <_strtol_l.isra.0+0x60>
 80122bc:	46ab      	mov	fp, r5
 80122be:	e7e6      	b.n	801228e <_strtol_l.isra.0+0xe>
 80122c0:	2c2b      	cmp	r4, #43	; 0x2b
 80122c2:	bf04      	itt	eq
 80122c4:	782c      	ldrbeq	r4, [r5, #0]
 80122c6:	f10b 0502 	addeq.w	r5, fp, #2
 80122ca:	e7f1      	b.n	80122b0 <_strtol_l.isra.0+0x30>
 80122cc:	2c30      	cmp	r4, #48	; 0x30
 80122ce:	d127      	bne.n	8012320 <_strtol_l.isra.0+0xa0>
 80122d0:	782b      	ldrb	r3, [r5, #0]
 80122d2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80122d6:	2b58      	cmp	r3, #88	; 0x58
 80122d8:	d14b      	bne.n	8012372 <_strtol_l.isra.0+0xf2>
 80122da:	786c      	ldrb	r4, [r5, #1]
 80122dc:	2710      	movs	r7, #16
 80122de:	3502      	adds	r5, #2
 80122e0:	2e00      	cmp	r6, #0
 80122e2:	bf0c      	ite	eq
 80122e4:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80122e8:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80122ec:	2200      	movs	r2, #0
 80122ee:	fbb1 fef7 	udiv	lr, r1, r7
 80122f2:	4610      	mov	r0, r2
 80122f4:	fb07 1c1e 	mls	ip, r7, lr, r1
 80122f8:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80122fc:	2b09      	cmp	r3, #9
 80122fe:	d811      	bhi.n	8012324 <_strtol_l.isra.0+0xa4>
 8012300:	461c      	mov	r4, r3
 8012302:	42a7      	cmp	r7, r4
 8012304:	dd1d      	ble.n	8012342 <_strtol_l.isra.0+0xc2>
 8012306:	1c53      	adds	r3, r2, #1
 8012308:	d007      	beq.n	801231a <_strtol_l.isra.0+0x9a>
 801230a:	4586      	cmp	lr, r0
 801230c:	d316      	bcc.n	801233c <_strtol_l.isra.0+0xbc>
 801230e:	d101      	bne.n	8012314 <_strtol_l.isra.0+0x94>
 8012310:	45a4      	cmp	ip, r4
 8012312:	db13      	blt.n	801233c <_strtol_l.isra.0+0xbc>
 8012314:	fb00 4007 	mla	r0, r0, r7, r4
 8012318:	2201      	movs	r2, #1
 801231a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801231e:	e7eb      	b.n	80122f8 <_strtol_l.isra.0+0x78>
 8012320:	270a      	movs	r7, #10
 8012322:	e7dd      	b.n	80122e0 <_strtol_l.isra.0+0x60>
 8012324:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8012328:	2b19      	cmp	r3, #25
 801232a:	d801      	bhi.n	8012330 <_strtol_l.isra.0+0xb0>
 801232c:	3c37      	subs	r4, #55	; 0x37
 801232e:	e7e8      	b.n	8012302 <_strtol_l.isra.0+0x82>
 8012330:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8012334:	2b19      	cmp	r3, #25
 8012336:	d804      	bhi.n	8012342 <_strtol_l.isra.0+0xc2>
 8012338:	3c57      	subs	r4, #87	; 0x57
 801233a:	e7e2      	b.n	8012302 <_strtol_l.isra.0+0x82>
 801233c:	f04f 32ff 	mov.w	r2, #4294967295
 8012340:	e7eb      	b.n	801231a <_strtol_l.isra.0+0x9a>
 8012342:	1c53      	adds	r3, r2, #1
 8012344:	d108      	bne.n	8012358 <_strtol_l.isra.0+0xd8>
 8012346:	2322      	movs	r3, #34	; 0x22
 8012348:	f8c8 3000 	str.w	r3, [r8]
 801234c:	4608      	mov	r0, r1
 801234e:	f1ba 0f00 	cmp.w	sl, #0
 8012352:	d107      	bne.n	8012364 <_strtol_l.isra.0+0xe4>
 8012354:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012358:	b106      	cbz	r6, 801235c <_strtol_l.isra.0+0xdc>
 801235a:	4240      	negs	r0, r0
 801235c:	f1ba 0f00 	cmp.w	sl, #0
 8012360:	d00c      	beq.n	801237c <_strtol_l.isra.0+0xfc>
 8012362:	b122      	cbz	r2, 801236e <_strtol_l.isra.0+0xee>
 8012364:	3d01      	subs	r5, #1
 8012366:	f8ca 5000 	str.w	r5, [sl]
 801236a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801236e:	464d      	mov	r5, r9
 8012370:	e7f9      	b.n	8012366 <_strtol_l.isra.0+0xe6>
 8012372:	2430      	movs	r4, #48	; 0x30
 8012374:	2f00      	cmp	r7, #0
 8012376:	d1b3      	bne.n	80122e0 <_strtol_l.isra.0+0x60>
 8012378:	2708      	movs	r7, #8
 801237a:	e7b1      	b.n	80122e0 <_strtol_l.isra.0+0x60>
 801237c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012380 <_strtol_r>:
 8012380:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012382:	4c06      	ldr	r4, [pc, #24]	; (801239c <_strtol_r+0x1c>)
 8012384:	4d06      	ldr	r5, [pc, #24]	; (80123a0 <_strtol_r+0x20>)
 8012386:	6824      	ldr	r4, [r4, #0]
 8012388:	6a24      	ldr	r4, [r4, #32]
 801238a:	2c00      	cmp	r4, #0
 801238c:	bf08      	it	eq
 801238e:	462c      	moveq	r4, r5
 8012390:	9400      	str	r4, [sp, #0]
 8012392:	f7ff ff75 	bl	8012280 <_strtol_l.isra.0>
 8012396:	b003      	add	sp, #12
 8012398:	bd30      	pop	{r4, r5, pc}
 801239a:	bf00      	nop
 801239c:	20000014 	.word	0x20000014
 80123a0:	20000560 	.word	0x20000560

080123a4 <_strtoll_l.isra.0>:
 80123a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123a8:	b087      	sub	sp, #28
 80123aa:	4688      	mov	r8, r1
 80123ac:	9005      	str	r0, [sp, #20]
 80123ae:	4693      	mov	fp, r2
 80123b0:	461f      	mov	r7, r3
 80123b2:	4689      	mov	r9, r1
 80123b4:	464d      	mov	r5, r9
 80123b6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80123b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80123bc:	f7fe f98a 	bl	80106d4 <__locale_ctype_ptr_l>
 80123c0:	4420      	add	r0, r4
 80123c2:	7846      	ldrb	r6, [r0, #1]
 80123c4:	f016 0608 	ands.w	r6, r6, #8
 80123c8:	d10b      	bne.n	80123e2 <_strtoll_l.isra.0+0x3e>
 80123ca:	2c2d      	cmp	r4, #45	; 0x2d
 80123cc:	d10b      	bne.n	80123e6 <_strtoll_l.isra.0+0x42>
 80123ce:	782c      	ldrb	r4, [r5, #0]
 80123d0:	2601      	movs	r6, #1
 80123d2:	f109 0502 	add.w	r5, r9, #2
 80123d6:	b167      	cbz	r7, 80123f2 <_strtoll_l.isra.0+0x4e>
 80123d8:	2f10      	cmp	r7, #16
 80123da:	d114      	bne.n	8012406 <_strtoll_l.isra.0+0x62>
 80123dc:	2c30      	cmp	r4, #48	; 0x30
 80123de:	d00a      	beq.n	80123f6 <_strtoll_l.isra.0+0x52>
 80123e0:	e011      	b.n	8012406 <_strtoll_l.isra.0+0x62>
 80123e2:	46a9      	mov	r9, r5
 80123e4:	e7e6      	b.n	80123b4 <_strtoll_l.isra.0+0x10>
 80123e6:	2c2b      	cmp	r4, #43	; 0x2b
 80123e8:	bf04      	itt	eq
 80123ea:	782c      	ldrbeq	r4, [r5, #0]
 80123ec:	f109 0502 	addeq.w	r5, r9, #2
 80123f0:	e7f1      	b.n	80123d6 <_strtoll_l.isra.0+0x32>
 80123f2:	2c30      	cmp	r4, #48	; 0x30
 80123f4:	d144      	bne.n	8012480 <_strtoll_l.isra.0+0xdc>
 80123f6:	782b      	ldrb	r3, [r5, #0]
 80123f8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80123fc:	2b58      	cmp	r3, #88	; 0x58
 80123fe:	d170      	bne.n	80124e2 <_strtoll_l.isra.0+0x13e>
 8012400:	786c      	ldrb	r4, [r5, #1]
 8012402:	2710      	movs	r7, #16
 8012404:	3502      	adds	r5, #2
 8012406:	2e00      	cmp	r6, #0
 8012408:	d03c      	beq.n	8012484 <_strtoll_l.isra.0+0xe0>
 801240a:	f04f 0a00 	mov.w	sl, #0
 801240e:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 8012412:	463a      	mov	r2, r7
 8012414:	17fb      	asrs	r3, r7, #31
 8012416:	4650      	mov	r0, sl
 8012418:	4649      	mov	r1, r9
 801241a:	e9cd 2300 	strd	r2, r3, [sp]
 801241e:	f7ee fc3f 	bl	8000ca0 <__aeabi_uldivmod>
 8012422:	17fb      	asrs	r3, r7, #31
 8012424:	9204      	str	r2, [sp, #16]
 8012426:	4650      	mov	r0, sl
 8012428:	463a      	mov	r2, r7
 801242a:	4649      	mov	r1, r9
 801242c:	f7ee fc38 	bl	8000ca0 <__aeabi_uldivmod>
 8012430:	2300      	movs	r3, #0
 8012432:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012436:	2000      	movs	r0, #0
 8012438:	2100      	movs	r1, #0
 801243a:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 801243e:	2a09      	cmp	r2, #9
 8012440:	d825      	bhi.n	801248e <_strtoll_l.isra.0+0xea>
 8012442:	4614      	mov	r4, r2
 8012444:	42a7      	cmp	r7, r4
 8012446:	dd31      	ble.n	80124ac <_strtoll_l.isra.0+0x108>
 8012448:	1c5a      	adds	r2, r3, #1
 801244a:	d016      	beq.n	801247a <_strtoll_l.isra.0+0xd6>
 801244c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012450:	428b      	cmp	r3, r1
 8012452:	bf08      	it	eq
 8012454:	4282      	cmpeq	r2, r0
 8012456:	d326      	bcc.n	80124a6 <_strtoll_l.isra.0+0x102>
 8012458:	d102      	bne.n	8012460 <_strtoll_l.isra.0+0xbc>
 801245a:	9b04      	ldr	r3, [sp, #16]
 801245c:	42a3      	cmp	r3, r4
 801245e:	db22      	blt.n	80124a6 <_strtoll_l.isra.0+0x102>
 8012460:	9b00      	ldr	r3, [sp, #0]
 8012462:	9a01      	ldr	r2, [sp, #4]
 8012464:	434b      	muls	r3, r1
 8012466:	fb00 3302 	mla	r3, r0, r2, r3
 801246a:	9a00      	ldr	r2, [sp, #0]
 801246c:	fba2 0100 	umull	r0, r1, r2, r0
 8012470:	4419      	add	r1, r3
 8012472:	1900      	adds	r0, r0, r4
 8012474:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8012478:	2301      	movs	r3, #1
 801247a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801247e:	e7dc      	b.n	801243a <_strtoll_l.isra.0+0x96>
 8012480:	270a      	movs	r7, #10
 8012482:	e7c0      	b.n	8012406 <_strtoll_l.isra.0+0x62>
 8012484:	f04f 3aff 	mov.w	sl, #4294967295
 8012488:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 801248c:	e7c1      	b.n	8012412 <_strtoll_l.isra.0+0x6e>
 801248e:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8012492:	2a19      	cmp	r2, #25
 8012494:	d801      	bhi.n	801249a <_strtoll_l.isra.0+0xf6>
 8012496:	3c37      	subs	r4, #55	; 0x37
 8012498:	e7d4      	b.n	8012444 <_strtoll_l.isra.0+0xa0>
 801249a:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 801249e:	2a19      	cmp	r2, #25
 80124a0:	d804      	bhi.n	80124ac <_strtoll_l.isra.0+0x108>
 80124a2:	3c57      	subs	r4, #87	; 0x57
 80124a4:	e7ce      	b.n	8012444 <_strtoll_l.isra.0+0xa0>
 80124a6:	f04f 33ff 	mov.w	r3, #4294967295
 80124aa:	e7e6      	b.n	801247a <_strtoll_l.isra.0+0xd6>
 80124ac:	1c5a      	adds	r2, r3, #1
 80124ae:	d10a      	bne.n	80124c6 <_strtoll_l.isra.0+0x122>
 80124b0:	9a05      	ldr	r2, [sp, #20]
 80124b2:	2322      	movs	r3, #34	; 0x22
 80124b4:	6013      	str	r3, [r2, #0]
 80124b6:	4650      	mov	r0, sl
 80124b8:	4649      	mov	r1, r9
 80124ba:	f1bb 0f00 	cmp.w	fp, #0
 80124be:	d10a      	bne.n	80124d6 <_strtoll_l.isra.0+0x132>
 80124c0:	b007      	add	sp, #28
 80124c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124c6:	b116      	cbz	r6, 80124ce <_strtoll_l.isra.0+0x12a>
 80124c8:	4240      	negs	r0, r0
 80124ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80124ce:	f1bb 0f00 	cmp.w	fp, #0
 80124d2:	d0f5      	beq.n	80124c0 <_strtoll_l.isra.0+0x11c>
 80124d4:	b11b      	cbz	r3, 80124de <_strtoll_l.isra.0+0x13a>
 80124d6:	3d01      	subs	r5, #1
 80124d8:	f8cb 5000 	str.w	r5, [fp]
 80124dc:	e7f0      	b.n	80124c0 <_strtoll_l.isra.0+0x11c>
 80124de:	4645      	mov	r5, r8
 80124e0:	e7fa      	b.n	80124d8 <_strtoll_l.isra.0+0x134>
 80124e2:	2430      	movs	r4, #48	; 0x30
 80124e4:	2f00      	cmp	r7, #0
 80124e6:	d18e      	bne.n	8012406 <_strtoll_l.isra.0+0x62>
 80124e8:	2708      	movs	r7, #8
 80124ea:	e78c      	b.n	8012406 <_strtoll_l.isra.0+0x62>

080124ec <_strtoll_r>:
 80124ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80124ee:	4c06      	ldr	r4, [pc, #24]	; (8012508 <_strtoll_r+0x1c>)
 80124f0:	4d06      	ldr	r5, [pc, #24]	; (801250c <_strtoll_r+0x20>)
 80124f2:	6824      	ldr	r4, [r4, #0]
 80124f4:	6a24      	ldr	r4, [r4, #32]
 80124f6:	2c00      	cmp	r4, #0
 80124f8:	bf08      	it	eq
 80124fa:	462c      	moveq	r4, r5
 80124fc:	9400      	str	r4, [sp, #0]
 80124fe:	f7ff ff51 	bl	80123a4 <_strtoll_l.isra.0>
 8012502:	b003      	add	sp, #12
 8012504:	bd30      	pop	{r4, r5, pc}
 8012506:	bf00      	nop
 8012508:	20000014 	.word	0x20000014
 801250c:	20000560 	.word	0x20000560

08012510 <_strtoull_l.isra.0>:
 8012510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012514:	b085      	sub	sp, #20
 8012516:	4688      	mov	r8, r1
 8012518:	9003      	str	r0, [sp, #12]
 801251a:	4691      	mov	r9, r2
 801251c:	461f      	mov	r7, r3
 801251e:	468b      	mov	fp, r1
 8012520:	465d      	mov	r5, fp
 8012522:	980e      	ldr	r0, [sp, #56]	; 0x38
 8012524:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012528:	f7fe f8d4 	bl	80106d4 <__locale_ctype_ptr_l>
 801252c:	4420      	add	r0, r4
 801252e:	7846      	ldrb	r6, [r0, #1]
 8012530:	f016 0608 	ands.w	r6, r6, #8
 8012534:	d10b      	bne.n	801254e <_strtoull_l.isra.0+0x3e>
 8012536:	2c2d      	cmp	r4, #45	; 0x2d
 8012538:	d10b      	bne.n	8012552 <_strtoull_l.isra.0+0x42>
 801253a:	782c      	ldrb	r4, [r5, #0]
 801253c:	2601      	movs	r6, #1
 801253e:	f10b 0502 	add.w	r5, fp, #2
 8012542:	b167      	cbz	r7, 801255e <_strtoull_l.isra.0+0x4e>
 8012544:	2f10      	cmp	r7, #16
 8012546:	d114      	bne.n	8012572 <_strtoull_l.isra.0+0x62>
 8012548:	2c30      	cmp	r4, #48	; 0x30
 801254a:	d00a      	beq.n	8012562 <_strtoull_l.isra.0+0x52>
 801254c:	e011      	b.n	8012572 <_strtoull_l.isra.0+0x62>
 801254e:	46ab      	mov	fp, r5
 8012550:	e7e6      	b.n	8012520 <_strtoull_l.isra.0+0x10>
 8012552:	2c2b      	cmp	r4, #43	; 0x2b
 8012554:	bf04      	itt	eq
 8012556:	782c      	ldrbeq	r4, [r5, #0]
 8012558:	f10b 0502 	addeq.w	r5, fp, #2
 801255c:	e7f1      	b.n	8012542 <_strtoull_l.isra.0+0x32>
 801255e:	2c30      	cmp	r4, #48	; 0x30
 8012560:	d141      	bne.n	80125e6 <_strtoull_l.isra.0+0xd6>
 8012562:	782b      	ldrb	r3, [r5, #0]
 8012564:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8012568:	2b58      	cmp	r3, #88	; 0x58
 801256a:	d16c      	bne.n	8012646 <_strtoull_l.isra.0+0x136>
 801256c:	786c      	ldrb	r4, [r5, #1]
 801256e:	2710      	movs	r7, #16
 8012570:	3502      	adds	r5, #2
 8012572:	ea4f 7be7 	mov.w	fp, r7, asr #31
 8012576:	463a      	mov	r2, r7
 8012578:	465b      	mov	r3, fp
 801257a:	f04f 30ff 	mov.w	r0, #4294967295
 801257e:	f04f 31ff 	mov.w	r1, #4294967295
 8012582:	f7ee fb8d 	bl	8000ca0 <__aeabi_uldivmod>
 8012586:	463a      	mov	r2, r7
 8012588:	e9cd 0100 	strd	r0, r1, [sp]
 801258c:	465b      	mov	r3, fp
 801258e:	f04f 30ff 	mov.w	r0, #4294967295
 8012592:	f04f 31ff 	mov.w	r1, #4294967295
 8012596:	f7ee fb83 	bl	8000ca0 <__aeabi_uldivmod>
 801259a:	46ba      	mov	sl, r7
 801259c:	4694      	mov	ip, r2
 801259e:	2300      	movs	r3, #0
 80125a0:	2000      	movs	r0, #0
 80125a2:	2100      	movs	r1, #0
 80125a4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80125a8:	f1be 0f09 	cmp.w	lr, #9
 80125ac:	d81d      	bhi.n	80125ea <_strtoull_l.isra.0+0xda>
 80125ae:	4674      	mov	r4, lr
 80125b0:	42a7      	cmp	r7, r4
 80125b2:	dd2b      	ble.n	801260c <_strtoull_l.isra.0+0xfc>
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	db26      	blt.n	8012606 <_strtoull_l.isra.0+0xf6>
 80125b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80125bc:	428b      	cmp	r3, r1
 80125be:	bf08      	it	eq
 80125c0:	4282      	cmpeq	r2, r0
 80125c2:	d320      	bcc.n	8012606 <_strtoull_l.isra.0+0xf6>
 80125c4:	d101      	bne.n	80125ca <_strtoull_l.isra.0+0xba>
 80125c6:	45a4      	cmp	ip, r4
 80125c8:	db1d      	blt.n	8012606 <_strtoull_l.isra.0+0xf6>
 80125ca:	fb0a f301 	mul.w	r3, sl, r1
 80125ce:	fb00 330b 	mla	r3, r0, fp, r3
 80125d2:	fbaa 0100 	umull	r0, r1, sl, r0
 80125d6:	4419      	add	r1, r3
 80125d8:	1900      	adds	r0, r0, r4
 80125da:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80125de:	2301      	movs	r3, #1
 80125e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80125e4:	e7de      	b.n	80125a4 <_strtoull_l.isra.0+0x94>
 80125e6:	270a      	movs	r7, #10
 80125e8:	e7c3      	b.n	8012572 <_strtoull_l.isra.0+0x62>
 80125ea:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80125ee:	f1be 0f19 	cmp.w	lr, #25
 80125f2:	d801      	bhi.n	80125f8 <_strtoull_l.isra.0+0xe8>
 80125f4:	3c37      	subs	r4, #55	; 0x37
 80125f6:	e7db      	b.n	80125b0 <_strtoull_l.isra.0+0xa0>
 80125f8:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80125fc:	f1be 0f19 	cmp.w	lr, #25
 8012600:	d804      	bhi.n	801260c <_strtoull_l.isra.0+0xfc>
 8012602:	3c57      	subs	r4, #87	; 0x57
 8012604:	e7d4      	b.n	80125b0 <_strtoull_l.isra.0+0xa0>
 8012606:	f04f 33ff 	mov.w	r3, #4294967295
 801260a:	e7e9      	b.n	80125e0 <_strtoull_l.isra.0+0xd0>
 801260c:	2b00      	cmp	r3, #0
 801260e:	da0c      	bge.n	801262a <_strtoull_l.isra.0+0x11a>
 8012610:	9a03      	ldr	r2, [sp, #12]
 8012612:	2322      	movs	r3, #34	; 0x22
 8012614:	6013      	str	r3, [r2, #0]
 8012616:	f04f 30ff 	mov.w	r0, #4294967295
 801261a:	f04f 31ff 	mov.w	r1, #4294967295
 801261e:	f1b9 0f00 	cmp.w	r9, #0
 8012622:	d10a      	bne.n	801263a <_strtoull_l.isra.0+0x12a>
 8012624:	b005      	add	sp, #20
 8012626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801262a:	b116      	cbz	r6, 8012632 <_strtoull_l.isra.0+0x122>
 801262c:	4240      	negs	r0, r0
 801262e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8012632:	f1b9 0f00 	cmp.w	r9, #0
 8012636:	d0f5      	beq.n	8012624 <_strtoull_l.isra.0+0x114>
 8012638:	b11b      	cbz	r3, 8012642 <_strtoull_l.isra.0+0x132>
 801263a:	3d01      	subs	r5, #1
 801263c:	f8c9 5000 	str.w	r5, [r9]
 8012640:	e7f0      	b.n	8012624 <_strtoull_l.isra.0+0x114>
 8012642:	4645      	mov	r5, r8
 8012644:	e7fa      	b.n	801263c <_strtoull_l.isra.0+0x12c>
 8012646:	2430      	movs	r4, #48	; 0x30
 8012648:	2f00      	cmp	r7, #0
 801264a:	d192      	bne.n	8012572 <_strtoull_l.isra.0+0x62>
 801264c:	2708      	movs	r7, #8
 801264e:	e790      	b.n	8012572 <_strtoull_l.isra.0+0x62>

08012650 <_strtoull_r>:
 8012650:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012652:	4c06      	ldr	r4, [pc, #24]	; (801266c <_strtoull_r+0x1c>)
 8012654:	4d06      	ldr	r5, [pc, #24]	; (8012670 <_strtoull_r+0x20>)
 8012656:	6824      	ldr	r4, [r4, #0]
 8012658:	6a24      	ldr	r4, [r4, #32]
 801265a:	2c00      	cmp	r4, #0
 801265c:	bf08      	it	eq
 801265e:	462c      	moveq	r4, r5
 8012660:	9400      	str	r4, [sp, #0]
 8012662:	f7ff ff55 	bl	8012510 <_strtoull_l.isra.0>
 8012666:	b003      	add	sp, #12
 8012668:	bd30      	pop	{r4, r5, pc}
 801266a:	bf00      	nop
 801266c:	20000014 	.word	0x20000014
 8012670:	20000560 	.word	0x20000560

08012674 <__swbuf_r>:
 8012674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012676:	460e      	mov	r6, r1
 8012678:	4614      	mov	r4, r2
 801267a:	4605      	mov	r5, r0
 801267c:	b118      	cbz	r0, 8012686 <__swbuf_r+0x12>
 801267e:	6983      	ldr	r3, [r0, #24]
 8012680:	b90b      	cbnz	r3, 8012686 <__swbuf_r+0x12>
 8012682:	f7fd f905 	bl	800f890 <__sinit>
 8012686:	4b27      	ldr	r3, [pc, #156]	; (8012724 <__swbuf_r+0xb0>)
 8012688:	429c      	cmp	r4, r3
 801268a:	d12f      	bne.n	80126ec <__swbuf_r+0x78>
 801268c:	686c      	ldr	r4, [r5, #4]
 801268e:	69a3      	ldr	r3, [r4, #24]
 8012690:	60a3      	str	r3, [r4, #8]
 8012692:	89a3      	ldrh	r3, [r4, #12]
 8012694:	0719      	lsls	r1, r3, #28
 8012696:	d533      	bpl.n	8012700 <__swbuf_r+0x8c>
 8012698:	6923      	ldr	r3, [r4, #16]
 801269a:	2b00      	cmp	r3, #0
 801269c:	d030      	beq.n	8012700 <__swbuf_r+0x8c>
 801269e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80126a2:	b2f6      	uxtb	r6, r6
 80126a4:	049a      	lsls	r2, r3, #18
 80126a6:	4637      	mov	r7, r6
 80126a8:	d534      	bpl.n	8012714 <__swbuf_r+0xa0>
 80126aa:	6923      	ldr	r3, [r4, #16]
 80126ac:	6820      	ldr	r0, [r4, #0]
 80126ae:	1ac0      	subs	r0, r0, r3
 80126b0:	6963      	ldr	r3, [r4, #20]
 80126b2:	4298      	cmp	r0, r3
 80126b4:	db04      	blt.n	80126c0 <__swbuf_r+0x4c>
 80126b6:	4621      	mov	r1, r4
 80126b8:	4628      	mov	r0, r5
 80126ba:	f7fd f855 	bl	800f768 <_fflush_r>
 80126be:	bb28      	cbnz	r0, 801270c <__swbuf_r+0x98>
 80126c0:	68a3      	ldr	r3, [r4, #8]
 80126c2:	3b01      	subs	r3, #1
 80126c4:	60a3      	str	r3, [r4, #8]
 80126c6:	6823      	ldr	r3, [r4, #0]
 80126c8:	1c5a      	adds	r2, r3, #1
 80126ca:	6022      	str	r2, [r4, #0]
 80126cc:	701e      	strb	r6, [r3, #0]
 80126ce:	6963      	ldr	r3, [r4, #20]
 80126d0:	3001      	adds	r0, #1
 80126d2:	4298      	cmp	r0, r3
 80126d4:	d004      	beq.n	80126e0 <__swbuf_r+0x6c>
 80126d6:	89a3      	ldrh	r3, [r4, #12]
 80126d8:	07db      	lsls	r3, r3, #31
 80126da:	d519      	bpl.n	8012710 <__swbuf_r+0x9c>
 80126dc:	2e0a      	cmp	r6, #10
 80126de:	d117      	bne.n	8012710 <__swbuf_r+0x9c>
 80126e0:	4621      	mov	r1, r4
 80126e2:	4628      	mov	r0, r5
 80126e4:	f7fd f840 	bl	800f768 <_fflush_r>
 80126e8:	b190      	cbz	r0, 8012710 <__swbuf_r+0x9c>
 80126ea:	e00f      	b.n	801270c <__swbuf_r+0x98>
 80126ec:	4b0e      	ldr	r3, [pc, #56]	; (8012728 <__swbuf_r+0xb4>)
 80126ee:	429c      	cmp	r4, r3
 80126f0:	d101      	bne.n	80126f6 <__swbuf_r+0x82>
 80126f2:	68ac      	ldr	r4, [r5, #8]
 80126f4:	e7cb      	b.n	801268e <__swbuf_r+0x1a>
 80126f6:	4b0d      	ldr	r3, [pc, #52]	; (801272c <__swbuf_r+0xb8>)
 80126f8:	429c      	cmp	r4, r3
 80126fa:	bf08      	it	eq
 80126fc:	68ec      	ldreq	r4, [r5, #12]
 80126fe:	e7c6      	b.n	801268e <__swbuf_r+0x1a>
 8012700:	4621      	mov	r1, r4
 8012702:	4628      	mov	r0, r5
 8012704:	f7fc f8bc 	bl	800e880 <__swsetup_r>
 8012708:	2800      	cmp	r0, #0
 801270a:	d0c8      	beq.n	801269e <__swbuf_r+0x2a>
 801270c:	f04f 37ff 	mov.w	r7, #4294967295
 8012710:	4638      	mov	r0, r7
 8012712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012714:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8012718:	81a3      	strh	r3, [r4, #12]
 801271a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801271c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012720:	6663      	str	r3, [r4, #100]	; 0x64
 8012722:	e7c2      	b.n	80126aa <__swbuf_r+0x36>
 8012724:	08012f50 	.word	0x08012f50
 8012728:	08012f70 	.word	0x08012f70
 801272c:	08012f30 	.word	0x08012f30

08012730 <_wcrtomb_r>:
 8012730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012732:	4605      	mov	r5, r0
 8012734:	b085      	sub	sp, #20
 8012736:	461e      	mov	r6, r3
 8012738:	460f      	mov	r7, r1
 801273a:	4c0f      	ldr	r4, [pc, #60]	; (8012778 <_wcrtomb_r+0x48>)
 801273c:	b991      	cbnz	r1, 8012764 <_wcrtomb_r+0x34>
 801273e:	6822      	ldr	r2, [r4, #0]
 8012740:	490e      	ldr	r1, [pc, #56]	; (801277c <_wcrtomb_r+0x4c>)
 8012742:	6a12      	ldr	r2, [r2, #32]
 8012744:	2a00      	cmp	r2, #0
 8012746:	bf08      	it	eq
 8012748:	460a      	moveq	r2, r1
 801274a:	a901      	add	r1, sp, #4
 801274c:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8012750:	463a      	mov	r2, r7
 8012752:	47a0      	blx	r4
 8012754:	1c43      	adds	r3, r0, #1
 8012756:	bf01      	itttt	eq
 8012758:	2300      	moveq	r3, #0
 801275a:	6033      	streq	r3, [r6, #0]
 801275c:	238a      	moveq	r3, #138	; 0x8a
 801275e:	602b      	streq	r3, [r5, #0]
 8012760:	b005      	add	sp, #20
 8012762:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012764:	6824      	ldr	r4, [r4, #0]
 8012766:	4f05      	ldr	r7, [pc, #20]	; (801277c <_wcrtomb_r+0x4c>)
 8012768:	6a24      	ldr	r4, [r4, #32]
 801276a:	2c00      	cmp	r4, #0
 801276c:	bf08      	it	eq
 801276e:	463c      	moveq	r4, r7
 8012770:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8012774:	e7ed      	b.n	8012752 <_wcrtomb_r+0x22>
 8012776:	bf00      	nop
 8012778:	20000014 	.word	0x20000014
 801277c:	20000560 	.word	0x20000560

08012780 <_gettimeofday>:
 8012780:	4b02      	ldr	r3, [pc, #8]	; (801278c <_gettimeofday+0xc>)
 8012782:	2258      	movs	r2, #88	; 0x58
 8012784:	601a      	str	r2, [r3, #0]
 8012786:	f04f 30ff 	mov.w	r0, #4294967295
 801278a:	4770      	bx	lr
 801278c:	20002490 	.word	0x20002490

08012790 <_init>:
 8012790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012792:	bf00      	nop
 8012794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012796:	bc08      	pop	{r3}
 8012798:	469e      	mov	lr, r3
 801279a:	4770      	bx	lr

0801279c <_fini>:
 801279c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801279e:	bf00      	nop
 80127a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80127a2:	bc08      	pop	{r3}
 80127a4:	469e      	mov	lr, r3
 80127a6:	4770      	bx	lr
