<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="async_pl_ddr_mmu_test_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="async_pl_ddr_mmu_test_tb" />
            <top_module name="axi_vip_pkg" />
            <top_module name="glbl" />
            <top_module name="lib_pkg" />
            <top_module name="std" />
            <top_module name="test_dataframe_gen_pkg" />
            <top_module name="vcomponents" />
            <top_module name="xil_common_vip_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="999990958fs"></ZoomStartTime>
      <ZoomEndTime time="1000001399fs"></ZoomEndTime>
      <Cursor1Time time="1000000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="323"></NameColumnWidth>
      <ValueColumnWidth column_width="263"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="5" />
   <wvobject fp_name="group78" type="group">
      <obj_property name="label">tb_top</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/CLK_125MHZ" type="logic">
         <obj_property name="ElementShortName">CLK_125MHZ</obj_property>
         <obj_property name="ObjectShortName">CLK_125MHZ</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/EXT_RESET" type="logic">
         <obj_property name="ElementShortName">EXT_RESET</obj_property>
         <obj_property name="ObjectShortName">EXT_RESET</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/CLK_333MHZ" type="logic">
         <obj_property name="ElementShortName">CLK_333MHZ</obj_property>
         <obj_property name="ObjectShortName">CLK_333MHZ</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/SET_CONFIG" type="logic">
         <obj_property name="ElementShortName">SET_CONFIG</obj_property>
         <obj_property name="ObjectShortName">SET_CONFIG</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/MAX_TRIGGER_LENGTH" type="array">
         <obj_property name="ElementShortName">MAX_TRIGGER_LENGTH[15:0]</obj_property>
         <obj_property name="ObjectShortName">MAX_TRIGGER_LENGTH[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/S_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">S_AXIS_TDATA[215:0]</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TDATA[215:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/S_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">S_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/s_axis_rfdc_tdata" type="array">
         <obj_property name="ElementShortName">s_axis_rfdc_tdata[127:0]</obj_property>
         <obj_property name="ObjectShortName">s_axis_rfdc_tdata[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/s_axis_trigger_info" type="array">
         <obj_property name="ElementShortName">s_axis_trigger_info[7:0]</obj_property>
         <obj_property name="ObjectShortName">s_axis_trigger_info[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/s_axis_timestamp" type="array">
         <obj_property name="ElementShortName">s_axis_timestamp[47:0]</obj_property>
         <obj_property name="ObjectShortName">s_axis_timestamp[47:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/s_axis_trigger_config" type="array">
         <obj_property name="ElementShortName">s_axis_trigger_config[31:0]</obj_property>
         <obj_property name="ObjectShortName">s_axis_trigger_config[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/H_GAIN_TDATA" type="array">
         <obj_property name="ElementShortName">H_GAIN_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">H_GAIN_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/M_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/M_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/tvalid_delay" type="logic">
         <obj_property name="ElementShortName">tvalid_delay</obj_property>
         <obj_property name="ObjectShortName">tvalid_delay</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/M_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">M_AXIS_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/M_AXIS_TKEEP" type="array">
         <obj_property name="ElementShortName">M_AXIS_TKEEP[15:0]</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TKEEP[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/M_AXIS_TLAST" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TLAST</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TLAST</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/m_axis_tdata_dframe" type="array">
         <obj_property name="ElementShortName">m_axis_tdata_dframe[1:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">m_axis_tdata_dframe[1:0][63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/HEADER_ID" type="array">
         <obj_property name="ElementShortName">HEADER_ID[7:0]</obj_property>
         <obj_property name="ObjectShortName">HEADER_ID[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/FOOTER_ID" type="array">
         <obj_property name="ElementShortName">FOOTER_ID[7:0]</obj_property>
         <obj_property name="ObjectShortName">FOOTER_ID[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/ch_id" type="array">
         <obj_property name="ElementShortName">ch_id[11:0]</obj_property>
         <obj_property name="ObjectShortName">ch_id[11:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/frame_len" type="array">
         <obj_property name="ElementShortName">frame_len[11:0]</obj_property>
         <obj_property name="ObjectShortName">frame_len[11:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/frame_info" type="array">
         <obj_property name="ElementShortName">frame_info[3:0]</obj_property>
         <obj_property name="ObjectShortName">frame_info[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/trigger_type" type="array">
         <obj_property name="ElementShortName">trigger_type[3:0]</obj_property>
         <obj_property name="ObjectShortName">trigger_type[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/header_timestamp" type="array">
         <obj_property name="ElementShortName">header_timestamp[23:0]</obj_property>
         <obj_property name="ObjectShortName">header_timestamp[23:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/charge_sum" type="array">
         <obj_property name="ElementShortName">charge_sum[23:0]</obj_property>
         <obj_property name="ObjectShortName">charge_sum[23:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/trigger_config" type="array">
         <obj_property name="ElementShortName">trigger_config[31:0]</obj_property>
         <obj_property name="ObjectShortName">trigger_config[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/footer_timestamp" type="array">
         <obj_property name="ElementShortName">footer_timestamp[23:0]</obj_property>
         <obj_property name="ObjectShortName">footer_timestamp[23:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/object_id" type="array">
         <obj_property name="ElementShortName">object_id[31:0]</obj_property>
         <obj_property name="ObjectShortName">object_id[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/timestamp" type="array">
         <obj_property name="ElementShortName">timestamp[47:0]</obj_property>
         <obj_property name="ObjectShortName">timestamp[47:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DATAFRAME_GEN_ERROR" type="logic">
         <obj_property name="ElementShortName">DATAFRAME_GEN_ERROR</obj_property>
         <obj_property name="ObjectShortName">DATAFRAME_GEN_ERROR</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/rcvd_frame_len" type="array">
         <obj_property name="ElementShortName">rcvd_frame_len[31:0]</obj_property>
         <obj_property name="ObjectShortName">rcvd_frame_len[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group119" type="group">
      <obj_property name="label">async_df_gen_top</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/S_AXIS_ACLK" type="logic">
         <obj_property name="ElementShortName">S_AXIS_ACLK</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_ACLK</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/S_AXIS_RESETN" type="logic">
         <obj_property name="ElementShortName">S_AXIS_RESETN</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_RESETN</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/M_AXIS_ACLK" type="logic">
         <obj_property name="ElementShortName">M_AXIS_ACLK</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_ACLK</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/M_AXIS_RESETN" type="logic">
         <obj_property name="ElementShortName">M_AXIS_RESETN</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_RESETN</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/SET_CONFIG" type="logic">
         <obj_property name="ElementShortName">SET_CONFIG</obj_property>
         <obj_property name="ObjectShortName">SET_CONFIG</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/MAX_TRIGGER_LENGTH" type="array">
         <obj_property name="ElementShortName">MAX_TRIGGER_LENGTH[15:0]</obj_property>
         <obj_property name="ObjectShortName">MAX_TRIGGER_LENGTH[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/S_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">S_AXIS_TDATA[215:0]</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TDATA[215:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/S_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">S_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/H_GAIN_TDATA" type="array">
         <obj_property name="ElementShortName">H_GAIN_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">H_GAIN_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/M_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/M_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/M_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">M_AXIS_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/M_AXIS_TKEEP" type="array">
         <obj_property name="ElementShortName">M_AXIS_TKEEP[15:0]</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TKEEP[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/M_AXIS_TLAST" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TLAST</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TLAST</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/DATAFRAME_GEN_ERROR" type="logic">
         <obj_property name="ElementShortName">DATAFRAME_GEN_ERROR</obj_property>
         <obj_property name="ObjectShortName">DATAFRAME_GEN_ERROR</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/WR_ARESET" type="logic">
         <obj_property name="ElementShortName">WR_ARESET</obj_property>
         <obj_property name="ObjectShortName">WR_ARESET</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/RD_ARESET" type="logic">
         <obj_property name="ElementShortName">RD_ARESET</obj_property>
         <obj_property name="ObjectShortName">RD_ARESET</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/HEADER_FOOTER_DATA" type="array">
         <obj_property name="ElementShortName">HEADER_FOOTER_DATA[191:0]</obj_property>
         <obj_property name="ObjectShortName">HEADER_FOOTER_DATA[191:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/HEADER_FOOTER_VALID" type="logic">
         <obj_property name="ElementShortName">HEADER_FOOTER_VALID</obj_property>
         <obj_property name="ObjectShortName">HEADER_FOOTER_VALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/HF_FIFO_DOUT" type="array">
         <obj_property name="ElementShortName">HF_FIFO_DOUT[191:0]</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_DOUT[191:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/HF_FIFO_RD_EN" type="logic">
         <obj_property name="ElementShortName">HF_FIFO_RD_EN</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_RD_EN</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/HF_FIFO_FULL" type="logic">
         <obj_property name="ElementShortName">HF_FIFO_FULL</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_FULL</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/HF_FIFO_EMPTY" type="logic">
         <obj_property name="ElementShortName">HF_FIFO_EMPTY</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_EMPTY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/HF_FIFO_ALMOST_FULL" type="logic">
         <obj_property name="ElementShortName">HF_FIFO_ALMOST_FULL</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_ALMOST_FULL</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/HF_FIFO_WR_RST_BUSY" type="logic">
         <obj_property name="ElementShortName">HF_FIFO_WR_RST_BUSY</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_WR_RST_BUSY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/HF_FIFO_RD_RST_BUSY" type="logic">
         <obj_property name="ElementShortName">HF_FIFO_RD_RST_BUSY</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_RD_RST_BUSY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/HF_FIFO_RD_RST_BUSY_wr_domain" type="logic">
         <obj_property name="ElementShortName">HF_FIFO_RD_RST_BUSY_wr_domain</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_RD_RST_BUSY_wr_domain</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/ADC_DATA" type="array">
         <obj_property name="ElementShortName">ADC_DATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">ADC_DATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/ADC_VALID" type="logic">
         <obj_property name="ElementShortName">ADC_VALID</obj_property>
         <obj_property name="ObjectShortName">ADC_VALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/ADC_FIFO_DOUT" type="array">
         <obj_property name="ElementShortName">ADC_FIFO_DOUT[127:0]</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_DOUT[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/ADC_FIFO_RD_EN" type="logic">
         <obj_property name="ElementShortName">ADC_FIFO_RD_EN</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_RD_EN</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/ADC_FIFO_ALMOST_FULL" type="logic">
         <obj_property name="ElementShortName">ADC_FIFO_ALMOST_FULL</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_ALMOST_FULL</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/ADC_FIFO_FULL" type="logic">
         <obj_property name="ElementShortName">ADC_FIFO_FULL</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_FULL</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/ADC_FIFO_EMPTY" type="logic">
         <obj_property name="ElementShortName">ADC_FIFO_EMPTY</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_EMPTY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/ADC_FIFO_WR_RST_BUSY" type="logic">
         <obj_property name="ElementShortName">ADC_FIFO_WR_RST_BUSY</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_WR_RST_BUSY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/ADC_FIFO_RD_RST_BUSY" type="logic">
         <obj_property name="ElementShortName">ADC_FIFO_RD_RST_BUSY</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_RD_RST_BUSY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/ADC_FIFO_RD_RST_BUSY_wr_domain" type="logic">
         <obj_property name="ElementShortName">ADC_FIFO_RD_RST_BUSY_wr_domain</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_RD_RST_BUSY_wr_domain</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group176" type="group">
      <obj_property name="label">async_hf_gen_inst</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/ACLK" type="logic">
         <obj_property name="ElementShortName">ACLK</obj_property>
         <obj_property name="ObjectShortName">ACLK</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/ARESET" type="logic">
         <obj_property name="ElementShortName">ARESET</obj_property>
         <obj_property name="ObjectShortName">ARESET</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/SET_CONFIG" type="logic">
         <obj_property name="ElementShortName">SET_CONFIG</obj_property>
         <obj_property name="ObjectShortName">SET_CONFIG</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/MAX_TRIGGER_LENGTH" type="array">
         <obj_property name="ElementShortName">MAX_TRIGGER_LENGTH[15:0]</obj_property>
         <obj_property name="ObjectShortName">MAX_TRIGGER_LENGTH[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/S_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">S_AXIS_TDATA[215:0]</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TDATA[215:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/S_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">S_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/H_GAIN_TDATA" type="array">
         <obj_property name="ElementShortName">H_GAIN_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">H_GAIN_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/HEADER_FOOTER_DATA" type="array">
         <obj_property name="ElementShortName">HEADER_FOOTER_DATA[191:0]</obj_property>
         <obj_property name="ObjectShortName">HEADER_FOOTER_DATA[191:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/HEADER_FOOTER_VALID" type="logic">
         <obj_property name="ElementShortName">HEADER_FOOTER_VALID</obj_property>
         <obj_property name="ObjectShortName">HEADER_FOOTER_VALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/HF_FIFO_ALMOST_FULL" type="logic">
         <obj_property name="ElementShortName">HF_FIFO_ALMOST_FULL</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_ALMOST_FULL</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/HF_FIFO_FULL" type="logic">
         <obj_property name="ElementShortName">HF_FIFO_FULL</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_FULL</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/HF_FIFO_RST_BUSY" type="logic">
         <obj_property name="ElementShortName">HF_FIFO_RST_BUSY</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_RST_BUSY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/ADC_DATA" type="array">
         <obj_property name="ElementShortName">ADC_DATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">ADC_DATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/ADC_VALID" type="logic">
         <obj_property name="ElementShortName">ADC_VALID</obj_property>
         <obj_property name="ObjectShortName">ADC_VALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/ADC_FIFO_ALMOST_FULL" type="logic">
         <obj_property name="ElementShortName">ADC_FIFO_ALMOST_FULL</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_ALMOST_FULL</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/ADC_FIFO_FULL" type="logic">
         <obj_property name="ElementShortName">ADC_FIFO_FULL</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_FULL</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/ADC_FIFO_RST_BUSY" type="logic">
         <obj_property name="ElementShortName">ADC_FIFO_RST_BUSY</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_RST_BUSY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/trigger_halt" type="logic">
         <obj_property name="ElementShortName">trigger_halt</obj_property>
         <obj_property name="ObjectShortName">trigger_halt</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/s_axis_tvalid_delay" type="logic">
         <obj_property name="ElementShortName">s_axis_tvalid_delay</obj_property>
         <obj_property name="ObjectShortName">s_axis_tvalid_delay</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/s_axis_tvalid_posedge" type="logic">
         <obj_property name="ElementShortName">s_axis_tvalid_posedge</obj_property>
         <obj_property name="ObjectShortName">s_axis_tvalid_posedge</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/s_axis_tvalid_negedge" type="logic">
         <obj_property name="ElementShortName">s_axis_tvalid_negedge</obj_property>
         <obj_property name="ObjectShortName">s_axis_tvalid_negedge</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/frame_len" type="array">
         <obj_property name="ElementShortName">frame_len[11:0]</obj_property>
         <obj_property name="ObjectShortName">frame_len[11:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/dataframe_len" type="array">
         <obj_property name="ElementShortName">dataframe_len[11:0]</obj_property>
         <obj_property name="ObjectShortName">dataframe_len[11:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/max_trigger_len" type="array">
         <obj_property name="ElementShortName">max_trigger_len[15:0]</obj_property>
         <obj_property name="ObjectShortName">max_trigger_len[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/split_frame" type="logic">
         <obj_property name="ElementShortName">split_frame</obj_property>
         <obj_property name="ObjectShortName">split_frame</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/gain_type_wire" type="logic">
         <obj_property name="ElementShortName">gain_type_wire</obj_property>
         <obj_property name="ObjectShortName">gain_type_wire</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/trigger_type" type="array">
         <obj_property name="ElementShortName">trigger_type[3:0]</obj_property>
         <obj_property name="ObjectShortName">trigger_type[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/footer_timestamp" type="array">
         <obj_property name="ElementShortName">footer_timestamp[23:0]</obj_property>
         <obj_property name="ObjectShortName">footer_timestamp[23:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/header_timestamp" type="array">
         <obj_property name="ElementShortName">header_timestamp[23:0]</obj_property>
         <obj_property name="ObjectShortName">header_timestamp[23:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/trigger_config" type="array">
         <obj_property name="ElementShortName">trigger_config[31:0]</obj_property>
         <obj_property name="ObjectShortName">trigger_config[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/HEADER_ID" type="array">
         <obj_property name="ElementShortName">HEADER_ID[7:0]</obj_property>
         <obj_property name="ObjectShortName">HEADER_ID[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/FOOTER_ID" type="array">
         <obj_property name="ElementShortName">FOOTER_ID[7:0]</obj_property>
         <obj_property name="ObjectShortName">FOOTER_ID[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/CH_ID" type="array">
         <obj_property name="ElementShortName">CH_ID[11:0]</obj_property>
         <obj_property name="ObjectShortName">CH_ID[11:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/trigger_run_state" type="array">
         <obj_property name="ElementShortName">trigger_run_state[1:0]</obj_property>
         <obj_property name="ObjectShortName">trigger_run_state[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/trigger_state" type="array">
         <obj_property name="ElementShortName">trigger_state[1:0]</obj_property>
         <obj_property name="ObjectShortName">trigger_state[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/frame_begin" type="logic">
         <obj_property name="ElementShortName">frame_begin</obj_property>
         <obj_property name="ObjectShortName">frame_begin</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/frame_continue" type="logic">
         <obj_property name="ElementShortName">frame_continue</obj_property>
         <obj_property name="ObjectShortName">frame_continue</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/frame_info" type="array">
         <obj_property name="ElementShortName">frame_info[3:0]</obj_property>
         <obj_property name="ObjectShortName">frame_info[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/object_id" type="array">
         <obj_property name="ElementShortName">object_id[31:0]</obj_property>
         <obj_property name="ObjectShortName">object_id[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/h_gain_sample" type="array">
         <obj_property name="ElementShortName">h_gain_sample[7:0][15:0]</obj_property>
         <obj_property name="ObjectShortName">h_gain_sample[7:0][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/sign_extend_h_gain_sample" type="array">
         <obj_property name="ElementShortName">sign_extend_h_gain_sample[7:0][23:0]</obj_property>
         <obj_property name="ObjectShortName">sign_extend_h_gain_sample[7:0][23:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/h_partial_charge_sum" type="array">
         <obj_property name="ElementShortName">h_partial_charge_sum[7:0][23:0]</obj_property>
         <obj_property name="ObjectShortName">h_partial_charge_sum[7:0][23:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/charge_sum" type="array">
         <obj_property name="ElementShortName">charge_sum[23:0]</obj_property>
         <obj_property name="ObjectShortName">charge_sum[23:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/h_charge_sum_step_holder" type="array">
         <obj_property name="ElementShortName">h_charge_sum_step_holder[6:0][23:0]</obj_property>
         <obj_property name="ObjectShortName">h_charge_sum_step_holder[6:0][23:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/header" type="array">
         <obj_property name="ElementShortName">header[127:0]</obj_property>
         <obj_property name="ObjectShortName">header[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/footer" type="array">
         <obj_property name="ElementShortName">footer[63:0]</obj_property>
         <obj_property name="ObjectShortName">footer[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/header_footer" type="array">
         <obj_property name="ElementShortName">header_footer[191:0]</obj_property>
         <obj_property name="ObjectShortName">header_footer[191:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/header_footer_valid" type="logic">
         <obj_property name="ElementShortName">header_footer_valid</obj_property>
         <obj_property name="ObjectShortName">header_footer_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/hf_fifo_gets_full" type="logic">
         <obj_property name="ElementShortName">hf_fifo_gets_full</obj_property>
         <obj_property name="ObjectShortName">hf_fifo_gets_full</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/hf_fifo_gets_full_delay" type="logic">
         <obj_property name="ElementShortName">hf_fifo_gets_full_delay</obj_property>
         <obj_property name="ObjectShortName">hf_fifo_gets_full_delay</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/adc_fifo_wen" type="logic">
         <obj_property name="ElementShortName">adc_fifo_wen</obj_property>
         <obj_property name="ObjectShortName">adc_fifo_wen</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/adc_fifo_gets_full" type="logic">
         <obj_property name="ElementShortName">adc_fifo_gets_full</obj_property>
         <obj_property name="ObjectShortName">adc_fifo_gets_full</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/adc_fifo_gets_full_delay" type="logic">
         <obj_property name="ElementShortName">adc_fifo_gets_full_delay</obj_property>
         <obj_property name="ObjectShortName">adc_fifo_gets_full_delay</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/adc_data" type="array">
         <obj_property name="ElementShortName">adc_data[127:0]</obj_property>
         <obj_property name="ObjectShortName">adc_data[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/j" type="array">
         <obj_property name="ElementShortName">j[31:0]</obj_property>
         <obj_property name="ObjectShortName">j[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/header_footer_gen_inst/CHANNEL_ID" type="array">
         <obj_property name="ElementShortName">CHANNEL_ID[31:0]</obj_property>
         <obj_property name="ObjectShortName">CHANNEL_ID[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group217" type="group">
      <obj_property name="label">async_df_gen_inst</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/ACLK" type="logic">
         <obj_property name="ElementShortName">ACLK</obj_property>
         <obj_property name="ObjectShortName">ACLK</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/ARESET" type="logic">
         <obj_property name="ElementShortName">ARESET</obj_property>
         <obj_property name="ObjectShortName">ARESET</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/HF_FIFO_RD_RST_BUSY" type="logic">
         <obj_property name="ElementShortName">HF_FIFO_RD_RST_BUSY</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_RD_RST_BUSY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/HF_FIFO_EMPTY" type="logic">
         <obj_property name="ElementShortName">HF_FIFO_EMPTY</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_EMPTY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/HF_FIFO_DOUT" type="array">
         <obj_property name="ElementShortName">HF_FIFO_DOUT[191:0]</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_DOUT[191:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/HF_FIFO_RD_EN" type="logic">
         <obj_property name="ElementShortName">HF_FIFO_RD_EN</obj_property>
         <obj_property name="ObjectShortName">HF_FIFO_RD_EN</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/ADC_FIFO_RD_RST_BUSY" type="logic">
         <obj_property name="ElementShortName">ADC_FIFO_RD_RST_BUSY</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_RD_RST_BUSY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/ADC_FIFO_EMPTY" type="logic">
         <obj_property name="ElementShortName">ADC_FIFO_EMPTY</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_EMPTY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/ADC_FIFO_DOUT" type="array">
         <obj_property name="ElementShortName">ADC_FIFO_DOUT[127:0]</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_DOUT[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/ADC_FIFO_RD_EN" type="logic">
         <obj_property name="ElementShortName">ADC_FIFO_RD_EN</obj_property>
         <obj_property name="ObjectShortName">ADC_FIFO_RD_EN</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/M_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/M_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/M_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">M_AXIS_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/M_AXIS_TKEEP" type="array">
         <obj_property name="ElementShortName">M_AXIS_TKEEP[15:0]</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TKEEP[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/M_AXIS_TLAST" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TLAST</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TLAST</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/DATAFRAME_GEN_ERROR" type="logic">
         <obj_property name="ElementShortName">DATAFRAME_GEN_ERROR</obj_property>
         <obj_property name="ObjectShortName">DATAFRAME_GEN_ERROR</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/header" type="array">
         <obj_property name="ElementShortName">header[0:0][127:0]</obj_property>
         <obj_property name="ObjectShortName">header[0:0][127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/footer" type="array">
         <obj_property name="ElementShortName">footer[0:0][127:0]</obj_property>
         <obj_property name="ObjectShortName">footer[0:0][127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/tdata" type="array">
         <obj_property name="ElementShortName">tdata[127:0]</obj_property>
         <obj_property name="ObjectShortName">tdata[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/tvalid" type="logic">
         <obj_property name="ElementShortName">tvalid</obj_property>
         <obj_property name="ObjectShortName">tvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/tkeep" type="array">
         <obj_property name="ElementShortName">tkeep[15:0]</obj_property>
         <obj_property name="ObjectShortName">tkeep[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/internal_error" type="logic">
         <obj_property name="ElementShortName">internal_error</obj_property>
         <obj_property name="ObjectShortName">internal_error</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/frame_lenD" type="array">
         <obj_property name="ElementShortName">frame_lenD[12:0]</obj_property>
         <obj_property name="ObjectShortName">frame_lenD[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/frame_len" type="array">
         <obj_property name="ElementShortName">frame_len[12:0]</obj_property>
         <obj_property name="ObjectShortName">frame_len[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/actual_frame_len" type="array">
         <obj_property name="ElementShortName">actual_frame_len[12:0]</obj_property>
         <obj_property name="ObjectShortName">actual_frame_len[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/adc_frame_len" type="array">
         <obj_property name="ElementShortName">adc_frame_len[12:0]</obj_property>
         <obj_property name="ObjectShortName">adc_frame_len[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/INIT_FRAME_LEN" type="array">
         <obj_property name="ElementShortName">INIT_FRAME_LEN[12:0]</obj_property>
         <obj_property name="ObjectShortName">INIT_FRAME_LEN[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/frame_len_cnt" type="array">
         <obj_property name="ElementShortName">frame_len_cnt[12:0]</obj_property>
         <obj_property name="ObjectShortName">frame_len_cnt[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/frame_len_cnt_is_init" type="logic">
         <obj_property name="ElementShortName">frame_len_cnt_is_init</obj_property>
         <obj_property name="ObjectShortName">frame_len_cnt_is_init</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/tlast" type="logic">
         <obj_property name="ElementShortName">tlast</obj_property>
         <obj_property name="ObjectShortName">tlast</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/adc_cnt" type="array">
         <obj_property name="ElementShortName">adc_cnt[12:0]</obj_property>
         <obj_property name="ObjectShortName">adc_cnt[12:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/adc_cnt_is_init" type="logic">
         <obj_property name="ElementShortName">adc_cnt_is_init</obj_property>
         <obj_property name="ObjectShortName">adc_cnt_is_init</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/adc_last" type="logic">
         <obj_property name="ElementShortName">adc_last</obj_property>
         <obj_property name="ObjectShortName">adc_last</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/frame_exist" type="logic">
         <obj_property name="ElementShortName">frame_exist</obj_property>
         <obj_property name="ObjectShortName">frame_exist</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/read_done" type="logic">
         <obj_property name="ElementShortName">read_done</obj_property>
         <obj_property name="ObjectShortName">read_done</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/read_ready" type="logic">
         <obj_property name="ElementShortName">read_ready</obj_property>
         <obj_property name="ObjectShortName">read_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/adc_cnt_start" type="logic">
         <obj_property name="ElementShortName">adc_cnt_start</obj_property>
         <obj_property name="ObjectShortName">adc_cnt_start</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/adc_read" type="logic">
         <obj_property name="ElementShortName">adc_read</obj_property>
         <obj_property name="ObjectShortName">adc_read</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/ACTUAL_HEADER_LINE" type="array">
         <obj_property name="ElementShortName">ACTUAL_HEADER_LINE[31:0]</obj_property>
         <obj_property name="ObjectShortName">ACTUAL_HEADER_LINE[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_dataframe_gene_0/inst/dataframe_gen_inst/ACTUAL_FOOTER_LINE" type="array">
         <obj_property name="ElementShortName">ACTUAL_FOOTER_LINE[31:0]</obj_property>
         <obj_property name="ObjectShortName">ACTUAL_FOOTER_LINE[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group323" type="group">
      <obj_property name="label">async_pl_ddr_mmu_inst</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/ACLK" type="logic">
         <obj_property name="ElementShortName">ACLK</obj_property>
         <obj_property name="ObjectShortName">ACLK</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/ARESETN" type="logic">
         <obj_property name="ElementShortName">ARESETN</obj_property>
         <obj_property name="ObjectShortName">ARESETN</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/CLK" type="logic">
         <obj_property name="ElementShortName">CLK</obj_property>
         <obj_property name="ObjectShortName">CLK</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/RESET" type="logic">
         <obj_property name="ElementShortName">RESET</obj_property>
         <obj_property name="ObjectShortName">RESET</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/SET_CONFIG" type="logic">
         <obj_property name="ElementShortName">SET_CONFIG</obj_property>
         <obj_property name="ObjectShortName">SET_CONFIG</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/MAX_TRIGGER_LENGTH" type="array">
         <obj_property name="ElementShortName">MAX_TRIGGER_LENGTH[15:0]</obj_property>
         <obj_property name="ObjectShortName">MAX_TRIGGER_LENGTH[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">S_AXIS_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">S_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S_AXIS_TLAST" type="logic">
         <obj_property name="ElementShortName">S_AXIS_TLAST</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TLAST</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">S_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">S_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S2MM_CMD_M_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">S2MM_CMD_M_AXIS_TDATA[71:0]</obj_property>
         <obj_property name="ObjectShortName">S2MM_CMD_M_AXIS_TDATA[71:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S2MM_CMD_M_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">S2MM_CMD_M_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">S2MM_CMD_M_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S2MM_CMD_M_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">S2MM_CMD_M_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">S2MM_CMD_M_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S2MM_M_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">S2MM_M_AXIS_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">S2MM_M_AXIS_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S2MM_M_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">S2MM_M_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">S2MM_M_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S2MM_M_AXIS_TLAST" type="logic">
         <obj_property name="ElementShortName">S2MM_M_AXIS_TLAST</obj_property>
         <obj_property name="ObjectShortName">S2MM_M_AXIS_TLAST</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S2MM_M_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">S2MM_M_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">S2MM_M_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S2MM_STS_S_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">S2MM_STS_S_AXIS_TDATA[7:0]</obj_property>
         <obj_property name="ObjectShortName">S2MM_STS_S_AXIS_TDATA[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S2MM_STS_S_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">S2MM_STS_S_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">S2MM_STS_S_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/S2MM_STS_S_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">S2MM_STS_S_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">S2MM_STS_S_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/MM2S_CMD_M_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">MM2S_CMD_M_AXIS_TDATA[71:0]</obj_property>
         <obj_property name="ObjectShortName">MM2S_CMD_M_AXIS_TDATA[71:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/MM2S_CMD_M_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">MM2S_CMD_M_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">MM2S_CMD_M_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/MM2S_CMD_M_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">MM2S_CMD_M_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">MM2S_CMD_M_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/MM2S_STS_S_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">MM2S_STS_S_AXIS_TDATA[7:0]</obj_property>
         <obj_property name="ObjectShortName">MM2S_STS_S_AXIS_TDATA[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/MM2S_STS_S_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">MM2S_STS_S_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">MM2S_STS_S_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/MM2S_STS_S_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">MM2S_STS_S_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">MM2S_STS_S_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/MM2S_S_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">MM2S_S_AXIS_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">MM2S_S_AXIS_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/MM2S_S_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">MM2S_S_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">MM2S_S_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/MM2S_S_AXIS_TLAST" type="logic">
         <obj_property name="ElementShortName">MM2S_S_AXIS_TLAST</obj_property>
         <obj_property name="ObjectShortName">MM2S_S_AXIS_TLAST</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/MM2S_S_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">MM2S_S_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">MM2S_S_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/M_AXIS_TDATA" type="array">
         <obj_property name="ElementShortName">M_AXIS_TDATA[127:0]</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TDATA[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/M_AXIS_TVALID" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TVALID</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TVALID</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/M_AXIS_TLAST" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TLAST</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TLAST</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/M_AXIS_TKEEP" type="array">
         <obj_property name="ElementShortName">M_AXIS_TKEEP[15:0]</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TKEEP[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/M_AXIS_TREADY" type="logic">
         <obj_property name="ElementShortName">M_AXIS_TREADY</obj_property>
         <obj_property name="ObjectShortName">M_AXIS_TREADY</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/DATAMOVER_ERROR" type="logic">
         <obj_property name="ElementShortName">DATAMOVER_ERROR</obj_property>
         <obj_property name="ObjectShortName">DATAMOVER_ERROR</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/src_send" type="logic">
         <obj_property name="ElementShortName">src_send</obj_property>
         <obj_property name="ObjectShortName">src_send</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/src_rcv" type="logic">
         <obj_property name="ElementShortName">src_rcv</obj_property>
         <obj_property name="ObjectShortName">src_rcv</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/dest_req" type="logic">
         <obj_property name="ElementShortName">dest_req</obj_property>
         <obj_property name="ObjectShortName">dest_req</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/dest_max_trigger_lengthD" type="array">
         <obj_property name="ElementShortName">dest_max_trigger_lengthD[15:0]</obj_property>
         <obj_property name="ObjectShortName">dest_max_trigger_lengthD[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/dest_max_trigger_length" type="array">
         <obj_property name="ElementShortName">dest_max_trigger_length[15:0]</obj_property>
         <obj_property name="ObjectShortName">dest_max_trigger_length[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/dest_req_delay" type="logic">
         <obj_property name="ElementShortName">dest_req_delay</obj_property>
         <obj_property name="ObjectShortName">dest_req_delay</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/HEADER_ID" type="array">
         <obj_property name="ElementShortName">HEADER_ID[7:0]</obj_property>
         <obj_property name="ObjectShortName">HEADER_ID[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/FOOTER_ID" type="array">
         <obj_property name="ElementShortName">FOOTER_ID[7:0]</obj_property>
         <obj_property name="ObjectShortName">FOOTER_ID[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/rsvd" type="array">
         <obj_property name="ElementShortName">rsvd[3:0]</obj_property>
         <obj_property name="ObjectShortName">rsvd[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/drr" type="logic">
         <obj_property name="ElementShortName">drr</obj_property>
         <obj_property name="ObjectShortName">drr</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/eof" type="logic">
         <obj_property name="ElementShortName">eof</obj_property>
         <obj_property name="ObjectShortName">eof</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/dsa" type="array">
         <obj_property name="ElementShortName">dsa[5:0]</obj_property>
         <obj_property name="ObjectShortName">dsa[5:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/burst_type" type="logic">
         <obj_property name="ElementShortName">burst_type</obj_property>
         <obj_property name="ObjectShortName">burst_type</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/max_btt" type="array">
         <obj_property name="ElementShortName">max_btt[22:0]</obj_property>
         <obj_property name="ObjectShortName">max_btt[22:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/s2mm_sts_okay" type="logic">
         <obj_property name="ElementShortName">s2mm_sts_okay</obj_property>
         <obj_property name="ObjectShortName">s2mm_sts_okay</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/s2mm_sts_slverr" type="logic">
         <obj_property name="ElementShortName">s2mm_sts_slverr</obj_property>
         <obj_property name="ObjectShortName">s2mm_sts_slverr</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/s2mm_sts_decerr" type="logic">
         <obj_property name="ElementShortName">s2mm_sts_decerr</obj_property>
         <obj_property name="ObjectShortName">s2mm_sts_decerr</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/s2mm_sts_interr" type="logic">
         <obj_property name="ElementShortName">s2mm_sts_interr</obj_property>
         <obj_property name="ObjectShortName">s2mm_sts_interr</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/s2mm_sts_tag" type="array">
         <obj_property name="ElementShortName">s2mm_sts_tag[3:0]</obj_property>
         <obj_property name="ObjectShortName">s2mm_sts_tag[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/s2mm_transfer_cmpltD" type="logic">
         <obj_property name="ElementShortName">s2mm_transfer_cmpltD</obj_property>
         <obj_property name="ObjectShortName">s2mm_transfer_cmpltD</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/s2mm_transfer_cmplt" type="logic">
         <obj_property name="ElementShortName">s2mm_transfer_cmplt</obj_property>
         <obj_property name="ObjectShortName">s2mm_transfer_cmplt</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/s2mm_mover_error" type="logic">
         <obj_property name="ElementShortName">s2mm_mover_error</obj_property>
         <obj_property name="ObjectShortName">s2mm_mover_error</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_sts_okay" type="logic">
         <obj_property name="ElementShortName">mm2s_sts_okay</obj_property>
         <obj_property name="ObjectShortName">mm2s_sts_okay</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_sts_slverr" type="logic">
         <obj_property name="ElementShortName">mm2s_sts_slverr</obj_property>
         <obj_property name="ObjectShortName">mm2s_sts_slverr</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_sts_decerr" type="logic">
         <obj_property name="ElementShortName">mm2s_sts_decerr</obj_property>
         <obj_property name="ObjectShortName">mm2s_sts_decerr</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_sts_interr" type="logic">
         <obj_property name="ElementShortName">mm2s_sts_interr</obj_property>
         <obj_property name="ObjectShortName">mm2s_sts_interr</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_sts_tag" type="array">
         <obj_property name="ElementShortName">mm2s_sts_tag[3:0]</obj_property>
         <obj_property name="ObjectShortName">mm2s_sts_tag[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_transfer_cmpltD" type="logic">
         <obj_property name="ElementShortName">mm2s_transfer_cmpltD</obj_property>
         <obj_property name="ObjectShortName">mm2s_transfer_cmpltD</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_mover_error" type="logic">
         <obj_property name="ElementShortName">mm2s_mover_error</obj_property>
         <obj_property name="ObjectShortName">mm2s_mover_error</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/src_addr" type="array">
         <obj_property name="ElementShortName">src_addr[16:0]</obj_property>
         <obj_property name="ObjectShortName">src_addr[16:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/dest_addr" type="array">
         <obj_property name="ElementShortName">dest_addr[16:0]</obj_property>
         <obj_property name="ObjectShortName">dest_addr[16:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/cmd_dest_addr" type="array">
         <obj_property name="ElementShortName">cmd_dest_addr[16:0]</obj_property>
         <obj_property name="ObjectShortName">cmd_dest_addr[16:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/next_src_addr" type="array">
         <obj_property name="ElementShortName">next_src_addr[16:0]</obj_property>
         <obj_property name="ObjectShortName">next_src_addr[16:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/next_dest_addr" type="array">
         <obj_property name="ElementShortName">next_dest_addr[16:0]</obj_property>
         <obj_property name="ObjectShortName">next_dest_addr[16:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/next_cmd_dest_addr" type="array">
         <obj_property name="ElementShortName">next_cmd_dest_addr[16:0]</obj_property>
         <obj_property name="ObjectShortName">next_cmd_dest_addr[16:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/HIGH_ADDRESS" type="array">
         <obj_property name="ElementShortName">HIGH_ADDRESS[15:0]</obj_property>
         <obj_property name="ObjectShortName">HIGH_ADDRESS[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/ACTUAL_HIGH_ADDRESS" type="array">
         <obj_property name="ElementShortName">ACTUAL_HIGH_ADDRESS[15:0]</obj_property>
         <obj_property name="ObjectShortName">ACTUAL_HIGH_ADDRESS[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/empty" type="logic">
         <obj_property name="ElementShortName">empty</obj_property>
         <obj_property name="ObjectShortName">empty</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/full" type="logic">
         <obj_property name="ElementShortName">full</obj_property>
         <obj_property name="ObjectShortName">full</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/almost_empty" type="logic">
         <obj_property name="ElementShortName">almost_empty</obj_property>
         <obj_property name="ObjectShortName">almost_empty</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/almost_full" type="logic">
         <obj_property name="ElementShortName">almost_full</obj_property>
         <obj_property name="ObjectShortName">almost_full</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/write_ready" type="logic">
         <obj_property name="ElementShortName">write_ready</obj_property>
         <obj_property name="ObjectShortName">write_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/s2mm_cmd_tvaild" type="logic">
         <obj_property name="ElementShortName">s2mm_cmd_tvaild</obj_property>
         <obj_property name="ObjectShortName">s2mm_cmd_tvaild</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/cmd_s2mm_tag" type="array">
         <obj_property name="ElementShortName">cmd_s2mm_tag[3:0]</obj_property>
         <obj_property name="ObjectShortName">cmd_s2mm_tag[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/cmd_s2mm_addr" type="array">
         <obj_property name="ElementShortName">cmd_s2mm_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">cmd_s2mm_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/s2mm_btt" type="array">
         <obj_property name="ElementShortName">s2mm_btt[22:0]</obj_property>
         <obj_property name="ObjectShortName">s2mm_btt[22:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_cmd_tvalid" type="logic">
         <obj_property name="ElementShortName">mm2s_cmd_tvalid</obj_property>
         <obj_property name="ObjectShortName">mm2s_cmd_tvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_tag" type="array">
         <obj_property name="ElementShortName">mm2s_tag[3:0]</obj_property>
         <obj_property name="ObjectShortName">mm2s_tag[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/read_ready" type="logic">
         <obj_property name="ElementShortName">read_ready</obj_property>
         <obj_property name="ObjectShortName">read_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/cmd_mm2s_addr" type="array">
         <obj_property name="ElementShortName">cmd_mm2s_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">cmd_mm2s_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/m_axis_tvalid" type="logic">
         <obj_property name="ElementShortName">m_axis_tvalid</obj_property>
         <obj_property name="ObjectShortName">m_axis_tvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_tvalid_delay" type="logic">
         <obj_property name="ElementShortName">mm2s_tvalid_delay</obj_property>
         <obj_property name="ObjectShortName">mm2s_tvalid_delay</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_tdata_valid" type="logic">
         <obj_property name="ElementShortName">mm2s_tdata_valid</obj_property>
         <obj_property name="ObjectShortName">mm2s_tdata_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/new_data" type="logic">
         <obj_property name="ElementShortName">new_data</obj_property>
         <obj_property name="ObjectShortName">new_data</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_tvalid_posedge" type="logic">
         <obj_property name="ElementShortName">mm2s_tvalid_posedge</obj_property>
         <obj_property name="ObjectShortName">mm2s_tvalid_posedge</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_tdata_is_header" type="logic">
         <obj_property name="ElementShortName">mm2s_tdata_is_header</obj_property>
         <obj_property name="ObjectShortName">mm2s_tdata_is_header</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/mm2s_tdata_is_footer" type="logic">
         <obj_property name="ElementShortName">mm2s_tdata_is_footer</obj_property>
         <obj_property name="ObjectShortName">mm2s_tdata_is_footer</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/m_axis_tdata_is_footer" type="logic">
         <obj_property name="ElementShortName">m_axis_tdata_is_footer</obj_property>
         <obj_property name="ObjectShortName">m_axis_tdata_is_footer</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/m_axis_tkeep" type="array">
         <obj_property name="ElementShortName">m_axis_tkeep[15:0]</obj_property>
         <obj_property name="ObjectShortName">m_axis_tkeep[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/m_axis_tdata" type="array">
         <obj_property name="ElementShortName">m_axis_tdata[127:0]</obj_property>
         <obj_property name="ObjectShortName">m_axis_tdata[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/TDATA_WIDTH" type="array">
         <obj_property name="ElementShortName">TDATA_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">TDATA_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/HEADER_FOOTER_ID_WIDTH" type="array">
         <obj_property name="ElementShortName">HEADER_FOOTER_ID_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">HEADER_FOOTER_ID_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/CHANNEL_ID_WIDTH" type="array">
         <obj_property name="ElementShortName">CHANNEL_ID_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">CHANNEL_ID_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/FRAME_LENGTH_WIDTH" type="array">
         <obj_property name="ElementShortName">FRAME_LENGTH_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">FRAME_LENGTH_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/ADDRESS_WIDTH" type="array">
         <obj_property name="ElementShortName">ADDRESS_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">ADDRESS_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/LOCAL_ADDRESS_WIDTH" type="array">
         <obj_property name="ElementShortName">LOCAL_ADDRESS_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">LOCAL_ADDRESS_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/BASE_ADDRESS" type="array">
         <obj_property name="ElementShortName">BASE_ADDRESS[31:0]</obj_property>
         <obj_property name="ObjectShortName">BASE_ADDRESS[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/DATAFRAME_WIDTH" type="array">
         <obj_property name="ElementShortName">DATAFRAME_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">DATAFRAME_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/async_pl_ddr_mmu_test_tb/DUT/sim_design_i/async_pl_ddr_mmu_0/inst/BTT_WIDTH" type="array">
         <obj_property name="ElementShortName">BTT_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">BTT_WIDTH[31:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
