# FPGA-Designs
This project demonstrates a simple FPGA design that generates a constant logic output.

## 📌Description
- **Module name:** Output-one
- **Function:**    The design drives the output signal permanently to logic '1'.
- **Purpose:**     Basic example of verify toolchain setup, synthesis, and simulation flow.

## 📂Files
- `Output-one.v`        - Verilog   implementation
- `Output-one.vhd`      - VHDL      implementation
- `tb_Output-one.v`     - Verilog   implementation
- `tb_Output-one.vhd`   - VHDL      implementation
- `waveform.png`        - Simulation result (identical for both Verilog and VHDL)

## 📝Notes
- Purpose:  Practice basic HDL coding and simulating.
- Tools:    Vivado Simulator.
- Both Verilog and VHDL implementations produce the same result.
