m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/pro/whistle/kperiasa/PCSystem-Master/Simulation/simulation
Pfixed_float_types
Z1 w1700490488
R0
8VHDLPackages/FixedFloatPackage/ieee_proposed/fixed_float_types_c.vhdl
FVHDLPackages/FixedFloatPackage/ieee_proposed/fixed_float_types_c.vhdl
l0
L16
VBYbhbBk[5Ta5Qjb2LF3?j1
!s100 cW]eNFhGGd5lB:5@0FCJB2
Z2 OL;C;10.6_1;65
32
Z3 !s110 1707588886
!i10b 1
!s108 1707588885.000000
!s90 -work|ieee_proposed|VHDLPackages/FixedFloatPackage/ieee_proposed/fixed_float_types_c.vhdl|
!s107 VHDLPackages/FixedFloatPackage/ieee_proposed/fixed_float_types_c.vhdl|
!i113 1
Z4 o-work ieee_proposed
Z5 tExplicit 1 CreateSource 1 CvgOpt 0
Pfixed_noresize
Z6 DPx4 work 9 fixed_pkg 0 22 AENV[H8TVJOFOSbY[K>kh3
Z7 DPx4 work 17 fixed_float_types 0 22 BYbhbBk[5Ta5Qjb2LF3?j1
Z8 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z9 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z10 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
R1
R0
Z11 8VHDLPackages/FixedFloatPackage/ieee_proposed/fixed_noresized.vhdl
Z12 FVHDLPackages/FixedFloatPackage/ieee_proposed/fixed_noresized.vhdl
l0
L36
V2K`8Ho7b2:@`60M0;T20V3
!s100 ?d^9lWY30U;VS9h3ZQN8N2
R2
32
b1
Z13 !s110 1707588887
!i10b 1
Z14 !s108 1707588886.000000
Z15 !s90 -work|ieee_proposed|VHDLPackages/FixedFloatPackage/ieee_proposed/fixed_noresized.vhdl|
Z16 !s107 VHDLPackages/FixedFloatPackage/ieee_proposed/fixed_noresized.vhdl|
!i113 1
R4
R5
Bbody
DPx4 work 14 fixed_noresize 0 22 2K`8Ho7b2:@`60M0;T20V3
R6
R7
R8
R9
R10
l0
L1249
VjUzT4ljJkTRcARX^5V5NG3
!s100 g;iAmTWa0USbXFoe8]:;z0
R2
32
R13
!i10b 1
R14
R15
R16
!i113 1
R4
R5
Pfixed_pkg
R7
R8
R9
R10
R1
R0
Z17 8VHDLPackages/FixedFloatPackage/ieee_proposed/fixed_pkg_c.vhdl
Z18 FVHDLPackages/FixedFloatPackage/ieee_proposed/fixed_pkg_c.vhdl
l0
L25
VAENV[H8TVJOFOSbY[K>kh3
!s100 [UHgOlMlZGokIlicDC@^J0
R2
32
b1
R3
!i10b 1
R14
Z19 !s90 -work|ieee_proposed|VHDLPackages/FixedFloatPackage/ieee_proposed/fixed_pkg_c.vhdl|
Z20 !s107 VHDLPackages/FixedFloatPackage/ieee_proposed/fixed_pkg_c.vhdl|
!i113 1
R4
R5
Bbody
R6
Z21 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R7
R8
R9
R10
l0
L1466
VK@E;]RU43T@52`goKMeCe0
!s100 f1DY4eW[YPcl8lz<<Vc0l0
R2
32
R3
!i10b 1
R14
R19
R20
!i113 1
R4
R5
Efixed_synth
R1
R6
R7
R8
R10
R9
R0
Z22 8VHDLPackages/FixedFloatPackage/ieee_proposed/fixed_synth.vhdl
Z23 FVHDLPackages/FixedFloatPackage/ieee_proposed/fixed_synth.vhdl
l0
L15
V:<RETmV@Mi[;l6RfN<HSW3
!s100 _BKH:CPcBRRC?1:8k0n390
R2
32
R13
!i10b 1
Z24 !s108 1707588887.000000
Z25 !s90 -work|ieee_proposed|VHDLPackages/FixedFloatPackage/ieee_proposed/fixed_synth.vhdl|
Z26 !s107 VHDLPackages/FixedFloatPackage/ieee_proposed/fixed_synth.vhdl|
!i113 1
R4
R5
Artl
R6
R7
R8
R10
R9
DEx4 work 11 fixed_synth 0 22 :<RETmV@Mi[;l6RfN<HSW3
l36
L25
VbYiomz<_84WkAUQZ:QOAD0
!s100 [NNi1AF1hk7GkgiF^aXAL0
R2
32
R13
!i10b 1
R24
R25
R26
!i113 1
R4
R5
Pfloat_noround_pkg
R6
R7
R8
R9
R10
R1
R0
Z27 8VHDLPackages/FixedFloatPackage/ieee_proposed/float_noround_pkg.vhdl
Z28 FVHDLPackages/FixedFloatPackage/ieee_proposed/float_noround_pkg.vhdl
l0
L46
V9ZY0C?<;cO5;zEg[^M4_=3
!s100 Gm29ndnG__6:^Tj69UHHb1
R2
32
b1
Z29 !s110 1707588888
!i10b 1
R24
Z30 !s90 -work|ieee_proposed|VHDLPackages/FixedFloatPackage/ieee_proposed/float_noround_pkg.vhdl|
Z31 !s107 VHDLPackages/FixedFloatPackage/ieee_proposed/float_noround_pkg.vhdl|
!i113 1
R4
R5
Bbody
Z32 DPx4 work 9 float_pkg 0 22 P@PaNP[lhlXCM=hXe`<df3
DPx4 work 17 float_noround_pkg 0 22 9ZY0C?<;cO5;zEg[^M4_=3
R6
R7
R8
R9
R10
l0
L1024
V5A_@K3lXHQEZ^nbjI7@183
!s100 X=nhH4<D3d6a>8F4:Gn4?2
R2
32
R29
!i10b 1
R24
R30
R31
!i113 1
R4
R5
Pfloat_pkg
R6
R7
R8
R9
R10
R1
R0
Z33 8VHDLPackages/FixedFloatPackage/ieee_proposed/float_pkg_c.vhdl
Z34 FVHDLPackages/FixedFloatPackage/ieee_proposed/float_pkg_c.vhdl
l0
L28
VP@PaNP[lhlXCM=hXe`<df3
!s100 U2;g6QnZo[PgOP@U:NGPK1
R2
32
b1
R13
!i10b 1
R24
Z35 !s90 -work|ieee_proposed|VHDLPackages/FixedFloatPackage/ieee_proposed/float_pkg_c.vhdl|
Z36 !s107 VHDLPackages/FixedFloatPackage/ieee_proposed/float_pkg_c.vhdl|
!i113 1
R4
R5
Bbody
R32
R6
R7
R8
R9
R10
l0
L1006
VDaJZ`7E6V@=LHRYzO9F`91
!s100 3kHmXO_eSAOHTDoBoTP_c3
R2
32
R13
!i10b 1
R24
R35
R36
!i113 1
R4
R5
Efloat_synth
R1
R21
R32
R6
R7
R8
R10
R9
R0
Z37 8VHDLPackages/FixedFloatPackage/ieee_proposed/float_synth.vhdl
Z38 FVHDLPackages/FixedFloatPackage/ieee_proposed/float_synth.vhdl
l0
L16
VKFh5@ee^X`fP3LnLYSDz:2
!s100 1dLX8A1g^_Oh:EQA5NXl:0
R2
32
R29
!i10b 1
Z39 !s108 1707588888.000000
Z40 !s90 -work|ieee_proposed|VHDLPackages/FixedFloatPackage/ieee_proposed/float_synth.vhdl|
Z41 !s107 VHDLPackages/FixedFloatPackage/ieee_proposed/float_synth.vhdl|
!i113 1
R4
R5
Artl
R21
R32
R6
R7
R8
R10
R9
Z42 DEx4 work 11 float_synth 0 22 KFh5@ee^X`fP3LnLYSDz:2
l35
L26
Z43 VzlgM?h>`WLf8[3RX2A?>Q0
Z44 !s100 OT2_B_8ZoD4dRNMeh@:fX1
R2
32
R29
!i10b 1
R39
R40
R41
!i113 1
R4
R5
