/* Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPCS64) Path("/home/andrey/FPGA_Base/debug_DS18B20/") File("DE2_115.pof") MfrSpec(OpMask(7) Child_OpMask(1 7));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
