{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2577",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=60"
    ]},
  "Args": {
    "x": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "arraySizes": ["16"],
        "interfaceRef": "x_V"
      }
    },
    "y": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "arraySizes": ["5"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "4",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/myproject_am_addmul_15s_12s_12s_27_1_1.vhd",
      "impl\/vhdl\/myproject_am_addmul_15s_12s_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_am_addmul_15s_13s_12s_27_1_1.vhd",
      "impl\/vhdl\/myproject_am_addmul_15s_13s_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_am_addmul_16s_12s_12s_29_1_1.vhd",
      "impl\/vhdl\/myproject_am_addmul_16s_13s_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_am_addmul_16s_14s_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_am_addmul_16s_14s_12s_29_1_1.vhd",
      "impl\/vhdl\/myproject_am_addmul_17s_14s_12s_30_1_1.vhd",
      "impl\/vhdl\/myproject_am_addmul_18s_14s_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_am_submul_15s_13s_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_am_submul_16s_14s_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_am_submul_16s_14s_12s_29_1_1.vhd",
      "impl\/vhdl\/myproject_am_submul_17s_15s_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_am_submul_18s_16s_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mac_mul_sub_24s_12s_36ns_36_1_1.vhd",
      "impl\/vhdl\/myproject_mac_muladd_14s_12s_24s_25_1_1.vhd",
      "impl\/vhdl\/myproject_mac_mulsub_25s_12s_36s_36_1_1.vhd",
      "impl\/vhdl\/myproject_mac_mulsub_26s_12s_36ns_36_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_6ns_12s_18_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_7ns_12s_18_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_7ns_12s_19_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_8ns_12s_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_9ns_12s_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_10ns_12s_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_12s_12s_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_13s_12s_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_14s_12s_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_15s_12s_27_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_16s_12s_27_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_17s_12s_27_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_17s_12s_29_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_12s_30_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_19s_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_20s_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_24s_12s_36_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_26s_12s_36_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_28s_12s_36_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_28s_12s_40_1_1.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myproject_am_addmul_15s_12s_12s_27_1_1.v",
      "impl\/verilog\/myproject_am_addmul_15s_12s_12s_28_1_1.v",
      "impl\/verilog\/myproject_am_addmul_15s_13s_12s_27_1_1.v",
      "impl\/verilog\/myproject_am_addmul_15s_13s_12s_28_1_1.v",
      "impl\/verilog\/myproject_am_addmul_16s_12s_12s_29_1_1.v",
      "impl\/verilog\/myproject_am_addmul_16s_13s_12s_28_1_1.v",
      "impl\/verilog\/myproject_am_addmul_16s_14s_12s_28_1_1.v",
      "impl\/verilog\/myproject_am_addmul_16s_14s_12s_29_1_1.v",
      "impl\/verilog\/myproject_am_addmul_17s_14s_12s_30_1_1.v",
      "impl\/verilog\/myproject_am_addmul_18s_14s_12s_28_1_1.v",
      "impl\/verilog\/myproject_am_submul_15s_13s_12s_28_1_1.v",
      "impl\/verilog\/myproject_am_submul_16s_14s_12s_28_1_1.v",
      "impl\/verilog\/myproject_am_submul_16s_14s_12s_29_1_1.v",
      "impl\/verilog\/myproject_am_submul_17s_15s_12s_28_1_1.v",
      "impl\/verilog\/myproject_am_submul_18s_16s_12s_28_1_1.v",
      "impl\/verilog\/myproject_mac_mul_sub_24s_12s_36ns_36_1_1.v",
      "impl\/verilog\/myproject_mac_muladd_14s_12s_24s_25_1_1.v",
      "impl\/verilog\/myproject_mac_mulsub_25s_12s_36s_36_1_1.v",
      "impl\/verilog\/myproject_mac_mulsub_26s_12s_36ns_36_1_1.v",
      "impl\/verilog\/myproject_mul_mul_6ns_12s_18_1_1.v",
      "impl\/verilog\/myproject_mul_mul_7ns_12s_18_1_1.v",
      "impl\/verilog\/myproject_mul_mul_7ns_12s_19_1_1.v",
      "impl\/verilog\/myproject_mul_mul_8ns_12s_20_1_1.v",
      "impl\/verilog\/myproject_mul_mul_9ns_12s_20_1_1.v",
      "impl\/verilog\/myproject_mul_mul_10ns_12s_20_1_1.v",
      "impl\/verilog\/myproject_mul_mul_12s_12s_24_1_1.v",
      "impl\/verilog\/myproject_mul_mul_13s_12s_25_1_1.v",
      "impl\/verilog\/myproject_mul_mul_14s_12s_26_1_1.v",
      "impl\/verilog\/myproject_mul_mul_15s_12s_27_1_1.v",
      "impl\/verilog\/myproject_mul_mul_16s_12s_27_1_1.v",
      "impl\/verilog\/myproject_mul_mul_17s_12s_27_1_1.v",
      "impl\/verilog\/myproject_mul_mul_17s_12s_29_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_12s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_12s_30_1_1.v",
      "impl\/verilog\/myproject_mul_mul_19s_12s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_20s_12s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_24s_12s_36_1_1.v",
      "impl\/verilog\/myproject_mul_mul_26s_12s_36_1_1.v",
      "impl\/verilog\/myproject_mul_mul_28s_12s_36_1_1.v",
      "impl\/verilog\/myproject_mul_mul_28s_12s_40_1_1.v",
      "impl\/verilog\/myproject.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/afs\/cern.ch\/work\/h\/htsoi\/sr\/my-hls-test-nov7-12-4\/myproject_prj\/solution1\/.autopilot\/db\/myproject.design.xml",
    "DebugDir": "\/afs\/cern.ch\/work\/h\/htsoi\/sr\/my-hls-test-nov7-12-4\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/afs\/cern.ch\/work\/h\/htsoi\/sr\/my-hls-test-nov7-12-4\/myproject_prj\/solution1\/.debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "x_V": {
      "type": "data",
      "dir": "in",
      "width": "192",
      "ctype": {"DATA": {
          "Type": "real fixed signed 8",
          "Width": "12",
          "Bits": "192"
        }},
      "bundle_name": "x_V",
      "bundle_role": "default"
    },
    "y_0_V": {
      "type": "data",
      "dir": "out",
      "width": "12",
      "ctype": {"DATA": {
          "Type": "real fixed signed 8",
          "Width": "12"
        }},
      "bundle_name": "y_0_V",
      "bundle_role": "default"
    },
    "y_1_V": {
      "type": "data",
      "dir": "out",
      "width": "12",
      "ctype": {"DATA": {
          "Type": "real fixed signed 8",
          "Width": "12"
        }},
      "bundle_name": "y_1_V",
      "bundle_role": "default"
    },
    "y_2_V": {
      "type": "data",
      "dir": "out",
      "width": "12",
      "ctype": {"DATA": {
          "Type": "real fixed signed 8",
          "Width": "12"
        }},
      "bundle_name": "y_2_V",
      "bundle_role": "default"
    },
    "y_3_V": {
      "type": "data",
      "dir": "out",
      "width": "12",
      "ctype": {"DATA": {
          "Type": "real fixed signed 8",
          "Width": "12"
        }},
      "bundle_name": "y_3_V",
      "bundle_role": "default"
    },
    "y_4_V": {
      "type": "data",
      "dir": "out",
      "width": "12",
      "ctype": {"DATA": {
          "Type": "real fixed signed 8",
          "Width": "12"
        }},
      "bundle_name": "y_4_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "x_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "x_V": {
      "dir": "in",
      "width": "192"
    },
    "y_0_V": {
      "dir": "out",
      "width": "12"
    },
    "y_0_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "y_1_V": {
      "dir": "out",
      "width": "12"
    },
    "y_1_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "y_2_V": {
      "dir": "out",
      "width": "12"
    },
    "y_2_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "y_3_V": {
      "dir": "out",
      "width": "12"
    },
    "y_3_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "y_4_V": {
      "dir": "out",
      "width": "12"
    },
    "y_4_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "myproject"},
    "Info": {"myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"myproject": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.341"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "83",
          "FF": "3345",
          "LUT": "3277",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-07 09:16:45 EST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
