// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft_top_fft_top,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.199000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=12,HLS_SYN_DSP=0,HLS_SYN_FF=16045,HLS_SYN_LUT=21448,HLS_VERSION=2024_2}" *)

module fft_top (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        in_stream_TDATA,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TLAST,
        out_stream_TDATA,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TLAST,
        in_stream_TVALID,
        in_stream_TREADY,
        out_stream_TVALID,
        out_stream_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [63:0] in_stream_TDATA;
input  [7:0] in_stream_TKEEP;
input  [7:0] in_stream_TSTRB;
input  [0:0] in_stream_TLAST;
output  [63:0] out_stream_TDATA;
output  [7:0] out_stream_TKEEP;
output  [7:0] out_stream_TSTRB;
output  [0:0] out_stream_TLAST;
input   in_stream_TVALID;
output   in_stream_TREADY;
output   out_stream_TVALID;
input   out_stream_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    unpack_data_U0_ap_start;
wire    unpack_data_U0_ap_done;
wire    unpack_data_U0_ap_continue;
wire    unpack_data_U0_ap_idle;
wire    unpack_data_U0_ap_ready;
wire   [31:0] unpack_data_U0_inD_0_din;
wire    unpack_data_U0_inD_0_write;
wire   [31:0] unpack_data_U0_inD_1_din;
wire    unpack_data_U0_inD_1_write;
wire    unpack_data_U0_start_out;
wire    unpack_data_U0_start_write;
wire    unpack_data_U0_in_stream_TREADY;
wire    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_start;
wire    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_done;
wire    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_continue;
wire    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_idle;
wire    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_ready;
wire    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_start_out;
wire    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_start_write;
wire    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_inD_0_read;
wire    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_inD_1_read;
wire   [31:0] fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_0_din;
wire    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_0_write;
wire   [31:0] fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_1_din;
wire    fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_1_write;
wire    pack_data_U0_ap_start;
wire    pack_data_U0_ap_done;
wire    pack_data_U0_ap_continue;
wire    pack_data_U0_ap_idle;
wire    pack_data_U0_ap_ready;
wire    pack_data_U0_outD_0_read;
wire    pack_data_U0_outD_1_read;
wire   [63:0] pack_data_U0_out_stream_TDATA;
wire    pack_data_U0_out_stream_TVALID;
wire   [7:0] pack_data_U0_out_stream_TKEEP;
wire   [7:0] pack_data_U0_out_stream_TSTRB;
wire   [0:0] pack_data_U0_out_stream_TLAST;
wire    inD_0_full_n;
wire   [31:0] inD_0_dout;
wire    inD_0_empty_n;
wire   [4:0] inD_0_num_data_valid;
wire   [4:0] inD_0_fifo_cap;
wire    inD_1_full_n;
wire   [31:0] inD_1_dout;
wire    inD_1_empty_n;
wire   [4:0] inD_1_num_data_valid;
wire   [4:0] inD_1_fifo_cap;
wire    outD_0_full_n;
wire   [31:0] outD_0_dout;
wire    outD_0_empty_n;
wire   [4:0] outD_0_num_data_valid;
wire   [4:0] outD_0_fifo_cap;
wire    outD_1_full_n;
wire   [31:0] outD_1_dout;
wire    outD_1_empty_n;
wire   [4:0] outD_1_num_data_valid;
wire   [4:0] outD_1_fifo_cap;
wire   [0:0] start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_din;
wire    start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_full_n;
wire   [0:0] start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_dout;
wire    start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_empty_n;
wire   [0:0] start_for_pack_data_U0_din;
wire    start_for_pack_data_U0_full_n;
wire   [0:0] start_for_pack_data_U0_dout;
wire    start_for_pack_data_U0_empty_n;

fft_top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fft_top_unpack_data unpack_data_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(unpack_data_U0_ap_start),
    .start_full_n(start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_full_n),
    .ap_done(unpack_data_U0_ap_done),
    .ap_continue(unpack_data_U0_ap_continue),
    .ap_idle(unpack_data_U0_ap_idle),
    .ap_ready(unpack_data_U0_ap_ready),
    .in_stream_TVALID(in_stream_TVALID),
    .inD_0_din(unpack_data_U0_inD_0_din),
    .inD_0_full_n(inD_0_full_n),
    .inD_0_write(unpack_data_U0_inD_0_write),
    .inD_0_num_data_valid(inD_0_num_data_valid),
    .inD_0_fifo_cap(inD_0_fifo_cap),
    .inD_1_din(unpack_data_U0_inD_1_din),
    .inD_1_full_n(inD_1_full_n),
    .inD_1_write(unpack_data_U0_inD_1_write),
    .inD_1_num_data_valid(inD_1_num_data_valid),
    .inD_1_fifo_cap(inD_1_fifo_cap),
    .start_out(unpack_data_U0_start_out),
    .start_write(unpack_data_U0_start_write),
    .in_stream_TDATA(in_stream_TDATA),
    .in_stream_TREADY(unpack_data_U0_in_stream_TREADY),
    .in_stream_TKEEP(in_stream_TKEEP),
    .in_stream_TSTRB(in_stream_TSTRB),
    .in_stream_TLAST(in_stream_TLAST)
);

fft_top_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_s fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_start),
    .start_full_n(start_for_pack_data_U0_full_n),
    .ap_done(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_done),
    .ap_continue(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_continue),
    .ap_idle(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_idle),
    .ap_ready(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_ready),
    .start_out(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_start_out),
    .start_write(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_start_write),
    .inD_0_dout(inD_0_dout),
    .inD_0_empty_n(inD_0_empty_n),
    .inD_0_read(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_inD_0_read),
    .inD_0_num_data_valid(inD_0_num_data_valid),
    .inD_0_fifo_cap(inD_0_fifo_cap),
    .inD_1_dout(inD_1_dout),
    .inD_1_empty_n(inD_1_empty_n),
    .inD_1_read(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_inD_1_read),
    .inD_1_num_data_valid(inD_1_num_data_valid),
    .inD_1_fifo_cap(inD_1_fifo_cap),
    .outD_0_din(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_0_din),
    .outD_0_full_n(outD_0_full_n),
    .outD_0_write(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_0_write),
    .outD_0_num_data_valid(outD_0_num_data_valid),
    .outD_0_fifo_cap(outD_0_fifo_cap),
    .outD_1_din(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_1_din),
    .outD_1_full_n(outD_1_full_n),
    .outD_1_write(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_1_write),
    .outD_1_num_data_valid(outD_1_num_data_valid),
    .outD_1_fifo_cap(outD_1_fifo_cap)
);

fft_top_pack_data pack_data_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pack_data_U0_ap_start),
    .ap_done(pack_data_U0_ap_done),
    .ap_continue(pack_data_U0_ap_continue),
    .ap_idle(pack_data_U0_ap_idle),
    .ap_ready(pack_data_U0_ap_ready),
    .outD_0_dout(outD_0_dout),
    .outD_0_empty_n(outD_0_empty_n),
    .outD_0_read(pack_data_U0_outD_0_read),
    .outD_0_num_data_valid(outD_0_num_data_valid),
    .outD_0_fifo_cap(outD_0_fifo_cap),
    .outD_1_dout(outD_1_dout),
    .outD_1_empty_n(outD_1_empty_n),
    .outD_1_read(pack_data_U0_outD_1_read),
    .outD_1_num_data_valid(outD_1_num_data_valid),
    .outD_1_fifo_cap(outD_1_fifo_cap),
    .out_stream_TREADY(out_stream_TREADY),
    .out_stream_TDATA(pack_data_U0_out_stream_TDATA),
    .out_stream_TVALID(pack_data_U0_out_stream_TVALID),
    .out_stream_TKEEP(pack_data_U0_out_stream_TKEEP),
    .out_stream_TSTRB(pack_data_U0_out_stream_TSTRB),
    .out_stream_TLAST(pack_data_U0_out_stream_TLAST)
);

fft_top_fifo_w32_d16_S inD_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(unpack_data_U0_inD_0_din),
    .if_full_n(inD_0_full_n),
    .if_write(unpack_data_U0_inD_0_write),
    .if_dout(inD_0_dout),
    .if_empty_n(inD_0_empty_n),
    .if_read(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_inD_0_read),
    .if_num_data_valid(inD_0_num_data_valid),
    .if_fifo_cap(inD_0_fifo_cap)
);

fft_top_fifo_w32_d16_S inD_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(unpack_data_U0_inD_1_din),
    .if_full_n(inD_1_full_n),
    .if_write(unpack_data_U0_inD_1_write),
    .if_dout(inD_1_dout),
    .if_empty_n(inD_1_empty_n),
    .if_read(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_inD_1_read),
    .if_num_data_valid(inD_1_num_data_valid),
    .if_fifo_cap(inD_1_fifo_cap)
);

fft_top_fifo_w32_d16_S outD_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_0_din),
    .if_full_n(outD_0_full_n),
    .if_write(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_0_write),
    .if_dout(outD_0_dout),
    .if_empty_n(outD_0_empty_n),
    .if_read(pack_data_U0_outD_0_read),
    .if_num_data_valid(outD_0_num_data_valid),
    .if_fifo_cap(outD_0_fifo_cap)
);

fft_top_fifo_w32_d16_S outD_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_1_din),
    .if_full_n(outD_1_full_n),
    .if_write(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_outD_1_write),
    .if_dout(outD_1_dout),
    .if_empty_n(outD_1_empty_n),
    .if_read(pack_data_U0_outD_1_read),
    .if_num_data_valid(outD_1_num_data_valid),
    .if_fifo_cap(outD_1_fifo_cap)
);

fft_top_start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0 start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_din),
    .if_full_n(start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_full_n),
    .if_write(unpack_data_U0_start_write),
    .if_dout(start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_dout),
    .if_empty_n(start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_empty_n),
    .if_read(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_ready)
);

fft_top_start_for_pack_data_U0 start_for_pack_data_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pack_data_U0_din),
    .if_full_n(start_for_pack_data_U0_full_n),
    .if_write(fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_start_write),
    .if_dout(start_for_pack_data_U0_dout),
    .if_empty_n(start_for_pack_data_U0_empty_n),
    .if_read(pack_data_U0_ap_ready)
);

assign ap_done = pack_data_U0_ap_done;

assign ap_idle = (unpack_data_U0_ap_idle & pack_data_U0_ap_idle & fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_idle);

assign ap_ready = unpack_data_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_continue = 1'b1;

assign fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_ap_start = start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_empty_n;

assign in_stream_TREADY = unpack_data_U0_in_stream_TREADY;

assign out_stream_TDATA = pack_data_U0_out_stream_TDATA;

assign out_stream_TKEEP = pack_data_U0_out_stream_TKEEP;

assign out_stream_TLAST = pack_data_U0_out_stream_TLAST;

assign out_stream_TSTRB = pack_data_U0_out_stream_TSTRB;

assign out_stream_TVALID = pack_data_U0_out_stream_TVALID;

assign pack_data_U0_ap_continue = 1'b1;

assign pack_data_U0_ap_start = start_for_pack_data_U0_empty_n;

assign start_for_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0_din = 1'b1;

assign start_for_pack_data_U0_din = 1'b1;

assign unpack_data_U0_ap_continue = 1'b1;

assign unpack_data_U0_ap_start = ap_start;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "fft_top_hls_deadlock_detector.vh"
// synthesis translate_on

reg find_kernel_block = 0;
// synthesis translate_off
`include "fft_top_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //fft_top

