// Seed: 3295405444
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[1][1] = id_4;
  logic [1 : (  1  )] id_5;
  wire id_6;
  parameter id_7 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd79,
    parameter id_10 = 32'd91,
    parameter id_13 = 32'd27
) (
    input tri _id_0,
    output wand id_1,
    input supply1 id_2,
    input wor id_3
);
  wire id_5;
  int [-1 : id_0] id_6;
  wire id_7;
  parameter id_8 = 1;
  wire id_9;
  assign id_6[1] = -1;
  logic _id_10 = id_9;
  logic id_11;
  logic [7:0][-1 : 1] id_12;
  wire _id_13;
  assign id_9 = id_7;
  id_14(
      id_12[{1, -1, id_13} : id_10] ? 1'b0 : !1 & -1'b0, id_3 - id_0, id_5, 1, -1, -1, id_7
  );
  module_0 modCall_1 (
      id_14,
      id_6,
      id_11,
      id_9
  );
endmodule
