0.7
2020.1
May 27 2020
20:09:33
C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_2_b.sv,1636144244,systemVerilog,,C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_2_b_TB.sv,,MealyMachine,,,,,,,,
C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/Exercise5/Exercise5.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_2_b_TB.sv,1636129605,systemVerilog,,,,MealyMachine_tb,,,,,,,,
