# TCL File Generated by Component Editor 13.1
# Wed May 20 18:32:06 EDT 2015
# DO NOT MODIFY


# 
# cpu_oflow_irq "cpu_oflow_irq" v1.0
#  2015.05.20.18:32:06
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module cpu_oflow_irq
# 
set_module_property DESCRIPTION ""
set_module_property NAME cpu_oflow_irq
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME cpu_oflow_irq
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL cpu_oflow_irq
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file cpu_oflow_irq.v VERILOG PATH ../../src/cpu_oflow_irq.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clk
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point avs_oflow
# 
add_interface avs_oflow avalon end
set_interface_property avs_oflow addressUnits WORDS
set_interface_property avs_oflow associatedClock clk
set_interface_property avs_oflow associatedReset reset
set_interface_property avs_oflow bitsPerSymbol 8
set_interface_property avs_oflow burstOnBurstBoundariesOnly false
set_interface_property avs_oflow burstcountUnits WORDS
set_interface_property avs_oflow explicitAddressSpan 0
set_interface_property avs_oflow holdTime 0
set_interface_property avs_oflow linewrapBursts false
set_interface_property avs_oflow maximumPendingReadTransactions 0
set_interface_property avs_oflow readLatency 0
set_interface_property avs_oflow readWaitTime 1
set_interface_property avs_oflow setupTime 0
set_interface_property avs_oflow timingUnits Cycles
set_interface_property avs_oflow writeWaitTime 0
set_interface_property avs_oflow ENABLED true
set_interface_property avs_oflow EXPORT_OF ""
set_interface_property avs_oflow PORT_NAME_MAP ""
set_interface_property avs_oflow CMSIS_SVD_VARIABLES ""
set_interface_property avs_oflow SVD_ADDRESS_GROUP ""

add_interface_port avs_oflow avs_address address Input 8
add_interface_port avs_oflow avs_write write Input 1
add_interface_port avs_oflow avs_writedata writedata Input 32
add_interface_port avs_oflow avs_read read Input 1
add_interface_port avs_oflow avs_readdata readdata Output 32
set_interface_assignment avs_oflow embeddedsw.configuration.isFlash 0
set_interface_assignment avs_oflow embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avs_oflow embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avs_oflow embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clk
# 
add_interface clk clock end
set_interface_property clk clockRate 0
set_interface_property clk ENABLED true
set_interface_property clk EXPORT_OF ""
set_interface_property clk PORT_NAME_MAP ""
set_interface_property clk CMSIS_SVD_VARIABLES ""
set_interface_property clk SVD_ADDRESS_GROUP ""

add_interface_port clk clk clk Input 1


# 
# connection point oflow_irq
# 
add_interface oflow_irq interrupt end
set_interface_property oflow_irq associatedAddressablePoint avs_oflow
set_interface_property oflow_irq associatedClock clk
set_interface_property oflow_irq associatedReset reset
set_interface_property oflow_irq ENABLED true
set_interface_property oflow_irq EXPORT_OF ""
set_interface_property oflow_irq PORT_NAME_MAP ""
set_interface_property oflow_irq CMSIS_SVD_VARIABLES ""
set_interface_property oflow_irq SVD_ADDRESS_GROUP ""

add_interface_port oflow_irq oflow_irq irq Output 1

