// Seed: 2615101381
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  always begin
    $display(1);
    begin
      id_2 = 1;
    end
    begin
      #1 id_2 = id_2;
    end
  end
  wor id_3;
  assign id_1 = id_3 - id_3;
  wire id_4, id_5;
  wire id_6, id_7;
  assign id_5 = 1;
  wire id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    output wire  id_0,
    input  logic id_1,
    output logic id_2,
    input  wire  id_3,
    output logic id_4,
    input  tri0  id_5
);
  assign id_0 = 1'b0;
  supply1 id_7;
  module_0(
      id_7, id_7
  );
  always begin
    begin
      id_2 <= 1;
      if (1 == 0 + 1) @(negedge 1'b0 == id_1) id_4 <= id_1;
      #1 begin
        if (id_7) id_4 <= 1;
        else id_2 = 1;
      end
      id_0 = 1;
    end
  end
endmodule
