Description	DD MO RAM 9J/K 9E/F test		
Start		NEG	
Stop		NEG	
Clock		NEG	
Start Address	0x8800		
End Address	0x8BFF		
Delay	99		
Stop to Start	TRUE		
Clock to Phase2	TRUE		
Start to A15	TRUE		
NOP Mode	FALSE		
Force Write	TRUE		
Enable Address Counter	TRUE		
Enable Data Counter	TRUE		
Notes	For testing Motion Object RAM at 9J/K and 9E/F, LS245 AT 8F. When prompted, turn off "Force R/W to LOW (write)" mode.		
Signal	Location	Pin	Signature
BR/W	9J/K	10	0000
MORA6	9J/K	1	0108
MORA5	9J/K	2	3A9A
MORA4	9J/K	3	H10F
MORA3	9J/K	4	HH53
MORA0	9J/K	5	7A33
MORA1	9J/K	6	29PP
MORA2	9J/K	7	0863
MORA7	9J/K	17	F61C
MORA8	9J/K	16	2946
MORA9	9J/K	15	4596
BR/W	9E/F	10	0000
MORA6	9E/F	1	0108
MORA5	9E/F	2	3A9A
MORA4	9E/F	3	H10F
MORA3	9E/F	4	HH53
MORA0	9E/F	5	7A33
MORA1	9E/F	6	29PP
MORA2	9E/F	7	0863
MORA7	9E/F	17	F61C
MORA8	9E/F	16	2946
MORA9	9E/F	15	4596
DB7	9J/K	11	F61C
DB6	9J/K	12	0108
DB5	9J/K	13	3A9A
DB4	9J/K	14	H10F
DB3	9E/F	11	HH53
DB2	9E/F	12	0863
DB1	9E/F	13	29PP
DB0	9E/F	14	7A33
READ	R/W	LOW	XXXX
DB7	8F	9	F61C
DB6	8F	8	0108
DB5	8F	7	3A9A
DB4	8F	6	H10F
DB3	8F	5	HH53
DB2	8F	4	0863
DB1	8F	3	29PP
DB0	8F	2	7A33
MOD7	9B	3	F61C
MOD6	9B	4	0108
MOD5	9B	7	3A9A
MOD4	9B	8	H10F
MOD3	9B	13	HH53
MOD2	9B	14	0863
MOD1	9B	17	29PP
MOD0	9B	18	7A33
MOD5	4D	7	3A9A
MOD4	4D	8	H10F
MOD3	4D	13	HH53
MOD2	4D	14	0863
MOD1	4D	17	29PP
MOD0	4D	18	7A33
