Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a8c6b0e3dc5b433cb72e08a9cbf30f79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_pipe_rtl_TB_behav xil_defaultlib.cordic_pipe_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'scaler' [C:/materialy/studia/semestry/8/sdup/lab/4/6_2/6_2.srcs/sources_1/new/cordic_pipe_rtl.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'scaler' [C:/materialy/studia/semestry/8/sdup/lab/4/6_2/6_2.srcs/sources_1/new/cordic_pipe_rtl.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/materialy/studia/semestry/8/sdup/lab/4/6_2/6_2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_step
Compiling module xil_defaultlib.cordic_step(step=1)
Compiling module xil_defaultlib.cordic_step(step=2)
Compiling module xil_defaultlib.cordic_step(step=3)
Compiling module xil_defaultlib.cordic_step(step=4)
Compiling module xil_defaultlib.cordic_step(step=5)
Compiling module xil_defaultlib.cordic_step(step=6)
Compiling module xil_defaultlib.cordic_step(step=7)
Compiling module xil_defaultlib.cordic_step(step=8)
Compiling module xil_defaultlib.cordic_step(step=9)
Compiling module xil_defaultlib.cordic_step(step=10)
Compiling module xil_defaultlib.mul_Kn
Compiling module xil_defaultlib.ellipse_rtl
Compiling module xil_defaultlib.cordic_pipe_rtl
Compiling module xil_defaultlib.cordic_pipe_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_pipe_rtl_TB_behav
