<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera HWLIB: FPGA Interface Group</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera HWLIB
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera HW Manager API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">ENUMS</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">FPGA Interface Group</div>  </div>
<div class="ingroups"><a class="el" href="group___s_y_s___m_g_r.html">System Manager</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>These functions provide enable/disable control and operational status of the signal interfaces between the FPGA and HPS. Selective enabling/disabling of interfaces may be required under the following scenarios:</p>
<ul>
<li>Interfaces that are associated with an HPS module but that are not disabled when the HPS module associated with the interface is put into reset.</li>
<li>An HPS module accepts signals from the FPGA and those signals might otherwise interfere with the normal operation of the HPS module. </li>
</ul>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga37a5a628b73ebd93c4626f65b560f05b"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga83cce2909a956c7757042d73799c910f">ALT_FPGA_INTERFACE_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga37a5a628b73ebd93c4626f65b560f05b">ALT_FPGA_INTERFACE_t</a></td></tr>
<tr class="separator:ga37a5a628b73ebd93c4626f65b560f05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a5a628b73ebd93c4626f65b560f05b"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga83cce2909a956c7757042d73799c910f">ALT_FPGA_INTERFACE_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga37a5a628b73ebd93c4626f65b560f05b">ALT_FPGA_INTERFACE_t</a></td></tr>
<tr class="separator:ga37a5a628b73ebd93c4626f65b560f05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
ENUMS</h2></td></tr>
<tr class="memitem:ga83cce2909a956c7757042d73799c910f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga83cce2909a956c7757042d73799c910f">ALT_FPGA_INTERFACE_e</a> { <br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa42f501f9cdb5f2400605f2a118c577e4">ALT_FPGA_INTERFACE_GLOBAL</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6968e8e04d8d8bd44e531d33c689b07d">ALT_FPGA_INTERFACE_RESET_REQ</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa5272e3510b880a6d21c986dd0f471270">ALT_FPGA_INTERFACE_CONFIG_IO</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa75448d24d68c20c2c51b6103624f98ab">ALT_FPGA_INTERFACE_BSCAN</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa3a6d89adff96e85963c347646042af67">ALT_FPGA_INTERFACE_TRACE</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa68f2304d9e4e7adfd246f6d7377268c3">ALT_FPGA_INTERFACE_DBG_APB</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faa13512b1df6e5a00bae8bd2450c029c5">ALT_FPGA_INTERFACE_STM</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faf914845526088759a1afaf7c88780db8">ALT_FPGA_INTERFACE_CTI</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa76b3d282ad0c03e39433787f60259af7">ALT_FPGA_INTERFACE_EMAC0</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa39ed516dd494335db0b42e6d3bacd868">ALT_FPGA_INTERFACE_EMAC1</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa62c6e7c092b4222f8497494c567f6414">ALT_FPGA_INTERFACE_EMAC2</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa1e4d796c5e31c6535b4fe9c28ff3784c">ALT_FPGA_INTERFACE_EMACSW0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fad462712f4584dd2666e63f3785cb69d8">ALT_FPGA_INTERFACE_EMACSW1</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa9d5252f1e5536a56a4b2d25365cd6945">ALT_FPGA_INTERFACE_EMACSW2</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faea9b87781d5b41c44b28e397e49e265c">ALT_FPGA_INTERFACE_SPIM0</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6f0e5ceb3c305e4b15899794e95c7ebc">ALT_FPGA_INTERFACE_SPIM1</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faeed97cc282c6fd4c329ab740e2870648">ALT_FPGA_INTERFACE_NAND</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa4ab95f6f1ac44a1fed95aab4fbc1b69f">ALT_FPGA_INTERFACE_SDMMC</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa42f501f9cdb5f2400605f2a118c577e4">ALT_FPGA_INTERFACE_GLOBAL</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6968e8e04d8d8bd44e531d33c689b07d">ALT_FPGA_INTERFACE_RESET_REQ</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fad7e6f5e0203d5501e4b6fdeaa97bea4f">ALT_FPGA_INTERFACE_JTAG_ENABLE</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa5272e3510b880a6d21c986dd0f471270">ALT_FPGA_INTERFACE_CONFIG_IO</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa75448d24d68c20c2c51b6103624f98ab">ALT_FPGA_INTERFACE_BSCAN</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa3a6d89adff96e85963c347646042af67">ALT_FPGA_INTERFACE_TRACE</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa68f2304d9e4e7adfd246f6d7377268c3">ALT_FPGA_INTERFACE_DBG_APB</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faa13512b1df6e5a00bae8bd2450c029c5">ALT_FPGA_INTERFACE_STM</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faf914845526088759a1afaf7c88780db8">ALT_FPGA_INTERFACE_CTI</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa76b3d282ad0c03e39433787f60259af7">ALT_FPGA_INTERFACE_EMAC0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa39ed516dd494335db0b42e6d3bacd868">ALT_FPGA_INTERFACE_EMAC1</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faea9b87781d5b41c44b28e397e49e265c">ALT_FPGA_INTERFACE_SPIM0</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6f0e5ceb3c305e4b15899794e95c7ebc">ALT_FPGA_INTERFACE_SPIM1</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faeed97cc282c6fd4c329ab740e2870648">ALT_FPGA_INTERFACE_NAND</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa4ab95f6f1ac44a1fed95aab4fbc1b69f">ALT_FPGA_INTERFACE_SDMMC</a>
<br/>
 }</td></tr>
<tr class="separator:ga83cce2909a956c7757042d73799c910f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83cce2909a956c7757042d73799c910f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga83cce2909a956c7757042d73799c910f">ALT_FPGA_INTERFACE_e</a> { <br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa42f501f9cdb5f2400605f2a118c577e4">ALT_FPGA_INTERFACE_GLOBAL</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6968e8e04d8d8bd44e531d33c689b07d">ALT_FPGA_INTERFACE_RESET_REQ</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa5272e3510b880a6d21c986dd0f471270">ALT_FPGA_INTERFACE_CONFIG_IO</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa75448d24d68c20c2c51b6103624f98ab">ALT_FPGA_INTERFACE_BSCAN</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa3a6d89adff96e85963c347646042af67">ALT_FPGA_INTERFACE_TRACE</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa68f2304d9e4e7adfd246f6d7377268c3">ALT_FPGA_INTERFACE_DBG_APB</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faa13512b1df6e5a00bae8bd2450c029c5">ALT_FPGA_INTERFACE_STM</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faf914845526088759a1afaf7c88780db8">ALT_FPGA_INTERFACE_CTI</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa76b3d282ad0c03e39433787f60259af7">ALT_FPGA_INTERFACE_EMAC0</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa39ed516dd494335db0b42e6d3bacd868">ALT_FPGA_INTERFACE_EMAC1</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa62c6e7c092b4222f8497494c567f6414">ALT_FPGA_INTERFACE_EMAC2</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa1e4d796c5e31c6535b4fe9c28ff3784c">ALT_FPGA_INTERFACE_EMACSW0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fad462712f4584dd2666e63f3785cb69d8">ALT_FPGA_INTERFACE_EMACSW1</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa9d5252f1e5536a56a4b2d25365cd6945">ALT_FPGA_INTERFACE_EMACSW2</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faea9b87781d5b41c44b28e397e49e265c">ALT_FPGA_INTERFACE_SPIM0</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6f0e5ceb3c305e4b15899794e95c7ebc">ALT_FPGA_INTERFACE_SPIM1</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faeed97cc282c6fd4c329ab740e2870648">ALT_FPGA_INTERFACE_NAND</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa4ab95f6f1ac44a1fed95aab4fbc1b69f">ALT_FPGA_INTERFACE_SDMMC</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa42f501f9cdb5f2400605f2a118c577e4">ALT_FPGA_INTERFACE_GLOBAL</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6968e8e04d8d8bd44e531d33c689b07d">ALT_FPGA_INTERFACE_RESET_REQ</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fad7e6f5e0203d5501e4b6fdeaa97bea4f">ALT_FPGA_INTERFACE_JTAG_ENABLE</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa5272e3510b880a6d21c986dd0f471270">ALT_FPGA_INTERFACE_CONFIG_IO</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa75448d24d68c20c2c51b6103624f98ab">ALT_FPGA_INTERFACE_BSCAN</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa3a6d89adff96e85963c347646042af67">ALT_FPGA_INTERFACE_TRACE</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa68f2304d9e4e7adfd246f6d7377268c3">ALT_FPGA_INTERFACE_DBG_APB</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faa13512b1df6e5a00bae8bd2450c029c5">ALT_FPGA_INTERFACE_STM</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faf914845526088759a1afaf7c88780db8">ALT_FPGA_INTERFACE_CTI</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa76b3d282ad0c03e39433787f60259af7">ALT_FPGA_INTERFACE_EMAC0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa39ed516dd494335db0b42e6d3bacd868">ALT_FPGA_INTERFACE_EMAC1</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faea9b87781d5b41c44b28e397e49e265c">ALT_FPGA_INTERFACE_SPIM0</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6f0e5ceb3c305e4b15899794e95c7ebc">ALT_FPGA_INTERFACE_SPIM1</a>, 
<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faeed97cc282c6fd4c329ab740e2870648">ALT_FPGA_INTERFACE_NAND</a>, 
<br/>
&#160;&#160;<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa4ab95f6f1ac44a1fed95aab4fbc1b69f">ALT_FPGA_INTERFACE_SDMMC</a>
<br/>
 }</td></tr>
<tr class="separator:ga83cce2909a956c7757042d73799c910f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad9ee4abb147ac00188a94b09e83123ff"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gad9ee4abb147ac00188a94b09e83123ff">alt_fpga_interface_disable</a> (<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga37a5a628b73ebd93c4626f65b560f05b">ALT_FPGA_INTERFACE_t</a> intfc)</td></tr>
<tr class="separator:gad9ee4abb147ac00188a94b09e83123ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608f5b1a46de315ebc939b731a937cbe"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga608f5b1a46de315ebc939b731a937cbe">alt_fpga_interface_enable</a> (<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga37a5a628b73ebd93c4626f65b560f05b">ALT_FPGA_INTERFACE_t</a> intfc)</td></tr>
<tr class="separator:ga608f5b1a46de315ebc939b731a937cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c5c3db092c0f01defd3966e209bd98"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga12c5c3db092c0f01defd3966e209bd98">alt_fpga_interface_is_enabled</a> (<a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga37a5a628b73ebd93c4626f65b560f05b">ALT_FPGA_INTERFACE_t</a> intfc)</td></tr>
<tr class="separator:ga12c5c3db092c0f01defd3966e209bd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga37a5a628b73ebd93c4626f65b560f05b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga83cce2909a956c7757042d73799c910f">ALT_FPGA_INTERFACE_e</a>  <a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga37a5a628b73ebd93c4626f65b560f05b">ALT_FPGA_INTERFACE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the FPGA to HPS signal interfaces controlled by the functions in this API group. </p>

</div>
</div>
<a class="anchor" id="ga37a5a628b73ebd93c4626f65b560f05b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga83cce2909a956c7757042d73799c910f">ALT_FPGA_INTERFACE_e</a>  <a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga37a5a628b73ebd93c4626f65b560f05b">ALT_FPGA_INTERFACE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the FPGA to HPS signal interfaces controlled by the functions in this API group. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga83cce2909a956c7757042d73799c910f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga83cce2909a956c7757042d73799c910f">ALT_FPGA_INTERFACE_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the FPGA to HPS signal interfaces controlled by the functions in this API group. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa42f501f9cdb5f2400605f2a118c577e4"></a>ALT_FPGA_INTERFACE_GLOBAL</em>&nbsp;</td><td>
<p>All interfaces between the FPGA and HPS. If ALT_FPGA_INTERFACE_ALL is disabled then all of the individual and module interfaces between the FPGA and HPS are disabled regardless of their separate enable/disable settings. If ALT_FPGA_INTERFACE_ALL is enabled then each individual and module interface between the FPGA and HPS may be separately enabled/disabled. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa6968e8e04d8d8bd44e531d33c689b07d"></a>ALT_FPGA_INTERFACE_RESET_REQ</em>&nbsp;</td><td>
<p>The reset request interface. This interface allows logic in the FPGA to request HPS resets. The following reset request signals from the FPGA fabric to HPS are part of this interface:</p>
<ul>
<li><b>f2h_cold_rst_req_n</b> - Triggers a HPS cold reset</li>
<li><b>f2h_warm_rst_req_n</b> - Triggers a HPS warm reset</li>
<li><b>f2h_dbg_rst_req_n</b> - Triggers a HPS debug reset </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa5272e3510b880a6d21c986dd0f471270"></a>ALT_FPGA_INTERFACE_CONFIG_IO</em>&nbsp;</td><td>
<p>The CONFIG_IO interface. This interface allows the FPGA JTAG TAP controller to execute the CONFIG_IO instruction and configure all device I/O (FPGA and HPS). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa75448d24d68c20c2c51b6103624f98ab"></a>ALT_FPGA_INTERFACE_BSCAN</em>&nbsp;</td><td>
<p>The boundary-scan interface. This interface allows the FPGA JTAG TAP controller to execute boundary-scan instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa3a6d89adff96e85963c347646042af67"></a>ALT_FPGA_INTERFACE_TRACE</em>&nbsp;</td><td>
<p>The trace interface. This interface allows the HPS debug logic to send trace data to logic in the FPGA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa68f2304d9e4e7adfd246f6d7377268c3"></a>ALT_FPGA_INTERFACE_DBG_APB</em>&nbsp;</td><td>
<p>(Private) The debug APB interface. This interface allows the HPS debug logic to communicate with debug APB slaves in the FPGA fabric. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faa13512b1df6e5a00bae8bd2450c029c5"></a>ALT_FPGA_INTERFACE_STM</em>&nbsp;</td><td>
<p>The STM event interface. This interface allows logic in the FPGA to trigger events to the HPS STM debug module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faf914845526088759a1afaf7c88780db8"></a>ALT_FPGA_INTERFACE_CTI</em>&nbsp;</td><td>
<p>The Cross Trigger Interface (CTI). This interface allows logic in the FPGA to send triggers to HPS debug logic. Note that this does not prevent the HPS debug logic from sending triggers to the FPGA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa76b3d282ad0c03e39433787f60259af7"></a>ALT_FPGA_INTERFACE_EMAC0</em>&nbsp;</td><td>
<p>Signal interface from the FPGA to the EMAC0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa39ed516dd494335db0b42e6d3bacd868"></a>ALT_FPGA_INTERFACE_EMAC1</em>&nbsp;</td><td>
<p>Signal interface from the FPGA to the EMAC1 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa62c6e7c092b4222f8497494c567f6414"></a>ALT_FPGA_INTERFACE_EMAC2</em>&nbsp;</td><td>
<p>Signal interface from the FPGA to the EMAC2 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa1e4d796c5e31c6535b4fe9c28ff3784c"></a>ALT_FPGA_INTERFACE_EMACSW0</em>&nbsp;</td><td>
<p>FPGA Switch interface for the EMAC0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fad462712f4584dd2666e63f3785cb69d8"></a>ALT_FPGA_INTERFACE_EMACSW1</em>&nbsp;</td><td>
<p>FPGA Switch interface for the EMAC1 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa9d5252f1e5536a56a4b2d25365cd6945"></a>ALT_FPGA_INTERFACE_EMACSW2</em>&nbsp;</td><td>
<p>FPGA Switch interface for the EMAC2 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faea9b87781d5b41c44b28e397e49e265c"></a>ALT_FPGA_INTERFACE_SPIM0</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the SPI Master 0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa6f0e5ceb3c305e4b15899794e95c7ebc"></a>ALT_FPGA_INTERFACE_SPIM1</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the SPI Master 0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faeed97cc282c6fd4c329ab740e2870648"></a>ALT_FPGA_INTERFACE_NAND</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the NAND Flash Controller module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa4ab95f6f1ac44a1fed95aab4fbc1b69f"></a>ALT_FPGA_INTERFACE_SDMMC</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the SD/MMC Controller module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa42f501f9cdb5f2400605f2a118c577e4"></a>ALT_FPGA_INTERFACE_GLOBAL</em>&nbsp;</td><td>
<p>All interfaces between the FPGA and HPS. If ALT_FPGA_INTERFACE_ALL is disabled then all of the individual and module interfaces between the FPGA and HPS are disabled regardless of their separate enable/disable settings. If ALT_FPGA_INTERFACE_ALL is enabled then each individual and module interface between the FPGA and HPS may be separately enabled/disabled. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa6968e8e04d8d8bd44e531d33c689b07d"></a>ALT_FPGA_INTERFACE_RESET_REQ</em>&nbsp;</td><td>
<p>The reset request interface. This interface allows logic in the FPGA to request HPS resets. The following reset request signals from the FPGA fabric to HPS are part of this interface:</p>
<ul>
<li><b>f2h_cold_rst_req_n</b> - Triggers a HPS cold reset</li>
<li><b>f2h_warm_rst_req_n</b> - Triggers a HPS warm reset</li>
<li><b>f2h_dbg_rst_req_n</b> - Triggers a HPS debug reset </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fad7e6f5e0203d5501e4b6fdeaa97bea4f"></a>ALT_FPGA_INTERFACE_JTAG_ENABLE</em>&nbsp;</td><td>
<p>The JTAG enable interface. This interface allows logic in the FPGA fabric to disable the HPS JTAG operation. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa5272e3510b880a6d21c986dd0f471270"></a>ALT_FPGA_INTERFACE_CONFIG_IO</em>&nbsp;</td><td>
<p>The CONFIG_IO interface. This interface allows the FPGA JTAG TAP controller to execute the CONFIG_IO instruction and configure all device I/O (FPGA and HPS). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa75448d24d68c20c2c51b6103624f98ab"></a>ALT_FPGA_INTERFACE_BSCAN</em>&nbsp;</td><td>
<p>The boundary-scan interface. This interface allows the FPGA JTAG TAP controller to execute boundary-scan instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa3a6d89adff96e85963c347646042af67"></a>ALT_FPGA_INTERFACE_TRACE</em>&nbsp;</td><td>
<p>The trace interface. This interface allows the HPS debug logic to send trace data to logic in the FPGA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa68f2304d9e4e7adfd246f6d7377268c3"></a>ALT_FPGA_INTERFACE_DBG_APB</em>&nbsp;</td><td>
<p>(Private) The debug APB interface. This interface allows the HPS debug logic to communicate with debug APB slaves in the FPGA fabric. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faa13512b1df6e5a00bae8bd2450c029c5"></a>ALT_FPGA_INTERFACE_STM</em>&nbsp;</td><td>
<p>The STM event interface. This interface allows logic in the FPGA to trigger events to the HPS STM debug module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faf914845526088759a1afaf7c88780db8"></a>ALT_FPGA_INTERFACE_CTI</em>&nbsp;</td><td>
<p>The Cross Trigger Interface (CTI). This interface allows logic in the FPGA to send triggers to HPS debug logic. Note that this does not prevent the HPS debug logic from sending triggers to the FPGA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa76b3d282ad0c03e39433787f60259af7"></a>ALT_FPGA_INTERFACE_EMAC0</em>&nbsp;</td><td>
<p>Signal interface from the FPGA to the EMAC0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa39ed516dd494335db0b42e6d3bacd868"></a>ALT_FPGA_INTERFACE_EMAC1</em>&nbsp;</td><td>
<p>Signal interface from the FPGA to the EMAC1 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faea9b87781d5b41c44b28e397e49e265c"></a>ALT_FPGA_INTERFACE_SPIM0</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the SPI Master 0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa6f0e5ceb3c305e4b15899794e95c7ebc"></a>ALT_FPGA_INTERFACE_SPIM1</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the SPI Master 0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faeed97cc282c6fd4c329ab740e2870648"></a>ALT_FPGA_INTERFACE_NAND</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the NAND Flash Controller module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa4ab95f6f1ac44a1fed95aab4fbc1b69f"></a>ALT_FPGA_INTERFACE_SDMMC</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the SD/MMC Controller module. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga83cce2909a956c7757042d73799c910f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga83cce2909a956c7757042d73799c910f">ALT_FPGA_INTERFACE_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the FPGA to HPS signal interfaces controlled by the functions in this API group. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa42f501f9cdb5f2400605f2a118c577e4"></a>ALT_FPGA_INTERFACE_GLOBAL</em>&nbsp;</td><td>
<p>All interfaces between the FPGA and HPS. If ALT_FPGA_INTERFACE_ALL is disabled then all of the individual and module interfaces between the FPGA and HPS are disabled regardless of their separate enable/disable settings. If ALT_FPGA_INTERFACE_ALL is enabled then each individual and module interface between the FPGA and HPS may be separately enabled/disabled. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa6968e8e04d8d8bd44e531d33c689b07d"></a>ALT_FPGA_INTERFACE_RESET_REQ</em>&nbsp;</td><td>
<p>The reset request interface. This interface allows logic in the FPGA to request HPS resets. The following reset request signals from the FPGA fabric to HPS are part of this interface:</p>
<ul>
<li><b>f2h_cold_rst_req_n</b> - Triggers a HPS cold reset</li>
<li><b>f2h_warm_rst_req_n</b> - Triggers a HPS warm reset</li>
<li><b>f2h_dbg_rst_req_n</b> - Triggers a HPS debug reset </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa5272e3510b880a6d21c986dd0f471270"></a>ALT_FPGA_INTERFACE_CONFIG_IO</em>&nbsp;</td><td>
<p>The CONFIG_IO interface. This interface allows the FPGA JTAG TAP controller to execute the CONFIG_IO instruction and configure all device I/O (FPGA and HPS). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa75448d24d68c20c2c51b6103624f98ab"></a>ALT_FPGA_INTERFACE_BSCAN</em>&nbsp;</td><td>
<p>The boundary-scan interface. This interface allows the FPGA JTAG TAP controller to execute boundary-scan instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa3a6d89adff96e85963c347646042af67"></a>ALT_FPGA_INTERFACE_TRACE</em>&nbsp;</td><td>
<p>The trace interface. This interface allows the HPS debug logic to send trace data to logic in the FPGA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa68f2304d9e4e7adfd246f6d7377268c3"></a>ALT_FPGA_INTERFACE_DBG_APB</em>&nbsp;</td><td>
<p>(Private) The debug APB interface. This interface allows the HPS debug logic to communicate with debug APB slaves in the FPGA fabric. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faa13512b1df6e5a00bae8bd2450c029c5"></a>ALT_FPGA_INTERFACE_STM</em>&nbsp;</td><td>
<p>The STM event interface. This interface allows logic in the FPGA to trigger events to the HPS STM debug module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faf914845526088759a1afaf7c88780db8"></a>ALT_FPGA_INTERFACE_CTI</em>&nbsp;</td><td>
<p>The Cross Trigger Interface (CTI). This interface allows logic in the FPGA to send triggers to HPS debug logic. Note that this does not prevent the HPS debug logic from sending triggers to the FPGA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa76b3d282ad0c03e39433787f60259af7"></a>ALT_FPGA_INTERFACE_EMAC0</em>&nbsp;</td><td>
<p>Signal interface from the FPGA to the EMAC0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa39ed516dd494335db0b42e6d3bacd868"></a>ALT_FPGA_INTERFACE_EMAC1</em>&nbsp;</td><td>
<p>Signal interface from the FPGA to the EMAC1 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa62c6e7c092b4222f8497494c567f6414"></a>ALT_FPGA_INTERFACE_EMAC2</em>&nbsp;</td><td>
<p>Signal interface from the FPGA to the EMAC2 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa1e4d796c5e31c6535b4fe9c28ff3784c"></a>ALT_FPGA_INTERFACE_EMACSW0</em>&nbsp;</td><td>
<p>FPGA Switch interface for the EMAC0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fad462712f4584dd2666e63f3785cb69d8"></a>ALT_FPGA_INTERFACE_EMACSW1</em>&nbsp;</td><td>
<p>FPGA Switch interface for the EMAC1 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa9d5252f1e5536a56a4b2d25365cd6945"></a>ALT_FPGA_INTERFACE_EMACSW2</em>&nbsp;</td><td>
<p>FPGA Switch interface for the EMAC2 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faea9b87781d5b41c44b28e397e49e265c"></a>ALT_FPGA_INTERFACE_SPIM0</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the SPI Master 0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa6f0e5ceb3c305e4b15899794e95c7ebc"></a>ALT_FPGA_INTERFACE_SPIM1</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the SPI Master 0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faeed97cc282c6fd4c329ab740e2870648"></a>ALT_FPGA_INTERFACE_NAND</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the NAND Flash Controller module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa4ab95f6f1ac44a1fed95aab4fbc1b69f"></a>ALT_FPGA_INTERFACE_SDMMC</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the SD/MMC Controller module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa42f501f9cdb5f2400605f2a118c577e4"></a>ALT_FPGA_INTERFACE_GLOBAL</em>&nbsp;</td><td>
<p>All interfaces between the FPGA and HPS. If ALT_FPGA_INTERFACE_ALL is disabled then all of the individual and module interfaces between the FPGA and HPS are disabled regardless of their separate enable/disable settings. If ALT_FPGA_INTERFACE_ALL is enabled then each individual and module interface between the FPGA and HPS may be separately enabled/disabled. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa6968e8e04d8d8bd44e531d33c689b07d"></a>ALT_FPGA_INTERFACE_RESET_REQ</em>&nbsp;</td><td>
<p>The reset request interface. This interface allows logic in the FPGA to request HPS resets. The following reset request signals from the FPGA fabric to HPS are part of this interface:</p>
<ul>
<li><b>f2h_cold_rst_req_n</b> - Triggers a HPS cold reset</li>
<li><b>f2h_warm_rst_req_n</b> - Triggers a HPS warm reset</li>
<li><b>f2h_dbg_rst_req_n</b> - Triggers a HPS debug reset </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fad7e6f5e0203d5501e4b6fdeaa97bea4f"></a>ALT_FPGA_INTERFACE_JTAG_ENABLE</em>&nbsp;</td><td>
<p>The JTAG enable interface. This interface allows logic in the FPGA fabric to disable the HPS JTAG operation. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa5272e3510b880a6d21c986dd0f471270"></a>ALT_FPGA_INTERFACE_CONFIG_IO</em>&nbsp;</td><td>
<p>The CONFIG_IO interface. This interface allows the FPGA JTAG TAP controller to execute the CONFIG_IO instruction and configure all device I/O (FPGA and HPS). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa75448d24d68c20c2c51b6103624f98ab"></a>ALT_FPGA_INTERFACE_BSCAN</em>&nbsp;</td><td>
<p>The boundary-scan interface. This interface allows the FPGA JTAG TAP controller to execute boundary-scan instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa3a6d89adff96e85963c347646042af67"></a>ALT_FPGA_INTERFACE_TRACE</em>&nbsp;</td><td>
<p>The trace interface. This interface allows the HPS debug logic to send trace data to logic in the FPGA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa68f2304d9e4e7adfd246f6d7377268c3"></a>ALT_FPGA_INTERFACE_DBG_APB</em>&nbsp;</td><td>
<p>(Private) The debug APB interface. This interface allows the HPS debug logic to communicate with debug APB slaves in the FPGA fabric. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faa13512b1df6e5a00bae8bd2450c029c5"></a>ALT_FPGA_INTERFACE_STM</em>&nbsp;</td><td>
<p>The STM event interface. This interface allows logic in the FPGA to trigger events to the HPS STM debug module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faf914845526088759a1afaf7c88780db8"></a>ALT_FPGA_INTERFACE_CTI</em>&nbsp;</td><td>
<p>The Cross Trigger Interface (CTI). This interface allows logic in the FPGA to send triggers to HPS debug logic. Note that this does not prevent the HPS debug logic from sending triggers to the FPGA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa76b3d282ad0c03e39433787f60259af7"></a>ALT_FPGA_INTERFACE_EMAC0</em>&nbsp;</td><td>
<p>Signal interface from the FPGA to the EMAC0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa39ed516dd494335db0b42e6d3bacd868"></a>ALT_FPGA_INTERFACE_EMAC1</em>&nbsp;</td><td>
<p>Signal interface from the FPGA to the EMAC1 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faea9b87781d5b41c44b28e397e49e265c"></a>ALT_FPGA_INTERFACE_SPIM0</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the SPI Master 0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa6f0e5ceb3c305e4b15899794e95c7ebc"></a>ALT_FPGA_INTERFACE_SPIM1</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the SPI Master 0 module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910faeed97cc282c6fd4c329ab740e2870648"></a>ALT_FPGA_INTERFACE_NAND</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the NAND Flash Controller module. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga83cce2909a956c7757042d73799c910fa4ab95f6f1ac44a1fed95aab4fbc1b69f"></a>ALT_FPGA_INTERFACE_SDMMC</em>&nbsp;</td><td>
<p>(Private) Signal interface from the FPGA to the SD/MMC Controller module. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gad9ee4abb147ac00188a94b09e83123ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_interface_disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga37a5a628b73ebd93c4626f65b560f05b">ALT_FPGA_INTERFACE_t</a>&#160;</td>
          <td class="paramname"><em>intfc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables the specified FPGA to HPS signal interface.</p>
<p>Isolates and disables the designated FPGA/HPS signal interface. User is responsible for determining that the interface is inactive before disabling it.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intfc</td><td>The interface to disable.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was succesful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The <em>intfc</em> argument designates an invalid FPGA/HPS signal interface. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga608f5b1a46de315ebc939b731a937cbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_interface_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga37a5a628b73ebd93c4626f65b560f05b">ALT_FPGA_INTERFACE_t</a>&#160;</td>
          <td class="paramname"><em>intfc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the specified FPGA to HPS signal interface.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intfc</td><td>The interface to enable.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was succesful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The <em>intfc</em> argument designates an invalid FPGA/HPS signal interface. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga12c5c3db092c0f01defd3966e209bd98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_interface_is_enabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga37a5a628b73ebd93c4626f65b560f05b">ALT_FPGA_INTERFACE_t</a>&#160;</td>
          <td class="paramname"><em>intfc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Return whether the specified FPGA/HPS signal interface is enabled or not.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intfc</td><td>The interface to enable.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_TRUE</td><td>The interface is enabled. </td></tr>
    <tr><td class="paramname">ALT_E_FALSE</td><td>The interface is not enabled. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The <em>intfc</em> argument designates an invalid FPGA/HPS signal interface. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:57:45 for Altera HWLIB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
