# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"mult32_tb_time_synth.v" \
"../../../../../mult_32bit.srcs/sim_1/new/mult32_tb.v" \

# Do not sort compile order
nosort
