// Seed: 1712896184
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  assign id_2 = id_2;
  logic id_3 = id_2;
  defparam id_4.id_5 = 1;
endmodule
