|Parte_DE2
uart_tx_o <= uart_tx:inst12.uart_txd
clk_50 => uart_tx:inst12.clk
clk_50 => Controlador_sram_CIC_UART:inst16.clk
clk_50 => prueba_1:inst15.clk_50
clk_50 => sram_CIC:inst4.clk
clk_50 => sram:inst18.CLOCK
reset_btn => uart_tx:inst12.resetn
reset_btn => Controlador_sram_CIC_UART:inst16.reset
reset_btn => sram_CIC:inst4.reset
trigger_btn => prueba_1:inst15.trigger_i
pix_clk => captura_pixeles_2:inst3.pix_clk
line_valid => captura_pixeles_2:inst3.line_valid
frame_valid => captura_pixeles_2:inst3.frame_valid
pix_data[0] => captura_pixeles_2:inst3.pix_data_i[0]
pix_data[1] => captura_pixeles_2:inst3.pix_data_i[1]
pix_data[2] => captura_pixeles_2:inst3.pix_data_i[2]
pix_data[3] => captura_pixeles_2:inst3.pix_data_i[3]
pix_data[4] => captura_pixeles_2:inst3.pix_data_i[4]
pix_data[5] => captura_pixeles_2:inst3.pix_data_i[5]
pix_data[6] => captura_pixeles_2:inst3.pix_data_i[6]
pix_data[7] => captura_pixeles_2:inst3.pix_data_i[7]
sram_dq[0] <> sram:inst18.SRAM_DQ[0]
sram_dq[1] <> sram:inst18.SRAM_DQ[1]
sram_dq[2] <> sram:inst18.SRAM_DQ[2]
sram_dq[3] <> sram:inst18.SRAM_DQ[3]
sram_dq[4] <> sram:inst18.SRAM_DQ[4]
sram_dq[5] <> sram:inst18.SRAM_DQ[5]
sram_dq[6] <> sram:inst18.SRAM_DQ[6]
sram_dq[7] <> sram:inst18.SRAM_DQ[7]
sram_dq[8] <> sram:inst18.SRAM_DQ[8]
sram_dq[9] <> sram:inst18.SRAM_DQ[9]
sram_dq[10] <> sram:inst18.SRAM_DQ[10]
sram_dq[11] <> sram:inst18.SRAM_DQ[11]
sram_dq[12] <> sram:inst18.SRAM_DQ[12]
sram_dq[13] <> sram:inst18.SRAM_DQ[13]
sram_dq[14] <> sram:inst18.SRAM_DQ[14]
sram_dq[15] <> sram:inst18.SRAM_DQ[15]
sram_ce_n <= sram:inst18.SRAM_CE_N
sram_oe_n <= sram:inst18.SRAM_OE_N
sram_we_n <= sram:inst18.SRAM_WE_N
sram_ub_n <= sram:inst18.SRAM_UB_N
sram_lb_n <= sram:inst18.SRAM_LB_N
trigger_out <= prueba_1:inst15.trigger_camara
data_led[0] <= captura_pixeles_2:inst3.pix_data_o[0]
data_led[1] <= captura_pixeles_2:inst3.pix_data_o[1]
data_led[2] <= captura_pixeles_2:inst3.pix_data_o[2]
data_led[3] <= captura_pixeles_2:inst3.pix_data_o[3]
data_led[4] <= captura_pixeles_2:inst3.pix_data_o[4]
data_led[5] <= captura_pixeles_2:inst3.pix_data_o[5]
data_led[6] <= captura_pixeles_2:inst3.pix_data_o[6]
data_led[7] <= captura_pixeles_2:inst3.pix_data_o[7]
sram_addr[0] <= sram:inst18.SRAM_ADDR[0]
sram_addr[1] <= sram:inst18.SRAM_ADDR[1]
sram_addr[2] <= sram:inst18.SRAM_ADDR[2]
sram_addr[3] <= sram:inst18.SRAM_ADDR[3]
sram_addr[4] <= sram:inst18.SRAM_ADDR[4]
sram_addr[5] <= sram:inst18.SRAM_ADDR[5]
sram_addr[6] <= sram:inst18.SRAM_ADDR[6]
sram_addr[7] <= sram:inst18.SRAM_ADDR[7]
sram_addr[8] <= sram:inst18.SRAM_ADDR[8]
sram_addr[9] <= sram:inst18.SRAM_ADDR[9]
sram_addr[10] <= sram:inst18.SRAM_ADDR[10]
sram_addr[11] <= sram:inst18.SRAM_ADDR[11]
sram_addr[12] <= sram:inst18.SRAM_ADDR[12]
sram_addr[13] <= sram:inst18.SRAM_ADDR[13]
sram_addr[14] <= sram:inst18.SRAM_ADDR[14]
sram_addr[15] <= sram:inst18.SRAM_ADDR[15]
sram_addr[16] <= sram:inst18.SRAM_ADDR[16]
sram_addr[17] <= sram:inst18.SRAM_ADDR[17]
sram_addr[18] <= sram:inst18.SRAM_ADDR[18]
sram_addr[19] <= sram:inst18.SRAM_ADDR[19]


|Parte_DE2|uart_tx:inst12
clk => txd_reg.CLK
clk => cycle_counter[0].CLK
clk => cycle_counter[1].CLK
clk => cycle_counter[2].CLK
clk => cycle_counter[3].CLK
clk => cycle_counter[4].CLK
clk => cycle_counter[5].CLK
clk => cycle_counter[6].CLK
clk => cycle_counter[7].CLK
clk => cycle_counter[8].CLK
clk => cycle_counter[9].CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => data_to_send[0].CLK
clk => data_to_send[1].CLK
clk => data_to_send[2].CLK
clk => data_to_send[3].CLK
clk => data_to_send[4].CLK
clk => data_to_send[5].CLK
clk => data_to_send[6].CLK
clk => data_to_send[7].CLK
clk => fsm_state~1.DATAIN
resetn => txd_reg.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => bit_counter.OUTPUTSELECT
resetn => bit_counter.OUTPUTSELECT
resetn => bit_counter.OUTPUTSELECT
resetn => bit_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => fsm_state.OUTPUTSELECT
resetn => fsm_state.OUTPUTSELECT
resetn => fsm_state.OUTPUTSELECT
resetn => fsm_state.OUTPUTSELECT
uart_txd <= txd_reg.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_busy <= uart_tx_busy.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_en => always1.IN0
uart_tx_en => Selector1.IN3
uart_tx_en => Selector0.IN1
uart_tx_data[0] => data_to_send.DATAB
uart_tx_data[1] => data_to_send.DATAB
uart_tx_data[2] => data_to_send.DATAB
uart_tx_data[3] => data_to_send.DATAB
uart_tx_data[4] => data_to_send.DATAB
uart_tx_data[5] => data_to_send.DATAB
uart_tx_data[6] => data_to_send.DATAB
uart_tx_data[7] => data_to_send.DATAB


|Parte_DE2|Controlador_sram_CIC_UART:inst16
data_sram_i[0] => UART_data.DATAB
data_sram_i[1] => UART_data.DATAB
data_sram_i[2] => UART_data.DATAB
data_sram_i[3] => UART_data.DATAB
data_sram_i[4] => UART_data.DATAB
data_sram_i[5] => UART_data.DATAB
data_sram_i[6] => UART_data.DATAB
data_sram_i[7] => UART_data.DATAB
data_sram_i[8] => UART_data.DATAA
data_sram_i[9] => UART_data.DATAA
data_sram_i[10] => UART_data.DATAA
data_sram_i[11] => UART_data.DATAA
data_sram_i[12] => UART_data.DATAA
data_sram_i[13] => UART_data.DATAA
data_sram_i[14] => UART_data.DATAA
data_sram_i[15] => UART_data.DATAA
clk => cuenta_vueltas[0].CLK
clk => cuenta_vueltas[1].CLK
clk => count_mem[0].CLK
clk => count_mem[1].CLK
clk => count_mem[2].CLK
clk => count_mem[3].CLK
clk => count_mem[4].CLK
clk => count_mem[5].CLK
clk => count_mem[6].CLK
clk => count_mem[7].CLK
clk => count_mem[8].CLK
clk => count_mem[9].CLK
clk => count_mem[10].CLK
clk => count_mem[11].CLK
clk => count_mem[12].CLK
clk => count_mem[13].CLK
clk => count_mem[14].CLK
clk => count_mem[15].CLK
clk => count_mem[16].CLK
clk => count_mem[17].CLK
clk => count_mem[18].CLK
clk => count_mem[19].CLK
clk => state~1.DATAIN
reset => count_mem[0].ACLR
reset => count_mem[1].ACLR
reset => count_mem[2].ACLR
reset => count_mem[3].ACLR
reset => count_mem[4].ACLR
reset => count_mem[5].ACLR
reset => count_mem[6].ACLR
reset => count_mem[7].ACLR
reset => count_mem[8].ACLR
reset => count_mem[9].ACLR
reset => count_mem[10].ACLR
reset => count_mem[11].ACLR
reset => count_mem[12].ACLR
reset => count_mem[13].ACLR
reset => count_mem[14].ACLR
reset => count_mem[15].ACLR
reset => count_mem[16].ACLR
reset => count_mem[17].ACLR
reset => count_mem[18].ACLR
reset => count_mem[19].ACLR
reset => state~3.DATAIN
reset => cuenta_vueltas[1].ENA
reset => cuenta_vueltas[0].ENA
trigger => Selector12.IN3
trigger => Selector9.IN1
enable_done => Selector9.IN3
enable_done => Selector11.IN2
UART_enviando => state.DATAB
UART_enviando => state.DATAB
data_Sram_CIC[0] => Selector60.IN1
data_Sram_CIC[1] => Selector59.IN1
data_Sram_CIC[2] => Selector36.IN1
data_Sram_CIC[3] => Selector35.IN1
data_Sram_CIC[4] => Selector7.IN1
data_Sram_CIC[5] => Selector6.IN1
data_Sram_CIC[6] => Selector5.IN1
data_Sram_CIC[7] => Selector4.IN1
data_Sram_CIC[8] => Selector3.IN1
data_Sram_CIC[9] => Selector2.IN1
data_Sram_CIC[10] => Selector1.IN1
data_Sram_CIC[11] => Selector0.IN1
data_Sram_CIC[12] => Selector69.IN1
data_Sram_CIC[13] => Selector70.IN1
data_Sram_CIC[14] => Selector71.IN1
data_Sram_CIC[15] => Selector72.IN1
add_Sram_CIC[0] => Selector57.IN3
add_Sram_CIC[1] => Selector56.IN3
add_Sram_CIC[2] => Selector55.IN3
add_Sram_CIC[3] => Selector54.IN3
add_Sram_CIC[4] => Selector53.IN3
add_Sram_CIC[5] => Selector52.IN3
add_Sram_CIC[6] => Selector51.IN3
add_Sram_CIC[7] => Selector50.IN3
add_Sram_CIC[8] => Selector49.IN3
add_Sram_CIC[9] => Selector48.IN3
add_Sram_CIC[10] => Selector47.IN3
add_Sram_CIC[11] => Selector46.IN3
add_Sram_CIC[12] => Selector45.IN3
add_Sram_CIC[13] => Selector44.IN3
add_Sram_CIC[14] => Selector43.IN3
add_Sram_CIC[15] => Selector42.IN3
add_Sram_CIC[16] => Selector41.IN3
add_Sram_CIC[17] => Selector40.IN3
add_Sram_CIC[18] => Selector39.IN3
add_Sram_CIC[19] => Selector38.IN3
reset_Sram => Selector37.IN3
r_w_Sram => Selector58.IN3
fin_Sram => Selector13.IN3
fin_Sram => Selector12.IN1
UART_send <= UART_send.DB_MAX_OUTPUT_PORT_TYPE
UART_data[0] <= Selector68.DB_MAX_OUTPUT_PORT_TYPE
UART_data[1] <= Selector67.DB_MAX_OUTPUT_PORT_TYPE
UART_data[2] <= Selector66.DB_MAX_OUTPUT_PORT_TYPE
UART_data[3] <= Selector65.DB_MAX_OUTPUT_PORT_TYPE
UART_data[4] <= Selector64.DB_MAX_OUTPUT_PORT_TYPE
UART_data[5] <= Selector63.DB_MAX_OUTPUT_PORT_TYPE
UART_data[6] <= Selector62.DB_MAX_OUTPUT_PORT_TYPE
UART_data[7] <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
addrs[0] <= Selector57.DB_MAX_OUTPUT_PORT_TYPE
addrs[1] <= Selector56.DB_MAX_OUTPUT_PORT_TYPE
addrs[2] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE
addrs[3] <= Selector54.DB_MAX_OUTPUT_PORT_TYPE
addrs[4] <= Selector53.DB_MAX_OUTPUT_PORT_TYPE
addrs[5] <= Selector52.DB_MAX_OUTPUT_PORT_TYPE
addrs[6] <= Selector51.DB_MAX_OUTPUT_PORT_TYPE
addrs[7] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
addrs[8] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
addrs[9] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
addrs[10] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
addrs[11] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
addrs[12] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
addrs[13] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
addrs[14] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
addrs[15] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
addrs[16] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
addrs[17] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
addrs[18] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
addrs[19] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
action <= Selector58.DB_MAX_OUTPUT_PORT_TYPE
led_errase <= led_errase.DB_MAX_OUTPUT_PORT_TYPE
led_lectura <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
estado[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
estado[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
estado[2] <= estado.DB_MAX_OUTPUT_PORT_TYPE
estado[3] <= estado.DB_MAX_OUTPUT_PORT_TYPE


|Parte_DE2|prueba_1:inst15
clk_50 => trigger_o~reg0.CLK
clk_50 => trigger_camara~reg0.CLK
clk_50 => contador[0].CLK
clk_50 => contador[1].CLK
clk_50 => contador[2].CLK
clk_50 => contador[3].CLK
clk_50 => contador[4].CLK
clk_50 => inicio.CLK
clk_50 => trigger_prev.CLK
trigger_i => process_0.IN1
trigger_i => inicio.OUTPUTSELECT
trigger_i => trigger_prev.DATAIN
trigger_o <= trigger_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_camara <= trigger_camara~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Parte_DE2|sram_CIC:inst4
clk => pix_cnt_int[0].CLK
clk => pix_cnt_int[1].CLK
clk => pix_cnt_int[2].CLK
clk => pix_cnt_int[3].CLK
clk => pix_cnt_int[4].CLK
clk => pix_cnt_int[5].CLK
clk => pix_cnt_int[6].CLK
clk => pix_cnt_int[7].CLK
clk => pix_cnt_int[8].CLK
clk => pix_cnt_int[9].CLK
clk => pix_cnt_int[10].CLK
clk => pix_cnt_int[11].CLK
clk => pix_cnt_int[12].CLK
clk => pix_cnt_int[13].CLK
clk => pix_cnt_int[14].CLK
clk => pix_cnt_int[15].CLK
clk => pix_cnt_int[16].CLK
clk => pix_cnt_int[17].CLK
clk => pix_cnt_int[18].CLK
clk => pix_cnt_int[19].CLK
clk => pix_cnt_int[20].CLK
clk => lsb.CLK
clk => add_count[0].CLK
clk => add_count[1].CLK
clk => add_count[2].CLK
clk => add_count[3].CLK
clk => add_count[4].CLK
clk => add_count[5].CLK
clk => add_count[6].CLK
clk => add_count[7].CLK
clk => add_count[8].CLK
clk => add_count[9].CLK
clk => add_count[10].CLK
clk => add_count[11].CLK
clk => add_count[12].CLK
clk => add_count[13].CLK
clk => add_count[14].CLK
clk => add_count[15].CLK
clk => add_count[16].CLK
clk => add_count[17].CLK
clk => add_count[18].CLK
clk => add_count[19].CLK
clk => vec_salida_lsb[0].CLK
clk => vec_salida_lsb[1].CLK
clk => vec_salida_lsb[2].CLK
clk => vec_salida_lsb[3].CLK
clk => vec_salida_lsb[4].CLK
clk => vec_salida_lsb[5].CLK
clk => vec_salida_lsb[6].CLK
clk => vec_salida_lsb[7].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => state~1.DATAIN
reset => process_0.IN0
trigger => process_0.IN1
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => add_count.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => pix_cnt_int.OUTPUTSELECT
trigger => Selector25.IN4
trigger => Selector26.IN4
data[0] => data_reg.DATAB
data[1] => data_reg.DATAB
data[2] => data_reg.DATAB
data[3] => data_reg.DATAB
data[4] => data_reg.DATAB
data[5] => data_reg.DATAB
data[6] => data_reg.DATAB
data[7] => data_reg.DATAB
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => pix_cnt_int.OUTPUTSELECT
pix_valid => data_reg.OUTPUTSELECT
pix_valid => data_reg.OUTPUTSELECT
pix_valid => data_reg.OUTPUTSELECT
pix_valid => data_reg.OUTPUTSELECT
pix_valid => data_reg.OUTPUTSELECT
pix_valid => data_reg.OUTPUTSELECT
pix_valid => data_reg.OUTPUTSELECT
pix_valid => data_reg.OUTPUTSELECT
pix_valid => state.OUTPUTSELECT
pix_valid => state.OUTPUTSELECT
pix_valid => state.DATAB
data_o[0] <= data_o[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7].DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8].DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9].DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10].DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11].DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12].DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13].DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14].DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15].DB_MAX_OUTPUT_PORT_TYPE
add[0] <= add[0].DB_MAX_OUTPUT_PORT_TYPE
add[1] <= add[1].DB_MAX_OUTPUT_PORT_TYPE
add[2] <= add[2].DB_MAX_OUTPUT_PORT_TYPE
add[3] <= add[3].DB_MAX_OUTPUT_PORT_TYPE
add[4] <= add[4].DB_MAX_OUTPUT_PORT_TYPE
add[5] <= add[5].DB_MAX_OUTPUT_PORT_TYPE
add[6] <= add[6].DB_MAX_OUTPUT_PORT_TYPE
add[7] <= add[7].DB_MAX_OUTPUT_PORT_TYPE
add[8] <= add[8].DB_MAX_OUTPUT_PORT_TYPE
add[9] <= add[9].DB_MAX_OUTPUT_PORT_TYPE
add[10] <= add[10].DB_MAX_OUTPUT_PORT_TYPE
add[11] <= add[11].DB_MAX_OUTPUT_PORT_TYPE
add[12] <= add[12].DB_MAX_OUTPUT_PORT_TYPE
add[13] <= add[13].DB_MAX_OUTPUT_PORT_TYPE
add[14] <= add[14].DB_MAX_OUTPUT_PORT_TYPE
add[15] <= add[15].DB_MAX_OUTPUT_PORT_TYPE
add[16] <= add[16].DB_MAX_OUTPUT_PORT_TYPE
add[17] <= add[17].DB_MAX_OUTPUT_PORT_TYPE
add[18] <= add[18].DB_MAX_OUTPUT_PORT_TYPE
add[19] <= add[19].DB_MAX_OUTPUT_PORT_TYPE
reset_o <= reset_o.DB_MAX_OUTPUT_PORT_TYPE
r_w_O <= r_w_O.DB_MAX_OUTPUT_PORT_TYPE
fin_signal <= fin_signal.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack.DB_MAX_OUTPUT_PORT_TYPE


|Parte_DE2|captura_pixeles_2:inst3
trigger => pix_valid_int.IN0
trigger => error~reg0.ACLR
trigger => register_0[0].ACLR
trigger => register_0[1].ACLR
trigger => register_0[2].ACLR
trigger => register_0[3].ACLR
trigger => register_0[4].ACLR
trigger => register_0[5].ACLR
trigger => register_0[6].ACLR
trigger => register_0[7].ACLR
pix_clk => pix_valid_int.CLK
pix_clk => register_0[0].CLK
pix_clk => register_0[1].CLK
pix_clk => register_0[2].CLK
pix_clk => register_0[3].CLK
pix_clk => register_0[4].CLK
pix_clk => register_0[5].CLK
pix_clk => register_0[6].CLK
pix_clk => register_0[7].CLK
pix_clk => error~reg0.CLK
pix_data_i[0] => register_0.DATAB
pix_data_i[1] => register_0.DATAB
pix_data_i[2] => register_0.DATAB
pix_data_i[3] => register_0.DATAB
pix_data_i[4] => register_0.DATAB
pix_data_i[5] => register_0.DATAB
pix_data_i[6] => register_0.DATAB
pix_data_i[7] => register_0.DATAB
line_valid => leer.IN0
frame_valid => leer.IN1
ack => pix_valid_int.IN1
ack => register_0[0].ENA
ack => register_0[7].ENA
ack => register_0[6].ENA
ack => register_0[5].ENA
ack => register_0[4].ENA
ack => register_0[3].ENA
ack => register_0[2].ENA
ack => register_0[1].ENA
ack => error~reg0.ENA
pix_data_o[0] <= register_0[0].DB_MAX_OUTPUT_PORT_TYPE
pix_data_o[1] <= register_0[1].DB_MAX_OUTPUT_PORT_TYPE
pix_data_o[2] <= register_0[2].DB_MAX_OUTPUT_PORT_TYPE
pix_data_o[3] <= register_0[3].DB_MAX_OUTPUT_PORT_TYPE
pix_data_o[4] <= register_0[4].DB_MAX_OUTPUT_PORT_TYPE
pix_data_o[5] <= register_0[5].DB_MAX_OUTPUT_PORT_TYPE
pix_data_o[6] <= register_0[6].DB_MAX_OUTPUT_PORT_TYPE
pix_data_o[7] <= register_0[7].DB_MAX_OUTPUT_PORT_TYPE
pix_valid <= pix_valid_int.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Parte_DE2|sram:inst18
CLOCK => DATA_OUT[0]~reg0.CLK
CLOCK => DATA_OUT[1]~reg0.CLK
CLOCK => DATA_OUT[2]~reg0.CLK
CLOCK => DATA_OUT[3]~reg0.CLK
CLOCK => DATA_OUT[4]~reg0.CLK
CLOCK => DATA_OUT[5]~reg0.CLK
CLOCK => DATA_OUT[6]~reg0.CLK
CLOCK => DATA_OUT[7]~reg0.CLK
CLOCK => DATA_OUT[8]~reg0.CLK
CLOCK => DATA_OUT[9]~reg0.CLK
CLOCK => DATA_OUT[10]~reg0.CLK
CLOCK => DATA_OUT[11]~reg0.CLK
CLOCK => DATA_OUT[12]~reg0.CLK
CLOCK => DATA_OUT[13]~reg0.CLK
CLOCK => DATA_OUT[14]~reg0.CLK
CLOCK => DATA_OUT[15]~reg0.CLK
CLOCK => S_ACTION.CLK
CLOCK => SRAM_DQ[0]~reg0.CLK
CLOCK => SRAM_DQ[0]~en.CLK
CLOCK => SRAM_DQ[1]~reg0.CLK
CLOCK => SRAM_DQ[1]~en.CLK
CLOCK => SRAM_DQ[2]~reg0.CLK
CLOCK => SRAM_DQ[2]~en.CLK
CLOCK => SRAM_DQ[3]~reg0.CLK
CLOCK => SRAM_DQ[3]~en.CLK
CLOCK => SRAM_DQ[4]~reg0.CLK
CLOCK => SRAM_DQ[4]~en.CLK
CLOCK => SRAM_DQ[5]~reg0.CLK
CLOCK => SRAM_DQ[5]~en.CLK
CLOCK => SRAM_DQ[6]~reg0.CLK
CLOCK => SRAM_DQ[6]~en.CLK
CLOCK => SRAM_DQ[7]~reg0.CLK
CLOCK => SRAM_DQ[7]~en.CLK
CLOCK => SRAM_DQ[8]~reg0.CLK
CLOCK => SRAM_DQ[8]~en.CLK
CLOCK => SRAM_DQ[9]~reg0.CLK
CLOCK => SRAM_DQ[9]~en.CLK
CLOCK => SRAM_DQ[10]~reg0.CLK
CLOCK => SRAM_DQ[10]~en.CLK
CLOCK => SRAM_DQ[11]~reg0.CLK
CLOCK => SRAM_DQ[11]~en.CLK
CLOCK => SRAM_DQ[12]~reg0.CLK
CLOCK => SRAM_DQ[12]~en.CLK
CLOCK => SRAM_DQ[13]~reg0.CLK
CLOCK => SRAM_DQ[13]~en.CLK
CLOCK => SRAM_DQ[14]~reg0.CLK
CLOCK => SRAM_DQ[14]~en.CLK
CLOCK => SRAM_DQ[15]~reg0.CLK
CLOCK => SRAM_DQ[15]~en.CLK
CLOCK => SRAM_ADDR[0]~reg0.CLK
CLOCK => SRAM_ADDR[1]~reg0.CLK
CLOCK => SRAM_ADDR[2]~reg0.CLK
CLOCK => SRAM_ADDR[3]~reg0.CLK
CLOCK => SRAM_ADDR[4]~reg0.CLK
CLOCK => SRAM_ADDR[5]~reg0.CLK
CLOCK => SRAM_ADDR[6]~reg0.CLK
CLOCK => SRAM_ADDR[7]~reg0.CLK
CLOCK => SRAM_ADDR[8]~reg0.CLK
CLOCK => SRAM_ADDR[9]~reg0.CLK
CLOCK => SRAM_ADDR[10]~reg0.CLK
CLOCK => SRAM_ADDR[11]~reg0.CLK
CLOCK => SRAM_ADDR[12]~reg0.CLK
CLOCK => SRAM_ADDR[13]~reg0.CLK
CLOCK => SRAM_ADDR[14]~reg0.CLK
CLOCK => SRAM_ADDR[15]~reg0.CLK
CLOCK => SRAM_ADDR[16]~reg0.CLK
CLOCK => SRAM_ADDR[17]~reg0.CLK
CLOCK => SRAM_ADDR[18]~reg0.CLK
CLOCK => SRAM_ADDR[19]~reg0.CLK
CLOCK => SRAM_UB_N~reg0.CLK
CLOCK => SRAM_LB_N~reg0.CLK
RESET_N => SRAM_DQ[0]~en.ACLR
RESET_N => SRAM_DQ[1]~en.ACLR
RESET_N => SRAM_DQ[2]~en.ACLR
RESET_N => SRAM_DQ[3]~en.ACLR
RESET_N => SRAM_DQ[4]~en.ACLR
RESET_N => SRAM_DQ[5]~en.ACLR
RESET_N => SRAM_DQ[6]~en.ACLR
RESET_N => SRAM_DQ[7]~en.ACLR
RESET_N => SRAM_DQ[8]~en.ACLR
RESET_N => SRAM_DQ[9]~en.ACLR
RESET_N => SRAM_DQ[10]~en.ACLR
RESET_N => SRAM_DQ[11]~en.ACLR
RESET_N => SRAM_DQ[12]~en.ACLR
RESET_N => SRAM_DQ[13]~en.ACLR
RESET_N => SRAM_DQ[14]~en.ACLR
RESET_N => SRAM_DQ[15]~en.ACLR
RESET_N => SRAM_UB_N~reg0.PRESET
RESET_N => SRAM_LB_N~reg0.PRESET
RESET_N => DATA_OUT[0]~reg0.ENA
RESET_N => S_ACTION.ENA
RESET_N => DATA_OUT[15]~reg0.ENA
RESET_N => DATA_OUT[14]~reg0.ENA
RESET_N => DATA_OUT[13]~reg0.ENA
RESET_N => DATA_OUT[12]~reg0.ENA
RESET_N => DATA_OUT[11]~reg0.ENA
RESET_N => DATA_OUT[10]~reg0.ENA
RESET_N => DATA_OUT[9]~reg0.ENA
RESET_N => DATA_OUT[8]~reg0.ENA
RESET_N => DATA_OUT[7]~reg0.ENA
RESET_N => DATA_OUT[6]~reg0.ENA
RESET_N => DATA_OUT[5]~reg0.ENA
RESET_N => DATA_OUT[4]~reg0.ENA
RESET_N => DATA_OUT[3]~reg0.ENA
RESET_N => DATA_OUT[2]~reg0.ENA
RESET_N => DATA_OUT[1]~reg0.ENA
DATA_IN[0] => SRAM_DQ[0]~reg0.DATAIN
DATA_IN[1] => SRAM_DQ[1]~reg0.DATAIN
DATA_IN[2] => SRAM_DQ[2]~reg0.DATAIN
DATA_IN[3] => SRAM_DQ[3]~reg0.DATAIN
DATA_IN[4] => SRAM_DQ[4]~reg0.DATAIN
DATA_IN[5] => SRAM_DQ[5]~reg0.DATAIN
DATA_IN[6] => SRAM_DQ[6]~reg0.DATAIN
DATA_IN[7] => SRAM_DQ[7]~reg0.DATAIN
DATA_IN[8] => SRAM_DQ[8]~reg0.DATAIN
DATA_IN[9] => SRAM_DQ[9]~reg0.DATAIN
DATA_IN[10] => SRAM_DQ[10]~reg0.DATAIN
DATA_IN[11] => SRAM_DQ[11]~reg0.DATAIN
DATA_IN[12] => SRAM_DQ[12]~reg0.DATAIN
DATA_IN[13] => SRAM_DQ[13]~reg0.DATAIN
DATA_IN[14] => SRAM_DQ[14]~reg0.DATAIN
DATA_IN[15] => SRAM_DQ[15]~reg0.DATAIN
DATA_OUT[0] <= DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] => SRAM_ADDR[0]~reg0.DATAIN
ADDR[1] => SRAM_ADDR[1]~reg0.DATAIN
ADDR[2] => SRAM_ADDR[2]~reg0.DATAIN
ADDR[3] => SRAM_ADDR[3]~reg0.DATAIN
ADDR[4] => SRAM_ADDR[4]~reg0.DATAIN
ADDR[5] => SRAM_ADDR[5]~reg0.DATAIN
ADDR[6] => SRAM_ADDR[6]~reg0.DATAIN
ADDR[7] => SRAM_ADDR[7]~reg0.DATAIN
ADDR[8] => SRAM_ADDR[8]~reg0.DATAIN
ADDR[9] => SRAM_ADDR[9]~reg0.DATAIN
ADDR[10] => SRAM_ADDR[10]~reg0.DATAIN
ADDR[11] => SRAM_ADDR[11]~reg0.DATAIN
ADDR[12] => SRAM_ADDR[12]~reg0.DATAIN
ADDR[13] => SRAM_ADDR[13]~reg0.DATAIN
ADDR[14] => SRAM_ADDR[14]~reg0.DATAIN
ADDR[15] => SRAM_ADDR[15]~reg0.DATAIN
ADDR[16] => SRAM_ADDR[16]~reg0.DATAIN
ADDR[17] => SRAM_ADDR[17]~reg0.DATAIN
ADDR[18] => SRAM_ADDR[18]~reg0.DATAIN
ADDR[19] => SRAM_ADDR[19]~reg0.DATAIN
ACTION => S_ACTION.OUTPUTSELECT
ACTION => SRAM_LB_N.OUTPUTSELECT
ACTION => SRAM_UB_N.OUTPUTSELECT
ACTION => SRAM_DQ[0]~en.DATAIN
ACTION => SRAM_DQ[1]~en.DATAIN
ACTION => SRAM_DQ[2]~en.DATAIN
ACTION => SRAM_DQ[3]~en.DATAIN
ACTION => SRAM_DQ[4]~en.DATAIN
ACTION => SRAM_DQ[5]~en.DATAIN
ACTION => SRAM_DQ[6]~en.DATAIN
ACTION => SRAM_DQ[7]~en.DATAIN
ACTION => SRAM_DQ[8]~en.DATAIN
ACTION => SRAM_DQ[9]~en.DATAIN
ACTION => SRAM_DQ[10]~en.DATAIN
ACTION => SRAM_DQ[11]~en.DATAIN
ACTION => SRAM_DQ[12]~en.DATAIN
ACTION => SRAM_DQ[13]~en.DATAIN
ACTION => SRAM_DQ[14]~en.DATAIN
ACTION => SRAM_DQ[15]~en.DATAIN
ACTION => S_ACTION.OUTPUTSELECT
ACTION => SRAM_LB_N.OUTPUTSELECT
ACTION => SRAM_UB_N.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
SRAM_ADDR[0] <= SRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= SRAM_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= SRAM_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[18] <= SRAM_ADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[19] <= SRAM_ADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_CE_N <= <GND>
SRAM_OE_N <= S_ACTION.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= S_ACTION.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= SRAM_UB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= SRAM_LB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


