/*
 * stm32f401xx.h
 *
 *  Created on: Jun 29, 2024
 *      Author: Daniel
 */

#ifndef INC_STM32F401XX_H_
#define INC_STM32F401XX_H_

/*
 * base addresses of Flash and SRAM memories
 */

#define FLASH_BASEADDR                  0x08000000U
#define SRAM1_BASEADDR                  0x20000000U
#define SRAM2_BASEADDR
#define ROM_BASEADDR                    0x1FFF0000U
#define SRAM                            SRAM1_BASEADDR

/*
 * AHBx and APBx Bus Peripheral base addresses
 */

#define PERIPH_BASEADDR                 0x40000000U
#define APB1PERIPH_BASEADDR             PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR             0x40010000U
#define AHB1PERIPH_BASEADDR             0x40020000U
#define AHB2PERIPH_BASEADDR             0x50000000U

/*
 * Base addresses of peripherals which are hanging on AHB1 bus
 * TODO: Complete for all other peripherals
 */

#define GPIOA_BASEADDR                  (AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR                  (AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR                  (AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR                  (AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR                  (AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOH_BASEADDR                  (AHB1PERIPH_BASEADDR + 0x1C00)

/*
 * Base addresses of peripherals which are hanging on APB1 bus
 * TODO: Complete for all other peripherals
 */

#define I2C1_BASEADDR                   (APB1PERIPH_BASEADDR + 0x5400)
#define I2C2_BASEADDR                   (APB1PERIPH_BASEADDR + 0x5800)
#define I2C3_BASEADDR                   (APB1PERIPH_BASEADDR + 0x5C00)

#define SPI2_BASEADDR                   (APB1PERIPH_BASEADDR + 0x3800)
#define SPI3_BASEADDR                   (APB1PERIPH_BASEADDR + 0x3C00)

#define USART2_BASEADDR                 (APB1PERIPH_BASEADDR + 0x4400)

/*
 * Base addresses of peripherals which are hanging on APB2 bus
 * TODO: Complete for all other peripherals
 */

#define SPI1_BASEADDR                   (APB2PERIPH_BASEADDR + 0x3000)
#define EXTI_BASEADDR                   (APB2PERIPH_BASEADDR + 0x3C00)
#define USART1_BASEADDR                 (APB2PERIPH_BASEADDR + 0x1000)
#define USART6_BASEADDR                 (APB2PERIPH_BASEADDR + 0x1400)
#define SYSCFG_BASEADDR                 (APB2PERIPH_BASEADDR + 0x3800)

#endif /* INC_STM32F401XX_H_ */
