#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Oct 11 17:31:16 2024
# Process ID: 23596
# Current directory: C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19132 C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.xpr
# Log file: C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/vivado.log
# Journal file: C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart\vivado.jou
# Running On        :Laptop-Santi
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16541 MB
# Swap memory       :6442 MB
# Total Virtual     :22983 MB
# Available Virtual :6085 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.xpr}
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 1624.746 ; gain = 498.680
update_compile_order -fileset sources_1
close [ open {C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v} w ]
add_files {{C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v}}
WARNING: [filemgmt 56-12] File 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v' cannot be added to the project because it already exists in the project, skipping this file
close [ open {C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/a.v} w ]
add_files {{C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/a.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/a.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/a.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top uart_tx [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
set_property top uart_tx_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | tx: x | tx_done_tick: 0
Time: 5000 | tx: 1 | tx_done_tick: 0
Sending 0xA5...
Time: 135000 | tx: 0 | tx_done_tick: 0
Time: 445000 | tx: 1 | tx_done_tick: 0
Time: 765000 | tx: 0 | tx_done_tick: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1739.305 ; gain = 48.969
run 10 us
Time: 1085000 | tx: 1 | tx_done_tick: 0
Time: 1405000 | tx: 0 | tx_done_tick: 0
Time: 2045000 | tx: 1 | tx_done_tick: 0
Time: 2365000 | tx: 0 | tx_done_tick: 0
Time: 2685000 | tx: 1 | tx_done_tick: 0
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_rx.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tx_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | tx: x | tx_done_tick: 0
Time: 5000 | tx: 1 | tx_done_tick: 0
Sending 0xA5...
Time: 135000 | tx: 0 | tx_done_tick: 0
Time: 445000 | tx: 1 | tx_done_tick: 0
Time: 765000 | tx: 0 | tx_done_tick: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1796.066 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | tx: x | tx_done_tick: 0
Time: 5000 | tx: 1 | tx_done_tick: 0
Time: 45000 | tx: 0 | tx_done_tick: 0
Time: 685000 | tx: 1 | tx_done_tick: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1796.066 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's_tick' is not permitted [C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
"xvlog --incr --relax -prj uart_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register s_tick is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s_tick is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s_tick is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v:66]
ERROR: [VRFC 10-8530] module 'uart_tx_tb' is ignored due to previous errors [C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_rx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_rate_generator
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | tx: x | tx_done_tick: 0
Time: 5000 | tx: 1 | tx_done_tick: 0
Sending 0xA5...
Time: 45000 | tx: 0 | tx_done_tick: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1796.066 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_rate_generator(CLOCK_TICK=1...
Compiling module xil_defaultlib.uart_tx(CLOCK_TICK=10)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | tx: x | tx_done_tick: 0
Time: 5000 | tx: 1 | tx_done_tick: 0
Sending 0xA5...
Time: 45000 | tx: 0 | tx_done_tick: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1796.066 ; gain = 0.000
run 10 us
Time: 1465000 | tx: 1 | tx_done_tick: 0
Time: 2905000 | tx: 0 | tx_done_tick: 0
Time: 4345000 | tx: 1 | tx_done_tick: 0
Time: 5785000 | tx: 0 | tx_done_tick: 0
Time: 8665000 | tx: 1 | tx_done_tick: 0
Time: 10105000 | tx: 0 | tx_done_tick: 0
run 10 us
Time: 11545000 | tx: 1 | tx_done_tick: 0
Transmission completed.
Time: 13865000 | tx: 1 | tx_done_tick: 1
Time: 13875000 | tx: 1 | tx_done_tick: 0
Sending 0x3C...
Time: 13925000 | tx: 0 | tx_done_tick: 0
Time: 18205000 | tx: 1 | tx_done_tick: 0
run 10 us
Time: 23965000 | tx: 0 | tx_done_tick: 0
Time: 26845000 | tx: 1 | tx_done_tick: 0
Time: 27725000 | tx: 1 | tx_done_tick: 1
Time: 27735000 | tx: 1 | tx_done_tick: 0
$finish called at time : 27825 ns : File "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v" Line 84
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.srcs\sim_1\new\uart_tx_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tx_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_rate_generator(CLOCK_TICK=1...
Compiling module xil_defaultlib.uart_tx(CLOCK_TICK=10)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | tx: x | tx_done_tick: 0
Time: 5000 | tx: 1 | tx_done_tick: 0
Sending 0xA5...
Time: 115000 | tx: 0 | tx_done_tick: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2804.516 ; gain = 0.000
run 10 us
Time: 1555000 | tx: 1 | tx_done_tick: 0
Time: 2995000 | tx: 0 | tx_done_tick: 0
Time: 4435000 | tx: 1 | tx_done_tick: 0
Time: 5875000 | tx: 0 | tx_done_tick: 0
Time: 8755000 | tx: 1 | tx_done_tick: 0
Time: 10195000 | tx: 0 | tx_done_tick: 0
run 10 us
Time: 11635000 | tx: 1 | tx_done_tick: 0
Transmission completed.
Time: 13955000 | tx: 1 | tx_done_tick: 1
Time: 13965000 | tx: 1 | tx_done_tick: 0
Sending 0x3C...
Time: 14065000 | tx: 0 | tx_done_tick: 0
Time: 18385000 | tx: 1 | tx_done_tick: 0
run 10 us
Time: 24145000 | tx: 0 | tx_done_tick: 0
Time: 27025000 | tx: 1 | tx_done_tick: 0
Time: 27905000 | tx: 1 | tx_done_tick: 1
Time: 27915000 | tx: 1 | tx_done_tick: 0
$finish called at time : 28005 ns : File "C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v" Line 85
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 11 18:57:51 2024...
