######################################################################

# Created by Genus(TM) Synthesis Solution 19.15-s090_1 on Mon Oct 30 11:00:55 PDT 2023

# This file contains the RC script for design:fir

######################################################################

set_db -quiet design_mode_process 170.0
set_db -quiet phys_assume_met_fill 0.0
set_db -quiet map_placed_for_hum false
set_db -quiet phys_use_invs_extraction true
set_db -quiet phys_route_time_out 120.0
set_db -quiet capacitance_per_unit_length_mmmc {}
set_db -quiet resistance_per_unit_length_mmmc {}
set_db -quiet lp_insert_clock_gating true
set_db -quiet runtime_by_stage {{PBS_Generic-Start 0 6 0.0 5.0} {to_generic 0 6 0 5} {first_condense 0 6 0 5} {PBS_Generic_Opt-Post 0 6 0.971177 5.971177} {{PBS_Generic-Postgen HBO Optimizations} 0 6 0.0 5.971177} {PBS_TechMap-Start 0 7 0.0 5.971177} {{PBS_TechMap-Premap HBO Optimizations} 0 7 0.0 5.971177} {second_condense 0 7 0 6} {reify 0 7 0 6} {global_incr_map 0 7 0 6} {{PBS_Techmap-Global Mapping} 0 7 -0.07141899999999968 5.899758} {{PBS_TechMap-Datapath Postmap Operations} 1 8 1.0 6.899758} {{PBS_TechMap-Postmap HBO Optimizations} 0 8 -0.00016499999999997073 6.899593} {{PBS_TechMap-Postmap Clock Gating} 0 8 0.0 6.899593} {{PBS_TechMap-Postmap Cleanup} 0 8 0.0 6.899593} {PBS_Techmap-Post_MBCI 0 8 0.0 6.899593}}
set_db -quiet hdl_error_on_blackbox true
set_db -quiet tinfo_tstamp_file .rs_eecs151-aeq.tstamp
set_db -quiet metric_enable true
set_db -quiet max_cpus_per_server 4
set_db -quiet lp_clock_gating_prefix CLKGATE
set_db -quiet lp_insert_clock_gating_incremental true
set_db -quiet lp_clock_gating_register_aware true
set_db -quiet use_area_from_lef true
set_db -quiet flow_metrics_snapshot_uuid 2d5f29a4-c7c4-4bb7-963d-c2d95d663c9b
set_db -quiet read_qrc_tech_file_rc_corner true
set_db -quiet auto_ungroup none
set_db -quiet use_tiehilo_for_const duplicate
if {[vfind design:fir -mode ss_100C_1v60.setup_view] eq ""} {
 create_mode -name ss_100C_1v60.setup_view -design design:fir 
}
set_db -quiet phys_use_segment_parasitics true
set_db -quiet probabilistic_extraction true
set_db -quiet ple_correlation_factors {1.9000 2.0000}
set_db -quiet maximum_interval_of_vias inf
set_db -quiet layer_aware_buffer true
set_db -quiet ple_mode global
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_1 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_16 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_2 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_4 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_8 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_1 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_16 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_2 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_4 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_8 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso0n_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso0p_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso1n_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso1p_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputisolatch_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_16 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_2 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_4 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_8 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .level_shifter_direction bidir
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .level_shifter_direction bidir
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .level_shifter_direction bidir
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__probe_p_8 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__probec_p_8 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfbbn_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfbbn_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfbbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrbp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtn_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtp_4 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfsbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfsbp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfstp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfstp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfstp_4 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxbp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxtp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxtp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxtp_4 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00/sky130_ef_io__gpiov2_pad_wrapped .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vccd_lvc_clamped3_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vccd_lvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vdda_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vddio_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vssa_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00/sky130_ef_io__vssd_lvc_clamped3_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00/sky130_ef_io__vssd_lvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vssio_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00/sky130_fd_io__top_gpiov2 .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00/sky130_fd_io__top_ground_hvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00/sky130_fd_io__top_ground_lvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00/sky130_fd_io__top_power_hvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00/sky130_fd_io__top_power_lvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00/sky130_fd_io__top_xres4v2 .is_macro_cell true
set_db -quiet library_domain:ss_100C_1v60.setup_cond .wireload_selection none
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/ss_100C_1v60 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00/ss_ss_1p60v_x_3p00v_100C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00/max_io_ind .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00/max_io_ind .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00/ss_ss_1p60v_x_3p00v_100C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00/max_io_ind .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00/ss_ss_1p60v_x_3p00v_100C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w32/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w32/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w32/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w32/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w32/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w32/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_2048x32m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_2048x32m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x32m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x32m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x4m4w2/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x4m4w2/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_256x32m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_256x32m4w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x8m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x8m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x24m4w24/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x24m4w24/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x64m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x64m4w8/_nominal_ .tree_type balanced_tree
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name clk -mode mode:fir/ss_100C_1v60.setup_view -domain domain_1 -period 5000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:fir port:fir/clk
set_db -quiet clock:fir/ss_100C_1v60.setup_view/clk .clock_setup_uncertainty {1000.0 1000.0}
set_db -quiet clock:fir/ss_100C_1v60.setup_view/clk .clock_hold_uncertainty {1000.0 1000.0}
define_cost_group -design design:fir -name clk
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:fir/ss_100C_1v60.setup_view/clk -name create_clock_delay_domain_1_clk_R_0 port:fir/clk
set_db -quiet external_delay:fir/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clk_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:fir/ss_100C_1v60.setup_view/clk -edge_fall -name create_clock_delay_domain_1_clk_F_0 port:fir/clk
set_db -quiet external_delay:fir/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clk_F_0 .clock_network_latency_included true
path_group -paths [specify_paths -mode mode:fir/ss_100C_1v60.setup_view -to clock:fir/ss_100C_1v60.setup_view/clk]  -name clk -group cost_group:fir/clk -user_priority -1047552
path_disable -paths [specify_paths -lenient -mode mode:fir/ss_100C_1v60.setup_view -to clock:fir/ss_100C_1v60.setup_view/clk]  -name set_clock_groups_exception_clock_constraints_fr_line_10 -user_priority -885760
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .sdc_filename_linenumber {{/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/clock_constraints_fragment.sdc 10}}
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .skip_in_write_sdc true
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .asynchronous true
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .scg_one_group true
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .scg_id 1
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .scg_name clock_groups_clk_to_others
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .unused true
path_disable -paths [specify_paths -lenient -mode mode:fir/ss_100C_1v60.setup_view -from clock:fir/ss_100C_1v60.setup_view/clk]  -name set_clock_groups_exception_clock_constraints_fr_line_10_1 -user_priority -886784
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .sdc_filename_linenumber {{/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/clock_constraints_fragment.sdc 10}}
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .skip_in_write_sdc true
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .asynchronous true
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .scg_one_group true
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .from_corresponds_to_group_option true
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .scg_id 1
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .scg_name clock_groups_clk_to_others
set_db -quiet exception:fir/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .unused true
# BEGIN DFT SECTION
set_db -quiet dft_scan_style muxed_scan
set_db -quiet dft_scanbit_waveform_analysis false
# END DFT SECTION
set_db -quiet design:fir .seq_reason_deleted_internal {}
set_db -quiet design:fir .qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 2029} {cell_count 185} {utilization  0.00} {runtime 0 6 0 5} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 1623} {cell_count 134} {utilization  0.00} {runtime 0 6 0 5} }{second_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 1623} {cell_count 134} {utilization  0.00} {runtime 0 7 0 6} }{reify {wns 2789} {tns 0} {vep 0} {area 1174} {cell_count 78} {utilization  0.00} {runtime 0 7 0 6} }{global_incr_map {wns 2835} {tns 0} {vep 0} {area 1129} {cell_count 85} {utilization  0.00} {runtime 0 7 0 6} }}
set_db -quiet design:fir .seq_mbci_coverage 0.0
set_db -quiet design:fir .hdl_user_name fir
set_db -quiet design:fir .hdl_filelist {{default -sv {SYNTHESIS} {/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/src/fir.v /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/src/EECS151.v /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/src/addertree.v} {} {}}}
set_db -quiet design:fir .verification_directory fv/fir
set_db -quiet design:fir .lp_clock_gating_min_flops 3
set_db -quiet design:fir .lp_clock_gating_max_flops inf
set_db -quiet port:fir/clk .original_name clk
set_db -quiet port:fir/rst .original_name rst
set_db -quiet {port:fir/In[3]} .original_name {In[3]}
set_db -quiet {port:fir/In[2]} .original_name {In[2]}
set_db -quiet {port:fir/In[1]} .original_name {In[1]}
set_db -quiet {port:fir/In[0]} .original_name {In[0]}
set_db -quiet {port:fir/Out[15]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[15]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[15]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[15]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[15]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[15]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[15]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[15]} .original_name {Out[15]}
set_db -quiet {port:fir/Out[15]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[14]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[14]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[14]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[14]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[14]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[14]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[14]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[14]} .original_name {Out[14]}
set_db -quiet {port:fir/Out[14]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[13]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[13]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[13]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[13]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[13]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[13]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[13]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[13]} .original_name {Out[13]}
set_db -quiet {port:fir/Out[13]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[12]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[12]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[12]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[12]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[12]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[12]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[12]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[12]} .original_name {Out[12]}
set_db -quiet {port:fir/Out[12]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[11]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[11]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[11]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[11]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[11]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[11]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[11]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[11]} .original_name {Out[11]}
set_db -quiet {port:fir/Out[11]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[10]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[10]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[10]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[10]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[10]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[10]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[10]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[10]} .original_name {Out[10]}
set_db -quiet {port:fir/Out[10]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[9]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[9]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[9]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[9]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[9]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[9]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[9]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[9]} .original_name {Out[9]}
set_db -quiet {port:fir/Out[9]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[8]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[8]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[8]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[8]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[8]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[8]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[8]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[8]} .original_name {Out[8]}
set_db -quiet {port:fir/Out[8]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[7]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[7]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[7]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[7]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[7]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[7]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[7]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[7]} .original_name {Out[7]}
set_db -quiet {port:fir/Out[7]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[6]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[6]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[6]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[6]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[6]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[6]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[6]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[6]} .original_name {Out[6]}
set_db -quiet {port:fir/Out[6]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[5]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[5]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[5]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[5]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[5]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[5]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[5]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[5]} .original_name {Out[5]}
set_db -quiet {port:fir/Out[5]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[4]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[4]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[4]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[4]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[4]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[4]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[4]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[4]} .original_name {Out[4]}
set_db -quiet {port:fir/Out[4]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[3]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[3]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[3]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[3]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[3]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[3]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[3]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[3]} .original_name {Out[3]}
set_db -quiet {port:fir/Out[3]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[2]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[2]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[2]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[2]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[2]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[2]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[2]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[2]} .original_name {Out[2]}
set_db -quiet {port:fir/Out[2]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[1]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[1]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[1]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[1]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[1]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[1]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[1]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[1]} .original_name {Out[1]}
set_db -quiet {port:fir/Out[1]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:fir/Out[0]} .external_pin_cap_min 1000.0
set_db -quiet {port:fir/Out[0]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:fir/Out[0]} .external_capacitance_min 1000.0
set_db -quiet {port:fir/Out[0]} .external_pin_cap_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[0]} .external_capacitance_min_by_mode {{mode:fir/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:fir/Out[0]} .external_pin_cap_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[0]} .external_capacitance_max_by_mode {{mode:fir/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:fir/Out[0]} .original_name {Out[0]}
set_db -quiet {port:fir/Out[0]} .external_pin_cap {1000.0 1000.0}
set_db -quiet module:fir/addertree_NUM_INPUT_BITS4_NUM_OUTPUT_BITS16 .hdl_user_name addertree
set_db -quiet module:fir/addertree_NUM_INPUT_BITS4_NUM_OUTPUT_BITS16 .hdl_filelist {{default -sv {SYNTHESIS} {/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/src/addertree.v} {} {}}}
set_db -quiet module:fir/addertree_NUM_INPUT_BITS4_NUM_OUTPUT_BITS16 .lp_clock_gating_min_flops 3
set_db -quiet module:fir/addertree_NUM_INPUT_BITS4_NUM_OUTPUT_BITS16 .lp_clock_gating_max_flops inf
set_db -quiet module:fir/REGISTER_R_N4 .hdl_user_name REGISTER_R
set_db -quiet module:fir/REGISTER_R_N4 .hdl_filelist {{default -sv {SYNTHESIS} {/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/src/EECS151.v} {} {}}}
set_db -quiet module:fir/REGISTER_R_N4 .lp_clock_gating_min_flops 3
set_db -quiet module:fir/REGISTER_R_N4 .lp_clock_gating_max_flops inf
set_db -quiet {inst:fir/delay_step0/q_reg[3]} .original_name {{delay_step0/q[3]}}
set_db -quiet {inst:fir/delay_step0/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step0/q_reg[3]} .single_bit_orig_name {delay_step0/q[3]}
set_db -quiet {inst:fir/delay_step0/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step0/q_reg[3]/Q} .original_name {delay_step0/q[3]/q}
set_db -quiet {inst:fir/delay_step0/q_reg[2]} .original_name {{delay_step0/q[2]}}
set_db -quiet {inst:fir/delay_step0/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step0/q_reg[2]} .single_bit_orig_name {delay_step0/q[2]}
set_db -quiet {inst:fir/delay_step0/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step0/q_reg[2]/Q} .original_name {delay_step0/q[2]/q}
set_db -quiet {inst:fir/delay_step0/q_reg[0]} .original_name {{delay_step0/q[0]}}
set_db -quiet {inst:fir/delay_step0/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step0/q_reg[0]} .single_bit_orig_name {delay_step0/q[0]}
set_db -quiet {inst:fir/delay_step0/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step0/q_reg[0]/Q} .original_name {delay_step0/q[0]/q}
set_db -quiet {inst:fir/delay_step0/q_reg[1]} .original_name {{delay_step0/q[1]}}
set_db -quiet {inst:fir/delay_step0/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step0/q_reg[1]} .single_bit_orig_name {delay_step0/q[1]}
set_db -quiet {inst:fir/delay_step0/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step0/q_reg[1]/Q} .original_name {delay_step0/q[1]/q}
set_db -quiet module:fir/REGISTER_R_N4_12 .hdl_user_name REGISTER_R
set_db -quiet module:fir/REGISTER_R_N4_12 .hdl_filelist {{default -sv {SYNTHESIS} {/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/src/EECS151.v} {} {}}}
set_db -quiet module:fir/REGISTER_R_N4_12 .lp_clock_gating_min_flops 3
set_db -quiet module:fir/REGISTER_R_N4_12 .lp_clock_gating_max_flops inf
set_db -quiet {inst:fir/delay_step1/q_reg[3]} .original_name {{delay_step1/q[3]}}
set_db -quiet {inst:fir/delay_step1/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step1/q_reg[3]} .single_bit_orig_name {delay_step1/q[3]}
set_db -quiet {inst:fir/delay_step1/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step1/q_reg[3]/Q} .original_name {delay_step1/q[3]/q}
set_db -quiet {inst:fir/delay_step1/q_reg[2]} .original_name {{delay_step1/q[2]}}
set_db -quiet {inst:fir/delay_step1/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step1/q_reg[2]} .single_bit_orig_name {delay_step1/q[2]}
set_db -quiet {inst:fir/delay_step1/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step1/q_reg[2]/Q} .original_name {delay_step1/q[2]/q}
set_db -quiet {inst:fir/delay_step1/q_reg[0]} .original_name {{delay_step1/q[0]}}
set_db -quiet {inst:fir/delay_step1/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step1/q_reg[0]} .single_bit_orig_name {delay_step1/q[0]}
set_db -quiet {inst:fir/delay_step1/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step1/q_reg[0]/Q} .original_name {delay_step1/q[0]/q}
set_db -quiet {inst:fir/delay_step1/q_reg[1]} .original_name {{delay_step1/q[1]}}
set_db -quiet {inst:fir/delay_step1/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step1/q_reg[1]} .single_bit_orig_name {delay_step1/q[1]}
set_db -quiet {inst:fir/delay_step1/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step1/q_reg[1]/Q} .original_name {delay_step1/q[1]/q}
set_db -quiet module:fir/REGISTER_R_N4_11 .hdl_user_name REGISTER_R
set_db -quiet module:fir/REGISTER_R_N4_11 .hdl_filelist {{default -sv {SYNTHESIS} {/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/src/EECS151.v} {} {}}}
set_db -quiet module:fir/REGISTER_R_N4_11 .lp_clock_gating_min_flops 3
set_db -quiet module:fir/REGISTER_R_N4_11 .lp_clock_gating_max_flops inf
set_db -quiet {inst:fir/delay_step2/q_reg[3]} .original_name {{delay_step2/q[3]}}
set_db -quiet {inst:fir/delay_step2/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step2/q_reg[3]} .single_bit_orig_name {delay_step2/q[3]}
set_db -quiet {inst:fir/delay_step2/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step2/q_reg[3]/Q} .original_name {delay_step2/q[3]/q}
set_db -quiet {inst:fir/delay_step2/q_reg[2]} .original_name {{delay_step2/q[2]}}
set_db -quiet {inst:fir/delay_step2/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step2/q_reg[2]} .single_bit_orig_name {delay_step2/q[2]}
set_db -quiet {inst:fir/delay_step2/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step2/q_reg[2]/Q} .original_name {delay_step2/q[2]/q}
set_db -quiet {inst:fir/delay_step2/q_reg[0]} .original_name {{delay_step2/q[0]}}
set_db -quiet {inst:fir/delay_step2/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step2/q_reg[0]} .single_bit_orig_name {delay_step2/q[0]}
set_db -quiet {inst:fir/delay_step2/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step2/q_reg[0]/Q} .original_name {delay_step2/q[0]/q}
set_db -quiet {inst:fir/delay_step2/q_reg[1]} .original_name {{delay_step2/q[1]}}
set_db -quiet {inst:fir/delay_step2/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step2/q_reg[1]} .single_bit_orig_name {delay_step2/q[1]}
set_db -quiet {inst:fir/delay_step2/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step2/q_reg[1]/Q} .original_name {delay_step2/q[1]/q}
set_db -quiet module:fir/REGISTER_R_N4_10 .hdl_user_name REGISTER_R
set_db -quiet module:fir/REGISTER_R_N4_10 .hdl_filelist {{default -sv {SYNTHESIS} {/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/src/EECS151.v} {} {}}}
set_db -quiet module:fir/REGISTER_R_N4_10 .lp_clock_gating_min_flops 3
set_db -quiet module:fir/REGISTER_R_N4_10 .lp_clock_gating_max_flops inf
set_db -quiet {inst:fir/delay_step3/q_reg[3]} .original_name {{delay_step3/q[3]}}
set_db -quiet {inst:fir/delay_step3/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step3/q_reg[3]} .single_bit_orig_name {delay_step3/q[3]}
set_db -quiet {inst:fir/delay_step3/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step3/q_reg[3]/Q} .original_name {delay_step3/q[3]/q}
set_db -quiet {inst:fir/delay_step3/q_reg[2]} .original_name {{delay_step3/q[2]}}
set_db -quiet {inst:fir/delay_step3/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step3/q_reg[2]} .single_bit_orig_name {delay_step3/q[2]}
set_db -quiet {inst:fir/delay_step3/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step3/q_reg[2]/Q} .original_name {delay_step3/q[2]/q}
set_db -quiet {inst:fir/delay_step3/q_reg[0]} .original_name {{delay_step3/q[0]}}
set_db -quiet {inst:fir/delay_step3/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step3/q_reg[0]} .single_bit_orig_name {delay_step3/q[0]}
set_db -quiet {inst:fir/delay_step3/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step3/q_reg[0]/Q} .original_name {delay_step3/q[0]/q}
set_db -quiet {inst:fir/delay_step3/q_reg[1]} .original_name {{delay_step3/q[1]}}
set_db -quiet {inst:fir/delay_step3/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step3/q_reg[1]} .single_bit_orig_name {delay_step3/q[1]}
set_db -quiet {inst:fir/delay_step3/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step3/q_reg[1]/Q} .original_name {delay_step3/q[1]/q}
set_db -quiet module:fir/REGISTER_R_N4_9 .hdl_user_name REGISTER_R
set_db -quiet module:fir/REGISTER_R_N4_9 .hdl_filelist {{default -sv {SYNTHESIS} {/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/src/EECS151.v} {} {}}}
set_db -quiet module:fir/REGISTER_R_N4_9 .lp_clock_gating_min_flops 3
set_db -quiet module:fir/REGISTER_R_N4_9 .lp_clock_gating_max_flops inf
set_db -quiet {inst:fir/delay_step4/q_reg[3]} .original_name {{delay_step4/q[3]}}
set_db -quiet {inst:fir/delay_step4/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step4/q_reg[3]} .single_bit_orig_name {delay_step4/q[3]}
set_db -quiet {inst:fir/delay_step4/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step4/q_reg[3]/Q} .original_name {delay_step4/q[3]/q}
set_db -quiet {inst:fir/delay_step4/q_reg[2]} .original_name {{delay_step4/q[2]}}
set_db -quiet {inst:fir/delay_step4/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step4/q_reg[2]} .single_bit_orig_name {delay_step4/q[2]}
set_db -quiet {inst:fir/delay_step4/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step4/q_reg[2]/Q} .original_name {delay_step4/q[2]/q}
set_db -quiet {inst:fir/delay_step4/q_reg[0]} .original_name {{delay_step4/q[0]}}
set_db -quiet {inst:fir/delay_step4/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step4/q_reg[0]} .single_bit_orig_name {delay_step4/q[0]}
set_db -quiet {inst:fir/delay_step4/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step4/q_reg[0]/Q} .original_name {delay_step4/q[0]/q}
set_db -quiet {inst:fir/delay_step4/q_reg[1]} .original_name {{delay_step4/q[1]}}
set_db -quiet {inst:fir/delay_step4/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:fir/delay_step4/q_reg[1]} .single_bit_orig_name {delay_step4/q[1]}
set_db -quiet {inst:fir/delay_step4/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:fir/delay_step4/q_reg[1]/Q} .original_name {delay_step4/q[1]/q}
# BEGIN PMBIST SECTION
# END PMBIST SECTION
# BEGIN PHYSICAL ANNOTATION SECTION
# END PHYSICAL ANNOTATION SECTION
set_db -quiet source_verbose true
#############################################################
#####   FLOW WRITE   ########################################
##
## Written by Genus(TM) Synthesis Solution version 19.15-s090_1
## flowkit v19.10-s018_1
## Written on 11:00:55 30-Oct 2023
#############################################################
#####   Flow Definitions   ##################################

#############################################################
#####   Step Definitions   ##################################


#############################################################
#####   Attribute Definitions   #############################

if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}


#############################################################
#####   Flow History   ######################################

if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
if {[is_attribute flow_current -obj_type root]} {set_db flow_current {}}
if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
if {[is_attribute flow_metrics_file -obj_type root]} {set_db flow_metrics_file {}}
if {[is_attribute flow_metrics_snapshot_parent_uuid -obj_type root]} {set_db flow_metrics_snapshot_parent_uuid {}}
if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid 2d5f29a4-c7c4-4bb7-963d-c2d95d663c9b}
if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
if {[is_attribute flow_status_file -obj_type root]} {set_db flow_status_file {}}
if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}

#############################################################
#####   User Defined Attributes   ###########################

