
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cp_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402840 <.init>:
  402840:	stp	x29, x30, [sp, #-16]!
  402844:	mov	x29, sp
  402848:	bl	403794 <__fxstatat@plt+0x724>
  40284c:	ldp	x29, x30, [sp], #16
  402850:	ret

Disassembly of section .plt:

0000000000402860 <mbrtowc@plt-0x20>:
  402860:	stp	x16, x30, [sp, #-16]!
  402864:	adrp	x16, 425000 <__fxstatat@plt+0x21f90>
  402868:	ldr	x17, [x16, #4088]
  40286c:	add	x16, x16, #0xff8
  402870:	br	x17
  402874:	nop
  402878:	nop
  40287c:	nop

0000000000402880 <mbrtowc@plt>:
  402880:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402884:	ldr	x17, [x16]
  402888:	add	x16, x16, #0x0
  40288c:	br	x17

0000000000402890 <memcpy@plt>:
  402890:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402894:	ldr	x17, [x16, #8]
  402898:	add	x16, x16, #0x8
  40289c:	br	x17

00000000004028a0 <_exit@plt>:
  4028a0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4028a4:	ldr	x17, [x16, #16]
  4028a8:	add	x16, x16, #0x10
  4028ac:	br	x17

00000000004028b0 <strlen@plt>:
  4028b0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4028b4:	ldr	x17, [x16, #24]
  4028b8:	add	x16, x16, #0x18
  4028bc:	br	x17

00000000004028c0 <fputs@plt>:
  4028c0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4028c4:	ldr	x17, [x16, #32]
  4028c8:	add	x16, x16, #0x20
  4028cc:	br	x17

00000000004028d0 <acl_set_fd@plt>:
  4028d0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4028d4:	ldr	x17, [x16, #40]
  4028d8:	add	x16, x16, #0x28
  4028dc:	br	x17

00000000004028e0 <exit@plt>:
  4028e0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4028e4:	ldr	x17, [x16, #48]
  4028e8:	add	x16, x16, #0x30
  4028ec:	br	x17

00000000004028f0 <error@plt>:
  4028f0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4028f4:	ldr	x17, [x16, #56]
  4028f8:	add	x16, x16, #0x38
  4028fc:	br	x17

0000000000402900 <rpmatch@plt>:
  402900:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402904:	ldr	x17, [x16, #64]
  402908:	add	x16, x16, #0x40
  40290c:	br	x17

0000000000402910 <acl_entries@plt>:
  402910:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402914:	ldr	x17, [x16, #72]
  402918:	add	x16, x16, #0x48
  40291c:	br	x17

0000000000402920 <geteuid@plt>:
  402920:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402924:	ldr	x17, [x16, #80]
  402928:	add	x16, x16, #0x50
  40292c:	br	x17

0000000000402930 <__xmknod@plt>:
  402930:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402934:	ldr	x17, [x16, #88]
  402938:	add	x16, x16, #0x58
  40293c:	br	x17

0000000000402940 <linkat@plt>:
  402940:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402944:	ldr	x17, [x16, #96]
  402948:	add	x16, x16, #0x60
  40294c:	br	x17

0000000000402950 <readlink@plt>:
  402950:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402954:	ldr	x17, [x16, #104]
  402958:	add	x16, x16, #0x68
  40295c:	br	x17

0000000000402960 <ferror_unlocked@plt>:
  402960:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402964:	ldr	x17, [x16, #112]
  402968:	add	x16, x16, #0x70
  40296c:	br	x17

0000000000402970 <getuid@plt>:
  402970:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402974:	ldr	x17, [x16, #120]
  402978:	add	x16, x16, #0x78
  40297c:	br	x17

0000000000402980 <opendir@plt>:
  402980:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402984:	ldr	x17, [x16, #128]
  402988:	add	x16, x16, #0x80
  40298c:	br	x17

0000000000402990 <__cxa_atexit@plt>:
  402990:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402994:	ldr	x17, [x16, #136]
  402998:	add	x16, x16, #0x88
  40299c:	br	x17

00000000004029a0 <unlinkat@plt>:
  4029a0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4029a4:	ldr	x17, [x16, #144]
  4029a8:	add	x16, x16, #0x90
  4029ac:	br	x17

00000000004029b0 <clock_gettime@plt>:
  4029b0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4029b4:	ldr	x17, [x16, #152]
  4029b8:	add	x16, x16, #0x98
  4029bc:	br	x17

00000000004029c0 <qsort@plt>:
  4029c0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4029c4:	ldr	x17, [x16, #160]
  4029c8:	add	x16, x16, #0xa0
  4029cc:	br	x17

00000000004029d0 <setvbuf@plt>:
  4029d0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4029d4:	ldr	x17, [x16, #168]
  4029d8:	add	x16, x16, #0xa8
  4029dc:	br	x17

00000000004029e0 <pathconf@plt>:
  4029e0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4029e4:	ldr	x17, [x16, #176]
  4029e8:	add	x16, x16, #0xb0
  4029ec:	br	x17

00000000004029f0 <euidaccess@plt>:
  4029f0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  4029f4:	ldr	x17, [x16, #184]
  4029f8:	add	x16, x16, #0xb8
  4029fc:	br	x17

0000000000402a00 <lseek@plt>:
  402a00:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a04:	ldr	x17, [x16, #192]
  402a08:	add	x16, x16, #0xc0
  402a0c:	br	x17

0000000000402a10 <mkfifo@plt>:
  402a10:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a14:	ldr	x17, [x16, #200]
  402a18:	add	x16, x16, #0xc8
  402a1c:	br	x17

0000000000402a20 <__fpending@plt>:
  402a20:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a24:	ldr	x17, [x16, #208]
  402a28:	add	x16, x16, #0xd0
  402a2c:	br	x17

0000000000402a30 <stpcpy@plt>:
  402a30:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a34:	ldr	x17, [x16, #216]
  402a38:	add	x16, x16, #0xd8
  402a3c:	br	x17

0000000000402a40 <fileno@plt>:
  402a40:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a44:	ldr	x17, [x16, #224]
  402a48:	add	x16, x16, #0xe0
  402a4c:	br	x17

0000000000402a50 <putc_unlocked@plt>:
  402a50:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a54:	ldr	x17, [x16, #232]
  402a58:	add	x16, x16, #0xe8
  402a5c:	br	x17

0000000000402a60 <acl_delete_def_file@plt>:
  402a60:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a64:	ldr	x17, [x16, #240]
  402a68:	add	x16, x16, #0xf0
  402a6c:	br	x17

0000000000402a70 <fclose@plt>:
  402a70:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a74:	ldr	x17, [x16, #248]
  402a78:	add	x16, x16, #0xf8
  402a7c:	br	x17

0000000000402a80 <getpid@plt>:
  402a80:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a84:	ldr	x17, [x16, #256]
  402a88:	add	x16, x16, #0x100
  402a8c:	br	x17

0000000000402a90 <nl_langinfo@plt>:
  402a90:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402a94:	ldr	x17, [x16, #264]
  402a98:	add	x16, x16, #0x108
  402a9c:	br	x17

0000000000402aa0 <fopen@plt>:
  402aa0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402aa4:	ldr	x17, [x16, #272]
  402aa8:	add	x16, x16, #0x110
  402aac:	br	x17

0000000000402ab0 <malloc@plt>:
  402ab0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ab4:	ldr	x17, [x16, #280]
  402ab8:	add	x16, x16, #0x118
  402abc:	br	x17

0000000000402ac0 <futimesat@plt>:
  402ac0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ac4:	ldr	x17, [x16, #288]
  402ac8:	add	x16, x16, #0x120
  402acc:	br	x17

0000000000402ad0 <chmod@plt>:
  402ad0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ad4:	ldr	x17, [x16, #296]
  402ad8:	add	x16, x16, #0x128
  402adc:	br	x17

0000000000402ae0 <open@plt>:
  402ae0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ae4:	ldr	x17, [x16, #304]
  402ae8:	add	x16, x16, #0x130
  402aec:	br	x17

0000000000402af0 <__vasprintf_chk@plt>:
  402af0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402af4:	ldr	x17, [x16, #312]
  402af8:	add	x16, x16, #0x138
  402afc:	br	x17

0000000000402b00 <getppid@plt>:
  402b00:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b04:	ldr	x17, [x16, #320]
  402b08:	add	x16, x16, #0x140
  402b0c:	br	x17

0000000000402b10 <futimens@plt>:
  402b10:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b14:	ldr	x17, [x16, #328]
  402b18:	add	x16, x16, #0x148
  402b1c:	br	x17

0000000000402b20 <strncmp@plt>:
  402b20:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b24:	ldr	x17, [x16, #336]
  402b28:	add	x16, x16, #0x150
  402b2c:	br	x17

0000000000402b30 <bindtextdomain@plt>:
  402b30:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b34:	ldr	x17, [x16, #344]
  402b38:	add	x16, x16, #0x158
  402b3c:	br	x17

0000000000402b40 <__libc_start_main@plt>:
  402b40:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b44:	ldr	x17, [x16, #352]
  402b48:	add	x16, x16, #0x160
  402b4c:	br	x17

0000000000402b50 <__printf_chk@plt>:
  402b50:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b54:	ldr	x17, [x16, #360]
  402b58:	add	x16, x16, #0x168
  402b5c:	br	x17

0000000000402b60 <acl_get_tag_type@plt>:
  402b60:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b64:	ldr	x17, [x16, #368]
  402b68:	add	x16, x16, #0x170
  402b6c:	br	x17

0000000000402b70 <memset@plt>:
  402b70:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b74:	ldr	x17, [x16, #376]
  402b78:	add	x16, x16, #0x178
  402b7c:	br	x17

0000000000402b80 <fdopen@plt>:
  402b80:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b84:	ldr	x17, [x16, #384]
  402b88:	add	x16, x16, #0x180
  402b8c:	br	x17

0000000000402b90 <gettimeofday@plt>:
  402b90:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402b94:	ldr	x17, [x16, #392]
  402b98:	add	x16, x16, #0x188
  402b9c:	br	x17

0000000000402ba0 <fchmod@plt>:
  402ba0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ba4:	ldr	x17, [x16, #400]
  402ba8:	add	x16, x16, #0x190
  402bac:	br	x17

0000000000402bb0 <putchar_unlocked@plt>:
  402bb0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402bb4:	ldr	x17, [x16, #408]
  402bb8:	add	x16, x16, #0x198
  402bbc:	br	x17

0000000000402bc0 <calloc@plt>:
  402bc0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402bc4:	ldr	x17, [x16, #416]
  402bc8:	add	x16, x16, #0x1a0
  402bcc:	br	x17

0000000000402bd0 <readdir@plt>:
  402bd0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402bd4:	ldr	x17, [x16, #424]
  402bd8:	add	x16, x16, #0x1a8
  402bdc:	br	x17

0000000000402be0 <realloc@plt>:
  402be0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402be4:	ldr	x17, [x16, #432]
  402be8:	add	x16, x16, #0x1b0
  402bec:	br	x17

0000000000402bf0 <acl_set_file@plt>:
  402bf0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402bf4:	ldr	x17, [x16, #440]
  402bf8:	add	x16, x16, #0x1b8
  402bfc:	br	x17

0000000000402c00 <getpagesize@plt>:
  402c00:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c04:	ldr	x17, [x16, #448]
  402c08:	add	x16, x16, #0x1c0
  402c0c:	br	x17

0000000000402c10 <acl_from_mode@plt>:
  402c10:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c14:	ldr	x17, [x16, #456]
  402c18:	add	x16, x16, #0x1c8
  402c1c:	br	x17

0000000000402c20 <acl_get_fd@plt>:
  402c20:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c24:	ldr	x17, [x16, #464]
  402c28:	add	x16, x16, #0x1d0
  402c2c:	br	x17

0000000000402c30 <closedir@plt>:
  402c30:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c34:	ldr	x17, [x16, #472]
  402c38:	add	x16, x16, #0x1d8
  402c3c:	br	x17

0000000000402c40 <close@plt>:
  402c40:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c44:	ldr	x17, [x16, #480]
  402c48:	add	x16, x16, #0x1e0
  402c4c:	br	x17

0000000000402c50 <strrchr@plt>:
  402c50:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c54:	ldr	x17, [x16, #488]
  402c58:	add	x16, x16, #0x1e8
  402c5c:	br	x17

0000000000402c60 <__gmon_start__@plt>:
  402c60:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c64:	ldr	x17, [x16, #496]
  402c68:	add	x16, x16, #0x1f0
  402c6c:	br	x17

0000000000402c70 <fdopendir@plt>:
  402c70:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c74:	ldr	x17, [x16, #504]
  402c78:	add	x16, x16, #0x1f8
  402c7c:	br	x17

0000000000402c80 <write@plt>:
  402c80:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c84:	ldr	x17, [x16, #512]
  402c88:	add	x16, x16, #0x200
  402c8c:	br	x17

0000000000402c90 <abort@plt>:
  402c90:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402c94:	ldr	x17, [x16, #520]
  402c98:	add	x16, x16, #0x208
  402c9c:	br	x17

0000000000402ca0 <posix_fadvise@plt>:
  402ca0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ca4:	ldr	x17, [x16, #528]
  402ca8:	add	x16, x16, #0x210
  402cac:	br	x17

0000000000402cb0 <mbsinit@plt>:
  402cb0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402cb4:	ldr	x17, [x16, #536]
  402cb8:	add	x16, x16, #0x218
  402cbc:	br	x17

0000000000402cc0 <fpathconf@plt>:
  402cc0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402cc4:	ldr	x17, [x16, #544]
  402cc8:	add	x16, x16, #0x220
  402ccc:	br	x17

0000000000402cd0 <fread_unlocked@plt>:
  402cd0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402cd4:	ldr	x17, [x16, #552]
  402cd8:	add	x16, x16, #0x228
  402cdc:	br	x17

0000000000402ce0 <canonicalize_file_name@plt>:
  402ce0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ce4:	ldr	x17, [x16, #560]
  402ce8:	add	x16, x16, #0x230
  402cec:	br	x17

0000000000402cf0 <memcmp@plt>:
  402cf0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402cf4:	ldr	x17, [x16, #568]
  402cf8:	add	x16, x16, #0x238
  402cfc:	br	x17

0000000000402d00 <textdomain@plt>:
  402d00:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d04:	ldr	x17, [x16, #576]
  402d08:	add	x16, x16, #0x240
  402d0c:	br	x17

0000000000402d10 <getopt_long@plt>:
  402d10:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d14:	ldr	x17, [x16, #584]
  402d18:	add	x16, x16, #0x248
  402d1c:	br	x17

0000000000402d20 <__fprintf_chk@plt>:
  402d20:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d24:	ldr	x17, [x16, #592]
  402d28:	add	x16, x16, #0x250
  402d2c:	br	x17

0000000000402d30 <strcmp@plt>:
  402d30:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d34:	ldr	x17, [x16, #600]
  402d38:	add	x16, x16, #0x258
  402d3c:	br	x17

0000000000402d40 <__ctype_b_loc@plt>:
  402d40:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d44:	ldr	x17, [x16, #608]
  402d48:	add	x16, x16, #0x260
  402d4c:	br	x17

0000000000402d50 <rewinddir@plt>:
  402d50:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d54:	ldr	x17, [x16, #616]
  402d58:	add	x16, x16, #0x268
  402d5c:	br	x17

0000000000402d60 <rmdir@plt>:
  402d60:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d64:	ldr	x17, [x16, #624]
  402d68:	add	x16, x16, #0x270
  402d6c:	br	x17

0000000000402d70 <lchown@plt>:
  402d70:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d74:	ldr	x17, [x16, #632]
  402d78:	add	x16, x16, #0x278
  402d7c:	br	x17

0000000000402d80 <acl_get_file@plt>:
  402d80:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d84:	ldr	x17, [x16, #640]
  402d88:	add	x16, x16, #0x280
  402d8c:	br	x17

0000000000402d90 <fseeko@plt>:
  402d90:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402d94:	ldr	x17, [x16, #648]
  402d98:	add	x16, x16, #0x288
  402d9c:	br	x17

0000000000402da0 <getline@plt>:
  402da0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402da4:	ldr	x17, [x16, #656]
  402da8:	add	x16, x16, #0x290
  402dac:	br	x17

0000000000402db0 <free@plt>:
  402db0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402db4:	ldr	x17, [x16, #664]
  402db8:	add	x16, x16, #0x298
  402dbc:	br	x17

0000000000402dc0 <renameat2@plt>:
  402dc0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402dc4:	ldr	x17, [x16, #672]
  402dc8:	add	x16, x16, #0x2a0
  402dcc:	br	x17

0000000000402dd0 <__ctype_get_mb_cur_max@plt>:
  402dd0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402dd4:	ldr	x17, [x16, #680]
  402dd8:	add	x16, x16, #0x2a8
  402ddc:	br	x17

0000000000402de0 <getgid@plt>:
  402de0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402de4:	ldr	x17, [x16, #688]
  402de8:	add	x16, x16, #0x2b0
  402dec:	br	x17

0000000000402df0 <attr_copy_fd@plt>:
  402df0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402df4:	ldr	x17, [x16, #696]
  402df8:	add	x16, x16, #0x2b8
  402dfc:	br	x17

0000000000402e00 <renameat@plt>:
  402e00:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e04:	ldr	x17, [x16, #704]
  402e08:	add	x16, x16, #0x2c0
  402e0c:	br	x17

0000000000402e10 <mempcpy@plt>:
  402e10:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e14:	ldr	x17, [x16, #712]
  402e18:	add	x16, x16, #0x2c8
  402e1c:	br	x17

0000000000402e20 <acl_get_entry@plt>:
  402e20:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e24:	ldr	x17, [x16, #720]
  402e28:	add	x16, x16, #0x2d0
  402e2c:	br	x17

0000000000402e30 <strspn@plt>:
  402e30:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e34:	ldr	x17, [x16, #728]
  402e38:	add	x16, x16, #0x2d8
  402e3c:	br	x17

0000000000402e40 <strchr@plt>:
  402e40:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e44:	ldr	x17, [x16, #736]
  402e48:	add	x16, x16, #0x2e0
  402e4c:	br	x17

0000000000402e50 <utimensat@plt>:
  402e50:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e54:	ldr	x17, [x16, #744]
  402e58:	add	x16, x16, #0x2e8
  402e5c:	br	x17

0000000000402e60 <rename@plt>:
  402e60:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e64:	ldr	x17, [x16, #752]
  402e68:	add	x16, x16, #0x2f0
  402e6c:	br	x17

0000000000402e70 <__read_chk@plt>:
  402e70:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e74:	ldr	x17, [x16, #760]
  402e78:	add	x16, x16, #0x2f8
  402e7c:	br	x17

0000000000402e80 <fcntl@plt>:
  402e80:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e84:	ldr	x17, [x16, #768]
  402e88:	add	x16, x16, #0x300
  402e8c:	br	x17

0000000000402e90 <attr_copy_file@plt>:
  402e90:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402e94:	ldr	x17, [x16, #776]
  402e98:	add	x16, x16, #0x308
  402e9c:	br	x17

0000000000402ea0 <fflush@plt>:
  402ea0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ea4:	ldr	x17, [x16, #784]
  402ea8:	add	x16, x16, #0x310
  402eac:	br	x17

0000000000402eb0 <attr_copy_check_permissions@plt>:
  402eb0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402eb4:	ldr	x17, [x16, #792]
  402eb8:	add	x16, x16, #0x318
  402ebc:	br	x17

0000000000402ec0 <strcpy@plt>:
  402ec0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ec4:	ldr	x17, [x16, #800]
  402ec8:	add	x16, x16, #0x320
  402ecc:	br	x17

0000000000402ed0 <dirfd@plt>:
  402ed0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ed4:	ldr	x17, [x16, #808]
  402ed8:	add	x16, x16, #0x328
  402edc:	br	x17

0000000000402ee0 <__explicit_bzero_chk@plt>:
  402ee0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ee4:	ldr	x17, [x16, #816]
  402ee8:	add	x16, x16, #0x330
  402eec:	br	x17

0000000000402ef0 <__lxstat@plt>:
  402ef0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ef4:	ldr	x17, [x16, #824]
  402ef8:	add	x16, x16, #0x338
  402efc:	br	x17

0000000000402f00 <read@plt>:
  402f00:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f04:	ldr	x17, [x16, #832]
  402f08:	add	x16, x16, #0x340
  402f0c:	br	x17

0000000000402f10 <utimes@plt>:
  402f10:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f14:	ldr	x17, [x16, #840]
  402f18:	add	x16, x16, #0x348
  402f1c:	br	x17

0000000000402f20 <__fxstat@plt>:
  402f20:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f24:	ldr	x17, [x16, #848]
  402f28:	add	x16, x16, #0x350
  402f2c:	br	x17

0000000000402f30 <dcgettext@plt>:
  402f30:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f34:	ldr	x17, [x16, #856]
  402f38:	add	x16, x16, #0x358
  402f3c:	br	x17

0000000000402f40 <fputs_unlocked@plt>:
  402f40:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f44:	ldr	x17, [x16, #864]
  402f48:	add	x16, x16, #0x360
  402f4c:	br	x17

0000000000402f50 <__freading@plt>:
  402f50:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f54:	ldr	x17, [x16, #872]
  402f58:	add	x16, x16, #0x368
  402f5c:	br	x17

0000000000402f60 <ftruncate@plt>:
  402f60:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f64:	ldr	x17, [x16, #880]
  402f68:	add	x16, x16, #0x370
  402f6c:	br	x17

0000000000402f70 <symlinkat@plt>:
  402f70:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f74:	ldr	x17, [x16, #888]
  402f78:	add	x16, x16, #0x378
  402f7c:	br	x17

0000000000402f80 <fallocate@plt>:
  402f80:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f84:	ldr	x17, [x16, #896]
  402f88:	add	x16, x16, #0x380
  402f8c:	br	x17

0000000000402f90 <iswprint@plt>:
  402f90:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402f94:	ldr	x17, [x16, #904]
  402f98:	add	x16, x16, #0x388
  402f9c:	br	x17

0000000000402fa0 <umask@plt>:
  402fa0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402fa4:	ldr	x17, [x16, #912]
  402fa8:	add	x16, x16, #0x390
  402fac:	br	x17

0000000000402fb0 <openat@plt>:
  402fb0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402fb4:	ldr	x17, [x16, #920]
  402fb8:	add	x16, x16, #0x398
  402fbc:	br	x17

0000000000402fc0 <__assert_fail@plt>:
  402fc0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402fc4:	ldr	x17, [x16, #928]
  402fc8:	add	x16, x16, #0x3a0
  402fcc:	br	x17

0000000000402fd0 <__errno_location@plt>:
  402fd0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402fd4:	ldr	x17, [x16, #936]
  402fd8:	add	x16, x16, #0x3a8
  402fdc:	br	x17

0000000000402fe0 <getenv@plt>:
  402fe0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402fe4:	ldr	x17, [x16, #944]
  402fe8:	add	x16, x16, #0x3b0
  402fec:	br	x17

0000000000402ff0 <__xstat@plt>:
  402ff0:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  402ff4:	ldr	x17, [x16, #952]
  402ff8:	add	x16, x16, #0x3b8
  402ffc:	br	x17

0000000000403000 <unlink@plt>:
  403000:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403004:	ldr	x17, [x16, #960]
  403008:	add	x16, x16, #0x3c0
  40300c:	br	x17

0000000000403010 <fchown@plt>:
  403010:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403014:	ldr	x17, [x16, #968]
  403018:	add	x16, x16, #0x3c8
  40301c:	br	x17

0000000000403020 <mkdir@plt>:
  403020:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403024:	ldr	x17, [x16, #976]
  403028:	add	x16, x16, #0x3d0
  40302c:	br	x17

0000000000403030 <error_at_line@plt>:
  403030:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403034:	ldr	x17, [x16, #984]
  403038:	add	x16, x16, #0x3d8
  40303c:	br	x17

0000000000403040 <ioctl@plt>:
  403040:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403044:	ldr	x17, [x16, #992]
  403048:	add	x16, x16, #0x3e0
  40304c:	br	x17

0000000000403050 <setlocale@plt>:
  403050:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403054:	ldr	x17, [x16, #1000]
  403058:	add	x16, x16, #0x3e8
  40305c:	br	x17

0000000000403060 <acl_free@plt>:
  403060:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403064:	ldr	x17, [x16, #1008]
  403068:	add	x16, x16, #0x3f0
  40306c:	br	x17

0000000000403070 <__fxstatat@plt>:
  403070:	adrp	x16, 426000 <__fxstatat@plt+0x22f90>
  403074:	ldr	x17, [x16, #1016]
  403078:	add	x16, x16, #0x3f8
  40307c:	br	x17

Disassembly of section .text:

0000000000403080 <.text>:
  403080:	stp	x29, x30, [sp, #-336]!
  403084:	mov	x29, sp
  403088:	stp	x23, x24, [sp, #48]
  40308c:	mov	w23, w0
  403090:	mov	w24, #0x0                   	// #0
  403094:	ldr	x0, [x1]
  403098:	stp	x19, x20, [sp, #16]
  40309c:	adrp	x19, 410000 <__fxstatat@plt+0xcf90>
  4030a0:	stp	x21, x22, [sp, #32]
  4030a4:	mov	x21, x1
  4030a8:	add	x19, x19, #0xae5
  4030ac:	stp	x25, x26, [sp, #64]
  4030b0:	adrp	x20, 411000 <__fxstatat@plt+0xdf90>
  4030b4:	add	x20, x20, #0x38
  4030b8:	stp	x27, x28, [sp, #80]
  4030bc:	bl	40acc4 <__fxstatat@plt+0x7c54>
  4030c0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4030c4:	mov	w0, #0x6                   	// #6
  4030c8:	add	x1, x1, #0x40b
  4030cc:	bl	403050 <setlocale@plt>
  4030d0:	add	x28, x20, #0x100
  4030d4:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4030d8:	add	x1, x1, #0xc7c
  4030dc:	mov	x0, x19
  4030e0:	bl	402b30 <bindtextdomain@plt>
  4030e4:	mov	x0, x19
  4030e8:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  4030ec:	bl	402d00 <textdomain@plt>
  4030f0:	mov	x22, #0x0                   	// #0
  4030f4:	adrp	x0, 409000 <__fxstatat@plt+0x5f90>
  4030f8:	add	x0, x0, #0x678
  4030fc:	bl	40f630 <__fxstatat@plt+0xc5c0>
  403100:	strb	wzr, [x19, #1232]
  403104:	add	x0, sp, #0x80
  403108:	bl	4054d8 <__fxstatat@plt+0x2468>
  40310c:	mov	w0, #0x1                   	// #1
  403110:	str	w0, [sp, #132]
  403114:	mov	x0, #0x4                   	// #4
  403118:	strh	wzr, [sp, #152]
  40311c:	movk	x0, #0x2, lsl #32
  403120:	str	x0, [sp, #136]
  403124:	mov	x0, #0x100000000           	// #4294967296
  403128:	str	x0, [sp, #144]
  40312c:	mov	x0, #0x1000000             	// #16777216
  403130:	str	wzr, [sp, #156]
  403134:	str	x0, [sp, #160]
  403138:	adrp	x0, 410000 <__fxstatat@plt+0xcf90>
  40313c:	add	x0, x0, #0xc8e
  403140:	str	xzr, [sp, #168]
  403144:	str	wzr, [sp, #184]
  403148:	bl	402fe0 <getenv@plt>
  40314c:	cmp	x0, #0x0
  403150:	mov	x25, #0x0                   	// #0
  403154:	cset	w0, ne  // ne = any
  403158:	mov	x26, #0x0                   	// #0
  40315c:	mov	x27, #0x0                   	// #0
  403160:	stp	wzr, wzr, [sp, #104]
  403164:	strb	w0, [sp, #176]
  403168:	adrp	x0, 410000 <__fxstatat@plt+0xcf90>
  40316c:	add	x0, x0, #0xd49
  403170:	str	x0, [sp, #112]
  403174:	stp	xzr, xzr, [sp, #192]
  403178:	add	x3, x20, #0x130
  40317c:	ldr	x2, [sp, #112]
  403180:	mov	x1, x21
  403184:	mov	w0, w23
  403188:	mov	x4, #0x0                   	// #0
  40318c:	bl	402d10 <getopt_long@plt>
  403190:	cmn	w0, #0x1
  403194:	b.ne	4031d0 <__fxstatat@plt+0x160>  // b.any
  403198:	ldrb	w0, [sp, #151]
  40319c:	cbz	w0, 4035b4 <__fxstatat@plt+0x544>
  4031a0:	ldrb	w0, [sp, #172]
  4031a4:	cbz	w0, 4035b4 <__fxstatat@plt+0x544>
  4031a8:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4031ac:	add	x1, x1, #0xd61
  4031b0:	mov	w2, #0x5                   	// #5
  4031b4:	mov	x0, #0x0                   	// #0
  4031b8:	bl	402f30 <dcgettext@plt>
  4031bc:	mov	w1, #0x0                   	// #0
  4031c0:	mov	x2, x0
  4031c4:	mov	w0, #0x0                   	// #0
  4031c8:	bl	4028f0 <error@plt>
  4031cc:	b	4031f0 <__fxstatat@plt+0x180>
  4031d0:	cmp	w0, #0x78
  4031d4:	b.gt	40321c <__fxstatat@plt+0x1ac>
  4031d8:	cmp	w0, #0x47
  4031dc:	b.gt	4031f8 <__fxstatat@plt+0x188>
  4031e0:	cmn	w0, #0x3
  4031e4:	b.eq	40354c <__fxstatat@plt+0x4dc>  // b.none
  4031e8:	cmn	w0, #0x2
  4031ec:	b.eq	403544 <__fxstatat@plt+0x4d4>  // b.none
  4031f0:	mov	w0, #0x1                   	// #1
  4031f4:	b	403548 <__fxstatat@plt+0x4d8>
  4031f8:	sub	w0, w0, #0x48
  4031fc:	cmp	w0, #0x30
  403200:	b.hi	4031f0 <__fxstatat@plt+0x180>  // b.pmore
  403204:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  403208:	add	x1, x1, #0xfc0
  40320c:	ldrh	w0, [x1, w0, uxtw #1]
  403210:	adr	x1, 40321c <__fxstatat@plt+0x1ac>
  403214:	add	x0, x1, w0, sxth #2
  403218:	br	x0
  40321c:	sub	w0, w0, #0x100
  403220:	cmp	w0, #0x8
  403224:	b.hi	4031f0 <__fxstatat@plt+0x180>  // b.pmore
  403228:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40322c:	add	x1, x1, #0x24
  403230:	ldrh	w0, [x1, w0, uxtw #1]
  403234:	adr	x1, 403240 <__fxstatat@plt+0x1d0>
  403238:	add	x0, x1, w0, sxth #2
  40323c:	br	x0
  403240:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  403244:	add	x3, x20, #0xd0
  403248:	add	x2, x20, #0xe0
  40324c:	mov	x4, #0x4                   	// #4
  403250:	ldr	x5, [x0, #1064]
  403254:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  403258:	str	x3, [sp, #120]
  40325c:	ldr	x1, [x0, #1184]
  403260:	adrp	x0, 410000 <__fxstatat@plt+0xcf90>
  403264:	add	x0, x0, #0xc9e
  403268:	bl	408f1c <__fxstatat@plt+0x5eac>
  40326c:	ldr	x3, [sp, #120]
  403270:	ldr	w0, [x3, x0, lsl #2]
  403274:	str	w0, [sp, #140]
  403278:	b	403178 <__fxstatat@plt+0x108>
  40327c:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  403280:	ldr	x1, [x0, #1184]
  403284:	cbnz	x1, 403294 <__fxstatat@plt+0x224>
  403288:	mov	w0, #0x2                   	// #2
  40328c:	str	w0, [sp, #184]
  403290:	b	403178 <__fxstatat@plt+0x108>
  403294:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  403298:	mov	x3, x28
  40329c:	add	x2, x20, #0x110
  4032a0:	mov	x4, #0x4                   	// #4
  4032a4:	ldr	x5, [x0, #1064]
  4032a8:	adrp	x0, 410000 <__fxstatat@plt+0xcf90>
  4032ac:	add	x0, x0, #0xca7
  4032b0:	bl	408f1c <__fxstatat@plt+0x5eac>
  4032b4:	ldr	w0, [x28, x0, lsl #2]
  4032b8:	b	40328c <__fxstatat@plt+0x21c>
  4032bc:	ldrb	w2, [x19, #1232]
  4032c0:	mov	w0, #0x2                   	// #2
  4032c4:	mov	w1, #0x101                 	// #257
  4032c8:	str	w0, [sp, #132]
  4032cc:	mov	w0, #0x1                   	// #1
  4032d0:	strb	w0, [sp, #157]
  4032d4:	strh	w1, [sp, #158]
  4032d8:	strb	w0, [sp, #162]
  4032dc:	strb	w0, [sp, #164]
  4032e0:	cbz	w2, 4032e8 <__fxstatat@plt+0x278>
  4032e4:	strb	w0, [sp, #165]
  4032e8:	strb	w0, [sp, #167]
  4032ec:	sturh	w1, [sp, #169]
  4032f0:	b	403178 <__fxstatat@plt+0x108>
  4032f4:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  4032f8:	ldr	x0, [x0, #1184]
  4032fc:	cmp	x0, #0x0
  403300:	csel	x26, x26, x0, eq  // eq = none
  403304:	mov	w24, #0x1                   	// #1
  403308:	b	403178 <__fxstatat@plt+0x108>
  40330c:	strb	wzr, [sp, #163]
  403310:	b	403178 <__fxstatat@plt+0x108>
  403314:	mov	w0, #0x1                   	// #1
  403318:	strb	w0, [sp, #162]
  40331c:	mov	w0, #0x2                   	// #2
  403320:	b	403334 <__fxstatat@plt+0x2c4>
  403324:	mov	w0, #0x1                   	// #1
  403328:	strb	w0, [sp, #150]
  40332c:	b	403178 <__fxstatat@plt+0x108>
  403330:	mov	w0, #0x3                   	// #3
  403334:	str	w0, [sp, #132]
  403338:	b	403178 <__fxstatat@plt+0x108>
  40333c:	mov	w0, #0x3                   	// #3
  403340:	str	w0, [sp, #136]
  403344:	b	403178 <__fxstatat@plt+0x108>
  403348:	mov	w0, #0x1                   	// #1
  40334c:	strb	w0, [sp, #151]
  403350:	b	403178 <__fxstatat@plt+0x108>
  403354:	mov	w0, #0x4                   	// #4
  403358:	b	403334 <__fxstatat@plt+0x2c4>
  40335c:	mov	w0, #0x2                   	// #2
  403360:	b	403340 <__fxstatat@plt+0x2d0>
  403364:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  403368:	add	x1, sp, #0x80
  40336c:	mov	w2, #0x0                   	// #0
  403370:	ldr	x0, [x0, #1184]
  403374:	bl	403928 <__fxstatat@plt+0x8b8>
  403378:	b	403178 <__fxstatat@plt+0x108>
  40337c:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  403380:	ldr	x0, [x0, #1184]
  403384:	cbz	x0, 4033a0 <__fxstatat@plt+0x330>
  403388:	add	x1, sp, #0x80
  40338c:	mov	w2, #0x1                   	// #1
  403390:	bl	403928 <__fxstatat@plt+0x8b8>
  403394:	mov	w0, #0x1                   	// #1
  403398:	strb	w0, [sp, #164]
  40339c:	b	403178 <__fxstatat@plt+0x108>
  4033a0:	mov	w0, #0x1                   	// #1
  4033a4:	mov	w1, #0x101                 	// #257
  4033a8:	strb	w0, [sp, #157]
  4033ac:	strh	w1, [sp, #158]
  4033b0:	b	403398 <__fxstatat@plt+0x328>
  4033b4:	add	x0, x19, #0x4d0
  4033b8:	mov	w1, #0x1                   	// #1
  4033bc:	strb	w1, [x0, #89]
  4033c0:	b	403178 <__fxstatat@plt+0x108>
  4033c4:	mov	w0, #0x1                   	// #1
  4033c8:	strb	w0, [sp, #170]
  4033cc:	b	403178 <__fxstatat@plt+0x108>
  4033d0:	mov	w0, #0x1                   	// #1
  4033d4:	strb	w0, [sp, #149]
  4033d8:	b	403178 <__fxstatat@plt+0x108>
  4033dc:	add	x0, x19, #0x4d0
  4033e0:	mov	w1, #0x1                   	// #1
  4033e4:	strb	w1, [x0, #88]
  4033e8:	b	403178 <__fxstatat@plt+0x108>
  4033ec:	mov	w0, #0x1                   	// #1
  4033f0:	strb	w0, [sp, #172]
  4033f4:	b	403178 <__fxstatat@plt+0x108>
  4033f8:	cbz	x25, 403420 <__fxstatat@plt+0x3b0>
  4033fc:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  403400:	add	x1, x1, #0xcb1
  403404:	mov	w2, #0x5                   	// #5
  403408:	mov	x0, #0x0                   	// #0
  40340c:	bl	402f30 <dcgettext@plt>
  403410:	mov	w1, #0x0                   	// #0
  403414:	mov	x2, x0
  403418:	mov	w0, #0x1                   	// #1
  40341c:	bl	4028f0 <error@plt>
  403420:	adrp	x2, 426000 <__fxstatat@plt+0x22f90>
  403424:	add	x1, sp, #0xd0
  403428:	add	x25, x2, #0x4a0
  40342c:	ldr	x0, [x2, #1184]
  403430:	bl	40f640 <__fxstatat@plt+0xc5d0>
  403434:	adrp	x2, 426000 <__fxstatat@plt+0x22f90>
  403438:	cbz	w0, 403478 <__fxstatat@plt+0x408>
  40343c:	bl	402fd0 <__errno_location@plt>
  403440:	ldr	w20, [x0]
  403444:	mov	w2, #0x5                   	// #5
  403448:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  40344c:	mov	x0, #0x0                   	// #0
  403450:	add	x1, x1, #0x747
  403454:	bl	402f30 <dcgettext@plt>
  403458:	mov	x19, x0
  40345c:	ldr	x1, [x25]
  403460:	mov	w0, #0x4                   	// #4
  403464:	bl	40c0e4 <__fxstatat@plt+0x9074>
  403468:	mov	x3, x0
  40346c:	mov	x2, x19
  403470:	mov	w1, w20
  403474:	b	4034b8 <__fxstatat@plt+0x448>
  403478:	ldr	w0, [sp, #224]
  40347c:	and	w0, w0, #0xf000
  403480:	cmp	w0, #0x4, lsl #12
  403484:	b.eq	4034c0 <__fxstatat@plt+0x450>  // b.none
  403488:	mov	w2, #0x5                   	// #5
  40348c:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  403490:	mov	x0, #0x0                   	// #0
  403494:	add	x1, x1, #0xc28
  403498:	bl	402f30 <dcgettext@plt>
  40349c:	mov	x19, x0
  4034a0:	ldr	x1, [x25]
  4034a4:	mov	w0, #0x4                   	// #4
  4034a8:	bl	40c0e4 <__fxstatat@plt+0x9074>
  4034ac:	mov	x3, x0
  4034b0:	mov	x2, x19
  4034b4:	mov	w1, #0x0                   	// #0
  4034b8:	mov	w0, #0x1                   	// #1
  4034bc:	bl	4028f0 <error@plt>
  4034c0:	ldr	x25, [x2, #1184]
  4034c4:	b	403178 <__fxstatat@plt+0x108>
  4034c8:	mov	w0, #0x1                   	// #1
  4034cc:	strb	w0, [sp, #173]
  4034d0:	b	403178 <__fxstatat@plt+0x108>
  4034d4:	mov	w0, #0x1                   	// #1
  4034d8:	strb	w0, [sp, #174]
  4034dc:	b	403178 <__fxstatat@plt+0x108>
  4034e0:	mov	w0, #0x1                   	// #1
  4034e4:	strb	w0, [sp, #156]
  4034e8:	b	403178 <__fxstatat@plt+0x108>
  4034ec:	ldrb	w1, [x19, #1232]
  4034f0:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  4034f4:	ldr	x0, [x0, #1184]
  4034f8:	cbz	w1, 40350c <__fxstatat@plt+0x49c>
  4034fc:	cbnz	x0, 4035ac <__fxstatat@plt+0x53c>
  403500:	mov	w0, #0x1                   	// #1
  403504:	strb	w0, [sp, #161]
  403508:	b	403178 <__fxstatat@plt+0x108>
  40350c:	cbz	x0, 403178 <__fxstatat@plt+0x108>
  403510:	mov	w2, #0x5                   	// #5
  403514:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  403518:	mov	x0, #0x0                   	// #0
  40351c:	add	x1, x1, #0xcd7
  403520:	bl	402f30 <dcgettext@plt>
  403524:	mov	x2, x0
  403528:	mov	w1, #0x0                   	// #0
  40352c:	mov	w0, #0x0                   	// #0
  403530:	bl	4028f0 <error@plt>
  403534:	b	403178 <__fxstatat@plt+0x108>
  403538:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40353c:	ldr	x27, [x0, #1184]
  403540:	b	403304 <__fxstatat@plt+0x294>
  403544:	mov	w0, #0x0                   	// #0
  403548:	bl	404054 <__fxstatat@plt+0xfe4>
  40354c:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  403550:	adrp	x6, 410000 <__fxstatat@plt+0xcf90>
  403554:	adrp	x5, 410000 <__fxstatat@plt+0xcf90>
  403558:	add	x6, x6, #0xd1a
  40355c:	ldr	x3, [x0, #1056]
  403560:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  403564:	add	x5, x5, #0xd27
  403568:	adrp	x4, 410000 <__fxstatat@plt+0xcf90>
  40356c:	ldr	x0, [x0, #1200]
  403570:	add	x4, x4, #0xd37
  403574:	adrp	x2, 410000 <__fxstatat@plt+0xcf90>
  403578:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  40357c:	add	x2, x2, #0xae1
  403580:	add	x1, x1, #0x852
  403584:	mov	x7, #0x0                   	// #0
  403588:	bl	40daac <__fxstatat@plt+0xaa3c>
  40358c:	mov	w0, #0x0                   	// #0
  403590:	bl	4028e0 <exit@plt>
  403594:	mov	w0, #0x1                   	// #1
  403598:	str	w0, [sp, #104]
  40359c:	b	403178 <__fxstatat@plt+0x108>
  4035a0:	mov	w0, #0x1                   	// #1
  4035a4:	str	w0, [sp, #108]
  4035a8:	b	403178 <__fxstatat@plt+0x108>
  4035ac:	mov	x22, x0
  4035b0:	b	403178 <__fxstatat@plt+0x108>
  4035b4:	ldr	w0, [sp, #136]
  4035b8:	cmp	w0, #0x2
  4035bc:	b.ne	4035d8 <__fxstatat@plt+0x568>  // b.any
  4035c0:	strb	wzr, [sp, #173]
  4035c4:	cbz	w24, 4035d8 <__fxstatat@plt+0x568>
  4035c8:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4035cc:	mov	w2, #0x5                   	// #5
  4035d0:	add	x1, x1, #0xd8a
  4035d4:	b	4031b4 <__fxstatat@plt+0x144>
  4035d8:	ldr	w0, [sp, #184]
  4035dc:	cmp	w0, #0x2
  4035e0:	b.ne	403600 <__fxstatat@plt+0x590>  // b.any
  4035e4:	ldr	w0, [sp, #140]
  4035e8:	cmp	w0, #0x2
  4035ec:	b.eq	403600 <__fxstatat@plt+0x590>  // b.none
  4035f0:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4035f4:	mov	w2, #0x5                   	// #5
  4035f8:	add	x1, x1, #0xdc3
  4035fc:	b	4031b4 <__fxstatat@plt+0x144>
  403600:	cbz	w24, 40365c <__fxstatat@plt+0x5ec>
  403604:	mov	w2, #0x5                   	// #5
  403608:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  40360c:	mov	x0, #0x0                   	// #0
  403610:	add	x1, x1, #0xdf1
  403614:	bl	402f30 <dcgettext@plt>
  403618:	mov	x1, x26
  40361c:	bl	4095d8 <__fxstatat@plt+0x6568>
  403620:	str	w0, [sp, #128]
  403624:	mov	x0, x27
  403628:	bl	408ffc <__fxstatat@plt+0x5f8c>
  40362c:	ldr	w0, [sp, #132]
  403630:	cmp	w0, #0x1
  403634:	ldrb	w0, [sp, #170]
  403638:	b.ne	40366c <__fxstatat@plt+0x5fc>  // b.any
  40363c:	cbz	w0, 403664 <__fxstatat@plt+0x5f4>
  403640:	ldrb	w1, [sp, #151]
  403644:	cbnz	w1, 403664 <__fxstatat@plt+0x5f4>
  403648:	mov	w0, #0x2                   	// #2
  40364c:	str	w0, [sp, #132]
  403650:	ldrb	w0, [sp, #104]
  403654:	strb	w0, [sp, #148]
  403658:	b	403670 <__fxstatat@plt+0x600>
  40365c:	mov	w0, #0x0                   	// #0
  403660:	b	403620 <__fxstatat@plt+0x5b0>
  403664:	mov	w1, #0x4                   	// #4
  403668:	str	w1, [sp, #132]
  40366c:	cbnz	w0, 403650 <__fxstatat@plt+0x5e0>
  403670:	ldrb	w0, [sp, #161]
  403674:	cbnz	w0, 40367c <__fxstatat@plt+0x60c>
  403678:	cbz	x22, 4036bc <__fxstatat@plt+0x64c>
  40367c:	ldrb	w1, [sp, #166]
  403680:	cbnz	w1, 4036bc <__fxstatat@plt+0x64c>
  403684:	strb	wzr, [sp, #165]
  403688:	cbz	x22, 4036fc <__fxstatat@plt+0x68c>
  40368c:	bl	402fd0 <__errno_location@plt>
  403690:	mov	w20, #0x5f                  	// #95
  403694:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  403698:	add	x1, x1, #0xe6a
  40369c:	str	w20, [x0]
  4036a0:	mov	w2, #0x5                   	// #5
  4036a4:	mov	x0, #0x0                   	// #0
  4036a8:	bl	402f30 <dcgettext@plt>
  4036ac:	mov	x19, x0
  4036b0:	mov	x0, x22
  4036b4:	bl	40c2c0 <__fxstatat@plt+0x9250>
  4036b8:	b	403468 <__fxstatat@plt+0x3f8>
  4036bc:	ldrb	w1, [sp, #165]
  4036c0:	cbz	w1, 4036dc <__fxstatat@plt+0x66c>
  4036c4:	cbnz	w0, 4036cc <__fxstatat@plt+0x65c>
  4036c8:	cbz	x22, 4036dc <__fxstatat@plt+0x66c>
  4036cc:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4036d0:	mov	w2, #0x5                   	// #5
  4036d4:	add	x1, x1, #0xdfd
  4036d8:	b	403408 <__fxstatat@plt+0x398>
  4036dc:	ldrb	w0, [sp, #166]
  4036e0:	cbz	w0, 403688 <__fxstatat@plt+0x618>
  4036e4:	ldrb	w0, [x19, #1232]
  4036e8:	cbnz	w0, 403688 <__fxstatat@plt+0x618>
  4036ec:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4036f0:	mov	w2, #0x5                   	// #5
  4036f4:	add	x1, x1, #0xe27
  4036f8:	b	403408 <__fxstatat@plt+0x398>
  4036fc:	bl	408538 <__fxstatat@plt+0x54c8>
  403700:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  403704:	ldrb	w3, [sp, #108]
  403708:	add	x4, sp, #0x80
  40370c:	mov	x2, x25
  403710:	ldr	w0, [x0, #1192]
  403714:	add	x1, x21, w0, sxtw #3
  403718:	sub	w0, w23, w0
  40371c:	bl	404438 <__fxstatat@plt+0x13c8>
  403720:	and	w0, w0, #0xff
  403724:	eor	w0, w0, #0x1
  403728:	ldp	x19, x20, [sp, #16]
  40372c:	ldp	x21, x22, [sp, #32]
  403730:	ldp	x23, x24, [sp, #48]
  403734:	ldp	x25, x26, [sp, #64]
  403738:	ldp	x27, x28, [sp, #80]
  40373c:	ldp	x29, x30, [sp], #336
  403740:	ret
  403744:	mov	x29, #0x0                   	// #0
  403748:	mov	x30, #0x0                   	// #0
  40374c:	mov	x5, x0
  403750:	ldr	x1, [sp]
  403754:	add	x2, sp, #0x8
  403758:	mov	x6, sp
  40375c:	movz	x0, #0x0, lsl #48
  403760:	movk	x0, #0x0, lsl #32
  403764:	movk	x0, #0x40, lsl #16
  403768:	movk	x0, #0x3080
  40376c:	movz	x3, #0x0, lsl #48
  403770:	movk	x3, #0x0, lsl #32
  403774:	movk	x3, #0x40, lsl #16
  403778:	movk	x3, #0xf5a8
  40377c:	movz	x4, #0x0, lsl #48
  403780:	movk	x4, #0x0, lsl #32
  403784:	movk	x4, #0x40, lsl #16
  403788:	movk	x4, #0xf628
  40378c:	bl	402b40 <__libc_start_main@plt>
  403790:	bl	402c90 <abort@plt>
  403794:	adrp	x0, 425000 <__fxstatat@plt+0x21f90>
  403798:	ldr	x0, [x0, #4064]
  40379c:	cbz	x0, 4037a4 <__fxstatat@plt+0x734>
  4037a0:	b	402c60 <__gmon_start__@plt>
  4037a4:	ret
  4037a8:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  4037ac:	add	x1, x0, #0x490
  4037b0:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  4037b4:	add	x0, x0, #0x490
  4037b8:	cmp	x1, x0
  4037bc:	b.eq	4037e8 <__fxstatat@plt+0x778>  // b.none
  4037c0:	sub	sp, sp, #0x10
  4037c4:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  4037c8:	ldr	x1, [x1, #1752]
  4037cc:	str	x1, [sp, #8]
  4037d0:	cbz	x1, 4037e0 <__fxstatat@plt+0x770>
  4037d4:	mov	x16, x1
  4037d8:	add	sp, sp, #0x10
  4037dc:	br	x16
  4037e0:	add	sp, sp, #0x10
  4037e4:	ret
  4037e8:	ret
  4037ec:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  4037f0:	add	x1, x0, #0x490
  4037f4:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  4037f8:	add	x0, x0, #0x490
  4037fc:	sub	x1, x1, x0
  403800:	mov	x2, #0x2                   	// #2
  403804:	asr	x1, x1, #3
  403808:	sdiv	x1, x1, x2
  40380c:	cbz	x1, 403838 <__fxstatat@plt+0x7c8>
  403810:	sub	sp, sp, #0x10
  403814:	adrp	x2, 40f000 <__fxstatat@plt+0xbf90>
  403818:	ldr	x2, [x2, #1760]
  40381c:	str	x2, [sp, #8]
  403820:	cbz	x2, 403830 <__fxstatat@plt+0x7c0>
  403824:	mov	x16, x2
  403828:	add	sp, sp, #0x10
  40382c:	br	x16
  403830:	add	sp, sp, #0x10
  403834:	ret
  403838:	ret
  40383c:	stp	x29, x30, [sp, #-32]!
  403840:	mov	x29, sp
  403844:	str	x19, [sp, #16]
  403848:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  40384c:	ldrb	w0, [x19, #1224]
  403850:	cbnz	w0, 403860 <__fxstatat@plt+0x7f0>
  403854:	bl	4037a8 <__fxstatat@plt+0x738>
  403858:	mov	w0, #0x1                   	// #1
  40385c:	strb	w0, [x19, #1224]
  403860:	ldr	x19, [sp, #16]
  403864:	ldp	x29, x30, [sp], #32
  403868:	ret
  40386c:	b	4037ec <__fxstatat@plt+0x77c>
  403870:	stp	x29, x30, [sp, #-64]!
  403874:	mov	x29, sp
  403878:	stp	x19, x20, [sp, #16]
  40387c:	mov	x19, x1
  403880:	stp	x21, x22, [sp, #32]
  403884:	mov	x21, x0
  403888:	mov	x22, x2
  40388c:	str	x23, [sp, #48]
  403890:	and	w23, w3, #0xff
  403894:	bl	40f640 <__fxstatat@plt+0xc5d0>
  403898:	cbz	w0, 4038a8 <__fxstatat@plt+0x838>
  40389c:	bl	402fd0 <__errno_location@plt>
  4038a0:	ldr	w20, [x0]
  4038a4:	cbnz	w20, 4038cc <__fxstatat@plt+0x85c>
  4038a8:	ldr	w0, [x19, #16]
  4038ac:	and	w0, w0, #0xf000
  4038b0:	cmp	w0, #0x4, lsl #12
  4038b4:	cset	w0, eq  // eq = none
  4038b8:	ldp	x19, x20, [sp, #16]
  4038bc:	ldp	x21, x22, [sp, #32]
  4038c0:	ldr	x23, [sp, #48]
  4038c4:	ldp	x29, x30, [sp], #64
  4038c8:	ret
  4038cc:	cmp	w20, #0x2
  4038d0:	b.ne	4038e4 <__fxstatat@plt+0x874>  // b.any
  4038d4:	mov	w0, #0x1                   	// #1
  4038d8:	strb	w0, [x22]
  4038dc:	mov	w0, #0x0                   	// #0
  4038e0:	b	4038b8 <__fxstatat@plt+0x848>
  4038e4:	cbz	w23, 4038f0 <__fxstatat@plt+0x880>
  4038e8:	str	wzr, [x19, #16]
  4038ec:	b	4038dc <__fxstatat@plt+0x86c>
  4038f0:	mov	w2, #0x5                   	// #5
  4038f4:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  4038f8:	mov	x0, #0x0                   	// #0
  4038fc:	add	x1, x1, #0x747
  403900:	bl	402f30 <dcgettext@plt>
  403904:	mov	x19, x0
  403908:	mov	x1, x21
  40390c:	mov	w0, #0x4                   	// #4
  403910:	bl	40c0e4 <__fxstatat@plt+0x9074>
  403914:	mov	x3, x0
  403918:	mov	x2, x19
  40391c:	mov	w1, w20
  403920:	mov	w0, #0x1                   	// #1
  403924:	bl	4028f0 <error@plt>
  403928:	stp	x29, x30, [sp, #-96]!
  40392c:	mov	x29, sp
  403930:	stp	x19, x20, [sp, #16]
  403934:	and	w20, w2, #0xff
  403938:	mov	x19, x1
  40393c:	stp	x21, x22, [sp, #32]
  403940:	adrp	x22, 40f000 <__fxstatat@plt+0xbf90>
  403944:	add	x22, x22, #0x75b
  403948:	stp	x23, x24, [sp, #48]
  40394c:	adrp	x23, 411000 <__fxstatat@plt+0xdf90>
  403950:	add	x23, x23, #0x38
  403954:	stp	x25, x26, [sp, #64]
  403958:	adrp	x25, 410000 <__fxstatat@plt+0xcf90>
  40395c:	add	x26, x23, #0x20
  403960:	str	x27, [sp, #80]
  403964:	bl	40ddb0 <__fxstatat@plt+0xad40>
  403968:	cmp	w20, #0x0
  40396c:	mov	x24, x0
  403970:	adrp	x0, 40f000 <__fxstatat@plt+0xbf90>
  403974:	add	x0, x0, #0x766
  403978:	add	x25, x25, #0xfb8
  40397c:	csel	x22, x22, x0, ne  // ne = any
  403980:	mov	x27, x24
  403984:	mov	x0, x27
  403988:	mov	w1, #0x2c                  	// #44
  40398c:	bl	402e40 <strchr@plt>
  403990:	mov	x21, x0
  403994:	cbz	x0, 40399c <__fxstatat@plt+0x92c>
  403998:	strb	wzr, [x21], #1
  40399c:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  4039a0:	mov	x3, x23
  4039a4:	mov	x2, x26
  4039a8:	mov	x1, x27
  4039ac:	ldr	x5, [x0, #1064]
  4039b0:	mov	x4, #0x4                   	// #4
  4039b4:	mov	x0, x22
  4039b8:	bl	408f1c <__fxstatat@plt+0x5eac>
  4039bc:	ldr	w0, [x23, x0, lsl #2]
  4039c0:	cmp	w0, #0x6
  4039c4:	b.hi	403a70 <__fxstatat@plt+0xa00>  // b.pmore
  4039c8:	ldrb	w0, [x25, w0, uxtw]
  4039cc:	adr	x1, 4039d8 <__fxstatat@plt+0x968>
  4039d0:	add	x0, x1, w0, sxtb #2
  4039d4:	br	x0
  4039d8:	mov	x27, x21
  4039dc:	b	403984 <__fxstatat@plt+0x914>
  4039e0:	eor	w0, w20, #0x1
  4039e4:	strb	w20, [x19, #30]
  4039e8:	strb	w0, [x19, #32]
  4039ec:	cbnz	x21, 4039d8 <__fxstatat@plt+0x968>
  4039f0:	mov	x0, x24
  4039f4:	ldp	x19, x20, [sp, #16]
  4039f8:	ldp	x21, x22, [sp, #32]
  4039fc:	ldp	x23, x24, [sp, #48]
  403a00:	ldp	x25, x26, [sp, #64]
  403a04:	ldr	x27, [sp, #80]
  403a08:	ldp	x29, x30, [sp], #96
  403a0c:	b	402db0 <free@plt>
  403a10:	strb	w20, [x19, #31]
  403a14:	b	4039ec <__fxstatat@plt+0x97c>
  403a18:	strb	w20, [x19, #29]
  403a1c:	b	4039ec <__fxstatat@plt+0x97c>
  403a20:	strb	w20, [x19, #34]
  403a24:	b	4039ec <__fxstatat@plt+0x97c>
  403a28:	strb	w20, [x19, #37]
  403a2c:	strb	w20, [x19, #38]
  403a30:	b	4039ec <__fxstatat@plt+0x97c>
  403a34:	strb	w20, [x19, #39]
  403a38:	strb	w20, [x19, #40]
  403a3c:	b	4039ec <__fxstatat@plt+0x97c>
  403a40:	eor	w0, w20, #0x1
  403a44:	strb	w0, [x19, #32]
  403a48:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  403a4c:	strb	w20, [x19, #29]
  403a50:	strb	w20, [x19, #30]
  403a54:	ldrb	w0, [x0, #1232]
  403a58:	strb	w20, [x19, #31]
  403a5c:	strb	w20, [x19, #34]
  403a60:	cbz	w0, 403a68 <__fxstatat@plt+0x9f8>
  403a64:	strb	w20, [x19, #37]
  403a68:	strb	w20, [x19, #39]
  403a6c:	b	4039ec <__fxstatat@plt+0x97c>
  403a70:	bl	402c90 <abort@plt>
  403a74:	stp	x29, x30, [sp, #-352]!
  403a78:	mov	x29, sp
  403a7c:	stp	x19, x20, [sp, #16]
  403a80:	mov	x19, x0
  403a84:	stp	x21, x22, [sp, #32]
  403a88:	mov	x21, x5
  403a8c:	stp	x23, x24, [sp, #48]
  403a90:	mov	x24, x1
  403a94:	stp	x25, x26, [sp, #64]
  403a98:	mov	x26, x3
  403a9c:	mov	x25, x4
  403aa0:	stp	x27, x28, [sp, #80]
  403aa4:	mov	x27, x2
  403aa8:	bl	4028b0 <strlen@plt>
  403aac:	add	x1, x0, #0x10
  403ab0:	add	x2, x0, #0x1
  403ab4:	and	x1, x1, #0xfffffffffffffff0
  403ab8:	sub	sp, sp, x1
  403abc:	mov	x1, x19
  403ac0:	mov	x0, sp
  403ac4:	bl	402890 <memcpy@plt>
  403ac8:	mov	x20, x0
  403acc:	bl	409868 <__fxstatat@plt+0x67f8>
  403ad0:	mov	x19, x0
  403ad4:	add	x0, x0, #0x10
  403ad8:	mov	x2, x19
  403adc:	and	x0, x0, #0xfffffffffffffff0
  403ae0:	mov	x1, x20
  403ae4:	sub	sp, sp, x0
  403ae8:	mov	x22, sp
  403aec:	mov	x0, x22
  403af0:	bl	402890 <memcpy@plt>
  403af4:	str	xzr, [x26]
  403af8:	add	x1, x29, #0x60
  403afc:	strb	wzr, [x22, x19]
  403b00:	mov	x0, x22
  403b04:	bl	40f640 <__fxstatat@plt+0xc5d0>
  403b08:	cbz	w0, 403e50 <__fxstatat@plt+0xde0>
  403b0c:	add	x24, x20, x24
  403b10:	mov	x0, x24
  403b14:	ldrb	w1, [x0]
  403b18:	cmp	w1, #0x2f
  403b1c:	b.eq	403b38 <__fxstatat@plt+0xac8>  // b.none
  403b20:	mov	w1, #0x2f                  	// #47
  403b24:	bl	402e40 <strchr@plt>
  403b28:	mov	x19, x0
  403b2c:	cbnz	x0, 403b40 <__fxstatat@plt+0xad0>
  403b30:	mov	w0, #0x1                   	// #1
  403b34:	b	403c34 <__fxstatat@plt+0xbc4>
  403b38:	add	x0, x0, #0x1
  403b3c:	b	403b14 <__fxstatat@plt+0xaa4>
  403b40:	strb	wzr, [x19]
  403b44:	add	x1, x29, #0x60
  403b48:	mov	x0, x20
  403b4c:	bl	40f640 <__fxstatat@plt+0xc5d0>
  403b50:	cmp	w0, #0x0
  403b54:	mov	w22, w0
  403b58:	cset	w28, ne  // ne = any
  403b5c:	cbnz	w0, 403b6c <__fxstatat@plt+0xafc>
  403b60:	ldr	w2, [x21, #28]
  403b64:	ands	w2, w2, #0xffffff00
  403b68:	b.eq	403c14 <__fxstatat@plt+0xba4>  // b.none
  403b6c:	add	x1, x29, #0xe0
  403b70:	mov	x0, x24
  403b74:	bl	40f640 <__fxstatat@plt+0xc5d0>
  403b78:	cbz	w0, 403bc4 <__fxstatat@plt+0xb54>
  403b7c:	bl	402fd0 <__errno_location@plt>
  403b80:	ldr	w23, [x0]
  403b84:	cbz	w23, 403bdc <__fxstatat@plt+0xb6c>
  403b88:	mov	w2, #0x5                   	// #5
  403b8c:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  403b90:	mov	x0, #0x0                   	// #0
  403b94:	add	x1, x1, #0x774
  403b98:	bl	402f30 <dcgettext@plt>
  403b9c:	mov	x19, x0
  403ba0:	mov	x1, x24
  403ba4:	mov	w0, #0x4                   	// #4
  403ba8:	bl	40c0e4 <__fxstatat@plt+0x9074>
  403bac:	mov	x3, x0
  403bb0:	mov	x2, x19
  403bb4:	mov	w1, w23
  403bb8:	mov	w0, #0x0                   	// #0
  403bbc:	bl	4028f0 <error@plt>
  403bc0:	b	403c30 <__fxstatat@plt+0xbc0>
  403bc4:	ldr	w0, [x29, #240]
  403bc8:	and	w0, w0, #0xf000
  403bcc:	cmp	w0, #0x4, lsl #12
  403bd0:	b.eq	403bdc <__fxstatat@plt+0xb6c>  // b.none
  403bd4:	mov	w23, #0x14                  	// #20
  403bd8:	b	403b88 <__fxstatat@plt+0xb18>
  403bdc:	mov	x0, #0x98                  	// #152
  403be0:	bl	40dbe4 <__fxstatat@plt+0xab74>
  403be4:	mov	x23, x0
  403be8:	add	x1, x29, #0xe0
  403bec:	mov	x2, #0x80                  	// #128
  403bf0:	bl	402890 <memcpy@plt>
  403bf4:	sub	x0, x19, x20
  403bf8:	str	x0, [x23, #136]
  403bfc:	ldr	x0, [x26]
  403c00:	str	x23, [x26]
  403c04:	strb	wzr, [x23, #128]
  403c08:	str	x0, [x23, #144]
  403c0c:	cbz	w22, 403c54 <__fxstatat@plt+0xbe4>
  403c10:	ldr	w2, [x23, #16]
  403c14:	mov	x4, x21
  403c18:	mov	w3, w28
  403c1c:	mov	x1, x20
  403c20:	mov	x0, x24
  403c24:	bl	405308 <__fxstatat@plt+0x2298>
  403c28:	tst	w0, #0xff
  403c2c:	b.ne	403c5c <__fxstatat@plt+0xbec>  // b.any
  403c30:	mov	w0, #0x0                   	// #0
  403c34:	mov	sp, x29
  403c38:	ldp	x19, x20, [sp, #16]
  403c3c:	ldp	x21, x22, [sp, #32]
  403c40:	ldp	x23, x24, [sp, #48]
  403c44:	ldp	x25, x26, [sp, #64]
  403c48:	ldp	x27, x28, [sp, #80]
  403c4c:	ldp	x29, x30, [sp], #352
  403c50:	ret
  403c54:	mov	w2, #0x0                   	// #0
  403c58:	b	403c14 <__fxstatat@plt+0xba4>
  403c5c:	cbz	w22, 403dac <__fxstatat@plt+0xd3c>
  403c60:	mov	w0, #0x1                   	// #1
  403c64:	strb	w0, [x25]
  403c68:	ldr	w1, [x23, #16]
  403c6c:	ldrb	w0, [x21, #29]
  403c70:	cbnz	w0, 403ce8 <__fxstatat@plt+0xc78>
  403c74:	ldrb	w0, [x21, #30]
  403c78:	mov	w22, #0x12                  	// #18
  403c7c:	cmp	w0, #0x0
  403c80:	csel	w22, w22, wzr, ne  // ne = any
  403c84:	ldrb	w0, [x21, #32]
  403c88:	and	w22, w22, w1
  403c8c:	cmp	w0, #0x0
  403c90:	mov	w0, #0x1ff                 	// #511
  403c94:	csel	w1, w1, w0, eq  // eq = none
  403c98:	mov	x0, x20
  403c9c:	bic	w1, w1, w22
  403ca0:	and	w1, w1, #0xfff
  403ca4:	bl	403020 <mkdir@plt>
  403ca8:	cbz	w0, 403cf0 <__fxstatat@plt+0xc80>
  403cac:	bl	402fd0 <__errno_location@plt>
  403cb0:	ldr	w21, [x0]
  403cb4:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  403cb8:	add	x1, x1, #0x793
  403cbc:	mov	w2, #0x5                   	// #5
  403cc0:	mov	x0, #0x0                   	// #0
  403cc4:	bl	402f30 <dcgettext@plt>
  403cc8:	mov	x1, x20
  403ccc:	mov	x19, x0
  403cd0:	mov	w0, #0x4                   	// #4
  403cd4:	bl	40c0e4 <__fxstatat@plt+0x9074>
  403cd8:	mov	x2, x19
  403cdc:	mov	x3, x0
  403ce0:	mov	w1, w21
  403ce4:	b	403bb8 <__fxstatat@plt+0xb48>
  403ce8:	mov	w22, #0x3f                  	// #63
  403cec:	b	403c84 <__fxstatat@plt+0xc14>
  403cf0:	cbz	x27, 403d08 <__fxstatat@plt+0xc98>
  403cf4:	mov	x3, x20
  403cf8:	mov	x2, x24
  403cfc:	mov	x1, x27
  403d00:	mov	w0, #0x1                   	// #1
  403d04:	bl	402b50 <__printf_chk@plt>
  403d08:	add	x1, x29, #0x60
  403d0c:	mov	x0, x20
  403d10:	bl	40f660 <__fxstatat@plt+0xc5f0>
  403d14:	cbz	w0, 403d30 <__fxstatat@plt+0xcc0>
  403d18:	bl	402fd0 <__errno_location@plt>
  403d1c:	ldr	w21, [x0]
  403d20:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  403d24:	mov	w2, #0x5                   	// #5
  403d28:	add	x1, x1, #0x774
  403d2c:	b	403cc0 <__fxstatat@plt+0xc50>
  403d30:	ldrb	w0, [x21, #30]
  403d34:	cbnz	w0, 403d74 <__fxstatat@plt+0xd04>
  403d38:	ldr	w0, [x29, #112]
  403d3c:	bics	wzr, w22, w0
  403d40:	b.eq	403d4c <__fxstatat@plt+0xcdc>  // b.none
  403d44:	bl	405724 <__fxstatat@plt+0x26b4>
  403d48:	bic	w22, w22, w0
  403d4c:	ldr	w0, [x29, #112]
  403d50:	bics	wzr, w22, w0
  403d54:	b.ne	403d64 <__fxstatat@plt+0xcf4>  // b.any
  403d58:	and	w1, w0, #0x1c0
  403d5c:	cmp	w1, #0x1c0
  403d60:	b.eq	403d74 <__fxstatat@plt+0xd04>  // b.none
  403d64:	orr	w22, w0, w22
  403d68:	mov	w0, #0x1                   	// #1
  403d6c:	str	w22, [x23, #16]
  403d70:	strb	w0, [x23, #128]
  403d74:	ldr	w1, [x29, #112]
  403d78:	and	w0, w1, #0x1c0
  403d7c:	cmp	w0, #0x1c0
  403d80:	b.eq	403e28 <__fxstatat@plt+0xdb8>  // b.none
  403d84:	orr	w1, w1, #0x1c0
  403d88:	mov	x0, x20
  403d8c:	bl	402ad0 <chmod@plt>
  403d90:	cbz	w0, 403e28 <__fxstatat@plt+0xdb8>
  403d94:	bl	402fd0 <__errno_location@plt>
  403d98:	ldr	w21, [x0]
  403d9c:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  403da0:	mov	w2, #0x5                   	// #5
  403da4:	add	x1, x1, #0x7ac
  403da8:	b	403cc0 <__fxstatat@plt+0xc50>
  403dac:	ldr	w0, [x29, #112]
  403db0:	and	w0, w0, #0xf000
  403db4:	cmp	w0, #0x4, lsl #12
  403db8:	b.eq	403df0 <__fxstatat@plt+0xd80>  // b.none
  403dbc:	mov	w2, #0x5                   	// #5
  403dc0:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  403dc4:	mov	x0, #0x0                   	// #0
  403dc8:	add	x1, x1, #0x7c7
  403dcc:	bl	402f30 <dcgettext@plt>
  403dd0:	mov	x19, x0
  403dd4:	mov	x1, x20
  403dd8:	mov	w0, #0x4                   	// #4
  403ddc:	bl	40c0e4 <__fxstatat@plt+0x9074>
  403de0:	mov	x2, x19
  403de4:	mov	x3, x0
  403de8:	mov	w1, #0x0                   	// #0
  403dec:	b	403bb8 <__fxstatat@plt+0xb48>
  403df0:	strb	wzr, [x25]
  403df4:	ldr	x0, [x21, #32]
  403df8:	tst	x0, #0xff000000ff00
  403dfc:	b.eq	403e30 <__fxstatat@plt+0xdc0>  // b.none
  403e00:	ldrb	w1, [x21, #37]
  403e04:	mov	x3, x21
  403e08:	mov	x0, x20
  403e0c:	mov	w2, #0x0                   	// #0
  403e10:	bl	4053c8 <__fxstatat@plt+0x2358>
  403e14:	tst	w0, #0xff
  403e18:	b.ne	403e30 <__fxstatat@plt+0xdc0>  // b.any
  403e1c:	ldrb	w0, [x21, #38]
  403e20:	cbz	w0, 403e30 <__fxstatat@plt+0xdc0>
  403e24:	b	403c30 <__fxstatat@plt+0xbc0>
  403e28:	ldrb	w0, [x25]
  403e2c:	cbz	w0, 403df4 <__fxstatat@plt+0xd84>
  403e30:	mov	x0, x19
  403e34:	mov	w1, #0x2f                  	// #47
  403e38:	strb	w1, [x0], #1
  403e3c:	ldrb	w1, [x0]
  403e40:	cmp	w1, #0x2f
  403e44:	b.ne	403b20 <__fxstatat@plt+0xab0>  // b.any
  403e48:	add	x0, x0, #0x1
  403e4c:	b	403e3c <__fxstatat@plt+0xdcc>
  403e50:	ldr	w0, [x29, #112]
  403e54:	and	w0, w0, #0xf000
  403e58:	cmp	w0, #0x4, lsl #12
  403e5c:	b.eq	403e80 <__fxstatat@plt+0xe10>  // b.none
  403e60:	mov	w2, #0x5                   	// #5
  403e64:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  403e68:	mov	x0, #0x0                   	// #0
  403e6c:	add	x1, x1, #0x7c7
  403e70:	bl	402f30 <dcgettext@plt>
  403e74:	mov	x19, x0
  403e78:	mov	x1, x22
  403e7c:	b	403dd8 <__fxstatat@plt+0xd68>
  403e80:	strb	wzr, [x25]
  403e84:	b	403b30 <__fxstatat@plt+0xac0>
  403e88:	stp	x29, x30, [sp, #-96]!
  403e8c:	mov	x29, sp
  403e90:	stp	x19, x20, [sp, #16]
  403e94:	mov	x20, x0
  403e98:	mov	x19, x2
  403e9c:	stp	x21, x22, [sp, #32]
  403ea0:	mov	x22, x3
  403ea4:	stp	x23, x24, [sp, #48]
  403ea8:	mov	x23, x1
  403eac:	bl	4028b0 <strlen@plt>
  403eb0:	add	x1, x0, #0x10
  403eb4:	add	x2, x0, #0x1
  403eb8:	and	x1, x1, #0xfffffffffffffff0
  403ebc:	mov	w24, #0x2f                  	// #47
  403ec0:	sub	sp, sp, x1
  403ec4:	mov	x1, x20
  403ec8:	mov	x0, sp
  403ecc:	bl	402890 <memcpy@plt>
  403ed0:	mov	x20, x0
  403ed4:	add	x23, x0, x23
  403ed8:	cbnz	x19, 403ee4 <__fxstatat@plt+0xe74>
  403edc:	mov	w21, #0x1                   	// #1
  403ee0:	b	403fc4 <__fxstatat@plt+0xf54>
  403ee4:	ldr	x0, [x19, #136]
  403ee8:	strb	wzr, [x20, x0]
  403eec:	ldrb	w0, [x22, #31]
  403ef0:	cbz	w0, 403f5c <__fxstatat@plt+0xeec>
  403ef4:	ldp	x1, x0, [x19, #72]
  403ef8:	stp	x1, x0, [x29, #64]
  403efc:	ldp	x1, x0, [x19, #88]
  403f00:	stp	x1, x0, [x29, #80]
  403f04:	add	x1, x29, #0x40
  403f08:	mov	x0, x20
  403f0c:	bl	40d428 <__fxstatat@plt+0xa3b8>
  403f10:	cbz	w0, 403f5c <__fxstatat@plt+0xeec>
  403f14:	bl	402fd0 <__errno_location@plt>
  403f18:	ldr	w21, [x0]
  403f1c:	mov	w2, #0x5                   	// #5
  403f20:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  403f24:	mov	x0, #0x0                   	// #0
  403f28:	add	x1, x1, #0x7e8
  403f2c:	bl	402f30 <dcgettext@plt>
  403f30:	mov	x19, x0
  403f34:	mov	x1, x20
  403f38:	mov	w0, #0x4                   	// #4
  403f3c:	bl	40c0e4 <__fxstatat@plt+0x9074>
  403f40:	mov	x3, x0
  403f44:	mov	x2, x19
  403f48:	mov	w1, w21
  403f4c:	mov	w0, #0x0                   	// #0
  403f50:	bl	4028f0 <error@plt>
  403f54:	mov	w21, #0x0                   	// #0
  403f58:	b	403fc4 <__fxstatat@plt+0xf54>
  403f5c:	ldrb	w0, [x22, #29]
  403f60:	cbz	w0, 403ff0 <__fxstatat@plt+0xf80>
  403f64:	ldp	w1, w2, [x19, #24]
  403f68:	mov	x0, x20
  403f6c:	bl	402d70 <lchown@plt>
  403f70:	cbz	w0, 403ff0 <__fxstatat@plt+0xf80>
  403f74:	mov	x0, x22
  403f78:	bl	405524 <__fxstatat@plt+0x24b4>
  403f7c:	ands	w21, w0, #0xff
  403f80:	b.ne	403fe0 <__fxstatat@plt+0xf70>  // b.any
  403f84:	bl	402fd0 <__errno_location@plt>
  403f88:	ldr	w22, [x0]
  403f8c:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  403f90:	add	x1, x1, #0x808
  403f94:	mov	w2, #0x5                   	// #5
  403f98:	mov	x0, #0x0                   	// #0
  403f9c:	bl	402f30 <dcgettext@plt>
  403fa0:	mov	x1, x20
  403fa4:	mov	x19, x0
  403fa8:	mov	w0, #0x4                   	// #4
  403fac:	bl	40c0e4 <__fxstatat@plt+0x9074>
  403fb0:	mov	x2, x19
  403fb4:	mov	x3, x0
  403fb8:	mov	w1, w22
  403fbc:	mov	w0, #0x0                   	// #0
  403fc0:	bl	4028f0 <error@plt>
  403fc4:	mov	sp, x29
  403fc8:	mov	w0, w21
  403fcc:	ldp	x19, x20, [sp, #16]
  403fd0:	ldp	x21, x22, [sp, #32]
  403fd4:	ldp	x23, x24, [sp, #48]
  403fd8:	ldp	x29, x30, [sp], #96
  403fdc:	ret
  403fe0:	ldr	w2, [x19, #28]
  403fe4:	mov	x0, x20
  403fe8:	mov	w1, #0xffffffff            	// #-1
  403fec:	bl	402d70 <lchown@plt>
  403ff0:	ldrb	w21, [x22, #30]
  403ff4:	cbz	w21, 404024 <__fxstatat@plt+0xfb4>
  403ff8:	ldr	w4, [x19, #16]
  403ffc:	mov	w3, #0xffffffff            	// #-1
  404000:	mov	x2, x20
  404004:	mov	w1, w3
  404008:	mov	x0, x23
  40400c:	bl	408ab4 <__fxstatat@plt+0x5a44>
  404010:	cbnz	w0, 403f54 <__fxstatat@plt+0xee4>
  404014:	ldr	x0, [x19, #136]
  404018:	strb	w24, [x20, x0]
  40401c:	ldr	x19, [x19, #144]
  404020:	b	403ed8 <__fxstatat@plt+0xe68>
  404024:	ldrb	w0, [x19, #128]
  404028:	cbz	w0, 404014 <__fxstatat@plt+0xfa4>
  40402c:	ldr	w1, [x19, #16]
  404030:	mov	x0, x20
  404034:	bl	402ad0 <chmod@plt>
  404038:	cbz	w0, 404014 <__fxstatat@plt+0xfa4>
  40403c:	bl	402fd0 <__errno_location@plt>
  404040:	ldr	w22, [x0]
  404044:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  404048:	mov	w2, #0x5                   	// #5
  40404c:	add	x1, x1, #0x82c
  404050:	b	403f98 <__fxstatat@plt+0xf28>
  404054:	stp	x29, x30, [sp, #-176]!
  404058:	mov	x29, sp
  40405c:	stp	x19, x20, [sp, #16]
  404060:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  404064:	stp	x21, x22, [sp, #32]
  404068:	mov	w22, w0
  40406c:	str	x23, [sp, #48]
  404070:	cbz	w0, 4040ac <__fxstatat@plt+0x103c>
  404074:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  404078:	mov	w2, #0x5                   	// #5
  40407c:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  404080:	add	x1, x1, #0x855
  404084:	ldr	x20, [x0, #1176]
  404088:	mov	x0, #0x0                   	// #0
  40408c:	bl	402f30 <dcgettext@plt>
  404090:	mov	x2, x0
  404094:	ldr	x3, [x19, #2416]
  404098:	mov	x0, x20
  40409c:	mov	w1, #0x1                   	// #1
  4040a0:	bl	402d20 <__fprintf_chk@plt>
  4040a4:	mov	w0, w22
  4040a8:	bl	4028e0 <exit@plt>
  4040ac:	mov	w2, #0x5                   	// #5
  4040b0:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  4040b4:	mov	x0, #0x0                   	// #0
  4040b8:	add	x1, x1, #0x87c
  4040bc:	bl	402f30 <dcgettext@plt>
  4040c0:	mov	x1, x0
  4040c4:	ldr	x4, [x19, #2416]
  4040c8:	mov	w0, #0x1                   	// #1
  4040cc:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  4040d0:	adrp	x21, 40f000 <__fxstatat@plt+0xbf90>
  4040d4:	mov	x3, x4
  4040d8:	mov	x2, x4
  4040dc:	bl	402b50 <__printf_chk@plt>
  4040e0:	add	x20, sp, #0x40
  4040e4:	mov	w2, #0x5                   	// #5
  4040e8:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  4040ec:	mov	x0, #0x0                   	// #0
  4040f0:	add	x1, x1, #0x8fb
  4040f4:	bl	402f30 <dcgettext@plt>
  4040f8:	add	x21, x21, #0x852
  4040fc:	ldr	x1, [x19, #1200]
  404100:	bl	402f40 <fputs_unlocked@plt>
  404104:	mov	w2, #0x5                   	// #5
  404108:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  40410c:	mov	x0, #0x0                   	// #0
  404110:	add	x1, x1, #0x935
  404114:	bl	402f30 <dcgettext@plt>
  404118:	ldr	x1, [x19, #1200]
  40411c:	bl	402f40 <fputs_unlocked@plt>
  404120:	mov	w2, #0x5                   	// #5
  404124:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  404128:	mov	x0, #0x0                   	// #0
  40412c:	add	x1, x1, #0x980
  404130:	bl	402f30 <dcgettext@plt>
  404134:	ldr	x1, [x19, #1200]
  404138:	bl	402f40 <fputs_unlocked@plt>
  40413c:	mov	w2, #0x5                   	// #5
  404140:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  404144:	mov	x0, #0x0                   	// #0
  404148:	add	x1, x1, #0xb3a
  40414c:	bl	402f30 <dcgettext@plt>
  404150:	ldr	x1, [x19, #1200]
  404154:	bl	402f40 <fputs_unlocked@plt>
  404158:	mov	w2, #0x5                   	// #5
  40415c:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  404160:	mov	x0, #0x0                   	// #0
  404164:	add	x1, x1, #0xce5
  404168:	bl	402f30 <dcgettext@plt>
  40416c:	ldr	x1, [x19, #1200]
  404170:	bl	402f40 <fputs_unlocked@plt>
  404174:	mov	w2, #0x5                   	// #5
  404178:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  40417c:	mov	x0, #0x0                   	// #0
  404180:	add	x1, x1, #0xd6e
  404184:	bl	402f30 <dcgettext@plt>
  404188:	ldr	x1, [x19, #1200]
  40418c:	bl	402f40 <fputs_unlocked@plt>
  404190:	mov	w2, #0x5                   	// #5
  404194:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  404198:	mov	x0, #0x0                   	// #0
  40419c:	add	x1, x1, #0xe37
  4041a0:	bl	402f30 <dcgettext@plt>
  4041a4:	ldr	x1, [x19, #1200]
  4041a8:	bl	402f40 <fputs_unlocked@plt>
  4041ac:	mov	w2, #0x5                   	// #5
  4041b0:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  4041b4:	mov	x0, #0x0                   	// #0
  4041b8:	add	x1, x1, #0xf8c
  4041bc:	bl	402f30 <dcgettext@plt>
  4041c0:	ldr	x1, [x19, #1200]
  4041c4:	bl	402f40 <fputs_unlocked@plt>
  4041c8:	mov	w2, #0x5                   	// #5
  4041cc:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4041d0:	mov	x0, #0x0                   	// #0
  4041d4:	add	x1, x1, #0x1d
  4041d8:	bl	402f30 <dcgettext@plt>
  4041dc:	ldr	x1, [x19, #1200]
  4041e0:	bl	402f40 <fputs_unlocked@plt>
  4041e4:	mov	w2, #0x5                   	// #5
  4041e8:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4041ec:	mov	x0, #0x0                   	// #0
  4041f0:	add	x1, x1, #0x138
  4041f4:	bl	402f30 <dcgettext@plt>
  4041f8:	ldr	x1, [x19, #1200]
  4041fc:	bl	402f40 <fputs_unlocked@plt>
  404200:	mov	w2, #0x5                   	// #5
  404204:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  404208:	mov	x0, #0x0                   	// #0
  40420c:	add	x1, x1, #0x1fb
  404210:	bl	402f30 <dcgettext@plt>
  404214:	ldr	x1, [x19, #1200]
  404218:	bl	402f40 <fputs_unlocked@plt>
  40421c:	mov	w2, #0x5                   	// #5
  404220:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  404224:	mov	x0, #0x0                   	// #0
  404228:	add	x1, x1, #0x30a
  40422c:	bl	402f30 <dcgettext@plt>
  404230:	ldr	x1, [x19, #1200]
  404234:	bl	402f40 <fputs_unlocked@plt>
  404238:	mov	w2, #0x5                   	// #5
  40423c:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  404240:	mov	x0, #0x0                   	// #0
  404244:	add	x1, x1, #0x448
  404248:	bl	402f30 <dcgettext@plt>
  40424c:	ldr	x1, [x19, #1200]
  404250:	bl	402f40 <fputs_unlocked@plt>
  404254:	mov	w2, #0x5                   	// #5
  404258:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  40425c:	mov	x0, #0x0                   	// #0
  404260:	add	x1, x1, #0x560
  404264:	bl	402f30 <dcgettext@plt>
  404268:	ldr	x1, [x19, #1200]
  40426c:	bl	402f40 <fputs_unlocked@plt>
  404270:	mov	w2, #0x5                   	// #5
  404274:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  404278:	mov	x0, #0x0                   	// #0
  40427c:	add	x1, x1, #0x58d
  404280:	bl	402f30 <dcgettext@plt>
  404284:	ldr	x1, [x19, #1200]
  404288:	bl	402f40 <fputs_unlocked@plt>
  40428c:	mov	w2, #0x5                   	// #5
  404290:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  404294:	mov	x0, #0x0                   	// #0
  404298:	add	x1, x1, #0x5c3
  40429c:	bl	402f30 <dcgettext@plt>
  4042a0:	ldr	x1, [x19, #1200]
  4042a4:	bl	402f40 <fputs_unlocked@plt>
  4042a8:	mov	w2, #0x5                   	// #5
  4042ac:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4042b0:	mov	x0, #0x0                   	// #0
  4042b4:	add	x1, x1, #0x726
  4042b8:	bl	402f30 <dcgettext@plt>
  4042bc:	ldr	x1, [x19, #1200]
  4042c0:	bl	402f40 <fputs_unlocked@plt>
  4042c4:	mov	w2, #0x5                   	// #5
  4042c8:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4042cc:	mov	x0, #0x0                   	// #0
  4042d0:	add	x1, x1, #0x845
  4042d4:	bl	402f30 <dcgettext@plt>
  4042d8:	ldr	x1, [x19, #1200]
  4042dc:	bl	402f40 <fputs_unlocked@plt>
  4042e0:	mov	w2, #0x5                   	// #5
  4042e4:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4042e8:	mov	x0, #0x0                   	// #0
  4042ec:	add	x1, x1, #0x922
  4042f0:	bl	402f30 <dcgettext@plt>
  4042f4:	ldr	x1, [x19, #1200]
  4042f8:	bl	402f40 <fputs_unlocked@plt>
  4042fc:	mov	w2, #0x5                   	// #5
  404300:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  404304:	mov	x0, #0x0                   	// #0
  404308:	add	x1, x1, #0xa00
  40430c:	bl	402f30 <dcgettext@plt>
  404310:	ldr	x1, [x19, #1200]
  404314:	bl	402f40 <fputs_unlocked@plt>
  404318:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40431c:	add	x1, x1, #0x38
  404320:	add	x1, x1, #0x60
  404324:	add	x0, sp, #0x40
  404328:	mov	x2, #0x70                  	// #112
  40432c:	bl	402890 <memcpy@plt>
  404330:	ldr	x1, [x20]
  404334:	cbnz	x1, 4043f0 <__fxstatat@plt+0x1380>
  404338:	ldr	x20, [x20, #8]
  40433c:	mov	w2, #0x5                   	// #5
  404340:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  404344:	mov	x0, #0x0                   	// #0
  404348:	cmp	x20, #0x0
  40434c:	add	x1, x1, #0xaa2
  404350:	csel	x20, x20, x21, ne  // ne = any
  404354:	adrp	x23, 410000 <__fxstatat@plt+0xcf90>
  404358:	add	x23, x23, #0xab9
  40435c:	bl	402f30 <dcgettext@plt>
  404360:	mov	x1, x0
  404364:	mov	x3, x23
  404368:	adrp	x2, 410000 <__fxstatat@plt+0xcf90>
  40436c:	add	x2, x2, #0xae1
  404370:	mov	w0, #0x1                   	// #1
  404374:	bl	402b50 <__printf_chk@plt>
  404378:	mov	x1, #0x0                   	// #0
  40437c:	mov	w0, #0x5                   	// #5
  404380:	bl	403050 <setlocale@plt>
  404384:	cbnz	x0, 404404 <__fxstatat@plt+0x1394>
  404388:	mov	w2, #0x5                   	// #5
  40438c:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  404390:	mov	x0, #0x0                   	// #0
  404394:	add	x1, x1, #0xb3a
  404398:	bl	402f30 <dcgettext@plt>
  40439c:	mov	x1, x0
  4043a0:	mov	x3, x21
  4043a4:	mov	x2, x23
  4043a8:	mov	w0, #0x1                   	// #1
  4043ac:	bl	402b50 <__printf_chk@plt>
  4043b0:	mov	w2, #0x5                   	// #5
  4043b4:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4043b8:	mov	x0, #0x0                   	// #0
  4043bc:	add	x1, x1, #0xb55
  4043c0:	bl	402f30 <dcgettext@plt>
  4043c4:	mov	x1, x0
  4043c8:	cmp	x20, x21
  4043cc:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  4043d0:	adrp	x3, 40f000 <__fxstatat@plt+0xbf90>
  4043d4:	add	x2, x2, #0x40b
  4043d8:	add	x3, x3, #0x704
  4043dc:	mov	w0, #0x1                   	// #1
  4043e0:	csel	x3, x3, x2, eq  // eq = none
  4043e4:	mov	x2, x20
  4043e8:	bl	402b50 <__printf_chk@plt>
  4043ec:	b	4040a4 <__fxstatat@plt+0x1034>
  4043f0:	mov	x0, x21
  4043f4:	bl	402d30 <strcmp@plt>
  4043f8:	cbz	w0, 404338 <__fxstatat@plt+0x12c8>
  4043fc:	add	x20, x20, #0x10
  404400:	b	404330 <__fxstatat@plt+0x12c0>
  404404:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  404408:	mov	x2, #0x3                   	// #3
  40440c:	add	x1, x1, #0xaef
  404410:	bl	402b20 <strncmp@plt>
  404414:	cbz	w0, 404388 <__fxstatat@plt+0x1318>
  404418:	mov	w2, #0x5                   	// #5
  40441c:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  404420:	mov	x0, #0x0                   	// #0
  404424:	add	x1, x1, #0xaf3
  404428:	bl	402f30 <dcgettext@plt>
  40442c:	ldr	x1, [x19, #1200]
  404430:	bl	402f40 <fputs_unlocked@plt>
  404434:	b	404388 <__fxstatat@plt+0x1318>
  404438:	stp	x29, x30, [sp, #-256]!
  40443c:	mov	x29, sp
  404440:	stp	x21, x22, [sp, #32]
  404444:	mov	x22, x1
  404448:	ldr	w1, [x4, #20]
  40444c:	stp	x19, x20, [sp, #16]
  404450:	mov	w19, w0
  404454:	tst	w1, #0xffff00
  404458:	and	w0, w3, #0xff
  40445c:	cset	w3, ne  // ne = any
  404460:	cmp	x2, #0x0
  404464:	stp	x23, x24, [sp, #48]
  404468:	cset	w1, eq  // eq = none
  40446c:	stp	x25, x26, [sp, #64]
  404470:	cmp	w1, w19
  404474:	stp	x27, x28, [sp, #80]
  404478:	strb	wzr, [x29, #110]
  40447c:	b.lt	4044ec <__fxstatat@plt+0x147c>  // b.tstop
  404480:	cmp	w19, #0x1
  404484:	mov	w2, #0x5                   	// #5
  404488:	b.eq	4044b0 <__fxstatat@plt+0x1440>  // b.none
  40448c:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  404490:	add	x1, x1, #0xb92
  404494:	mov	x0, #0x0                   	// #0
  404498:	bl	402f30 <dcgettext@plt>
  40449c:	mov	w1, #0x0                   	// #0
  4044a0:	mov	x2, x0
  4044a4:	mov	w0, #0x0                   	// #0
  4044a8:	bl	4028f0 <error@plt>
  4044ac:	b	4044e4 <__fxstatat@plt+0x1474>
  4044b0:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4044b4:	mov	x0, #0x0                   	// #0
  4044b8:	add	x1, x1, #0xba7
  4044bc:	bl	402f30 <dcgettext@plt>
  4044c0:	ldr	x1, [x22]
  4044c4:	mov	x19, x0
  4044c8:	mov	w0, #0x4                   	// #4
  4044cc:	bl	40c0e4 <__fxstatat@plt+0x9074>
  4044d0:	mov	x2, x19
  4044d4:	mov	x3, x0
  4044d8:	mov	w1, #0x0                   	// #0
  4044dc:	mov	w0, #0x0                   	// #0
  4044e0:	bl	4028f0 <error@plt>
  4044e4:	mov	w0, #0x1                   	// #1
  4044e8:	bl	404054 <__fxstatat@plt+0xfe4>
  4044ec:	adrp	x25, 426000 <__fxstatat@plt+0x22f90>
  4044f0:	mov	x23, x2
  4044f4:	mov	x20, x4
  4044f8:	add	x25, x25, #0x4d0
  4044fc:	cbz	w0, 404580 <__fxstatat@plt+0x1510>
  404500:	cbz	x2, 404528 <__fxstatat@plt+0x14b8>
  404504:	mov	w2, #0x5                   	// #5
  404508:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  40450c:	mov	x0, #0x0                   	// #0
  404510:	add	x1, x1, #0xbd1
  404514:	bl	402f30 <dcgettext@plt>
  404518:	mov	x2, x0
  40451c:	mov	w1, #0x0                   	// #0
  404520:	mov	w0, #0x1                   	// #1
  404524:	bl	4028f0 <error@plt>
  404528:	cmp	w19, #0x2
  40452c:	b.le	404550 <__fxstatat@plt+0x14e0>
  404530:	mov	w2, #0x5                   	// #5
  404534:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  404538:	mov	x0, #0x0                   	// #0
  40453c:	add	x1, x1, #0xc17
  404540:	bl	402f30 <dcgettext@plt>
  404544:	mov	x19, x0
  404548:	ldr	x1, [x22, #16]
  40454c:	b	4044c8 <__fxstatat@plt+0x1458>
  404550:	add	x19, x22, w19, sxtw #3
  404554:	add	x2, x29, #0x6e
  404558:	add	x1, x29, #0x80
  40455c:	ldur	x0, [x19, #-8]
  404560:	bl	403870 <__fxstatat@plt+0x800>
  404564:	ldrb	w0, [x25, #89]
  404568:	ldp	x21, x19, [x22]
  40456c:	cbz	w0, 4047bc <__fxstatat@plt+0x174c>
  404570:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  404574:	mov	w2, #0x5                   	// #5
  404578:	add	x1, x1, #0xc48
  40457c:	b	404494 <__fxstatat@plt+0x1424>
  404580:	cbnz	x2, 4045b8 <__fxstatat@plt+0x1548>
  404584:	cmp	w19, #0x1
  404588:	b.eq	404564 <__fxstatat@plt+0x14f4>  // b.none
  40458c:	mov	x21, #0xfffffffffffffff8    	// #-8
  404590:	add	x2, x29, #0x6e
  404594:	add	x21, x21, w19, sxtw #3
  404598:	add	x1, x29, #0x80
  40459c:	ldr	x0, [x22, x21]
  4045a0:	bl	403870 <__fxstatat@plt+0x800>
  4045a4:	tst	w0, #0xff
  4045a8:	b.eq	4046b8 <__fxstatat@plt+0x1648>  // b.none
  4045ac:	sub	w19, w19, #0x1
  4045b0:	ldr	x23, [x22, w19, sxtw #3]
  4045b4:	cbz	x23, 404564 <__fxstatat@plt+0x14f4>
  4045b8:	cmp	w19, #0x1
  4045bc:	b.eq	4045d0 <__fxstatat@plt+0x1560>  // b.none
  4045c0:	mov	x0, x20
  4045c4:	bl	405450 <__fxstatat@plt+0x23e0>
  4045c8:	mov	x0, x20
  4045cc:	bl	405494 <__fxstatat@plt+0x2424>
  4045d0:	adrp	x28, 410000 <__fxstatat@plt+0xcf90>
  4045d4:	add	x28, x28, #0xc45
  4045d8:	mov	x27, #0x0                   	// #0
  4045dc:	mov	w24, #0x1                   	// #1
  4045e0:	ldrb	w0, [x25, #88]
  4045e4:	str	xzr, [x29, #120]
  4045e8:	ldr	x26, [x22, x27, lsl #3]
  4045ec:	cbz	w0, 4045f8 <__fxstatat@plt+0x1588>
  4045f0:	mov	x0, x26
  4045f4:	bl	4099b0 <__fxstatat@plt+0x6940>
  4045f8:	ldrb	w0, [x25, #89]
  4045fc:	cbz	w0, 4046f8 <__fxstatat@plt+0x1688>
  404600:	mov	x0, x26
  404604:	bl	4028b0 <strlen@plt>
  404608:	add	x1, x0, #0x10
  40460c:	add	x2, x0, #0x1
  404610:	and	x1, x1, #0xfffffffffffffff0
  404614:	sub	sp, sp, x1
  404618:	mov	x1, x26
  40461c:	mov	x0, sp
  404620:	bl	402890 <memcpy@plt>
  404624:	mov	x21, x0
  404628:	bl	4099b0 <__fxstatat@plt+0x6940>
  40462c:	mov	x1, x21
  404630:	add	x2, x29, #0x78
  404634:	mov	x0, x23
  404638:	bl	409cb0 <__fxstatat@plt+0x6c40>
  40463c:	ldrb	w1, [x20, #46]
  404640:	adrp	x2, 410000 <__fxstatat@plt+0xcf90>
  404644:	add	x2, x2, #0xb88
  404648:	mov	x21, x0
  40464c:	cmp	w1, #0x0
  404650:	mov	x5, x20
  404654:	ldr	x1, [x29, #120]
  404658:	csel	x2, x2, xzr, ne  // ne = any
  40465c:	add	x4, x29, #0x6e
  404660:	add	x3, x29, #0x70
  404664:	sub	x1, x1, x0
  404668:	bl	403a74 <__fxstatat@plt+0xa04>
  40466c:	tst	w0, #0xff
  404670:	b.ne	404748 <__fxstatat@plt+0x16d8>  // b.any
  404674:	mov	w24, #0x0                   	// #0
  404678:	ldrb	w0, [x25, #89]
  40467c:	cbnz	w0, 4047b0 <__fxstatat@plt+0x1740>
  404680:	mov	x0, x21
  404684:	add	x27, x27, #0x1
  404688:	bl	402db0 <free@plt>
  40468c:	cmp	w19, w27
  404690:	b.gt	4045e0 <__fxstatat@plt+0x1570>
  404694:	mov	sp, x29
  404698:	mov	w0, w24
  40469c:	ldp	x19, x20, [sp, #16]
  4046a0:	ldp	x21, x22, [sp, #32]
  4046a4:	ldp	x23, x24, [sp, #48]
  4046a8:	ldp	x25, x26, [sp, #64]
  4046ac:	ldp	x27, x28, [sp, #80]
  4046b0:	ldp	x29, x30, [sp], #256
  4046b4:	ret
  4046b8:	cmp	w19, #0x2
  4046bc:	b.eq	404564 <__fxstatat@plt+0x14f4>  // b.none
  4046c0:	mov	w2, #0x5                   	// #5
  4046c4:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4046c8:	mov	x0, #0x0                   	// #0
  4046cc:	add	x1, x1, #0xc28
  4046d0:	bl	402f30 <dcgettext@plt>
  4046d4:	mov	x19, x0
  4046d8:	ldr	x1, [x22, x21]
  4046dc:	mov	w0, #0x4                   	// #4
  4046e0:	bl	40c0e4 <__fxstatat@plt+0x9074>
  4046e4:	mov	x3, x0
  4046e8:	mov	x2, x19
  4046ec:	mov	w1, #0x0                   	// #0
  4046f0:	mov	w0, #0x1                   	// #1
  4046f4:	bl	4028f0 <error@plt>
  4046f8:	mov	x0, x26
  4046fc:	bl	409920 <__fxstatat@plt+0x68b0>
  404700:	mov	x21, x0
  404704:	bl	4028b0 <strlen@plt>
  404708:	add	x1, x0, #0x10
  40470c:	add	x2, x0, #0x1
  404710:	and	x1, x1, #0xfffffffffffffff0
  404714:	sub	sp, sp, x1
  404718:	mov	x1, x21
  40471c:	mov	x0, sp
  404720:	bl	402890 <memcpy@plt>
  404724:	mov	x21, x0
  404728:	bl	4099b0 <__fxstatat@plt+0x6940>
  40472c:	mov	x1, x28
  404730:	mov	x0, x21
  404734:	bl	402d30 <strcmp@plt>
  404738:	cbnz	w0, 404790 <__fxstatat@plt+0x1720>
  40473c:	mov	x0, x23
  404740:	bl	40ddb0 <__fxstatat@plt+0xad40>
  404744:	mov	x21, x0
  404748:	ldrb	w2, [x29, #110]
  40474c:	add	x4, x29, #0x6f
  404750:	mov	x3, x20
  404754:	mov	x1, x21
  404758:	mov	x0, x26
  40475c:	mov	x5, #0x0                   	// #0
  404760:	bl	4082a0 <__fxstatat@plt+0x5230>
  404764:	and	w24, w24, w0
  404768:	ldrb	w0, [x25, #89]
  40476c:	cbz	w0, 404678 <__fxstatat@plt+0x1608>
  404770:	ldp	x2, x1, [x29, #112]
  404774:	mov	x3, x20
  404778:	mov	x0, x21
  40477c:	sub	x1, x1, x21
  404780:	bl	403e88 <__fxstatat@plt+0xe18>
  404784:	and	w0, w0, #0xff
  404788:	and	w24, w24, w0
  40478c:	b	404678 <__fxstatat@plt+0x1608>
  404790:	mov	x1, x21
  404794:	mov	x0, x23
  404798:	mov	x2, #0x0                   	// #0
  40479c:	bl	409cb0 <__fxstatat@plt+0x6c40>
  4047a0:	b	404744 <__fxstatat@plt+0x16d4>
  4047a4:	ldr	x1, [x0, #144]
  4047a8:	str	x1, [x29, #112]
  4047ac:	bl	402db0 <free@plt>
  4047b0:	ldr	x0, [x29, #112]
  4047b4:	cbnz	x0, 4047a4 <__fxstatat@plt+0x1734>
  4047b8:	b	404680 <__fxstatat@plt+0x1610>
  4047bc:	ldrb	w0, [x20, #22]
  4047c0:	cbz	w0, 404824 <__fxstatat@plt+0x17b4>
  4047c4:	ldr	w22, [x20]
  4047c8:	cbz	w22, 404824 <__fxstatat@plt+0x17b4>
  4047cc:	mov	x1, x19
  4047d0:	mov	x0, x21
  4047d4:	bl	402d30 <strcmp@plt>
  4047d8:	cbnz	w0, 404824 <__fxstatat@plt+0x17b4>
  4047dc:	ldrb	w0, [x29, #110]
  4047e0:	cbnz	w0, 404824 <__fxstatat@plt+0x17b4>
  4047e4:	ldr	w0, [x29, #144]
  4047e8:	and	w0, w0, #0xf000
  4047ec:	cmp	w0, #0x8, lsl #12
  4047f0:	b.ne	404824 <__fxstatat@plt+0x17b4>  // b.any
  4047f4:	mov	x1, x19
  4047f8:	mov	w2, w22
  4047fc:	mov	w0, #0xffffff9c            	// #-100
  404800:	bl	409568 <__fxstatat@plt+0x64f8>
  404804:	add	x3, x25, #0x8
  404808:	mov	x1, x20
  40480c:	mov	x19, x0
  404810:	mov	x2, #0x50                  	// #80
  404814:	mov	x0, x3
  404818:	bl	402890 <memcpy@plt>
  40481c:	mov	x20, x0
  404820:	str	wzr, [x25, #8]
  404824:	add	x4, x29, #0x78
  404828:	mov	x3, x20
  40482c:	mov	x1, x19
  404830:	mov	x0, x21
  404834:	mov	x5, #0x0                   	// #0
  404838:	mov	w2, #0x0                   	// #0
  40483c:	bl	4082a0 <__fxstatat@plt+0x5230>
  404840:	and	w24, w0, #0xff
  404844:	b	404694 <__fxstatat@plt+0x1624>
  404848:	ret
  40484c:	mov	w0, #0x4                   	// #4
  404850:	b	40c0e4 <__fxstatat@plt+0x9074>
  404854:	and	w1, w1, #0xf000
  404858:	cmp	w1, #0xa, lsl #12
  40485c:	b.ne	404878 <__fxstatat@plt+0x1808>  // b.any
  404860:	mov	w0, #0x1                   	// #1
  404864:	ret
  404868:	mov	w0, #0x1                   	// #1
  40486c:	ldr	x19, [sp, #16]
  404870:	ldp	x29, x30, [sp], #32
  404874:	ret
  404878:	stp	x29, x30, [sp, #-32]!
  40487c:	mov	x29, sp
  404880:	str	x19, [sp, #16]
  404884:	mov	x19, x0
  404888:	bl	40dba0 <__fxstatat@plt+0xab30>
  40488c:	tst	w0, #0xff
  404890:	b.ne	404868 <__fxstatat@plt+0x17f8>  // b.any
  404894:	mov	x0, x19
  404898:	mov	w1, #0x2                   	// #2
  40489c:	bl	4029f0 <euidaccess@plt>
  4048a0:	cmp	w0, #0x0
  4048a4:	cset	w0, eq  // eq = none
  4048a8:	b	40486c <__fxstatat@plt+0x17fc>
  4048ac:	stp	x29, x30, [sp, #-64]!
  4048b0:	mov	x29, sp
  4048b4:	stp	x19, x20, [sp, #16]
  4048b8:	adrp	x20, 426000 <__fxstatat@plt+0x22f90>
  4048bc:	mov	x19, x1
  4048c0:	stp	x21, x22, [sp, #32]
  4048c4:	mov	w21, w0
  4048c8:	add	x22, x20, #0x530
  4048cc:	ldr	x0, [x20, #1328]
  4048d0:	str	x23, [sp, #48]
  4048d4:	cbnz	x0, 404900 <__fxstatat@plt+0x1890>
  4048d8:	adrp	x23, 426000 <__fxstatat@plt+0x22f90>
  4048dc:	mov	x1, #0x1                   	// #1
  4048e0:	ldr	x0, [x23, #1040]
  4048e4:	bl	402bc0 <calloc@plt>
  4048e8:	str	x0, [x20, #1328]
  4048ec:	cbnz	x0, 404900 <__fxstatat@plt+0x1890>
  4048f0:	add	x0, x22, #0x8
  4048f4:	str	x0, [x20, #1328]
  4048f8:	mov	x0, #0x400                 	// #1024
  4048fc:	str	x0, [x23, #1040]
  404900:	adrp	x23, 426000 <__fxstatat@plt+0x22f90>
  404904:	cbnz	x19, 404920 <__fxstatat@plt+0x18b0>
  404908:	mov	w0, #0x1                   	// #1
  40490c:	ldp	x19, x20, [sp, #16]
  404910:	ldp	x21, x22, [sp, #32]
  404914:	ldr	x23, [sp, #48]
  404918:	ldp	x29, x30, [sp], #64
  40491c:	ret
  404920:	ldr	x20, [x23, #1040]
  404924:	mov	w0, w21
  404928:	ldr	x1, [x22]
  40492c:	cmp	x20, x19
  404930:	csel	x20, x20, x19, ls  // ls = plast
  404934:	mov	x2, x20
  404938:	bl	409dbc <__fxstatat@plt+0x6d4c>
  40493c:	cmp	x0, x20
  404940:	b.ne	40494c <__fxstatat@plt+0x18dc>  // b.any
  404944:	sub	x19, x19, x0
  404948:	b	404904 <__fxstatat@plt+0x1894>
  40494c:	mov	w0, #0x0                   	// #0
  404950:	b	40490c <__fxstatat@plt+0x189c>
  404954:	stp	x29, x30, [sp, #-32]!
  404958:	mov	x3, x2
  40495c:	mov	x2, x1
  404960:	mov	x29, sp
  404964:	mov	w1, #0x3                   	// #3
  404968:	str	x19, [sp, #16]
  40496c:	bl	402f80 <fallocate@plt>
  404970:	mov	w19, w0
  404974:	tbz	w0, #31, 404990 <__fxstatat@plt+0x1920>
  404978:	bl	402fd0 <__errno_location@plt>
  40497c:	ldr	w0, [x0]
  404980:	cmp	w0, #0x5f
  404984:	b.eq	4049a0 <__fxstatat@plt+0x1930>  // b.none
  404988:	cmp	w0, #0x26
  40498c:	csel	w19, w19, wzr, ne  // ne = any
  404990:	mov	w0, w19
  404994:	ldr	x19, [sp, #16]
  404998:	ldp	x29, x30, [sp], #32
  40499c:	ret
  4049a0:	mov	w19, #0x0                   	// #0
  4049a4:	b	404990 <__fxstatat@plt+0x1920>
  4049a8:	mov	x3, x1
  4049ac:	mov	w1, w2
  4049b0:	tbnz	w0, #31, 4049b8 <__fxstatat@plt+0x1948>
  4049b4:	b	402ba0 <fchmod@plt>
  4049b8:	mov	x0, x3
  4049bc:	b	402ad0 <chmod@plt>
  4049c0:	stp	x29, x30, [sp, #-48]!
  4049c4:	mov	x7, x2
  4049c8:	mov	x29, sp
  4049cc:	ldrb	w2, [x4, #35]
  4049d0:	cbz	w2, 404a6c <__fxstatat@plt+0x19fc>
  4049d4:	ldrb	w2, [x4, #40]
  4049d8:	cbnz	w2, 404a6c <__fxstatat@plt+0x19fc>
  4049dc:	ldrb	w2, [x4, #41]
  4049e0:	mov	w6, #0x0                   	// #0
  4049e4:	cbz	w2, 404a74 <__fxstatat@plt+0x1a04>
  4049e8:	mov	w5, #0x0                   	// #0
  4049ec:	cmp	w6, #0x0
  4049f0:	adrp	x8, 404000 <__fxstatat@plt+0xf90>
  4049f4:	add	x8, x8, #0xaa4
  4049f8:	orr	w5, w5, w6
  4049fc:	ldr	x2, [x4, #32]
  404a00:	adrp	x4, 404000 <__fxstatat@plt+0xf90>
  404a04:	add	x4, x4, #0xb44
  404a08:	csel	x4, x4, x8, ne  // ne = any
  404a0c:	str	x4, [sp, #24]
  404a10:	adrp	x4, 404000 <__fxstatat@plt+0xf90>
  404a14:	add	x4, x4, #0x84c
  404a18:	str	x4, [sp, #32]
  404a1c:	adrp	x4, 404000 <__fxstatat@plt+0xf90>
  404a20:	add	x4, x4, #0x848
  404a24:	str	x4, [sp, #40]
  404a28:	cmp	w1, #0x0
  404a2c:	and	x2, x2, #0xff000000ff00
  404a30:	ccmp	w3, #0x0, #0x1, ge  // ge = tcont
  404a34:	b.lt	404a7c <__fxstatat@plt+0x1a0c>  // b.tstop
  404a38:	cmp	x2, #0x0
  404a3c:	adrp	x4, 405000 <__fxstatat@plt+0x1f90>
  404a40:	add	x4, x4, #0x284
  404a44:	mov	x2, x7
  404a48:	csel	x4, x4, xzr, ne  // ne = any
  404a4c:	cmp	w5, #0x0
  404a50:	add	x5, sp, #0x18
  404a54:	csel	x5, x5, xzr, ne  // ne = any
  404a58:	bl	402df0 <attr_copy_fd@plt>
  404a5c:	cmp	w0, #0x0
  404a60:	cset	w0, eq  // eq = none
  404a64:	ldp	x29, x30, [sp], #48
  404a68:	ret
  404a6c:	mov	w6, #0x1                   	// #1
  404a70:	b	4049e8 <__fxstatat@plt+0x1978>
  404a74:	mov	w5, #0x1                   	// #1
  404a78:	b	4049ec <__fxstatat@plt+0x197c>
  404a7c:	cmp	x2, #0x0
  404a80:	adrp	x3, 405000 <__fxstatat@plt+0x1f90>
  404a84:	add	x3, x3, #0x284
  404a88:	mov	x1, x7
  404a8c:	csel	x2, x3, xzr, ne  // ne = any
  404a90:	cmp	w5, #0x0
  404a94:	add	x3, sp, #0x18
  404a98:	csel	x3, x3, xzr, ne  // ne = any
  404a9c:	bl	402e90 <attr_copy_file@plt>
  404aa0:	b	404a5c <__fxstatat@plt+0x19ec>
  404aa4:	stp	x29, x30, [sp, #-272]!
  404aa8:	mov	x29, sp
  404aac:	str	x19, [sp, #16]
  404ab0:	mov	x19, x1
  404ab4:	str	q0, [sp, #96]
  404ab8:	str	q1, [sp, #112]
  404abc:	str	q2, [sp, #128]
  404ac0:	str	q3, [sp, #144]
  404ac4:	str	q4, [sp, #160]
  404ac8:	str	q5, [sp, #176]
  404acc:	str	q6, [sp, #192]
  404ad0:	str	q7, [sp, #208]
  404ad4:	stp	x2, x3, [sp, #224]
  404ad8:	stp	x4, x5, [sp, #240]
  404adc:	stp	x6, x7, [sp, #256]
  404ae0:	bl	402fd0 <__errno_location@plt>
  404ae4:	ldr	w1, [x0]
  404ae8:	mov	w0, #0x3d                  	// #61
  404aec:	cmp	w1, #0x5f
  404af0:	ccmp	w1, w0, #0x4, ne  // ne = any
  404af4:	b.eq	404b38 <__fxstatat@plt+0x1ac8>  // b.none
  404af8:	add	x0, sp, #0x110
  404afc:	stp	x0, x0, [sp, #64]
  404b00:	add	x0, sp, #0xe0
  404b04:	str	x0, [sp, #80]
  404b08:	mov	w0, #0xffffffd0            	// #-48
  404b0c:	str	w0, [sp, #88]
  404b10:	mov	w0, #0xffffff80            	// #-128
  404b14:	str	w0, [sp, #92]
  404b18:	mov	w0, #0x0                   	// #0
  404b1c:	ldp	x2, x3, [sp, #64]
  404b20:	stp	x2, x3, [sp, #32]
  404b24:	ldp	x2, x3, [sp, #80]
  404b28:	stp	x2, x3, [sp, #48]
  404b2c:	add	x3, sp, #0x20
  404b30:	mov	x2, x19
  404b34:	bl	40d6b4 <__fxstatat@plt+0xa644>
  404b38:	ldr	x19, [sp, #16]
  404b3c:	ldp	x29, x30, [sp], #272
  404b40:	ret
  404b44:	stp	x29, x30, [sp, #-272]!
  404b48:	mov	x29, sp
  404b4c:	str	x19, [sp, #16]
  404b50:	mov	x19, x1
  404b54:	str	q0, [sp, #96]
  404b58:	str	q1, [sp, #112]
  404b5c:	str	q2, [sp, #128]
  404b60:	str	q3, [sp, #144]
  404b64:	str	q4, [sp, #160]
  404b68:	str	q5, [sp, #176]
  404b6c:	str	q6, [sp, #192]
  404b70:	str	q7, [sp, #208]
  404b74:	stp	x2, x3, [sp, #224]
  404b78:	stp	x4, x5, [sp, #240]
  404b7c:	stp	x6, x7, [sp, #256]
  404b80:	bl	402fd0 <__errno_location@plt>
  404b84:	ldr	w1, [x0]
  404b88:	add	x0, sp, #0x110
  404b8c:	stp	x0, x0, [sp, #64]
  404b90:	add	x0, sp, #0xe0
  404b94:	str	x0, [sp, #80]
  404b98:	mov	w0, #0xffffffd0            	// #-48
  404b9c:	str	w0, [sp, #88]
  404ba0:	mov	w0, #0xffffff80            	// #-128
  404ba4:	str	w0, [sp, #92]
  404ba8:	mov	w0, #0x0                   	// #0
  404bac:	ldp	x2, x3, [sp, #64]
  404bb0:	stp	x2, x3, [sp, #32]
  404bb4:	ldp	x2, x3, [sp, #80]
  404bb8:	stp	x2, x3, [sp, #48]
  404bbc:	add	x3, sp, #0x20
  404bc0:	mov	x2, x19
  404bc4:	bl	40d6b4 <__fxstatat@plt+0xa644>
  404bc8:	ldr	x19, [sp, #16]
  404bcc:	ldp	x29, x30, [sp], #272
  404bd0:	ret
  404bd4:	stp	x29, x30, [sp, #-48]!
  404bd8:	mov	x29, sp
  404bdc:	stp	x19, x20, [sp, #16]
  404be0:	mov	x19, x2
  404be4:	mov	x2, x0
  404be8:	mov	w0, #0x0                   	// #0
  404bec:	str	x21, [sp, #32]
  404bf0:	mov	x21, x1
  404bf4:	mov	w1, #0x4                   	// #4
  404bf8:	bl	40c058 <__fxstatat@plt+0x8fe8>
  404bfc:	mov	x20, x0
  404c00:	mov	x2, x21
  404c04:	mov	w1, #0x4                   	// #4
  404c08:	mov	w0, #0x1                   	// #1
  404c0c:	bl	40c058 <__fxstatat@plt+0x8fe8>
  404c10:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404c14:	mov	x3, x0
  404c18:	mov	x2, x20
  404c1c:	add	x1, x1, #0x81d
  404c20:	mov	w0, #0x1                   	// #1
  404c24:	bl	402b50 <__printf_chk@plt>
  404c28:	cbz	x19, 404c60 <__fxstatat@plt+0x1bf0>
  404c2c:	mov	w2, #0x5                   	// #5
  404c30:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404c34:	mov	x0, #0x0                   	// #0
  404c38:	add	x1, x1, #0x528
  404c3c:	bl	402f30 <dcgettext@plt>
  404c40:	mov	x20, x0
  404c44:	mov	x1, x19
  404c48:	mov	w0, #0x4                   	// #4
  404c4c:	bl	40c0e4 <__fxstatat@plt+0x9074>
  404c50:	mov	x2, x0
  404c54:	mov	x1, x20
  404c58:	mov	w0, #0x1                   	// #1
  404c5c:	bl	402b50 <__printf_chk@plt>
  404c60:	ldp	x19, x20, [sp, #16]
  404c64:	mov	w0, #0xa                   	// #10
  404c68:	ldr	x21, [sp, #32]
  404c6c:	ldp	x29, x30, [sp], #48
  404c70:	b	402bb0 <putchar_unlocked@plt>
  404c74:	stp	x29, x30, [sp, #-48]!
  404c78:	tst	w4, #0xff
  404c7c:	cset	w4, ne  // ne = any
  404c80:	mov	x29, sp
  404c84:	mov	w5, w2
  404c88:	lsl	w4, w4, #10
  404c8c:	mov	w2, #0xffffff9c            	// #-100
  404c90:	mov	w6, #0xffffffff            	// #-1
  404c94:	stp	x19, x20, [sp, #16]
  404c98:	mov	x20, x1
  404c9c:	stp	x21, x22, [sp, #32]
  404ca0:	mov	x21, x0
  404ca4:	and	w22, w3, #0xff
  404ca8:	mov	x3, x1
  404cac:	mov	x1, x0
  404cb0:	mov	w0, w2
  404cb4:	bl	408890 <__fxstatat@plt+0x5820>
  404cb8:	mov	w19, w0
  404cbc:	cmp	w0, #0x0
  404cc0:	b.le	404d30 <__fxstatat@plt+0x1cc0>
  404cc4:	mov	w2, #0x5                   	// #5
  404cc8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404ccc:	mov	x0, #0x0                   	// #0
  404cd0:	add	x1, x1, #0x536
  404cd4:	bl	402f30 <dcgettext@plt>
  404cd8:	mov	x22, x0
  404cdc:	mov	x2, x20
  404ce0:	mov	w1, #0x4                   	// #4
  404ce4:	mov	w0, #0x0                   	// #0
  404ce8:	bl	40c058 <__fxstatat@plt+0x8fe8>
  404cec:	mov	x2, x21
  404cf0:	mov	x20, x0
  404cf4:	mov	w1, #0x4                   	// #4
  404cf8:	mov	w0, #0x1                   	// #1
  404cfc:	bl	40c058 <__fxstatat@plt+0x8fe8>
  404d00:	mov	x4, x0
  404d04:	mov	w1, w19
  404d08:	mov	w19, #0x0                   	// #0
  404d0c:	mov	x3, x20
  404d10:	mov	x2, x22
  404d14:	mov	w0, #0x0                   	// #0
  404d18:	bl	4028f0 <error@plt>
  404d1c:	mov	w0, w19
  404d20:	ldp	x19, x20, [sp, #16]
  404d24:	ldp	x21, x22, [sp, #32]
  404d28:	ldp	x29, x30, [sp], #48
  404d2c:	ret
  404d30:	ands	w19, w22, w0, lsr #31
  404d34:	b.eq	404d70 <__fxstatat@plt+0x1d00>  // b.none
  404d38:	mov	w2, #0x5                   	// #5
  404d3c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404d40:	mov	x0, #0x0                   	// #0
  404d44:	add	x1, x1, #0x557
  404d48:	bl	402f30 <dcgettext@plt>
  404d4c:	mov	x21, x0
  404d50:	mov	x1, x20
  404d54:	mov	w0, #0x4                   	// #4
  404d58:	bl	40c0e4 <__fxstatat@plt+0x9074>
  404d5c:	mov	x2, x0
  404d60:	mov	x1, x21
  404d64:	mov	w0, #0x1                   	// #1
  404d68:	bl	402b50 <__printf_chk@plt>
  404d6c:	b	404d1c <__fxstatat@plt+0x1cac>
  404d70:	mov	w19, #0x1                   	// #1
  404d74:	b	404d1c <__fxstatat@plt+0x1cac>
  404d78:	stp	x29, x30, [sp, #-80]!
  404d7c:	mov	x29, sp
  404d80:	stp	x19, x20, [sp, #16]
  404d84:	mov	x19, x0
  404d88:	mov	x20, x1
  404d8c:	mov	x0, x1
  404d90:	ldr	w1, [x2]
  404d94:	stp	x21, x22, [sp, #32]
  404d98:	mov	x21, x2
  404d9c:	adrp	x22, 426000 <__fxstatat@plt+0x22f90>
  404da0:	str	x23, [sp, #48]
  404da4:	adrp	x23, 426000 <__fxstatat@plt+0x22f90>
  404da8:	bl	404854 <__fxstatat@plt+0x17e4>
  404dac:	tst	w0, #0xff
  404db0:	b.ne	404e4c <__fxstatat@plt+0x1ddc>  // b.any
  404db4:	ldr	w0, [x21]
  404db8:	add	x1, sp, #0x40
  404dbc:	bl	409b40 <__fxstatat@plt+0x6ad0>
  404dc0:	strb	wzr, [sp, #74]
  404dc4:	ldrb	w0, [x19, #24]
  404dc8:	mov	w2, #0x5                   	// #5
  404dcc:	ldr	x23, [x23, #1176]
  404dd0:	cbnz	w0, 404de0 <__fxstatat@plt+0x1d70>
  404dd4:	ldr	w0, [x19, #20]
  404dd8:	tst	w0, #0xffff00
  404ddc:	b.eq	404e40 <__fxstatat@plt+0x1dd0>  // b.none
  404de0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404de4:	add	x1, x1, #0x563
  404de8:	mov	x0, #0x0                   	// #0
  404dec:	bl	402f30 <dcgettext@plt>
  404df0:	mov	x1, x20
  404df4:	mov	x19, x0
  404df8:	ldr	x22, [x22, #2416]
  404dfc:	mov	w0, #0x4                   	// #4
  404e00:	bl	40c0e4 <__fxstatat@plt+0x9074>
  404e04:	mov	x4, x0
  404e08:	ldr	w5, [x21]
  404e0c:	add	x6, sp, #0x41
  404e10:	mov	x3, x22
  404e14:	mov	x2, x19
  404e18:	mov	x0, x23
  404e1c:	and	x5, x5, #0xfff
  404e20:	mov	w1, #0x1                   	// #1
  404e24:	bl	402d20 <__fprintf_chk@plt>
  404e28:	bl	40e014 <__fxstatat@plt+0xafa4>
  404e2c:	ldp	x19, x20, [sp, #16]
  404e30:	ldp	x21, x22, [sp, #32]
  404e34:	ldr	x23, [sp, #48]
  404e38:	ldp	x29, x30, [sp], #80
  404e3c:	ret
  404e40:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404e44:	add	x1, x1, #0x590
  404e48:	b	404de8 <__fxstatat@plt+0x1d78>
  404e4c:	ldr	x21, [x23, #1176]
  404e50:	mov	w2, #0x5                   	// #5
  404e54:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404e58:	mov	x0, #0x0                   	// #0
  404e5c:	add	x1, x1, #0x5c1
  404e60:	bl	402f30 <dcgettext@plt>
  404e64:	ldr	x22, [x22, #2416]
  404e68:	mov	x19, x0
  404e6c:	mov	x1, x20
  404e70:	mov	w0, #0x4                   	// #4
  404e74:	bl	40c0e4 <__fxstatat@plt+0x9074>
  404e78:	mov	x4, x0
  404e7c:	mov	x3, x22
  404e80:	mov	x2, x19
  404e84:	mov	x0, x21
  404e88:	mov	w1, #0x1                   	// #1
  404e8c:	bl	402d20 <__fprintf_chk@plt>
  404e90:	b	404e28 <__fxstatat@plt+0x1db8>
  404e94:	stp	x29, x30, [sp, #-48]!
  404e98:	mov	x29, sp
  404e9c:	stp	x19, x20, [sp, #16]
  404ea0:	mov	x19, x1
  404ea4:	mov	x20, x3
  404ea8:	mov	x1, x3
  404eac:	stp	x21, x22, [sp, #32]
  404eb0:	and	w22, w2, #0xff
  404eb4:	mov	w21, w0
  404eb8:	mov	w2, #0x1                   	// #1
  404ebc:	bl	402a00 <lseek@plt>
  404ec0:	tbz	x0, #63, 404f0c <__fxstatat@plt+0x1e9c>
  404ec4:	bl	402fd0 <__errno_location@plt>
  404ec8:	ldr	w21, [x0]
  404ecc:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404ed0:	add	x1, x1, #0x5d4
  404ed4:	mov	w2, #0x5                   	// #5
  404ed8:	mov	x0, #0x0                   	// #0
  404edc:	bl	402f30 <dcgettext@plt>
  404ee0:	mov	x1, x19
  404ee4:	mov	x20, x0
  404ee8:	mov	w0, #0x4                   	// #4
  404eec:	bl	40c0e4 <__fxstatat@plt+0x9074>
  404ef0:	mov	x2, x20
  404ef4:	mov	x3, x0
  404ef8:	mov	w1, w21
  404efc:	mov	w0, #0x0                   	// #0
  404f00:	bl	4028f0 <error@plt>
  404f04:	mov	w0, #0x0                   	// #0
  404f08:	b	404f14 <__fxstatat@plt+0x1ea4>
  404f0c:	cbnz	w22, 404f24 <__fxstatat@plt+0x1eb4>
  404f10:	mov	w0, #0x1                   	// #1
  404f14:	ldp	x19, x20, [sp, #16]
  404f18:	ldp	x21, x22, [sp, #32]
  404f1c:	ldp	x29, x30, [sp], #48
  404f20:	ret
  404f24:	sub	x1, x0, x20
  404f28:	mov	x2, x20
  404f2c:	mov	w0, w21
  404f30:	bl	404954 <__fxstatat@plt+0x18e4>
  404f34:	tbz	w0, #31, 404f10 <__fxstatat@plt+0x1ea0>
  404f38:	bl	402fd0 <__errno_location@plt>
  404f3c:	ldr	w21, [x0]
  404f40:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404f44:	mov	w2, #0x5                   	// #5
  404f48:	add	x1, x1, #0x5e4
  404f4c:	b	404ed8 <__fxstatat@plt+0x1e68>
  404f50:	stp	x29, x30, [sp, #-176]!
  404f54:	cmp	x4, #0x0
  404f58:	mov	x29, sp
  404f5c:	stp	x23, x24, [sp, #48]
  404f60:	stp	x27, x28, [sp, #80]
  404f64:	str	w0, [sp, #168]
  404f68:	and	w0, w5, #0xff
  404f6c:	ldp	x23, x28, [sp, #176]
  404f70:	str	w0, [sp, #132]
  404f74:	ldr	x0, [sp, #192]
  404f78:	stp	x19, x20, [sp, #16]
  404f7c:	mov	x19, #0x0                   	// #0
  404f80:	stp	x21, x22, [sp, #32]
  404f84:	mov	w21, w1
  404f88:	mov	x22, x7
  404f8c:	stp	x25, x26, [sp, #64]
  404f90:	mov	w25, #0x0                   	// #0
  404f94:	strb	wzr, [x0]
  404f98:	str	xzr, [x28]
  404f9c:	stp	x2, x3, [sp, #96]
  404fa0:	str	x4, [sp, #112]
  404fa4:	str	x6, [sp, #136]
  404fa8:	str	x0, [sp, #144]
  404fac:	csel	x0, x3, x4, eq  // eq = none
  404fb0:	str	x0, [sp, #152]
  404fb4:	cbz	x23, 40502c <__fxstatat@plt+0x1fbc>
  404fb8:	ldp	x1, x0, [sp, #96]
  404fbc:	cmp	x23, x0
  404fc0:	csel	x2, x23, x0, ls  // ls = plast
  404fc4:	ldr	w0, [sp, #168]
  404fc8:	bl	402f00 <read@plt>
  404fcc:	mov	x20, x0
  404fd0:	cmp	x0, #0x0
  404fd4:	b.ge	405028 <__fxstatat@plt+0x1fb8>  // b.tcont
  404fd8:	bl	402fd0 <__errno_location@plt>
  404fdc:	ldr	w20, [x0]
  404fe0:	cmp	w20, #0x4
  404fe4:	b.eq	404fb4 <__fxstatat@plt+0x1f44>  // b.none
  404fe8:	mov	w2, #0x5                   	// #5
  404fec:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404ff0:	mov	x0, #0x0                   	// #0
  404ff4:	add	x1, x1, #0x5fa
  404ff8:	bl	402f30 <dcgettext@plt>
  404ffc:	mov	x19, x0
  405000:	ldr	x1, [sp, #136]
  405004:	mov	w0, #0x4                   	// #4
  405008:	bl	40c0e4 <__fxstatat@plt+0x9074>
  40500c:	mov	x3, x0
  405010:	mov	x2, x19
  405014:	mov	w1, w20
  405018:	mov	w0, #0x0                   	// #0
  40501c:	bl	4028f0 <error@plt>
  405020:	mov	w6, #0x0                   	// #0
  405024:	b	405034 <__fxstatat@plt+0x1fc4>
  405028:	b.ne	405054 <__fxstatat@plt+0x1fe4>  // b.any
  40502c:	cbnz	w25, 405258 <__fxstatat@plt+0x21e8>
  405030:	mov	w6, #0x1                   	// #1
  405034:	mov	w0, w6
  405038:	ldp	x19, x20, [sp, #16]
  40503c:	ldp	x21, x22, [sp, #32]
  405040:	ldp	x23, x24, [sp, #48]
  405044:	ldp	x25, x26, [sp, #64]
  405048:	ldp	x27, x28, [sp, #80]
  40504c:	ldp	x29, x30, [sp], #176
  405050:	ret
  405054:	ldr	x11, [sp, #96]
  405058:	mov	x27, x0
  40505c:	ldr	x0, [x28]
  405060:	mov	x24, x11
  405064:	ldr	x26, [sp, #152]
  405068:	add	x0, x0, x20
  40506c:	str	x0, [x28]
  405070:	ldr	x0, [sp, #112]
  405074:	cmp	x26, x27
  405078:	csel	x26, x26, x27, ls  // ls = plast
  40507c:	mov	w10, w25
  405080:	cmp	x0, #0x0
  405084:	mov	x3, x19
  405088:	cset	w5, ne  // ne = any
  40508c:	cmp	x26, #0x0
  405090:	csel	w25, w5, wzr, ne  // ne = any
  405094:	cbz	w25, 40517c <__fxstatat@plt+0x210c>
  405098:	mov	x1, x24
  40509c:	mov	x2, x26
  4050a0:	ldrb	w0, [x1]
  4050a4:	cbnz	w0, 405184 <__fxstatat@plt+0x2114>
  4050a8:	add	x1, x1, #0x1
  4050ac:	subs	x2, x2, #0x1
  4050b0:	b.eq	4050e4 <__fxstatat@plt+0x2074>  // b.none
  4050b4:	tst	x2, #0xf
  4050b8:	b.ne	4050a0 <__fxstatat@plt+0x2030>  // b.any
  4050bc:	mov	x0, x24
  4050c0:	str	x3, [sp, #120]
  4050c4:	str	x11, [sp, #160]
  4050c8:	str	w10, [sp, #172]
  4050cc:	bl	402cf0 <memcmp@plt>
  4050d0:	ldr	w10, [sp, #172]
  4050d4:	cmp	w0, #0x0
  4050d8:	ldr	x3, [sp, #120]
  4050dc:	cset	w25, eq  // eq = none
  4050e0:	ldr	x11, [sp, #160]
  4050e4:	cmp	x19, #0x0
  4050e8:	cset	w0, ne  // ne = any
  4050ec:	eor	w9, w25, w10
  4050f0:	cmp	x26, x27
  4050f4:	and	w9, w0, w9
  4050f8:	cset	w1, eq  // eq = none
  4050fc:	eor	w0, w25, #0x1
  405100:	mov	x19, x26
  405104:	tst	w1, w0
  405108:	b.ne	40518c <__fxstatat@plt+0x211c>  // b.any
  40510c:	cmp	x26, #0x0
  405110:	cset	w0, eq  // eq = none
  405114:	orr	w6, w9, w0
  405118:	cbz	w6, 4051fc <__fxstatat@plt+0x218c>
  40511c:	str	w0, [sp, #120]
  405120:	cbnz	w9, 405128 <__fxstatat@plt+0x20b8>
  405124:	add	x3, x3, x26
  405128:	cbnz	w10, 4051bc <__fxstatat@plt+0x214c>
  40512c:	mov	x2, x3
  405130:	mov	x1, x11
  405134:	mov	w0, w21
  405138:	str	x3, [sp, #160]
  40513c:	str	w9, [sp, #172]
  405140:	bl	409dbc <__fxstatat@plt+0x6d4c>
  405144:	ldr	x3, [sp, #160]
  405148:	ldr	w9, [sp, #172]
  40514c:	cmp	x3, x0
  405150:	b.ne	405194 <__fxstatat@plt+0x2124>  // b.any
  405154:	ldr	w0, [sp, #120]
  405158:	cbnz	w0, 4051e0 <__fxstatat@plt+0x2170>
  40515c:	mov	x11, x24
  405160:	add	x24, x24, x26
  405164:	subs	x27, x27, x26
  405168:	b.ne	405070 <__fxstatat@plt+0x2000>  // b.any
  40516c:	ldr	x0, [sp, #144]
  405170:	sub	x23, x23, x20
  405174:	strb	w25, [x0]
  405178:	b	404fb4 <__fxstatat@plt+0x1f44>
  40517c:	mov	w25, w10
  405180:	b	4050e4 <__fxstatat@plt+0x2074>
  405184:	mov	w25, #0x0                   	// #0
  405188:	b	4050e4 <__fxstatat@plt+0x2074>
  40518c:	mov	w0, #0x1                   	// #1
  405190:	b	40511c <__fxstatat@plt+0x20ac>
  405194:	bl	402fd0 <__errno_location@plt>
  405198:	ldr	w20, [x0]
  40519c:	mov	w2, #0x5                   	// #5
  4051a0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4051a4:	mov	x0, #0x0                   	// #0
  4051a8:	add	x1, x1, #0x60b
  4051ac:	bl	402f30 <dcgettext@plt>
  4051b0:	mov	x19, x0
  4051b4:	mov	x1, x22
  4051b8:	b	405004 <__fxstatat@plt+0x1f94>
  4051bc:	ldrb	w2, [sp, #132]
  4051c0:	mov	x1, x22
  4051c4:	mov	w0, w21
  4051c8:	str	w9, [sp, #160]
  4051cc:	bl	404e94 <__fxstatat@plt+0x1e24>
  4051d0:	ands	w6, w0, #0xff
  4051d4:	ldr	w9, [sp, #160]
  4051d8:	b.ne	405154 <__fxstatat@plt+0x20e4>  // b.any
  4051dc:	b	405034 <__fxstatat@plt+0x1fc4>
  4051e0:	cmp	x26, #0x0
  4051e4:	mov	x11, x24
  4051e8:	csel	x27, x27, xzr, ne  // ne = any
  4051ec:	cmp	w9, #0x0
  4051f0:	csel	x19, x26, xzr, ne  // ne = any
  4051f4:	csel	x26, x26, xzr, eq  // eq = none
  4051f8:	b	405160 <__fxstatat@plt+0x20f0>
  4051fc:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  405200:	sub	x0, x0, x26
  405204:	cmp	x0, x3
  405208:	b.cc	405214 <__fxstatat@plt+0x21a4>  // b.lo, b.ul, b.last
  40520c:	add	x19, x3, x26
  405210:	b	405160 <__fxstatat@plt+0x20f0>
  405214:	mov	w2, #0x5                   	// #5
  405218:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40521c:	mov	x0, #0x0                   	// #0
  405220:	add	x1, x1, #0x61c
  405224:	str	w6, [sp, #96]
  405228:	bl	402f30 <dcgettext@plt>
  40522c:	ldr	x1, [sp, #136]
  405230:	mov	x19, x0
  405234:	mov	w0, #0x4                   	// #4
  405238:	bl	40c0e4 <__fxstatat@plt+0x9074>
  40523c:	mov	x3, x0
  405240:	mov	x2, x19
  405244:	mov	w1, #0x0                   	// #0
  405248:	mov	w0, #0x0                   	// #0
  40524c:	bl	4028f0 <error@plt>
  405250:	ldr	w6, [sp, #96]
  405254:	b	405034 <__fxstatat@plt+0x1fc4>
  405258:	ldrb	w2, [sp, #132]
  40525c:	mov	x3, x19
  405260:	mov	x1, x22
  405264:	mov	w0, w21
  405268:	ldp	x19, x20, [sp, #16]
  40526c:	ldp	x21, x22, [sp, #32]
  405270:	ldp	x23, x24, [sp, #48]
  405274:	ldp	x25, x26, [sp, #64]
  405278:	ldp	x27, x28, [sp, #80]
  40527c:	ldp	x29, x30, [sp], #176
  405280:	b	404e94 <__fxstatat@plt+0x1e24>
  405284:	stp	x29, x30, [sp, #-32]!
  405288:	mov	x2, #0x10                  	// #16
  40528c:	mov	x29, sp
  405290:	stp	x19, x20, [sp, #16]
  405294:	mov	x20, x1
  405298:	mov	x19, x0
  40529c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4052a0:	add	x1, x1, #0x630
  4052a4:	bl	402b20 <strncmp@plt>
  4052a8:	cbz	w0, 4052c0 <__fxstatat@plt+0x2250>
  4052ac:	mov	x1, x20
  4052b0:	mov	x0, x19
  4052b4:	bl	402eb0 <attr_copy_check_permissions@plt>
  4052b8:	cmp	w0, #0x0
  4052bc:	cset	w0, ne  // ne = any
  4052c0:	ldp	x19, x20, [sp, #16]
  4052c4:	ldp	x29, x30, [sp], #32
  4052c8:	ret
  4052cc:	stp	x29, x30, [sp, #-32]!
  4052d0:	mov	x29, sp
  4052d4:	str	x19, [sp, #16]
  4052d8:	bl	402fd0 <__errno_location@plt>
  4052dc:	mov	w19, #0x5f                  	// #95
  4052e0:	str	w19, [x0]
  4052e4:	mov	w2, #0x5                   	// #5
  4052e8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4052ec:	mov	x0, #0x0                   	// #0
  4052f0:	add	x1, x1, #0x641
  4052f4:	bl	402f30 <dcgettext@plt>
  4052f8:	mov	x2, x0
  4052fc:	mov	w1, w19
  405300:	mov	w0, #0x1                   	// #1
  405304:	bl	4028f0 <error@plt>
  405308:	stp	x29, x30, [sp, #-48]!
  40530c:	mov	x29, sp
  405310:	stp	x21, x22, [sp, #32]
  405314:	mov	x21, x0
  405318:	ldrb	w0, [x4, #37]
  40531c:	stp	x19, x20, [sp, #16]
  405320:	mov	x19, x4
  405324:	cbz	w0, 40539c <__fxstatat@plt+0x232c>
  405328:	ldrb	w0, [x4, #35]
  40532c:	cbz	w0, 405394 <__fxstatat@plt+0x2324>
  405330:	ldrb	w20, [x4, #38]
  405334:	mov	w22, #0x5f                  	// #95
  405338:	bl	402fd0 <__errno_location@plt>
  40533c:	str	w22, [x0]
  405340:	cbz	w20, 40537c <__fxstatat@plt+0x230c>
  405344:	mov	w2, #0x5                   	// #5
  405348:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40534c:	mov	x0, #0x0                   	// #0
  405350:	add	x1, x1, #0x675
  405354:	bl	402f30 <dcgettext@plt>
  405358:	mov	x20, x0
  40535c:	mov	x1, x21
  405360:	mov	w0, #0x4                   	// #4
  405364:	bl	40c0e4 <__fxstatat@plt+0x9074>
  405368:	mov	x3, x0
  40536c:	mov	x2, x20
  405370:	mov	w1, w22
  405374:	mov	w0, #0x0                   	// #0
  405378:	bl	4028f0 <error@plt>
  40537c:	ldrb	w0, [x19, #38]
  405380:	eor	w0, w0, #0x1
  405384:	ldp	x19, x20, [sp, #16]
  405388:	ldp	x21, x22, [sp, #32]
  40538c:	ldp	x29, x30, [sp], #48
  405390:	ret
  405394:	mov	w20, #0x1                   	// #1
  405398:	b	405334 <__fxstatat@plt+0x22c4>
  40539c:	ldrb	w0, [x4, #33]
  4053a0:	cbz	w0, 4053c0 <__fxstatat@plt+0x2350>
  4053a4:	and	w20, w3, #0xff
  4053a8:	cbz	w20, 405384 <__fxstatat@plt+0x2314>
  4053ac:	bl	402fd0 <__errno_location@plt>
  4053b0:	mov	w1, #0x5f                  	// #95
  4053b4:	str	w1, [x0]
  4053b8:	mov	w0, w20
  4053bc:	b	405384 <__fxstatat@plt+0x2314>
  4053c0:	mov	w0, #0x1                   	// #1
  4053c4:	b	405384 <__fxstatat@plt+0x2314>
  4053c8:	stp	x29, x30, [sp, #-48]!
  4053cc:	mov	x29, sp
  4053d0:	stp	x19, x20, [sp, #16]
  4053d4:	mov	x20, x0
  4053d8:	ldrb	w0, [x3, #35]
  4053dc:	str	x21, [sp, #32]
  4053e0:	cbz	w0, 405448 <__fxstatat@plt+0x23d8>
  4053e4:	ldrb	w19, [x3, #38]
  4053e8:	mov	w21, #0x5f                  	// #95
  4053ec:	bl	402fd0 <__errno_location@plt>
  4053f0:	str	w21, [x0]
  4053f4:	cbz	w19, 405434 <__fxstatat@plt+0x23c4>
  4053f8:	mov	w2, #0x5                   	// #5
  4053fc:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  405400:	mov	x0, #0x0                   	// #0
  405404:	add	x1, x1, #0x69a
  405408:	bl	402f30 <dcgettext@plt>
  40540c:	mov	x19, x0
  405410:	mov	x2, x20
  405414:	mov	w1, #0x4                   	// #4
  405418:	mov	w0, #0x0                   	// #0
  40541c:	bl	40c058 <__fxstatat@plt+0x8fe8>
  405420:	mov	x2, x19
  405424:	mov	x3, x0
  405428:	mov	w1, w21
  40542c:	mov	w0, #0x0                   	// #0
  405430:	bl	4028f0 <error@plt>
  405434:	mov	w0, #0x0                   	// #0
  405438:	ldp	x19, x20, [sp, #16]
  40543c:	ldr	x21, [sp, #32]
  405440:	ldp	x29, x30, [sp], #48
  405444:	ret
  405448:	mov	w19, #0x1                   	// #1
  40544c:	b	4053e8 <__fxstatat@plt+0x2378>
  405450:	stp	x29, x30, [sp, #-32]!
  405454:	mov	x1, #0x0                   	// #0
  405458:	adrp	x4, 40a000 <__fxstatat@plt+0x6f90>
  40545c:	mov	x29, sp
  405460:	str	x19, [sp, #16]
  405464:	mov	x19, x0
  405468:	add	x4, x4, #0xc28
  40546c:	adrp	x3, 40a000 <__fxstatat@plt+0x6f90>
  405470:	adrp	x2, 40a000 <__fxstatat@plt+0x6f90>
  405474:	add	x3, x3, #0xb8c
  405478:	add	x2, x2, #0xb44
  40547c:	mov	x0, #0x3d                  	// #61
  405480:	bl	40a558 <__fxstatat@plt+0x74e8>
  405484:	str	x0, [x19, #64]
  405488:	ldr	x19, [sp, #16]
  40548c:	ldp	x29, x30, [sp], #32
  405490:	ret
  405494:	stp	x29, x30, [sp, #-32]!
  405498:	mov	x1, #0x0                   	// #0
  40549c:	adrp	x4, 40a000 <__fxstatat@plt+0x6f90>
  4054a0:	mov	x29, sp
  4054a4:	str	x19, [sp, #16]
  4054a8:	mov	x19, x0
  4054ac:	add	x4, x4, #0xc28
  4054b0:	adrp	x3, 40a000 <__fxstatat@plt+0x6f90>
  4054b4:	adrp	x2, 40a000 <__fxstatat@plt+0x6f90>
  4054b8:	add	x3, x3, #0xb8c
  4054bc:	add	x2, x2, #0xb7c
  4054c0:	mov	x0, #0x3d                  	// #61
  4054c4:	bl	40a558 <__fxstatat@plt+0x74e8>
  4054c8:	str	x0, [x19, #72]
  4054cc:	ldr	x19, [sp, #16]
  4054d0:	ldp	x29, x30, [sp], #32
  4054d4:	ret
  4054d8:	stp	x29, x30, [sp, #-32]!
  4054dc:	mov	x29, sp
  4054e0:	str	x19, [sp, #16]
  4054e4:	mov	x19, x0
  4054e8:	stp	xzr, xzr, [x0]
  4054ec:	stp	xzr, xzr, [x0, #16]
  4054f0:	stp	xzr, xzr, [x0, #32]
  4054f4:	stp	xzr, xzr, [x0, #48]
  4054f8:	stp	xzr, xzr, [x0, #64]
  4054fc:	bl	402920 <geteuid@plt>
  405500:	cmp	w0, #0x0
  405504:	cset	w0, eq  // eq = none
  405508:	strb	w0, [x19, #26]
  40550c:	strb	w0, [x19, #27]
  405510:	mov	w0, #0xffffffff            	// #-1
  405514:	str	w0, [x19, #52]
  405518:	ldr	x19, [sp, #16]
  40551c:	ldp	x29, x30, [sp], #32
  405520:	ret
  405524:	stp	x29, x30, [sp, #-32]!
  405528:	mov	x29, sp
  40552c:	str	x19, [sp, #16]
  405530:	mov	x19, x0
  405534:	bl	402fd0 <__errno_location@plt>
  405538:	ldr	w0, [x0]
  40553c:	cmp	w0, #0x1
  405540:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  405544:	b.ne	405560 <__fxstatat@plt+0x24f0>  // b.any
  405548:	ldrb	w0, [x19, #26]
  40554c:	eor	w0, w0, #0x1
  405550:	and	w0, w0, #0x1
  405554:	ldr	x19, [sp, #16]
  405558:	ldp	x29, x30, [sp], #32
  40555c:	ret
  405560:	mov	w0, #0x0                   	// #0
  405564:	b	405550 <__fxstatat@plt+0x24e0>
  405568:	stp	x29, x30, [sp, #-64]!
  40556c:	tst	w4, #0xff
  405570:	mov	x29, sp
  405574:	stp	x19, x20, [sp, #16]
  405578:	mov	x19, x0
  40557c:	mov	x20, x1
  405580:	stp	x21, x22, [sp, #32]
  405584:	mov	w21, w2
  405588:	stp	x23, x24, [sp, #48]
  40558c:	ldp	w22, w23, [x3, #24]
  405590:	b.ne	405648 <__fxstatat@plt+0x25d8>  // b.any
  405594:	ldr	x0, [x0, #24]
  405598:	and	x0, x0, #0xffffffffffffff
  40559c:	and	x0, x0, #0xffff0000000000ff
  4055a0:	cbnz	x0, 4055ac <__fxstatat@plt+0x253c>
  4055a4:	ldrb	w1, [x19, #43]
  4055a8:	cbz	w1, 405648 <__fxstatat@plt+0x25d8>
  4055ac:	ldr	w2, [x5]
  4055b0:	cbz	x0, 405640 <__fxstatat@plt+0x25d0>
  4055b4:	ldr	w0, [x3, #16]
  4055b8:	and	w2, w2, w0
  4055bc:	mov	w1, w21
  4055c0:	and	w2, w2, #0x1c0
  4055c4:	mov	x0, x20
  4055c8:	bl	40add0 <__fxstatat@plt+0x7d60>
  4055cc:	cbz	w0, 405648 <__fxstatat@plt+0x25d8>
  4055d0:	bl	402fd0 <__errno_location@plt>
  4055d4:	ldr	w21, [x0]
  4055d8:	cmp	w21, #0x1
  4055dc:	ccmp	w21, #0x16, #0x4, ne  // ne = any
  4055e0:	b.ne	4055ec <__fxstatat@plt+0x257c>  // b.any
  4055e4:	ldrb	w0, [x19, #27]
  4055e8:	cbz	w0, 405624 <__fxstatat@plt+0x25b4>
  4055ec:	mov	w2, #0x5                   	// #5
  4055f0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4055f4:	mov	x0, #0x0                   	// #0
  4055f8:	add	x1, x1, #0x6c3
  4055fc:	bl	402f30 <dcgettext@plt>
  405600:	mov	x22, x0
  405604:	mov	x1, x20
  405608:	mov	w0, #0x4                   	// #4
  40560c:	bl	40c0e4 <__fxstatat@plt+0x9074>
  405610:	mov	x3, x0
  405614:	mov	x2, x22
  405618:	mov	w1, w21
  40561c:	mov	w0, #0x0                   	// #0
  405620:	bl	4028f0 <error@plt>
  405624:	ldrb	w0, [x19, #36]
  405628:	neg	w0, w0
  40562c:	ldp	x19, x20, [sp, #16]
  405630:	ldp	x21, x22, [sp, #32]
  405634:	ldp	x23, x24, [sp, #48]
  405638:	ldp	x29, x30, [sp], #64
  40563c:	ret
  405640:	ldr	w0, [x19, #16]
  405644:	b	4055b8 <__fxstatat@plt+0x2548>
  405648:	mov	w2, w23
  40564c:	mov	w1, w22
  405650:	cmn	w21, #0x1
  405654:	b.eq	4056e4 <__fxstatat@plt+0x2674>  // b.none
  405658:	mov	w0, w21
  40565c:	bl	403010 <fchown@plt>
  405660:	cbnz	w0, 40566c <__fxstatat@plt+0x25fc>
  405664:	mov	w0, #0x1                   	// #1
  405668:	b	40562c <__fxstatat@plt+0x25bc>
  40566c:	bl	402fd0 <__errno_location@plt>
  405670:	ldr	w24, [x0]
  405674:	mov	x22, x0
  405678:	cmp	w24, #0x1
  40567c:	ccmp	w24, #0x16, #0x4, ne  // ne = any
  405680:	b.ne	405698 <__fxstatat@plt+0x2628>  // b.any
  405684:	mov	w2, w23
  405688:	mov	w0, w21
  40568c:	mov	w1, #0xffffffff            	// #-1
  405690:	bl	403010 <fchown@plt>
  405694:	str	w24, [x22]
  405698:	mov	x0, x19
  40569c:	bl	405524 <__fxstatat@plt+0x24b4>
  4056a0:	tst	w0, #0xff
  4056a4:	b.ne	40571c <__fxstatat@plt+0x26ac>  // b.any
  4056a8:	bl	402fd0 <__errno_location@plt>
  4056ac:	ldr	w22, [x0]
  4056b0:	mov	w2, #0x5                   	// #5
  4056b4:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  4056b8:	mov	x0, #0x0                   	// #0
  4056bc:	add	x1, x1, #0x808
  4056c0:	bl	402f30 <dcgettext@plt>
  4056c4:	mov	x21, x0
  4056c8:	mov	x1, x20
  4056cc:	mov	w0, #0x4                   	// #4
  4056d0:	bl	40c0e4 <__fxstatat@plt+0x9074>
  4056d4:	mov	x3, x0
  4056d8:	mov	x2, x21
  4056dc:	mov	w1, w22
  4056e0:	b	40561c <__fxstatat@plt+0x25ac>
  4056e4:	mov	x0, x20
  4056e8:	bl	402d70 <lchown@plt>
  4056ec:	cbz	w0, 405664 <__fxstatat@plt+0x25f4>
  4056f0:	bl	402fd0 <__errno_location@plt>
  4056f4:	ldr	w24, [x0]
  4056f8:	mov	x22, x0
  4056fc:	cmp	w24, #0x1
  405700:	ccmp	w24, #0x16, #0x4, ne  // ne = any
  405704:	b.ne	405698 <__fxstatat@plt+0x2628>  // b.any
  405708:	mov	w2, w23
  40570c:	mov	w1, w21
  405710:	mov	x0, x20
  405714:	bl	402d70 <lchown@plt>
  405718:	b	405694 <__fxstatat@plt+0x2624>
  40571c:	mov	w0, #0x0                   	// #0
  405720:	b	40562c <__fxstatat@plt+0x25bc>
  405724:	stp	x29, x30, [sp, #-32]!
  405728:	mov	x29, sp
  40572c:	str	x19, [sp, #16]
  405730:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  405734:	add	x19, x19, #0x410
  405738:	ldr	w0, [x19, #8]
  40573c:	cmn	w0, #0x1
  405740:	b.ne	405754 <__fxstatat@plt+0x26e4>  // b.any
  405744:	mov	w0, #0x0                   	// #0
  405748:	bl	402fa0 <umask@plt>
  40574c:	str	w0, [x19, #8]
  405750:	bl	402fa0 <umask@plt>
  405754:	ldr	w0, [x19, #8]
  405758:	ldr	x19, [sp, #16]
  40575c:	ldp	x29, x30, [sp], #32
  405760:	ret
  405764:	sub	sp, sp, #0x350
  405768:	stp	x29, x30, [sp, #32]
  40576c:	add	x29, sp, #0x20
  405770:	stp	x27, x28, [sp, #112]
  405774:	mov	x28, x0
  405778:	and	w0, w6, #0xff
  40577c:	str	w0, [x29, #216]
  405780:	and	w27, w2, #0xff
  405784:	ldr	x0, [x29, #816]
  405788:	stp	x19, x20, [sp, #48]
  40578c:	mov	x19, x1
  405790:	stp	x21, x22, [sp, #64]
  405794:	stp	x23, x24, [sp, #80]
  405798:	mov	x23, x7
  40579c:	ldr	w24, [x5, #52]
  4057a0:	stp	x25, x26, [sp, #96]
  4057a4:	mov	x25, x5
  4057a8:	strb	wzr, [x0]
  4057ac:	str	x4, [x29, #176]
  4057b0:	ldrb	w0, [x5, #24]
  4057b4:	str	x3, [x29, #192]
  4057b8:	ldr	x21, [x29, #824]
  4057bc:	cbz	w0, 4057fc <__fxstatat@plt+0x278c>
  4057c0:	tbz	w24, #31, 4057ec <__fxstatat@plt+0x277c>
  4057c4:	mov	x3, x1
  4057c8:	mov	w2, #0xffffff9c            	// #-100
  4057cc:	mov	x1, x28
  4057d0:	mov	w0, w2
  4057d4:	mov	w4, #0x1                   	// #1
  4057d8:	bl	40c2cc <__fxstatat@plt+0x925c>
  4057dc:	mov	w24, w0
  4057e0:	cbz	w0, 4057ec <__fxstatat@plt+0x277c>
  4057e4:	bl	402fd0 <__errno_location@plt>
  4057e8:	ldr	w24, [x0]
  4057ec:	cmp	w24, #0x0
  4057f0:	cset	w27, eq  // eq = none
  4057f4:	cbz	x21, 4057fc <__fxstatat@plt+0x278c>
  4057f8:	strb	w27, [x21]
  4057fc:	cbnz	w24, 40586c <__fxstatat@plt+0x27fc>
  405800:	ldrb	w0, [x25, #49]
  405804:	cbnz	w0, 405928 <__fxstatat@plt+0x28b8>
  405808:	mov	x20, x19
  40580c:	ldr	w0, [x25, #4]
  405810:	add	x1, x29, #0x130
  405814:	cmp	w0, #0x2
  405818:	mov	x0, x20
  40581c:	b.ne	405888 <__fxstatat@plt+0x2818>  // b.any
  405820:	bl	40f660 <__fxstatat@plt+0xc5f0>
  405824:	cmp	w0, #0x0
  405828:	cset	w0, ne  // ne = any
  40582c:	cbz	w0, 405890 <__fxstatat@plt+0x2820>
  405830:	bl	402fd0 <__errno_location@plt>
  405834:	ldr	w21, [x0]
  405838:	mov	w2, #0x5                   	// #5
  40583c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  405840:	mov	x0, #0x0                   	// #0
  405844:	add	x1, x1, #0x6df
  405848:	bl	402f30 <dcgettext@plt>
  40584c:	mov	x19, x0
  405850:	mov	x1, x20
  405854:	mov	w0, #0x4                   	// #4
  405858:	bl	40c0e4 <__fxstatat@plt+0x9074>
  40585c:	mov	x3, x0
  405860:	mov	x2, x19
  405864:	mov	w1, w21
  405868:	b	4058e8 <__fxstatat@plt+0x2878>
  40586c:	cmp	w24, #0x11
  405870:	b.ne	405880 <__fxstatat@plt+0x2810>  // b.any
  405874:	ldr	w0, [x25, #8]
  405878:	cmp	w0, #0x2
  40587c:	b.eq	405928 <__fxstatat@plt+0x28b8>  // b.none
  405880:	mov	x20, x28
  405884:	b	40580c <__fxstatat@plt+0x279c>
  405888:	bl	40f640 <__fxstatat@plt+0xc5d0>
  40588c:	b	405824 <__fxstatat@plt+0x27b4>
  405890:	ldr	w0, [x29, #320]
  405894:	str	w0, [x29, #220]
  405898:	mov	w0, w0
  40589c:	and	w0, w0, #0xf000
  4058a0:	cmp	w0, #0x4, lsl #12
  4058a4:	b.ne	405928 <__fxstatat@plt+0x28b8>  // b.any
  4058a8:	ldrb	w0, [x25, #42]
  4058ac:	cbnz	w0, 405928 <__fxstatat@plt+0x28b8>
  4058b0:	ldrb	w0, [x25, #25]
  4058b4:	mov	w2, #0x5                   	// #5
  4058b8:	cbnz	w0, 40591c <__fxstatat@plt+0x28ac>
  4058bc:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4058c0:	add	x1, x1, #0x6ee
  4058c4:	mov	x0, #0x0                   	// #0
  4058c8:	bl	402f30 <dcgettext@plt>
  4058cc:	mov	x1, x28
  4058d0:	mov	x19, x0
  4058d4:	mov	w0, #0x4                   	// #4
  4058d8:	bl	40c0e4 <__fxstatat@plt+0x9074>
  4058dc:	mov	x2, x19
  4058e0:	mov	x3, x0
  4058e4:	mov	w1, #0x0                   	// #0
  4058e8:	mov	w0, #0x0                   	// #0
  4058ec:	bl	4028f0 <error@plt>
  4058f0:	mov	w27, #0x0                   	// #0
  4058f4:	sub	sp, x29, #0x20
  4058f8:	mov	w0, w27
  4058fc:	ldp	x29, x30, [sp, #32]
  405900:	ldp	x19, x20, [sp, #48]
  405904:	ldp	x21, x22, [sp, #64]
  405908:	ldp	x23, x24, [sp, #80]
  40590c:	ldp	x25, x26, [sp, #96]
  405910:	ldp	x27, x28, [sp, #112]
  405914:	add	sp, sp, #0x350
  405918:	ret
  40591c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  405920:	add	x1, x1, #0x700
  405924:	b	4058c4 <__fxstatat@plt+0x2854>
  405928:	ldr	w0, [x29, #216]
  40592c:	cbz	w0, 4059b4 <__fxstatat@plt+0x2944>
  405930:	ldr	x0, [x25, #72]
  405934:	cbz	x0, 4059b4 <__fxstatat@plt+0x2944>
  405938:	ldr	w1, [x29, #220]
  40593c:	and	w1, w1, #0xf000
  405940:	cmp	w1, #0x4, lsl #12
  405944:	b.eq	4059a4 <__fxstatat@plt+0x2934>  // b.none
  405948:	ldr	w1, [x25]
  40594c:	cbnz	w1, 4059a4 <__fxstatat@plt+0x2934>
  405950:	add	x2, x29, #0x130
  405954:	mov	x1, x28
  405958:	bl	409b00 <__fxstatat@plt+0x6a90>
  40595c:	ands	w20, w0, #0xff
  405960:	b.eq	4059a4 <__fxstatat@plt+0x2934>  // b.none
  405964:	mov	w2, #0x5                   	// #5
  405968:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40596c:	mov	x0, #0x0                   	// #0
  405970:	add	x1, x1, #0x716
  405974:	bl	402f30 <dcgettext@plt>
  405978:	mov	x19, x0
  40597c:	mov	x1, x28
  405980:	mov	w0, #0x4                   	// #4
  405984:	bl	40c0e4 <__fxstatat@plt+0x9074>
  405988:	mov	w27, w20
  40598c:	mov	x3, x0
  405990:	mov	x2, x19
  405994:	mov	w1, #0x0                   	// #0
  405998:	mov	w0, #0x0                   	// #0
  40599c:	bl	4028f0 <error@plt>
  4059a0:	b	4058f4 <__fxstatat@plt+0x2884>
  4059a4:	ldr	x0, [x25, #72]
  4059a8:	add	x2, x29, #0x130
  4059ac:	mov	x1, x28
  4059b0:	bl	409a74 <__fxstatat@plt+0x6a04>
  4059b4:	ldr	w0, [x25, #4]
  4059b8:	cmp	w0, #0x4
  4059bc:	b.eq	405aa4 <__fxstatat@plt+0x2a34>  // b.none
  4059c0:	cmp	w0, #0x3
  4059c4:	ldr	w0, [x29, #216]
  4059c8:	csel	w22, w0, wzr, eq  // eq = none
  4059cc:	and	w22, w22, #0x1
  4059d0:	cbnz	w27, 406518 <__fxstatat@plt+0x34a8>
  4059d4:	cmp	w24, #0x11
  4059d8:	b.ne	4059e8 <__fxstatat@plt+0x2978>  // b.any
  4059dc:	ldr	w0, [x25, #8]
  4059e0:	cmp	w0, #0x2
  4059e4:	b.eq	405b88 <__fxstatat@plt+0x2b18>  // b.none
  4059e8:	ldr	w0, [x29, #220]
  4059ec:	and	w0, w0, #0xf000
  4059f0:	cmp	w0, #0x8, lsl #12
  4059f4:	b.eq	405a10 <__fxstatat@plt+0x29a0>  // b.none
  4059f8:	ldrb	w1, [x25, #20]
  4059fc:	cbz	w1, 405aac <__fxstatat@plt+0x2a3c>
  405a00:	cmp	w0, #0x4, lsl #12
  405a04:	b.eq	405aac <__fxstatat@plt+0x2a3c>  // b.none
  405a08:	cmp	w0, #0xa, lsl #12
  405a0c:	b.eq	405aac <__fxstatat@plt+0x2a3c>  // b.none
  405a10:	ldrb	w0, [x25, #24]
  405a14:	cbnz	w0, 405aac <__fxstatat@plt+0x2a3c>
  405a18:	ldrb	w0, [x25, #44]
  405a1c:	cbnz	w0, 405aac <__fxstatat@plt+0x2a3c>
  405a20:	ldrb	w0, [x25, #23]
  405a24:	cbnz	w0, 405aac <__fxstatat@plt+0x2a3c>
  405a28:	ldr	w0, [x25]
  405a2c:	cbnz	w0, 405aac <__fxstatat@plt+0x2a3c>
  405a30:	ldrb	w20, [x25, #21]
  405a34:	cbnz	w20, 405aac <__fxstatat@plt+0x2a3c>
  405a38:	mov	w3, #0x0                   	// #0
  405a3c:	add	x2, x29, #0x1b0
  405a40:	mov	x1, x19
  405a44:	mov	w0, #0xffffff9c            	// #-100
  405a48:	bl	40f670 <__fxstatat@plt+0xc600>
  405a4c:	cbz	w0, 405b94 <__fxstatat@plt+0x2b24>
  405a50:	bl	402fd0 <__errno_location@plt>
  405a54:	ldr	w20, [x0]
  405a58:	cmp	w20, #0x28
  405a5c:	b.ne	405ab8 <__fxstatat@plt+0x2a48>  // b.any
  405a60:	ldrb	w0, [x25, #22]
  405a64:	cbnz	w0, 405acc <__fxstatat@plt+0x2a5c>
  405a68:	mov	w2, #0x5                   	// #5
  405a6c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  405a70:	mov	x0, #0x0                   	// #0
  405a74:	add	x1, x1, #0x6df
  405a78:	bl	402f30 <dcgettext@plt>
  405a7c:	mov	x21, x0
  405a80:	mov	x1, x19
  405a84:	mov	w0, #0x4                   	// #4
  405a88:	bl	40c0e4 <__fxstatat@plt+0x9074>
  405a8c:	mov	x3, x0
  405a90:	mov	x2, x21
  405a94:	mov	w1, w20
  405a98:	mov	w0, #0x0                   	// #0
  405a9c:	bl	4028f0 <error@plt>
  405aa0:	b	4058f4 <__fxstatat@plt+0x2884>
  405aa4:	mov	w22, #0x1                   	// #1
  405aa8:	b	4059cc <__fxstatat@plt+0x295c>
  405aac:	mov	w20, #0x1                   	// #1
  405ab0:	mov	w3, #0x100                 	// #256
  405ab4:	b	405a3c <__fxstatat@plt+0x29cc>
  405ab8:	cmp	w20, #0x2
  405abc:	b.ne	405a68 <__fxstatat@plt+0x29f8>  // b.any
  405ac0:	mov	w0, #0x1                   	// #1
  405ac4:	str	w0, [x29, #232]
  405ac8:	b	405ad0 <__fxstatat@plt+0x2a60>
  405acc:	str	wzr, [x29, #232]
  405ad0:	cmp	w24, #0x11
  405ad4:	mov	w20, #0x0                   	// #0
  405ad8:	b.ne	406520 <__fxstatat@plt+0x34b0>  // b.any
  405adc:	ldr	w0, [x25, #8]
  405ae0:	cmp	w0, #0x2
  405ae4:	b.eq	405b14 <__fxstatat@plt+0x2aa4>  // b.none
  405ae8:	ldr	x1, [x29, #312]
  405aec:	ldr	x0, [x29, #440]
  405af0:	cmp	x1, x0
  405af4:	b.ne	405b9c <__fxstatat@plt+0x2b2c>  // b.any
  405af8:	ldr	x1, [x29, #304]
  405afc:	ldr	x0, [x29, #432]
  405b00:	cmp	x1, x0
  405b04:	b.ne	405b9c <__fxstatat@plt+0x2b2c>  // b.any
  405b08:	ldrb	w0, [x25, #23]
  405b0c:	cbz	w0, 405c08 <__fxstatat@plt+0x2b98>
  405b10:	mov	w27, #0x1                   	// #1
  405b14:	ldrb	w0, [x25, #45]
  405b18:	cbz	w0, 405f80 <__fxstatat@plt+0x2f10>
  405b1c:	ldr	w0, [x29, #220]
  405b20:	and	w0, w0, #0xf000
  405b24:	cmp	w0, #0x4, lsl #12
  405b28:	b.eq	405f80 <__fxstatat@plt+0x2f10>  // b.none
  405b2c:	ldrb	w0, [x25, #31]
  405b30:	cbz	w0, 405ee8 <__fxstatat@plt+0x2e78>
  405b34:	ldrb	w0, [x25, #24]
  405b38:	cbz	w0, 405ef0 <__fxstatat@plt+0x2e80>
  405b3c:	ldr	x0, [x29, #304]
  405b40:	ldr	x1, [x29, #432]
  405b44:	cmp	x1, x0
  405b48:	cset	w3, ne  // ne = any
  405b4c:	add	x2, x29, #0x130
  405b50:	add	x1, x29, #0x1b0
  405b54:	mov	x0, x19
  405b58:	bl	40cfb4 <__fxstatat@plt+0x9f44>
  405b5c:	tbnz	w0, #31, 405f80 <__fxstatat@plt+0x2f10>
  405b60:	cbz	x21, 405b6c <__fxstatat@plt+0x2afc>
  405b64:	mov	w0, #0x1                   	// #1
  405b68:	strb	w0, [x21]
  405b6c:	ldp	x2, x1, [x29, #304]
  405b70:	mov	x0, x19
  405b74:	bl	4084b8 <__fxstatat@plt+0x5448>
  405b78:	str	x0, [x29, #208]
  405b7c:	cbnz	x0, 405ef8 <__fxstatat@plt+0x2e88>
  405b80:	mov	w27, #0x1                   	// #1
  405b84:	b	4058f4 <__fxstatat@plt+0x2884>
  405b88:	mov	w20, #0x0                   	// #0
  405b8c:	str	wzr, [x29, #232]
  405b90:	b	405adc <__fxstatat@plt+0x2a6c>
  405b94:	str	wzr, [x29, #232]
  405b98:	b	405adc <__fxstatat@plt+0x2a6c>
  405b9c:	mov	w0, #0x0                   	// #0
  405ba0:	mov	w24, #0x0                   	// #0
  405ba4:	ldr	w1, [x25, #4]
  405ba8:	cmp	w1, #0x2
  405bac:	b.ne	405c14 <__fxstatat@plt+0x2ba4>  // b.any
  405bb0:	ldr	w1, [x29, #320]
  405bb4:	and	w1, w1, #0xf000
  405bb8:	cmp	w1, #0xa, lsl #12
  405bbc:	b.ne	405c90 <__fxstatat@plt+0x2c20>  // b.any
  405bc0:	ldr	w1, [x29, #448]
  405bc4:	and	w1, w1, #0xf000
  405bc8:	cmp	w1, #0xa, lsl #12
  405bcc:	b.ne	405c90 <__fxstatat@plt+0x2c20>  // b.any
  405bd0:	mov	x1, x19
  405bd4:	mov	x0, x28
  405bd8:	bl	40c650 <__fxstatat@plt+0x95e0>
  405bdc:	tst	w0, #0xff
  405be0:	b.ne	405cd8 <__fxstatat@plt+0x2c68>  // b.any
  405be4:	ldr	w0, [x25]
  405be8:	cbnz	w0, 405b14 <__fxstatat@plt+0x2aa4>
  405bec:	cbz	w24, 405b14 <__fxstatat@plt+0x2aa4>
  405bf0:	ldrb	w24, [x25, #24]
  405bf4:	mov	w0, #0x1                   	// #1
  405bf8:	eor	w24, w24, #0x1
  405bfc:	cbz	w24, 405cd8 <__fxstatat@plt+0x2c68>
  405c00:	mov	w27, w0
  405c04:	b	405b14 <__fxstatat@plt+0x2aa4>
  405c08:	mov	w0, #0x1                   	// #1
  405c0c:	mov	w24, w0
  405c10:	b	405ba4 <__fxstatat@plt+0x2b34>
  405c14:	cbz	w24, 405b14 <__fxstatat@plt+0x2aa4>
  405c18:	add	x1, x29, #0x230
  405c1c:	mov	x0, x19
  405c20:	bl	40f660 <__fxstatat@plt+0xc5f0>
  405c24:	cbnz	w0, 405b14 <__fxstatat@plt+0x2aa4>
  405c28:	add	x1, x29, #0x2b0
  405c2c:	mov	x0, x28
  405c30:	bl	40f660 <__fxstatat@plt+0xc5f0>
  405c34:	cbnz	w0, 405b14 <__fxstatat@plt+0x2aa4>
  405c38:	ldr	x1, [x29, #568]
  405c3c:	ldr	x2, [x29, #696]
  405c40:	cmp	x2, x1
  405c44:	b.ne	405c58 <__fxstatat@plt+0x2be8>  // b.any
  405c48:	ldr	x0, [x29, #560]
  405c4c:	ldr	x1, [x29, #688]
  405c50:	cmp	x1, x0
  405c54:	cset	w0, eq  // eq = none
  405c58:	ldr	w1, [x29, #704]
  405c5c:	and	w0, w0, #0x1
  405c60:	and	w1, w1, #0xf000
  405c64:	cmp	w1, #0xa, lsl #12
  405c68:	b.ne	405c84 <__fxstatat@plt+0x2c14>  // b.any
  405c6c:	ldr	w1, [x29, #576]
  405c70:	and	w1, w1, #0xf000
  405c74:	cmp	w1, #0xa, lsl #12
  405c78:	b.ne	405c84 <__fxstatat@plt+0x2c14>  // b.any
  405c7c:	ldrb	w1, [x25, #21]
  405c80:	cbnz	w1, 405b14 <__fxstatat@plt+0x2aa4>
  405c84:	add	x24, x29, #0x230
  405c88:	add	x26, x29, #0x2b0
  405c8c:	b	405c98 <__fxstatat@plt+0x2c28>
  405c90:	add	x24, x29, #0x1b0
  405c94:	add	x26, x29, #0x130
  405c98:	ldr	w1, [x25]
  405c9c:	cbz	w1, 405d34 <__fxstatat@plt+0x2cc4>
  405ca0:	cbnz	w0, 405d18 <__fxstatat@plt+0x2ca8>
  405ca4:	ldrb	w0, [x25, #24]
  405ca8:	cbnz	w0, 405b14 <__fxstatat@plt+0x2aa4>
  405cac:	ldr	w0, [x25, #4]
  405cb0:	cmp	w0, #0x2
  405cb4:	b.eq	405b14 <__fxstatat@plt+0x2aa4>  // b.none
  405cb8:	ldr	w0, [x26, #16]
  405cbc:	and	w0, w0, #0xf000
  405cc0:	cmp	w0, #0xa, lsl #12
  405cc4:	b.ne	405b14 <__fxstatat@plt+0x2aa4>  // b.any
  405cc8:	ldr	w0, [x24, #16]
  405ccc:	and	w0, w0, #0xf000
  405cd0:	cmp	w0, #0xa, lsl #12
  405cd4:	b.eq	405b14 <__fxstatat@plt+0x2aa4>  // b.none
  405cd8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  405cdc:	add	x1, x1, #0x747
  405ce0:	mov	w2, #0x5                   	// #5
  405ce4:	mov	x0, #0x0                   	// #0
  405ce8:	bl	402f30 <dcgettext@plt>
  405cec:	mov	x2, x28
  405cf0:	mov	x20, x0
  405cf4:	mov	w1, #0x4                   	// #4
  405cf8:	mov	w0, #0x0                   	// #0
  405cfc:	bl	40c058 <__fxstatat@plt+0x8fe8>
  405d00:	mov	x21, x0
  405d04:	mov	x2, x19
  405d08:	mov	w1, #0x4                   	// #4
  405d0c:	mov	w0, #0x1                   	// #1
  405d10:	bl	40c058 <__fxstatat@plt+0x8fe8>
  405d14:	b	4061b8 <__fxstatat@plt+0x3148>
  405d18:	mov	x1, x19
  405d1c:	mov	x0, x28
  405d20:	bl	40c650 <__fxstatat@plt+0x95e0>
  405d24:	and	w24, w0, #0xff
  405d28:	eor	w24, w24, #0x1
  405d2c:	mov	w0, #0x0                   	// #0
  405d30:	b	405bfc <__fxstatat@plt+0x2b8c>
  405d34:	ldrb	w1, [x25, #24]
  405d38:	cbnz	w1, 405d44 <__fxstatat@plt+0x2cd4>
  405d3c:	ldrb	w1, [x25, #21]
  405d40:	cbz	w1, 405d84 <__fxstatat@plt+0x2d14>
  405d44:	ldr	w1, [x24, #16]
  405d48:	and	w1, w1, #0xf000
  405d4c:	cmp	w1, #0xa, lsl #12
  405d50:	b.eq	405b14 <__fxstatat@plt+0x2aa4>  // b.none
  405d54:	cbz	w0, 405d84 <__fxstatat@plt+0x2d14>
  405d58:	ldr	w0, [x24, #20]
  405d5c:	cmp	w0, #0x1
  405d60:	b.ls	405d84 <__fxstatat@plt+0x2d14>  // b.plast
  405d64:	mov	x1, x19
  405d68:	mov	x0, x28
  405d6c:	bl	40c650 <__fxstatat@plt+0x95e0>
  405d70:	ands	w0, w0, #0xff
  405d74:	b.ne	405d84 <__fxstatat@plt+0x2d14>  // b.any
  405d78:	ldrb	w24, [x25, #24]
  405d7c:	eor	w24, w24, #0x1
  405d80:	b	405bfc <__fxstatat@plt+0x2b8c>
  405d84:	ldr	w0, [x26, #16]
  405d88:	and	w0, w0, #0xf000
  405d8c:	cmp	w0, #0xa, lsl #12
  405d90:	b.eq	405dcc <__fxstatat@plt+0x2d5c>  // b.none
  405d94:	ldr	w0, [x24, #16]
  405d98:	and	w0, w0, #0xf000
  405d9c:	cmp	w0, #0xa, lsl #12
  405da0:	b.eq	405dcc <__fxstatat@plt+0x2d5c>  // b.none
  405da4:	ldr	x0, [x24, #8]
  405da8:	ldr	x1, [x26, #8]
  405dac:	cmp	x1, x0
  405db0:	b.ne	405b14 <__fxstatat@plt+0x2aa4>  // b.any
  405db4:	ldr	x0, [x24]
  405db8:	ldr	x1, [x26]
  405dbc:	cmp	x1, x0
  405dc0:	b.ne	405b14 <__fxstatat@plt+0x2aa4>  // b.any
  405dc4:	ldrb	w0, [x25, #23]
  405dc8:	cbnz	w0, 405b10 <__fxstatat@plt+0x2aa0>
  405dcc:	ldrb	w0, [x25, #24]
  405dd0:	cbz	w0, 405e20 <__fxstatat@plt+0x2db0>
  405dd4:	ldr	w0, [x29, #320]
  405dd8:	and	w0, w0, #0xf000
  405ddc:	cmp	w0, #0xa, lsl #12
  405de0:	b.ne	405e20 <__fxstatat@plt+0x2db0>  // b.any
  405de4:	ldr	w0, [x24, #20]
  405de8:	cmp	w0, #0x1
  405dec:	b.ls	405e20 <__fxstatat@plt+0x2db0>  // b.plast
  405df0:	mov	x0, x28
  405df4:	bl	402ce0 <canonicalize_file_name@plt>
  405df8:	cbz	x0, 405e20 <__fxstatat@plt+0x2db0>
  405dfc:	mov	x1, x19
  405e00:	str	x0, [x29, #224]
  405e04:	bl	40c650 <__fxstatat@plt+0x95e0>
  405e08:	and	w24, w0, #0xff
  405e0c:	ldr	x2, [x29, #224]
  405e10:	eor	w24, w24, #0x1
  405e14:	mov	x0, x2
  405e18:	bl	402db0 <free@plt>
  405e1c:	b	405d2c <__fxstatat@plt+0x2cbc>
  405e20:	ldrb	w0, [x25, #44]
  405e24:	cbz	w0, 405e38 <__fxstatat@plt+0x2dc8>
  405e28:	ldr	w0, [x24, #16]
  405e2c:	and	w0, w0, #0xf000
  405e30:	cmp	w0, #0xa, lsl #12
  405e34:	b.eq	405b14 <__fxstatat@plt+0x2aa4>  // b.none
  405e38:	ldr	w0, [x25, #4]
  405e3c:	cmp	w0, #0x2
  405e40:	b.ne	405cd8 <__fxstatat@plt+0x2c68>  // b.any
  405e44:	ldr	w0, [x26, #16]
  405e48:	and	w0, w0, #0xf000
  405e4c:	cmp	w0, #0xa, lsl #12
  405e50:	b.eq	405ec0 <__fxstatat@plt+0x2e50>  // b.none
  405e54:	mov	x1, x26
  405e58:	add	x0, x29, #0x2b0
  405e5c:	mov	x2, #0x80                  	// #128
  405e60:	bl	402890 <memcpy@plt>
  405e64:	ldr	w0, [x24, #16]
  405e68:	and	w0, w0, #0xf000
  405e6c:	cmp	w0, #0xa, lsl #12
  405e70:	b.eq	405ed4 <__fxstatat@plt+0x2e64>  // b.none
  405e74:	mov	x1, x24
  405e78:	add	x0, x29, #0x230
  405e7c:	mov	x2, #0x80                  	// #128
  405e80:	bl	402890 <memcpy@plt>
  405e84:	ldr	x0, [x29, #568]
  405e88:	ldr	x1, [x29, #696]
  405e8c:	cmp	x1, x0
  405e90:	b.ne	405b14 <__fxstatat@plt+0x2aa4>  // b.any
  405e94:	ldr	x0, [x29, #560]
  405e98:	ldr	x1, [x29, #688]
  405e9c:	cmp	x1, x0
  405ea0:	b.ne	405b14 <__fxstatat@plt+0x2aa4>  // b.any
  405ea4:	ldrb	w0, [x25, #23]
  405ea8:	cbz	w0, 405cd8 <__fxstatat@plt+0x2c68>
  405eac:	ldr	w0, [x24, #16]
  405eb0:	and	w0, w0, #0xf000
  405eb4:	cmp	w0, #0xa, lsl #12
  405eb8:	cset	w27, ne  // ne = any
  405ebc:	b	405b14 <__fxstatat@plt+0x2aa4>
  405ec0:	add	x1, x29, #0x2b0
  405ec4:	mov	x0, x28
  405ec8:	bl	40f640 <__fxstatat@plt+0xc5d0>
  405ecc:	cbz	w0, 405e64 <__fxstatat@plt+0x2df4>
  405ed0:	b	405b14 <__fxstatat@plt+0x2aa4>
  405ed4:	add	x1, x29, #0x230
  405ed8:	mov	x0, x19
  405edc:	bl	40f640 <__fxstatat@plt+0xc5d0>
  405ee0:	cbz	w0, 405e84 <__fxstatat@plt+0x2e14>
  405ee4:	b	405b14 <__fxstatat@plt+0x2aa4>
  405ee8:	mov	w3, #0x0                   	// #0
  405eec:	b	405b4c <__fxstatat@plt+0x2adc>
  405ef0:	mov	w3, #0x1                   	// #1
  405ef4:	b	405b4c <__fxstatat@plt+0x2adc>
  405ef8:	ldrb	w3, [x25, #46]
  405efc:	mov	w4, w22
  405f00:	mov	x1, x19
  405f04:	mov	w2, #0x1                   	// #1
  405f08:	bl	404c74 <__fxstatat@plt+0x1c04>
  405f0c:	tst	w0, #0xff
  405f10:	b.ne	405b80 <__fxstatat@plt+0x2b10>  // b.any
  405f14:	str	xzr, [x29, #224]
  405f18:	ldrb	w27, [x25, #37]
  405f1c:	cbnz	w27, 407d48 <__fxstatat@plt+0x4cd8>
  405f20:	ldr	x0, [x29, #208]
  405f24:	cbnz	x0, 405f30 <__fxstatat@plt+0x2ec0>
  405f28:	ldp	x1, x0, [x29, #304]
  405f2c:	bl	40845c <__fxstatat@plt+0x53ec>
  405f30:	ldr	x0, [x29, #224]
  405f34:	cbz	x0, 4058f0 <__fxstatat@plt+0x2880>
  405f38:	mov	x1, x19
  405f3c:	bl	402e60 <rename@plt>
  405f40:	cbz	w0, 408004 <__fxstatat@plt+0x4f94>
  405f44:	bl	402fd0 <__errno_location@plt>
  405f48:	ldr	w21, [x0]
  405f4c:	mov	w2, #0x5                   	// #5
  405f50:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  405f54:	mov	x0, #0x0                   	// #0
  405f58:	add	x1, x1, #0xc7f
  405f5c:	bl	402f30 <dcgettext@plt>
  405f60:	mov	x20, x0
  405f64:	mov	x1, x19
  405f68:	mov	w0, #0x4                   	// #4
  405f6c:	bl	40c0e4 <__fxstatat@plt+0x9074>
  405f70:	mov	x3, x0
  405f74:	mov	x2, x20
  405f78:	mov	w1, w21
  405f7c:	b	405a98 <__fxstatat@plt+0x2a28>
  405f80:	ldrb	w0, [x25, #24]
  405f84:	cbz	w0, 406078 <__fxstatat@plt+0x3008>
  405f88:	ldr	w0, [x25, #8]
  405f8c:	cmp	w0, #0x2
  405f90:	b.eq	405fb4 <__fxstatat@plt+0x2f44>  // b.none
  405f94:	cmp	w0, #0x3
  405f98:	b.ne	405fc4 <__fxstatat@plt+0x2f54>  // b.any
  405f9c:	add	x2, x29, #0x1c0
  405fa0:	mov	x1, x19
  405fa4:	mov	x0, x25
  405fa8:	bl	404d78 <__fxstatat@plt+0x1d08>
  405fac:	tst	w0, #0xff
  405fb0:	b.ne	405fcc <__fxstatat@plt+0x2f5c>  // b.any
  405fb4:	cbz	x21, 405b80 <__fxstatat@plt+0x2b10>
  405fb8:	mov	w0, #0x1                   	// #1
  405fbc:	strb	w0, [x21]
  405fc0:	b	405b80 <__fxstatat@plt+0x2b10>
  405fc4:	cmp	w0, #0x4
  405fc8:	b.eq	406058 <__fxstatat@plt+0x2fe8>  // b.none
  405fcc:	cbnz	w27, 405b80 <__fxstatat@plt+0x2b10>
  405fd0:	ldr	w0, [x29, #220]
  405fd4:	and	w24, w0, #0xf000
  405fd8:	ldr	w0, [x29, #448]
  405fdc:	and	w0, w0, #0xf000
  405fe0:	cmp	w0, #0x4, lsl #12
  405fe4:	b.eq	4060f4 <__fxstatat@plt+0x3084>  // b.none
  405fe8:	cmp	w24, #0x4, lsl #12
  405fec:	b.ne	4060b8 <__fxstatat@plt+0x3048>  // b.any
  405ff0:	ldrb	w0, [x25, #24]
  405ff4:	cbz	w0, 406000 <__fxstatat@plt+0x2f90>
  405ff8:	ldr	w0, [x25]
  405ffc:	cbnz	w0, 4060b8 <__fxstatat@plt+0x3048>
  406000:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406004:	add	x1, x1, #0x763
  406008:	mov	w2, #0x5                   	// #5
  40600c:	mov	x0, #0x0                   	// #0
  406010:	bl	402f30 <dcgettext@plt>
  406014:	mov	x2, x19
  406018:	mov	w1, #0x4                   	// #4
  40601c:	mov	x20, x0
  406020:	mov	w0, #0x0                   	// #0
  406024:	bl	40c058 <__fxstatat@plt+0x8fe8>
  406028:	mov	x19, x0
  40602c:	mov	x2, x28
  406030:	mov	w1, #0x4                   	// #4
  406034:	mov	w0, #0x1                   	// #1
  406038:	bl	40c058 <__fxstatat@plt+0x8fe8>
  40603c:	mov	x3, x19
  406040:	mov	x4, x0
  406044:	mov	x2, x20
  406048:	mov	w1, #0x0                   	// #0
  40604c:	mov	w0, #0x0                   	// #0
  406050:	bl	4028f0 <error@plt>
  406054:	b	4058f4 <__fxstatat@plt+0x2884>
  406058:	ldrb	w0, [x25, #47]
  40605c:	cbz	w0, 405fcc <__fxstatat@plt+0x2f5c>
  406060:	ldr	w1, [x29, #448]
  406064:	mov	x0, x19
  406068:	bl	404854 <__fxstatat@plt+0x17e4>
  40606c:	tst	w0, #0xff
  406070:	b.ne	405fcc <__fxstatat@plt+0x2f5c>  // b.any
  406074:	b	405f9c <__fxstatat@plt+0x2f2c>
  406078:	ldr	w0, [x29, #220]
  40607c:	and	w0, w0, #0xf000
  406080:	cmp	w0, #0x4, lsl #12
  406084:	b.eq	405fcc <__fxstatat@plt+0x2f5c>  // b.none
  406088:	ldr	w0, [x25, #8]
  40608c:	cmp	w0, #0x2
  406090:	b.eq	405b80 <__fxstatat@plt+0x2b10>  // b.none
  406094:	cmp	w0, #0x3
  406098:	b.ne	405fcc <__fxstatat@plt+0x2f5c>  // b.any
  40609c:	add	x2, x29, #0x1c0
  4060a0:	mov	x1, x19
  4060a4:	mov	x0, x25
  4060a8:	bl	404d78 <__fxstatat@plt+0x1d08>
  4060ac:	tst	w0, #0xff
  4060b0:	b.ne	405fcc <__fxstatat@plt+0x2f5c>  // b.any
  4060b4:	b	405b80 <__fxstatat@plt+0x2b10>
  4060b8:	ldr	w0, [x29, #216]
  4060bc:	cbz	w0, 4060f4 <__fxstatat@plt+0x3084>
  4060c0:	ldr	w0, [x25]
  4060c4:	cmp	w0, #0x3
  4060c8:	b.eq	4060f4 <__fxstatat@plt+0x3084>  // b.none
  4060cc:	ldr	x0, [x25, #64]
  4060d0:	add	x2, x29, #0x1b0
  4060d4:	mov	x1, x19
  4060d8:	bl	409b00 <__fxstatat@plt+0x6a90>
  4060dc:	tst	w0, #0xff
  4060e0:	b.eq	4060f4 <__fxstatat@plt+0x3084>  // b.none
  4060e4:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4060e8:	mov	w2, #0x5                   	// #5
  4060ec:	add	x1, x1, #0x797
  4060f0:	b	40600c <__fxstatat@plt+0x2f9c>
  4060f4:	ldrb	w1, [x25, #24]
  4060f8:	cmp	w24, #0x4, lsl #12
  4060fc:	b.eq	406150 <__fxstatat@plt+0x30e0>  // b.none
  406100:	ldr	w0, [x29, #448]
  406104:	and	w0, w0, #0xf000
  406108:	cmp	w0, #0x4, lsl #12
  40610c:	b.ne	406150 <__fxstatat@plt+0x30e0>  // b.any
  406110:	cbz	w1, 40611c <__fxstatat@plt+0x30ac>
  406114:	ldr	w0, [x25]
  406118:	cbnz	w0, 406150 <__fxstatat@plt+0x30e0>
  40611c:	mov	w2, #0x5                   	// #5
  406120:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406124:	mov	x0, #0x0                   	// #0
  406128:	add	x1, x1, #0x7c2
  40612c:	bl	402f30 <dcgettext@plt>
  406130:	mov	x20, x0
  406134:	mov	x1, x19
  406138:	mov	w0, #0x4                   	// #4
  40613c:	bl	40c0e4 <__fxstatat@plt+0x9074>
  406140:	mov	x3, x0
  406144:	mov	x2, x20
  406148:	mov	w1, #0x0                   	// #0
  40614c:	b	405a98 <__fxstatat@plt+0x2a28>
  406150:	ldr	w24, [x25]
  406154:	cbz	w1, 4061c4 <__fxstatat@plt+0x3154>
  406158:	ldr	w0, [x29, #320]
  40615c:	and	w0, w0, #0xf000
  406160:	cmp	w0, #0x4, lsl #12
  406164:	b.ne	4061c4 <__fxstatat@plt+0x3154>  // b.any
  406168:	ldr	w0, [x29, #448]
  40616c:	and	w0, w0, #0xf000
  406170:	cmp	w0, #0x4, lsl #12
  406174:	b.eq	408298 <__fxstatat@plt+0x5228>  // b.none
  406178:	cbnz	w24, 4061c8 <__fxstatat@plt+0x3158>
  40617c:	mov	w2, #0x5                   	// #5
  406180:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406184:	mov	x0, #0x0                   	// #0
  406188:	add	x1, x1, #0x7f3
  40618c:	bl	402f30 <dcgettext@plt>
  406190:	mov	x20, x0
  406194:	mov	x2, x28
  406198:	mov	w1, #0x3                   	// #3
  40619c:	mov	w0, #0x0                   	// #0
  4061a0:	bl	40c18c <__fxstatat@plt+0x911c>
  4061a4:	mov	x2, x19
  4061a8:	mov	x21, x0
  4061ac:	mov	w1, #0x3                   	// #3
  4061b0:	mov	w0, #0x0                   	// #0
  4061b4:	bl	40c18c <__fxstatat@plt+0x911c>
  4061b8:	mov	x4, x0
  4061bc:	mov	x3, x21
  4061c0:	b	406044 <__fxstatat@plt+0x2fd4>
  4061c4:	cbz	w24, 406434 <__fxstatat@plt+0x33c4>
  4061c8:	mov	x0, x28
  4061cc:	str	w1, [x29, #224]
  4061d0:	bl	409920 <__fxstatat@plt+0x68b0>
  4061d4:	mov	x26, x0
  4061d8:	ldrb	w0, [x0]
  4061dc:	ldr	w1, [x29, #224]
  4061e0:	cmp	w0, #0x2e
  4061e4:	b.ne	406204 <__fxstatat@plt+0x3194>  // b.any
  4061e8:	ldrb	w0, [x26, #1]
  4061ec:	cmp	w0, #0x2e
  4061f0:	cinc	x0, x26, eq  // eq = none
  4061f4:	ldrb	w0, [x0, #1]
  4061f8:	cmp	w0, #0x2f
  4061fc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406200:	b.eq	406434 <__fxstatat@plt+0x33c4>  // b.none
  406204:	cbnz	w1, 406218 <__fxstatat@plt+0x31a8>
  406208:	ldr	w0, [x29, #448]
  40620c:	and	w0, w0, #0xf000
  406210:	cmp	w0, #0x4, lsl #12
  406214:	b.eq	406510 <__fxstatat@plt+0x34a0>  // b.none
  406218:	cmp	w24, #0x3
  40621c:	b.eq	406330 <__fxstatat@plt+0x32c0>  // b.none
  406220:	mov	x0, x26
  406224:	bl	4028b0 <strlen@plt>
  406228:	mov	x4, x0
  40622c:	mov	x0, x19
  406230:	str	x4, [x29, #200]
  406234:	bl	409920 <__fxstatat@plt+0x68b0>
  406238:	str	x0, [x29, #208]
  40623c:	bl	4028b0 <strlen@plt>
  406240:	mov	x24, x0
  406244:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  406248:	ldr	x5, [x0, #2384]
  40624c:	str	x5, [x29, #224]
  406250:	mov	x0, x5
  406254:	bl	4028b0 <strlen@plt>
  406258:	str	x0, [x29, #232]
  40625c:	ldr	x4, [x29, #200]
  406260:	add	x0, x24, x0
  406264:	cmp	x4, x0
  406268:	b.ne	406330 <__fxstatat@plt+0x32c0>  // b.any
  40626c:	ldr	x1, [x29, #208]
  406270:	mov	x2, x24
  406274:	mov	x0, x26
  406278:	bl	402cf0 <memcmp@plt>
  40627c:	cbnz	w0, 406330 <__fxstatat@plt+0x32c0>
  406280:	ldr	x5, [x29, #224]
  406284:	add	x0, x26, x24
  406288:	mov	x1, x5
  40628c:	bl	402d30 <strcmp@plt>
  406290:	cbnz	w0, 406330 <__fxstatat@plt+0x32c0>
  406294:	mov	x0, x19
  406298:	bl	4028b0 <strlen@plt>
  40629c:	mov	x2, x0
  4062a0:	ldr	x0, [x29, #232]
  4062a4:	str	x2, [x29, #232]
  4062a8:	add	x0, x0, #0x1
  4062ac:	add	x0, x0, x2
  4062b0:	bl	40dbe4 <__fxstatat@plt+0xab74>
  4062b4:	ldr	x2, [x29, #232]
  4062b8:	mov	x24, x0
  4062bc:	mov	x1, x19
  4062c0:	bl	402e10 <mempcpy@plt>
  4062c4:	adrp	x1, 426000 <__fxstatat@plt+0x22f90>
  4062c8:	ldr	x1, [x1, #2384]
  4062cc:	bl	402ec0 <strcpy@plt>
  4062d0:	add	x1, x29, #0x2b0
  4062d4:	mov	x0, x24
  4062d8:	bl	40f640 <__fxstatat@plt+0xc5d0>
  4062dc:	mov	w26, w0
  4062e0:	mov	x0, x24
  4062e4:	bl	402db0 <free@plt>
  4062e8:	cbnz	w26, 406330 <__fxstatat@plt+0x32c0>
  4062ec:	ldr	x1, [x29, #312]
  4062f0:	ldr	x0, [x29, #696]
  4062f4:	cmp	x1, x0
  4062f8:	b.ne	406330 <__fxstatat@plt+0x32c0>  // b.any
  4062fc:	ldr	x1, [x29, #304]
  406300:	ldr	x0, [x29, #688]
  406304:	cmp	x1, x0
  406308:	b.ne	406330 <__fxstatat@plt+0x32c0>  // b.any
  40630c:	ldrb	w0, [x25, #24]
  406310:	mov	w2, #0x5                   	// #5
  406314:	cbz	w0, 406324 <__fxstatat@plt+0x32b4>
  406318:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40631c:	add	x1, x1, #0x826
  406320:	b	40600c <__fxstatat@plt+0x2f9c>
  406324:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406328:	add	x1, x1, #0x858
  40632c:	b	40600c <__fxstatat@plt+0x2f9c>
  406330:	ldr	w2, [x25]
  406334:	mov	x1, x19
  406338:	mov	w0, #0xffffff9c            	// #-100
  40633c:	bl	409560 <__fxstatat@plt+0x64f0>
  406340:	str	x0, [x29, #224]
  406344:	cbz	x0, 4063f0 <__fxstatat@plt+0x3380>
  406348:	bl	4028b0 <strlen@plt>
  40634c:	add	x1, x0, #0x10
  406350:	and	x1, x1, #0xfffffffffffffff0
  406354:	add	x2, x0, #0x1
  406358:	sub	sp, sp, x1
  40635c:	ldr	x1, [x29, #224]
  406360:	add	x0, sp, #0x20
  406364:	bl	402890 <memcpy@plt>
  406368:	mov	x24, x0
  40636c:	ldr	x0, [x29, #224]
  406370:	bl	402db0 <free@plt>
  406374:	str	x24, [x29, #224]
  406378:	mov	w0, #0x1                   	// #1
  40637c:	mov	w24, #0x11                  	// #17
  406380:	str	w0, [x29, #232]
  406384:	ldr	w0, [x29, #216]
  406388:	cbz	w0, 406544 <__fxstatat@plt+0x34d4>
  40638c:	ldr	x0, [x25, #64]
  406390:	cbz	x0, 406544 <__fxstatat@plt+0x34d4>
  406394:	ldrb	w27, [x25, #24]
  406398:	cbnz	w27, 406544 <__fxstatat@plt+0x34d4>
  40639c:	ldr	w0, [x25]
  4063a0:	cbnz	w0, 406544 <__fxstatat@plt+0x34d4>
  4063a4:	cbnz	w20, 40653c <__fxstatat@plt+0x34cc>
  4063a8:	add	x1, x29, #0x2b0
  4063ac:	mov	x0, x19
  4063b0:	bl	40f660 <__fxstatat@plt+0xc5f0>
  4063b4:	cbnz	w0, 406544 <__fxstatat@plt+0x34d4>
  4063b8:	add	x2, x29, #0x2b0
  4063bc:	ldr	w0, [x2, #16]
  4063c0:	and	w0, w0, #0xf000
  4063c4:	cmp	w0, #0xa, lsl #12
  4063c8:	b.ne	406544 <__fxstatat@plt+0x34d4>  // b.any
  4063cc:	ldr	x0, [x25, #64]
  4063d0:	mov	x1, x19
  4063d4:	bl	409b00 <__fxstatat@plt+0x6a90>
  4063d8:	tst	w0, #0xff
  4063dc:	b.eq	406544 <__fxstatat@plt+0x34d4>  // b.none
  4063e0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4063e4:	mov	w2, #0x5                   	// #5
  4063e8:	add	x1, x1, #0x8ad
  4063ec:	b	405ce4 <__fxstatat@plt+0x2c74>
  4063f0:	bl	402fd0 <__errno_location@plt>
  4063f4:	ldr	w24, [x0]
  4063f8:	cmp	w24, #0x2
  4063fc:	b.eq	406378 <__fxstatat@plt+0x3308>  // b.none
  406400:	mov	w2, #0x5                   	// #5
  406404:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406408:	mov	x0, #0x0                   	// #0
  40640c:	add	x1, x1, #0x88b
  406410:	bl	402f30 <dcgettext@plt>
  406414:	mov	x20, x0
  406418:	mov	x1, x19
  40641c:	mov	w0, #0x4                   	// #4
  406420:	bl	40c0e4 <__fxstatat@plt+0x9074>
  406424:	mov	x3, x0
  406428:	mov	x2, x20
  40642c:	mov	w1, w24
  406430:	b	405a98 <__fxstatat@plt+0x2a28>
  406434:	ldr	w0, [x29, #448]
  406438:	and	w0, w0, #0xf000
  40643c:	cmp	w0, #0x4, lsl #12
  406440:	b.eq	406510 <__fxstatat@plt+0x34a0>  // b.none
  406444:	cbnz	w1, 406510 <__fxstatat@plt+0x34a0>
  406448:	ldrb	w0, [x25, #21]
  40644c:	cbnz	w0, 406480 <__fxstatat@plt+0x3410>
  406450:	ldrb	w0, [x25, #34]
  406454:	cbz	w0, 406464 <__fxstatat@plt+0x33f4>
  406458:	ldr	w0, [x29, #452]
  40645c:	cmp	w0, #0x1
  406460:	b.hi	406480 <__fxstatat@plt+0x3410>  // b.pmore
  406464:	ldr	w0, [x25, #4]
  406468:	cmp	w0, #0x2
  40646c:	b.ne	406510 <__fxstatat@plt+0x34a0>  // b.any
  406470:	ldr	w0, [x29, #320]
  406474:	and	w0, w0, #0xf000
  406478:	cmp	w0, #0x8, lsl #12
  40647c:	b.eq	406510 <__fxstatat@plt+0x34a0>  // b.none
  406480:	mov	x0, x19
  406484:	bl	403000 <unlink@plt>
  406488:	cbz	w0, 4064d0 <__fxstatat@plt+0x3460>
  40648c:	bl	402fd0 <__errno_location@plt>
  406490:	ldr	w24, [x0]
  406494:	cmp	w24, #0x2
  406498:	b.eq	4064d0 <__fxstatat@plt+0x3460>  // b.none
  40649c:	mov	w2, #0x5                   	// #5
  4064a0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4064a4:	mov	x0, #0x0                   	// #0
  4064a8:	add	x1, x1, #0x89c
  4064ac:	bl	402f30 <dcgettext@plt>
  4064b0:	mov	x20, x0
  4064b4:	mov	x1, x19
  4064b8:	mov	w0, #0x4                   	// #4
  4064bc:	bl	40c0e4 <__fxstatat@plt+0x9074>
  4064c0:	mov	x3, x0
  4064c4:	mov	x2, x20
  4064c8:	mov	w1, w24
  4064cc:	b	4058e8 <__fxstatat@plt+0x2878>
  4064d0:	ldrb	w0, [x25, #46]
  4064d4:	str	w0, [x29, #232]
  4064d8:	cbz	w0, 40827c <__fxstatat@plt+0x520c>
  4064dc:	mov	w2, #0x5                   	// #5
  4064e0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4064e4:	mov	x0, #0x0                   	// #0
  4064e8:	add	x1, x1, #0x557
  4064ec:	bl	402f30 <dcgettext@plt>
  4064f0:	mov	x24, x0
  4064f4:	mov	x1, x19
  4064f8:	mov	w0, #0x4                   	// #4
  4064fc:	bl	40c0e4 <__fxstatat@plt+0x9074>
  406500:	mov	x2, x0
  406504:	mov	x1, x24
  406508:	mov	w0, #0x1                   	// #1
  40650c:	bl	402b50 <__printf_chk@plt>
  406510:	mov	w24, #0x11                  	// #17
  406514:	b	406520 <__fxstatat@plt+0x34b0>
  406518:	mov	w20, #0x0                   	// #0
  40651c:	str	w27, [x29, #232]
  406520:	str	xzr, [x29, #224]
  406524:	b	406384 <__fxstatat@plt+0x3314>
  406528:	ldr	w0, [x29, #216]
  40652c:	mov	w24, #0x11                  	// #17
  406530:	str	xzr, [x29, #224]
  406534:	str	w0, [x29, #232]
  406538:	b	40638c <__fxstatat@plt+0x331c>
  40653c:	add	x2, x29, #0x1b0
  406540:	b	4063bc <__fxstatat@plt+0x334c>
  406544:	ldrb	w0, [x25, #46]
  406548:	cbz	w0, 406574 <__fxstatat@plt+0x3504>
  40654c:	ldrb	w0, [x25, #24]
  406550:	cbnz	w0, 406574 <__fxstatat@plt+0x3504>
  406554:	ldr	w0, [x29, #220]
  406558:	and	w0, w0, #0xf000
  40655c:	cmp	w0, #0x4, lsl #12
  406560:	b.eq	406574 <__fxstatat@plt+0x3504>  // b.none
  406564:	ldr	x2, [x29, #224]
  406568:	mov	x1, x19
  40656c:	mov	x0, x28
  406570:	bl	404bd4 <__fxstatat@plt+0x1b64>
  406574:	cbz	w24, 4065b8 <__fxstatat@plt+0x3548>
  406578:	ldrb	w0, [x25, #42]
  40657c:	cbz	w0, 40666c <__fxstatat@plt+0x35fc>
  406580:	ldr	w0, [x29, #220]
  406584:	and	w0, w0, #0xf000
  406588:	cmp	w0, #0x4, lsl #12
  40658c:	b.ne	40666c <__fxstatat@plt+0x35fc>  // b.any
  406590:	ldr	w2, [x29, #216]
  406594:	ldp	x1, x0, [x29, #304]
  406598:	cbz	w2, 406664 <__fxstatat@plt+0x35f4>
  40659c:	mov	x2, x1
  4065a0:	mov	x1, x0
  4065a4:	mov	x0, x19
  4065a8:	bl	4084b8 <__fxstatat@plt+0x5448>
  4065ac:	str	x0, [x29, #208]
  4065b0:	ldr	x0, [x29, #208]
  4065b4:	cbnz	x0, 4066a4 <__fxstatat@plt+0x3634>
  4065b8:	str	xzr, [x29, #208]
  4065bc:	ldrb	w27, [x25, #24]
  4065c0:	cbz	w27, 4069d8 <__fxstatat@plt+0x3968>
  4065c4:	cmp	w24, #0x11
  4065c8:	b.ne	406868 <__fxstatat@plt+0x37f8>  // b.any
  4065cc:	mov	x1, x19
  4065d0:	mov	x0, x28
  4065d4:	bl	402e60 <rename@plt>
  4065d8:	cbnz	w0, 406860 <__fxstatat@plt+0x37f0>
  4065dc:	ldrb	w0, [x25, #46]
  4065e0:	cbz	w0, 406614 <__fxstatat@plt+0x35a4>
  4065e4:	mov	w2, #0x5                   	// #5
  4065e8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4065ec:	mov	x0, #0x0                   	// #0
  4065f0:	add	x1, x1, #0x96e
  4065f4:	bl	402f30 <dcgettext@plt>
  4065f8:	mov	x1, x0
  4065fc:	mov	w0, #0x1                   	// #1
  406600:	bl	402b50 <__printf_chk@plt>
  406604:	ldr	x2, [x29, #224]
  406608:	mov	x1, x19
  40660c:	mov	x0, x28
  406610:	bl	404bd4 <__fxstatat@plt+0x1b64>
  406614:	ldrb	w0, [x25, #33]
  406618:	cbz	w0, 406630 <__fxstatat@plt+0x35c0>
  40661c:	mov	x3, x25
  406620:	mov	x0, x19
  406624:	mov	w2, #0x1                   	// #1
  406628:	mov	w1, #0x0                   	// #0
  40662c:	bl	4053c8 <__fxstatat@plt+0x2358>
  406630:	cbz	x21, 40663c <__fxstatat@plt+0x35cc>
  406634:	mov	w0, #0x1                   	// #1
  406638:	strb	w0, [x21]
  40663c:	ldr	w0, [x29, #216]
  406640:	cbz	w0, 405b80 <__fxstatat@plt+0x2b10>
  406644:	ldrb	w0, [x25, #49]
  406648:	cbnz	w0, 405b80 <__fxstatat@plt+0x2b10>
  40664c:	ldr	x0, [x25, #64]
  406650:	add	x2, x29, #0x130
  406654:	mov	x1, x19
  406658:	bl	409a74 <__fxstatat@plt+0x6a04>
  40665c:	ldr	w27, [x29, #216]
  406660:	b	4058f4 <__fxstatat@plt+0x2884>
  406664:	bl	40848c <__fxstatat@plt+0x541c>
  406668:	b	4065ac <__fxstatat@plt+0x353c>
  40666c:	ldrb	w0, [x25, #24]
  406670:	cbz	w0, 406724 <__fxstatat@plt+0x36b4>
  406674:	ldr	w0, [x29, #324]
  406678:	cmp	w0, #0x1
  40667c:	b.ne	406724 <__fxstatat@plt+0x36b4>  // b.any
  406680:	ldp	x1, x0, [x29, #304]
  406684:	bl	40848c <__fxstatat@plt+0x541c>
  406688:	str	x0, [x29, #208]
  40668c:	ldr	x0, [x29, #208]
  406690:	cbz	x0, 4065b8 <__fxstatat@plt+0x3548>
  406694:	ldr	w0, [x29, #220]
  406698:	and	w0, w0, #0xf000
  40669c:	cmp	w0, #0x4, lsl #12
  4066a0:	b.ne	40683c <__fxstatat@plt+0x37cc>  // b.any
  4066a4:	ldr	x1, [x29, #208]
  4066a8:	mov	x0, x28
  4066ac:	bl	40c650 <__fxstatat@plt+0x95e0>
  4066b0:	tst	w0, #0xff
  4066b4:	b.eq	40676c <__fxstatat@plt+0x36fc>  // b.none
  4066b8:	adrp	x20, 426000 <__fxstatat@plt+0x22f90>
  4066bc:	add	x20, x20, #0x530
  4066c0:	mov	w2, #0x5                   	// #5
  4066c4:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4066c8:	mov	x0, #0x0                   	// #0
  4066cc:	add	x1, x1, #0x8de
  4066d0:	bl	402f30 <dcgettext@plt>
  4066d4:	mov	x21, x0
  4066d8:	ldr	x2, [x20, #1032]
  4066dc:	mov	w1, #0x4                   	// #4
  4066e0:	mov	w0, #0x0                   	// #0
  4066e4:	bl	40c058 <__fxstatat@plt+0x8fe8>
  4066e8:	mov	x22, x0
  4066ec:	ldr	x2, [x20, #1040]
  4066f0:	mov	w1, #0x4                   	// #4
  4066f4:	mov	w0, #0x1                   	// #1
  4066f8:	bl	40c058 <__fxstatat@plt+0x8fe8>
  4066fc:	mov	x4, x0
  406700:	mov	w1, #0x0                   	// #0
  406704:	mov	w0, #0x0                   	// #0
  406708:	mov	x3, x22
  40670c:	mov	x2, x21
  406710:	bl	4028f0 <error@plt>
  406714:	ldr	x1, [x29, #816]
  406718:	mov	w0, #0x1                   	// #1
  40671c:	strb	w0, [x1]
  406720:	b	405f18 <__fxstatat@plt+0x2ea8>
  406724:	ldrb	w0, [x25, #34]
  406728:	cbz	w0, 4065b8 <__fxstatat@plt+0x3548>
  40672c:	ldrb	w0, [x25, #23]
  406730:	cbnz	w0, 4065b8 <__fxstatat@plt+0x3548>
  406734:	ldr	w0, [x29, #324]
  406738:	cmp	w0, #0x1
  40673c:	b.hi	40675c <__fxstatat@plt+0x36ec>  // b.pmore
  406740:	ldr	w1, [x29, #216]
  406744:	ldr	w0, [x25, #4]
  406748:	cbz	w1, 406754 <__fxstatat@plt+0x36e4>
  40674c:	cmp	w0, #0x3
  406750:	b.eq	40675c <__fxstatat@plt+0x36ec>  // b.none
  406754:	cmp	w0, #0x4
  406758:	b.ne	4065b8 <__fxstatat@plt+0x3548>  // b.any
  40675c:	ldp	x2, x1, [x29, #304]
  406760:	mov	x0, x19
  406764:	bl	4084b8 <__fxstatat@plt+0x5448>
  406768:	b	406688 <__fxstatat@plt+0x3618>
  40676c:	ldr	x1, [x29, #208]
  406770:	mov	x0, x19
  406774:	bl	40c650 <__fxstatat@plt+0x95e0>
  406778:	tst	w0, #0xff
  40677c:	b.eq	4067c8 <__fxstatat@plt+0x3758>  // b.none
  406780:	mov	w2, #0x5                   	// #5
  406784:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406788:	mov	x0, #0x0                   	// #0
  40678c:	add	x1, x1, #0x90b
  406790:	bl	402f30 <dcgettext@plt>
  406794:	mov	x19, x0
  406798:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40679c:	ldr	x1, [x0, #2360]
  4067a0:	mov	w0, #0x4                   	// #4
  4067a4:	bl	40c0e4 <__fxstatat@plt+0x9074>
  4067a8:	mov	x3, x0
  4067ac:	mov	x2, x19
  4067b0:	mov	w0, #0x0                   	// #0
  4067b4:	mov	w1, #0x0                   	// #0
  4067b8:	bl	4028f0 <error@plt>
  4067bc:	ldrb	w0, [x25, #24]
  4067c0:	cbnz	w0, 405fb4 <__fxstatat@plt+0x2f44>
  4067c4:	b	405b80 <__fxstatat@plt+0x2b10>
  4067c8:	ldr	w0, [x25, #4]
  4067cc:	cmp	w0, #0x4
  4067d0:	b.eq	4065bc <__fxstatat@plt+0x354c>  // b.none
  4067d4:	ldr	w1, [x29, #216]
  4067d8:	cbz	w1, 4067e4 <__fxstatat@plt+0x3774>
  4067dc:	cmp	w0, #0x3
  4067e0:	b.eq	4065bc <__fxstatat@plt+0x354c>  // b.none
  4067e4:	mov	w2, #0x5                   	// #5
  4067e8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4067ec:	mov	x0, #0x0                   	// #0
  4067f0:	add	x1, x1, #0x941
  4067f4:	bl	402f30 <dcgettext@plt>
  4067f8:	mov	x20, x0
  4067fc:	mov	x2, x19
  406800:	mov	w1, #0x4                   	// #4
  406804:	mov	w0, #0x0                   	// #0
  406808:	bl	40c058 <__fxstatat@plt+0x8fe8>
  40680c:	ldr	x2, [x29, #208]
  406810:	mov	x21, x0
  406814:	mov	w1, #0x4                   	// #4
  406818:	mov	w0, #0x1                   	// #1
  40681c:	bl	40c058 <__fxstatat@plt+0x8fe8>
  406820:	mov	x4, x0
  406824:	mov	x3, x21
  406828:	mov	x2, x20
  40682c:	mov	w1, #0x0                   	// #0
  406830:	mov	w0, #0x0                   	// #0
  406834:	bl	4028f0 <error@plt>
  406838:	b	405f18 <__fxstatat@plt+0x2ea8>
  40683c:	ldrb	w3, [x25, #46]
  406840:	mov	w4, w22
  406844:	ldr	x0, [x29, #208]
  406848:	mov	x1, x19
  40684c:	mov	w2, #0x1                   	// #1
  406850:	bl	404c74 <__fxstatat@plt+0x1c04>
  406854:	tst	w0, #0xff
  406858:	b.ne	405b80 <__fxstatat@plt+0x2b10>  // b.any
  40685c:	b	405f18 <__fxstatat@plt+0x2ea8>
  406860:	bl	402fd0 <__errno_location@plt>
  406864:	ldr	w24, [x0]
  406868:	cbz	w24, 4065dc <__fxstatat@plt+0x356c>
  40686c:	cmp	w24, #0x16
  406870:	b.ne	4068e0 <__fxstatat@plt+0x3870>  // b.any
  406874:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  406878:	add	x19, x19, #0x530
  40687c:	mov	w2, #0x5                   	// #5
  406880:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406884:	mov	x0, #0x0                   	// #0
  406888:	add	x1, x1, #0x977
  40688c:	bl	402f30 <dcgettext@plt>
  406890:	mov	x20, x0
  406894:	ldr	x2, [x19, #1032]
  406898:	mov	w1, #0x4                   	// #4
  40689c:	mov	w0, #0x0                   	// #0
  4068a0:	bl	40c058 <__fxstatat@plt+0x8fe8>
  4068a4:	mov	x21, x0
  4068a8:	ldr	x2, [x19, #1040]
  4068ac:	mov	w1, #0x4                   	// #4
  4068b0:	mov	w0, #0x1                   	// #1
  4068b4:	bl	40c058 <__fxstatat@plt+0x8fe8>
  4068b8:	mov	x4, x0
  4068bc:	mov	w1, #0x0                   	// #0
  4068c0:	mov	w0, #0x0                   	// #0
  4068c4:	mov	x3, x21
  4068c8:	mov	x2, x20
  4068cc:	bl	4028f0 <error@plt>
  4068d0:	ldr	x1, [x29, #816]
  4068d4:	mov	w0, #0x1                   	// #1
  4068d8:	strb	w0, [x1]
  4068dc:	b	4058f4 <__fxstatat@plt+0x2884>
  4068e0:	cmp	w24, #0x12
  4068e4:	b.eq	406948 <__fxstatat@plt+0x38d8>  // b.none
  4068e8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4068ec:	add	x1, x1, #0x9a6
  4068f0:	mov	w2, #0x5                   	// #5
  4068f4:	mov	x0, #0x0                   	// #0
  4068f8:	bl	402f30 <dcgettext@plt>
  4068fc:	mov	x2, x28
  406900:	mov	x20, x0
  406904:	mov	w1, #0x4                   	// #4
  406908:	mov	w0, #0x0                   	// #0
  40690c:	bl	40c058 <__fxstatat@plt+0x8fe8>
  406910:	mov	x21, x0
  406914:	mov	x2, x19
  406918:	mov	w1, #0x4                   	// #4
  40691c:	mov	w0, #0x1                   	// #1
  406920:	bl	40c058 <__fxstatat@plt+0x8fe8>
  406924:	mov	w1, w24
  406928:	mov	x4, x0
  40692c:	mov	x3, x21
  406930:	mov	x2, x20
  406934:	mov	w0, #0x0                   	// #0
  406938:	bl	4028f0 <error@plt>
  40693c:	ldp	x1, x0, [x29, #304]
  406940:	bl	40845c <__fxstatat@plt+0x53ec>
  406944:	b	4058f0 <__fxstatat@plt+0x2880>
  406948:	ldr	w0, [x29, #220]
  40694c:	and	w20, w0, #0xf000
  406950:	mov	x0, x19
  406954:	cmp	w20, #0x4, lsl #12
  406958:	b.ne	40698c <__fxstatat@plt+0x391c>  // b.any
  40695c:	bl	402d60 <rmdir@plt>
  406960:	cmp	w0, #0x0
  406964:	cset	w0, ne  // ne = any
  406968:	cbz	w0, 406994 <__fxstatat@plt+0x3924>
  40696c:	bl	402fd0 <__errno_location@plt>
  406970:	ldr	w24, [x0]
  406974:	cmp	w24, #0x2
  406978:	b.eq	406994 <__fxstatat@plt+0x3924>  // b.none
  40697c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406980:	mov	w2, #0x5                   	// #5
  406984:	add	x1, x1, #0x9bb
  406988:	b	4068f4 <__fxstatat@plt+0x3884>
  40698c:	bl	403000 <unlink@plt>
  406990:	b	406960 <__fxstatat@plt+0x38f0>
  406994:	ldrb	w0, [x25, #46]
  406998:	str	w0, [x29, #232]
  40699c:	cbz	w0, 406ad0 <__fxstatat@plt+0x3a60>
  4069a0:	cmp	w20, #0x4, lsl #12
  4069a4:	b.eq	4069d8 <__fxstatat@plt+0x3968>  // b.none
  4069a8:	mov	w2, #0x5                   	// #5
  4069ac:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4069b0:	mov	x0, #0x0                   	// #0
  4069b4:	add	x1, x1, #0x9f7
  4069b8:	bl	402f30 <dcgettext@plt>
  4069bc:	mov	x1, x0
  4069c0:	mov	w0, #0x1                   	// #1
  4069c4:	bl	402b50 <__printf_chk@plt>
  4069c8:	ldr	x2, [x29, #224]
  4069cc:	mov	x1, x19
  4069d0:	mov	x0, x28
  4069d4:	bl	404bd4 <__fxstatat@plt+0x1b64>
  4069d8:	ldrb	w0, [x25, #43]
  4069dc:	cbz	w0, 406ad8 <__fxstatat@plt+0x3a68>
  4069e0:	ldr	w20, [x25, #16]
  4069e4:	and	w20, w20, #0xfff
  4069e8:	ldrb	w0, [x25, #29]
  4069ec:	cbnz	w0, 406ae4 <__fxstatat@plt+0x3a74>
  4069f0:	ldr	w0, [x29, #220]
  4069f4:	mov	w21, #0x12                  	// #18
  4069f8:	and	w0, w0, #0xf000
  4069fc:	cmp	w0, #0x4, lsl #12
  406a00:	csel	w21, w21, wzr, eq  // eq = none
  406a04:	ldrb	w3, [x29, #232]
  406a08:	mov	x4, x25
  406a0c:	ldr	w2, [x29, #220]
  406a10:	mov	x1, x19
  406a14:	mov	x0, x28
  406a18:	bl	405308 <__fxstatat@plt+0x2298>
  406a1c:	ands	w27, w0, #0xff
  406a20:	b.eq	4058f0 <__fxstatat@plt+0x2880>  // b.none
  406a24:	and	w0, w20, w21
  406a28:	str	w0, [x29, #200]
  406a2c:	ldr	w0, [x29, #220]
  406a30:	and	w0, w0, #0xf000
  406a34:	str	w0, [x29, #188]
  406a38:	cmp	w0, #0x4, lsl #12
  406a3c:	b.ne	406db8 <__fxstatat@plt+0x3d48>  // b.any
  406a40:	ldp	x1, x2, [x29, #304]
  406a44:	ldr	x0, [x29, #176]
  406a48:	cbnz	x0, 406aec <__fxstatat@plt+0x3a7c>
  406a4c:	sub	sp, sp, #0x20
  406a50:	add	x21, sp, #0x20
  406a54:	ldr	x0, [x29, #176]
  406a58:	str	x1, [x21, #16]
  406a5c:	stp	x0, x2, [x21]
  406a60:	ldr	w0, [x29, #232]
  406a64:	cbnz	w0, 406a78 <__fxstatat@plt+0x3a08>
  406a68:	ldr	w0, [x29, #448]
  406a6c:	and	w0, w0, #0xf000
  406a70:	cmp	w0, #0x4, lsl #12
  406a74:	b.eq	406c84 <__fxstatat@plt+0x3c14>  // b.none
  406a78:	ldr	w0, [x29, #200]
  406a7c:	bic	w1, w20, w0
  406a80:	mov	x0, x19
  406a84:	bl	403020 <mkdir@plt>
  406a88:	cbz	w0, 406b0c <__fxstatat@plt+0x3a9c>
  406a8c:	bl	402fd0 <__errno_location@plt>
  406a90:	ldr	w21, [x0]
  406a94:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406a98:	add	x1, x1, #0x9ff
  406a9c:	mov	w2, #0x5                   	// #5
  406aa0:	mov	x0, #0x0                   	// #0
  406aa4:	bl	402f30 <dcgettext@plt>
  406aa8:	mov	x1, x19
  406aac:	mov	x20, x0
  406ab0:	mov	w0, #0x4                   	// #4
  406ab4:	bl	40c0e4 <__fxstatat@plt+0x9074>
  406ab8:	mov	x2, x20
  406abc:	mov	x3, x0
  406ac0:	mov	w1, w21
  406ac4:	mov	w0, #0x0                   	// #0
  406ac8:	bl	4028f0 <error@plt>
  406acc:	b	405f18 <__fxstatat@plt+0x2ea8>
  406ad0:	str	w27, [x29, #232]
  406ad4:	b	4069d8 <__fxstatat@plt+0x3968>
  406ad8:	ldr	w0, [x29, #220]
  406adc:	and	w20, w0, #0xfff
  406ae0:	b	4069e8 <__fxstatat@plt+0x3978>
  406ae4:	mov	w21, #0x3f                  	// #63
  406ae8:	b	406a04 <__fxstatat@plt+0x3994>
  406aec:	ldr	x3, [x0, #8]
  406af0:	cmp	x3, x2
  406af4:	b.ne	406b04 <__fxstatat@plt+0x3a94>  // b.any
  406af8:	ldr	x3, [x0, #16]
  406afc:	cmp	x3, x1
  406b00:	b.eq	408060 <__fxstatat@plt+0x4ff0>  // b.none
  406b04:	ldr	x0, [x0]
  406b08:	b	406a48 <__fxstatat@plt+0x39d8>
  406b0c:	add	x1, x29, #0x1b0
  406b10:	mov	x0, x19
  406b14:	bl	40f660 <__fxstatat@plt+0xc5f0>
  406b18:	cbz	w0, 406b34 <__fxstatat@plt+0x3ac4>
  406b1c:	bl	402fd0 <__errno_location@plt>
  406b20:	ldr	w21, [x0]
  406b24:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406b28:	mov	w2, #0x5                   	// #5
  406b2c:	add	x1, x1, #0x6df
  406b30:	b	406aa0 <__fxstatat@plt+0x3a30>
  406b34:	ldr	w20, [x29, #448]
  406b38:	and	w0, w20, #0x1c0
  406b3c:	cmp	w0, #0x1c0
  406b40:	b.eq	406b6c <__fxstatat@plt+0x3afc>  // b.none
  406b44:	orr	w1, w20, #0x1c0
  406b48:	mov	x0, x19
  406b4c:	bl	402ad0 <chmod@plt>
  406b50:	cbz	w0, 406c64 <__fxstatat@plt+0x3bf4>
  406b54:	bl	402fd0 <__errno_location@plt>
  406b58:	ldr	w21, [x0]
  406b5c:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  406b60:	mov	w2, #0x5                   	// #5
  406b64:	add	x1, x1, #0x7ac
  406b68:	b	406aa0 <__fxstatat@plt+0x3a30>
  406b6c:	mov	w24, #0x0                   	// #0
  406b70:	ldrb	w0, [x23]
  406b74:	cbnz	w0, 406b8c <__fxstatat@plt+0x3b1c>
  406b78:	ldp	x2, x1, [x29, #432]
  406b7c:	mov	x0, x19
  406b80:	bl	4084b8 <__fxstatat@plt+0x5448>
  406b84:	mov	w0, #0x1                   	// #1
  406b88:	strb	w0, [x23]
  406b8c:	ldrb	w0, [x25, #46]
  406b90:	cbz	w0, 406bd0 <__fxstatat@plt+0x3b60>
  406b94:	ldrb	w0, [x25, #24]
  406b98:	cbz	w0, 406c70 <__fxstatat@plt+0x3c00>
  406b9c:	mov	w2, #0x5                   	// #5
  406ba0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406ba4:	mov	x0, #0x0                   	// #0
  406ba8:	add	x1, x1, #0xa1a
  406bac:	bl	402f30 <dcgettext@plt>
  406bb0:	mov	x20, x0
  406bb4:	mov	x1, x19
  406bb8:	mov	w0, #0x4                   	// #4
  406bbc:	bl	40c0e4 <__fxstatat@plt+0x9074>
  406bc0:	mov	x2, x0
  406bc4:	mov	x1, x20
  406bc8:	mov	w0, #0x1                   	// #1
  406bcc:	bl	402b50 <__printf_chk@plt>
  406bd0:	ldrb	w0, [x25, #28]
  406bd4:	cbz	w0, 406bf0 <__fxstatat@plt+0x3b80>
  406bd8:	ldr	x1, [x29, #192]
  406bdc:	cbz	x1, 406bf0 <__fxstatat@plt+0x3b80>
  406be0:	ldr	x2, [x1]
  406be4:	ldr	x1, [x29, #304]
  406be8:	cmp	x2, x1
  406bec:	b.ne	407de0 <__fxstatat@plt+0x4d70>  // b.any
  406bf0:	mov	x2, #0x50                  	// #80
  406bf4:	mov	x1, x25
  406bf8:	add	x0, x29, #0x2b0
  406bfc:	bl	402890 <memcpy@plt>
  406c00:	mov	x0, x28
  406c04:	mov	w1, #0x2                   	// #2
  406c08:	bl	40c8bc <__fxstatat@plt+0x984c>
  406c0c:	mov	x22, x0
  406c10:	cbnz	x0, 406cc4 <__fxstatat@plt+0x3c54>
  406c14:	bl	402fd0 <__errno_location@plt>
  406c18:	ldr	w21, [x0]
  406c1c:	mov	w2, #0x5                   	// #5
  406c20:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406c24:	mov	x0, #0x0                   	// #0
  406c28:	add	x1, x1, #0xa30
  406c2c:	bl	402f30 <dcgettext@plt>
  406c30:	mov	x20, x0
  406c34:	mov	x1, x28
  406c38:	mov	w0, #0x4                   	// #4
  406c3c:	bl	40c0e4 <__fxstatat@plt+0x9074>
  406c40:	mov	w27, #0x0                   	// #0
  406c44:	mov	x3, x0
  406c48:	mov	x2, x20
  406c4c:	mov	w1, w21
  406c50:	mov	w0, #0x0                   	// #0
  406c54:	bl	4028f0 <error@plt>
  406c58:	mov	w21, #0x0                   	// #0
  406c5c:	mov	w26, #0x0                   	// #0
  406c60:	b	4079a8 <__fxstatat@plt+0x4938>
  406c64:	mov	w24, w27
  406c68:	str	w20, [x29, #152]
  406c6c:	b	406b70 <__fxstatat@plt+0x3b00>
  406c70:	mov	x1, x19
  406c74:	mov	x0, x28
  406c78:	mov	x2, #0x0                   	// #0
  406c7c:	bl	404bd4 <__fxstatat@plt+0x1b64>
  406c80:	b	406bd0 <__fxstatat@plt+0x3b60>
  406c84:	ldr	x0, [x25, #32]
  406c88:	tst	x0, #0xff000000ff00
  406c8c:	b.ne	406c9c <__fxstatat@plt+0x3c2c>  // b.any
  406c90:	mov	w24, #0x0                   	// #0
  406c94:	str	wzr, [x29, #200]
  406c98:	b	406bd0 <__fxstatat@plt+0x3b60>
  406c9c:	ldrb	w1, [x25, #37]
  406ca0:	mov	x3, x25
  406ca4:	mov	x0, x19
  406ca8:	mov	w2, #0x0                   	// #0
  406cac:	bl	4053c8 <__fxstatat@plt+0x2358>
  406cb0:	tst	w0, #0xff
  406cb4:	b.ne	406c90 <__fxstatat@plt+0x3c20>  // b.any
  406cb8:	ldrb	w0, [x25, #38]
  406cbc:	cbz	w0, 406c90 <__fxstatat@plt+0x3c20>
  406cc0:	b	405f18 <__fxstatat@plt+0x2ea8>
  406cc4:	ldr	w0, [x25, #4]
  406cc8:	cmp	w0, #0x3
  406ccc:	b.ne	406cd8 <__fxstatat@plt+0x3c68>  // b.any
  406cd0:	mov	w0, #0x2                   	// #2
  406cd4:	str	w0, [x29, #692]
  406cd8:	mov	x26, x22
  406cdc:	mov	w20, #0x0                   	// #0
  406ce0:	b	406da0 <__fxstatat@plt+0x3d30>
  406ce4:	mov	x1, x26
  406ce8:	mov	x2, #0x0                   	// #0
  406cec:	mov	x0, x28
  406cf0:	bl	409cb0 <__fxstatat@plt+0x6c40>
  406cf4:	mov	x8, x0
  406cf8:	mov	x1, x26
  406cfc:	mov	x2, #0x0                   	// #0
  406d00:	mov	x0, x19
  406d04:	str	x8, [x29, #192]
  406d08:	bl	409cb0 <__fxstatat@plt+0x6c40>
  406d0c:	mov	x1, x0
  406d10:	ldrb	w2, [x29, #232]
  406d14:	add	x7, x29, #0x230
  406d18:	ldr	x8, [x29, #192]
  406d1c:	add	x5, x29, #0x2b0
  406d20:	ldrb	w0, [x23]
  406d24:	mov	x4, x21
  406d28:	strb	w0, [x29, #560]
  406d2c:	add	x0, x29, #0x100
  406d30:	stp	x0, xzr, [sp]
  406d34:	add	x3, x29, #0x130
  406d38:	mov	x0, x8
  406d3c:	mov	w6, #0x0                   	// #0
  406d40:	str	x1, [x29, #176]
  406d44:	bl	405764 <__fxstatat@plt+0x26f4>
  406d48:	and	w0, w0, #0xff
  406d4c:	and	w27, w0, w27
  406d50:	ldrb	w2, [x29, #256]
  406d54:	ldr	x0, [x29, #816]
  406d58:	ldr	x1, [x29, #816]
  406d5c:	ldrb	w0, [x0]
  406d60:	orr	w0, w0, w2
  406d64:	strb	w0, [x1]
  406d68:	ldr	x1, [x29, #176]
  406d6c:	mov	x0, x1
  406d70:	bl	402db0 <free@plt>
  406d74:	ldr	x8, [x29, #192]
  406d78:	mov	x0, x8
  406d7c:	bl	402db0 <free@plt>
  406d80:	ldrb	w0, [x29, #256]
  406d84:	cbnz	w0, 406da8 <__fxstatat@plt+0x3d38>
  406d88:	ldrb	w0, [x29, #560]
  406d8c:	orr	w20, w0, w20
  406d90:	mov	x0, x26
  406d94:	bl	4028b0 <strlen@plt>
  406d98:	add	x0, x0, #0x1
  406d9c:	add	x26, x26, x0
  406da0:	ldrb	w0, [x26]
  406da4:	cbnz	w0, 406ce4 <__fxstatat@plt+0x3c74>
  406da8:	mov	x0, x22
  406dac:	bl	402db0 <free@plt>
  406db0:	strb	w20, [x23]
  406db4:	b	406c58 <__fxstatat@plt+0x3be8>
  406db8:	ldrb	w21, [x25, #44]
  406dbc:	cbz	w21, 406ef4 <__fxstatat@plt+0x3e84>
  406dc0:	ldrb	w0, [x28]
  406dc4:	cmp	w0, #0x2f
  406dc8:	b.eq	406e80 <__fxstatat@plt+0x3e10>  // b.none
  406dcc:	mov	x0, x19
  406dd0:	adrp	x20, 410000 <__fxstatat@plt+0xcf90>
  406dd4:	bl	40984c <__fxstatat@plt+0x67dc>
  406dd8:	add	x20, x20, #0xc46
  406ddc:	mov	x22, x0
  406de0:	mov	x1, x0
  406de4:	mov	x0, x20
  406de8:	bl	402d30 <strcmp@plt>
  406dec:	cbnz	w0, 406e38 <__fxstatat@plt+0x3dc8>
  406df0:	mov	w20, #0x1                   	// #1
  406df4:	mov	x0, x22
  406df8:	bl	402db0 <free@plt>
  406dfc:	cbnz	w20, 406e80 <__fxstatat@plt+0x3e10>
  406e00:	mov	w2, #0x5                   	// #5
  406e04:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406e08:	mov	x0, #0x0                   	// #0
  406e0c:	add	x1, x1, #0xa41
  406e10:	bl	402f30 <dcgettext@plt>
  406e14:	mov	x20, x0
  406e18:	mov	x2, x19
  406e1c:	mov	w1, #0x3                   	// #3
  406e20:	mov	w0, #0x0                   	// #0
  406e24:	bl	40c18c <__fxstatat@plt+0x911c>
  406e28:	mov	x3, x0
  406e2c:	mov	x2, x20
  406e30:	mov	w1, #0x0                   	// #0
  406e34:	b	406ac4 <__fxstatat@plt+0x3a54>
  406e38:	add	x1, x29, #0x230
  406e3c:	mov	x0, x20
  406e40:	bl	40f640 <__fxstatat@plt+0xc5d0>
  406e44:	cbnz	w0, 406df0 <__fxstatat@plt+0x3d80>
  406e48:	add	x1, x29, #0x2b0
  406e4c:	mov	x0, x22
  406e50:	bl	40f640 <__fxstatat@plt+0xc5d0>
  406e54:	mov	w20, w0
  406e58:	cbnz	w0, 406df0 <__fxstatat@plt+0x3d80>
  406e5c:	ldr	x1, [x29, #568]
  406e60:	ldr	x0, [x29, #696]
  406e64:	cmp	x1, x0
  406e68:	b.ne	406df4 <__fxstatat@plt+0x3d84>  // b.any
  406e6c:	ldr	x1, [x29, #560]
  406e70:	ldr	x0, [x29, #688]
  406e74:	cmp	x1, x0
  406e78:	cset	w20, eq  // eq = none
  406e7c:	b	406df4 <__fxstatat@plt+0x3d84>
  406e80:	ldrb	w3, [x25, #22]
  406e84:	mov	x2, x19
  406e88:	mov	x0, x28
  406e8c:	mov	w4, #0xffffffff            	// #-1
  406e90:	mov	w1, #0xffffff9c            	// #-100
  406e94:	bl	4089ac <__fxstatat@plt+0x593c>
  406e98:	mov	w20, w0
  406e9c:	cmp	w0, #0x0
  406ea0:	b.le	407de8 <__fxstatat@plt+0x4d78>
  406ea4:	mov	w2, #0x5                   	// #5
  406ea8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406eac:	mov	x0, #0x0                   	// #0
  406eb0:	add	x1, x1, #0xa80
  406eb4:	bl	402f30 <dcgettext@plt>
  406eb8:	mov	x21, x0
  406ebc:	mov	x2, x19
  406ec0:	mov	w1, #0x4                   	// #4
  406ec4:	mov	w0, #0x0                   	// #0
  406ec8:	bl	40c058 <__fxstatat@plt+0x8fe8>
  406ecc:	mov	x2, x28
  406ed0:	mov	x22, x0
  406ed4:	mov	w1, #0x4                   	// #4
  406ed8:	mov	w0, #0x1                   	// #1
  406edc:	bl	40c058 <__fxstatat@plt+0x8fe8>
  406ee0:	mov	x4, x0
  406ee4:	mov	x3, x22
  406ee8:	mov	x2, x21
  406eec:	mov	w1, w20
  406ef0:	b	406830 <__fxstatat@plt+0x37c0>
  406ef4:	ldrb	w24, [x25, #23]
  406ef8:	cbz	w24, 406f40 <__fxstatat@plt+0x3ed0>
  406efc:	ldrb	w0, [x25, #22]
  406f00:	cbnz	w0, 406f38 <__fxstatat@plt+0x3ec8>
  406f04:	ldr	w0, [x25, #8]
  406f08:	cmp	w0, #0x3
  406f0c:	cset	w2, eq  // eq = none
  406f10:	mov	w4, w22
  406f14:	mov	x1, x19
  406f18:	mov	x0, x28
  406f1c:	mov	w3, #0x0                   	// #0
  406f20:	bl	404c74 <__fxstatat@plt+0x1c04>
  406f24:	ands	w27, w0, #0xff
  406f28:	b.eq	405f18 <__fxstatat@plt+0x2ea8>  // b.none
  406f2c:	mov	w26, #0x0                   	// #0
  406f30:	mov	w24, #0x0                   	// #0
  406f34:	b	4079a8 <__fxstatat@plt+0x4938>
  406f38:	mov	w2, #0x1                   	// #1
  406f3c:	b	406f10 <__fxstatat@plt+0x3ea0>
  406f40:	ldr	w0, [x29, #188]
  406f44:	cmp	w0, #0x8, lsl #12
  406f48:	b.eq	406f5c <__fxstatat@plt+0x3eec>  // b.none
  406f4c:	ldrb	w26, [x25, #20]
  406f50:	cbz	w26, 407b9c <__fxstatat@plt+0x4b2c>
  406f54:	cmp	w0, #0xa, lsl #12
  406f58:	b.eq	407bf0 <__fxstatat@plt+0x4b80>  // b.none
  406f5c:	ldr	w0, [x29, #320]
  406f60:	str	w0, [x29, #132]
  406f64:	ldr	w0, [x25, #4]
  406f68:	ldrb	w23, [x25, #35]
  406f6c:	cmp	w0, #0x2
  406f70:	mov	x0, x28
  406f74:	cset	w1, eq  // eq = none
  406f78:	lsl	w1, w1, #15
  406f7c:	bl	409a2c <__fxstatat@plt+0x69bc>
  406f80:	mov	w21, w0
  406f84:	tbz	w0, #31, 406fb0 <__fxstatat@plt+0x3f40>
  406f88:	bl	402fd0 <__errno_location@plt>
  406f8c:	ldr	w21, [x0]
  406f90:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406f94:	add	x1, x1, #0xaa5
  406f98:	mov	w2, #0x5                   	// #5
  406f9c:	mov	x0, #0x0                   	// #0
  406fa0:	bl	402f30 <dcgettext@plt>
  406fa4:	mov	x1, x28
  406fa8:	mov	x20, x0
  406fac:	b	406ab0 <__fxstatat@plt+0x3a40>
  406fb0:	add	x1, x29, #0x230
  406fb4:	bl	40f650 <__fxstatat@plt+0xc5e0>
  406fb8:	cbz	w0, 406ff8 <__fxstatat@plt+0x3f88>
  406fbc:	bl	402fd0 <__errno_location@plt>
  406fc0:	ldr	w22, [x0]
  406fc4:	mov	w2, #0x5                   	// #5
  406fc8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406fcc:	mov	x0, #0x0                   	// #0
  406fd0:	add	x1, x1, #0xac0
  406fd4:	bl	402f30 <dcgettext@plt>
  406fd8:	mov	x20, x0
  406fdc:	mov	x1, x28
  406fe0:	mov	w0, #0x4                   	// #4
  406fe4:	bl	40c0e4 <__fxstatat@plt+0x9074>
  406fe8:	mov	x2, x20
  406fec:	mov	x3, x0
  406ff0:	mov	w1, w22
  406ff4:	b	407048 <__fxstatat@plt+0x3fd8>
  406ff8:	ldr	x1, [x29, #312]
  406ffc:	ldr	x0, [x29, #568]
  407000:	cmp	x1, x0
  407004:	b.ne	407018 <__fxstatat@plt+0x3fa8>  // b.any
  407008:	ldr	x1, [x29, #304]
  40700c:	ldr	x0, [x29, #560]
  407010:	cmp	x1, x0
  407014:	b.eq	407058 <__fxstatat@plt+0x3fe8>  // b.none
  407018:	mov	w2, #0x5                   	// #5
  40701c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407020:	mov	x0, #0x0                   	// #0
  407024:	add	x1, x1, #0xad0
  407028:	bl	402f30 <dcgettext@plt>
  40702c:	mov	x20, x0
  407030:	mov	x1, x28
  407034:	mov	w0, #0x4                   	// #4
  407038:	bl	40c0e4 <__fxstatat@plt+0x9074>
  40703c:	mov	x3, x0
  407040:	mov	x2, x20
  407044:	mov	w1, #0x0                   	// #0
  407048:	mov	w0, #0x0                   	// #0
  40704c:	bl	4028f0 <error@plt>
  407050:	mov	w26, #0x0                   	// #0
  407054:	b	4072ac <__fxstatat@plt+0x423c>
  407058:	and	w0, w20, #0x1ff
  40705c:	str	w0, [x29, #156]
  407060:	ldr	w0, [x29, #232]
  407064:	cbnz	w0, 40716c <__fxstatat@plt+0x40fc>
  407068:	ldrb	w0, [x25, #35]
  40706c:	mov	w1, #0x201                 	// #513
  407070:	cmp	w0, #0x0
  407074:	mov	x0, x19
  407078:	csinc	w1, w1, wzr, ne  // ne = any
  40707c:	bl	409a2c <__fxstatat@plt+0x69bc>
  407080:	mov	w20, w0
  407084:	ldr	x0, [x25, #32]
  407088:	tst	x0, #0xff000000ff00
  40708c:	b.eq	4070c0 <__fxstatat@plt+0x4050>  // b.none
  407090:	tbnz	w20, #31, 4070c4 <__fxstatat@plt+0x4054>
  407094:	ldrb	w1, [x25, #37]
  407098:	mov	x3, x25
  40709c:	mov	x0, x19
  4070a0:	mov	w2, #0x0                   	// #0
  4070a4:	bl	4053c8 <__fxstatat@plt+0x2358>
  4070a8:	ands	w26, w0, #0xff
  4070ac:	b.ne	408274 <__fxstatat@plt+0x5204>  // b.any
  4070b0:	ldrb	w0, [x25, #38]
  4070b4:	cbz	w0, 408274 <__fxstatat@plt+0x5204>
  4070b8:	str	xzr, [x29, #192]
  4070bc:	b	4078f4 <__fxstatat@plt+0x4884>
  4070c0:	tbz	w20, #31, 408274 <__fxstatat@plt+0x5204>
  4070c4:	bl	402fd0 <__errno_location@plt>
  4070c8:	ldrb	w22, [x25, #22]
  4070cc:	mov	x20, x0
  4070d0:	cbz	w22, 4072bc <__fxstatat@plt+0x424c>
  4070d4:	mov	x0, x19
  4070d8:	bl	403000 <unlink@plt>
  4070dc:	cbz	w0, 407104 <__fxstatat@plt+0x4094>
  4070e0:	ldr	w22, [x20]
  4070e4:	mov	w2, #0x5                   	// #5
  4070e8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4070ec:	mov	x0, #0x0                   	// #0
  4070f0:	add	x1, x1, #0x89c
  4070f4:	bl	402f30 <dcgettext@plt>
  4070f8:	mov	x1, x19
  4070fc:	mov	x20, x0
  407100:	b	406fe0 <__fxstatat@plt+0x3f70>
  407104:	ldrb	w0, [x25, #46]
  407108:	cbz	w0, 407140 <__fxstatat@plt+0x40d0>
  40710c:	mov	w2, #0x5                   	// #5
  407110:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407114:	mov	x0, #0x0                   	// #0
  407118:	add	x1, x1, #0x557
  40711c:	bl	402f30 <dcgettext@plt>
  407120:	mov	x20, x0
  407124:	mov	x1, x19
  407128:	mov	w0, #0x4                   	// #4
  40712c:	bl	40c0e4 <__fxstatat@plt+0x9074>
  407130:	mov	x2, x0
  407134:	mov	x1, x20
  407138:	mov	w0, #0x1                   	// #1
  40713c:	bl	402b50 <__printf_chk@plt>
  407140:	ldrb	w0, [x25, #33]
  407144:	str	w0, [x29, #232]
  407148:	cbz	w0, 40716c <__fxstatat@plt+0x40fc>
  40714c:	ldr	w2, [x29, #156]
  407150:	mov	x4, x25
  407154:	mov	x1, x19
  407158:	mov	x0, x28
  40715c:	mov	w3, #0x1                   	// #1
  407160:	bl	405308 <__fxstatat@plt+0x2298>
  407164:	ands	w26, w0, #0xff
  407168:	b.eq	4072ac <__fxstatat@plt+0x423c>  // b.none
  40716c:	ldr	w0, [x29, #200]
  407170:	str	w0, [x29, #176]
  407174:	ldr	w1, [x29, #156]
  407178:	ldr	w0, [x29, #176]
  40717c:	bic	w22, w1, w0
  407180:	mov	w1, #0xc1                  	// #193
  407184:	mov	w2, w22
  407188:	mov	x0, x19
  40718c:	bl	409a2c <__fxstatat@plt+0x69bc>
  407190:	mov	w20, w0
  407194:	bl	402fd0 <__errno_location@plt>
  407198:	ldr	w26, [x0]
  40719c:	str	x0, [x29, #192]
  4071a0:	cmp	w26, #0x11
  4071a4:	cset	w0, eq  // eq = none
  4071a8:	ands	w0, w0, w20, lsr #31
  4071ac:	str	w0, [x29, #232]
  4071b0:	b.eq	407200 <__fxstatat@plt+0x4190>  // b.none
  4071b4:	ldrb	w0, [x25, #24]
  4071b8:	cbnz	w0, 4072b4 <__fxstatat@plt+0x4244>
  4071bc:	add	x1, x29, #0x2b0
  4071c0:	mov	x0, x19
  4071c4:	bl	40f660 <__fxstatat@plt+0xc5f0>
  4071c8:	cbnz	w0, 4072b4 <__fxstatat@plt+0x4244>
  4071cc:	ldr	w0, [x29, #704]
  4071d0:	and	w0, w0, #0xf000
  4071d4:	cmp	w0, #0xa, lsl #12
  4071d8:	b.ne	4072b4 <__fxstatat@plt+0x4244>  // b.any
  4071dc:	ldrb	w26, [x25, #48]
  4071e0:	cbz	w26, 407274 <__fxstatat@plt+0x4204>
  4071e4:	mov	w2, w22
  4071e8:	mov	x0, x19
  4071ec:	mov	w1, #0x41                  	// #65
  4071f0:	bl	409a2c <__fxstatat@plt+0x69bc>
  4071f4:	mov	w20, w0
  4071f8:	ldr	x0, [x29, #192]
  4071fc:	ldr	w26, [x0]
  407200:	cmp	w26, #0x15
  407204:	cset	w22, eq  // eq = none
  407208:	ands	w22, w22, w20, lsr #31
  40720c:	b.eq	4072dc <__fxstatat@plt+0x426c>  // b.none
  407210:	ldrb	w0, [x19]
  407214:	cbz	w0, 4072e8 <__fxstatat@plt+0x4278>
  407218:	mov	x0, x19
  40721c:	bl	4028b0 <strlen@plt>
  407220:	add	x0, x19, x0
  407224:	ldurb	w0, [x0, #-1]
  407228:	cmp	w0, #0x2f
  40722c:	cset	w0, ne  // ne = any
  407230:	add	w26, w0, #0x14
  407234:	mov	w2, #0x5                   	// #5
  407238:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40723c:	mov	x0, #0x0                   	// #0
  407240:	add	x1, x1, #0xb30
  407244:	bl	402f30 <dcgettext@plt>
  407248:	mov	x20, x0
  40724c:	mov	x1, x19
  407250:	mov	w0, #0x4                   	// #4
  407254:	bl	40c0e4 <__fxstatat@plt+0x9074>
  407258:	mov	x3, x0
  40725c:	mov	x2, x20
  407260:	mov	w1, w26
  407264:	mov	w0, #0x0                   	// #0
  407268:	bl	4028f0 <error@plt>
  40726c:	str	w22, [x29, #232]
  407270:	b	407050 <__fxstatat@plt+0x3fe0>
  407274:	mov	w2, #0x5                   	// #5
  407278:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40727c:	mov	x0, #0x0                   	// #0
  407280:	add	x1, x1, #0xb08
  407284:	bl	402f30 <dcgettext@plt>
  407288:	mov	x20, x0
  40728c:	mov	x1, x19
  407290:	mov	w0, #0x4                   	// #4
  407294:	bl	40c0e4 <__fxstatat@plt+0x9074>
  407298:	mov	x3, x0
  40729c:	mov	x2, x20
  4072a0:	mov	w1, #0x0                   	// #0
  4072a4:	mov	w0, #0x0                   	// #0
  4072a8:	bl	4028f0 <error@plt>
  4072ac:	str	xzr, [x29, #192]
  4072b0:	b	407944 <__fxstatat@plt+0x48d4>
  4072b4:	mov	w26, #0x11                  	// #17
  4072b8:	b	407200 <__fxstatat@plt+0x4190>
  4072bc:	ldr	w26, [x0]
  4072c0:	str	wzr, [x29, #176]
  4072c4:	cmp	w26, #0x2
  4072c8:	b.ne	407234 <__fxstatat@plt+0x41c4>  // b.any
  4072cc:	cbnz	w22, 407234 <__fxstatat@plt+0x41c4>
  4072d0:	ldrb	w0, [x25, #24]
  4072d4:	cbz	w0, 407174 <__fxstatat@plt+0x4104>
  4072d8:	b	407234 <__fxstatat@plt+0x41c4>
  4072dc:	tbz	w20, #31, 4072f0 <__fxstatat@plt+0x4280>
  4072e0:	mov	w22, w27
  4072e4:	b	4072c4 <__fxstatat@plt+0x4254>
  4072e8:	mov	w26, #0x15                  	// #21
  4072ec:	b	407234 <__fxstatat@plt+0x41c4>
  4072f0:	str	w27, [x29, #232]
  4072f4:	add	x1, x29, #0x2b0
  4072f8:	mov	w0, w20
  4072fc:	bl	40f650 <__fxstatat@plt+0xc5e0>
  407300:	str	w0, [x29, #184]
  407304:	mov	w0, w0
  407308:	cbz	w0, 407354 <__fxstatat@plt+0x42e4>
  40730c:	bl	402fd0 <__errno_location@plt>
  407310:	ldr	w23, [x0]
  407314:	mov	w2, #0x5                   	// #5
  407318:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40731c:	mov	x0, #0x0                   	// #0
  407320:	add	x1, x1, #0xac0
  407324:	bl	402f30 <dcgettext@plt>
  407328:	mov	x22, x0
  40732c:	mov	x1, x19
  407330:	mov	w0, #0x4                   	// #4
  407334:	bl	40c0e4 <__fxstatat@plt+0x9074>
  407338:	mov	x3, x0
  40733c:	mov	x2, x22
  407340:	mov	w1, w23
  407344:	mov	w0, #0x0                   	// #0
  407348:	bl	4028f0 <error@plt>
  40734c:	mov	w26, #0x0                   	// #0
  407350:	b	4070b8 <__fxstatat@plt+0x4048>
  407354:	cbz	w23, 4078a0 <__fxstatat@plt+0x4830>
  407358:	ldr	w0, [x25, #56]
  40735c:	cbz	w0, 4081e0 <__fxstatat@plt+0x5170>
  407360:	mov	x1, #0x9409                	// #37897
  407364:	mov	w2, w21
  407368:	mov	w0, w20
  40736c:	movk	x1, #0x4004, lsl #16
  407370:	bl	403040 <ioctl@plt>
  407374:	cbz	w0, 4078a0 <__fxstatat@plt+0x4830>
  407378:	ldr	w0, [x25, #56]
  40737c:	cmp	w0, #0x2
  407380:	b.ne	4081e0 <__fxstatat@plt+0x5170>  // b.any
  407384:	bl	402fd0 <__errno_location@plt>
  407388:	ldr	w26, [x0]
  40738c:	mov	w2, #0x5                   	// #5
  407390:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407394:	mov	x0, #0x0                   	// #0
  407398:	add	x1, x1, #0xb4e
  40739c:	bl	402f30 <dcgettext@plt>
  4073a0:	mov	x22, x0
  4073a4:	mov	x2, x19
  4073a8:	mov	w1, #0x4                   	// #4
  4073ac:	mov	w0, #0x0                   	// #0
  4073b0:	bl	40c058 <__fxstatat@plt+0x8fe8>
  4073b4:	mov	x2, x28
  4073b8:	mov	x23, x0
  4073bc:	mov	w1, #0x4                   	// #4
  4073c0:	mov	w0, #0x1                   	// #1
  4073c4:	bl	40c058 <__fxstatat@plt+0x8fe8>
  4073c8:	mov	x4, x0
  4073cc:	mov	x3, x23
  4073d0:	mov	x2, x22
  4073d4:	mov	w1, w26
  4073d8:	mov	w0, #0x0                   	// #0
  4073dc:	bl	4028f0 <error@plt>
  4073e0:	b	40734c <__fxstatat@plt+0x42dc>
  4073e4:	mov	w0, #0x1                   	// #1
  4073e8:	b	40813c <__fxstatat@plt+0x50cc>
  4073ec:	ldr	w0, [x29, #184]
  4073f0:	str	x8, [x29, #104]
  4073f4:	cmp	w0, #0x1
  4073f8:	b.eq	407520 <__fxstatat@plt+0x44b0>  // b.none
  4073fc:	cmp	w0, #0x3
  407400:	mov	x3, x23
  407404:	cset	w2, eq  // eq = none
  407408:	mov	x1, x19
  40740c:	mov	w0, w20
  407410:	bl	404e94 <__fxstatat@plt+0x1e24>
  407414:	ands	w23, w0, #0xff
  407418:	ldr	x8, [x29, #104]
  40741c:	b.eq	407648 <__fxstatat@plt+0x45d8>  // b.none
  407420:	ldr	w0, [x29, #184]
  407424:	cmp	w0, #0x3
  407428:	ldr	x0, [x29, #144]
  40742c:	csel	x4, x0, xzr, eq  // eq = none
  407430:	add	x0, x29, #0xf7
  407434:	str	x0, [sp, #16]
  407438:	add	x0, x29, #0xf8
  40743c:	str	x0, [sp, #8]
  407440:	ldr	x2, [x29, #120]
  407444:	mov	x7, x19
  407448:	ldr	x0, [x29, #160]
  40744c:	str	x0, [sp]
  407450:	mov	x6, x28
  407454:	mov	x3, x26
  407458:	mov	w1, w20
  40745c:	mov	w0, w21
  407460:	mov	w5, #0x1                   	// #1
  407464:	str	x8, [x29, #104]
  407468:	bl	404f50 <__fxstatat@plt+0x1ee0>
  40746c:	tst	w0, #0xff
  407470:	b.eq	407648 <__fxstatat@plt+0x45d8>  // b.none
  407474:	ldr	x0, [x29, #248]
  407478:	ldr	x8, [x29, #104]
  40747c:	add	x4, x8, x0
  407480:	cbz	x0, 407488 <__fxstatat@plt+0x4418>
  407484:	ldrb	w23, [x29, #247]
  407488:	cmp	x22, x4
  40748c:	b.ne	407580 <__fxstatat@plt+0x4510>  // b.any
  407490:	ldr	x3, [x29, #160]
  407494:	mov	x2, x8
  407498:	mov	w0, #0x1                   	// #1
  40749c:	strb	w0, [x29, #289]
  4074a0:	ldr	x0, [x29, #296]
  4074a4:	str	x4, [x29, #104]
  4074a8:	str	x3, [x29, #136]
  4074ac:	str	x2, [x29, #160]
  4074b0:	bl	402db0 <free@plt>
  4074b4:	str	xzr, [x29, #280]
  4074b8:	ldrb	w0, [x29, #289]
  4074bc:	str	xzr, [x29, #296]
  4074c0:	ldr	x4, [x29, #104]
  4074c4:	ldr	x3, [x29, #136]
  4074c8:	ldr	x2, [x29, #160]
  4074cc:	cbz	w0, 408160 <__fxstatat@plt+0x50f0>
  4074d0:	cmp	x22, x4
  4074d4:	cset	w26, gt
  4074d8:	cmp	w26, #0x0
  4074dc:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  4074e0:	b.eq	407674 <__fxstatat@plt+0x4604>  // b.none
  4074e4:	ldr	w0, [x29, #184]
  4074e8:	cmp	w0, #0x1
  4074ec:	b.eq	407660 <__fxstatat@plt+0x45f0>  // b.none
  4074f0:	mov	x1, x22
  4074f4:	mov	w0, w20
  4074f8:	str	x4, [x29, #168]
  4074fc:	bl	402f60 <ftruncate@plt>
  407500:	ldr	x4, [x29, #168]
  407504:	cbz	w0, 4077d0 <__fxstatat@plt+0x4760>
  407508:	bl	402fd0 <__errno_location@plt>
  40750c:	ldr	w23, [x0]
  407510:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407514:	mov	w2, #0x5                   	// #5
  407518:	add	x1, x1, #0xb99
  40751c:	b	407808 <__fxstatat@plt+0x4798>
  407520:	mov	x1, x23
  407524:	mov	w0, w20
  407528:	bl	4048ac <__fxstatat@plt+0x183c>
  40752c:	tst	w0, #0xff
  407530:	ldr	x8, [x29, #104]
  407534:	b.ne	407574 <__fxstatat@plt+0x4504>  // b.any
  407538:	bl	402fd0 <__errno_location@plt>
  40753c:	ldr	w23, [x0]
  407540:	mov	w2, #0x5                   	// #5
  407544:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407548:	mov	x0, #0x0                   	// #0
  40754c:	add	x1, x1, #0xb88
  407550:	bl	402f30 <dcgettext@plt>
  407554:	mov	x22, x0
  407558:	mov	x2, x19
  40755c:	mov	w1, #0x3                   	// #3
  407560:	mov	w0, #0x0                   	// #0
  407564:	bl	40c18c <__fxstatat@plt+0x911c>
  407568:	b	407634 <__fxstatat@plt+0x45c4>
  40756c:	mov	w23, #0x0                   	// #0
  407570:	b	407420 <__fxstatat@plt+0x43b0>
  407574:	mov	w23, #0x0                   	// #0
  407578:	mov	x4, #0x0                   	// #0
  40757c:	b	407430 <__fxstatat@plt+0x43c0>
  407580:	ldr	w0, [x29, #136]
  407584:	mov	x2, x8
  407588:	ldr	x3, [x29, #160]
  40758c:	add	w0, w0, #0x1
  407590:	str	w0, [x29, #136]
  407594:	ldr	x1, [x29, #280]
  407598:	ldr	w5, [x29, #136]
  40759c:	ldr	x0, [x29, #296]
  4075a0:	cmp	x1, w5, uxtw
  4075a4:	b.ls	4074a0 <__fxstatat@plt+0x4430>  // b.plast
  4075a8:	ldr	w1, [x29, #136]
  4075ac:	mov	w4, #0x18                  	// #24
  4075b0:	umull	x1, w1, w4
  4075b4:	add	x4, x0, x1
  4075b8:	ldr	x8, [x0, x1]
  4075bc:	ldr	x0, [x4, #8]
  4075c0:	str	x0, [x29, #160]
  4075c4:	add	x0, x8, x0
  4075c8:	cmp	x22, x0
  4075cc:	b.ge	4075e0 <__fxstatat@plt+0x4570>  // b.tcont
  4075d0:	cmp	x8, x22
  4075d4:	csel	x8, x8, x22, le
  4075d8:	sub	x0, x22, x8
  4075dc:	str	x0, [x29, #160]
  4075e0:	sub	x2, x8, x2
  4075e4:	subs	x23, x2, x3
  4075e8:	b.eq	40756c <__fxstatat@plt+0x44fc>  // b.none
  4075ec:	mov	x1, x8
  4075f0:	mov	w0, w21
  4075f4:	mov	w2, #0x0                   	// #0
  4075f8:	str	x8, [x29, #104]
  4075fc:	bl	402a00 <lseek@plt>
  407600:	ldr	x8, [x29, #104]
  407604:	tbz	x0, #63, 4073ec <__fxstatat@plt+0x437c>
  407608:	bl	402fd0 <__errno_location@plt>
  40760c:	ldr	w23, [x0]
  407610:	mov	w2, #0x5                   	// #5
  407614:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407618:	mov	x0, #0x0                   	// #0
  40761c:	add	x1, x1, #0x5d4
  407620:	bl	402f30 <dcgettext@plt>
  407624:	mov	x22, x0
  407628:	mov	x1, x28
  40762c:	mov	w0, #0x4                   	// #4
  407630:	bl	40c0e4 <__fxstatat@plt+0x9074>
  407634:	mov	x3, x0
  407638:	mov	x2, x22
  40763c:	mov	w1, w23
  407640:	mov	w0, #0x0                   	// #0
  407644:	bl	4028f0 <error@plt>
  407648:	ldr	x0, [x29, #296]
  40764c:	bl	402db0 <free@plt>
  407650:	mov	w26, #0x0                   	// #0
  407654:	b	4078f4 <__fxstatat@plt+0x4884>
  407658:	str	wzr, [x29, #136]
  40765c:	b	407594 <__fxstatat@plt+0x4524>
  407660:	sub	x1, x22, x4
  407664:	mov	w0, w20
  407668:	bl	4048ac <__fxstatat@plt+0x183c>
  40766c:	tst	w0, #0xff
  407670:	b.eq	407508 <__fxstatat@plt+0x4498>  // b.none
  407674:	ldrb	w0, [x25, #31]
  407678:	cbz	w0, 4076f8 <__fxstatat@plt+0x4688>
  40767c:	ldr	x0, [x29, #376]
  407680:	str	x0, [x29, #256]
  407684:	ldr	x0, [x29, #384]
  407688:	str	x0, [x29, #264]
  40768c:	ldr	x0, [x29, #392]
  407690:	str	x0, [x29, #272]
  407694:	ldr	x0, [x29, #400]
  407698:	add	x2, x29, #0x100
  40769c:	mov	x1, x19
  4076a0:	str	x0, [x29, #280]
  4076a4:	mov	w0, w20
  4076a8:	bl	40d128 <__fxstatat@plt+0xa0b8>
  4076ac:	cbz	w0, 4076f8 <__fxstatat@plt+0x4688>
  4076b0:	bl	402fd0 <__errno_location@plt>
  4076b4:	ldr	w23, [x0]
  4076b8:	mov	w2, #0x5                   	// #5
  4076bc:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4076c0:	mov	x0, #0x0                   	// #0
  4076c4:	add	x1, x1, #0xbad
  4076c8:	bl	402f30 <dcgettext@plt>
  4076cc:	mov	x22, x0
  4076d0:	mov	x1, x19
  4076d4:	mov	w0, #0x4                   	// #4
  4076d8:	bl	40c0e4 <__fxstatat@plt+0x9074>
  4076dc:	mov	x3, x0
  4076e0:	mov	x2, x22
  4076e4:	mov	w0, #0x0                   	// #0
  4076e8:	mov	w1, w23
  4076ec:	bl	4028f0 <error@plt>
  4076f0:	ldrb	w0, [x25, #36]
  4076f4:	cbnz	w0, 407650 <__fxstatat@plt+0x45e0>
  4076f8:	ldrb	w0, [x25, #29]
  4076fc:	cbz	w0, 407744 <__fxstatat@plt+0x46d4>
  407700:	ldr	x1, [x29, #328]
  407704:	ldr	x0, [x29, #712]
  407708:	cmp	x1, x0
  40770c:	b.eq	407744 <__fxstatat@plt+0x46d4>  // b.none
  407710:	ldrb	w4, [x29, #232]
  407714:	add	x5, x29, #0x2c0
  407718:	add	x3, x29, #0x130
  40771c:	mov	w2, w20
  407720:	mov	x1, x19
  407724:	mov	x0, x25
  407728:	bl	405568 <__fxstatat@plt+0x24f8>
  40772c:	cmn	w0, #0x1
  407730:	b.eq	407650 <__fxstatat@plt+0x45e0>  // b.none
  407734:	cbnz	w0, 407744 <__fxstatat@plt+0x46d4>
  407738:	ldr	w0, [x29, #132]
  40773c:	and	w0, w0, #0xfffff1ff
  407740:	str	w0, [x29, #132]
  407744:	ldrb	w0, [x25, #39]
  407748:	cbz	w0, 4078cc <__fxstatat@plt+0x485c>
  40774c:	ldr	w0, [x29, #704]
  407750:	tbz	w0, #7, 4078a8 <__fxstatat@plt+0x4838>
  407754:	mov	w22, #0x0                   	// #0
  407758:	mov	x4, x25
  40775c:	mov	w3, w20
  407760:	mov	x2, x19
  407764:	mov	w1, w21
  407768:	mov	x0, x28
  40776c:	bl	4049c0 <__fxstatat@plt+0x1950>
  407770:	ands	w26, w0, #0xff
  407774:	b.ne	407780 <__fxstatat@plt+0x4710>  // b.any
  407778:	ldrb	w26, [x25, #40]
  40777c:	eor	w26, w26, #0x1
  407780:	cbz	w22, 40779c <__fxstatat@plt+0x472c>
  407784:	ldr	w1, [x29, #156]
  407788:	ldr	w0, [x29, #176]
  40778c:	bic	w2, w1, w0
  407790:	mov	x1, x19
  407794:	mov	w0, w20
  407798:	bl	4049a8 <__fxstatat@plt+0x1938>
  40779c:	ldr	x0, [x25, #24]
  4077a0:	and	x0, x0, #0xffffffffffffff
  4077a4:	and	x0, x0, #0xffff0000000000ff
  4077a8:	cbz	x0, 4078d4 <__fxstatat@plt+0x4864>
  4077ac:	ldr	w4, [x29, #132]
  4077b0:	mov	w3, w20
  4077b4:	mov	x2, x19
  4077b8:	mov	w1, w21
  4077bc:	mov	x0, x28
  4077c0:	bl	408ab4 <__fxstatat@plt+0x5a44>
  4077c4:	cbz	w0, 4078f4 <__fxstatat@plt+0x4884>
  4077c8:	ldrb	w0, [x25, #36]
  4077cc:	b	4078ec <__fxstatat@plt+0x487c>
  4077d0:	ldr	w0, [x29, #184]
  4077d4:	cmp	w26, #0x0
  4077d8:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  4077dc:	b.ne	407674 <__fxstatat@plt+0x4604>  // b.any
  4077e0:	sub	x2, x22, x4
  4077e4:	mov	x1, x4
  4077e8:	mov	w0, w20
  4077ec:	bl	404954 <__fxstatat@plt+0x18e4>
  4077f0:	tbz	w0, #31, 407674 <__fxstatat@plt+0x4604>
  4077f4:	bl	402fd0 <__errno_location@plt>
  4077f8:	ldr	w23, [x0]
  4077fc:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407800:	add	x1, x1, #0x5e4
  407804:	mov	w2, #0x5                   	// #5
  407808:	mov	x0, #0x0                   	// #0
  40780c:	bl	402f30 <dcgettext@plt>
  407810:	mov	x1, x19
  407814:	mov	x22, x0
  407818:	mov	w0, #0x4                   	// #4
  40781c:	bl	40c0e4 <__fxstatat@plt+0x9074>
  407820:	b	4081c8 <__fxstatat@plt+0x5158>
  407824:	ldr	w0, [x29, #168]
  407828:	mov	x7, x19
  40782c:	ldr	x2, [x29, #120]
  407830:	cmp	w0, #0x0
  407834:	ldr	x0, [x29, #144]
  407838:	mov	x6, x28
  40783c:	mov	x3, x26
  407840:	mov	w1, w20
  407844:	csel	x0, x0, xzr, ne  // ne = any
  407848:	str	x0, [x29, #144]
  40784c:	ldr	w0, [x25, #12]
  407850:	ldr	x4, [x29, #144]
  407854:	cmp	w0, #0x3
  407858:	add	x0, x29, #0xf8
  40785c:	str	x0, [sp, #16]
  407860:	add	x0, x29, #0x100
  407864:	str	x0, [sp, #8]
  407868:	mov	x0, #0xffffffffffffffff    	// #-1
  40786c:	str	x0, [sp]
  407870:	cset	w5, eq  // eq = none
  407874:	mov	w0, w21
  407878:	bl	404f50 <__fxstatat@plt+0x1ee0>
  40787c:	tst	w0, #0xff
  407880:	b.eq	407650 <__fxstatat@plt+0x45e0>  // b.none
  407884:	ldrb	w0, [x29, #248]
  407888:	cbz	w0, 407674 <__fxstatat@plt+0x4604>
  40788c:	ldr	x1, [x29, #256]
  407890:	mov	w0, w20
  407894:	bl	402f60 <ftruncate@plt>
  407898:	tbz	w0, #31, 407674 <__fxstatat@plt+0x4604>
  40789c:	b	407508 <__fxstatat@plt+0x4498>
  4078a0:	str	xzr, [x29, #192]
  4078a4:	b	407674 <__fxstatat@plt+0x4604>
  4078a8:	bl	402920 <geteuid@plt>
  4078ac:	cbz	w0, 407754 <__fxstatat@plt+0x46e4>
  4078b0:	mov	x1, x19
  4078b4:	mov	w0, w20
  4078b8:	mov	w2, #0x180                 	// #384
  4078bc:	bl	4049a8 <__fxstatat@plt+0x1938>
  4078c0:	cmp	w0, #0x0
  4078c4:	cset	w22, eq  // eq = none
  4078c8:	b	407758 <__fxstatat@plt+0x46e8>
  4078cc:	mov	w26, w27
  4078d0:	b	40779c <__fxstatat@plt+0x472c>
  4078d4:	ldrb	w0, [x25, #43]
  4078d8:	cbz	w0, 407b0c <__fxstatat@plt+0x4a9c>
  4078dc:	ldr	w2, [x25, #16]
  4078e0:	mov	w1, w20
  4078e4:	mov	x0, x19
  4078e8:	bl	408b5c <__fxstatat@plt+0x5aec>
  4078ec:	cmp	w0, #0x0
  4078f0:	csel	w26, w26, wzr, eq  // eq = none
  4078f4:	mov	w0, w20
  4078f8:	bl	402c40 <close@plt>
  4078fc:	tbz	w0, #31, 407944 <__fxstatat@plt+0x48d4>
  407900:	bl	402fd0 <__errno_location@plt>
  407904:	ldr	w22, [x0]
  407908:	mov	w2, #0x5                   	// #5
  40790c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407910:	mov	x0, #0x0                   	// #0
  407914:	add	x1, x1, #0xbe3
  407918:	bl	402f30 <dcgettext@plt>
  40791c:	mov	x20, x0
  407920:	mov	x1, x19
  407924:	mov	w0, #0x4                   	// #4
  407928:	bl	40c0e4 <__fxstatat@plt+0x9074>
  40792c:	mov	w26, #0x0                   	// #0
  407930:	mov	x3, x0
  407934:	mov	x2, x20
  407938:	mov	w1, w22
  40793c:	mov	w0, #0x0                   	// #0
  407940:	bl	4028f0 <error@plt>
  407944:	mov	w0, w21
  407948:	bl	402c40 <close@plt>
  40794c:	tbz	w0, #31, 407994 <__fxstatat@plt+0x4924>
  407950:	bl	402fd0 <__errno_location@plt>
  407954:	ldr	w21, [x0]
  407958:	mov	w2, #0x5                   	// #5
  40795c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407960:	mov	x0, #0x0                   	// #0
  407964:	add	x1, x1, #0xbe3
  407968:	bl	402f30 <dcgettext@plt>
  40796c:	mov	x20, x0
  407970:	mov	x1, x28
  407974:	mov	w0, #0x4                   	// #4
  407978:	bl	40c0e4 <__fxstatat@plt+0x9074>
  40797c:	mov	w26, #0x0                   	// #0
  407980:	mov	x3, x0
  407984:	mov	x2, x20
  407988:	mov	w1, w21
  40798c:	mov	w0, #0x0                   	// #0
  407990:	bl	4028f0 <error@plt>
  407994:	ldr	x0, [x29, #192]
  407998:	bl	402db0 <free@plt>
  40799c:	cbz	w26, 405f18 <__fxstatat@plt+0x2ea8>
  4079a0:	mov	w27, w26
  4079a4:	mov	w21, #0x0                   	// #0
  4079a8:	ldr	w0, [x29, #232]
  4079ac:	cbz	w0, 407e10 <__fxstatat@plt+0x4da0>
  4079b0:	ldr	w0, [x29, #216]
  4079b4:	cbnz	w0, 407e58 <__fxstatat@plt+0x4de8>
  4079b8:	ldrb	w0, [x25, #23]
  4079bc:	cbz	w0, 4079cc <__fxstatat@plt+0x495c>
  4079c0:	ldr	w0, [x29, #188]
  4079c4:	cmp	w0, #0x4, lsl #12
  4079c8:	b.ne	4058f4 <__fxstatat@plt+0x2884>  // b.any
  4079cc:	cbnz	w26, 4058f4 <__fxstatat@plt+0x2884>
  4079d0:	ldrb	w0, [x25, #31]
  4079d4:	cbz	w0, 407a74 <__fxstatat@plt+0x4a04>
  4079d8:	ldr	x0, [x29, #376]
  4079dc:	str	x0, [x29, #688]
  4079e0:	ldr	x0, [x29, #384]
  4079e4:	str	x0, [x29, #696]
  4079e8:	ldr	x0, [x29, #392]
  4079ec:	str	x0, [x29, #704]
  4079f0:	ldr	x0, [x29, #400]
  4079f4:	str	x0, [x29, #712]
  4079f8:	add	x1, x29, #0x2b0
  4079fc:	mov	x0, x19
  407a00:	cbz	w21, 407e84 <__fxstatat@plt+0x4e14>
  407a04:	bl	40d438 <__fxstatat@plt+0xa3c8>
  407a08:	mov	w20, w0
  407a0c:	cbz	w0, 407a20 <__fxstatat@plt+0x49b0>
  407a10:	bl	402fd0 <__errno_location@plt>
  407a14:	ldr	w0, [x0]
  407a18:	cmp	w0, #0x26
  407a1c:	csel	w20, w20, wzr, ne  // ne = any
  407a20:	cmp	w20, #0x0
  407a24:	cset	w0, ne  // ne = any
  407a28:	cbz	w0, 407a74 <__fxstatat@plt+0x4a04>
  407a2c:	bl	402fd0 <__errno_location@plt>
  407a30:	ldr	w22, [x0]
  407a34:	mov	w2, #0x5                   	// #5
  407a38:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407a3c:	mov	x0, #0x0                   	// #0
  407a40:	add	x1, x1, #0xbad
  407a44:	bl	402f30 <dcgettext@plt>
  407a48:	mov	x20, x0
  407a4c:	mov	x1, x19
  407a50:	mov	w0, #0x4                   	// #4
  407a54:	bl	40c0e4 <__fxstatat@plt+0x9074>
  407a58:	mov	x3, x0
  407a5c:	mov	x2, x20
  407a60:	mov	w0, #0x0                   	// #0
  407a64:	mov	w1, w22
  407a68:	bl	4028f0 <error@plt>
  407a6c:	ldrb	w0, [x25, #36]
  407a70:	cbnz	w0, 4058f0 <__fxstatat@plt+0x2880>
  407a74:	cbnz	w21, 407acc <__fxstatat@plt+0x4a5c>
  407a78:	ldrb	w0, [x25, #29]
  407a7c:	cbz	w0, 407acc <__fxstatat@plt+0x4a5c>
  407a80:	ldr	w0, [x29, #232]
  407a84:	cbnz	w0, 407a98 <__fxstatat@plt+0x4a28>
  407a88:	ldr	x1, [x29, #328]
  407a8c:	ldr	x0, [x29, #456]
  407a90:	cmp	x1, x0
  407a94:	b.eq	407acc <__fxstatat@plt+0x4a5c>  // b.none
  407a98:	ldrb	w4, [x29, #232]
  407a9c:	add	x5, x29, #0x1c0
  407aa0:	add	x3, x29, #0x130
  407aa4:	mov	x1, x19
  407aa8:	mov	x0, x25
  407aac:	mov	w2, #0xffffffff            	// #-1
  407ab0:	bl	405568 <__fxstatat@plt+0x24f8>
  407ab4:	cmn	w0, #0x1
  407ab8:	b.eq	4058f0 <__fxstatat@plt+0x2880>  // b.none
  407abc:	cbnz	w0, 407acc <__fxstatat@plt+0x4a5c>
  407ac0:	ldr	w0, [x29, #220]
  407ac4:	and	w0, w0, #0xfffff1ff
  407ac8:	str	w0, [x29, #220]
  407acc:	ldrb	w0, [x25, #39]
  407ad0:	cbnz	w0, 407e90 <__fxstatat@plt+0x4e20>
  407ad4:	cbnz	w21, 4058f4 <__fxstatat@plt+0x2884>
  407ad8:	ldr	x0, [x25, #24]
  407adc:	and	x0, x0, #0xffffffffffffff
  407ae0:	and	x0, x0, #0xffff0000000000ff
  407ae4:	cbz	x0, 407ebc <__fxstatat@plt+0x4e4c>
  407ae8:	ldr	w4, [x29, #220]
  407aec:	mov	w3, #0xffffffff            	// #-1
  407af0:	mov	x2, x19
  407af4:	mov	w1, w3
  407af8:	mov	x0, x28
  407afc:	bl	408ab4 <__fxstatat@plt+0x5a44>
  407b00:	cbz	w0, 4058f4 <__fxstatat@plt+0x2884>
  407b04:	ldrb	w0, [x25, #36]
  407b08:	b	407ed4 <__fxstatat@plt+0x4e64>
  407b0c:	ldrb	w0, [x25, #32]
  407b10:	cbz	w0, 407b2c <__fxstatat@plt+0x4abc>
  407b14:	ldr	w0, [x29, #232]
  407b18:	cbz	w0, 407b2c <__fxstatat@plt+0x4abc>
  407b1c:	bl	405724 <__fxstatat@plt+0x26b4>
  407b20:	mov	w2, #0x1b6                 	// #438
  407b24:	bic	w2, w2, w0
  407b28:	b	4078e0 <__fxstatat@plt+0x4870>
  407b2c:	ldr	w0, [x29, #176]
  407b30:	cbz	w0, 4078f4 <__fxstatat@plt+0x4884>
  407b34:	bl	405724 <__fxstatat@plt+0x26b4>
  407b38:	ldr	w1, [x29, #176]
  407b3c:	bics	wzr, w1, w0
  407b40:	b.eq	4078f4 <__fxstatat@plt+0x4884>  // b.none
  407b44:	ldr	w2, [x29, #156]
  407b48:	mov	x1, x19
  407b4c:	mov	w0, w20
  407b50:	bl	4049a8 <__fxstatat@plt+0x1938>
  407b54:	cbz	w0, 4078f4 <__fxstatat@plt+0x4884>
  407b58:	bl	402fd0 <__errno_location@plt>
  407b5c:	ldr	w23, [x0]
  407b60:	mov	w2, #0x5                   	// #5
  407b64:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407b68:	mov	x0, #0x0                   	// #0
  407b6c:	add	x1, x1, #0xbc5
  407b70:	bl	402f30 <dcgettext@plt>
  407b74:	mov	x22, x0
  407b78:	mov	x1, x19
  407b7c:	mov	w0, #0x4                   	// #4
  407b80:	bl	40c0e4 <__fxstatat@plt+0x9074>
  407b84:	mov	x3, x0
  407b88:	mov	x2, x22
  407b8c:	mov	w1, w23
  407b90:	mov	w0, #0x0                   	// #0
  407b94:	bl	4028f0 <error@plt>
  407b98:	b	4077c8 <__fxstatat@plt+0x4758>
  407b9c:	ldr	w0, [x29, #188]
  407ba0:	cmp	w0, #0x1, lsl #12
  407ba4:	b.ne	407bf0 <__fxstatat@plt+0x4b80>  // b.any
  407ba8:	ldr	w0, [x29, #200]
  407bac:	mov	x2, #0x0                   	// #0
  407bb0:	ldr	w1, [x29, #220]
  407bb4:	bic	w20, w1, w0
  407bb8:	mov	x0, x19
  407bbc:	mov	w1, w20
  407bc0:	bl	40e220 <__fxstatat@plt+0xb1b0>
  407bc4:	cbz	w0, 407df0 <__fxstatat@plt+0x4d80>
  407bc8:	and	w1, w20, #0xffffefff
  407bcc:	mov	x0, x19
  407bd0:	bl	402a10 <mkfifo@plt>
  407bd4:	cbz	w0, 407df0 <__fxstatat@plt+0x4d80>
  407bd8:	bl	402fd0 <__errno_location@plt>
  407bdc:	ldr	w21, [x0]
  407be0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407be4:	mov	w2, #0x5                   	// #5
  407be8:	add	x1, x1, #0xbf6
  407bec:	b	406aa0 <__fxstatat@plt+0x3a30>
  407bf0:	ldr	w1, [x29, #220]
  407bf4:	mov	w0, #0xb000                	// #45056
  407bf8:	and	w0, w1, w0
  407bfc:	cmp	w0, #0x2, lsl #12
  407c00:	b.eq	407c10 <__fxstatat@plt+0x4ba0>  // b.none
  407c04:	ldr	w0, [x29, #188]
  407c08:	cmp	w0, #0xc, lsl #12
  407c0c:	b.ne	407c44 <__fxstatat@plt+0x4bd4>  // b.any
  407c10:	ldr	x2, [x29, #336]
  407c14:	ldr	w0, [x29, #200]
  407c18:	ldr	w1, [x29, #220]
  407c1c:	bic	w1, w1, w0
  407c20:	mov	x0, x19
  407c24:	bl	40e220 <__fxstatat@plt+0xb1b0>
  407c28:	cbz	w0, 406c58 <__fxstatat@plt+0x3be8>
  407c2c:	bl	402fd0 <__errno_location@plt>
  407c30:	ldr	w21, [x0]
  407c34:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407c38:	mov	w2, #0x5                   	// #5
  407c3c:	add	x1, x1, #0xc0c
  407c40:	b	406aa0 <__fxstatat@plt+0x3a30>
  407c44:	ldr	w0, [x29, #188]
  407c48:	cmp	w0, #0xa, lsl #12
  407c4c:	b.ne	407db8 <__fxstatat@plt+0x4d48>  // b.any
  407c50:	ldr	x1, [x29, #352]
  407c54:	mov	x0, x28
  407c58:	bl	408bcc <__fxstatat@plt+0x5b5c>
  407c5c:	mov	x21, x0
  407c60:	cbnz	x0, 407c7c <__fxstatat@plt+0x4c0c>
  407c64:	bl	402fd0 <__errno_location@plt>
  407c68:	ldr	w21, [x0]
  407c6c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407c70:	mov	w2, #0x5                   	// #5
  407c74:	add	x1, x1, #0xc2a
  407c78:	b	406f9c <__fxstatat@plt+0x3f2c>
  407c7c:	ldrb	w3, [x25, #22]
  407c80:	mov	x2, x19
  407c84:	mov	w4, #0xffffffff            	// #-1
  407c88:	mov	w1, #0xffffff9c            	// #-100
  407c8c:	bl	4089ac <__fxstatat@plt+0x593c>
  407c90:	mov	w20, w0
  407c94:	cmp	w0, #0x0
  407c98:	b.le	407cfc <__fxstatat@plt+0x4c8c>
  407c9c:	ldrb	w0, [x25, #45]
  407ca0:	cbz	w0, 407cfc <__fxstatat@plt+0x4c8c>
  407ca4:	ldr	w0, [x29, #232]
  407ca8:	cbnz	w0, 407cfc <__fxstatat@plt+0x4c8c>
  407cac:	ldr	w0, [x29, #448]
  407cb0:	and	w0, w0, #0xf000
  407cb4:	cmp	w0, #0xa, lsl #12
  407cb8:	b.ne	407cfc <__fxstatat@plt+0x4c8c>  // b.any
  407cbc:	mov	x0, x21
  407cc0:	bl	4028b0 <strlen@plt>
  407cc4:	ldr	x22, [x29, #480]
  407cc8:	cmp	x22, x0
  407ccc:	b.ne	407cfc <__fxstatat@plt+0x4c8c>  // b.any
  407cd0:	mov	x1, x22
  407cd4:	mov	x0, x19
  407cd8:	bl	408bcc <__fxstatat@plt+0x5b5c>
  407cdc:	mov	x22, x0
  407ce0:	cbz	x0, 407cfc <__fxstatat@plt+0x4c8c>
  407ce4:	mov	x1, x21
  407ce8:	bl	402d30 <strcmp@plt>
  407cec:	cmp	w0, #0x0
  407cf0:	mov	x0, x22
  407cf4:	csel	w20, w20, wzr, ne  // ne = any
  407cf8:	bl	402db0 <free@plt>
  407cfc:	mov	x0, x21
  407d00:	bl	402db0 <free@plt>
  407d04:	cmp	w20, #0x0
  407d08:	b.le	407d40 <__fxstatat@plt+0x4cd0>
  407d0c:	mov	w2, #0x5                   	// #5
  407d10:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407d14:	mov	x0, #0x0                   	// #0
  407d18:	add	x1, x1, #0xc47
  407d1c:	bl	402f30 <dcgettext@plt>
  407d20:	mov	x21, x0
  407d24:	mov	x1, x19
  407d28:	mov	w0, #0x4                   	// #4
  407d2c:	bl	40c0e4 <__fxstatat@plt+0x9074>
  407d30:	mov	x3, x0
  407d34:	mov	x2, x21
  407d38:	mov	w1, w20
  407d3c:	b	406ac4 <__fxstatat@plt+0x3a54>
  407d40:	ldrb	w26, [x25, #37]
  407d44:	cbz	w26, 407d4c <__fxstatat@plt+0x4cdc>
  407d48:	bl	4052cc <__fxstatat@plt+0x225c>
  407d4c:	ldrb	w21, [x25, #29]
  407d50:	cbz	w21, 407df8 <__fxstatat@plt+0x4d88>
  407d54:	ldr	w1, [x29, #328]
  407d58:	mov	x0, x19
  407d5c:	ldr	w2, [x29, #332]
  407d60:	bl	402d70 <lchown@plt>
  407d64:	cbz	w0, 407db0 <__fxstatat@plt+0x4d40>
  407d68:	mov	x0, x25
  407d6c:	bl	405524 <__fxstatat@plt+0x24b4>
  407d70:	ands	w27, w0, #0xff
  407d74:	b.ne	407e08 <__fxstatat@plt+0x4d98>  // b.any
  407d78:	bl	402fd0 <__errno_location@plt>
  407d7c:	ldr	w20, [x0]
  407d80:	mov	w2, #0x5                   	// #5
  407d84:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  407d88:	mov	x0, #0x0                   	// #0
  407d8c:	add	x1, x1, #0x808
  407d90:	bl	402f30 <dcgettext@plt>
  407d94:	mov	x2, x0
  407d98:	mov	x3, x19
  407d9c:	mov	w1, w20
  407da0:	mov	w0, #0x0                   	// #0
  407da4:	bl	4028f0 <error@plt>
  407da8:	ldrb	w26, [x25, #36]
  407dac:	cbnz	w26, 405f18 <__fxstatat@plt+0x2ea8>
  407db0:	mov	w27, w21
  407db4:	b	406f30 <__fxstatat@plt+0x3ec0>
  407db8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407dbc:	add	x1, x1, #0xc66
  407dc0:	mov	w2, #0x5                   	// #5
  407dc4:	mov	x0, #0x0                   	// #0
  407dc8:	bl	402f30 <dcgettext@plt>
  407dcc:	mov	x1, x28
  407dd0:	mov	x20, x0
  407dd4:	mov	w0, #0x4                   	// #4
  407dd8:	bl	40c0e4 <__fxstatat@plt+0x9074>
  407ddc:	b	406e28 <__fxstatat@plt+0x3db8>
  407de0:	mov	w27, w0
  407de4:	b	406c58 <__fxstatat@plt+0x3be8>
  407de8:	mov	w27, w21
  407dec:	b	406f2c <__fxstatat@plt+0x3ebc>
  407df0:	mov	w21, w24
  407df4:	b	4079a8 <__fxstatat@plt+0x4938>
  407df8:	mov	w26, w21
  407dfc:	mov	w24, #0x0                   	// #0
  407e00:	mov	w21, w27
  407e04:	b	4079a8 <__fxstatat@plt+0x4938>
  407e08:	mov	w21, w27
  407e0c:	b	406f30 <__fxstatat@plt+0x3ec0>
  407e10:	ldrb	w0, [x25, #20]
  407e14:	cbnz	w0, 4079b0 <__fxstatat@plt+0x4940>
  407e18:	ldr	w0, [x29, #188]
  407e1c:	cmp	w0, #0x4, lsl #12
  407e20:	b.eq	4079b0 <__fxstatat@plt+0x4940>  // b.none
  407e24:	ldr	x0, [x25, #32]
  407e28:	tst	x0, #0xff000000ff00
  407e2c:	b.eq	4079b0 <__fxstatat@plt+0x4940>  // b.none
  407e30:	ldrb	w1, [x25, #37]
  407e34:	mov	x3, x25
  407e38:	mov	x0, x19
  407e3c:	mov	w2, #0x0                   	// #0
  407e40:	bl	4053c8 <__fxstatat@plt+0x2358>
  407e44:	tst	w0, #0xff
  407e48:	b.ne	4079b0 <__fxstatat@plt+0x4940>  // b.any
  407e4c:	ldrb	w0, [x25, #38]
  407e50:	cbz	w0, 4079b0 <__fxstatat@plt+0x4940>
  407e54:	b	405f18 <__fxstatat@plt+0x2ea8>
  407e58:	ldr	x0, [x25, #64]
  407e5c:	cbz	x0, 4079b8 <__fxstatat@plt+0x4948>
  407e60:	add	x1, x29, #0x2b0
  407e64:	mov	x0, x19
  407e68:	bl	40f660 <__fxstatat@plt+0xc5f0>
  407e6c:	cbnz	w0, 4079b8 <__fxstatat@plt+0x4948>
  407e70:	ldr	x0, [x25, #64]
  407e74:	add	x2, x29, #0x2b0
  407e78:	mov	x1, x19
  407e7c:	bl	409a74 <__fxstatat@plt+0x6a04>
  407e80:	b	4079b8 <__fxstatat@plt+0x4948>
  407e84:	bl	40d428 <__fxstatat@plt+0xa3b8>
  407e88:	cmp	w0, #0x0
  407e8c:	b	407a24 <__fxstatat@plt+0x49b4>
  407e90:	mov	w3, #0xffffffff            	// #-1
  407e94:	mov	x4, x25
  407e98:	mov	x2, x19
  407e9c:	mov	w1, w3
  407ea0:	mov	x0, x28
  407ea4:	bl	4049c0 <__fxstatat@plt+0x1950>
  407ea8:	tst	w0, #0xff
  407eac:	b.ne	407ad4 <__fxstatat@plt+0x4a64>  // b.any
  407eb0:	ldrb	w0, [x25, #40]
  407eb4:	cbz	w0, 407ad4 <__fxstatat@plt+0x4a64>
  407eb8:	b	4058f0 <__fxstatat@plt+0x2880>
  407ebc:	ldrb	w0, [x25, #43]
  407ec0:	cbz	w0, 407edc <__fxstatat@plt+0x4e6c>
  407ec4:	ldr	w2, [x25, #16]
  407ec8:	mov	x0, x19
  407ecc:	mov	w1, #0xffffffff            	// #-1
  407ed0:	bl	408b5c <__fxstatat@plt+0x5aec>
  407ed4:	cbz	w0, 4058f4 <__fxstatat@plt+0x2884>
  407ed8:	b	4058f0 <__fxstatat@plt+0x2880>
  407edc:	ldrb	w0, [x25, #32]
  407ee0:	cbz	w0, 407f10 <__fxstatat@plt+0x4ea0>
  407ee4:	ldr	w0, [x29, #232]
  407ee8:	cbz	w0, 407f10 <__fxstatat@plt+0x4ea0>
  407eec:	ldr	w0, [x29, #220]
  407ef0:	mov	w2, #0x1b6                 	// #438
  407ef4:	mov	w20, #0x1ff                 	// #511
  407ef8:	and	w0, w0, #0x7000
  407efc:	cmp	w0, #0x4, lsl #12
  407f00:	csel	w20, w20, w2, eq  // eq = none
  407f04:	bl	405724 <__fxstatat@plt+0x26b4>
  407f08:	bic	w2, w20, w0
  407f0c:	b	407ec8 <__fxstatat@plt+0x4e58>
  407f10:	ldr	w0, [x29, #200]
  407f14:	cbz	w0, 407ffc <__fxstatat@plt+0x4f8c>
  407f18:	bl	405724 <__fxstatat@plt+0x26b4>
  407f1c:	ldr	w1, [x29, #200]
  407f20:	bics	w0, w1, w0
  407f24:	str	w0, [x29, #200]
  407f28:	cset	w1, ne  // ne = any
  407f2c:	eor	w0, w24, #0x1
  407f30:	tst	w1, w0
  407f34:	b.eq	407ffc <__fxstatat@plt+0x4f8c>  // b.none
  407f38:	ldr	w0, [x29, #232]
  407f3c:	cbz	w0, 407f88 <__fxstatat@plt+0x4f18>
  407f40:	add	x1, x29, #0x1b0
  407f44:	mov	x0, x19
  407f48:	bl	40f660 <__fxstatat@plt+0xc5f0>
  407f4c:	cbz	w0, 407f88 <__fxstatat@plt+0x4f18>
  407f50:	bl	402fd0 <__errno_location@plt>
  407f54:	ldr	w21, [x0]
  407f58:	mov	w2, #0x5                   	// #5
  407f5c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407f60:	mov	x0, #0x0                   	// #0
  407f64:	add	x1, x1, #0x6df
  407f68:	bl	402f30 <dcgettext@plt>
  407f6c:	mov	x20, x0
  407f70:	mov	x1, x19
  407f74:	mov	w0, #0x4                   	// #4
  407f78:	bl	40c0e4 <__fxstatat@plt+0x9074>
  407f7c:	mov	x3, x0
  407f80:	mov	x2, x20
  407f84:	b	405864 <__fxstatat@plt+0x27f4>
  407f88:	ldr	w0, [x29, #448]
  407f8c:	ldr	w1, [x29, #200]
  407f90:	str	w0, [x29, #152]
  407f94:	mov	w0, w0
  407f98:	bics	wzr, w1, w0
  407f9c:	b.eq	4058f4 <__fxstatat@plt+0x2884>  // b.none
  407fa0:	ldr	w0, [x29, #152]
  407fa4:	ldr	w1, [x29, #200]
  407fa8:	orr	w1, w0, w1
  407fac:	mov	x0, x19
  407fb0:	bl	402ad0 <chmod@plt>
  407fb4:	cbz	w0, 4058f4 <__fxstatat@plt+0x2884>
  407fb8:	bl	402fd0 <__errno_location@plt>
  407fbc:	ldr	w21, [x0]
  407fc0:	mov	w2, #0x5                   	// #5
  407fc4:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407fc8:	mov	x0, #0x0                   	// #0
  407fcc:	add	x1, x1, #0xbc5
  407fd0:	bl	402f30 <dcgettext@plt>
  407fd4:	mov	x20, x0
  407fd8:	mov	x1, x19
  407fdc:	mov	w0, #0x4                   	// #4
  407fe0:	bl	40c0e4 <__fxstatat@plt+0x9074>
  407fe4:	mov	x3, x0
  407fe8:	mov	x2, x20
  407fec:	mov	w1, w21
  407ff0:	mov	w0, #0x0                   	// #0
  407ff4:	bl	4028f0 <error@plt>
  407ff8:	b	407b04 <__fxstatat@plt+0x4a94>
  407ffc:	cbz	w24, 4058f4 <__fxstatat@plt+0x2884>
  408000:	b	407fa0 <__fxstatat@plt+0x4f30>
  408004:	ldrb	w0, [x25, #46]
  408008:	cbz	w0, 4058f0 <__fxstatat@plt+0x2880>
  40800c:	mov	w2, #0x5                   	// #5
  408010:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  408014:	mov	x0, #0x0                   	// #0
  408018:	add	x1, x1, #0xc93
  40801c:	bl	402f30 <dcgettext@plt>
  408020:	mov	x20, x0
  408024:	ldr	x2, [x29, #224]
  408028:	mov	w1, #0x4                   	// #4
  40802c:	mov	w0, #0x0                   	// #0
  408030:	bl	40c058 <__fxstatat@plt+0x8fe8>
  408034:	mov	x21, x0
  408038:	mov	x2, x19
  40803c:	mov	w1, #0x4                   	// #4
  408040:	mov	w0, #0x1                   	// #1
  408044:	bl	40c058 <__fxstatat@plt+0x8fe8>
  408048:	mov	x2, x21
  40804c:	mov	x3, x0
  408050:	mov	x1, x20
  408054:	mov	w0, #0x1                   	// #1
  408058:	bl	402b50 <__printf_chk@plt>
  40805c:	b	4058f4 <__fxstatat@plt+0x2884>
  408060:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  408064:	mov	w2, #0x5                   	// #5
  408068:	add	x1, x1, #0xca8
  40806c:	b	407dc4 <__fxstatat@plt+0x4d54>
  408070:	cmp	w0, #0x2
  408074:	b.ne	408080 <__fxstatat@plt+0x5010>  // b.any
  408078:	ldr	w0, [x29, #184]
  40807c:	cbnz	w0, 40826c <__fxstatat@plt+0x51fc>
  408080:	ldr	w0, [x29, #616]
  408084:	mov	w1, #0x20000               	// #131072
  408088:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  40808c:	sub	x2, x2, x22
  408090:	cmp	w0, #0x20, lsl #12
  408094:	str	w3, [x29, #168]
  408098:	csel	w0, w0, w1, ge  // ge = tcont
  40809c:	mov	x1, x26
  4080a0:	str	x2, [x29, #192]
  4080a4:	sxtw	x0, w0
  4080a8:	bl	409610 <__fxstatat@plt+0x65a0>
  4080ac:	ldr	w3, [x29, #168]
  4080b0:	ldr	x2, [x29, #192]
  4080b4:	cmp	w3, #0x8, lsl #12
  4080b8:	b.ne	4080cc <__fxstatat@plt+0x505c>  // b.any
  4080bc:	ldr	x1, [x29, #608]
  4080c0:	cmp	x26, x1
  4080c4:	b.ls	4080cc <__fxstatat@plt+0x505c>  // b.plast
  4080c8:	add	x26, x1, #0x1
  4080cc:	sub	x1, x0, #0x1
  4080d0:	add	x26, x1, x26
  4080d4:	udiv	x1, x26, x0
  4080d8:	msub	x1, x1, x0, x26
  4080dc:	subs	x26, x26, x1
  4080e0:	cset	w3, eq  // eq = none
  4080e4:	cmp	x2, x26
  4080e8:	cset	w1, cc  // cc = lo, ul, last
  4080ec:	orr	w1, w3, w1
  4080f0:	str	w1, [x29, #168]
  4080f4:	cbz	w1, 408100 <__fxstatat@plt+0x5090>
  4080f8:	mov	x26, x0
  4080fc:	str	wzr, [x29, #168]
  408100:	add	x0, x22, x26
  408104:	bl	40dbe4 <__fxstatat@plt+0xab74>
  408108:	sub	x1, x22, #0x1
  40810c:	str	x0, [x29, #192]
  408110:	add	x1, x0, x1
  408114:	udiv	x0, x1, x22
  408118:	msub	x4, x0, x22, x1
  40811c:	sub	x0, x1, x4
  408120:	str	x0, [x29, #120]
  408124:	ldr	w0, [x29, #184]
  408128:	cbz	w0, 407824 <__fxstatat@plt+0x47b4>
  40812c:	ldr	w0, [x29, #168]
  408130:	ldr	x22, [x29, #608]
  408134:	cbz	w0, 4073e4 <__fxstatat@plt+0x4374>
  408138:	ldr	w0, [x25, #12]
  40813c:	add	x1, x29, #0x100
  408140:	str	w0, [x29, #184]
  408144:	mov	w0, w21
  408148:	bl	408588 <__fxstatat@plt+0x5518>
  40814c:	add	x1, x29, #0x100
  408150:	mov	x4, #0x0                   	// #0
  408154:	mov	x3, #0x0                   	// #0
  408158:	mov	x2, #0x0                   	// #0
  40815c:	str	x1, [x29, #112]
  408160:	ldr	x0, [x29, #112]
  408164:	str	x4, [x29, #104]
  408168:	str	x3, [x29, #136]
  40816c:	str	x2, [x29, #160]
  408170:	bl	4085a8 <__fxstatat@plt+0x5538>
  408174:	tst	w0, #0xff
  408178:	ldr	x4, [x29, #104]
  40817c:	ldr	x3, [x29, #136]
  408180:	ldr	x2, [x29, #160]
  408184:	b.ne	407658 <__fxstatat@plt+0x45e8>  // b.any
  408188:	ldrb	w0, [x29, #289]
  40818c:	cbnz	w0, 4074d0 <__fxstatat@plt+0x4460>
  408190:	ldrb	w0, [x29, #288]
  408194:	cbnz	w0, 407824 <__fxstatat@plt+0x47b4>
  408198:	bl	402fd0 <__errno_location@plt>
  40819c:	ldr	w23, [x0]
  4081a0:	mov	w2, #0x5                   	// #5
  4081a4:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4081a8:	mov	x0, #0x0                   	// #0
  4081ac:	add	x1, x1, #0xb69
  4081b0:	bl	402f30 <dcgettext@plt>
  4081b4:	mov	x22, x0
  4081b8:	mov	x2, x28
  4081bc:	mov	w1, #0x3                   	// #3
  4081c0:	mov	w0, #0x0                   	// #0
  4081c4:	bl	40c18c <__fxstatat@plt+0x911c>
  4081c8:	mov	x3, x0
  4081cc:	mov	x2, x22
  4081d0:	mov	w1, w23
  4081d4:	mov	w0, #0x0                   	// #0
  4081d8:	bl	4028f0 <error@plt>
  4081dc:	b	407650 <__fxstatat@plt+0x45e0>
  4081e0:	bl	402c00 <getpagesize@plt>
  4081e4:	sxtw	x22, w0
  4081e8:	ldr	w0, [x29, #744]
  4081ec:	mov	w26, #0x20000               	// #131072
  4081f0:	mov	w1, #0x200                 	// #512
  4081f4:	mov	w3, #0x2                   	// #2
  4081f8:	cmp	w0, #0x20, lsl #12
  4081fc:	mov	x2, #0x0                   	// #0
  408200:	csel	w26, w0, w26, ge  // ge = tcont
  408204:	cmp	w0, #0x0
  408208:	csel	w0, w0, w1, gt
  40820c:	mov	x1, #0x0                   	// #0
  408210:	sxtw	x26, w26
  408214:	sxtw	x0, w0
  408218:	str	x0, [x29, #144]
  40821c:	mov	w0, w21
  408220:	bl	4099f4 <__fxstatat@plt+0x6984>
  408224:	ldr	w0, [x29, #576]
  408228:	and	w3, w0, #0xf000
  40822c:	cmp	w3, #0x8, lsl #12
  408230:	b.ne	408250 <__fxstatat@plt+0x51e0>  // b.any
  408234:	ldr	x0, [x29, #608]
  408238:	mov	x1, #0x200                 	// #512
  40823c:	sdiv	x0, x0, x1
  408240:	ldr	x1, [x29, #624]
  408244:	cmp	x1, x0
  408248:	cset	w0, lt  // lt = tstop
  40824c:	str	w0, [x29, #184]
  408250:	ldr	w0, [x29, #704]
  408254:	and	w0, w0, #0xf000
  408258:	cmp	w0, #0x8, lsl #12
  40825c:	b.ne	408080 <__fxstatat@plt+0x5010>  // b.any
  408260:	ldr	w0, [x25, #12]
  408264:	cmp	w0, #0x3
  408268:	b.ne	408070 <__fxstatat@plt+0x5000>  // b.any
  40826c:	str	w23, [x29, #168]
  408270:	b	408100 <__fxstatat@plt+0x5090>
  408274:	str	wzr, [x29, #176]
  408278:	b	4072f4 <__fxstatat@plt+0x4284>
  40827c:	ldr	w0, [x29, #216]
  408280:	cbnz	w0, 406528 <__fxstatat@plt+0x34b8>
  408284:	mov	w0, #0x1                   	// #1
  408288:	mov	w24, #0x11                  	// #17
  40828c:	str	xzr, [x29, #224]
  408290:	str	w0, [x29, #232]
  408294:	b	406578 <__fxstatat@plt+0x3508>
  408298:	cbz	w24, 406510 <__fxstatat@plt+0x34a0>
  40829c:	b	4061c8 <__fxstatat@plt+0x3158>
  4082a0:	sub	sp, sp, #0x30
  4082a4:	stp	x29, x30, [sp, #16]
  4082a8:	add	x29, sp, #0x10
  4082ac:	cbnz	x3, 4082d0 <__fxstatat@plt+0x5260>
  4082b0:	adrp	x3, 411000 <__fxstatat@plt+0xdf90>
  4082b4:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4082b8:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  4082bc:	add	x3, x3, #0xdbf
  4082c0:	add	x1, x1, #0xccc
  4082c4:	add	x0, x0, #0xcd7
  4082c8:	mov	w2, #0xb86                 	// #2950
  4082cc:	bl	402fc0 <__assert_fail@plt>
  4082d0:	ldr	w6, [x3]
  4082d4:	cmp	w6, #0x3
  4082d8:	b.ls	4082fc <__fxstatat@plt+0x528c>  // b.plast
  4082dc:	adrp	x3, 411000 <__fxstatat@plt+0xdf90>
  4082e0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4082e4:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  4082e8:	add	x3, x3, #0xdbf
  4082ec:	add	x1, x1, #0xccc
  4082f0:	add	x0, x0, #0xce2
  4082f4:	mov	w2, #0xb87                 	// #2951
  4082f8:	b	4082cc <__fxstatat@plt+0x525c>
  4082fc:	ldr	w6, [x3, #12]
  408300:	sub	w7, w6, #0x1
  408304:	cmp	w7, #0x2
  408308:	b.ls	40832c <__fxstatat@plt+0x52bc>  // b.plast
  40830c:	adrp	x3, 411000 <__fxstatat@plt+0xdf90>
  408310:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  408314:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  408318:	add	x3, x3, #0xdbf
  40831c:	add	x1, x1, #0xccc
  408320:	add	x0, x0, #0xd06
  408324:	mov	w2, #0xb88                 	// #2952
  408328:	b	4082cc <__fxstatat@plt+0x525c>
  40832c:	ldr	w7, [x3, #56]
  408330:	cmp	w7, #0x2
  408334:	b.ls	408358 <__fxstatat@plt+0x52e8>  // b.plast
  408338:	adrp	x3, 411000 <__fxstatat@plt+0xdf90>
  40833c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  408340:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  408344:	add	x3, x3, #0xdbf
  408348:	add	x1, x1, #0xccc
  40834c:	add	x0, x0, #0xd2a
  408350:	mov	w2, #0xb89                 	// #2953
  408354:	b	4082cc <__fxstatat@plt+0x525c>
  408358:	ldrb	w8, [x3, #23]
  40835c:	and	w2, w2, #0xff
  408360:	cbz	w8, 40838c <__fxstatat@plt+0x531c>
  408364:	ldrb	w8, [x3, #44]
  408368:	cbz	w8, 40838c <__fxstatat@plt+0x531c>
  40836c:	adrp	x3, 411000 <__fxstatat@plt+0xdf90>
  408370:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  408374:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  408378:	add	x3, x3, #0xdbf
  40837c:	add	x1, x1, #0xccc
  408380:	add	x0, x0, #0xd50
  408384:	mov	w2, #0xb8a                 	// #2954
  408388:	b	4082cc <__fxstatat@plt+0x525c>
  40838c:	cmp	w7, #0x2
  408390:	b.ne	4083bc <__fxstatat@plt+0x534c>  // b.any
  408394:	cmp	w6, #0x2
  408398:	b.eq	4083bc <__fxstatat@plt+0x534c>  // b.none
  40839c:	adrp	x3, 411000 <__fxstatat@plt+0xdf90>
  4083a0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4083a4:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  4083a8:	add	x3, x3, #0xdbf
  4083ac:	add	x1, x1, #0xccc
  4083b0:	add	x0, x0, #0xd76
  4083b4:	mov	w2, #0xb8b                 	// #2955
  4083b8:	b	4082cc <__fxstatat@plt+0x525c>
  4083bc:	adrp	x6, 426000 <__fxstatat@plt+0x22f90>
  4083c0:	add	x6, x6, #0x530
  4083c4:	add	x7, sp, #0x2f
  4083c8:	strb	wzr, [sp, #47]
  4083cc:	str	x0, [x6, #1032]
  4083d0:	str	x1, [x6, #1040]
  4083d4:	mov	w6, #0x1                   	// #1
  4083d8:	stp	x4, x5, [sp]
  4083dc:	mov	x5, x3
  4083e0:	mov	x4, #0x0                   	// #0
  4083e4:	mov	x3, #0x0                   	// #0
  4083e8:	bl	405764 <__fxstatat@plt+0x26f4>
  4083ec:	ldp	x29, x30, [sp, #16]
  4083f0:	add	sp, sp, #0x30
  4083f4:	ret
  4083f8:	ldr	x0, [x0]
  4083fc:	udiv	x2, x0, x1
  408400:	msub	x0, x2, x1, x0
  408404:	ret
  408408:	ldr	x3, [x0]
  40840c:	ldr	x2, [x1]
  408410:	cmp	x3, x2
  408414:	b.ne	40842c <__fxstatat@plt+0x53bc>  // b.any
  408418:	ldr	x2, [x0, #8]
  40841c:	ldr	x0, [x1, #8]
  408420:	cmp	x2, x0
  408424:	cset	w0, eq  // eq = none
  408428:	ret
  40842c:	mov	w0, #0x0                   	// #0
  408430:	b	408428 <__fxstatat@plt+0x53b8>
  408434:	stp	x29, x30, [sp, #-32]!
  408438:	mov	x29, sp
  40843c:	str	x19, [sp, #16]
  408440:	mov	x19, x0
  408444:	ldr	x0, [x0, #16]
  408448:	bl	402db0 <free@plt>
  40844c:	mov	x0, x19
  408450:	ldr	x19, [sp, #16]
  408454:	ldp	x29, x30, [sp], #32
  408458:	b	402db0 <free@plt>
  40845c:	stp	x29, x30, [sp, #-48]!
  408460:	mov	x29, sp
  408464:	stp	x0, x1, [sp, #24]
  408468:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40846c:	add	x1, sp, #0x18
  408470:	ldr	x0, [x0, #2376]
  408474:	str	xzr, [sp, #40]
  408478:	bl	40aa4c <__fxstatat@plt+0x79dc>
  40847c:	cbz	x0, 408484 <__fxstatat@plt+0x5414>
  408480:	bl	408434 <__fxstatat@plt+0x53c4>
  408484:	ldp	x29, x30, [sp], #48
  408488:	ret
  40848c:	stp	x29, x30, [sp, #-48]!
  408490:	mov	x29, sp
  408494:	stp	x0, x1, [sp, #24]
  408498:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40849c:	add	x1, sp, #0x18
  4084a0:	ldr	x0, [x0, #2376]
  4084a4:	bl	40a330 <__fxstatat@plt+0x72c0>
  4084a8:	cbz	x0, 4084b0 <__fxstatat@plt+0x5440>
  4084ac:	ldr	x0, [x0, #16]
  4084b0:	ldp	x29, x30, [sp], #48
  4084b4:	ret
  4084b8:	stp	x29, x30, [sp, #-48]!
  4084bc:	mov	x29, sp
  4084c0:	stp	x19, x20, [sp, #16]
  4084c4:	mov	x20, x2
  4084c8:	stp	x21, x22, [sp, #32]
  4084cc:	mov	x21, x1
  4084d0:	mov	x22, x0
  4084d4:	mov	x0, #0x18                  	// #24
  4084d8:	bl	40dbe4 <__fxstatat@plt+0xab74>
  4084dc:	mov	x19, x0
  4084e0:	mov	x0, x22
  4084e4:	bl	40ddb0 <__fxstatat@plt+0xad40>
  4084e8:	mov	x1, x19
  4084ec:	str	x0, [x19, #16]
  4084f0:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  4084f4:	stp	x21, x20, [x19]
  4084f8:	ldr	x0, [x0, #2376]
  4084fc:	bl	40aa0c <__fxstatat@plt+0x799c>
  408500:	cbnz	x0, 408508 <__fxstatat@plt+0x5498>
  408504:	bl	40ddd8 <__fxstatat@plt+0xad68>
  408508:	mov	x20, x0
  40850c:	cmp	x19, x0
  408510:	b.eq	408530 <__fxstatat@plt+0x54c0>  // b.none
  408514:	mov	x0, x19
  408518:	bl	408434 <__fxstatat@plt+0x53c4>
  40851c:	ldr	x0, [x20, #16]
  408520:	ldp	x19, x20, [sp, #16]
  408524:	ldp	x21, x22, [sp, #32]
  408528:	ldp	x29, x30, [sp], #48
  40852c:	ret
  408530:	mov	x0, #0x0                   	// #0
  408534:	b	408520 <__fxstatat@plt+0x54b0>
  408538:	stp	x29, x30, [sp, #-16]!
  40853c:	mov	x1, #0x0                   	// #0
  408540:	adrp	x4, 408000 <__fxstatat@plt+0x4f90>
  408544:	mov	x29, sp
  408548:	add	x4, x4, #0x434
  40854c:	adrp	x3, 408000 <__fxstatat@plt+0x4f90>
  408550:	adrp	x2, 408000 <__fxstatat@plt+0x4f90>
  408554:	add	x3, x3, #0x408
  408558:	add	x2, x2, #0x3f8
  40855c:	mov	x0, #0x67                  	// #103
  408560:	bl	40a558 <__fxstatat@plt+0x74e8>
  408564:	adrp	x1, 426000 <__fxstatat@plt+0x22f90>
  408568:	str	x0, [x1, #2376]
  40856c:	cbnz	x0, 408574 <__fxstatat@plt+0x5504>
  408570:	bl	40ddd8 <__fxstatat@plt+0xad68>
  408574:	ldp	x29, x30, [sp], #16
  408578:	ret
  40857c:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  408580:	ldr	x0, [x0, #2376]
  408584:	b	40a6b8 <__fxstatat@plt+0x7648>
  408588:	str	w0, [x1]
  40858c:	mov	w0, #0x1                   	// #1
  408590:	str	xzr, [x1, #8]
  408594:	str	w0, [x1, #16]
  408598:	str	xzr, [x1, #24]
  40859c:	strh	wzr, [x1, #32]
  4085a0:	str	xzr, [x1, #40]
  4085a4:	ret
  4085a8:	mov	x12, #0x1040                	// #4160
  4085ac:	sub	sp, sp, x12
  4085b0:	stp	x29, x30, [sp]
  4085b4:	mov	x29, sp
  4085b8:	stp	x23, x24, [sp, #48]
  4085bc:	add	x23, sp, #0x60
  4085c0:	ldr	x24, [x0, #40]
  4085c4:	stp	x19, x20, [sp, #16]
  4085c8:	mov	x19, x0
  4085cc:	stp	x21, x22, [sp, #32]
  4085d0:	mov	x22, #0x660b                	// #26123
  4085d4:	mov	w21, #0x0                   	// #0
  4085d8:	movk	x22, #0xc020, lsl #16
  4085dc:	mov	x2, #0x1000                	// #4096
  4085e0:	mov	w1, #0x0                   	// #0
  4085e4:	add	x0, sp, #0x40
  4085e8:	bl	402b70 <memset@plt>
  4085ec:	ldr	x0, [x19, #8]
  4085f0:	str	x0, [sp, #64]
  4085f4:	ldr	w1, [x19, #16]
  4085f8:	add	x2, sp, #0x40
  4085fc:	mvn	x0, x0
  408600:	str	x0, [sp, #72]
  408604:	ldr	w0, [x19]
  408608:	str	w1, [sp, #80]
  40860c:	mov	w1, #0x48                  	// #72
  408610:	str	w1, [sp, #88]
  408614:	mov	x1, x22
  408618:	bl	403040 <ioctl@plt>
  40861c:	tbz	w0, #31, 408638 <__fxstatat@plt+0x55c8>
  408620:	ldr	x0, [x19, #8]
  408624:	cbnz	x0, 408630 <__fxstatat@plt+0x55c0>
  408628:	mov	w0, #0x1                   	// #1
  40862c:	strb	w0, [x19, #32]
  408630:	mov	w0, #0x0                   	// #0
  408634:	b	408654 <__fxstatat@plt+0x55e4>
  408638:	ldr	w0, [sp, #84]
  40863c:	cbnz	w0, 408670 <__fxstatat@plt+0x5600>
  408640:	mov	w0, #0x1                   	// #1
  408644:	strb	w0, [x19, #33]
  408648:	ldr	x0, [x19, #8]
  40864c:	cmp	x0, #0x0
  408650:	cset	w0, ne  // ne = any
  408654:	mov	x12, #0x1040                	// #4160
  408658:	ldp	x29, x30, [sp]
  40865c:	ldp	x19, x20, [sp, #16]
  408660:	ldp	x21, x22, [sp, #32]
  408664:	ldp	x23, x24, [sp, #48]
  408668:	add	sp, sp, x12
  40866c:	ret
  408670:	ldr	x1, [x19, #24]
  408674:	mov	w0, w0
  408678:	mvn	x2, x0
  40867c:	cmp	x1, x2
  408680:	b.ls	4086a4 <__fxstatat@plt+0x5634>  // b.plast
  408684:	adrp	x3, 411000 <__fxstatat@plt+0xdf90>
  408688:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40868c:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  408690:	add	x3, x3, #0xe56
  408694:	add	x1, x1, #0xdcd
  408698:	add	x0, x0, #0xddf
  40869c:	mov	w2, #0x7e                  	// #126
  4086a0:	bl	402fc0 <__assert_fail@plt>
  4086a4:	add	x1, x1, x0
  4086a8:	str	x1, [x19, #24]
  4086ac:	ldr	x0, [x19, #40]
  4086b0:	mov	x2, #0x18                  	// #24
  4086b4:	sub	x24, x24, x0
  4086b8:	bl	40dc88 <__fxstatat@plt+0xac18>
  4086bc:	add	x24, x0, x24
  4086c0:	ldr	w9, [sp, #84]
  4086c4:	mov	w3, #0x0                   	// #0
  4086c8:	mov	w10, #0x38                  	// #56
  4086cc:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  4086d0:	mov	w12, #0x18                  	// #24
  4086d4:	str	x0, [x19, #40]
  4086d8:	cmp	w9, w3
  4086dc:	b.hi	408738 <__fxstatat@plt+0x56c8>  // b.pmore
  4086e0:	ldr	w1, [x24, #16]
  4086e4:	tbz	w1, #0, 4086f0 <__fxstatat@plt+0x5680>
  4086e8:	mov	w1, #0x1                   	// #1
  4086ec:	strb	w1, [x19, #33]
  4086f0:	ldrb	w1, [x19, #33]
  4086f4:	cmp	w21, #0x48
  4086f8:	b.ls	408710 <__fxstatat@plt+0x56a0>  // b.plast
  4086fc:	cbnz	w1, 408710 <__fxstatat@plt+0x56a0>
  408700:	sub	w21, w21, #0x1
  408704:	mov	w20, #0x18                  	// #24
  408708:	umaddl	x0, w21, w20, x0
  40870c:	sub	x24, x0, #0x18
  408710:	mov	w0, w21
  408714:	str	x0, [x19, #24]
  408718:	cbnz	w1, 408730 <__fxstatat@plt+0x56c0>
  40871c:	ldp	x0, x1, [x24]
  408720:	cmp	w21, #0x47
  408724:	add	x0, x0, x1
  408728:	str	x0, [x19, #8]
  40872c:	b.ls	4085dc <__fxstatat@plt+0x556c>  // b.plast
  408730:	mov	w0, #0x1                   	// #1
  408734:	b	408654 <__fxstatat@plt+0x55e4>
  408738:	umull	x7, w3, w10
  40873c:	add	x5, x23, x7
  408740:	ldr	x1, [x23, x7]
  408744:	ldr	x4, [x5, #16]
  408748:	sub	x2, x11, x4
  40874c:	cmp	x1, x2
  408750:	b.ls	408774 <__fxstatat@plt+0x5704>  // b.plast
  408754:	adrp	x3, 411000 <__fxstatat@plt+0xdf90>
  408758:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40875c:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  408760:	add	x3, x3, #0xe56
  408764:	add	x1, x1, #0xdcd
  408768:	add	x0, x0, #0xe16
  40876c:	mov	w2, #0x8c                  	// #140
  408770:	b	4086a0 <__fxstatat@plt+0x5630>
  408774:	cbz	w21, 4087b0 <__fxstatat@plt+0x5740>
  408778:	ldp	x2, x6, [x24]
  40877c:	ldr	w8, [x5, #40]
  408780:	ldr	w14, [x24, #16]
  408784:	and	w13, w8, #0xfffffffe
  408788:	cmp	w14, w13
  40878c:	add	x2, x6, x2
  408790:	b.ne	4087b4 <__fxstatat@plt+0x5744>  // b.any
  408794:	cmp	x1, x2
  408798:	b.ne	4087b4 <__fxstatat@plt+0x5744>  // b.any
  40879c:	add	x1, x6, x4
  4087a0:	str	x1, [x24, #8]
  4087a4:	str	w8, [x24, #16]
  4087a8:	add	w3, w3, #0x1
  4087ac:	b	4086d8 <__fxstatat@plt+0x5668>
  4087b0:	ldr	x2, [x19, #8]
  4087b4:	cmp	x1, x2
  4087b8:	b.cs	4087e0 <__fxstatat@plt+0x5770>  // b.hs, b.nlast
  4087bc:	sub	x6, x2, x1
  4087c0:	cmp	x4, x6
  4087c4:	b.hi	408620 <__fxstatat@plt+0x55b0>  // b.pmore
  4087c8:	add	x1, x1, x4
  4087cc:	str	x2, [x23, x7]
  4087d0:	sub	x1, x1, x2
  4087d4:	sub	w3, w3, #0x1
  4087d8:	str	x1, [x5, #16]
  4087dc:	b	4087a8 <__fxstatat@plt+0x5738>
  4087e0:	umull	x2, w21, w12
  4087e4:	add	w21, w21, #0x1
  4087e8:	add	x24, x0, x2
  4087ec:	str	x1, [x0, x2]
  4087f0:	ldr	w1, [x5, #40]
  4087f4:	str	x4, [x24, #8]
  4087f8:	str	w1, [x24, #16]
  4087fc:	b	4087a8 <__fxstatat@plt+0x5738>
  408800:	ldp	w2, w4, [x1, #16]
  408804:	mov	x3, x0
  408808:	ldr	w0, [x1]
  40880c:	ldr	x1, [x1, #8]
  408810:	b	402940 <linkat@plt>
  408814:	stp	x29, x30, [sp, #-48]!
  408818:	mov	x29, sp
  40881c:	stp	x19, x20, [sp, #16]
  408820:	mov	x20, x0
  408824:	mov	x19, x1
  408828:	str	x21, [sp, #32]
  40882c:	bl	409920 <__fxstatat@plt+0x68b0>
  408830:	sub	x21, x0, x20
  408834:	add	x0, x21, #0x9
  408838:	cmp	x0, #0x100
  40883c:	b.ls	40884c <__fxstatat@plt+0x57dc>  // b.plast
  408840:	bl	402ab0 <malloc@plt>
  408844:	mov	x19, x0
  408848:	cbz	x0, 408868 <__fxstatat@plt+0x57f8>
  40884c:	mov	x2, x21
  408850:	mov	x1, x20
  408854:	mov	x0, x19
  408858:	bl	402e10 <mempcpy@plt>
  40885c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  408860:	add	x1, x1, #0xe67
  408864:	bl	402ec0 <strcpy@plt>
  408868:	mov	x0, x19
  40886c:	ldp	x19, x20, [sp, #16]
  408870:	ldr	x21, [sp, #32]
  408874:	ldp	x29, x30, [sp], #48
  408878:	ret
  40887c:	mov	x3, x1
  408880:	mov	x2, x0
  408884:	ldr	w1, [x1, #8]
  408888:	ldr	x0, [x3]
  40888c:	b	402f70 <symlinkat@plt>
  408890:	stp	x29, x30, [sp, #-368]!
  408894:	mov	x29, sp
  408898:	stp	x19, x20, [sp, #16]
  40889c:	and	w20, w5, #0xff
  4088a0:	mov	w19, w6
  4088a4:	stp	x21, x22, [sp, #32]
  4088a8:	mov	w21, w2
  4088ac:	mov	x22, x3
  4088b0:	stp	x23, x24, [sp, #48]
  4088b4:	mov	x24, x1
  4088b8:	mov	w23, w4
  4088bc:	stp	x25, x26, [sp, #64]
  4088c0:	mov	w25, w0
  4088c4:	tbz	w6, #31, 4088dc <__fxstatat@plt+0x586c>
  4088c8:	bl	402940 <linkat@plt>
  4088cc:	mov	w19, w0
  4088d0:	cbz	w0, 4088dc <__fxstatat@plt+0x586c>
  4088d4:	bl	402fd0 <__errno_location@plt>
  4088d8:	ldr	w19, [x0]
  4088dc:	cmp	w19, #0x11
  4088e0:	eor	w20, w20, #0x1
  4088e4:	cset	w0, ne  // ne = any
  4088e8:	orr	w0, w0, w20
  4088ec:	cbnz	w0, 408910 <__fxstatat@plt+0x58a0>
  4088f0:	add	x26, sp, #0x70
  4088f4:	mov	x0, x22
  4088f8:	mov	x1, x26
  4088fc:	bl	408814 <__fxstatat@plt+0x57a4>
  408900:	mov	x20, x0
  408904:	cbnz	x0, 40892c <__fxstatat@plt+0x58bc>
  408908:	bl	402fd0 <__errno_location@plt>
  40890c:	ldr	w19, [x0]
  408910:	mov	w0, w19
  408914:	ldp	x19, x20, [sp, #16]
  408918:	ldp	x21, x22, [sp, #32]
  40891c:	ldp	x23, x24, [sp, #48]
  408920:	ldp	x25, x26, [sp, #64]
  408924:	ldp	x29, x30, [sp], #368
  408928:	ret
  40892c:	adrp	x3, 408000 <__fxstatat@plt+0x4f90>
  408930:	add	x2, sp, #0x58
  408934:	add	x3, x3, #0x800
  408938:	mov	x4, #0x6                   	// #6
  40893c:	mov	w1, #0x0                   	// #0
  408940:	str	w25, [sp, #88]
  408944:	str	x24, [sp, #96]
  408948:	stp	w21, w23, [sp, #104]
  40894c:	bl	40c9ac <__fxstatat@plt+0x993c>
  408950:	cbz	w0, 408970 <__fxstatat@plt+0x5900>
  408954:	bl	402fd0 <__errno_location@plt>
  408958:	ldr	w19, [x0]
  40895c:	cmp	x20, x26
  408960:	b.eq	408910 <__fxstatat@plt+0x58a0>  // b.none
  408964:	mov	x0, x20
  408968:	bl	402db0 <free@plt>
  40896c:	b	408910 <__fxstatat@plt+0x58a0>
  408970:	mov	x3, x22
  408974:	mov	w2, w21
  408978:	mov	x1, x20
  40897c:	mov	w0, w21
  408980:	bl	402e00 <renameat@plt>
  408984:	cbz	w0, 4089a4 <__fxstatat@plt+0x5934>
  408988:	bl	402fd0 <__errno_location@plt>
  40898c:	ldr	w19, [x0]
  408990:	mov	x1, x20
  408994:	mov	w0, w21
  408998:	mov	w2, #0x0                   	// #0
  40899c:	bl	4029a0 <unlinkat@plt>
  4089a0:	b	40895c <__fxstatat@plt+0x58ec>
  4089a4:	mov	w19, #0xffffffff            	// #-1
  4089a8:	b	408990 <__fxstatat@plt+0x5920>
  4089ac:	stp	x29, x30, [sp, #-336]!
  4089b0:	mov	x29, sp
  4089b4:	stp	x19, x20, [sp, #16]
  4089b8:	and	w20, w3, #0xff
  4089bc:	mov	w19, w4
  4089c0:	stp	x21, x22, [sp, #32]
  4089c4:	mov	w21, w1
  4089c8:	mov	x22, x2
  4089cc:	stp	x23, x24, [sp, #48]
  4089d0:	mov	x23, x0
  4089d4:	tbz	w4, #31, 4089ec <__fxstatat@plt+0x597c>
  4089d8:	bl	402f70 <symlinkat@plt>
  4089dc:	mov	w19, w0
  4089e0:	cbz	w0, 4089ec <__fxstatat@plt+0x597c>
  4089e4:	bl	402fd0 <__errno_location@plt>
  4089e8:	ldr	w19, [x0]
  4089ec:	cmp	w19, #0x11
  4089f0:	eor	w20, w20, #0x1
  4089f4:	cset	w0, ne  // ne = any
  4089f8:	orr	w0, w0, w20
  4089fc:	cbnz	w0, 408a20 <__fxstatat@plt+0x59b0>
  408a00:	add	x24, sp, #0x50
  408a04:	mov	x0, x22
  408a08:	mov	x1, x24
  408a0c:	bl	408814 <__fxstatat@plt+0x57a4>
  408a10:	mov	x20, x0
  408a14:	cbnz	x0, 408a38 <__fxstatat@plt+0x59c8>
  408a18:	bl	402fd0 <__errno_location@plt>
  408a1c:	ldr	w19, [x0]
  408a20:	mov	w0, w19
  408a24:	ldp	x19, x20, [sp, #16]
  408a28:	ldp	x21, x22, [sp, #32]
  408a2c:	ldp	x23, x24, [sp, #48]
  408a30:	ldp	x29, x30, [sp], #336
  408a34:	ret
  408a38:	adrp	x3, 408000 <__fxstatat@plt+0x4f90>
  408a3c:	add	x2, sp, #0x40
  408a40:	add	x3, x3, #0x87c
  408a44:	mov	x4, #0x6                   	// #6
  408a48:	mov	w1, #0x0                   	// #0
  408a4c:	str	x23, [sp, #64]
  408a50:	str	w21, [sp, #72]
  408a54:	bl	40c9ac <__fxstatat@plt+0x993c>
  408a58:	cbz	w0, 408a78 <__fxstatat@plt+0x5a08>
  408a5c:	bl	402fd0 <__errno_location@plt>
  408a60:	ldr	w19, [x0]
  408a64:	cmp	x20, x24
  408a68:	b.eq	408a20 <__fxstatat@plt+0x59b0>  // b.none
  408a6c:	mov	x0, x20
  408a70:	bl	402db0 <free@plt>
  408a74:	b	408a20 <__fxstatat@plt+0x59b0>
  408a78:	mov	x3, x22
  408a7c:	mov	w2, w21
  408a80:	mov	x1, x20
  408a84:	mov	w0, w21
  408a88:	bl	402e00 <renameat@plt>
  408a8c:	cbz	w0, 408aac <__fxstatat@plt+0x5a3c>
  408a90:	bl	402fd0 <__errno_location@plt>
  408a94:	ldr	w19, [x0]
  408a98:	mov	x1, x20
  408a9c:	mov	w0, w21
  408aa0:	mov	w2, #0x0                   	// #0
  408aa4:	bl	4029a0 <unlinkat@plt>
  408aa8:	b	408a64 <__fxstatat@plt+0x59f4>
  408aac:	mov	w19, #0xffffffff            	// #-1
  408ab0:	b	408a64 <__fxstatat@plt+0x59f4>
  408ab4:	stp	x29, x30, [sp, #-48]!
  408ab8:	mov	x29, sp
  408abc:	stp	x19, x20, [sp, #16]
  408ac0:	mov	x20, x0
  408ac4:	stp	x21, x22, [sp, #32]
  408ac8:	mov	x21, x2
  408acc:	bl	40ad78 <__fxstatat@plt+0x7d08>
  408ad0:	mov	w19, w0
  408ad4:	cmn	w0, #0x2
  408ad8:	b.eq	408af8 <__fxstatat@plt+0x5a88>  // b.none
  408adc:	cmn	w0, #0x1
  408ae0:	b.eq	408b24 <__fxstatat@plt+0x5ab4>  // b.none
  408ae4:	mov	w0, w19
  408ae8:	ldp	x19, x20, [sp, #16]
  408aec:	ldp	x21, x22, [sp, #32]
  408af0:	ldp	x29, x30, [sp], #48
  408af4:	ret
  408af8:	bl	402fd0 <__errno_location@plt>
  408afc:	ldr	w21, [x0]
  408b00:	mov	x0, x20
  408b04:	bl	40c2c0 <__fxstatat@plt+0x9250>
  408b08:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  408b0c:	mov	x3, x0
  408b10:	add	x2, x2, #0x9a3
  408b14:	mov	w1, w21
  408b18:	mov	w0, #0x0                   	// #0
  408b1c:	bl	4028f0 <error@plt>
  408b20:	b	408ae4 <__fxstatat@plt+0x5a74>
  408b24:	bl	402fd0 <__errno_location@plt>
  408b28:	ldr	w22, [x0]
  408b2c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  408b30:	add	x1, x1, #0xbc5
  408b34:	mov	w2, #0x5                   	// #5
  408b38:	mov	x0, #0x0                   	// #0
  408b3c:	bl	402f30 <dcgettext@plt>
  408b40:	mov	x20, x0
  408b44:	mov	x0, x21
  408b48:	bl	40c2c0 <__fxstatat@plt+0x9250>
  408b4c:	mov	x2, x20
  408b50:	mov	x3, x0
  408b54:	mov	w1, w22
  408b58:	b	408b18 <__fxstatat@plt+0x5aa8>
  408b5c:	stp	x29, x30, [sp, #-48]!
  408b60:	mov	x29, sp
  408b64:	stp	x19, x20, [sp, #16]
  408b68:	stp	x21, x22, [sp, #32]
  408b6c:	mov	x21, x0
  408b70:	bl	40add0 <__fxstatat@plt+0x7d60>
  408b74:	mov	w19, w0
  408b78:	cbz	w0, 408bb8 <__fxstatat@plt+0x5b48>
  408b7c:	bl	402fd0 <__errno_location@plt>
  408b80:	ldr	w22, [x0]
  408b84:	adrp	x1, 40f000 <__fxstatat@plt+0xbf90>
  408b88:	add	x1, x1, #0x7ac
  408b8c:	mov	w2, #0x5                   	// #5
  408b90:	mov	x0, #0x0                   	// #0
  408b94:	bl	402f30 <dcgettext@plt>
  408b98:	mov	x20, x0
  408b9c:	mov	x0, x21
  408ba0:	bl	40c2c0 <__fxstatat@plt+0x9250>
  408ba4:	mov	x2, x20
  408ba8:	mov	x3, x0
  408bac:	mov	w1, w22
  408bb0:	mov	w0, #0x0                   	// #0
  408bb4:	bl	4028f0 <error@plt>
  408bb8:	mov	w0, w19
  408bbc:	ldp	x19, x20, [sp, #16]
  408bc0:	ldp	x21, x22, [sp, #32]
  408bc4:	ldp	x29, x30, [sp], #48
  408bc8:	ret
  408bcc:	stp	x29, x30, [sp, #-64]!
  408bd0:	cmp	x1, #0x401
  408bd4:	mov	x29, sp
  408bd8:	stp	x19, x20, [sp, #16]
  408bdc:	mov	x19, #0x401                 	// #1025
  408be0:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  408be4:	stp	x21, x22, [sp, #32]
  408be8:	mov	x22, x0
  408bec:	stp	x23, x24, [sp, #48]
  408bf0:	mov	x24, #0x3fffffffffffffff    	// #4611686018427387903
  408bf4:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  408bf8:	mov	x0, x19
  408bfc:	bl	402ab0 <malloc@plt>
  408c00:	mov	x20, x0
  408c04:	cbz	x0, 408c54 <__fxstatat@plt+0x5be4>
  408c08:	mov	x1, x0
  408c0c:	mov	x2, x19
  408c10:	mov	x0, x22
  408c14:	bl	402950 <readlink@plt>
  408c18:	mov	x21, x0
  408c1c:	tbz	x0, #63, 408c48 <__fxstatat@plt+0x5bd8>
  408c20:	bl	402fd0 <__errno_location@plt>
  408c24:	ldr	w0, [x0]
  408c28:	cmp	w0, #0x22
  408c2c:	b.eq	408c48 <__fxstatat@plt+0x5bd8>  // b.none
  408c30:	mov	x0, x20
  408c34:	bl	402db0 <free@plt>
  408c38:	mov	x20, #0x0                   	// #0
  408c3c:	b	408c54 <__fxstatat@plt+0x5be4>
  408c40:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  408c44:	b	408bf8 <__fxstatat@plt+0x5b88>
  408c48:	cmp	x19, x21
  408c4c:	b.ls	408c6c <__fxstatat@plt+0x5bfc>  // b.plast
  408c50:	strb	wzr, [x20, x21]
  408c54:	mov	x0, x20
  408c58:	ldp	x19, x20, [sp, #16]
  408c5c:	ldp	x21, x22, [sp, #32]
  408c60:	ldp	x23, x24, [sp, #48]
  408c64:	ldp	x29, x30, [sp], #64
  408c68:	ret
  408c6c:	mov	x0, x20
  408c70:	bl	402db0 <free@plt>
  408c74:	cmp	x19, x24
  408c78:	b.hi	408c84 <__fxstatat@plt+0x5c14>  // b.pmore
  408c7c:	lsl	x19, x19, #1
  408c80:	b	408bf8 <__fxstatat@plt+0x5b88>
  408c84:	cmp	x19, x23
  408c88:	b.ls	408c40 <__fxstatat@plt+0x5bd0>  // b.plast
  408c8c:	bl	402fd0 <__errno_location@plt>
  408c90:	mov	w1, #0xc                   	// #12
  408c94:	str	w1, [x0]
  408c98:	b	408c38 <__fxstatat@plt+0x5bc8>
  408c9c:	mov	w0, #0x1                   	// #1
  408ca0:	b	404054 <__fxstatat@plt+0xfe4>
  408ca4:	stp	x29, x30, [sp, #-112]!
  408ca8:	mov	x29, sp
  408cac:	stp	x21, x22, [sp, #32]
  408cb0:	mov	x21, x2
  408cb4:	mov	x22, x3
  408cb8:	stp	x19, x20, [sp, #16]
  408cbc:	mov	x19, #0xffffffffffffffff    	// #-1
  408cc0:	mov	x20, #0x0                   	// #0
  408cc4:	stp	x23, x24, [sp, #48]
  408cc8:	mov	w23, #0x0                   	// #0
  408ccc:	stp	x25, x26, [sp, #64]
  408cd0:	mov	x25, x1
  408cd4:	mov	x26, x21
  408cd8:	stp	x27, x28, [sp, #80]
  408cdc:	mov	x27, x0
  408ce0:	bl	4028b0 <strlen@plt>
  408ce4:	mov	x24, x0
  408ce8:	mov	w28, #0x1                   	// #1
  408cec:	ldr	x3, [x25, x20, lsl #3]
  408cf0:	cbnz	x3, 408d04 <__fxstatat@plt+0x5c94>
  408cf4:	cmp	w23, #0x0
  408cf8:	mov	x0, #0xfffffffffffffffe    	// #-2
  408cfc:	csel	x19, x19, x0, eq  // eq = none
  408d00:	b	408d34 <__fxstatat@plt+0x5cc4>
  408d04:	mov	x2, x24
  408d08:	mov	x1, x27
  408d0c:	mov	x0, x3
  408d10:	str	x3, [sp, #104]
  408d14:	bl	402b20 <strncmp@plt>
  408d18:	cbnz	w0, 408d60 <__fxstatat@plt+0x5cf0>
  408d1c:	ldr	x3, [sp, #104]
  408d20:	mov	x0, x3
  408d24:	bl	4028b0 <strlen@plt>
  408d28:	cmp	x0, x24
  408d2c:	b.ne	408d54 <__fxstatat@plt+0x5ce4>  // b.any
  408d30:	mov	x19, x20
  408d34:	mov	x0, x19
  408d38:	ldp	x19, x20, [sp, #16]
  408d3c:	ldp	x21, x22, [sp, #32]
  408d40:	ldp	x23, x24, [sp, #48]
  408d44:	ldp	x25, x26, [sp, #64]
  408d48:	ldp	x27, x28, [sp, #80]
  408d4c:	ldp	x29, x30, [sp], #112
  408d50:	ret
  408d54:	cmn	x19, #0x1
  408d58:	b.ne	408d6c <__fxstatat@plt+0x5cfc>  // b.any
  408d5c:	mov	x19, x20
  408d60:	add	x20, x20, #0x1
  408d64:	add	x26, x26, x22
  408d68:	b	408cec <__fxstatat@plt+0x5c7c>
  408d6c:	cbz	x21, 408d8c <__fxstatat@plt+0x5d1c>
  408d70:	madd	x0, x19, x22, x21
  408d74:	mov	x2, x22
  408d78:	mov	x1, x26
  408d7c:	bl	402cf0 <memcmp@plt>
  408d80:	cmp	w0, #0x0
  408d84:	csel	w23, w23, w28, eq  // eq = none
  408d88:	b	408d60 <__fxstatat@plt+0x5cf0>
  408d8c:	mov	w23, #0x1                   	// #1
  408d90:	b	408d60 <__fxstatat@plt+0x5cf0>
  408d94:	stp	x29, x30, [sp, #-48]!
  408d98:	cmn	x2, #0x1
  408d9c:	mov	w2, #0x5                   	// #5
  408da0:	mov	x29, sp
  408da4:	stp	x19, x20, [sp, #16]
  408da8:	mov	x20, x1
  408dac:	str	x21, [sp, #32]
  408db0:	mov	x21, x0
  408db4:	b.ne	408e10 <__fxstatat@plt+0x5da0>  // b.any
  408db8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  408dbc:	add	x1, x1, #0xe75
  408dc0:	mov	x0, #0x0                   	// #0
  408dc4:	bl	402f30 <dcgettext@plt>
  408dc8:	mov	x2, x20
  408dcc:	mov	x19, x0
  408dd0:	mov	w1, #0x8                   	// #8
  408dd4:	mov	w0, #0x0                   	// #0
  408dd8:	bl	40c058 <__fxstatat@plt+0x8fe8>
  408ddc:	mov	x20, x0
  408de0:	mov	x1, x21
  408de4:	mov	w0, #0x1                   	// #1
  408de8:	bl	40c2b8 <__fxstatat@plt+0x9248>
  408dec:	mov	x4, x0
  408df0:	mov	x3, x20
  408df4:	mov	x2, x19
  408df8:	ldp	x19, x20, [sp, #16]
  408dfc:	mov	w1, #0x0                   	// #0
  408e00:	ldr	x21, [sp, #32]
  408e04:	mov	w0, #0x0                   	// #0
  408e08:	ldp	x29, x30, [sp], #48
  408e0c:	b	4028f0 <error@plt>
  408e10:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  408e14:	add	x1, x1, #0xe90
  408e18:	b	408dc0 <__fxstatat@plt+0x5d50>
  408e1c:	stp	x29, x30, [sp, #-112]!
  408e20:	mov	x29, sp
  408e24:	stp	x19, x20, [sp, #16]
  408e28:	adrp	x20, 426000 <__fxstatat@plt+0x22f90>
  408e2c:	mov	x19, x1
  408e30:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  408e34:	add	x1, x1, #0xead
  408e38:	stp	x21, x22, [sp, #32]
  408e3c:	mov	x22, x2
  408e40:	mov	w2, #0x5                   	// #5
  408e44:	stp	x23, x24, [sp, #48]
  408e48:	mov	x21, #0x0                   	// #0
  408e4c:	stp	x25, x26, [sp, #64]
  408e50:	adrp	x26, 411000 <__fxstatat@plt+0xdf90>
  408e54:	mov	x25, #0x0                   	// #0
  408e58:	stp	x27, x28, [sp, #80]
  408e5c:	add	x26, x26, #0xec2
  408e60:	adrp	x27, 411000 <__fxstatat@plt+0xdf90>
  408e64:	str	x0, [sp, #104]
  408e68:	mov	x0, #0x0                   	// #0
  408e6c:	bl	402f30 <dcgettext@plt>
  408e70:	add	x27, x27, #0x9a1
  408e74:	ldr	x1, [x20, #1176]
  408e78:	bl	402f40 <fputs_unlocked@plt>
  408e7c:	ldr	x0, [sp, #104]
  408e80:	ldr	x23, [x20, #1176]
  408e84:	ldr	x24, [x0, x21, lsl #3]
  408e88:	cbnz	x24, 408eb0 <__fxstatat@plt+0x5e40>
  408e8c:	mov	x1, x23
  408e90:	mov	w0, #0xa                   	// #10
  408e94:	ldp	x19, x20, [sp, #16]
  408e98:	ldp	x21, x22, [sp, #32]
  408e9c:	ldp	x23, x24, [sp, #48]
  408ea0:	ldp	x25, x26, [sp, #64]
  408ea4:	ldp	x27, x28, [sp, #80]
  408ea8:	ldp	x29, x30, [sp], #112
  408eac:	b	402a50 <putc_unlocked@plt>
  408eb0:	mov	x28, x19
  408eb4:	cbz	x21, 408ecc <__fxstatat@plt+0x5e5c>
  408eb8:	mov	x2, x22
  408ebc:	mov	x1, x19
  408ec0:	mov	x0, x25
  408ec4:	bl	402cf0 <memcmp@plt>
  408ec8:	cbz	w0, 408ef8 <__fxstatat@plt+0x5e88>
  408ecc:	mov	x0, x24
  408ed0:	bl	40c2c0 <__fxstatat@plt+0x9250>
  408ed4:	mov	x2, x26
  408ed8:	mov	x3, x0
  408edc:	mov	w1, #0x1                   	// #1
  408ee0:	mov	x0, x23
  408ee4:	bl	402d20 <__fprintf_chk@plt>
  408ee8:	add	x21, x21, #0x1
  408eec:	add	x19, x19, x22
  408ef0:	mov	x25, x28
  408ef4:	b	408e7c <__fxstatat@plt+0x5e0c>
  408ef8:	mov	x0, x24
  408efc:	bl	40c2c0 <__fxstatat@plt+0x9250>
  408f00:	mov	x2, x27
  408f04:	mov	x3, x0
  408f08:	mov	w1, #0x1                   	// #1
  408f0c:	mov	x0, x23
  408f10:	mov	x28, x25
  408f14:	bl	402d20 <__fprintf_chk@plt>
  408f18:	b	408ee8 <__fxstatat@plt+0x5e78>
  408f1c:	stp	x29, x30, [sp, #-64]!
  408f20:	mov	x29, sp
  408f24:	stp	x19, x20, [sp, #16]
  408f28:	mov	x19, x2
  408f2c:	mov	x20, x3
  408f30:	stp	x21, x22, [sp, #32]
  408f34:	mov	x22, x1
  408f38:	mov	x21, x4
  408f3c:	mov	x3, x4
  408f40:	mov	x2, x20
  408f44:	mov	x1, x19
  408f48:	stp	x23, x24, [sp, #48]
  408f4c:	mov	x24, x0
  408f50:	mov	x23, x5
  408f54:	mov	x0, x22
  408f58:	bl	408ca4 <__fxstatat@plt+0x5c34>
  408f5c:	tbz	x0, #63, 408f88 <__fxstatat@plt+0x5f18>
  408f60:	mov	x2, x0
  408f64:	mov	x1, x22
  408f68:	mov	x0, x24
  408f6c:	bl	408d94 <__fxstatat@plt+0x5d24>
  408f70:	mov	x0, x19
  408f74:	mov	x2, x21
  408f78:	mov	x1, x20
  408f7c:	bl	408e1c <__fxstatat@plt+0x5dac>
  408f80:	blr	x23
  408f84:	mov	x0, #0xffffffffffffffff    	// #-1
  408f88:	ldp	x19, x20, [sp, #16]
  408f8c:	ldp	x21, x22, [sp, #32]
  408f90:	ldp	x23, x24, [sp, #48]
  408f94:	ldp	x29, x30, [sp], #64
  408f98:	ret
  408f9c:	stp	x29, x30, [sp, #-64]!
  408fa0:	mov	x29, sp
  408fa4:	stp	x19, x20, [sp, #16]
  408fa8:	mov	x19, x1
  408fac:	mov	x20, x2
  408fb0:	stp	x21, x22, [sp, #32]
  408fb4:	mov	x22, x0
  408fb8:	mov	x21, x3
  408fbc:	str	x23, [sp, #48]
  408fc0:	ldr	x23, [x19]
  408fc4:	cbz	x23, 408fe4 <__fxstatat@plt+0x5f74>
  408fc8:	mov	x1, x20
  408fcc:	mov	x2, x21
  408fd0:	mov	x0, x22
  408fd4:	add	x19, x19, #0x8
  408fd8:	add	x20, x20, x21
  408fdc:	bl	402cf0 <memcmp@plt>
  408fe0:	cbnz	w0, 408fc0 <__fxstatat@plt+0x5f50>
  408fe4:	mov	x0, x23
  408fe8:	ldp	x19, x20, [sp, #16]
  408fec:	ldp	x21, x22, [sp, #32]
  408ff0:	ldr	x23, [sp, #48]
  408ff4:	ldp	x29, x30, [sp], #64
  408ff8:	ret
  408ffc:	stp	x29, x30, [sp, #-32]!
  409000:	mov	x29, sp
  409004:	str	x19, [sp, #16]
  409008:	cbnz	x0, 409054 <__fxstatat@plt+0x5fe4>
  40900c:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  409010:	add	x0, x0, #0xeca
  409014:	bl	402fe0 <getenv@plt>
  409018:	mov	x19, x0
  40901c:	cbz	x0, 409038 <__fxstatat@plt+0x5fc8>
  409020:	ldrb	w0, [x19]
  409024:	cbz	w0, 409038 <__fxstatat@plt+0x5fc8>
  409028:	mov	x0, x19
  40902c:	bl	409920 <__fxstatat@plt+0x68b0>
  409030:	cmp	x19, x0
  409034:	b.eq	409040 <__fxstatat@plt+0x5fd0>  // b.none
  409038:	adrp	x19, 411000 <__fxstatat@plt+0xdf90>
  40903c:	add	x19, x19, #0xee2
  409040:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  409044:	str	x19, [x0, #2384]
  409048:	ldr	x19, [sp, #16]
  40904c:	ldp	x29, x30, [sp], #32
  409050:	ret
  409054:	mov	x19, x0
  409058:	b	409020 <__fxstatat@plt+0x5fb0>
  40905c:	stp	x29, x30, [sp, #-208]!
  409060:	mov	x29, sp
  409064:	stp	x27, x28, [sp, #80]
  409068:	mov	x27, x1
  40906c:	mov	w28, w2
  409070:	str	w0, [sp, #152]
  409074:	and	w0, w3, #0xff
  409078:	stp	x19, x20, [sp, #16]
  40907c:	stp	x21, x22, [sp, #32]
  409080:	stp	x23, x24, [sp, #48]
  409084:	stp	x25, x26, [sp, #64]
  409088:	str	w0, [sp, #156]
  40908c:	mov	x0, x1
  409090:	bl	409920 <__fxstatat@plt+0x68b0>
  409094:	sub	x23, x0, x27
  409098:	bl	4028b0 <strlen@plt>
  40909c:	add	x22, x23, x0
  4090a0:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  4090a4:	str	x0, [sp, #112]
  4090a8:	ldr	x1, [x0, #2384]
  4090ac:	cbnz	x1, 4090b8 <__fxstatat@plt+0x6048>
  4090b0:	mov	x0, #0x0                   	// #0
  4090b4:	bl	408ffc <__fxstatat@plt+0x5f8c>
  4090b8:	ldr	x0, [sp, #112]
  4090bc:	ldr	x0, [x0, #2384]
  4090c0:	bl	4028b0 <strlen@plt>
  4090c4:	add	x26, x0, #0x1
  4090c8:	cmp	x26, #0x9
  4090cc:	add	x1, x22, #0x1
  4090d0:	add	x0, x22, #0x1
  4090d4:	str	x0, [sp, #144]
  4090d8:	mov	x0, #0x9                   	// #9
  4090dc:	csel	x0, x26, x0, cs  // cs = hs, nlast
  4090e0:	add	x0, x0, x1
  4090e4:	str	x0, [sp, #120]
  4090e8:	bl	402ab0 <malloc@plt>
  4090ec:	mov	x19, x0
  4090f0:	cbz	x0, 409530 <__fxstatat@plt+0x64c0>
  4090f4:	mov	w0, #0xffffffff            	// #-1
  4090f8:	mov	x20, #0x0                   	// #0
  4090fc:	mov	x21, #0x0                   	// #0
  409100:	str	w0, [sp, #204]
  409104:	adrp	x0, 410000 <__fxstatat@plt+0xcf90>
  409108:	add	x0, x0, #0xc46
  40910c:	str	x0, [sp, #136]
  409110:	ldr	x2, [sp, #144]
  409114:	mov	x1, x27
  409118:	mov	x0, x19
  40911c:	bl	402890 <memcpy@plt>
  409120:	cmp	w28, #0x1
  409124:	b.ne	4091a8 <__fxstatat@plt+0x6138>  // b.any
  409128:	ldr	x0, [sp, #112]
  40912c:	mov	x2, x26
  409130:	ldr	x1, [x0, #2384]
  409134:	add	x0, x19, x22
  409138:	bl	402890 <memcpy@plt>
  40913c:	ldr	w0, [sp, #156]
  409140:	cbz	w0, 409550 <__fxstatat@plt+0x64e0>
  409144:	ldr	w0, [sp, #204]
  409148:	tbz	w0, #31, 409158 <__fxstatat@plt+0x60e8>
  40914c:	mov	w0, #0xffffff9c            	// #-100
  409150:	mov	x23, #0x0                   	// #0
  409154:	str	w0, [sp, #204]
  409158:	ldr	w2, [sp, #204]
  40915c:	cmp	w28, #0x1
  409160:	cset	w4, ne  // ne = any
  409164:	add	x3, x19, x23
  409168:	mov	x1, x27
  40916c:	mov	w0, #0xffffff9c            	// #-100
  409170:	bl	40c2cc <__fxstatat@plt+0x925c>
  409174:	cbz	w0, 409550 <__fxstatat@plt+0x64e0>
  409178:	bl	402fd0 <__errno_location@plt>
  40917c:	ldr	w25, [x0]
  409180:	mov	x24, x0
  409184:	cmp	w25, #0x11
  409188:	b.eq	409110 <__fxstatat@plt+0x60a0>  // b.none
  40918c:	cbz	x21, 409198 <__fxstatat@plt+0x6128>
  409190:	mov	x0, x21
  409194:	bl	402c30 <closedir@plt>
  409198:	mov	x0, x19
  40919c:	bl	402db0 <free@plt>
  4091a0:	str	w25, [x24]
  4091a4:	b	40952c <__fxstatat@plt+0x64bc>
  4091a8:	add	x25, x19, x23
  4091ac:	mov	x0, x25
  4091b0:	bl	409970 <__fxstatat@plt+0x6900>
  4091b4:	str	x0, [sp, #96]
  4091b8:	cbz	x21, 4091fc <__fxstatat@plt+0x618c>
  4091bc:	mov	w24, #0x2                   	// #2
  4091c0:	mov	x0, x21
  4091c4:	bl	402d50 <rewinddir@plt>
  4091c8:	ldr	x0, [sp, #120]
  4091cc:	str	x0, [sp, #104]
  4091d0:	mov	x0, #0x1                   	// #1
  4091d4:	str	x0, [sp, #128]
  4091d8:	ldr	x0, [sp, #96]
  4091dc:	add	x0, x0, #0x4
  4091e0:	str	x0, [sp, #160]
  4091e4:	ldr	x0, [sp, #96]
  4091e8:	add	x0, x0, #0x2
  4091ec:	str	x0, [sp, #96]
  4091f0:	add	x0, x22, #0x4
  4091f4:	str	x0, [sp, #168]
  4091f8:	b	409468 <__fxstatat@plt+0x63f8>
  4091fc:	ldr	x1, [sp, #136]
  409200:	ldrh	w0, [x19, x23]
  409204:	str	w0, [sp, #104]
  409208:	mov	x0, x25
  40920c:	bl	402ec0 <strcpy@plt>
  409210:	ldr	w0, [sp, #152]
  409214:	add	x3, sp, #0xcc
  409218:	mov	x1, x19
  40921c:	mov	w2, #0x0                   	// #0
  409220:	bl	40ac50 <__fxstatat@plt+0x7be0>
  409224:	mov	x21, x0
  409228:	cbnz	x0, 4092f8 <__fxstatat@plt+0x6288>
  40922c:	bl	402fd0 <__errno_location@plt>
  409230:	ldr	w0, [x0]
  409234:	cmp	w0, #0xc
  409238:	cset	w24, eq  // eq = none
  40923c:	add	w24, w24, #0x2
  409240:	ldrh	w0, [sp, #104]
  409244:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  409248:	strh	w0, [x25]
  40924c:	add	x1, x1, #0xedf
  409250:	ldr	x0, [sp, #96]
  409254:	add	x0, x25, x0
  409258:	bl	402ec0 <strcpy@plt>
  40925c:	cbnz	x21, 4091c8 <__fxstatat@plt+0x6158>
  409260:	cmp	w24, #0x2
  409264:	b.eq	40949c <__fxstatat@plt+0x642c>  // b.none
  409268:	cmp	w24, #0x3
  40926c:	b.eq	409518 <__fxstatat@plt+0x64a8>  // b.none
  409270:	cmp	w24, #0x1
  409274:	b.ne	40913c <__fxstatat@plt+0x60cc>  // b.any
  409278:	mov	x0, x19
  40927c:	bl	409920 <__fxstatat@plt+0x68b0>
  409280:	mov	x24, x0
  409284:	bl	409970 <__fxstatat@plt+0x6900>
  409288:	str	x0, [sp, #96]
  40928c:	cmp	x0, #0xe
  409290:	b.ls	40913c <__fxstatat@plt+0x60cc>  // b.plast
  409294:	cbnz	x20, 4094e4 <__fxstatat@plt+0x6474>
  409298:	bl	402fd0 <__errno_location@plt>
  40929c:	ldr	w20, [sp, #204]
  4092a0:	mov	x25, x0
  4092a4:	tbz	w20, #31, 4094c0 <__fxstatat@plt+0x6450>
  4092a8:	ldrh	w2, [x24]
  4092ac:	mov	x0, x24
  4092b0:	ldr	x1, [sp, #136]
  4092b4:	str	w2, [sp, #104]
  4092b8:	bl	402ec0 <strcpy@plt>
  4092bc:	str	wzr, [x25]
  4092c0:	mov	w1, #0x3                   	// #3
  4092c4:	mov	x0, x19
  4092c8:	bl	4029e0 <pathconf@plt>
  4092cc:	ldr	w1, [x25]
  4092d0:	ldr	w2, [sp, #104]
  4092d4:	cmp	w1, #0x0
  4092d8:	strh	w2, [x24]
  4092dc:	cset	x20, eq  // eq = none
  4092e0:	sub	x20, x0, x20
  4092e4:	tbz	x20, #63, 4094e4 <__fxstatat@plt+0x6474>
  4092e8:	cmn	x20, #0x1
  4092ec:	b.eq	40913c <__fxstatat@plt+0x60cc>  // b.none
  4092f0:	mov	x20, #0xe                   	// #14
  4092f4:	b	4094f0 <__fxstatat@plt+0x6480>
  4092f8:	mov	w24, #0x2                   	// #2
  4092fc:	b	409240 <__fxstatat@plt+0x61d0>
  409300:	add	x25, x0, #0x13
  409304:	mov	x0, x25
  409308:	bl	4028b0 <strlen@plt>
  40930c:	ldr	x1, [sp, #160]
  409310:	cmp	x0, x1
  409314:	b.cc	409468 <__fxstatat@plt+0x63f8>  // b.lo, b.ul, b.last
  409318:	ldr	x2, [sp, #96]
  40931c:	mov	x1, x25
  409320:	add	x0, x19, x23
  409324:	bl	402cf0 <memcmp@plt>
  409328:	cbnz	w0, 409468 <__fxstatat@plt+0x63f8>
  40932c:	ldr	x0, [sp, #96]
  409330:	add	x6, x25, x0
  409334:	ldrb	w1, [x25, x0]
  409338:	sub	w0, w1, #0x31
  40933c:	and	w0, w0, #0xff
  409340:	cmp	w0, #0x8
  409344:	b.hi	409468 <__fxstatat@plt+0x63f8>  // b.pmore
  409348:	cmp	w1, #0x39
  40934c:	mov	x25, #0x1                   	// #1
  409350:	cset	w3, eq  // eq = none
  409354:	ldrb	w0, [x6, x25]
  409358:	sub	w1, w0, #0x30
  40935c:	cmp	w1, #0x9
  409360:	b.ls	409478 <__fxstatat@plt+0x6408>  // b.plast
  409364:	cmp	w0, #0x7e
  409368:	b.ne	409468 <__fxstatat@plt+0x63f8>  // b.any
  40936c:	add	x0, x6, x25
  409370:	ldrb	w0, [x0, #1]
  409374:	cbnz	w0, 409468 <__fxstatat@plt+0x63f8>
  409378:	ldr	x0, [sp, #128]
  40937c:	cmp	x25, x0
  409380:	b.hi	4093b4 <__fxstatat@plt+0x6344>  // b.pmore
  409384:	str	w3, [sp, #184]
  409388:	b.ne	409468 <__fxstatat@plt+0x63f8>  // b.any
  40938c:	add	x0, x22, #0x2
  409390:	mov	x1, x6
  409394:	mov	x2, x25
  409398:	add	x0, x19, x0
  40939c:	str	x6, [sp, #176]
  4093a0:	bl	402cf0 <memcmp@plt>
  4093a4:	ldr	w3, [sp, #184]
  4093a8:	cmp	w0, #0x0
  4093ac:	ldr	x6, [sp, #176]
  4093b0:	b.gt	409468 <__fxstatat@plt+0x63f8>
  4093b4:	and	x4, x3, #0xff
  4093b8:	mov	w24, w3
  4093bc:	add	x0, x25, x4
  4093c0:	str	x0, [sp, #128]
  4093c4:	ldr	x0, [sp, #168]
  4093c8:	add	x1, x25, x4
  4093cc:	add	x3, x0, x1
  4093d0:	ldr	x0, [sp, #104]
  4093d4:	cmp	x3, x0
  4093d8:	b.ls	409488 <__fxstatat@plt+0x6418>  // b.plast
  4093dc:	cmp	x3, #0x0
  4093e0:	lsl	x0, x3, #1
  4093e4:	cset	x1, lt  // lt = tstop
  4093e8:	tbnz	x3, #62, 4093f4 <__fxstatat@plt+0x6384>
  4093ec:	cmp	x1, #0x0
  4093f0:	csel	x3, x3, x0, ne  // ne = any
  4093f4:	mov	x1, x3
  4093f8:	mov	x0, x19
  4093fc:	str	x3, [sp, #104]
  409400:	stp	x6, x4, [sp, #176]
  409404:	bl	402be0 <realloc@plt>
  409408:	cbz	x0, 409518 <__fxstatat@plt+0x64a8>
  40940c:	ldp	x6, x4, [sp, #176]
  409410:	mov	x19, x0
  409414:	ldr	x3, [sp, #104]
  409418:	add	x1, x19, x22
  40941c:	add	x0, x1, #0x2
  409420:	mov	w2, #0x7e2e                	// #32302
  409424:	add	x4, x0, x4
  409428:	strh	w2, [x19, x22]
  40942c:	mov	w2, #0x30                  	// #48
  409430:	strb	w2, [x1, #2]
  409434:	mov	x0, x4
  409438:	add	x2, x25, #0x2
  40943c:	mov	x1, x6
  409440:	str	x3, [sp, #104]
  409444:	bl	402890 <memcpy@plt>
  409448:	add	x0, x0, x25
  40944c:	ldr	x3, [sp, #104]
  409450:	ldrb	w1, [x0, #-1]!
  409454:	cmp	w1, #0x39
  409458:	b.eq	409490 <__fxstatat@plt+0x6420>  // b.none
  40945c:	add	w1, w1, #0x1
  409460:	strb	w1, [x0]
  409464:	str	x3, [sp, #104]
  409468:	mov	x0, x21
  40946c:	bl	402bd0 <readdir@plt>
  409470:	cbnz	x0, 409300 <__fxstatat@plt+0x6290>
  409474:	b	409260 <__fxstatat@plt+0x61f0>
  409478:	cmp	w0, #0x39
  40947c:	add	x25, x25, #0x1
  409480:	csel	w3, w3, wzr, eq  // eq = none
  409484:	b	409354 <__fxstatat@plt+0x62e4>
  409488:	ldr	x3, [sp, #104]
  40948c:	b	409418 <__fxstatat@plt+0x63a8>
  409490:	mov	w1, #0x30                  	// #48
  409494:	strb	w1, [x0]
  409498:	b	409450 <__fxstatat@plt+0x63e0>
  40949c:	cmp	w28, #0x2
  4094a0:	b.ne	409278 <__fxstatat@plt+0x6208>  // b.any
  4094a4:	ldr	x0, [sp, #112]
  4094a8:	mov	x2, x26
  4094ac:	mov	w28, #0x1                   	// #1
  4094b0:	ldr	x1, [x0, #2384]
  4094b4:	add	x0, x19, x22
  4094b8:	bl	402890 <memcpy@plt>
  4094bc:	b	409278 <__fxstatat@plt+0x6208>
  4094c0:	str	wzr, [x25]
  4094c4:	mov	w0, w20
  4094c8:	mov	w1, #0x3                   	// #3
  4094cc:	bl	402cc0 <fpathconf@plt>
  4094d0:	ldr	w1, [x25]
  4094d4:	cmp	w1, #0x0
  4094d8:	cset	x20, eq  // eq = none
  4094dc:	sub	x20, x0, x20
  4094e0:	b	4092e4 <__fxstatat@plt+0x6274>
  4094e4:	ldr	x0, [sp, #96]
  4094e8:	cmp	x0, x20
  4094ec:	b.ls	40913c <__fxstatat@plt+0x60cc>  // b.plast
  4094f0:	add	x0, x19, x22
  4094f4:	sub	x0, x0, x24
  4094f8:	cmp	x0, x20
  4094fc:	b.cc	409504 <__fxstatat@plt+0x6494>  // b.lo, b.ul, b.last
  409500:	sub	x0, x20, #0x1
  409504:	mov	w1, #0x7e                  	// #126
  409508:	strb	w1, [x24, x0]
  40950c:	add	x24, x24, x0
  409510:	strb	wzr, [x24, #1]
  409514:	b	40913c <__fxstatat@plt+0x60cc>
  409518:	mov	x0, x19
  40951c:	bl	402db0 <free@plt>
  409520:	bl	402fd0 <__errno_location@plt>
  409524:	mov	w1, #0xc                   	// #12
  409528:	str	w1, [x0]
  40952c:	mov	x19, #0x0                   	// #0
  409530:	mov	x0, x19
  409534:	ldp	x19, x20, [sp, #16]
  409538:	ldp	x21, x22, [sp, #32]
  40953c:	ldp	x23, x24, [sp, #48]
  409540:	ldp	x25, x26, [sp, #64]
  409544:	ldp	x27, x28, [sp, #80]
  409548:	ldp	x29, x30, [sp], #208
  40954c:	ret
  409550:	cbz	x21, 409530 <__fxstatat@plt+0x64c0>
  409554:	mov	x0, x21
  409558:	bl	402c30 <closedir@plt>
  40955c:	b	409530 <__fxstatat@plt+0x64c0>
  409560:	mov	w3, #0x1                   	// #1
  409564:	b	40905c <__fxstatat@plt+0x5fec>
  409568:	stp	x29, x30, [sp, #-16]!
  40956c:	mov	w3, #0x0                   	// #0
  409570:	mov	x29, sp
  409574:	bl	40905c <__fxstatat@plt+0x5fec>
  409578:	cbnz	x0, 409580 <__fxstatat@plt+0x6510>
  40957c:	bl	40ddd8 <__fxstatat@plt+0xad68>
  409580:	ldp	x29, x30, [sp], #16
  409584:	ret
  409588:	cbz	x1, 4095d0 <__fxstatat@plt+0x6560>
  40958c:	ldrb	w2, [x1]
  409590:	cbz	w2, 4095d0 <__fxstatat@plt+0x6560>
  409594:	stp	x29, x30, [sp, #-32]!
  409598:	adrp	x2, 426000 <__fxstatat@plt+0x22f90>
  40959c:	mov	x4, #0x4                   	// #4
  4095a0:	mov	x29, sp
  4095a4:	ldr	x5, [x2, #1064]
  4095a8:	str	x19, [sp, #16]
  4095ac:	adrp	x19, 411000 <__fxstatat@plt+0xdf90>
  4095b0:	add	x19, x19, #0xf20
  4095b4:	mov	x3, x19
  4095b8:	add	x2, x19, #0x20
  4095bc:	bl	408f1c <__fxstatat@plt+0x5eac>
  4095c0:	ldr	w0, [x19, x0, lsl #2]
  4095c4:	ldr	x19, [sp, #16]
  4095c8:	ldp	x29, x30, [sp], #32
  4095cc:	ret
  4095d0:	mov	w0, #0x2                   	// #2
  4095d4:	ret
  4095d8:	cbz	x1, 4095e8 <__fxstatat@plt+0x6578>
  4095dc:	ldrb	w2, [x1]
  4095e0:	cbz	w2, 4095e8 <__fxstatat@plt+0x6578>
  4095e4:	b	409588 <__fxstatat@plt+0x6518>
  4095e8:	stp	x29, x30, [sp, #-16]!
  4095ec:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  4095f0:	add	x0, x0, #0xee5
  4095f4:	mov	x29, sp
  4095f8:	bl	402fe0 <getenv@plt>
  4095fc:	mov	x1, x0
  409600:	ldp	x29, x30, [sp], #16
  409604:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  409608:	add	x0, x0, #0xee4
  40960c:	b	4095e4 <__fxstatat@plt+0x6574>
  409610:	mov	x3, x0
  409614:	cbnz	x0, 409630 <__fxstatat@plt+0x65c0>
  409618:	cmp	x1, #0x0
  40961c:	mov	x3, #0x2000                	// #8192
  409620:	csel	x3, x1, x3, ne  // ne = any
  409624:	cmp	x3, x2
  409628:	csel	x0, x3, x2, ls  // ls = plast
  40962c:	b	409668 <__fxstatat@plt+0x65f8>
  409630:	cbz	x1, 409624 <__fxstatat@plt+0x65b4>
  409634:	mov	x4, x1
  409638:	udiv	x6, x0, x4
  40963c:	mov	x5, x4
  409640:	msub	x4, x6, x4, x0
  409644:	mov	x0, x5
  409648:	cbnz	x4, 409638 <__fxstatat@plt+0x65c8>
  40964c:	udiv	x4, x3, x5
  409650:	mul	x0, x1, x4
  409654:	cmp	x0, x2
  409658:	b.hi	409624 <__fxstatat@plt+0x65b4>  // b.pmore
  40965c:	udiv	x1, x0, x1
  409660:	cmp	x1, x4
  409664:	b.ne	409624 <__fxstatat@plt+0x65b4>  // b.any
  409668:	ret
  40966c:	adrp	x1, 426000 <__fxstatat@plt+0x22f90>
  409670:	str	x0, [x1, #2392]
  409674:	ret
  409678:	stp	x29, x30, [sp, #-48]!
  40967c:	mov	x29, sp
  409680:	stp	x19, x20, [sp, #16]
  409684:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  409688:	ldr	x20, [x19, #1208]
  40968c:	str	x21, [sp, #32]
  409690:	mov	x0, x20
  409694:	bl	40e0d0 <__fxstatat@plt+0xb060>
  409698:	cbnz	x0, 409710 <__fxstatat@plt+0x66a0>
  40969c:	mov	w20, #0x0                   	// #0
  4096a0:	ldr	x0, [x19, #1208]
  4096a4:	bl	40e620 <__fxstatat@plt+0xb5b0>
  4096a8:	cbnz	w0, 4096b0 <__fxstatat@plt+0x6640>
  4096ac:	cbz	w20, 409754 <__fxstatat@plt+0x66e4>
  4096b0:	mov	w2, #0x5                   	// #5
  4096b4:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4096b8:	mov	x0, #0x0                   	// #0
  4096bc:	add	x1, x1, #0xf88
  4096c0:	bl	402f30 <dcgettext@plt>
  4096c4:	mov	x19, x0
  4096c8:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  4096cc:	ldr	x20, [x0, #2392]
  4096d0:	bl	402fd0 <__errno_location@plt>
  4096d4:	cbz	x20, 409738 <__fxstatat@plt+0x66c8>
  4096d8:	ldr	w21, [x0]
  4096dc:	mov	x0, x20
  4096e0:	bl	40c17c <__fxstatat@plt+0x910c>
  4096e4:	mov	x3, x0
  4096e8:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  4096ec:	mov	x4, x19
  4096f0:	add	x2, x2, #0xf9b
  4096f4:	mov	w1, w21
  4096f8:	mov	w0, #0x0                   	// #0
  4096fc:	bl	4028f0 <error@plt>
  409700:	bl	40977c <__fxstatat@plt+0x670c>
  409704:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  409708:	ldr	w0, [x0, #1072]
  40970c:	bl	4028a0 <_exit@plt>
  409710:	mov	x0, x20
  409714:	mov	w2, #0x1                   	// #1
  409718:	mov	x1, #0x0                   	// #0
  40971c:	bl	40e110 <__fxstatat@plt+0xb0a0>
  409720:	cbnz	w0, 40969c <__fxstatat@plt+0x662c>
  409724:	ldr	x0, [x19, #1208]
  409728:	bl	40e088 <__fxstatat@plt+0xb018>
  40972c:	cmp	w0, #0x0
  409730:	cset	w20, ne  // ne = any
  409734:	b	4096a0 <__fxstatat@plt+0x6630>
  409738:	ldr	w1, [x0]
  40973c:	mov	x3, x19
  409740:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  409744:	mov	w0, #0x0                   	// #0
  409748:	add	x2, x2, #0x9a3
  40974c:	bl	4028f0 <error@plt>
  409750:	b	409700 <__fxstatat@plt+0x6690>
  409754:	ldp	x19, x20, [sp, #16]
  409758:	ldr	x21, [sp, #32]
  40975c:	ldp	x29, x30, [sp], #48
  409760:	b	40977c <__fxstatat@plt+0x670c>
  409764:	adrp	x1, 426000 <__fxstatat@plt+0x22f90>
  409768:	str	x0, [x1, #2400]
  40976c:	ret
  409770:	adrp	x1, 426000 <__fxstatat@plt+0x22f90>
  409774:	strb	w0, [x1, #2408]
  409778:	ret
  40977c:	stp	x29, x30, [sp, #-48]!
  409780:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  409784:	mov	x29, sp
  409788:	ldr	x0, [x0, #1200]
  40978c:	stp	x19, x20, [sp, #16]
  409790:	stp	x21, x22, [sp, #32]
  409794:	bl	40e620 <__fxstatat@plt+0xb5b0>
  409798:	cbz	w0, 40982c <__fxstatat@plt+0x67bc>
  40979c:	adrp	x21, 426000 <__fxstatat@plt+0x22f90>
  4097a0:	add	x0, x21, #0x960
  4097a4:	ldrb	w22, [x0, #8]
  4097a8:	bl	402fd0 <__errno_location@plt>
  4097ac:	mov	x19, x0
  4097b0:	cbz	w22, 4097c0 <__fxstatat@plt+0x6750>
  4097b4:	ldr	w0, [x0]
  4097b8:	cmp	w0, #0x20
  4097bc:	b.eq	40982c <__fxstatat@plt+0x67bc>  // b.none
  4097c0:	mov	w2, #0x5                   	// #5
  4097c4:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4097c8:	mov	x0, #0x0                   	// #0
  4097cc:	add	x1, x1, #0xfa2
  4097d0:	bl	402f30 <dcgettext@plt>
  4097d4:	mov	x20, x0
  4097d8:	ldr	x0, [x21, #2400]
  4097dc:	cbz	x0, 409810 <__fxstatat@plt+0x67a0>
  4097e0:	ldr	w19, [x19]
  4097e4:	bl	40c17c <__fxstatat@plt+0x910c>
  4097e8:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  4097ec:	mov	x3, x0
  4097f0:	mov	x4, x20
  4097f4:	add	x2, x2, #0xf9b
  4097f8:	mov	w1, w19
  4097fc:	mov	w0, #0x0                   	// #0
  409800:	bl	4028f0 <error@plt>
  409804:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  409808:	ldr	w0, [x0, #1072]
  40980c:	bl	4028a0 <_exit@plt>
  409810:	ldr	w1, [x19]
  409814:	mov	x3, x20
  409818:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  40981c:	mov	w0, #0x0                   	// #0
  409820:	add	x2, x2, #0x9a3
  409824:	bl	4028f0 <error@plt>
  409828:	b	409804 <__fxstatat@plt+0x6794>
  40982c:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  409830:	ldr	x0, [x0, #1176]
  409834:	bl	40e620 <__fxstatat@plt+0xb5b0>
  409838:	cbnz	w0, 409804 <__fxstatat@plt+0x6794>
  40983c:	ldp	x19, x20, [sp, #16]
  409840:	ldp	x21, x22, [sp, #32]
  409844:	ldp	x29, x30, [sp], #48
  409848:	ret
  40984c:	stp	x29, x30, [sp, #-16]!
  409850:	mov	x29, sp
  409854:	bl	4098b8 <__fxstatat@plt+0x6848>
  409858:	cbnz	x0, 409860 <__fxstatat@plt+0x67f0>
  40985c:	bl	40ddd8 <__fxstatat@plt+0xad68>
  409860:	ldp	x29, x30, [sp], #16
  409864:	ret
  409868:	stp	x29, x30, [sp, #-32]!
  40986c:	mov	x29, sp
  409870:	stp	x19, x20, [sp, #16]
  409874:	mov	x19, x0
  409878:	ldrb	w1, [x0]
  40987c:	cmp	w1, #0x2f
  409880:	cset	x20, eq  // eq = none
  409884:	bl	409920 <__fxstatat@plt+0x68b0>
  409888:	sub	x0, x0, x19
  40988c:	cmp	x0, x20
  409890:	b.hi	4098a0 <__fxstatat@plt+0x6830>  // b.pmore
  409894:	ldp	x19, x20, [sp, #16]
  409898:	ldp	x29, x30, [sp], #32
  40989c:	ret
  4098a0:	sub	x1, x0, #0x1
  4098a4:	ldrb	w2, [x19, x1]
  4098a8:	cmp	w2, #0x2f
  4098ac:	b.ne	409894 <__fxstatat@plt+0x6824>  // b.any
  4098b0:	mov	x0, x1
  4098b4:	b	40988c <__fxstatat@plt+0x681c>
  4098b8:	stp	x29, x30, [sp, #-48]!
  4098bc:	mov	x29, sp
  4098c0:	stp	x19, x20, [sp, #16]
  4098c4:	str	x21, [sp, #32]
  4098c8:	mov	x21, x0
  4098cc:	bl	409868 <__fxstatat@plt+0x67f8>
  4098d0:	cmp	x0, #0x0
  4098d4:	mov	x19, x0
  4098d8:	add	x0, x0, #0x1
  4098dc:	cinc	x0, x0, eq  // eq = none
  4098e0:	bl	402ab0 <malloc@plt>
  4098e4:	mov	x20, x0
  4098e8:	cbz	x0, 40990c <__fxstatat@plt+0x689c>
  4098ec:	mov	x2, x19
  4098f0:	mov	x1, x21
  4098f4:	bl	402890 <memcpy@plt>
  4098f8:	cbnz	x19, 409908 <__fxstatat@plt+0x6898>
  4098fc:	mov	w0, #0x2e                  	// #46
  409900:	mov	x19, #0x1                   	// #1
  409904:	strb	w0, [x20]
  409908:	strb	wzr, [x20, x19]
  40990c:	mov	x0, x20
  409910:	ldp	x19, x20, [sp, #16]
  409914:	ldr	x21, [sp, #32]
  409918:	ldp	x29, x30, [sp], #48
  40991c:	ret
  409920:	ldrb	w1, [x0]
  409924:	cmp	w1, #0x2f
  409928:	b.eq	409940 <__fxstatat@plt+0x68d0>  // b.none
  40992c:	mov	x1, x0
  409930:	mov	w2, #0x0                   	// #0
  409934:	ldrb	w3, [x1]
  409938:	cbnz	w3, 409948 <__fxstatat@plt+0x68d8>
  40993c:	ret
  409940:	add	x0, x0, #0x1
  409944:	b	409920 <__fxstatat@plt+0x68b0>
  409948:	cmp	w3, #0x2f
  40994c:	b.eq	40995c <__fxstatat@plt+0x68ec>  // b.none
  409950:	cbnz	w2, 409964 <__fxstatat@plt+0x68f4>
  409954:	add	x1, x1, #0x1
  409958:	b	409934 <__fxstatat@plt+0x68c4>
  40995c:	mov	w2, #0x1                   	// #1
  409960:	b	409954 <__fxstatat@plt+0x68e4>
  409964:	mov	x0, x1
  409968:	mov	w2, #0x0                   	// #0
  40996c:	b	409954 <__fxstatat@plt+0x68e4>
  409970:	stp	x29, x30, [sp, #-32]!
  409974:	mov	x29, sp
  409978:	str	x19, [sp, #16]
  40997c:	mov	x19, x0
  409980:	bl	4028b0 <strlen@plt>
  409984:	cmp	x0, #0x1
  409988:	b.ls	40999c <__fxstatat@plt+0x692c>  // b.plast
  40998c:	sub	x1, x0, #0x1
  409990:	ldrb	w2, [x19, x1]
  409994:	cmp	w2, #0x2f
  409998:	b.eq	4099a8 <__fxstatat@plt+0x6938>  // b.none
  40999c:	ldr	x19, [sp, #16]
  4099a0:	ldp	x29, x30, [sp], #32
  4099a4:	ret
  4099a8:	mov	x0, x1
  4099ac:	b	409984 <__fxstatat@plt+0x6914>
  4099b0:	stp	x29, x30, [sp, #-32]!
  4099b4:	mov	x29, sp
  4099b8:	str	x19, [sp, #16]
  4099bc:	mov	x19, x0
  4099c0:	bl	409920 <__fxstatat@plt+0x68b0>
  4099c4:	ldrb	w1, [x0]
  4099c8:	cmp	w1, #0x0
  4099cc:	csel	x19, x19, x0, eq  // eq = none
  4099d0:	mov	x0, x19
  4099d4:	bl	409970 <__fxstatat@plt+0x6900>
  4099d8:	ldrb	w1, [x19, x0]
  4099dc:	strb	wzr, [x19, x0]
  4099e0:	cmp	w1, #0x0
  4099e4:	cset	w0, ne  // ne = any
  4099e8:	ldr	x19, [sp, #16]
  4099ec:	ldp	x29, x30, [sp], #32
  4099f0:	ret
  4099f4:	b	402ca0 <posix_fadvise@plt>
  4099f8:	cbz	x0, 409a28 <__fxstatat@plt+0x69b8>
  4099fc:	stp	x29, x30, [sp, #-32]!
  409a00:	mov	x29, sp
  409a04:	str	x19, [sp, #16]
  409a08:	mov	w19, w1
  409a0c:	bl	402a40 <fileno@plt>
  409a10:	mov	w3, w19
  409a14:	mov	x2, #0x0                   	// #0
  409a18:	ldr	x19, [sp, #16]
  409a1c:	mov	x1, #0x0                   	// #0
  409a20:	ldp	x29, x30, [sp], #32
  409a24:	b	402ca0 <posix_fadvise@plt>
  409a28:	ret
  409a2c:	stp	x29, x30, [sp, #-64]!
  409a30:	mov	x29, sp
  409a34:	str	x2, [sp, #56]
  409a38:	tbz	w1, #6, 409a6c <__fxstatat@plt+0x69fc>
  409a3c:	add	x2, sp, #0x40
  409a40:	stp	x2, x2, [sp, #16]
  409a44:	add	x2, sp, #0x30
  409a48:	str	x2, [sp, #32]
  409a4c:	mov	w2, #0xfffffff8            	// #-8
  409a50:	str	w2, [sp, #40]
  409a54:	ldr	w2, [sp, #56]
  409a58:	str	wzr, [sp, #44]
  409a5c:	bl	402ae0 <open@plt>
  409a60:	bl	40cb54 <__fxstatat@plt+0x9ae4>
  409a64:	ldp	x29, x30, [sp], #64
  409a68:	ret
  409a6c:	mov	w2, #0x0                   	// #0
  409a70:	b	409a5c <__fxstatat@plt+0x69ec>
  409a74:	cbz	x0, 409afc <__fxstatat@plt+0x6a8c>
  409a78:	stp	x29, x30, [sp, #-48]!
  409a7c:	mov	x29, sp
  409a80:	stp	x19, x20, [sp, #16]
  409a84:	mov	x20, x0
  409a88:	mov	x0, #0x18                  	// #24
  409a8c:	stp	x21, x22, [sp, #32]
  409a90:	mov	x22, x1
  409a94:	mov	x21, x2
  409a98:	bl	40dbe4 <__fxstatat@plt+0xab74>
  409a9c:	mov	x19, x0
  409aa0:	mov	x0, x22
  409aa4:	bl	40ddb0 <__fxstatat@plt+0xad40>
  409aa8:	mov	x1, x19
  409aac:	str	x0, [x19]
  409ab0:	ldr	x0, [x21, #8]
  409ab4:	str	x0, [x19, #8]
  409ab8:	ldr	x0, [x21]
  409abc:	str	x0, [x19, #16]
  409ac0:	mov	x0, x20
  409ac4:	bl	40aa0c <__fxstatat@plt+0x799c>
  409ac8:	cbnz	x0, 409ad0 <__fxstatat@plt+0x6a60>
  409acc:	bl	40ddd8 <__fxstatat@plt+0xad68>
  409ad0:	cmp	x19, x0
  409ad4:	b.eq	409aec <__fxstatat@plt+0x6a7c>  // b.none
  409ad8:	mov	x0, x19
  409adc:	ldp	x19, x20, [sp, #16]
  409ae0:	ldp	x21, x22, [sp, #32]
  409ae4:	ldp	x29, x30, [sp], #48
  409ae8:	b	40ac28 <__fxstatat@plt+0x7bb8>
  409aec:	ldp	x19, x20, [sp, #16]
  409af0:	ldp	x21, x22, [sp, #32]
  409af4:	ldp	x29, x30, [sp], #48
  409af8:	ret
  409afc:	ret
  409b00:	cbz	x0, 409b38 <__fxstatat@plt+0x6ac8>
  409b04:	stp	x29, x30, [sp, #-48]!
  409b08:	mov	x29, sp
  409b0c:	str	x1, [sp, #24]
  409b10:	ldr	x1, [x2, #8]
  409b14:	str	x1, [sp, #32]
  409b18:	ldr	x1, [x2]
  409b1c:	str	x1, [sp, #40]
  409b20:	add	x1, sp, #0x18
  409b24:	bl	40a330 <__fxstatat@plt+0x72c0>
  409b28:	cmp	x0, #0x0
  409b2c:	cset	w0, ne  // ne = any
  409b30:	ldp	x29, x30, [sp], #48
  409b34:	ret
  409b38:	mov	w0, #0x0                   	// #0
  409b3c:	ret
  409b40:	and	w2, w0, #0xf000
  409b44:	cmp	w2, #0x8, lsl #12
  409b48:	b.eq	409c54 <__fxstatat@plt+0x6be4>  // b.none
  409b4c:	cmp	w2, #0x4, lsl #12
  409b50:	b.eq	409c5c <__fxstatat@plt+0x6bec>  // b.none
  409b54:	cmp	w2, #0x6, lsl #12
  409b58:	b.eq	409c64 <__fxstatat@plt+0x6bf4>  // b.none
  409b5c:	cmp	w2, #0x2, lsl #12
  409b60:	b.eq	409c6c <__fxstatat@plt+0x6bfc>  // b.none
  409b64:	cmp	w2, #0xa, lsl #12
  409b68:	b.eq	409c74 <__fxstatat@plt+0x6c04>  // b.none
  409b6c:	cmp	w2, #0x1, lsl #12
  409b70:	b.eq	409c7c <__fxstatat@plt+0x6c0c>  // b.none
  409b74:	cmp	w2, #0xc, lsl #12
  409b78:	mov	w3, #0x3f                  	// #63
  409b7c:	mov	w2, #0x73                  	// #115
  409b80:	csel	w2, w2, w3, eq  // eq = none
  409b84:	tst	x0, #0x100
  409b88:	mov	w3, #0x2d                  	// #45
  409b8c:	strb	w2, [x1]
  409b90:	mov	w2, #0x72                  	// #114
  409b94:	csel	w2, w2, w3, ne  // ne = any
  409b98:	tst	x0, #0x80
  409b9c:	strb	w2, [x1, #1]
  409ba0:	mov	w2, #0x77                  	// #119
  409ba4:	csel	w2, w2, w3, ne  // ne = any
  409ba8:	strb	w2, [x1, #2]
  409bac:	and	w2, w0, #0x40
  409bb0:	tbz	w0, #11, 409c84 <__fxstatat@plt+0x6c14>
  409bb4:	cmp	w2, #0x0
  409bb8:	mov	w3, #0x53                  	// #83
  409bbc:	mov	w2, #0x73                  	// #115
  409bc0:	csel	w2, w2, w3, ne  // ne = any
  409bc4:	tst	x0, #0x20
  409bc8:	mov	w3, #0x2d                  	// #45
  409bcc:	strb	w2, [x1, #3]
  409bd0:	mov	w2, #0x72                  	// #114
  409bd4:	csel	w2, w2, w3, ne  // ne = any
  409bd8:	tst	x0, #0x10
  409bdc:	strb	w2, [x1, #4]
  409be0:	mov	w2, #0x77                  	// #119
  409be4:	csel	w2, w2, w3, ne  // ne = any
  409be8:	strb	w2, [x1, #5]
  409bec:	and	w2, w0, #0x8
  409bf0:	tbz	w0, #10, 409c90 <__fxstatat@plt+0x6c20>
  409bf4:	cmp	w2, #0x0
  409bf8:	mov	w3, #0x53                  	// #83
  409bfc:	mov	w2, #0x73                  	// #115
  409c00:	csel	w2, w2, w3, ne  // ne = any
  409c04:	tst	x0, #0x4
  409c08:	mov	w3, #0x72                  	// #114
  409c0c:	strb	w2, [x1, #6]
  409c10:	mov	w2, #0x2d                  	// #45
  409c14:	csel	w3, w3, w2, ne  // ne = any
  409c18:	tst	x0, #0x2
  409c1c:	strb	w3, [x1, #7]
  409c20:	mov	w3, #0x77                  	// #119
  409c24:	csel	w3, w3, w2, ne  // ne = any
  409c28:	strb	w3, [x1, #8]
  409c2c:	and	w3, w0, #0x1
  409c30:	tbz	w0, #9, 409c9c <__fxstatat@plt+0x6c2c>
  409c34:	cmp	w3, #0x0
  409c38:	mov	w0, #0x74                  	// #116
  409c3c:	mov	w2, #0x54                  	// #84
  409c40:	csel	w0, w0, w2, ne  // ne = any
  409c44:	strb	w0, [x1, #9]
  409c48:	mov	w0, #0x20                  	// #32
  409c4c:	strh	w0, [x1, #10]
  409c50:	ret
  409c54:	mov	w2, #0x2d                  	// #45
  409c58:	b	409b84 <__fxstatat@plt+0x6b14>
  409c5c:	mov	w2, #0x64                  	// #100
  409c60:	b	409b84 <__fxstatat@plt+0x6b14>
  409c64:	mov	w2, #0x62                  	// #98
  409c68:	b	409b84 <__fxstatat@plt+0x6b14>
  409c6c:	mov	w2, #0x63                  	// #99
  409c70:	b	409b84 <__fxstatat@plt+0x6b14>
  409c74:	mov	w2, #0x6c                  	// #108
  409c78:	b	409b84 <__fxstatat@plt+0x6b14>
  409c7c:	mov	w2, #0x70                  	// #112
  409c80:	b	409b84 <__fxstatat@plt+0x6b14>
  409c84:	cmp	w2, #0x0
  409c88:	mov	w2, #0x78                  	// #120
  409c8c:	b	409bc0 <__fxstatat@plt+0x6b50>
  409c90:	cmp	w2, #0x0
  409c94:	mov	w2, #0x78                  	// #120
  409c98:	b	409c00 <__fxstatat@plt+0x6b90>
  409c9c:	cmp	w3, #0x0
  409ca0:	mov	w0, #0x78                  	// #120
  409ca4:	b	409c40 <__fxstatat@plt+0x6bd0>
  409ca8:	ldr	w0, [x0, #16]
  409cac:	b	409b40 <__fxstatat@plt+0x6ad0>
  409cb0:	stp	x29, x30, [sp, #-16]!
  409cb4:	mov	x29, sp
  409cb8:	bl	409ccc <__fxstatat@plt+0x6c5c>
  409cbc:	cbnz	x0, 409cc4 <__fxstatat@plt+0x6c54>
  409cc0:	bl	40ddd8 <__fxstatat@plt+0xad68>
  409cc4:	ldp	x29, x30, [sp], #16
  409cc8:	ret
  409ccc:	stp	x29, x30, [sp, #-80]!
  409cd0:	mov	x29, sp
  409cd4:	stp	x19, x20, [sp, #16]
  409cd8:	stp	x21, x22, [sp, #32]
  409cdc:	mov	x21, x1
  409ce0:	mov	x22, x2
  409ce4:	stp	x23, x24, [sp, #48]
  409ce8:	mov	x23, x0
  409cec:	stp	x25, x26, [sp, #64]
  409cf0:	bl	409920 <__fxstatat@plt+0x68b0>
  409cf4:	mov	x19, x0
  409cf8:	sub	x19, x19, x23
  409cfc:	bl	409970 <__fxstatat@plt+0x6900>
  409d00:	mov	x20, x0
  409d04:	add	x19, x19, x0
  409d08:	mov	x0, x21
  409d0c:	bl	4028b0 <strlen@plt>
  409d10:	mov	x24, x0
  409d14:	add	x0, x0, #0x1
  409d18:	cbz	x20, 409da0 <__fxstatat@plt+0x6d30>
  409d1c:	add	x1, x23, x19
  409d20:	ldurb	w1, [x1, #-1]
  409d24:	cmp	w1, #0x2f
  409d28:	b.eq	409db4 <__fxstatat@plt+0x6d44>  // b.none
  409d2c:	ldrb	w1, [x21]
  409d30:	mov	w20, #0x2f                  	// #47
  409d34:	cmp	w1, #0x2f
  409d38:	csel	w20, wzr, w20, eq  // eq = none
  409d3c:	cmp	w20, #0x0
  409d40:	cinc	x1, x19, ne  // ne = any
  409d44:	cset	x26, ne  // ne = any
  409d48:	add	x0, x1, x0
  409d4c:	bl	402ab0 <malloc@plt>
  409d50:	mov	x25, x0
  409d54:	cbz	x0, 409d84 <__fxstatat@plt+0x6d14>
  409d58:	mov	x2, x19
  409d5c:	mov	x1, x23
  409d60:	bl	402e10 <mempcpy@plt>
  409d64:	strb	w20, [x0]
  409d68:	add	x0, x0, x26
  409d6c:	cbz	x22, 409d74 <__fxstatat@plt+0x6d04>
  409d70:	str	x0, [x22]
  409d74:	mov	x2, x24
  409d78:	mov	x1, x21
  409d7c:	bl	402e10 <mempcpy@plt>
  409d80:	strb	wzr, [x0]
  409d84:	mov	x0, x25
  409d88:	ldp	x19, x20, [sp, #16]
  409d8c:	ldp	x21, x22, [sp, #32]
  409d90:	ldp	x23, x24, [sp, #48]
  409d94:	ldp	x25, x26, [sp, #64]
  409d98:	ldp	x29, x30, [sp], #80
  409d9c:	ret
  409da0:	ldrb	w1, [x21]
  409da4:	mov	w20, #0x2e                  	// #46
  409da8:	cmp	w1, #0x2f
  409dac:	csel	w20, wzr, w20, ne  // ne = any
  409db0:	b	409d3c <__fxstatat@plt+0x6ccc>
  409db4:	mov	w20, #0x0                   	// #0
  409db8:	b	409d3c <__fxstatat@plt+0x6ccc>
  409dbc:	stp	x29, x30, [sp, #-48]!
  409dc0:	mov	x29, sp
  409dc4:	stp	x19, x20, [sp, #16]
  409dc8:	mov	x20, x1
  409dcc:	mov	x19, x2
  409dd0:	stp	x21, x22, [sp, #32]
  409dd4:	mov	w22, w0
  409dd8:	mov	x21, #0x0                   	// #0
  409ddc:	cbz	x19, 409e08 <__fxstatat@plt+0x6d98>
  409de0:	mov	x2, x19
  409de4:	mov	x1, x20
  409de8:	mov	w0, w22
  409dec:	bl	40c488 <__fxstatat@plt+0x9418>
  409df0:	cmn	x0, #0x1
  409df4:	b.eq	409e08 <__fxstatat@plt+0x6d98>  // b.none
  409df8:	cbnz	x0, 409e1c <__fxstatat@plt+0x6dac>
  409dfc:	bl	402fd0 <__errno_location@plt>
  409e00:	mov	w1, #0x1c                  	// #28
  409e04:	str	w1, [x0]
  409e08:	mov	x0, x21
  409e0c:	ldp	x19, x20, [sp, #16]
  409e10:	ldp	x21, x22, [sp, #32]
  409e14:	ldp	x29, x30, [sp], #48
  409e18:	ret
  409e1c:	add	x21, x21, x0
  409e20:	add	x20, x20, x0
  409e24:	sub	x19, x19, x0
  409e28:	b	409ddc <__fxstatat@plt+0x6d6c>
  409e2c:	ror	x2, x0, #3
  409e30:	udiv	x0, x2, x1
  409e34:	msub	x0, x0, x1, x2
  409e38:	ret
  409e3c:	cmp	x1, x0
  409e40:	cset	w0, eq  // eq = none
  409e44:	ret
  409e48:	ldrb	w2, [x1, #16]
  409e4c:	cbnz	w2, 409e70 <__fxstatat@plt+0x6e00>
  409e50:	ucvtf	s0, x0
  409e54:	ldr	s1, [x1, #8]
  409e58:	mov	w0, #0x5f800000            	// #1602224128
  409e5c:	fdiv	s0, s0, s1
  409e60:	fmov	s1, w0
  409e64:	fcmpe	s0, s1
  409e68:	b.ge	409e88 <__fxstatat@plt+0x6e18>  // b.tcont
  409e6c:	fcvtzu	x0, s0
  409e70:	cmp	x0, #0xa
  409e74:	mov	x1, #0xa                   	// #10
  409e78:	csel	x0, x0, x1, cs  // cs = hs, nlast
  409e7c:	orr	x0, x0, #0x1
  409e80:	cmn	x0, #0x1
  409e84:	b.ne	409eb8 <__fxstatat@plt+0x6e48>  // b.any
  409e88:	mov	x0, #0x0                   	// #0
  409e8c:	b	409ed8 <__fxstatat@plt+0x6e68>
  409e90:	add	x2, x1, #0x1
  409e94:	add	x1, x1, #0x2
  409e98:	add	x3, x3, x2, lsl #2
  409e9c:	udiv	x2, x0, x1
  409ea0:	cmp	x0, x3
  409ea4:	msub	x2, x2, x1, x0
  409ea8:	b.ls	409ec4 <__fxstatat@plt+0x6e54>  // b.plast
  409eac:	cbnz	x2, 409e90 <__fxstatat@plt+0x6e20>
  409eb0:	add	x0, x0, #0x2
  409eb4:	b	409e80 <__fxstatat@plt+0x6e10>
  409eb8:	mov	x3, #0x9                   	// #9
  409ebc:	mov	x1, #0x3                   	// #3
  409ec0:	b	409e9c <__fxstatat@plt+0x6e2c>
  409ec4:	cbz	x2, 409eb0 <__fxstatat@plt+0x6e40>
  409ec8:	cmp	xzr, x0, lsr #61
  409ecc:	cset	x1, ne  // ne = any
  409ed0:	tbnz	x0, #60, 409e88 <__fxstatat@plt+0x6e18>
  409ed4:	cbnz	x1, 409e88 <__fxstatat@plt+0x6e18>
  409ed8:	ret
  409edc:	stp	x29, x30, [sp, #-32]!
  409ee0:	mov	x29, sp
  409ee4:	str	x19, [sp, #16]
  409ee8:	mov	x19, x0
  409eec:	mov	x0, x1
  409ef0:	ldr	x1, [x19, #16]
  409ef4:	ldr	x2, [x19, #48]
  409ef8:	blr	x2
  409efc:	ldr	x1, [x19, #16]
  409f00:	cmp	x1, x0
  409f04:	b.hi	409f0c <__fxstatat@plt+0x6e9c>  // b.pmore
  409f08:	bl	402c90 <abort@plt>
  409f0c:	ldr	x1, [x19]
  409f10:	ldr	x19, [sp, #16]
  409f14:	add	x0, x1, x0, lsl #4
  409f18:	ldp	x29, x30, [sp], #32
  409f1c:	ret
  409f20:	stp	x29, x30, [sp, #-64]!
  409f24:	mov	x29, sp
  409f28:	stp	x21, x22, [sp, #32]
  409f2c:	mov	x22, x2
  409f30:	mov	x21, x1
  409f34:	stp	x19, x20, [sp, #16]
  409f38:	mov	x20, x0
  409f3c:	str	x23, [sp, #48]
  409f40:	and	w23, w3, #0xff
  409f44:	bl	409edc <__fxstatat@plt+0x6e6c>
  409f48:	str	x0, [x22]
  409f4c:	ldr	x1, [x0]
  409f50:	cbnz	x1, 409f6c <__fxstatat@plt+0x6efc>
  409f54:	mov	x0, #0x0                   	// #0
  409f58:	ldp	x19, x20, [sp, #16]
  409f5c:	ldp	x21, x22, [sp, #32]
  409f60:	ldr	x23, [sp, #48]
  409f64:	ldp	x29, x30, [sp], #64
  409f68:	ret
  409f6c:	mov	x19, x0
  409f70:	cmp	x1, x21
  409f74:	b.eq	409f8c <__fxstatat@plt+0x6f1c>  // b.none
  409f78:	ldr	x2, [x20, #56]
  409f7c:	mov	x0, x21
  409f80:	blr	x2
  409f84:	tst	w0, #0xff
  409f88:	b.eq	409fd8 <__fxstatat@plt+0x6f68>  // b.none
  409f8c:	ldr	x0, [x19]
  409f90:	cbz	w23, 409f58 <__fxstatat@plt+0x6ee8>
  409f94:	ldr	x1, [x19, #8]
  409f98:	cbz	x1, 409fb8 <__fxstatat@plt+0x6f48>
  409f9c:	ldp	x2, x3, [x1]
  409fa0:	stp	x2, x3, [x19]
  409fa4:	str	xzr, [x1]
  409fa8:	ldr	x2, [x20, #72]
  409fac:	str	x2, [x1, #8]
  409fb0:	str	x1, [x20, #72]
  409fb4:	b	409f58 <__fxstatat@plt+0x6ee8>
  409fb8:	str	xzr, [x19]
  409fbc:	b	409f58 <__fxstatat@plt+0x6ee8>
  409fc0:	ldr	x2, [x20, #56]
  409fc4:	mov	x0, x21
  409fc8:	blr	x2
  409fcc:	tst	w0, #0xff
  409fd0:	b.ne	409fec <__fxstatat@plt+0x6f7c>  // b.any
  409fd4:	ldr	x19, [x19, #8]
  409fd8:	ldr	x0, [x19, #8]
  409fdc:	cbz	x0, 409f54 <__fxstatat@plt+0x6ee4>
  409fe0:	ldr	x1, [x0]
  409fe4:	cmp	x1, x21
  409fe8:	b.ne	409fc0 <__fxstatat@plt+0x6f50>  // b.any
  409fec:	ldr	x1, [x19, #8]
  409ff0:	ldr	x0, [x1]
  409ff4:	cbz	w23, 409f58 <__fxstatat@plt+0x6ee8>
  409ff8:	ldr	x2, [x1, #8]
  409ffc:	str	x2, [x19, #8]
  40a000:	b	409fa4 <__fxstatat@plt+0x6f34>
  40a004:	ldr	x1, [x0]
  40a008:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40a00c:	add	x2, x2, #0x1c
  40a010:	cmp	x1, x2
  40a014:	b.eq	40a094 <__fxstatat@plt+0x7024>  // b.none
  40a018:	adrp	x3, 412000 <__fxstatat@plt+0xef90>
  40a01c:	ldr	s1, [x1, #8]
  40a020:	ldr	s2, [x3, #24]
  40a024:	fcmpe	s1, s2
  40a028:	b.le	40a088 <__fxstatat@plt+0x7018>
  40a02c:	mov	w3, #0x6666                	// #26214
  40a030:	movk	w3, #0x3f66, lsl #16
  40a034:	fmov	s0, w3
  40a038:	fcmpe	s1, s0
  40a03c:	b.pl	40a088 <__fxstatat@plt+0x7018>  // b.nfrst
  40a040:	mov	w3, #0xcccd                	// #52429
  40a044:	ldr	s3, [x1, #12]
  40a048:	movk	w3, #0x3f8c, lsl #16
  40a04c:	fmov	s0, w3
  40a050:	fcmpe	s3, s0
  40a054:	b.le	40a088 <__fxstatat@plt+0x7018>
  40a058:	ldr	s0, [x1]
  40a05c:	fcmpe	s0, #0.0
  40a060:	b.lt	40a088 <__fxstatat@plt+0x7018>  // b.tstop
  40a064:	fadd	s0, s0, s2
  40a068:	ldr	s2, [x1, #4]
  40a06c:	fcmpe	s0, s2
  40a070:	b.pl	40a088 <__fxstatat@plt+0x7018>  // b.nfrst
  40a074:	fmov	s3, #1.000000000000000000e+00
  40a078:	fcmpe	s2, s3
  40a07c:	b.hi	40a088 <__fxstatat@plt+0x7018>  // b.pmore
  40a080:	fcmpe	s1, s0
  40a084:	b.gt	40a094 <__fxstatat@plt+0x7024>
  40a088:	str	x2, [x0]
  40a08c:	mov	w0, #0x0                   	// #0
  40a090:	ret
  40a094:	mov	w0, #0x1                   	// #1
  40a098:	b	40a090 <__fxstatat@plt+0x7020>
  40a09c:	stp	x29, x30, [sp, #-64]!
  40a0a0:	mov	x29, sp
  40a0a4:	stp	x21, x22, [sp, #32]
  40a0a8:	mov	x22, x1
  40a0ac:	ldr	x21, [x1]
  40a0b0:	stp	x19, x20, [sp, #16]
  40a0b4:	mov	x19, x0
  40a0b8:	stp	x23, x24, [sp, #48]
  40a0bc:	and	w23, w2, #0xff
  40a0c0:	ldr	x0, [x22, #8]
  40a0c4:	cmp	x0, x21
  40a0c8:	b.hi	40a0d4 <__fxstatat@plt+0x7064>  // b.pmore
  40a0cc:	mov	w23, #0x1                   	// #1
  40a0d0:	b	40a19c <__fxstatat@plt+0x712c>
  40a0d4:	ldr	x0, [x21]
  40a0d8:	cbz	x0, 40a134 <__fxstatat@plt+0x70c4>
  40a0dc:	ldr	x20, [x21, #8]
  40a0e0:	cbnz	x20, 40a13c <__fxstatat@plt+0x70cc>
  40a0e4:	str	xzr, [x21, #8]
  40a0e8:	ldr	x24, [x21]
  40a0ec:	cbnz	w23, 40a134 <__fxstatat@plt+0x70c4>
  40a0f0:	mov	x1, x24
  40a0f4:	mov	x0, x19
  40a0f8:	bl	409edc <__fxstatat@plt+0x6e6c>
  40a0fc:	mov	x20, x0
  40a100:	ldr	x0, [x0]
  40a104:	cbz	x0, 40a1b4 <__fxstatat@plt+0x7144>
  40a108:	ldr	x0, [x19, #72]
  40a10c:	cbz	x0, 40a190 <__fxstatat@plt+0x7120>
  40a110:	ldr	x1, [x0, #8]
  40a114:	str	x1, [x19, #72]
  40a118:	ldr	x1, [x20, #8]
  40a11c:	stp	x24, x1, [x0]
  40a120:	str	x0, [x20, #8]
  40a124:	ldr	x0, [x22, #24]
  40a128:	str	xzr, [x21]
  40a12c:	sub	x0, x0, #0x1
  40a130:	str	x0, [x22, #24]
  40a134:	add	x21, x21, #0x10
  40a138:	b	40a0c0 <__fxstatat@plt+0x7050>
  40a13c:	ldr	x24, [x20]
  40a140:	mov	x0, x19
  40a144:	mov	x1, x24
  40a148:	bl	409edc <__fxstatat@plt+0x6e6c>
  40a14c:	ldr	x2, [x0]
  40a150:	ldr	x1, [x20, #8]
  40a154:	cbz	x2, 40a16c <__fxstatat@plt+0x70fc>
  40a158:	ldr	x2, [x0, #8]
  40a15c:	str	x2, [x20, #8]
  40a160:	str	x20, [x0, #8]
  40a164:	mov	x20, x1
  40a168:	b	40a0e0 <__fxstatat@plt+0x7070>
  40a16c:	str	x24, [x0]
  40a170:	ldr	x0, [x19, #24]
  40a174:	add	x0, x0, #0x1
  40a178:	str	x0, [x19, #24]
  40a17c:	str	xzr, [x20]
  40a180:	ldr	x0, [x19, #72]
  40a184:	str	x0, [x20, #8]
  40a188:	str	x20, [x19, #72]
  40a18c:	b	40a164 <__fxstatat@plt+0x70f4>
  40a190:	mov	x0, #0x10                  	// #16
  40a194:	bl	402ab0 <malloc@plt>
  40a198:	cbnz	x0, 40a118 <__fxstatat@plt+0x70a8>
  40a19c:	mov	w0, w23
  40a1a0:	ldp	x19, x20, [sp, #16]
  40a1a4:	ldp	x21, x22, [sp, #32]
  40a1a8:	ldp	x23, x24, [sp, #48]
  40a1ac:	ldp	x29, x30, [sp], #64
  40a1b0:	ret
  40a1b4:	ldr	x0, [x19, #24]
  40a1b8:	str	x24, [x20]
  40a1bc:	add	x0, x0, #0x1
  40a1c0:	str	x0, [x19, #24]
  40a1c4:	b	40a124 <__fxstatat@plt+0x70b4>
  40a1c8:	ldr	x0, [x0, #16]
  40a1cc:	ret
  40a1d0:	ldr	x0, [x0, #24]
  40a1d4:	ret
  40a1d8:	ldr	x0, [x0, #32]
  40a1dc:	ret
  40a1e0:	ldp	x1, x4, [x0]
  40a1e4:	mov	x0, #0x0                   	// #0
  40a1e8:	cmp	x4, x1
  40a1ec:	b.hi	40a1f4 <__fxstatat@plt+0x7184>  // b.pmore
  40a1f0:	ret
  40a1f4:	ldr	x2, [x1]
  40a1f8:	cbz	x2, 40a21c <__fxstatat@plt+0x71ac>
  40a1fc:	mov	x3, x1
  40a200:	mov	x2, #0x1                   	// #1
  40a204:	b	40a20c <__fxstatat@plt+0x719c>
  40a208:	add	x2, x2, #0x1
  40a20c:	ldr	x3, [x3, #8]
  40a210:	cbnz	x3, 40a208 <__fxstatat@plt+0x7198>
  40a214:	cmp	x0, x2
  40a218:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40a21c:	add	x1, x1, #0x10
  40a220:	b	40a1e8 <__fxstatat@plt+0x7178>
  40a224:	ldp	x2, x5, [x0]
  40a228:	mov	x1, #0x0                   	// #0
  40a22c:	mov	x3, #0x0                   	// #0
  40a230:	cmp	x5, x2
  40a234:	b.hi	40a254 <__fxstatat@plt+0x71e4>  // b.pmore
  40a238:	ldr	x2, [x0, #24]
  40a23c:	cmp	x2, x3
  40a240:	b.ne	40a280 <__fxstatat@plt+0x7210>  // b.any
  40a244:	ldr	x0, [x0, #32]
  40a248:	cmp	x0, x1
  40a24c:	cset	w0, eq  // eq = none
  40a250:	ret
  40a254:	ldr	x4, [x2]
  40a258:	cbz	x4, 40a270 <__fxstatat@plt+0x7200>
  40a25c:	add	x3, x3, #0x1
  40a260:	add	x1, x1, #0x1
  40a264:	mov	x4, x2
  40a268:	ldr	x4, [x4, #8]
  40a26c:	cbnz	x4, 40a278 <__fxstatat@plt+0x7208>
  40a270:	add	x2, x2, #0x10
  40a274:	b	40a230 <__fxstatat@plt+0x71c0>
  40a278:	add	x1, x1, #0x1
  40a27c:	b	40a268 <__fxstatat@plt+0x71f8>
  40a280:	mov	w0, #0x0                   	// #0
  40a284:	b	40a250 <__fxstatat@plt+0x71e0>
  40a288:	stp	x29, x30, [sp, #-48]!
  40a28c:	mov	x5, x0
  40a290:	mov	x29, sp
  40a294:	stp	x19, x20, [sp, #16]
  40a298:	mov	x19, x1
  40a29c:	stp	x21, x22, [sp, #32]
  40a2a0:	ldp	x20, x22, [x0, #16]
  40a2a4:	bl	40a1e0 <__fxstatat@plt+0x7170>
  40a2a8:	ldr	x3, [x5, #32]
  40a2ac:	mov	x21, x0
  40a2b0:	mov	w1, #0x1                   	// #1
  40a2b4:	mov	x0, x19
  40a2b8:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  40a2bc:	add	x2, x2, #0xfae
  40a2c0:	bl	402d20 <__fprintf_chk@plt>
  40a2c4:	mov	x3, x20
  40a2c8:	mov	x0, x19
  40a2cc:	mov	w1, #0x1                   	// #1
  40a2d0:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  40a2d4:	add	x2, x2, #0xfc6
  40a2d8:	bl	402d20 <__fprintf_chk@plt>
  40a2dc:	ucvtf	d1, x22
  40a2e0:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40a2e4:	fmov	d0, x0
  40a2e8:	mov	x3, x22
  40a2ec:	mov	x0, x19
  40a2f0:	mov	w1, #0x1                   	// #1
  40a2f4:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  40a2f8:	add	x2, x2, #0xfde
  40a2fc:	fmul	d1, d1, d0
  40a300:	ucvtf	d0, x20
  40a304:	fdiv	d0, d1, d0
  40a308:	bl	402d20 <__fprintf_chk@plt>
  40a30c:	mov	x3, x21
  40a310:	mov	x0, x19
  40a314:	ldp	x19, x20, [sp, #16]
  40a318:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  40a31c:	ldp	x21, x22, [sp, #32]
  40a320:	add	x2, x2, #0xfff
  40a324:	ldp	x29, x30, [sp], #48
  40a328:	mov	w1, #0x1                   	// #1
  40a32c:	b	402d20 <__fprintf_chk@plt>
  40a330:	stp	x29, x30, [sp, #-48]!
  40a334:	mov	x29, sp
  40a338:	stp	x19, x20, [sp, #16]
  40a33c:	mov	x20, x1
  40a340:	str	x21, [sp, #32]
  40a344:	mov	x21, x0
  40a348:	bl	409edc <__fxstatat@plt+0x6e6c>
  40a34c:	mov	x19, x0
  40a350:	ldr	x0, [x0]
  40a354:	cbz	x0, 40a394 <__fxstatat@plt+0x7324>
  40a358:	ldr	x1, [x19]
  40a35c:	cmp	x1, x20
  40a360:	b.ne	40a378 <__fxstatat@plt+0x7308>  // b.any
  40a364:	ldr	x0, [x19]
  40a368:	ldp	x19, x20, [sp, #16]
  40a36c:	ldr	x21, [sp, #32]
  40a370:	ldp	x29, x30, [sp], #48
  40a374:	ret
  40a378:	ldr	x2, [x21, #56]
  40a37c:	mov	x0, x20
  40a380:	blr	x2
  40a384:	tst	w0, #0xff
  40a388:	b.ne	40a364 <__fxstatat@plt+0x72f4>  // b.any
  40a38c:	ldr	x19, [x19, #8]
  40a390:	cbnz	x19, 40a358 <__fxstatat@plt+0x72e8>
  40a394:	mov	x0, #0x0                   	// #0
  40a398:	b	40a368 <__fxstatat@plt+0x72f8>
  40a39c:	ldr	x1, [x0, #32]
  40a3a0:	cbz	x1, 40a3cc <__fxstatat@plt+0x735c>
  40a3a4:	ldp	x1, x2, [x0]
  40a3a8:	cmp	x2, x1
  40a3ac:	b.hi	40a3bc <__fxstatat@plt+0x734c>  // b.pmore
  40a3b0:	stp	x29, x30, [sp, #-16]!
  40a3b4:	mov	x29, sp
  40a3b8:	bl	402c90 <abort@plt>
  40a3bc:	ldr	x0, [x1]
  40a3c0:	cbnz	x0, 40a3d0 <__fxstatat@plt+0x7360>
  40a3c4:	add	x1, x1, #0x10
  40a3c8:	b	40a3a8 <__fxstatat@plt+0x7338>
  40a3cc:	mov	x0, #0x0                   	// #0
  40a3d0:	ret
  40a3d4:	stp	x29, x30, [sp, #-32]!
  40a3d8:	mov	x29, sp
  40a3dc:	stp	x19, x20, [sp, #16]
  40a3e0:	mov	x19, x0
  40a3e4:	mov	x20, x1
  40a3e8:	bl	409edc <__fxstatat@plt+0x6e6c>
  40a3ec:	mov	x2, x0
  40a3f0:	mov	x3, x0
  40a3f4:	ldp	x0, x3, [x3]
  40a3f8:	cmp	x0, x20
  40a3fc:	b.ne	40a414 <__fxstatat@plt+0x73a4>  // b.any
  40a400:	cbz	x3, 40a418 <__fxstatat@plt+0x73a8>
  40a404:	ldr	x0, [x3]
  40a408:	ldp	x19, x20, [sp, #16]
  40a40c:	ldp	x29, x30, [sp], #32
  40a410:	ret
  40a414:	cbnz	x3, 40a3f4 <__fxstatat@plt+0x7384>
  40a418:	ldr	x1, [x19, #8]
  40a41c:	add	x2, x2, #0x10
  40a420:	cmp	x1, x2
  40a424:	b.hi	40a430 <__fxstatat@plt+0x73c0>  // b.pmore
  40a428:	mov	x0, #0x0                   	// #0
  40a42c:	b	40a408 <__fxstatat@plt+0x7398>
  40a430:	ldr	x0, [x2]
  40a434:	cbz	x0, 40a41c <__fxstatat@plt+0x73ac>
  40a438:	b	40a408 <__fxstatat@plt+0x7398>
  40a43c:	mov	x4, x0
  40a440:	sub	x1, x1, #0x8
  40a444:	mov	x0, #0x0                   	// #0
  40a448:	ldr	x3, [x4]
  40a44c:	ldr	x5, [x4, #8]
  40a450:	cmp	x5, x3
  40a454:	b.hi	40a45c <__fxstatat@plt+0x73ec>  // b.pmore
  40a458:	ret
  40a45c:	ldr	x5, [x3]
  40a460:	cbz	x5, 40a484 <__fxstatat@plt+0x7414>
  40a464:	mov	x5, x3
  40a468:	cmp	x2, x0
  40a46c:	b.ls	40a458 <__fxstatat@plt+0x73e8>  // b.plast
  40a470:	add	x0, x0, #0x1
  40a474:	ldr	x6, [x5]
  40a478:	str	x6, [x1, x0, lsl #3]
  40a47c:	ldr	x5, [x5, #8]
  40a480:	cbnz	x5, 40a468 <__fxstatat@plt+0x73f8>
  40a484:	add	x3, x3, #0x10
  40a488:	b	40a44c <__fxstatat@plt+0x73dc>
  40a48c:	stp	x29, x30, [sp, #-64]!
  40a490:	mov	x29, sp
  40a494:	stp	x19, x20, [sp, #16]
  40a498:	mov	x20, x0
  40a49c:	ldr	x19, [x0]
  40a4a0:	stp	x23, x24, [sp, #48]
  40a4a4:	mov	x23, x1
  40a4a8:	mov	x24, x2
  40a4ac:	stp	x21, x22, [sp, #32]
  40a4b0:	mov	x22, #0x0                   	// #0
  40a4b4:	ldr	x0, [x20, #8]
  40a4b8:	cmp	x0, x19
  40a4bc:	b.hi	40a4d8 <__fxstatat@plt+0x7468>  // b.pmore
  40a4c0:	mov	x0, x22
  40a4c4:	ldp	x19, x20, [sp, #16]
  40a4c8:	ldp	x21, x22, [sp, #32]
  40a4cc:	ldp	x23, x24, [sp, #48]
  40a4d0:	ldp	x29, x30, [sp], #64
  40a4d4:	ret
  40a4d8:	ldr	x0, [x19]
  40a4dc:	cbz	x0, 40a504 <__fxstatat@plt+0x7494>
  40a4e0:	mov	x21, x19
  40a4e4:	ldr	x0, [x21]
  40a4e8:	mov	x1, x24
  40a4ec:	blr	x23
  40a4f0:	tst	w0, #0xff
  40a4f4:	b.eq	40a4c0 <__fxstatat@plt+0x7450>  // b.none
  40a4f8:	ldr	x21, [x21, #8]
  40a4fc:	add	x22, x22, #0x1
  40a500:	cbnz	x21, 40a4e4 <__fxstatat@plt+0x7474>
  40a504:	add	x19, x19, #0x10
  40a508:	b	40a4b4 <__fxstatat@plt+0x7444>
  40a50c:	mov	x3, x0
  40a510:	mov	x4, #0x1f                  	// #31
  40a514:	mov	x0, #0x0                   	// #0
  40a518:	ldrb	w2, [x3]
  40a51c:	cbnz	w2, 40a524 <__fxstatat@plt+0x74b4>
  40a520:	ret
  40a524:	and	x2, x2, #0xff
  40a528:	add	x3, x3, #0x1
  40a52c:	madd	x2, x0, x4, x2
  40a530:	udiv	x0, x2, x1
  40a534:	msub	x0, x0, x1, x2
  40a538:	b	40a518 <__fxstatat@plt+0x74a8>
  40a53c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40a540:	add	x1, x1, #0x1c
  40a544:	ldp	x2, x3, [x1]
  40a548:	stp	x2, x3, [x0]
  40a54c:	ldr	w1, [x1, #16]
  40a550:	str	w1, [x0, #16]
  40a554:	ret
  40a558:	stp	x29, x30, [sp, #-64]!
  40a55c:	mov	x29, sp
  40a560:	stp	x19, x20, [sp, #16]
  40a564:	mov	x20, x1
  40a568:	stp	x21, x22, [sp, #32]
  40a56c:	mov	x21, x3
  40a570:	stp	x23, x24, [sp, #48]
  40a574:	mov	x24, x0
  40a578:	mov	x23, x4
  40a57c:	cbnz	x2, 40a618 <__fxstatat@plt+0x75a8>
  40a580:	adrp	x22, 409000 <__fxstatat@plt+0x5f90>
  40a584:	add	x22, x22, #0xe2c
  40a588:	cbnz	x21, 40a594 <__fxstatat@plt+0x7524>
  40a58c:	adrp	x21, 409000 <__fxstatat@plt+0x5f90>
  40a590:	add	x21, x21, #0xe3c
  40a594:	mov	x0, #0x50                  	// #80
  40a598:	bl	402ab0 <malloc@plt>
  40a59c:	mov	x19, x0
  40a5a0:	cbz	x0, 40a600 <__fxstatat@plt+0x7590>
  40a5a4:	cbnz	x20, 40a5b0 <__fxstatat@plt+0x7540>
  40a5a8:	adrp	x20, 412000 <__fxstatat@plt+0xef90>
  40a5ac:	add	x20, x20, #0x1c
  40a5b0:	mov	x0, x19
  40a5b4:	str	x20, [x0, #40]!
  40a5b8:	bl	40a004 <__fxstatat@plt+0x6f94>
  40a5bc:	tst	w0, #0xff
  40a5c0:	b.eq	40a620 <__fxstatat@plt+0x75b0>  // b.none
  40a5c4:	mov	x1, x20
  40a5c8:	mov	x0, x24
  40a5cc:	bl	409e48 <__fxstatat@plt+0x6dd8>
  40a5d0:	str	x0, [x19, #16]
  40a5d4:	mov	x20, x0
  40a5d8:	cbz	x0, 40a620 <__fxstatat@plt+0x75b0>
  40a5dc:	mov	x1, #0x10                  	// #16
  40a5e0:	bl	402bc0 <calloc@plt>
  40a5e4:	str	x0, [x19]
  40a5e8:	cbz	x0, 40a620 <__fxstatat@plt+0x75b0>
  40a5ec:	add	x20, x0, x20, lsl #4
  40a5f0:	str	x20, [x19, #8]
  40a5f4:	stp	xzr, xzr, [x19, #24]
  40a5f8:	stp	x22, x21, [x19, #48]
  40a5fc:	stp	x23, xzr, [x19, #64]
  40a600:	mov	x0, x19
  40a604:	ldp	x19, x20, [sp, #16]
  40a608:	ldp	x21, x22, [sp, #32]
  40a60c:	ldp	x23, x24, [sp, #48]
  40a610:	ldp	x29, x30, [sp], #64
  40a614:	ret
  40a618:	mov	x22, x2
  40a61c:	b	40a588 <__fxstatat@plt+0x7518>
  40a620:	mov	x0, x19
  40a624:	mov	x19, #0x0                   	// #0
  40a628:	bl	402db0 <free@plt>
  40a62c:	b	40a600 <__fxstatat@plt+0x7590>
  40a630:	stp	x29, x30, [sp, #-48]!
  40a634:	mov	x29, sp
  40a638:	stp	x19, x20, [sp, #16]
  40a63c:	mov	x19, x0
  40a640:	ldr	x20, [x0]
  40a644:	str	x21, [sp, #32]
  40a648:	ldr	x0, [x19, #8]
  40a64c:	cmp	x0, x20
  40a650:	b.hi	40a668 <__fxstatat@plt+0x75f8>  // b.pmore
  40a654:	ldr	x21, [sp, #32]
  40a658:	stp	xzr, xzr, [x19, #24]
  40a65c:	ldp	x19, x20, [sp, #16]
  40a660:	ldp	x29, x30, [sp], #48
  40a664:	ret
  40a668:	ldr	x0, [x20]
  40a66c:	cbz	x0, 40a68c <__fxstatat@plt+0x761c>
  40a670:	ldr	x21, [x20, #8]
  40a674:	ldr	x1, [x19, #64]
  40a678:	cbnz	x21, 40a694 <__fxstatat@plt+0x7624>
  40a67c:	cbz	x1, 40a688 <__fxstatat@plt+0x7618>
  40a680:	ldr	x0, [x20]
  40a684:	blr	x1
  40a688:	stp	xzr, xzr, [x20]
  40a68c:	add	x20, x20, #0x10
  40a690:	b	40a648 <__fxstatat@plt+0x75d8>
  40a694:	cbz	x1, 40a6a0 <__fxstatat@plt+0x7630>
  40a698:	ldr	x0, [x21]
  40a69c:	blr	x1
  40a6a0:	ldr	x0, [x21, #8]
  40a6a4:	ldr	x1, [x19, #72]
  40a6a8:	stp	xzr, x1, [x21]
  40a6ac:	str	x21, [x19, #72]
  40a6b0:	mov	x21, x0
  40a6b4:	b	40a674 <__fxstatat@plt+0x7604>
  40a6b8:	stp	x29, x30, [sp, #-48]!
  40a6bc:	mov	x29, sp
  40a6c0:	stp	x19, x20, [sp, #16]
  40a6c4:	mov	x19, x0
  40a6c8:	ldr	x0, [x0, #64]
  40a6cc:	str	x21, [sp, #32]
  40a6d0:	cbnz	x0, 40a708 <__fxstatat@plt+0x7698>
  40a6d4:	ldr	x20, [x19]
  40a6d8:	ldr	x0, [x19, #8]
  40a6dc:	cmp	x0, x20
  40a6e0:	b.hi	40a74c <__fxstatat@plt+0x76dc>  // b.pmore
  40a6e4:	ldr	x0, [x19, #72]
  40a6e8:	cbnz	x0, 40a76c <__fxstatat@plt+0x76fc>
  40a6ec:	ldr	x0, [x19]
  40a6f0:	bl	402db0 <free@plt>
  40a6f4:	mov	x0, x19
  40a6f8:	ldp	x19, x20, [sp, #16]
  40a6fc:	ldr	x21, [sp, #32]
  40a700:	ldp	x29, x30, [sp], #48
  40a704:	b	402db0 <free@plt>
  40a708:	ldr	x0, [x19, #32]
  40a70c:	cbz	x0, 40a6d4 <__fxstatat@plt+0x7664>
  40a710:	ldr	x20, [x19]
  40a714:	ldr	x0, [x19, #8]
  40a718:	cmp	x0, x20
  40a71c:	b.ls	40a6d4 <__fxstatat@plt+0x7664>  // b.plast
  40a720:	ldr	x0, [x20]
  40a724:	cbnz	x0, 40a730 <__fxstatat@plt+0x76c0>
  40a728:	add	x20, x20, #0x10
  40a72c:	b	40a714 <__fxstatat@plt+0x76a4>
  40a730:	mov	x21, x20
  40a734:	ldr	x0, [x21]
  40a738:	ldr	x1, [x19, #64]
  40a73c:	blr	x1
  40a740:	ldr	x21, [x21, #8]
  40a744:	cbnz	x21, 40a734 <__fxstatat@plt+0x76c4>
  40a748:	b	40a728 <__fxstatat@plt+0x76b8>
  40a74c:	ldr	x0, [x20, #8]
  40a750:	cbnz	x0, 40a75c <__fxstatat@plt+0x76ec>
  40a754:	add	x20, x20, #0x10
  40a758:	b	40a6d8 <__fxstatat@plt+0x7668>
  40a75c:	ldr	x21, [x0, #8]
  40a760:	bl	402db0 <free@plt>
  40a764:	mov	x0, x21
  40a768:	b	40a750 <__fxstatat@plt+0x76e0>
  40a76c:	ldr	x20, [x0, #8]
  40a770:	bl	402db0 <free@plt>
  40a774:	mov	x0, x20
  40a778:	b	40a6e8 <__fxstatat@plt+0x7678>
  40a77c:	stp	x29, x30, [sp, #-128]!
  40a780:	mov	x29, sp
  40a784:	stp	x19, x20, [sp, #16]
  40a788:	mov	x19, x0
  40a78c:	mov	x0, x1
  40a790:	str	x21, [sp, #32]
  40a794:	ldr	x21, [x19, #40]
  40a798:	mov	x1, x21
  40a79c:	bl	409e48 <__fxstatat@plt+0x6dd8>
  40a7a0:	cbnz	x0, 40a7bc <__fxstatat@plt+0x774c>
  40a7a4:	mov	w20, #0x0                   	// #0
  40a7a8:	mov	w0, w20
  40a7ac:	ldp	x19, x20, [sp, #16]
  40a7b0:	ldr	x21, [sp, #32]
  40a7b4:	ldp	x29, x30, [sp], #128
  40a7b8:	ret
  40a7bc:	ldr	x1, [x19, #16]
  40a7c0:	mov	x20, x0
  40a7c4:	cmp	x1, x0
  40a7c8:	b.eq	40a8a0 <__fxstatat@plt+0x7830>  // b.none
  40a7cc:	mov	x1, #0x10                  	// #16
  40a7d0:	bl	402bc0 <calloc@plt>
  40a7d4:	str	x0, [sp, #48]
  40a7d8:	cbz	x0, 40a7a4 <__fxstatat@plt+0x7734>
  40a7dc:	stp	x20, xzr, [sp, #64]
  40a7e0:	add	x20, x0, x20, lsl #4
  40a7e4:	mov	x1, x19
  40a7e8:	ldr	x0, [x19, #48]
  40a7ec:	str	x0, [sp, #96]
  40a7f0:	ldr	x0, [x19, #56]
  40a7f4:	str	x0, [sp, #104]
  40a7f8:	ldr	x0, [x19, #64]
  40a7fc:	str	x0, [sp, #112]
  40a800:	ldr	x0, [x19, #72]
  40a804:	mov	w2, #0x0                   	// #0
  40a808:	str	x20, [sp, #56]
  40a80c:	stp	xzr, x21, [sp, #80]
  40a810:	str	x0, [sp, #120]
  40a814:	add	x0, sp, #0x30
  40a818:	bl	40a09c <__fxstatat@plt+0x702c>
  40a81c:	ands	w20, w0, #0xff
  40a820:	b.eq	40a858 <__fxstatat@plt+0x77e8>  // b.none
  40a824:	ldr	x0, [x19]
  40a828:	bl	402db0 <free@plt>
  40a82c:	ldr	x0, [sp, #48]
  40a830:	str	x0, [x19]
  40a834:	ldr	x0, [sp, #56]
  40a838:	str	x0, [x19, #8]
  40a83c:	ldr	x0, [sp, #64]
  40a840:	str	x0, [x19, #16]
  40a844:	ldr	x0, [sp, #72]
  40a848:	str	x0, [x19, #24]
  40a84c:	ldr	x0, [sp, #120]
  40a850:	str	x0, [x19, #72]
  40a854:	b	40a7a8 <__fxstatat@plt+0x7738>
  40a858:	ldr	x0, [sp, #120]
  40a85c:	str	x0, [x19, #72]
  40a860:	add	x1, sp, #0x30
  40a864:	mov	x0, x19
  40a868:	mov	w2, #0x1                   	// #1
  40a86c:	bl	40a09c <__fxstatat@plt+0x702c>
  40a870:	tst	w0, #0xff
  40a874:	b.ne	40a87c <__fxstatat@plt+0x780c>  // b.any
  40a878:	bl	402c90 <abort@plt>
  40a87c:	add	x1, sp, #0x30
  40a880:	mov	x0, x19
  40a884:	mov	w2, #0x0                   	// #0
  40a888:	bl	40a09c <__fxstatat@plt+0x702c>
  40a88c:	tst	w0, #0xff
  40a890:	b.eq	40a878 <__fxstatat@plt+0x7808>  // b.none
  40a894:	ldr	x0, [sp, #48]
  40a898:	bl	402db0 <free@plt>
  40a89c:	b	40a7a8 <__fxstatat@plt+0x7738>
  40a8a0:	mov	w20, #0x1                   	// #1
  40a8a4:	b	40a7a8 <__fxstatat@plt+0x7738>
  40a8a8:	stp	x29, x30, [sp, #-64]!
  40a8ac:	mov	x29, sp
  40a8b0:	stp	x19, x20, [sp, #16]
  40a8b4:	str	x21, [sp, #32]
  40a8b8:	cbnz	x1, 40a8c0 <__fxstatat@plt+0x7850>
  40a8bc:	bl	402c90 <abort@plt>
  40a8c0:	mov	x21, x2
  40a8c4:	mov	x19, x0
  40a8c8:	mov	x20, x1
  40a8cc:	add	x2, sp, #0x38
  40a8d0:	mov	w3, #0x0                   	// #0
  40a8d4:	bl	409f20 <__fxstatat@plt+0x6eb0>
  40a8d8:	cbz	x0, 40a8ec <__fxstatat@plt+0x787c>
  40a8dc:	cbz	x21, 40a8e4 <__fxstatat@plt+0x7874>
  40a8e0:	str	x0, [x21]
  40a8e4:	mov	w0, #0x0                   	// #0
  40a8e8:	b	40a964 <__fxstatat@plt+0x78f4>
  40a8ec:	ldr	x0, [x19, #24]
  40a8f0:	ldr	x1, [x19, #40]
  40a8f4:	ucvtf	s1, x0
  40a8f8:	ldr	x0, [x19, #16]
  40a8fc:	ldr	s2, [x1, #8]
  40a900:	ucvtf	s0, x0
  40a904:	fmul	s0, s0, s2
  40a908:	fcmpe	s1, s0
  40a90c:	b.le	40a9a0 <__fxstatat@plt+0x7930>
  40a910:	add	x0, x19, #0x28
  40a914:	bl	40a004 <__fxstatat@plt+0x6f94>
  40a918:	ldr	x0, [x19, #16]
  40a91c:	ldr	x1, [x19, #40]
  40a920:	ucvtf	s0, x0
  40a924:	ldr	x0, [x19, #24]
  40a928:	ldr	s2, [x1, #8]
  40a92c:	ucvtf	s1, x0
  40a930:	fmul	s3, s2, s0
  40a934:	fcmpe	s1, s3
  40a938:	b.le	40a9a0 <__fxstatat@plt+0x7930>
  40a93c:	ldrb	w0, [x1, #16]
  40a940:	ldr	s1, [x1, #12]
  40a944:	fmul	s0, s0, s1
  40a948:	cbnz	w0, 40a950 <__fxstatat@plt+0x78e0>
  40a94c:	fmul	s0, s0, s2
  40a950:	mov	w0, #0x5f800000            	// #1602224128
  40a954:	fmov	s1, w0
  40a958:	fcmpe	s0, s1
  40a95c:	b.lt	40a974 <__fxstatat@plt+0x7904>  // b.tstop
  40a960:	mov	w0, #0xffffffff            	// #-1
  40a964:	ldp	x19, x20, [sp, #16]
  40a968:	ldr	x21, [sp, #32]
  40a96c:	ldp	x29, x30, [sp], #64
  40a970:	ret
  40a974:	fcvtzu	x1, s0
  40a978:	mov	x0, x19
  40a97c:	bl	40a77c <__fxstatat@plt+0x770c>
  40a980:	tst	w0, #0xff
  40a984:	b.eq	40a960 <__fxstatat@plt+0x78f0>  // b.none
  40a988:	add	x2, sp, #0x38
  40a98c:	mov	x1, x20
  40a990:	mov	x0, x19
  40a994:	mov	w3, #0x0                   	// #0
  40a998:	bl	409f20 <__fxstatat@plt+0x6eb0>
  40a99c:	cbnz	x0, 40a8bc <__fxstatat@plt+0x784c>
  40a9a0:	ldr	x21, [sp, #56]
  40a9a4:	ldr	x0, [x21]
  40a9a8:	cbz	x0, 40a9ec <__fxstatat@plt+0x797c>
  40a9ac:	ldr	x0, [x19, #72]
  40a9b0:	cbz	x0, 40a9dc <__fxstatat@plt+0x796c>
  40a9b4:	ldr	x1, [x0, #8]
  40a9b8:	str	x1, [x19, #72]
  40a9bc:	ldr	x1, [x21, #8]
  40a9c0:	stp	x20, x1, [x0]
  40a9c4:	str	x0, [x21, #8]
  40a9c8:	ldr	x0, [x19, #32]
  40a9cc:	add	x0, x0, #0x1
  40a9d0:	str	x0, [x19, #32]
  40a9d4:	mov	w0, #0x1                   	// #1
  40a9d8:	b	40a964 <__fxstatat@plt+0x78f4>
  40a9dc:	mov	x0, #0x10                  	// #16
  40a9e0:	bl	402ab0 <malloc@plt>
  40a9e4:	cbz	x0, 40a960 <__fxstatat@plt+0x78f0>
  40a9e8:	b	40a9bc <__fxstatat@plt+0x794c>
  40a9ec:	ldr	x0, [x19, #32]
  40a9f0:	str	x20, [x21]
  40a9f4:	add	x0, x0, #0x1
  40a9f8:	str	x0, [x19, #32]
  40a9fc:	ldr	x0, [x19, #24]
  40aa00:	add	x0, x0, #0x1
  40aa04:	str	x0, [x19, #24]
  40aa08:	b	40a9d4 <__fxstatat@plt+0x7964>
  40aa0c:	stp	x29, x30, [sp, #-48]!
  40aa10:	mov	x29, sp
  40aa14:	add	x2, sp, #0x28
  40aa18:	str	x19, [sp, #16]
  40aa1c:	mov	x19, x1
  40aa20:	bl	40a8a8 <__fxstatat@plt+0x7838>
  40aa24:	cmn	w0, #0x1
  40aa28:	b.eq	40aa44 <__fxstatat@plt+0x79d4>  // b.none
  40aa2c:	cbnz	w0, 40aa34 <__fxstatat@plt+0x79c4>
  40aa30:	ldr	x19, [sp, #40]
  40aa34:	mov	x0, x19
  40aa38:	ldr	x19, [sp, #16]
  40aa3c:	ldp	x29, x30, [sp], #48
  40aa40:	ret
  40aa44:	mov	x19, #0x0                   	// #0
  40aa48:	b	40aa34 <__fxstatat@plt+0x79c4>
  40aa4c:	stp	x29, x30, [sp, #-64]!
  40aa50:	mov	w3, #0x1                   	// #1
  40aa54:	mov	x29, sp
  40aa58:	add	x2, sp, #0x38
  40aa5c:	stp	x19, x20, [sp, #16]
  40aa60:	mov	x19, x0
  40aa64:	str	x21, [sp, #32]
  40aa68:	bl	409f20 <__fxstatat@plt+0x6eb0>
  40aa6c:	mov	x20, x0
  40aa70:	cbz	x0, 40ab14 <__fxstatat@plt+0x7aa4>
  40aa74:	ldr	x0, [x19, #32]
  40aa78:	sub	x0, x0, #0x1
  40aa7c:	str	x0, [x19, #32]
  40aa80:	ldr	x0, [sp, #56]
  40aa84:	ldr	x0, [x0]
  40aa88:	cbnz	x0, 40ab14 <__fxstatat@plt+0x7aa4>
  40aa8c:	ldr	x1, [x19, #24]
  40aa90:	ldr	x0, [x19, #40]
  40aa94:	sub	x1, x1, #0x1
  40aa98:	ucvtf	s0, x1
  40aa9c:	ldr	s2, [x0]
  40aaa0:	str	x1, [x19, #24]
  40aaa4:	ldr	x1, [x19, #16]
  40aaa8:	ucvtf	s1, x1
  40aaac:	fmul	s1, s1, s2
  40aab0:	fcmpe	s0, s1
  40aab4:	b.pl	40ab14 <__fxstatat@plt+0x7aa4>  // b.nfrst
  40aab8:	add	x0, x19, #0x28
  40aabc:	bl	40a004 <__fxstatat@plt+0x6f94>
  40aac0:	ldr	x1, [x19, #16]
  40aac4:	ldr	x0, [x19, #40]
  40aac8:	ucvtf	s0, x1
  40aacc:	ldr	x1, [x19, #24]
  40aad0:	ldr	s1, [x0]
  40aad4:	ucvtf	s2, x1
  40aad8:	fmul	s1, s0, s1
  40aadc:	fcmpe	s2, s1
  40aae0:	b.pl	40ab14 <__fxstatat@plt+0x7aa4>  // b.nfrst
  40aae4:	ldrb	w1, [x0, #16]
  40aae8:	ldr	s1, [x0, #4]
  40aaec:	fmul	s0, s0, s1
  40aaf0:	cbz	w1, 40ab28 <__fxstatat@plt+0x7ab8>
  40aaf4:	fcvtzu	x1, s0
  40aaf8:	mov	x0, x19
  40aafc:	bl	40a77c <__fxstatat@plt+0x770c>
  40ab00:	tst	w0, #0xff
  40ab04:	b.ne	40ab14 <__fxstatat@plt+0x7aa4>  // b.any
  40ab08:	ldr	x0, [x19, #72]
  40ab0c:	cbnz	x0, 40ab34 <__fxstatat@plt+0x7ac4>
  40ab10:	str	xzr, [x19, #72]
  40ab14:	mov	x0, x20
  40ab18:	ldp	x19, x20, [sp, #16]
  40ab1c:	ldr	x21, [sp, #32]
  40ab20:	ldp	x29, x30, [sp], #64
  40ab24:	ret
  40ab28:	ldr	s1, [x0, #8]
  40ab2c:	fmul	s0, s0, s1
  40ab30:	b	40aaf4 <__fxstatat@plt+0x7a84>
  40ab34:	ldr	x21, [x0, #8]
  40ab38:	bl	402db0 <free@plt>
  40ab3c:	mov	x0, x21
  40ab40:	b	40ab0c <__fxstatat@plt+0x7a9c>
  40ab44:	stp	x29, x30, [sp, #-32]!
  40ab48:	mov	x29, sp
  40ab4c:	stp	x19, x20, [sp, #16]
  40ab50:	mov	x20, x0
  40ab54:	mov	x19, x1
  40ab58:	ldr	x0, [x0]
  40ab5c:	bl	40e7b0 <__fxstatat@plt+0xb740>
  40ab60:	ldr	x1, [x20, #8]
  40ab64:	eor	x0, x0, x1
  40ab68:	udiv	x1, x0, x19
  40ab6c:	msub	x0, x1, x19, x0
  40ab70:	ldp	x19, x20, [sp, #16]
  40ab74:	ldp	x29, x30, [sp], #32
  40ab78:	ret
  40ab7c:	ldr	x0, [x0, #8]
  40ab80:	udiv	x2, x0, x1
  40ab84:	msub	x0, x2, x1, x0
  40ab88:	ret
  40ab8c:	ldr	x3, [x0, #8]
  40ab90:	ldr	x2, [x1, #8]
  40ab94:	cmp	x3, x2
  40ab98:	b.ne	40abd0 <__fxstatat@plt+0x7b60>  // b.any
  40ab9c:	ldr	x3, [x0, #16]
  40aba0:	ldr	x2, [x1, #16]
  40aba4:	cmp	x3, x2
  40aba8:	b.ne	40abd0 <__fxstatat@plt+0x7b60>  // b.any
  40abac:	stp	x29, x30, [sp, #-16]!
  40abb0:	mov	x29, sp
  40abb4:	ldr	x1, [x1]
  40abb8:	ldr	x0, [x0]
  40abbc:	bl	40c650 <__fxstatat@plt+0x95e0>
  40abc0:	and	w0, w0, #0xff
  40abc4:	and	w0, w0, #0x1
  40abc8:	ldp	x29, x30, [sp], #16
  40abcc:	ret
  40abd0:	mov	w0, #0x0                   	// #0
  40abd4:	and	w0, w0, #0x1
  40abd8:	ret
  40abdc:	ldr	x3, [x0, #8]
  40abe0:	ldr	x2, [x1, #8]
  40abe4:	cmp	x3, x2
  40abe8:	b.ne	40ac20 <__fxstatat@plt+0x7bb0>  // b.any
  40abec:	ldr	x3, [x0, #16]
  40abf0:	ldr	x2, [x1, #16]
  40abf4:	cmp	x3, x2
  40abf8:	b.ne	40ac20 <__fxstatat@plt+0x7bb0>  // b.any
  40abfc:	stp	x29, x30, [sp, #-16]!
  40ac00:	mov	x29, sp
  40ac04:	ldr	x0, [x0]
  40ac08:	ldr	x1, [x1]
  40ac0c:	bl	402d30 <strcmp@plt>
  40ac10:	cmp	w0, #0x0
  40ac14:	cset	w0, eq  // eq = none
  40ac18:	ldp	x29, x30, [sp], #16
  40ac1c:	ret
  40ac20:	mov	w0, #0x0                   	// #0
  40ac24:	ret
  40ac28:	stp	x29, x30, [sp, #-32]!
  40ac2c:	mov	x29, sp
  40ac30:	str	x19, [sp, #16]
  40ac34:	mov	x19, x0
  40ac38:	ldr	x0, [x0]
  40ac3c:	bl	402db0 <free@plt>
  40ac40:	mov	x0, x19
  40ac44:	ldr	x19, [sp, #16]
  40ac48:	ldp	x29, x30, [sp], #32
  40ac4c:	b	402db0 <free@plt>
  40ac50:	stp	x29, x30, [sp, #-48]!
  40ac54:	mov	x29, sp
  40ac58:	stp	x21, x22, [sp, #32]
  40ac5c:	mov	x21, x3
  40ac60:	mov	w3, #0x4900                	// #18688
  40ac64:	movk	w3, #0x8, lsl #16
  40ac68:	orr	w2, w2, w3
  40ac6c:	stp	x19, x20, [sp, #16]
  40ac70:	bl	40e804 <__fxstatat@plt+0xb794>
  40ac74:	tbnz	w0, #31, 40acbc <__fxstatat@plt+0x7c4c>
  40ac78:	mov	w20, w0
  40ac7c:	bl	402c70 <fdopendir@plt>
  40ac80:	mov	x19, x0
  40ac84:	cbz	x0, 40aca0 <__fxstatat@plt+0x7c30>
  40ac88:	str	w20, [x21]
  40ac8c:	mov	x0, x19
  40ac90:	ldp	x19, x20, [sp, #16]
  40ac94:	ldp	x21, x22, [sp, #32]
  40ac98:	ldp	x29, x30, [sp], #48
  40ac9c:	ret
  40aca0:	bl	402fd0 <__errno_location@plt>
  40aca4:	mov	x21, x0
  40aca8:	mov	w0, w20
  40acac:	ldr	w22, [x21]
  40acb0:	bl	402c40 <close@plt>
  40acb4:	str	w22, [x21]
  40acb8:	b	40ac8c <__fxstatat@plt+0x7c1c>
  40acbc:	mov	x19, #0x0                   	// #0
  40acc0:	b	40ac8c <__fxstatat@plt+0x7c1c>
  40acc4:	stp	x29, x30, [sp, #-48]!
  40acc8:	mov	x29, sp
  40accc:	stp	x19, x20, [sp, #16]
  40acd0:	str	x21, [sp, #32]
  40acd4:	cbnz	x0, 40acf0 <__fxstatat@plt+0x7c80>
  40acd8:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40acdc:	ldr	x1, [x0, #1176]
  40ace0:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40ace4:	add	x0, x0, #0x30
  40ace8:	bl	4028c0 <fputs@plt>
  40acec:	bl	402c90 <abort@plt>
  40acf0:	mov	x19, x0
  40acf4:	mov	w1, #0x2f                  	// #47
  40acf8:	bl	402c50 <strrchr@plt>
  40acfc:	mov	x20, x0
  40ad00:	cbz	x0, 40ad50 <__fxstatat@plt+0x7ce0>
  40ad04:	add	x21, x0, #0x1
  40ad08:	sub	x0, x21, x19
  40ad0c:	cmp	x0, #0x6
  40ad10:	b.le	40ad50 <__fxstatat@plt+0x7ce0>
  40ad14:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40ad18:	sub	x0, x20, #0x6
  40ad1c:	add	x1, x1, #0x68
  40ad20:	mov	x2, #0x7                   	// #7
  40ad24:	bl	402b20 <strncmp@plt>
  40ad28:	cbnz	w0, 40ad50 <__fxstatat@plt+0x7ce0>
  40ad2c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40ad30:	mov	x0, x21
  40ad34:	add	x1, x1, #0x70
  40ad38:	mov	x2, #0x3                   	// #3
  40ad3c:	bl	402b20 <strncmp@plt>
  40ad40:	cbnz	w0, 40ad70 <__fxstatat@plt+0x7d00>
  40ad44:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40ad48:	add	x19, x20, #0x4
  40ad4c:	str	x19, [x0, #1216]
  40ad50:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40ad54:	ldr	x21, [sp, #32]
  40ad58:	str	x19, [x0, #2416]
  40ad5c:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40ad60:	str	x19, [x0, #1168]
  40ad64:	ldp	x19, x20, [sp, #16]
  40ad68:	ldp	x29, x30, [sp], #48
  40ad6c:	ret
  40ad70:	mov	x19, x21
  40ad74:	b	40ad50 <__fxstatat@plt+0x7ce0>
  40ad78:	stp	x29, x30, [sp, #-64]!
  40ad7c:	mov	x29, sp
  40ad80:	stp	x19, x20, [sp, #16]
  40ad84:	mov	x19, x2
  40ad88:	mov	w20, w3
  40ad8c:	mov	w2, w4
  40ad90:	add	x3, sp, #0x20
  40ad94:	bl	40e318 <__fxstatat@plt+0xb2a8>
  40ad98:	cbnz	w0, 40adc8 <__fxstatat@plt+0x7d58>
  40ad9c:	mov	x1, x19
  40ada0:	mov	w2, w20
  40ada4:	add	x0, sp, #0x20
  40ada8:	bl	40e4d8 <__fxstatat@plt+0xb468>
  40adac:	mov	w19, w0
  40adb0:	add	x0, sp, #0x20
  40adb4:	bl	40e2dc <__fxstatat@plt+0xb26c>
  40adb8:	mov	w0, w19
  40adbc:	ldp	x19, x20, [sp, #16]
  40adc0:	ldp	x29, x30, [sp], #64
  40adc4:	ret
  40adc8:	mov	w19, #0xfffffffe            	// #-2
  40adcc:	b	40adb8 <__fxstatat@plt+0x7d48>
  40add0:	stp	x29, x30, [sp, #-64]!
  40add4:	mov	x29, sp
  40add8:	stp	xzr, xzr, [sp, #32]
  40addc:	str	w2, [sp, #32]
  40ade0:	mov	w2, w1
  40ade4:	mov	x1, x0
  40ade8:	add	x0, sp, #0x20
  40adec:	str	x19, [sp, #16]
  40adf0:	stp	xzr, xzr, [sp, #48]
  40adf4:	bl	40e4d8 <__fxstatat@plt+0xb468>
  40adf8:	mov	w19, w0
  40adfc:	add	x0, sp, #0x20
  40ae00:	bl	40e2dc <__fxstatat@plt+0xb26c>
  40ae04:	mov	w0, w19
  40ae08:	ldr	x19, [sp, #16]
  40ae0c:	ldp	x29, x30, [sp], #64
  40ae10:	ret
  40ae14:	stp	xzr, xzr, [x8]
  40ae18:	cmp	w0, #0xa
  40ae1c:	stp	xzr, xzr, [x8, #16]
  40ae20:	stp	xzr, xzr, [x8, #32]
  40ae24:	str	xzr, [x8, #48]
  40ae28:	b.ne	40ae38 <__fxstatat@plt+0x7dc8>  // b.any
  40ae2c:	stp	x29, x30, [sp, #-16]!
  40ae30:	mov	x29, sp
  40ae34:	bl	402c90 <abort@plt>
  40ae38:	str	w0, [x8]
  40ae3c:	ret
  40ae40:	stp	x29, x30, [sp, #-48]!
  40ae44:	mov	w2, #0x5                   	// #5
  40ae48:	mov	x29, sp
  40ae4c:	stp	x19, x20, [sp, #16]
  40ae50:	mov	x20, x0
  40ae54:	str	x21, [sp, #32]
  40ae58:	mov	w21, w1
  40ae5c:	mov	x1, x0
  40ae60:	mov	x0, #0x0                   	// #0
  40ae64:	bl	402f30 <dcgettext@plt>
  40ae68:	mov	x19, x0
  40ae6c:	cmp	x20, x0
  40ae70:	b.ne	40aee4 <__fxstatat@plt+0x7e74>  // b.any
  40ae74:	bl	40e7d8 <__fxstatat@plt+0xb768>
  40ae78:	ldrb	w2, [x0]
  40ae7c:	and	w2, w2, #0xffffffdf
  40ae80:	cmp	w2, #0x55
  40ae84:	b.ne	40aef8 <__fxstatat@plt+0x7e88>  // b.any
  40ae88:	ldrb	w1, [x0, #1]
  40ae8c:	and	w1, w1, #0xffffffdf
  40ae90:	cmp	w1, #0x54
  40ae94:	b.ne	40af70 <__fxstatat@plt+0x7f00>  // b.any
  40ae98:	ldrb	w1, [x0, #2]
  40ae9c:	and	w1, w1, #0xffffffdf
  40aea0:	cmp	w1, #0x46
  40aea4:	b.ne	40af70 <__fxstatat@plt+0x7f00>  // b.any
  40aea8:	ldrb	w1, [x0, #3]
  40aeac:	cmp	w1, #0x2d
  40aeb0:	b.ne	40af70 <__fxstatat@plt+0x7f00>  // b.any
  40aeb4:	ldrb	w1, [x0, #4]
  40aeb8:	cmp	w1, #0x38
  40aebc:	b.ne	40af70 <__fxstatat@plt+0x7f00>  // b.any
  40aec0:	ldrb	w0, [x0, #5]
  40aec4:	cbnz	w0, 40af70 <__fxstatat@plt+0x7f00>
  40aec8:	ldrb	w1, [x19]
  40aecc:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40aed0:	adrp	x19, 412000 <__fxstatat@plt+0xef90>
  40aed4:	add	x0, x0, #0x74
  40aed8:	cmp	w1, #0x60
  40aedc:	add	x19, x19, #0x7f
  40aee0:	csel	x19, x19, x0, eq  // eq = none
  40aee4:	mov	x0, x19
  40aee8:	ldp	x19, x20, [sp, #16]
  40aeec:	ldr	x21, [sp, #32]
  40aef0:	ldp	x29, x30, [sp], #48
  40aef4:	ret
  40aef8:	cmp	w2, #0x47
  40aefc:	b.ne	40af70 <__fxstatat@plt+0x7f00>  // b.any
  40af00:	ldrb	w1, [x0, #1]
  40af04:	and	w1, w1, #0xffffffdf
  40af08:	cmp	w1, #0x42
  40af0c:	b.ne	40af70 <__fxstatat@plt+0x7f00>  // b.any
  40af10:	ldrb	w1, [x0, #2]
  40af14:	cmp	w1, #0x31
  40af18:	b.ne	40af70 <__fxstatat@plt+0x7f00>  // b.any
  40af1c:	ldrb	w1, [x0, #3]
  40af20:	cmp	w1, #0x38
  40af24:	b.ne	40af70 <__fxstatat@plt+0x7f00>  // b.any
  40af28:	ldrb	w1, [x0, #4]
  40af2c:	cmp	w1, #0x30
  40af30:	b.ne	40af70 <__fxstatat@plt+0x7f00>  // b.any
  40af34:	ldrb	w1, [x0, #5]
  40af38:	cmp	w1, #0x33
  40af3c:	b.ne	40af70 <__fxstatat@plt+0x7f00>  // b.any
  40af40:	ldrb	w1, [x0, #6]
  40af44:	cmp	w1, #0x30
  40af48:	b.ne	40af70 <__fxstatat@plt+0x7f00>  // b.any
  40af4c:	ldrb	w0, [x0, #7]
  40af50:	cbnz	w0, 40af70 <__fxstatat@plt+0x7f00>
  40af54:	ldrb	w1, [x19]
  40af58:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40af5c:	adrp	x19, 412000 <__fxstatat@plt+0xef90>
  40af60:	add	x0, x0, #0x78
  40af64:	cmp	w1, #0x60
  40af68:	add	x19, x19, #0x7b
  40af6c:	b	40aee0 <__fxstatat@plt+0x7e70>
  40af70:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40af74:	adrp	x19, 412000 <__fxstatat@plt+0xef90>
  40af78:	cmp	w21, #0x9
  40af7c:	add	x0, x0, #0x83
  40af80:	add	x19, x19, #0x298
  40af84:	b	40aee0 <__fxstatat@plt+0x7e70>
  40af88:	sub	sp, sp, #0xf0
  40af8c:	stp	x29, x30, [sp, #16]
  40af90:	add	x29, sp, #0x10
  40af94:	stp	x19, x20, [sp, #32]
  40af98:	stp	x21, x22, [sp, #48]
  40af9c:	mov	x21, x2
  40afa0:	stp	x23, x24, [sp, #64]
  40afa4:	mov	x24, x3
  40afa8:	stp	x25, x26, [sp, #80]
  40afac:	mov	w25, w4
  40afb0:	mov	x26, x0
  40afb4:	stp	x27, x28, [sp, #96]
  40afb8:	str	x1, [sp, #112]
  40afbc:	str	w5, [sp, #120]
  40afc0:	str	x7, [sp, #128]
  40afc4:	str	x6, [sp, #152]
  40afc8:	bl	402dd0 <__ctype_get_mb_cur_max@plt>
  40afcc:	str	x0, [sp, #160]
  40afd0:	cmp	w25, #0xa
  40afd4:	ldr	x0, [sp, #120]
  40afd8:	str	xzr, [sp, #136]
  40afdc:	ubfx	x28, x0, #1, #1
  40afe0:	mov	w0, #0x1                   	// #1
  40afe4:	str	w0, [sp, #148]
  40afe8:	b.hi	40b1e4 <__fxstatat@plt+0x8174>  // b.pmore
  40afec:	mov	w20, #0x0                   	// #0
  40aff0:	mov	w23, #0x0                   	// #0
  40aff4:	mov	w22, #0x0                   	// #0
  40aff8:	mov	x10, #0x0                   	// #0
  40affc:	mov	x6, #0x0                   	// #0
  40b000:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40b004:	add	x0, x0, #0xd8
  40b008:	ldrb	w0, [x0, w25, uxtw]
  40b00c:	adr	x1, 40b018 <__fxstatat@plt+0x7fa8>
  40b010:	add	x0, x1, w0, sxtb #2
  40b014:	br	x0
  40b018:	ldr	x0, [sp, #112]
  40b01c:	mov	w28, #0x0                   	// #0
  40b020:	str	x0, [sp, #136]
  40b024:	b	40b000 <__fxstatat@plt+0x7f90>
  40b028:	mov	w28, #0x0                   	// #0
  40b02c:	mov	x19, #0x0                   	// #0
  40b030:	b	40b050 <__fxstatat@plt+0x7fe0>
  40b034:	mov	w28, #0x1                   	// #1
  40b038:	adrp	x6, 412000 <__fxstatat@plt+0xef90>
  40b03c:	mov	w22, w28
  40b040:	add	x6, x6, #0x298
  40b044:	mov	x10, #0x1                   	// #1
  40b048:	mov	x19, #0x0                   	// #0
  40b04c:	mov	w25, #0x5                   	// #5
  40b050:	ldr	x0, [sp, #136]
  40b054:	mov	x13, #0x0                   	// #0
  40b058:	str	w20, [sp, #144]
  40b05c:	ldr	x27, [sp, #112]
  40b060:	str	x0, [sp, #112]
  40b064:	cmn	x24, #0x1
  40b068:	b.ne	40ba84 <__fxstatat@plt+0x8a14>  // b.any
  40b06c:	ldrb	w0, [x21, x13]
  40b070:	cmp	w0, #0x0
  40b074:	cset	w14, ne  // ne = any
  40b078:	cmp	w25, #0x2
  40b07c:	cbnz	w14, 40b208 <__fxstatat@plt+0x8198>
  40b080:	cset	w0, eq  // eq = none
  40b084:	cmp	x19, #0x0
  40b088:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40b08c:	b.eq	40b094 <__fxstatat@plt+0x8024>  // b.none
  40b090:	cbnz	w28, 40b31c <__fxstatat@plt+0x82ac>
  40b094:	eor	w5, w28, #0x1
  40b098:	ands	w0, w0, w5
  40b09c:	b.eq	40bae8 <__fxstatat@plt+0x8a78>  // b.none
  40b0a0:	ldr	w1, [sp, #144]
  40b0a4:	cbz	w1, 40baac <__fxstatat@plt+0x8a3c>
  40b0a8:	ldr	w0, [sp, #148]
  40b0ac:	cbz	w0, 40ba8c <__fxstatat@plt+0x8a1c>
  40b0b0:	ldr	w5, [sp, #120]
  40b0b4:	mov	x3, x24
  40b0b8:	ldr	x1, [sp, #112]
  40b0bc:	mov	x2, x21
  40b0c0:	ldr	x7, [sp, #128]
  40b0c4:	mov	w4, #0x5                   	// #5
  40b0c8:	ldr	x6, [sp, #152]
  40b0cc:	ldr	x0, [sp, #240]
  40b0d0:	str	x0, [sp]
  40b0d4:	mov	x0, x26
  40b0d8:	bl	40af88 <__fxstatat@plt+0x7f18>
  40b0dc:	b	40bac8 <__fxstatat@plt+0x8a58>
  40b0e0:	adrp	x6, 412000 <__fxstatat@plt+0xef90>
  40b0e4:	add	x6, x6, #0x298
  40b0e8:	cbnz	w28, 40b1fc <__fxstatat@plt+0x818c>
  40b0ec:	ldr	x0, [sp, #112]
  40b0f0:	cbz	x0, 40b0fc <__fxstatat@plt+0x808c>
  40b0f4:	mov	w0, #0x22                  	// #34
  40b0f8:	strb	w0, [x26]
  40b0fc:	mov	x10, #0x1                   	// #1
  40b100:	mov	w22, #0x1                   	// #1
  40b104:	mov	x19, x10
  40b108:	b	40b050 <__fxstatat@plt+0x7fe0>
  40b10c:	cmp	w25, #0xa
  40b110:	b.eq	40b13c <__fxstatat@plt+0x80cc>  // b.none
  40b114:	mov	w1, w25
  40b118:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40b11c:	add	x0, x0, #0x85
  40b120:	bl	40ae40 <__fxstatat@plt+0x7dd0>
  40b124:	mov	w1, w25
  40b128:	str	x0, [sp, #128]
  40b12c:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40b130:	add	x0, x0, #0x83
  40b134:	bl	40ae40 <__fxstatat@plt+0x7dd0>
  40b138:	str	x0, [sp, #240]
  40b13c:	mov	x19, #0x0                   	// #0
  40b140:	cbnz	w28, 40b150 <__fxstatat@plt+0x80e0>
  40b144:	ldr	x0, [sp, #128]
  40b148:	ldrb	w0, [x0, x19]
  40b14c:	cbnz	w0, 40b168 <__fxstatat@plt+0x80f8>
  40b150:	ldr	x0, [sp, #240]
  40b154:	mov	w22, #0x1                   	// #1
  40b158:	bl	4028b0 <strlen@plt>
  40b15c:	mov	x10, x0
  40b160:	ldr	x6, [sp, #240]
  40b164:	b	40b050 <__fxstatat@plt+0x7fe0>
  40b168:	ldr	x1, [sp, #112]
  40b16c:	cmp	x1, x19
  40b170:	b.ls	40b178 <__fxstatat@plt+0x8108>  // b.plast
  40b174:	strb	w0, [x26, x19]
  40b178:	add	x19, x19, #0x1
  40b17c:	b	40b144 <__fxstatat@plt+0x80d4>
  40b180:	cbnz	w28, 40b1cc <__fxstatat@plt+0x815c>
  40b184:	mov	w22, #0x1                   	// #1
  40b188:	ldr	x0, [sp, #112]
  40b18c:	adrp	x6, 412000 <__fxstatat@plt+0xef90>
  40b190:	add	x6, x6, #0x83
  40b194:	cbz	x0, 40b1a0 <__fxstatat@plt+0x8130>
  40b198:	mov	w0, #0x27                  	// #39
  40b19c:	strb	w0, [x26]
  40b1a0:	mov	x10, #0x1                   	// #1
  40b1a4:	mov	w28, #0x0                   	// #0
  40b1a8:	mov	x19, x10
  40b1ac:	b	40b1dc <__fxstatat@plt+0x816c>
  40b1b0:	cbz	w28, 40b188 <__fxstatat@plt+0x8118>
  40b1b4:	adrp	x6, 412000 <__fxstatat@plt+0xef90>
  40b1b8:	mov	x10, #0x1                   	// #1
  40b1bc:	add	x6, x6, #0x83
  40b1c0:	b	40b02c <__fxstatat@plt+0x7fbc>
  40b1c4:	mov	w28, #0x1                   	// #1
  40b1c8:	mov	w22, w28
  40b1cc:	adrp	x6, 412000 <__fxstatat@plt+0xef90>
  40b1d0:	add	x6, x6, #0x83
  40b1d4:	mov	x10, #0x1                   	// #1
  40b1d8:	mov	x19, #0x0                   	// #0
  40b1dc:	mov	w25, #0x2                   	// #2
  40b1e0:	b	40b050 <__fxstatat@plt+0x7fe0>
  40b1e4:	bl	402c90 <abort@plt>
  40b1e8:	mov	w28, #0x0                   	// #0
  40b1ec:	mov	w22, #0x1                   	// #1
  40b1f0:	b	40b02c <__fxstatat@plt+0x7fbc>
  40b1f4:	mov	w28, #0x1                   	// #1
  40b1f8:	b	40b1cc <__fxstatat@plt+0x815c>
  40b1fc:	mov	w22, w28
  40b200:	mov	x10, #0x1                   	// #1
  40b204:	b	40b02c <__fxstatat@plt+0x7fbc>
  40b208:	add	x0, x21, x13
  40b20c:	str	x0, [sp, #136]
  40b210:	cset	w3, ne  // ne = any
  40b214:	ands	w3, w22, w3
  40b218:	b.eq	40b2cc <__fxstatat@plt+0x825c>  // b.none
  40b21c:	cbz	x10, 40b2cc <__fxstatat@plt+0x825c>
  40b220:	cmp	x10, #0x1
  40b224:	add	x20, x13, x10
  40b228:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  40b22c:	b.ne	40b25c <__fxstatat@plt+0x81ec>  // b.any
  40b230:	mov	x0, x21
  40b234:	stp	x13, x6, [sp, #168]
  40b238:	str	x10, [sp, #184]
  40b23c:	str	w3, [sp, #192]
  40b240:	str	w14, [sp, #200]
  40b244:	bl	4028b0 <strlen@plt>
  40b248:	ldp	x13, x6, [sp, #168]
  40b24c:	mov	x24, x0
  40b250:	ldr	w3, [sp, #192]
  40b254:	ldr	w14, [sp, #200]
  40b258:	ldr	x10, [sp, #184]
  40b25c:	cmp	x20, x24
  40b260:	b.hi	40b2cc <__fxstatat@plt+0x825c>  // b.pmore
  40b264:	ldr	x0, [sp, #136]
  40b268:	mov	x2, x10
  40b26c:	mov	x1, x6
  40b270:	stp	x6, x10, [sp, #168]
  40b274:	str	x13, [sp, #184]
  40b278:	str	w3, [sp, #192]
  40b27c:	str	w14, [sp, #200]
  40b280:	bl	402cf0 <memcmp@plt>
  40b284:	ldr	w3, [sp, #192]
  40b288:	ldr	w14, [sp, #200]
  40b28c:	ldp	x6, x10, [sp, #168]
  40b290:	ldr	x13, [sp, #184]
  40b294:	cbnz	w0, 40b2cc <__fxstatat@plt+0x825c>
  40b298:	cbnz	w28, 40bb14 <__fxstatat@plt+0x8aa4>
  40b29c:	mov	w18, w3
  40b2a0:	ldr	x0, [sp, #136]
  40b2a4:	ldrb	w7, [x0]
  40b2a8:	cmp	w7, #0x3f
  40b2ac:	b.ls	40b2f4 <__fxstatat@plt+0x8284>  // b.plast
  40b2b0:	cmp	w7, #0x5a
  40b2b4:	b.hi	40b3a8 <__fxstatat@plt+0x8338>  // b.pmore
  40b2b8:	cmp	w7, #0x40
  40b2bc:	b.eq	40b3b8 <__fxstatat@plt+0x8348>  // b.none
  40b2c0:	mov	w20, w14
  40b2c4:	mov	w3, #0x0                   	// #0
  40b2c8:	b	40b60c <__fxstatat@plt+0x859c>
  40b2cc:	mov	w18, #0x0                   	// #0
  40b2d0:	b	40b2a0 <__fxstatat@plt+0x8230>
  40b2d4:	cmp	w0, #0x23
  40b2d8:	b.hi	40b3b8 <__fxstatat@plt+0x8348>  // b.pmore
  40b2dc:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40b2e0:	add	x1, x1, #0xe4
  40b2e4:	ldrh	w0, [x1, w0, uxtw #1]
  40b2e8:	adr	x1, 40b2f4 <__fxstatat@plt+0x8284>
  40b2ec:	add	x0, x1, w0, sxth #2
  40b2f0:	br	x0
  40b2f4:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40b2f8:	add	x0, x0, #0x12c
  40b2fc:	ldrh	w0, [x0, w7, uxtw #1]
  40b300:	adr	x1, 40b30c <__fxstatat@plt+0x829c>
  40b304:	add	x0, x1, w0, sxth #2
  40b308:	br	x0
  40b30c:	mov	w0, #0x72                  	// #114
  40b310:	cmp	w28, #0x0
  40b314:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40b318:	b.ne	40b328 <__fxstatat@plt+0x82b8>  // b.any
  40b31c:	mov	w25, #0x2                   	// #2
  40b320:	b	40b564 <__fxstatat@plt+0x84f4>
  40b324:	mov	w0, #0x62                  	// #98
  40b328:	cbz	w22, 40b4ec <__fxstatat@plt+0x847c>
  40b32c:	mov	w7, w0
  40b330:	mov	w20, #0x0                   	// #0
  40b334:	cmp	w25, #0x2
  40b338:	cset	w0, eq  // eq = none
  40b33c:	cbnz	w28, 40b564 <__fxstatat@plt+0x84f4>
  40b340:	eor	w1, w23, #0x1
  40b344:	ands	w0, w0, w1
  40b348:	b.eq	40b38c <__fxstatat@plt+0x831c>  // b.none
  40b34c:	cmp	x27, x19
  40b350:	b.ls	40b35c <__fxstatat@plt+0x82ec>  // b.plast
  40b354:	mov	w1, #0x27                  	// #39
  40b358:	strb	w1, [x26, x19]
  40b35c:	add	x1, x19, #0x1
  40b360:	cmp	x27, x1
  40b364:	b.ls	40b370 <__fxstatat@plt+0x8300>  // b.plast
  40b368:	mov	w2, #0x24                  	// #36
  40b36c:	strb	w2, [x26, x1]
  40b370:	add	x1, x19, #0x2
  40b374:	cmp	x27, x1
  40b378:	b.ls	40b384 <__fxstatat@plt+0x8314>  // b.plast
  40b37c:	mov	w2, #0x27                  	// #39
  40b380:	strb	w2, [x26, x1]
  40b384:	add	x19, x19, #0x3
  40b388:	mov	w23, w0
  40b38c:	cmp	x27, x19
  40b390:	b.ls	40b39c <__fxstatat@plt+0x832c>  // b.plast
  40b394:	mov	w0, #0x5c                  	// #92
  40b398:	strb	w0, [x26, x19]
  40b39c:	add	x19, x19, #0x1
  40b3a0:	mov	w3, w14
  40b3a4:	b	40b648 <__fxstatat@plt+0x85d8>
  40b3a8:	sub	w0, w7, #0x5b
  40b3ac:	and	w1, w0, #0xff
  40b3b0:	cmp	w1, #0x23
  40b3b4:	b.ls	40b2d4 <__fxstatat@plt+0x8264>  // b.plast
  40b3b8:	ldr	x0, [sp, #160]
  40b3bc:	cmp	x0, #0x1
  40b3c0:	b.ne	40b7b8 <__fxstatat@plt+0x8748>  // b.any
  40b3c4:	str	x13, [sp, #136]
  40b3c8:	stp	x6, x10, [sp, #168]
  40b3cc:	str	w7, [sp, #184]
  40b3d0:	str	w18, [sp, #192]
  40b3d4:	str	w14, [sp, #200]
  40b3d8:	bl	402d40 <__ctype_b_loc@plt>
  40b3dc:	ldr	w7, [sp, #184]
  40b3e0:	ldr	x0, [x0]
  40b3e4:	ldp	x15, x6, [sp, #160]
  40b3e8:	ldrh	w20, [x0, w7, uxtw #1]
  40b3ec:	ldr	w18, [sp, #192]
  40b3f0:	ldr	w14, [sp, #200]
  40b3f4:	ldr	x13, [sp, #136]
  40b3f8:	ubfx	x20, x20, #14, #1
  40b3fc:	ldr	x10, [sp, #176]
  40b400:	eor	w3, w20, #0x1
  40b404:	and	w3, w22, w3
  40b408:	ands	w3, w3, #0xff
  40b40c:	b.eq	40b60c <__fxstatat@plt+0x859c>  // b.none
  40b410:	mov	w20, #0x0                   	// #0
  40b414:	b	40b928 <__fxstatat@plt+0x88b8>
  40b418:	cbz	w22, 40b4e4 <__fxstatat@plt+0x8474>
  40b41c:	cmp	w25, #0x2
  40b420:	cset	w0, eq  // eq = none
  40b424:	cbnz	w28, 40bb14 <__fxstatat@plt+0x8aa4>
  40b428:	eor	w1, w23, #0x1
  40b42c:	ands	w1, w0, w1
  40b430:	b.eq	40b4dc <__fxstatat@plt+0x846c>  // b.none
  40b434:	cmp	x27, x19
  40b438:	b.ls	40b444 <__fxstatat@plt+0x83d4>  // b.plast
  40b43c:	mov	w0, #0x27                  	// #39
  40b440:	strb	w0, [x26, x19]
  40b444:	add	x0, x19, #0x1
  40b448:	cmp	x27, x0
  40b44c:	b.ls	40b458 <__fxstatat@plt+0x83e8>  // b.plast
  40b450:	mov	w2, #0x24                  	// #36
  40b454:	strb	w2, [x26, x0]
  40b458:	add	x0, x19, #0x2
  40b45c:	cmp	x27, x0
  40b460:	b.ls	40b46c <__fxstatat@plt+0x83fc>  // b.plast
  40b464:	mov	w2, #0x27                  	// #39
  40b468:	strb	w2, [x26, x0]
  40b46c:	add	x0, x19, #0x3
  40b470:	mov	w23, w1
  40b474:	cmp	x27, x0
  40b478:	b.ls	40b484 <__fxstatat@plt+0x8414>  // b.plast
  40b47c:	mov	w1, #0x5c                  	// #92
  40b480:	strb	w1, [x26, x0]
  40b484:	add	x19, x0, #0x1
  40b488:	cbz	w3, 40ba58 <__fxstatat@plt+0x89e8>
  40b48c:	add	x1, x13, #0x1
  40b490:	cmp	x1, x24
  40b494:	b.cs	40b4d4 <__fxstatat@plt+0x8464>  // b.hs, b.nlast
  40b498:	ldrb	w1, [x21, x1]
  40b49c:	sub	w1, w1, #0x30
  40b4a0:	and	w1, w1, #0xff
  40b4a4:	cmp	w1, #0x9
  40b4a8:	b.hi	40b4d4 <__fxstatat@plt+0x8464>  // b.pmore
  40b4ac:	cmp	x27, x19
  40b4b0:	b.ls	40b4bc <__fxstatat@plt+0x844c>  // b.plast
  40b4b4:	mov	w1, #0x30                  	// #48
  40b4b8:	strb	w1, [x26, x19]
  40b4bc:	add	x1, x0, #0x2
  40b4c0:	cmp	x27, x1
  40b4c4:	b.ls	40b4d0 <__fxstatat@plt+0x8460>  // b.plast
  40b4c8:	mov	w2, #0x30                  	// #48
  40b4cc:	strb	w2, [x26, x1]
  40b4d0:	add	x19, x0, #0x3
  40b4d4:	mov	w20, #0x0                   	// #0
  40b4d8:	b	40ba60 <__fxstatat@plt+0x89f0>
  40b4dc:	mov	x0, x19
  40b4e0:	b	40b474 <__fxstatat@plt+0x8404>
  40b4e4:	ldr	x0, [sp, #120]
  40b4e8:	tbnz	w0, #0, 40b6a0 <__fxstatat@plt+0x8630>
  40b4ec:	mov	w20, #0x0                   	// #0
  40b4f0:	b	40b2c4 <__fxstatat@plt+0x8254>
  40b4f4:	cmp	w25, #0x2
  40b4f8:	b.eq	40b560 <__fxstatat@plt+0x84f0>  // b.none
  40b4fc:	cmp	w25, #0x5
  40b500:	b.ne	40b4ec <__fxstatat@plt+0x847c>  // b.any
  40b504:	ldr	x0, [sp, #120]
  40b508:	tbz	w0, #2, 40b4ec <__fxstatat@plt+0x847c>
  40b50c:	add	x1, x13, #0x2
  40b510:	cmp	x1, x24
  40b514:	b.cs	40b4ec <__fxstatat@plt+0x847c>  // b.hs, b.nlast
  40b518:	ldr	x0, [sp, #136]
  40b51c:	ldrb	w0, [x0, #1]
  40b520:	cmp	w0, #0x3f
  40b524:	b.ne	40b4ec <__fxstatat@plt+0x847c>  // b.any
  40b528:	ldrb	w7, [x21, x1]
  40b52c:	cmp	w7, #0x2f
  40b530:	b.hi	40b59c <__fxstatat@plt+0x852c>  // b.pmore
  40b534:	cmp	w7, #0x20
  40b538:	b.ls	40ba70 <__fxstatat@plt+0x8a00>  // b.plast
  40b53c:	sub	w2, w7, #0x21
  40b540:	cmp	w2, #0xe
  40b544:	b.hi	40ba68 <__fxstatat@plt+0x89f8>  // b.pmore
  40b548:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40b54c:	add	x0, x0, #0x1ac
  40b550:	ldrh	w0, [x0, w2, uxtw #1]
  40b554:	adr	x2, 40b560 <__fxstatat@plt+0x84f0>
  40b558:	add	x0, x2, w0, sxth #2
  40b55c:	br	x0
  40b560:	cbz	w28, 40b4ec <__fxstatat@plt+0x847c>
  40b564:	ldr	x0, [sp, #240]
  40b568:	cmp	w22, #0x0
  40b56c:	str	x0, [sp]
  40b570:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40b574:	ldr	w0, [sp, #120]
  40b578:	mov	x3, x24
  40b57c:	mov	x2, x21
  40b580:	mov	x1, x27
  40b584:	and	w5, w0, #0xfffffffd
  40b588:	mov	x6, #0x0                   	// #0
  40b58c:	mov	w0, #0x4                   	// #4
  40b590:	csel	w4, w25, w0, ne  // ne = any
  40b594:	ldr	x7, [sp, #128]
  40b598:	b	40b0d4 <__fxstatat@plt+0x8064>
  40b59c:	sub	w2, w7, #0x3c
  40b5a0:	and	w2, w2, #0xff
  40b5a4:	cmp	w2, #0x2
  40b5a8:	b.hi	40ba70 <__fxstatat@plt+0x8a00>  // b.pmore
  40b5ac:	cbnz	w28, 40b564 <__fxstatat@plt+0x84f4>
  40b5b0:	cmp	x27, x19
  40b5b4:	b.ls	40b5c0 <__fxstatat@plt+0x8550>  // b.plast
  40b5b8:	mov	w0, #0x3f                  	// #63
  40b5bc:	strb	w0, [x26, x19]
  40b5c0:	add	x0, x19, #0x1
  40b5c4:	cmp	x27, x0
  40b5c8:	b.ls	40b5d4 <__fxstatat@plt+0x8564>  // b.plast
  40b5cc:	mov	w2, #0x22                  	// #34
  40b5d0:	strb	w2, [x26, x0]
  40b5d4:	add	x0, x19, #0x2
  40b5d8:	cmp	x27, x0
  40b5dc:	b.ls	40b5e8 <__fxstatat@plt+0x8578>  // b.plast
  40b5e0:	mov	w2, #0x22                  	// #34
  40b5e4:	strb	w2, [x26, x0]
  40b5e8:	add	x0, x19, #0x3
  40b5ec:	cmp	x27, x0
  40b5f0:	b.ls	40b5fc <__fxstatat@plt+0x858c>  // b.plast
  40b5f4:	mov	w2, #0x3f                  	// #63
  40b5f8:	strb	w2, [x26, x0]
  40b5fc:	add	x19, x19, #0x4
  40b600:	mov	x13, x1
  40b604:	mov	w20, #0x0                   	// #0
  40b608:	mov	w3, #0x0                   	// #0
  40b60c:	cmp	w25, #0x2
  40b610:	eor	w0, w22, #0x1
  40b614:	cset	w1, eq  // eq = none
  40b618:	orr	w0, w1, w0
  40b61c:	tst	w0, #0xff
  40b620:	b.eq	40b628 <__fxstatat@plt+0x85b8>  // b.none
  40b624:	cbz	w28, 40b644 <__fxstatat@plt+0x85d4>
  40b628:	ldr	x0, [sp, #152]
  40b62c:	cbz	x0, 40b644 <__fxstatat@plt+0x85d4>
  40b630:	ldr	x1, [sp, #152]
  40b634:	ubfx	x0, x7, #5, #8
  40b638:	ldr	w0, [x1, x0, lsl #2]
  40b63c:	lsr	w0, w0, w7
  40b640:	tbnz	w0, #0, 40b334 <__fxstatat@plt+0x82c4>
  40b644:	cbnz	w18, 40b334 <__fxstatat@plt+0x82c4>
  40b648:	eor	w3, w3, #0x1
  40b64c:	tst	w23, w3
  40b650:	b.eq	40b680 <__fxstatat@plt+0x8610>  // b.none
  40b654:	cmp	x27, x19
  40b658:	b.ls	40b664 <__fxstatat@plt+0x85f4>  // b.plast
  40b65c:	mov	w0, #0x27                  	// #39
  40b660:	strb	w0, [x26, x19]
  40b664:	add	x0, x19, #0x1
  40b668:	cmp	x27, x0
  40b66c:	b.ls	40b678 <__fxstatat@plt+0x8608>  // b.plast
  40b670:	mov	w1, #0x27                  	// #39
  40b674:	strb	w1, [x26, x0]
  40b678:	add	x19, x19, #0x2
  40b67c:	mov	w23, #0x0                   	// #0
  40b680:	cmp	x27, x19
  40b684:	b.ls	40b68c <__fxstatat@plt+0x861c>  // b.plast
  40b688:	strb	w7, [x26, x19]
  40b68c:	ldr	w0, [sp, #148]
  40b690:	cmp	w20, #0x0
  40b694:	add	x19, x19, #0x1
  40b698:	csel	w0, w0, wzr, ne  // ne = any
  40b69c:	str	w0, [sp, #148]
  40b6a0:	add	x13, x13, #0x1
  40b6a4:	b	40b064 <__fxstatat@plt+0x7ff4>
  40b6a8:	mov	w0, #0x74                  	// #116
  40b6ac:	b	40b310 <__fxstatat@plt+0x82a0>
  40b6b0:	mov	w0, #0x76                  	// #118
  40b6b4:	b	40b328 <__fxstatat@plt+0x82b8>
  40b6b8:	cmp	w25, #0x2
  40b6bc:	b.ne	40b6d0 <__fxstatat@plt+0x8660>  // b.any
  40b6c0:	cbnz	w28, 40b564 <__fxstatat@plt+0x84f4>
  40b6c4:	mov	w20, #0x0                   	// #0
  40b6c8:	mov	w3, #0x0                   	// #0
  40b6cc:	b	40b648 <__fxstatat@plt+0x85d8>
  40b6d0:	cmp	w22, #0x0
  40b6d4:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  40b6d8:	b.eq	40b6e0 <__fxstatat@plt+0x8670>  // b.none
  40b6dc:	cbnz	x10, 40b6c4 <__fxstatat@plt+0x8654>
  40b6e0:	mov	w0, w7
  40b6e4:	b	40b310 <__fxstatat@plt+0x82a0>
  40b6e8:	mov	w0, #0x6e                  	// #110
  40b6ec:	b	40b310 <__fxstatat@plt+0x82a0>
  40b6f0:	mov	w0, #0x61                  	// #97
  40b6f4:	b	40b328 <__fxstatat@plt+0x82b8>
  40b6f8:	mov	w0, #0x66                  	// #102
  40b6fc:	b	40b328 <__fxstatat@plt+0x82b8>
  40b700:	cmn	x24, #0x1
  40b704:	b.ne	40b730 <__fxstatat@plt+0x86c0>  // b.any
  40b708:	ldrb	w0, [x21, #1]
  40b70c:	cmp	w0, #0x0
  40b710:	cset	w0, ne  // ne = any
  40b714:	cbnz	w0, 40b4ec <__fxstatat@plt+0x847c>
  40b718:	cbnz	x13, 40b4ec <__fxstatat@plt+0x847c>
  40b71c:	mov	w20, w14
  40b720:	cmp	w25, #0x2
  40b724:	csel	w3, w28, wzr, eq  // eq = none
  40b728:	cbz	w3, 40b60c <__fxstatat@plt+0x859c>
  40b72c:	b	40b31c <__fxstatat@plt+0x82ac>
  40b730:	cmp	x24, #0x1
  40b734:	b	40b710 <__fxstatat@plt+0x86a0>
  40b738:	mov	w20, #0x0                   	// #0
  40b73c:	b	40b720 <__fxstatat@plt+0x86b0>
  40b740:	cmp	w25, #0x2
  40b744:	b.ne	40ba78 <__fxstatat@plt+0x8a08>  // b.any
  40b748:	cbnz	w28, 40b564 <__fxstatat@plt+0x84f4>
  40b74c:	ldr	x0, [sp, #112]
  40b750:	cmp	x27, #0x0
  40b754:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  40b758:	b.eq	40b7ac <__fxstatat@plt+0x873c>  // b.none
  40b75c:	cmp	x27, x19
  40b760:	b.ls	40b76c <__fxstatat@plt+0x86fc>  // b.plast
  40b764:	mov	w0, #0x27                  	// #39
  40b768:	strb	w0, [x26, x19]
  40b76c:	add	x0, x19, #0x1
  40b770:	cmp	x0, x27
  40b774:	b.cs	40b780 <__fxstatat@plt+0x8710>  // b.hs, b.nlast
  40b778:	mov	w1, #0x5c                  	// #92
  40b77c:	strb	w1, [x26, x0]
  40b780:	add	x0, x19, #0x2
  40b784:	cmp	x0, x27
  40b788:	b.cs	40b794 <__fxstatat@plt+0x8724>  // b.hs, b.nlast
  40b78c:	mov	w1, #0x27                  	// #39
  40b790:	strb	w1, [x26, x0]
  40b794:	add	x19, x19, #0x3
  40b798:	mov	w20, w14
  40b79c:	mov	w3, #0x0                   	// #0
  40b7a0:	mov	w23, #0x0                   	// #0
  40b7a4:	str	w14, [sp, #144]
  40b7a8:	b	40b60c <__fxstatat@plt+0x859c>
  40b7ac:	str	x27, [sp, #112]
  40b7b0:	mov	x27, #0x0                   	// #0
  40b7b4:	b	40b76c <__fxstatat@plt+0x86fc>
  40b7b8:	str	xzr, [sp, #232]
  40b7bc:	cmn	x24, #0x1
  40b7c0:	b.ne	40b7f8 <__fxstatat@plt+0x8788>  // b.any
  40b7c4:	mov	x0, x21
  40b7c8:	stp	x13, x6, [sp, #168]
  40b7cc:	str	x10, [sp, #184]
  40b7d0:	str	w7, [sp, #192]
  40b7d4:	str	w18, [sp, #200]
  40b7d8:	str	w14, [sp, #208]
  40b7dc:	bl	4028b0 <strlen@plt>
  40b7e0:	ldp	x13, x6, [sp, #168]
  40b7e4:	mov	x24, x0
  40b7e8:	ldr	w7, [sp, #192]
  40b7ec:	ldr	w18, [sp, #200]
  40b7f0:	ldr	w14, [sp, #208]
  40b7f4:	ldr	x10, [sp, #184]
  40b7f8:	mov	w20, w14
  40b7fc:	mov	x15, #0x0                   	// #0
  40b800:	add	x2, x13, x15
  40b804:	add	x3, sp, #0xe8
  40b808:	add	x1, x21, x2
  40b80c:	add	x0, sp, #0xe4
  40b810:	sub	x2, x24, x2
  40b814:	stp	x1, x13, [sp, #168]
  40b818:	stp	x15, x6, [sp, #184]
  40b81c:	str	x10, [sp, #200]
  40b820:	stp	w7, w18, [sp, #208]
  40b824:	str	w14, [sp, #216]
  40b828:	bl	40e1a8 <__fxstatat@plt+0xb138>
  40b82c:	ldp	w7, w18, [sp, #208]
  40b830:	mov	x3, x0
  40b834:	ldr	w14, [sp, #216]
  40b838:	ldp	x13, x15, [sp, #176]
  40b83c:	ldp	x6, x10, [sp, #192]
  40b840:	cbz	x0, 40b920 <__fxstatat@plt+0x88b0>
  40b844:	cmn	x0, #0x1
  40b848:	b.eq	40b870 <__fxstatat@plt+0x8800>  // b.none
  40b84c:	cmn	x0, #0x2
  40b850:	ldr	x1, [sp, #168]
  40b854:	b.ne	40b880 <__fxstatat@plt+0x8810>  // b.any
  40b858:	add	x0, x13, x15
  40b85c:	cmp	x24, x0
  40b860:	b.ls	40b870 <__fxstatat@plt+0x8800>  // b.plast
  40b864:	ldr	x0, [sp, #136]
  40b868:	ldrb	w0, [x0, x15]
  40b86c:	cbnz	w0, 40b878 <__fxstatat@plt+0x8808>
  40b870:	mov	w20, #0x0                   	// #0
  40b874:	b	40b920 <__fxstatat@plt+0x88b0>
  40b878:	add	x15, x15, #0x1
  40b87c:	b	40b858 <__fxstatat@plt+0x87e8>
  40b880:	cmp	w28, #0x0
  40b884:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40b888:	b.ne	40b8cc <__fxstatat@plt+0x885c>  // b.any
  40b88c:	mov	x0, #0x1                   	// #1
  40b890:	b	40b8c4 <__fxstatat@plt+0x8854>
  40b894:	ldrb	w2, [x1, x0]
  40b898:	sub	w2, w2, #0x5b
  40b89c:	and	w2, w2, #0xff
  40b8a0:	cmp	w2, #0x21
  40b8a4:	b.hi	40b8c0 <__fxstatat@plt+0x8850>  // b.pmore
  40b8a8:	mov	x4, #0x1                   	// #1
  40b8ac:	lsl	x2, x4, x2
  40b8b0:	mov	x4, #0x2b                  	// #43
  40b8b4:	movk	x4, #0x2, lsl #32
  40b8b8:	tst	x2, x4
  40b8bc:	b.ne	40b31c <__fxstatat@plt+0x82ac>  // b.any
  40b8c0:	add	x0, x0, #0x1
  40b8c4:	cmp	x0, x3
  40b8c8:	b.ne	40b894 <__fxstatat@plt+0x8824>  // b.any
  40b8cc:	ldr	w0, [sp, #228]
  40b8d0:	stp	x15, x13, [sp, #168]
  40b8d4:	stp	x6, x10, [sp, #184]
  40b8d8:	str	w7, [sp, #200]
  40b8dc:	stp	w18, w14, [sp, #208]
  40b8e0:	str	x3, [sp, #216]
  40b8e4:	bl	402f90 <iswprint@plt>
  40b8e8:	ldr	x15, [sp, #168]
  40b8ec:	cmp	w0, #0x0
  40b8f0:	ldr	x3, [sp, #216]
  40b8f4:	csel	w20, w20, wzr, ne  // ne = any
  40b8f8:	add	x0, sp, #0xe8
  40b8fc:	add	x15, x15, x3
  40b900:	str	x15, [sp, #168]
  40b904:	str	x15, [sp, #216]
  40b908:	bl	402cb0 <mbsinit@plt>
  40b90c:	ldr	w7, [sp, #200]
  40b910:	ldp	w18, w14, [sp, #208]
  40b914:	ldp	x15, x13, [sp, #168]
  40b918:	ldp	x6, x10, [sp, #184]
  40b91c:	cbz	w0, 40b800 <__fxstatat@plt+0x8790>
  40b920:	cmp	x15, #0x1
  40b924:	b.ls	40b400 <__fxstatat@plt+0x8390>  // b.plast
  40b928:	eor	w0, w20, #0x1
  40b92c:	add	x15, x13, x15
  40b930:	and	w0, w22, w0
  40b934:	mov	w3, #0x0                   	// #0
  40b938:	and	w0, w0, #0xff
  40b93c:	mov	w16, #0x5c                  	// #92
  40b940:	mov	w1, #0x27                  	// #39
  40b944:	mov	w17, #0x24                  	// #36
  40b948:	cbz	w0, 40ba3c <__fxstatat@plt+0x89cc>
  40b94c:	cmp	w25, #0x2
  40b950:	cset	w3, eq  // eq = none
  40b954:	cbnz	w28, 40bb14 <__fxstatat@plt+0x8aa4>
  40b958:	eor	w2, w23, #0x1
  40b95c:	ands	w2, w3, w2
  40b960:	b.eq	40b998 <__fxstatat@plt+0x8928>  // b.none
  40b964:	cmp	x27, x19
  40b968:	b.ls	40b970 <__fxstatat@plt+0x8900>  // b.plast
  40b96c:	strb	w1, [x26, x19]
  40b970:	add	x3, x19, #0x1
  40b974:	cmp	x27, x3
  40b978:	b.ls	40b980 <__fxstatat@plt+0x8910>  // b.plast
  40b97c:	strb	w17, [x26, x3]
  40b980:	add	x3, x19, #0x2
  40b984:	cmp	x27, x3
  40b988:	b.ls	40b990 <__fxstatat@plt+0x8920>  // b.plast
  40b98c:	strb	w1, [x26, x3]
  40b990:	add	x19, x19, #0x3
  40b994:	mov	w23, w2
  40b998:	cmp	x27, x19
  40b99c:	b.ls	40b9a4 <__fxstatat@plt+0x8934>  // b.plast
  40b9a0:	strb	w16, [x26, x19]
  40b9a4:	add	x3, x19, #0x1
  40b9a8:	cmp	x27, x3
  40b9ac:	b.ls	40b9bc <__fxstatat@plt+0x894c>  // b.plast
  40b9b0:	lsr	w2, w7, #6
  40b9b4:	add	w2, w2, #0x30
  40b9b8:	strb	w2, [x26, x3]
  40b9bc:	add	x3, x19, #0x2
  40b9c0:	cmp	x27, x3
  40b9c4:	b.ls	40b9d4 <__fxstatat@plt+0x8964>  // b.plast
  40b9c8:	ubfx	x2, x7, #3, #3
  40b9cc:	add	w2, w2, #0x30
  40b9d0:	strb	w2, [x26, x3]
  40b9d4:	and	w7, w7, #0x7
  40b9d8:	add	x19, x19, #0x3
  40b9dc:	add	w7, w7, #0x30
  40b9e0:	mov	w3, w0
  40b9e4:	add	x2, x13, #0x1
  40b9e8:	eor	w14, w3, #0x1
  40b9ec:	and	w14, w23, w14
  40b9f0:	cmp	x2, x15
  40b9f4:	b.cs	40b648 <__fxstatat@plt+0x85d8>  // b.hs, b.nlast
  40b9f8:	cbz	w14, 40ba20 <__fxstatat@plt+0x89b0>
  40b9fc:	cmp	x27, x19
  40ba00:	b.ls	40ba08 <__fxstatat@plt+0x8998>  // b.plast
  40ba04:	strb	w1, [x26, x19]
  40ba08:	add	x13, x19, #0x1
  40ba0c:	cmp	x27, x13
  40ba10:	b.ls	40ba18 <__fxstatat@plt+0x89a8>  // b.plast
  40ba14:	strb	w1, [x26, x13]
  40ba18:	add	x19, x19, #0x2
  40ba1c:	mov	w23, #0x0                   	// #0
  40ba20:	cmp	x27, x19
  40ba24:	b.ls	40ba2c <__fxstatat@plt+0x89bc>  // b.plast
  40ba28:	strb	w7, [x26, x19]
  40ba2c:	ldrb	w7, [x21, x2]
  40ba30:	add	x19, x19, #0x1
  40ba34:	mov	x13, x2
  40ba38:	b	40b948 <__fxstatat@plt+0x88d8>
  40ba3c:	cbz	w18, 40b9e4 <__fxstatat@plt+0x8974>
  40ba40:	cmp	x27, x19
  40ba44:	b.ls	40ba4c <__fxstatat@plt+0x89dc>  // b.plast
  40ba48:	strb	w16, [x26, x19]
  40ba4c:	add	x19, x19, #0x1
  40ba50:	mov	w18, #0x0                   	// #0
  40ba54:	b	40b9e4 <__fxstatat@plt+0x8974>
  40ba58:	mov	w3, w22
  40ba5c:	mov	w20, #0x0                   	// #0
  40ba60:	mov	w7, #0x30                  	// #48
  40ba64:	b	40b60c <__fxstatat@plt+0x859c>
  40ba68:	mov	w7, #0x3f                  	// #63
  40ba6c:	b	40b4ec <__fxstatat@plt+0x847c>
  40ba70:	mov	w7, w0
  40ba74:	b	40b4ec <__fxstatat@plt+0x847c>
  40ba78:	mov	w20, w14
  40ba7c:	str	w14, [sp, #144]
  40ba80:	b	40b2c4 <__fxstatat@plt+0x8254>
  40ba84:	cmp	x24, x13
  40ba88:	b	40b074 <__fxstatat@plt+0x8004>
  40ba8c:	ldr	x0, [sp, #112]
  40ba90:	cmp	x27, #0x0
  40ba94:	cset	w28, eq  // eq = none
  40ba98:	mov	w25, #0x2                   	// #2
  40ba9c:	cmp	x0, #0x0
  40baa0:	csel	w20, w28, wzr, ne  // ne = any
  40baa4:	cbnz	w20, 40b018 <__fxstatat@plt+0x7fa8>
  40baa8:	ldr	w0, [sp, #144]
  40baac:	cmp	x6, #0x0
  40bab0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40bab4:	mov	x0, x19
  40bab8:	b.ne	40bb0c <__fxstatat@plt+0x8a9c>  // b.any
  40babc:	cmp	x27, x0
  40bac0:	b.ls	40bac8 <__fxstatat@plt+0x8a58>  // b.plast
  40bac4:	strb	wzr, [x26, x0]
  40bac8:	ldp	x29, x30, [sp, #16]
  40bacc:	ldp	x19, x20, [sp, #32]
  40bad0:	ldp	x21, x22, [sp, #48]
  40bad4:	ldp	x23, x24, [sp, #64]
  40bad8:	ldp	x25, x26, [sp, #80]
  40badc:	ldp	x27, x28, [sp, #96]
  40bae0:	add	sp, sp, #0xf0
  40bae4:	ret
  40bae8:	mov	w0, w5
  40baec:	b	40baac <__fxstatat@plt+0x8a3c>
  40baf0:	cmp	x27, x0
  40baf4:	b.ls	40bafc <__fxstatat@plt+0x8a8c>  // b.plast
  40baf8:	strb	w1, [x26, x0]
  40bafc:	add	x0, x0, #0x1
  40bb00:	ldrb	w1, [x6, x0]
  40bb04:	cbnz	w1, 40baf0 <__fxstatat@plt+0x8a80>
  40bb08:	b	40babc <__fxstatat@plt+0x8a4c>
  40bb0c:	sub	x6, x6, x19
  40bb10:	b	40bb00 <__fxstatat@plt+0x8a90>
  40bb14:	mov	w22, w28
  40bb18:	b	40b564 <__fxstatat@plt+0x84f4>
  40bb1c:	sub	sp, sp, #0x80
  40bb20:	stp	x29, x30, [sp, #16]
  40bb24:	add	x29, sp, #0x10
  40bb28:	stp	x19, x20, [sp, #32]
  40bb2c:	mov	w19, w0
  40bb30:	mov	x20, x3
  40bb34:	stp	x21, x22, [sp, #48]
  40bb38:	stp	x23, x24, [sp, #64]
  40bb3c:	mov	x24, x1
  40bb40:	stp	x25, x26, [sp, #80]
  40bb44:	mov	x25, x2
  40bb48:	stp	x27, x28, [sp, #96]
  40bb4c:	bl	402fd0 <__errno_location@plt>
  40bb50:	mov	x23, x0
  40bb54:	ldr	w0, [x0]
  40bb58:	adrp	x27, 426000 <__fxstatat@plt+0x22f90>
  40bb5c:	str	w0, [sp, #116]
  40bb60:	ldr	x28, [x27, #1080]
  40bb64:	tbz	w19, #31, 40bb6c <__fxstatat@plt+0x8afc>
  40bb68:	bl	402c90 <abort@plt>
  40bb6c:	add	x22, x27, #0x438
  40bb70:	ldr	w0, [x22, #8]
  40bb74:	cmp	w0, w19
  40bb78:	b.gt	40bbe4 <__fxstatat@plt+0x8b74>
  40bb7c:	mov	w0, #0x7fffffff            	// #2147483647
  40bb80:	cmp	w19, w0
  40bb84:	b.ne	40bb8c <__fxstatat@plt+0x8b1c>  // b.any
  40bb88:	bl	40ddd8 <__fxstatat@plt+0xad68>
  40bb8c:	add	x2, x22, #0x10
  40bb90:	add	w26, w19, #0x1
  40bb94:	cmp	x28, x2
  40bb98:	str	x2, [sp, #120]
  40bb9c:	csel	x0, x28, xzr, ne  // ne = any
  40bba0:	sbfiz	x1, x26, #4, #32
  40bba4:	bl	40dc44 <__fxstatat@plt+0xabd4>
  40bba8:	str	x0, [x27, #1080]
  40bbac:	ldr	x2, [sp, #120]
  40bbb0:	mov	x21, x0
  40bbb4:	cmp	x28, x2
  40bbb8:	b.ne	40bbc4 <__fxstatat@plt+0x8b54>  // b.any
  40bbbc:	ldp	x0, x1, [x22, #16]
  40bbc0:	stp	x0, x1, [x21]
  40bbc4:	ldr	w0, [x22, #8]
  40bbc8:	mov	x28, x21
  40bbcc:	mov	w1, #0x0                   	// #0
  40bbd0:	sub	w2, w26, w0
  40bbd4:	add	x0, x21, w0, sxtw #4
  40bbd8:	sbfiz	x2, x2, #4, #32
  40bbdc:	bl	402b70 <memset@plt>
  40bbe0:	str	w26, [x22, #8]
  40bbe4:	sbfiz	x9, x19, #4, #32
  40bbe8:	add	x19, x28, w19, sxtw #4
  40bbec:	ldp	x7, x0, [x20, #40]
  40bbf0:	add	x27, x20, #0x8
  40bbf4:	ldp	w4, w26, [x20]
  40bbf8:	mov	x6, x27
  40bbfc:	ldr	x22, [x28, x9]
  40bc00:	orr	w26, w26, #0x1
  40bc04:	ldr	x21, [x19, #8]
  40bc08:	str	x0, [sp]
  40bc0c:	mov	x3, x25
  40bc10:	mov	x2, x24
  40bc14:	mov	x1, x22
  40bc18:	mov	w5, w26
  40bc1c:	mov	x0, x21
  40bc20:	str	x9, [sp, #120]
  40bc24:	bl	40af88 <__fxstatat@plt+0x7f18>
  40bc28:	cmp	x22, x0
  40bc2c:	b.hi	40bc88 <__fxstatat@plt+0x8c18>  // b.pmore
  40bc30:	ldr	x9, [sp, #120]
  40bc34:	add	x22, x0, #0x1
  40bc38:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40bc3c:	add	x0, x0, #0x978
  40bc40:	cmp	x21, x0
  40bc44:	str	x22, [x28, x9]
  40bc48:	b.eq	40bc54 <__fxstatat@plt+0x8be4>  // b.none
  40bc4c:	mov	x0, x21
  40bc50:	bl	402db0 <free@plt>
  40bc54:	mov	x0, x22
  40bc58:	bl	40dbe4 <__fxstatat@plt+0xab74>
  40bc5c:	ldp	x7, x1, [x20, #40]
  40bc60:	mov	x21, x0
  40bc64:	ldr	w4, [x20]
  40bc68:	mov	x6, x27
  40bc6c:	str	x0, [x19, #8]
  40bc70:	mov	w5, w26
  40bc74:	str	x1, [sp]
  40bc78:	mov	x3, x25
  40bc7c:	mov	x2, x24
  40bc80:	mov	x1, x22
  40bc84:	bl	40af88 <__fxstatat@plt+0x7f18>
  40bc88:	ldr	w0, [sp, #116]
  40bc8c:	ldp	x29, x30, [sp, #16]
  40bc90:	ldp	x19, x20, [sp, #32]
  40bc94:	ldp	x25, x26, [sp, #80]
  40bc98:	ldp	x27, x28, [sp, #96]
  40bc9c:	str	w0, [x23]
  40bca0:	mov	x0, x21
  40bca4:	ldp	x21, x22, [sp, #48]
  40bca8:	ldp	x23, x24, [sp, #64]
  40bcac:	add	sp, sp, #0x80
  40bcb0:	ret
  40bcb4:	stp	x29, x30, [sp, #-48]!
  40bcb8:	mov	x29, sp
  40bcbc:	stp	x19, x20, [sp, #16]
  40bcc0:	mov	x19, x0
  40bcc4:	str	x21, [sp, #32]
  40bcc8:	bl	402fd0 <__errno_location@plt>
  40bccc:	ldr	w21, [x0]
  40bcd0:	mov	x20, x0
  40bcd4:	cbnz	x19, 40bce4 <__fxstatat@plt+0x8c74>
  40bcd8:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  40bcdc:	add	x19, x19, #0x978
  40bce0:	add	x19, x19, #0x100
  40bce4:	mov	x0, x19
  40bce8:	mov	x1, #0x38                  	// #56
  40bcec:	bl	40dd80 <__fxstatat@plt+0xad10>
  40bcf0:	str	w21, [x20]
  40bcf4:	ldp	x19, x20, [sp, #16]
  40bcf8:	ldr	x21, [sp, #32]
  40bcfc:	ldp	x29, x30, [sp], #48
  40bd00:	ret
  40bd04:	cbnz	x0, 40bd14 <__fxstatat@plt+0x8ca4>
  40bd08:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40bd0c:	add	x0, x0, #0x978
  40bd10:	add	x0, x0, #0x100
  40bd14:	ldr	w0, [x0]
  40bd18:	ret
  40bd1c:	cbnz	x0, 40bd2c <__fxstatat@plt+0x8cbc>
  40bd20:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40bd24:	add	x0, x0, #0x978
  40bd28:	add	x0, x0, #0x100
  40bd2c:	str	w1, [x0]
  40bd30:	ret
  40bd34:	and	w1, w1, #0xff
  40bd38:	cbnz	x0, 40bd48 <__fxstatat@plt+0x8cd8>
  40bd3c:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40bd40:	add	x0, x0, #0x978
  40bd44:	add	x0, x0, #0x100
  40bd48:	ubfx	x4, x1, #5, #3
  40bd4c:	add	x0, x0, #0x8
  40bd50:	and	w3, w1, #0x1f
  40bd54:	lsl	x4, x4, #2
  40bd58:	ldr	w6, [x0, x4]
  40bd5c:	lsr	w5, w6, w3
  40bd60:	eor	w1, w5, w2
  40bd64:	and	w1, w1, #0x1
  40bd68:	lsl	w1, w1, w3
  40bd6c:	eor	w1, w1, w6
  40bd70:	str	w1, [x0, x4]
  40bd74:	and	w0, w5, #0x1
  40bd78:	ret
  40bd7c:	mov	x2, x0
  40bd80:	cbnz	x0, 40bd90 <__fxstatat@plt+0x8d20>
  40bd84:	adrp	x2, 426000 <__fxstatat@plt+0x22f90>
  40bd88:	add	x2, x2, #0x978
  40bd8c:	add	x2, x2, #0x100
  40bd90:	ldr	w0, [x2, #4]
  40bd94:	str	w1, [x2, #4]
  40bd98:	ret
  40bd9c:	cbnz	x0, 40bdac <__fxstatat@plt+0x8d3c>
  40bda0:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40bda4:	add	x0, x0, #0x978
  40bda8:	add	x0, x0, #0x100
  40bdac:	mov	w3, #0xa                   	// #10
  40bdb0:	str	w3, [x0]
  40bdb4:	cmp	x1, #0x0
  40bdb8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40bdbc:	b.ne	40bdcc <__fxstatat@plt+0x8d5c>  // b.any
  40bdc0:	stp	x29, x30, [sp, #-16]!
  40bdc4:	mov	x29, sp
  40bdc8:	bl	402c90 <abort@plt>
  40bdcc:	stp	x1, x2, [x0, #40]
  40bdd0:	ret
  40bdd4:	sub	sp, sp, #0x60
  40bdd8:	stp	x29, x30, [sp, #16]
  40bddc:	add	x29, sp, #0x10
  40bde0:	stp	x19, x20, [sp, #32]
  40bde4:	stp	x21, x22, [sp, #48]
  40bde8:	mov	x21, x0
  40bdec:	mov	x22, x1
  40bdf0:	stp	x23, x24, [sp, #64]
  40bdf4:	mov	x23, x2
  40bdf8:	mov	x24, x3
  40bdfc:	str	x25, [sp, #80]
  40be00:	cbnz	x4, 40be64 <__fxstatat@plt+0x8df4>
  40be04:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  40be08:	add	x19, x19, #0x978
  40be0c:	add	x19, x19, #0x100
  40be10:	bl	402fd0 <__errno_location@plt>
  40be14:	ldr	w25, [x0]
  40be18:	mov	x20, x0
  40be1c:	add	x6, x19, #0x8
  40be20:	ldr	x0, [x19, #48]
  40be24:	str	x0, [sp]
  40be28:	mov	x3, x24
  40be2c:	mov	x2, x23
  40be30:	ldp	w4, w5, [x19]
  40be34:	mov	x1, x22
  40be38:	ldr	x7, [x19, #40]
  40be3c:	mov	x0, x21
  40be40:	bl	40af88 <__fxstatat@plt+0x7f18>
  40be44:	ldp	x29, x30, [sp, #16]
  40be48:	ldp	x21, x22, [sp, #48]
  40be4c:	ldp	x23, x24, [sp, #64]
  40be50:	str	w25, [x20]
  40be54:	ldp	x19, x20, [sp, #32]
  40be58:	ldr	x25, [sp, #80]
  40be5c:	add	sp, sp, #0x60
  40be60:	ret
  40be64:	mov	x19, x4
  40be68:	b	40be10 <__fxstatat@plt+0x8da0>
  40be6c:	sub	sp, sp, #0x80
  40be70:	stp	x29, x30, [sp, #16]
  40be74:	add	x29, sp, #0x10
  40be78:	stp	x19, x20, [sp, #32]
  40be7c:	mov	x20, x2
  40be80:	stp	x21, x22, [sp, #48]
  40be84:	stp	x23, x24, [sp, #64]
  40be88:	mov	x23, x0
  40be8c:	mov	x24, x1
  40be90:	stp	x25, x26, [sp, #80]
  40be94:	stp	x27, x28, [sp, #96]
  40be98:	cbnz	x3, 40bf68 <__fxstatat@plt+0x8ef8>
  40be9c:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  40bea0:	add	x19, x19, #0x978
  40bea4:	add	x19, x19, #0x100
  40bea8:	bl	402fd0 <__errno_location@plt>
  40beac:	ldr	w8, [x0]
  40beb0:	mov	x22, x0
  40beb4:	ldr	w5, [x19, #4]
  40beb8:	ldr	x0, [x19, #48]
  40bebc:	str	x0, [sp]
  40bec0:	cmp	x20, #0x0
  40bec4:	add	x28, x19, #0x8
  40bec8:	cset	w25, eq  // eq = none
  40becc:	ldr	w4, [x19]
  40bed0:	ldr	x7, [x19, #40]
  40bed4:	orr	w25, w25, w5
  40bed8:	mov	x6, x28
  40bedc:	mov	x3, x24
  40bee0:	mov	x2, x23
  40bee4:	mov	w5, w25
  40bee8:	mov	x1, #0x0                   	// #0
  40beec:	mov	x0, #0x0                   	// #0
  40bef0:	str	w8, [sp, #124]
  40bef4:	bl	40af88 <__fxstatat@plt+0x7f18>
  40bef8:	add	x27, x0, #0x1
  40befc:	mov	x21, x0
  40bf00:	mov	x0, x27
  40bf04:	bl	40dbe4 <__fxstatat@plt+0xab74>
  40bf08:	ldr	x1, [x19, #48]
  40bf0c:	str	x1, [sp]
  40bf10:	mov	x26, x0
  40bf14:	mov	x6, x28
  40bf18:	ldr	w4, [x19]
  40bf1c:	mov	w5, w25
  40bf20:	ldr	x7, [x19, #40]
  40bf24:	mov	x3, x24
  40bf28:	mov	x2, x23
  40bf2c:	mov	x1, x27
  40bf30:	bl	40af88 <__fxstatat@plt+0x7f18>
  40bf34:	ldr	w8, [sp, #124]
  40bf38:	str	w8, [x22]
  40bf3c:	cbz	x20, 40bf44 <__fxstatat@plt+0x8ed4>
  40bf40:	str	x21, [x20]
  40bf44:	mov	x0, x26
  40bf48:	ldp	x29, x30, [sp, #16]
  40bf4c:	ldp	x19, x20, [sp, #32]
  40bf50:	ldp	x21, x22, [sp, #48]
  40bf54:	ldp	x23, x24, [sp, #64]
  40bf58:	ldp	x25, x26, [sp, #80]
  40bf5c:	ldp	x27, x28, [sp, #96]
  40bf60:	add	sp, sp, #0x80
  40bf64:	ret
  40bf68:	mov	x19, x3
  40bf6c:	b	40bea8 <__fxstatat@plt+0x8e38>
  40bf70:	mov	x3, x2
  40bf74:	mov	x2, #0x0                   	// #0
  40bf78:	b	40be6c <__fxstatat@plt+0x8dfc>
  40bf7c:	stp	x29, x30, [sp, #-64]!
  40bf80:	mov	x29, sp
  40bf84:	stp	x19, x20, [sp, #16]
  40bf88:	adrp	x20, 426000 <__fxstatat@plt+0x22f90>
  40bf8c:	add	x19, x20, #0x438
  40bf90:	stp	x21, x22, [sp, #32]
  40bf94:	mov	x22, #0x0                   	// #0
  40bf98:	ldr	x21, [x20, #1080]
  40bf9c:	str	x23, [sp, #48]
  40bfa0:	add	x23, x21, #0x8
  40bfa4:	ldr	w0, [x19, #8]
  40bfa8:	add	x22, x22, #0x1
  40bfac:	cmp	w0, w22
  40bfb0:	b.gt	40c008 <__fxstatat@plt+0x8f98>
  40bfb4:	ldr	x0, [x21, #8]
  40bfb8:	adrp	x22, 426000 <__fxstatat@plt+0x22f90>
  40bfbc:	add	x22, x22, #0x978
  40bfc0:	cmp	x0, x22
  40bfc4:	b.eq	40bfd4 <__fxstatat@plt+0x8f64>  // b.none
  40bfc8:	bl	402db0 <free@plt>
  40bfcc:	mov	x0, #0x100                 	// #256
  40bfd0:	stp	x0, x22, [x19, #16]
  40bfd4:	add	x22, x19, #0x10
  40bfd8:	cmp	x21, x22
  40bfdc:	b.eq	40bfec <__fxstatat@plt+0x8f7c>  // b.none
  40bfe0:	mov	x0, x21
  40bfe4:	bl	402db0 <free@plt>
  40bfe8:	str	x22, [x20, #1080]
  40bfec:	mov	w0, #0x1                   	// #1
  40bff0:	str	w0, [x19, #8]
  40bff4:	ldp	x19, x20, [sp, #16]
  40bff8:	ldp	x21, x22, [sp, #32]
  40bffc:	ldr	x23, [sp, #48]
  40c000:	ldp	x29, x30, [sp], #64
  40c004:	ret
  40c008:	lsl	x0, x22, #4
  40c00c:	ldr	x0, [x23, x0]
  40c010:	bl	402db0 <free@plt>
  40c014:	b	40bfa4 <__fxstatat@plt+0x8f34>
  40c018:	adrp	x3, 426000 <__fxstatat@plt+0x22f90>
  40c01c:	add	x3, x3, #0x978
  40c020:	add	x3, x3, #0x100
  40c024:	mov	x2, #0xffffffffffffffff    	// #-1
  40c028:	b	40bb1c <__fxstatat@plt+0x8aac>
  40c02c:	adrp	x3, 426000 <__fxstatat@plt+0x22f90>
  40c030:	add	x3, x3, #0x978
  40c034:	add	x3, x3, #0x100
  40c038:	b	40bb1c <__fxstatat@plt+0x8aac>
  40c03c:	mov	x1, x0
  40c040:	mov	w0, #0x0                   	// #0
  40c044:	b	40c018 <__fxstatat@plt+0x8fa8>
  40c048:	mov	x2, x1
  40c04c:	mov	x1, x0
  40c050:	mov	w0, #0x0                   	// #0
  40c054:	b	40c02c <__fxstatat@plt+0x8fbc>
  40c058:	stp	x29, x30, [sp, #-96]!
  40c05c:	add	x8, sp, #0x28
  40c060:	mov	x29, sp
  40c064:	stp	x19, x20, [sp, #16]
  40c068:	mov	x20, x2
  40c06c:	mov	w19, w0
  40c070:	mov	w0, w1
  40c074:	bl	40ae14 <__fxstatat@plt+0x7da4>
  40c078:	add	x3, sp, #0x28
  40c07c:	mov	x1, x20
  40c080:	mov	w0, w19
  40c084:	mov	x2, #0xffffffffffffffff    	// #-1
  40c088:	bl	40bb1c <__fxstatat@plt+0x8aac>
  40c08c:	ldp	x19, x20, [sp, #16]
  40c090:	ldp	x29, x30, [sp], #96
  40c094:	ret
  40c098:	stp	x29, x30, [sp, #-112]!
  40c09c:	add	x8, sp, #0x38
  40c0a0:	mov	x29, sp
  40c0a4:	stp	x19, x20, [sp, #16]
  40c0a8:	mov	x20, x2
  40c0ac:	mov	w19, w0
  40c0b0:	mov	w0, w1
  40c0b4:	str	x21, [sp, #32]
  40c0b8:	mov	x21, x3
  40c0bc:	bl	40ae14 <__fxstatat@plt+0x7da4>
  40c0c0:	add	x3, sp, #0x38
  40c0c4:	mov	x2, x21
  40c0c8:	mov	x1, x20
  40c0cc:	mov	w0, w19
  40c0d0:	bl	40bb1c <__fxstatat@plt+0x8aac>
  40c0d4:	ldp	x19, x20, [sp, #16]
  40c0d8:	ldr	x21, [sp, #32]
  40c0dc:	ldp	x29, x30, [sp], #112
  40c0e0:	ret
  40c0e4:	mov	x2, x1
  40c0e8:	mov	w1, w0
  40c0ec:	mov	w0, #0x0                   	// #0
  40c0f0:	b	40c058 <__fxstatat@plt+0x8fe8>
  40c0f4:	mov	x3, x2
  40c0f8:	mov	x2, x1
  40c0fc:	mov	w1, w0
  40c100:	mov	w0, #0x0                   	// #0
  40c104:	b	40c098 <__fxstatat@plt+0x9028>
  40c108:	stp	x29, x30, [sp, #-112]!
  40c10c:	mov	x29, sp
  40c110:	stp	x19, x20, [sp, #16]
  40c114:	mov	x20, x1
  40c118:	adrp	x1, 426000 <__fxstatat@plt+0x22f90>
  40c11c:	add	x1, x1, #0x978
  40c120:	mov	x19, x0
  40c124:	add	x1, x1, #0x100
  40c128:	str	x21, [sp, #32]
  40c12c:	and	w21, w2, #0xff
  40c130:	mov	x2, #0x38                  	// #56
  40c134:	add	x0, sp, x2
  40c138:	bl	402890 <memcpy@plt>
  40c13c:	mov	w1, w21
  40c140:	add	x0, sp, #0x38
  40c144:	mov	w2, #0x1                   	// #1
  40c148:	bl	40bd34 <__fxstatat@plt+0x8cc4>
  40c14c:	add	x3, sp, #0x38
  40c150:	mov	x2, x20
  40c154:	mov	x1, x19
  40c158:	mov	w0, #0x0                   	// #0
  40c15c:	bl	40bb1c <__fxstatat@plt+0x8aac>
  40c160:	ldp	x19, x20, [sp, #16]
  40c164:	ldr	x21, [sp, #32]
  40c168:	ldp	x29, x30, [sp], #112
  40c16c:	ret
  40c170:	mov	w2, w1
  40c174:	mov	x1, #0xffffffffffffffff    	// #-1
  40c178:	b	40c108 <__fxstatat@plt+0x9098>
  40c17c:	mov	w1, #0x3a                  	// #58
  40c180:	b	40c170 <__fxstatat@plt+0x9100>
  40c184:	mov	w2, #0x3a                  	// #58
  40c188:	b	40c108 <__fxstatat@plt+0x9098>
  40c18c:	stp	x29, x30, [sp, #-160]!
  40c190:	add	x8, sp, #0x20
  40c194:	mov	x29, sp
  40c198:	stp	x19, x20, [sp, #16]
  40c19c:	mov	x20, x2
  40c1a0:	mov	w19, w0
  40c1a4:	mov	w0, w1
  40c1a8:	bl	40ae14 <__fxstatat@plt+0x7da4>
  40c1ac:	add	x1, sp, #0x20
  40c1b0:	add	x0, sp, #0x68
  40c1b4:	mov	x2, #0x38                  	// #56
  40c1b8:	bl	402890 <memcpy@plt>
  40c1bc:	add	x0, sp, #0x68
  40c1c0:	mov	w2, #0x1                   	// #1
  40c1c4:	mov	w1, #0x3a                  	// #58
  40c1c8:	bl	40bd34 <__fxstatat@plt+0x8cc4>
  40c1cc:	add	x3, sp, #0x68
  40c1d0:	mov	x1, x20
  40c1d4:	mov	w0, w19
  40c1d8:	mov	x2, #0xffffffffffffffff    	// #-1
  40c1dc:	bl	40bb1c <__fxstatat@plt+0x8aac>
  40c1e0:	ldp	x19, x20, [sp, #16]
  40c1e4:	ldp	x29, x30, [sp], #160
  40c1e8:	ret
  40c1ec:	stp	x29, x30, [sp, #-128]!
  40c1f0:	mov	x29, sp
  40c1f4:	stp	x21, x22, [sp, #32]
  40c1f8:	mov	x22, x1
  40c1fc:	adrp	x1, 426000 <__fxstatat@plt+0x22f90>
  40c200:	add	x1, x1, #0x978
  40c204:	mov	x21, x4
  40c208:	add	x1, x1, #0x100
  40c20c:	stp	x19, x20, [sp, #16]
  40c210:	mov	x20, x3
  40c214:	mov	w19, w0
  40c218:	add	x0, sp, #0x48
  40c21c:	str	x23, [sp, #48]
  40c220:	mov	x23, x2
  40c224:	mov	x2, #0x38                  	// #56
  40c228:	bl	402890 <memcpy@plt>
  40c22c:	mov	x2, x23
  40c230:	mov	x1, x22
  40c234:	add	x0, sp, #0x48
  40c238:	bl	40bd9c <__fxstatat@plt+0x8d2c>
  40c23c:	add	x3, sp, #0x48
  40c240:	mov	x2, x21
  40c244:	mov	x1, x20
  40c248:	mov	w0, w19
  40c24c:	bl	40bb1c <__fxstatat@plt+0x8aac>
  40c250:	ldp	x19, x20, [sp, #16]
  40c254:	ldp	x21, x22, [sp, #32]
  40c258:	ldr	x23, [sp, #48]
  40c25c:	ldp	x29, x30, [sp], #128
  40c260:	ret
  40c264:	mov	x4, #0xffffffffffffffff    	// #-1
  40c268:	b	40c1ec <__fxstatat@plt+0x917c>
  40c26c:	mov	x3, x2
  40c270:	mov	x2, x1
  40c274:	mov	x1, x0
  40c278:	mov	w0, #0x0                   	// #0
  40c27c:	b	40c264 <__fxstatat@plt+0x91f4>
  40c280:	mov	x4, x3
  40c284:	mov	x3, x2
  40c288:	mov	x2, x1
  40c28c:	mov	x1, x0
  40c290:	mov	w0, #0x0                   	// #0
  40c294:	b	40c1ec <__fxstatat@plt+0x917c>
  40c298:	adrp	x3, 426000 <__fxstatat@plt+0x22f90>
  40c29c:	add	x3, x3, #0x438
  40c2a0:	add	x3, x3, #0x20
  40c2a4:	b	40bb1c <__fxstatat@plt+0x8aac>
  40c2a8:	mov	x2, x1
  40c2ac:	mov	x1, x0
  40c2b0:	mov	w0, #0x0                   	// #0
  40c2b4:	b	40c298 <__fxstatat@plt+0x9228>
  40c2b8:	mov	x2, #0xffffffffffffffff    	// #-1
  40c2bc:	b	40c298 <__fxstatat@plt+0x9228>
  40c2c0:	mov	x1, x0
  40c2c4:	mov	w0, #0x0                   	// #0
  40c2c8:	b	40c2b8 <__fxstatat@plt+0x9248>
  40c2cc:	stp	x29, x30, [sp, #-336]!
  40c2d0:	mov	x29, sp
  40c2d4:	stp	x19, x20, [sp, #16]
  40c2d8:	stp	x21, x22, [sp, #32]
  40c2dc:	mov	x22, x1
  40c2e0:	mov	x21, x3
  40c2e4:	stp	x23, x24, [sp, #48]
  40c2e8:	mov	w24, w0
  40c2ec:	mov	w23, w2
  40c2f0:	str	x25, [sp, #64]
  40c2f4:	mov	w25, w4
  40c2f8:	bl	402dc0 <renameat2@plt>
  40c2fc:	mov	w19, w0
  40c300:	tbz	w0, #31, 40c370 <__fxstatat@plt+0x9300>
  40c304:	bl	402fd0 <__errno_location@plt>
  40c308:	mov	x20, x0
  40c30c:	ldr	w0, [x0]
  40c310:	cmp	w0, #0x26
  40c314:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  40c318:	b.eq	40c324 <__fxstatat@plt+0x92b4>  // b.none
  40c31c:	cmp	w0, #0x5f
  40c320:	b.ne	40c370 <__fxstatat@plt+0x9300>  // b.any
  40c324:	cbz	w25, 40c38c <__fxstatat@plt+0x931c>
  40c328:	tst	w25, #0xfffffffe
  40c32c:	b.eq	40c33c <__fxstatat@plt+0x92cc>  // b.none
  40c330:	mov	w0, #0x5f                  	// #95
  40c334:	str	w0, [x20]
  40c338:	b	40c36c <__fxstatat@plt+0x92fc>
  40c33c:	add	x2, sp, #0xd0
  40c340:	mov	x1, x21
  40c344:	mov	w0, w23
  40c348:	bl	40c934 <__fxstatat@plt+0x98c4>
  40c34c:	cbz	w0, 40c35c <__fxstatat@plt+0x92ec>
  40c350:	ldr	w0, [x20]
  40c354:	cmp	w0, #0x4b
  40c358:	b.ne	40c364 <__fxstatat@plt+0x92f4>  // b.any
  40c35c:	mov	w0, #0x11                  	// #17
  40c360:	b	40c334 <__fxstatat@plt+0x92c4>
  40c364:	cmp	w0, #0x2
  40c368:	b.eq	40c3cc <__fxstatat@plt+0x935c>  // b.none
  40c36c:	mov	w19, #0xffffffff            	// #-1
  40c370:	mov	w0, w19
  40c374:	ldp	x19, x20, [sp, #16]
  40c378:	ldp	x21, x22, [sp, #32]
  40c37c:	ldp	x23, x24, [sp, #48]
  40c380:	ldr	x25, [sp, #64]
  40c384:	ldp	x29, x30, [sp], #336
  40c388:	ret
  40c38c:	mov	w25, #0x0                   	// #0
  40c390:	mov	x0, x22
  40c394:	bl	4028b0 <strlen@plt>
  40c398:	mov	x19, x0
  40c39c:	mov	x0, x21
  40c3a0:	bl	4028b0 <strlen@plt>
  40c3a4:	cmp	x19, #0x0
  40c3a8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40c3ac:	b.ne	40c3d4 <__fxstatat@plt+0x9364>  // b.any
  40c3b0:	mov	x3, x21
  40c3b4:	mov	w2, w23
  40c3b8:	mov	x1, x22
  40c3bc:	mov	w0, w24
  40c3c0:	bl	402e00 <renameat@plt>
  40c3c4:	mov	w19, w0
  40c3c8:	b	40c370 <__fxstatat@plt+0x9300>
  40c3cc:	mov	w25, #0x1                   	// #1
  40c3d0:	b	40c390 <__fxstatat@plt+0x9320>
  40c3d4:	add	x19, x22, x19
  40c3d8:	add	x0, x21, x0
  40c3dc:	ldurb	w2, [x19, #-1]
  40c3e0:	ldurb	w1, [x0, #-1]
  40c3e4:	mov	w0, #0x2f                  	// #47
  40c3e8:	cmp	w2, #0x2f
  40c3ec:	ccmp	w1, w0, #0x4, ne  // ne = any
  40c3f0:	b.ne	40c3b0 <__fxstatat@plt+0x9340>  // b.any
  40c3f4:	add	x2, sp, #0x50
  40c3f8:	mov	x1, x22
  40c3fc:	mov	w0, w24
  40c400:	bl	40c934 <__fxstatat@plt+0x98c4>
  40c404:	cbnz	w0, 40c36c <__fxstatat@plt+0x92fc>
  40c408:	cbz	w25, 40c424 <__fxstatat@plt+0x93b4>
  40c40c:	ldr	w0, [sp, #96]
  40c410:	and	w0, w0, #0xf000
  40c414:	cmp	w0, #0x4, lsl #12
  40c418:	b.eq	40c3b0 <__fxstatat@plt+0x9340>  // b.none
  40c41c:	mov	w0, #0x2                   	// #2
  40c420:	b	40c334 <__fxstatat@plt+0x92c4>
  40c424:	add	x2, sp, #0xd0
  40c428:	mov	x1, x21
  40c42c:	mov	w0, w23
  40c430:	bl	40c934 <__fxstatat@plt+0x98c4>
  40c434:	cbz	w0, 40c458 <__fxstatat@plt+0x93e8>
  40c438:	ldr	w0, [x20]
  40c43c:	cmp	w0, #0x2
  40c440:	b.ne	40c36c <__fxstatat@plt+0x92fc>  // b.any
  40c444:	ldr	w0, [sp, #96]
  40c448:	and	w0, w0, #0xf000
  40c44c:	cmp	w0, #0x4, lsl #12
  40c450:	b.ne	40c36c <__fxstatat@plt+0x92fc>  // b.any
  40c454:	b	40c3b0 <__fxstatat@plt+0x9340>
  40c458:	ldr	w0, [sp, #224]
  40c45c:	and	w0, w0, #0xf000
  40c460:	cmp	w0, #0x4, lsl #12
  40c464:	b.eq	40c470 <__fxstatat@plt+0x9400>  // b.none
  40c468:	mov	w0, #0x14                  	// #20
  40c46c:	b	40c334 <__fxstatat@plt+0x92c4>
  40c470:	ldr	w0, [sp, #96]
  40c474:	and	w0, w0, #0xf000
  40c478:	cmp	w0, #0x4, lsl #12
  40c47c:	b.eq	40c3b0 <__fxstatat@plt+0x9340>  // b.none
  40c480:	mov	w0, #0x15                  	// #21
  40c484:	b	40c334 <__fxstatat@plt+0x92c4>
  40c488:	stp	x29, x30, [sp, #-64]!
  40c48c:	mov	x29, sp
  40c490:	stp	x19, x20, [sp, #16]
  40c494:	mov	x19, x2
  40c498:	stp	x21, x22, [sp, #32]
  40c49c:	mov	w21, w0
  40c4a0:	mov	x22, x1
  40c4a4:	str	x23, [sp, #48]
  40c4a8:	mov	x23, #0x7ff00000            	// #2146435072
  40c4ac:	mov	x2, x19
  40c4b0:	mov	x1, x22
  40c4b4:	mov	w0, w21
  40c4b8:	bl	402c80 <write@plt>
  40c4bc:	mov	x20, x0
  40c4c0:	tbz	x0, #63, 40c4e4 <__fxstatat@plt+0x9474>
  40c4c4:	bl	402fd0 <__errno_location@plt>
  40c4c8:	ldr	w0, [x0]
  40c4cc:	cmp	w0, #0x4
  40c4d0:	b.eq	40c4ac <__fxstatat@plt+0x943c>  // b.none
  40c4d4:	cmp	w0, #0x16
  40c4d8:	b.ne	40c4e4 <__fxstatat@plt+0x9474>  // b.any
  40c4dc:	cmp	x19, x23
  40c4e0:	b.hi	40c4fc <__fxstatat@plt+0x948c>  // b.pmore
  40c4e4:	mov	x0, x20
  40c4e8:	ldp	x19, x20, [sp, #16]
  40c4ec:	ldp	x21, x22, [sp, #32]
  40c4f0:	ldr	x23, [sp, #48]
  40c4f4:	ldp	x29, x30, [sp], #64
  40c4f8:	ret
  40c4fc:	mov	x19, #0x7ff00000            	// #2146435072
  40c500:	b	40c4ac <__fxstatat@plt+0x943c>
  40c504:	stp	x29, x30, [sp, #-336]!
  40c508:	mov	x29, sp
  40c50c:	stp	x19, x20, [sp, #16]
  40c510:	mov	x20, x1
  40c514:	stp	x21, x22, [sp, #32]
  40c518:	mov	x21, x3
  40c51c:	mov	w22, w2
  40c520:	stp	x23, x24, [sp, #48]
  40c524:	mov	w23, w0
  40c528:	mov	x0, x1
  40c52c:	str	x25, [sp, #64]
  40c530:	bl	409920 <__fxstatat@plt+0x68b0>
  40c534:	mov	x19, x0
  40c538:	mov	x0, x21
  40c53c:	bl	409920 <__fxstatat@plt+0x68b0>
  40c540:	mov	x24, x0
  40c544:	mov	x0, x19
  40c548:	bl	409970 <__fxstatat@plt+0x6900>
  40c54c:	mov	x25, x0
  40c550:	mov	x0, x24
  40c554:	bl	409970 <__fxstatat@plt+0x6900>
  40c558:	cmp	x25, x0
  40c55c:	b.ne	40c648 <__fxstatat@plt+0x95d8>  // b.any
  40c560:	mov	x0, x19
  40c564:	mov	x2, x25
  40c568:	mov	x1, x24
  40c56c:	bl	402cf0 <memcmp@plt>
  40c570:	mov	w19, w0
  40c574:	cbnz	w0, 40c648 <__fxstatat@plt+0x95d8>
  40c578:	mov	x0, x20
  40c57c:	bl	40984c <__fxstatat@plt+0x67dc>
  40c580:	add	x2, sp, #0x50
  40c584:	mov	x20, x0
  40c588:	mov	x1, x0
  40c58c:	mov	w3, #0x100                 	// #256
  40c590:	mov	w0, w23
  40c594:	bl	40f670 <__fxstatat@plt+0xc600>
  40c598:	cbz	w0, 40c5b8 <__fxstatat@plt+0x9548>
  40c59c:	bl	402fd0 <__errno_location@plt>
  40c5a0:	ldr	w1, [x0]
  40c5a4:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  40c5a8:	mov	x3, x20
  40c5ac:	add	x2, x2, #0x9a3
  40c5b0:	mov	w0, #0x1                   	// #1
  40c5b4:	bl	4028f0 <error@plt>
  40c5b8:	mov	x0, x20
  40c5bc:	bl	402db0 <free@plt>
  40c5c0:	mov	x0, x21
  40c5c4:	bl	40984c <__fxstatat@plt+0x67dc>
  40c5c8:	add	x2, sp, #0xd0
  40c5cc:	mov	x20, x0
  40c5d0:	mov	x1, x0
  40c5d4:	mov	w3, #0x100                 	// #256
  40c5d8:	mov	w0, w22
  40c5dc:	bl	40f670 <__fxstatat@plt+0xc600>
  40c5e0:	cbz	w0, 40c600 <__fxstatat@plt+0x9590>
  40c5e4:	bl	402fd0 <__errno_location@plt>
  40c5e8:	ldr	w1, [x0]
  40c5ec:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  40c5f0:	mov	x3, x20
  40c5f4:	add	x2, x2, #0x9a3
  40c5f8:	mov	w0, #0x1                   	// #1
  40c5fc:	bl	4028f0 <error@plt>
  40c600:	ldr	x1, [sp, #88]
  40c604:	ldr	x0, [sp, #216]
  40c608:	cmp	x1, x0
  40c60c:	b.ne	40c620 <__fxstatat@plt+0x95b0>  // b.any
  40c610:	ldr	x1, [sp, #80]
  40c614:	ldr	x0, [sp, #208]
  40c618:	cmp	x1, x0
  40c61c:	cset	w19, eq  // eq = none
  40c620:	and	w19, w19, #0x1
  40c624:	mov	x0, x20
  40c628:	bl	402db0 <free@plt>
  40c62c:	mov	w0, w19
  40c630:	ldp	x19, x20, [sp, #16]
  40c634:	ldp	x21, x22, [sp, #32]
  40c638:	ldp	x23, x24, [sp, #48]
  40c63c:	ldr	x25, [sp, #64]
  40c640:	ldp	x29, x30, [sp], #336
  40c644:	ret
  40c648:	mov	w19, #0x0                   	// #0
  40c64c:	b	40c62c <__fxstatat@plt+0x95bc>
  40c650:	mov	x3, x1
  40c654:	mov	w2, #0xffffff9c            	// #-100
  40c658:	mov	x1, x0
  40c65c:	mov	w0, w2
  40c660:	b	40c504 <__fxstatat@plt+0x9494>
  40c664:	ldr	x2, [x0, #8]
  40c668:	ldr	x1, [x1, #8]
  40c66c:	cmp	x2, x1
  40c670:	cset	w0, hi  // hi = pmore
  40c674:	csinv	w0, w0, wzr, cs  // cs = hs, nlast
  40c678:	ret
  40c67c:	ldr	x0, [x0]
  40c680:	ldr	x1, [x1]
  40c684:	b	402d30 <strcmp@plt>
  40c688:	stp	x29, x30, [sp, #-144]!
  40c68c:	mov	x29, sp
  40c690:	stp	x23, x24, [sp, #48]
  40c694:	mov	x23, x0
  40c698:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40c69c:	add	x0, x0, #0x250
  40c6a0:	stp	x19, x20, [sp, #16]
  40c6a4:	stp	x21, x22, [sp, #32]
  40c6a8:	stp	x25, x26, [sp, #64]
  40c6ac:	stp	x27, x28, [sp, #80]
  40c6b0:	ldr	x26, [x0, w1, uxtw #3]
  40c6b4:	cbz	x23, 40c804 <__fxstatat@plt+0x9794>
  40c6b8:	bl	402fd0 <__errno_location@plt>
  40c6bc:	mov	x24, x0
  40c6c0:	mov	x20, #0x0                   	// #0
  40c6c4:	mov	x22, #0x0                   	// #0
  40c6c8:	mov	x21, #0x0                   	// #0
  40c6cc:	mov	x25, #0x0                   	// #0
  40c6d0:	mov	x19, #0x0                   	// #0
  40c6d4:	str	xzr, [sp, #104]
  40c6d8:	str	wzr, [x24]
  40c6dc:	mov	x0, x23
  40c6e0:	bl	402bd0 <readdir@plt>
  40c6e4:	mov	x28, x0
  40c6e8:	cbz	x0, 40c7e4 <__fxstatat@plt+0x9774>
  40c6ec:	add	x27, x0, #0x13
  40c6f0:	ldrb	w0, [x0, #19]
  40c6f4:	cmp	w0, #0x2e
  40c6f8:	b.ne	40c78c <__fxstatat@plt+0x971c>  // b.any
  40c6fc:	ldrb	w0, [x28, #20]
  40c700:	cmp	w0, #0x2e
  40c704:	cset	x0, eq  // eq = none
  40c708:	add	x0, x0, #0x1
  40c70c:	ldrb	w0, [x27, x0]
  40c710:	cbz	w0, 40c6d8 <__fxstatat@plt+0x9668>
  40c714:	mov	x0, x27
  40c718:	bl	4028b0 <strlen@plt>
  40c71c:	add	x4, x0, #0x1
  40c720:	adds	x0, x20, x4
  40c724:	str	x0, [sp, #112]
  40c728:	cset	x0, cs  // cs = hs, nlast
  40c72c:	cbz	x26, 40c794 <__fxstatat@plt+0x9724>
  40c730:	ldr	x0, [sp, #104]
  40c734:	cmp	x22, x0
  40c738:	b.ne	40c75c <__fxstatat@plt+0x96ec>  // b.any
  40c73c:	mov	x0, x21
  40c740:	add	x1, sp, #0x88
  40c744:	mov	x2, #0x10                  	// #16
  40c748:	str	x22, [sp, #136]
  40c74c:	bl	40dcb4 <__fxstatat@plt+0xac44>
  40c750:	mov	x21, x0
  40c754:	ldr	x0, [sp, #136]
  40c758:	str	x0, [sp, #104]
  40c75c:	lsl	x1, x22, #4
  40c760:	mov	x0, x27
  40c764:	str	x1, [sp, #120]
  40c768:	add	x20, x21, x22, lsl #4
  40c76c:	add	x22, x22, #0x1
  40c770:	bl	40ddb0 <__fxstatat@plt+0xad40>
  40c774:	ldr	x1, [sp, #120]
  40c778:	str	x0, [x21, x1]
  40c77c:	ldr	x0, [x28]
  40c780:	str	x0, [x20, #8]
  40c784:	ldr	x20, [sp, #112]
  40c788:	b	40c6d8 <__fxstatat@plt+0x9668>
  40c78c:	mov	x0, #0x0                   	// #0
  40c790:	b	40c70c <__fxstatat@plt+0x969c>
  40c794:	sub	x1, x25, x20
  40c798:	cmp	x1, x4
  40c79c:	b.hi	40c7d0 <__fxstatat@plt+0x9760>  // b.pmore
  40c7a0:	adds	x1, x20, x4
  40c7a4:	str	x1, [sp, #136]
  40c7a8:	cbz	x0, 40c7b0 <__fxstatat@plt+0x9740>
  40c7ac:	bl	40ddd8 <__fxstatat@plt+0xad68>
  40c7b0:	mov	x0, x19
  40c7b4:	add	x1, sp, #0x88
  40c7b8:	mov	x2, #0x1                   	// #1
  40c7bc:	str	x4, [sp, #120]
  40c7c0:	bl	40dcb4 <__fxstatat@plt+0xac44>
  40c7c4:	mov	x19, x0
  40c7c8:	ldr	x4, [sp, #120]
  40c7cc:	ldr	x25, [sp, #136]
  40c7d0:	mov	x2, x4
  40c7d4:	mov	x1, x27
  40c7d8:	add	x0, x19, x20
  40c7dc:	bl	402890 <memcpy@plt>
  40c7e0:	b	40c784 <__fxstatat@plt+0x9714>
  40c7e4:	ldr	w23, [x24]
  40c7e8:	cbz	w23, 40c824 <__fxstatat@plt+0x97b4>
  40c7ec:	mov	x0, x21
  40c7f0:	bl	402db0 <free@plt>
  40c7f4:	mov	x0, x19
  40c7f8:	bl	402db0 <free@plt>
  40c7fc:	str	w23, [x24]
  40c800:	mov	x23, #0x0                   	// #0
  40c804:	mov	x0, x23
  40c808:	ldp	x19, x20, [sp, #16]
  40c80c:	ldp	x21, x22, [sp, #32]
  40c810:	ldp	x23, x24, [sp, #48]
  40c814:	ldp	x25, x26, [sp, #64]
  40c818:	ldp	x27, x28, [sp, #80]
  40c81c:	ldp	x29, x30, [sp], #144
  40c820:	ret
  40c824:	cbz	x26, 40c8a0 <__fxstatat@plt+0x9830>
  40c828:	cbz	x22, 40c840 <__fxstatat@plt+0x97d0>
  40c82c:	mov	x3, x26
  40c830:	mov	x1, x22
  40c834:	mov	x0, x21
  40c838:	mov	x2, #0x10                  	// #16
  40c83c:	bl	4029c0 <qsort@plt>
  40c840:	add	x0, x20, #0x1
  40c844:	bl	40dbe4 <__fxstatat@plt+0xab74>
  40c848:	mov	x19, x0
  40c84c:	mov	x23, #0x0                   	// #0
  40c850:	mov	x20, #0x0                   	// #0
  40c854:	add	x24, x19, x20
  40c858:	cmp	x22, x23
  40c85c:	b.ne	40c874 <__fxstatat@plt+0x9804>  // b.any
  40c860:	mov	x0, x21
  40c864:	bl	402db0 <free@plt>
  40c868:	mov	x23, x19
  40c86c:	strb	wzr, [x19, x20]
  40c870:	b	40c804 <__fxstatat@plt+0x9794>
  40c874:	lsl	x25, x23, #4
  40c878:	mov	x0, x24
  40c87c:	add	x23, x23, #0x1
  40c880:	ldr	x1, [x21, x25]
  40c884:	bl	402a30 <stpcpy@plt>
  40c888:	sub	x0, x0, x24
  40c88c:	add	x0, x0, #0x1
  40c890:	add	x20, x20, x0
  40c894:	ldr	x0, [x21, x25]
  40c898:	bl	402db0 <free@plt>
  40c89c:	b	40c854 <__fxstatat@plt+0x97e4>
  40c8a0:	cmp	x25, x20
  40c8a4:	b.ne	40c868 <__fxstatat@plt+0x97f8>  // b.any
  40c8a8:	mov	x0, x19
  40c8ac:	add	x1, x20, #0x1
  40c8b0:	bl	40dc44 <__fxstatat@plt+0xabd4>
  40c8b4:	mov	x19, x0
  40c8b8:	b	40c868 <__fxstatat@plt+0x97f8>
  40c8bc:	stp	x29, x30, [sp, #-48]!
  40c8c0:	mov	x29, sp
  40c8c4:	stp	x19, x20, [sp, #16]
  40c8c8:	mov	w20, w1
  40c8cc:	str	x21, [sp, #32]
  40c8d0:	bl	40e690 <__fxstatat@plt+0xb620>
  40c8d4:	mov	x19, x0
  40c8d8:	cbz	x0, 40c910 <__fxstatat@plt+0x98a0>
  40c8dc:	mov	w1, w20
  40c8e0:	bl	40c688 <__fxstatat@plt+0x9618>
  40c8e4:	mov	x20, x0
  40c8e8:	mov	x0, x19
  40c8ec:	bl	402c30 <closedir@plt>
  40c8f0:	cbz	w0, 40c924 <__fxstatat@plt+0x98b4>
  40c8f4:	bl	402fd0 <__errno_location@plt>
  40c8f8:	mov	x19, x0
  40c8fc:	mov	x0, x20
  40c900:	ldr	w21, [x19]
  40c904:	bl	402db0 <free@plt>
  40c908:	str	w21, [x19]
  40c90c:	mov	x19, #0x0                   	// #0
  40c910:	mov	x0, x19
  40c914:	ldp	x19, x20, [sp, #16]
  40c918:	ldr	x21, [sp, #32]
  40c91c:	ldp	x29, x30, [sp], #48
  40c920:	ret
  40c924:	mov	x19, x20
  40c928:	b	40c910 <__fxstatat@plt+0x98a0>
  40c92c:	mov	w3, #0x0                   	// #0
  40c930:	b	40f670 <__fxstatat@plt+0xc600>
  40c934:	mov	w3, #0x100                 	// #256
  40c938:	b	40f670 <__fxstatat@plt+0xc600>
  40c93c:	stp	x29, x30, [sp, #-160]!
  40c940:	add	x1, sp, #0x20
  40c944:	mov	x29, sp
  40c948:	str	x19, [sp, #16]
  40c94c:	bl	40f660 <__fxstatat@plt+0xc5f0>
  40c950:	mov	w19, w0
  40c954:	bl	402fd0 <__errno_location@plt>
  40c958:	cbz	w19, 40c968 <__fxstatat@plt+0x98f8>
  40c95c:	ldr	w1, [x0]
  40c960:	cmp	w1, #0x4b
  40c964:	b.ne	40c970 <__fxstatat@plt+0x9900>  // b.any
  40c968:	mov	w1, #0x11                  	// #17
  40c96c:	str	w1, [x0]
  40c970:	ldr	w0, [x0]
  40c974:	ldr	x19, [sp, #16]
  40c978:	cmp	w0, #0x2
  40c97c:	csetm	w0, ne  // ne = any
  40c980:	ldp	x29, x30, [sp], #160
  40c984:	ret
  40c988:	mov	w1, #0x1c0                 	// #448
  40c98c:	b	403020 <mkdir@plt>
  40c990:	ldr	w1, [x1]
  40c994:	mov	w2, #0xffffff3c            	// #-196
  40c998:	mov	w3, #0xc2                  	// #194
  40c99c:	and	w1, w1, w2
  40c9a0:	mov	w2, #0x180                 	// #384
  40c9a4:	orr	w1, w1, w3
  40c9a8:	b	402ae0 <open@plt>
  40c9ac:	stp	x29, x30, [sp, #-112]!
  40c9b0:	mov	x29, sp
  40c9b4:	stp	x19, x20, [sp, #16]
  40c9b8:	mov	x19, x4
  40c9bc:	stp	x21, x22, [sp, #32]
  40c9c0:	mov	x22, x0
  40c9c4:	stp	x23, x24, [sp, #48]
  40c9c8:	mov	w23, w1
  40c9cc:	mov	x24, x2
  40c9d0:	stp	x25, x26, [sp, #64]
  40c9d4:	stp	x27, x28, [sp, #80]
  40c9d8:	str	x3, [sp, #104]
  40c9dc:	bl	402fd0 <__errno_location@plt>
  40c9e0:	ldr	w28, [x0]
  40c9e4:	mov	x20, x0
  40c9e8:	mov	x0, x22
  40c9ec:	bl	4028b0 <strlen@plt>
  40c9f0:	add	x1, x19, w23, sxtw
  40c9f4:	cmp	x1, x0
  40c9f8:	b.hi	40ca1c <__fxstatat@plt+0x99ac>  // b.pmore
  40c9fc:	sub	x26, x0, x1
  40ca00:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40ca04:	add	x27, x22, x26
  40ca08:	add	x1, x1, #0xedd
  40ca0c:	mov	x0, x27
  40ca10:	bl	402e30 <strspn@plt>
  40ca14:	cmp	x19, x0
  40ca18:	b.ls	40ca2c <__fxstatat@plt+0x99bc>  // b.plast
  40ca1c:	mov	w0, #0x16                  	// #22
  40ca20:	str	w0, [x20]
  40ca24:	mov	w21, #0xffffffff            	// #-1
  40ca28:	b	40caa8 <__fxstatat@plt+0x9a38>
  40ca2c:	mov	x1, x19
  40ca30:	mov	x0, #0x0                   	// #0
  40ca34:	bl	40e878 <__fxstatat@plt+0xb808>
  40ca38:	mov	x25, x0
  40ca3c:	cbz	x0, 40ca24 <__fxstatat@plt+0x99b4>
  40ca40:	add	x19, x22, x19
  40ca44:	mov	w23, #0xa2f8                	// #41720
  40ca48:	add	x19, x19, x26
  40ca4c:	adrp	x26, 412000 <__fxstatat@plt+0xef90>
  40ca50:	add	x26, x26, #0x2a0
  40ca54:	movk	w23, #0x3, lsl #16
  40ca58:	mov	x21, x27
  40ca5c:	b	40ca74 <__fxstatat@plt+0x9a04>
  40ca60:	mov	x0, x25
  40ca64:	mov	x1, #0x3d                  	// #61
  40ca68:	bl	40e8a0 <__fxstatat@plt+0xb830>
  40ca6c:	ldrb	w0, [x26, x0]
  40ca70:	strb	w0, [x21], #1
  40ca74:	cmp	x19, x21
  40ca78:	b.ne	40ca60 <__fxstatat@plt+0x99f0>  // b.any
  40ca7c:	ldr	x2, [sp, #104]
  40ca80:	mov	x1, x24
  40ca84:	mov	x0, x22
  40ca88:	blr	x2
  40ca8c:	mov	w21, w0
  40ca90:	tbnz	w0, #31, 40cac8 <__fxstatat@plt+0x9a58>
  40ca94:	str	w28, [x20]
  40ca98:	ldr	w19, [x20]
  40ca9c:	mov	x0, x25
  40caa0:	bl	40e99c <__fxstatat@plt+0xb92c>
  40caa4:	str	w19, [x20]
  40caa8:	mov	w0, w21
  40caac:	ldp	x19, x20, [sp, #16]
  40cab0:	ldp	x21, x22, [sp, #32]
  40cab4:	ldp	x23, x24, [sp, #48]
  40cab8:	ldp	x25, x26, [sp, #64]
  40cabc:	ldp	x27, x28, [sp, #80]
  40cac0:	ldp	x29, x30, [sp], #112
  40cac4:	ret
  40cac8:	ldr	w21, [x20]
  40cacc:	cmp	w21, #0x11
  40cad0:	b.ne	40caec <__fxstatat@plt+0x9a7c>  // b.any
  40cad4:	subs	w23, w23, #0x1
  40cad8:	b.ne	40ca58 <__fxstatat@plt+0x99e8>  // b.any
  40cadc:	mov	x0, x25
  40cae0:	bl	40e99c <__fxstatat@plt+0xb92c>
  40cae4:	str	w21, [x20]
  40cae8:	b	40ca24 <__fxstatat@plt+0x99b4>
  40caec:	mov	w21, #0xffffffff            	// #-1
  40caf0:	b	40ca98 <__fxstatat@plt+0x9a28>
  40caf4:	stp	x29, x30, [sp, #-32]!
  40caf8:	cmp	w3, #0x2
  40cafc:	mov	x29, sp
  40cb00:	str	w2, [sp, #28]
  40cb04:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40cb08:	add	x2, x2, #0x2a0
  40cb0c:	b.hi	40cb28 <__fxstatat@plt+0x9ab8>  // b.pmore
  40cb10:	add	x2, x2, #0x40
  40cb14:	ldr	x3, [x2, w3, uxtw #3]
  40cb18:	add	x2, sp, #0x1c
  40cb1c:	bl	40c9ac <__fxstatat@plt+0x993c>
  40cb20:	ldp	x29, x30, [sp], #32
  40cb24:	ret
  40cb28:	add	x3, x2, #0x58
  40cb2c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40cb30:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40cb34:	add	x1, x1, #0x268
  40cb38:	add	x0, x0, #0x277
  40cb3c:	mov	w2, #0x147                 	// #327
  40cb40:	bl	402fc0 <__assert_fail@plt>
  40cb44:	mov	x4, #0x6                   	// #6
  40cb48:	b	40caf4 <__fxstatat@plt+0x9a84>
  40cb4c:	mov	x4, #0x6                   	// #6
  40cb50:	b	40c9ac <__fxstatat@plt+0x993c>
  40cb54:	stp	x29, x30, [sp, #-48]!
  40cb58:	cmp	w0, #0x2
  40cb5c:	mov	x29, sp
  40cb60:	stp	x19, x20, [sp, #16]
  40cb64:	mov	w19, w0
  40cb68:	stp	x21, x22, [sp, #32]
  40cb6c:	b.hi	40cb94 <__fxstatat@plt+0x9b24>  // b.pmore
  40cb70:	bl	40f224 <__fxstatat@plt+0xc1b4>
  40cb74:	mov	w21, w0
  40cb78:	bl	402fd0 <__errno_location@plt>
  40cb7c:	mov	x20, x0
  40cb80:	mov	w0, w19
  40cb84:	mov	w19, w21
  40cb88:	ldr	w22, [x20]
  40cb8c:	bl	402c40 <close@plt>
  40cb90:	str	w22, [x20]
  40cb94:	mov	w0, w19
  40cb98:	ldp	x19, x20, [sp, #16]
  40cb9c:	ldp	x21, x22, [sp, #32]
  40cba0:	ldp	x29, x30, [sp], #48
  40cba4:	ret
  40cba8:	ldr	x0, [x0]
  40cbac:	udiv	x2, x0, x1
  40cbb0:	msub	x0, x2, x1, x0
  40cbb4:	ret
  40cbb8:	ldr	x2, [x0]
  40cbbc:	ldr	x0, [x1]
  40cbc0:	cmp	x2, x0
  40cbc4:	cset	w0, eq  // eq = none
  40cbc8:	ret
  40cbcc:	stp	x29, x30, [sp, #-288]!
  40cbd0:	mov	x29, sp
  40cbd4:	stp	x19, x20, [sp, #16]
  40cbd8:	stp	x21, x22, [sp, #32]
  40cbdc:	stp	x23, x24, [sp, #48]
  40cbe0:	stp	x25, x26, [sp, #64]
  40cbe4:	stp	x27, x28, [sp, #80]
  40cbe8:	ldp	x22, x23, [x2, #88]
  40cbec:	ldp	x25, x24, [x3, #88]
  40cbf0:	tbz	w4, #0, 40cf9c <__fxstatat@plt+0x9f2c>
  40cbf4:	cmp	x22, x25
  40cbf8:	mov	w26, w0
  40cbfc:	cset	w0, eq  // eq = none
  40cc00:	str	w0, [sp, #108]
  40cc04:	cmp	w0, #0x0
  40cc08:	mov	x27, x1
  40cc0c:	mov	x28, x2
  40cc10:	ccmp	w23, w24, #0x0, ne  // ne = any
  40cc14:	b.eq	40cf94 <__fxstatat@plt+0x9f24>  // b.none
  40cc18:	sub	x0, x25, #0x1
  40cc1c:	cmp	x0, x22
  40cc20:	b.gt	40cfa4 <__fxstatat@plt+0x9f34>
  40cc24:	sub	x0, x22, #0x1
  40cc28:	and	w20, w4, #0x1
  40cc2c:	cmp	x0, x25
  40cc30:	b.gt	40cea4 <__fxstatat@plt+0x9e34>
  40cc34:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  40cc38:	ldr	x0, [x19, #2736]
  40cc3c:	cbnz	x0, 40cc68 <__fxstatat@plt+0x9bf8>
  40cc40:	adrp	x4, 402000 <mbrtowc@plt-0x880>
  40cc44:	adrp	x3, 40c000 <__fxstatat@plt+0x8f90>
  40cc48:	add	x4, x4, #0xdb0
  40cc4c:	add	x3, x3, #0xbb8
  40cc50:	adrp	x2, 40c000 <__fxstatat@plt+0x8f90>
  40cc54:	mov	x1, #0x0                   	// #0
  40cc58:	add	x2, x2, #0xba8
  40cc5c:	mov	x0, #0x10                  	// #16
  40cc60:	bl	40a558 <__fxstatat@plt+0x74e8>
  40cc64:	str	x0, [x19, #2736]
  40cc68:	ldr	x21, [x19, #2736]
  40cc6c:	add	x2, x19, #0xab0
  40cc70:	cbz	x21, 40cdac <__fxstatat@plt+0x9d3c>
  40cc74:	ldr	x0, [x2, #8]
  40cc78:	cbnz	x0, 40cca4 <__fxstatat@plt+0x9c34>
  40cc7c:	mov	x0, #0x10                  	// #16
  40cc80:	bl	402ab0 <malloc@plt>
  40cc84:	adrp	x1, 426000 <__fxstatat@plt+0x22f90>
  40cc88:	add	x2, x1, #0xab0
  40cc8c:	str	x0, [x2, #8]
  40cc90:	cbz	x0, 40cdac <__fxstatat@plt+0x9d3c>
  40cc94:	mov	w1, #0x9400                	// #37888
  40cc98:	strb	wzr, [x0, #12]
  40cc9c:	movk	w1, #0x7735, lsl #16
  40cca0:	str	w1, [x0, #8]
  40cca4:	ldr	x1, [x2, #8]
  40cca8:	ldr	x0, [x28]
  40ccac:	str	x0, [x1]
  40ccb0:	mov	x0, x21
  40ccb4:	bl	40aa0c <__fxstatat@plt+0x799c>
  40ccb8:	mov	x21, x0
  40ccbc:	cbz	x0, 40cdac <__fxstatat@plt+0x9d3c>
  40ccc0:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40ccc4:	add	x2, x0, #0xab0
  40ccc8:	ldr	x0, [x2, #8]
  40cccc:	cmp	x0, x21
  40ccd0:	b.ne	40ccd8 <__fxstatat@plt+0x9c68>  // b.any
  40ccd4:	str	xzr, [x2, #8]
  40ccd8:	ldrb	w0, [x21, #12]
  40ccdc:	ldr	w4, [x21, #8]
  40cce0:	cbnz	w0, 40cd68 <__fxstatat@plt+0x9cf8>
  40cce4:	ldr	x6, [x28, #80]
  40cce8:	mov	w19, #0xa                   	// #10
  40ccec:	ldr	x1, [x28, #112]
  40ccf0:	sdiv	w0, w6, w19
  40ccf4:	sdiv	w2, w1, w19
  40ccf8:	msub	w3, w0, w19, w6
  40ccfc:	msub	w1, w2, w19, w1
  40cd00:	orr	w3, w3, w1
  40cd04:	sdiv	w1, w23, w19
  40cd08:	msub	w7, w1, w19, w23
  40cd0c:	orr	w3, w3, w7
  40cd10:	cbnz	w3, 40cf44 <__fxstatat@plt+0x9ed4>
  40cd14:	ldr	x7, [x28, #72]
  40cd18:	mov	w3, w19
  40cd1c:	mov	w8, #0x9                   	// #9
  40cd20:	cmp	w19, w4
  40cd24:	b.ge	40cd4c <__fxstatat@plt+0x9cdc>  // b.tcont
  40cd28:	sdiv	w11, w0, w3
  40cd2c:	sdiv	w10, w2, w3
  40cd30:	sdiv	w9, w1, w3
  40cd34:	msub	w0, w11, w3, w0
  40cd38:	msub	w2, w10, w3, w2
  40cd3c:	msub	w1, w9, w3, w1
  40cd40:	orr	w0, w0, w2
  40cd44:	orr	w0, w0, w1
  40cd48:	cbz	w0, 40cde8 <__fxstatat@plt+0x9d78>
  40cd4c:	str	w19, [x21, #8]
  40cd50:	cmp	w19, #0x1
  40cd54:	b.gt	40ce0c <__fxstatat@plt+0x9d9c>
  40cd58:	mov	w4, w19
  40cd5c:	mov	w0, #0x1                   	// #1
  40cd60:	str	w19, [x21, #8]
  40cd64:	strb	w0, [x21, #12]
  40cd68:	mov	w0, #0x9400                	// #37888
  40cd6c:	movk	w0, #0x7735, lsl #16
  40cd70:	cmp	w4, w0
  40cd74:	cset	w0, eq  // eq = none
  40cd78:	mvn	w0, w0
  40cd7c:	sxtw	x0, w0
  40cd80:	and	x25, x25, x0
  40cd84:	sdiv	w0, w24, w4
  40cd88:	msub	w0, w0, w4, w24
  40cd8c:	sub	w0, w24, w0
  40cd90:	cmp	x25, x22
  40cd94:	b.gt	40cfa4 <__fxstatat@plt+0x9f34>
  40cd98:	b.ne	40cfac <__fxstatat@plt+0x9f3c>  // b.any
  40cd9c:	cmp	w0, w23
  40cda0:	cset	w20, lt  // lt = tstop
  40cda4:	csinv	w20, w20, wzr, le
  40cda8:	b	40cea4 <__fxstatat@plt+0x9e34>
  40cdac:	ldr	x0, [x19, #2736]
  40cdb0:	cbnz	x0, 40cdcc <__fxstatat@plt+0x9d5c>
  40cdb4:	mov	w0, #0x9400                	// #37888
  40cdb8:	add	x21, sp, #0x70
  40cdbc:	movk	w0, #0x7735, lsl #16
  40cdc0:	str	w0, [sp, #120]
  40cdc4:	strb	wzr, [sp, #124]
  40cdc8:	b	40ccd8 <__fxstatat@plt+0x9c68>
  40cdcc:	ldr	x1, [x28]
  40cdd0:	str	x1, [sp, #112]
  40cdd4:	add	x1, sp, #0x70
  40cdd8:	bl	40a330 <__fxstatat@plt+0x72c0>
  40cddc:	mov	x21, x0
  40cde0:	cbnz	x0, 40ccd8 <__fxstatat@plt+0x9c68>
  40cde4:	b	40cdb4 <__fxstatat@plt+0x9d44>
  40cde8:	subs	w8, w8, #0x1
  40cdec:	b.ne	40ced0 <__fxstatat@plt+0x9e60>  // b.any
  40cdf0:	ldr	x1, [x28, #104]
  40cdf4:	orr	x0, x22, x7
  40cdf8:	orr	x0, x0, x1
  40cdfc:	tbz	w0, #0, 40cec4 <__fxstatat@plt+0x9e54>
  40ce00:	mov	w19, #0xca00                	// #51712
  40ce04:	movk	w19, #0x3b9a, lsl #16
  40ce08:	str	w19, [x21, #8]
  40ce0c:	cmp	x22, x25
  40ce10:	b.gt	40cea4 <__fxstatat@plt+0x9e34>
  40ce14:	ldr	w0, [sp, #108]
  40ce18:	cmp	w0, #0x0
  40ce1c:	ccmp	w23, w24, #0x1, ne  // ne = any
  40ce20:	b.ge	40cea4 <__fxstatat@plt+0x9e34>  // b.tcont
  40ce24:	mov	w0, #0x9400                	// #37888
  40ce28:	movk	w0, #0x7735, lsl #16
  40ce2c:	cmp	w19, w0
  40ce30:	cset	w0, eq  // eq = none
  40ce34:	mvn	w1, w0
  40ce38:	sxtw	x1, w1
  40ce3c:	and	x1, x1, x25
  40ce40:	cmp	x22, x1
  40ce44:	b.lt	40cfa4 <__fxstatat@plt+0x9f34>  // b.tstop
  40ce48:	b.ne	40ce60 <__fxstatat@plt+0x9df0>  // b.any
  40ce4c:	sdiv	w1, w24, w19
  40ce50:	msub	w1, w1, w19, w24
  40ce54:	sub	w1, w24, w1
  40ce58:	cmp	w1, w23
  40ce5c:	b.gt	40cfa4 <__fxstatat@plt+0x9f34>
  40ce60:	and	x0, x0, #0xff
  40ce64:	sxtw	x6, w6
  40ce68:	orr	x0, x0, x22
  40ce6c:	str	x0, [sp, #144]
  40ce70:	mov	w0, #0x9                   	// #9
  40ce74:	add	x2, sp, #0x80
  40ce78:	mov	x1, x27
  40ce7c:	mov	w3, #0x100                 	// #256
  40ce80:	udiv	w0, w19, w0
  40ce84:	stp	x7, x6, [sp, #128]
  40ce88:	add	w0, w0, w23
  40ce8c:	sxtw	x0, w0
  40ce90:	str	x0, [sp, #152]
  40ce94:	mov	w0, w26
  40ce98:	bl	402e50 <utimensat@plt>
  40ce9c:	cbz	w0, 40cee4 <__fxstatat@plt+0x9e74>
  40cea0:	mov	w20, #0xfffffffe            	// #-2
  40cea4:	mov	w0, w20
  40cea8:	ldp	x19, x20, [sp, #16]
  40ceac:	ldp	x21, x22, [sp, #32]
  40ceb0:	ldp	x23, x24, [sp, #48]
  40ceb4:	ldp	x25, x26, [sp, #64]
  40ceb8:	ldp	x27, x28, [sp, #80]
  40cebc:	ldp	x29, x30, [sp], #288
  40cec0:	ret
  40cec4:	mov	w19, #0x9400                	// #37888
  40cec8:	movk	w19, #0x7735, lsl #16
  40cecc:	b	40ce08 <__fxstatat@plt+0x9d98>
  40ced0:	mul	w19, w19, w3
  40ced4:	mov	w0, w11
  40ced8:	mov	w2, w10
  40cedc:	mov	w1, w9
  40cee0:	b	40cd20 <__fxstatat@plt+0x9cb0>
  40cee4:	add	x2, sp, #0xa0
  40cee8:	mov	x1, x27
  40ceec:	mov	w0, w26
  40cef0:	mov	w3, #0x100                 	// #256
  40cef4:	bl	40f670 <__fxstatat@plt+0xc600>
  40cef8:	mov	w28, w0
  40cefc:	ldp	x1, x0, [sp, #248]
  40cf00:	sxtw	x2, w23
  40cf04:	eor	x0, x2, x0
  40cf08:	eor	x1, x22, x1
  40cf0c:	orr	x1, x1, x0
  40cf10:	sxtw	x0, w28
  40cf14:	orr	x1, x1, x0
  40cf18:	cbnz	x1, 40cf4c <__fxstatat@plt+0x9edc>
  40cf1c:	ldp	x0, x1, [sp, #248]
  40cf20:	mov	w2, #0xca00                	// #51712
  40cf24:	movk	w2, #0x3b9a, lsl #16
  40cf28:	and	w0, w0, #0x1
  40cf2c:	madd	w0, w0, w2, w1
  40cf30:	mov	w1, #0xa                   	// #10
  40cf34:	mov	w2, w1
  40cf38:	sdiv	w3, w0, w2
  40cf3c:	msub	w0, w3, w2, w0
  40cf40:	cbz	w0, 40cf6c <__fxstatat@plt+0x9efc>
  40cf44:	mov	w19, w20
  40cf48:	b	40cd58 <__fxstatat@plt+0x9ce8>
  40cf4c:	mov	x1, x27
  40cf50:	mov	w0, w26
  40cf54:	mov	w3, #0x100                 	// #256
  40cf58:	stp	x22, x2, [sp, #144]
  40cf5c:	add	x2, sp, #0x80
  40cf60:	bl	402e50 <utimensat@plt>
  40cf64:	cbnz	w28, 40cea0 <__fxstatat@plt+0x9e30>
  40cf68:	b	40cf1c <__fxstatat@plt+0x9eac>
  40cf6c:	subs	w1, w1, #0x1
  40cf70:	b.eq	40cf88 <__fxstatat@plt+0x9f18>  // b.none
  40cf74:	mul	w20, w20, w2
  40cf78:	cmp	w20, w19
  40cf7c:	b.eq	40cf44 <__fxstatat@plt+0x9ed4>  // b.none
  40cf80:	mov	w0, w3
  40cf84:	b	40cf38 <__fxstatat@plt+0x9ec8>
  40cf88:	mov	w20, #0x9400                	// #37888
  40cf8c:	movk	w20, #0x7735, lsl #16
  40cf90:	b	40cf44 <__fxstatat@plt+0x9ed4>
  40cf94:	mov	w20, #0x0                   	// #0
  40cf98:	b	40cea4 <__fxstatat@plt+0x9e34>
  40cf9c:	mov	w0, w24
  40cfa0:	b	40cd90 <__fxstatat@plt+0x9d20>
  40cfa4:	mov	w20, #0xffffffff            	// #-1
  40cfa8:	b	40cea4 <__fxstatat@plt+0x9e34>
  40cfac:	mov	w20, #0x1                   	// #1
  40cfb0:	b	40cea4 <__fxstatat@plt+0x9e34>
  40cfb4:	mov	w4, w3
  40cfb8:	mov	x3, x2
  40cfbc:	mov	x2, x1
  40cfc0:	mov	x1, x0
  40cfc4:	mov	w0, #0xffffff9c            	// #-100
  40cfc8:	b	40cbcc <__fxstatat@plt+0x9b5c>
  40cfcc:	stp	x29, x30, [sp, #-32]!
  40cfd0:	mov	x3, #0x3ffffffe            	// #1073741822
  40cfd4:	mov	x29, sp
  40cfd8:	stp	x19, x20, [sp, #16]
  40cfdc:	mov	x20, x0
  40cfe0:	ldr	x19, [x1]
  40cfe4:	ldr	x0, [x19, #8]
  40cfe8:	ldr	x2, [x19, #24]
  40cfec:	cmp	x0, x3
  40cff0:	b.ne	40d00c <__fxstatat@plt+0x9f9c>  // b.any
  40cff4:	cmp	x2, x0
  40cff8:	b.ne	40d02c <__fxstatat@plt+0x9fbc>  // b.any
  40cffc:	mov	w0, #0x1                   	// #1
  40d000:	ldp	x19, x20, [sp, #16]
  40d004:	ldp	x29, x30, [sp], #32
  40d008:	ret
  40d00c:	mov	x3, #0x3fffffff            	// #1073741823
  40d010:	cmp	x0, x3
  40d014:	b.ne	40d034 <__fxstatat@plt+0x9fc4>  // b.any
  40d018:	cmp	x2, x0
  40d01c:	b.ne	40d050 <__fxstatat@plt+0x9fe0>  // b.any
  40d020:	str	xzr, [x1]
  40d024:	mov	w0, #0x0                   	// #0
  40d028:	b	40d000 <__fxstatat@plt+0x9f90>
  40d02c:	ldp	x1, x0, [x20, #72]
  40d030:	stp	x1, x0, [x19]
  40d034:	mov	x1, #0x3ffffffe            	// #1073741822
  40d038:	ldr	x0, [x19, #24]
  40d03c:	cmp	x0, x1
  40d040:	b.ne	40d05c <__fxstatat@plt+0x9fec>  // b.any
  40d044:	ldp	x1, x0, [x20, #88]
  40d048:	stp	x1, x0, [x19, #16]
  40d04c:	b	40d024 <__fxstatat@plt+0x9fb4>
  40d050:	mov	x0, x19
  40d054:	bl	40e728 <__fxstatat@plt+0xb6b8>
  40d058:	b	40d034 <__fxstatat@plt+0x9fc4>
  40d05c:	mov	x1, #0x3fffffff            	// #1073741823
  40d060:	cmp	x0, x1
  40d064:	b.ne	40d024 <__fxstatat@plt+0x9fb4>  // b.any
  40d068:	add	x0, x19, #0x10
  40d06c:	bl	40e728 <__fxstatat@plt+0xb6b8>
  40d070:	b	40d024 <__fxstatat@plt+0x9fb4>
  40d074:	ldr	x1, [x0, #8]
  40d078:	mov	x2, #0xffffffffffff0002    	// #-65534
  40d07c:	movk	x2, #0xc000, lsl #16
  40d080:	mov	x5, #0xc9ff                	// #51711
  40d084:	add	x3, x1, x2
  40d088:	movk	x5, #0x3b9a, lsl #16
  40d08c:	cmp	x3, #0x1
  40d090:	ccmp	x1, x5, #0x0, hi  // hi = pmore
  40d094:	b.hi	40d0ac <__fxstatat@plt+0xa03c>  // b.pmore
  40d098:	ldr	x4, [x0, #24]
  40d09c:	add	x2, x4, x2
  40d0a0:	cmp	x2, #0x1
  40d0a4:	ccmp	x4, x5, #0x0, hi  // hi = pmore
  40d0a8:	b.ls	40d0cc <__fxstatat@plt+0xa05c>  // b.plast
  40d0ac:	stp	x29, x30, [sp, #-16]!
  40d0b0:	mov	x29, sp
  40d0b4:	bl	402fd0 <__errno_location@plt>
  40d0b8:	mov	w1, #0x16                  	// #22
  40d0bc:	str	w1, [x0]
  40d0c0:	mov	w0, #0xffffffff            	// #-1
  40d0c4:	ldp	x29, x30, [sp], #16
  40d0c8:	ret
  40d0cc:	cmp	x3, #0x1
  40d0d0:	b.hi	40d114 <__fxstatat@plt+0xa0a4>  // b.pmore
  40d0d4:	mov	x3, #0x3ffffffe            	// #1073741822
  40d0d8:	cmp	x1, x3
  40d0dc:	cset	w3, eq  // eq = none
  40d0e0:	mov	w1, #0x1                   	// #1
  40d0e4:	str	xzr, [x0]
  40d0e8:	cmp	x2, #0x1
  40d0ec:	b.hi	40d108 <__fxstatat@plt+0xa098>  // b.pmore
  40d0f0:	str	xzr, [x0, #16]
  40d0f4:	mov	x0, #0x3ffffffe            	// #1073741822
  40d0f8:	cmp	x4, x0
  40d0fc:	b.ne	40d104 <__fxstatat@plt+0xa094>  // b.any
  40d100:	add	w3, w3, #0x1
  40d104:	mov	w1, #0x1                   	// #1
  40d108:	cmp	w3, #0x1
  40d10c:	cinc	w0, w1, eq  // eq = none
  40d110:	ret
  40d114:	mov	w3, #0x0                   	// #0
  40d118:	mov	w1, #0x0                   	// #0
  40d11c:	b	40d0e8 <__fxstatat@plt+0xa078>
  40d120:	mov	w3, #0x100                 	// #256
  40d124:	b	402e50 <utimensat@plt>
  40d128:	stp	x29, x30, [sp, #-304]!
  40d12c:	mov	x29, sp
  40d130:	stp	x19, x20, [sp, #16]
  40d134:	stp	x21, x22, [sp, #32]
  40d138:	mov	w21, w0
  40d13c:	mov	x22, x1
  40d140:	str	x23, [sp, #48]
  40d144:	cbnz	x2, 40d16c <__fxstatat@plt+0xa0fc>
  40d148:	mov	w23, #0x0                   	// #0
  40d14c:	str	xzr, [sp, #72]
  40d150:	cmp	w21, #0x0
  40d154:	ccmp	x22, #0x0, #0x0, lt  // lt = tstop
  40d158:	b.ne	40d198 <__fxstatat@plt+0xa128>  // b.any
  40d15c:	bl	402fd0 <__errno_location@plt>
  40d160:	mov	w1, #0x9                   	// #9
  40d164:	str	w1, [x0]
  40d168:	b	40d190 <__fxstatat@plt+0xa120>
  40d16c:	ldp	x4, x5, [x2]
  40d170:	add	x0, sp, #0x50
  40d174:	ldp	x2, x3, [x2, #16]
  40d178:	str	x0, [sp, #72]
  40d17c:	stp	x4, x5, [sp, #80]
  40d180:	stp	x2, x3, [sp, #96]
  40d184:	bl	40d074 <__fxstatat@plt+0xa004>
  40d188:	mov	w23, w0
  40d18c:	tbz	w0, #31, 40d150 <__fxstatat@plt+0xa0e0>
  40d190:	mov	w19, #0xffffffff            	// #-1
  40d194:	b	40d298 <__fxstatat@plt+0xa228>
  40d198:	adrp	x1, 426000 <__fxstatat@plt+0x22f90>
  40d19c:	mov	x20, x1
  40d1a0:	ldr	w0, [x1, #2752]
  40d1a4:	tbnz	w0, #31, 40d230 <__fxstatat@plt+0xa1c0>
  40d1a8:	cmp	w23, #0x2
  40d1ac:	b.ne	40d1ec <__fxstatat@plt+0xa17c>  // b.any
  40d1b0:	add	x1, sp, #0xb0
  40d1b4:	tbz	w21, #31, 40d268 <__fxstatat@plt+0xa1f8>
  40d1b8:	mov	x0, x22
  40d1bc:	bl	40f640 <__fxstatat@plt+0xc5d0>
  40d1c0:	cmp	w0, #0x0
  40d1c4:	cset	w0, ne  // ne = any
  40d1c8:	cbnz	w0, 40d190 <__fxstatat@plt+0xa120>
  40d1cc:	ldr	x0, [sp, #72]
  40d1d0:	mov	x1, #0x3ffffffe            	// #1073741822
  40d1d4:	ldr	x2, [x0, #8]
  40d1d8:	cmp	x2, x1
  40d1dc:	b.ne	40d274 <__fxstatat@plt+0xa204>  // b.any
  40d1e0:	ldp	x2, x1, [sp, #248]
  40d1e4:	stp	x2, x1, [x0]
  40d1e8:	mov	w23, #0x3                   	// #3
  40d1ec:	ldr	x1, [sp, #72]
  40d1f0:	tbz	w21, #31, 40d41c <__fxstatat@plt+0xa3ac>
  40d1f4:	mov	x2, x1
  40d1f8:	mov	w3, #0x0                   	// #0
  40d1fc:	mov	x1, x22
  40d200:	mov	w0, #0xffffff9c            	// #-100
  40d204:	bl	402e50 <utimensat@plt>
  40d208:	mov	w19, w0
  40d20c:	cmp	w0, #0x0
  40d210:	b.le	40d28c <__fxstatat@plt+0xa21c>
  40d214:	bl	402fd0 <__errno_location@plt>
  40d218:	mov	w1, #0x26                  	// #38
  40d21c:	str	w1, [x0]
  40d220:	bl	402fd0 <__errno_location@plt>
  40d224:	ldr	w0, [x0]
  40d228:	cmp	w0, #0x26
  40d22c:	b.ne	40d290 <__fxstatat@plt+0xa220>  // b.any
  40d230:	add	x0, x20, #0xac0
  40d234:	mov	w1, #0xffffffff            	// #-1
  40d238:	str	w1, [x20, #2752]
  40d23c:	str	w1, [x0, #4]
  40d240:	cbnz	w23, 40d2b0 <__fxstatat@plt+0xa240>
  40d244:	ldr	x20, [sp, #72]
  40d248:	cbnz	x20, 40d308 <__fxstatat@plt+0xa298>
  40d24c:	mov	x2, x20
  40d250:	tbz	w21, #31, 40d334 <__fxstatat@plt+0xa2c4>
  40d254:	mov	x1, x22
  40d258:	mov	w0, #0xffffff9c            	// #-100
  40d25c:	bl	402ac0 <futimesat@plt>
  40d260:	mov	w19, w0
  40d264:	b	40d298 <__fxstatat@plt+0xa228>
  40d268:	mov	w0, w21
  40d26c:	bl	40f650 <__fxstatat@plt+0xc5e0>
  40d270:	b	40d1c0 <__fxstatat@plt+0xa150>
  40d274:	ldr	x2, [x0, #24]
  40d278:	cmp	x2, x1
  40d27c:	b.ne	40d1e8 <__fxstatat@plt+0xa178>  // b.any
  40d280:	ldp	x2, x1, [sp, #264]
  40d284:	stp	x2, x1, [x0, #16]
  40d288:	b	40d1e8 <__fxstatat@plt+0xa178>
  40d28c:	b.ne	40d220 <__fxstatat@plt+0xa1b0>  // b.any
  40d290:	mov	w0, #0x1                   	// #1
  40d294:	str	w0, [x20, #2752]
  40d298:	mov	w0, w19
  40d29c:	ldp	x19, x20, [sp, #16]
  40d2a0:	ldp	x21, x22, [sp, #32]
  40d2a4:	ldr	x23, [sp, #48]
  40d2a8:	ldp	x29, x30, [sp], #304
  40d2ac:	ret
  40d2b0:	cmp	w23, #0x3
  40d2b4:	b.ne	40d2dc <__fxstatat@plt+0xa26c>  // b.any
  40d2b8:	ldr	x0, [sp, #72]
  40d2bc:	cbz	x0, 40d244 <__fxstatat@plt+0xa1d4>
  40d2c0:	add	x1, sp, #0x48
  40d2c4:	add	x0, sp, #0xb0
  40d2c8:	bl	40cfcc <__fxstatat@plt+0x9f5c>
  40d2cc:	tst	w0, #0xff
  40d2d0:	b.eq	40d244 <__fxstatat@plt+0xa1d4>  // b.none
  40d2d4:	mov	w19, #0x0                   	// #0
  40d2d8:	b	40d298 <__fxstatat@plt+0xa228>
  40d2dc:	add	x1, sp, #0xb0
  40d2e0:	tbz	w21, #31, 40d2fc <__fxstatat@plt+0xa28c>
  40d2e4:	mov	x0, x22
  40d2e8:	bl	40f640 <__fxstatat@plt+0xc5d0>
  40d2ec:	cmp	w0, #0x0
  40d2f0:	cset	w0, ne  // ne = any
  40d2f4:	cbz	w0, 40d2b8 <__fxstatat@plt+0xa248>
  40d2f8:	b	40d190 <__fxstatat@plt+0xa120>
  40d2fc:	mov	w0, w21
  40d300:	bl	40f650 <__fxstatat@plt+0xc5e0>
  40d304:	b	40d2ec <__fxstatat@plt+0xa27c>
  40d308:	ldp	x0, x1, [x20]
  40d30c:	mov	x2, #0x3e8                 	// #1000
  40d310:	sdiv	x1, x1, x2
  40d314:	stp	x0, x1, [sp, #112]
  40d318:	ldr	x0, [x20, #16]
  40d31c:	str	x0, [sp, #128]
  40d320:	ldr	x0, [x20, #24]
  40d324:	add	x20, sp, #0x70
  40d328:	sdiv	x0, x0, x2
  40d32c:	str	x0, [sp, #136]
  40d330:	b	40d24c <__fxstatat@plt+0xa1dc>
  40d334:	mov	w0, w21
  40d338:	mov	x1, #0x0                   	// #0
  40d33c:	bl	402ac0 <futimesat@plt>
  40d340:	cbnz	w0, 40d408 <__fxstatat@plt+0xa398>
  40d344:	cbz	x20, 40d2d4 <__fxstatat@plt+0xa264>
  40d348:	ldr	x1, [x20, #8]
  40d34c:	mov	x0, #0xa11f                	// #41247
  40d350:	movk	x0, #0x7, lsl #16
  40d354:	cmp	x1, x0
  40d358:	ldr	x1, [x20, #24]
  40d35c:	cset	w23, gt
  40d360:	cmp	x1, x0
  40d364:	cset	w22, gt
  40d368:	cmp	w23, #0x0
  40d36c:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  40d370:	b.eq	40d2d4 <__fxstatat@plt+0xa264>  // b.none
  40d374:	add	x1, sp, #0xb0
  40d378:	mov	w0, w21
  40d37c:	bl	40f650 <__fxstatat@plt+0xc5e0>
  40d380:	mov	w19, w0
  40d384:	cbnz	w0, 40d2d4 <__fxstatat@plt+0xa264>
  40d388:	ldr	x0, [x20]
  40d38c:	cmp	w23, #0x0
  40d390:	ldr	x1, [sp, #248]
  40d394:	ldr	x2, [x20, #16]
  40d398:	sub	x1, x1, x0
  40d39c:	ldr	x0, [sp, #264]
  40d3a0:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  40d3a4:	sub	x0, x0, x2
  40d3a8:	ldp	x2, x3, [x20]
  40d3ac:	stp	x2, x3, [sp, #144]
  40d3b0:	ldp	x2, x3, [x20, #16]
  40d3b4:	stp	x2, x3, [sp, #160]
  40d3b8:	b.ne	40d3f8 <__fxstatat@plt+0xa388>  // b.any
  40d3bc:	ldr	x1, [sp, #256]
  40d3c0:	cbnz	x1, 40d3f8 <__fxstatat@plt+0xa388>
  40d3c4:	add	x2, sp, #0x90
  40d3c8:	str	xzr, [sp, #152]
  40d3cc:	cmp	w22, #0x0
  40d3d0:	ccmp	x0, #0x1, #0x0, ne  // ne = any
  40d3d4:	b.ne	40d400 <__fxstatat@plt+0xa390>  // b.any
  40d3d8:	ldr	x0, [sp, #272]
  40d3dc:	cbnz	x0, 40d400 <__fxstatat@plt+0xa390>
  40d3e0:	add	x2, sp, #0x90
  40d3e4:	str	xzr, [sp, #168]
  40d3e8:	mov	w0, w21
  40d3ec:	mov	x1, #0x0                   	// #0
  40d3f0:	bl	402ac0 <futimesat@plt>
  40d3f4:	b	40d298 <__fxstatat@plt+0xa228>
  40d3f8:	mov	x2, #0x0                   	// #0
  40d3fc:	b	40d3cc <__fxstatat@plt+0xa35c>
  40d400:	cbz	x2, 40d298 <__fxstatat@plt+0xa228>
  40d404:	b	40d3e8 <__fxstatat@plt+0xa378>
  40d408:	cbz	x22, 40d190 <__fxstatat@plt+0xa120>
  40d40c:	mov	x1, x20
  40d410:	mov	x0, x22
  40d414:	bl	402f10 <utimes@plt>
  40d418:	b	40d260 <__fxstatat@plt+0xa1f0>
  40d41c:	mov	w0, w21
  40d420:	bl	402b10 <futimens@plt>
  40d424:	b	40d208 <__fxstatat@plt+0xa198>
  40d428:	mov	x2, x1
  40d42c:	mov	x1, x0
  40d430:	mov	w0, #0xffffffff            	// #-1
  40d434:	b	40d128 <__fxstatat@plt+0xa0b8>
  40d438:	stp	x29, x30, [sp, #-240]!
  40d43c:	mov	x29, sp
  40d440:	stp	x19, x20, [sp, #16]
  40d444:	stp	x21, x22, [sp, #32]
  40d448:	mov	x21, x0
  40d44c:	str	x23, [sp, #48]
  40d450:	cbnz	x1, 40d520 <__fxstatat@plt+0xa4b0>
  40d454:	mov	w20, #0x0                   	// #0
  40d458:	str	xzr, [sp, #72]
  40d45c:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40d460:	add	x23, x0, #0xac0
  40d464:	mov	x22, x0
  40d468:	ldr	w1, [x23, #4]
  40d46c:	tbnz	w1, #31, 40d4e4 <__fxstatat@plt+0xa474>
  40d470:	cmp	w20, #0x2
  40d474:	b.ne	40d4a8 <__fxstatat@plt+0xa438>  // b.any
  40d478:	add	x1, sp, #0x70
  40d47c:	mov	x0, x21
  40d480:	bl	40f660 <__fxstatat@plt+0xc5f0>
  40d484:	cbnz	w0, 40d544 <__fxstatat@plt+0xa4d4>
  40d488:	ldr	x0, [sp, #72]
  40d48c:	mov	x1, #0x3ffffffe            	// #1073741822
  40d490:	ldr	x2, [x0, #8]
  40d494:	cmp	x2, x1
  40d498:	b.ne	40d54c <__fxstatat@plt+0xa4dc>  // b.any
  40d49c:	ldp	x2, x1, [sp, #184]
  40d4a0:	stp	x2, x1, [x0]
  40d4a4:	mov	w20, #0x3                   	// #3
  40d4a8:	ldr	x2, [sp, #72]
  40d4ac:	mov	x1, x21
  40d4b0:	mov	w3, #0x100                 	// #256
  40d4b4:	mov	w0, #0xffffff9c            	// #-100
  40d4b8:	bl	402e50 <utimensat@plt>
  40d4bc:	mov	w19, w0
  40d4c0:	cmp	w0, #0x0
  40d4c4:	b.le	40d564 <__fxstatat@plt+0xa4f4>
  40d4c8:	bl	402fd0 <__errno_location@plt>
  40d4cc:	mov	w1, #0x26                  	// #38
  40d4d0:	str	w1, [x0]
  40d4d4:	bl	402fd0 <__errno_location@plt>
  40d4d8:	ldr	w0, [x0]
  40d4dc:	cmp	w0, #0x26
  40d4e0:	b.ne	40d568 <__fxstatat@plt+0xa4f8>  // b.any
  40d4e4:	mov	w0, #0xffffffff            	// #-1
  40d4e8:	str	w0, [x23, #4]
  40d4ec:	cbz	w20, 40d5d4 <__fxstatat@plt+0xa564>
  40d4f0:	cmp	w20, #0x3
  40d4f4:	b.ne	40d58c <__fxstatat@plt+0xa51c>  // b.any
  40d4f8:	ldr	x0, [sp, #72]
  40d4fc:	cbnz	x0, 40d5a0 <__fxstatat@plt+0xa530>
  40d500:	ldr	w0, [sp, #128]
  40d504:	and	w0, w0, #0xf000
  40d508:	cmp	w0, #0xa, lsl #12
  40d50c:	b.ne	40d5bc <__fxstatat@plt+0xa54c>  // b.any
  40d510:	bl	402fd0 <__errno_location@plt>
  40d514:	mov	w1, #0x26                  	// #38
  40d518:	str	w1, [x0]
  40d51c:	b	40d544 <__fxstatat@plt+0xa4d4>
  40d520:	ldp	x2, x3, [x1]
  40d524:	stp	x2, x3, [sp, #80]
  40d528:	add	x0, sp, #0x50
  40d52c:	ldp	x2, x3, [x1, #16]
  40d530:	str	x0, [sp, #72]
  40d534:	stp	x2, x3, [sp, #96]
  40d538:	bl	40d074 <__fxstatat@plt+0xa004>
  40d53c:	mov	w20, w0
  40d540:	tbz	w0, #31, 40d45c <__fxstatat@plt+0xa3ec>
  40d544:	mov	w19, #0xffffffff            	// #-1
  40d548:	b	40d574 <__fxstatat@plt+0xa504>
  40d54c:	ldr	x2, [x0, #24]
  40d550:	cmp	x2, x1
  40d554:	b.ne	40d4a4 <__fxstatat@plt+0xa434>  // b.any
  40d558:	ldp	x2, x1, [sp, #200]
  40d55c:	stp	x2, x1, [x0, #16]
  40d560:	b	40d4a4 <__fxstatat@plt+0xa434>
  40d564:	b.ne	40d4d4 <__fxstatat@plt+0xa464>  // b.any
  40d568:	mov	w0, #0x1                   	// #1
  40d56c:	str	w0, [x22, #2752]
  40d570:	str	w0, [x23, #4]
  40d574:	mov	w0, w19
  40d578:	ldp	x19, x20, [sp, #16]
  40d57c:	ldp	x21, x22, [sp, #32]
  40d580:	ldr	x23, [sp, #48]
  40d584:	ldp	x29, x30, [sp], #240
  40d588:	ret
  40d58c:	add	x1, sp, #0x70
  40d590:	mov	x0, x21
  40d594:	bl	40f660 <__fxstatat@plt+0xc5f0>
  40d598:	cbz	w0, 40d4f8 <__fxstatat@plt+0xa488>
  40d59c:	b	40d544 <__fxstatat@plt+0xa4d4>
  40d5a0:	add	x1, sp, #0x48
  40d5a4:	add	x0, sp, #0x70
  40d5a8:	bl	40cfcc <__fxstatat@plt+0x9f5c>
  40d5ac:	tst	w0, #0xff
  40d5b0:	b.eq	40d500 <__fxstatat@plt+0xa490>  // b.none
  40d5b4:	mov	w19, #0x0                   	// #0
  40d5b8:	b	40d574 <__fxstatat@plt+0xa504>
  40d5bc:	ldr	x2, [sp, #72]
  40d5c0:	mov	x1, x21
  40d5c4:	mov	w0, #0xffffffff            	// #-1
  40d5c8:	bl	40d128 <__fxstatat@plt+0xa0b8>
  40d5cc:	mov	w19, w0
  40d5d0:	b	40d574 <__fxstatat@plt+0xa504>
  40d5d4:	add	x1, sp, #0x70
  40d5d8:	mov	x0, x21
  40d5dc:	bl	40f660 <__fxstatat@plt+0xc5f0>
  40d5e0:	cbz	w0, 40d500 <__fxstatat@plt+0xa490>
  40d5e4:	b	40d544 <__fxstatat@plt+0xa4d4>
  40d5e8:	stp	x29, x30, [sp, #-96]!
  40d5ec:	mov	x29, sp
  40d5f0:	stp	x21, x22, [sp, #32]
  40d5f4:	mov	x22, x2
  40d5f8:	mov	w21, w1
  40d5fc:	str	x23, [sp, #48]
  40d600:	mov	w23, w3
  40d604:	ldp	x2, x3, [x5]
  40d608:	stp	x2, x3, [sp, #64]
  40d60c:	add	x1, sp, #0x40
  40d610:	ldp	x2, x3, [x5, #16]
  40d614:	stp	x19, x20, [sp, #16]
  40d618:	mov	w20, w0
  40d61c:	mov	x0, x4
  40d620:	stp	x2, x3, [sp, #80]
  40d624:	bl	40df6c <__fxstatat@plt+0xaefc>
  40d628:	cbz	x0, 40d684 <__fxstatat@plt+0xa614>
  40d62c:	adrp	x4, 411000 <__fxstatat@plt+0xdf90>
  40d630:	mov	x19, x0
  40d634:	add	x4, x4, #0x9a3
  40d638:	cbz	x22, 40d66c <__fxstatat@plt+0xa5fc>
  40d63c:	mov	x5, x0
  40d640:	mov	w3, w23
  40d644:	mov	x2, x22
  40d648:	mov	w1, w21
  40d64c:	mov	w0, w20
  40d650:	bl	403030 <error_at_line@plt>
  40d654:	mov	x0, x19
  40d658:	ldp	x19, x20, [sp, #16]
  40d65c:	ldp	x21, x22, [sp, #32]
  40d660:	ldr	x23, [sp, #48]
  40d664:	ldp	x29, x30, [sp], #96
  40d668:	b	402db0 <free@plt>
  40d66c:	mov	x3, x0
  40d670:	mov	x2, x4
  40d674:	mov	w1, w21
  40d678:	mov	w0, w20
  40d67c:	bl	4028f0 <error@plt>
  40d680:	b	40d654 <__fxstatat@plt+0xa5e4>
  40d684:	bl	402fd0 <__errno_location@plt>
  40d688:	ldr	w19, [x0]
  40d68c:	mov	w2, #0x5                   	// #5
  40d690:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40d694:	mov	x0, #0x0                   	// #0
  40d698:	add	x1, x1, #0x309
  40d69c:	bl	402f30 <dcgettext@plt>
  40d6a0:	mov	x2, x0
  40d6a4:	mov	w1, w19
  40d6a8:	mov	w0, #0x0                   	// #0
  40d6ac:	bl	4028f0 <error@plt>
  40d6b0:	bl	402c90 <abort@plt>
  40d6b4:	stp	x29, x30, [sp, #-48]!
  40d6b8:	mov	x29, sp
  40d6bc:	ldp	x4, x5, [x3]
  40d6c0:	stp	x4, x5, [sp, #16]
  40d6c4:	ldp	x4, x5, [x3, #16]
  40d6c8:	mov	w3, #0x0                   	// #0
  40d6cc:	stp	x4, x5, [sp, #32]
  40d6d0:	add	x5, sp, #0x10
  40d6d4:	mov	x4, x2
  40d6d8:	mov	x2, #0x0                   	// #0
  40d6dc:	bl	40d5e8 <__fxstatat@plt+0xa578>
  40d6e0:	ldp	x29, x30, [sp], #48
  40d6e4:	ret
  40d6e8:	sub	sp, sp, #0x50
  40d6ec:	stp	x29, x30, [sp, #32]
  40d6f0:	add	x29, sp, #0x20
  40d6f4:	stp	x19, x20, [sp, #48]
  40d6f8:	mov	x20, x0
  40d6fc:	mov	x19, x4
  40d700:	str	x21, [sp, #64]
  40d704:	mov	x21, x5
  40d708:	cbz	x1, 40d79c <__fxstatat@plt+0xa72c>
  40d70c:	mov	x5, x3
  40d710:	mov	x4, x2
  40d714:	mov	x3, x1
  40d718:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40d71c:	mov	w1, #0x1                   	// #1
  40d720:	add	x2, x2, #0x329
  40d724:	bl	402d20 <__fprintf_chk@plt>
  40d728:	mov	w2, #0x5                   	// #5
  40d72c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40d730:	mov	x0, #0x0                   	// #0
  40d734:	add	x1, x1, #0x33c
  40d738:	bl	402f30 <dcgettext@plt>
  40d73c:	mov	x3, x0
  40d740:	mov	w4, #0x7e3                 	// #2019
  40d744:	mov	w1, #0x1                   	// #1
  40d748:	mov	x0, x20
  40d74c:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40d750:	add	x2, x2, #0x61c
  40d754:	bl	402d20 <__fprintf_chk@plt>
  40d758:	mov	w2, #0x5                   	// #5
  40d75c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40d760:	mov	x0, #0x0                   	// #0
  40d764:	add	x1, x1, #0x340
  40d768:	bl	402f30 <dcgettext@plt>
  40d76c:	mov	x1, x20
  40d770:	bl	402f40 <fputs_unlocked@plt>
  40d774:	cmp	x21, #0x9
  40d778:	b.hi	40da0c <__fxstatat@plt+0xa99c>  // b.pmore
  40d77c:	cmp	w21, #0x9
  40d780:	b.hi	40da0c <__fxstatat@plt+0xa99c>  // b.pmore
  40d784:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40d788:	add	x0, x0, #0x608
  40d78c:	ldrh	w0, [x0, w21, uxtw #1]
  40d790:	adr	x1, 40d79c <__fxstatat@plt+0xa72c>
  40d794:	add	x0, x1, w0, sxth #2
  40d798:	br	x0
  40d79c:	mov	x4, x3
  40d7a0:	mov	w1, #0x1                   	// #1
  40d7a4:	mov	x3, x2
  40d7a8:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40d7ac:	add	x2, x2, #0x335
  40d7b0:	bl	402d20 <__fprintf_chk@plt>
  40d7b4:	b	40d728 <__fxstatat@plt+0xa6b8>
  40d7b8:	mov	w2, #0x5                   	// #5
  40d7bc:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40d7c0:	mov	x0, #0x0                   	// #0
  40d7c4:	add	x1, x1, #0x40c
  40d7c8:	bl	402f30 <dcgettext@plt>
  40d7cc:	mov	x2, x0
  40d7d0:	mov	x0, x20
  40d7d4:	mov	w1, #0x1                   	// #1
  40d7d8:	ldr	x3, [x19]
  40d7dc:	ldp	x29, x30, [sp, #32]
  40d7e0:	ldp	x19, x20, [sp, #48]
  40d7e4:	ldr	x21, [sp, #64]
  40d7e8:	add	sp, sp, #0x50
  40d7ec:	b	402d20 <__fprintf_chk@plt>
  40d7f0:	mov	w2, #0x5                   	// #5
  40d7f4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40d7f8:	mov	x0, #0x0                   	// #0
  40d7fc:	add	x1, x1, #0x41c
  40d800:	bl	402f30 <dcgettext@plt>
  40d804:	mov	x2, x0
  40d808:	mov	x0, x20
  40d80c:	mov	w1, #0x1                   	// #1
  40d810:	ldp	x3, x4, [x19]
  40d814:	ldp	x29, x30, [sp, #32]
  40d818:	ldp	x19, x20, [sp, #48]
  40d81c:	ldr	x21, [sp, #64]
  40d820:	add	sp, sp, #0x50
  40d824:	b	402d20 <__fprintf_chk@plt>
  40d828:	mov	w2, #0x5                   	// #5
  40d82c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40d830:	mov	x0, #0x0                   	// #0
  40d834:	add	x1, x1, #0x433
  40d838:	bl	402f30 <dcgettext@plt>
  40d83c:	mov	x2, x0
  40d840:	mov	x0, x20
  40d844:	mov	w1, #0x1                   	// #1
  40d848:	ldp	x3, x4, [x19]
  40d84c:	ldr	x5, [x19, #16]
  40d850:	ldp	x29, x30, [sp, #32]
  40d854:	ldp	x19, x20, [sp, #48]
  40d858:	ldr	x21, [sp, #64]
  40d85c:	add	sp, sp, #0x50
  40d860:	b	402d20 <__fprintf_chk@plt>
  40d864:	mov	w2, #0x5                   	// #5
  40d868:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40d86c:	mov	x0, #0x0                   	// #0
  40d870:	add	x1, x1, #0x44f
  40d874:	bl	402f30 <dcgettext@plt>
  40d878:	mov	x2, x0
  40d87c:	mov	x0, x20
  40d880:	mov	w1, #0x1                   	// #1
  40d884:	ldp	x3, x4, [x19]
  40d888:	ldp	x5, x6, [x19, #16]
  40d88c:	ldp	x29, x30, [sp, #32]
  40d890:	ldp	x19, x20, [sp, #48]
  40d894:	ldr	x21, [sp, #64]
  40d898:	add	sp, sp, #0x50
  40d89c:	b	402d20 <__fprintf_chk@plt>
  40d8a0:	mov	w2, #0x5                   	// #5
  40d8a4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40d8a8:	mov	x0, #0x0                   	// #0
  40d8ac:	add	x1, x1, #0x46f
  40d8b0:	bl	402f30 <dcgettext@plt>
  40d8b4:	mov	x2, x0
  40d8b8:	mov	x0, x20
  40d8bc:	mov	w1, #0x1                   	// #1
  40d8c0:	ldp	x3, x4, [x19]
  40d8c4:	ldp	x5, x6, [x19, #16]
  40d8c8:	ldp	x29, x30, [sp, #32]
  40d8cc:	ldr	x7, [x19, #32]
  40d8d0:	ldp	x19, x20, [sp, #48]
  40d8d4:	ldr	x21, [sp, #64]
  40d8d8:	add	sp, sp, #0x50
  40d8dc:	b	402d20 <__fprintf_chk@plt>
  40d8e0:	mov	w2, #0x5                   	// #5
  40d8e4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40d8e8:	mov	x0, #0x0                   	// #0
  40d8ec:	add	x1, x1, #0x493
  40d8f0:	bl	402f30 <dcgettext@plt>
  40d8f4:	mov	x2, x0
  40d8f8:	ldp	x3, x4, [x19]
  40d8fc:	mov	x0, x20
  40d900:	ldp	x5, x6, [x19, #16]
  40d904:	ldp	x7, x1, [x19, #32]
  40d908:	str	x1, [sp]
  40d90c:	mov	w1, #0x1                   	// #1
  40d910:	bl	402d20 <__fprintf_chk@plt>
  40d914:	ldp	x29, x30, [sp, #32]
  40d918:	ldp	x19, x20, [sp, #48]
  40d91c:	ldr	x21, [sp, #64]
  40d920:	add	sp, sp, #0x50
  40d924:	ret
  40d928:	mov	w2, #0x5                   	// #5
  40d92c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40d930:	mov	x0, #0x0                   	// #0
  40d934:	add	x1, x1, #0x4bb
  40d938:	bl	402f30 <dcgettext@plt>
  40d93c:	mov	x2, x0
  40d940:	ldp	x3, x4, [x19]
  40d944:	mov	x0, x20
  40d948:	ldp	x5, x6, [x19, #16]
  40d94c:	ldr	x1, [x19, #48]
  40d950:	ldr	x7, [x19, #32]
  40d954:	str	x1, [sp, #8]
  40d958:	ldr	x1, [x19, #40]
  40d95c:	str	x1, [sp]
  40d960:	mov	w1, #0x1                   	// #1
  40d964:	bl	402d20 <__fprintf_chk@plt>
  40d968:	b	40d914 <__fxstatat@plt+0xa8a4>
  40d96c:	mov	w2, #0x5                   	// #5
  40d970:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40d974:	mov	x0, #0x0                   	// #0
  40d978:	add	x1, x1, #0x4e7
  40d97c:	bl	402f30 <dcgettext@plt>
  40d980:	mov	x2, x0
  40d984:	ldr	x1, [x19, #56]
  40d988:	mov	x0, x20
  40d98c:	ldp	x3, x4, [x19]
  40d990:	ldp	x5, x6, [x19, #16]
  40d994:	ldr	x7, [x19, #32]
  40d998:	str	x1, [sp, #16]
  40d99c:	ldr	x1, [x19, #48]
  40d9a0:	str	x1, [sp, #8]
  40d9a4:	ldr	x1, [x19, #40]
  40d9a8:	str	x1, [sp]
  40d9ac:	mov	w1, #0x1                   	// #1
  40d9b0:	bl	402d20 <__fprintf_chk@plt>
  40d9b4:	b	40d914 <__fxstatat@plt+0xa8a4>
  40d9b8:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40d9bc:	add	x1, x1, #0x517
  40d9c0:	mov	w2, #0x5                   	// #5
  40d9c4:	mov	x0, #0x0                   	// #0
  40d9c8:	bl	402f30 <dcgettext@plt>
  40d9cc:	ldr	x1, [x19, #64]
  40d9d0:	mov	x2, x0
  40d9d4:	ldp	x3, x4, [x19]
  40d9d8:	mov	x0, x20
  40d9dc:	ldp	x5, x6, [x19, #16]
  40d9e0:	ldr	x7, [x19, #32]
  40d9e4:	str	x1, [sp, #24]
  40d9e8:	ldr	x1, [x19, #56]
  40d9ec:	str	x1, [sp, #16]
  40d9f0:	ldr	x1, [x19, #48]
  40d9f4:	str	x1, [sp, #8]
  40d9f8:	ldr	x1, [x19, #40]
  40d9fc:	str	x1, [sp]
  40da00:	mov	w1, #0x1                   	// #1
  40da04:	bl	402d20 <__fprintf_chk@plt>
  40da08:	b	40d914 <__fxstatat@plt+0xa8a4>
  40da0c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40da10:	mov	w2, #0x5                   	// #5
  40da14:	add	x1, x1, #0x54b
  40da18:	b	40d9c4 <__fxstatat@plt+0xa954>
  40da1c:	mov	x5, #0x0                   	// #0
  40da20:	ldr	x6, [x4, x5, lsl #3]
  40da24:	cbnz	x6, 40da2c <__fxstatat@plt+0xa9bc>
  40da28:	b	40d6e8 <__fxstatat@plt+0xa678>
  40da2c:	add	x5, x5, #0x1
  40da30:	b	40da20 <__fxstatat@plt+0xa9b0>
  40da34:	stp	x29, x30, [sp, #-96]!
  40da38:	mov	x5, #0x0                   	// #0
  40da3c:	mov	x29, sp
  40da40:	ldr	w7, [x4, #24]
  40da44:	ldp	x6, x10, [x4]
  40da48:	add	x4, sp, #0x10
  40da4c:	tbnz	w7, #31, 40da80 <__fxstatat@plt+0xaa10>
  40da50:	add	x9, x6, #0xf
  40da54:	mov	x8, x6
  40da58:	and	x6, x9, #0xfffffffffffffff8
  40da5c:	ldr	x8, [x8]
  40da60:	str	x8, [x4, x5, lsl #3]
  40da64:	cbz	x8, 40da74 <__fxstatat@plt+0xaa04>
  40da68:	add	x5, x5, #0x1
  40da6c:	cmp	x5, #0xa
  40da70:	b.ne	40da4c <__fxstatat@plt+0xa9dc>  // b.any
  40da74:	bl	40d6e8 <__fxstatat@plt+0xa678>
  40da78:	ldp	x29, x30, [sp], #96
  40da7c:	ret
  40da80:	add	w9, w7, #0x8
  40da84:	cmp	w9, #0x0
  40da88:	b.le	40daa0 <__fxstatat@plt+0xaa30>
  40da8c:	add	x11, x6, #0xf
  40da90:	mov	x8, x6
  40da94:	mov	w7, w9
  40da98:	and	x6, x11, #0xfffffffffffffff8
  40da9c:	b	40da5c <__fxstatat@plt+0xa9ec>
  40daa0:	add	x8, x10, w7, sxtw
  40daa4:	mov	w7, w9
  40daa8:	b	40da5c <__fxstatat@plt+0xa9ec>
  40daac:	stp	x29, x30, [sp, #-240]!
  40dab0:	mov	x29, sp
  40dab4:	stp	x4, x5, [sp, #208]
  40dab8:	add	x4, sp, #0xf0
  40dabc:	stp	x4, x4, [sp, #48]
  40dac0:	add	x4, sp, #0xd0
  40dac4:	str	x4, [sp, #64]
  40dac8:	mov	w4, #0xffffffe0            	// #-32
  40dacc:	str	w4, [sp, #72]
  40dad0:	mov	w4, #0xffffff80            	// #-128
  40dad4:	str	w4, [sp, #76]
  40dad8:	ldp	x4, x5, [sp, #48]
  40dadc:	stp	x4, x5, [sp, #16]
  40dae0:	ldp	x4, x5, [sp, #64]
  40dae4:	stp	x4, x5, [sp, #32]
  40dae8:	add	x4, sp, #0x10
  40daec:	str	q0, [sp, #80]
  40daf0:	str	q1, [sp, #96]
  40daf4:	str	q2, [sp, #112]
  40daf8:	str	q3, [sp, #128]
  40dafc:	str	q4, [sp, #144]
  40db00:	str	q5, [sp, #160]
  40db04:	str	q6, [sp, #176]
  40db08:	str	q7, [sp, #192]
  40db0c:	stp	x6, x7, [sp, #224]
  40db10:	bl	40da34 <__fxstatat@plt+0xa9c4>
  40db14:	ldp	x29, x30, [sp], #240
  40db18:	ret
  40db1c:	stp	x29, x30, [sp, #-16]!
  40db20:	mov	w2, #0x5                   	// #5
  40db24:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40db28:	mov	x29, sp
  40db2c:	add	x1, x1, #0x587
  40db30:	mov	x0, #0x0                   	// #0
  40db34:	bl	402f30 <dcgettext@plt>
  40db38:	mov	x1, x0
  40db3c:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40db40:	mov	w0, #0x1                   	// #1
  40db44:	add	x2, x2, #0x59c
  40db48:	bl	402b50 <__printf_chk@plt>
  40db4c:	mov	w2, #0x5                   	// #5
  40db50:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40db54:	mov	x0, #0x0                   	// #0
  40db58:	add	x1, x1, #0x5b2
  40db5c:	bl	402f30 <dcgettext@plt>
  40db60:	mov	x1, x0
  40db64:	adrp	x3, 410000 <__fxstatat@plt+0xcf90>
  40db68:	add	x3, x3, #0xab9
  40db6c:	adrp	x2, 410000 <__fxstatat@plt+0xcf90>
  40db70:	mov	w0, #0x1                   	// #1
  40db74:	add	x2, x2, #0xae1
  40db78:	bl	402b50 <__printf_chk@plt>
  40db7c:	mov	w2, #0x5                   	// #5
  40db80:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40db84:	mov	x0, #0x0                   	// #0
  40db88:	add	x1, x1, #0x5c6
  40db8c:	bl	402f30 <dcgettext@plt>
  40db90:	ldp	x29, x30, [sp], #16
  40db94:	adrp	x1, 426000 <__fxstatat@plt+0x22f90>
  40db98:	ldr	x1, [x1, #1200]
  40db9c:	b	402f40 <fputs_unlocked@plt>
  40dba0:	stp	x29, x30, [sp, #-32]!
  40dba4:	mov	x29, sp
  40dba8:	stp	x19, x20, [sp, #16]
  40dbac:	adrp	x19, 426000 <__fxstatat@plt+0x22f90>
  40dbb0:	add	x20, x19, #0xac8
  40dbb4:	ldrb	w0, [x19, #2760]
  40dbb8:	cbnz	w0, 40dbd4 <__fxstatat@plt+0xab64>
  40dbbc:	bl	402920 <geteuid@plt>
  40dbc0:	cmp	w0, #0x0
  40dbc4:	cset	w0, eq  // eq = none
  40dbc8:	strb	w0, [x20, #1]
  40dbcc:	mov	w0, #0x1                   	// #1
  40dbd0:	strb	w0, [x19, #2760]
  40dbd4:	ldrb	w0, [x20, #1]
  40dbd8:	ldp	x19, x20, [sp, #16]
  40dbdc:	ldp	x29, x30, [sp], #32
  40dbe0:	ret
  40dbe4:	stp	x29, x30, [sp, #-32]!
  40dbe8:	mov	x29, sp
  40dbec:	str	x19, [sp, #16]
  40dbf0:	mov	x19, x0
  40dbf4:	bl	402ab0 <malloc@plt>
  40dbf8:	cmp	x0, #0x0
  40dbfc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40dc00:	b.eq	40dc08 <__fxstatat@plt+0xab98>  // b.none
  40dc04:	bl	40ddd8 <__fxstatat@plt+0xad68>
  40dc08:	ldr	x19, [sp, #16]
  40dc0c:	ldp	x29, x30, [sp], #32
  40dc10:	ret
  40dc14:	mov	x2, x0
  40dc18:	mul	x0, x0, x1
  40dc1c:	umulh	x2, x2, x1
  40dc20:	cmp	x2, #0x0
  40dc24:	cset	x1, ne  // ne = any
  40dc28:	tbnz	x0, #63, 40dc30 <__fxstatat@plt+0xabc0>
  40dc2c:	cbz	x1, 40dc3c <__fxstatat@plt+0xabcc>
  40dc30:	stp	x29, x30, [sp, #-16]!
  40dc34:	mov	x29, sp
  40dc38:	bl	40ddd8 <__fxstatat@plt+0xad68>
  40dc3c:	b	40dbe4 <__fxstatat@plt+0xab74>
  40dc40:	b	40dbe4 <__fxstatat@plt+0xab74>
  40dc44:	stp	x29, x30, [sp, #-32]!
  40dc48:	cmp	x1, #0x0
  40dc4c:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40dc50:	mov	x29, sp
  40dc54:	str	x19, [sp, #16]
  40dc58:	b.eq	40dc70 <__fxstatat@plt+0xac00>  // b.none
  40dc5c:	bl	402db0 <free@plt>
  40dc60:	mov	x0, #0x0                   	// #0
  40dc64:	ldr	x19, [sp, #16]
  40dc68:	ldp	x29, x30, [sp], #32
  40dc6c:	ret
  40dc70:	mov	x19, x1
  40dc74:	bl	402be0 <realloc@plt>
  40dc78:	cmp	x0, #0x0
  40dc7c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40dc80:	b.eq	40dc64 <__fxstatat@plt+0xabf4>  // b.none
  40dc84:	bl	40ddd8 <__fxstatat@plt+0xad68>
  40dc88:	mov	x3, x1
  40dc8c:	mul	x1, x1, x2
  40dc90:	umulh	x3, x3, x2
  40dc94:	cmp	x3, #0x0
  40dc98:	cset	x2, ne  // ne = any
  40dc9c:	tbnz	x1, #63, 40dca4 <__fxstatat@plt+0xac34>
  40dca0:	cbz	x2, 40dcb0 <__fxstatat@plt+0xac40>
  40dca4:	stp	x29, x30, [sp, #-16]!
  40dca8:	mov	x29, sp
  40dcac:	bl	40ddd8 <__fxstatat@plt+0xad68>
  40dcb0:	b	40dc44 <__fxstatat@plt+0xabd4>
  40dcb4:	ldr	x3, [x1]
  40dcb8:	cbnz	x0, 40dcf4 <__fxstatat@plt+0xac84>
  40dcbc:	cbnz	x3, 40dcd0 <__fxstatat@plt+0xac60>
  40dcc0:	mov	x3, #0x80                  	// #128
  40dcc4:	cmp	x2, #0x80
  40dcc8:	udiv	x3, x3, x2
  40dccc:	cinc	x3, x3, hi  // hi = pmore
  40dcd0:	umulh	x5, x3, x2
  40dcd4:	mul	x4, x3, x2
  40dcd8:	cmp	x5, #0x0
  40dcdc:	cset	x5, ne  // ne = any
  40dce0:	tbnz	x4, #63, 40dce8 <__fxstatat@plt+0xac78>
  40dce4:	cbz	x5, 40dd10 <__fxstatat@plt+0xaca0>
  40dce8:	stp	x29, x30, [sp, #-16]!
  40dcec:	mov	x29, sp
  40dcf0:	bl	40ddd8 <__fxstatat@plt+0xad68>
  40dcf4:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  40dcf8:	movk	x4, #0x5554
  40dcfc:	udiv	x4, x4, x2
  40dd00:	cmp	x4, x3
  40dd04:	b.ls	40dce8 <__fxstatat@plt+0xac78>  // b.plast
  40dd08:	add	x4, x3, #0x1
  40dd0c:	add	x3, x4, x3, lsr #1
  40dd10:	str	x3, [x1]
  40dd14:	mul	x1, x3, x2
  40dd18:	b	40dc44 <__fxstatat@plt+0xabd4>
  40dd1c:	mov	x2, #0x1                   	// #1
  40dd20:	b	40dcb4 <__fxstatat@plt+0xac44>
  40dd24:	stp	x29, x30, [sp, #-32]!
  40dd28:	mov	x29, sp
  40dd2c:	str	x19, [sp, #16]
  40dd30:	mov	x19, x0
  40dd34:	bl	40dbe4 <__fxstatat@plt+0xab74>
  40dd38:	mov	x2, x19
  40dd3c:	mov	w1, #0x0                   	// #0
  40dd40:	ldr	x19, [sp, #16]
  40dd44:	ldp	x29, x30, [sp], #32
  40dd48:	b	402b70 <memset@plt>
  40dd4c:	umulh	x2, x0, x1
  40dd50:	stp	x29, x30, [sp, #-16]!
  40dd54:	mul	x4, x0, x1
  40dd58:	cmp	x2, #0x0
  40dd5c:	mov	x29, sp
  40dd60:	cset	x2, ne  // ne = any
  40dd64:	tbnz	x4, #63, 40dd6c <__fxstatat@plt+0xacfc>
  40dd68:	cbz	x2, 40dd70 <__fxstatat@plt+0xad00>
  40dd6c:	bl	40ddd8 <__fxstatat@plt+0xad68>
  40dd70:	bl	402bc0 <calloc@plt>
  40dd74:	cbz	x0, 40dd6c <__fxstatat@plt+0xacfc>
  40dd78:	ldp	x29, x30, [sp], #16
  40dd7c:	ret
  40dd80:	stp	x29, x30, [sp, #-32]!
  40dd84:	mov	x29, sp
  40dd88:	stp	x19, x20, [sp, #16]
  40dd8c:	mov	x19, x1
  40dd90:	mov	x20, x0
  40dd94:	mov	x0, x1
  40dd98:	bl	40dbe4 <__fxstatat@plt+0xab74>
  40dd9c:	mov	x2, x19
  40dda0:	mov	x1, x20
  40dda4:	ldp	x19, x20, [sp, #16]
  40dda8:	ldp	x29, x30, [sp], #32
  40ddac:	b	402890 <memcpy@plt>
  40ddb0:	stp	x29, x30, [sp, #-32]!
  40ddb4:	mov	x29, sp
  40ddb8:	str	x19, [sp, #16]
  40ddbc:	mov	x19, x0
  40ddc0:	bl	4028b0 <strlen@plt>
  40ddc4:	add	x1, x0, #0x1
  40ddc8:	mov	x0, x19
  40ddcc:	ldr	x19, [sp, #16]
  40ddd0:	ldp	x29, x30, [sp], #32
  40ddd4:	b	40dd80 <__fxstatat@plt+0xad10>
  40ddd8:	stp	x29, x30, [sp, #-32]!
  40dddc:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40dde0:	mov	w2, #0x5                   	// #5
  40dde4:	mov	x29, sp
  40dde8:	str	x19, [sp, #16]
  40ddec:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40ddf0:	ldr	w19, [x0, #1072]
  40ddf4:	add	x1, x1, #0x64b
  40ddf8:	mov	x0, #0x0                   	// #0
  40ddfc:	bl	402f30 <dcgettext@plt>
  40de00:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  40de04:	mov	x3, x0
  40de08:	add	x2, x2, #0x9a3
  40de0c:	mov	w0, w19
  40de10:	mov	w1, #0x0                   	// #0
  40de14:	bl	4028f0 <error@plt>
  40de18:	bl	402c90 <abort@plt>
  40de1c:	stp	x29, x30, [sp, #-112]!
  40de20:	mov	x29, sp
  40de24:	stp	x19, x20, [sp, #16]
  40de28:	mov	x19, x1
  40de2c:	mov	x20, #0x0                   	// #0
  40de30:	stp	x21, x22, [sp, #32]
  40de34:	mov	x21, x0
  40de38:	stp	x23, x24, [sp, #48]
  40de3c:	mov	x23, x0
  40de40:	ldr	w24, [x1, #24]
  40de44:	ldr	x22, [x1]
  40de48:	stp	x25, x26, [sp, #64]
  40de4c:	mov	x26, #0xffffffffffffffff    	// #-1
  40de50:	ldp	x0, x1, [x1]
  40de54:	stp	x0, x1, [sp, #80]
  40de58:	ldr	x25, [sp, #88]
  40de5c:	ldp	x0, x1, [x19, #16]
  40de60:	stp	x0, x1, [sp, #96]
  40de64:	cbnz	x23, 40de9c <__fxstatat@plt+0xae2c>
  40de68:	mov	x0, #0x7fffffff            	// #2147483647
  40de6c:	cmp	x20, x0
  40de70:	b.ls	40dee4 <__fxstatat@plt+0xae74>  // b.plast
  40de74:	bl	402fd0 <__errno_location@plt>
  40de78:	mov	w1, #0x4b                  	// #75
  40de7c:	str	w1, [x0]
  40de80:	mov	x0, x23
  40de84:	ldp	x19, x20, [sp, #16]
  40de88:	ldp	x21, x22, [sp, #32]
  40de8c:	ldp	x23, x24, [sp, #48]
  40de90:	ldp	x25, x26, [sp, #64]
  40de94:	ldp	x29, x30, [sp], #112
  40de98:	ret
  40de9c:	ldr	w1, [sp, #104]
  40dea0:	ldr	x0, [sp, #80]
  40dea4:	tbnz	w1, #31, 40decc <__fxstatat@plt+0xae5c>
  40dea8:	add	x1, x0, #0xf
  40deac:	and	x1, x1, #0xfffffffffffffff8
  40deb0:	str	x1, [sp, #80]
  40deb4:	ldr	x0, [x0]
  40deb8:	sub	x23, x23, #0x1
  40debc:	bl	4028b0 <strlen@plt>
  40dec0:	adds	x20, x0, x20
  40dec4:	csel	x20, x20, x26, cc  // cc = lo, ul, last
  40dec8:	b	40de64 <__fxstatat@plt+0xadf4>
  40decc:	add	w2, w1, #0x8
  40ded0:	str	w2, [sp, #104]
  40ded4:	cmp	w2, #0x0
  40ded8:	b.gt	40dea8 <__fxstatat@plt+0xae38>
  40dedc:	add	x0, x25, w1, sxtw
  40dee0:	b	40deb4 <__fxstatat@plt+0xae44>
  40dee4:	add	x0, x20, #0x1
  40dee8:	bl	40dbe4 <__fxstatat@plt+0xab74>
  40deec:	mov	x23, x0
  40def0:	mov	x25, x0
  40def4:	cbnz	x21, 40df00 <__fxstatat@plt+0xae90>
  40def8:	strb	wzr, [x25]
  40defc:	b	40de80 <__fxstatat@plt+0xae10>
  40df00:	tbnz	w24, #31, 40df44 <__fxstatat@plt+0xaed4>
  40df04:	add	x20, x22, #0xf
  40df08:	mov	w26, w24
  40df0c:	and	x20, x20, #0xfffffffffffffff8
  40df10:	ldr	x24, [x22]
  40df14:	sub	x21, x21, #0x1
  40df18:	mov	x0, x24
  40df1c:	bl	4028b0 <strlen@plt>
  40df20:	mov	x22, x0
  40df24:	mov	x2, x0
  40df28:	mov	x1, x24
  40df2c:	mov	x0, x25
  40df30:	mov	w24, w26
  40df34:	add	x25, x25, x22
  40df38:	bl	402890 <memcpy@plt>
  40df3c:	mov	x22, x20
  40df40:	b	40def4 <__fxstatat@plt+0xae84>
  40df44:	add	w26, w24, #0x8
  40df48:	cmp	w26, #0x0
  40df4c:	b.le	40df5c <__fxstatat@plt+0xaeec>
  40df50:	add	x20, x22, #0xf
  40df54:	and	x20, x20, #0xfffffffffffffff8
  40df58:	b	40df10 <__fxstatat@plt+0xaea0>
  40df5c:	ldr	x0, [x19, #8]
  40df60:	mov	x20, x22
  40df64:	add	x22, x0, w24, sxtw
  40df68:	b	40df10 <__fxstatat@plt+0xaea0>
  40df6c:	stp	x29, x30, [sp, #-96]!
  40df70:	mov	x2, x0
  40df74:	mov	x3, x0
  40df78:	mov	x0, #0x0                   	// #0
  40df7c:	mov	x29, sp
  40df80:	ldrb	w4, [x3]
  40df84:	cbnz	w4, 40dfa8 <__fxstatat@plt+0xaf38>
  40df88:	ldp	x2, x3, [x1]
  40df8c:	stp	x2, x3, [sp, #16]
  40df90:	ldp	x2, x3, [x1, #16]
  40df94:	add	x1, sp, #0x10
  40df98:	stp	x2, x3, [sp, #32]
  40df9c:	bl	40de1c <__fxstatat@plt+0xadac>
  40dfa0:	ldp	x29, x30, [sp], #96
  40dfa4:	ret
  40dfa8:	cmp	w4, #0x25
  40dfac:	b.ne	40dfc8 <__fxstatat@plt+0xaf58>  // b.any
  40dfb0:	ldrb	w4, [x3, #1]
  40dfb4:	cmp	w4, #0x73
  40dfb8:	b.ne	40dfc8 <__fxstatat@plt+0xaf58>  // b.any
  40dfbc:	add	x3, x3, #0x2
  40dfc0:	add	x0, x0, #0x1
  40dfc4:	b	40df80 <__fxstatat@plt+0xaf10>
  40dfc8:	ldp	x4, x5, [x1]
  40dfcc:	add	x3, sp, #0x10
  40dfd0:	ldp	x0, x1, [x1, #16]
  40dfd4:	stp	x4, x5, [sp, #16]
  40dfd8:	stp	x0, x1, [sp, #32]
  40dfdc:	stp	x4, x5, [sp, #64]
  40dfe0:	stp	x0, x1, [sp, #80]
  40dfe4:	add	x0, sp, #0x38
  40dfe8:	mov	w1, #0x1                   	// #1
  40dfec:	bl	402af0 <__vasprintf_chk@plt>
  40dff0:	tbz	w0, #31, 40e00c <__fxstatat@plt+0xaf9c>
  40dff4:	bl	402fd0 <__errno_location@plt>
  40dff8:	ldr	w1, [x0]
  40dffc:	mov	x0, #0x0                   	// #0
  40e000:	cmp	w1, #0xc
  40e004:	b.ne	40dfa0 <__fxstatat@plt+0xaf30>  // b.any
  40e008:	bl	40ddd8 <__fxstatat@plt+0xad68>
  40e00c:	ldr	x0, [sp, #56]
  40e010:	b	40dfa0 <__fxstatat@plt+0xaf30>
  40e014:	stp	x29, x30, [sp, #-48]!
  40e018:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40e01c:	mov	x29, sp
  40e020:	ldr	x2, [x0, #1208]
  40e024:	add	x1, sp, #0x28
  40e028:	add	x0, sp, #0x20
  40e02c:	str	x19, [sp, #16]
  40e030:	stp	xzr, xzr, [sp, #32]
  40e034:	bl	402da0 <getline@plt>
  40e038:	cmp	x0, #0x0
  40e03c:	b.le	40e080 <__fxstatat@plt+0xb010>
  40e040:	ldr	x1, [sp, #32]
  40e044:	sub	x0, x0, #0x1
  40e048:	ldrb	w2, [x1, x0]
  40e04c:	cmp	w2, #0xa
  40e050:	b.ne	40e058 <__fxstatat@plt+0xafe8>  // b.any
  40e054:	strb	wzr, [x1, x0]
  40e058:	ldr	x0, [sp, #32]
  40e05c:	bl	402900 <rpmatch@plt>
  40e060:	cmp	w0, #0x0
  40e064:	cset	w19, gt
  40e068:	ldr	x0, [sp, #32]
  40e06c:	bl	402db0 <free@plt>
  40e070:	mov	w0, w19
  40e074:	ldr	x19, [sp, #16]
  40e078:	ldp	x29, x30, [sp], #48
  40e07c:	ret
  40e080:	mov	w19, #0x0                   	// #0
  40e084:	b	40e068 <__fxstatat@plt+0xaff8>
  40e088:	stp	x29, x30, [sp, #-32]!
  40e08c:	mov	x29, sp
  40e090:	str	x19, [sp, #16]
  40e094:	mov	x19, x0
  40e098:	cbnz	x0, 40e0ac <__fxstatat@plt+0xb03c>
  40e09c:	mov	x0, x19
  40e0a0:	ldr	x19, [sp, #16]
  40e0a4:	ldp	x29, x30, [sp], #32
  40e0a8:	b	402ea0 <fflush@plt>
  40e0ac:	bl	402f50 <__freading@plt>
  40e0b0:	cbz	w0, 40e09c <__fxstatat@plt+0xb02c>
  40e0b4:	ldr	w0, [x19]
  40e0b8:	tbz	w0, #8, 40e09c <__fxstatat@plt+0xb02c>
  40e0bc:	mov	x0, x19
  40e0c0:	mov	w2, #0x1                   	// #1
  40e0c4:	mov	x1, #0x0                   	// #0
  40e0c8:	bl	40e110 <__fxstatat@plt+0xb0a0>
  40e0cc:	b	40e09c <__fxstatat@plt+0xb02c>
  40e0d0:	ldp	x1, x2, [x0, #32]
  40e0d4:	cmp	x2, x1
  40e0d8:	b.hi	40e108 <__fxstatat@plt+0xb098>  // b.pmore
  40e0dc:	ldp	x2, x1, [x0, #8]
  40e0e0:	sub	x1, x1, x2
  40e0e4:	ldr	w2, [x0]
  40e0e8:	tbz	w2, #8, 40e100 <__fxstatat@plt+0xb090>
  40e0ec:	ldr	x2, [x0, #88]
  40e0f0:	ldr	x0, [x0, #72]
  40e0f4:	sub	x0, x2, x0
  40e0f8:	add	x0, x1, x0
  40e0fc:	ret
  40e100:	mov	x0, #0x0                   	// #0
  40e104:	b	40e0f8 <__fxstatat@plt+0xb088>
  40e108:	mov	x0, #0x0                   	// #0
  40e10c:	b	40e0fc <__fxstatat@plt+0xb08c>
  40e110:	stp	x29, x30, [sp, #-48]!
  40e114:	mov	x29, sp
  40e118:	stp	x19, x20, [sp, #16]
  40e11c:	mov	x20, x1
  40e120:	mov	x19, x0
  40e124:	ldr	x1, [x0, #8]
  40e128:	str	x21, [sp, #32]
  40e12c:	mov	w21, w2
  40e130:	ldr	x2, [x0, #16]
  40e134:	cmp	x2, x1
  40e138:	b.ne	40e18c <__fxstatat@plt+0xb11c>  // b.any
  40e13c:	ldp	x1, x2, [x0, #32]
  40e140:	cmp	x2, x1
  40e144:	b.ne	40e18c <__fxstatat@plt+0xb11c>  // b.any
  40e148:	ldr	x1, [x0, #72]
  40e14c:	cbnz	x1, 40e18c <__fxstatat@plt+0xb11c>
  40e150:	bl	402a40 <fileno@plt>
  40e154:	mov	w2, w21
  40e158:	mov	x1, x20
  40e15c:	bl	402a00 <lseek@plt>
  40e160:	cmn	x0, #0x1
  40e164:	b.eq	40e17c <__fxstatat@plt+0xb10c>  // b.none
  40e168:	ldr	w1, [x19]
  40e16c:	str	x0, [x19, #144]
  40e170:	mov	w0, #0x0                   	// #0
  40e174:	and	w1, w1, #0xffffffef
  40e178:	str	w1, [x19]
  40e17c:	ldp	x19, x20, [sp, #16]
  40e180:	ldr	x21, [sp, #32]
  40e184:	ldp	x29, x30, [sp], #48
  40e188:	ret
  40e18c:	mov	w2, w21
  40e190:	mov	x1, x20
  40e194:	mov	x0, x19
  40e198:	ldp	x19, x20, [sp, #16]
  40e19c:	ldr	x21, [sp, #32]
  40e1a0:	ldp	x29, x30, [sp], #48
  40e1a4:	b	402d90 <fseeko@plt>
  40e1a8:	stp	x29, x30, [sp, #-64]!
  40e1ac:	mov	x29, sp
  40e1b0:	stp	x19, x20, [sp, #16]
  40e1b4:	stp	x21, x22, [sp, #32]
  40e1b8:	mov	x21, x1
  40e1bc:	mov	x22, x2
  40e1c0:	cbnz	x0, 40e218 <__fxstatat@plt+0xb1a8>
  40e1c4:	add	x19, sp, #0x3c
  40e1c8:	mov	x2, x22
  40e1cc:	mov	x1, x21
  40e1d0:	mov	x0, x19
  40e1d4:	bl	402880 <mbrtowc@plt>
  40e1d8:	cmp	x22, #0x0
  40e1dc:	mov	x20, x0
  40e1e0:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40e1e4:	b.ls	40e204 <__fxstatat@plt+0xb194>  // b.plast
  40e1e8:	mov	w0, #0x0                   	// #0
  40e1ec:	bl	40e750 <__fxstatat@plt+0xb6e0>
  40e1f0:	tst	w0, #0xff
  40e1f4:	b.ne	40e204 <__fxstatat@plt+0xb194>  // b.any
  40e1f8:	ldrb	w0, [x21]
  40e1fc:	mov	x20, #0x1                   	// #1
  40e200:	str	w0, [x19]
  40e204:	mov	x0, x20
  40e208:	ldp	x19, x20, [sp, #16]
  40e20c:	ldp	x21, x22, [sp, #32]
  40e210:	ldp	x29, x30, [sp], #64
  40e214:	ret
  40e218:	mov	x19, x0
  40e21c:	b	40e1c8 <__fxstatat@plt+0xb158>
  40e220:	and	w4, w1, #0xf000
  40e224:	mov	x3, x0
  40e228:	cmp	w4, #0x1, lsl #12
  40e22c:	b.ne	40e23c <__fxstatat@plt+0xb1cc>  // b.any
  40e230:	cbnz	x2, 40e23c <__fxstatat@plt+0xb1cc>
  40e234:	and	w1, w1, #0xffffefff
  40e238:	b	402a10 <mkfifo@plt>
  40e23c:	mov	x0, x3
  40e240:	b	40f690 <__fxstatat@plt+0xc620>
  40e244:	stp	x29, x30, [sp, #-48]!
  40e248:	mov	w1, #0x0                   	// #0
  40e24c:	mov	x29, sp
  40e250:	stp	x19, x20, [sp, #16]
  40e254:	mov	x20, #0x12                  	// #18
  40e258:	movk	x20, #0x1, lsl #32
  40e25c:	mov	x19, x0
  40e260:	add	x2, sp, #0x28
  40e264:	bl	402e20 <acl_get_entry@plt>
  40e268:	cmp	w0, #0x0
  40e26c:	b.le	40e2ac <__fxstatat@plt+0xb23c>
  40e270:	ldr	x0, [sp, #40]
  40e274:	add	x1, sp, #0x24
  40e278:	bl	402b60 <acl_get_tag_type@plt>
  40e27c:	tbnz	w0, #31, 40e2a8 <__fxstatat@plt+0xb238>
  40e280:	ldr	w1, [sp, #36]
  40e284:	cmp	w1, #0x20
  40e288:	b.hi	40e2b8 <__fxstatat@plt+0xb248>  // b.pmore
  40e28c:	lsr	x1, x20, x1
  40e290:	tbz	w1, #0, 40e2b8 <__fxstatat@plt+0xb248>
  40e294:	add	x2, sp, #0x28
  40e298:	mov	x0, x19
  40e29c:	mov	w1, #0x1                   	// #1
  40e2a0:	bl	402e20 <acl_get_entry@plt>
  40e2a4:	b	40e268 <__fxstatat@plt+0xb1f8>
  40e2a8:	mov	w0, #0xffffffff            	// #-1
  40e2ac:	ldp	x19, x20, [sp, #16]
  40e2b0:	ldp	x29, x30, [sp], #48
  40e2b4:	ret
  40e2b8:	mov	w0, #0x1                   	// #1
  40e2bc:	b	40e2ac <__fxstatat@plt+0xb23c>
  40e2c0:	stp	x29, x30, [sp, #-16]!
  40e2c4:	mov	x29, sp
  40e2c8:	bl	402910 <acl_entries@plt>
  40e2cc:	cmp	w0, #0x0
  40e2d0:	cset	w0, gt
  40e2d4:	ldp	x29, x30, [sp], #16
  40e2d8:	ret
  40e2dc:	stp	x29, x30, [sp, #-32]!
  40e2e0:	mov	x29, sp
  40e2e4:	str	x19, [sp, #16]
  40e2e8:	mov	x19, x0
  40e2ec:	ldr	x0, [x0, #8]
  40e2f0:	cbz	x0, 40e2f8 <__fxstatat@plt+0xb288>
  40e2f4:	bl	403060 <acl_free@plt>
  40e2f8:	ldr	x0, [x19, #16]
  40e2fc:	cbz	x0, 40e30c <__fxstatat@plt+0xb29c>
  40e300:	ldr	x19, [sp, #16]
  40e304:	ldp	x29, x30, [sp], #32
  40e308:	b	403060 <acl_free@plt>
  40e30c:	ldr	x19, [sp, #16]
  40e310:	ldp	x29, x30, [sp], #32
  40e314:	ret
  40e318:	stp	x29, x30, [sp, #-48]!
  40e31c:	cmn	w1, #0x1
  40e320:	mov	x29, sp
  40e324:	stp	xzr, xzr, [x3]
  40e328:	str	w2, [x3]
  40e32c:	stp	x19, x20, [sp, #16]
  40e330:	mov	w20, w2
  40e334:	mov	x19, x3
  40e338:	stp	xzr, xzr, [x3, #16]
  40e33c:	str	x21, [sp, #32]
  40e340:	mov	x21, x0
  40e344:	b.eq	40e380 <__fxstatat@plt+0xb310>  // b.none
  40e348:	mov	w0, w1
  40e34c:	bl	402c20 <acl_get_fd@plt>
  40e350:	str	x0, [x19, #8]
  40e354:	ldr	x0, [x19, #8]
  40e358:	cbnz	x0, 40e38c <__fxstatat@plt+0xb31c>
  40e35c:	bl	402fd0 <__errno_location@plt>
  40e360:	ldr	w0, [x0]
  40e364:	bl	40f4d0 <__fxstatat@plt+0xc460>
  40e368:	and	w0, w0, #0xff
  40e36c:	neg	w0, w0
  40e370:	ldp	x19, x20, [sp, #16]
  40e374:	ldr	x21, [sp, #32]
  40e378:	ldp	x29, x30, [sp], #48
  40e37c:	ret
  40e380:	mov	w1, #0x8000                	// #32768
  40e384:	bl	402d80 <acl_get_file@plt>
  40e388:	b	40e350 <__fxstatat@plt+0xb2e0>
  40e38c:	and	w1, w20, #0xf000
  40e390:	cmp	w1, #0x4, lsl #12
  40e394:	b.ne	40e3b0 <__fxstatat@plt+0xb340>  // b.any
  40e398:	mov	x0, x21
  40e39c:	bl	402d80 <acl_get_file@plt>
  40e3a0:	cmp	x0, #0x0
  40e3a4:	str	x0, [x19, #16]
  40e3a8:	csetm	w0, eq  // eq = none
  40e3ac:	b	40e370 <__fxstatat@plt+0xb300>
  40e3b0:	mov	w0, #0x0                   	// #0
  40e3b4:	b	40e370 <__fxstatat@plt+0xb300>
  40e3b8:	stp	x29, x30, [sp, #-64]!
  40e3bc:	mov	x29, sp
  40e3c0:	stp	x21, x22, [sp, #32]
  40e3c4:	mov	x21, x1
  40e3c8:	ldr	x1, [x0, #8]
  40e3cc:	stp	x19, x20, [sp, #16]
  40e3d0:	mov	x20, x0
  40e3d4:	str	x23, [sp, #48]
  40e3d8:	cbz	x1, 40e428 <__fxstatat@plt+0xb3b8>
  40e3dc:	mov	w0, w2
  40e3e0:	mov	w22, w3
  40e3e4:	mov	x23, x4
  40e3e8:	cmn	w2, #0x1
  40e3ec:	b.eq	40e444 <__fxstatat@plt+0xb3d4>  // b.none
  40e3f0:	bl	4028d0 <acl_set_fd@plt>
  40e3f4:	mov	w19, w0
  40e3f8:	cbz	w0, 40e458 <__fxstatat@plt+0xb3e8>
  40e3fc:	bl	402fd0 <__errno_location@plt>
  40e400:	ldr	w0, [x0]
  40e404:	bl	40f4d0 <__fxstatat@plt+0xc460>
  40e408:	tst	w0, #0xff
  40e40c:	b.ne	40e42c <__fxstatat@plt+0xb3bc>  // b.any
  40e410:	mov	w0, #0x1                   	// #1
  40e414:	strb	w0, [x20, #24]
  40e418:	cbnz	w22, 40e428 <__fxstatat@plt+0xb3b8>
  40e41c:	ldr	x0, [x20, #8]
  40e420:	bl	40e244 <__fxstatat@plt+0xb1d4>
  40e424:	cbnz	w0, 40e42c <__fxstatat@plt+0xb3bc>
  40e428:	mov	w19, #0x0                   	// #0
  40e42c:	mov	w0, w19
  40e430:	ldp	x19, x20, [sp, #16]
  40e434:	ldp	x21, x22, [sp, #32]
  40e438:	ldr	x23, [sp, #48]
  40e43c:	ldp	x29, x30, [sp], #64
  40e440:	ret
  40e444:	mov	x2, x1
  40e448:	mov	x0, x21
  40e44c:	mov	w1, #0x8000                	// #32768
  40e450:	bl	402bf0 <acl_set_file@plt>
  40e454:	b	40e3f4 <__fxstatat@plt+0xb384>
  40e458:	ldr	w19, [x20]
  40e45c:	mov	w0, #0x1                   	// #1
  40e460:	strb	w0, [x23]
  40e464:	and	w19, w19, #0xf000
  40e468:	cmp	w19, #0x4, lsl #12
  40e46c:	b.ne	40e428 <__fxstatat@plt+0xb3b8>  // b.any
  40e470:	cbnz	w22, 40e4a4 <__fxstatat@plt+0xb434>
  40e474:	ldr	x0, [x20, #16]
  40e478:	cbz	x0, 40e4a4 <__fxstatat@plt+0xb434>
  40e47c:	bl	40e2c0 <__fxstatat@plt+0xb250>
  40e480:	cbz	w0, 40e4a4 <__fxstatat@plt+0xb434>
  40e484:	mov	w1, w19
  40e488:	mov	x0, x21
  40e48c:	ldr	x2, [x20, #16]
  40e490:	ldp	x19, x20, [sp, #16]
  40e494:	ldp	x21, x22, [sp, #32]
  40e498:	ldr	x23, [sp, #48]
  40e49c:	ldp	x29, x30, [sp], #64
  40e4a0:	b	402bf0 <acl_set_file@plt>
  40e4a4:	mov	x0, x21
  40e4a8:	ldp	x19, x20, [sp, #16]
  40e4ac:	ldp	x21, x22, [sp, #32]
  40e4b0:	ldr	x23, [sp, #48]
  40e4b4:	ldp	x29, x30, [sp], #64
  40e4b8:	b	402a60 <acl_delete_def_file@plt>
  40e4bc:	mov	w3, w1
  40e4c0:	mov	w1, w2
  40e4c4:	cmn	w3, #0x1
  40e4c8:	b.eq	40e4d4 <__fxstatat@plt+0xb464>  // b.none
  40e4cc:	mov	w0, w3
  40e4d0:	b	402ba0 <fchmod@plt>
  40e4d4:	b	402ad0 <chmod@plt>
  40e4d8:	stp	x29, x30, [sp, #-80]!
  40e4dc:	mov	x29, sp
  40e4e0:	stp	x19, x20, [sp, #16]
  40e4e4:	mov	x19, x0
  40e4e8:	mov	x20, x1
  40e4ec:	stp	x21, x22, [sp, #32]
  40e4f0:	mov	w21, w2
  40e4f4:	ldr	w2, [x0]
  40e4f8:	stp	x23, x24, [sp, #48]
  40e4fc:	ands	w23, w2, #0xe00
  40e500:	strb	wzr, [sp, #79]
  40e504:	b.ne	40e5b8 <__fxstatat@plt+0xb548>  // b.any
  40e508:	ldrb	w0, [x19, #24]
  40e50c:	cbnz	w0, 40e5e0 <__fxstatat@plt+0xb570>
  40e510:	add	x4, sp, #0x4f
  40e514:	mov	w2, w21
  40e518:	mov	x1, x20
  40e51c:	mov	x0, x19
  40e520:	mov	w3, #0x0                   	// #0
  40e524:	bl	40e3b8 <__fxstatat@plt+0xb348>
  40e528:	ldrb	w24, [sp, #79]
  40e52c:	cbnz	w24, 40e5cc <__fxstatat@plt+0xb55c>
  40e530:	cbz	w0, 40e5e8 <__fxstatat@plt+0xb578>
  40e534:	bl	402fd0 <__errno_location@plt>
  40e538:	ldr	w22, [x0]
  40e53c:	ldrb	w0, [x19, #24]
  40e540:	cbnz	w0, 40e5f0 <__fxstatat@plt+0xb580>
  40e544:	ldr	x0, [x19, #8]
  40e548:	cbz	x0, 40e550 <__fxstatat@plt+0xb4e0>
  40e54c:	bl	403060 <acl_free@plt>
  40e550:	ldr	w0, [x19]
  40e554:	bl	402c10 <acl_from_mode@plt>
  40e558:	str	x0, [x19, #8]
  40e55c:	cbz	x0, 40e5f8 <__fxstatat@plt+0xb588>
  40e560:	add	x4, sp, #0x4f
  40e564:	mov	w2, w21
  40e568:	mov	x1, x20
  40e56c:	mov	x0, x19
  40e570:	mov	w3, #0x1                   	// #1
  40e574:	bl	40e3b8 <__fxstatat@plt+0xb348>
  40e578:	ldrb	w1, [sp, #79]
  40e57c:	cbnz	w1, 40e618 <__fxstatat@plt+0xb5a8>
  40e580:	cbnz	w22, 40e600 <__fxstatat@plt+0xb590>
  40e584:	cbnz	w23, 40e5cc <__fxstatat@plt+0xb55c>
  40e588:	mov	w22, #0x0                   	// #0
  40e58c:	cbz	w0, 40e598 <__fxstatat@plt+0xb528>
  40e590:	bl	402fd0 <__errno_location@plt>
  40e594:	ldr	w22, [x0]
  40e598:	ldr	w2, [x19]
  40e59c:	mov	w1, w21
  40e5a0:	mov	x0, x20
  40e5a4:	bl	40e4bc <__fxstatat@plt+0xb44c>
  40e5a8:	cbz	w22, 40e5cc <__fxstatat@plt+0xb55c>
  40e5ac:	bl	402fd0 <__errno_location@plt>
  40e5b0:	str	w22, [x0]
  40e5b4:	b	40e5c8 <__fxstatat@plt+0xb558>
  40e5b8:	mov	w1, w21
  40e5bc:	mov	x0, x20
  40e5c0:	bl	40e4bc <__fxstatat@plt+0xb44c>
  40e5c4:	cbz	w0, 40e508 <__fxstatat@plt+0xb498>
  40e5c8:	mov	w0, #0xffffffff            	// #-1
  40e5cc:	ldp	x19, x20, [sp, #16]
  40e5d0:	ldp	x21, x22, [sp, #32]
  40e5d4:	ldp	x23, x24, [sp, #48]
  40e5d8:	ldp	x29, x30, [sp], #80
  40e5dc:	ret
  40e5e0:	mov	w0, #0x0                   	// #0
  40e5e4:	b	40e528 <__fxstatat@plt+0xb4b8>
  40e5e8:	mov	w22, #0x0                   	// #0
  40e5ec:	b	40e53c <__fxstatat@plt+0xb4cc>
  40e5f0:	mov	w0, #0x0                   	// #0
  40e5f4:	b	40e578 <__fxstatat@plt+0xb508>
  40e5f8:	mov	w0, #0xffffffff            	// #-1
  40e5fc:	b	40e578 <__fxstatat@plt+0xb508>
  40e600:	mov	w24, #0x1                   	// #1
  40e604:	bl	402fd0 <__errno_location@plt>
  40e608:	str	w22, [x0]
  40e60c:	cbz	w24, 40e5c8 <__fxstatat@plt+0xb558>
  40e610:	cbnz	w23, 40e5c8 <__fxstatat@plt+0xb558>
  40e614:	b	40e590 <__fxstatat@plt+0xb520>
  40e618:	cbnz	w22, 40e604 <__fxstatat@plt+0xb594>
  40e61c:	b	40e5cc <__fxstatat@plt+0xb55c>
  40e620:	stp	x29, x30, [sp, #-48]!
  40e624:	mov	x29, sp
  40e628:	stp	x19, x20, [sp, #16]
  40e62c:	mov	x19, x0
  40e630:	str	x21, [sp, #32]
  40e634:	bl	402a20 <__fpending@plt>
  40e638:	mov	x20, x0
  40e63c:	mov	x0, x19
  40e640:	bl	402960 <ferror_unlocked@plt>
  40e644:	mov	w21, w0
  40e648:	mov	x0, x19
  40e64c:	bl	40f230 <__fxstatat@plt+0xc1c0>
  40e650:	cbnz	w21, 40e67c <__fxstatat@plt+0xb60c>
  40e654:	cbz	w0, 40e66c <__fxstatat@plt+0xb5fc>
  40e658:	cbnz	x20, 40e688 <__fxstatat@plt+0xb618>
  40e65c:	bl	402fd0 <__errno_location@plt>
  40e660:	ldr	w0, [x0]
  40e664:	cmp	w0, #0x9
  40e668:	csetm	w0, ne  // ne = any
  40e66c:	ldp	x19, x20, [sp, #16]
  40e670:	ldr	x21, [sp, #32]
  40e674:	ldp	x29, x30, [sp], #48
  40e678:	ret
  40e67c:	cbnz	w0, 40e688 <__fxstatat@plt+0xb618>
  40e680:	bl	402fd0 <__errno_location@plt>
  40e684:	str	wzr, [x0]
  40e688:	mov	w0, #0xffffffff            	// #-1
  40e68c:	b	40e66c <__fxstatat@plt+0xb5fc>
  40e690:	stp	x29, x30, [sp, #-64]!
  40e694:	mov	x29, sp
  40e698:	stp	x19, x20, [sp, #16]
  40e69c:	stp	x21, x22, [sp, #32]
  40e6a0:	str	x23, [sp, #48]
  40e6a4:	bl	402980 <opendir@plt>
  40e6a8:	mov	x19, x0
  40e6ac:	cbz	x0, 40e6f0 <__fxstatat@plt+0xb680>
  40e6b0:	bl	402ed0 <dirfd@plt>
  40e6b4:	cmp	w0, #0x2
  40e6b8:	b.hi	40e6f0 <__fxstatat@plt+0xb680>  // b.pmore
  40e6bc:	mov	w2, #0x3                   	// #3
  40e6c0:	mov	w1, #0x406                 	// #1030
  40e6c4:	bl	40f2c4 <__fxstatat@plt+0xc254>
  40e6c8:	mov	w22, w0
  40e6cc:	bl	402fd0 <__errno_location@plt>
  40e6d0:	mov	x21, x0
  40e6d4:	tbz	w22, #31, 40e708 <__fxstatat@plt+0xb698>
  40e6d8:	ldr	w23, [x0]
  40e6dc:	mov	x20, #0x0                   	// #0
  40e6e0:	mov	x0, x19
  40e6e4:	mov	x19, x20
  40e6e8:	bl	402c30 <closedir@plt>
  40e6ec:	str	w23, [x21]
  40e6f0:	mov	x0, x19
  40e6f4:	ldp	x19, x20, [sp, #16]
  40e6f8:	ldp	x21, x22, [sp, #32]
  40e6fc:	ldr	x23, [sp, #48]
  40e700:	ldp	x29, x30, [sp], #64
  40e704:	ret
  40e708:	mov	w0, w22
  40e70c:	bl	402c70 <fdopendir@plt>
  40e710:	ldr	w23, [x21]
  40e714:	mov	x20, x0
  40e718:	cbnz	x0, 40e6e0 <__fxstatat@plt+0xb670>
  40e71c:	mov	w0, w22
  40e720:	bl	402c40 <close@plt>
  40e724:	b	40e6e0 <__fxstatat@plt+0xb670>
  40e728:	mov	x1, x0
  40e72c:	mov	w0, #0x0                   	// #0
  40e730:	b	4029b0 <clock_gettime@plt>
  40e734:	stp	x29, x30, [sp, #-32]!
  40e738:	mov	x29, sp
  40e73c:	add	x0, sp, #0x10
  40e740:	bl	40e728 <__fxstatat@plt+0xb6b8>
  40e744:	ldp	x0, x1, [sp, #16]
  40e748:	ldp	x29, x30, [sp], #32
  40e74c:	ret
  40e750:	stp	x29, x30, [sp, #-32]!
  40e754:	mov	x1, #0x0                   	// #0
  40e758:	mov	x29, sp
  40e75c:	str	x19, [sp, #16]
  40e760:	bl	403050 <setlocale@plt>
  40e764:	cbz	x0, 40e7a0 <__fxstatat@plt+0xb730>
  40e768:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40e76c:	mov	x19, x0
  40e770:	add	x1, x1, #0x65c
  40e774:	bl	402d30 <strcmp@plt>
  40e778:	cbz	w0, 40e7a8 <__fxstatat@plt+0xb738>
  40e77c:	mov	x0, x19
  40e780:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40e784:	add	x1, x1, #0x65e
  40e788:	bl	402d30 <strcmp@plt>
  40e78c:	cmp	w0, #0x0
  40e790:	cset	w0, ne  // ne = any
  40e794:	ldr	x19, [sp, #16]
  40e798:	ldp	x29, x30, [sp], #32
  40e79c:	ret
  40e7a0:	mov	w0, #0x1                   	// #1
  40e7a4:	b	40e794 <__fxstatat@plt+0xb724>
  40e7a8:	mov	w0, #0x0                   	// #0
  40e7ac:	b	40e794 <__fxstatat@plt+0xb724>
  40e7b0:	mov	x2, #0x0                   	// #0
  40e7b4:	ldrb	w3, [x0]
  40e7b8:	cbnz	w3, 40e7c8 <__fxstatat@plt+0xb758>
  40e7bc:	udiv	x0, x2, x1
  40e7c0:	msub	x0, x0, x1, x2
  40e7c4:	ret
  40e7c8:	add	x0, x0, #0x1
  40e7cc:	ror	x2, x2, #55
  40e7d0:	add	x2, x2, w3, uxtb
  40e7d4:	b	40e7b4 <__fxstatat@plt+0xb744>
  40e7d8:	stp	x29, x30, [sp, #-16]!
  40e7dc:	mov	w0, #0xe                   	// #14
  40e7e0:	mov	x29, sp
  40e7e4:	bl	402a90 <nl_langinfo@plt>
  40e7e8:	cbz	x0, 40e7f4 <__fxstatat@plt+0xb784>
  40e7ec:	ldrb	w1, [x0]
  40e7f0:	cbnz	w1, 40e7fc <__fxstatat@plt+0xb78c>
  40e7f4:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40e7f8:	add	x0, x0, #0x664
  40e7fc:	ldp	x29, x30, [sp], #16
  40e800:	ret
  40e804:	stp	x29, x30, [sp, #-64]!
  40e808:	mov	x29, sp
  40e80c:	str	x3, [sp, #56]
  40e810:	tbz	w2, #6, 40e844 <__fxstatat@plt+0xb7d4>
  40e814:	add	x3, sp, #0x40
  40e818:	stp	x3, x3, [sp, #16]
  40e81c:	add	x3, sp, #0x30
  40e820:	str	x3, [sp, #32]
  40e824:	mov	w3, #0xfffffff8            	// #-8
  40e828:	str	w3, [sp, #40]
  40e82c:	ldr	w3, [sp, #56]
  40e830:	str	wzr, [sp, #44]
  40e834:	bl	402fb0 <openat@plt>
  40e838:	bl	40cb54 <__fxstatat@plt+0x9ae4>
  40e83c:	ldp	x29, x30, [sp], #64
  40e840:	ret
  40e844:	mov	w3, #0x0                   	// #0
  40e848:	b	40e834 <__fxstatat@plt+0xb7c4>
  40e84c:	stp	x29, x30, [sp, #-32]!
  40e850:	mov	x29, sp
  40e854:	str	x19, [sp, #16]
  40e858:	mov	x19, x0
  40e85c:	mov	x0, #0x18                  	// #24
  40e860:	bl	40dbe4 <__fxstatat@plt+0xab74>
  40e864:	stp	x19, xzr, [x0]
  40e868:	str	xzr, [x0, #16]
  40e86c:	ldr	x19, [sp, #16]
  40e870:	ldp	x29, x30, [sp], #32
  40e874:	ret
  40e878:	stp	x29, x30, [sp, #-16]!
  40e87c:	mov	x29, sp
  40e880:	bl	40ea58 <__fxstatat@plt+0xb9e8>
  40e884:	cbz	x0, 40e890 <__fxstatat@plt+0xb820>
  40e888:	ldp	x29, x30, [sp], #16
  40e88c:	b	40e84c <__fxstatat@plt+0xb7dc>
  40e890:	ldp	x29, x30, [sp], #16
  40e894:	ret
  40e898:	ldr	x0, [x0]
  40e89c:	ret
  40e8a0:	stp	x29, x30, [sp, #-80]!
  40e8a4:	mov	x29, sp
  40e8a8:	stp	x21, x22, [sp, #32]
  40e8ac:	mov	x22, x1
  40e8b0:	stp	x23, x24, [sp, #48]
  40e8b4:	add	x23, x1, #0x1
  40e8b8:	ldp	x24, x21, [x0]
  40e8bc:	stp	x19, x20, [sp, #16]
  40e8c0:	mov	x20, x0
  40e8c4:	ldr	x19, [x0, #16]
  40e8c8:	cmp	x19, x22
  40e8cc:	b.cs	40e914 <__fxstatat@plt+0xb8a4>  // b.hs, b.nlast
  40e8d0:	mov	x1, x19
  40e8d4:	mov	x2, #0x0                   	// #0
  40e8d8:	lsl	x1, x1, #8
  40e8dc:	add	x2, x2, #0x1
  40e8e0:	add	x1, x1, #0xff
  40e8e4:	cmp	x22, x1
  40e8e8:	b.hi	40e8d8 <__fxstatat@plt+0xb868>  // b.pmore
  40e8ec:	add	x1, sp, #0x48
  40e8f0:	mov	x0, x24
  40e8f4:	bl	40ec7c <__fxstatat@plt+0xbc0c>
  40e8f8:	add	x1, sp, #0x48
  40e8fc:	ldrb	w0, [x1], #1
  40e900:	lsl	x19, x19, #8
  40e904:	add	x19, x19, #0xff
  40e908:	cmp	x22, x19
  40e90c:	add	x21, x0, x21, lsl #8
  40e910:	b.hi	40e8fc <__fxstatat@plt+0xb88c>  // b.pmore
  40e914:	cmp	x19, x22
  40e918:	b.ne	40e938 <__fxstatat@plt+0xb8c8>  // b.any
  40e91c:	stp	xzr, xzr, [x20, #8]
  40e920:	mov	x0, x21
  40e924:	ldp	x19, x20, [sp, #16]
  40e928:	ldp	x21, x22, [sp, #32]
  40e92c:	ldp	x23, x24, [sp, #48]
  40e930:	ldp	x29, x30, [sp], #80
  40e934:	ret
  40e938:	udiv	x4, x21, x23
  40e93c:	sub	x1, x19, x22
  40e940:	udiv	x3, x1, x23
  40e944:	msub	x2, x4, x23, x21
  40e948:	msub	x1, x3, x23, x1
  40e94c:	sub	x19, x19, x1
  40e950:	cmp	x21, x19
  40e954:	b.hi	40e964 <__fxstatat@plt+0xb8f4>  // b.pmore
  40e958:	mov	x21, x2
  40e95c:	stp	x4, x3, [x20, #8]
  40e960:	b	40e920 <__fxstatat@plt+0xb8b0>
  40e964:	sub	x19, x1, #0x1
  40e968:	mov	x21, x2
  40e96c:	b	40e8c8 <__fxstatat@plt+0xb858>
  40e970:	stp	x29, x30, [sp, #-32]!
  40e974:	mov	x2, #0xffffffffffffffff    	// #-1
  40e978:	mov	x1, #0x18                  	// #24
  40e97c:	mov	x29, sp
  40e980:	str	x19, [sp, #16]
  40e984:	mov	x19, x0
  40e988:	bl	402ee0 <__explicit_bzero_chk@plt>
  40e98c:	mov	x0, x19
  40e990:	ldr	x19, [sp, #16]
  40e994:	ldp	x29, x30, [sp], #32
  40e998:	b	402db0 <free@plt>
  40e99c:	stp	x29, x30, [sp, #-48]!
  40e9a0:	mov	x29, sp
  40e9a4:	stp	x19, x20, [sp, #16]
  40e9a8:	mov	x20, x0
  40e9ac:	ldr	x0, [x0]
  40e9b0:	stp	x21, x22, [sp, #32]
  40e9b4:	bl	40eda4 <__fxstatat@plt+0xbd34>
  40e9b8:	mov	w21, w0
  40e9bc:	bl	402fd0 <__errno_location@plt>
  40e9c0:	mov	x19, x0
  40e9c4:	mov	x0, x20
  40e9c8:	ldr	w22, [x19]
  40e9cc:	bl	40e970 <__fxstatat@plt+0xb900>
  40e9d0:	str	w22, [x19]
  40e9d4:	mov	w0, w21
  40e9d8:	ldp	x19, x20, [sp, #16]
  40e9dc:	ldp	x21, x22, [sp, #32]
  40e9e0:	ldp	x29, x30, [sp], #48
  40e9e4:	ret
  40e9e8:	stp	x29, x30, [sp, #-48]!
  40e9ec:	mov	x29, sp
  40e9f0:	stp	x19, x20, [sp, #16]
  40e9f4:	stp	x21, x22, [sp, #32]
  40e9f8:	cbz	x0, 40ea48 <__fxstatat@plt+0xb9d8>
  40e9fc:	mov	x20, x0
  40ea00:	adrp	x0, 426000 <__fxstatat@plt+0x22f90>
  40ea04:	ldr	w22, [x0, #1072]
  40ea08:	bl	402fd0 <__errno_location@plt>
  40ea0c:	ldr	w21, [x0]
  40ea10:	mov	w2, #0x5                   	// #5
  40ea14:	cbnz	w21, 40ea4c <__fxstatat@plt+0xb9dc>
  40ea18:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40ea1c:	add	x1, x1, #0x66a
  40ea20:	mov	x0, #0x0                   	// #0
  40ea24:	bl	402f30 <dcgettext@plt>
  40ea28:	mov	x19, x0
  40ea2c:	mov	x0, x20
  40ea30:	bl	40c2c0 <__fxstatat@plt+0x9250>
  40ea34:	mov	x3, x0
  40ea38:	mov	x2, x19
  40ea3c:	mov	w1, w21
  40ea40:	mov	w0, w22
  40ea44:	bl	4028f0 <error@plt>
  40ea48:	bl	402c90 <abort@plt>
  40ea4c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40ea50:	add	x1, x1, #0x67a
  40ea54:	b	40ea20 <__fxstatat@plt+0xb9b0>
  40ea58:	stp	x29, x30, [sp, #-80]!
  40ea5c:	mov	x29, sp
  40ea60:	stp	x19, x20, [sp, #16]
  40ea64:	stp	x21, x22, [sp, #32]
  40ea68:	stp	x23, x24, [sp, #48]
  40ea6c:	cbnz	x1, 40eaa4 <__fxstatat@plt+0xba34>
  40ea70:	mov	x0, #0x1038                	// #4152
  40ea74:	bl	40dbe4 <__fxstatat@plt+0xab74>
  40ea78:	mov	x19, x0
  40ea7c:	adrp	x0, 40e000 <__fxstatat@plt+0xaf90>
  40ea80:	add	x0, x0, #0x9e8
  40ea84:	stp	xzr, x0, [x19]
  40ea88:	str	xzr, [x19, #16]
  40ea8c:	mov	x0, x19
  40ea90:	ldp	x19, x20, [sp, #16]
  40ea94:	ldp	x21, x22, [sp, #32]
  40ea98:	ldp	x23, x24, [sp, #48]
  40ea9c:	ldp	x29, x30, [sp], #80
  40eaa0:	ret
  40eaa4:	mov	x21, x0
  40eaa8:	mov	x22, x1
  40eaac:	cbz	x0, 40eb08 <__fxstatat@plt+0xba98>
  40eab0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40eab4:	add	x1, x1, #0x689
  40eab8:	bl	40f500 <__fxstatat@plt+0xc490>
  40eabc:	mov	x19, x0
  40eac0:	cbz	x0, 40ea8c <__fxstatat@plt+0xba1c>
  40eac4:	mov	x0, #0x1038                	// #4152
  40eac8:	bl	40dbe4 <__fxstatat@plt+0xab74>
  40eacc:	mov	x20, x0
  40ead0:	adrp	x0, 40e000 <__fxstatat@plt+0xaf90>
  40ead4:	add	x0, x0, #0x9e8
  40ead8:	stp	x19, x0, [x20]
  40eadc:	str	x21, [x20, #16]
  40eae0:	cbz	x19, 40eb10 <__fxstatat@plt+0xbaa0>
  40eae4:	cmp	x22, #0x1, lsl #12
  40eae8:	mov	x3, #0x1000                	// #4096
  40eaec:	add	x1, x20, #0x18
  40eaf0:	csel	x3, x22, x3, ls  // ls = plast
  40eaf4:	mov	x0, x19
  40eaf8:	mov	w2, #0x0                   	// #0
  40eafc:	bl	4029d0 <setvbuf@plt>
  40eb00:	mov	x19, x20
  40eb04:	b	40ea8c <__fxstatat@plt+0xba1c>
  40eb08:	mov	x19, #0x0                   	// #0
  40eb0c:	b	40eac4 <__fxstatat@plt+0xba54>
  40eb10:	mov	w1, #0x0                   	// #0
  40eb14:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40eb18:	add	x21, x20, #0x20
  40eb1c:	add	x0, x0, #0x68c
  40eb20:	str	xzr, [x20, #24]
  40eb24:	bl	402ae0 <open@plt>
  40eb28:	mov	w23, w0
  40eb2c:	tbnz	w0, #31, 40ec64 <__fxstatat@plt+0xbbf4>
  40eb30:	cmp	x22, #0x800
  40eb34:	mov	x1, x21
  40eb38:	mov	x3, #0x1018                	// #4120
  40eb3c:	mov	x2, #0x800                 	// #2048
  40eb40:	csel	x2, x22, x2, ls  // ls = plast
  40eb44:	bl	402e70 <__read_chk@plt>
  40eb48:	cmp	x0, #0x0
  40eb4c:	csel	x19, x0, xzr, ge  // ge = tcont
  40eb50:	mov	x22, x0
  40eb54:	mov	w0, w23
  40eb58:	bl	402c40 <close@plt>
  40eb5c:	cmp	x22, #0x7ff
  40eb60:	b.gt	40eb98 <__fxstatat@plt+0xbb28>
  40eb64:	mov	x22, #0x800                 	// #2048
  40eb68:	sub	x22, x22, x19
  40eb6c:	cmp	x22, #0x10
  40eb70:	mov	x0, #0x10                  	// #16
  40eb74:	mov	x1, #0x0                   	// #0
  40eb78:	csel	x22, x22, x0, ls  // ls = plast
  40eb7c:	add	x0, sp, #0x40
  40eb80:	bl	402b90 <gettimeofday@plt>
  40eb84:	add	x0, x21, x19
  40eb88:	add	x19, x22, x19
  40eb8c:	mov	x2, x22
  40eb90:	add	x1, sp, #0x40
  40eb94:	bl	402890 <memcpy@plt>
  40eb98:	cmp	x19, #0x7ff
  40eb9c:	b.gt	40ec58 <__fxstatat@plt+0xbbe8>
  40eba0:	mov	x22, #0x800                 	// #2048
  40eba4:	sub	x23, x22, x19
  40eba8:	mov	x24, #0x4                   	// #4
  40ebac:	cmp	x23, x24
  40ebb0:	csel	x23, x23, x24, ls  // ls = plast
  40ebb4:	bl	402a80 <getpid@plt>
  40ebb8:	str	w0, [sp, #64]
  40ebbc:	mov	x2, x23
  40ebc0:	add	x0, x21, x19
  40ebc4:	add	x1, sp, #0x40
  40ebc8:	add	x19, x19, x23
  40ebcc:	bl	402890 <memcpy@plt>
  40ebd0:	cmp	x19, #0x7ff
  40ebd4:	b.hi	40ec58 <__fxstatat@plt+0xbbe8>  // b.pmore
  40ebd8:	sub	x23, x22, x19
  40ebdc:	cmp	x23, x24
  40ebe0:	csel	x23, x23, x24, ls  // ls = plast
  40ebe4:	bl	402b00 <getppid@plt>
  40ebe8:	str	w0, [sp, #64]
  40ebec:	mov	x2, x23
  40ebf0:	add	x0, x21, x19
  40ebf4:	add	x1, sp, #0x40
  40ebf8:	add	x19, x19, x23
  40ebfc:	bl	402890 <memcpy@plt>
  40ec00:	cmp	x19, #0x7ff
  40ec04:	b.hi	40ec58 <__fxstatat@plt+0xbbe8>  // b.pmore
  40ec08:	sub	x23, x22, x19
  40ec0c:	cmp	x23, x24
  40ec10:	csel	x23, x23, x24, ls  // ls = plast
  40ec14:	bl	402970 <getuid@plt>
  40ec18:	str	w0, [sp, #64]
  40ec1c:	mov	x2, x23
  40ec20:	add	x0, x21, x19
  40ec24:	add	x1, sp, #0x40
  40ec28:	add	x19, x19, x23
  40ec2c:	bl	402890 <memcpy@plt>
  40ec30:	cmp	x19, #0x7ff
  40ec34:	b.hi	40ec58 <__fxstatat@plt+0xbbe8>  // b.pmore
  40ec38:	bl	402de0 <getgid@plt>
  40ec3c:	str	w0, [sp, #64]
  40ec40:	sub	x2, x22, x19
  40ec44:	add	x1, sp, #0x40
  40ec48:	cmp	x2, x24
  40ec4c:	add	x0, x21, x19
  40ec50:	csel	x2, x2, x24, ls  // ls = plast
  40ec54:	bl	402890 <memcpy@plt>
  40ec58:	mov	x0, x21
  40ec5c:	bl	40f010 <__fxstatat@plt+0xbfa0>
  40ec60:	b	40eb00 <__fxstatat@plt+0xba90>
  40ec64:	mov	x19, #0x0                   	// #0
  40ec68:	b	40eb64 <__fxstatat@plt+0xbaf4>
  40ec6c:	str	x1, [x0, #8]
  40ec70:	ret
  40ec74:	str	x1, [x0, #16]
  40ec78:	ret
  40ec7c:	stp	x29, x30, [sp, #-80]!
  40ec80:	mov	x29, sp
  40ec84:	stp	x21, x22, [sp, #32]
  40ec88:	mov	x21, x0
  40ec8c:	ldr	x0, [x0]
  40ec90:	stp	x19, x20, [sp, #16]
  40ec94:	mov	x20, x1
  40ec98:	stp	x23, x24, [sp, #48]
  40ec9c:	mov	x19, x2
  40eca0:	str	x25, [sp, #64]
  40eca4:	cbz	x0, 40ecf8 <__fxstatat@plt+0xbc88>
  40eca8:	ldr	x3, [x21]
  40ecac:	mov	x2, x19
  40ecb0:	mov	x1, #0x1                   	// #1
  40ecb4:	mov	x0, x20
  40ecb8:	bl	402cd0 <fread_unlocked@plt>
  40ecbc:	mov	x22, x0
  40ecc0:	bl	402fd0 <__errno_location@plt>
  40ecc4:	add	x20, x20, x22
  40ecc8:	ldr	w24, [x0]
  40eccc:	mov	x23, x0
  40ecd0:	subs	x19, x19, x22
  40ecd4:	b.eq	40ed30 <__fxstatat@plt+0xbcc0>  // b.none
  40ecd8:	ldr	x0, [x21]
  40ecdc:	bl	402960 <ferror_unlocked@plt>
  40ece0:	cmp	w0, #0x0
  40ece4:	ldp	x1, x0, [x21, #8]
  40ece8:	csel	w24, w24, wzr, ne  // ne = any
  40ecec:	str	w24, [x23]
  40ecf0:	blr	x1
  40ecf4:	b	40eca8 <__fxstatat@plt+0xbc38>
  40ecf8:	mov	x23, x21
  40ecfc:	add	x24, x21, #0x838
  40ed00:	add	x21, x21, #0x20
  40ed04:	mov	x25, #0x800                 	// #2048
  40ed08:	ldr	x22, [x23, #24]!
  40ed0c:	sub	x1, x25, x22
  40ed10:	add	x1, x24, x1
  40ed14:	cmp	x19, x22
  40ed18:	b.hi	40ed48 <__fxstatat@plt+0xbcd8>  // b.pmore
  40ed1c:	mov	x2, x19
  40ed20:	mov	x0, x20
  40ed24:	sub	x19, x22, x19
  40ed28:	bl	402890 <memcpy@plt>
  40ed2c:	str	x19, [x23]
  40ed30:	ldp	x19, x20, [sp, #16]
  40ed34:	ldp	x21, x22, [sp, #32]
  40ed38:	ldp	x23, x24, [sp, #48]
  40ed3c:	ldr	x25, [sp, #64]
  40ed40:	ldp	x29, x30, [sp], #80
  40ed44:	ret
  40ed48:	mov	x0, x20
  40ed4c:	add	x20, x20, x22
  40ed50:	mov	x2, x22
  40ed54:	bl	402890 <memcpy@plt>
  40ed58:	sub	x19, x19, x22
  40ed5c:	tst	x20, #0x7
  40ed60:	b.eq	40ed78 <__fxstatat@plt+0xbd08>  // b.none
  40ed64:	mov	x1, x24
  40ed68:	mov	x0, x21
  40ed6c:	mov	x22, #0x800                 	// #2048
  40ed70:	bl	40edf0 <__fxstatat@plt+0xbd80>
  40ed74:	b	40ed0c <__fxstatat@plt+0xbc9c>
  40ed78:	add	x22, x20, x19
  40ed7c:	sub	x20, x22, x19
  40ed80:	cmp	x19, #0x7ff
  40ed84:	b.ls	40ed64 <__fxstatat@plt+0xbcf4>  // b.plast
  40ed88:	mov	x1, x20
  40ed8c:	mov	x0, x21
  40ed90:	bl	40edf0 <__fxstatat@plt+0xbd80>
  40ed94:	subs	x19, x19, #0x800
  40ed98:	b.ne	40ed7c <__fxstatat@plt+0xbd0c>  // b.any
  40ed9c:	str	xzr, [x23]
  40eda0:	b	40ed30 <__fxstatat@plt+0xbcc0>
  40eda4:	stp	x29, x30, [sp, #-32]!
  40eda8:	mov	x2, #0xffffffffffffffff    	// #-1
  40edac:	mov	x1, #0x1038                	// #4152
  40edb0:	mov	x29, sp
  40edb4:	stp	x19, x20, [sp, #16]
  40edb8:	mov	x19, x0
  40edbc:	ldr	x20, [x0]
  40edc0:	bl	402ee0 <__explicit_bzero_chk@plt>
  40edc4:	mov	x0, x19
  40edc8:	bl	402db0 <free@plt>
  40edcc:	cbz	x20, 40ede0 <__fxstatat@plt+0xbd70>
  40edd0:	mov	x0, x20
  40edd4:	ldp	x19, x20, [sp, #16]
  40edd8:	ldp	x29, x30, [sp], #32
  40eddc:	b	40f230 <__fxstatat@plt+0xc1c0>
  40ede0:	mov	w0, #0x0                   	// #0
  40ede4:	ldp	x19, x20, [sp, #16]
  40ede8:	ldp	x29, x30, [sp], #32
  40edec:	ret
  40edf0:	ldr	x3, [x0, #2064]
  40edf4:	add	x6, x0, #0x400
  40edf8:	ldr	x4, [x0, #2056]
  40edfc:	add	x3, x3, #0x1
  40ee00:	ldr	x2, [x0, #2048]
  40ee04:	mov	x7, x1
  40ee08:	mov	x5, x0
  40ee0c:	add	x4, x4, x3
  40ee10:	str	x3, [x0, #2064]
  40ee14:	ldr	x3, [x5, #1024]
  40ee18:	eor	x2, x2, x2, lsl #21
  40ee1c:	add	x5, x5, #0x20
  40ee20:	add	x7, x7, #0x20
  40ee24:	sub	x3, x3, #0x1
  40ee28:	sub	x2, x3, x2
  40ee2c:	ldur	x3, [x5, #-32]
  40ee30:	and	x8, x3, #0x7f8
  40ee34:	ldr	x8, [x0, x8]
  40ee38:	add	x8, x2, x8
  40ee3c:	eor	x2, x2, x2, lsr #5
  40ee40:	add	x4, x8, x4
  40ee44:	stur	x4, [x5, #-32]
  40ee48:	lsr	x4, x4, #8
  40ee4c:	and	x4, x4, #0x7f8
  40ee50:	ldr	x8, [x0, x4]
  40ee54:	add	x8, x3, x8
  40ee58:	stur	x8, [x7, #-32]
  40ee5c:	ldur	x4, [x5, #-24]
  40ee60:	ldr	x3, [x5, #1000]
  40ee64:	add	x2, x2, x3
  40ee68:	and	x3, x4, #0x7f8
  40ee6c:	ldr	x3, [x0, x3]
  40ee70:	add	x3, x2, x3
  40ee74:	eor	x2, x2, x2, lsl #12
  40ee78:	add	x3, x3, x8
  40ee7c:	stur	x3, [x5, #-24]
  40ee80:	lsr	x3, x3, #8
  40ee84:	and	x3, x3, #0x7f8
  40ee88:	ldr	x8, [x0, x3]
  40ee8c:	add	x8, x4, x8
  40ee90:	stur	x8, [x7, #-24]
  40ee94:	ldr	x3, [x5, #1008]
  40ee98:	add	x2, x2, x3
  40ee9c:	ldur	x3, [x5, #-16]
  40eea0:	and	x4, x3, #0x7f8
  40eea4:	ldr	x4, [x0, x4]
  40eea8:	add	x4, x2, x4
  40eeac:	eor	x2, x2, x2, lsr #33
  40eeb0:	add	x4, x4, x8
  40eeb4:	stur	x4, [x5, #-16]
  40eeb8:	lsr	x4, x4, #8
  40eebc:	and	x4, x4, #0x7f8
  40eec0:	ldr	x8, [x0, x4]
  40eec4:	add	x8, x3, x8
  40eec8:	stur	x8, [x7, #-16]
  40eecc:	ldur	x4, [x5, #-8]
  40eed0:	ldr	x3, [x5, #1016]
  40eed4:	add	x2, x2, x3
  40eed8:	and	x3, x4, #0x7f8
  40eedc:	ldr	x3, [x0, x3]
  40eee0:	add	x3, x2, x3
  40eee4:	add	x3, x3, x8
  40eee8:	stur	x3, [x5, #-8]
  40eeec:	cmp	x5, x6
  40eef0:	lsr	x3, x3, #8
  40eef4:	and	x3, x3, #0x7f8
  40eef8:	ldr	x3, [x0, x3]
  40eefc:	add	x4, x4, x3
  40ef00:	stur	x4, [x7, #-8]
  40ef04:	b.ne	40ee14 <__fxstatat@plt+0xbda4>  // b.any
  40ef08:	add	x1, x1, #0x400
  40ef0c:	mov	x5, x0
  40ef10:	eor	x3, x2, x2, lsl #21
  40ef14:	add	x5, x5, #0x20
  40ef18:	ldur	x2, [x5, #-32]
  40ef1c:	add	x1, x1, #0x20
  40ef20:	sub	x2, x2, #0x1
  40ef24:	sub	x2, x2, x3
  40ef28:	ldr	x3, [x5, #992]
  40ef2c:	and	x7, x3, #0x7f8
  40ef30:	ldr	x7, [x0, x7]
  40ef34:	add	x7, x2, x7
  40ef38:	eor	x2, x2, x2, lsr #5
  40ef3c:	add	x4, x7, x4
  40ef40:	str	x4, [x5, #992]
  40ef44:	lsr	x4, x4, #8
  40ef48:	and	x4, x4, #0x7f8
  40ef4c:	ldr	x7, [x0, x4]
  40ef50:	add	x7, x3, x7
  40ef54:	stur	x7, [x1, #-32]
  40ef58:	ldur	x3, [x5, #-24]
  40ef5c:	ldr	x4, [x5, #1000]
  40ef60:	add	x2, x2, x3
  40ef64:	and	x3, x4, #0x7f8
  40ef68:	ldr	x3, [x0, x3]
  40ef6c:	add	x3, x2, x3
  40ef70:	eor	x2, x2, x2, lsl #12
  40ef74:	add	x3, x3, x7
  40ef78:	str	x3, [x5, #1000]
  40ef7c:	lsr	x3, x3, #8
  40ef80:	and	x3, x3, #0x7f8
  40ef84:	ldr	x7, [x0, x3]
  40ef88:	add	x7, x4, x7
  40ef8c:	stur	x7, [x1, #-24]
  40ef90:	ldur	x3, [x5, #-16]
  40ef94:	add	x2, x2, x3
  40ef98:	ldr	x3, [x5, #1008]
  40ef9c:	and	x4, x3, #0x7f8
  40efa0:	ldr	x4, [x0, x4]
  40efa4:	add	x4, x2, x4
  40efa8:	eor	x2, x2, x2, lsr #33
  40efac:	add	x4, x4, x7
  40efb0:	str	x4, [x5, #1008]
  40efb4:	lsr	x4, x4, #8
  40efb8:	and	x4, x4, #0x7f8
  40efbc:	ldr	x7, [x0, x4]
  40efc0:	add	x7, x3, x7
  40efc4:	stur	x7, [x1, #-16]
  40efc8:	ldur	x3, [x5, #-8]
  40efcc:	ldr	x4, [x5, #1016]
  40efd0:	add	x2, x2, x3
  40efd4:	and	x3, x4, #0x7f8
  40efd8:	ldr	x3, [x0, x3]
  40efdc:	add	x3, x2, x3
  40efe0:	add	x3, x3, x7
  40efe4:	str	x3, [x5, #1016]
  40efe8:	cmp	x6, x5
  40efec:	lsr	x3, x3, #8
  40eff0:	and	x3, x3, #0x7f8
  40eff4:	ldr	x3, [x0, x3]
  40eff8:	add	x4, x4, x3
  40effc:	stur	x4, [x1, #-8]
  40f000:	b.ne	40ef10 <__fxstatat@plt+0xbea0>  // b.any
  40f004:	str	x2, [x0, #2048]
  40f008:	str	x4, [x0, #2056]
  40f00c:	ret
  40f010:	mov	x3, #0xc0ab                	// #49323
  40f014:	mov	x1, #0x89ed                	// #35309
  40f018:	mov	x4, #0x9315                	// #37653
  40f01c:	mov	x2, #0xe0ce                	// #57550
  40f020:	mov	x9, #0x5524                	// #21796
  40f024:	mov	x6, #0x12a0                	// #4768
  40f028:	mov	x7, #0xc862                	// #51298
  40f02c:	mov	x10, #0x4b7c                	// #19324
  40f030:	movk	x3, #0x6c44, lsl #16
  40f034:	movk	x1, #0xcbfc, lsl #16
  40f038:	movk	x4, #0xa5a0, lsl #16
  40f03c:	movk	x2, #0x8355, lsl #16
  40f040:	movk	x9, #0x4a59, lsl #16
  40f044:	movk	x6, #0x3d47, lsl #16
  40f048:	movk	x7, #0xc73a, lsl #16
  40f04c:	movk	x10, #0xa288, lsl #16
  40f050:	movk	x3, #0x704f, lsl #32
  40f054:	movk	x1, #0x5bf2, lsl #32
  40f058:	movk	x4, #0x4a0f, lsl #32
  40f05c:	movk	x2, #0x53db, lsl #32
  40f060:	movk	x9, #0x2e82, lsl #32
  40f064:	movk	x6, #0xa505, lsl #32
  40f068:	movk	x7, #0xb322, lsl #32
  40f06c:	movk	x10, #0x4677, lsl #32
  40f070:	mov	x5, x0
  40f074:	add	x8, x0, #0x800
  40f078:	mov	x11, x0
  40f07c:	movk	x3, #0x98f5, lsl #48
  40f080:	movk	x1, #0xae98, lsl #48
  40f084:	movk	x4, #0x48fe, lsl #48
  40f088:	movk	x2, #0x82f0, lsl #48
  40f08c:	movk	x9, #0xb29b, lsl #48
  40f090:	movk	x6, #0x8c0e, lsl #48
  40f094:	movk	x7, #0xb9f8, lsl #48
  40f098:	movk	x10, #0x647c, lsl #48
  40f09c:	ldr	x12, [x11, #32]
  40f0a0:	add	x2, x2, x12
  40f0a4:	ldr	x12, [x11, #40]
  40f0a8:	add	x4, x4, x12
  40f0ac:	ldr	x12, [x11, #48]
  40f0b0:	add	x1, x1, x12
  40f0b4:	ldr	x12, [x11, #56]
  40f0b8:	add	x3, x3, x12
  40f0bc:	ldr	x12, [x11]
  40f0c0:	eor	x4, x4, x3, lsr #9
  40f0c4:	sub	x12, x12, x2
  40f0c8:	add	x10, x12, x10
  40f0cc:	ldr	x12, [x11, #8]
  40f0d0:	eor	x1, x1, x10, lsl #9
  40f0d4:	add	x3, x3, x10
  40f0d8:	sub	x12, x12, x4
  40f0dc:	add	x7, x12, x7
  40f0e0:	ldr	x12, [x11, #16]
  40f0e4:	eor	x3, x3, x7, lsr #23
  40f0e8:	add	x10, x10, x7
  40f0ec:	sub	x12, x12, x1
  40f0f0:	add	x6, x12, x6
  40f0f4:	ldr	x12, [x11, #24]
  40f0f8:	eor	x10, x10, x6, lsl #15
  40f0fc:	add	x7, x7, x6
  40f100:	sub	x2, x2, x10
  40f104:	sub	x12, x12, x3
  40f108:	add	x9, x12, x9
  40f10c:	add	x6, x6, x9
  40f110:	eor	x7, x7, x9, lsr #14
  40f114:	eor	x6, x6, x2, lsl #20
  40f118:	sub	x4, x4, x7
  40f11c:	add	x9, x9, x2
  40f120:	sub	x1, x1, x6
  40f124:	add	x2, x2, x4
  40f128:	eor	x9, x9, x4, lsr #17
  40f12c:	add	x4, x4, x1
  40f130:	sub	x3, x3, x9
  40f134:	eor	x2, x2, x1, lsl #14
  40f138:	add	x1, x1, x3
  40f13c:	stp	x10, x7, [x11]
  40f140:	stp	x6, x9, [x11, #16]
  40f144:	stp	x2, x4, [x11, #32]
  40f148:	stp	x1, x3, [x11, #48]
  40f14c:	add	x11, x11, #0x40
  40f150:	cmp	x8, x11
  40f154:	b.ne	40f09c <__fxstatat@plt+0xc02c>  // b.any
  40f158:	ldr	x11, [x5, #32]
  40f15c:	add	x2, x2, x11
  40f160:	ldr	x11, [x5, #40]
  40f164:	add	x4, x4, x11
  40f168:	ldr	x11, [x5, #48]
  40f16c:	add	x1, x1, x11
  40f170:	ldr	x11, [x5, #56]
  40f174:	add	x3, x3, x11
  40f178:	ldr	x11, [x5]
  40f17c:	eor	x4, x4, x3, lsr #9
  40f180:	sub	x11, x11, x2
  40f184:	add	x10, x11, x10
  40f188:	ldr	x11, [x5, #8]
  40f18c:	eor	x1, x1, x10, lsl #9
  40f190:	add	x3, x3, x10
  40f194:	sub	x11, x11, x4
  40f198:	add	x7, x11, x7
  40f19c:	ldr	x11, [x5, #16]
  40f1a0:	eor	x3, x3, x7, lsr #23
  40f1a4:	add	x10, x10, x7
  40f1a8:	sub	x11, x11, x1
  40f1ac:	add	x6, x11, x6
  40f1b0:	ldr	x11, [x5, #24]
  40f1b4:	eor	x10, x10, x6, lsl #15
  40f1b8:	add	x7, x7, x6
  40f1bc:	sub	x2, x2, x10
  40f1c0:	sub	x11, x11, x3
  40f1c4:	add	x9, x11, x9
  40f1c8:	add	x6, x6, x9
  40f1cc:	eor	x7, x7, x9, lsr #14
  40f1d0:	eor	x6, x6, x2, lsl #20
  40f1d4:	sub	x4, x4, x7
  40f1d8:	add	x9, x9, x2
  40f1dc:	sub	x1, x1, x6
  40f1e0:	add	x2, x2, x4
  40f1e4:	eor	x9, x9, x4, lsr #17
  40f1e8:	add	x4, x4, x1
  40f1ec:	sub	x3, x3, x9
  40f1f0:	eor	x2, x2, x1, lsl #14
  40f1f4:	add	x1, x1, x3
  40f1f8:	stp	x10, x7, [x5]
  40f1fc:	stp	x6, x9, [x5, #16]
  40f200:	stp	x2, x4, [x5, #32]
  40f204:	stp	x1, x3, [x5, #48]
  40f208:	add	x5, x5, #0x40
  40f20c:	cmp	x8, x5
  40f210:	b.ne	40f158 <__fxstatat@plt+0xc0e8>  // b.any
  40f214:	str	xzr, [x0, #2048]
  40f218:	str	xzr, [x0, #2056]
  40f21c:	str	xzr, [x0, #2064]
  40f220:	ret
  40f224:	mov	w2, #0x3                   	// #3
  40f228:	mov	w1, #0x0                   	// #0
  40f22c:	b	40f2c4 <__fxstatat@plt+0xc254>
  40f230:	stp	x29, x30, [sp, #-32]!
  40f234:	mov	x29, sp
  40f238:	stp	x19, x20, [sp, #16]
  40f23c:	mov	x19, x0
  40f240:	bl	402a40 <fileno@plt>
  40f244:	tbz	w0, #31, 40f258 <__fxstatat@plt+0xc1e8>
  40f248:	mov	x0, x19
  40f24c:	ldp	x19, x20, [sp, #16]
  40f250:	ldp	x29, x30, [sp], #32
  40f254:	b	402a70 <fclose@plt>
  40f258:	mov	x0, x19
  40f25c:	bl	402f50 <__freading@plt>
  40f260:	cbnz	w0, 40f298 <__fxstatat@plt+0xc228>
  40f264:	mov	x0, x19
  40f268:	bl	40e088 <__fxstatat@plt+0xb018>
  40f26c:	cbnz	w0, 40f2b8 <__fxstatat@plt+0xc248>
  40f270:	mov	w20, #0x0                   	// #0
  40f274:	mov	x0, x19
  40f278:	bl	402a70 <fclose@plt>
  40f27c:	cbz	w20, 40f28c <__fxstatat@plt+0xc21c>
  40f280:	bl	402fd0 <__errno_location@plt>
  40f284:	str	w20, [x0]
  40f288:	mov	w0, #0xffffffff            	// #-1
  40f28c:	ldp	x19, x20, [sp, #16]
  40f290:	ldp	x29, x30, [sp], #32
  40f294:	ret
  40f298:	mov	x0, x19
  40f29c:	bl	402a40 <fileno@plt>
  40f2a0:	mov	w2, #0x1                   	// #1
  40f2a4:	mov	x1, #0x0                   	// #0
  40f2a8:	bl	402a00 <lseek@plt>
  40f2ac:	cmn	x0, #0x1
  40f2b0:	b.ne	40f264 <__fxstatat@plt+0xc1f4>  // b.any
  40f2b4:	b	40f270 <__fxstatat@plt+0xc200>
  40f2b8:	bl	402fd0 <__errno_location@plt>
  40f2bc:	ldr	w20, [x0]
  40f2c0:	b	40f274 <__fxstatat@plt+0xc204>
  40f2c4:	stp	x29, x30, [sp, #-128]!
  40f2c8:	mov	x29, sp
  40f2cc:	stp	x2, x3, [sp, #96]
  40f2d0:	add	x2, sp, #0x80
  40f2d4:	stp	x2, x2, [sp, #64]
  40f2d8:	add	x2, sp, #0x60
  40f2dc:	stp	x19, x20, [sp, #16]
  40f2e0:	stp	x21, x22, [sp, #32]
  40f2e4:	str	x23, [sp, #48]
  40f2e8:	str	x2, [sp, #80]
  40f2ec:	mov	w2, #0xffffffe0            	// #-32
  40f2f0:	str	w2, [sp, #88]
  40f2f4:	str	wzr, [sp, #92]
  40f2f8:	stp	x4, x5, [sp, #112]
  40f2fc:	cbz	w1, 40f344 <__fxstatat@plt+0xc2d4>
  40f300:	mov	w20, w0
  40f304:	mov	w6, w1
  40f308:	cmp	w1, #0x406
  40f30c:	b.eq	40f350 <__fxstatat@plt+0xc2e0>  // b.none
  40f310:	cmp	w1, #0xb
  40f314:	b.gt	40f454 <__fxstatat@plt+0xc3e4>
  40f318:	cmp	w1, #0x0
  40f31c:	b.le	40f460 <__fxstatat@plt+0xc3f0>
  40f320:	sub	w1, w1, #0x1
  40f324:	cmp	w1, #0xa
  40f328:	b.hi	40f460 <__fxstatat@plt+0xc3f0>  // b.pmore
  40f32c:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40f330:	add	x0, x0, #0x69c
  40f334:	ldrb	w0, [x0, w1, uxtw]
  40f338:	adr	x1, 40f344 <__fxstatat@plt+0xc2d4>
  40f33c:	add	x0, x1, w0, sxtb #2
  40f340:	br	x0
  40f344:	ldr	w2, [sp, #96]
  40f348:	bl	402e80 <fcntl@plt>
  40f34c:	b	40f49c <__fxstatat@plt+0xc42c>
  40f350:	adrp	x21, 426000 <__fxstatat@plt+0x22f90>
  40f354:	mov	w2, #0xffffffe8            	// #-24
  40f358:	str	w2, [sp, #88]
  40f35c:	mov	x23, x21
  40f360:	ldr	w2, [x21, #2764]
  40f364:	ldr	w22, [sp, #96]
  40f368:	tbnz	w2, #31, 40f3fc <__fxstatat@plt+0xc38c>
  40f36c:	mov	w2, w22
  40f370:	bl	402e80 <fcntl@plt>
  40f374:	mov	w19, w0
  40f378:	tbz	w0, #31, 40f38c <__fxstatat@plt+0xc31c>
  40f37c:	bl	402fd0 <__errno_location@plt>
  40f380:	ldr	w0, [x0]
  40f384:	cmp	w0, #0x16
  40f388:	b.eq	40f3ac <__fxstatat@plt+0xc33c>  // b.none
  40f38c:	mov	w0, #0x1                   	// #1
  40f390:	str	w0, [x23, #2764]
  40f394:	mov	w0, w19
  40f398:	ldp	x19, x20, [sp, #16]
  40f39c:	ldp	x21, x22, [sp, #32]
  40f3a0:	ldr	x23, [sp, #48]
  40f3a4:	ldp	x29, x30, [sp], #128
  40f3a8:	ret
  40f3ac:	mov	w2, w22
  40f3b0:	mov	w0, w20
  40f3b4:	mov	w1, #0x0                   	// #0
  40f3b8:	bl	402e80 <fcntl@plt>
  40f3bc:	mov	w19, w0
  40f3c0:	tbnz	w0, #31, 40f394 <__fxstatat@plt+0xc324>
  40f3c4:	mov	w0, #0xffffffff            	// #-1
  40f3c8:	str	w0, [x21, #2764]
  40f3cc:	mov	w0, w19
  40f3d0:	mov	w1, #0x1                   	// #1
  40f3d4:	bl	402e80 <fcntl@plt>
  40f3d8:	tbz	w0, #31, 40f420 <__fxstatat@plt+0xc3b0>
  40f3dc:	bl	402fd0 <__errno_location@plt>
  40f3e0:	mov	x20, x0
  40f3e4:	mov	w0, w19
  40f3e8:	mov	w19, #0xffffffff            	// #-1
  40f3ec:	ldr	w21, [x20]
  40f3f0:	bl	402c40 <close@plt>
  40f3f4:	str	w21, [x20]
  40f3f8:	b	40f394 <__fxstatat@plt+0xc324>
  40f3fc:	mov	w2, w22
  40f400:	mov	w1, #0x0                   	// #0
  40f404:	bl	402e80 <fcntl@plt>
  40f408:	mov	w19, w0
  40f40c:	tbnz	w0, #31, 40f394 <__fxstatat@plt+0xc324>
  40f410:	ldr	w0, [x21, #2764]
  40f414:	cmn	w0, #0x1
  40f418:	b.ne	40f394 <__fxstatat@plt+0xc324>  // b.any
  40f41c:	b	40f3cc <__fxstatat@plt+0xc35c>
  40f420:	orr	w2, w0, #0x1
  40f424:	mov	w1, #0x2                   	// #2
  40f428:	mov	w0, w19
  40f42c:	bl	402e80 <fcntl@plt>
  40f430:	cmn	w0, #0x1
  40f434:	b.ne	40f394 <__fxstatat@plt+0xc324>  // b.any
  40f438:	b	40f3dc <__fxstatat@plt+0xc36c>
  40f43c:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40f440:	add	x0, x0, #0x6a8
  40f444:	ldrb	w0, [x0, w1, uxtw]
  40f448:	adr	x1, 40f454 <__fxstatat@plt+0xc3e4>
  40f44c:	add	x0, x1, w0, sxtb #2
  40f450:	br	x0
  40f454:	sub	w1, w1, #0x400
  40f458:	cmp	w1, #0xa
  40f45c:	b.ls	40f43c <__fxstatat@plt+0xc3cc>  // b.plast
  40f460:	ldr	w1, [sp, #88]
  40f464:	ldr	x0, [sp, #64]
  40f468:	tbz	w1, #31, 40f47c <__fxstatat@plt+0xc40c>
  40f46c:	cmn	w1, #0x7
  40f470:	b.ge	40f47c <__fxstatat@plt+0xc40c>  // b.tcont
  40f474:	ldr	x0, [sp, #72]
  40f478:	add	x0, x0, w1, sxtw
  40f47c:	ldr	x2, [x0]
  40f480:	mov	w1, w6
  40f484:	mov	w0, w20
  40f488:	bl	402e80 <fcntl@plt>
  40f48c:	b	40f49c <__fxstatat@plt+0xc42c>
  40f490:	mov	w1, w6
  40f494:	mov	w0, w20
  40f498:	bl	402e80 <fcntl@plt>
  40f49c:	mov	w19, w0
  40f4a0:	b	40f394 <__fxstatat@plt+0xc324>
  40f4a4:	ldr	w1, [sp, #88]
  40f4a8:	ldr	x0, [sp, #64]
  40f4ac:	tbz	w1, #31, 40f4c0 <__fxstatat@plt+0xc450>
  40f4b0:	cmn	w1, #0x7
  40f4b4:	b.ge	40f4c0 <__fxstatat@plt+0xc450>  // b.tcont
  40f4b8:	ldr	x0, [sp, #72]
  40f4bc:	add	x0, x0, w1, sxtw
  40f4c0:	ldr	w2, [x0]
  40f4c4:	mov	w1, w6
  40f4c8:	mov	w0, w20
  40f4cc:	b	40f348 <__fxstatat@plt+0xc2d8>
  40f4d0:	cmp	w0, #0x26
  40f4d4:	b.eq	40f4f8 <__fxstatat@plt+0xc488>  // b.none
  40f4d8:	b.gt	40f4f0 <__fxstatat@plt+0xc480>
  40f4dc:	cmp	w0, #0x10
  40f4e0:	b.eq	40f4f8 <__fxstatat@plt+0xc488>  // b.none
  40f4e4:	cmp	w0, #0x16
  40f4e8:	cset	w0, ne  // ne = any
  40f4ec:	ret
  40f4f0:	cmp	w0, #0x5f
  40f4f4:	b	40f4e8 <__fxstatat@plt+0xc478>
  40f4f8:	mov	w0, #0x0                   	// #0
  40f4fc:	b	40f4ec <__fxstatat@plt+0xc47c>
  40f500:	stp	x29, x30, [sp, #-48]!
  40f504:	mov	x29, sp
  40f508:	stp	x19, x20, [sp, #16]
  40f50c:	str	x21, [sp, #32]
  40f510:	mov	x21, x1
  40f514:	bl	402aa0 <fopen@plt>
  40f518:	mov	x19, x0
  40f51c:	cbz	x0, 40f554 <__fxstatat@plt+0xc4e4>
  40f520:	bl	402a40 <fileno@plt>
  40f524:	cmp	w0, #0x2
  40f528:	b.hi	40f554 <__fxstatat@plt+0xc4e4>  // b.pmore
  40f52c:	bl	40f224 <__fxstatat@plt+0xc1b4>
  40f530:	mov	w20, w0
  40f534:	tbz	w0, #31, 40f568 <__fxstatat@plt+0xc4f8>
  40f538:	bl	402fd0 <__errno_location@plt>
  40f53c:	mov	x20, x0
  40f540:	mov	x0, x19
  40f544:	ldr	w21, [x20]
  40f548:	bl	40f230 <__fxstatat@plt+0xc1c0>
  40f54c:	str	w21, [x20]
  40f550:	mov	x19, #0x0                   	// #0
  40f554:	mov	x0, x19
  40f558:	ldp	x19, x20, [sp, #16]
  40f55c:	ldr	x21, [sp, #32]
  40f560:	ldp	x29, x30, [sp], #48
  40f564:	ret
  40f568:	mov	x0, x19
  40f56c:	bl	40f230 <__fxstatat@plt+0xc1c0>
  40f570:	cbz	w0, 40f590 <__fxstatat@plt+0xc520>
  40f574:	bl	402fd0 <__errno_location@plt>
  40f578:	mov	x19, x0
  40f57c:	mov	w0, w20
  40f580:	ldr	w21, [x19]
  40f584:	bl	402c40 <close@plt>
  40f588:	str	w21, [x19]
  40f58c:	b	40f550 <__fxstatat@plt+0xc4e0>
  40f590:	mov	x1, x21
  40f594:	mov	w0, w20
  40f598:	bl	402b80 <fdopen@plt>
  40f59c:	mov	x19, x0
  40f5a0:	cbnz	x0, 40f554 <__fxstatat@plt+0xc4e4>
  40f5a4:	b	40f574 <__fxstatat@plt+0xc504>
  40f5a8:	stp	x29, x30, [sp, #-64]!
  40f5ac:	mov	x29, sp
  40f5b0:	stp	x19, x20, [sp, #16]
  40f5b4:	adrp	x20, 425000 <__fxstatat@plt+0x21f90>
  40f5b8:	add	x20, x20, #0xdd0
  40f5bc:	stp	x21, x22, [sp, #32]
  40f5c0:	adrp	x21, 425000 <__fxstatat@plt+0x21f90>
  40f5c4:	add	x21, x21, #0xdc8
  40f5c8:	sub	x20, x20, x21
  40f5cc:	mov	w22, w0
  40f5d0:	stp	x23, x24, [sp, #48]
  40f5d4:	mov	x23, x1
  40f5d8:	mov	x24, x2
  40f5dc:	bl	402840 <mbrtowc@plt-0x40>
  40f5e0:	cmp	xzr, x20, asr #3
  40f5e4:	b.eq	40f610 <__fxstatat@plt+0xc5a0>  // b.none
  40f5e8:	asr	x20, x20, #3
  40f5ec:	mov	x19, #0x0                   	// #0
  40f5f0:	ldr	x3, [x21, x19, lsl #3]
  40f5f4:	mov	x2, x24
  40f5f8:	add	x19, x19, #0x1
  40f5fc:	mov	x1, x23
  40f600:	mov	w0, w22
  40f604:	blr	x3
  40f608:	cmp	x20, x19
  40f60c:	b.ne	40f5f0 <__fxstatat@plt+0xc580>  // b.any
  40f610:	ldp	x19, x20, [sp, #16]
  40f614:	ldp	x21, x22, [sp, #32]
  40f618:	ldp	x23, x24, [sp, #48]
  40f61c:	ldp	x29, x30, [sp], #64
  40f620:	ret
  40f624:	nop
  40f628:	ret
  40f62c:	nop
  40f630:	adrp	x2, 426000 <__fxstatat@plt+0x22f90>
  40f634:	mov	x1, #0x0                   	// #0
  40f638:	ldr	x2, [x2, #1032]
  40f63c:	b	402990 <__cxa_atexit@plt>
  40f640:	mov	x2, x1
  40f644:	mov	x1, x0
  40f648:	mov	w0, #0x0                   	// #0
  40f64c:	b	402ff0 <__xstat@plt>
  40f650:	mov	x2, x1
  40f654:	mov	w1, w0
  40f658:	mov	w0, #0x0                   	// #0
  40f65c:	b	402f20 <__fxstat@plt>
  40f660:	mov	x2, x1
  40f664:	mov	x1, x0
  40f668:	mov	w0, #0x0                   	// #0
  40f66c:	b	402ef0 <__lxstat@plt>
  40f670:	mov	x4, x1
  40f674:	mov	x5, x2
  40f678:	mov	w1, w0
  40f67c:	mov	x2, x4
  40f680:	mov	w0, #0x0                   	// #0
  40f684:	mov	w4, w3
  40f688:	mov	x3, x5
  40f68c:	b	403070 <__fxstatat@plt>
  40f690:	stp	x29, x30, [sp, #-32]!
  40f694:	mov	w4, w1
  40f698:	mov	x1, x0
  40f69c:	mov	x29, sp
  40f6a0:	add	x3, sp, #0x18
  40f6a4:	mov	w0, #0x0                   	// #0
  40f6a8:	str	x2, [sp, #24]
  40f6ac:	mov	w2, w4
  40f6b0:	bl	402930 <__xmknod@plt>
  40f6b4:	ldp	x29, x30, [sp], #32
  40f6b8:	ret

Disassembly of section .fini:

000000000040f6bc <.fini>:
  40f6bc:	stp	x29, x30, [sp, #-16]!
  40f6c0:	mov	x29, sp
  40f6c4:	ldp	x29, x30, [sp], #16
  40f6c8:	ret
