#ifndef XPARAMETERS_H   /* prevent circular inclusions */
#define XPARAMETERS_H   /* by using protection macros */

/* Definitions for bus frequencies */
#define XPAR_CPU_M_AXI_DP_FREQ_HZ 200000000
#define XPAR_CPU_M_AXI_IP_FREQ_HZ 200000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 200000000
#define XPAR_PROC_BUS_1_FREQ_HZ 200000000
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 200000000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 200000000

/******************************************************************/


/* Definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1 */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ADDR_SIZE 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ADDR_TAG_BITS 16
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ALLOW_DCACHE_WR 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ALLOW_ICACHE_WR 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_AREA_OPTIMIZED 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ASYNC_INTERRUPT 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ASYNC_WAKEUP 3
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_AVOID_PRIMITIVES 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_BASE_VECTORS 0x0000000000000000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_CACHE_BYTE_SIZE 32768
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DADDR_SIZE 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DATA_SIZE 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DCACHE_ADDR_TAG 15
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DCACHE_ALWAYS_USED 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DCACHE_BASEADDR 0x80000000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DCACHE_BYTE_SIZE 65536
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DCACHE_DATA_WIDTH 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DCACHE_HIGHADDR 0xFFFFFFFF
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DCACHE_LINE_LEN 8
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DCACHE_USE_WRITEBACK 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DCACHE_VICTIMS 8
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DC_AXI_MON 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DEBUG_COUNTER_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DEBUG_ENABLED 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DEBUG_EVENT_COUNTERS 5
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DEBUG_EXTERNAL_TRACE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DEBUG_INTERFACE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DEBUG_LATENCY_COUNTERS 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DEBUG_PROFILE_SIZE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DEBUG_TRACE_ASYNC_RESET 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DEBUG_TRACE_SIZE 8192
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DIV_ZERO_EXCEPTION 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DP_AXI_MON 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_DYNAMIC_BUS_SIZING 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_D_AXI 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_D_LMB 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_D_LMB_MON 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ECC_USE_CE_EXCEPTION 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_EDGE_IS_POSITIVE 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ENABLE_DISCRETE_PORTS 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ENDIANNESS 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_FAULT_TOLERANT 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_FPU_EXCEPTION 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_FREQ 200000000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_FSL_EXCEPTION 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_FSL_LINKS 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_IADDR_SIZE 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ICACHE_ALWAYS_USED 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ICACHE_BASEADDR 0x80000000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ICACHE_DATA_WIDTH 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ICACHE_HIGHADDR 0xFFFFFFFF
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ICACHE_LINE_LEN 8
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ICACHE_STREAMS 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ICACHE_VICTIMS 8
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_IC_AXI_MON 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_ILL_OPCODE_EXCEPTION 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_IMPRECISE_EXCEPTIONS 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_INSTR_SIZE 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_INTERCONNECT 2
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_INTERRUPT_IS_EDGE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_INTERRUPT_MON 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_IP_AXI_MON 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_I_AXI 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_I_LMB 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_I_LMB_MON 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LMB_DATA_SIZE 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCKSTEP_MASTER 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCKSTEP_SELECT 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCKSTEP_SLAVE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M0_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M0_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M1_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M1_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M2_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M2_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M3_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M3_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M4_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M4_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M5_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M5_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M6_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M6_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M7_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M7_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M8_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M8_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M9_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M9_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M10_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M10_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M11_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M11_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M12_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M12_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M13_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M13_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M14_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M14_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M15_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M15_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_MMU_DTLB_SIZE 4
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_MMU_ITLB_SIZE 2
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_MMU_PRIVILEGED_INSTR 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_MMU_TLB_ACCESS 3
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_MMU_ZONES 2
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DC_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DC_USER_SIGNALS 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DC_USER_VALUE 31
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DP_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_IC_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_IC_USER_SIGNALS 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_IC_USER_VALUE 31
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_IP_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_NUMBER_OF_PC_BRK 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_NUM_SYNC_FF_CLK 2
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_NUM_SYNC_FF_CLK_DEBUG 2
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_NUM_SYNC_FF_CLK_IRQ 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_NUM_SYNC_FF_DBG_CLK 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_NUM_SYNC_FF_DBG_TRACE_CLK 2
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_OPCODE_0X0_ILLEGAL 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_OPTIMIZATION 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_PC_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_PIADDR_SIZE 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_PVR 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_PVR_USER1 0x00
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_PVR_USER2 0x00000000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_RESET_MSR 0x00000000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_RESET_MSR_BIP 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_RESET_MSR_DCE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_RESET_MSR_EE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_RESET_MSR_EIP 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_RESET_MSR_ICE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_RESET_MSR_IE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S0_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S0_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S1_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S1_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S2_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S2_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S3_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S3_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S4_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S4_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S5_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S5_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S6_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S6_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S7_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S7_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S8_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S8_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S9_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S9_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S10_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S10_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S11_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S11_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S12_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S12_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S13_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S13_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S14_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S14_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S15_AXIS_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_S15_AXIS_PROTOCOL GENERIC
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_SCO 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_TRACE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_UNALIGNED_EXCEPTIONS 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_BARREL 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_BRANCH_TARGET_CACHE 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_CONFIG_RESET 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_DCACHE 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_DIV 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_EXTENDED_FSL_INSTR 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_EXT_BRK 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_EXT_NM_BRK 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_FPU 2
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_HW_MUL 2
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_ICACHE 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_INTERRUPT 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_MMU 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_MSR_INSTR 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_NON_SECURE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_PCMP_INSTR 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_REORDER_INSTR 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_USE_STACK_PROTECTION 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_COMPONENT_NAME cpu_subsystem_microblaze_1_0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_EDK_IPTYPE PROCESSOR
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_EDK_SPECIAL microblaze
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_G_TEMPLATE_LIST 2
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_G_USE_EXCEPTIONS 0

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_MICROBLAZE_ID 0
#define XPAR_MICROBLAZE_ADDR_SIZE 32
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 16
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_ASYNC_INTERRUPT 1
#define XPAR_MICROBLAZE_ASYNC_WAKEUP 3
#define XPAR_MICROBLAZE_AVOID_PRIMITIVES 0
#define XPAR_MICROBLAZE_BASE_VECTORS 0x0000000000000000
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 32768
#define XPAR_MICROBLAZE_DADDR_SIZE 32
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 15
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x80000000
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 65536
#define XPAR_MICROBLAZE_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0xFFFFFFFF
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 8
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 8
#define XPAR_MICROBLAZE_DC_AXI_MON 0
#define XPAR_MICROBLAZE_DEBUG_COUNTER_WIDTH 32
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_DEBUG_EVENT_COUNTERS 5
#define XPAR_MICROBLAZE_DEBUG_EXTERNAL_TRACE 0
#define XPAR_MICROBLAZE_DEBUG_INTERFACE 0
#define XPAR_MICROBLAZE_DEBUG_LATENCY_COUNTERS 1
#define XPAR_MICROBLAZE_DEBUG_PROFILE_SIZE 0
#define XPAR_MICROBLAZE_DEBUG_TRACE_ASYNC_RESET 0
#define XPAR_MICROBLAZE_DEBUG_TRACE_SIZE 8192
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_DP_AXI_MON 0
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 0
#define XPAR_MICROBLAZE_D_AXI 1
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_D_LMB_MON 0
#define XPAR_MICROBLAZE_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_ENABLE_DISCRETE_PORTS 0
#define XPAR_MICROBLAZE_ENDIANNESS 1
#define XPAR_MICROBLAZE_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FREQ 200000000
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_IADDR_SIZE 32
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x80000000
#define XPAR_MICROBLAZE_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0xFFFFFFFF
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 8
#define XPAR_MICROBLAZE_ICACHE_STREAMS 1
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 8
#define XPAR_MICROBLAZE_IC_AXI_MON 0
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_IMPRECISE_EXCEPTIONS 0
#define XPAR_MICROBLAZE_INSTR_SIZE 32
#define XPAR_MICROBLAZE_INTERCONNECT 2
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_INTERRUPT_MON 0
#define XPAR_MICROBLAZE_IP_AXI_MON 0
#define XPAR_MICROBLAZE_I_AXI 1
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_I_LMB_MON 0
#define XPAR_MICROBLAZE_LMB_DATA_SIZE 32
#define XPAR_MICROBLAZE_LOCKSTEP_MASTER 0
#define XPAR_MICROBLAZE_LOCKSTEP_SELECT 0
#define XPAR_MICROBLAZE_LOCKSTEP_SLAVE 0
#define XPAR_MICROBLAZE_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_PRIVILEGED_INSTR 0
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 2
#define XPAR_MICROBLAZE_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_USER_SIGNALS 0
#define XPAR_MICROBLAZE_M_AXI_DC_USER_VALUE 31
#define XPAR_MICROBLAZE_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_USER_SIGNALS 0
#define XPAR_MICROBLAZE_M_AXI_IC_USER_VALUE 31
#define XPAR_MICROBLAZE_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUM_SYNC_FF_CLK 2
#define XPAR_MICROBLAZE_NUM_SYNC_FF_CLK_DEBUG 2
#define XPAR_MICROBLAZE_NUM_SYNC_FF_CLK_IRQ 1
#define XPAR_MICROBLAZE_NUM_SYNC_FF_DBG_CLK 1
#define XPAR_MICROBLAZE_NUM_SYNC_FF_DBG_TRACE_CLK 2
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_PC_WIDTH 32
#define XPAR_MICROBLAZE_PIADDR_SIZE 32
#define XPAR_MICROBLAZE_PVR 0
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_RESET_MSR_BIP 0
#define XPAR_MICROBLAZE_RESET_MSR_DCE 0
#define XPAR_MICROBLAZE_RESET_MSR_EE 0
#define XPAR_MICROBLAZE_RESET_MSR_EIP 0
#define XPAR_MICROBLAZE_RESET_MSR_ICE 0
#define XPAR_MICROBLAZE_RESET_MSR_IE 0
#define XPAR_MICROBLAZE_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_TRACE 0
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_USE_BARREL 1
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 1
#define XPAR_MICROBLAZE_USE_CONFIG_RESET 0
#define XPAR_MICROBLAZE_USE_DCACHE 1
#define XPAR_MICROBLAZE_USE_DIV 1
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_USE_EXT_BRK 0
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 0
#define XPAR_MICROBLAZE_USE_FPU 2
#define XPAR_MICROBLAZE_USE_HW_MUL 2
#define XPAR_MICROBLAZE_USE_ICACHE 1
#define XPAR_MICROBLAZE_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_USE_NON_SECURE 0
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_REORDER_INSTR 1
#define XPAR_MICROBLAZE_USE_STACK_PROTECTION 0
#define XPAR_MICROBLAZE_COMPONENT_NAME cpu_subsystem_microblaze_1_0
#define XPAR_MICROBLAZE_EDK_IPTYPE PROCESSOR
#define XPAR_MICROBLAZE_EDK_SPECIAL microblaze
#define XPAR_MICROBLAZE_G_TEMPLATE_LIST 2
#define XPAR_MICROBLAZE_G_USE_EXCEPTIONS 0

/******************************************************************/


/* Definitions for interface U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC2_AXI_LITE */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC2_AXI_LITE_BASEADDR 0x44A20000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC2_AXI_LITE_HIGHADDR 0x44A2FFFF


/* Definitions for interface U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC2_AXI_LITE */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC2_AXI_LITE_BASEADDR 0x44A20000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC2_AXI_LITE_HIGHADDR 0x44A2FFFF


/* Definitions for interface U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC3_AXI_LITE */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC3_AXI_LITE_BASEADDR 0x44A30000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC3_AXI_LITE_HIGHADDR 0x44A3FFFF


/* Definitions for interface U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC3_AXI_LITE */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC3_AXI_LITE_BASEADDR 0x44A30000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC3_AXI_LITE_HIGHADDR 0x44A3FFFF


/* Definitions for interface U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC4_AXI_LITE */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC4_AXI_LITE_BASEADDR 0x44A40000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC4_AXI_LITE_HIGHADDR 0x44A4FFFF


/* Definitions for interface U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC4_AXI_LITE */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC4_AXI_LITE_BASEADDR 0x44A40000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC4_AXI_LITE_HIGHADDR 0x44A4FFFF


/* Definitions for interface U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC5_AXI_LITE */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC5_AXI_LITE_BASEADDR 0x44A50000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC5_AXI_LITE_HIGHADDR 0x44A5FFFF


/* Definitions for interface U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC5_AXI_LITE */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC5_AXI_LITE_BASEADDR 0x44A50000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC5_AXI_LITE_HIGHADDR 0x44A5FFFF


/* Definitions for interface U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC6_AXI_LITE */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC6_AXI_LITE_BASEADDR 0x44A60000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC6_AXI_LITE_HIGHADDR 0x44A6FFFF


/* Definitions for interface U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC6_AXI_LITE */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC6_AXI_LITE_BASEADDR 0x44A60000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC6_AXI_LITE_HIGHADDR 0x44A6FFFF


/* Definitions for interface U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC_AXI_LITE */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC_AXI_LITE_BASEADDR 0x44A70000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC_AXI_LITE_HIGHADDR 0x44A7FFFF


/* Definitions for interface U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC_AXI_LITE */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC_AXI_LITE_BASEADDR 0x44A70000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_NHC_AXI_LITE_HIGHADDR 0x44A7FFFF

#define STDIN_BASEADDRESS 0x40600000
#define STDOUT_BASEADDRESS 0x40600000

/******************************************************************/

/* Platform specific definitions */
#define PLATFORM_MB
 
/* Definitions for sleep timer configuration */
#define XSLEEP_TIMER_IS_DEFAULT_TIMER
 
 
/******************************************************************/
/* Definitions for driver AXIDMA */
#define XPAR_XAXIDMA_NUM_INSTANCES 2

/* Definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_DEVICE_ID 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_BASEADDR 0x41E00000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_HIGHADDR 0x41E0FFFF
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_INCLUDE_MM2S_DRE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_INCLUDE_S2MM_DRE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_INCLUDE_MM2S 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_INCLUDE_S2MM 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_INCLUDE_SG 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_ENABLE_MULTI_CHANNEL 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_NUM_MM2S_CHANNELS 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_NUM_S2MM_CHANNELS 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_MM2S_BURST_SIZE 16
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_S2MM_BURST_SIZE 16
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_MICRO_DMA 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_ADDR_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_SG_LENGTH_WIDTH 14


/* Definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_DEVICE_ID 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_BASEADDR 0x41E10000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_HIGHADDR 0x41E1FFFF
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_INCLUDE_MM2S_DRE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_INCLUDE_S2MM_DRE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_INCLUDE_MM2S 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_INCLUDE_S2MM 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_INCLUDE_SG 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_ENABLE_MULTI_CHANNEL 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_NUM_MM2S_CHANNELS 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_NUM_S2MM_CHANNELS 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_MM2S_BURST_SIZE 16
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_S2MM_BURST_SIZE 16
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_MICRO_DMA 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_ADDR_WIDTH 32
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_SG_LENGTH_WIDTH 14


/******************************************************************/

/* Canonical definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE */
#define XPAR_AXIDMA_0_DEVICE_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_DEVICE_ID
#define XPAR_AXIDMA_0_BASEADDR 0x41E00000
#define XPAR_AXIDMA_0_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXIDMA_0_INCLUDE_MM2S 1
#define XPAR_AXIDMA_0_INCLUDE_MM2S_DRE 0
#define XPAR_AXIDMA_0_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXIDMA_0_INCLUDE_S2MM 1
#define XPAR_AXIDMA_0_INCLUDE_S2MM_DRE 0
#define XPAR_AXIDMA_0_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXIDMA_0_INCLUDE_SG 0
#define XPAR_AXIDMA_0_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXIDMA_0_NUM_MM2S_CHANNELS 1
#define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
#define XPAR_AXIDMA_0_MM2S_BURST_SIZE 16
#define XPAR_AXIDMA_0_S2MM_BURST_SIZE 16
#define XPAR_AXIDMA_0_MICRO_DMA 0
#define XPAR_AXIDMA_0_c_addr_width 32
#define XPAR_AXIDMA_0_c_sg_length_width 14

/* Canonical definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP */
#define XPAR_AXIDMA_1_DEVICE_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_DEVICE_ID
#define XPAR_AXIDMA_1_BASEADDR 0x41E10000
#define XPAR_AXIDMA_1_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXIDMA_1_INCLUDE_MM2S 1
#define XPAR_AXIDMA_1_INCLUDE_MM2S_DRE 0
#define XPAR_AXIDMA_1_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXIDMA_1_INCLUDE_S2MM 1
#define XPAR_AXIDMA_1_INCLUDE_S2MM_DRE 0
#define XPAR_AXIDMA_1_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXIDMA_1_INCLUDE_SG 0
#define XPAR_AXIDMA_1_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXIDMA_1_NUM_MM2S_CHANNELS 1
#define XPAR_AXIDMA_1_NUM_S2MM_CHANNELS 1
#define XPAR_AXIDMA_1_MM2S_BURST_SIZE 16
#define XPAR_AXIDMA_1_S2MM_BURST_SIZE 16
#define XPAR_AXIDMA_1_MICRO_DMA 0
#define XPAR_AXIDMA_1_c_addr_width 32
#define XPAR_AXIDMA_1_c_sg_length_width 14


/******************************************************************/

/* Definitions for driver BRAM */
#define XPAR_XBRAM_NUM_INSTANCES 2U

/* Definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_DEVICE_ID 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_DATA_WIDTH 32U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_ECC 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_FAULT_INJECT 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_CE_FAILING_REGISTERS 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_UE_FAILING_REGISTERS 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_ECC_STATUS_REGISTERS 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_CE_COUNTER_WIDTH 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_ECC_ONOFF_REGISTER 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_ECC_ONOFF_RESET_VALUE 1U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_WRITE_ACCESS 2U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_BASEADDR 0x00000000U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_HIGHADDR 0x00007FFFU
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_S_AXI_CTRL_BASEADDR 0xFFFFFFFFU  
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_S_AXI_CTRL_HIGHADDR 0xFFFFFFFFU  


/* Definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_DEVICE_ID 1U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_DATA_WIDTH 32U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_ECC 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_FAULT_INJECT 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_CE_FAILING_REGISTERS 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_UE_FAILING_REGISTERS 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_ECC_STATUS_REGISTERS 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_CE_COUNTER_WIDTH 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_ECC_ONOFF_REGISTER 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_ECC_ONOFF_RESET_VALUE 1U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_WRITE_ACCESS 2U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_BASEADDR 0x00000000U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_HIGHADDR 0x00007FFFU
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_S_AXI_CTRL_BASEADDR 0xFFFFFFFFU  
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_S_AXI_CTRL_HIGHADDR 0xFFFFFFFFU  


/******************************************************************/

/* Canonical definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR */
#define XPAR_BRAM_0_DEVICE_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_DEVICE_ID
#define XPAR_BRAM_0_DATA_WIDTH 32U
#define XPAR_BRAM_0_ECC 0U
#define XPAR_BRAM_0_FAULT_INJECT 0U
#define XPAR_BRAM_0_CE_FAILING_REGISTERS 0U
#define XPAR_BRAM_0_UE_FAILING_REGISTERS 0U
#define XPAR_BRAM_0_ECC_STATUS_REGISTERS 0U
#define XPAR_BRAM_0_CE_COUNTER_WIDTH 0U
#define XPAR_BRAM_0_ECC_ONOFF_REGISTER 0U
#define XPAR_BRAM_0_ECC_ONOFF_RESET_VALUE 1U
#define XPAR_BRAM_0_WRITE_ACCESS 2U
#define XPAR_BRAM_0_BASEADDR 0x00000000U
#define XPAR_BRAM_0_HIGHADDR 0x00007FFFU
#define XPAR_BRAM_0_CTRL_BASEADDR 0xFFFFFFFFU  
#define XPAR_BRAM_0_CTRL_HIGHADDR 0xFFFFFFFEU  

/* Canonical definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR */
#define XPAR_BRAM_1_DEVICE_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MICROBLAZE_1_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_DEVICE_ID
#define XPAR_BRAM_1_DATA_WIDTH 32U
#define XPAR_BRAM_1_ECC 0U
#define XPAR_BRAM_1_FAULT_INJECT 0U
#define XPAR_BRAM_1_CE_FAILING_REGISTERS 0U
#define XPAR_BRAM_1_UE_FAILING_REGISTERS 0U
#define XPAR_BRAM_1_ECC_STATUS_REGISTERS 0U
#define XPAR_BRAM_1_CE_COUNTER_WIDTH 0U
#define XPAR_BRAM_1_ECC_ONOFF_REGISTER 0U
#define XPAR_BRAM_1_ECC_ONOFF_RESET_VALUE 1U
#define XPAR_BRAM_1_WRITE_ACCESS 2U
#define XPAR_BRAM_1_BASEADDR 0x00000000U
#define XPAR_BRAM_1_HIGHADDR 0x00007FFFU
#define XPAR_BRAM_1_CTRL_BASEADDR 0xFFFFFFFFU  
#define XPAR_BRAM_1_CTRL_HIGHADDR 0xFFFFFFFEU  


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 9
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_HAS_SIE 1
#define XPAR_XINTC_HAS_CIE 1
#define XPAR_XINTC_HAS_IVR 1
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0 */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_DEVICE_ID 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_BASEADDR 0x41200000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_HIGHADDR 0x4120FFFF
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_KIND_OF_INTR 0xFFFFFF0B
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_HAS_FAST 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_IVAR_RESET_VALUE 0x0000000000000010
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_NUM_INTR_INPUTS 9
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_ADDR_WIDTH 32


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x41200000
#define XPAR_INTC_SINGLE_HIGHADDR 0x4120FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_DEVICE_ID
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_TYPE 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_UARTLITE_0_INTERRUPT_MASK 0X000001U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_UARTLITE_0_INTERRUPT_INTR 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MDM_0_INTERRUPT_MASK 0X000002U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MDM_0_INTERRUPT_INTR 1U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_FIFO_MM_S_0_INTERRUPT_MASK 0X000004U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_FIFO_MM_S_0_INTERRUPT_INTR 2U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_IP2INTC_IRPT_MASK 0X000008U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_IP2INTC_IRPT_INTR 3U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_MM2S_INTROUT_MASK 0X000010U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_MM2S_INTROUT_INTR 4U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_S2MM_INTROUT_MASK 0X000020U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_S2MM_INTROUT_INTR 5U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_MM2S_INTROUT_MASK 0X000040U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_MM2S_INTROUT_INTR 6U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_S2MM_INTROUT_MASK 0X000080U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_S2MM_INTROUT_INTR 7U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_UART_APM32_INTERRUPT_MASK 0X000100U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_UART_APM32_INTERRUPT_INTR 8U

/******************************************************************/

/* Canonical definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0 */
#define XPAR_INTC_0_DEVICE_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x41200000U
#define XPAR_INTC_0_HIGHADDR 0x4120FFFFU
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFFF0BU
#define XPAR_INTC_0_HAS_FAST 0U
#define XPAR_INTC_0_IVAR_RESET_VALUE 0x0000000000000010U
#define XPAR_INTC_0_NUM_INTR_INPUTS 9U
#define XPAR_INTC_0_ADDR_WIDTH 32U
#define XPAR_INTC_0_INTC_TYPE 0U

#define XPAR_INTC_0_UARTLITE_0_VEC_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_UARTLITE_0_INTERRUPT_INTR
#define XPAR_INTC_0_UARTLITE_1_VEC_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MDM_0_INTERRUPT_INTR
#define XPAR_INTC_0_LLFIFO_0_VEC_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_FIFO_MM_S_0_INTERRUPT_INTR
#define XPAR_INTC_0_SPI_0_VEC_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_AXIDMA_1_MM2S_INTROUT_VEC_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_MM2S_INTROUT_INTR
#define XPAR_INTC_0_AXIDMA_1_S2MM_INTROUT_VEC_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_TCP_S2MM_INTROUT_INTR
#define XPAR_INTC_0_AXIDMA_0_MM2S_INTROUT_VEC_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_MM2S_INTROUT_INTR
#define XPAR_INTC_0_AXIDMA_0_S2MM_INTROUT_VEC_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_DMA_GT1LANE_S2MM_INTROUT_INTR
#define XPAR_INTC_0_UARTLITE_2_VEC_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_INTC_0_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_UART_APM32_INTERRUPT_INTR

/******************************************************************/

/* Definitions for driver LLFIFO */
#define XPAR_XLLFIFO_NUM_INSTANCES 1U

/* Definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_FIFO_MM_S_0 */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_FIFO_MM_S_0_DEVICE_ID 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_FIFO_MM_S_0_BASEADDR 0x44A00000U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_FIFO_MM_S_0_HIGHADDR 0x44A0FFFFU
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_FIFO_MM_S_0_AXI4_BASEADDR 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_FIFO_MM_S_0_AXI4_HIGHADDR 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_FIFO_MM_S_0_DATA_INTERFACE_TYPE 0U

/* Canonical definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_FIFO_MM_S_0 */
#define XPAR_AXI_FIFO_0_DEVICE_ID 0U
#define XPAR_AXI_FIFO_0_BASEADDR 0x44A00000U
#define XPAR_AXI_FIFO_0_HIGHADDR 0x44A0FFFFU
#define XPAR_AXI_FIFO_0_AXI4_BASEADDR 0U
#define XPAR_AXI_FIFO_0_AXI4_HIGHADDR 0U
#define XPAR_AXI_FIFO_0_DATA_INTERFACE_TYPE 0U



/******************************************************************/


/* Definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_DDR4_0 */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_DDR4_0_BASEADDR 0x80000000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_DDR4_0_HIGHADDR 0xFFFFFFFF


/******************************************************************/

/* Canonical definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_DDR4_0 */
#define XPAR_MIG_0_BASEADDR 0x80000000
#define XPAR_MIG_0_HIGHADDR 0xFFFFFFFF


/******************************************************************/

/* Definitions for driver SPI */
#define XPAR_XSPI_NUM_INSTANCES 1U

/* Definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0 */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_DEVICE_ID 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_BASEADDR 0x44A10000U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_HIGHADDR 0x44A1FFFFU
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_FIFO_DEPTH 16U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_FIFO_EXIST 1U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_SPI_SLAVE_ONLY 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_NUM_SS_BITS 1U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_NUM_TRANSFER_BITS 8U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_SPI_MODE 2U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_TYPE_OF_AXI4_INTERFACE 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_AXI4_BASEADDR 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_AXI4_HIGHADDR 0U
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0_XIP_MODE 0U

/* Canonical definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_QUAD_SPI_0 */
#define XPAR_SPI_0_DEVICE_ID 0U
#define XPAR_SPI_0_BASEADDR 0x44A10000U
#define XPAR_SPI_0_HIGHADDR 0x44A1FFFFU
#define XPAR_SPI_0_FIFO_DEPTH 16U
#define XPAR_SPI_0_FIFO_EXIST 1U
#define XPAR_SPI_0_SPI_SLAVE_ONLY 0U
#define XPAR_SPI_0_NUM_SS_BITS 1U
#define XPAR_SPI_0_NUM_TRANSFER_BITS 8U
#define XPAR_SPI_0_SPI_MODE 2U
#define XPAR_SPI_0_TYPE_OF_AXI4_INTERFACE 0U
#define XPAR_SPI_0_AXI4_BASEADDR 0U
#define XPAR_SPI_0_AXI4_HIGHADDR 0U
#define XPAR_SPI_0_XIP_MODE 0U
#define XPAR_SPI_0_USE_STARTUP 1U



/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 3

/* Definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_UARTLITE_0 */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_UARTLITE_0_BASEADDR 0x40600000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_UARTLITE_0_HIGHADDR 0x4060FFFF
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_UARTLITE_0_DEVICE_ID 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_UARTLITE_0_BAUDRATE 115200
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_UARTLITE_0_USE_PARITY 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_UARTLITE_0_ODD_PARITY 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_UARTLITE_0_DATA_BITS 8


/* Definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MDM_0 */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MDM_0_BASEADDR 0x41400000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MDM_0_HIGHADDR 0x41400FFF
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MDM_0_DEVICE_ID 1
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MDM_0_BAUDRATE 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MDM_0_USE_PARITY 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MDM_0_ODD_PARITY 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MDM_0_DATA_BITS 0


/* Definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_UART_APM32 */
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_UART_APM32_BASEADDR 0x40610000
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_UART_APM32_HIGHADDR 0x4061FFFF
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_UART_APM32_DEVICE_ID 2
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_UART_APM32_BAUDRATE 9600
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_UART_APM32_USE_PARITY 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_UART_APM32_ODD_PARITY 0
#define XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_UART_APM32_DATA_BITS 8


/******************************************************************/

/* Canonical definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_UARTLITE_0 */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_AXI_UARTLITE_0_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x40600000
#define XPAR_UARTLITE_0_HIGHADDR 0x4060FFFF
#define XPAR_UARTLITE_0_BAUDRATE 115200
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 8

/* Canonical definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MDM_0 */
#define XPAR_UARTLITE_1_DEVICE_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_MDM_0_DEVICE_ID
#define XPAR_UARTLITE_1_BASEADDR 0x41400000
#define XPAR_UARTLITE_1_HIGHADDR 0x41400FFF
#define XPAR_UARTLITE_1_BAUDRATE 0
#define XPAR_UARTLITE_1_USE_PARITY 0
#define XPAR_UARTLITE_1_ODD_PARITY 0
#define XPAR_UARTLITE_1_DATA_BITS 0

/* Canonical definitions for peripheral U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_UART_APM32 */
#define XPAR_UARTLITE_2_DEVICE_ID XPAR_U_NHC_AMBA_CORE_CPU_SUBSYSTEM_U_CPU_SUBSYSTEM_I_UART_APM32_DEVICE_ID
#define XPAR_UARTLITE_2_BASEADDR 0x40610000
#define XPAR_UARTLITE_2_HIGHADDR 0x4061FFFF
#define XPAR_UARTLITE_2_BAUDRATE 9600
#define XPAR_UARTLITE_2_USE_PARITY 0
#define XPAR_UARTLITE_2_ODD_PARITY 0
#define XPAR_UARTLITE_2_DATA_BITS 8


/******************************************************************/

#endif  /* end of protection macro */
