INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l/Desktop/6463ADVHDes/code/project_4/project_4.sim/sim_1/synth/timing/inverse_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_4/project_4.srcs/sim_1/new/inverse_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inverse_tb
