Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface.qsys --block-symbol-file --output-directory=/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface --family="Stratix 10" --part=1SM21CHU2F53E2VG
Progress: Loading qsys/dr_interface.qsys
Progress: Reading input file
Progress: Adding dr_clk_config [altera_generic_component 1.0]
Progress: Parameterizing module dr_clk_config
Progress: Adding dr_clk_pcie_user [altera_generic_component 1.0]
Progress: Parameterizing module dr_clk_pcie_user
Progress: Adding dr_mm_bridge_phy_0 [altera_generic_component 1.0]
Progress: Parameterizing module dr_mm_bridge_phy_0
Progress: Adding dr_mm_bridge_phy_1 [altera_generic_component 1.0]
Progress: Parameterizing module dr_mm_bridge_phy_1
Progress: Adding dr_mm_bridge_phy_2 [altera_generic_component 1.0]
Progress: Parameterizing module dr_mm_bridge_phy_2
Progress: Adding dr_mm_bridge_phy_3 [altera_generic_component 1.0]
Progress: Parameterizing module dr_mm_bridge_phy_3
Progress: Adding dr_mm_clock_crossing_bridge [altera_generic_component 1.0]
Progress: Parameterizing module dr_mm_clock_crossing_bridge
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface.qsys --synthesis=VERILOG --output-directory=/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface --family="Stratix 10" --part=1SM21CHU2F53E2VG
Progress: Loading qsys/dr_interface.qsys
Progress: Reading input file
Progress: Adding dr_clk_config [altera_generic_component 1.0]
Progress: Parameterizing module dr_clk_config
Progress: Adding dr_clk_pcie_user [altera_generic_component 1.0]
Progress: Parameterizing module dr_clk_pcie_user
Progress: Adding dr_mm_bridge_phy_0 [altera_generic_component 1.0]
Progress: Parameterizing module dr_mm_bridge_phy_0
Progress: Adding dr_mm_bridge_phy_1 [altera_generic_component 1.0]
Progress: Parameterizing module dr_mm_bridge_phy_1
Progress: Adding dr_mm_bridge_phy_2 [altera_generic_component 1.0]
Progress: Parameterizing module dr_mm_bridge_phy_2
Progress: Adding dr_mm_bridge_phy_3 [altera_generic_component 1.0]
Progress: Parameterizing module dr_mm_bridge_phy_3
Progress: Adding dr_mm_clock_crossing_bridge [altera_generic_component 1.0]
Progress: Parameterizing module dr_mm_clock_crossing_bridge
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dr_interface: "Transforming system: dr_interface"
Info: dr_interface: "Naming system components in system: dr_interface"
Info: dr_interface: "Processing generation queue"
Info: dr_interface: "Generating: dr_interface"
Info: dr_interface: "Generating: dr_clk_config"
Info: dr_interface: "Generating: dr_clk_pcie_user"
Info: dr_interface: "Generating: dr_mm_bridge_1"
Info: dr_interface: "Generating: dr_mm_clock_crossing_bridge"
Info: dr_interface: "Generating: dr_interface_altera_mm_interconnect_1920_syihjaq"
Info: dr_interface: "Generating: dr_interface_altera_merlin_master_translator_191_g7h47bq"
Info: dr_interface: "Generating: dr_interface_altera_merlin_slave_translator_191_x56fcki"
Info: dr_interface: "Generating: dr_interface_altera_merlin_master_agent_191_mpbm6tq"
Info: dr_interface: "Generating: dr_interface_altera_merlin_slave_agent_191_ncfkfri"
Info: dr_interface: "Generating: dr_interface_altera_avalon_sc_fifo_1930_pqv24kq"
Info: dr_interface: "Generating: dr_interface_altera_merlin_router_1920_43wkutq"
Info: dr_interface: "Generating: dr_interface_altera_merlin_router_1920_ouk7tka"
Info: dr_interface: "Generating: dr_interface_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: dr_interface: "Generating: dr_interface_altera_merlin_demultiplexer_1920_5r2huda"
Info: dr_interface: "Generating: dr_interface_altera_merlin_multiplexer_1920_fuzo4ua"
Info: dr_interface: "Generating: dr_interface_altera_merlin_demultiplexer_1920_7onz36a"
Info: dr_interface: "Generating: dr_interface_altera_merlin_multiplexer_1920_wdtavyy"
Info: dr_interface: "Generating: dr_interface_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_2ipcapi"
Info: dr_interface: Done "dr_interface" with 19 modules, 20 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in dr_interface_0. No files generated.
Info: Finished: Generate IP Core Documentation
