Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 20 20:50:29 2023
| Host         : DESKTOP-AVPI1T7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BD_wrapper_timing_summary_routed.rpt -pb BD_wrapper_timing_summary_routed.pb -rpx BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BD_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10998)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1780)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (2)

1. checking no_clock (10998)
----------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: BD_i/Balance_controller_0/U0/FSM_onehot_rx_state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: BD_i/Balance_controller_0/U0/FSM_onehot_rx_state_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: BD_i/Balance_controller_0/U0/FSM_onehot_tx_state_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: BD_i/Balance_controller_0/U0/FSM_onehot_tx_state_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: BD_i/Moving_average_filter_0/U0/FSM_onehot_tx_state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: BD_i/Moving_average_filter_0/U0/FSM_onehot_tx_state_reg[2]/Q (HIGH)

 There are 1536 register/latch pins with no clock driven by root clock pin: BD_i/Moving_average_filter_0/U0/FSM_sequential_rx_state_reg[0]/Q (HIGH)

 There are 1536 register/latch pins with no clock driven by root clock pin: BD_i/Moving_average_filter_0/U0/FSM_sequential_rx_state_reg[1]/Q (HIGH)

 There are 1536 register/latch pins with no clock driven by root clock pin: BD_i/Moving_average_filter_0/U0/counter_sample_reg[0]/Q (HIGH)

 There are 1536 register/latch pins with no clock driven by root clock pin: BD_i/Moving_average_filter_0/U0/counter_sample_reg[1]/Q (HIGH)

 There are 1536 register/latch pins with no clock driven by root clock pin: BD_i/Moving_average_filter_0/U0/counter_sample_reg[2]/Q (HIGH)

 There are 1536 register/latch pins with no clock driven by root clock pin: BD_i/Moving_average_filter_0/U0/counter_sample_reg[3]/Q (HIGH)

 There are 1536 register/latch pins with no clock driven by root clock pin: BD_i/Moving_average_filter_0/U0/counter_sample_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: BD_i/Volume_controller_0/U0/FSM_onehot_rx_state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: BD_i/Volume_controller_0/U0/FSM_onehot_rx_state_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: BD_i/Volume_controller_0/U0/FSM_onehot_tx_state_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: BD_i/Volume_controller_0/U0/FSM_onehot_tx_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BD_i/digilent_jstk2_0/U0/btn_jstk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BD_i/digilent_jstk2_0/U0/btn_trigger_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BD_i/edge_detector_0/U0/edge_detected_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BD_i/edge_detector_1/U0/edge_detected_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1780)
---------------------------------------------------
 There are 1780 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (2)
----------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.436        0.000                      0                 1971        0.093        0.000                      0                 1931        1.520        0.000                       0                   961  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
sys_clock                  {0.000 5.000}        10.000          100.000         
  clk_out1_BD_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out2_BD_clk_wiz_0_0  {0.000 22.143}       44.286          22.581          
  clkfbout_BD_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_BD_clk_wiz_0_0        0.436        0.000                      0                 1026        0.119        0.000                      0                 1026        1.520        0.000                       0                   553  
  clk_out2_BD_clk_wiz_0_0       38.171        0.000                      0                  857        0.093        0.000                      0                  857       21.163        0.000                       0                   404  
  clkfbout_BD_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_BD_clk_wiz_0_0  clk_out1_BD_clk_wiz_0_0       42.970        0.000                      0                   20                                                                        
clk_out1_BD_clk_wiz_0_0  clk_out2_BD_clk_wiz_0_0        3.502        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk_out1_BD_clk_wiz_0_0  clk_out1_BD_clk_wiz_0_0        1.914        0.000                      0                   48        0.468        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BD_clk_wiz_0_0
  To Clock:  clk_out1_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 BD_i/Volume_controller_0/U0/exponent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/Volume_controller_0/U0/l_channel_vol_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.014ns (25.410%)  route 2.977ns (74.590%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 3.670 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.727    -0.785    BD_i/Volume_controller_0/U0/aclk
    SLICE_X8Y129         FDRE                                         r  BD_i/Volume_controller_0/U0/exponent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.267 r  BD_i/Volume_controller_0/U0/exponent_reg[0]/Q
                         net (fo=7, routed)           1.100     0.833    BD_i/Volume_controller_0/U0/exponent_reg_n_0_[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     0.957 r  BD_i/Volume_controller_0/U0/exponent[9]_i_4/O
                         net (fo=5, routed)           0.177     1.134    BD_i/Volume_controller_0/U0/exponent[9]_i_4_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I2_O)        0.124     1.258 r  BD_i/Volume_controller_0/U0/exponent[9]_i_3/O
                         net (fo=5, routed)           0.451     1.709    BD_i/Volume_controller_0/U0/exponent[9]_i_3_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I0_O)        0.124     1.833 r  BD_i/Volume_controller_0/U0/exponent[9]_i_1/O
                         net (fo=58, routed)          0.459     2.292    BD_i/Volume_controller_0/U0/exponent[9]_i_1_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.124     2.416 r  BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1/O
                         net (fo=20, routed)          0.790     3.206    BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1_n_0
    SLICE_X6Y124         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.665     3.670    BD_i/Volume_controller_0/U0/aclk
    SLICE_X6Y124         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[14]/C
                         clock pessimism              0.571     4.240    
                         clock uncertainty           -0.074     4.166    
    SLICE_X6Y124         FDSE (Setup_fdse_C_S)       -0.524     3.642    BD_i/Volume_controller_0/U0/l_channel_vol_reg[14]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 BD_i/Volume_controller_0/U0/exponent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/Volume_controller_0/U0/l_channel_vol_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.014ns (25.410%)  route 2.977ns (74.590%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 3.670 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.727    -0.785    BD_i/Volume_controller_0/U0/aclk
    SLICE_X8Y129         FDRE                                         r  BD_i/Volume_controller_0/U0/exponent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.267 r  BD_i/Volume_controller_0/U0/exponent_reg[0]/Q
                         net (fo=7, routed)           1.100     0.833    BD_i/Volume_controller_0/U0/exponent_reg_n_0_[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     0.957 r  BD_i/Volume_controller_0/U0/exponent[9]_i_4/O
                         net (fo=5, routed)           0.177     1.134    BD_i/Volume_controller_0/U0/exponent[9]_i_4_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I2_O)        0.124     1.258 r  BD_i/Volume_controller_0/U0/exponent[9]_i_3/O
                         net (fo=5, routed)           0.451     1.709    BD_i/Volume_controller_0/U0/exponent[9]_i_3_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I0_O)        0.124     1.833 r  BD_i/Volume_controller_0/U0/exponent[9]_i_1/O
                         net (fo=58, routed)          0.459     2.292    BD_i/Volume_controller_0/U0/exponent[9]_i_1_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.124     2.416 r  BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1/O
                         net (fo=20, routed)          0.790     3.206    BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1_n_0
    SLICE_X6Y124         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.665     3.670    BD_i/Volume_controller_0/U0/aclk
    SLICE_X6Y124         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[15]/C
                         clock pessimism              0.571     4.240    
                         clock uncertainty           -0.074     4.166    
    SLICE_X6Y124         FDSE (Setup_fdse_C_S)       -0.524     3.642    BD_i/Volume_controller_0/U0/l_channel_vol_reg[15]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 BD_i/Volume_controller_0/U0/exponent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/Volume_controller_0/U0/l_channel_vol_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.014ns (25.410%)  route 2.977ns (74.590%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 3.670 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.727    -0.785    BD_i/Volume_controller_0/U0/aclk
    SLICE_X8Y129         FDRE                                         r  BD_i/Volume_controller_0/U0/exponent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.267 r  BD_i/Volume_controller_0/U0/exponent_reg[0]/Q
                         net (fo=7, routed)           1.100     0.833    BD_i/Volume_controller_0/U0/exponent_reg_n_0_[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     0.957 r  BD_i/Volume_controller_0/U0/exponent[9]_i_4/O
                         net (fo=5, routed)           0.177     1.134    BD_i/Volume_controller_0/U0/exponent[9]_i_4_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I2_O)        0.124     1.258 r  BD_i/Volume_controller_0/U0/exponent[9]_i_3/O
                         net (fo=5, routed)           0.451     1.709    BD_i/Volume_controller_0/U0/exponent[9]_i_3_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I0_O)        0.124     1.833 r  BD_i/Volume_controller_0/U0/exponent[9]_i_1/O
                         net (fo=58, routed)          0.459     2.292    BD_i/Volume_controller_0/U0/exponent[9]_i_1_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.124     2.416 r  BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1/O
                         net (fo=20, routed)          0.790     3.206    BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1_n_0
    SLICE_X6Y124         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.665     3.670    BD_i/Volume_controller_0/U0/aclk
    SLICE_X6Y124         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[8]/C
                         clock pessimism              0.571     4.240    
                         clock uncertainty           -0.074     4.166    
    SLICE_X6Y124         FDSE (Setup_fdse_C_S)       -0.524     3.642    BD_i/Volume_controller_0/U0/l_channel_vol_reg[8]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 BD_i/Volume_controller_0/U0/exponent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/Volume_controller_0/U0/l_channel_vol_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.014ns (25.410%)  route 2.977ns (74.590%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 3.670 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.727    -0.785    BD_i/Volume_controller_0/U0/aclk
    SLICE_X8Y129         FDRE                                         r  BD_i/Volume_controller_0/U0/exponent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.267 r  BD_i/Volume_controller_0/U0/exponent_reg[0]/Q
                         net (fo=7, routed)           1.100     0.833    BD_i/Volume_controller_0/U0/exponent_reg_n_0_[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     0.957 r  BD_i/Volume_controller_0/U0/exponent[9]_i_4/O
                         net (fo=5, routed)           0.177     1.134    BD_i/Volume_controller_0/U0/exponent[9]_i_4_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I2_O)        0.124     1.258 r  BD_i/Volume_controller_0/U0/exponent[9]_i_3/O
                         net (fo=5, routed)           0.451     1.709    BD_i/Volume_controller_0/U0/exponent[9]_i_3_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I0_O)        0.124     1.833 r  BD_i/Volume_controller_0/U0/exponent[9]_i_1/O
                         net (fo=58, routed)          0.459     2.292    BD_i/Volume_controller_0/U0/exponent[9]_i_1_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.124     2.416 r  BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1/O
                         net (fo=20, routed)          0.790     3.206    BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1_n_0
    SLICE_X6Y124         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.665     3.670    BD_i/Volume_controller_0/U0/aclk
    SLICE_X6Y124         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[9]/C
                         clock pessimism              0.571     4.240    
                         clock uncertainty           -0.074     4.166    
    SLICE_X6Y124         FDSE (Setup_fdse_C_S)       -0.524     3.642    BD_i/Volume_controller_0/U0/l_channel_vol_reg[9]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 BD_i/Volume_controller_0/U0/exponent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/Volume_controller_0/U0/l_channel_vol_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.014ns (25.519%)  route 2.960ns (74.481%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 3.670 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.727    -0.785    BD_i/Volume_controller_0/U0/aclk
    SLICE_X8Y129         FDRE                                         r  BD_i/Volume_controller_0/U0/exponent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.267 r  BD_i/Volume_controller_0/U0/exponent_reg[0]/Q
                         net (fo=7, routed)           1.100     0.833    BD_i/Volume_controller_0/U0/exponent_reg_n_0_[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     0.957 r  BD_i/Volume_controller_0/U0/exponent[9]_i_4/O
                         net (fo=5, routed)           0.177     1.134    BD_i/Volume_controller_0/U0/exponent[9]_i_4_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I2_O)        0.124     1.258 r  BD_i/Volume_controller_0/U0/exponent[9]_i_3/O
                         net (fo=5, routed)           0.451     1.709    BD_i/Volume_controller_0/U0/exponent[9]_i_3_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I0_O)        0.124     1.833 r  BD_i/Volume_controller_0/U0/exponent[9]_i_1/O
                         net (fo=58, routed)          0.459     2.292    BD_i/Volume_controller_0/U0/exponent[9]_i_1_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.124     2.416 r  BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1/O
                         net (fo=20, routed)          0.773     3.189    BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1_n_0
    SLICE_X5Y124         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.665     3.670    BD_i/Volume_controller_0/U0/aclk
    SLICE_X5Y124         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[4]/C
                         clock pessimism              0.571     4.240    
                         clock uncertainty           -0.074     4.166    
    SLICE_X5Y124         FDSE (Setup_fdse_C_S)       -0.429     3.737    BD_i/Volume_controller_0/U0/l_channel_vol_reg[4]
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 BD_i/Volume_controller_0/U0/exponent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/Volume_controller_0/U0/l_channel_vol_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.014ns (25.661%)  route 2.938ns (74.339%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 3.670 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.727    -0.785    BD_i/Volume_controller_0/U0/aclk
    SLICE_X8Y129         FDRE                                         r  BD_i/Volume_controller_0/U0/exponent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.267 r  BD_i/Volume_controller_0/U0/exponent_reg[0]/Q
                         net (fo=7, routed)           1.100     0.833    BD_i/Volume_controller_0/U0/exponent_reg_n_0_[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     0.957 r  BD_i/Volume_controller_0/U0/exponent[9]_i_4/O
                         net (fo=5, routed)           0.177     1.134    BD_i/Volume_controller_0/U0/exponent[9]_i_4_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I2_O)        0.124     1.258 r  BD_i/Volume_controller_0/U0/exponent[9]_i_3/O
                         net (fo=5, routed)           0.451     1.709    BD_i/Volume_controller_0/U0/exponent[9]_i_3_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I0_O)        0.124     1.833 r  BD_i/Volume_controller_0/U0/exponent[9]_i_1/O
                         net (fo=58, routed)          0.459     2.292    BD_i/Volume_controller_0/U0/exponent[9]_i_1_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.124     2.416 r  BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1/O
                         net (fo=20, routed)          0.751     3.167    BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1_n_0
    SLICE_X4Y125         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.665     3.670    BD_i/Volume_controller_0/U0/aclk
    SLICE_X4Y125         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[17]/C
                         clock pessimism              0.571     4.240    
                         clock uncertainty           -0.074     4.166    
    SLICE_X4Y125         FDSE (Setup_fdse_C_S)       -0.429     3.737    BD_i/Volume_controller_0/U0/l_channel_vol_reg[17]
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 BD_i/Volume_controller_0/U0/exponent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/Volume_controller_0/U0/l_channel_vol_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.014ns (25.661%)  route 2.938ns (74.339%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 3.670 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.727    -0.785    BD_i/Volume_controller_0/U0/aclk
    SLICE_X8Y129         FDRE                                         r  BD_i/Volume_controller_0/U0/exponent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.267 r  BD_i/Volume_controller_0/U0/exponent_reg[0]/Q
                         net (fo=7, routed)           1.100     0.833    BD_i/Volume_controller_0/U0/exponent_reg_n_0_[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     0.957 r  BD_i/Volume_controller_0/U0/exponent[9]_i_4/O
                         net (fo=5, routed)           0.177     1.134    BD_i/Volume_controller_0/U0/exponent[9]_i_4_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I2_O)        0.124     1.258 r  BD_i/Volume_controller_0/U0/exponent[9]_i_3/O
                         net (fo=5, routed)           0.451     1.709    BD_i/Volume_controller_0/U0/exponent[9]_i_3_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I0_O)        0.124     1.833 r  BD_i/Volume_controller_0/U0/exponent[9]_i_1/O
                         net (fo=58, routed)          0.459     2.292    BD_i/Volume_controller_0/U0/exponent[9]_i_1_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.124     2.416 r  BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1/O
                         net (fo=20, routed)          0.751     3.167    BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1_n_0
    SLICE_X4Y125         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.665     3.670    BD_i/Volume_controller_0/U0/aclk
    SLICE_X4Y125         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[18]/C
                         clock pessimism              0.571     4.240    
                         clock uncertainty           -0.074     4.166    
    SLICE_X4Y125         FDSE (Setup_fdse_C_S)       -0.429     3.737    BD_i/Volume_controller_0/U0/l_channel_vol_reg[18]
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 BD_i/Volume_controller_0/U0/exponent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/Volume_controller_0/U0/l_channel_vol_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.014ns (25.661%)  route 2.938ns (74.339%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 3.670 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.727    -0.785    BD_i/Volume_controller_0/U0/aclk
    SLICE_X8Y129         FDRE                                         r  BD_i/Volume_controller_0/U0/exponent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.267 r  BD_i/Volume_controller_0/U0/exponent_reg[0]/Q
                         net (fo=7, routed)           1.100     0.833    BD_i/Volume_controller_0/U0/exponent_reg_n_0_[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     0.957 r  BD_i/Volume_controller_0/U0/exponent[9]_i_4/O
                         net (fo=5, routed)           0.177     1.134    BD_i/Volume_controller_0/U0/exponent[9]_i_4_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I2_O)        0.124     1.258 r  BD_i/Volume_controller_0/U0/exponent[9]_i_3/O
                         net (fo=5, routed)           0.451     1.709    BD_i/Volume_controller_0/U0/exponent[9]_i_3_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I0_O)        0.124     1.833 r  BD_i/Volume_controller_0/U0/exponent[9]_i_1/O
                         net (fo=58, routed)          0.459     2.292    BD_i/Volume_controller_0/U0/exponent[9]_i_1_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.124     2.416 r  BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1/O
                         net (fo=20, routed)          0.751     3.167    BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1_n_0
    SLICE_X4Y125         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.665     3.670    BD_i/Volume_controller_0/U0/aclk
    SLICE_X4Y125         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[6]/C
                         clock pessimism              0.571     4.240    
                         clock uncertainty           -0.074     4.166    
    SLICE_X4Y125         FDSE (Setup_fdse_C_S)       -0.429     3.737    BD_i/Volume_controller_0/U0/l_channel_vol_reg[6]
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 BD_i/Volume_controller_0/U0/exponent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/Volume_controller_0/U0/l_channel_vol_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.014ns (25.661%)  route 2.938ns (74.339%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 3.670 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.727    -0.785    BD_i/Volume_controller_0/U0/aclk
    SLICE_X8Y129         FDRE                                         r  BD_i/Volume_controller_0/U0/exponent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.267 r  BD_i/Volume_controller_0/U0/exponent_reg[0]/Q
                         net (fo=7, routed)           1.100     0.833    BD_i/Volume_controller_0/U0/exponent_reg_n_0_[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     0.957 r  BD_i/Volume_controller_0/U0/exponent[9]_i_4/O
                         net (fo=5, routed)           0.177     1.134    BD_i/Volume_controller_0/U0/exponent[9]_i_4_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I2_O)        0.124     1.258 r  BD_i/Volume_controller_0/U0/exponent[9]_i_3/O
                         net (fo=5, routed)           0.451     1.709    BD_i/Volume_controller_0/U0/exponent[9]_i_3_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I0_O)        0.124     1.833 r  BD_i/Volume_controller_0/U0/exponent[9]_i_1/O
                         net (fo=58, routed)          0.459     2.292    BD_i/Volume_controller_0/U0/exponent[9]_i_1_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.124     2.416 r  BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1/O
                         net (fo=20, routed)          0.751     3.167    BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1_n_0
    SLICE_X4Y125         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.665     3.670    BD_i/Volume_controller_0/U0/aclk
    SLICE_X4Y125         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[7]/C
                         clock pessimism              0.571     4.240    
                         clock uncertainty           -0.074     4.166    
    SLICE_X4Y125         FDSE (Setup_fdse_C_S)       -0.429     3.737    BD_i/Volume_controller_0/U0/l_channel_vol_reg[7]
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 BD_i/Volume_controller_0/U0/exponent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/Volume_controller_0/U0/l_channel_vol_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 1.014ns (26.762%)  route 2.775ns (73.238%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 3.670 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.727    -0.785    BD_i/Volume_controller_0/U0/aclk
    SLICE_X8Y129         FDRE                                         r  BD_i/Volume_controller_0/U0/exponent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.267 r  BD_i/Volume_controller_0/U0/exponent_reg[0]/Q
                         net (fo=7, routed)           1.100     0.833    BD_i/Volume_controller_0/U0/exponent_reg_n_0_[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     0.957 r  BD_i/Volume_controller_0/U0/exponent[9]_i_4/O
                         net (fo=5, routed)           0.177     1.134    BD_i/Volume_controller_0/U0/exponent[9]_i_4_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I2_O)        0.124     1.258 r  BD_i/Volume_controller_0/U0/exponent[9]_i_3/O
                         net (fo=5, routed)           0.451     1.709    BD_i/Volume_controller_0/U0/exponent[9]_i_3_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I0_O)        0.124     1.833 r  BD_i/Volume_controller_0/U0/exponent[9]_i_1/O
                         net (fo=58, routed)          0.459     2.292    BD_i/Volume_controller_0/U0/exponent[9]_i_1_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.124     2.416 r  BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1/O
                         net (fo=20, routed)          0.589     3.004    BD_i/Volume_controller_0/U0/l_channel_vol[20]_i_1_n_0
    SLICE_X6Y125         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.665     3.670    BD_i/Volume_controller_0/U0/aclk
    SLICE_X6Y125         FDSE                                         r  BD_i/Volume_controller_0/U0/l_channel_vol_reg[10]/C
                         clock pessimism              0.571     4.240    
                         clock uncertainty           -0.074     4.166    
    SLICE_X6Y125         FDSE (Setup_fdse_C_S)       -0.524     3.642    BD_i/Volume_controller_0/U0/l_channel_vol_reg[10]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  0.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.668    -0.513    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y117         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.316    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X5Y117         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.940    -0.749    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y117         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.078    -0.435    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.590    -0.591    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y90          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.394    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X7Y90          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.860    -0.829    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y90          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.078    -0.513    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.668    -0.513    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y117         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.316    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X5Y117         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.940    -0.749    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y117         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.076    -0.437    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.590    -0.591    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y90          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.394    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X7Y90          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.860    -0.829    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y90          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.076    -0.515    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.668    -0.513    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y117         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.316    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X5Y117         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.940    -0.749    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y117         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.075    -0.438    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.590    -0.591    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y90          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.394    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X7Y90          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.860    -0.829    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y90          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.075    -0.516    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.590    -0.591    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y92          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.394    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X7Y92          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.860    -0.829    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y92          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.075    -0.516    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.634    -0.547    BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X25Y128        FDRE                                         r  BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.350    BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X25Y128        FDRE                                         r  BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.906    -0.783    BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X25Y128        FDRE                                         r  BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.547    
    SLICE_X25Y128        FDRE (Hold_fdre_C_D)         0.075    -0.472    BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.636    -0.545    BD_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X9Y127         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.348    BD_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X9Y127         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.908    -0.781    BD_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X9Y127         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.236    -0.545    
    SLICE_X9Y127         FDRE (Hold_fdre_C_D)         0.075    -0.470    BD_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.670    -0.511    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y115         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.059    -0.311    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X4Y115         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.942    -0.747    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y115         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.236    -0.511    
    SLICE_X4Y115         FDRE (Hold_fdre_C_D)         0.076    -0.435    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y24     BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y18     BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    BD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X18Y121    BD_i/Balance_controller_0/U0/FSM_onehot_rx_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X18Y119    BD_i/Balance_controller_0/U0/FSM_onehot_rx_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X18Y121    BD_i/Balance_controller_0/U0/FSM_onehot_rx_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X11Y122    BD_i/Balance_controller_0/U0/FSM_onehot_tx_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X11Y122    BD_i/Balance_controller_0/U0/FSM_onehot_tx_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X11Y122    BD_i/Balance_controller_0/U0/FSM_onehot_tx_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y127    BD_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y127    BD_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y121    BD_i/Balance_controller_0/U0/FSM_onehot_rx_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y119    BD_i/Balance_controller_0/U0/FSM_onehot_rx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y121    BD_i/Balance_controller_0/U0/FSM_onehot_rx_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y107    BD_i/Moving_average_filter_0/U0/r_filtered_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y107    BD_i/Moving_average_filter_0/U0/r_filtered_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y107    BD_i/Moving_average_filter_0/U0/r_filtered_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y107    BD_i/Moving_average_filter_0/U0/r_filtered_reg[18]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X6Y126     BD_i/Volume_controller_0/U0/l_channel_vol_reg[19]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y127    BD_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X30Y127    BD_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y104    BD_i/Moving_average_filter_0/U0/r_filtered_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y104    BD_i/Moving_average_filter_0/U0/r_filtered_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y104    BD_i/Moving_average_filter_0/U0/r_filtered_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X9Y126     BD_i/Volume_controller_0/U0/l_channel_vol_reg[21]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X9Y126     BD_i/Volume_controller_0/U0/l_channel_vol_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y86      BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y88      BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y86      BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BD_clk_wiz_0_0
  To Clock:  clk_out2_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.171ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BD_clk_wiz_0_0 rise@44.286ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.963ns (16.920%)  route 4.729ns (83.080%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 42.895 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.803    -0.709    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X7Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.419    -0.290 f  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/Q
                         net (fo=9, routed)           0.819     0.530    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.296     0.826 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4/O
                         net (fo=2, routed)           0.814     1.639    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I3_O)        0.124     1.763 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          2.145     3.909    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I5_O)        0.124     4.033 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_1/O
                         net (fo=23, routed)          0.950     4.983    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift0_in[23]
    SLICE_X9Y118         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.605    42.895    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X9Y118         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[18]/C
                         clock pessimism              0.571    43.466    
                         clock uncertainty           -0.107    43.359    
    SLICE_X9Y118         FDRE (Setup_fdre_C_CE)      -0.205    43.154    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[18]
  -------------------------------------------------------------------
                         required time                         43.154    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                 38.171    

Slack (MET) :             38.171ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BD_clk_wiz_0_0 rise@44.286ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.963ns (16.920%)  route 4.729ns (83.080%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 42.895 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.803    -0.709    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X7Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.419    -0.290 f  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/Q
                         net (fo=9, routed)           0.819     0.530    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.296     0.826 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4/O
                         net (fo=2, routed)           0.814     1.639    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I3_O)        0.124     1.763 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          2.145     3.909    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I5_O)        0.124     4.033 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_1/O
                         net (fo=23, routed)          0.950     4.983    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift0_in[23]
    SLICE_X9Y118         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.605    42.895    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X9Y118         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[19]/C
                         clock pessimism              0.571    43.466    
                         clock uncertainty           -0.107    43.359    
    SLICE_X9Y118         FDRE (Setup_fdre_C_CE)      -0.205    43.154    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[19]
  -------------------------------------------------------------------
                         required time                         43.154    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                 38.171    

Slack (MET) :             38.171ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BD_clk_wiz_0_0 rise@44.286ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.963ns (16.920%)  route 4.729ns (83.080%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 42.895 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.803    -0.709    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X7Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.419    -0.290 f  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/Q
                         net (fo=9, routed)           0.819     0.530    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.296     0.826 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4/O
                         net (fo=2, routed)           0.814     1.639    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I3_O)        0.124     1.763 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          2.145     3.909    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I5_O)        0.124     4.033 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_1/O
                         net (fo=23, routed)          0.950     4.983    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift0_in[23]
    SLICE_X9Y118         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.605    42.895    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X9Y118         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[20]/C
                         clock pessimism              0.571    43.466    
                         clock uncertainty           -0.107    43.359    
    SLICE_X9Y118         FDRE (Setup_fdre_C_CE)      -0.205    43.154    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[20]
  -------------------------------------------------------------------
                         required time                         43.154    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                 38.171    

Slack (MET) :             38.171ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BD_clk_wiz_0_0 rise@44.286ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.963ns (16.920%)  route 4.729ns (83.080%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 42.895 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.803    -0.709    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X7Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.419    -0.290 f  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/Q
                         net (fo=9, routed)           0.819     0.530    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.296     0.826 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4/O
                         net (fo=2, routed)           0.814     1.639    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I3_O)        0.124     1.763 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          2.145     3.909    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I5_O)        0.124     4.033 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_1/O
                         net (fo=23, routed)          0.950     4.983    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift0_in[23]
    SLICE_X9Y118         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.605    42.895    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X9Y118         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.571    43.466    
                         clock uncertainty           -0.107    43.359    
    SLICE_X9Y118         FDRE (Setup_fdre_C_CE)      -0.205    43.154    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                         43.154    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                 38.171    

Slack (MET) :             38.171ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BD_clk_wiz_0_0 rise@44.286ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.963ns (16.920%)  route 4.729ns (83.080%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 42.895 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.803    -0.709    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X7Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.419    -0.290 f  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/Q
                         net (fo=9, routed)           0.819     0.530    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.296     0.826 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4/O
                         net (fo=2, routed)           0.814     1.639    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I3_O)        0.124     1.763 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          2.145     3.909    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I5_O)        0.124     4.033 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_1/O
                         net (fo=23, routed)          0.950     4.983    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift0_in[23]
    SLICE_X9Y118         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.605    42.895    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X9Y118         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[22]/C
                         clock pessimism              0.571    43.466    
                         clock uncertainty           -0.107    43.359    
    SLICE_X9Y118         FDRE (Setup_fdre_C_CE)      -0.205    43.154    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                         43.154    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                 38.171    

Slack (MET) :             38.171ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BD_clk_wiz_0_0 rise@44.286ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.963ns (16.920%)  route 4.729ns (83.080%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 42.895 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.803    -0.709    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X7Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.419    -0.290 f  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/Q
                         net (fo=9, routed)           0.819     0.530    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.296     0.826 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4/O
                         net (fo=2, routed)           0.814     1.639    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I3_O)        0.124     1.763 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          2.145     3.909    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I5_O)        0.124     4.033 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_1/O
                         net (fo=23, routed)          0.950     4.983    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift0_in[23]
    SLICE_X9Y118         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.605    42.895    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X9Y118         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[23]/C
                         clock pessimism              0.571    43.466    
                         clock uncertainty           -0.107    43.359    
    SLICE_X9Y118         FDRE (Setup_fdre_C_CE)      -0.205    43.154    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[23]
  -------------------------------------------------------------------
                         required time                         43.154    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                 38.171    

Slack (MET) :             38.502ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BD_clk_wiz_0_0 rise@44.286ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.963ns (17.585%)  route 4.513ns (82.415%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 42.960 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.803    -0.709    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X7Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.419    -0.290 f  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/Q
                         net (fo=9, routed)           0.819     0.530    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.296     0.826 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4/O
                         net (fo=2, routed)           0.814     1.639    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I3_O)        0.124     1.763 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          2.145     3.909    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I5_O)        0.124     4.033 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_1/O
                         net (fo=23, routed)          0.735     4.768    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift0_in[23]
    SLICE_X6Y121         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.670    42.960    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X6Y121         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[10]/C
                         clock pessimism              0.585    43.545    
                         clock uncertainty           -0.107    43.438    
    SLICE_X6Y121         FDRE (Setup_fdre_C_CE)      -0.169    43.269    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         43.269    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 38.502    

Slack (MET) :             38.502ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BD_clk_wiz_0_0 rise@44.286ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.963ns (17.585%)  route 4.513ns (82.415%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 42.960 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.803    -0.709    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X7Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.419    -0.290 f  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/Q
                         net (fo=9, routed)           0.819     0.530    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.296     0.826 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4/O
                         net (fo=2, routed)           0.814     1.639    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I3_O)        0.124     1.763 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          2.145     3.909    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I5_O)        0.124     4.033 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_1/O
                         net (fo=23, routed)          0.735     4.768    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift0_in[23]
    SLICE_X6Y121         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.670    42.960    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X6Y121         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.585    43.545    
                         clock uncertainty           -0.107    43.438    
    SLICE_X6Y121         FDRE (Setup_fdre_C_CE)      -0.169    43.269    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         43.269    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 38.502    

Slack (MET) :             38.502ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BD_clk_wiz_0_0 rise@44.286ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.963ns (17.585%)  route 4.513ns (82.415%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 42.960 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.803    -0.709    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X7Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.419    -0.290 f  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/Q
                         net (fo=9, routed)           0.819     0.530    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.296     0.826 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4/O
                         net (fo=2, routed)           0.814     1.639    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I3_O)        0.124     1.763 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          2.145     3.909    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I5_O)        0.124     4.033 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_1/O
                         net (fo=23, routed)          0.735     4.768    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift0_in[23]
    SLICE_X6Y121         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.670    42.960    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X6Y121         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[12]/C
                         clock pessimism              0.585    43.545    
                         clock uncertainty           -0.107    43.438    
    SLICE_X6Y121         FDRE (Setup_fdre_C_CE)      -0.169    43.269    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         43.269    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 38.502    

Slack (MET) :             38.502ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_BD_clk_wiz_0_0 rise@44.286ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.963ns (17.585%)  route 4.513ns (82.415%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 42.960 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.803    -0.709    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X7Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.419    -0.290 f  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/Q
                         net (fo=9, routed)           0.819     0.530    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.296     0.826 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4/O
                         net (fo=2, routed)           0.814     1.639    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I3_O)        0.124     1.763 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          2.145     3.909    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I5_O)        0.124     4.033 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_1/O
                         net (fo=23, routed)          0.735     4.768    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift0_in[23]
    SLICE_X6Y121         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.670    42.960    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X6Y121         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.585    43.545    
                         clock uncertainty           -0.107    43.438    
    SLICE_X6Y121         FDRE (Setup_fdre_C_CE)      -0.169    43.269    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         43.269    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 38.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.584%)  route 0.261ns (58.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.564    -0.617    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X9Y95          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[11]/Q
                         net (fo=1, routed)           0.156    -0.320    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[11]
    SLICE_X9Y95          LUT3 (Prop_lut3_I2_O)        0.045    -0.275 r  BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_fifo_i_13/O
                         net (fo=1, routed)           0.105    -0.170    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB36_X0Y18         RAMB36E1                                     r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.876    -0.813    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y18         RAMB36E1                                     r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.255    -0.559    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296    -0.263    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.642    -0.539    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.342    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X9Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.916    -0.773    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.234    -0.539    
    SLICE_X9Y113         FDRE (Hold_fdre_C_D)         0.078    -0.461    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.672    -0.509    BD_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y112         FDRE                                         r  BD_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  BD_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.067    -0.301    BD_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr
    SLICE_X2Y112         LUT4 (Prop_lut4_I1_O)        0.045    -0.256 r  BD_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.256    BD_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0__0
    SLICE_X2Y112         FDRE                                         r  BD_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.946    -0.743    BD_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X2Y112         FDRE                                         r  BD_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.247    -0.496    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120    -0.376    BD_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.642    -0.539    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.342    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X9Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.916    -0.773    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.234    -0.539    
    SLICE_X9Y113         FDRE (Hold_fdre_C_D)         0.076    -0.463    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.642    -0.539    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y115         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.342    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X9Y115         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.915    -0.774    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y115         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X9Y115         FDRE (Hold_fdre_C_D)         0.076    -0.463    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.587    -0.594    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y85          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.397    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X7Y85          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.856    -0.833    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y85          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.076    -0.518    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.642    -0.539    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.342    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X9Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.916    -0.773    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.234    -0.539    
    SLICE_X9Y113         FDRE (Hold_fdre_C_D)         0.075    -0.464    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.642    -0.539    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y115         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.342    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X9Y115         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.915    -0.774    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y115         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X9Y115         FDRE (Hold_fdre_C_D)         0.075    -0.464    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.593    -0.588    BD_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X1Y95          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.391    BD_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X1Y95          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.863    -0.826    BD_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X1Y95          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.075    -0.513    BD_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.587    -0.594    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y85          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.397    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X7Y85          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.856    -0.833    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y85          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.075    -0.519    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 22.143 }
Period(ns):         44.286
Sources:            { BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         44.286      41.710     RAMB36_X0Y24     BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         44.286      41.710     RAMB36_X0Y18     BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         44.286      42.131     BUFGCTRL_X0Y0    BD_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         44.286      43.037     MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X10Y117    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X7Y120     BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X7Y120     BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X7Y120     BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X7Y120     BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X7Y119     BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       44.286      169.074    MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         22.143      21.163     SLICE_X2Y113     BD_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         22.143      21.163     SLICE_X2Y113     BD_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X7Y116     BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X7Y116     BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X7Y116     BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X7Y116     BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X9Y120     BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X9Y120     BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[23]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         22.143      21.643     SLICE_X5Y116     BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X5Y116     BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         22.143      21.163     SLICE_X2Y113     BD_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         22.143      21.163     SLICE_X2Y113     BD_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X10Y117    BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X7Y120     BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X7Y120     BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X7Y120     BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X7Y120     BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X7Y119     BD_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X7Y115     BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X7Y117     BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BD_clk_wiz_0_0
  To Clock:  clkfbout_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    BD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BD_clk_wiz_0_0
  To Clock:  clk_out1_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       42.970ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.970ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.098ns  (logic 0.419ns (38.174%)  route 0.679ns (61.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91                                       0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.679     1.098    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X8Y91          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)       -0.218    44.068    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         44.068    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                 42.970    

Slack (MET) :             43.034ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.207ns  (logic 0.518ns (42.910%)  route 0.689ns (57.090%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91                                       0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.689     1.207    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X8Y91          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)       -0.045    44.241    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         44.241    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 43.034    

Slack (MET) :             43.063ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.713%)  route 0.585ns (58.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91                                       0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.585     1.004    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X8Y91          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)       -0.219    44.067    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         44.067    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 43.063    

Slack (MET) :             43.089ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.589%)  route 0.449ns (48.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114                                      0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.449     0.927    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X5Y117         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.270    44.016    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         44.016    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 43.089    

Slack (MET) :             43.102ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.559%)  route 0.571ns (52.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114                                      0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.571     1.089    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X5Y117         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.095    44.191    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         44.191    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 43.102    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        0.914ns  (logic 0.419ns (45.830%)  route 0.495ns (54.170%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115                                      0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.495     0.914    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X4Y115         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X4Y115         FDRE (Setup_fdre_C_D)       -0.265    44.021    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         44.021    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.145ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        0.926ns  (logic 0.478ns (51.627%)  route 0.448ns (48.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114                                      0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.448     0.926    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X2Y114         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X2Y114         FDRE (Setup_fdre_C_D)       -0.215    44.071    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         44.071    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 43.145    

Slack (MET) :             43.150ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.707%)  route 0.587ns (56.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115                                      0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.587     1.043    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X4Y115         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X4Y115         FDRE (Setup_fdre_C_D)       -0.093    44.193    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         44.193    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 43.150    

Slack (MET) :             43.159ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        0.857ns  (logic 0.419ns (48.866%)  route 0.438ns (51.134%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91                                       0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.438     0.857    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X7Y92          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)       -0.270    44.016    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         44.016    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 43.159    

Slack (MET) :             43.164ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        0.854ns  (logic 0.419ns (49.083%)  route 0.435ns (50.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115                                      0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.435     0.854    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X5Y117         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.268    44.018    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         44.018    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 43.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BD_clk_wiz_0_0
  To Clock:  clk_out2_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.502ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.231ns  (logic 0.478ns (38.825%)  route 0.753ns (61.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115                                      0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.753     1.231    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X9Y115         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X9Y115         FDRE (Setup_fdre_C_D)       -0.267     4.733    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.023ns  (logic 0.478ns (46.705%)  route 0.545ns (53.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87                                      0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.545     1.023    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X6Y87          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y87          FDRE (Setup_fdre_C_D)       -0.216     4.784    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.784    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.947ns  (logic 0.419ns (44.222%)  route 0.528ns (55.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86                                       0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.528     0.947    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X7Y85          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)       -0.265     4.735    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.939ns  (logic 0.419ns (44.610%)  route 0.520ns (55.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86                                       0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.520     0.939    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X7Y86          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)       -0.268     4.732    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.494%)  route 0.544ns (56.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86                                       0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.544     0.963    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X6Y87          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y87          FDRE (Setup_fdre_C_D)       -0.222     4.778    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.778    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.914ns  (logic 0.478ns (52.279%)  route 0.436ns (47.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115                                      0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.436     0.914    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X9Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)       -0.270     4.730    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.770%)  route 0.544ns (51.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87                                      0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.544     1.062    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X6Y87          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y87          FDRE (Setup_fdre_C_D)       -0.043     4.957    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.957    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.995ns  (logic 0.456ns (45.824%)  route 0.539ns (54.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86                                       0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.539     0.995    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X7Y85          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)       -0.095     4.905    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.981ns  (logic 0.456ns (46.484%)  route 0.525ns (53.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86                                       0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.525     0.981    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X7Y85          FDRE                                         r  BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)       -0.093     4.907    BD_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                  3.926    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BD_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.960ns  (logic 0.518ns (53.956%)  route 0.442ns (46.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115                                      0.000     0.000 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.442     0.960    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X9Y113         FDRE                                         r  BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)       -0.093     4.907    BD_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                  3.947    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_BD_clk_wiz_0_0
  To Clock:  clk_out1_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_1/U0/debounced_int_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.608ns (25.756%)  route 1.753ns (74.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 3.602 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.722    -0.790    <hidden>
    SLICE_X16Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.456    -0.334 r  <hidden>
                         net (fo=4, routed)           1.195     0.861    BD_i/debouncer_1/U0/input_signal
    SLICE_X26Y123        LUT2 (Prop_lut2_I1_O)        0.152     1.013 f  BD_i/debouncer_1/U0/debounced_int_reg_LDC_i_2/O
                         net (fo=2, routed)           0.558     1.571    BD_i/debouncer_1/U0/debounced_int_reg_LDC_i_2_n_0
    SLICE_X26Y123        FDCE                                         f  BD_i/debouncer_1/U0/debounced_int_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.597     3.602    BD_i/debouncer_1/U0/clk
    SLICE_X26Y123        FDCE                                         r  BD_i/debouncer_1/U0/debounced_int_reg_C/C
                         clock pessimism              0.571     4.172    
                         clock uncertainty           -0.074     4.098    
    SLICE_X26Y123        FDCE (Recov_fdce_C_CLR)     -0.613     3.485    BD_i/debouncer_1/U0/debounced_int_reg_C
  -------------------------------------------------------------------
                         required time                          3.485    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/debounced_int_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.606ns (26.516%)  route 1.679ns (73.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 3.602 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.722    -0.790    <hidden>
    SLICE_X16Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.456    -0.334 r  <hidden>
                         net (fo=4, routed)           1.185     0.852    BD_i/debouncer_0/U0/input_signal
    SLICE_X26Y124        LUT2 (Prop_lut2_I1_O)        0.150     1.002 f  BD_i/debouncer_0/U0/debounced_int_reg_LDC_i_2/O
                         net (fo=2, routed)           0.494     1.496    BD_i/debouncer_0/U0/debounced_int_reg_LDC_i_2_n_0
    SLICE_X27Y123        FDCE                                         f  BD_i/debouncer_0/U0/debounced_int_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.597     3.602    BD_i/debouncer_0/U0/clk
    SLICE_X27Y123        FDCE                                         r  BD_i/debouncer_0/U0/debounced_int_reg_C/C
                         clock pessimism              0.571     4.172    
                         clock uncertainty           -0.074     4.098    
    SLICE_X27Y123        FDCE (Recov_fdce_C_CLR)     -0.607     3.491    BD_i/debouncer_0/U0/debounced_int_reg_C
  -------------------------------------------------------------------
                         required time                          3.491    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_1/U0/debounced_int_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.580ns (23.932%)  route 1.843ns (76.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 3.603 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.722    -0.790    <hidden>
    SLICE_X16Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.456    -0.334 f  <hidden>
                         net (fo=4, routed)           1.195     0.861    BD_i/debouncer_1/U0/input_signal
    SLICE_X26Y123        LUT2 (Prop_lut2_I1_O)        0.124     0.985 f  BD_i/debouncer_1/U0/debounced_int_reg_LDC_i_1/O
                         net (fo=2, routed)           0.649     1.634    BD_i/debouncer_1/U0/debounced_int_reg_LDC_i_1_n_0
    SLICE_X24Y122        FDPE                                         f  BD_i/debouncer_1/U0/debounced_int_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.598     3.603    BD_i/debouncer_1/U0/clk
    SLICE_X24Y122        FDPE                                         r  BD_i/debouncer_1/U0/debounced_int_reg_P/C
                         clock pessimism              0.571     4.173    
                         clock uncertainty           -0.074     4.099    
    SLICE_X24Y122        FDPE (Recov_fdpe_C_PRE)     -0.359     3.740    BD_i/debouncer_1/U0/debounced_int_reg_P
  -------------------------------------------------------------------
                         required time                          3.740    
                         arrival time                          -1.634    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/debounced_int_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.580ns (25.152%)  route 1.726ns (74.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 3.600 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.722    -0.790    <hidden>
    SLICE_X16Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.456    -0.334 f  <hidden>
                         net (fo=4, routed)           1.185     0.852    BD_i/debouncer_0/U0/input_signal
    SLICE_X26Y124        LUT2 (Prop_lut2_I1_O)        0.124     0.976 f  BD_i/debouncer_0/U0/debounced_int_reg_LDC_i_1/O
                         net (fo=2, routed)           0.541     1.516    BD_i/debouncer_0/U0/debounced_int_reg_LDC_i_1_n_0
    SLICE_X26Y124        FDPE                                         f  BD_i/debouncer_0/U0/debounced_int_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.595     3.600    BD_i/debouncer_0/U0/clk
    SLICE_X26Y124        FDPE                                         r  BD_i/debouncer_0/U0/debounced_int_reg_P/C
                         clock pessimism              0.571     4.170    
                         clock uncertainty           -0.074     4.096    
    SLICE_X26Y124        FDPE (Recov_fdpe_C_PRE)     -0.359     3.737    BD_i/debouncer_0/U0/debounced_int_reg_P
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.456ns (25.707%)  route 1.318ns (74.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 3.605 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.720    -0.792    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          1.318     0.982    BD_i/debouncer_0/U0/reset
    SLICE_X25Y121        FDCE                                         f  BD_i/debouncer_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.600     3.605    BD_i/debouncer_0/U0/clk
    SLICE_X25Y121        FDCE                                         r  BD_i/debouncer_0/U0/counter_reg[1]/C
                         clock pessimism              0.571     4.175    
                         clock uncertainty           -0.074     4.101    
    SLICE_X25Y121        FDCE (Recov_fdce_C_CLR)     -0.405     3.696    BD_i/debouncer_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          3.696    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.456ns (25.707%)  route 1.318ns (74.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 3.605 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.720    -0.792    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          1.318     0.982    BD_i/debouncer_0/U0/reset
    SLICE_X25Y121        FDCE                                         f  BD_i/debouncer_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.600     3.605    BD_i/debouncer_0/U0/clk
    SLICE_X25Y121        FDCE                                         r  BD_i/debouncer_0/U0/counter_reg[2]/C
                         clock pessimism              0.571     4.175    
                         clock uncertainty           -0.074     4.101    
    SLICE_X25Y121        FDCE (Recov_fdce_C_CLR)     -0.405     3.696    BD_i/debouncer_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          3.696    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.456ns (25.707%)  route 1.318ns (74.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 3.605 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.720    -0.792    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          1.318     0.982    BD_i/debouncer_0/U0/reset
    SLICE_X25Y121        FDCE                                         f  BD_i/debouncer_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.600     3.605    BD_i/debouncer_0/U0/clk
    SLICE_X25Y121        FDCE                                         r  BD_i/debouncer_0/U0/counter_reg[3]/C
                         clock pessimism              0.571     4.175    
                         clock uncertainty           -0.074     4.101    
    SLICE_X25Y121        FDCE (Recov_fdce_C_CLR)     -0.405     3.696    BD_i/debouncer_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          3.696    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.456ns (25.707%)  route 1.318ns (74.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 3.605 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.720    -0.792    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          1.318     0.982    BD_i/debouncer_0/U0/reset
    SLICE_X25Y121        FDCE                                         f  BD_i/debouncer_0/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.600     3.605    BD_i/debouncer_0/U0/clk
    SLICE_X25Y121        FDCE                                         r  BD_i/debouncer_0/U0/counter_reg[4]/C
                         clock pessimism              0.571     4.175    
                         clock uncertainty           -0.074     4.101    
    SLICE_X25Y121        FDCE (Recov_fdce_C_CLR)     -0.405     3.696    BD_i/debouncer_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          3.696    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.456ns (27.698%)  route 1.190ns (72.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 3.603 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.720    -0.792    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          1.190     0.855    BD_i/debouncer_0/U0/reset
    SLICE_X26Y122        FDCE                                         f  BD_i/debouncer_0/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.598     3.603    BD_i/debouncer_0/U0/clk
    SLICE_X26Y122        FDCE                                         r  BD_i/debouncer_0/U0/counter_reg[5]/C
                         clock pessimism              0.571     4.173    
                         clock uncertainty           -0.074     4.099    
    SLICE_X26Y122        FDCE (Recov_fdce_C_CLR)     -0.405     3.694    BD_i/debouncer_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          3.694    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_BD_clk_wiz_0_0 rise@5.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.456ns (27.698%)  route 1.190ns (72.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 3.603 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.720    -0.792    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          1.190     0.855    BD_i/debouncer_0/U0/reset
    SLICE_X26Y122        FDCE                                         f  BD_i/debouncer_0/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.598     3.603    BD_i/debouncer_0/U0/clk
    SLICE_X26Y122        FDCE                                         r  BD_i/debouncer_0/U0/counter_reg[6]/C
                         clock pessimism              0.571     4.173    
                         clock uncertainty           -0.074     4.099    
    SLICE_X26Y122        FDCE (Recov_fdce_C_CLR)     -0.405     3.694    BD_i/debouncer_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          3.694    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  2.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.591%)  route 0.267ns (65.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.632    -0.549    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.267    -0.141    BD_i/debouncer_0/U0/reset
    SLICE_X25Y124        FDCE                                         f  BD_i/debouncer_0/U0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.902    -0.787    BD_i/debouncer_0/U0/clk
    SLICE_X25Y124        FDCE                                         r  BD_i/debouncer_0/U0/counter_reg[11]/C
                         clock pessimism              0.270    -0.517    
    SLICE_X25Y124        FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    BD_i/debouncer_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.591%)  route 0.267ns (65.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.632    -0.549    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.267    -0.141    BD_i/debouncer_0/U0/reset
    SLICE_X25Y124        FDCE                                         f  BD_i/debouncer_0/U0/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.902    -0.787    BD_i/debouncer_0/U0/clk
    SLICE_X25Y124        FDCE                                         r  BD_i/debouncer_0/U0/counter_reg[12]/C
                         clock pessimism              0.270    -0.517    
    SLICE_X25Y124        FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    BD_i/debouncer_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.591%)  route 0.267ns (65.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.632    -0.549    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.267    -0.141    BD_i/debouncer_0/U0/reset
    SLICE_X25Y124        FDCE                                         f  BD_i/debouncer_0/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.902    -0.787    BD_i/debouncer_0/U0/clk
    SLICE_X25Y124        FDCE                                         r  BD_i/debouncer_0/U0/counter_reg[13]/C
                         clock pessimism              0.270    -0.517    
    SLICE_X25Y124        FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    BD_i/debouncer_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.591%)  route 0.267ns (65.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.632    -0.549    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.267    -0.141    BD_i/debouncer_0/U0/reset
    SLICE_X25Y124        FDCE                                         f  BD_i/debouncer_0/U0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.902    -0.787    BD_i/debouncer_0/U0/clk
    SLICE_X25Y124        FDCE                                         r  BD_i/debouncer_0/U0/counter_reg[14]/C
                         clock pessimism              0.270    -0.517    
    SLICE_X25Y124        FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    BD_i/debouncer_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.591%)  route 0.267ns (65.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.632    -0.549    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.267    -0.141    BD_i/debouncer_0/U0/reset
    SLICE_X25Y124        FDCE                                         f  BD_i/debouncer_0/U0/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.902    -0.787    BD_i/debouncer_0/U0/clk
    SLICE_X25Y124        FDCE                                         r  BD_i/debouncer_0/U0/counter_reg[15]/C
                         clock pessimism              0.270    -0.517    
    SLICE_X25Y124        FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    BD_i/debouncer_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_0/U0/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.591%)  route 0.267ns (65.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.632    -0.549    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.267    -0.141    BD_i/debouncer_0/U0/reset
    SLICE_X25Y124        FDCE                                         f  BD_i/debouncer_0/U0/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.902    -0.787    BD_i/debouncer_0/U0/clk
    SLICE_X25Y124        FDCE                                         r  BD_i/debouncer_0/U0/counter_reg[16]/C
                         clock pessimism              0.270    -0.517    
    SLICE_X25Y124        FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    BD_i/debouncer_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_1/U0/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.984%)  route 0.314ns (69.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.632    -0.549    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.314    -0.094    BD_i/debouncer_1/U0/reset
    SLICE_X28Y124        FDCE                                         f  BD_i/debouncer_1/U0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.901    -0.788    BD_i/debouncer_1/U0/clk
    SLICE_X28Y124        FDCE                                         r  BD_i/debouncer_1/U0/counter_reg[11]/C
                         clock pessimism              0.270    -0.518    
    SLICE_X28Y124        FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    BD_i/debouncer_1/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_1/U0/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.984%)  route 0.314ns (69.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.632    -0.549    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.314    -0.094    BD_i/debouncer_1/U0/reset
    SLICE_X28Y124        FDCE                                         f  BD_i/debouncer_1/U0/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.901    -0.788    BD_i/debouncer_1/U0/clk
    SLICE_X28Y124        FDCE                                         r  BD_i/debouncer_1/U0/counter_reg[12]/C
                         clock pessimism              0.270    -0.518    
    SLICE_X28Y124        FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    BD_i/debouncer_1/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_1/U0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.984%)  route 0.314ns (69.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.632    -0.549    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.314    -0.094    BD_i/debouncer_1/U0/reset
    SLICE_X28Y124        FDCE                                         f  BD_i/debouncer_1/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.901    -0.788    BD_i/debouncer_1/U0/clk
    SLICE_X28Y124        FDCE                                         r  BD_i/debouncer_1/U0/counter_reg[13]/C
                         clock pessimism              0.270    -0.518    
    SLICE_X28Y124        FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    BD_i/debouncer_1/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BD_i/debouncer_1/U0/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.984%)  route 0.314ns (69.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.632    -0.549    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y126        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.314    -0.094    BD_i/debouncer_1/U0/reset
    SLICE_X28Y124        FDCE                                         f  BD_i/debouncer_1/U0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.901    -0.788    BD_i/debouncer_1/U0/clk
    SLICE_X28Y124        FDCE                                         r  BD_i/debouncer_1/U0/counter_reg[14]/C
                         clock pessimism              0.270    -0.518    
    SLICE_X28Y124        FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    BD_i/debouncer_1/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.516    





