<p><span style="color: #333333; font-family: Raleway;">The objective of this experiment is to learn the design principles behind a Single Cycle CPU using a subset of MIPS ISA as example.</span></p>