EESchema Schematic File Version 4
LIBS:light-tone-pedal-cache
EELAYER 29 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L pspice:0 #GND0101
U 1 1 5CBC181C
P 3200 3950
F 0 "#GND0101" H 3200 3850 50  0001 C CNN
F 1 "0" H 3200 4037 50  0000 C CNN
F 2 "" H 3200 3950 50  0001 C CNN
F 3 "~" H 3200 3950 50  0001 C CNN
	1    3200 3950
	1    0    0    -1  
$EndComp
$Comp
L pspice:VSOURCE VCC1
U 1 1 5CBC1848
P 3200 3450
F 0 "VCC1" H 3428 3496 50  0000 L CNN
F 1 "VSOURCE" H 3428 3405 50  0000 L CNN
F 2 "" H 3200 3450 50  0001 C CNN
F 3 "~" H 3200 3450 50  0001 C CNN
F 4 "V" H 3200 3450 50  0001 C CNN "Spice_Primitive"
F 5 "dc 9" H 3200 3450 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3200 3450 50  0001 C CNN "Spice_Netlist_Enabled"
	1    3200 3450
	1    0    0    -1  
$EndComp
Wire Wire Line
	3200 3750 3200 3950
Wire Wire Line
	3200 3150 3850 3150
Wire Wire Line
	4900 850  4900 1400
$Comp
L pspice:0 #GND0102
U 1 1 5CBC1988
P 4850 2300
F 0 "#GND0102" H 4850 2200 50  0001 C CNN
F 1 "0" H 4850 2387 50  0000 C CNN
F 2 "" H 4850 2300 50  0001 C CNN
F 3 "~" H 4850 2300 50  0001 C CNN
	1    4850 2300
	1    0    0    -1  
$EndComp
Wire Wire Line
	4850 2100 4850 2300
Text GLabel 4900 850  1    50   Input ~ 0
vcc
Text GLabel 3850 3150 1    50   Input ~ 0
vcc
$Comp
L pspice:R RF1
U 1 1 5CBCCB7C
P 4650 1350
F 0 "RF1" H 4582 1304 50  0000 R CNN
F 1 "10k" H 4582 1395 50  0000 R CNN
F 2 "" H 4650 1350 50  0001 C CNN
F 3 "~" H 4650 1350 50  0001 C CNN
	1    4650 1350
	-1   0    0    1   
$EndComp
$Comp
L pspice:R RG1
U 1 1 5CBCCC54
P 4400 1700
F 0 "RG1" V 4195 1700 50  0000 C CNN
F 1 "1k" V 4286 1700 50  0000 C CNN
F 2 "" H 4400 1700 50  0001 C CNN
F 3 "~" H 4400 1700 50  0001 C CNN
	1    4400 1700
	0    1    1    0   
$EndComp
Wire Wire Line
	4650 1700 4650 1600
Wire Wire Line
	4650 1100 4650 1050
Wire Wire Line
	4650 1050 6300 1050
Wire Wire Line
	4900 1700 4650 1700
Connection ~ 4650 1700
$Comp
L pspice:R Rpole1
U 1 1 5CBCD004
P 3800 2000
F 0 "Rpole1" V 4005 2000 50  0000 C CNN
F 1 "10k" V 3914 2000 50  0000 C CNN
F 2 "" H 3800 2000 50  0001 C CNN
F 3 "~" H 3800 2000 50  0001 C CNN
	1    3800 2000
	0    -1   -1   0   
$EndComp
$Comp
L pspice:C Cpole1
U 1 1 5CBCD198
P 4100 2250
F 0 "Cpole1" H 4278 2296 50  0000 L CNN
F 1 "1u" H 4278 2205 50  0000 L CNN
F 2 "" H 4100 2250 50  0001 C CNN
F 3 "~" H 4100 2250 50  0001 C CNN
	1    4100 2250
	1    0    0    -1  
$EndComp
Wire Wire Line
	4100 2000 4050 2000
Wire Wire Line
	4750 2000 4750 1600
Connection ~ 4100 2000
$Comp
L pspice:0 #GND0103
U 1 1 5CBCD353
P 4150 1800
F 0 "#GND0103" H 4150 1700 50  0001 C CNN
F 1 "0" H 4150 1887 50  0000 C CNN
F 2 "" H 4150 1800 50  0001 C CNN
F 3 "~" H 4150 1800 50  0001 C CNN
	1    4150 1800
	1    0    0    -1  
$EndComp
Wire Wire Line
	4150 1700 4150 1800
$Comp
L pspice:0 #GND0104
U 1 1 5CBCD746
P 4100 2650
F 0 "#GND0104" H 4100 2550 50  0001 C CNN
F 1 "0" H 4100 2737 50  0000 C CNN
F 2 "" H 4100 2650 50  0001 C CNN
F 3 "~" H 4100 2650 50  0001 C CNN
	1    4100 2650
	1    0    0    -1  
$EndComp
Wire Wire Line
	4100 2650 4100 2500
$Comp
L pspice:0 #GND0105
U 1 1 5CBCDABA
P 1600 3450
F 0 "#GND0105" H 1600 3350 50  0001 C CNN
F 1 "0" H 1600 3537 50  0000 C CNN
F 2 "" H 1600 3450 50  0001 C CNN
F 3 "~" H 1600 3450 50  0001 C CNN
	1    1600 3450
	1    0    0    -1  
$EndComp
$Comp
L pspice:VSOURCE Vsignal1
U 1 1 5CBCDAC3
P 1600 2950
F 0 "Vsignal1" H 1828 2996 50  0000 L CNN
F 1 "VSOURCE2" H 1828 2905 50  0000 L CNN
F 2 "" H 1600 2950 50  0001 C CNN
F 3 "~" H 1600 2950 50  0001 C CNN
F 4 "V" H 1600 2950 50  0001 C CNN "Spice_Primitive"
F 5 "dc 0 ac 1 sin(0 0.1 50)" H 1600 2950 50  0001 C CNN "Spice_Model"
F 6 "Y" H 1600 2950 50  0001 C CNN "Spice_Netlist_Enabled"
	1    1600 2950
	1    0    0    -1  
$EndComp
Wire Wire Line
	1600 3250 1600 3450
Wire Wire Line
	1600 2650 2250 2650
Text GLabel 2250 2650 1    50   Input ~ 0
vin
Text GLabel 3300 1900 1    50   Input ~ 0
vin
Wire Wire Line
	3550 2000 3300 2000
Wire Wire Line
	3300 2000 3300 1900
Text GLabel 6250 1050 1    50   Input ~ 0
OUT1
Text GLabel 4800 1600 1    50   Input ~ 0
IN1+
Text GLabel 4800 1700 3    50   Input ~ 0
IN1-
Wire Wire Line
	4100 2000 4750 2000
$Comp
L pspice:OPAMP U1
U 1 1 5CBCFB9A
P 5450 1700
F 0 "U1" H 5791 1746 50  0000 L CNN
F 1 "OPAMP" H 5791 1655 50  0000 L CNN
F 2 "" H 5450 1700 50  0001 C CNN
F 3 "~" H 5450 1700 50  0001 C CNN
F 4 "X" H 5450 1700 50  0001 C CNN "Spice_Primitive"
F 5 "LMX58_LM2904" H 5450 1700 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5450 1700 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/usr/home/computerplayer/Circuits/spice-models/lm358.lib" H 5450 1700 50  0001 C CNN "Spice_Lib_File"
	1    5450 1700
	1    0    0    -1  
$EndComp
Wire Wire Line
	4750 1600 5150 1600
Wire Wire Line
	4900 1700 4900 1800
Wire Wire Line
	4900 1800 5150 1800
Wire Wire Line
	5350 2100 5350 2000
Wire Wire Line
	4850 2100 5350 2100
Wire Wire Line
	4900 1400 5350 1400
Wire Wire Line
	5750 1700 6300 1700
Wire Wire Line
	6300 1050 6300 1700
$EndSCHEMATC
