m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vAAC2M4H1_tb
!s110 1594912968
!i10b 1
!s100 8lTA?3TF@z?1cmdXkQH2[0
IO^l>7YS7;CHllPWckeYBD2
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4H1
w1573400262
8C:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4H1/AAC2M4H1_tb.vp
FC:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4H1/AAC2M4H1_tb.vp
L0 65
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1594912968.000000
!s107 C:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4H1/AAC2M4H1_tb.vp|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4H1/AAC2M4H1_tb.vp|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
n@a@a@c2@m4@h1_tb
vALU
!s110 1594912963
!i10b 1
!s100 [_WXUJ3iY]mn67`l;a]iS3
IQ_dneJAHWnBPkTP=0k1lD1
R0
R1
w1594912956
8C:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4H1/AAC2M4H1.v
FC:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4H1/AAC2M4H1.v
L0 1
R2
r1
!s85 0
31
!s108 1594912962.000000
!s107 C:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4H1/AAC2M4H1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4H1/AAC2M4H1.v|
!i113 1
R3
R4
n@a@l@u
