couldn't open "transcript": permission denied
# Reading C:/intelFPGA_pro/19.2/modelsim_ase/tcl/vsim/pref.tcl
# Loading project RAKESH_A1_P01
# reading C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/../modelsim.ini
# Loading project RAKESH_A1_P02
# Compile of RAKESH_A1_P02.v was successful.
# Compile of RAKESH_A1_P02_TB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.and_gate
# vsim -gui work.and_gate 
# Start time: 06:45:59 on Aug 23,2019
# Loading work.and_gate
add wave sim:/and_gate/*
run
quit -sim
# End time: 06:46:38 on Aug 23,2019, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
vsim -gui work.stim_and_gate
# vsim -gui work.stim_and_gate 
# Start time: 06:47:27 on Aug 23,2019
# Loading work.stim_and_gate
# Loading work.and_gate
add wave sim:/stim_and_gate/*
run
# a = x,b = x,c = x
# a = 0,b = 0,c = 0
# a = 0,b = 1,c = 0
# a = 1,b = 0,c = 0
# a = 1,b = 1,c = 1
quit -sim
# End time: 06:48:49 on Aug 23,2019, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
# reading C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/../modelsim.ini
# Loading project RAKESH_A1_P03
# Compile of RAKESH_A1_P03.v was successful.
# Compile of RAKESH_A1_P03_TB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.stim_or_gate
# vsim -gui work.stim_or_gate 
# Start time: 06:50:04 on Aug 23,2019
# Loading work.stim_or_gate
# Loading work.or_gate
add wave sim:/stim_or_gate/*
run
# a = x,b = x,c = x
# a = 0,b = 0,c = 0
# a = 0,b = 1,c = 1
# a = 1,b = 0,c = 1
# a = 1,b = 1,c = 1
