# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: C:\Users\gusta\Documents\MEGA\EngdeComputacao\Logica_Rec\Exercicios LR\Exercicio_8\ex2\ex2.csv
# Generated on: Sun Oct 07 15:35:44 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
botao,Input,PIN_H2,1,B1_N1,PIN_H2,,,,,
botao_start,Input,PIN_F1,1,B1_N0,PIN_F1,,,,,
clk,Input,PIN_G21,6,B6_N1,PIN_G21,,,,,
led_game_over,Output,PIN_B1,1,B1_N0,PIN_B1,,,,,
led_win,Output,PIN_B2,1,B1_N0,PIN_B2,,,,,
leds[7],Output,PIN_C2,1,B1_N0,PIN_C2,,,,,
leds[6],Output,PIN_C1,1,B1_N0,PIN_C1,,,,,
leds[5],Output,PIN_E1,1,B1_N0,PIN_E1,,,,,
leds[4],Output,PIN_F2,1,B1_N0,PIN_F2,,,,,
leds[3],Output,PIN_H1,1,B1_N1,PIN_H1,,,,,
leds[2],Output,PIN_J3,1,B1_N1,PIN_J3,,,,,
leds[1],Output,PIN_J2,1,B1_N1,PIN_J2,,,,,
leds[0],Output,PIN_J1,1,B1_N1,PIN_J1,,,,,
ssd_pts[6],Output,PIN_B18,7,B7_N0,PIN_B18,,,,,
ssd_pts[5],Output,PIN_F15,7,B7_N0,PIN_F15,,,,,
ssd_pts[4],Output,PIN_A19,7,B7_N0,PIN_A19,,,,,
ssd_pts[3],Output,PIN_B19,7,B7_N0,PIN_B19,,,,,
ssd_pts[2],Output,PIN_C19,7,B7_N0,PIN_C19,,,,,
ssd_pts[1],Output,PIN_D19,7,B7_N0,PIN_D19,,,,,
ssd_pts[0],Output,PIN_G15,7,B7_N0,PIN_G15,,,,,
ssd_rand[6],Output,PIN_E11,7,B7_N1,PIN_E11,,,,,
ssd_rand[5],Output,PIN_F11,7,B7_N1,PIN_F11,,,,,
ssd_rand[4],Output,PIN_H12,7,B7_N1,PIN_H12,,,,,
ssd_rand[3],Output,PIN_H13,7,B7_N1,PIN_H13,,,,,
ssd_rand[2],Output,PIN_G12,7,B7_N1,PIN_G12,,,,,
ssd_rand[1],Output,PIN_F12,7,B7_N1,PIN_F12,,,,,
ssd_rand[0],Output,PIN_F13,7,B7_N1,PIN_F13,,,,,
