import serial
import time

SERIAL_PORT          = '/dev/ttyUSB1'
BAUD_RATE            = 19200
BYTESIZE             = serial.EIGHTBITS
STOPBITS             = serial.STOPBITS_ONE
PARITY               = serial.PARITY_NONE
LOAD_INSTRUCTION_CMD = 0x02
RUN_CMD              = 0x05
RESET_CMD            = 0x0F
READ_REG_CMD         = 0x06
READ_MEM_CMD         = 0x07
READ_LATCH_CMD       = 0x08  
READ_IFID_LATCH_CMD  = 0x09  
READ_IDEX_LATCH_CMD  = 0x0A  
READ_EXM_LATCH_CMD   = 0x0B  
READ_MWB_LATCH_CMD   = 0x0C  
STEP_CMD             = 0x0D

OPCODES = {
    "ADD": 0x00, "SUB": 0x00, "AND": 0x00, "OR": 0x00, "XOR": 0x00, "NOR": 0x00, "SLT": 0x00,
    "ADDU": 0x00, "SUBU": 0x00, "SLTU": 0x00, "SLL": 0x00, "SRL": 0x00, "SRA": 0x00,
    "SLLV": 0x00, "SRLV": 0x00, "SRAV": 0x00, "JALR": 0x00, "JR": 0x06,  # ‚úÖ Tipo R
    "LW": 0x23, "SW": 0x2B, "LB": 0x20, "LH": 0x21, "LWU": 0x27, "LBU": 0x24, "LHU": 0x25,
    "SH": 0x29, "SB": 0x28, "ADDI": 0x08, "ADDIU": 0x09, "ANDI": 0x0C, "ORI": 0x0D, "XORI": 0x0E,  # ‚úÖ ADDI corregido
    "LUI": 0x0F, "SLTI": 0x0A, "SLTIU": 0x0B, "BEQ": 0x04, "BNE": 0x05, 
    "J": 0x02, "JAL": 0x03, "HALT": 0x3F
}

FUNCTION_CODES = {
    "ADD": 0x20, "SUB": 0x22, "AND": 0x24, "OR": 0x25, "XOR": 0x26, "NOR": 0x27, "SLT": 0x2A,
    "ADDU": 0x21, "SUBU": 0x23, "SLTU": 0x2B, "SLL": 0x00, "SRL": 0x02, "SRA": 0x03,
    "SLLV": 0x04, "SRLV": 0x06, "SRAV": 0x07,
    "JALR": 0x09, "JR": 0x41
}

REGS = {
    "$zero": 0, "$at": 1, "$v0": 2, "$v1": 3, "$a0": 4, "$a1": 5, "$a2": 6, "$a3": 7,
    "$t0": 8, "$t1": 9, "$t2": 10, "$t3": 11, "$t4": 12, "$t5": 13, "$t6": 14, "$t7": 15,
    "$s0": 16, "$s1": 17, "$s2": 18, "$s3": 19, "$s4": 20, "$s5": 21, "$s6": 22, "$s7": 23,
    "$t8": 24, "$t9": 25, "$k0": 26, "$k1": 27, "$gp": 28, "$sp": 29, "$fp": 30, "$ra": 31
}

def parse_instruction(instr_str):
    """Parses instruction of the form 'ADD $t0 $t1 $t2' and returns mnemonic and operands."""
    parts = instr_str.replace(',', '').split()
    mnemonic = parts[0].upper()
    operands = [op for op in parts[1:]]
    return mnemonic, operands

def encode_instruction(mnemonic, operands):
    """Returns the 32-bit integer encoding of the instruction."""
    opcode = OPCODES.get(mnemonic)
    if opcode is None:
        raise ValueError(f"Instrucci√≥n no soportada: {mnemonic}")

    # Tipo R
    if opcode == 0x00:
        funct = FUNCTION_CODES[mnemonic]
        if mnemonic == "JALR":
            # JALR rs, rd (formato: JALR $rs, $rd)
            if len(operands) != 2:
                raise ValueError("JALR requiere 2 operandos: rs, rd")
            rs = REGS[operands[0]]
            rd = REGS[operands[1]]
            rt = 0  # rt no se usa en JALR
            sa = 0  # sa no se usa en JALR
            instr = (opcode << 26) | (rs << 21) | (rt << 16) | (rd << 11) | (sa << 6) | funct
            print(f"JALR codificado: opcode=0x{opcode:02X}, rs={rs}, rt={rt}, rd={rd}, sa={sa}, funct=0x{funct:02X}")
        else: 
            funct = FUNCTION_CODES[mnemonic]
            rs = REGS[operands[0]]
            rt = REGS[operands[1]]
            rd = REGS[operands[2]]
            sa = 0
        instr = (opcode << 26) | (rs << 21) | (rt << 16) | (rd << 11) | (sa << 6) | funct
        return instr
    
    elif mnemonic in ["J", "JAL"]:
        if len(operands) != 1:
            raise ValueError(f"{mnemonic} requiere 1 operando: direcci√≥n")
        
        # Parsear la direcci√≥n (puede ser decimal, hex, o etiqueta)
        try:
            if operands[0].startswith('0x') or operands[0].startswith('0X'):
                target_addr = int(operands[0], 16)
            else:
                target_addr = int(operands[0])
        except ValueError:
            # Si no es un n√∫mero, asumir que es una etiqueta (por ahora usar 0)
            print(f"Advertencia: Etiqueta '{operands[0]}' no resuelta, usando direcci√≥n 0")
            target_addr = 0
        
        # Verificar rango de direcci√≥n (26 bits = 0 a 67,108,863)
        max_addr = (1 << 26) - 1  # ‚úÖ CAMBIADO: 67,108,863 (26 bits)
        if target_addr < 0 or target_addr > max_addr:
            raise ValueError(f"Direcci√≥n {target_addr} fuera del rango v√°lido (0 - {max_addr})")
        
        # ‚úÖ CAMBIADO: Usar la direcci√≥n directamente, sin dividir por 4
        jump_addr = target_addr & 0x3FFFFFF  # 26 bits
        
        instr = (opcode << 26) | jump_addr
        print(f"{mnemonic} codificado: opcode=0x{opcode:02X}, target_addr={target_addr}, jump_addr=0x{jump_addr:07X}")
        return instr
    elif mnemonic == "JR":
        if len(operands) != 1:
            raise ValueError("JR requiere 1 operando: rs")
        rs = REGS[operands[0]]
        rt = 0  # rt no se usa en JR
        rd = 0  # rd no se usa en JR
        sa = 0  # sa no se usa en JR
        funct = FUNCTION_CODES[mnemonic]  # 0x08
        instr = (opcode << 26) | (rs << 21) | (rt << 16) | (rd << 11) | (sa << 6) | funct
        print(f"JR codificado: opcode=0x{opcode:02X}, rs={rs}, rt={rt}, rd={rd}, sa={sa}, funct=0x{funct:02X}")
        return instr
    # Tipo I
    elif mnemonic in ["LW", "SW", "LB", "LH", "LWU", "LBU", "LHU", "SB", "SH"]:
        # Formato: OP rt, offset(base)
        # Ejemplo: LW $t0, 4($t1)
        rt = REGS[operands[0]]
        offset, base = operands[1].replace(')', '').split('(')
        base = REGS[base]
        imm = int(offset, 0) & 0xFFFF
        instr = (opcode << 26) | (base << 21) | (rt << 16) | imm
        return instr
    elif mnemonic in ["BEQ", "BNE"]:
        # BEQ rs, rt, offset
        rs = REGS[operands[0]]
        rt = REGS[operands[1]]
        imm = int(operands[2], 0) & 0xFFFF
        instr = (opcode << 26) | (rs << 21) | (rt << 16) | imm
        return instr
    elif mnemonic in ["ADDI", "ADDIU", "ANDI", "ORI", "XORI", "SLTI", "SLTIU"]:
        # ADDI rs, rt, imm
        rs = REGS[operands[0]]
        rt = REGS[operands[1]]
        imm = int(operands[2], 0) & 0xFFFF
        instr = (opcode << 26) | (rs << 21) | (rt << 16) | imm
        return instr
    elif mnemonic == "LUI":
        # LUI rt, imm
        rt = REGS[operands[0]]
        imm = int(operands[1], 0) & 0xFFFF
        instr = (opcode << 26) | (0 << 21) | (rt << 16) | imm
        return instr
    else:
        raise ValueError(f"Formato de instrucci√≥n no soportado: {mnemonic}")

def clear_serial_buffers(ser):
    """Limpia los buffers de RX y TX"""
    print("Limpiando buffers UART...")
    ser.reset_input_buffer()
    ser.reset_output_buffer()
    # Leer cualquier dato pendiente
    while ser.in_waiting:
        discarded = ser.read(ser.in_waiting)
        print(f"Descartados {len(discarded)} bytes del buffer RX.")
        time.sleep(0.1)

def receive_bytes(ser, num_bytes, description="datos"):
    """Recibe una cantidad espec√≠fica de bytes con timeout"""
    print(f"Recibiendo {num_bytes} bytes de {description}...")
    data = b''
    bytes_received = 0
    
    while bytes_received < num_bytes:
        remaining = num_bytes - bytes_received
        chunk = ser.read(remaining)
        
        if len(chunk) == 0:
            print(f"TIMEOUT: Solo se recibieron {bytes_received}/{num_bytes} bytes")
            break
            
        data += chunk
        bytes_received += len(chunk)
        print(f"Recibidos {bytes_received}/{num_bytes} bytes...")
    
    if len(data) < num_bytes:
        print(f"Error: datos incompletos de {description}")
        return None
    
    return data

def send_command(ser, cmd):
    """Env√≠a un comando SIN esperar ACK"""
    print(f"Enviando comando: 0x{cmd:02X}")
    ser.write(bytes([cmd]))
    ser.flush()

def send_instruction(ser, instruction):
    """Env√≠a una instrucci√≥n de 32 bits (4 bytes) SIN esperar ACK"""
    instr_bytes = instruction.to_bytes(4, 'big')
    print("Enviando instrucci√≥n (bytes):", [f"0x{b:02X}" for b in instr_bytes])
    
    # Enviar todos los bytes sin esperar ACK
    for b in instr_bytes:
        print(f"Enviando byte: 0x{b:02X}")
        ser.write(bytes([b]))
        ser.flush()  # Forzar env√≠o inmediato
    
    print("Instrucci√≥n enviada completamente.")

def read_single_register(ser, reg_name):
    """Lee un registro espec√≠fico usando READ_REG_CMD"""
    # Verificar que el registro existe
    if reg_name not in REGS:
        print(f"Error: Registro '{reg_name}' no v√°lido")
        print("Registros v√°lidos:", list(REGS.keys()))
        return None
    
    reg_num = REGS[reg_name]
    print(f"Leyendo registro {reg_name} (n√∫mero {reg_num})...")
    
    # Limpiar buffers antes de la operaci√≥n
    clear_serial_buffers(ser)
    
    # Enviar comando READ_REG SIN esperar ACK
    send_command(ser, READ_REG_CMD)
    print("Comando READ_REG enviado.")
    time.sleep(0.1)
    
    # Enviar n√∫mero de registro como byte SIN esperar ACK
    print(f"Enviando n√∫mero de registro: {reg_num} (0x{reg_num:02X})")
    ser.write(bytes([reg_num]))
    ser.flush()
    print("Direcci√≥n de registro enviada.")
    
    # Dar tiempo para que la FPGA procese
    time.sleep(0.1)
    
    # Recibir 4 bytes del valor del registro
    reg_data = receive_bytes(ser, 4, f"registro {reg_name}")
    if reg_data is None:
        return None
    
    # Convertir a valor de 32 bits (big endian)
    reg_value = int.from_bytes(reg_data, 'big')
    
    print(f"\n=== RESULTADO ===")
    print(f"Registro {reg_name}: 0x{reg_value:08X} ({reg_value})")
    print(f"Bytes recibidos: {[f'0x{b:02X}' for b in reg_data]}")
    
    return reg_value

def read_memory_address(ser, mem_addr):
    """Lee una direcci√≥n de memoria espec√≠fica usando READ_MEM_CMD"""
    # Verificar que la direcci√≥n sea m√∫ltiplo de 4
    if mem_addr % 4 != 0:
        print(f"Error: La direcci√≥n {mem_addr} no es m√∫ltiplo de 4")
        return None
    
    # Verificar que la direcci√≥n est√© en el rango v√°lido (0-252)
    if mem_addr < 0 or mem_addr > 252:
        print(f"Error: La direcci√≥n {mem_addr} est√° fuera del rango v√°lido (0-252)")
        return None
    
    print(f"Leyendo direcci√≥n de memoria: {mem_addr} (0x{mem_addr:02X})...")
    
    # Limpiar buffers antes de la operaci√≥n
    clear_serial_buffers(ser)
    
    # Enviar comando READ_MEM SIN esperar ACK
    send_command(ser, READ_MEM_CMD)
    print("Comando READ_MEM enviado.")
    time.sleep(0.1)
    
    # Enviar direcci√≥n de memoria como 1 byte (8 bits) SIN esperar ACK
    mem_addr_byte = mem_addr & 0xFF  # Asegurar que sea solo 8 bits
    print(f"Enviando direcci√≥n: {mem_addr} como byte 0x{mem_addr_byte:02X}")
    ser.write(bytes([mem_addr_byte]))
    ser.flush()
    print("Direcci√≥n de memoria enviada.")
    
    # Dar tiempo para que la FPGA procese
    time.sleep(0.1)
    
    # Recibir 4 bytes del valor de memoria
    mem_data = receive_bytes(ser, 4, f"memoria direcci√≥n {mem_addr}")
    if mem_data is None:
        return None
    
    # Convertir a valor de 32 bits (big endian)
    mem_value = int.from_bytes(mem_data, 'big')
    
    print(f"\n=== RESULTADO ===")
    print(f"Memoria[{mem_addr}]: 0x{mem_value:08X} ({mem_value})")
    print(f"Bytes recibidos: {[f'0x{b:02X}' for b in mem_data]}")
    
    return mem_value

def read_single_latch(ser, latch_number, latch_name, expected_bytes):
    """Lee un latch espec√≠fico usando READ_LATCH_CMD + n√∫mero de latch"""
    print(f"Leyendo latch {latch_name} (n√∫mero {latch_number})...")
    
    # Limpiar buffers antes de la operaci√≥n
    clear_serial_buffers(ser)
    
    # Enviar comando READ_LATCH SIN esperar ACK
    send_command(ser, READ_LATCH_CMD)
    print("Comando READ_LATCH enviado.")
    time.sleep(0.5)
    
    # Enviar n√∫mero de latch como byte SIN esperar ACK
    latch_num = int(latch_number) # Convertir "1"-"4" a 0-3
    print(f"Enviando n√∫mero de latch: {latch_num} (0x{latch_num:02X})")
    ser.write(bytes([latch_num]))
    ser.flush()
    print("N√∫mero de latch enviado.")
    
    # Dar tiempo para que la FPGA procese
    time.sleep(0.5)
    
    # Recibir bytes esperados
    latch_data = receive_bytes(ser, expected_bytes, f"{latch_name} completo")
    if latch_data is None:
        print(f"Error: No se pudieron recibir los datos del latch {latch_name}")
        return None
    
    print(f"Latch {latch_name} recibido exitosamente ({len(latch_data)} bytes)")
    print(f"Datos RAW: {[f'0x{b:02X}' for b in latch_data[:16]]}{'...' if len(latch_data) > 16 else ''}")
    
    return latch_data

def decode_if_id_latch(data):
    """Decodifica el latch IF/ID"""
    if len(data) < 8:
        print(f"Error: Datos insuficientes para IF/ID. Recibidos: {len(data)} bytes, esperados: 8")
        return None
    
    # assign if_id_latch_data = {i_if_id_pc_plus_4,        // 32 bits [63:32]
    #                             i_if_id_instruction};    // 32 bits [31:0]
    packed_data = int.from_bytes(data, 'big')

    return {
        'pc_plus_4': (packed_data >> 32) & 0xFFFFFFFF,
        'instruction': (packed_data >> 0) & 0xFFFFFFFF
    }

def decode_id_ex_latch_packed(data):
    """Decodifica el latch ID/EX con empaquetado actualizado seg√∫n debug_unit.v"""
    if len(data) < 21:  # ‚úÖ ACTUALIZADO: 21 bytes (168 bits)
        print(f"Error: Datos insuficientes para ID/EX. Recibidos: {len(data)} bytes, esperados: 21")
        return None
    
    # Convertir a entero grande (big endian) - 21 bytes = 168 bits
    packed_data = int.from_bytes(data, 'big')
    
    # ‚úÖ EXTRAER CAMPOS seg√∫n el empaquetado actualizado del debug_unit.v:
    # assign idex_latch_data = {i_id_ex_data_1,                // 32 bits [167:136]
    #                           i_id_ex_data_2,                // 32 bits [135:104]  
    #                           i_id_ex_rs,                    // 5 bits  [103:99]
    #                           i_id_ex_rt,                    // 5 bits  [98:94]
    #                           i_id_ex_rd,                    // 5 bits  [93:89]
    #                           i_id_ex_function_code,         // 6 bits  [88:83]
    #                           i_id_ex_extended_beq_offset,   // 32 bits [82:51]
    #                           i_id_ex_reg_dest,              // 1 bit   [50:50]
    #                           i_id_ex_mem_read,              // 1 bit   [49:49]
    #                           i_id_ex_mem_write,             // 1 bit   [48:48]
    #                           i_id_ex_reg_write,             // 1 bit   [47:47]
    #                           i_id_ex_alu_src,               // 1 bit   [46:46]
    #                           i_id_ex_mem_to_reg,            // 1 bit   [45:45]
    #                           i_id_ex_alu_op,                // 4 bits  [44:41]
    #                           i_id_ex_bhw_type,              // 3 bits  [40:38]
    #                           i_id_ex_isJal,                 // 1 bit   [37:37]
    #                           i_id_ex_jalSel,                // 1 bit   [36:36]
    #                           i_id_ex_pc_plus_8,             // 32 bits [35:4]
    #                           4'b0};                         // 4 bits  [3:0] padding
    
    data_1 = (packed_data >> 136) & 0xFFFFFFFF        # bits 167:136 (32 bits)
    data_2 = (packed_data >> 104) & 0xFFFFFFFF        # bits 135:104 (32 bits)
    rs = (packed_data >> 99) & 0x1F                   # bits 103:99  (5 bits)
    rt = (packed_data >> 94) & 0x1F                   # bits 98:94   (5 bits)
    rd = (packed_data >> 89) & 0x1F                   # bits 93:89   (5 bits)
    function_code = (packed_data >> 83) & 0x3F        # bits 88:83   (6 bits)
    beq_offset = (packed_data >> 51) & 0xFFFFFFFF     # bits 82:51   (32 bits)
    reg_dest = (packed_data >> 50) & 0x1              # bit  50      (1 bit)
    mem_read = (packed_data >> 49) & 0x1              # bit  49      (1 bit)
    mem_write = (packed_data >> 48) & 0x1             # bit  48      (1 bit)
    reg_write = (packed_data >> 47) & 0x1             # bit  47      (1 bit)
    alu_src = (packed_data >> 46) & 0x1               # bit  46      (1 bit)
    mem_to_reg = (packed_data >> 45) & 0x1            # bit  45      (1 bit)
    alu_op = (packed_data >> 41) & 0xF                # bits 44:41   (4 bits)
    bhw_type = (packed_data >> 38) & 0x7              # bits 40:38   (3 bits)
    isJal = (packed_data >> 37) & 0x1                 # bit  37      (1 bit) ‚úÖ NUEVO
    jalSel = (packed_data >> 36) & 0x1                # bit  36      (1 bit) ‚úÖ NUEVO
    pc_plus_8 = (packed_data >> 4) & 0xFFFFFFFF       # bits 35:4    (32 bits) ‚úÖ NUEVO
    padding = packed_data & 0xF                       # bits 3:0     (4 bits) padding
    
    return {
        'data_1': data_1,
        'data_2': data_2,
        'rs': rs,
        'rt': rt,
        'rd': rd,
        'function_code': function_code,
        'beq_offset': beq_offset,
        'reg_dest': reg_dest,
        'mem_read': mem_read,
        'mem_write': mem_write,
        'reg_write': reg_write,
        'alu_src': alu_src,
        'mem_to_reg': mem_to_reg,
        'alu_op': alu_op,
        'bhw_type': bhw_type,
        'isJal': isJal,           # ‚úÖ NUEVO
        'jalSel': jalSel,         # ‚úÖ NUEVO
        'pc_plus_8': pc_plus_8,   # ‚úÖ NUEVO
        'padding': padding
    }

def decode_ex_m_latch_packed(data):
    """Decodifica el latch EX/M con empaquetado actualizado seg√∫n debug_unit.v"""
    if len(data) < 14:  # ‚úÖ ACTUALIZADO: 14 bytes (112 bits)
        print(f"Error: Datos insuficientes para EX/M. Recibidos: {len(data)} bytes, esperados: 14")
        return None
    
    # Convertir a entero grande (big endian) - 14 bytes = 112 bits
    packed_data = int.from_bytes(data, 'big')
    
    # ‚úÖ EXTRAER CAMPOS seg√∫n el empaquetado actualizado del debug_unit.v:
    # assign exm_latch_data = {i_ex_m_rd,           // 5 bits  [111:107]
    #                          i_ex_m_alu_result,   // 32 bits [106:75]
    #                          i_ex_m_write_data,   // 32 bits [74:43]
    #                          i_ex_m_mem_read,     // 1 bit   [42:42]
    #                          i_ex_m_mem_write,    // 1 bit   [41:41]
    #                          i_ex_m_reg_write,    // 1 bit   [40:40]
    #                          i_ex_m_mem_to_reg,   // 1 bit   [39:39]
    #                          i_ex_m_bhw_type,     // 3 bits  [38:36]
    #                          i_ex_m_isJal,        // 1 bit   [35:35]
    #                          i_ex_m_pc_plus_8,    // 32 bits [34:3]
    #                          3'b0};               // 3 bits  [2:0] padding
    
    rd = (packed_data >> 107) & 0x1F                  # bits 111:107 (5 bits)
    alu_result = (packed_data >> 75) & 0xFFFFFFFF     # bits 106:75  (32 bits)
    write_data = (packed_data >> 43) & 0xFFFFFFFF     # bits 74:43   (32 bits)
    mem_read = (packed_data >> 42) & 0x1              # bit  42      (1 bit)
    mem_write = (packed_data >> 41) & 0x1             # bit  41      (1 bit)
    reg_write = (packed_data >> 40) & 0x1             # bit  40      (1 bit)
    mem_to_reg = (packed_data >> 39) & 0x1            # bit  39      (1 bit)
    bhw_type = (packed_data >> 36) & 0x7              # bits 38:36   (3 bits)
    isJal = (packed_data >> 35) & 0x1                 # bit  35      (1 bit) ‚úÖ NUEVO
    pc_plus_8 = (packed_data >> 3) & 0xFFFFFFFF       # bits 34:3    (32 bits) ‚úÖ NUEVO
    padding = packed_data & 0x7                       # bits 2:0     (3 bits) padding
    
    return {
        'write_reg': rd,
        'alu_result': alu_result,
        'write_data': write_data,
        'mem_read': mem_read,
        'mem_write': mem_write,
        'reg_write': reg_write,
        'mem_to_reg': mem_to_reg,
        'bhw_type': bhw_type,
        'isJal': isJal,           # ‚úÖ NUEVO
        'pc_plus_8': pc_plus_8,   # ‚úÖ NUEVO
        'padding': padding
    }

def decode_m_wb_latch_packed(data):
    """Decodifica el latch M/WB con empaquetado actualizado seg√∫n debug_unit.v"""
    if len(data) < 13:  # ‚úÖ ACTUALIZADO: 13 bytes (104 bits)
        print(f"Error: Datos insuficientes para M/WB. Recibidos: {len(data)} bytes, esperados: 13")
        return None
    
    # Convertir a entero grande (big endian) - 13 bytes = 104 bits
    packed_data = int.from_bytes(data, 'big')
    
    # ‚úÖ EXTRAER CAMPOS seg√∫n el empaquetado actualizado del debug_unit.v:
    # assign mwb_latch_data = {i_m_wb_rd,           // 5 bits  [103:99]
    #                          i_m_wb_alu_result,   // 32 bits [98:67]
    #                          i_m_wb_read_data,    // 32 bits [66:35]
    #                          i_m_wb_reg_write,    // 1 bit   [34:34]
    #                          i_m_wb_mem_to_reg,   // 1 bit   [33:33]
    #                          i_m_wb_isJal,        // 1 bit   [32:32]
    #                          i_m_wb_pc_plus_8};   // 32 bits [31:0]
    
    rd = (packed_data >> 99) & 0x1F                   # bits 103:99  (5 bits)
    alu_result = (packed_data >> 67) & 0xFFFFFFFF     # bits 98:67   (32 bits)
    read_data = (packed_data >> 35) & 0xFFFFFFFF      # bits 66:35   (32 bits)
    reg_write = (packed_data >> 34) & 0x1             # bit  34      (1 bit)
    mem_to_reg = (packed_data >> 33) & 0x1            # bit  33      (1 bit) ‚úÖ NUEVO
    isJal = (packed_data >> 32) & 0x1                 # bit  32      (1 bit) ‚úÖ NUEVO
    pc_plus_8 = packed_data & 0xFFFFFFFF              # bits 31:0    (32 bits) ‚úÖ NUEVO
    
    return {
        'rd': rd,
        'alu_result': alu_result,
        'read_data': read_data,
        'reg_write': reg_write,
        'mem_to_reg': mem_to_reg, # ‚úÖ NUEVO
        'isJal': isJal,           # ‚úÖ NUEVO
        'pc_plus_8': pc_plus_8    # ‚úÖ NUEVO
    }

def display_latches(latches):
    """Muestra los latches de manera organizada con todas las se√±ales"""
    print("\n" + "="*80)
    print("=== CONTENIDO COMPLETO DE LOS LATCHES DEL PIPELINE ===")
    print("="*80)
    
    # IF/ID
    if 'if_id' in latches:
        if_id = latches['if_id']
        print(f"\nüìç REGISTRO IF/ID:")
        print(f"  PC+4: 0x{if_id['pc_plus_4']:08X} ({if_id['pc_plus_4']})")
        print(f"  Instruction: 0x{if_id['instruction']:08X}")
        
        # Decodificar instrucci√≥n b√°sica
        opcode = (if_id['instruction'] >> 26) & 0x3F
        print(f"  Opcode: 0x{opcode:02X} ({opcode:06b})")
        if 'if_id_raw' in latches:
            print(f"  RAW Bytes: {[f'0x{b:02X}' for b in latches['if_id_raw']]}")
    
    # ID/EX
    if 'id_ex' in latches:
        id_ex = latches['id_ex']
        print(f"\nüìç REGISTRO ID/EX:")
        print(f"  üîπ Datos de Registros:")
        print(f"    Data 1 (RS): 0x{id_ex['data_1']:08X} ({id_ex['data_1']})")
        print(f"    Data 2 (RT): 0x{id_ex['data_2']:08X} ({id_ex['data_2']})")
        print(f"  üîπ Direcciones de Registros:")
        print(f"    RS: {id_ex['rs']:2d}, RT: {id_ex['rt']:2d}, RD: {id_ex['rd']:2d}")
        print(f"  üîπ Informaci√≥n de Instrucci√≥n:")
        print(f"    Function Code: 0x{id_ex['function_code']:02X}")
        print(f"    BEQ Offset: 0x{id_ex['beq_offset']:08X}")
        print(f"  üîπ Se√±ales de Control ALU:")
        print(f"    REG DEST: {id_ex['reg_dest']}, ALU SRC: {id_ex['alu_src']}")
        print(f"    ALU OP: 0x{id_ex['alu_op']:X} ({id_ex['alu_op']:04b})")
        print(f"  üîπ Se√±ales de Control Memoria:")
        print(f"    MEM Read: {id_ex['mem_read']}, MEM Write: {id_ex['mem_write']}")
        print(f"    MEM to REG: {id_ex['mem_to_reg']}, BHW Type: {id_ex['bhw_type']}")
        print(f"  üîπ Se√±ales de Control Registro:")
        print(f"    REG Write: {id_ex['reg_write']}")
        print(f"  üîπ Se√±ales de Salto (JAL/JALR): ")
        print(f"    isJal: {id_ex['isJal']}, jalSel: {id_ex['jalSel']}")
        print(f"    PC+8: 0x{id_ex['pc_plus_8']:08X}")
        print(f"  üîπ Debug:")
        print(f"    Padding: 0x{id_ex['padding']:X}")
        if 'id_ex_raw' in latches:
            print(f"  RAW Bytes: {[f'0x{b:02X}' for b in latches['id_ex_raw'][:8]]}...+{len(latches['id_ex_raw'])-8}")
    
    # EX/M  
    if 'ex_m' in latches:
        ex_m = latches['ex_m']
        print(f"\nüìç REGISTRO EX/M:")
        print(f"  üîπ Resultados de Ejecuci√≥n:")
        print(f"    Write REG (RD): {ex_m['write_reg']:2d}")
        print(f"    ALU Result: 0x{ex_m['alu_result']:08X} ({ex_m['alu_result']})")
        print(f"    Write Data: 0x{ex_m['write_data']:08X}")
        print(f"  üîπ Se√±ales de Control Memoria:")
        print(f"    MEM Read: {ex_m['mem_read']}, MEM Write: {ex_m['mem_write']}")
        print(f"    MEM to REG: {ex_m['mem_to_reg']}, BHW Type: {ex_m['bhw_type']}")
        print(f"  üîπ Se√±ales de Control Registro:")
        print(f"    REG Write: {ex_m['reg_write']}")
        print(f"  üîπ Se√±ales de Salto JAL: ")
        print(f"    isJal: {ex_m['isJal']}")
        print(f"    PC+8: 0x{ex_m['pc_plus_8']:08X}")
        print(f"  üîπ Debug:")
        print(f"    Padding: 0x{ex_m['padding']:X}")
        if 'ex_m_raw' in latches:
            print(f"  RAW Bytes: {[f'0x{b:02X}' for b in latches['ex_m_raw'][:8]]}...+{len(latches['ex_m_raw'])-8}")
    
    # M/WB
    if 'm_wb' in latches:
        m_wb = latches['m_wb']
        print(f"\nüìç REGISTRO M/WB:")
        print(f"  üîπ Datos para Writeback:")
        print(f"    RD: {m_wb['rd']:2d}")
        print(f"    ALU Result: 0x{m_wb['alu_result']:08X} ({m_wb['alu_result']})")
        print(f"    Read Data: 0x{m_wb['read_data']:08X} ({m_wb['read_data']})")
        print(f"  üîπ Se√±ales de Control:")
        print(f"    REG Write: {m_wb['reg_write']}")
        print(f"    MEM to REG: {m_wb['mem_to_reg']} ")
        print(f"  üîπ Se√±ales de Salto JAL: ")
        print(f"    isJal: {m_wb['isJal']}")
        print(f"    PC+8: 0x{m_wb['pc_plus_8']:08X}")
        if 'm_wb_raw' in latches:
            print(f"  RAW Bytes: {[f'0x{b:02X}' for b in latches['m_wb_raw']]}")
    
    print("\n" + "="*80)


def main():
    try:
        ser = serial.Serial(
            port=SERIAL_PORT,
            baudrate=BAUD_RATE,
            bytesize=BYTESIZE,
            stopbits=STOPBITS,
            parity=PARITY,
            timeout=1  # Timeout de 1 segundo
        )
    except Exception as e:
        print(f"Error al abrir el puerto serial: {e}")
        return
    
    print("Puerto serie {} abierto a {} bauds.".format(SERIAL_PORT, BAUD_RATE))
    
    # Limpiar buffers al inicio
    clear_serial_buffers(ser)

    while True:
        print("\n=== MEN√ö PRINCIPAL ===")
        accion = input("¬øQu√© desea hacer? (1: Cargar instrucciones, 2: Ejecutar programa, 3: Leer registro, 4: Leer memoria, 5: Leer latch, 6: Avanzar un paso, 7: Reiniciar, 8: Salir): ")

        if accion == "1":
            # Limpiar buffers antes de cargar instrucciones
            clear_serial_buffers(ser)
            
            # Enviar comando LOAD_INSTRUCTION SIN esperar ACK
            send_command(ser, LOAD_INSTRUCTION_CMD)
            print("Comando LOAD_INSTRUCTION enviado.")
            
            while True:
                instr_str = input("Ingrese instrucci√≥n (ej: ADD $v0 $v1 $a0, HALT para terminar): ")
                if instr_str.strip().upper() == "HALT":
                    try:
                        send_instruction(ser, (0x3F << 26) | (0 << 21) | (0 << 16) | 0)
                        print("HALT enviado.")
                        break
                    except Exception as e:
                        print(f"Error enviando HALT: {e}")
                        break
                try:
                    mnemonic, operands = parse_instruction(instr_str)
                    instr_bin = encode_instruction(mnemonic, operands)
                    print(f"Instrucci√≥n binaria: {instr_bin:032b}")
                    send_instruction(ser, instr_bin)
                except Exception as e:
                    print("Error:", e)
                    
        elif accion == "2":
            # Limpiar buffers antes de ejecutar
            clear_serial_buffers(ser)
            
            # Enviar comando RUN SIN esperar ACK
            send_command(ser, RUN_CMD)
            print("Comando RUN enviado.")
            print("El programa MIPS est√° ejecut√°ndose...")
            print("Cuando termine la ejecuci√≥n, use la opci√≥n 3 para leer registros individuales.")
                
        elif accion == "3":
            # Leer registro espec√≠fico
            print("\n=== LEER REGISTRO ESPEC√çFICO ===")
            print("Registros disponibles:")
            reg_names = list(REGS.keys())
            for i, reg in enumerate(reg_names):
                print(f"{reg:>6}", end="")
                if (i + 1) % 8 == 0:  # 8 registros por l√≠nea
                    print()
            print()  # Nueva l√≠nea final
            
            reg_name = input("Ingrese el nombre del registro (ej: $v0, $t1, etc.): ").strip()
            
            # Agregar $ si no lo tiene
            if not reg_name.startswith('$'):
                reg_name = '$' + reg_name
            
            try:
                read_single_register(ser, reg_name)
            except Exception as e:
                print(f"Error leyendo registro: {e}")
                clear_serial_buffers(ser)

        elif accion == "4":
            # Leer memoria espec√≠fica
            print("\n=== LEER MEMORIA DE DATOS ===")
            print("Direcciones v√°lidas desde 0 hasta 252 (m√∫ltiplos de 4)")
            
            addr_str = input("Ingrese direcci√≥n de memoria (decimal o 0xHEX): ").strip()
            
            try:
                # Permitir entrada en decimal o hexadecimal
                if addr_str.startswith('0x') or addr_str.startswith('0X'):
                    mem_addr = int(addr_str, 16)
                else:
                    mem_addr = int(addr_str)
                
                read_memory_address(ser, mem_addr)
            except ValueError:
                print("Error: Ingrese un n√∫mero v√°lido (decimal o 0xHEX)")
            except Exception as e:
                print(f"Error leyendo memoria: {e}")
                clear_serial_buffers(ser)
        
        elif accion == "5":
            print("\n=== LEER LATCH ESPEC√çFICO ===")
            print("1: IF/ID (8 bytes)")
            print("2: ID/EX (21 bytes)")   
            print("3: EX/M (14 bytes)")      
            print("4: M/WB (13 bytes)")     

            latch_choice = input("Seleccione latch (1-4): ")

            try:
                if latch_choice == "1":
                    # IF/ID: usar el n√∫mero de latch directamente
                    data = read_single_latch(ser, READ_IFID_LATCH_CMD, "IF/ID", 8)
                    if data:
                        decoded = decode_if_id_latch(data)
                        if decoded:
                            latches = {'if_id': decoded, 'if_id_raw': data}
                            display_latches(latches)
                elif latch_choice == "2":
                    data = read_single_latch(ser, READ_IDEX_LATCH_CMD, "ID/EX", 21)  
                    if data:
                        decoded = decode_id_ex_latch_packed(data)  # ‚úÖ NUEVA funci√≥n
                        if decoded:
                            latches = {'id_ex': decoded, 'id_ex_raw': data}
                            display_latches(latches)
                elif latch_choice == "3":
                    data = read_single_latch(ser, READ_EXM_LATCH_CMD, "EX/M", 14)  
                    if data:
                        decoded = decode_ex_m_latch_packed(data)  # ‚úÖ NUEVA funci√≥n
                        if decoded:
                            latches = {'ex_m': decoded, 'ex_m_raw': data}
                            display_latches(latches)
                elif latch_choice == "4":
                    data = read_single_latch(ser, READ_MWB_LATCH_CMD, "M/WB", 13)  
                    if data:
                        decoded = decode_m_wb_latch_packed(data)  # ‚úÖ NUEVA funci√≥n
                        if decoded:
                            latches = {'m_wb': decoded, 'm_wb_raw': data}
                            display_latches(latches)
                        else:
                            print("Opci√≥n no v√°lida")
            except Exception as e:
                print(f"Error leyendo latch espec√≠fico: {e}")
                clear_serial_buffers(ser)
        
        elif accion == "6":
            # Avanzar un paso (STEP)
            print("\n=== AVANZAR UN PASO ===")
            clear_serial_buffers(ser)
            send_command(ser, STEP_CMD)
            print("Comando STEP enviado para avanzar un paso.")
        
        elif accion == "7":
            # Reset
            clear_serial_buffers(ser)
            send_command(ser, RESET_CMD)
            print("Comando RESET enviado.")
            time.sleep(0.5)
            clear_serial_buffers(ser)
            
        elif accion == "8":
            print("Saliendo del programa.")
            break
        else:
            print("Opci√≥n no v√°lida.")

    ser.close()
    print("UART cerrado.")

if __name__ == "__main__":
    main()