// Seed: 2967946389
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6
    , id_15,
    input uwire id_7,
    output uwire id_8,
    output tri0 id_9,
    output supply0 id_10,
    input wand id_11,
    input wire id_12,
    output supply0 id_13
);
  wire id_16;
  wire id_17;
  wire id_18;
  module_0(
      id_16, id_17, id_18
  );
endmodule
