$date
	Wed May 14 06:40:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder3x8_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " enable $end
$var reg 3 # in [2:0] $end
$scope module dut $end
$var wire 1 $ enable $end
$var wire 3 % in [2:0] $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
1$
bx #
1"
b0 !
$end
#10
b1 &
b1 !
b0 #
b0 %
#20
b10 &
b10 !
b1 #
b1 %
#30
b100 &
b100 !
b10 #
b10 %
#40
b1000 &
b1000 !
b11 #
b11 %
#50
b10000 &
b10000 !
b100 #
b100 %
#60
b100000 &
b100000 !
b101 #
b101 %
#70
b1000000 &
b1000000 !
b110 #
b110 %
#80
b10000000 &
b10000000 !
b111 #
b111 %
#90
