\hypertarget{group___i2_c__dual__addressing__mode}{}\section{I2C dual addressing mode}
\label{group___i2_c__dual__addressing__mode}\index{I2\+C dual addressing mode@{I2\+C dual addressing mode}}
Diagram współpracy dla I2C dual addressing mode\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___i2_c__dual__addressing__mode}
\end{center}
\end{figure}
\subsection*{Definicje}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___i2_c__dual__addressing__mode_gacb8f4a1fd543e5ef2c9e7711fc9b5a67}{I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define \hyperlink{group___i2_c__dual__addressing__mode_gae33ff5305d9f38d857cff1774f481fab}{I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}~\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+E\+N\+D\+U\+AL}
\end{DoxyCompactItemize}


\subsection{Opis szczegółowy}


\subsection{Dokumentacja definicji}
\mbox{\Hypertarget{group___i2_c__dual__addressing__mode_gacb8f4a1fd543e5ef2c9e7711fc9b5a67}\label{group___i2_c__dual__addressing__mode_gacb8f4a1fd543e5ef2c9e7711fc9b5a67}} 
\index{I2\+C dual addressing mode@{I2\+C dual addressing mode}!I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE@{I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE@{I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}!I2\+C dual addressing mode@{I2\+C dual addressing mode}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}{I2C\_DUALADDRESS\_DISABLE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE~0x00000000U}



Definicja w linii 304 pliku stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

\mbox{\Hypertarget{group___i2_c__dual__addressing__mode_gae33ff5305d9f38d857cff1774f481fab}\label{group___i2_c__dual__addressing__mode_gae33ff5305d9f38d857cff1774f481fab}} 
\index{I2\+C dual addressing mode@{I2\+C dual addressing mode}!I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE@{I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}}
\index{I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE@{I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}!I2\+C dual addressing mode@{I2\+C dual addressing mode}}
\subsubsection{\texorpdfstring{I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}{I2C\_DUALADDRESS\_ENABLE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE~\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+O\+A\+R2\+\_\+\+E\+N\+D\+U\+AL}}



Definicja w linii 305 pliku stm32f4xx\+\_\+hal\+\_\+i2c.\+h.

