Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 31 15:39:58 2018
| Host         : DESKTOP-CL37U4I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_Arty_RGB_RTL_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_Arty_RGB_RTL_0_0 (ibeo.as:user:Arty_RGB_RTL:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 31 15:39:49 2018
| Host         : DESKTOP-CL37U4I running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_Arty_RGB_RTL_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_Arty_RGB_RTL_0_0 (ibeo.as:user:Arty_RGB_RTL:1.0) from (Rev. 1) to (Rev. 2)

