# 1 "arch/arm64/boot/dts/arm/juno-scmi.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/arm/juno-scmi.dts"
# 1 "arch/arm64/boot/dts/arm/juno.dts" 1
# 9 "arch/arm64/boot/dts/arm/juno.dts"
/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "arch/arm64/boot/dts/arm/juno.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/arm/coresight-cti-dt.h" 1
# 13 "arch/arm64/boot/dts/arm/juno.dts" 2
# 1 "arch/arm64/boot/dts/arm/juno-base.dtsi" 1

# 1 "arch/arm64/boot/dts/arm/juno-clocks.dtsi" 1
# 9 "arch/arm64/boot/dts/arm/juno-clocks.dtsi"
/ {

 soc_uartclk: refclk7372800hz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <7372800>;
  clock-output-names = "juno:uartclk";
 };

 soc_usb48mhz: clk48mhz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <48000000>;
  clock-output-names = "clk48mhz";
 };

 soc_smc50mhz: clk50mhz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <50000000>;
  clock-output-names = "smc_clk";
 };

 soc_refclk100mhz: refclk100mhz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
  clock-output-names = "apb_pclk";
 };

 soc_faxiclk: refclk400mhz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <400000000>;
  clock-output-names = "faxi_clk";
 };
};
# 3 "arch/arm64/boot/dts/arm/juno-base.dtsi" 2
# 1 "arch/arm64/boot/dts/arm/juno-motherboard.dtsi" 1
# 10 "arch/arm64/boot/dts/arm/juno-motherboard.dtsi"
/ {
 mb_clk24mhz: clk24mhz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "juno_mb:clk24mhz";
 };

 mb_clk25mhz: clk25mhz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <25000000>;
  clock-output-names = "juno_mb:clk25mhz";
 };

 v2m_refclk1mhz: refclk1mhz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <1000000>;
  clock-output-names = "juno_mb:refclk1mhz";
 };

 v2m_refclk32khz: refclk32khz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "juno_mb:refclk32khz";
 };

 mb_fixed_3v3: mcc-sb-3v3 {
  compatible = "regulator-fixed";
  regulator-name = "MCC_SB_3V3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
 };

 gpio-keys {
  compatible = "gpio-keys";

  power-button {
   debounce-interval = <50>;
   wakeup-source;
   linux,code = <116>;
   label = "POWER";
   gpios = <&iofpga_gpio0 0 0x4>;
  };
  home-button {
   debounce-interval = <50>;
   wakeup-source;
   linux,code = <102>;
   label = "HOME";
   gpios = <&iofpga_gpio0 1 0x4>;
  };
  rlock-button {
   debounce-interval = <50>;
   wakeup-source;
   linux,code = <152>;
   label = "RLOCK";
   gpios = <&iofpga_gpio0 2 0x4>;
  };
  vol-up-button {
   debounce-interval = <50>;
   wakeup-source;
   linux,code = <115>;
   label = "VOL+";
   gpios = <&iofpga_gpio0 3 0x4>;
  };
  vol-down-button {
   debounce-interval = <50>;
   wakeup-source;
   linux,code = <114>;
   label = "VOL-";
   gpios = <&iofpga_gpio0 4 0x4>;
  };
  nmi-button {
   debounce-interval = <50>;
   wakeup-source;
   linux,code = <99>;
   label = "NMI";
   gpios = <&iofpga_gpio0 5 0x4>;
  };
 };

 bus@8000000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges = <0 0x8000000 0 0x8000000 0x18000000>;

  motherboard-bus@8000000 {
   compatible = "arm,vexpress,v2p-p1", "simple-bus";
   #address-cells = <2>;
   #size-cells = <1>;
   ranges = <0 0 0 0x08000000 0x04000000>,
     <1 0 0 0x14000000 0x04000000>,
     <2 0 0 0x18000000 0x04000000>,
     <3 0 0 0x1c000000 0x04000000>,
     <4 0 0 0x0c000000 0x04000000>,
     <5 0 0 0x10000000 0x04000000>;
   arm,hbi = <0x252>;
   arm,vexpress,site = <0>;

   flash@0 {

    compatible = "arm,vexpress-flash", "cfi-flash";
    reg = <0 0x00000000 0x04000000>;
    bank-width = <4>;






    status = "disabled";
    partitions {
     compatible = "arm,arm-firmware-suite";
    };
   };

   ethernet@200000000 {
    compatible = "smsc,lan9118", "smsc,lan9115";
    reg = <2 0x00000000 0x10000>;
    interrupts = <3>;
    phy-mode = "mii";
    reg-io-width = <4>;
    smsc,irq-active-high;
    smsc,irq-push-pull;
    clocks = <&mb_clk25mhz>;
    vdd33a-supply = <&mb_fixed_3v3>;
    vddvario-supply = <&mb_fixed_3v3>;
   };

   iofpga-bus@300000000 {
    compatible = "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 3 0 0x200000>;

    v2m_sysctl: sysctl@20000 {
     compatible = "arm,sp810", "arm,primecell";
     reg = <0x020000 0x1000>;
     clocks = <&v2m_refclk32khz>, <&v2m_refclk1mhz>, <&mb_clk24mhz>;
     clock-names = "refclk", "timclk", "apb_pclk";
     #clock-cells = <1>;
     clock-output-names = "timerclken0", "timerclken1", "timerclken2", "timerclken3";
     assigned-clocks = <&v2m_sysctl 0>, <&v2m_sysctl 1>, <&v2m_sysctl 3>, <&v2m_sysctl 3>;
     assigned-clock-parents = <&v2m_refclk1mhz>, <&v2m_refclk1mhz>, <&v2m_refclk1mhz>, <&v2m_refclk1mhz>;
    };

    apbregs@10000 {
     compatible = "syscon", "simple-mfd";
     reg = <0x010000 0x1000>;
     ranges = <0x0 0x10000 0x1000>;
     #address-cells = <1>;
     #size-cells = <1>;

     led@8,0 {
      compatible = "register-bit-led";
      reg = <0x08 0x04>;
      offset = <0x08>;
      mask = <0x01>;
      label = "vexpress:0";
      linux,default-trigger = "heartbeat";
      default-state = "on";
     };
     led@8,1 {
      compatible = "register-bit-led";
      reg = <0x08 0x04>;
      offset = <0x08>;
      mask = <0x02>;
      label = "vexpress:1";
      linux,default-trigger = "mmc0";
      default-state = "off";
     };
     led@8,2 {
      compatible = "register-bit-led";
      reg = <0x08 0x04>;
      offset = <0x08>;
      mask = <0x04>;
      label = "vexpress:2";
      linux,default-trigger = "cpu0";
      default-state = "off";
     };
     led@8,3 {
      compatible = "register-bit-led";
      reg = <0x08 0x04>;
      offset = <0x08>;
      mask = <0x08>;
      label = "vexpress:3";
      linux,default-trigger = "cpu1";
      default-state = "off";
     };
     led@8,4 {
      compatible = "register-bit-led";
      reg = <0x08 0x04>;
      offset = <0x08>;
      mask = <0x10>;
      label = "vexpress:4";
      linux,default-trigger = "cpu2";
      default-state = "off";
     };
     led@8,5 {
      compatible = "register-bit-led";
      reg = <0x08 0x04>;
      offset = <0x08>;
      mask = <0x20>;
      label = "vexpress:5";
      linux,default-trigger = "cpu3";
      default-state = "off";
     };
     led@8,6 {
      compatible = "register-bit-led";
      reg = <0x08 0x04>;
      offset = <0x08>;
      mask = <0x40>;
      label = "vexpress:6";
      default-state = "off";
     };
     led@8,7 {
      compatible = "register-bit-led";
      reg = <0x08 0x04>;
      offset = <0x08>;
      mask = <0x80>;
      label = "vexpress:7";
      default-state = "off";
     };
    };

    mmc@50000 {
     compatible = "arm,pl180", "arm,primecell";
     reg = <0x050000 0x1000>;
     interrupts = <5>;


     max-frequency = <12000000>;
     vmmc-supply = <&mb_fixed_3v3>;
     clocks = <&mb_clk24mhz>, <&soc_smc50mhz>;
     clock-names = "mclk", "apb_pclk";
    };

    kmi@60000 {
     compatible = "arm,pl050", "arm,primecell";
     reg = <0x060000 0x1000>;
     interrupts = <8>;
     clocks = <&mb_clk24mhz>, <&soc_smc50mhz>;
     clock-names = "KMIREFCLK", "apb_pclk";
    };

    kmi@70000 {
     compatible = "arm,pl050", "arm,primecell";
     reg = <0x070000 0x1000>;
     interrupts = <8>;
     clocks = <&mb_clk24mhz>, <&soc_smc50mhz>;
     clock-names = "KMIREFCLK", "apb_pclk";
    };

    watchdog@f0000 {
     compatible = "arm,sp805", "arm,primecell";
     reg = <0x0f0000 0x10000>;
     interrupts = <7>;
     clocks = <&mb_clk24mhz>, <&soc_smc50mhz>;
     clock-names = "wdog_clk", "apb_pclk";
    };

    v2m_timer01: timer@110000 {
     compatible = "arm,sp804", "arm,primecell";
     reg = <0x110000 0x10000>;
     interrupts = <9>;
     clocks = <&v2m_sysctl 0>, <&v2m_sysctl 1>, <&mb_clk24mhz>;
     clock-names = "timclken1", "timclken2", "apb_pclk";
    };

    v2m_timer23: timer@120000 {
     compatible = "arm,sp804", "arm,primecell";
     reg = <0x120000 0x10000>;
     interrupts = <9>;
     clocks = <&v2m_sysctl 2>, <&v2m_sysctl 3>, <&mb_clk24mhz>;
     clock-names = "timclken1", "timclken2", "apb_pclk";
    };

    rtc@170000 {
     compatible = "arm,pl031", "arm,primecell";
     reg = <0x170000 0x10000>;
     interrupts = <0>;
     clocks = <&soc_smc50mhz>;
     clock-names = "apb_pclk";
    };

    iofpga_gpio0: gpio@1d0000 {
     compatible = "arm,pl061", "arm,primecell";
     reg = <0x1d0000 0x1000>;
     interrupts = <6>;
     clocks = <&soc_smc50mhz>;
     clock-names = "apb_pclk";
     gpio-controller;
     #gpio-cells = <2>;
     interrupt-controller;
     #interrupt-cells = <2>;
    };
   };
  };
 };
};
# 4 "arch/arm64/boot/dts/arm/juno-base.dtsi" 2

/ {




 memtimer: timer@2a810000 {
  compatible = "arm,armv7-timer-mem";
  reg = <0x0 0x2a810000 0x0 0x10000>;
  clock-frequency = <50000000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x0 0x2a820000 0x20000>;
  status = "disabled";
  frame@2a830000 {
   frame-number = <1>;
   interrupts = <0 60 4>;
   reg = <0x10000 0x10000>;
  };
 };

 mailbox: mhu@2b1f0000 {
  compatible = "arm,mhu", "arm,primecell";
  reg = <0x0 0x2b1f0000 0x0 0x1000>;
  interrupts = <0 36 4>,
        <0 35 4>,
        <0 37 4>;
  #mbox-cells = <1>;
  clocks = <&soc_refclk100mhz>;
  clock-names = "apb_pclk";
 };

 smmu_gpu: iommu@2b400000 {
  compatible = "arm,mmu-400", "arm,smmu-v1";
  reg = <0x0 0x2b400000 0x0 0x10000>;
  interrupts = <0 38 4>,
        <0 38 4>;
  #iommu-cells = <1>;
  #global-interrupts = <1>;
  power-domains = <&scpi_devpd 1>;
  dma-coherent;
  status = "disabled";
 };

 smmu_pcie: iommu@2b500000 {
  compatible = "arm,mmu-401", "arm,smmu-v1";
  reg = <0x0 0x2b500000 0x0 0x10000>;
  interrupts = <0 40 4>,
        <0 40 4>;
  #iommu-cells = <1>;
  #global-interrupts = <1>;
  dma-coherent;
  status = "disabled";
 };

 smmu_etr: iommu@2b600000 {
  compatible = "arm,mmu-401", "arm,smmu-v1";
  reg = <0x0 0x2b600000 0x0 0x10000>;
  interrupts = <0 42 4>,
        <0 42 4>;
  #iommu-cells = <1>;
  #global-interrupts = <1>;
  dma-coherent;
  power-domains = <&scpi_devpd 0>;
 };

 gic: interrupt-controller@2c010000 {
  compatible = "arm,gic-400", "arm,cortex-a15-gic";
  reg = <0x0 0x2c010000 0 0x1000>,
        <0x0 0x2c02f000 0 0x2000>,
        <0x0 0x2c04f000 0 0x2000>,
        <0x0 0x2c06f000 0 0x2000>;
  #address-cells = <1>;
  #interrupt-cells = <3>;
  #size-cells = <1>;
  interrupt-controller;
  interrupts = <1 9 ((((1 << (6)) - 1) << 8) | 4)>;
  ranges = <0 0 0x2c1c0000 0x40000>;

  v2m_0: v2m@0 {
   compatible = "arm,gic-v2m-frame";
   msi-controller;
   reg = <0 0x10000>;
  };

  v2m@10000 {
   compatible = "arm,gic-v2m-frame";
   msi-controller;
   reg = <0x10000 0x10000>;
  };

  v2m@20000 {
   compatible = "arm,gic-v2m-frame";
   msi-controller;
   reg = <0x20000 0x10000>;
  };

  v2m@30000 {
   compatible = "arm,gic-v2m-frame";
   msi-controller;
   reg = <0x30000 0x10000>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (6)) - 1) << 8) | 8)>;
 };






 etf_sys0: etf@20010000 {
  compatible = "arm,coresight-tmc", "arm,primecell";
  reg = <0 0x20010000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;

  in-ports {
   port {
    etf0_in_port: endpoint {
     remote-endpoint = <&main_funnel_out_port>;
    };
   };
  };

  out-ports {
   port {
    etf0_out_port: endpoint {
    };
   };
  };
 };

 tpiu_sys: tpiu@20030000 {
  compatible = "arm,coresight-tpiu", "arm,primecell";
  reg = <0 0x20030000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
  in-ports {
   port {
    tpiu_in_port: endpoint {
     remote-endpoint = <&replicator_out_port0>;
    };
   };
  };
 };


 main_funnel: funnel@20040000 {
  compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
  reg = <0 0x20040000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;

  out-ports {
   port {
    main_funnel_out_port: endpoint {
     remote-endpoint = <&etf0_in_port>;
    };
   };
  };

  main_funnel_in_ports: in-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    main_funnel_in_port0: endpoint {
     remote-endpoint = <&cluster0_funnel_out_port>;
    };
   };

   port@1 {
    reg = <1>;
    main_funnel_in_port1: endpoint {
     remote-endpoint = <&cluster1_funnel_out_port>;
    };
   };
  };
 };

 etr_sys: etr@20070000 {
  compatible = "arm,coresight-tmc", "arm,primecell";
  reg = <0 0x20070000 0 0x1000>;
  iommus = <&smmu_etr 0>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
  arm,scatter-gather;
  in-ports {
   port {
    etr_in_port: endpoint {
     remote-endpoint = <&replicator_out_port1>;
    };
   };
  };
 };

 stm_sys: stm@20100000 {
  compatible = "arm,coresight-stm", "arm,primecell";
  reg = <0 0x20100000 0 0x1000>,
        <0 0x28000000 0 0x1000000>;
  reg-names = "stm-base", "stm-stimulus-base";

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
  out-ports {
   port {
    stm_out_port: endpoint {
    };
   };
  };
 };

 replicator@20120000 {
  compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
  reg = <0 0x20120000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;

  out-ports {
   #address-cells = <1>;
   #size-cells = <0>;


   port@0 {
    reg = <0>;
    replicator_out_port0: endpoint {
     remote-endpoint = <&tpiu_in_port>;
    };
   };

   port@1 {
    reg = <1>;
    replicator_out_port1: endpoint {
     remote-endpoint = <&etr_in_port>;
    };
   };
  };
  in-ports {
   port {
    replicator_in_port0: endpoint {
    };
   };
  };
 };

 cpu_debug0: cpu-debug@22010000 {
  compatible = "arm,coresight-cpu-debug", "arm,primecell";
  reg = <0x0 0x22010000 0x0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
 };

 etm0: etm@22040000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0 0x22040000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
  out-ports {
   port {
    cluster0_etm0_out_port: endpoint {
     remote-endpoint = <&cluster0_funnel_in_port0>;
    };
   };
  };
 };

 cti0: cti@22020000 {
  compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
        "arm,primecell";
  reg = <0 0x22020000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;

  arm,cs-dev-assoc = <&etm0>;
 };

 funnel@220c0000 {
  compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
  reg = <0 0x220c0000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
  out-ports {
   port {
    cluster0_funnel_out_port: endpoint {
     remote-endpoint = <&main_funnel_in_port0>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    cluster0_funnel_in_port0: endpoint {
     remote-endpoint = <&cluster0_etm0_out_port>;
    };
   };

   port@1 {
    reg = <1>;
    cluster0_funnel_in_port1: endpoint {
     remote-endpoint = <&cluster0_etm1_out_port>;
    };
   };
  };
 };

 cpu_debug1: cpu-debug@22110000 {
  compatible = "arm,coresight-cpu-debug", "arm,primecell";
  reg = <0x0 0x22110000 0x0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
 };

 etm1: etm@22140000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0 0x22140000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
  out-ports {
   port {
    cluster0_etm1_out_port: endpoint {
     remote-endpoint = <&cluster0_funnel_in_port1>;
    };
   };
  };
 };

 cti1: cti@22120000 {
  compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
        "arm,primecell";
  reg = <0 0x22120000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;

  arm,cs-dev-assoc = <&etm1>;
 };

 cpu_debug2: cpu-debug@23010000 {
  compatible = "arm,coresight-cpu-debug", "arm,primecell";
  reg = <0x0 0x23010000 0x0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
 };

 etm2: etm@23040000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0 0x23040000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
  out-ports {
   port {
    cluster1_etm0_out_port: endpoint {
     remote-endpoint = <&cluster1_funnel_in_port0>;
    };
   };
  };
 };

 cti2: cti@23020000 {
  compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
        "arm,primecell";
  reg = <0 0x23020000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;

  arm,cs-dev-assoc = <&etm2>;
 };

 funnel@230c0000 {
  compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
  reg = <0 0x230c0000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
  out-ports {
   port {
    cluster1_funnel_out_port: endpoint {
     remote-endpoint = <&main_funnel_in_port1>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    cluster1_funnel_in_port0: endpoint {
     remote-endpoint = <&cluster1_etm0_out_port>;
    };
   };

   port@1 {
    reg = <1>;
    cluster1_funnel_in_port1: endpoint {
     remote-endpoint = <&cluster1_etm1_out_port>;
    };
   };
   port@2 {
    reg = <2>;
    cluster1_funnel_in_port2: endpoint {
     remote-endpoint = <&cluster1_etm2_out_port>;
    };
   };
   port@3 {
    reg = <3>;
    cluster1_funnel_in_port3: endpoint {
     remote-endpoint = <&cluster1_etm3_out_port>;
    };
   };
  };
 };

 cpu_debug3: cpu-debug@23110000 {
  compatible = "arm,coresight-cpu-debug", "arm,primecell";
  reg = <0x0 0x23110000 0x0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
 };

 etm3: etm@23140000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0 0x23140000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
  out-ports {
   port {
    cluster1_etm1_out_port: endpoint {
     remote-endpoint = <&cluster1_funnel_in_port1>;
    };
   };
  };
 };

 cti3: cti@23120000 {
  compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
        "arm,primecell";
  reg = <0 0x23120000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;

  arm,cs-dev-assoc = <&etm3>;
 };

 cpu_debug4: cpu-debug@23210000 {
  compatible = "arm,coresight-cpu-debug", "arm,primecell";
  reg = <0x0 0x23210000 0x0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
 };

 etm4: etm@23240000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0 0x23240000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
  out-ports {
   port {
    cluster1_etm2_out_port: endpoint {
     remote-endpoint = <&cluster1_funnel_in_port2>;
    };
   };
  };
 };

 cti4: cti@23220000 {
  compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
        "arm,primecell";
  reg = <0 0x23220000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;

  arm,cs-dev-assoc = <&etm4>;
 };

 cpu_debug5: cpu-debug@23310000 {
  compatible = "arm,coresight-cpu-debug", "arm,primecell";
  reg = <0x0 0x23310000 0x0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
 };

 etm5: etm@23340000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0 0x23340000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;
  out-ports {
   port {
    cluster1_etm3_out_port: endpoint {
     remote-endpoint = <&cluster1_funnel_in_port3>;
    };
   };
  };
 };

 cti5: cti@23320000 {
  compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
        "arm,primecell";
  reg = <0 0x23320000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;

  arm,cs-dev-assoc = <&etm5>;
 };

 cti_sys0: cti@20020000 {
  compatible = "arm,coresight-cti", "arm,primecell";
  reg = <0 0x20020000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;

  #address-cells = <1>;
  #size-cells = <0>;

  trig-conns@0 {
   reg = <0>;
   arm,trig-in-sigs = <2 3>;
   arm,trig-in-types = <12 13>;
   arm,trig-out-sigs = <0 1>;
   arm,trig-out-types = <15 16>;
   arm,cs-dev-assoc = <&etr_sys>;
  };

  trig-conns@1 {
   reg = <1>;
   arm,trig-in-sigs = <0 1>;
   arm,trig-in-types = <12 13>;
   arm,trig-out-sigs = <7 6>;
   arm,trig-out-types = <15 16>;
   arm,cs-dev-assoc = <&etf_sys0>;
  };

  trig-conns@2 {
   reg = <2>;
   arm,trig-in-sigs = <4 5 6 7>;
   arm,trig-in-types = <18 19
        20 17>;
   arm,trig-out-sigs = <4 5>;
   arm,trig-out-types = <21 21>;
   arm,cs-dev-assoc = <&stm_sys>;
  };

  trig-conns@3 {
   reg = <3>;
   arm,trig-out-sigs = <2 3>;
   arm,trig-out-types = <15 16>;
   arm,cs-dev-assoc = <&tpiu_sys>;
  };
 };

 cti_sys1: cti@20110000 {
  compatible = "arm,coresight-cti", "arm,primecell";
  reg = <0 0x20110000 0 0x1000>;

  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
  power-domains = <&scpi_devpd 0>;

  #address-cells = <1>;
  #size-cells = <0>;

  trig-conns@0 {
   reg = <0>;
   arm,trig-in-sigs = <0>;
   arm,trig-in-types = <1>;
   arm,trig-out-sigs = <0>;
   arm,trig-out-types = <3>;
   arm,trig-conn-name = "sys_profiler";
  };

  trig-conns@1 {
   reg = <1>;
   arm,trig-out-sigs = <2 3>;
   arm,trig-out-types = <3 4>;
   arm,trig-conn-name = "watchdog";
  };

  trig-conns@2 {
   reg = <2>;
   arm,trig-out-sigs = <1 6>;
   arm,trig-out-types = <3 4>;
   arm,trig-conn-name = "g_counter";
  };
 };

 gpu: gpu@2d000000 {
  compatible = "arm,juno-mali", "arm,mali-t624";
  reg = <0 0x2d000000 0 0x10000>;
  interrupts = <0 33 4>,
        <0 34 4>,
        <0 32 4>;
  interrupt-names = "job", "mmu", "gpu";
  clocks = <&scpi_dvfs 2>;
  power-domains = <&scpi_devpd 1>;
  dma-coherent;


  status = "disabled";
 };

 sram: sram@2e000000 {
  compatible = "arm,juno-sram-ns", "mmio-sram";
  reg = <0x0 0x2e000000 0x0 0x8000>;

  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x0 0x2e000000 0x8000>;

  cpu_scp_lpri: scp-sram@0 {
   compatible = "arm,juno-scp-shmem";
   reg = <0x0 0x200>;
  };

  cpu_scp_hpri: scp-sram@200 {
   compatible = "arm,juno-scp-shmem";
   reg = <0x200 0x200>;
  };
 };

 pcie_ctlr: pcie@40000000 {
  compatible = "arm,juno-r1-pcie", "plda,xpressrich3-axi", "pci-host-ecam-generic";
  device_type = "pci";
  reg = <0 0x40000000 0 0x10000000>;
  bus-range = <0 255>;
  linux,pci-domain = <0>;
  #address-cells = <3>;
  #size-cells = <2>;
  dma-coherent;
  ranges = <0x01000000 0x00 0x00000000 0x00 0x5f800000 0x0 0x00800000>,
    <0x02000000 0x00 0x50000000 0x00 0x50000000 0x0 0x08000000>,
    <0x42000000 0x40 0x00000000 0x40 0x00000000 0x1 0x00000000>;

  dma-ranges = <0x02000000 0x0 0x80000000 0x0 0x80000000 0x0 0x80000000>,
        <0x43000000 0x8 0x00000000 0x8 0x00000000 0x2 0x00000000>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &gic 0 0 136 4>,
    <0 0 0 2 &gic 0 0 137 4>,
    <0 0 0 3 &gic 0 0 138 4>,
    <0 0 0 4 &gic 0 0 139 4>;
  msi-parent = <&v2m_0>;
  status = "disabled";
  iommu-map-mask = <0x0>;
  iommu-map = <0x0 &smmu_pcie 0x0 0x1>;
 };

 scpi {
  compatible = "arm,scpi";
  mboxes = <&mailbox 1>;
  shmem = <&cpu_scp_hpri>;

  clocks {
   compatible = "arm,scpi-clocks";

   scpi_dvfs: clocks-0 {
    compatible = "arm,scpi-dvfs-clocks";
    #clock-cells = <1>;
    clock-indices = <0>, <1>, <2>;
    clock-output-names = "atlclk", "aplclk","gpuclk";
   };
   scpi_clk: clocks-1 {
    compatible = "arm,scpi-variable-clocks";
    #clock-cells = <1>;
    clock-indices = <3>;
    clock-output-names = "pxlclk";
   };
  };

  scpi_devpd: power-controller {
   compatible = "arm,scpi-power-domains";
   num-domains = <2>;
   #power-domain-cells = <1>;
  };

  scpi_sensors0: sensors {
   compatible = "arm,scpi-sensors";
   #thermal-sensor-cells = <1>;
  };
 };

 thermal-zones {
  pmic {
   polling-delay = <1000>;
   polling-delay-passive = <100>;
   thermal-sensors = <&scpi_sensors0 0>;
   trips {
    pmic_crit0: trip0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  soc {
   polling-delay = <1000>;
   polling-delay-passive = <100>;
   thermal-sensors = <&scpi_sensors0 3>;
   trips {
    soc_crit0: trip0 {
     temperature = <80000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  big_cluster_thermal_zone: big-cluster {
   polling-delay = <1000>;
   polling-delay-passive = <100>;
   thermal-sensors = <&scpi_sensors0 21>;
   status = "disabled";
  };

  little_cluster_thermal_zone: little-cluster {
   polling-delay = <1000>;
   polling-delay-passive = <100>;
   thermal-sensors = <&scpi_sensors0 22>;
   status = "disabled";
  };

  gpu0_thermal_zone: gpu0 {
   polling-delay = <1000>;
   polling-delay-passive = <100>;
   thermal-sensors = <&scpi_sensors0 23>;
   status = "disabled";
  };

  gpu1_thermal_zone: gpu1 {
   polling-delay = <1000>;
   polling-delay-passive = <100>;
   thermal-sensors = <&scpi_sensors0 24>;
   status = "disabled";
  };
 };

 smmu_dma: iommu@7fb00000 {
  compatible = "arm,mmu-401", "arm,smmu-v1";
  reg = <0x0 0x7fb00000 0x0 0x10000>;
  interrupts = <0 95 4>,
        <0 95 4>;
  #iommu-cells = <1>;
  #global-interrupts = <1>;
  dma-coherent;
 };

 smmu_hdlcd1: iommu@7fb10000 {
  compatible = "arm,mmu-401", "arm,smmu-v1";
  reg = <0x0 0x7fb10000 0x0 0x10000>;
  interrupts = <0 99 4>,
        <0 99 4>;
  #iommu-cells = <1>;
  #global-interrupts = <1>;
 };

 smmu_hdlcd0: iommu@7fb20000 {
  compatible = "arm,mmu-401", "arm,smmu-v1";
  reg = <0x0 0x7fb20000 0x0 0x10000>;
  interrupts = <0 97 4>,
        <0 97 4>;
  #iommu-cells = <1>;
  #global-interrupts = <1>;
 };

 smmu_usb: iommu@7fb30000 {
  compatible = "arm,mmu-401", "arm,smmu-v1";
  reg = <0x0 0x7fb30000 0x0 0x10000>;
  interrupts = <0 101 4>,
        <0 101 4>;
  #iommu-cells = <1>;
  #global-interrupts = <1>;
  dma-coherent;
 };

 dma-controller@7ff00000 {
  compatible = "arm,pl330", "arm,primecell";
  reg = <0x0 0x7ff00000 0 0x1000>;
  #dma-cells = <1>;
  interrupts = <0 88 4>,
        <0 89 4>,
        <0 90 4>,
        <0 91 4>,
        <0 92 4>,
        <0 108 4>,
        <0 109 4>,
        <0 110 4>,
        <0 111 4>;
  iommus = <&smmu_dma 0>,
    <&smmu_dma 1>,
    <&smmu_dma 2>,
    <&smmu_dma 3>,
    <&smmu_dma 4>,
    <&smmu_dma 5>,
    <&smmu_dma 6>,
    <&smmu_dma 7>,
    <&smmu_dma 8>;
  clocks = <&soc_faxiclk>;
  clock-names = "apb_pclk";
 };

 hdlcd@7ff50000 {
  compatible = "arm,hdlcd";
  reg = <0 0x7ff50000 0 0x1000>;
  interrupts = <0 93 4>;
  iommus = <&smmu_hdlcd1 0>;
  clocks = <&scpi_clk 3>;
  clock-names = "pxlclk";

  port {
   hdlcd1_output: endpoint {
    remote-endpoint = <&tda998x_1_input>;
   };
  };
 };

 hdlcd@7ff60000 {
  compatible = "arm,hdlcd";
  reg = <0 0x7ff60000 0 0x1000>;
  interrupts = <0 85 4>;
  iommus = <&smmu_hdlcd0 0>;
  clocks = <&scpi_clk 3>;
  clock-names = "pxlclk";

  port {
   hdlcd0_output: endpoint {
    remote-endpoint = <&tda998x_0_input>;
   };
  };
 };

 soc_uart0: serial@7ff80000 {
  compatible = "arm,pl011", "arm,primecell";
  reg = <0x0 0x7ff80000 0x0 0x1000>;
  interrupts = <0 83 4>;
  clocks = <&soc_uartclk>, <&soc_refclk100mhz>;
  clock-names = "uartclk", "apb_pclk";
 };

 i2c@7ffa0000 {
  compatible = "snps,designware-i2c";
  reg = <0x0 0x7ffa0000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 104 4>;
  clock-frequency = <400000>;
  i2c-sda-hold-time-ns = <500>;
  clocks = <&soc_smc50mhz>;

  hdmi-transmitter@70 {
   compatible = "nxp,tda998x";
   reg = <0x70>;
   port {
    tda998x_0_input: endpoint {
     remote-endpoint = <&hdlcd0_output>;
    };
   };
  };

  hdmi-transmitter@71 {
   compatible = "nxp,tda998x";
   reg = <0x71>;
   port {
    tda998x_1_input: endpoint {
     remote-endpoint = <&hdlcd1_output>;
    };
   };
  };
 };

 usb@7ffb0000 {
  compatible = "generic-ohci";
  reg = <0x0 0x7ffb0000 0x0 0x10000>;
  interrupts = <0 116 4>;
  iommus = <&smmu_usb 0>;
  clocks = <&soc_usb48mhz>;
 };

 usb@7ffc0000 {
  compatible = "generic-ehci";
  reg = <0x0 0x7ffc0000 0x0 0x10000>;
  interrupts = <0 117 4>;
  iommus = <&smmu_usb 0>;
  clocks = <&soc_usb48mhz>;
 };

 memory-controller@7ffd0000 {
  compatible = "arm,pl354", "arm,primecell";
  reg = <0 0x7ffd0000 0 0x1000>;
  interrupts = <0 86 4>,
        <0 87 4>;
  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x00000000 0x80000000 0x0 0x7f000000>,
        <0x00000008 0x80000000 0x1 0x80000000>;
 };

 bus@8000000 {
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 15>;
  interrupt-map = <0 0 0 &gic 0 0 68 4>,
    <0 0 1 &gic 0 0 69 4>,
    <0 0 2 &gic 0 0 70 4>,
    <0 0 3 &gic 0 0 160 4>,
    <0 0 4 &gic 0 0 161 4>,
    <0 0 5 &gic 0 0 162 4>,
    <0 0 6 &gic 0 0 163 4>,
    <0 0 7 &gic 0 0 164 4>,
    <0 0 8 &gic 0 0 165 4>,
    <0 0 9 &gic 0 0 166 4>,
    <0 0 10 &gic 0 0 167 4>,
    <0 0 11 &gic 0 0 168 4>,
    <0 0 12 &gic 0 0 169 4>;
 };

 site2: tlx-bus@60000000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0x60000000 0x10000000>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0>;
  interrupt-map = <0 0 &gic 0 0 168 4>;
 };
};
# 14 "arch/arm64/boot/dts/arm/juno.dts" 2

/ {
 model = "ARM Juno development board (r0)";
 compatible = "arm,juno", "arm,vexpress";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  serial0 = &soc_uart0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&A57_0>;
    };
    core1 {
     cpu = <&A57_1>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&A53_0>;
    };
    core1 {
     cpu = <&A53_1>;
    };
    core2 {
     cpu = <&A53_2>;
    };
    core3 {
     cpu = <&A53_3>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010000>;
    local-timer-stop;
    entry-latency-us = <300>;
    exit-latency-us = <1200>;
    min-residency-us = <2000>;
   };

   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x1010000>;
    local-timer-stop;
    entry-latency-us = <400>;
    exit-latency-us = <1200>;
    min-residency-us = <2500>;
   };
  };

  A57_0: cpu@0 {
   compatible = "arm,cortex-a57";
   reg = <0x0 0x0>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&A57_L2>;
   clocks = <&scpi_dvfs 0>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <530>;
  };

  A57_1: cpu@1 {
   compatible = "arm,cortex-a57";
   reg = <0x0 0x1>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&A57_L2>;
   clocks = <&scpi_dvfs 0>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <530>;
  };

  A53_0: cpu@100 {
   compatible = "arm,cortex-a53";
   reg = <0x0 0x100>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   clocks = <&scpi_dvfs 1>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <578>;
   dynamic-power-coefficient = <140>;
  };

  A53_1: cpu@101 {
   compatible = "arm,cortex-a53";
   reg = <0x0 0x101>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   clocks = <&scpi_dvfs 1>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <578>;
   dynamic-power-coefficient = <140>;
  };

  A53_2: cpu@102 {
   compatible = "arm,cortex-a53";
   reg = <0x0 0x102>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   clocks = <&scpi_dvfs 1>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <578>;
   dynamic-power-coefficient = <140>;
  };

  A53_3: cpu@103 {
   compatible = "arm,cortex-a53";
   reg = <0x0 0x103>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   clocks = <&scpi_dvfs 1>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <578>;
   dynamic-power-coefficient = <140>;
  };

  A57_L2: l2-cache0 {
   compatible = "cache";
   cache-size = <0x200000>;
   cache-line-size = <64>;
   cache-sets = <2048>;
   cache-level = <2>;
  };

  A53_L2: l2-cache1 {
   compatible = "cache";
   cache-size = <0x100000>;
   cache-line-size = <64>;
   cache-sets = <1024>;
   cache-level = <2>;
  };
 };

 pmu-a57 {
  compatible = "arm,cortex-a57-pmu";
  interrupts = <0 02 4>,
        <0 06 4>;
  interrupt-affinity = <&A57_0>,
         <&A57_1>;
 };

 pmu-a53 {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <0 18 4>,
        <0 22 4>,
        <0 26 4>,
        <0 30 4>;
  interrupt-affinity = <&A53_0>,
         <&A53_1>,
         <&A53_2>,
         <&A53_3>;
 };
};

&etm0 {
 cpu = <&A57_0>;
};

&etm1 {
 cpu = <&A57_1>;
};

&etm2 {
 cpu = <&A53_0>;
};

&etm3 {
 cpu = <&A53_1>;
};

&etm4 {
 cpu = <&A53_2>;
};

&etm5 {
 cpu = <&A53_3>;
};

&etf0_out_port {
 remote-endpoint = <&replicator_in_port0>;
};

&replicator_in_port0 {
 remote-endpoint = <&etf0_out_port>;
};

&stm_out_port {
 remote-endpoint = <&main_funnel_in_port2>;
};

&main_funnel_in_ports {
 port@2 {
  reg = <2>;
  main_funnel_in_port2: endpoint {
   remote-endpoint = <&stm_out_port>;
  };
 };
};

&cpu_debug0 {
 cpu = <&A57_0>;
};

&cpu_debug1 {
 cpu = <&A57_1>;
};

&cpu_debug2 {
 cpu = <&A53_0>;
};

&cpu_debug3 {
 cpu = <&A53_1>;
};

&cpu_debug4 {
 cpu = <&A53_2>;
};

&cpu_debug5 {
 cpu = <&A53_3>;
};

&cti0 {
 cpu = <&A57_0>;
};

&cti1 {
 cpu = <&A57_1>;
};

&cti2 {
 cpu = <&A53_0>;
};

&cti3 {
 cpu = <&A53_1>;
};

&cti4 {
 cpu = <&A53_2>;
};

&cti5 {
 cpu = <&A53_3>;
};
# 2 "arch/arm64/boot/dts/arm/juno-scmi.dts" 2
# 1 "arch/arm64/boot/dts/arm/juno-scmi.dtsi" 1
/ {
 etf@20010000 {
  power-domains = <&scmi_devpd 8>;
 };

 tpiu@20030000 {
  power-domains = <&scmi_devpd 8>;
 };

 funnel@20040000 {
  power-domains = <&scmi_devpd 8>;
 };

 etr@20070000 {
  power-domains = <&scmi_devpd 8>;
 };

 stm@20100000 {
  power-domains = <&scmi_devpd 8>;
 };

 replicator@20120000 {
  power-domains = <&scmi_devpd 8>;
 };

 funnel@220c0000 {
  power-domains = <&scmi_devpd 8>;
 };

 funnel@230c0000 {
  power-domains = <&scmi_devpd 8>;
 };

 hdlcd@7ff50000 {
  clocks = <&scmi_clk 3>;
 };

 hdlcd@7ff60000 {
  clocks = <&scmi_clk 3>;
 };

 /delete-node/ scpi;

 firmware {
  scmi {
   compatible = "arm,scmi";
   mbox-names = "tx", "rx";
   mboxes = <&mailbox 0 0 &mailbox 0 1>;
   shmem = <&cpu_scp_lpri0 &cpu_scp_lpri1>;
   #address-cells = <1>;
   #size-cells = <0>;

   scmi_devpd: protocol@11 {
    reg = <0x11>;
    #power-domain-cells = <1>;
   };

   scmi_dvfs: protocol@13 {
    reg = <0x13>;
    #clock-cells = <1>;
    mbox-names = "tx", "rx";
    mboxes = <&mailbox 1 0 &mailbox 1 1>;
    shmem = <&cpu_scp_hpri0 &cpu_scp_hpri1>;
   };

   scmi_clk: protocol@14 {
    reg = <0x14>;
    #clock-cells = <1>;
   };

   scmi_sensors0: protocol@15 {
    reg = <0x15>;
    #thermal-sensor-cells = <1>;
   };
  };
 };

 thermal-zones {
  pmic {
   thermal-sensors = <&scmi_sensors0 0>;
  };

  soc {
   thermal-sensors = <&scmi_sensors0 3>;
  };

  big-cluster {
   thermal-sensors = <&scmi_sensors0 21>;
  };

  little-cluster {
   thermal-sensors = <&scmi_sensors0 22>;
  };

  gpu0 {
   thermal-sensors = <&scmi_sensors0 23>;
  };

  gpu1 {
   thermal-sensors = <&scmi_sensors0 24>;
  };
 };

};

&A53_0 {
 clocks = <&scmi_dvfs 1>;
};
&A53_1 {
 clocks = <&scmi_dvfs 1>;
};
&A53_2 {
 clocks = <&scmi_dvfs 1>;
};
&A53_3 {
 clocks = <&scmi_dvfs 1>;
};

&cpu_debug0 {
 power-domains = <&scmi_devpd 8>;
};
&cpu_debug1 {
 power-domains = <&scmi_devpd 8>;
};
&cpu_debug2 {
 power-domains = <&scmi_devpd 8>;
};
&cpu_debug3 {
 power-domains = <&scmi_devpd 8>;
};
&cpu_debug4 {
 power-domains = <&scmi_devpd 8>;
};
&cpu_debug5 {
 power-domains = <&scmi_devpd 8>;
};

&etm0 {
 power-domains = <&scmi_devpd 8>;
};
&etm1 {
 power-domains = <&scmi_devpd 8>;
};
&etm2 {
 power-domains = <&scmi_devpd 8>;
};
&etm3 {
 power-domains = <&scmi_devpd 8>;
};
&etm4 {
 power-domains = <&scmi_devpd 8>;
};
&etm5 {
 power-domains = <&scmi_devpd 8>;
};

&cti0 {
 power-domains = <&scmi_devpd 8>;
};
&cti1 {
 power-domains = <&scmi_devpd 8>;
};
&cti2 {
 power-domains = <&scmi_devpd 8>;
};
&cti3 {
 power-domains = <&scmi_devpd 8>;
};
&cti4 {
 power-domains = <&scmi_devpd 8>;
};
&cti5 {
 power-domains = <&scmi_devpd 8>;
};
&cti_sys0 {
 power-domains = <&scmi_devpd 8>;
};
&cti_sys1 {
 power-domains = <&scmi_devpd 8>;
};

&gpu {
 clocks = <&scmi_dvfs 2>;
 power-domains = <&scmi_devpd 9>;
};

&mailbox {
 compatible = "arm,mhu-doorbell", "arm,primecell";
 #mbox-cells = <2>;
};

&smmu_etr {
 power-domains = <&scmi_devpd 8>;
};

&smmu_gpu {
 power-domains = <&scmi_devpd 9>;
};

&sram {
 /delete-node/ scp-sram@0;
 /delete-node/ scp-sram@200;

 cpu_scp_lpri0: scp-sram@0 {
  compatible = "arm,scmi-shmem";
  reg = <0x0 0x80>;
 };

 cpu_scp_lpri1: scp-sram@80 {
  compatible = "arm,scmi-shmem";
  reg = <0x80 0x80>;
 };

 cpu_scp_hpri0: scp-sram@100 {
  compatible = "arm,scmi-shmem";
  reg = <0x100 0x80>;
 };

 cpu_scp_hpri1: scp-sram@180 {
  compatible = "arm,scmi-shmem";
  reg = <0x180 0x80>;
 };
};
# 3 "arch/arm64/boot/dts/arm/juno-scmi.dts" 2

&A57_0 {
 clocks = <&scmi_dvfs 0>;
};
&A57_1 {
 clocks = <&scmi_dvfs 0>;
};
