<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 249.328 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.18 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.38 seconds; current allocated memory: 251.090 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 476 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 406 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 273 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 262 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 182 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 134 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 134 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 134 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 134 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 134 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 134 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 134 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 134 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 134 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 134 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 139 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixtrans/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;matrixtrans(int*, int*, int*, int*, int*, int*, int*, int*, int*, int*, int*, int*, int*, int*, int*, int*)&apos; into &apos;main&apos; (benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:66:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_72_1&gt; at benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72:20" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 1.89 seconds. CPU system time: 0.27 seconds. Elapsed time: 6.95 seconds; current allocated memory: 252.938 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 252.938 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 253.000 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;_rand&apos; into &apos;main&apos; (benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:73-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72) automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 253.000 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;_rand&apos; into &apos;main&apos; (benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:73-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;main&apos; (benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:18:20)...24 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 274.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 274.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;main&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_72_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_72_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln72&apos;, benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72 [4]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;i&apos;, benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72) on local variable &apos;i&apos;, benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72 [7]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln72&apos;, benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72) [8]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln72&apos;, benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72) of variable &apos;add_ln72&apos;, benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72 on local variable &apos;i&apos;, benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72-&gt;benchmarks/jianyicheng/matrixtrans/src/matrixtrans.cpp:72 [15]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 274.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 274.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;main&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 274.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 274.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 274.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 200.48 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 2.36 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.7 seconds; current allocated memory: 25.031 MB." resolution=""/>
</Messages>
