#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan 27 14:51:10 2020
# Process ID: 5804
# Current directory: C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/top_level.vds
# Journal file: C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeremy/tabletop_hologram/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top top_level -part xc7a200tsbg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1004 
WARNING: [Synth 8-6901] identifier 'N_BITS' is used before its declaration [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:8]
WARNING: [Synth 8-6901] identifier 'N_BITS' is used before its declaration [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:9]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 788.719 ; gain = 183.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/top_level.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 24 - type: integer 
	Parameter N_REGISTERS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (1#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized0' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 1 - type: integer 
	Parameter N_REGISTERS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized0' (1#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6157] synthesizing module 'graphics_subsystem' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/graphics_subsystem.sv:3]
	Parameter SCREEN_WIDTH bound to: 400 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 400 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'graphics_fsm' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/graphics_fsm.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'graphics_fsm' (2#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/graphics_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'triangle_source' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/triangle_source.sv:3]
	Parameter NUM_TRIANGLES bound to: 160'b0000000000000000000000100011000000000000000000000011000101010001000000000000000000000110100011010000000000000000000110000001000000000000000000000001100000001000 
INFO: [Synth 8-6157] synthesizing module 'banana_rom1' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/banana_rom1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'banana_rom1' (3#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/banana_rom1_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (13) of module 'banana_rom1' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/triangle_source.sv:24]
INFO: [Synth 8-6157] synthesizing module 'banana_rom2' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/banana_rom2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'banana_rom2' (4#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/banana_rom2_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (13) of module 'banana_rom2' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/triangle_source.sv:31]
INFO: [Synth 8-6157] synthesizing module 'demo_rom1' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/demo_rom1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'demo_rom1' (5#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/demo_rom1_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (11) of module 'demo_rom1' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/triangle_source.sv:38]
INFO: [Synth 8-6157] synthesizing module 'demo_rom2' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/demo_rom2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'demo_rom2' (6#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/demo_rom2_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (14) of module 'demo_rom2' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/triangle_source.sv:45]
INFO: [Synth 8-6157] synthesizing module 'demo_rom3' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/demo_rom3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'demo_rom3' (7#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/demo_rom3_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (10) of module 'demo_rom3' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/triangle_source.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'triangle_source' (8#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/triangle_source.sv:3]
INFO: [Synth 8-6157] synthesizing module 'transformation' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/transformation.sv:3]
	Parameter ROTATION_LATENCY bound to: 19 - type: integer 
	Parameter TOTAL_LATENCY bound to: 65 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transformation_vertex' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/transformation.sv:69]
	Parameter ROTATION_LATENCY bound to: 19 - type: integer 
	Parameter TOTAL_LATENCY bound to: 65 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'model_rotation' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/model_rotation_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'model_rotation' (9#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/model_rotation_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'transformation_vertex' (10#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/transformation.sv:69]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized1' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 1 - type: integer 
	Parameter N_REGISTERS bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized1' (10#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'transformation' (11#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/transformation.sv:3]
INFO: [Synth 8-6157] synthesizing module 'projection_cone' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:3]
	Parameter SQRT_LATENCY bound to: 13 - type: integer 
	Parameter DIVIDER_LATENCY bound to: 26 - type: integer 
	Parameter DIVIDER2_LATENCY bound to: 21 - type: integer 
	Parameter TOTAL_LATENCY bound to: 67 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'project_vertex_cone' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:45]
	Parameter SCREEN_WIDTH bound to: 16'b0000000110010000 
	Parameter SCREEN_HEIGHT bound to: 16'b0000000110010000 
	Parameter CONE_RADIUS_INCHES bound to: 16'b0000000000000110 
	Parameter USER_HEIGHT_INCHES bound to: 16'b0000000001000010 
	Parameter PROJECTOR_HEIGHT_INCHES bound to: 16'b0000000001100010 
	Parameter PIXELS_PER_INCH bound to: 33 - type: integer 
	Parameter H_CONE bound to: 16'sb0000000101011010 
	Parameter H_USER bound to: 16'sb0000000101011010 
	Parameter H_PROJ bound to: 1402 - type: integer 
	Parameter K bound to: 3 - type: integer 
	Parameter SQRT_LATENCY bound to: 13 - type: integer 
	Parameter DIVIDER_LATENCY bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized2' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 1 - type: integer 
	Parameter N_REGISTERS bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized2' (11#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6157] synthesizing module 'projection_divider' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/projection_divider_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'projection_divider' (12#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/projection_divider_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized3' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 24 - type: integer 
	Parameter N_REGISTERS bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized3' (12#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized4' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 1 - type: integer 
	Parameter N_REGISTERS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized4' (12#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6157] synthesizing module 'projection_sqrt' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/projection_sqrt_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'projection_sqrt' (13#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/projection_sqrt_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'projection_cone_divider' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/projection_cone_divider_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'projection_cone_divider' (14#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/projection_cone_divider_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_vertex_cone' (15#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized5' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 1 - type: integer 
	Parameter N_REGISTERS bound to: 67 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized5' (15#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'projection_cone' (16#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shader' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'eight_msb' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:114]
INFO: [Synth 8-6157] synthesizing module 'msb' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:143]
INFO: [Synth 8-6155] done synthesizing module 'msb' (17#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:143]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized6' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 1 - type: integer 
	Parameter N_REGISTERS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized6' (17#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'eight_msb' (18#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:114]
INFO: [Synth 8-6157] synthesizing module 'sqrt_rom' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/sqrt_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sqrt_rom' (19#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/sqrt_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'div_rom' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/div_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_rom' (20#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/div_rom_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:87]
WARNING: [Synth 8-6014] Unused sequential element t1_reg[2] was removed.  [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:63]
WARNING: [Synth 8-6014] Unused sequential element t1_reg[1] was removed.  [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:63]
WARNING: [Synth 8-6014] Unused sequential element t1_reg[0] was removed.  [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:63]
WARNING: [Synth 8-6014] Unused sequential element t2_reg[2] was removed.  [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:66]
WARNING: [Synth 8-6014] Unused sequential element t2_reg[1] was removed.  [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:66]
WARNING: [Synth 8-6014] Unused sequential element t2_reg[0] was removed.  [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:66]
WARNING: [Synth 8-6014] Unused sequential element t3_reg[2] was removed.  [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:69]
WARNING: [Synth 8-6014] Unused sequential element t3_reg[1] was removed.  [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:69]
WARNING: [Synth 8-6014] Unused sequential element t3_reg[0] was removed.  [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'shader' (21#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'rasterize' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/rasterize.sv:3]
	Parameter DIVISION_LATENCY bound to: 30 - type: integer 
	Parameter SCREEN_WIDTH bound to: 400 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 400 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'get_min' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/rasterize.sv:162]
	Parameter ABSOLUTE_MIN bound to: 0 - type: integer 
	Parameter ABSOLUTE_MAX bound to: 399 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get_min' (22#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/rasterize.sv:162]
INFO: [Synth 8-6157] synthesizing module 'get_max' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/rasterize.sv:143]
	Parameter ABSOLUTE_MIN bound to: 0 - type: integer 
	Parameter ABSOLUTE_MAX bound to: 399 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get_max' (23#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/rasterize.sv:143]
INFO: [Synth 8-6157] synthesizing module 'get_area' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/rasterize.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'get_area' (24#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/rasterize.sv:180]
INFO: [Synth 8-6157] synthesizing module 'z_interp_divider' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/z_interp_divider_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'z_interp_divider' (25#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/z_interp_divider_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized7' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 12 - type: integer 
	Parameter N_REGISTERS bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized7' (25#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized8' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 1 - type: integer 
	Parameter N_REGISTERS bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized8' (25#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized9' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 1 - type: integer 
	Parameter N_REGISTERS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized9' (25#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized10' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 12 - type: integer 
	Parameter N_REGISTERS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized10' (25#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized11' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 12 - type: integer 
	Parameter N_REGISTERS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized11' (25#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'rasterize' (26#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/rasterize.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer_manager' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/framebuffer_manager.sv:3]
	Parameter SCREEN_WIDTH bound to: 400 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 400 - type: integer 
	Parameter VGA_WIDTH bound to: 640 - type: integer 
	Parameter VGA_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized12' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 12 - type: integer 
	Parameter N_REGISTERS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized12' (26#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (27#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized13' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 1 - type: integer 
	Parameter N_REGISTERS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized13' (27#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer_manager' (28#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/framebuffer_manager.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'graphics_subsystem' (29#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/graphics_subsystem.sv:3]
INFO: [Synth 8-6157] synthesizing module 'computer_vision' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/computer_vision.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/debounce.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (30#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/debounce.sv:8]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (31#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized14' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 1 - type: integer 
	Parameter N_REGISTERS bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized14' (31#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6157] synthesizing module 'rgb2hsv' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:22]
INFO: [Synth 8-6157] synthesizing module 'div_16' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/div_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_16' (32#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/div_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2hsv' (33#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:22]
WARNING: [Synth 8-7023] instance 'rgb2hsv_red' of module 'rgb2hsv' has 13 connections declared, but only 12 given [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/computer_vision.sv:188]
INFO: [Synth 8-6157] synthesizing module 'centroid' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/centroid.sv:26]
INFO: [Synth 8-6157] synthesizing module 'centroid_div' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/centroid_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'centroid_div' (34#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/centroid_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'centroid' (35#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/centroid.sv:26]
INFO: [Synth 8-6157] synthesizing module 'camera_read' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/imports/Final/camera_read.sv:5]
	Parameter WAIT_FRAME_START bound to: 0 - type: integer 
	Parameter ROW_CAPTURE bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/imports/Final/camera_read.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'camera_read' (36#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/imports/Final/camera_read.sv:5]
WARNING: [Synth 8-6014] Unused sequential element old_output_pixels_reg was removed.  [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/computer_vision.sv:156]
INFO: [Synth 8-6155] done synthesizing module 'computer_vision' (37#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/computer_vision.sv:1]
INFO: [Synth 8-6157] synthesizing module 'cv2render' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/cv2render.sv:1]
	Parameter cam_x bound to: 320 - type: integer 
	Parameter cam_y bound to: 240 - type: integer 
	Parameter fov_ratio_m bound to: 12'sb000000000110 
	Parameter fov_ratio_n bound to: 0 - type: integer 
	Parameter fir_alpha bound to: 16'sb0000000000000010 
	Parameter fir_n bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized15' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 11 - type: integer 
	Parameter N_REGISTERS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized15' (37#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized16' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter N_REGISTERS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized16' (37#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'cv2render' (38#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/cv2render.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xvga' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/xvga.sv:24]
	Parameter DISPLAY_WIDTH bound to: 640 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 480 - type: integer 
	Parameter H_FP bound to: 16 - type: integer 
	Parameter H_SYNC_PULSE bound to: 96 - type: integer 
	Parameter H_BP bound to: 48 - type: integer 
	Parameter V_FP bound to: 11 - type: integer 
	Parameter V_SYNC_PULSE bound to: 2 - type: integer 
	Parameter V_BP bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xvga' (39#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/xvga.sv:24]
INFO: [Synth 8-6157] synthesizing module 'hdmi_render' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/hdmi_render_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_render' (40#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/hdmi_render_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_height' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/display_height.sv:5]
	Parameter TABLE_HEIGHT_INCHES bound to: 26 - type: integer 
	Parameter MIN_USER_HEIGHT_INCHES bound to: 48 - type: integer 
	Parameter PIXELS_PER_INCH bound to: 22 - type: integer 
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_height' (41#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/display_height.sv:5]
INFO: [Synth 8-6157] synthesizing module 'five_sec_clk' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/5sec_clock.sv:3]
	Parameter TIMER bound to: 40'b0000000000011101110011010110010100000000 
INFO: [Synth 8-6155] done synthesizing module 'five_sec_clk' (42#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/5sec_clock.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_logic' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:3]
	Parameter Z_MIN bound to: 12'sb110000011000 
	Parameter Z_MAX bound to: 12'sb000011001000 
	Parameter Z_MIN_SWIPE bound to: 12'sb000001100100 
	Parameter TIME_OF_FLIGHT_FRAMES bound to: 240 - type: integer 
	Parameter TOF_N bound to: 16 - type: integer 
	Parameter TOF_M bound to: 273 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detect_motion' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/detect_motion.sv:4]
	Parameter CYCLES_PER_SAMPLE bound to: 20000000 - type: integer 
	Parameter PIXEL_THRESHOLD bound to: 12'b000000011001 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized17' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
	Parameter N_BITS bound to: 11 - type: integer 
	Parameter N_REGISTERS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized17' (42#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'detect_motion' (43#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/detect_motion.sv:4]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:76]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:78]
WARNING: [Synth 8-5856] 3D RAM rpy_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM world_trans_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element separation_reg was removed.  [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'game_logic' (44#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/top_level.sv:170]
INFO: [Synth 8-6157] synthesizing module 'vio' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/vio_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio' (45#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/.Xil/Vivado-5804-DESKTOP-982HE02/realtime/vio_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_cv'. This will prevent further optimization [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/top_level.sv:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio'. This will prevent further optimization [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/top_level.sv:170]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_game'. This will prevent further optimization [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/top_level.sv:156]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_converter'. This will prevent further optimization [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/top_level.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (46#1) [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/top_level.sv:3]
WARNING: [Synth 8-3331] design game_logic has unconnected port clk_5sec
WARNING: [Synth 8-3331] design display_height has unconnected port rst_in
WARNING: [Synth 8-3331] design display_height has unconnected port sw[7]
WARNING: [Synth 8-3331] design display_height has unconnected port sw[6]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port reset
WARNING: [Synth 8-3331] design computer_vision has unconnected port night
WARNING: [Synth 8-3331] design shader has unconnected port triag[8][11]
WARNING: [Synth 8-3331] design shader has unconnected port triag[8][10]
WARNING: [Synth 8-3331] design shader has unconnected port triag[8][9]
WARNING: [Synth 8-3331] design shader has unconnected port triag[8][8]
WARNING: [Synth 8-3331] design shader has unconnected port triag[8][7]
WARNING: [Synth 8-3331] design shader has unconnected port triag[8][6]
WARNING: [Synth 8-3331] design shader has unconnected port triag[8][5]
WARNING: [Synth 8-3331] design shader has unconnected port triag[8][4]
WARNING: [Synth 8-3331] design shader has unconnected port triag[8][3]
WARNING: [Synth 8-3331] design shader has unconnected port triag[8][2]
WARNING: [Synth 8-3331] design shader has unconnected port triag[8][1]
WARNING: [Synth 8-3331] design shader has unconnected port triag[8][0]
WARNING: [Synth 8-3331] design shader has unconnected port triag[7][11]
WARNING: [Synth 8-3331] design shader has unconnected port triag[7][10]
WARNING: [Synth 8-3331] design shader has unconnected port triag[7][9]
WARNING: [Synth 8-3331] design shader has unconnected port triag[7][8]
WARNING: [Synth 8-3331] design shader has unconnected port triag[7][7]
WARNING: [Synth 8-3331] design shader has unconnected port triag[7][6]
WARNING: [Synth 8-3331] design shader has unconnected port triag[7][5]
WARNING: [Synth 8-3331] design shader has unconnected port triag[7][4]
WARNING: [Synth 8-3331] design shader has unconnected port triag[7][3]
WARNING: [Synth 8-3331] design shader has unconnected port triag[7][2]
WARNING: [Synth 8-3331] design shader has unconnected port triag[7][1]
WARNING: [Synth 8-3331] design shader has unconnected port triag[7][0]
WARNING: [Synth 8-3331] design shader has unconnected port triag[6][11]
WARNING: [Synth 8-3331] design shader has unconnected port triag[6][10]
WARNING: [Synth 8-3331] design shader has unconnected port triag[6][9]
WARNING: [Synth 8-3331] design shader has unconnected port triag[6][8]
WARNING: [Synth 8-3331] design shader has unconnected port triag[6][7]
WARNING: [Synth 8-3331] design shader has unconnected port triag[6][6]
WARNING: [Synth 8-3331] design shader has unconnected port triag[6][5]
WARNING: [Synth 8-3331] design shader has unconnected port triag[6][4]
WARNING: [Synth 8-3331] design shader has unconnected port triag[6][3]
WARNING: [Synth 8-3331] design shader has unconnected port triag[6][2]
WARNING: [Synth 8-3331] design shader has unconnected port triag[6][1]
WARNING: [Synth 8-3331] design shader has unconnected port triag[6][0]
WARNING: [Synth 8-3331] design shader has unconnected port triag[5][11]
WARNING: [Synth 8-3331] design shader has unconnected port triag[5][10]
WARNING: [Synth 8-3331] design shader has unconnected port triag[5][9]
WARNING: [Synth 8-3331] design shader has unconnected port triag[5][8]
WARNING: [Synth 8-3331] design shader has unconnected port triag[5][7]
WARNING: [Synth 8-3331] design shader has unconnected port triag[5][6]
WARNING: [Synth 8-3331] design shader has unconnected port triag[5][5]
WARNING: [Synth 8-3331] design shader has unconnected port triag[5][4]
WARNING: [Synth 8-3331] design shader has unconnected port triag[5][3]
WARNING: [Synth 8-3331] design shader has unconnected port triag[5][2]
WARNING: [Synth 8-3331] design shader has unconnected port triag[5][1]
WARNING: [Synth 8-3331] design shader has unconnected port triag[5][0]
WARNING: [Synth 8-3331] design shader has unconnected port triag[4][11]
WARNING: [Synth 8-3331] design shader has unconnected port triag[4][10]
WARNING: [Synth 8-3331] design shader has unconnected port triag[4][9]
WARNING: [Synth 8-3331] design shader has unconnected port triag[4][8]
WARNING: [Synth 8-3331] design shader has unconnected port triag[4][7]
WARNING: [Synth 8-3331] design shader has unconnected port triag[4][6]
WARNING: [Synth 8-3331] design shader has unconnected port triag[4][5]
WARNING: [Synth 8-3331] design shader has unconnected port triag[4][4]
WARNING: [Synth 8-3331] design shader has unconnected port triag[4][3]
WARNING: [Synth 8-3331] design shader has unconnected port triag[4][2]
WARNING: [Synth 8-3331] design shader has unconnected port triag[4][1]
WARNING: [Synth 8-3331] design shader has unconnected port triag[4][0]
WARNING: [Synth 8-3331] design shader has unconnected port triag[3][11]
WARNING: [Synth 8-3331] design shader has unconnected port triag[3][10]
WARNING: [Synth 8-3331] design shader has unconnected port triag[3][9]
WARNING: [Synth 8-3331] design shader has unconnected port triag[3][8]
WARNING: [Synth 8-3331] design shader has unconnected port triag[3][7]
WARNING: [Synth 8-3331] design shader has unconnected port triag[3][6]
WARNING: [Synth 8-3331] design shader has unconnected port triag[3][5]
WARNING: [Synth 8-3331] design shader has unconnected port triag[3][4]
WARNING: [Synth 8-3331] design shader has unconnected port triag[3][3]
WARNING: [Synth 8-3331] design shader has unconnected port triag[3][2]
WARNING: [Synth 8-3331] design shader has unconnected port triag[3][1]
WARNING: [Synth 8-3331] design shader has unconnected port triag[3][0]
WARNING: [Synth 8-3331] design shader has unconnected port triag[2][11]
WARNING: [Synth 8-3331] design shader has unconnected port triag[2][10]
WARNING: [Synth 8-3331] design shader has unconnected port triag[2][9]
WARNING: [Synth 8-3331] design shader has unconnected port triag[2][8]
WARNING: [Synth 8-3331] design shader has unconnected port triag[2][7]
WARNING: [Synth 8-3331] design shader has unconnected port triag[2][6]
WARNING: [Synth 8-3331] design shader has unconnected port triag[2][5]
WARNING: [Synth 8-3331] design shader has unconnected port triag[2][4]
WARNING: [Synth 8-3331] design shader has unconnected port triag[2][3]
WARNING: [Synth 8-3331] design shader has unconnected port triag[2][2]
WARNING: [Synth 8-3331] design shader has unconnected port triag[2][1]
WARNING: [Synth 8-3331] design shader has unconnected port triag[2][0]
WARNING: [Synth 8-3331] design shader has unconnected port triag[1][11]
WARNING: [Synth 8-3331] design shader has unconnected port triag[1][10]
WARNING: [Synth 8-3331] design shader has unconnected port triag[1][9]
WARNING: [Synth 8-3331] design shader has unconnected port triag[1][8]
WARNING: [Synth 8-3331] design shader has unconnected port triag[1][7]
WARNING: [Synth 8-3331] design shader has unconnected port triag[1][6]
WARNING: [Synth 8-3331] design shader has unconnected port triag[1][5]
WARNING: [Synth 8-3331] design shader has unconnected port triag[1][4]
WARNING: [Synth 8-3331] design shader has unconnected port triag[1][3]
WARNING: [Synth 8-3331] design shader has unconnected port triag[1][2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 849.621 ; gain = 244.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 854.281 ; gain = 248.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 854.281 ; gain = 248.750
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/div_16/div_16/divider_in_context.xdc] for cell 'my_cv/rgb2hsv_red/hue_div1'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/div_16/div_16/divider_in_context.xdc] for cell 'my_cv/rgb2hsv_red/hue_div1'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/div_16/div_16/divider_in_context.xdc] for cell 'my_cv/rgb2hsv_red/hue_div2'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/div_16/div_16/divider_in_context.xdc] for cell 'my_cv/rgb2hsv_red/hue_div2'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/div_16/div_16/divider_in_context.xdc] for cell 'my_cv/rgb2hsv_green/hue_div1'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/div_16/div_16/divider_in_context.xdc] for cell 'my_cv/rgb2hsv_green/hue_div1'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/div_16/div_16/divider_in_context.xdc] for cell 'my_cv/rgb2hsv_green/hue_div2'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/div_16/div_16/divider_in_context.xdc] for cell 'my_cv/rgb2hsv_green/hue_div2'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/model_rotation/model_rotation/model_rotation_in_context.xdc] for cell 'my_graphics/my_trans/vertex1/rotation'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/model_rotation/model_rotation/model_rotation_in_context.xdc] for cell 'my_graphics/my_trans/vertex1/rotation'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/model_rotation/model_rotation/model_rotation_in_context.xdc] for cell 'my_graphics/my_trans/vertex2/rotation'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/model_rotation/model_rotation/model_rotation_in_context.xdc] for cell 'my_graphics/my_trans/vertex2/rotation'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/model_rotation/model_rotation/model_rotation_in_context.xdc] for cell 'my_graphics/my_trans/vertex3/rotation'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/model_rotation/model_rotation/model_rotation_in_context.xdc] for cell 'my_graphics/my_trans/vertex3/rotation'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/model_rotation/model_rotation/model_rotation_in_context.xdc] for cell 'my_graphics/my_trans/normal1/rotation'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/model_rotation/model_rotation/model_rotation_in_context.xdc] for cell 'my_graphics/my_trans/normal1/rotation'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/div_rom/div_rom/div_rom_in_context.xdc] for cell 'my_graphics/my_shader/my_div_rom'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/div_rom/div_rom/div_rom_in_context.xdc] for cell 'my_graphics/my_shader/my_div_rom'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc] for cell 'hdmi'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc] for cell 'hdmi'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/sqrt_rom/sqrt_rom/sqrt_rom_in_context.xdc] for cell 'my_graphics/my_shader/my_sqrt_rom_top'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/sqrt_rom/sqrt_rom/sqrt_rom_in_context.xdc] for cell 'my_graphics/my_shader/my_sqrt_rom_top'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/sqrt_rom/sqrt_rom/sqrt_rom_in_context.xdc] for cell 'my_graphics/my_shader/my_sqrt_rom_bottom'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/sqrt_rom/sqrt_rom/sqrt_rom_in_context.xdc] for cell 'my_graphics/my_shader/my_sqrt_rom_bottom'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/z_interp_divider/z_interp_divider/z_interp_divider_in_context.xdc] for cell 'my_graphics/my_rasterize/my_div'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/z_interp_divider/z_interp_divider/z_interp_divider_in_context.xdc] for cell 'my_graphics/my_rasterize/my_div'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_divider/projection_divider/projection_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex1/divider2_x'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_divider/projection_divider/projection_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex1/divider2_x'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_divider/projection_divider/projection_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex1/divider2_y'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_divider/projection_divider/projection_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex1/divider2_y'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_divider/projection_divider/projection_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex2/divider2_x'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_divider/projection_divider/projection_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex2/divider2_x'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_divider/projection_divider/projection_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex2/divider2_y'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_divider/projection_divider/projection_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex2/divider2_y'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_divider/projection_divider/projection_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex3/divider2_x'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_divider/projection_divider/projection_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex3/divider2_x'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_divider/projection_divider/projection_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex3/divider2_y'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_divider/projection_divider/projection_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex3/divider2_y'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/frame_buffer_1/frame_buffer/frame_buffer_in_context.xdc] for cell 'my_graphics/my_manager/buffer0'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/frame_buffer_1/frame_buffer/frame_buffer_in_context.xdc] for cell 'my_graphics/my_manager/buffer0'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/frame_buffer_1/frame_buffer/frame_buffer_in_context.xdc] for cell 'my_graphics/my_manager/buffer1'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/frame_buffer_1/frame_buffer/frame_buffer_in_context.xdc] for cell 'my_graphics/my_manager/buffer1'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/centroid_div/centroid_div/centroid_div_in_context.xdc] for cell 'my_cv/centroid_red/xcenter'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/centroid_div/centroid_div/centroid_div_in_context.xdc] for cell 'my_cv/centroid_red/xcenter'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/centroid_div/centroid_div/centroid_div_in_context.xdc] for cell 'my_cv/centroid_red/ycenter'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/centroid_div/centroid_div/centroid_div_in_context.xdc] for cell 'my_cv/centroid_red/ycenter'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/centroid_div/centroid_div/centroid_div_in_context.xdc] for cell 'my_cv/centroid_green/xcenter'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/centroid_div/centroid_div/centroid_div_in_context.xdc] for cell 'my_cv/centroid_green/xcenter'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/centroid_div/centroid_div/centroid_div_in_context.xdc] for cell 'my_cv/centroid_green/ycenter'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/centroid_div/centroid_div/centroid_div_in_context.xdc] for cell 'my_cv/centroid_green/ycenter'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'my_cv/my_fifo'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'my_cv/my_fifo'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/vio/vio/vio_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/vio/vio/vio_in_context.xdc] for cell 'vio'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/banana_rom1/banana_rom1/banana_rom1_in_context.xdc] for cell 'my_graphics/my_tri_source/thanos1'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/banana_rom1/banana_rom1/banana_rom1_in_context.xdc] for cell 'my_graphics/my_tri_source/thanos1'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/banana_rom2/banana_rom2/banana_rom2_in_context.xdc] for cell 'my_graphics/my_tri_source/thanos2'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/banana_rom2/banana_rom2/banana_rom2_in_context.xdc] for cell 'my_graphics/my_tri_source/thanos2'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/demo_rom3/demo_rom3/demo_rom3_in_context.xdc] for cell 'my_graphics/my_tri_source/cube'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/demo_rom3/demo_rom3/demo_rom3_in_context.xdc] for cell 'my_graphics/my_tri_source/cube'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/demo_rom2/demo_rom2/demo_rom2_in_context.xdc] for cell 'my_graphics/my_tri_source/suit'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/demo_rom2/demo_rom2/demo_rom2_in_context.xdc] for cell 'my_graphics/my_tri_source/suit'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/demo_rom1/demo_rom1/demo_rom1_in_context.xdc] for cell 'my_graphics/my_tri_source/mobius'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/demo_rom1/demo_rom1/demo_rom1_in_context.xdc] for cell 'my_graphics/my_tri_source/mobius'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_cone_divider/projection_cone_divider/projection_cone_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex1/divider'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_cone_divider/projection_cone_divider/projection_cone_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex1/divider'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_cone_divider/projection_cone_divider/projection_cone_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex2/divider'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_cone_divider/projection_cone_divider/projection_cone_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex2/divider'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_cone_divider/projection_cone_divider/projection_cone_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex3/divider'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_cone_divider/projection_cone_divider/projection_cone_divider_in_context.xdc] for cell 'my_graphics/my_projection/vertex3/divider'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_sqrt/projection_sqrt/projection_sqrt_in_context.xdc] for cell 'my_graphics/my_projection/vertex1/my_sqrt'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_sqrt/projection_sqrt/projection_sqrt_in_context.xdc] for cell 'my_graphics/my_projection/vertex1/my_sqrt'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_sqrt/projection_sqrt/projection_sqrt_in_context.xdc] for cell 'my_graphics/my_projection/vertex2/my_sqrt'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_sqrt/projection_sqrt/projection_sqrt_in_context.xdc] for cell 'my_graphics/my_projection/vertex2/my_sqrt'
Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_sqrt/projection_sqrt/projection_sqrt_in_context.xdc] for cell 'my_graphics/my_projection/vertex3/my_sqrt'
Finished Parsing XDC File [c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/projection_sqrt/projection_sqrt/projection_sqrt_in_context.xdc] for cell 'my_graphics/my_projection/vertex3/my_sqrt'
Parsing XDC File [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
Finished Parsing XDC File [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1023.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1023.199 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_cv/my_fifo' at clock pin 'rd_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_cv/centroid_green/xcenter' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_cv/centroid_green/ycenter' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_cv/centroid_red/xcenter' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_cv/centroid_red/ycenter' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_cv/rgb2hsv_green/hue_div1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_cv/rgb2hsv_green/hue_div2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_cv/rgb2hsv_red/hue_div1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_cv/rgb2hsv_red/hue_div2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_graphics/my_manager/buffer0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_graphics/my_manager/buffer1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_projection/vertex1/divider' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_projection/vertex1/divider2_x' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_projection/vertex1/divider2_y' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_projection/vertex1/my_sqrt' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_projection/vertex2/divider' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_projection/vertex2/divider2_x' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_projection/vertex2/divider2_y' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_projection/vertex2/my_sqrt' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_projection/vertex3/divider' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_projection/vertex3/divider2_x' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_projection/vertex3/divider2_y' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_projection/vertex3/my_sqrt' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_rasterize/my_div' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_graphics/my_shader/my_div_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_graphics/my_shader/my_sqrt_rom_bottom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_graphics/my_shader/my_sqrt_rom_top' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_trans/normal1/rotation' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_trans/vertex1/rotation' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_trans/vertex2/rotation' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_graphics/my_trans/vertex3/rotation' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_graphics/my_tri_source/cube' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_graphics/my_tri_source/mobius' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_graphics/my_tri_source/suit' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_graphics/my_tri_source/thanos1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_graphics/my_tri_source/thanos2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1034.652 ; gain = 429.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1034.652 ; gain = 429.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  c:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/hdmi_render/hdmi_render/hdmi_render_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for my_cv/rgb2hsv_red/hue_div1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_cv/rgb2hsv_green/hue_div1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_cv/rgb2hsv_red/hue_div2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_cv/rgb2hsv_green/hue_div2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_trans/vertex1/rotation. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_trans/vertex2/rotation. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_trans/vertex3/rotation. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_trans/normal1/rotation. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_shader/my_div_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_shader/my_sqrt_rom_bottom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_shader/my_sqrt_rom_top. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_rasterize/my_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_projection/vertex1/divider2_x. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_projection/vertex2/divider2_x. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_projection/vertex3/divider2_x. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_projection/vertex1/divider2_y. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_projection/vertex2/divider2_y. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_projection/vertex3/divider2_y. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_manager/buffer0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_manager/buffer1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_cv/centroid_red/xcenter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_cv/centroid_green/xcenter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_cv/centroid_red/ycenter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_cv/centroid_green/ycenter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_cv/my_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_tri_source/thanos1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_tri_source/thanos2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_tri_source/cube. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_tri_source/suit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_tri_source/mobius. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_projection/vertex1/divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_projection/vertex2/divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_projection/vertex3/divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_projection/vertex1/my_sqrt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_projection/vertex2/my_sqrt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_graphics/my_projection/vertex3/my_sqrt. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1034.652 ; gain = 429.121
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:174]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:174]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:174]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:174]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:174]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:174]
INFO: [Synth 8-802] inferred FSM for state register 'count_reg' in module 'msb'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:160]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:160]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:150]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:150]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:100]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:100]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:181]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:160]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:160]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:150]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:150]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:100]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:100]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:181]
INFO: [Synth 8-802] inferred FSM for state register 'FSM_state_reg' in module 'camera_read'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/detect_motion.sv:58]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/detect_motion.sv:57]
INFO: [Synth 8-4471] merging register 'rpy_reg[1][0][11:0]' into 'rpy_reg[0][0][11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:64]
INFO: [Synth 8-4471] merging register 'rpy_reg[1][1][11:0]' into 'rpy_reg[1][2][11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:64]
INFO: [Synth 8-4471] merging register 'rpy_reg[0][2][11:0]' into 'rpy_reg[1][2][11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:64]
INFO: [Synth 8-4471] merging register 'rpy_reg[0][1][11:0]' into 'rpy_reg[1][2][11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:64]
INFO: [Synth 8-4471] merging register 'world_trans_reg[1][1][11:0]' into 'world_trans_reg[1][2][11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:81]
INFO: [Synth 8-4471] merging register 'world_trans_reg[1][0][11:0]' into 'world_trans_reg[1][2][11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:81]
INFO: [Synth 8-4471] merging register 'world_trans_reg[0][2][11:0]' into 'world_trans_reg[1][2][11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:81]
INFO: [Synth 8-4471] merging register 'world_trans_reg[0][1][11:0]' into 'world_trans_reg[1][2][11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:81]
INFO: [Synth 8-4471] merging register 'world_trans_reg[0][0][11:0]' into 'world_trans_reg[1][2][11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:81]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/game_logic.sv:45]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                            00001 |                             0001
                 iSTATE2 |                            00010 |                             0010
                 iSTATE3 |                            00100 |                             0011
                 iSTATE0 |                            01000 |                             0100
*
                  iSTATE |                            10000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'count_reg' using encoding 'one-hot' in module 'msb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FRAME_START |                                0 |                               00
             ROW_CAPTURE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FSM_state_reg' using encoding 'sequential' in module 'camera_read'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1034.652 ; gain = 429.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     48 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 6     
	   3 Input     13 Bit       Adders := 9     
	   2 Input     12 Bit       Adders := 25    
	   3 Input     12 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              384 Bit    Registers := 1     
	              360 Bit    Registers := 2     
	              336 Bit    Registers := 6     
	               72 Bit    Registers := 1     
	               67 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 5     
	               45 Bit    Registers := 3     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 22    
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 29    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 102   
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 116   
	                7 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 44    
+---Multipliers : 
	                32x32  Multipliers := 2     
	                12x40  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 21    
	   4 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 45    
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 24    
	   3 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 93    
	   3 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
Module pipeline__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module graphics_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module triangle_source 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module transformation_vertex__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module transformation_vertex__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module transformation_vertex__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module transformation_vertex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module pipeline__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module pipeline__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              336 Bit    Registers := 1     
Module pipeline__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module project_vertex_cone__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 18    
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
Module project_vertex_cone__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 18    
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
Module project_vertex_cone 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 18    
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
Module pipeline__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module msb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pipeline__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module eight_msb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module shader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               12 Bit    Registers := 11    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module get_min 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
Module get_max 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
Module get_area 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
Module pipeline__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              360 Bit    Registers := 1     
Module pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module pipeline__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module pipeline__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              384 Bit    Registers := 1     
Module rasterize 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pipeline__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module pipeline__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module frame_buffer_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module graphics_subsystem 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 11    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 9     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module pipeline__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module rgb2hsv__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 55    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module rgb2hsv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 55    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module centroid__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module centroid 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module camera_read 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module computer_vision 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module pipeline__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module pipeline__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module cv2render 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 8     
Module xvga 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module display_height 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module five_sec_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pipeline__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module detect_motion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module game_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                12x40  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'rgb2hsv_red/delta_reg[7:0]' into 'rgb2hsv_red/delta_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:142]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/delta_reg[7:0]' into 'rgb2hsv_green/delta_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:142]
INFO: [Synth 8-4471] merging register 'centroid_green/last_frame_done_reg' into 'centroid_red/last_frame_done_reg' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/centroid.sv:65]
INFO: [Synth 8-4471] merging register 'rgb2hsv_red/delta_reg[7:0]' into 'rgb2hsv_red/delta_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:142]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/delta_reg[7:0]' into 'rgb2hsv_green/delta_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:142]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/my_b_reg[7:0]' into 'rgb2hsv_red/my_b_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:121]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/my_g_reg[7:0]' into 'rgb2hsv_red/my_g_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:121]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/my_r_reg[7:0]' into 'rgb2hsv_red/my_r_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:121]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/my_b_delay1_reg[7:0]' into 'rgb2hsv_red/my_b_delay1_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:124]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/my_g_delay1_reg[7:0]' into 'rgb2hsv_red/my_g_delay1_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:124]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/my_r_delay1_reg[7:0]' into 'rgb2hsv_red/my_r_delay1_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:124]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/my_b_delay2_reg[7:0]' into 'rgb2hsv_red/my_b_delay2_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:140]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/my_g_delay2_reg[7:0]' into 'rgb2hsv_red/my_g_delay2_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:140]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/my_r_delay2_reg[7:0]' into 'rgb2hsv_red/my_r_delay2_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:140]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/min_reg[7:0]' into 'rgb2hsv_red/min_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:133]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/max_reg[7:0]' into 'rgb2hsv_red/max_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:127]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[0][7:0]' into 'rgb2hsv_red/v_delay_reg[0][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/delta_reg[7:0]' into 'rgb2hsv_red/delta_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:142]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[1][7:0]' into 'rgb2hsv_red/v_delay_reg[1][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[2][7:0]' into 'rgb2hsv_red/v_delay_reg[2][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/s_top_reg[15:0]' into 'rgb2hsv_red/s_top_reg[15:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:75]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[3][7:0]' into 'rgb2hsv_red/v_delay_reg[3][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_bottom_reg[15:0]' into 'rgb2hsv_red/h_bottom_reg[15:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:98]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[4][7:0]' into 'rgb2hsv_red/v_delay_reg[4][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/s_bottom_reg[15:0]' into 'rgb2hsv_red/s_bottom_reg[15:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:73]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[5][7:0]' into 'rgb2hsv_red/v_delay_reg[5][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[0][7:0]' into 'rgb2hsv_red/h_add_reg[0][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[6][7:0]' into 'rgb2hsv_red/v_delay_reg[6][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[1][7:0]' into 'rgb2hsv_red/h_add_reg[1][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[7][7:0]' into 'rgb2hsv_red/v_delay_reg[7][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[2][7:0]' into 'rgb2hsv_red/h_add_reg[2][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_top_reg[15:0]' into 'rgb2hsv_red/h_top_reg[15:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:100]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[8][7:0]' into 'rgb2hsv_red/v_delay_reg[8][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[3][7:0]' into 'rgb2hsv_red/h_add_reg[3][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[9][7:0]' into 'rgb2hsv_red/v_delay_reg[9][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[4][7:0]' into 'rgb2hsv_red/h_add_reg[4][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[10][7:0]' into 'rgb2hsv_red/v_delay_reg[10][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[5][7:0]' into 'rgb2hsv_red/h_add_reg[5][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[11][7:0]' into 'rgb2hsv_red/v_delay_reg[11][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[6][7:0]' into 'rgb2hsv_red/h_add_reg[6][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[12][7:0]' into 'rgb2hsv_red/v_delay_reg[12][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[7][7:0]' into 'rgb2hsv_red/h_add_reg[7][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[13][7:0]' into 'rgb2hsv_red/v_delay_reg[13][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[8][7:0]' into 'rgb2hsv_red/h_add_reg[8][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[14][7:0]' into 'rgb2hsv_red/v_delay_reg[14][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[9][7:0]' into 'rgb2hsv_red/h_add_reg[9][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[15][7:0]' into 'rgb2hsv_red/v_delay_reg[15][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[10][7:0]' into 'rgb2hsv_red/h_add_reg[10][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[16][7:0]' into 'rgb2hsv_red/v_delay_reg[16][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[11][7:0]' into 'rgb2hsv_red/h_add_reg[11][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[17][7:0]' into 'rgb2hsv_red/v_delay_reg[17][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[12][7:0]' into 'rgb2hsv_red/h_add_reg[12][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[18][7:0]' into 'rgb2hsv_red/v_delay_reg[18][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[13][7:0]' into 'rgb2hsv_red/h_add_reg[13][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_delay_reg[19][7:0]' into 'rgb2hsv_red/v_delay_reg[19][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:141]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[14][7:0]' into 'rgb2hsv_red/h_add_reg[14][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/v_reg[7:0]' into 'rgb2hsv_red/v_reg[7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:190]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[15][7:0]' into 'rgb2hsv_red/h_add_reg[15][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[16][7:0]' into 'rgb2hsv_red/h_add_reg[16][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[17][7:0]' into 'rgb2hsv_red/h_add_reg[17][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-4471] merging register 'rgb2hsv_green/h_add_reg[18][7:0]' into 'rgb2hsv_red/h_add_reg[18][7:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/sources_1/new/rgb2hsv.sv:152]
INFO: [Synth 8-5546] ROM "p_1_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_1_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_1_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_1_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'vertex1/vx_reg[11:0]' into 'vertex1/vx_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:157]
INFO: [Synth 8-4471] merging register 'vertex1/vx_reg[11:0]' into 'vertex1/vx_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:157]
INFO: [Synth 8-4471] merging register 'vertex1/ux_reg[11:0]' into 'vertex1/ux_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:154]
INFO: [Synth 8-4471] merging register 'vertex1/vy_reg[11:0]' into 'vertex1/vy_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:158]
INFO: [Synth 8-4471] merging register 'vertex1/vy_reg[11:0]' into 'vertex1/vy_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:158]
INFO: [Synth 8-4471] merging register 'vertex1/uy_reg[11:0]' into 'vertex1/uy_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:155]
INFO: [Synth 8-4471] merging register 'vertex1/vz_reg[11:0]' into 'vertex1/vz_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:159]
INFO: [Synth 8-4471] merging register 'vertex1/vx_reg[11:0]' into 'vertex1/vx_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:157]
INFO: [Synth 8-4471] merging register 'vertex1/vy_reg[11:0]' into 'vertex1/vy_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:158]
INFO: [Synth 8-4471] merging register 'vertex2/ux_reg[11:0]' into 'vertex1/ux_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:154]
INFO: [Synth 8-4471] merging register 'vertex2/uy_reg[11:0]' into 'vertex1/uy_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:155]
INFO: [Synth 8-4471] merging register 'vertex2/vx_reg[11:0]' into 'vertex2/vx_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:157]
INFO: [Synth 8-4471] merging register 'vertex2/vx_reg[11:0]' into 'vertex2/vx_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:157]
INFO: [Synth 8-4471] merging register 'vertex2/ux_reg[11:0]' into 'vertex1/ux_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:154]
INFO: [Synth 8-4471] merging register 'vertex2/vy_reg[11:0]' into 'vertex2/vy_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:158]
INFO: [Synth 8-4471] merging register 'vertex2/vy_reg[11:0]' into 'vertex2/vy_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:158]
INFO: [Synth 8-4471] merging register 'vertex2/uy_reg[11:0]' into 'vertex1/uy_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:155]
INFO: [Synth 8-4471] merging register 'vertex2/vz_reg[11:0]' into 'vertex2/vz_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:159]
INFO: [Synth 8-4471] merging register 'vertex2/vx_reg[11:0]' into 'vertex2/vx_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:157]
INFO: [Synth 8-4471] merging register 'vertex2/vy_reg[11:0]' into 'vertex2/vy_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:158]
INFO: [Synth 8-4471] merging register 'vertex3/ux_reg[11:0]' into 'vertex1/ux_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:154]
INFO: [Synth 8-4471] merging register 'vertex3/uy_reg[11:0]' into 'vertex1/uy_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:155]
INFO: [Synth 8-4471] merging register 'vertex3/vx_reg[11:0]' into 'vertex3/vx_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:157]
INFO: [Synth 8-4471] merging register 'vertex3/vx_reg[11:0]' into 'vertex3/vx_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:157]
INFO: [Synth 8-4471] merging register 'vertex3/ux_reg[11:0]' into 'vertex1/ux_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:154]
INFO: [Synth 8-4471] merging register 'vertex3/vy_reg[11:0]' into 'vertex3/vy_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:158]
INFO: [Synth 8-4471] merging register 'vertex3/vy_reg[11:0]' into 'vertex3/vy_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:158]
INFO: [Synth 8-4471] merging register 'vertex3/uy_reg[11:0]' into 'vertex1/uy_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:155]
INFO: [Synth 8-4471] merging register 'vertex3/vz_reg[11:0]' into 'vertex3/vz_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:159]
INFO: [Synth 8-4471] merging register 'vertex3/vx_reg[11:0]' into 'vertex3/vx_reg[11:0]' [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/project_vertex_cone.sv:157]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP vertex1/pz2, operation Mode is: A*B2.
DSP Report: register vertex1/vz_reg is absorbed into DSP vertex1/pz2.
DSP Report: operator vertex1/pz2 is absorbed into DSP vertex1/pz2.
DSP Report: Generating DSP vertex1/pz1, operation Mode is: C+A*B.
DSP Report: operator vertex1/pz1 is absorbed into DSP vertex1/pz1.
DSP Report: operator vertex1/pz2 is absorbed into DSP vertex1/pz1.
DSP Report: Generating DSP vertex1/px2, operation Mode is: A*B2.
DSP Report: register vertex1/vx_reg is absorbed into DSP vertex1/px2.
DSP Report: operator vertex1/px2 is absorbed into DSP vertex1/px2.
DSP Report: Generating DSP vertex1/px1, operation Mode is: C+A*B2.
DSP Report: register vertex1/ux_reg is absorbed into DSP vertex1/px1.
DSP Report: operator vertex1/px1 is absorbed into DSP vertex1/px1.
DSP Report: operator vertex1/px2 is absorbed into DSP vertex1/px1.
DSP Report: Generating DSP vertex1/numerator2_x_reg, operation Mode is: (A2*(B:0x57a))'.
DSP Report: register vertex1/px_reg is absorbed into DSP vertex1/numerator2_x_reg.
DSP Report: register vertex1/numerator2_x_reg is absorbed into DSP vertex1/numerator2_x_reg.
DSP Report: operator vertex1/numerator2_x0 is absorbed into DSP vertex1/numerator2_x_reg.
DSP Report: Generating DSP vertex1/py2, operation Mode is: A*B2.
DSP Report: register vertex1/vy_reg is absorbed into DSP vertex1/py2.
DSP Report: operator vertex1/py2 is absorbed into DSP vertex1/py2.
DSP Report: Generating DSP vertex1/py1, operation Mode is: C+A*B2.
DSP Report: register vertex1/uy_reg is absorbed into DSP vertex1/py1.
DSP Report: operator vertex1/py1 is absorbed into DSP vertex1/py1.
DSP Report: operator vertex1/py2 is absorbed into DSP vertex1/py1.
DSP Report: Generating DSP vertex1/numerator2_y_reg, operation Mode is: (A2*(B:0x57a))'.
DSP Report: register vertex1/py_reg is absorbed into DSP vertex1/numerator2_y_reg.
DSP Report: register vertex1/numerator2_y_reg is absorbed into DSP vertex1/numerator2_y_reg.
DSP Report: operator vertex1/numerator2_y0 is absorbed into DSP vertex1/numerator2_y_reg.
DSP Report: Generating DSP vertex1/b2, operation Mode is: A*B.
DSP Report: operator vertex1/b2 is absorbed into DSP vertex1/b2.
DSP Report: Generating DSP vertex1/b0, operation Mode is: C+A*B.
DSP Report: operator vertex1/b0 is absorbed into DSP vertex1/b0.
DSP Report: operator vertex1/b2 is absorbed into DSP vertex1/b0.
DSP Report: Generating DSP vertex1/b_reg, operation Mode is: (PCIN-A*B)'.
DSP Report: register vertex1/b_reg is absorbed into DSP vertex1/b_reg.
DSP Report: operator vertex1/b0 is absorbed into DSP vertex1/b_reg.
DSP Report: operator vertex1/b1 is absorbed into DSP vertex1/b_reg.
DSP Report: Generating DSP vertex1/c2, operation Mode is: A*B2.
DSP Report: register vertex1/vy_reg is absorbed into DSP vertex1/c2.
DSP Report: operator vertex1/c2 is absorbed into DSP vertex1/c2.
DSP Report: Generating DSP vertex1/c0, operation Mode is: C+A*B2.
DSP Report: register vertex1/vx_reg is absorbed into DSP vertex1/c0.
DSP Report: operator vertex1/c0 is absorbed into DSP vertex1/c0.
DSP Report: operator vertex1/c2 is absorbed into DSP vertex1/c0.
DSP Report: Generating DSP vertex1/c_reg, operation Mode is: (PCIN-A*B)'.
DSP Report: register vertex1/c_reg is absorbed into DSP vertex1/c_reg.
DSP Report: operator vertex1/c0 is absorbed into DSP vertex1/c_reg.
DSP Report: operator vertex1/c1 is absorbed into DSP vertex1/c_reg.
DSP Report: Generating DSP vertex1/a2, operation Mode is: A*B.
DSP Report: operator vertex1/a2 is absorbed into DSP vertex1/a2.
DSP Report: Generating DSP vertex1/a0, operation Mode is: C+A*B.
DSP Report: operator vertex1/a0 is absorbed into DSP vertex1/a0.
DSP Report: operator vertex1/a2 is absorbed into DSP vertex1/a0.
DSP Report: Generating DSP vertex1/a_reg, operation Mode is: (PCIN-A*B)'.
DSP Report: register vertex1/a_reg is absorbed into DSP vertex1/a_reg.
DSP Report: operator vertex1/a0 is absorbed into DSP vertex1/a_reg.
DSP Report: operator vertex1/a1 is absorbed into DSP vertex1/a_reg.
DSP Report: Generating DSP vertex1/discriminant1, operation Mode is: A*B.
DSP Report: operator vertex1/discriminant1 is absorbed into DSP vertex1/discriminant1.
DSP Report: operator vertex1/discriminant1 is absorbed into DSP vertex1/discriminant1.
DSP Report: Generating DSP vertex1/discriminant1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vertex1/discriminant1 is absorbed into DSP vertex1/discriminant1.
DSP Report: operator vertex1/discriminant1 is absorbed into DSP vertex1/discriminant1.
DSP Report: Generating DSP vertex1/discriminant1, operation Mode is: A*B.
DSP Report: operator vertex1/discriminant1 is absorbed into DSP vertex1/discriminant1.
DSP Report: operator vertex1/discriminant1 is absorbed into DSP vertex1/discriminant1.
DSP Report: Generating DSP vertex1/discriminant1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vertex1/discriminant1 is absorbed into DSP vertex1/discriminant1.
DSP Report: operator vertex1/discriminant1 is absorbed into DSP vertex1/discriminant1.
DSP Report: Generating DSP vertex2/pz2, operation Mode is: A*B2.
DSP Report: register vertex2/vz_reg is absorbed into DSP vertex2/pz2.
DSP Report: operator vertex2/pz2 is absorbed into DSP vertex2/pz2.
DSP Report: Generating DSP vertex2/pz1, operation Mode is: C+A*B.
DSP Report: operator vertex2/pz1 is absorbed into DSP vertex2/pz1.
DSP Report: operator vertex2/pz2 is absorbed into DSP vertex2/pz1.
DSP Report: Generating DSP vertex2/px2, operation Mode is: A*B2.
DSP Report: register vertex2/vx_reg is absorbed into DSP vertex2/px2.
DSP Report: operator vertex2/px2 is absorbed into DSP vertex2/px2.
DSP Report: Generating DSP vertex2/px1, operation Mode is: C+A*B2.
DSP Report: register vertex1/ux_reg is absorbed into DSP vertex2/px1.
DSP Report: operator vertex2/px1 is absorbed into DSP vertex2/px1.
DSP Report: operator vertex2/px2 is absorbed into DSP vertex2/px1.
DSP Report: Generating DSP vertex2/numerator2_x_reg, operation Mode is: (A2*(B:0x57a))'.
DSP Report: register vertex2/px_reg is absorbed into DSP vertex2/numerator2_x_reg.
DSP Report: register vertex2/numerator2_x_reg is absorbed into DSP vertex2/numerator2_x_reg.
DSP Report: operator vertex2/numerator2_x0 is absorbed into DSP vertex2/numerator2_x_reg.
DSP Report: Generating DSP vertex2/py2, operation Mode is: A*B2.
DSP Report: register vertex2/vy_reg is absorbed into DSP vertex2/py2.
DSP Report: operator vertex2/py2 is absorbed into DSP vertex2/py2.
DSP Report: Generating DSP vertex2/py1, operation Mode is: C+A*B2.
DSP Report: register vertex1/uy_reg is absorbed into DSP vertex2/py1.
DSP Report: operator vertex2/py1 is absorbed into DSP vertex2/py1.
DSP Report: operator vertex2/py2 is absorbed into DSP vertex2/py1.
DSP Report: Generating DSP vertex2/numerator2_y_reg, operation Mode is: (A2*(B:0x57a))'.
DSP Report: register vertex2/py_reg is absorbed into DSP vertex2/numerator2_y_reg.
DSP Report: register vertex2/numerator2_y_reg is absorbed into DSP vertex2/numerator2_y_reg.
DSP Report: operator vertex2/numerator2_y0 is absorbed into DSP vertex2/numerator2_y_reg.
DSP Report: Generating DSP vertex2/b2, operation Mode is: A*B.
DSP Report: operator vertex2/b2 is absorbed into DSP vertex2/b2.
DSP Report: Generating DSP vertex2/b0, operation Mode is: C+A*B.
DSP Report: operator vertex2/b0 is absorbed into DSP vertex2/b0.
DSP Report: operator vertex2/b2 is absorbed into DSP vertex2/b0.
DSP Report: Generating DSP vertex2/b_reg, operation Mode is: (PCIN-A*B)'.
DSP Report: register vertex2/b_reg is absorbed into DSP vertex2/b_reg.
DSP Report: operator vertex2/b0 is absorbed into DSP vertex2/b_reg.
DSP Report: operator vertex2/b1 is absorbed into DSP vertex2/b_reg.
DSP Report: Generating DSP vertex2/c2, operation Mode is: A*B2.
DSP Report: register vertex2/vy_reg is absorbed into DSP vertex2/c2.
DSP Report: operator vertex2/c2 is absorbed into DSP vertex2/c2.
DSP Report: Generating DSP vertex2/c0, operation Mode is: C+A*B2.
DSP Report: register vertex2/vx_reg is absorbed into DSP vertex2/c0.
DSP Report: operator vertex2/c0 is absorbed into DSP vertex2/c0.
DSP Report: operator vertex2/c2 is absorbed into DSP vertex2/c0.
DSP Report: Generating DSP vertex2/c_reg, operation Mode is: (PCIN-A*B)'.
DSP Report: register vertex2/c_reg is absorbed into DSP vertex2/c_reg.
DSP Report: operator vertex2/c0 is absorbed into DSP vertex2/c_reg.
DSP Report: operator vertex2/c1 is absorbed into DSP vertex2/c_reg.
DSP Report: Generating DSP vertex2/a2, operation Mode is: A*B.
DSP Report: operator vertex2/a2 is absorbed into DSP vertex2/a2.
DSP Report: Generating DSP vertex2/a0, operation Mode is: C+A*B.
DSP Report: operator vertex2/a0 is absorbed into DSP vertex2/a0.
DSP Report: operator vertex2/a2 is absorbed into DSP vertex2/a0.
DSP Report: Generating DSP vertex2/a_reg, operation Mode is: (PCIN-A*B)'.
DSP Report: register vertex2/a_reg is absorbed into DSP vertex2/a_reg.
DSP Report: operator vertex2/a0 is absorbed into DSP vertex2/a_reg.
DSP Report: operator vertex2/a1 is absorbed into DSP vertex2/a_reg.
DSP Report: Generating DSP vertex2/discriminant1, operation Mode is: A*B.
DSP Report: operator vertex2/discriminant1 is absorbed into DSP vertex2/discriminant1.
DSP Report: operator vertex2/discriminant1 is absorbed into DSP vertex2/discriminant1.
DSP Report: Generating DSP vertex2/discriminant1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vertex2/discriminant1 is absorbed into DSP vertex2/discriminant1.
DSP Report: operator vertex2/discriminant1 is absorbed into DSP vertex2/discriminant1.
DSP Report: Generating DSP vertex2/discriminant1, operation Mode is: A*B.
DSP Report: operator vertex2/discriminant1 is absorbed into DSP vertex2/discriminant1.
DSP Report: operator vertex2/discriminant1 is absorbed into DSP vertex2/discriminant1.
DSP Report: Generating DSP vertex2/discriminant1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vertex2/discriminant1 is absorbed into DSP vertex2/discriminant1.
DSP Report: operator vertex2/discriminant1 is absorbed into DSP vertex2/discriminant1.
DSP Report: Generating DSP vertex3/pz2, operation Mode is: A*B2.
DSP Report: register vertex3/vz_reg is absorbed into DSP vertex3/pz2.
DSP Report: operator vertex3/pz2 is absorbed into DSP vertex3/pz2.
DSP Report: Generating DSP vertex3/pz1, operation Mode is: C+A*B.
DSP Report: operator vertex3/pz1 is absorbed into DSP vertex3/pz1.
DSP Report: operator vertex3/pz2 is absorbed into DSP vertex3/pz1.
DSP Report: Generating DSP vertex3/px2, operation Mode is: A*B2.
DSP Report: register vertex3/vx_reg is absorbed into DSP vertex3/px2.
DSP Report: operator vertex3/px2 is absorbed into DSP vertex3/px2.
DSP Report: Generating DSP vertex3/px1, operation Mode is: C+A*B2.
DSP Report: register vertex1/ux_reg is absorbed into DSP vertex3/px1.
DSP Report: operator vertex3/px1 is absorbed into DSP vertex3/px1.
DSP Report: operator vertex3/px2 is absorbed into DSP vertex3/px1.
DSP Report: Generating DSP vertex3/numerator2_x_reg, operation Mode is: (A2*(B:0x57a))'.
DSP Report: register vertex3/px_reg is absorbed into DSP vertex3/numerator2_x_reg.
DSP Report: register vertex3/numerator2_x_reg is absorbed into DSP vertex3/numerator2_x_reg.
DSP Report: operator vertex3/numerator2_x0 is absorbed into DSP vertex3/numerator2_x_reg.
DSP Report: Generating DSP vertex3/py2, operation Mode is: A*B2.
DSP Report: register vertex3/vy_reg is absorbed into DSP vertex3/py2.
DSP Report: operator vertex3/py2 is absorbed into DSP vertex3/py2.
DSP Report: Generating DSP vertex3/py1, operation Mode is: C+A*B2.
DSP Report: register vertex1/uy_reg is absorbed into DSP vertex3/py1.
DSP Report: operator vertex3/py1 is absorbed into DSP vertex3/py1.
DSP Report: operator vertex3/py2 is absorbed into DSP vertex3/py1.
DSP Report: Generating DSP vertex3/numerator2_y_reg, operation Mode is: (A2*(B:0x57a))'.
DSP Report: register vertex3/py_reg is absorbed into DSP vertex3/numerator2_y_reg.
DSP Report: register vertex3/numerator2_y_reg is absorbed into DSP vertex3/numerator2_y_reg.
DSP Report: operator vertex3/numerator2_y0 is absorbed into DSP vertex3/numerator2_y_reg.
DSP Report: Generating DSP vertex3/b2, operation Mode is: A*B.
DSP Report: operator vertex3/b2 is absorbed into DSP vertex3/b2.
DSP Report: Generating DSP vertex3/b0, operation Mode is: C+A*B.
DSP Report: operator vertex3/b0 is absorbed into DSP vertex3/b0.
DSP Report: operator vertex3/b2 is absorbed into DSP vertex3/b0.
DSP Report: Generating DSP vertex3/b_reg, operation Mode is: (PCIN-A*B)'.
DSP Report: register vertex3/b_reg is absorbed into DSP vertex3/b_reg.
DSP Report: operator vertex3/b0 is absorbed into DSP vertex3/b_reg.
DSP Report: operator vertex3/b1 is absorbed into DSP vertex3/b_reg.
DSP Report: Generating DSP vertex3/c2, operation Mode is: A*B2.
DSP Report: register vertex3/vy_reg is absorbed into DSP vertex3/c2.
DSP Report: operator vertex3/c2 is absorbed into DSP vertex3/c2.
DSP Report: Generating DSP vertex3/c0, operation Mode is: C+A*B2.
DSP Report: register vertex3/vx_reg is absorbed into DSP vertex3/c0.
DSP Report: operator vertex3/c0 is absorbed into DSP vertex3/c0.
DSP Report: operator vertex3/c2 is absorbed into DSP vertex3/c0.
DSP Report: Generating DSP vertex3/c_reg, operation Mode is: (PCIN-A*B)'.
DSP Report: register vertex3/c_reg is absorbed into DSP vertex3/c_reg.
DSP Report: operator vertex3/c0 is absorbed into DSP vertex3/c_reg.
DSP Report: operator vertex3/c1 is absorbed into DSP vertex3/c_reg.
DSP Report: Generating DSP vertex3/a2, operation Mode is: A*B.
DSP Report: operator vertex3/a2 is absorbed into DSP vertex3/a2.
DSP Report: Generating DSP vertex3/a0, operation Mode is: C+A*B.
DSP Report: operator vertex3/a0 is absorbed into DSP vertex3/a0.
DSP Report: operator vertex3/a2 is absorbed into DSP vertex3/a0.
DSP Report: Generating DSP vertex3/a_reg, operation Mode is: (PCIN-A*B)'.
DSP Report: register vertex3/a_reg is absorbed into DSP vertex3/a_reg.
DSP Report: operator vertex3/a0 is absorbed into DSP vertex3/a_reg.
DSP Report: operator vertex3/a1 is absorbed into DSP vertex3/a_reg.
DSP Report: Generating DSP vertex3/discriminant1, operation Mode is: A*B.
DSP Report: operator vertex3/discriminant1 is absorbed into DSP vertex3/discriminant1.
DSP Report: operator vertex3/discriminant1 is absorbed into DSP vertex3/discriminant1.
DSP Report: Generating DSP vertex3/discriminant1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vertex3/discriminant1 is absorbed into DSP vertex3/discriminant1.
DSP Report: operator vertex3/discriminant1 is absorbed into DSP vertex3/discriminant1.
DSP Report: Generating DSP vertex3/discriminant1, operation Mode is: A*B.
DSP Report: operator vertex3/discriminant1 is absorbed into DSP vertex3/discriminant1.
DSP Report: operator vertex3/discriminant1 is absorbed into DSP vertex3/discriminant1.
DSP Report: Generating DSP vertex3/discriminant1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator vertex3/discriminant1 is absorbed into DSP vertex3/discriminant1.
DSP Report: operator vertex3/discriminant1 is absorbed into DSP vertex3/discriminant1.
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb_reg' and it is trimmed from '12' to '4' bits. [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:51]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:101]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/imports/new/shader.sv:100]
DSP Report: Generating DSP magnitude_squared_T1, operation Mode is: A2*B2.
DSP Report: register T_reg[2] is absorbed into DSP magnitude_squared_T1.
DSP Report: register T_reg[2] is absorbed into DSP magnitude_squared_T1.
DSP Report: operator magnitude_squared_T1 is absorbed into DSP magnitude_squared_T1.
DSP Report: Generating DSP magnitude_squared_T0, operation Mode is: PCIN+A2*B2.
DSP Report: register T_reg[0] is absorbed into DSP magnitude_squared_T0.
DSP Report: register T_reg[0] is absorbed into DSP magnitude_squared_T0.
DSP Report: operator magnitude_squared_T0 is absorbed into DSP magnitude_squared_T0.
DSP Report: operator magnitude_squared_T2 is absorbed into DSP magnitude_squared_T0.
DSP Report: Generating DSP magnitude_squared_T_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register T_reg[1] is absorbed into DSP magnitude_squared_T_reg.
DSP Report: register T_reg[1] is absorbed into DSP magnitude_squared_T_reg.
DSP Report: register magnitude_squared_T_reg is absorbed into DSP magnitude_squared_T_reg.
DSP Report: operator magnitude_squared_T0 is absorbed into DSP magnitude_squared_T_reg.
DSP Report: operator magnitude_squared_T2 is absorbed into DSP magnitude_squared_T_reg.
DSP Report: Generating DSP magnitude_squared_V1, operation Mode is: A2*B2.
DSP Report: register V_reg[2] is absorbed into DSP magnitude_squared_V1.
DSP Report: register V_reg[2] is absorbed into DSP magnitude_squared_V1.
DSP Report: operator magnitude_squared_V1 is absorbed into DSP magnitude_squared_V1.
DSP Report: Generating DSP magnitude_squared_V0, operation Mode is: PCIN+A2*B2.
DSP Report: register V_reg[0] is absorbed into DSP magnitude_squared_V0.
DSP Report: register V_reg[0] is absorbed into DSP magnitude_squared_V0.
DSP Report: operator magnitude_squared_V0 is absorbed into DSP magnitude_squared_V0.
DSP Report: operator magnitude_squared_V2 is absorbed into DSP magnitude_squared_V0.
DSP Report: Generating DSP magnitude_squared_V_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register V_reg[1] is absorbed into DSP magnitude_squared_V_reg.
DSP Report: register V_reg[1] is absorbed into DSP magnitude_squared_V_reg.
DSP Report: register magnitude_squared_V_reg is absorbed into DSP magnitude_squared_V_reg.
DSP Report: operator magnitude_squared_V0 is absorbed into DSP magnitude_squared_V_reg.
DSP Report: operator magnitude_squared_V2 is absorbed into DSP magnitude_squared_V_reg.
DSP Report: Generating DSP bottom0, operation Mode is: A*B.
DSP Report: operator bottom0 is absorbed into DSP bottom0.
DSP Report: operator bottom0 is absorbed into DSP bottom0.
DSP Report: Generating DSP bottom_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bottom_reg is absorbed into DSP bottom_reg.
DSP Report: operator bottom0 is absorbed into DSP bottom_reg.
DSP Report: operator bottom0 is absorbed into DSP bottom_reg.
DSP Report: Generating DSP bottom0, operation Mode is: A*B.
DSP Report: operator bottom0 is absorbed into DSP bottom0.
DSP Report: operator bottom0 is absorbed into DSP bottom0.
DSP Report: Generating DSP bottom_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bottom_reg is absorbed into DSP bottom_reg.
DSP Report: operator bottom0 is absorbed into DSP bottom_reg.
DSP Report: operator bottom0 is absorbed into DSP bottom_reg.
DSP Report: Generating DSP T_dot_V1, operation Mode is: A2*B2.
DSP Report: register V_reg[2] is absorbed into DSP T_dot_V1.
DSP Report: register T_reg[2] is absorbed into DSP T_dot_V1.
DSP Report: operator T_dot_V1 is absorbed into DSP T_dot_V1.
DSP Report: Generating DSP T_dot_V0, operation Mode is: PCIN+A2*B2.
DSP Report: register V_reg[0] is absorbed into DSP T_dot_V0.
DSP Report: register T_reg[0] is absorbed into DSP T_dot_V0.
DSP Report: operator T_dot_V0 is absorbed into DSP T_dot_V0.
DSP Report: operator T_dot_V2 is absorbed into DSP T_dot_V0.
DSP Report: Generating DSP T_dot_V_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register V_reg[1] is absorbed into DSP T_dot_V_reg.
DSP Report: register T_reg[1] is absorbed into DSP T_dot_V_reg.
DSP Report: register T_dot_V_reg is absorbed into DSP T_dot_V_reg.
DSP Report: operator T_dot_V0 is absorbed into DSP T_dot_V_reg.
DSP Report: operator T_dot_V2 is absorbed into DSP T_dot_V_reg.
DSP Report: Generating DSP top0, operation Mode is: A*B.
DSP Report: operator top0 is absorbed into DSP top0.
DSP Report: operator top0 is absorbed into DSP top0.
DSP Report: Generating DSP top_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register top_reg is absorbed into DSP top_reg.
DSP Report: operator top0 is absorbed into DSP top_reg.
DSP Report: operator top0 is absorbed into DSP top_reg.
DSP Report: Generating DSP top0, operation Mode is: A*B.
DSP Report: operator top0 is absorbed into DSP top0.
DSP Report: operator top0 is absorbed into DSP top0.
DSP Report: Generating DSP top_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register top_reg is absorbed into DSP top_reg.
DSP Report: operator top0 is absorbed into DSP top_reg.
DSP Report: operator top0 is absorbed into DSP top_reg.
DSP Report: Generating DSP get_area2/area1, operation Mode is: A*B.
DSP Report: operator get_area2/area1 is absorbed into DSP get_area2/area1.
DSP Report: Generating DSP get_area2/area_reg, operation Mode is: (PCIN-A*B)'.
DSP Report: register get_area2/area_reg is absorbed into DSP get_area2/area_reg.
DSP Report: operator get_area2/area0 is absorbed into DSP get_area2/area_reg.
DSP Report: operator get_area2/area1 is absorbed into DSP get_area2/area_reg.
DSP Report: Generating DSP get_area3/area1, operation Mode is: A*B.
DSP Report: operator get_area3/area1 is absorbed into DSP get_area3/area1.
DSP Report: Generating DSP get_area3/area_reg, operation Mode is: (PCIN-A*B)'.
DSP Report: register get_area3/area_reg is absorbed into DSP get_area3/area_reg.
DSP Report: operator get_area3/area0 is absorbed into DSP get_area3/area_reg.
DSP Report: operator get_area3/area1 is absorbed into DSP get_area3/area_reg.
DSP Report: Generating DSP get_area1/area1, operation Mode is: A*B.
DSP Report: operator get_area1/area1 is absorbed into DSP get_area1/area1.
DSP Report: Generating DSP get_area1/area_reg, operation Mode is: (PCIN-A*B)'.
DSP Report: register get_area1/area_reg is absorbed into DSP get_area1/area_reg.
DSP Report: operator get_area1/area0 is absorbed into DSP get_area1/area_reg.
DSP Report: operator get_area1/area1 is absorbed into DSP get_area1/area_reg.
DSP Report: Generating DSP get_area_total/area1, operation Mode is: A*B.
DSP Report: operator get_area_total/area1 is absorbed into DSP get_area_total/area1.
DSP Report: Generating DSP get_area_total/area_reg, operation Mode is: (PCIN-A*B)'.
DSP Report: register get_area_total/area_reg is absorbed into DSP get_area_total/area_reg.
DSP Report: operator get_area_total/area0 is absorbed into DSP get_area_total/area_reg.
DSP Report: operator get_area_total/area1 is absorbed into DSP get_area_total/area_reg.
DSP Report: Generating DSP numerator1, operation Mode is: A*B.
DSP Report: operator numerator1 is absorbed into DSP numerator1.
DSP Report: Generating DSP numerator0, operation Mode is: C+A*B.
DSP Report: operator numerator0 is absorbed into DSP numerator0.
DSP Report: operator numerator2 is absorbed into DSP numerator0.
DSP Report: Generating DSP numerator_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register numerator_reg is absorbed into DSP numerator_reg.
DSP Report: operator numerator0 is absorbed into DSP numerator_reg.
DSP Report: operator numerator2 is absorbed into DSP numerator_reg.
DSP Report: Generating DSP address_write_inactive, operation Mode is: C+A*(B:0x190).
DSP Report: operator address_write_inactive is absorbed into DSP address_write_inactive.
DSP Report: operator address_write_inactive0 is absorbed into DSP address_write_inactive.
DSP Report: Generating DSP address_write_active, operation Mode is: C'+A2*(B:0x190).
DSP Report: register pipeline_y_active/buffer_reg is absorbed into DSP address_write_active.
DSP Report: register pipeline_x_active/buffer_reg is absorbed into DSP address_write_active.
DSP Report: operator address_write_active is absorbed into DSP address_write_active.
DSP Report: operator address_write_active0 is absorbed into DSP address_write_active.
DSP Report: Generating DSP address_read_inactive, operation Mode is: C+A*(B:0x190).
DSP Report: operator address_read_inactive is absorbed into DSP address_read_inactive.
DSP Report: operator address_read_inactive0 is absorbed into DSP address_read_inactive.
DSP Report: Generating DSP address_read_active, operation Mode is: C+A*(B:0x190).
DSP Report: operator address_read_active is absorbed into DSP address_read_active.
DSP Report: operator address_read_active0 is absorbed into DSP address_read_active.
DSP Report: Generating DSP rgb2hsv_red/h_top_reg, operation Mode is: (A*(B:0xff))'.
DSP Report: register rgb2hsv_red/h_top_reg is absorbed into DSP rgb2hsv_red/h_top_reg.
DSP Report: operator h_top0 is absorbed into DSP rgb2hsv_red/h_top_reg.
DSP Report: Generating DSP detect/dist_sq1, operation Mode is: A2*B2.
DSP Report: register detect/delta_centroid_x_reg is absorbed into DSP detect/dist_sq1.
DSP Report: register detect/delta_centroid_x_reg is absorbed into DSP detect/dist_sq1.
DSP Report: operator detect/dist_sq1 is absorbed into DSP detect/dist_sq1.
DSP Report: Generating DSP detect/dist_sq_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register detect/delta_centroid_y_reg is absorbed into DSP detect/dist_sq_reg.
DSP Report: register detect/delta_centroid_y_reg is absorbed into DSP detect/dist_sq_reg.
DSP Report: register detect/dist_sq_reg is absorbed into DSP detect/dist_sq_reg.
DSP Report: operator detect/dist_sq0 is absorbed into DSP detect/dist_sq_reg.
DSP Report: operator detect/dist_sq1 is absorbed into DSP detect/dist_sq_reg.
DSP Report: Generating DSP cur_time_reg, operation Mode is: (A*(B:0x111))'.
DSP Report: register cur_time_reg is absorbed into DSP cur_time_reg.
DSP Report: operator cur_time0 is absorbed into DSP cur_time_reg.
DSP Report: Generating DSP delta_z1, operation Mode is: A*B.
DSP Report: operator delta_z1 is absorbed into DSP delta_z1.
DSP Report: operator delta_z1 is absorbed into DSP delta_z1.
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[66]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[44]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[65]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[43]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[64]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[42]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[63]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[41]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[62]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[40]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[61]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[39]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[60]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[38]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[59]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[37]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[58]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[36]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[57]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[35]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[56]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[34]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[55]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[33]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[54]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[32]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[53]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[52]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[30]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[51]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[29]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[50]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[28]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[49]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[27]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[48]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[26]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[47]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[25]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[46]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[44]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[44]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[44]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[44]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[44]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[16]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[45]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[23]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[43]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[43]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[43]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[43]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[43]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[44]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[22]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[42]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[42]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[42]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[42]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[42]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[14]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[43]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[21]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[41]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[41]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[41]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[41]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[41]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[13]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[42]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[40]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[40]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[40]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[40]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[40]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[12]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[41]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[19]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[39]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[39]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[39]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[39]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[39]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[11]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[40]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[18]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[38]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[38]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[38]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[38]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[38]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[10]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[39]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[17]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[37]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[37]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[37]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[37]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[37]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[9]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[38]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[16]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[36]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[36]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[36]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[36]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[36]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[8]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_trans/normal1/cartesian_data_reg[0][12]' (FDRE) to 'my_graphics/my_trans/normal1/cartesian_data_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_trans/normal1/cartesian_data_reg[0][13]' (FDRE) to 'my_graphics/my_trans/normal1/cartesian_data_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_trans/normal1/cartesian_data_reg[0][14]' (FDRE) to 'my_graphics/my_trans/normal1/cartesian_data_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_trans/normal1/cartesian_data_reg[0][15]' (FDRE) to 'my_graphics/my_trans/normal1/cartesian_data_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_trans/normal1/cartesian_data_reg[1][12]' (FDRE) to 'my_graphics/my_trans/normal1/cartesian_data_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_trans/normal1/cartesian_data_reg[1][13]' (FDRE) to 'my_graphics/my_trans/normal1/cartesian_data_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_trans/normal1/cartesian_data_reg[1][14]' (FDRE) to 'my_graphics/my_trans/normal1/cartesian_data_reg[1][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_graphics/my_trans/\normal1/cartesian_data_reg[1][15] )
INFO: [Synth 8-3886] merging instance 'my_graphics/my_trans/normal1/phase_data_reg[9]' (FDE) to 'my_graphics/my_trans/normal1/phase_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_trans/normal1/phase_data_reg[10]' (FDE) to 'my_graphics/my_trans/normal1/phase_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_trans/normal1/phase_data_reg[11]' (FDE) to 'my_graphics/my_trans/normal1/phase_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_trans/normal1/phase_data_reg[12]' (FDE) to 'my_graphics/my_trans/normal1/phase_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_trans/normal1/phase_data_reg[13]' (FDE) to 'my_graphics/my_trans/normal1/phase_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_trans/normal1/phase_data_reg[14]' (FDE) to 'my_graphics/my_trans/normal1/phase_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[37]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[35]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[35]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[35]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[35]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[35]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[36]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[14]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[34]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[34]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[34]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[34]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[34]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[35]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[13]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[33]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[33]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[33]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[33]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[33]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[34]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[12]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[32]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[32]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[32]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[32]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[32]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[33]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[11]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[31]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[31]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[31]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[3]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[32]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[10]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[30]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[30]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[30]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[30]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[30]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[2]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[31]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[9]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[29]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[29]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[29]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[29]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[29]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/pipeline_finished/buffer_reg[30]' (FDR) to 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[8]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex3/pipeline_divider2_valid/buffer_reg[28]' (FDR) to 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[28]'
INFO: [Synth 8-3886] merging instance 'my_graphics/my_projection/vertex2/pipeline_divider2_valid/buffer_reg[28]' (FDR) to 'my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\my_height_disp/height_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_height_disp/height_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_graphics/my_projection/\vertex1/uz_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_graphics/my_trans/\vertex3/cartesian_data_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_graphics/my_trans/\vertex1/cartesian_data_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_graphics/my_trans/\vertex2/cartesian_data_reg[1][15] )
WARNING: [Synth 8-3332] Sequential element (mod/my_msb/FSM_onehot_count_reg[4]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[47]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[46]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[45]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[44]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[43]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[42]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[41]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[40]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[39]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[38]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[37]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[36]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[35]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[34]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[33]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[32]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[31]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[30]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[29]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[28]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[27]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[26]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[25]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[24]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[23]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[22]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[21]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[20]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[19]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[18]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[17]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[47]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[46]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[45]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[44]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[43]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[42]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[41]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[40]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[39]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[38]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[37]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[36]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[35]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[34]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[33]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[32]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[31]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[30]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[29]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[28]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[27]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[26]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[25]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[24]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[23]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[22]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[21]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[20]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[19]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[18]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (bottom_reg[17]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[47]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[46]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[45]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[44]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[43]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[42]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[41]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[40]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[39]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[38]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[37]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[36]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[35]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[34]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[33]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[32]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[31]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[30]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[29]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[28]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[27]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[26]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[25]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[24]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[23]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[22]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[21]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[20]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[19]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[18]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[17]) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[47]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[46]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[45]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[44]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[43]__0) is unused and will be removed from module shader.
WARNING: [Synth 8-3332] Sequential element (top_reg[42]__0) is unused and will be removed from module shader.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/my_b_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/s_bottom_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/h_bottom_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\centroid_red/centroid_y_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\centroid_red/centroid_x_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\centroid_green/centroid_y_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\centroid_green/centroid_x_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/min_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/min_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_converter/\buffer_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_game/\world_trans_reg[1][2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_game/\rpy_reg[1][2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/delta_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/delta_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_cv/\rgb2hsv_red/s_top_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1034.652 ; gain = 429.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|projection_cone      | A*B2            | 14     | 12     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B           | 13     | 12     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | A*B2            | 14     | 12     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B2          | 13     | 12     | 25     | -      | 25     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (A2*(B:0x57a))' | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|project_vertex_cone  | A*B2            | 14     | 12     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B2          | 13     | 12     | 25     | -      | 25     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (A2*(B:0x57a))' | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|project_vertex_cone  | A*B             | 15     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B           | 15     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN-A*B)'     | 13     | 13     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|project_vertex_cone  | A*B2            | 15     | 12     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B2          | 15     | 12     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN-A*B)'     | 13     | 13     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|project_vertex_cone  | A*B             | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B           | 16     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN-A*B)'     | 13     | 13     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|project_vertex_cone  | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|projection_cone      | A*B2            | 14     | 12     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B           | 13     | 12     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | A*B2            | 14     | 12     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B2          | 13     | 12     | 25     | -      | 25     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (A2*(B:0x57a))' | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|project_vertex_cone  | A*B2            | 14     | 12     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B2          | 13     | 12     | 25     | -      | 25     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (A2*(B:0x57a))' | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|project_vertex_cone  | A*B             | 15     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B           | 15     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN-A*B)'     | 13     | 13     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|project_vertex_cone  | A*B2            | 15     | 12     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B2          | 15     | 12     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN-A*B)'     | 13     | 13     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|project_vertex_cone  | A*B             | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B           | 16     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN-A*B)'     | 13     | 13     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|project_vertex_cone  | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|projection_cone      | A*B2            | 14     | 12     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B           | 13     | 12     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | A*B2            | 14     | 12     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B2          | 13     | 12     | 25     | -      | 25     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (A2*(B:0x57a))' | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|project_vertex_cone  | A*B2            | 14     | 12     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B2          | 13     | 12     | 25     | -      | 25     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (A2*(B:0x57a))' | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|project_vertex_cone  | A*B             | 15     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B           | 15     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN-A*B)'     | 13     | 13     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|project_vertex_cone  | A*B2            | 15     | 12     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B2          | 15     | 12     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN-A*B)'     | 13     | 13     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|project_vertex_cone  | A*B             | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | C+A*B           | 16     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN-A*B)'     | 13     | 13     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|project_vertex_cone  | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|project_vertex_cone  | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shader               | A2*B2           | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|shader               | PCIN+A2*B2      | 12     | 12     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|shader               | (PCIN+A2*B2)'   | 12     | 12     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|shader               | A2*B2           | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|shader               | PCIN+A2*B2      | 12     | 12     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|shader               | (PCIN+A2*B2)'   | 12     | 12     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|shader               | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shader               | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|shader               | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shader               | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|shader               | A2*B2           | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|shader               | PCIN+A2*B2      | 12     | 12     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|shader               | (PCIN+A2*B2)'   | 12     | 12     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|shader               | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shader               | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|shader               | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shader               | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|get_area             | A*B             | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|get_area             | (PCIN-A*B)'     | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|get_area             | A*B             | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|get_area             | (PCIN-A*B)'     | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|get_area             | A*B             | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|get_area             | (PCIN-A*B)'     | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|get_area             | A*B             | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|get_area             | (PCIN-A*B)'     | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rasterize            | A*B             | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rasterize            | C+A*B           | 24     | 12     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|rasterize            | (PCIN+A*B)'     | 24     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|frame_buffer_manager | C+A*(B:0x190)   | 12     | 9      | 12     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|frame_buffer_manager | C'+A2*(B:0x190) | 12     | 10     | 12     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|frame_buffer_manager | C+A*(B:0x190)   | 12     | 9      | 12     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|frame_buffer_manager | C+A*(B:0x190)   | 12     | 10     | 12     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|rgb2hsv              | (A*(B:0xff))'   | 16     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|detect_motion        | A2*B2           | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|detect_motion        | (C+A2*B2)'      | 10     | 10     | 20     | -      | 20     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|game_logic           | (A*(B:0x111))'  | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|game_logic           | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1082.707 ; gain = 477.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1122.063 ; gain = 516.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1181.063 ; gain = 575.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1195.895 ; gain = 590.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1195.895 ; gain = 590.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1195.895 ; gain = 590.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1195.895 ; gain = 590.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1195.895 ; gain = 590.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1195.895 ; gain = 590.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|computer_vision | rgb2hsv_red/h_add_reg[18][2]                                            | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|computer_vision | rgb2hsv_red/v_reg[7]                                                    | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|computer_vision | rgb2hsv_green/h_negative_reg[18]                                        | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|cv2render       | pipelinex/buffer_reg[10]                                                | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|top_level       | my_graphics/my_shader/mod/pipeline_data_in/buffer_reg[0]                | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level       | my_graphics/my_trans/pipeline_finished/buffer_reg[0]                    | 65     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top_level       | my_graphics/my_projection/pipeline_finished/buffer_reg[0]               | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top_level       | my_graphics/my_projection/vertex1/pipeline_divide_valid/buffer_reg[0]   | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_level       | my_graphics/my_projection/vertex1/pipeline_divider2_valid/buffer_reg[0] | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top_level       | my_graphics/my_rasterize/pipeline_x/buffer_reg[23]                      | 29     | 12    | YES          | NO                 | YES               | 0      | 12      | 
|top_level       | my_graphics/my_rasterize/pipeline_y/buffer_reg[23]                      | 29     | 12    | YES          | NO                 | YES               | 0      | 12      | 
|top_level       | my_graphics/my_rasterize/pipeline_intri/buffer_reg[0]                   | 30     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top_level       | my_graphics/my_rasterize/pipeline_busy/buffer_reg[0]                    | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top_level       | my_graphics/my_rasterize/pipeline_rgb/buffer_reg[11]                    | 32     | 12    | YES          | NO                 | YES               | 0      | 12      | 
+----------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |fifo                    |         1|
|2     |centroid_div            |         4|
|3     |div_16                  |         4|
|4     |hdmi_render             |         1|
|5     |vio                     |         1|
|6     |frame_buffer            |         2|
|7     |projection_divider      |         6|
|8     |projection_sqrt         |         3|
|9     |projection_cone_divider |         3|
|10    |z_interp_divider        |         1|
|11    |sqrt_rom                |         2|
|12    |div_rom                 |         1|
|13    |model_rotation          |         4|
|14    |banana_rom1             |         1|
|15    |banana_rom2             |         1|
|16    |demo_rom1               |         1|
|17    |demo_rom2               |         1|
|18    |demo_rom3               |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |banana_rom1                |     1|
|2     |banana_rom2                |     1|
|3     |centroid_div               |     1|
|4     |centroid_div__4            |     1|
|5     |centroid_div__5            |     1|
|6     |centroid_div__6            |     1|
|7     |demo_rom1                  |     1|
|8     |demo_rom2                  |     1|
|9     |demo_rom3                  |     1|
|10    |div_16                     |     1|
|11    |div_16__4                  |     1|
|12    |div_16__5                  |     1|
|13    |div_16__6                  |     1|
|14    |div_rom                    |     1|
|15    |fifo                       |     1|
|16    |frame_buffer               |     1|
|17    |frame_buffer__2            |     1|
|18    |hdmi_render                |     1|
|19    |model_rotation             |     1|
|20    |model_rotation__4          |     1|
|21    |model_rotation__5          |     1|
|22    |model_rotation__6          |     1|
|23    |projection_cone_divider    |     1|
|24    |projection_cone_divider__3 |     1|
|25    |projection_cone_divider__4 |     1|
|26    |projection_divider         |     1|
|27    |projection_divider__10     |     1|
|28    |projection_divider__6      |     1|
|29    |projection_divider__7      |     1|
|30    |projection_divider__8      |     1|
|31    |projection_divider__9      |     1|
|32    |projection_sqrt            |     1|
|33    |projection_sqrt__3         |     1|
|34    |projection_sqrt__4         |     1|
|35    |sqrt_rom                   |     1|
|36    |sqrt_rom__2                |     1|
|37    |vio                        |     1|
|38    |z_interp_divider           |     1|
|39    |BUFG                       |     3|
|40    |CARRY4                     |   632|
|41    |DSP48E1                    |    12|
|42    |DSP48E1_1                  |     3|
|43    |DSP48E1_11                 |     1|
|44    |DSP48E1_12                 |     2|
|45    |DSP48E1_13                 |     1|
|46    |DSP48E1_14                 |     1|
|47    |DSP48E1_15                 |     3|
|48    |DSP48E1_16                 |     2|
|49    |DSP48E1_17                 |     2|
|50    |DSP48E1_18                 |     1|
|51    |DSP48E1_19                 |     1|
|52    |DSP48E1_2                  |     9|
|53    |DSP48E1_20                 |     1|
|54    |DSP48E1_21                 |     6|
|55    |DSP48E1_22                 |     1|
|56    |DSP48E1_4                  |    27|
|57    |DSP48E1_5                  |     7|
|58    |DSP48E1_6                  |    16|
|59    |DSP48E1_7                  |     3|
|60    |DSP48E1_8                  |     1|
|61    |LUT1                       |   496|
|62    |LUT2                       |  1318|
|63    |LUT3                       |   362|
|64    |LUT4                       |   442|
|65    |LUT5                       |   250|
|66    |LUT6                       |  1046|
|67    |MUXF7                      |    14|
|68    |MUXF8                      |     2|
|69    |SRL16E                     |    13|
|70    |SRLC32E                    |    46|
|71    |FDRE                       |  2386|
|72    |FDSE                       |    22|
|73    |IBUF                       |    13|
|74    |OBUF                       |     1|
+------+---------------------------+------+

Report Instance Areas: 
+------+--------------------------------+---------------------------------+------+
|      |Instance                        |Module                           |Cells |
+------+--------------------------------+---------------------------------+------+
|1     |top                             |                                 |  8968|
|2     |  my_cv                         |computer_vision                  |  1260|
|3     |    centroid_green              |centroid                         |   268|
|4     |    centroid_red                |centroid__xdcDup__1              |   275|
|5     |    db1                         |debounce                         |    39|
|6     |    my_camera                   |camera_read                      |    23|
|7     |    pipeline_x                  |pipeline__parameterized14        |    22|
|8     |    rgb2hsv_green               |rgb2hsv                          |   135|
|9     |    rgb2hsv_red                 |rgb2hsv__xdcDup__1               |   376|
|10    |  my_converter                  |cv2render                        |   338|
|11    |    pipelinex                   |pipeline__parameterized15        |    38|
|12    |    pipeliney                   |pipeline__parameterized16_14     |    40|
|13    |  my_game                       |game_logic                       |   692|
|14    |    detect                      |detect_motion                    |   230|
|15    |      pipeline_detected         |pipeline__parameterized13_13     |     2|
|16    |      pipeline_x                |pipeline__parameterized17        |    22|
|17    |      pipeline_y                |pipeline__parameterized16        |    20|
|18    |  my_graphics                   |graphics_subsystem               |  6448|
|19    |    my_graphics_fsm             |graphics_fsm                     |    32|
|20    |      pipeline_next_tri         |pipeline__parameterized0_12      |    14|
|21    |    my_manager                  |frame_buffer_manager             |   367|
|22    |      pipeline_pix_in_frame     |pipeline__parameterized13_10     |    50|
|23    |      pipeline_x_active         |pipeline__parameterized12        |    70|
|24    |      pipeline_y_active         |pipeline__parameterized12_11     |    72|
|25    |    my_projection               |projection_cone                  |  1909|
|26    |      pipeline_finished         |pipeline__parameterized5         |     4|
|27    |      vertex1                   |project_vertex_cone__xdcDup__1   |   719|
|28    |        pipeline_divide_valid   |pipeline__parameterized4         |     4|
|29    |        pipeline_divider2_valid |pipeline__parameterized2         |     4|
|30    |      vertex2                   |project_vertex_cone__xdcDup__2   |   593|
|31    |      vertex3                   |project_vertex_cone              |   593|
|32    |    my_rasterize                |rasterize                        |   914|
|33    |      get_area1                 |get_area                         |   104|
|34    |      get_area2                 |get_area_4                       |    50|
|35    |      get_area3                 |get_area_5                       |    69|
|36    |      get_area_total            |get_area_6                       |    62|
|37    |      get_max_x                 |get_max                          |    74|
|38    |      get_max_y                 |get_max_7                        |    71|
|39    |      get_min_x                 |get_min                          |    70|
|40    |      get_min_y                 |get_min_8                        |    73|
|41    |      pipeline_busy             |pipeline__parameterized9         |     4|
|42    |      pipeline_intri            |pipeline__parameterized8         |     5|
|43    |      pipeline_rgb              |pipeline__parameterized11        |    60|
|44    |      pipeline_x                |pipeline__parameterized7         |    60|
|45    |      pipeline_x_write          |pipeline__parameterized10        |    12|
|46    |      pipeline_y                |pipeline__parameterized7_9       |    60|
|47    |    my_shader                   |shader                           |   850|
|48    |      mod                       |eight_msb                        |   532|
|49    |        my_msb                  |msb                              |   379|
|50    |        pipeline_data_in        |pipeline__parameterized6         |     2|
|51    |    my_trans                    |transformation                   |  1036|
|52    |      normal1                   |transformation_vertex            |   208|
|53    |      pipeline_finished         |pipeline__parameterized1         |    69|
|54    |      vertex1                   |transformation_vertex__xdcDup__1 |   253|
|55    |      vertex2                   |transformation_vertex__xdcDup__2 |   253|
|56    |      vertex3                   |transformation_vertex__xdcDup__3 |   253|
|57    |    my_tri_source               |triangle_source                  |  1234|
|58    |    pipeline_b                  |pipeline__parameterized13        |     3|
|59    |    pipeline_hs                 |pipeline__parameterized13_2      |     3|
|60    |    pipeline_vs                 |pipeline__parameterized13_3      |     3|
|61    |  my_slow_clock                 |five_sec_clk                     |    64|
|62    |  my_vga                        |xvga                             |    86|
|63    |  pipeline_b                    |pipeline__parameterized0         |     3|
|64    |  pipeline_hs                   |pipeline__parameterized0_0       |     3|
|65    |  pipeline_rgb                  |pipeline                         |    39|
|66    |  pipeline_vs                   |pipeline__parameterized0_1       |     3|
+------+--------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1195.895 ; gain = 590.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 278 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1195.895 ; gain = 409.992
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 1195.895 ; gain = 590.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1231.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
437 Infos, 261 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 1231.113 ; gain = 932.473
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1231.113 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 27 14:53:03 2020...
