#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f97bb60ba30 .scope module, "tb" "tb" 2 24;
 .timescale -9 -9;
v0x7f97bb6496a0_0 .var "clock", 0 0;
v0x7f97bb649730_0 .net "h0_ex", 6 0, v0x7f97bb63f950_0;  1 drivers
v0x7f97bb649800_0 .net "h1_ex", 6 0, v0x7f97bb63fe50_0;  1 drivers
L_0x109165098 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x7f97bb6498d0_0 .net "h2_ex", 6 0, L_0x109165098;  1 drivers
L_0x109165050 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x7f97bb649960_0 .net "h3_ex", 6 0, L_0x109165050;  1 drivers
v0x7f97bb649a30_0 .net "h4_ex", 6 0, v0x7f97bb640360_0;  1 drivers
v0x7f97bb649b00_0 .net "h5_ex", 6 0, v0x7f97bb640860_0;  1 drivers
v0x7f97bb649bd0_0 .net "h6_ex", 6 0, v0x7f97bb640d80_0;  1 drivers
L_0x109165008 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x7f97bb649ca0_0 .net "h7_ex", 6 0, L_0x109165008;  1 drivers
v0x7f97bb649db0_0 .var "reset", 0 0;
v0x7f97bb649e40_0 .net "sig_data_write_enable", 0 0, L_0x7f97bb64a8b0;  1 drivers
v0x7f97bb649ed0_0 .var "t0", 3 0;
v0x7f97bb649f60_0 .var "t1", 3 0;
v0x7f97bb649ff0_0 .var "t4", 3 0;
v0x7f97bb64a080_0 .var "t5", 3 0;
v0x7f97bb64a110_0 .var "t6", 3 0;
E_0x7f97bb60d580 .event negedge, v0x7f97bb6416b0_0;
S_0x7f97bb611ad0 .scope module, "DUT" "powerTop" 2 44, 2 166 0, S_0x7f97bb60ba30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "sig_data_write_enable";
    .port_info 3 /OUTPUT 7 "h6_ex";
    .port_info 4 /OUTPUT 7 "h5_ex";
    .port_info 5 /OUTPUT 7 "h4_ex";
    .port_info 6 /OUTPUT 7 "h1_ex";
    .port_info 7 /OUTPUT 7 "h0_ex";
    .port_info 8 /OUTPUT 7 "h7_ex";
    .port_info 9 /OUTPUT 7 "h3_ex";
    .port_info 10 /OUTPUT 7 "h2_ex";
v0x7f97bb6487a0_0 .net "clock", 0 0, v0x7f97bb6496a0_0;  1 drivers
v0x7f97bb648830_0 .net "data_to_write", 7 0, L_0x7f97bb64b930;  1 drivers
v0x7f97bb648940_0 .net "h0_ex", 6 0, v0x7f97bb63f950_0;  alias, 1 drivers
v0x7f97bb6489d0_0 .net "h1_ex", 6 0, v0x7f97bb63fe50_0;  alias, 1 drivers
v0x7f97bb648a60_0 .net "h2_ex", 6 0, L_0x109165098;  alias, 1 drivers
v0x7f97bb648b30_0 .net "h3_ex", 6 0, L_0x109165050;  alias, 1 drivers
v0x7f97bb648bd0_0 .net "h4_ex", 6 0, v0x7f97bb640360_0;  alias, 1 drivers
v0x7f97bb648c70_0 .net "h5_ex", 6 0, v0x7f97bb640860_0;  alias, 1 drivers
v0x7f97bb648d20_0 .net "h6_ex", 6 0, v0x7f97bb640d80_0;  alias, 1 drivers
v0x7f97bb648e50_0 .net "h7_ex", 6 0, L_0x109165008;  alias, 1 drivers
v0x7f97bb648ee0_0 .net "instruction_fetched", 7 0, L_0x7f97bb64bc00;  1 drivers
v0x7f97bb644d30_0 .array/port v0x7f97bb644d30, 0;
v0x7f97bb648ff0_0 .net "pass_back_AC", 7 0, v0x7f97bb644d30_0;  1 drivers
v0x7f97bb649100_0 .net "pc_executing", 3 0, v0x7f97bb644290_0;  1 drivers
v0x7f97bb649190_0 .net "reset", 0 0, v0x7f97bb649db0_0;  1 drivers
v0x7f97bb649220_0 .net "sig_data_write_enable", 0 0, L_0x7f97bb64a8b0;  alias, 1 drivers
L_0x7f97bb64c0c0 .part L_0x7f97bb64bc00, 4, 4;
L_0x7f97bb64c160 .part L_0x7f97bb64bc00, 0, 4;
L_0x7f97bb64c200 .part v0x7f97bb644d30_0, 4, 4;
L_0x7f97bb64c2c0 .part v0x7f97bb644d30_0, 0, 4;
S_0x7f97bb613e50 .scope module, "hex0" "m_seg7hex" 2 222, 2 234 0, S_0x7f97bb611ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "cntl";
    .port_info 1 /OUTPUT 7 "disp";
P_0x7f97bb60e210 .param/l "OFF" 0 2 240, C4<1>;
P_0x7f97bb60e250 .param/l "ON" 0 2 239, C4<0>;
v0x7f97bb628850_0 .net "cntl", 3 0, L_0x7f97bb64c2c0;  1 drivers
v0x7f97bb63f950_0 .var "disp", 6 0;
E_0x7f97bb623ac0 .event edge, v0x7f97bb628850_0;
S_0x7f97bb63fa30 .scope module, "hex1" "m_seg7hex" 2 217, 2 234 0, S_0x7f97bb611ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "cntl";
    .port_info 1 /OUTPUT 7 "disp";
P_0x7f97bb63fbf0 .param/l "OFF" 0 2 240, C4<1>;
P_0x7f97bb63fc30 .param/l "ON" 0 2 239, C4<0>;
v0x7f97bb63fd90_0 .net "cntl", 3 0, L_0x7f97bb64c200;  1 drivers
v0x7f97bb63fe50_0 .var "disp", 6 0;
E_0x7f97bb63fd40 .event edge, v0x7f97bb63fd90_0;
S_0x7f97bb63ff30 .scope module, "hex4" "m_seg7hex" 2 212, 2 234 0, S_0x7f97bb611ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "cntl";
    .port_info 1 /OUTPUT 7 "disp";
P_0x7f97bb640110 .param/l "OFF" 0 2 240, C4<1>;
P_0x7f97bb640150 .param/l "ON" 0 2 239, C4<0>;
v0x7f97bb6402a0_0 .net "cntl", 3 0, L_0x7f97bb64c160;  1 drivers
v0x7f97bb640360_0 .var "disp", 6 0;
E_0x7f97bb640250 .event edge, v0x7f97bb6402a0_0;
S_0x7f97bb640440 .scope module, "hex5" "m_seg7hex" 2 207, 2 234 0, S_0x7f97bb611ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "cntl";
    .port_info 1 /OUTPUT 7 "disp";
P_0x7f97bb640600 .param/l "OFF" 0 2 240, C4<1>;
P_0x7f97bb640640 .param/l "ON" 0 2 239, C4<0>;
v0x7f97bb6407a0_0 .net "cntl", 3 0, L_0x7f97bb64c0c0;  1 drivers
v0x7f97bb640860_0 .var "disp", 6 0;
E_0x7f97bb640750 .event edge, v0x7f97bb6407a0_0;
S_0x7f97bb640940 .scope module, "hex6" "m_seg7hex" 2 202, 2 234 0, S_0x7f97bb611ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "cntl";
    .port_info 1 /OUTPUT 7 "disp";
P_0x7f97bb640b40 .param/l "OFF" 0 2 240, C4<1>;
P_0x7f97bb640b80 .param/l "ON" 0 2 239, C4<0>;
v0x7f97bb640cc0_0 .net "cntl", 3 0, v0x7f97bb644290_0;  alias, 1 drivers
v0x7f97bb640d80_0 .var "disp", 6 0;
E_0x7f97bb640c80 .event edge, v0x7f97bb640cc0_0;
S_0x7f97bb640e60 .scope module, "processor" "m_main" 2 192, 2 321 0, S_0x7f97bb611ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "sig_data_write_enable";
    .port_info 3 /OUTPUT 4 "pc_executing";
    .port_info 4 /OUTPUT 8 "instruction_fetched";
    .port_info 5 /OUTPUT 8 "data_to_write";
    .port_info 6 /OUTPUT 8 "pass_back_AC";
v0x7f97bb6481e0_0 .net "clock", 0 0, v0x7f97bb6496a0_0;  alias, 1 drivers
v0x7f97bb648270_0 .net "data_fetched", 7 0, L_0x7f97bb64bf30;  1 drivers
v0x7f97bb648380_0 .net "data_to_write", 7 0, L_0x7f97bb64b930;  alias, 1 drivers
v0x7f97bb648410_0 .net "instruction_fetched", 7 0, L_0x7f97bb64bc00;  alias, 1 drivers
v0x7f97bb6484a0_0 .net "pass_back_AC", 7 0, v0x7f97bb644d30_0;  alias, 1 drivers
v0x7f97bb648530_0 .net "pc_executing", 3 0, v0x7f97bb644290_0;  alias, 1 drivers
v0x7f97bb6485d0_0 .net "reset", 0 0, v0x7f97bb649db0_0;  alias, 1 drivers
v0x7f97bb648660_0 .net "sig_data_write_enable", 0 0, L_0x7f97bb64a8b0;  alias, 1 drivers
L_0x7f97bb64bfe0 .part L_0x7f97bb64bc00, 0, 4;
S_0x7f97bb641110 .scope module, "DMEM" "m_data_memory" 2 348, 2 593 0, S_0x7f97bb640e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sig_data_write_enable";
    .port_info 3 /INPUT 4 "data_address";
    .port_info 4 /INPUT 8 "data_to_write";
    .port_info 5 /OUTPUT 8 "data_fetched";
L_0x7f97bb64bf30 .functor BUFZ 8, L_0x7f97bb64bdb0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f97bb6413e0 .array "RAM", 0 15, 7 0;
v0x7f97bb641490_0 .net *"_ivl_0", 7 0, L_0x7f97bb64bdb0;  1 drivers
v0x7f97bb641540_0 .net *"_ivl_2", 5 0, L_0x7f97bb64be50;  1 drivers
L_0x109165200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f97bb641600_0 .net *"_ivl_5", 1 0, L_0x109165200;  1 drivers
v0x7f97bb6416b0_0 .net "clock", 0 0, v0x7f97bb6496a0_0;  alias, 1 drivers
v0x7f97bb641790_0 .net "data_address", 3 0, L_0x7f97bb64bfe0;  1 drivers
v0x7f97bb641840_0 .net "data_fetched", 7 0, L_0x7f97bb64bf30;  alias, 1 drivers
v0x7f97bb6418f0_0 .net "data_to_write", 7 0, L_0x7f97bb64b930;  alias, 1 drivers
v0x7f97bb6419a0_0 .var/i "idx", 31 0;
v0x7f97bb641ab0_0 .net "reset", 0 0, v0x7f97bb649db0_0;  alias, 1 drivers
v0x7f97bb641b50_0 .net "sig_data_write_enable", 0 0, L_0x7f97bb64a8b0;  alias, 1 drivers
E_0x7f97bb641390 .event posedge, v0x7f97bb6416b0_0;
L_0x7f97bb64bdb0 .array/port v0x7f97bb6413e0, L_0x7f97bb64be50;
L_0x7f97bb64be50 .concat [ 4 2 0 0], L_0x7f97bb64bfe0, L_0x109165200;
S_0x7f97bb641c80 .scope module, "IMEM" "m_instruction_memory" 2 344, 2 655 0, S_0x7f97bb640e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "pc_executing";
    .port_info 1 /OUTPUT 8 "instruction_fetched";
L_0x7f97bb64bc00 .functor BUFZ 8, L_0x7f97bb64ba20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f97bb641e40 .array "ROM", 0 15, 7 0;
v0x7f97bb641ed0_0 .net *"_ivl_0", 7 0, L_0x7f97bb64ba20;  1 drivers
v0x7f97bb641f70_0 .net *"_ivl_2", 5 0, L_0x7f97bb64bae0;  1 drivers
L_0x1091651b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f97bb642030_0 .net *"_ivl_5", 1 0, L_0x1091651b8;  1 drivers
v0x7f97bb6420e0_0 .var/i "idx", 31 0;
v0x7f97bb6421d0_0 .net "instruction_fetched", 7 0, L_0x7f97bb64bc00;  alias, 1 drivers
v0x7f97bb642280_0 .net "pc_executing", 3 0, v0x7f97bb644290_0;  alias, 1 drivers
L_0x7f97bb64ba20 .array/port v0x7f97bb641e40, L_0x7f97bb64bae0;
L_0x7f97bb64bae0 .concat [ 4 2 0 0], v0x7f97bb644290_0, L_0x1091651b8;
S_0x7f97bb642340 .scope module, "processor" "m_SMP8" 2 334, 2 364 0, S_0x7f97bb640e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "instruction_fetched";
    .port_info 3 /INPUT 8 "data_fetched";
    .port_info 4 /OUTPUT 1 "sig_data_write_enable";
    .port_info 5 /OUTPUT 4 "pc_executing";
    .port_info 6 /OUTPUT 8 "data_to_write";
    .port_info 7 /OUTPUT 8 "pass_back_AC";
v0x7f97bb6476e0_0 .net "clock", 0 0, v0x7f97bb6496a0_0;  alias, 1 drivers
v0x7f97bb647770_0 .net "condition_branch_jump", 0 0, L_0x7f97bb64ad90;  1 drivers
v0x7f97bb647800_0 .net "data_fetched", 7 0, L_0x7f97bb64bf30;  alias, 1 drivers
v0x7f97bb647890_0 .net "data_to_write", 7 0, L_0x7f97bb64b930;  alias, 1 drivers
v0x7f97bb647920_0 .net "flag_zero", 0 0, v0x7f97bb643c40_0;  1 drivers
v0x7f97bb6479f0_0 .net "instruction_fetched", 7 0, L_0x7f97bb64bc00;  alias, 1 drivers
v0x7f97bb647ac0_0 .net "pass_back_AC", 7 0, v0x7f97bb644d30_0;  alias, 1 drivers
v0x7f97bb647b90_0 .net "pc_executing", 3 0, v0x7f97bb644290_0;  alias, 1 drivers
v0x7f97bb647c20_0 .net "reset", 0 0, v0x7f97bb649db0_0;  alias, 1 drivers
v0x7f97bb647db0_0 .net "sig_alu_op", 2 0, L_0x7f97bb64a790;  1 drivers
v0x7f97bb647e40_0 .net "sig_data_to_rf", 0 0, L_0x7f97bb64a950;  1 drivers
v0x7f97bb647ed0_0 .net "sig_data_write_enable", 0 0, L_0x7f97bb64a8b0;  alias, 1 drivers
v0x7f97bb647f60_0 .net "sig_rf_port_A_address", 0 0, L_0x7f97bb64a290;  1 drivers
v0x7f97bb647ff0_0 .net "sig_rf_port_B_address", 0 0, L_0x7f97bb64a3b0;  1 drivers
v0x7f97bb648080_0 .net "sig_rf_write_address", 0 0, L_0x7f97bb64a4d0;  1 drivers
v0x7f97bb648110_0 .net "sig_rf_write_enable", 0 0, L_0x7f97bb64a5f0;  1 drivers
L_0x7f97bb64ae80 .part L_0x7f97bb64bc00, 4, 4;
S_0x7f97bb642620 .scope module, "CU" "m_controller" 2 385, 2 453 0, S_0x7f97bb642340;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "op_code";
    .port_info 1 /INPUT 1 "flag_zero";
    .port_info 2 /OUTPUT 1 "sig_rf_port_A_address";
    .port_info 3 /OUTPUT 1 "sig_rf_port_B_address";
    .port_info 4 /OUTPUT 1 "sig_rf_write_address";
    .port_info 5 /OUTPUT 1 "sig_rf_write_enable";
    .port_info 6 /OUTPUT 3 "sig_alu_op";
    .port_info 7 /OUTPUT 1 "sig_data_write_enable";
    .port_info 8 /OUTPUT 1 "sig_data_to_rf";
    .port_info 9 /OUTPUT 1 "condition_branch_jump";
L_0x7f97bb64aca0 .functor AND 1, L_0x7f97bb64a9f0, v0x7f97bb643c40_0, C4<1>, C4<1>;
L_0x7f97bb64ad90 .functor OR 1, L_0x7f97bb64ab90, L_0x7f97bb64aca0, C4<0>, C4<0>;
v0x7f97bb642960_0 .net *"_ivl_11", 10 0, v0x7f97bb642b80_0;  1 drivers
v0x7f97bb642a20_0 .net *"_ivl_12", 0 0, L_0x7f97bb64aca0;  1 drivers
v0x7f97bb642ad0_0 .net "condition_branch_jump", 0 0, L_0x7f97bb64ad90;  alias, 1 drivers
v0x7f97bb642b80_0 .var "control_signals", 10 0;
v0x7f97bb642c30_0 .net "flag_zero", 0 0, v0x7f97bb643c40_0;  alias, 1 drivers
v0x7f97bb642d10_0 .net "op_code", 3 0, L_0x7f97bb64ae80;  1 drivers
v0x7f97bb642dc0_0 .net "sig_alu_op", 2 0, L_0x7f97bb64a790;  alias, 1 drivers
v0x7f97bb642e70_0 .net "sig_branch", 0 0, L_0x7f97bb64a9f0;  1 drivers
v0x7f97bb642f10_0 .net "sig_data_to_rf", 0 0, L_0x7f97bb64a950;  alias, 1 drivers
v0x7f97bb643020_0 .net "sig_data_write_enable", 0 0, L_0x7f97bb64a8b0;  alias, 1 drivers
v0x7f97bb6430d0_0 .net "sig_jump", 0 0, L_0x7f97bb64ab90;  1 drivers
v0x7f97bb643160_0 .net "sig_rf_port_A_address", 0 0, L_0x7f97bb64a290;  alias, 1 drivers
v0x7f97bb6431f0_0 .net "sig_rf_port_B_address", 0 0, L_0x7f97bb64a3b0;  alias, 1 drivers
v0x7f97bb643280_0 .net "sig_rf_write_address", 0 0, L_0x7f97bb64a4d0;  alias, 1 drivers
v0x7f97bb643310_0 .net "sig_rf_write_enable", 0 0, L_0x7f97bb64a5f0;  alias, 1 drivers
E_0x7f97bb642920 .event edge, v0x7f97bb642d10_0;
L_0x7f97bb64a290 .part v0x7f97bb642b80_0, 10, 1;
L_0x7f97bb64a3b0 .part v0x7f97bb642b80_0, 9, 1;
L_0x7f97bb64a4d0 .part v0x7f97bb642b80_0, 8, 1;
L_0x7f97bb64a5f0 .part v0x7f97bb642b80_0, 7, 1;
L_0x7f97bb64a790 .part v0x7f97bb642b80_0, 4, 3;
L_0x7f97bb64a8b0 .part v0x7f97bb642b80_0, 3, 1;
L_0x7f97bb64a950 .part v0x7f97bb642b80_0, 2, 1;
L_0x7f97bb64a9f0 .part v0x7f97bb642b80_0, 1, 1;
L_0x7f97bb64ab90 .part v0x7f97bb642b80_0, 0, 1;
S_0x7f97bb643480 .scope module, "DP" "m_data_path" 2 398, 2 510 0, S_0x7f97bb642340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sig_rf_port_A_address";
    .port_info 3 /INPUT 1 "sig_rf_port_B_address";
    .port_info 4 /INPUT 1 "sig_rf_write_address";
    .port_info 5 /INPUT 1 "sig_rf_write_enable";
    .port_info 6 /INPUT 3 "sig_alu_op";
    .port_info 7 /INPUT 1 "sig_data_to_rf";
    .port_info 8 /INPUT 1 "condition_branch_jump";
    .port_info 9 /INPUT 8 "data_fetched";
    .port_info 10 /INPUT 8 "instruction_fetched";
    .port_info 11 /OUTPUT 1 "flag_zero";
    .port_info 12 /OUTPUT 4 "pc_executing";
    .port_info 13 /OUTPUT 8 "data_to_write";
    .port_info 14 /OUTPUT 8 "pass_back_AC";
L_0x7f97bb64b930 .functor BUFZ 8, L_0x7f97bb64b740, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f97bb646570_0 .net "alu_result", 7 0, v0x7f97bb643b90_0;  1 drivers
v0x7f97bb646660_0 .net "clock", 0 0, v0x7f97bb6496a0_0;  alias, 1 drivers
v0x7f97bb6466f0_0 .net "condition_branch_jump", 0 0, L_0x7f97bb64ad90;  alias, 1 drivers
v0x7f97bb6467c0_0 .net "data_fetched", 7 0, L_0x7f97bb64bf30;  alias, 1 drivers
v0x7f97bb646890_0 .net "data_to_write", 7 0, L_0x7f97bb64b930;  alias, 1 drivers
v0x7f97bb646960_0 .net "flag_zero", 0 0, v0x7f97bb643c40_0;  alias, 1 drivers
v0x7f97bb646a30_0 .net "instruction_fetched", 7 0, L_0x7f97bb64bc00;  alias, 1 drivers
v0x7f97bb646ac0_0 .net "pass_back_AC", 7 0, v0x7f97bb644d30_0;  alias, 1 drivers
v0x7f97bb646b50_0 .net "pc_executing", 3 0, v0x7f97bb644290_0;  alias, 1 drivers
v0x7f97bb646ce0_0 .net "pc_next", 3 0, L_0x7f97bb64b120;  1 drivers
v0x7f97bb646d70_0 .net "pc_plus_1", 3 0, L_0x7f97bb64af20;  1 drivers
v0x7f97bb646e00_0 .net "reset", 0 0, v0x7f97bb649db0_0;  alias, 1 drivers
v0x7f97bb646e90_0 .net "rf_port_A", 7 0, L_0x7f97bb64b4d0;  1 drivers
v0x7f97bb646f60_0 .net "rf_port_B", 7 0, L_0x7f97bb64b740;  1 drivers
v0x7f97bb647030_0 .net "rf_write_value", 7 0, L_0x7f97bb64b890;  1 drivers
v0x7f97bb647100_0 .net "sig_alu_op", 2 0, L_0x7f97bb64a790;  alias, 1 drivers
v0x7f97bb6471d0_0 .net "sig_data_to_rf", 0 0, L_0x7f97bb64a950;  alias, 1 drivers
v0x7f97bb6473a0_0 .net "sig_rf_port_A_address", 0 0, L_0x7f97bb64a290;  alias, 1 drivers
v0x7f97bb647430_0 .net "sig_rf_port_B_address", 0 0, L_0x7f97bb64a3b0;  alias, 1 drivers
v0x7f97bb6474c0_0 .net "sig_rf_write_address", 0 0, L_0x7f97bb64a4d0;  alias, 1 drivers
v0x7f97bb647590_0 .net "sig_rf_write_enable", 0 0, L_0x7f97bb64a5f0;  alias, 1 drivers
L_0x7f97bb64b1c0 .part L_0x7f97bb64bc00, 0, 4;
L_0x7f97bb64b7f0 .part L_0x7f97bb64bc00, 7, 1;
S_0x7f97bb6437f0 .scope module, "ALU" "m_alu" 2 566, 2 759 0, S_0x7f97bb643480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_mode";
    .port_info 1 /INPUT 3 "sig_alu_op";
    .port_info 2 /INPUT 8 "rf_port_A";
    .port_info 3 /INPUT 8 "rf_port_B";
    .port_info 4 /OUTPUT 8 "alu_result";
    .port_info 5 /OUTPUT 1 "flag_zero";
v0x7f97bb643ae0_0 .net "alu_mode", 0 0, L_0x7f97bb64b7f0;  1 drivers
v0x7f97bb643b90_0 .var "alu_result", 7 0;
v0x7f97bb643c40_0 .var "flag_zero", 0 0;
v0x7f97bb643d10_0 .net "rf_port_A", 7 0, L_0x7f97bb64b4d0;  alias, 1 drivers
v0x7f97bb643da0_0 .net "rf_port_B", 7 0, L_0x7f97bb64b740;  alias, 1 drivers
v0x7f97bb643e90_0 .net "sig_alu_op", 2 0, L_0x7f97bb64a790;  alias, 1 drivers
E_0x7f97bb643a70/0 .event edge, v0x7f97bb643ae0_0, v0x7f97bb642dc0_0, v0x7f97bb643d10_0, v0x7f97bb643b90_0;
E_0x7f97bb643a70/1 .event edge, v0x7f97bb643da0_0;
E_0x7f97bb643a70 .event/or E_0x7f97bb643a70/0, E_0x7f97bb643a70/1;
S_0x7f97bb643fb0 .scope module, "PC" "m_program_counter" 2 536, 2 823 0, S_0x7f97bb643480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "pc_next";
    .port_info 3 /OUTPUT 4 "pc_executing";
v0x7f97bb6441e0_0 .net "clock", 0 0, v0x7f97bb6496a0_0;  alias, 1 drivers
v0x7f97bb644290_0 .var "pc_executing", 3 0;
v0x7f97bb644360_0 .net "pc_next", 3 0, L_0x7f97bb64b120;  alias, 1 drivers
v0x7f97bb6443f0_0 .net "reset", 0 0, v0x7f97bb649db0_0;  alias, 1 drivers
S_0x7f97bb6444f0 .scope module, "RF" "m_register_file" 2 554, 2 713 0, S_0x7f97bb643480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sig_rf_port_A_address";
    .port_info 3 /INPUT 1 "sig_rf_port_B_address";
    .port_info 4 /INPUT 1 "sig_rf_write_address";
    .port_info 5 /INPUT 1 "sig_rf_write_enable";
    .port_info 6 /INPUT 8 "rf_write_value";
    .port_info 7 /OUTPUT 8 "rf_port_A";
    .port_info 8 /OUTPUT 8 "rf_port_B";
    .port_info 9 /OUTPUT 8 "pass_back_AC";
L_0x7f97bb64b4d0 .functor BUFZ 8, L_0x7f97bb64b2d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f97bb64b740 .functor BUFZ 8, L_0x7f97bb64b580, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f97bb6447f0_0 .net *"_ivl_11", 7 0, L_0x7f97bb64b580;  1 drivers
v0x7f97bb6448a0_0 .net *"_ivl_13", 2 0, L_0x7f97bb64b620;  1 drivers
L_0x109165170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f97bb644950_0 .net *"_ivl_16", 1 0, L_0x109165170;  1 drivers
v0x7f97bb644a10_0 .net *"_ivl_3", 7 0, L_0x7f97bb64b2d0;  1 drivers
v0x7f97bb644ac0_0 .net *"_ivl_5", 2 0, L_0x7f97bb64b370;  1 drivers
L_0x109165128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f97bb644bb0_0 .net *"_ivl_8", 1 0, L_0x109165128;  1 drivers
v0x7f97bb644c60_0 .net "clock", 0 0, v0x7f97bb6496a0_0;  alias, 1 drivers
v0x7f97bb644d30 .array "internal_rf", 0 1, 7 0;
v0x7f97bb644de0_0 .net "pass_back_AC", 7 0, v0x7f97bb644d30_0;  alias, 1 drivers
v0x7f97bb644ef0_0 .net "reset", 0 0, v0x7f97bb649db0_0;  alias, 1 drivers
v0x7f97bb644f80_0 .net "rf_port_A", 7 0, L_0x7f97bb64b4d0;  alias, 1 drivers
v0x7f97bb645020_0 .net "rf_port_B", 7 0, L_0x7f97bb64b740;  alias, 1 drivers
v0x7f97bb6450d0_0 .net "rf_write_value", 7 0, L_0x7f97bb64b890;  alias, 1 drivers
v0x7f97bb645170_0 .net "sig_rf_port_A_address", 0 0, L_0x7f97bb64a290;  alias, 1 drivers
v0x7f97bb645220_0 .net "sig_rf_port_B_address", 0 0, L_0x7f97bb64a3b0;  alias, 1 drivers
v0x7f97bb6452d0_0 .net "sig_rf_write_address", 0 0, L_0x7f97bb64a4d0;  alias, 1 drivers
v0x7f97bb645380_0 .net "sig_rf_write_enable", 0 0, L_0x7f97bb64a5f0;  alias, 1 drivers
L_0x7f97bb64b2d0 .array/port v0x7f97bb644d30, L_0x7f97bb64b370;
L_0x7f97bb64b370 .concat [ 1 2 0 0], L_0x7f97bb64a290, L_0x109165128;
L_0x7f97bb64b580 .array/port v0x7f97bb644d30, L_0x7f97bb64b620;
L_0x7f97bb64b620 .concat [ 1 2 0 0], L_0x7f97bb64a3b0, L_0x109165170;
S_0x7f97bb645560 .scope module, "add1" "m_incramenter" 2 542, 2 852 0, S_0x7f97bb643480;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "pc_executing";
    .port_info 1 /OUTPUT 4 "pc_plus_1";
L_0x1091650e0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7f97bb645710_0 .net/2u *"_ivl_0", 3 0, L_0x1091650e0;  1 drivers
v0x7f97bb6457d0_0 .net "pc_executing", 3 0, v0x7f97bb644290_0;  alias, 1 drivers
v0x7f97bb645870_0 .net "pc_plus_1", 3 0, L_0x7f97bb64af20;  alias, 1 drivers
L_0x7f97bb64af20 .arith/sum 4, v0x7f97bb644290_0, L_0x1091650e0;
S_0x7f97bb645960 .scope module, "mux_branching_jumping" "m_mux_2_to_1" 2 546, 2 806 0, S_0x7f97bb643480;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "select_0";
    .port_info 1 /INPUT 4 "select_1";
    .port_info 2 /INPUT 1 "selector";
    .port_info 3 /OUTPUT 4 "mux_out";
P_0x7f97bb645b60 .param/l "WIDTH" 0 2 806, +C4<00000000000000000000000000000100>;
v0x7f97bb645ce0_0 .net "mux_out", 3 0, L_0x7f97bb64b120;  alias, 1 drivers
v0x7f97bb645da0_0 .net "select_0", 3 0, L_0x7f97bb64af20;  alias, 1 drivers
v0x7f97bb645e30_0 .net "select_1", 3 0, L_0x7f97bb64b1c0;  1 drivers
v0x7f97bb645ec0_0 .net "selector", 0 0, L_0x7f97bb64ad90;  alias, 1 drivers
L_0x7f97bb64b120 .functor MUXZ 4, L_0x7f97bb64af20, L_0x7f97bb64b1c0, L_0x7f97bb64ad90, C4<>;
S_0x7f97bb645f80 .scope module, "mux_data" "m_mux_2_to_1" 2 574, 2 806 0, S_0x7f97bb643480;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "select_0";
    .port_info 1 /INPUT 8 "select_1";
    .port_info 2 /INPUT 1 "selector";
    .port_info 3 /OUTPUT 8 "mux_out";
P_0x7f97bb646140 .param/l "WIDTH" 0 2 806, +C4<00000000000000000000000000001000>;
v0x7f97bb6462c0_0 .net "mux_out", 7 0, L_0x7f97bb64b890;  alias, 1 drivers
v0x7f97bb646390_0 .net "select_0", 7 0, v0x7f97bb643b90_0;  alias, 1 drivers
v0x7f97bb646420_0 .net "select_1", 7 0, L_0x7f97bb64bf30;  alias, 1 drivers
v0x7f97bb6464b0_0 .net "selector", 0 0, L_0x7f97bb64a950;  alias, 1 drivers
L_0x7f97bb64b890 .functor MUXZ 8, v0x7f97bb643b90_0, L_0x7f97bb64bf30, L_0x7f97bb64a950, C4<>;
S_0x7f97bb6493c0 .scope autotask, "disp_out" "disp_out" 2 132, 2 132 0, S_0x7f97bb60ba30;
 .timescale -9 -9;
v0x7f97bb649580_0 .var "seg_out", 6 0;
v0x7f97bb649610_0 .var "to_hex", 3 0;
TD_tb.disp_out ;
    %load/vec4 v0x7f97bb649580_0;
    %dup/vec4;
    %pushi/vec4 64, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 121, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 7;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f97bb649610_0, 0, 4;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %end;
    .scope S_0x7f97bb642620;
T_1 ;
    %wait E_0x7f97bb642920;
    %load/vec4 v0x7f97bb642d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.0 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.1 ;
    %pushi/vec4 132, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.2 ;
    %pushi/vec4 8, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.3 ;
    %pushi/vec4 384, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.4 ;
    %pushi/vec4 1152, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.5 ;
    %pushi/vec4 1, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.6 ;
    %pushi/vec4 2, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.7 ;
    %pushi/vec4 18, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.8 ;
    %pushi/vec4 640, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.9 ;
    %pushi/vec4 656, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.10 ;
    %pushi/vec4 672, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.11 ;
    %pushi/vec4 688, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 704, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 720, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 736, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 752, 0, 11;
    %store/vec4 v0x7f97bb642b80_0, 0, 11;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f97bb643fb0;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f97bb644290_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7f97bb643fb0;
T_3 ;
    %wait E_0x7f97bb641390;
    %load/vec4 v0x7f97bb6443f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f97bb644290_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f97bb644360_0;
    %assign/vec4 v0x7f97bb644290_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f97bb6444f0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb644d30, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb644d30, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x7f97bb6444f0;
T_5 ;
    %wait E_0x7f97bb641390;
    %load/vec4 v0x7f97bb644ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb644d30, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb644d30, 4, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f97bb645380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f97bb6450d0_0;
    %load/vec4 v0x7f97bb6452d0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x7f97bb644d30, 4, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f97bb6437f0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97bb643c40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f97bb643b90_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x7f97bb6437f0;
T_7 ;
    %wait E_0x7f97bb643a70;
    %load/vec4 v0x7f97bb643ae0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7f97bb643e90_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7f97bb643d10_0;
    %store/vec4 v0x7f97bb643b90_0, 0, 8;
    %load/vec4 v0x7f97bb643b90_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x7f97bb643c40_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7f97bb643d10_0;
    %store/vec4 v0x7f97bb643b90_0, 0, 8;
    %load/vec4 v0x7f97bb643b90_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x7f97bb643c40_0, 0, 1;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f97bb643e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.8 ;
    %load/vec4 v0x7f97bb643d10_0;
    %load/vec4 v0x7f97bb643da0_0;
    %add;
    %store/vec4 v0x7f97bb643b90_0, 0, 8;
    %jmp T_7.16;
T_7.9 ;
    %load/vec4 v0x7f97bb643d10_0;
    %load/vec4 v0x7f97bb643da0_0;
    %sub;
    %store/vec4 v0x7f97bb643b90_0, 0, 8;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v0x7f97bb643d10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f97bb643b90_0, 0, 8;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f97bb643b90_0, 0, 8;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v0x7f97bb643d10_0;
    %load/vec4 v0x7f97bb643da0_0;
    %and;
    %store/vec4 v0x7f97bb643b90_0, 0, 8;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v0x7f97bb643d10_0;
    %load/vec4 v0x7f97bb643da0_0;
    %or;
    %store/vec4 v0x7f97bb643b90_0, 0, 8;
    %jmp T_7.16;
T_7.14 ;
    %load/vec4 v0x7f97bb643d10_0;
    %load/vec4 v0x7f97bb643da0_0;
    %xor;
    %store/vec4 v0x7f97bb643b90_0, 0, 8;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x7f97bb643d10_0;
    %inv;
    %store/vec4 v0x7f97bb643b90_0, 0, 8;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %load/vec4 v0x7f97bb643b90_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.17, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.18, 8;
T_7.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.18, 8;
 ; End of false expr.
    %blend;
T_7.18;
    %store/vec4 v0x7f97bb643c40_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f97bb641c80;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f97bb6420e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7f97bb6420e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7f97bb6420e0_0;
    %store/vec4a v0x7f97bb641e40, 4, 0;
    %load/vec4 v0x7f97bb6420e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f97bb6420e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb641e40, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb641e40, 4, 0;
    %pushi/vec4 116, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb641e40, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb641e40, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb641e40, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb641e40, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb641e40, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb641e40, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x7f97bb641110;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f97bb6419a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7f97bb6419a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7f97bb6419a0_0;
    %store/vec4a v0x7f97bb6413e0, 4, 0;
    %load/vec4 v0x7f97bb6419a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f97bb6419a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 55, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb6413e0, 4, 0;
    %pushi/vec4 29, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb6413e0, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x7f97bb641110;
T_10 ;
    %wait E_0x7f97bb641390;
    %load/vec4 v0x7f97bb641ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f97bb6419a0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x7f97bb6419a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7f97bb6419a0_0;
    %store/vec4a v0x7f97bb6413e0, 4, 0;
    %load/vec4 v0x7f97bb6419a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f97bb6419a0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 55, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb6413e0, 4, 0;
    %pushi/vec4 29, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f97bb6413e0, 4, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f97bb641b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7f97bb6418f0_0;
    %load/vec4 v0x7f97bb641790_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7f97bb6413e0, 4, 0;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f97bb640940;
T_11 ;
    %wait E_0x7f97bb640c80;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x7f97bb640d80_0, 0, 7;
    %load/vec4 v0x7f97bb640cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %jmp T_11.16;
T_11.0 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 6;
    %jmp T_11.16;
T_11.1 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 2;
    %jmp T_11.16;
T_11.2 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 2;
    %jmp T_11.16;
T_11.3 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 1;
    %jmp T_11.16;
T_11.4 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 2;
    %jmp T_11.16;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 2;
    %jmp T_11.16;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 5;
    %jmp T_11.16;
T_11.7 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 3;
    %jmp T_11.16;
T_11.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb640d80_0, 0, 7;
    %jmp T_11.16;
T_11.9 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb640d80_0, 0, 7;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 2;
    %jmp T_11.16;
T_11.10 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb640d80_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 1;
    %jmp T_11.16;
T_11.11 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb640d80_0, 0, 7;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 2;
    %jmp T_11.16;
T_11.12 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 1;
    %jmp T_11.16;
T_11.13 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 1;
    %jmp T_11.16;
T_11.14 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 1;
    %jmp T_11.16;
T_11.15 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640d80_0, 4, 1;
    %jmp T_11.16;
T_11.16 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f97bb640440;
T_12 ;
    %wait E_0x7f97bb640750;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x7f97bb640860_0, 0, 7;
    %load/vec4 v0x7f97bb6407a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 6;
    %jmp T_12.16;
T_12.1 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 2;
    %jmp T_12.16;
T_12.2 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 2;
    %jmp T_12.16;
T_12.3 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 1;
    %jmp T_12.16;
T_12.4 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 2;
    %jmp T_12.16;
T_12.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 2;
    %jmp T_12.16;
T_12.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 5;
    %jmp T_12.16;
T_12.7 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 3;
    %jmp T_12.16;
T_12.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb640860_0, 0, 7;
    %jmp T_12.16;
T_12.9 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb640860_0, 0, 7;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 2;
    %jmp T_12.16;
T_12.10 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb640860_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 1;
    %jmp T_12.16;
T_12.11 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb640860_0, 0, 7;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 2;
    %jmp T_12.16;
T_12.12 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 1;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 1;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640860_0, 4, 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f97bb63ff30;
T_13 ;
    %wait E_0x7f97bb640250;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x7f97bb640360_0, 0, 7;
    %load/vec4 v0x7f97bb6402a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 6;
    %jmp T_13.16;
T_13.1 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 2;
    %jmp T_13.16;
T_13.2 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 2;
    %jmp T_13.16;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 1;
    %jmp T_13.16;
T_13.4 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 2;
    %jmp T_13.16;
T_13.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 2;
    %jmp T_13.16;
T_13.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 5;
    %jmp T_13.16;
T_13.7 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 3;
    %jmp T_13.16;
T_13.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb640360_0, 0, 7;
    %jmp T_13.16;
T_13.9 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb640360_0, 0, 7;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 2;
    %jmp T_13.16;
T_13.10 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb640360_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 1;
    %jmp T_13.16;
T_13.11 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb640360_0, 0, 7;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 2;
    %jmp T_13.16;
T_13.12 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 1;
    %jmp T_13.16;
T_13.13 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 1;
    %jmp T_13.16;
T_13.14 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 1;
    %jmp T_13.16;
T_13.15 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb640360_0, 4, 1;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f97bb63fa30;
T_14 ;
    %wait E_0x7f97bb63fd40;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x7f97bb63fe50_0, 0, 7;
    %load/vec4 v0x7f97bb63fd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 6;
    %jmp T_14.16;
T_14.1 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 2;
    %jmp T_14.16;
T_14.2 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 2;
    %jmp T_14.16;
T_14.3 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 1;
    %jmp T_14.16;
T_14.4 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 2;
    %jmp T_14.16;
T_14.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 2;
    %jmp T_14.16;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 5;
    %jmp T_14.16;
T_14.7 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 3;
    %jmp T_14.16;
T_14.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb63fe50_0, 0, 7;
    %jmp T_14.16;
T_14.9 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb63fe50_0, 0, 7;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 2;
    %jmp T_14.16;
T_14.10 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb63fe50_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 1;
    %jmp T_14.16;
T_14.11 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb63fe50_0, 0, 7;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 2;
    %jmp T_14.16;
T_14.12 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 1;
    %jmp T_14.16;
T_14.13 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 1;
    %jmp T_14.16;
T_14.14 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 1;
    %jmp T_14.16;
T_14.15 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63fe50_0, 4, 1;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f97bb613e50;
T_15 ;
    %wait E_0x7f97bb623ac0;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x7f97bb63f950_0, 0, 7;
    %load/vec4 v0x7f97bb628850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 6;
    %jmp T_15.16;
T_15.1 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 2;
    %jmp T_15.16;
T_15.2 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 2;
    %jmp T_15.16;
T_15.3 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 1;
    %jmp T_15.16;
T_15.4 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 2;
    %jmp T_15.16;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 2;
    %jmp T_15.16;
T_15.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 5;
    %jmp T_15.16;
T_15.7 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 3;
    %jmp T_15.16;
T_15.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb63f950_0, 0, 7;
    %jmp T_15.16;
T_15.9 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb63f950_0, 0, 7;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 2;
    %jmp T_15.16;
T_15.10 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb63f950_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 1;
    %jmp T_15.16;
T_15.11 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f97bb63f950_0, 0, 7;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 2;
    %jmp T_15.16;
T_15.12 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 1;
    %jmp T_15.16;
T_15.13 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 1;
    %jmp T_15.16;
T_15.14 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 1;
    %jmp T_15.16;
T_15.15 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97bb63f950_0, 4, 1;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f97bb60ba30;
T_16 ;
    %delay 5, 0;
    %load/vec4 v0x7f97bb6496a0_0;
    %inv;
    %store/vec4 v0x7f97bb6496a0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f97bb60ba30;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97bb6496a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97bb649db0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 76 "$write", "\012\012 testing case #1, success means M[2] = 114 = 0x72\012" {0 0 0};
    %vpi_call 2 82 "$write", "\012\012 PC  |  Ins  |  AC\012" {0 0 0};
    %vpi_call 2 83 "$write", " --------------------\012" {0 0 0};
    %delay 190, 0;
    %vpi_call 2 87 "$write", "\012\011simulation FAIL\012" {0 0 0};
    %vpi_call 2 88 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~    %4t ns\012\012", $time {0 0 0};
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7f97bb60ba30;
T_18 ;
    %wait E_0x7f97bb60d580;
    %delay 1, 0;
    %alloc S_0x7f97bb6493c0;
    %load/vec4 v0x7f97bb649bd0_0;
    %store/vec4 v0x7f97bb649580_0, 0, 7;
    %fork TD_tb.disp_out, S_0x7f97bb6493c0;
    %join;
    %load/vec4 v0x7f97bb649610_0;
    %store/vec4 v0x7f97bb64a110_0, 0, 4;
    %free S_0x7f97bb6493c0;
    %vpi_call 2 96 "$write", "  %1h  |  ", v0x7f97bb64a110_0 {0 0 0};
    %alloc S_0x7f97bb6493c0;
    %load/vec4 v0x7f97bb649b00_0;
    %store/vec4 v0x7f97bb649580_0, 0, 7;
    %fork TD_tb.disp_out, S_0x7f97bb6493c0;
    %join;
    %load/vec4 v0x7f97bb649610_0;
    %store/vec4 v0x7f97bb64a080_0, 0, 4;
    %free S_0x7f97bb6493c0;
    %vpi_call 2 98 "$write", "%1h", v0x7f97bb64a080_0 {0 0 0};
    %alloc S_0x7f97bb6493c0;
    %load/vec4 v0x7f97bb649a30_0;
    %store/vec4 v0x7f97bb649580_0, 0, 7;
    %fork TD_tb.disp_out, S_0x7f97bb6493c0;
    %join;
    %load/vec4 v0x7f97bb649610_0;
    %store/vec4 v0x7f97bb649ff0_0, 0, 4;
    %free S_0x7f97bb6493c0;
    %vpi_call 2 100 "$write", "%1h   |", v0x7f97bb649ff0_0 {0 0 0};
    %alloc S_0x7f97bb6493c0;
    %load/vec4 v0x7f97bb649800_0;
    %store/vec4 v0x7f97bb649580_0, 0, 7;
    %fork TD_tb.disp_out, S_0x7f97bb6493c0;
    %join;
    %load/vec4 v0x7f97bb649610_0;
    %store/vec4 v0x7f97bb649f60_0, 0, 4;
    %free S_0x7f97bb6493c0;
    %vpi_call 2 102 "$write", "  %1h", v0x7f97bb649f60_0 {0 0 0};
    %alloc S_0x7f97bb6493c0;
    %load/vec4 v0x7f97bb649730_0;
    %store/vec4 v0x7f97bb649580_0, 0, 7;
    %fork TD_tb.disp_out, S_0x7f97bb6493c0;
    %join;
    %load/vec4 v0x7f97bb649610_0;
    %store/vec4 v0x7f97bb649ed0_0, 0, 4;
    %free S_0x7f97bb6493c0;
    %vpi_call 2 104 "$write", "%1h  |", v0x7f97bb649ed0_0 {0 0 0};
    %vpi_call 2 105 "$write", "            %4t ns    ", $time {0 0 0};
    %load/vec4 v0x7f97bb649e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %vpi_call 2 108 "$write", "  stored-->  M[%1h]\012", v0x7f97bb649ff0_0 {0 0 0};
    %jmp T_18.1;
T_18.0 ;
    %vpi_call 2 111 "$write", "\012" {0 0 0};
T_18.1 ;
    %load/vec4 v0x7f97bb649e40_0;
    %load/vec4 v0x7f97bb649ff0_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %vpi_call 2 116 "$write", "\012\011simulation, case #1,  SUCCESS\012" {0 0 0};
    %vpi_call 2 117 "$write", "\012\011note instr[3] was skipped and instr[7] and instr[8] are NOP\012" {0 0 0};
    %vpi_call 2 118 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~    %4t ns\012\012", $time {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_18.2 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "powerTop.v";
