// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module HPerfCounter_8(
  input         clock,
  input  [63:0] io_hpm_event,
  input  [5:0]  io_events_sets_0_value,
  input  [5:0]  io_events_sets_1_value,
  input  [5:0]  io_events_sets_2_value,
  input  [5:0]  io_events_sets_3_value,
  input  [5:0]  io_events_sets_4_value,
  input  [5:0]  io_events_sets_5_value,
  input  [5:0]  io_events_sets_6_value,
  input  [5:0]  io_events_sets_7_value,
  input  [5:0]  io_events_sets_8_value,
  input  [5:0]  io_events_sets_9_value,
  input  [5:0]  io_events_sets_10_value,
  input  [5:0]  io_events_sets_11_value,
  output [5:0]  io_perf_0_value
);

  reg  [5:0]       events_incr_0_value;
  reg  [5:0]       events_incr_1_value;
  reg  [5:0]       events_incr_2_value;
  reg  [5:0]       events_incr_3_value;
  reg  [4:0]       event_op_0;
  reg  [4:0]       event_op_1;
  reg  [4:0]       event_op_2;
  reg  [4:0]       event_op_2_reg;
  reg  [5:0]       event_step_0_reg;
  reg  [5:0]       event_step_1_reg;
  reg  [5:0]       io_perf_0_value_REG;
  reg  [5:0]       io_perf_0_value_REG_1;
  wire [15:0][5:0] _GEN =
    {{io_events_sets_0_value},
     {io_events_sets_0_value},
     {io_events_sets_0_value},
     {io_events_sets_0_value},
     {io_events_sets_11_value},
     {io_events_sets_10_value},
     {io_events_sets_9_value},
     {io_events_sets_8_value},
     {io_events_sets_7_value},
     {io_events_sets_6_value},
     {io_events_sets_5_value},
     {io_events_sets_4_value},
     {io_events_sets_3_value},
     {io_events_sets_2_value},
     {io_events_sets_1_value},
     {io_events_sets_0_value}};
  always @(posedge clock) begin
    events_incr_0_value <= _GEN[io_hpm_event[3:0]];
    events_incr_1_value <= _GEN[io_hpm_event[13:10]];
    events_incr_2_value <= _GEN[io_hpm_event[23:20]];
    events_incr_3_value <= _GEN[io_hpm_event[33:30]];
    event_op_0 <= io_hpm_event[44:40];
    event_op_1 <= io_hpm_event[49:45];
    event_op_2 <= io_hpm_event[54:50];
    event_op_2_reg <= event_op_2;
    event_step_0_reg <=
      event_op_0[0]
        ? events_incr_0_value & events_incr_1_value
        : event_op_0[1]
            ? events_incr_0_value ^ events_incr_1_value
            : event_op_0[2]
                ? 6'(events_incr_0_value + events_incr_1_value)
                : events_incr_0_value | events_incr_1_value;
    event_step_1_reg <=
      event_op_1[0]
        ? events_incr_2_value & events_incr_3_value
        : event_op_1[1]
            ? events_incr_2_value ^ events_incr_3_value
            : event_op_1[2]
                ? 6'(events_incr_2_value + events_incr_3_value)
                : events_incr_2_value | events_incr_3_value;
    io_perf_0_value_REG <=
      event_op_2_reg[0]
        ? event_step_0_reg & event_step_1_reg
        : event_op_2_reg[1]
            ? event_step_0_reg ^ event_step_1_reg
            : event_op_2_reg[2]
                ? 6'(event_step_0_reg + event_step_1_reg)
                : event_step_0_reg | event_step_1_reg;
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        events_incr_0_value = _RANDOM[2'h0][5:0];
        events_incr_1_value = _RANDOM[2'h0][11:6];
        events_incr_2_value = _RANDOM[2'h0][17:12];
        events_incr_3_value = _RANDOM[2'h0][23:18];
        event_op_0 = _RANDOM[2'h0][28:24];
        event_op_1 = {_RANDOM[2'h0][31:29], _RANDOM[2'h1][1:0]};
        event_op_2 = _RANDOM[2'h1][6:2];
        event_op_2_reg = _RANDOM[2'h1][11:7];
        event_step_0_reg = _RANDOM[2'h1][17:12];
        event_step_1_reg = _RANDOM[2'h1][23:18];
        io_perf_0_value_REG = _RANDOM[2'h1][29:24];
        io_perf_0_value_REG_1 = {_RANDOM[2'h1][31:30], _RANDOM[2'h2][3:0]};
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_perf_0_value = io_perf_0_value_REG_1;
endmodule

