# RISCV-Single-Cycle-Core
Implementing the RISCV Single Cycle Core, and tracing the datapath for LOAD WORD and STORE WORD commands using Verilog.
![Top_Architecture](https://github.com/user-attachments/assets/8212e3ce-e994-4250-8ef1-b3da0fdf3bba)

Referred to a tutorial by MERL-DSU:  RISC-V Single Cycle Core in Verilog
https://youtube.com/playlist?list=PL5AmAh9QoSK7Fwk9vOJu-3VqBng_HjGFc&feature=shared
https://github.com/merldsu/RISCV_Single_Cycle_Core
