---
layout: post
title: EE316 Digital Logic Design Lab 4
---

Design a counter which counts in the sequence that has been assigned to you. Use
D flip-flops and NAND gates. Simulate your design using SimUaid.
(b) 000, 011, 101, 111, 010, 110, (repeat) 000, . . .

<img src="/files/ee316_lab4_truthtable.jpg" alt="EE Lab 4 Truth Table" style="width:75%;text-align:center;margin: auto;">

<img src="/files/ee316_lab4_C+Kmap.jpg" alt="EE Lab 4 C+ Kmap" style="width:75%;text-align:center;margin: auto;">

<img src="/files/ee316_lab4_B+Kmap.jpg" alt="EE Lab 4 B+ Kmap" style="width:75%;text-align:center;margin: auto;">

<img src="/files/ee316_lab4_A+Kmap.jpg" alt="EE Lab 4 A+ Kmap" style="width:75%;text-align:center;margin: auto;">

<img src="/files/ee316_lab4_circuit.jpg" alt="EE Lab 4 Circuit Diagram" style="width:75%;text-align:center;margin: auto;">