<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>radeon_drm.h source code [netbsd/sys/external/bsd/drm2/dist/uapi/drm/radeon_drm.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="drm_radeon_clear,drm_radeon_clear_rect,drm_radeon_cmd_buffer,drm_radeon_cp_stop,drm_radeon_cs,drm_radeon_cs_chunk,drm_radeon_cs_reloc,drm_radeon_fullscreen,drm_radeon_gem_busy,drm_radeon_gem_create,drm_radeon_gem_get_tiling,drm_radeon_gem_info,drm_radeon_gem_mmap,drm_radeon_gem_op,drm_radeon_gem_pread,drm_radeon_gem_pwrite,drm_radeon_gem_set_domain,drm_radeon_gem_set_tiling,drm_radeon_gem_userptr,drm_radeon_gem_va,drm_radeon_gem_wait_idle,drm_radeon_getparam,drm_radeon_indices,drm_radeon_indirect,drm_radeon_info,drm_radeon_init,drm_radeon_irq_emit,drm_radeon_irq_wait,drm_radeon_mem_alloc,drm_radeon_mem_free,drm_radeon_mem_init_heap,drm_radeon_setparam,drm_radeon_stipple,drm_radeon_surface_alloc,drm_radeon_surface_free,drm_radeon_tex_image,drm_radeon_texture,drm_radeon_vertex,drm_radeon_vertex2 "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/uapi/drm/radeon_drm.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>uapi</a>/<a href='./'>drm</a>/<a href='radeon_drm.h.html'>radeon_drm.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: radeon_drm.h,v 1.2 2018/08/27 04:58:38 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/* radeon_drm.h -- Public header for the radeon driver -*- linux-c -*-</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright 2000 Precision Insight, Inc., Cedar Park, Texas.</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright 2000 VA Linux Systems, Inc., Fremont, California.</i></td></tr>
<tr><th id="7">7</th><td><i> * Copyright 2002 Tungsten Graphics, Inc., Cedar Park, Texas.</i></td></tr>
<tr><th id="8">8</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="11">11</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="12">12</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="13">13</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="14">14</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="15">15</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * The above copyright notice and this permission notice (including the next</i></td></tr>
<tr><th id="18">18</th><td><i> * paragraph) shall be included in all copies or substantial portions of the</i></td></tr>
<tr><th id="19">19</th><td><i> * Software.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="22">22</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="23">23</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="24">24</th><td><i> * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="25">25</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="26">26</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</i></td></tr>
<tr><th id="27">27</th><td><i> * DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="28">28</th><td><i> *</i></td></tr>
<tr><th id="29">29</th><td><i> * Authors:</i></td></tr>
<tr><th id="30">30</th><td><i> *    Kevin E. Martin &lt;martin@valinux.com&gt;</i></td></tr>
<tr><th id="31">31</th><td><i> *    Gareth Hughes &lt;gareth@valinux.com&gt;</i></td></tr>
<tr><th id="32">32</th><td><i> *    Keith Whitwell &lt;keith@tungstengraphics.com&gt;</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="35">ifndef</span> <span class="macro" data-ref="_M/__RADEON_DRM_H__">__RADEON_DRM_H__</span></u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/__RADEON_DRM_H__" data-ref="_M/__RADEON_DRM_H__">__RADEON_DRM_H__</dfn></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="drm.h.html">"drm.h"</a></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/* WARNING: If you change any of these defines, make sure to change the</i></td></tr>
<tr><th id="41">41</th><td><i> * defines in the X server file (radeon_sarea.h)</i></td></tr>
<tr><th id="42">42</th><td><i> */</i></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="43">ifndef</span> <span class="macro" data-ref="_M/__RADEON_SAREA_DEFINES__">__RADEON_SAREA_DEFINES__</span></u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/__RADEON_SAREA_DEFINES__" data-ref="_M/__RADEON_SAREA_DEFINES__">__RADEON_SAREA_DEFINES__</dfn></u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>/* Old style state flags, required for sarea interface (1.1 and 1.2</i></td></tr>
<tr><th id="47">47</th><td><i> * clears) and 1.2 drm_vertex2 ioctl.</i></td></tr>
<tr><th id="48">48</th><td><i> */</i></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_CONTEXT" data-ref="_M/RADEON_UPLOAD_CONTEXT">RADEON_UPLOAD_CONTEXT</dfn>		0x00000001</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_VERTFMT" data-ref="_M/RADEON_UPLOAD_VERTFMT">RADEON_UPLOAD_VERTFMT</dfn>		0x00000002</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_LINE" data-ref="_M/RADEON_UPLOAD_LINE">RADEON_UPLOAD_LINE</dfn>		0x00000004</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_BUMPMAP" data-ref="_M/RADEON_UPLOAD_BUMPMAP">RADEON_UPLOAD_BUMPMAP</dfn>		0x00000008</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_MASKS" data-ref="_M/RADEON_UPLOAD_MASKS">RADEON_UPLOAD_MASKS</dfn>		0x00000010</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_VIEWPORT" data-ref="_M/RADEON_UPLOAD_VIEWPORT">RADEON_UPLOAD_VIEWPORT</dfn>		0x00000020</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_SETUP" data-ref="_M/RADEON_UPLOAD_SETUP">RADEON_UPLOAD_SETUP</dfn>		0x00000040</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_TCL" data-ref="_M/RADEON_UPLOAD_TCL">RADEON_UPLOAD_TCL</dfn>		0x00000080</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_MISC" data-ref="_M/RADEON_UPLOAD_MISC">RADEON_UPLOAD_MISC</dfn>		0x00000100</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_TEX0" data-ref="_M/RADEON_UPLOAD_TEX0">RADEON_UPLOAD_TEX0</dfn>		0x00000200</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_TEX1" data-ref="_M/RADEON_UPLOAD_TEX1">RADEON_UPLOAD_TEX1</dfn>		0x00000400</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_TEX2" data-ref="_M/RADEON_UPLOAD_TEX2">RADEON_UPLOAD_TEX2</dfn>		0x00000800</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_TEX0IMAGES" data-ref="_M/RADEON_UPLOAD_TEX0IMAGES">RADEON_UPLOAD_TEX0IMAGES</dfn>	0x00001000</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_TEX1IMAGES" data-ref="_M/RADEON_UPLOAD_TEX1IMAGES">RADEON_UPLOAD_TEX1IMAGES</dfn>	0x00002000</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_TEX2IMAGES" data-ref="_M/RADEON_UPLOAD_TEX2IMAGES">RADEON_UPLOAD_TEX2IMAGES</dfn>	0x00004000</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_CLIPRECTS" data-ref="_M/RADEON_UPLOAD_CLIPRECTS">RADEON_UPLOAD_CLIPRECTS</dfn>		0x00008000	/* handled client-side */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/RADEON_REQUIRE_QUIESCENCE" data-ref="_M/RADEON_REQUIRE_QUIESCENCE">RADEON_REQUIRE_QUIESCENCE</dfn>	0x00010000</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_ZBIAS" data-ref="_M/RADEON_UPLOAD_ZBIAS">RADEON_UPLOAD_ZBIAS</dfn>		0x00020000	/* version 1.2 and newer */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_ALL" data-ref="_M/RADEON_UPLOAD_ALL">RADEON_UPLOAD_ALL</dfn>		0x003effff</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/RADEON_UPLOAD_CONTEXT_ALL" data-ref="_M/RADEON_UPLOAD_CONTEXT_ALL">RADEON_UPLOAD_CONTEXT_ALL</dfn>       0x003e01ff</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i>/* New style per-packet identifiers for use in cmd_buffer ioctl with</i></td></tr>
<tr><th id="71">71</th><td><i> * the RADEON_EMIT_PACKET command.  Comments relate new packets to old</i></td></tr>
<tr><th id="72">72</th><td><i> * state bits and the packet size:</i></td></tr>
<tr><th id="73">73</th><td><i> */</i></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_MISC" data-ref="_M/RADEON_EMIT_PP_MISC">RADEON_EMIT_PP_MISC</dfn>                         0	/* context/7 */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_CNTL" data-ref="_M/RADEON_EMIT_PP_CNTL">RADEON_EMIT_PP_CNTL</dfn>                         1	/* context/3 */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_RB3D_COLORPITCH" data-ref="_M/RADEON_EMIT_RB3D_COLORPITCH">RADEON_EMIT_RB3D_COLORPITCH</dfn>                 2	/* context/1 */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_RE_LINE_PATTERN" data-ref="_M/RADEON_EMIT_RE_LINE_PATTERN">RADEON_EMIT_RE_LINE_PATTERN</dfn>                 3	/* line/2 */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_SE_LINE_WIDTH" data-ref="_M/RADEON_EMIT_SE_LINE_WIDTH">RADEON_EMIT_SE_LINE_WIDTH</dfn>                   4	/* line/1 */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_LUM_MATRIX" data-ref="_M/RADEON_EMIT_PP_LUM_MATRIX">RADEON_EMIT_PP_LUM_MATRIX</dfn>                   5	/* bumpmap/1 */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_ROT_MATRIX_0" data-ref="_M/RADEON_EMIT_PP_ROT_MATRIX_0">RADEON_EMIT_PP_ROT_MATRIX_0</dfn>                 6	/* bumpmap/2 */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_RB3D_STENCILREFMASK" data-ref="_M/RADEON_EMIT_RB3D_STENCILREFMASK">RADEON_EMIT_RB3D_STENCILREFMASK</dfn>             7	/* masks/3 */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_SE_VPORT_XSCALE" data-ref="_M/RADEON_EMIT_SE_VPORT_XSCALE">RADEON_EMIT_SE_VPORT_XSCALE</dfn>                 8	/* viewport/6 */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_SE_CNTL" data-ref="_M/RADEON_EMIT_SE_CNTL">RADEON_EMIT_SE_CNTL</dfn>                         9	/* setup/2 */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_SE_CNTL_STATUS" data-ref="_M/RADEON_EMIT_SE_CNTL_STATUS">RADEON_EMIT_SE_CNTL_STATUS</dfn>                  10	/* setup/1 */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_RE_MISC" data-ref="_M/RADEON_EMIT_RE_MISC">RADEON_EMIT_RE_MISC</dfn>                         11	/* misc/1 */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_TXFILTER_0" data-ref="_M/RADEON_EMIT_PP_TXFILTER_0">RADEON_EMIT_PP_TXFILTER_0</dfn>                   12	/* tex0/6 */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_BORDER_COLOR_0" data-ref="_M/RADEON_EMIT_PP_BORDER_COLOR_0">RADEON_EMIT_PP_BORDER_COLOR_0</dfn>               13	/* tex0/1 */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_TXFILTER_1" data-ref="_M/RADEON_EMIT_PP_TXFILTER_1">RADEON_EMIT_PP_TXFILTER_1</dfn>                   14	/* tex1/6 */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_BORDER_COLOR_1" data-ref="_M/RADEON_EMIT_PP_BORDER_COLOR_1">RADEON_EMIT_PP_BORDER_COLOR_1</dfn>               15	/* tex1/1 */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_TXFILTER_2" data-ref="_M/RADEON_EMIT_PP_TXFILTER_2">RADEON_EMIT_PP_TXFILTER_2</dfn>                   16	/* tex2/6 */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_BORDER_COLOR_2" data-ref="_M/RADEON_EMIT_PP_BORDER_COLOR_2">RADEON_EMIT_PP_BORDER_COLOR_2</dfn>               17	/* tex2/1 */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_SE_ZBIAS_FACTOR" data-ref="_M/RADEON_EMIT_SE_ZBIAS_FACTOR">RADEON_EMIT_SE_ZBIAS_FACTOR</dfn>                 18	/* zbias/2 */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_SE_TCL_OUTPUT_VTX_FMT" data-ref="_M/RADEON_EMIT_SE_TCL_OUTPUT_VTX_FMT">RADEON_EMIT_SE_TCL_OUTPUT_VTX_FMT</dfn>           19	/* tcl/11 */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_SE_TCL_MATERIAL_EMMISSIVE_RED" data-ref="_M/RADEON_EMIT_SE_TCL_MATERIAL_EMMISSIVE_RED">RADEON_EMIT_SE_TCL_MATERIAL_EMMISSIVE_RED</dfn>   20	/* material/17 */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCBLEND_0" data-ref="_M/R200_EMIT_PP_TXCBLEND_0">R200_EMIT_PP_TXCBLEND_0</dfn>                     21	/* tex0/4 */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCBLEND_1" data-ref="_M/R200_EMIT_PP_TXCBLEND_1">R200_EMIT_PP_TXCBLEND_1</dfn>                     22	/* tex1/4 */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCBLEND_2" data-ref="_M/R200_EMIT_PP_TXCBLEND_2">R200_EMIT_PP_TXCBLEND_2</dfn>                     23	/* tex2/4 */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCBLEND_3" data-ref="_M/R200_EMIT_PP_TXCBLEND_3">R200_EMIT_PP_TXCBLEND_3</dfn>                     24	/* tex3/4 */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCBLEND_4" data-ref="_M/R200_EMIT_PP_TXCBLEND_4">R200_EMIT_PP_TXCBLEND_4</dfn>                     25	/* tex4/4 */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCBLEND_5" data-ref="_M/R200_EMIT_PP_TXCBLEND_5">R200_EMIT_PP_TXCBLEND_5</dfn>                     26	/* tex5/4 */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCBLEND_6" data-ref="_M/R200_EMIT_PP_TXCBLEND_6">R200_EMIT_PP_TXCBLEND_6</dfn>                     27	/* /4 */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCBLEND_7" data-ref="_M/R200_EMIT_PP_TXCBLEND_7">R200_EMIT_PP_TXCBLEND_7</dfn>                     28	/* /4 */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_TCL_LIGHT_MODEL_CTL_0" data-ref="_M/R200_EMIT_TCL_LIGHT_MODEL_CTL_0">R200_EMIT_TCL_LIGHT_MODEL_CTL_0</dfn>             29	/* tcl/7 */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_TFACTOR_0" data-ref="_M/R200_EMIT_TFACTOR_0">R200_EMIT_TFACTOR_0</dfn>                         30	/* tf/7 */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_VTX_FMT_0" data-ref="_M/R200_EMIT_VTX_FMT_0">R200_EMIT_VTX_FMT_0</dfn>                         31	/* vtx/5 */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_VAP_CTL" data-ref="_M/R200_EMIT_VAP_CTL">R200_EMIT_VAP_CTL</dfn>                           32	/* vap/1 */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_MATRIX_SELECT_0" data-ref="_M/R200_EMIT_MATRIX_SELECT_0">R200_EMIT_MATRIX_SELECT_0</dfn>                   33	/* msl/5 */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_TEX_PROC_CTL_2" data-ref="_M/R200_EMIT_TEX_PROC_CTL_2">R200_EMIT_TEX_PROC_CTL_2</dfn>                    34	/* tcg/5 */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_TCL_UCP_VERT_BLEND_CTL" data-ref="_M/R200_EMIT_TCL_UCP_VERT_BLEND_CTL">R200_EMIT_TCL_UCP_VERT_BLEND_CTL</dfn>            35	/* tcl/1 */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXFILTER_0" data-ref="_M/R200_EMIT_PP_TXFILTER_0">R200_EMIT_PP_TXFILTER_0</dfn>                     36	/* tex0/6 */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXFILTER_1" data-ref="_M/R200_EMIT_PP_TXFILTER_1">R200_EMIT_PP_TXFILTER_1</dfn>                     37	/* tex1/6 */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXFILTER_2" data-ref="_M/R200_EMIT_PP_TXFILTER_2">R200_EMIT_PP_TXFILTER_2</dfn>                     38	/* tex2/6 */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXFILTER_3" data-ref="_M/R200_EMIT_PP_TXFILTER_3">R200_EMIT_PP_TXFILTER_3</dfn>                     39	/* tex3/6 */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXFILTER_4" data-ref="_M/R200_EMIT_PP_TXFILTER_4">R200_EMIT_PP_TXFILTER_4</dfn>                     40	/* tex4/6 */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXFILTER_5" data-ref="_M/R200_EMIT_PP_TXFILTER_5">R200_EMIT_PP_TXFILTER_5</dfn>                     41	/* tex5/6 */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXOFFSET_0" data-ref="_M/R200_EMIT_PP_TXOFFSET_0">R200_EMIT_PP_TXOFFSET_0</dfn>                     42	/* tex0/1 */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXOFFSET_1" data-ref="_M/R200_EMIT_PP_TXOFFSET_1">R200_EMIT_PP_TXOFFSET_1</dfn>                     43	/* tex1/1 */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXOFFSET_2" data-ref="_M/R200_EMIT_PP_TXOFFSET_2">R200_EMIT_PP_TXOFFSET_2</dfn>                     44	/* tex2/1 */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXOFFSET_3" data-ref="_M/R200_EMIT_PP_TXOFFSET_3">R200_EMIT_PP_TXOFFSET_3</dfn>                     45	/* tex3/1 */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXOFFSET_4" data-ref="_M/R200_EMIT_PP_TXOFFSET_4">R200_EMIT_PP_TXOFFSET_4</dfn>                     46	/* tex4/1 */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXOFFSET_5" data-ref="_M/R200_EMIT_PP_TXOFFSET_5">R200_EMIT_PP_TXOFFSET_5</dfn>                     47	/* tex5/1 */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_VTE_CNTL" data-ref="_M/R200_EMIT_VTE_CNTL">R200_EMIT_VTE_CNTL</dfn>                          48	/* vte/1 */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_OUTPUT_VTX_COMP_SEL" data-ref="_M/R200_EMIT_OUTPUT_VTX_COMP_SEL">R200_EMIT_OUTPUT_VTX_COMP_SEL</dfn>               49	/* vtx/1 */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TAM_DEBUG3" data-ref="_M/R200_EMIT_PP_TAM_DEBUG3">R200_EMIT_PP_TAM_DEBUG3</dfn>                     50	/* tam/1 */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_CNTL_X" data-ref="_M/R200_EMIT_PP_CNTL_X">R200_EMIT_PP_CNTL_X</dfn>                         51	/* cst/1 */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_RB3D_DEPTHXY_OFFSET" data-ref="_M/R200_EMIT_RB3D_DEPTHXY_OFFSET">R200_EMIT_RB3D_DEPTHXY_OFFSET</dfn>               52	/* cst/1 */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_RE_AUX_SCISSOR_CNTL" data-ref="_M/R200_EMIT_RE_AUX_SCISSOR_CNTL">R200_EMIT_RE_AUX_SCISSOR_CNTL</dfn>               53	/* cst/1 */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_RE_SCISSOR_TL_0" data-ref="_M/R200_EMIT_RE_SCISSOR_TL_0">R200_EMIT_RE_SCISSOR_TL_0</dfn>                   54	/* cst/2 */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_RE_SCISSOR_TL_1" data-ref="_M/R200_EMIT_RE_SCISSOR_TL_1">R200_EMIT_RE_SCISSOR_TL_1</dfn>                   55	/* cst/2 */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_RE_SCISSOR_TL_2" data-ref="_M/R200_EMIT_RE_SCISSOR_TL_2">R200_EMIT_RE_SCISSOR_TL_2</dfn>                   56	/* cst/2 */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_SE_VAP_CNTL_STATUS" data-ref="_M/R200_EMIT_SE_VAP_CNTL_STATUS">R200_EMIT_SE_VAP_CNTL_STATUS</dfn>                57	/* cst/1 */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_SE_VTX_STATE_CNTL" data-ref="_M/R200_EMIT_SE_VTX_STATE_CNTL">R200_EMIT_SE_VTX_STATE_CNTL</dfn>                 58	/* cst/1 */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_RE_POINTSIZE" data-ref="_M/R200_EMIT_RE_POINTSIZE">R200_EMIT_RE_POINTSIZE</dfn>                      59	/* cst/1 */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_TCL_INPUT_VTX_VECTOR_ADDR_0" data-ref="_M/R200_EMIT_TCL_INPUT_VTX_VECTOR_ADDR_0">R200_EMIT_TCL_INPUT_VTX_VECTOR_ADDR_0</dfn>       60	/* cst/4 */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_CUBIC_FACES_0" data-ref="_M/R200_EMIT_PP_CUBIC_FACES_0">R200_EMIT_PP_CUBIC_FACES_0</dfn>                  61</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_CUBIC_OFFSETS_0" data-ref="_M/R200_EMIT_PP_CUBIC_OFFSETS_0">R200_EMIT_PP_CUBIC_OFFSETS_0</dfn>                62</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_CUBIC_FACES_1" data-ref="_M/R200_EMIT_PP_CUBIC_FACES_1">R200_EMIT_PP_CUBIC_FACES_1</dfn>                  63</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_CUBIC_OFFSETS_1" data-ref="_M/R200_EMIT_PP_CUBIC_OFFSETS_1">R200_EMIT_PP_CUBIC_OFFSETS_1</dfn>                64</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_CUBIC_FACES_2" data-ref="_M/R200_EMIT_PP_CUBIC_FACES_2">R200_EMIT_PP_CUBIC_FACES_2</dfn>                  65</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_CUBIC_OFFSETS_2" data-ref="_M/R200_EMIT_PP_CUBIC_OFFSETS_2">R200_EMIT_PP_CUBIC_OFFSETS_2</dfn>                66</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_CUBIC_FACES_3" data-ref="_M/R200_EMIT_PP_CUBIC_FACES_3">R200_EMIT_PP_CUBIC_FACES_3</dfn>                  67</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_CUBIC_OFFSETS_3" data-ref="_M/R200_EMIT_PP_CUBIC_OFFSETS_3">R200_EMIT_PP_CUBIC_OFFSETS_3</dfn>                68</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_CUBIC_FACES_4" data-ref="_M/R200_EMIT_PP_CUBIC_FACES_4">R200_EMIT_PP_CUBIC_FACES_4</dfn>                  69</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_CUBIC_OFFSETS_4" data-ref="_M/R200_EMIT_PP_CUBIC_OFFSETS_4">R200_EMIT_PP_CUBIC_OFFSETS_4</dfn>                70</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_CUBIC_FACES_5" data-ref="_M/R200_EMIT_PP_CUBIC_FACES_5">R200_EMIT_PP_CUBIC_FACES_5</dfn>                  71</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_CUBIC_OFFSETS_5" data-ref="_M/R200_EMIT_PP_CUBIC_OFFSETS_5">R200_EMIT_PP_CUBIC_OFFSETS_5</dfn>                72</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_TEX_SIZE_0" data-ref="_M/RADEON_EMIT_PP_TEX_SIZE_0">RADEON_EMIT_PP_TEX_SIZE_0</dfn>                   73</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_TEX_SIZE_1" data-ref="_M/RADEON_EMIT_PP_TEX_SIZE_1">RADEON_EMIT_PP_TEX_SIZE_1</dfn>                   74</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_TEX_SIZE_2" data-ref="_M/RADEON_EMIT_PP_TEX_SIZE_2">RADEON_EMIT_PP_TEX_SIZE_2</dfn>                   75</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_RB3D_BLENDCOLOR" data-ref="_M/R200_EMIT_RB3D_BLENDCOLOR">R200_EMIT_RB3D_BLENDCOLOR</dfn>                   76</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_TCL_POINT_SPRITE_CNTL" data-ref="_M/R200_EMIT_TCL_POINT_SPRITE_CNTL">R200_EMIT_TCL_POINT_SPRITE_CNTL</dfn>             77</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_CUBIC_FACES_0" data-ref="_M/RADEON_EMIT_PP_CUBIC_FACES_0">RADEON_EMIT_PP_CUBIC_FACES_0</dfn>                78</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_CUBIC_OFFSETS_T0" data-ref="_M/RADEON_EMIT_PP_CUBIC_OFFSETS_T0">RADEON_EMIT_PP_CUBIC_OFFSETS_T0</dfn>             79</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_CUBIC_FACES_1" data-ref="_M/RADEON_EMIT_PP_CUBIC_FACES_1">RADEON_EMIT_PP_CUBIC_FACES_1</dfn>                80</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_CUBIC_OFFSETS_T1" data-ref="_M/RADEON_EMIT_PP_CUBIC_OFFSETS_T1">RADEON_EMIT_PP_CUBIC_OFFSETS_T1</dfn>             81</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_CUBIC_FACES_2" data-ref="_M/RADEON_EMIT_PP_CUBIC_FACES_2">RADEON_EMIT_PP_CUBIC_FACES_2</dfn>                82</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/RADEON_EMIT_PP_CUBIC_OFFSETS_T2" data-ref="_M/RADEON_EMIT_PP_CUBIC_OFFSETS_T2">RADEON_EMIT_PP_CUBIC_OFFSETS_T2</dfn>             83</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TRI_PERF_CNTL" data-ref="_M/R200_EMIT_PP_TRI_PERF_CNTL">R200_EMIT_PP_TRI_PERF_CNTL</dfn>                  84</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_AFS_0" data-ref="_M/R200_EMIT_PP_AFS_0">R200_EMIT_PP_AFS_0</dfn>                          85</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_AFS_1" data-ref="_M/R200_EMIT_PP_AFS_1">R200_EMIT_PP_AFS_1</dfn>                          86</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_ATF_TFACTOR" data-ref="_M/R200_EMIT_ATF_TFACTOR">R200_EMIT_ATF_TFACTOR</dfn>                       87</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCTLALL_0" data-ref="_M/R200_EMIT_PP_TXCTLALL_0">R200_EMIT_PP_TXCTLALL_0</dfn>                     88</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCTLALL_1" data-ref="_M/R200_EMIT_PP_TXCTLALL_1">R200_EMIT_PP_TXCTLALL_1</dfn>                     89</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCTLALL_2" data-ref="_M/R200_EMIT_PP_TXCTLALL_2">R200_EMIT_PP_TXCTLALL_2</dfn>                     90</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCTLALL_3" data-ref="_M/R200_EMIT_PP_TXCTLALL_3">R200_EMIT_PP_TXCTLALL_3</dfn>                     91</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCTLALL_4" data-ref="_M/R200_EMIT_PP_TXCTLALL_4">R200_EMIT_PP_TXCTLALL_4</dfn>                     92</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_PP_TXCTLALL_5" data-ref="_M/R200_EMIT_PP_TXCTLALL_5">R200_EMIT_PP_TXCTLALL_5</dfn>                     93</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/R200_EMIT_VAP_PVS_CNTL" data-ref="_M/R200_EMIT_VAP_PVS_CNTL">R200_EMIT_VAP_PVS_CNTL</dfn>                      94</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/RADEON_MAX_STATE_PACKETS" data-ref="_M/RADEON_MAX_STATE_PACKETS">RADEON_MAX_STATE_PACKETS</dfn>                    95</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><i>/* Commands understood by cmd_buffer ioctl.  More can be added but</i></td></tr>
<tr><th id="172">172</th><td><i> * obviously these can't be removed or changed:</i></td></tr>
<tr><th id="173">173</th><td><i> */</i></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/RADEON_CMD_PACKET" data-ref="_M/RADEON_CMD_PACKET">RADEON_CMD_PACKET</dfn>      1	/* emit one of the register packets above */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/RADEON_CMD_SCALARS" data-ref="_M/RADEON_CMD_SCALARS">RADEON_CMD_SCALARS</dfn>     2	/* emit scalar data */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/RADEON_CMD_VECTORS" data-ref="_M/RADEON_CMD_VECTORS">RADEON_CMD_VECTORS</dfn>     3	/* emit vector data */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/RADEON_CMD_DMA_DISCARD" data-ref="_M/RADEON_CMD_DMA_DISCARD">RADEON_CMD_DMA_DISCARD</dfn> 4	/* discard current dma buf */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/RADEON_CMD_PACKET3" data-ref="_M/RADEON_CMD_PACKET3">RADEON_CMD_PACKET3</dfn>     5	/* emit hw packet */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/RADEON_CMD_PACKET3_CLIP" data-ref="_M/RADEON_CMD_PACKET3_CLIP">RADEON_CMD_PACKET3_CLIP</dfn> 6	/* emit hw packet wrapped in cliprects */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/RADEON_CMD_SCALARS2" data-ref="_M/RADEON_CMD_SCALARS2">RADEON_CMD_SCALARS2</dfn>     7	/* r200 stopgap */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/RADEON_CMD_WAIT" data-ref="_M/RADEON_CMD_WAIT">RADEON_CMD_WAIT</dfn>         8	/* emit hw wait commands -- note:</u></td></tr>
<tr><th id="182">182</th><td><u>					 *  doesn't make the cpu wait, just</u></td></tr>
<tr><th id="183">183</th><td><u>					 *  the graphics hardware */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/RADEON_CMD_VECLINEAR" data-ref="_M/RADEON_CMD_VECLINEAR">RADEON_CMD_VECLINEAR</dfn>	9       /* another r200 stopgap */</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><b>typedef</b> <b>union</b> {</td></tr>
<tr><th id="187">187</th><td>	<em>int</em> <dfn class="decl field" id="(anonymous)::i" title='(anonymous union)::i' data-ref="(anonymous)::i" data-ref-filename="(anonymous)..i">i</dfn>;</td></tr>
<tr><th id="188">188</th><td>	<b>struct</b> {</td></tr>
<tr><th id="189">189</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad0" title='(anonymous union)::(anonymous struct)::pad0' data-ref="(anonymousunion)::(anonymous)::pad0" data-ref-filename="(anonymousunion)..(anonymous)..pad0">pad0</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad1" title='(anonymous union)::(anonymous struct)::pad1' data-ref="(anonymousunion)::(anonymous)::pad1" data-ref-filename="(anonymousunion)..(anonymous)..pad1">pad1</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad2" title='(anonymous union)::(anonymous struct)::pad2' data-ref="(anonymousunion)::(anonymous)::pad2" data-ref-filename="(anonymousunion)..(anonymous)..pad2">pad2</dfn>;</td></tr>
<tr><th id="190">190</th><td>	} <dfn class="decl field" id="(anonymous)::header" title='(anonymous union)::header' data-ref="(anonymous)::header" data-ref-filename="(anonymous)..header">header</dfn>;</td></tr>
<tr><th id="191">191</th><td>	<b>struct</b> {</td></tr>
<tr><th id="192">192</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::packet_id" title='(anonymous union)::(anonymous struct)::packet_id' data-ref="(anonymousunion)::(anonymous)::packet_id" data-ref-filename="(anonymousunion)..(anonymous)..packet_id">packet_id</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad0" title='(anonymous union)::(anonymous struct)::pad0' data-ref="(anonymousunion)::(anonymous)::pad0" data-ref-filename="(anonymousunion)..(anonymous)..pad0">pad0</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad1" title='(anonymous union)::(anonymous struct)::pad1' data-ref="(anonymousunion)::(anonymous)::pad1" data-ref-filename="(anonymousunion)..(anonymous)..pad1">pad1</dfn>;</td></tr>
<tr><th id="193">193</th><td>	} <dfn class="decl field" id="(anonymous)::packet" title='(anonymous union)::packet' data-ref="(anonymous)::packet" data-ref-filename="(anonymous)..packet">packet</dfn>;</td></tr>
<tr><th id="194">194</th><td>	<b>struct</b> {</td></tr>
<tr><th id="195">195</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::offset" title='(anonymous union)::(anonymous struct)::offset' data-ref="(anonymousunion)::(anonymous)::offset" data-ref-filename="(anonymousunion)..(anonymous)..offset">offset</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::stride" title='(anonymous union)::(anonymous struct)::stride' data-ref="(anonymousunion)::(anonymous)::stride" data-ref-filename="(anonymousunion)..(anonymous)..stride">stride</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::count" title='(anonymous union)::(anonymous struct)::count' data-ref="(anonymousunion)::(anonymous)::count" data-ref-filename="(anonymousunion)..(anonymous)..count">count</dfn>;</td></tr>
<tr><th id="196">196</th><td>	} <dfn class="decl field" id="(anonymous)::scalars" title='(anonymous union)::scalars' data-ref="(anonymous)::scalars" data-ref-filename="(anonymous)..scalars">scalars</dfn>;</td></tr>
<tr><th id="197">197</th><td>	<b>struct</b> {</td></tr>
<tr><th id="198">198</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::offset" title='(anonymous union)::(anonymous struct)::offset' data-ref="(anonymousunion)::(anonymous)::offset" data-ref-filename="(anonymousunion)..(anonymous)..offset">offset</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::stride" title='(anonymous union)::(anonymous struct)::stride' data-ref="(anonymousunion)::(anonymous)::stride" data-ref-filename="(anonymousunion)..(anonymous)..stride">stride</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::count" title='(anonymous union)::(anonymous struct)::count' data-ref="(anonymousunion)::(anonymous)::count" data-ref-filename="(anonymousunion)..(anonymous)..count">count</dfn>;</td></tr>
<tr><th id="199">199</th><td>	} <dfn class="decl field" id="(anonymous)::vectors" title='(anonymous union)::vectors' data-ref="(anonymous)::vectors" data-ref-filename="(anonymous)..vectors">vectors</dfn>;</td></tr>
<tr><th id="200">200</th><td>	<b>struct</b> {</td></tr>
<tr><th id="201">201</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::addr_lo" title='(anonymous union)::(anonymous struct)::addr_lo' data-ref="(anonymousunion)::(anonymous)::addr_lo" data-ref-filename="(anonymousunion)..(anonymous)..addr_lo">addr_lo</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::addr_hi" title='(anonymous union)::(anonymous struct)::addr_hi' data-ref="(anonymousunion)::(anonymous)::addr_hi" data-ref-filename="(anonymousunion)..(anonymous)..addr_hi">addr_hi</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::count" title='(anonymous union)::(anonymous struct)::count' data-ref="(anonymousunion)::(anonymous)::count" data-ref-filename="(anonymousunion)..(anonymous)..count">count</dfn>;</td></tr>
<tr><th id="202">202</th><td>	} <dfn class="decl field" id="(anonymous)::veclinear" title='(anonymous union)::veclinear' data-ref="(anonymous)::veclinear" data-ref-filename="(anonymous)..veclinear">veclinear</dfn>;</td></tr>
<tr><th id="203">203</th><td>	<b>struct</b> {</td></tr>
<tr><th id="204">204</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::buf_idx" title='(anonymous union)::(anonymous struct)::buf_idx' data-ref="(anonymousunion)::(anonymous)::buf_idx" data-ref-filename="(anonymousunion)..(anonymous)..buf_idx">buf_idx</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad0" title='(anonymous union)::(anonymous struct)::pad0' data-ref="(anonymousunion)::(anonymous)::pad0" data-ref-filename="(anonymousunion)..(anonymous)..pad0">pad0</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad1" title='(anonymous union)::(anonymous struct)::pad1' data-ref="(anonymousunion)::(anonymous)::pad1" data-ref-filename="(anonymousunion)..(anonymous)..pad1">pad1</dfn>;</td></tr>
<tr><th id="205">205</th><td>	} <dfn class="decl field" id="(anonymous)::dma" title='(anonymous union)::dma' data-ref="(anonymous)::dma" data-ref-filename="(anonymous)..dma">dma</dfn>;</td></tr>
<tr><th id="206">206</th><td>	<b>struct</b> {</td></tr>
<tr><th id="207">207</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::flags" title='(anonymous union)::(anonymous struct)::flags' data-ref="(anonymousunion)::(anonymous)::flags" data-ref-filename="(anonymousunion)..(anonymous)..flags">flags</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad0" title='(anonymous union)::(anonymous struct)::pad0' data-ref="(anonymousunion)::(anonymous)::pad0" data-ref-filename="(anonymousunion)..(anonymous)..pad0">pad0</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad1" title='(anonymous union)::(anonymous struct)::pad1' data-ref="(anonymousunion)::(anonymous)::pad1" data-ref-filename="(anonymousunion)..(anonymous)..pad1">pad1</dfn>;</td></tr>
<tr><th id="208">208</th><td>	} <dfn class="decl field" id="(anonymous)::wait" title='(anonymous union)::wait' data-ref="(anonymous)::wait" data-ref-filename="(anonymous)..wait">wait</dfn>;</td></tr>
<tr><th id="209">209</th><td>} <dfn class="typedef" id="drm_radeon_cmd_header_t" title='drm_radeon_cmd_header_t' data-type='union drm_radeon_cmd_header_t' data-ref="drm_radeon_cmd_header_t" data-ref-filename="drm_radeon_cmd_header_t">drm_radeon_cmd_header_t</dfn>;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/RADEON_WAIT_2D" data-ref="_M/RADEON_WAIT_2D">RADEON_WAIT_2D</dfn>  0x1</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/RADEON_WAIT_3D" data-ref="_M/RADEON_WAIT_3D">RADEON_WAIT_3D</dfn>  0x2</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/* Allowed parameters for R300_CMD_PACKET3</i></td></tr>
<tr><th id="215">215</th><td><i> */</i></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/R300_CMD_PACKET3_CLEAR" data-ref="_M/R300_CMD_PACKET3_CLEAR">R300_CMD_PACKET3_CLEAR</dfn>		0</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/R300_CMD_PACKET3_RAW" data-ref="_M/R300_CMD_PACKET3_RAW">R300_CMD_PACKET3_RAW</dfn>		1</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>/* Commands understood by cmd_buffer ioctl for R300.</i></td></tr>
<tr><th id="220">220</th><td><i> * The interface has not been stabilized, so some of these may be removed</i></td></tr>
<tr><th id="221">221</th><td><i> * and eventually reordered before stabilization.</i></td></tr>
<tr><th id="222">222</th><td><i> */</i></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/R300_CMD_PACKET0" data-ref="_M/R300_CMD_PACKET0">R300_CMD_PACKET0</dfn>		1</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/R300_CMD_VPU" data-ref="_M/R300_CMD_VPU">R300_CMD_VPU</dfn>			2	/* emit vertex program upload */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/R300_CMD_PACKET3" data-ref="_M/R300_CMD_PACKET3">R300_CMD_PACKET3</dfn>		3	/* emit a packet3 */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/R300_CMD_END3D" data-ref="_M/R300_CMD_END3D">R300_CMD_END3D</dfn>			4	/* emit sequence ending 3d rendering */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/R300_CMD_CP_DELAY" data-ref="_M/R300_CMD_CP_DELAY">R300_CMD_CP_DELAY</dfn>		5</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/R300_CMD_DMA_DISCARD" data-ref="_M/R300_CMD_DMA_DISCARD">R300_CMD_DMA_DISCARD</dfn>		6</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/R300_CMD_WAIT" data-ref="_M/R300_CMD_WAIT">R300_CMD_WAIT</dfn>			7</u></td></tr>
<tr><th id="230">230</th><td><u>#	define <dfn class="macro" id="_M/R300_WAIT_2D" data-ref="_M/R300_WAIT_2D">R300_WAIT_2D</dfn>		0x1</u></td></tr>
<tr><th id="231">231</th><td><u>#	define <dfn class="macro" id="_M/R300_WAIT_3D" data-ref="_M/R300_WAIT_3D">R300_WAIT_3D</dfn>		0x2</u></td></tr>
<tr><th id="232">232</th><td><i>/* these two defines are DOING IT WRONG - however</i></td></tr>
<tr><th id="233">233</th><td><i> * we have userspace which relies on using these.</i></td></tr>
<tr><th id="234">234</th><td><i> * The wait interface is backwards compat new </i></td></tr>
<tr><th id="235">235</th><td><i> * code should use the NEW_WAIT defines below</i></td></tr>
<tr><th id="236">236</th><td><i> * THESE ARE NOT BIT FIELDS</i></td></tr>
<tr><th id="237">237</th><td><i> */</i></td></tr>
<tr><th id="238">238</th><td><u>#	define <dfn class="macro" id="_M/R300_WAIT_2D_CLEAN" data-ref="_M/R300_WAIT_2D_CLEAN">R300_WAIT_2D_CLEAN</dfn>	0x3</u></td></tr>
<tr><th id="239">239</th><td><u>#	define <dfn class="macro" id="_M/R300_WAIT_3D_CLEAN" data-ref="_M/R300_WAIT_3D_CLEAN">R300_WAIT_3D_CLEAN</dfn>	0x4</u></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><u>#	define <dfn class="macro" id="_M/R300_NEW_WAIT_2D_3D" data-ref="_M/R300_NEW_WAIT_2D_3D">R300_NEW_WAIT_2D_3D</dfn>	0x3</u></td></tr>
<tr><th id="242">242</th><td><u>#	define <dfn class="macro" id="_M/R300_NEW_WAIT_2D_2D_CLEAN" data-ref="_M/R300_NEW_WAIT_2D_2D_CLEAN">R300_NEW_WAIT_2D_2D_CLEAN</dfn>	0x4</u></td></tr>
<tr><th id="243">243</th><td><u>#	define <dfn class="macro" id="_M/R300_NEW_WAIT_3D_3D_CLEAN" data-ref="_M/R300_NEW_WAIT_3D_3D_CLEAN">R300_NEW_WAIT_3D_3D_CLEAN</dfn>	0x6</u></td></tr>
<tr><th id="244">244</th><td><u>#	define <dfn class="macro" id="_M/R300_NEW_WAIT_2D_2D_CLEAN_3D_3D_CLEAN" data-ref="_M/R300_NEW_WAIT_2D_2D_CLEAN_3D_3D_CLEAN">R300_NEW_WAIT_2D_2D_CLEAN_3D_3D_CLEAN</dfn>	0x8</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/R300_CMD_SCRATCH" data-ref="_M/R300_CMD_SCRATCH">R300_CMD_SCRATCH</dfn>		8</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/R300_CMD_R500FP" data-ref="_M/R300_CMD_R500FP">R300_CMD_R500FP</dfn>                 9</u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><b>typedef</b> <b>union</b> {</td></tr>
<tr><th id="250">250</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::u" title='(anonymous union)::u' data-ref="(anonymous)::u" data-ref-filename="(anonymous)..u">u</dfn>;</td></tr>
<tr><th id="251">251</th><td>	<b>struct</b> {</td></tr>
<tr><th id="252">252</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad0" title='(anonymous union)::(anonymous struct)::pad0' data-ref="(anonymousunion)::(anonymous)::pad0" data-ref-filename="(anonymousunion)..(anonymous)..pad0">pad0</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad1" title='(anonymous union)::(anonymous struct)::pad1' data-ref="(anonymousunion)::(anonymous)::pad1" data-ref-filename="(anonymousunion)..(anonymous)..pad1">pad1</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad2" title='(anonymous union)::(anonymous struct)::pad2' data-ref="(anonymousunion)::(anonymous)::pad2" data-ref-filename="(anonymousunion)..(anonymous)..pad2">pad2</dfn>;</td></tr>
<tr><th id="253">253</th><td>	} <dfn class="decl field" id="(anonymous)::header" title='(anonymous union)::header' data-ref="(anonymous)::header" data-ref-filename="(anonymous)..header">header</dfn>;</td></tr>
<tr><th id="254">254</th><td>	<b>struct</b> {</td></tr>
<tr><th id="255">255</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::count" title='(anonymous union)::(anonymous struct)::count' data-ref="(anonymousunion)::(anonymous)::count" data-ref-filename="(anonymousunion)..(anonymous)..count">count</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::reglo" title='(anonymous union)::(anonymous struct)::reglo' data-ref="(anonymousunion)::(anonymous)::reglo" data-ref-filename="(anonymousunion)..(anonymous)..reglo">reglo</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::reghi" title='(anonymous union)::(anonymous struct)::reghi' data-ref="(anonymousunion)::(anonymous)::reghi" data-ref-filename="(anonymousunion)..(anonymous)..reghi">reghi</dfn>;</td></tr>
<tr><th id="256">256</th><td>	} <dfn class="decl field" id="(anonymous)::packet0" title='(anonymous union)::packet0' data-ref="(anonymous)::packet0" data-ref-filename="(anonymous)..packet0">packet0</dfn>;</td></tr>
<tr><th id="257">257</th><td>	<b>struct</b> {</td></tr>
<tr><th id="258">258</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::count" title='(anonymous union)::(anonymous struct)::count' data-ref="(anonymousunion)::(anonymous)::count" data-ref-filename="(anonymousunion)..(anonymous)..count">count</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::adrlo" title='(anonymous union)::(anonymous struct)::adrlo' data-ref="(anonymousunion)::(anonymous)::adrlo" data-ref-filename="(anonymousunion)..(anonymous)..adrlo">adrlo</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::adrhi" title='(anonymous union)::(anonymous struct)::adrhi' data-ref="(anonymousunion)::(anonymous)::adrhi" data-ref-filename="(anonymousunion)..(anonymous)..adrhi">adrhi</dfn>;</td></tr>
<tr><th id="259">259</th><td>	} <dfn class="decl field" id="(anonymous)::vpu" title='(anonymous union)::vpu' data-ref="(anonymous)::vpu" data-ref-filename="(anonymous)..vpu">vpu</dfn>;</td></tr>
<tr><th id="260">260</th><td>	<b>struct</b> {</td></tr>
<tr><th id="261">261</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::packet" title='(anonymous union)::(anonymous struct)::packet' data-ref="(anonymousunion)::(anonymous)::packet" data-ref-filename="(anonymousunion)..(anonymous)..packet">packet</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad0" title='(anonymous union)::(anonymous struct)::pad0' data-ref="(anonymousunion)::(anonymous)::pad0" data-ref-filename="(anonymousunion)..(anonymous)..pad0">pad0</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad1" title='(anonymous union)::(anonymous struct)::pad1' data-ref="(anonymousunion)::(anonymous)::pad1" data-ref-filename="(anonymousunion)..(anonymous)..pad1">pad1</dfn>;</td></tr>
<tr><th id="262">262</th><td>	} <dfn class="decl field" id="(anonymous)::packet3" title='(anonymous union)::packet3' data-ref="(anonymous)::packet3" data-ref-filename="(anonymous)..packet3">packet3</dfn>;</td></tr>
<tr><th id="263">263</th><td>	<b>struct</b> {</td></tr>
<tr><th id="264">264</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::packet" title='(anonymous union)::(anonymous struct)::packet' data-ref="(anonymousunion)::(anonymous)::packet" data-ref-filename="(anonymousunion)..(anonymous)..packet">packet</dfn>;</td></tr>
<tr><th id="265">265</th><td>		<em>unsigned</em> <em>short</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::count" title='(anonymous union)::(anonymous struct)::count' data-ref="(anonymousunion)::(anonymous)::count" data-ref-filename="(anonymousunion)..(anonymous)..count">count</dfn>;	<i>/* amount of packet2 to emit */</i></td></tr>
<tr><th id="266">266</th><td>	} <dfn class="decl field" id="(anonymous)::delay" title='(anonymous union)::delay' data-ref="(anonymous)::delay" data-ref-filename="(anonymous)..delay">delay</dfn>;</td></tr>
<tr><th id="267">267</th><td>	<b>struct</b> {</td></tr>
<tr><th id="268">268</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::buf_idx" title='(anonymous union)::(anonymous struct)::buf_idx' data-ref="(anonymousunion)::(anonymous)::buf_idx" data-ref-filename="(anonymousunion)..(anonymous)..buf_idx">buf_idx</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad0" title='(anonymous union)::(anonymous struct)::pad0' data-ref="(anonymousunion)::(anonymous)::pad0" data-ref-filename="(anonymousunion)..(anonymous)..pad0">pad0</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad1" title='(anonymous union)::(anonymous struct)::pad1' data-ref="(anonymousunion)::(anonymous)::pad1" data-ref-filename="(anonymousunion)..(anonymous)..pad1">pad1</dfn>;</td></tr>
<tr><th id="269">269</th><td>	} <dfn class="decl field" id="(anonymous)::dma" title='(anonymous union)::dma' data-ref="(anonymous)::dma" data-ref-filename="(anonymous)..dma">dma</dfn>;</td></tr>
<tr><th id="270">270</th><td>	<b>struct</b> {</td></tr>
<tr><th id="271">271</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::flags" title='(anonymous union)::(anonymous struct)::flags' data-ref="(anonymousunion)::(anonymous)::flags" data-ref-filename="(anonymousunion)..(anonymous)..flags">flags</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad0" title='(anonymous union)::(anonymous struct)::pad0' data-ref="(anonymousunion)::(anonymous)::pad0" data-ref-filename="(anonymousunion)..(anonymous)..pad0">pad0</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::pad1" title='(anonymous union)::(anonymous struct)::pad1' data-ref="(anonymousunion)::(anonymous)::pad1" data-ref-filename="(anonymousunion)..(anonymous)..pad1">pad1</dfn>;</td></tr>
<tr><th id="272">272</th><td>	} <dfn class="decl field" id="(anonymous)::wait" title='(anonymous union)::wait' data-ref="(anonymous)::wait" data-ref-filename="(anonymous)..wait">wait</dfn>;</td></tr>
<tr><th id="273">273</th><td>	<b>struct</b> {</td></tr>
<tr><th id="274">274</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::reg" title='(anonymous union)::(anonymous struct)::reg' data-ref="(anonymousunion)::(anonymous)::reg" data-ref-filename="(anonymousunion)..(anonymous)..reg">reg</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::n_bufs" title='(anonymous union)::(anonymous struct)::n_bufs' data-ref="(anonymousunion)::(anonymous)::n_bufs" data-ref-filename="(anonymousunion)..(anonymous)..n_bufs">n_bufs</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::flags" title='(anonymous union)::(anonymous struct)::flags' data-ref="(anonymousunion)::(anonymous)::flags" data-ref-filename="(anonymousunion)..(anonymous)..flags">flags</dfn>;</td></tr>
<tr><th id="275">275</th><td>	} <dfn class="decl field" id="(anonymous)::scratch" title='(anonymous union)::scratch' data-ref="(anonymous)::scratch" data-ref-filename="(anonymous)..scratch">scratch</dfn>;</td></tr>
<tr><th id="276">276</th><td>	<b>struct</b> {</td></tr>
<tr><th id="277">277</th><td>		<em>unsigned</em> <em>char</em> <dfn class="decl field" id="(anonymousunion)::(anonymous)::cmd_type" title='(anonymous union)::(anonymous struct)::cmd_type' data-ref="(anonymousunion)::(anonymous)::cmd_type" data-ref-filename="(anonymousunion)..(anonymous)..cmd_type">cmd_type</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::count" title='(anonymous union)::(anonymous struct)::count' data-ref="(anonymousunion)::(anonymous)::count" data-ref-filename="(anonymousunion)..(anonymous)..count">count</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::adrlo" title='(anonymous union)::(anonymous struct)::adrlo' data-ref="(anonymousunion)::(anonymous)::adrlo" data-ref-filename="(anonymousunion)..(anonymous)..adrlo">adrlo</dfn>, <dfn class="decl field" id="(anonymousunion)::(anonymous)::adrhi_flags" title='(anonymous union)::(anonymous struct)::adrhi_flags' data-ref="(anonymousunion)::(anonymous)::adrhi_flags" data-ref-filename="(anonymousunion)..(anonymous)..adrhi_flags">adrhi_flags</dfn>;</td></tr>
<tr><th id="278">278</th><td>	} <dfn class="decl field" id="(anonymous)::r500fp" title='(anonymous union)::r500fp' data-ref="(anonymous)::r500fp" data-ref-filename="(anonymous)..r500fp">r500fp</dfn>;</td></tr>
<tr><th id="279">279</th><td>} <dfn class="typedef" id="drm_r300_cmd_header_t" title='drm_r300_cmd_header_t' data-type='union drm_r300_cmd_header_t' data-ref="drm_r300_cmd_header_t" data-ref-filename="drm_r300_cmd_header_t">drm_r300_cmd_header_t</dfn>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/RADEON_FRONT" data-ref="_M/RADEON_FRONT">RADEON_FRONT</dfn>			0x1</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/RADEON_BACK" data-ref="_M/RADEON_BACK">RADEON_BACK</dfn>			0x2</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/RADEON_DEPTH" data-ref="_M/RADEON_DEPTH">RADEON_DEPTH</dfn>			0x4</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/RADEON_STENCIL" data-ref="_M/RADEON_STENCIL">RADEON_STENCIL</dfn>			0x8</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/RADEON_CLEAR_FASTZ" data-ref="_M/RADEON_CLEAR_FASTZ">RADEON_CLEAR_FASTZ</dfn>		0x80000000</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/RADEON_USE_HIERZ" data-ref="_M/RADEON_USE_HIERZ">RADEON_USE_HIERZ</dfn>		0x40000000</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/RADEON_USE_COMP_ZBUF" data-ref="_M/RADEON_USE_COMP_ZBUF">RADEON_USE_COMP_ZBUF</dfn>		0x20000000</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/R500FP_CONSTANT_TYPE" data-ref="_M/R500FP_CONSTANT_TYPE">R500FP_CONSTANT_TYPE</dfn>  (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/R500FP_CONSTANT_CLAMP" data-ref="_M/R500FP_CONSTANT_CLAMP">R500FP_CONSTANT_CLAMP</dfn> (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i>/* Primitive types</i></td></tr>
<tr><th id="293">293</th><td><i> */</i></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/RADEON_POINTS" data-ref="_M/RADEON_POINTS">RADEON_POINTS</dfn>			0x1</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/RADEON_LINES" data-ref="_M/RADEON_LINES">RADEON_LINES</dfn>			0x2</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/RADEON_LINE_STRIP" data-ref="_M/RADEON_LINE_STRIP">RADEON_LINE_STRIP</dfn>		0x3</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/RADEON_TRIANGLES" data-ref="_M/RADEON_TRIANGLES">RADEON_TRIANGLES</dfn>		0x4</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/RADEON_TRIANGLE_FAN" data-ref="_M/RADEON_TRIANGLE_FAN">RADEON_TRIANGLE_FAN</dfn>		0x5</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/RADEON_TRIANGLE_STRIP" data-ref="_M/RADEON_TRIANGLE_STRIP">RADEON_TRIANGLE_STRIP</dfn>		0x6</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><i>/* Vertex/indirect buffer size</i></td></tr>
<tr><th id="302">302</th><td><i> */</i></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/RADEON_BUFFER_SIZE" data-ref="_M/RADEON_BUFFER_SIZE">RADEON_BUFFER_SIZE</dfn>		65536</u></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><i>/* Byte offsets for indirect buffer data</i></td></tr>
<tr><th id="306">306</th><td><i> */</i></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/RADEON_INDEX_PRIM_OFFSET" data-ref="_M/RADEON_INDEX_PRIM_OFFSET">RADEON_INDEX_PRIM_OFFSET</dfn>	20</u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/RADEON_SCRATCH_REG_OFFSET" data-ref="_M/RADEON_SCRATCH_REG_OFFSET">RADEON_SCRATCH_REG_OFFSET</dfn>	32</u></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/R600_SCRATCH_REG_OFFSET" data-ref="_M/R600_SCRATCH_REG_OFFSET">R600_SCRATCH_REG_OFFSET</dfn>         256</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/RADEON_NR_SAREA_CLIPRECTS" data-ref="_M/RADEON_NR_SAREA_CLIPRECTS">RADEON_NR_SAREA_CLIPRECTS</dfn>	12</u></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><i>/* There are 2 heaps (local/GART).  Each region within a heap is a</i></td></tr>
<tr><th id="316">316</th><td><i> * minimum of 64k, and there are at most 64 of them per heap.</i></td></tr>
<tr><th id="317">317</th><td><i> */</i></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/RADEON_LOCAL_TEX_HEAP" data-ref="_M/RADEON_LOCAL_TEX_HEAP">RADEON_LOCAL_TEX_HEAP</dfn>		0</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/RADEON_GART_TEX_HEAP" data-ref="_M/RADEON_GART_TEX_HEAP">RADEON_GART_TEX_HEAP</dfn>		1</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/RADEON_NR_TEX_HEAPS" data-ref="_M/RADEON_NR_TEX_HEAPS">RADEON_NR_TEX_HEAPS</dfn>		2</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/RADEON_NR_TEX_REGIONS" data-ref="_M/RADEON_NR_TEX_REGIONS">RADEON_NR_TEX_REGIONS</dfn>		64</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/RADEON_LOG_TEX_GRANULARITY" data-ref="_M/RADEON_LOG_TEX_GRANULARITY">RADEON_LOG_TEX_GRANULARITY</dfn>	16</u></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/RADEON_MAX_TEXTURE_LEVELS" data-ref="_M/RADEON_MAX_TEXTURE_LEVELS">RADEON_MAX_TEXTURE_LEVELS</dfn>	12</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/RADEON_MAX_TEXTURE_UNITS" data-ref="_M/RADEON_MAX_TEXTURE_UNITS">RADEON_MAX_TEXTURE_UNITS</dfn>	3</u></td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/RADEON_MAX_SURFACES" data-ref="_M/RADEON_MAX_SURFACES">RADEON_MAX_SURFACES</dfn>		8</u></td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><i>/* Blits have strict offset rules.  All blit offset must be aligned on</i></td></tr>
<tr><th id="330">330</th><td><i> * a 1K-byte boundary.</i></td></tr>
<tr><th id="331">331</th><td><i> */</i></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/RADEON_OFFSET_SHIFT" data-ref="_M/RADEON_OFFSET_SHIFT">RADEON_OFFSET_SHIFT</dfn>             10</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/RADEON_OFFSET_ALIGN" data-ref="_M/RADEON_OFFSET_ALIGN">RADEON_OFFSET_ALIGN</dfn>             (1 &lt;&lt; RADEON_OFFSET_SHIFT)</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/RADEON_OFFSET_MASK" data-ref="_M/RADEON_OFFSET_MASK">RADEON_OFFSET_MASK</dfn>              (RADEON_OFFSET_ALIGN - 1)</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><u>#<span data-ppcond="43">endif</span>				/* __RADEON_SAREA_DEFINES__ */</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="339">339</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::red" title='(anonymous struct)::red' data-ref="(anonymous)::red" data-ref-filename="(anonymous)..red">red</dfn>;</td></tr>
<tr><th id="340">340</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::green" title='(anonymous struct)::green' data-ref="(anonymous)::green" data-ref-filename="(anonymous)..green">green</dfn>;</td></tr>
<tr><th id="341">341</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::blue" title='(anonymous struct)::blue' data-ref="(anonymous)::blue" data-ref-filename="(anonymous)..blue">blue</dfn>;</td></tr>
<tr><th id="342">342</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::alpha" title='(anonymous struct)::alpha' data-ref="(anonymous)::alpha" data-ref-filename="(anonymous)..alpha">alpha</dfn>;</td></tr>
<tr><th id="343">343</th><td>} <dfn class="typedef" id="radeon_color_regs_t" title='radeon_color_regs_t' data-type='struct radeon_color_regs_t' data-ref="radeon_color_regs_t" data-ref-filename="radeon_color_regs_t">radeon_color_regs_t</dfn>;</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="346">346</th><td>	<i>/* Context state */</i></td></tr>
<tr><th id="347">347</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::pp_misc" title='(anonymous struct)::pp_misc' data-ref="(anonymous)::pp_misc" data-ref-filename="(anonymous)..pp_misc">pp_misc</dfn>;	<i>/* 0x1c14 */</i></td></tr>
<tr><th id="348">348</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::pp_fog_color" title='(anonymous struct)::pp_fog_color' data-ref="(anonymous)::pp_fog_color" data-ref-filename="(anonymous)..pp_fog_color">pp_fog_color</dfn>;</td></tr>
<tr><th id="349">349</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::re_solid_color" title='(anonymous struct)::re_solid_color' data-ref="(anonymous)::re_solid_color" data-ref-filename="(anonymous)..re_solid_color">re_solid_color</dfn>;</td></tr>
<tr><th id="350">350</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::rb3d_blendcntl" title='(anonymous struct)::rb3d_blendcntl' data-ref="(anonymous)::rb3d_blendcntl" data-ref-filename="(anonymous)..rb3d_blendcntl">rb3d_blendcntl</dfn>;</td></tr>
<tr><th id="351">351</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::rb3d_depthoffset" title='(anonymous struct)::rb3d_depthoffset' data-ref="(anonymous)::rb3d_depthoffset" data-ref-filename="(anonymous)..rb3d_depthoffset">rb3d_depthoffset</dfn>;</td></tr>
<tr><th id="352">352</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::rb3d_depthpitch" title='(anonymous struct)::rb3d_depthpitch' data-ref="(anonymous)::rb3d_depthpitch" data-ref-filename="(anonymous)..rb3d_depthpitch">rb3d_depthpitch</dfn>;</td></tr>
<tr><th id="353">353</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::rb3d_zstencilcntl" title='(anonymous struct)::rb3d_zstencilcntl' data-ref="(anonymous)::rb3d_zstencilcntl" data-ref-filename="(anonymous)..rb3d_zstencilcntl">rb3d_zstencilcntl</dfn>;</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::pp_cntl" title='(anonymous struct)::pp_cntl' data-ref="(anonymous)::pp_cntl" data-ref-filename="(anonymous)..pp_cntl">pp_cntl</dfn>;	<i>/* 0x1c38 */</i></td></tr>
<tr><th id="356">356</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::rb3d_cntl" title='(anonymous struct)::rb3d_cntl' data-ref="(anonymous)::rb3d_cntl" data-ref-filename="(anonymous)..rb3d_cntl">rb3d_cntl</dfn>;</td></tr>
<tr><th id="357">357</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::rb3d_coloroffset" title='(anonymous struct)::rb3d_coloroffset' data-ref="(anonymous)::rb3d_coloroffset" data-ref-filename="(anonymous)..rb3d_coloroffset">rb3d_coloroffset</dfn>;</td></tr>
<tr><th id="358">358</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::re_width_height" title='(anonymous struct)::re_width_height' data-ref="(anonymous)::re_width_height" data-ref-filename="(anonymous)..re_width_height">re_width_height</dfn>;</td></tr>
<tr><th id="359">359</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::rb3d_colorpitch" title='(anonymous struct)::rb3d_colorpitch' data-ref="(anonymous)::rb3d_colorpitch" data-ref-filename="(anonymous)..rb3d_colorpitch">rb3d_colorpitch</dfn>;</td></tr>
<tr><th id="360">360</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::se_cntl" title='(anonymous struct)::se_cntl' data-ref="(anonymous)::se_cntl" data-ref-filename="(anonymous)..se_cntl">se_cntl</dfn>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>	<i>/* Vertex format state */</i></td></tr>
<tr><th id="363">363</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::se_coord_fmt" title='(anonymous struct)::se_coord_fmt' data-ref="(anonymous)::se_coord_fmt" data-ref-filename="(anonymous)..se_coord_fmt">se_coord_fmt</dfn>;	<i>/* 0x1c50 */</i></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>	<i>/* Line state */</i></td></tr>
<tr><th id="366">366</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::re_line_pattern" title='(anonymous struct)::re_line_pattern' data-ref="(anonymous)::re_line_pattern" data-ref-filename="(anonymous)..re_line_pattern">re_line_pattern</dfn>;	<i>/* 0x1cd0 */</i></td></tr>
<tr><th id="367">367</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::re_line_state" title='(anonymous struct)::re_line_state' data-ref="(anonymous)::re_line_state" data-ref-filename="(anonymous)..re_line_state">re_line_state</dfn>;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::se_line_width" title='(anonymous struct)::se_line_width' data-ref="(anonymous)::se_line_width" data-ref-filename="(anonymous)..se_line_width">se_line_width</dfn>;	<i>/* 0x1db8 */</i></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>	<i>/* Bumpmap state */</i></td></tr>
<tr><th id="372">372</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::pp_lum_matrix" title='(anonymous struct)::pp_lum_matrix' data-ref="(anonymous)::pp_lum_matrix" data-ref-filename="(anonymous)..pp_lum_matrix">pp_lum_matrix</dfn>;	<i>/* 0x1d00 */</i></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::pp_rot_matrix_0" title='(anonymous struct)::pp_rot_matrix_0' data-ref="(anonymous)::pp_rot_matrix_0" data-ref-filename="(anonymous)..pp_rot_matrix_0">pp_rot_matrix_0</dfn>;	<i>/* 0x1d58 */</i></td></tr>
<tr><th id="375">375</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::pp_rot_matrix_1" title='(anonymous struct)::pp_rot_matrix_1' data-ref="(anonymous)::pp_rot_matrix_1" data-ref-filename="(anonymous)..pp_rot_matrix_1">pp_rot_matrix_1</dfn>;</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>	<i>/* Mask state */</i></td></tr>
<tr><th id="378">378</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::rb3d_stencilrefmask" title='(anonymous struct)::rb3d_stencilrefmask' data-ref="(anonymous)::rb3d_stencilrefmask" data-ref-filename="(anonymous)..rb3d_stencilrefmask">rb3d_stencilrefmask</dfn>;	<i>/* 0x1d7c */</i></td></tr>
<tr><th id="379">379</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::rb3d_ropcntl" title='(anonymous struct)::rb3d_ropcntl' data-ref="(anonymous)::rb3d_ropcntl" data-ref-filename="(anonymous)..rb3d_ropcntl">rb3d_ropcntl</dfn>;</td></tr>
<tr><th id="380">380</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::rb3d_planemask" title='(anonymous struct)::rb3d_planemask' data-ref="(anonymous)::rb3d_planemask" data-ref-filename="(anonymous)..rb3d_planemask">rb3d_planemask</dfn>;</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>	<i>/* Viewport state */</i></td></tr>
<tr><th id="383">383</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::se_vport_xscale" title='(anonymous struct)::se_vport_xscale' data-ref="(anonymous)::se_vport_xscale" data-ref-filename="(anonymous)..se_vport_xscale">se_vport_xscale</dfn>;	<i>/* 0x1d98 */</i></td></tr>
<tr><th id="384">384</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::se_vport_xoffset" title='(anonymous struct)::se_vport_xoffset' data-ref="(anonymous)::se_vport_xoffset" data-ref-filename="(anonymous)..se_vport_xoffset">se_vport_xoffset</dfn>;</td></tr>
<tr><th id="385">385</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::se_vport_yscale" title='(anonymous struct)::se_vport_yscale' data-ref="(anonymous)::se_vport_yscale" data-ref-filename="(anonymous)..se_vport_yscale">se_vport_yscale</dfn>;</td></tr>
<tr><th id="386">386</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::se_vport_yoffset" title='(anonymous struct)::se_vport_yoffset' data-ref="(anonymous)::se_vport_yoffset" data-ref-filename="(anonymous)..se_vport_yoffset">se_vport_yoffset</dfn>;</td></tr>
<tr><th id="387">387</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::se_vport_zscale" title='(anonymous struct)::se_vport_zscale' data-ref="(anonymous)::se_vport_zscale" data-ref-filename="(anonymous)..se_vport_zscale">se_vport_zscale</dfn>;</td></tr>
<tr><th id="388">388</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::se_vport_zoffset" title='(anonymous struct)::se_vport_zoffset' data-ref="(anonymous)::se_vport_zoffset" data-ref-filename="(anonymous)..se_vport_zoffset">se_vport_zoffset</dfn>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>	<i>/* Setup state */</i></td></tr>
<tr><th id="391">391</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::se_cntl_status" title='(anonymous struct)::se_cntl_status' data-ref="(anonymous)::se_cntl_status" data-ref-filename="(anonymous)..se_cntl_status">se_cntl_status</dfn>;	<i>/* 0x2140 */</i></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>	<i>/* Misc state */</i></td></tr>
<tr><th id="394">394</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::re_top_left" title='(anonymous struct)::re_top_left' data-ref="(anonymous)::re_top_left" data-ref-filename="(anonymous)..re_top_left">re_top_left</dfn>;	<i>/* 0x26c0 */</i></td></tr>
<tr><th id="395">395</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::re_misc" title='(anonymous struct)::re_misc' data-ref="(anonymous)::re_misc" data-ref-filename="(anonymous)..re_misc">re_misc</dfn>;</td></tr>
<tr><th id="396">396</th><td>} <dfn class="typedef" id="drm_radeon_context_regs_t" title='drm_radeon_context_regs_t' data-type='struct drm_radeon_context_regs_t' data-ref="drm_radeon_context_regs_t" data-ref-filename="drm_radeon_context_regs_t">drm_radeon_context_regs_t</dfn>;</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="399">399</th><td>	<i>/* Zbias state */</i></td></tr>
<tr><th id="400">400</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::se_zbias_factor" title='(anonymous struct)::se_zbias_factor' data-ref="(anonymous)::se_zbias_factor" data-ref-filename="(anonymous)..se_zbias_factor">se_zbias_factor</dfn>;	<i>/* 0x1dac */</i></td></tr>
<tr><th id="401">401</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::se_zbias_constant" title='(anonymous struct)::se_zbias_constant' data-ref="(anonymous)::se_zbias_constant" data-ref-filename="(anonymous)..se_zbias_constant">se_zbias_constant</dfn>;</td></tr>
<tr><th id="402">402</th><td>} <dfn class="typedef" id="drm_radeon_context2_regs_t" title='drm_radeon_context2_regs_t' data-type='struct drm_radeon_context2_regs_t' data-ref="drm_radeon_context2_regs_t" data-ref-filename="drm_radeon_context2_regs_t">drm_radeon_context2_regs_t</dfn>;</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><i>/* Setup registers for each texture unit</i></td></tr>
<tr><th id="405">405</th><td><i> */</i></td></tr>
<tr><th id="406">406</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="407">407</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::pp_txfilter" title='(anonymous struct)::pp_txfilter' data-ref="(anonymous)::pp_txfilter" data-ref-filename="(anonymous)..pp_txfilter">pp_txfilter</dfn>;</td></tr>
<tr><th id="408">408</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::pp_txformat" title='(anonymous struct)::pp_txformat' data-ref="(anonymous)::pp_txformat" data-ref-filename="(anonymous)..pp_txformat">pp_txformat</dfn>;</td></tr>
<tr><th id="409">409</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::pp_txoffset" title='(anonymous struct)::pp_txoffset' data-ref="(anonymous)::pp_txoffset" data-ref-filename="(anonymous)..pp_txoffset">pp_txoffset</dfn>;</td></tr>
<tr><th id="410">410</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::pp_txcblend" title='(anonymous struct)::pp_txcblend' data-ref="(anonymous)::pp_txcblend" data-ref-filename="(anonymous)..pp_txcblend">pp_txcblend</dfn>;</td></tr>
<tr><th id="411">411</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::pp_txablend" title='(anonymous struct)::pp_txablend' data-ref="(anonymous)::pp_txablend" data-ref-filename="(anonymous)..pp_txablend">pp_txablend</dfn>;</td></tr>
<tr><th id="412">412</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::pp_tfactor" title='(anonymous struct)::pp_tfactor' data-ref="(anonymous)::pp_tfactor" data-ref-filename="(anonymous)..pp_tfactor">pp_tfactor</dfn>;</td></tr>
<tr><th id="413">413</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::pp_border_color" title='(anonymous struct)::pp_border_color' data-ref="(anonymous)::pp_border_color" data-ref-filename="(anonymous)..pp_border_color">pp_border_color</dfn>;</td></tr>
<tr><th id="414">414</th><td>} <dfn class="typedef" id="drm_radeon_texture_regs_t" title='drm_radeon_texture_regs_t' data-type='struct drm_radeon_texture_regs_t' data-ref="drm_radeon_texture_regs_t" data-ref-filename="drm_radeon_texture_regs_t">drm_radeon_texture_regs_t</dfn>;</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="417">417</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::start" title='(anonymous struct)::start' data-ref="(anonymous)::start" data-ref-filename="(anonymous)..start">start</dfn>;</td></tr>
<tr><th id="418">418</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::finish" title='(anonymous struct)::finish' data-ref="(anonymous)::finish" data-ref-filename="(anonymous)..finish">finish</dfn>;</td></tr>
<tr><th id="419">419</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::prim" title='(anonymous struct)::prim' data-ref="(anonymous)::prim" data-ref-filename="(anonymous)..prim">prim</dfn>:<var>8</var>;</td></tr>
<tr><th id="420">420</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::stateidx" title='(anonymous struct)::stateidx' data-ref="(anonymous)::stateidx" data-ref-filename="(anonymous)..stateidx">stateidx</dfn>:<var>8</var>;</td></tr>
<tr><th id="421">421</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::numverts" title='(anonymous struct)::numverts' data-ref="(anonymous)::numverts" data-ref-filename="(anonymous)..numverts">numverts</dfn>:<var>16</var>;	<i>/* overloaded as offset/64 for elt prims */</i></td></tr>
<tr><th id="422">422</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::vc_format" title='(anonymous struct)::vc_format' data-ref="(anonymous)::vc_format" data-ref-filename="(anonymous)..vc_format">vc_format</dfn>;	<i>/* vertex format */</i></td></tr>
<tr><th id="423">423</th><td>} <dfn class="typedef" id="drm_radeon_prim_t" title='drm_radeon_prim_t' data-type='struct drm_radeon_prim_t' data-ref="drm_radeon_prim_t" data-ref-filename="drm_radeon_prim_t">drm_radeon_prim_t</dfn>;</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="426">426</th><td>	<a class="typedef" href="#drm_radeon_context_regs_t" title='drm_radeon_context_regs_t' data-type='struct drm_radeon_context_regs_t' data-ref="drm_radeon_context_regs_t" data-ref-filename="drm_radeon_context_regs_t">drm_radeon_context_regs_t</a> <dfn class="decl field" id="(anonymous)::context" title='(anonymous struct)::context' data-ref="(anonymous)::context" data-ref-filename="(anonymous)..context">context</dfn>;</td></tr>
<tr><th id="427">427</th><td>	<a class="typedef" href="#drm_radeon_texture_regs_t" title='drm_radeon_texture_regs_t' data-type='struct drm_radeon_texture_regs_t' data-ref="drm_radeon_texture_regs_t" data-ref-filename="drm_radeon_texture_regs_t">drm_radeon_texture_regs_t</a> <dfn class="decl field" id="(anonymous)::tex" title='(anonymous struct)::tex' data-ref="(anonymous)::tex" data-ref-filename="(anonymous)..tex">tex</dfn>[<a class="macro" href="#325" title="3" data-ref="_M/RADEON_MAX_TEXTURE_UNITS">RADEON_MAX_TEXTURE_UNITS</a>];</td></tr>
<tr><th id="428">428</th><td>	<a class="typedef" href="#drm_radeon_context2_regs_t" title='drm_radeon_context2_regs_t' data-type='struct drm_radeon_context2_regs_t' data-ref="drm_radeon_context2_regs_t" data-ref-filename="drm_radeon_context2_regs_t">drm_radeon_context2_regs_t</a> <dfn class="decl field" id="(anonymous)::context2" title='(anonymous struct)::context2' data-ref="(anonymous)::context2" data-ref-filename="(anonymous)..context2">context2</dfn>;</td></tr>
<tr><th id="429">429</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::dirty" title='(anonymous struct)::dirty' data-ref="(anonymous)::dirty" data-ref-filename="(anonymous)..dirty">dirty</dfn>;</td></tr>
<tr><th id="430">430</th><td>} <dfn class="typedef" id="drm_radeon_state_t" title='drm_radeon_state_t' data-type='struct drm_radeon_state_t' data-ref="drm_radeon_state_t" data-ref-filename="drm_radeon_state_t">drm_radeon_state_t</dfn>;</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="433">433</th><td>	<i>/* The channel for communication of state information to the</i></td></tr>
<tr><th id="434">434</th><td><i>	 * kernel on firing a vertex buffer with either of the</i></td></tr>
<tr><th id="435">435</th><td><i>	 * obsoleted vertex/index ioctls.</i></td></tr>
<tr><th id="436">436</th><td><i>	 */</i></td></tr>
<tr><th id="437">437</th><td>	<a class="typedef" href="#drm_radeon_context_regs_t" title='drm_radeon_context_regs_t' data-type='struct drm_radeon_context_regs_t' data-ref="drm_radeon_context_regs_t" data-ref-filename="drm_radeon_context_regs_t">drm_radeon_context_regs_t</a> <dfn class="decl field" id="(anonymous)::context_state" title='(anonymous struct)::context_state' data-ref="(anonymous)::context_state" data-ref-filename="(anonymous)..context_state">context_state</dfn>;</td></tr>
<tr><th id="438">438</th><td>	<a class="typedef" href="#drm_radeon_texture_regs_t" title='drm_radeon_texture_regs_t' data-type='struct drm_radeon_texture_regs_t' data-ref="drm_radeon_texture_regs_t" data-ref-filename="drm_radeon_texture_regs_t">drm_radeon_texture_regs_t</a> <dfn class="decl field" id="(anonymous)::tex_state" title='(anonymous struct)::tex_state' data-ref="(anonymous)::tex_state" data-ref-filename="(anonymous)..tex_state">tex_state</dfn>[<a class="macro" href="#325" title="3" data-ref="_M/RADEON_MAX_TEXTURE_UNITS">RADEON_MAX_TEXTURE_UNITS</a>];</td></tr>
<tr><th id="439">439</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::dirty" title='(anonymous struct)::dirty' data-ref="(anonymous)::dirty" data-ref-filename="(anonymous)..dirty">dirty</dfn>;</td></tr>
<tr><th id="440">440</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::vertsize" title='(anonymous struct)::vertsize' data-ref="(anonymous)::vertsize" data-ref-filename="(anonymous)..vertsize">vertsize</dfn>;</td></tr>
<tr><th id="441">441</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::vc_format" title='(anonymous struct)::vc_format' data-ref="(anonymous)::vc_format" data-ref-filename="(anonymous)..vc_format">vc_format</dfn>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>	<i>/* The current cliprects, or a subset thereof.</i></td></tr>
<tr><th id="444">444</th><td><i>	 */</i></td></tr>
<tr><th id="445">445</th><td>	<b>struct</b> <a class="type" href="drm.h.html#drm_clip_rect" title='drm_clip_rect' data-ref="drm_clip_rect" data-ref-filename="drm_clip_rect">drm_clip_rect</a> <dfn class="decl field" id="(anonymous)::boxes" title='(anonymous struct)::boxes' data-ref="(anonymous)::boxes" data-ref-filename="(anonymous)..boxes">boxes</dfn>[<a class="macro" href="#313" title="12" data-ref="_M/RADEON_NR_SAREA_CLIPRECTS">RADEON_NR_SAREA_CLIPRECTS</a>];</td></tr>
<tr><th id="446">446</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::nbox" title='(anonymous struct)::nbox' data-ref="(anonymous)::nbox" data-ref-filename="(anonymous)..nbox">nbox</dfn>;</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>	<i>/* Counters for client-side throttling of rendering clients.</i></td></tr>
<tr><th id="449">449</th><td><i>	 */</i></td></tr>
<tr><th id="450">450</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::last_frame" title='(anonymous struct)::last_frame' data-ref="(anonymous)::last_frame" data-ref-filename="(anonymous)..last_frame">last_frame</dfn>;</td></tr>
<tr><th id="451">451</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::last_dispatch" title='(anonymous struct)::last_dispatch' data-ref="(anonymous)::last_dispatch" data-ref-filename="(anonymous)..last_dispatch">last_dispatch</dfn>;</td></tr>
<tr><th id="452">452</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::last_clear" title='(anonymous struct)::last_clear' data-ref="(anonymous)::last_clear" data-ref-filename="(anonymous)..last_clear">last_clear</dfn>;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>	<b>struct</b> <a class="type" href="drm.h.html#drm_tex_region" title='drm_tex_region' data-ref="drm_tex_region" data-ref-filename="drm_tex_region">drm_tex_region</a> <dfn class="decl field" id="(anonymous)::tex_list" title='(anonymous struct)::tex_list' data-ref="(anonymous)::tex_list" data-ref-filename="(anonymous)..tex_list">tex_list</dfn>[<a class="macro" href="#320" title="2" data-ref="_M/RADEON_NR_TEX_HEAPS">RADEON_NR_TEX_HEAPS</a>][<a class="macro" href="#321" title="64" data-ref="_M/RADEON_NR_TEX_REGIONS">RADEON_NR_TEX_REGIONS</a> +</td></tr>
<tr><th id="455">455</th><td>						       <var>1</var>];</td></tr>
<tr><th id="456">456</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="(anonymous)::tex_age" title='(anonymous struct)::tex_age' data-ref="(anonymous)::tex_age" data-ref-filename="(anonymous)..tex_age">tex_age</dfn>[<a class="macro" href="#320" title="2" data-ref="_M/RADEON_NR_TEX_HEAPS">RADEON_NR_TEX_HEAPS</a>];</td></tr>
<tr><th id="457">457</th><td>	<em>int</em> <dfn class="decl field" id="(anonymous)::ctx_owner" title='(anonymous struct)::ctx_owner' data-ref="(anonymous)::ctx_owner" data-ref-filename="(anonymous)..ctx_owner">ctx_owner</dfn>;</td></tr>
<tr><th id="458">458</th><td>	<em>int</em> <dfn class="decl field" id="(anonymous)::pfState" title='(anonymous struct)::pfState' data-ref="(anonymous)::pfState" data-ref-filename="(anonymous)..pfState">pfState</dfn>;		<i>/* number of 3d windows (0,1,2ormore) */</i></td></tr>
<tr><th id="459">459</th><td>	<em>int</em> <dfn class="decl field" id="(anonymous)::pfCurrentPage" title='(anonymous struct)::pfCurrentPage' data-ref="(anonymous)::pfCurrentPage" data-ref-filename="(anonymous)..pfCurrentPage">pfCurrentPage</dfn>;	<i>/* which buffer is being displayed? */</i></td></tr>
<tr><th id="460">460</th><td>	<em>int</em> <dfn class="decl field" id="(anonymous)::crtc2_base" title='(anonymous struct)::crtc2_base' data-ref="(anonymous)::crtc2_base" data-ref-filename="(anonymous)..crtc2_base">crtc2_base</dfn>;		<i>/* CRTC2 frame offset */</i></td></tr>
<tr><th id="461">461</th><td>	<em>int</em> <dfn class="decl field" id="(anonymous)::tiling_enabled" title='(anonymous struct)::tiling_enabled' data-ref="(anonymous)::tiling_enabled" data-ref-filename="(anonymous)..tiling_enabled">tiling_enabled</dfn>;	<i>/* set by drm, read by 2d + 3d clients */</i></td></tr>
<tr><th id="462">462</th><td>} <dfn class="typedef" id="drm_radeon_sarea_t" title='drm_radeon_sarea_t' data-type='struct drm_radeon_sarea_t' data-ref="drm_radeon_sarea_t" data-ref-filename="drm_radeon_sarea_t">drm_radeon_sarea_t</dfn>;</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><i>/* WARNING: If you change any of these defines, make sure to change the</i></td></tr>
<tr><th id="465">465</th><td><i> * defines in the Xserver file (xf86drmRadeon.h)</i></td></tr>
<tr><th id="466">466</th><td><i> *</i></td></tr>
<tr><th id="467">467</th><td><i> * KW: actually it's illegal to change any of this (backwards compatibility).</i></td></tr>
<tr><th id="468">468</th><td><i> */</i></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><i>/* Radeon specific ioctls</i></td></tr>
<tr><th id="471">471</th><td><i> * The device specific ioctl range is 0x40 to 0x79.</i></td></tr>
<tr><th id="472">472</th><td><i> */</i></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_CP_INIT" data-ref="_M/DRM_RADEON_CP_INIT">DRM_RADEON_CP_INIT</dfn>    0x00</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_CP_START" data-ref="_M/DRM_RADEON_CP_START">DRM_RADEON_CP_START</dfn>   0x01</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_CP_STOP" data-ref="_M/DRM_RADEON_CP_STOP">DRM_RADEON_CP_STOP</dfn>    0x02</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_CP_RESET" data-ref="_M/DRM_RADEON_CP_RESET">DRM_RADEON_CP_RESET</dfn>   0x03</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_CP_IDLE" data-ref="_M/DRM_RADEON_CP_IDLE">DRM_RADEON_CP_IDLE</dfn>    0x04</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_RESET" data-ref="_M/DRM_RADEON_RESET">DRM_RADEON_RESET</dfn>      0x05</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_FULLSCREEN" data-ref="_M/DRM_RADEON_FULLSCREEN">DRM_RADEON_FULLSCREEN</dfn> 0x06</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_SWAP" data-ref="_M/DRM_RADEON_SWAP">DRM_RADEON_SWAP</dfn>       0x07</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_CLEAR" data-ref="_M/DRM_RADEON_CLEAR">DRM_RADEON_CLEAR</dfn>      0x08</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_VERTEX" data-ref="_M/DRM_RADEON_VERTEX">DRM_RADEON_VERTEX</dfn>     0x09</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_INDICES" data-ref="_M/DRM_RADEON_INDICES">DRM_RADEON_INDICES</dfn>    0x0A</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_NOT_USED" data-ref="_M/DRM_RADEON_NOT_USED">DRM_RADEON_NOT_USED</dfn></u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_STIPPLE" data-ref="_M/DRM_RADEON_STIPPLE">DRM_RADEON_STIPPLE</dfn>    0x0C</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_INDIRECT" data-ref="_M/DRM_RADEON_INDIRECT">DRM_RADEON_INDIRECT</dfn>   0x0D</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_TEXTURE" data-ref="_M/DRM_RADEON_TEXTURE">DRM_RADEON_TEXTURE</dfn>    0x0E</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_VERTEX2" data-ref="_M/DRM_RADEON_VERTEX2">DRM_RADEON_VERTEX2</dfn>    0x0F</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_CMDBUF" data-ref="_M/DRM_RADEON_CMDBUF">DRM_RADEON_CMDBUF</dfn>     0x10</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GETPARAM" data-ref="_M/DRM_RADEON_GETPARAM">DRM_RADEON_GETPARAM</dfn>   0x11</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_FLIP" data-ref="_M/DRM_RADEON_FLIP">DRM_RADEON_FLIP</dfn>       0x12</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_ALLOC" data-ref="_M/DRM_RADEON_ALLOC">DRM_RADEON_ALLOC</dfn>      0x13</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_FREE" data-ref="_M/DRM_RADEON_FREE">DRM_RADEON_FREE</dfn>       0x14</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_INIT_HEAP" data-ref="_M/DRM_RADEON_INIT_HEAP">DRM_RADEON_INIT_HEAP</dfn>  0x15</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_IRQ_EMIT" data-ref="_M/DRM_RADEON_IRQ_EMIT">DRM_RADEON_IRQ_EMIT</dfn>   0x16</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_IRQ_WAIT" data-ref="_M/DRM_RADEON_IRQ_WAIT">DRM_RADEON_IRQ_WAIT</dfn>   0x17</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_CP_RESUME" data-ref="_M/DRM_RADEON_CP_RESUME">DRM_RADEON_CP_RESUME</dfn>  0x18</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_SETPARAM" data-ref="_M/DRM_RADEON_SETPARAM">DRM_RADEON_SETPARAM</dfn>   0x19</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_SURF_ALLOC" data-ref="_M/DRM_RADEON_SURF_ALLOC">DRM_RADEON_SURF_ALLOC</dfn> 0x1a</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_SURF_FREE" data-ref="_M/DRM_RADEON_SURF_FREE">DRM_RADEON_SURF_FREE</dfn>  0x1b</u></td></tr>
<tr><th id="501">501</th><td><i>/* KMS ioctl */</i></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GEM_INFO" data-ref="_M/DRM_RADEON_GEM_INFO">DRM_RADEON_GEM_INFO</dfn>		0x1c</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GEM_CREATE" data-ref="_M/DRM_RADEON_GEM_CREATE">DRM_RADEON_GEM_CREATE</dfn>		0x1d</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GEM_MMAP" data-ref="_M/DRM_RADEON_GEM_MMAP">DRM_RADEON_GEM_MMAP</dfn>		0x1e</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GEM_PREAD" data-ref="_M/DRM_RADEON_GEM_PREAD">DRM_RADEON_GEM_PREAD</dfn>		0x21</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GEM_PWRITE" data-ref="_M/DRM_RADEON_GEM_PWRITE">DRM_RADEON_GEM_PWRITE</dfn>		0x22</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GEM_SET_DOMAIN" data-ref="_M/DRM_RADEON_GEM_SET_DOMAIN">DRM_RADEON_GEM_SET_DOMAIN</dfn>	0x23</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GEM_WAIT_IDLE" data-ref="_M/DRM_RADEON_GEM_WAIT_IDLE">DRM_RADEON_GEM_WAIT_IDLE</dfn>	0x24</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_CS" data-ref="_M/DRM_RADEON_CS">DRM_RADEON_CS</dfn>			0x26</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_INFO" data-ref="_M/DRM_RADEON_INFO">DRM_RADEON_INFO</dfn>			0x27</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GEM_SET_TILING" data-ref="_M/DRM_RADEON_GEM_SET_TILING">DRM_RADEON_GEM_SET_TILING</dfn>	0x28</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GEM_GET_TILING" data-ref="_M/DRM_RADEON_GEM_GET_TILING">DRM_RADEON_GEM_GET_TILING</dfn>	0x29</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GEM_BUSY" data-ref="_M/DRM_RADEON_GEM_BUSY">DRM_RADEON_GEM_BUSY</dfn>		0x2a</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GEM_VA" data-ref="_M/DRM_RADEON_GEM_VA">DRM_RADEON_GEM_VA</dfn>		0x2b</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GEM_OP" data-ref="_M/DRM_RADEON_GEM_OP">DRM_RADEON_GEM_OP</dfn>		0x2c</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/DRM_RADEON_GEM_USERPTR" data-ref="_M/DRM_RADEON_GEM_USERPTR">DRM_RADEON_GEM_USERPTR</dfn>		0x2d</u></td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_CP_INIT" data-ref="_M/DRM_IOCTL_RADEON_CP_INIT">DRM_IOCTL_RADEON_CP_INIT</dfn>    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CP_INIT, drm_radeon_init_t)</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_CP_START" data-ref="_M/DRM_IOCTL_RADEON_CP_START">DRM_IOCTL_RADEON_CP_START</dfn>   DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_CP_START)</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_CP_STOP" data-ref="_M/DRM_IOCTL_RADEON_CP_STOP">DRM_IOCTL_RADEON_CP_STOP</dfn>    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CP_STOP, drm_radeon_cp_stop_t)</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_CP_RESET" data-ref="_M/DRM_IOCTL_RADEON_CP_RESET">DRM_IOCTL_RADEON_CP_RESET</dfn>   DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_CP_RESET)</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_CP_IDLE" data-ref="_M/DRM_IOCTL_RADEON_CP_IDLE">DRM_IOCTL_RADEON_CP_IDLE</dfn>    DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_CP_IDLE)</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_RESET" data-ref="_M/DRM_IOCTL_RADEON_RESET">DRM_IOCTL_RADEON_RESET</dfn>      DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_RESET)</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_FULLSCREEN" data-ref="_M/DRM_IOCTL_RADEON_FULLSCREEN">DRM_IOCTL_RADEON_FULLSCREEN</dfn> DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_FULLSCREEN, drm_radeon_fullscreen_t)</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_SWAP" data-ref="_M/DRM_IOCTL_RADEON_SWAP">DRM_IOCTL_RADEON_SWAP</dfn>       DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_SWAP)</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_CLEAR" data-ref="_M/DRM_IOCTL_RADEON_CLEAR">DRM_IOCTL_RADEON_CLEAR</dfn>      DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CLEAR, drm_radeon_clear_t)</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_VERTEX" data-ref="_M/DRM_IOCTL_RADEON_VERTEX">DRM_IOCTL_RADEON_VERTEX</dfn>     DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_VERTEX, drm_radeon_vertex_t)</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_INDICES" data-ref="_M/DRM_IOCTL_RADEON_INDICES">DRM_IOCTL_RADEON_INDICES</dfn>    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_INDICES, drm_radeon_indices_t)</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_STIPPLE" data-ref="_M/DRM_IOCTL_RADEON_STIPPLE">DRM_IOCTL_RADEON_STIPPLE</dfn>    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_STIPPLE, drm_radeon_stipple_t)</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_INDIRECT" data-ref="_M/DRM_IOCTL_RADEON_INDIRECT">DRM_IOCTL_RADEON_INDIRECT</dfn>   DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_INDIRECT, drm_radeon_indirect_t)</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_TEXTURE" data-ref="_M/DRM_IOCTL_RADEON_TEXTURE">DRM_IOCTL_RADEON_TEXTURE</dfn>    DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_TEXTURE, drm_radeon_texture_t)</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_VERTEX2" data-ref="_M/DRM_IOCTL_RADEON_VERTEX2">DRM_IOCTL_RADEON_VERTEX2</dfn>    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_VERTEX2, drm_radeon_vertex2_t)</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_CMDBUF" data-ref="_M/DRM_IOCTL_RADEON_CMDBUF">DRM_IOCTL_RADEON_CMDBUF</dfn>     DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CMDBUF, drm_radeon_cmd_buffer_t)</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GETPARAM" data-ref="_M/DRM_IOCTL_RADEON_GETPARAM">DRM_IOCTL_RADEON_GETPARAM</dfn>   DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GETPARAM, drm_radeon_getparam_t)</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_FLIP" data-ref="_M/DRM_IOCTL_RADEON_FLIP">DRM_IOCTL_RADEON_FLIP</dfn>       DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_FLIP)</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_ALLOC" data-ref="_M/DRM_IOCTL_RADEON_ALLOC">DRM_IOCTL_RADEON_ALLOC</dfn>      DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_ALLOC, drm_radeon_mem_alloc_t)</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_FREE" data-ref="_M/DRM_IOCTL_RADEON_FREE">DRM_IOCTL_RADEON_FREE</dfn>       DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_FREE, drm_radeon_mem_free_t)</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_INIT_HEAP" data-ref="_M/DRM_IOCTL_RADEON_INIT_HEAP">DRM_IOCTL_RADEON_INIT_HEAP</dfn>  DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_INIT_HEAP, drm_radeon_mem_init_heap_t)</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_IRQ_EMIT" data-ref="_M/DRM_IOCTL_RADEON_IRQ_EMIT">DRM_IOCTL_RADEON_IRQ_EMIT</dfn>   DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_IRQ_EMIT, drm_radeon_irq_emit_t)</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_IRQ_WAIT" data-ref="_M/DRM_IOCTL_RADEON_IRQ_WAIT">DRM_IOCTL_RADEON_IRQ_WAIT</dfn>   DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_IRQ_WAIT, drm_radeon_irq_wait_t)</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_CP_RESUME" data-ref="_M/DRM_IOCTL_RADEON_CP_RESUME">DRM_IOCTL_RADEON_CP_RESUME</dfn>  DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_CP_RESUME)</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_SETPARAM" data-ref="_M/DRM_IOCTL_RADEON_SETPARAM">DRM_IOCTL_RADEON_SETPARAM</dfn>   DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_SETPARAM, drm_radeon_setparam_t)</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_SURF_ALLOC" data-ref="_M/DRM_IOCTL_RADEON_SURF_ALLOC">DRM_IOCTL_RADEON_SURF_ALLOC</dfn> DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_SURF_ALLOC, drm_radeon_surface_alloc_t)</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_SURF_FREE" data-ref="_M/DRM_IOCTL_RADEON_SURF_FREE">DRM_IOCTL_RADEON_SURF_FREE</dfn>  DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_SURF_FREE, drm_radeon_surface_free_t)</u></td></tr>
<tr><th id="545">545</th><td><i>/* KMS */</i></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GEM_INFO" data-ref="_M/DRM_IOCTL_RADEON_GEM_INFO">DRM_IOCTL_RADEON_GEM_INFO</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_INFO, struct drm_radeon_gem_info)</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GEM_CREATE" data-ref="_M/DRM_IOCTL_RADEON_GEM_CREATE">DRM_IOCTL_RADEON_GEM_CREATE</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_CREATE, struct drm_radeon_gem_create)</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GEM_MMAP" data-ref="_M/DRM_IOCTL_RADEON_GEM_MMAP">DRM_IOCTL_RADEON_GEM_MMAP</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_MMAP, struct drm_radeon_gem_mmap)</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GEM_PREAD" data-ref="_M/DRM_IOCTL_RADEON_GEM_PREAD">DRM_IOCTL_RADEON_GEM_PREAD</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_PREAD, struct drm_radeon_gem_pread)</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GEM_PWRITE" data-ref="_M/DRM_IOCTL_RADEON_GEM_PWRITE">DRM_IOCTL_RADEON_GEM_PWRITE</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_PWRITE, struct drm_radeon_gem_pwrite)</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GEM_SET_DOMAIN" data-ref="_M/DRM_IOCTL_RADEON_GEM_SET_DOMAIN">DRM_IOCTL_RADEON_GEM_SET_DOMAIN</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_SET_DOMAIN, struct drm_radeon_gem_set_domain)</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GEM_WAIT_IDLE" data-ref="_M/DRM_IOCTL_RADEON_GEM_WAIT_IDLE">DRM_IOCTL_RADEON_GEM_WAIT_IDLE</dfn>	DRM_IOW(DRM_COMMAND_BASE + DRM_RADEON_GEM_WAIT_IDLE, struct drm_radeon_gem_wait_idle)</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_CS" data-ref="_M/DRM_IOCTL_RADEON_CS">DRM_IOCTL_RADEON_CS</dfn>		DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_CS, struct drm_radeon_cs)</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_INFO" data-ref="_M/DRM_IOCTL_RADEON_INFO">DRM_IOCTL_RADEON_INFO</dfn>		DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_INFO, struct drm_radeon_info)</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GEM_SET_TILING" data-ref="_M/DRM_IOCTL_RADEON_GEM_SET_TILING">DRM_IOCTL_RADEON_GEM_SET_TILING</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_SET_TILING, struct drm_radeon_gem_set_tiling)</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GEM_GET_TILING" data-ref="_M/DRM_IOCTL_RADEON_GEM_GET_TILING">DRM_IOCTL_RADEON_GEM_GET_TILING</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_GET_TILING, struct drm_radeon_gem_get_tiling)</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GEM_BUSY" data-ref="_M/DRM_IOCTL_RADEON_GEM_BUSY">DRM_IOCTL_RADEON_GEM_BUSY</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_BUSY, struct drm_radeon_gem_busy)</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GEM_VA" data-ref="_M/DRM_IOCTL_RADEON_GEM_VA">DRM_IOCTL_RADEON_GEM_VA</dfn>		DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_VA, struct drm_radeon_gem_va)</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GEM_OP" data-ref="_M/DRM_IOCTL_RADEON_GEM_OP">DRM_IOCTL_RADEON_GEM_OP</dfn>		DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_OP, struct drm_radeon_gem_op)</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_RADEON_GEM_USERPTR" data-ref="_M/DRM_IOCTL_RADEON_GEM_USERPTR">DRM_IOCTL_RADEON_GEM_USERPTR</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_USERPTR, struct drm_radeon_gem_userptr)</u></td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_init" title='drm_radeon_init' data-ref="drm_radeon_init" data-ref-filename="drm_radeon_init"><a class="type" href="#drm_radeon_init" title='drm_radeon_init' data-ref="drm_radeon_init" data-ref-filename="drm_radeon_init">drm_radeon_init</a></dfn> {</td></tr>
<tr><th id="563">563</th><td>	<b>enum</b> {</td></tr>
<tr><th id="564">564</th><td>		<dfn class="enum" id="drm_radeon_init::RADEON_INIT_CP" title='drm_radeon_init::RADEON_INIT_CP' data-ref="drm_radeon_init::RADEON_INIT_CP" data-ref-filename="drm_radeon_init..RADEON_INIT_CP">RADEON_INIT_CP</dfn> = <var>0x01</var>,</td></tr>
<tr><th id="565">565</th><td>		<dfn class="enum" id="drm_radeon_init::RADEON_CLEANUP_CP" title='drm_radeon_init::RADEON_CLEANUP_CP' data-ref="drm_radeon_init::RADEON_CLEANUP_CP" data-ref-filename="drm_radeon_init..RADEON_CLEANUP_CP">RADEON_CLEANUP_CP</dfn> = <var>0x02</var>,</td></tr>
<tr><th id="566">566</th><td>		<dfn class="enum" id="drm_radeon_init::RADEON_INIT_R200_CP" title='drm_radeon_init::RADEON_INIT_R200_CP' data-ref="drm_radeon_init::RADEON_INIT_R200_CP" data-ref-filename="drm_radeon_init..RADEON_INIT_R200_CP">RADEON_INIT_R200_CP</dfn> = <var>0x03</var>,</td></tr>
<tr><th id="567">567</th><td>		<dfn class="enum" id="drm_radeon_init::RADEON_INIT_R300_CP" title='drm_radeon_init::RADEON_INIT_R300_CP' data-ref="drm_radeon_init::RADEON_INIT_R300_CP" data-ref-filename="drm_radeon_init..RADEON_INIT_R300_CP">RADEON_INIT_R300_CP</dfn> = <var>0x04</var>,</td></tr>
<tr><th id="568">568</th><td>		<dfn class="enum" id="drm_radeon_init::RADEON_INIT_R600_CP" title='drm_radeon_init::RADEON_INIT_R600_CP' data-ref="drm_radeon_init::RADEON_INIT_R600_CP" data-ref-filename="drm_radeon_init..RADEON_INIT_R600_CP">RADEON_INIT_R600_CP</dfn> = <var>0x05</var></td></tr>
<tr><th id="569">569</th><td>	} <dfn class="decl field" id="drm_radeon_init::func" title='drm_radeon_init::func' data-ref="drm_radeon_init::func" data-ref-filename="drm_radeon_init..func">func</dfn>;</td></tr>
<tr><th id="570">570</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_radeon_init::sarea_priv_offset" title='drm_radeon_init::sarea_priv_offset' data-ref="drm_radeon_init::sarea_priv_offset" data-ref-filename="drm_radeon_init..sarea_priv_offset">sarea_priv_offset</dfn>;</td></tr>
<tr><th id="571">571</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_init::is_pci" title='drm_radeon_init::is_pci' data-ref="drm_radeon_init::is_pci" data-ref-filename="drm_radeon_init..is_pci">is_pci</dfn>;</td></tr>
<tr><th id="572">572</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_init::cp_mode" title='drm_radeon_init::cp_mode' data-ref="drm_radeon_init::cp_mode" data-ref-filename="drm_radeon_init..cp_mode">cp_mode</dfn>;</td></tr>
<tr><th id="573">573</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_init::gart_size" title='drm_radeon_init::gart_size' data-ref="drm_radeon_init::gart_size" data-ref-filename="drm_radeon_init..gart_size">gart_size</dfn>;</td></tr>
<tr><th id="574">574</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_init::ring_size" title='drm_radeon_init::ring_size' data-ref="drm_radeon_init::ring_size" data-ref-filename="drm_radeon_init..ring_size">ring_size</dfn>;</td></tr>
<tr><th id="575">575</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_init::usec_timeout" title='drm_radeon_init::usec_timeout' data-ref="drm_radeon_init::usec_timeout" data-ref-filename="drm_radeon_init..usec_timeout">usec_timeout</dfn>;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_init::fb_bpp" title='drm_radeon_init::fb_bpp' data-ref="drm_radeon_init::fb_bpp" data-ref-filename="drm_radeon_init..fb_bpp">fb_bpp</dfn>;</td></tr>
<tr><th id="578">578</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_init::front_offset" title='drm_radeon_init::front_offset' data-ref="drm_radeon_init::front_offset" data-ref-filename="drm_radeon_init..front_offset">front_offset</dfn>, <dfn class="decl field" id="drm_radeon_init::front_pitch" title='drm_radeon_init::front_pitch' data-ref="drm_radeon_init::front_pitch" data-ref-filename="drm_radeon_init..front_pitch">front_pitch</dfn>;</td></tr>
<tr><th id="579">579</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_init::back_offset" title='drm_radeon_init::back_offset' data-ref="drm_radeon_init::back_offset" data-ref-filename="drm_radeon_init..back_offset">back_offset</dfn>, <dfn class="decl field" id="drm_radeon_init::back_pitch" title='drm_radeon_init::back_pitch' data-ref="drm_radeon_init::back_pitch" data-ref-filename="drm_radeon_init..back_pitch">back_pitch</dfn>;</td></tr>
<tr><th id="580">580</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_init::depth_bpp" title='drm_radeon_init::depth_bpp' data-ref="drm_radeon_init::depth_bpp" data-ref-filename="drm_radeon_init..depth_bpp">depth_bpp</dfn>;</td></tr>
<tr><th id="581">581</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_init::depth_offset" title='drm_radeon_init::depth_offset' data-ref="drm_radeon_init::depth_offset" data-ref-filename="drm_radeon_init..depth_offset">depth_offset</dfn>, <dfn class="decl field" id="drm_radeon_init::depth_pitch" title='drm_radeon_init::depth_pitch' data-ref="drm_radeon_init::depth_pitch" data-ref-filename="drm_radeon_init..depth_pitch">depth_pitch</dfn>;</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_radeon_init::fb_offset" title='drm_radeon_init::fb_offset' data-ref="drm_radeon_init::fb_offset" data-ref-filename="drm_radeon_init..fb_offset">fb_offset</dfn>;</td></tr>
<tr><th id="584">584</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_radeon_init::mmio_offset" title='drm_radeon_init::mmio_offset' data-ref="drm_radeon_init::mmio_offset" data-ref-filename="drm_radeon_init..mmio_offset">mmio_offset</dfn>;</td></tr>
<tr><th id="585">585</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_radeon_init::ring_offset" title='drm_radeon_init::ring_offset' data-ref="drm_radeon_init::ring_offset" data-ref-filename="drm_radeon_init..ring_offset">ring_offset</dfn>;</td></tr>
<tr><th id="586">586</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_radeon_init::ring_rptr_offset" title='drm_radeon_init::ring_rptr_offset' data-ref="drm_radeon_init::ring_rptr_offset" data-ref-filename="drm_radeon_init..ring_rptr_offset">ring_rptr_offset</dfn>;</td></tr>
<tr><th id="587">587</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_radeon_init::buffers_offset" title='drm_radeon_init::buffers_offset' data-ref="drm_radeon_init::buffers_offset" data-ref-filename="drm_radeon_init..buffers_offset">buffers_offset</dfn>;</td></tr>
<tr><th id="588">588</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_radeon_init::gart_textures_offset" title='drm_radeon_init::gart_textures_offset' data-ref="drm_radeon_init::gart_textures_offset" data-ref-filename="drm_radeon_init..gart_textures_offset">gart_textures_offset</dfn>;</td></tr>
<tr><th id="589">589</th><td>} <dfn class="typedef" id="drm_radeon_init_t" title='drm_radeon_init_t' data-type='struct drm_radeon_init' data-ref="drm_radeon_init_t" data-ref-filename="drm_radeon_init_t">drm_radeon_init_t</dfn>;</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_cp_stop" title='drm_radeon_cp_stop' data-ref="drm_radeon_cp_stop" data-ref-filename="drm_radeon_cp_stop"><a class="type" href="#drm_radeon_cp_stop" title='drm_radeon_cp_stop' data-ref="drm_radeon_cp_stop" data-ref-filename="drm_radeon_cp_stop">drm_radeon_cp_stop</a></dfn> {</td></tr>
<tr><th id="592">592</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_cp_stop::flush" title='drm_radeon_cp_stop::flush' data-ref="drm_radeon_cp_stop::flush" data-ref-filename="drm_radeon_cp_stop..flush">flush</dfn>;</td></tr>
<tr><th id="593">593</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_cp_stop::idle" title='drm_radeon_cp_stop::idle' data-ref="drm_radeon_cp_stop::idle" data-ref-filename="drm_radeon_cp_stop..idle">idle</dfn>;</td></tr>
<tr><th id="594">594</th><td>} <dfn class="typedef" id="drm_radeon_cp_stop_t" title='drm_radeon_cp_stop_t' data-type='struct drm_radeon_cp_stop' data-ref="drm_radeon_cp_stop_t" data-ref-filename="drm_radeon_cp_stop_t">drm_radeon_cp_stop_t</dfn>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_fullscreen" title='drm_radeon_fullscreen' data-ref="drm_radeon_fullscreen" data-ref-filename="drm_radeon_fullscreen"><a class="type" href="#drm_radeon_fullscreen" title='drm_radeon_fullscreen' data-ref="drm_radeon_fullscreen" data-ref-filename="drm_radeon_fullscreen">drm_radeon_fullscreen</a></dfn> {</td></tr>
<tr><th id="597">597</th><td>	<b>enum</b> {</td></tr>
<tr><th id="598">598</th><td>		<dfn class="enum" id="drm_radeon_fullscreen::RADEON_INIT_FULLSCREEN" title='drm_radeon_fullscreen::RADEON_INIT_FULLSCREEN' data-ref="drm_radeon_fullscreen::RADEON_INIT_FULLSCREEN" data-ref-filename="drm_radeon_fullscreen..RADEON_INIT_FULLSCREEN">RADEON_INIT_FULLSCREEN</dfn> = <var>0x01</var>,</td></tr>
<tr><th id="599">599</th><td>		<dfn class="enum" id="drm_radeon_fullscreen::RADEON_CLEANUP_FULLSCREEN" title='drm_radeon_fullscreen::RADEON_CLEANUP_FULLSCREEN' data-ref="drm_radeon_fullscreen::RADEON_CLEANUP_FULLSCREEN" data-ref-filename="drm_radeon_fullscreen..RADEON_CLEANUP_FULLSCREEN">RADEON_CLEANUP_FULLSCREEN</dfn> = <var>0x02</var></td></tr>
<tr><th id="600">600</th><td>	} <dfn class="decl field" id="drm_radeon_fullscreen::func" title='drm_radeon_fullscreen::func' data-ref="drm_radeon_fullscreen::func" data-ref-filename="drm_radeon_fullscreen..func">func</dfn>;</td></tr>
<tr><th id="601">601</th><td>} <dfn class="typedef" id="drm_radeon_fullscreen_t" title='drm_radeon_fullscreen_t' data-type='struct drm_radeon_fullscreen' data-ref="drm_radeon_fullscreen_t" data-ref-filename="drm_radeon_fullscreen_t">drm_radeon_fullscreen_t</dfn>;</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/CLEAR_X1" data-ref="_M/CLEAR_X1">CLEAR_X1</dfn>	0</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/CLEAR_Y1" data-ref="_M/CLEAR_Y1">CLEAR_Y1</dfn>	1</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/CLEAR_X2" data-ref="_M/CLEAR_X2">CLEAR_X2</dfn>	2</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/CLEAR_Y2" data-ref="_M/CLEAR_Y2">CLEAR_Y2</dfn>	3</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/CLEAR_DEPTH" data-ref="_M/CLEAR_DEPTH">CLEAR_DEPTH</dfn>	4</u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><b>typedef</b> <b>union</b> <dfn class="type def" id="drm_radeon_clear_rect" title='drm_radeon_clear_rect' data-ref="drm_radeon_clear_rect" data-ref-filename="drm_radeon_clear_rect"><a class="type" href="#drm_radeon_clear_rect" title='drm_radeon_clear_rect' data-ref="drm_radeon_clear_rect" data-ref-filename="drm_radeon_clear_rect">drm_radeon_clear_rect</a></dfn> {</td></tr>
<tr><th id="610">610</th><td>	<em>float</em> <dfn class="decl field" id="drm_radeon_clear_rect::f" title='drm_radeon_clear_rect::f' data-ref="drm_radeon_clear_rect::f" data-ref-filename="drm_radeon_clear_rect..f">f</dfn>[<var>5</var>];</td></tr>
<tr><th id="611">611</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_clear_rect::ui" title='drm_radeon_clear_rect::ui' data-ref="drm_radeon_clear_rect::ui" data-ref-filename="drm_radeon_clear_rect..ui">ui</dfn>[<var>5</var>];</td></tr>
<tr><th id="612">612</th><td>} <dfn class="typedef" id="drm_radeon_clear_rect_t" title='drm_radeon_clear_rect_t' data-type='union drm_radeon_clear_rect' data-ref="drm_radeon_clear_rect_t" data-ref-filename="drm_radeon_clear_rect_t">drm_radeon_clear_rect_t</dfn>;</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_clear" title='drm_radeon_clear' data-ref="drm_radeon_clear" data-ref-filename="drm_radeon_clear"><a class="type" href="#drm_radeon_clear" title='drm_radeon_clear' data-ref="drm_radeon_clear" data-ref-filename="drm_radeon_clear">drm_radeon_clear</a></dfn> {</td></tr>
<tr><th id="615">615</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_clear::flags" title='drm_radeon_clear::flags' data-ref="drm_radeon_clear::flags" data-ref-filename="drm_radeon_clear..flags">flags</dfn>;</td></tr>
<tr><th id="616">616</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_clear::clear_color" title='drm_radeon_clear::clear_color' data-ref="drm_radeon_clear::clear_color" data-ref-filename="drm_radeon_clear..clear_color">clear_color</dfn>;</td></tr>
<tr><th id="617">617</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_clear::clear_depth" title='drm_radeon_clear::clear_depth' data-ref="drm_radeon_clear::clear_depth" data-ref-filename="drm_radeon_clear..clear_depth">clear_depth</dfn>;</td></tr>
<tr><th id="618">618</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_clear::color_mask" title='drm_radeon_clear::color_mask' data-ref="drm_radeon_clear::color_mask" data-ref-filename="drm_radeon_clear..color_mask">color_mask</dfn>;</td></tr>
<tr><th id="619">619</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_clear::depth_mask" title='drm_radeon_clear::depth_mask' data-ref="drm_radeon_clear::depth_mask" data-ref-filename="drm_radeon_clear..depth_mask">depth_mask</dfn>;	<i>/* misnamed field:  should be stencil */</i></td></tr>
<tr><th id="620">620</th><td>	<a class="typedef" href="#drm_radeon_clear_rect_t" title='drm_radeon_clear_rect_t' data-type='union drm_radeon_clear_rect' data-ref="drm_radeon_clear_rect_t" data-ref-filename="drm_radeon_clear_rect_t">drm_radeon_clear_rect_t</a> <a class="macro" href="../../../include/linux/types.h.html#96" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_radeon_clear::depth_boxes" title='drm_radeon_clear::depth_boxes' data-ref="drm_radeon_clear::depth_boxes" data-ref-filename="drm_radeon_clear..depth_boxes">depth_boxes</dfn>;</td></tr>
<tr><th id="621">621</th><td>} <dfn class="typedef" id="drm_radeon_clear_t" title='drm_radeon_clear_t' data-type='struct drm_radeon_clear' data-ref="drm_radeon_clear_t" data-ref-filename="drm_radeon_clear_t">drm_radeon_clear_t</dfn>;</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_vertex" title='drm_radeon_vertex' data-ref="drm_radeon_vertex" data-ref-filename="drm_radeon_vertex"><a class="type" href="#drm_radeon_vertex" title='drm_radeon_vertex' data-ref="drm_radeon_vertex" data-ref-filename="drm_radeon_vertex">drm_radeon_vertex</a></dfn> {</td></tr>
<tr><th id="624">624</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_vertex::prim" title='drm_radeon_vertex::prim' data-ref="drm_radeon_vertex::prim" data-ref-filename="drm_radeon_vertex..prim">prim</dfn>;</td></tr>
<tr><th id="625">625</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_vertex::idx" title='drm_radeon_vertex::idx' data-ref="drm_radeon_vertex::idx" data-ref-filename="drm_radeon_vertex..idx">idx</dfn>;		<i>/* Index of vertex buffer */</i></td></tr>
<tr><th id="626">626</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_vertex::count" title='drm_radeon_vertex::count' data-ref="drm_radeon_vertex::count" data-ref-filename="drm_radeon_vertex..count">count</dfn>;		<i>/* Number of vertices in buffer */</i></td></tr>
<tr><th id="627">627</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_vertex::discard" title='drm_radeon_vertex::discard' data-ref="drm_radeon_vertex::discard" data-ref-filename="drm_radeon_vertex..discard">discard</dfn>;		<i>/* Client finished with buffer? */</i></td></tr>
<tr><th id="628">628</th><td>} <dfn class="typedef" id="drm_radeon_vertex_t" title='drm_radeon_vertex_t' data-type='struct drm_radeon_vertex' data-ref="drm_radeon_vertex_t" data-ref-filename="drm_radeon_vertex_t">drm_radeon_vertex_t</dfn>;</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_indices" title='drm_radeon_indices' data-ref="drm_radeon_indices" data-ref-filename="drm_radeon_indices"><a class="type" href="#drm_radeon_indices" title='drm_radeon_indices' data-ref="drm_radeon_indices" data-ref-filename="drm_radeon_indices">drm_radeon_indices</a></dfn> {</td></tr>
<tr><th id="631">631</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_indices::prim" title='drm_radeon_indices::prim' data-ref="drm_radeon_indices::prim" data-ref-filename="drm_radeon_indices..prim">prim</dfn>;</td></tr>
<tr><th id="632">632</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_indices::idx" title='drm_radeon_indices::idx' data-ref="drm_radeon_indices::idx" data-ref-filename="drm_radeon_indices..idx">idx</dfn>;</td></tr>
<tr><th id="633">633</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_indices::start" title='drm_radeon_indices::start' data-ref="drm_radeon_indices::start" data-ref-filename="drm_radeon_indices..start">start</dfn>;</td></tr>
<tr><th id="634">634</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_indices::end" title='drm_radeon_indices::end' data-ref="drm_radeon_indices::end" data-ref-filename="drm_radeon_indices..end">end</dfn>;</td></tr>
<tr><th id="635">635</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_indices::discard" title='drm_radeon_indices::discard' data-ref="drm_radeon_indices::discard" data-ref-filename="drm_radeon_indices..discard">discard</dfn>;		<i>/* Client finished with buffer? */</i></td></tr>
<tr><th id="636">636</th><td>} <dfn class="typedef" id="drm_radeon_indices_t" title='drm_radeon_indices_t' data-type='struct drm_radeon_indices' data-ref="drm_radeon_indices_t" data-ref-filename="drm_radeon_indices_t">drm_radeon_indices_t</dfn>;</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><i>/* v1.2 - obsoletes drm_radeon_vertex and drm_radeon_indices</i></td></tr>
<tr><th id="639">639</th><td><i> *      - allows multiple primitives and state changes in a single ioctl</i></td></tr>
<tr><th id="640">640</th><td><i> *      - supports driver change to emit native primitives</i></td></tr>
<tr><th id="641">641</th><td><i> */</i></td></tr>
<tr><th id="642">642</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_vertex2" title='drm_radeon_vertex2' data-ref="drm_radeon_vertex2" data-ref-filename="drm_radeon_vertex2"><a class="type" href="#drm_radeon_vertex2" title='drm_radeon_vertex2' data-ref="drm_radeon_vertex2" data-ref-filename="drm_radeon_vertex2">drm_radeon_vertex2</a></dfn> {</td></tr>
<tr><th id="643">643</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_vertex2::idx" title='drm_radeon_vertex2::idx' data-ref="drm_radeon_vertex2::idx" data-ref-filename="drm_radeon_vertex2..idx">idx</dfn>;		<i>/* Index of vertex buffer */</i></td></tr>
<tr><th id="644">644</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_vertex2::discard" title='drm_radeon_vertex2::discard' data-ref="drm_radeon_vertex2::discard" data-ref-filename="drm_radeon_vertex2..discard">discard</dfn>;		<i>/* Client finished with buffer? */</i></td></tr>
<tr><th id="645">645</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_vertex2::nr_states" title='drm_radeon_vertex2::nr_states' data-ref="drm_radeon_vertex2::nr_states" data-ref-filename="drm_radeon_vertex2..nr_states">nr_states</dfn>;</td></tr>
<tr><th id="646">646</th><td>	<a class="typedef" href="#drm_radeon_state_t" title='drm_radeon_state_t' data-type='struct drm_radeon_state_t' data-ref="drm_radeon_state_t" data-ref-filename="drm_radeon_state_t">drm_radeon_state_t</a> <a class="macro" href="../../../include/linux/types.h.html#96" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_radeon_vertex2::state" title='drm_radeon_vertex2::state' data-ref="drm_radeon_vertex2::state" data-ref-filename="drm_radeon_vertex2..state">state</dfn>;</td></tr>
<tr><th id="647">647</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_vertex2::nr_prims" title='drm_radeon_vertex2::nr_prims' data-ref="drm_radeon_vertex2::nr_prims" data-ref-filename="drm_radeon_vertex2..nr_prims">nr_prims</dfn>;</td></tr>
<tr><th id="648">648</th><td>	<a class="typedef" href="#drm_radeon_prim_t" title='drm_radeon_prim_t' data-type='struct drm_radeon_prim_t' data-ref="drm_radeon_prim_t" data-ref-filename="drm_radeon_prim_t">drm_radeon_prim_t</a> <a class="macro" href="../../../include/linux/types.h.html#96" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_radeon_vertex2::prim" title='drm_radeon_vertex2::prim' data-ref="drm_radeon_vertex2::prim" data-ref-filename="drm_radeon_vertex2..prim">prim</dfn>;</td></tr>
<tr><th id="649">649</th><td>} <dfn class="typedef" id="drm_radeon_vertex2_t" title='drm_radeon_vertex2_t' data-type='struct drm_radeon_vertex2' data-ref="drm_radeon_vertex2_t" data-ref-filename="drm_radeon_vertex2_t">drm_radeon_vertex2_t</dfn>;</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><i>/* v1.3 - obsoletes drm_radeon_vertex2</i></td></tr>
<tr><th id="652">652</th><td><i> *      - allows arbitrarily large cliprect list</i></td></tr>
<tr><th id="653">653</th><td><i> *      - allows updating of tcl packet, vector and scalar state</i></td></tr>
<tr><th id="654">654</th><td><i> *      - allows memory-efficient description of state updates</i></td></tr>
<tr><th id="655">655</th><td><i> *      - allows state to be emitted without a primitive</i></td></tr>
<tr><th id="656">656</th><td><i> *           (for clears, ctx switches)</i></td></tr>
<tr><th id="657">657</th><td><i> *      - allows more than one dma buffer to be referenced per ioctl</i></td></tr>
<tr><th id="658">658</th><td><i> *      - supports tcl driver</i></td></tr>
<tr><th id="659">659</th><td><i> *      - may be extended in future versions with new cmd types, packets</i></td></tr>
<tr><th id="660">660</th><td><i> */</i></td></tr>
<tr><th id="661">661</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_cmd_buffer" title='drm_radeon_cmd_buffer' data-ref="drm_radeon_cmd_buffer" data-ref-filename="drm_radeon_cmd_buffer"><a class="type" href="#drm_radeon_cmd_buffer" title='drm_radeon_cmd_buffer' data-ref="drm_radeon_cmd_buffer" data-ref-filename="drm_radeon_cmd_buffer">drm_radeon_cmd_buffer</a></dfn> {</td></tr>
<tr><th id="662">662</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_cmd_buffer::bufsz" title='drm_radeon_cmd_buffer::bufsz' data-ref="drm_radeon_cmd_buffer::bufsz" data-ref-filename="drm_radeon_cmd_buffer..bufsz">bufsz</dfn>;</td></tr>
<tr><th id="663">663</th><td>	<em>char</em> <a class="macro" href="../../../include/linux/types.h.html#96" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_radeon_cmd_buffer::buf" title='drm_radeon_cmd_buffer::buf' data-ref="drm_radeon_cmd_buffer::buf" data-ref-filename="drm_radeon_cmd_buffer..buf">buf</dfn>;</td></tr>
<tr><th id="664">664</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_cmd_buffer::nbox" title='drm_radeon_cmd_buffer::nbox' data-ref="drm_radeon_cmd_buffer::nbox" data-ref-filename="drm_radeon_cmd_buffer..nbox">nbox</dfn>;</td></tr>
<tr><th id="665">665</th><td>	<b>struct</b> <a class="type" href="drm.h.html#drm_clip_rect" title='drm_clip_rect' data-ref="drm_clip_rect" data-ref-filename="drm_clip_rect">drm_clip_rect</a> <a class="macro" href="../../../include/linux/types.h.html#96" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_radeon_cmd_buffer::boxes" title='drm_radeon_cmd_buffer::boxes' data-ref="drm_radeon_cmd_buffer::boxes" data-ref-filename="drm_radeon_cmd_buffer..boxes">boxes</dfn>;</td></tr>
<tr><th id="666">666</th><td>} <dfn class="typedef" id="drm_radeon_cmd_buffer_t" title='drm_radeon_cmd_buffer_t' data-type='struct drm_radeon_cmd_buffer' data-ref="drm_radeon_cmd_buffer_t" data-ref-filename="drm_radeon_cmd_buffer_t">drm_radeon_cmd_buffer_t</dfn>;</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_tex_image" title='drm_radeon_tex_image' data-ref="drm_radeon_tex_image" data-ref-filename="drm_radeon_tex_image"><a class="type" href="#drm_radeon_tex_image" title='drm_radeon_tex_image' data-ref="drm_radeon_tex_image" data-ref-filename="drm_radeon_tex_image">drm_radeon_tex_image</a></dfn> {</td></tr>
<tr><th id="669">669</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_tex_image::x" title='drm_radeon_tex_image::x' data-ref="drm_radeon_tex_image::x" data-ref-filename="drm_radeon_tex_image..x">x</dfn>, <dfn class="decl field" id="drm_radeon_tex_image::y" title='drm_radeon_tex_image::y' data-ref="drm_radeon_tex_image::y" data-ref-filename="drm_radeon_tex_image..y">y</dfn>;	<i>/* Blit coordinates */</i></td></tr>
<tr><th id="670">670</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_tex_image::width" title='drm_radeon_tex_image::width' data-ref="drm_radeon_tex_image::width" data-ref-filename="drm_radeon_tex_image..width">width</dfn>, <dfn class="decl field" id="drm_radeon_tex_image::height" title='drm_radeon_tex_image::height' data-ref="drm_radeon_tex_image::height" data-ref-filename="drm_radeon_tex_image..height">height</dfn>;</td></tr>
<tr><th id="671">671</th><td>	<em>const</em> <em>void</em> <a class="macro" href="../../../include/linux/types.h.html#96" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_radeon_tex_image::data" title='drm_radeon_tex_image::data' data-ref="drm_radeon_tex_image::data" data-ref-filename="drm_radeon_tex_image..data">data</dfn>;</td></tr>
<tr><th id="672">672</th><td>} <dfn class="typedef" id="drm_radeon_tex_image_t" title='drm_radeon_tex_image_t' data-type='struct drm_radeon_tex_image' data-ref="drm_radeon_tex_image_t" data-ref-filename="drm_radeon_tex_image_t">drm_radeon_tex_image_t</dfn>;</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_texture" title='drm_radeon_texture' data-ref="drm_radeon_texture" data-ref-filename="drm_radeon_texture"><a class="type" href="#drm_radeon_texture" title='drm_radeon_texture' data-ref="drm_radeon_texture" data-ref-filename="drm_radeon_texture">drm_radeon_texture</a></dfn> {</td></tr>
<tr><th id="675">675</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_texture::offset" title='drm_radeon_texture::offset' data-ref="drm_radeon_texture::offset" data-ref-filename="drm_radeon_texture..offset">offset</dfn>;</td></tr>
<tr><th id="676">676</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_texture::pitch" title='drm_radeon_texture::pitch' data-ref="drm_radeon_texture::pitch" data-ref-filename="drm_radeon_texture..pitch">pitch</dfn>;</td></tr>
<tr><th id="677">677</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_texture::format" title='drm_radeon_texture::format' data-ref="drm_radeon_texture::format" data-ref-filename="drm_radeon_texture..format">format</dfn>;</td></tr>
<tr><th id="678">678</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_texture::width" title='drm_radeon_texture::width' data-ref="drm_radeon_texture::width" data-ref-filename="drm_radeon_texture..width">width</dfn>;		<i>/* Texture image coordinates */</i></td></tr>
<tr><th id="679">679</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_texture::height" title='drm_radeon_texture::height' data-ref="drm_radeon_texture::height" data-ref-filename="drm_radeon_texture..height">height</dfn>;</td></tr>
<tr><th id="680">680</th><td>	<a class="typedef" href="#drm_radeon_tex_image_t" title='drm_radeon_tex_image_t' data-type='struct drm_radeon_tex_image' data-ref="drm_radeon_tex_image_t" data-ref-filename="drm_radeon_tex_image_t">drm_radeon_tex_image_t</a> <a class="macro" href="../../../include/linux/types.h.html#96" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_radeon_texture::image" title='drm_radeon_texture::image' data-ref="drm_radeon_texture::image" data-ref-filename="drm_radeon_texture..image">image</dfn>;</td></tr>
<tr><th id="681">681</th><td>} <dfn class="typedef" id="drm_radeon_texture_t" title='drm_radeon_texture_t' data-type='struct drm_radeon_texture' data-ref="drm_radeon_texture_t" data-ref-filename="drm_radeon_texture_t">drm_radeon_texture_t</dfn>;</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_stipple" title='drm_radeon_stipple' data-ref="drm_radeon_stipple" data-ref-filename="drm_radeon_stipple"><a class="type" href="#drm_radeon_stipple" title='drm_radeon_stipple' data-ref="drm_radeon_stipple" data-ref-filename="drm_radeon_stipple">drm_radeon_stipple</a></dfn> {</td></tr>
<tr><th id="684">684</th><td>	<em>unsigned</em> <em>int</em> <a class="macro" href="../../../include/linux/types.h.html#96" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_radeon_stipple::mask" title='drm_radeon_stipple::mask' data-ref="drm_radeon_stipple::mask" data-ref-filename="drm_radeon_stipple..mask">mask</dfn>;</td></tr>
<tr><th id="685">685</th><td>} <dfn class="typedef" id="drm_radeon_stipple_t" title='drm_radeon_stipple_t' data-type='struct drm_radeon_stipple' data-ref="drm_radeon_stipple_t" data-ref-filename="drm_radeon_stipple_t">drm_radeon_stipple_t</dfn>;</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_indirect" title='drm_radeon_indirect' data-ref="drm_radeon_indirect" data-ref-filename="drm_radeon_indirect"><a class="type" href="#drm_radeon_indirect" title='drm_radeon_indirect' data-ref="drm_radeon_indirect" data-ref-filename="drm_radeon_indirect">drm_radeon_indirect</a></dfn> {</td></tr>
<tr><th id="688">688</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_indirect::idx" title='drm_radeon_indirect::idx' data-ref="drm_radeon_indirect::idx" data-ref-filename="drm_radeon_indirect..idx">idx</dfn>;</td></tr>
<tr><th id="689">689</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_indirect::start" title='drm_radeon_indirect::start' data-ref="drm_radeon_indirect::start" data-ref-filename="drm_radeon_indirect..start">start</dfn>;</td></tr>
<tr><th id="690">690</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_indirect::end" title='drm_radeon_indirect::end' data-ref="drm_radeon_indirect::end" data-ref-filename="drm_radeon_indirect..end">end</dfn>;</td></tr>
<tr><th id="691">691</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_indirect::discard" title='drm_radeon_indirect::discard' data-ref="drm_radeon_indirect::discard" data-ref-filename="drm_radeon_indirect..discard">discard</dfn>;</td></tr>
<tr><th id="692">692</th><td>} <dfn class="typedef" id="drm_radeon_indirect_t" title='drm_radeon_indirect_t' data-type='struct drm_radeon_indirect' data-ref="drm_radeon_indirect_t" data-ref-filename="drm_radeon_indirect_t">drm_radeon_indirect_t</dfn>;</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><i>/* enum for card type parameters */</i></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/RADEON_CARD_PCI" data-ref="_M/RADEON_CARD_PCI">RADEON_CARD_PCI</dfn> 0</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/RADEON_CARD_AGP" data-ref="_M/RADEON_CARD_AGP">RADEON_CARD_AGP</dfn> 1</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/RADEON_CARD_PCIE" data-ref="_M/RADEON_CARD_PCIE">RADEON_CARD_PCIE</dfn> 2</u></td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td><i>/* 1.3: An ioctl to get parameters that aren't available to the 3d</i></td></tr>
<tr><th id="700">700</th><td><i> * client any other way.</i></td></tr>
<tr><th id="701">701</th><td><i> */</i></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_GART_BUFFER_OFFSET" data-ref="_M/RADEON_PARAM_GART_BUFFER_OFFSET">RADEON_PARAM_GART_BUFFER_OFFSET</dfn>    1	/* card offset of 1st GART buffer */</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_LAST_FRAME" data-ref="_M/RADEON_PARAM_LAST_FRAME">RADEON_PARAM_LAST_FRAME</dfn>            2</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_LAST_DISPATCH" data-ref="_M/RADEON_PARAM_LAST_DISPATCH">RADEON_PARAM_LAST_DISPATCH</dfn>         3</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_LAST_CLEAR" data-ref="_M/RADEON_PARAM_LAST_CLEAR">RADEON_PARAM_LAST_CLEAR</dfn>            4</u></td></tr>
<tr><th id="706">706</th><td><i>/* Added with DRM version 1.6. */</i></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_IRQ_NR" data-ref="_M/RADEON_PARAM_IRQ_NR">RADEON_PARAM_IRQ_NR</dfn>                5</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_GART_BASE" data-ref="_M/RADEON_PARAM_GART_BASE">RADEON_PARAM_GART_BASE</dfn>             6	/* card offset of GART base */</u></td></tr>
<tr><th id="709">709</th><td><i>/* Added with DRM version 1.8. */</i></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_REGISTER_HANDLE" data-ref="_M/RADEON_PARAM_REGISTER_HANDLE">RADEON_PARAM_REGISTER_HANDLE</dfn>       7	/* for drmMap() */</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_STATUS_HANDLE" data-ref="_M/RADEON_PARAM_STATUS_HANDLE">RADEON_PARAM_STATUS_HANDLE</dfn>         8</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_SAREA_HANDLE" data-ref="_M/RADEON_PARAM_SAREA_HANDLE">RADEON_PARAM_SAREA_HANDLE</dfn>          9</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_GART_TEX_HANDLE" data-ref="_M/RADEON_PARAM_GART_TEX_HANDLE">RADEON_PARAM_GART_TEX_HANDLE</dfn>       10</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_SCRATCH_OFFSET" data-ref="_M/RADEON_PARAM_SCRATCH_OFFSET">RADEON_PARAM_SCRATCH_OFFSET</dfn>        11</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_CARD_TYPE" data-ref="_M/RADEON_PARAM_CARD_TYPE">RADEON_PARAM_CARD_TYPE</dfn>             12</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_VBLANK_CRTC" data-ref="_M/RADEON_PARAM_VBLANK_CRTC">RADEON_PARAM_VBLANK_CRTC</dfn>           13   /* VBLANK CRTC */</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_FB_LOCATION" data-ref="_M/RADEON_PARAM_FB_LOCATION">RADEON_PARAM_FB_LOCATION</dfn>           14   /* FB location */</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_NUM_GB_PIPES" data-ref="_M/RADEON_PARAM_NUM_GB_PIPES">RADEON_PARAM_NUM_GB_PIPES</dfn>          15   /* num GB pipes */</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_DEVICE_ID" data-ref="_M/RADEON_PARAM_DEVICE_ID">RADEON_PARAM_DEVICE_ID</dfn>             16</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/RADEON_PARAM_NUM_Z_PIPES" data-ref="_M/RADEON_PARAM_NUM_Z_PIPES">RADEON_PARAM_NUM_Z_PIPES</dfn>           17   /* num Z pipes */</u></td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_getparam" title='drm_radeon_getparam' data-ref="drm_radeon_getparam" data-ref-filename="drm_radeon_getparam"><a class="type" href="#drm_radeon_getparam" title='drm_radeon_getparam' data-ref="drm_radeon_getparam" data-ref-filename="drm_radeon_getparam">drm_radeon_getparam</a></dfn> {</td></tr>
<tr><th id="723">723</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_getparam::param" title='drm_radeon_getparam::param' data-ref="drm_radeon_getparam::param" data-ref-filename="drm_radeon_getparam..param">param</dfn>;</td></tr>
<tr><th id="724">724</th><td>	<em>void</em> <a class="macro" href="../../../include/linux/types.h.html#96" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_radeon_getparam::value" title='drm_radeon_getparam::value' data-ref="drm_radeon_getparam::value" data-ref-filename="drm_radeon_getparam..value">value</dfn>;</td></tr>
<tr><th id="725">725</th><td>} <dfn class="typedef" id="drm_radeon_getparam_t" title='drm_radeon_getparam_t' data-type='struct drm_radeon_getparam' data-ref="drm_radeon_getparam_t" data-ref-filename="drm_radeon_getparam_t">drm_radeon_getparam_t</dfn>;</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><i>/* 1.6: Set up a memory manager for regions of shared memory:</i></td></tr>
<tr><th id="728">728</th><td><i> */</i></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/RADEON_MEM_REGION_GART" data-ref="_M/RADEON_MEM_REGION_GART">RADEON_MEM_REGION_GART</dfn> 1</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/RADEON_MEM_REGION_FB" data-ref="_M/RADEON_MEM_REGION_FB">RADEON_MEM_REGION_FB</dfn>   2</u></td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_mem_alloc" title='drm_radeon_mem_alloc' data-ref="drm_radeon_mem_alloc" data-ref-filename="drm_radeon_mem_alloc"><a class="type" href="#drm_radeon_mem_alloc" title='drm_radeon_mem_alloc' data-ref="drm_radeon_mem_alloc" data-ref-filename="drm_radeon_mem_alloc">drm_radeon_mem_alloc</a></dfn> {</td></tr>
<tr><th id="733">733</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_mem_alloc::region" title='drm_radeon_mem_alloc::region' data-ref="drm_radeon_mem_alloc::region" data-ref-filename="drm_radeon_mem_alloc..region">region</dfn>;</td></tr>
<tr><th id="734">734</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_mem_alloc::alignment" title='drm_radeon_mem_alloc::alignment' data-ref="drm_radeon_mem_alloc::alignment" data-ref-filename="drm_radeon_mem_alloc..alignment">alignment</dfn>;</td></tr>
<tr><th id="735">735</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_mem_alloc::size" title='drm_radeon_mem_alloc::size' data-ref="drm_radeon_mem_alloc::size" data-ref-filename="drm_radeon_mem_alloc..size">size</dfn>;</td></tr>
<tr><th id="736">736</th><td>	<em>int</em> <a class="macro" href="../../../include/linux/types.h.html#96" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_radeon_mem_alloc::region_offset" title='drm_radeon_mem_alloc::region_offset' data-ref="drm_radeon_mem_alloc::region_offset" data-ref-filename="drm_radeon_mem_alloc..region_offset">region_offset</dfn>;	<i>/* offset from start of fb or GART */</i></td></tr>
<tr><th id="737">737</th><td>} <dfn class="typedef" id="drm_radeon_mem_alloc_t" title='drm_radeon_mem_alloc_t' data-type='struct drm_radeon_mem_alloc' data-ref="drm_radeon_mem_alloc_t" data-ref-filename="drm_radeon_mem_alloc_t">drm_radeon_mem_alloc_t</dfn>;</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_mem_free" title='drm_radeon_mem_free' data-ref="drm_radeon_mem_free" data-ref-filename="drm_radeon_mem_free"><a class="type" href="#drm_radeon_mem_free" title='drm_radeon_mem_free' data-ref="drm_radeon_mem_free" data-ref-filename="drm_radeon_mem_free">drm_radeon_mem_free</a></dfn> {</td></tr>
<tr><th id="740">740</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_mem_free::region" title='drm_radeon_mem_free::region' data-ref="drm_radeon_mem_free::region" data-ref-filename="drm_radeon_mem_free..region">region</dfn>;</td></tr>
<tr><th id="741">741</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_mem_free::region_offset" title='drm_radeon_mem_free::region_offset' data-ref="drm_radeon_mem_free::region_offset" data-ref-filename="drm_radeon_mem_free..region_offset">region_offset</dfn>;</td></tr>
<tr><th id="742">742</th><td>} <dfn class="typedef" id="drm_radeon_mem_free_t" title='drm_radeon_mem_free_t' data-type='struct drm_radeon_mem_free' data-ref="drm_radeon_mem_free_t" data-ref-filename="drm_radeon_mem_free_t">drm_radeon_mem_free_t</dfn>;</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_mem_init_heap" title='drm_radeon_mem_init_heap' data-ref="drm_radeon_mem_init_heap" data-ref-filename="drm_radeon_mem_init_heap"><a class="type" href="#drm_radeon_mem_init_heap" title='drm_radeon_mem_init_heap' data-ref="drm_radeon_mem_init_heap" data-ref-filename="drm_radeon_mem_init_heap">drm_radeon_mem_init_heap</a></dfn> {</td></tr>
<tr><th id="745">745</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_mem_init_heap::region" title='drm_radeon_mem_init_heap::region' data-ref="drm_radeon_mem_init_heap::region" data-ref-filename="drm_radeon_mem_init_heap..region">region</dfn>;</td></tr>
<tr><th id="746">746</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_mem_init_heap::size" title='drm_radeon_mem_init_heap::size' data-ref="drm_radeon_mem_init_heap::size" data-ref-filename="drm_radeon_mem_init_heap..size">size</dfn>;</td></tr>
<tr><th id="747">747</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_mem_init_heap::start" title='drm_radeon_mem_init_heap::start' data-ref="drm_radeon_mem_init_heap::start" data-ref-filename="drm_radeon_mem_init_heap..start">start</dfn>;</td></tr>
<tr><th id="748">748</th><td>} <dfn class="typedef" id="drm_radeon_mem_init_heap_t" title='drm_radeon_mem_init_heap_t' data-type='struct drm_radeon_mem_init_heap' data-ref="drm_radeon_mem_init_heap_t" data-ref-filename="drm_radeon_mem_init_heap_t">drm_radeon_mem_init_heap_t</dfn>;</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td><i>/* 1.6: Userspace can request &amp; wait on irq's:</i></td></tr>
<tr><th id="751">751</th><td><i> */</i></td></tr>
<tr><th id="752">752</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_irq_emit" title='drm_radeon_irq_emit' data-ref="drm_radeon_irq_emit" data-ref-filename="drm_radeon_irq_emit"><a class="type" href="#drm_radeon_irq_emit" title='drm_radeon_irq_emit' data-ref="drm_radeon_irq_emit" data-ref-filename="drm_radeon_irq_emit">drm_radeon_irq_emit</a></dfn> {</td></tr>
<tr><th id="753">753</th><td>	<em>int</em> <a class="macro" href="../../../include/linux/types.h.html#96" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_radeon_irq_emit::irq_seq" title='drm_radeon_irq_emit::irq_seq' data-ref="drm_radeon_irq_emit::irq_seq" data-ref-filename="drm_radeon_irq_emit..irq_seq">irq_seq</dfn>;</td></tr>
<tr><th id="754">754</th><td>} <dfn class="typedef" id="drm_radeon_irq_emit_t" title='drm_radeon_irq_emit_t' data-type='struct drm_radeon_irq_emit' data-ref="drm_radeon_irq_emit_t" data-ref-filename="drm_radeon_irq_emit_t">drm_radeon_irq_emit_t</dfn>;</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_irq_wait" title='drm_radeon_irq_wait' data-ref="drm_radeon_irq_wait" data-ref-filename="drm_radeon_irq_wait"><a class="type" href="#drm_radeon_irq_wait" title='drm_radeon_irq_wait' data-ref="drm_radeon_irq_wait" data-ref-filename="drm_radeon_irq_wait">drm_radeon_irq_wait</a></dfn> {</td></tr>
<tr><th id="757">757</th><td>	<em>int</em> <dfn class="decl field" id="drm_radeon_irq_wait::irq_seq" title='drm_radeon_irq_wait::irq_seq' data-ref="drm_radeon_irq_wait::irq_seq" data-ref-filename="drm_radeon_irq_wait..irq_seq">irq_seq</dfn>;</td></tr>
<tr><th id="758">758</th><td>} <dfn class="typedef" id="drm_radeon_irq_wait_t" title='drm_radeon_irq_wait_t' data-type='struct drm_radeon_irq_wait' data-ref="drm_radeon_irq_wait_t" data-ref-filename="drm_radeon_irq_wait_t">drm_radeon_irq_wait_t</dfn>;</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td><i>/* 1.10: Clients tell the DRM where they think the framebuffer is located in</i></td></tr>
<tr><th id="761">761</th><td><i> * the card's address space, via a new generic ioctl to set parameters</i></td></tr>
<tr><th id="762">762</th><td><i> */</i></td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_setparam" title='drm_radeon_setparam' data-ref="drm_radeon_setparam" data-ref-filename="drm_radeon_setparam"><a class="type" href="#drm_radeon_setparam" title='drm_radeon_setparam' data-ref="drm_radeon_setparam" data-ref-filename="drm_radeon_setparam">drm_radeon_setparam</a></dfn> {</td></tr>
<tr><th id="765">765</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_setparam::param" title='drm_radeon_setparam::param' data-ref="drm_radeon_setparam::param" data-ref-filename="drm_radeon_setparam..param">param</dfn>;</td></tr>
<tr><th id="766">766</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#__s64" title='__s64' data-type='int64_t' data-ref="__s64" data-ref-filename="__s64">__s64</a> <dfn class="decl field" id="drm_radeon_setparam::value" title='drm_radeon_setparam::value' data-ref="drm_radeon_setparam::value" data-ref-filename="drm_radeon_setparam..value">value</dfn>;</td></tr>
<tr><th id="767">767</th><td>} <dfn class="typedef" id="drm_radeon_setparam_t" title='drm_radeon_setparam_t' data-type='struct drm_radeon_setparam' data-ref="drm_radeon_setparam_t" data-ref-filename="drm_radeon_setparam_t">drm_radeon_setparam_t</dfn>;</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/RADEON_SETPARAM_FB_LOCATION" data-ref="_M/RADEON_SETPARAM_FB_LOCATION">RADEON_SETPARAM_FB_LOCATION</dfn>    1	/* determined framebuffer location */</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/RADEON_SETPARAM_SWITCH_TILING" data-ref="_M/RADEON_SETPARAM_SWITCH_TILING">RADEON_SETPARAM_SWITCH_TILING</dfn>  2	/* enable/disable color tiling */</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/RADEON_SETPARAM_PCIGART_LOCATION" data-ref="_M/RADEON_SETPARAM_PCIGART_LOCATION">RADEON_SETPARAM_PCIGART_LOCATION</dfn> 3	/* PCI Gart Location */</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/RADEON_SETPARAM_NEW_MEMMAP" data-ref="_M/RADEON_SETPARAM_NEW_MEMMAP">RADEON_SETPARAM_NEW_MEMMAP</dfn> 4		/* Use new memory map */</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/RADEON_SETPARAM_PCIGART_TABLE_SIZE" data-ref="_M/RADEON_SETPARAM_PCIGART_TABLE_SIZE">RADEON_SETPARAM_PCIGART_TABLE_SIZE</dfn> 5    /* PCI GART Table Size */</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/RADEON_SETPARAM_VBLANK_CRTC" data-ref="_M/RADEON_SETPARAM_VBLANK_CRTC">RADEON_SETPARAM_VBLANK_CRTC</dfn> 6           /* VBLANK CRTC */</u></td></tr>
<tr><th id="775">775</th><td><i>/* 1.14: Clients can allocate/free a surface</i></td></tr>
<tr><th id="776">776</th><td><i> */</i></td></tr>
<tr><th id="777">777</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_surface_alloc" title='drm_radeon_surface_alloc' data-ref="drm_radeon_surface_alloc" data-ref-filename="drm_radeon_surface_alloc"><a class="type" href="#drm_radeon_surface_alloc" title='drm_radeon_surface_alloc' data-ref="drm_radeon_surface_alloc" data-ref-filename="drm_radeon_surface_alloc">drm_radeon_surface_alloc</a></dfn> {</td></tr>
<tr><th id="778">778</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_surface_alloc::address" title='drm_radeon_surface_alloc::address' data-ref="drm_radeon_surface_alloc::address" data-ref-filename="drm_radeon_surface_alloc..address">address</dfn>;</td></tr>
<tr><th id="779">779</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_surface_alloc::size" title='drm_radeon_surface_alloc::size' data-ref="drm_radeon_surface_alloc::size" data-ref-filename="drm_radeon_surface_alloc..size">size</dfn>;</td></tr>
<tr><th id="780">780</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_surface_alloc::flags" title='drm_radeon_surface_alloc::flags' data-ref="drm_radeon_surface_alloc::flags" data-ref-filename="drm_radeon_surface_alloc..flags">flags</dfn>;</td></tr>
<tr><th id="781">781</th><td>} <dfn class="typedef" id="drm_radeon_surface_alloc_t" title='drm_radeon_surface_alloc_t' data-type='struct drm_radeon_surface_alloc' data-ref="drm_radeon_surface_alloc_t" data-ref-filename="drm_radeon_surface_alloc_t">drm_radeon_surface_alloc_t</dfn>;</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_radeon_surface_free" title='drm_radeon_surface_free' data-ref="drm_radeon_surface_free" data-ref-filename="drm_radeon_surface_free"><a class="type" href="#drm_radeon_surface_free" title='drm_radeon_surface_free' data-ref="drm_radeon_surface_free" data-ref-filename="drm_radeon_surface_free">drm_radeon_surface_free</a></dfn> {</td></tr>
<tr><th id="784">784</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_radeon_surface_free::address" title='drm_radeon_surface_free::address' data-ref="drm_radeon_surface_free::address" data-ref-filename="drm_radeon_surface_free..address">address</dfn>;</td></tr>
<tr><th id="785">785</th><td>} <dfn class="typedef" id="drm_radeon_surface_free_t" title='drm_radeon_surface_free_t' data-type='struct drm_radeon_surface_free' data-ref="drm_radeon_surface_free_t" data-ref-filename="drm_radeon_surface_free_t">drm_radeon_surface_free_t</dfn>;</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td><u>#define	<dfn class="macro" id="_M/DRM_RADEON_VBLANK_CRTC1" data-ref="_M/DRM_RADEON_VBLANK_CRTC1">DRM_RADEON_VBLANK_CRTC1</dfn>		1</u></td></tr>
<tr><th id="788">788</th><td><u>#define	<dfn class="macro" id="_M/DRM_RADEON_VBLANK_CRTC2" data-ref="_M/DRM_RADEON_VBLANK_CRTC2">DRM_RADEON_VBLANK_CRTC2</dfn>		2</u></td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td><i>/*</i></td></tr>
<tr><th id="791">791</th><td><i> * Kernel modesetting world below.</i></td></tr>
<tr><th id="792">792</th><td><i> */</i></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_DOMAIN_CPU" data-ref="_M/RADEON_GEM_DOMAIN_CPU">RADEON_GEM_DOMAIN_CPU</dfn>		0x1</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_DOMAIN_GTT" data-ref="_M/RADEON_GEM_DOMAIN_GTT">RADEON_GEM_DOMAIN_GTT</dfn>		0x2</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_DOMAIN_VRAM" data-ref="_M/RADEON_GEM_DOMAIN_VRAM">RADEON_GEM_DOMAIN_VRAM</dfn>		0x4</u></td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_gem_info" title='drm_radeon_gem_info' data-ref="drm_radeon_gem_info" data-ref-filename="drm_radeon_gem_info">drm_radeon_gem_info</dfn> {</td></tr>
<tr><th id="798">798</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="drm_radeon_gem_info::gart_size" title='drm_radeon_gem_info::gart_size' data-ref="drm_radeon_gem_info::gart_size" data-ref-filename="drm_radeon_gem_info..gart_size">gart_size</dfn>;</td></tr>
<tr><th id="799">799</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="drm_radeon_gem_info::vram_size" title='drm_radeon_gem_info::vram_size' data-ref="drm_radeon_gem_info::vram_size" data-ref-filename="drm_radeon_gem_info..vram_size">vram_size</dfn>;</td></tr>
<tr><th id="800">800</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="drm_radeon_gem_info::vram_visible" title='drm_radeon_gem_info::vram_visible' data-ref="drm_radeon_gem_info::vram_visible" data-ref-filename="drm_radeon_gem_info..vram_visible">vram_visible</dfn>;</td></tr>
<tr><th id="801">801</th><td>};</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_NO_BACKING_STORE" data-ref="_M/RADEON_GEM_NO_BACKING_STORE">RADEON_GEM_NO_BACKING_STORE</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_GTT_UC" data-ref="_M/RADEON_GEM_GTT_UC">RADEON_GEM_GTT_UC</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_GTT_WC" data-ref="_M/RADEON_GEM_GTT_WC">RADEON_GEM_GTT_WC</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="806">806</th><td><i>/* BO is expected to be accessed by the CPU */</i></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_CPU_ACCESS" data-ref="_M/RADEON_GEM_CPU_ACCESS">RADEON_GEM_CPU_ACCESS</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="808">808</th><td><i>/* CPU access is not expected to work for this BO */</i></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_NO_CPU_ACCESS" data-ref="_M/RADEON_GEM_NO_CPU_ACCESS">RADEON_GEM_NO_CPU_ACCESS</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_gem_create" title='drm_radeon_gem_create' data-ref="drm_radeon_gem_create" data-ref-filename="drm_radeon_gem_create">drm_radeon_gem_create</dfn> {</td></tr>
<tr><th id="812">812</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="drm_radeon_gem_create::size" title='drm_radeon_gem_create::size' data-ref="drm_radeon_gem_create::size" data-ref-filename="drm_radeon_gem_create..size">size</dfn>;</td></tr>
<tr><th id="813">813</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="drm_radeon_gem_create::alignment" title='drm_radeon_gem_create::alignment' data-ref="drm_radeon_gem_create::alignment" data-ref-filename="drm_radeon_gem_create..alignment">alignment</dfn>;</td></tr>
<tr><th id="814">814</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_create::handle" title='drm_radeon_gem_create::handle' data-ref="drm_radeon_gem_create::handle" data-ref-filename="drm_radeon_gem_create..handle">handle</dfn>;</td></tr>
<tr><th id="815">815</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_create::initial_domain" title='drm_radeon_gem_create::initial_domain' data-ref="drm_radeon_gem_create::initial_domain" data-ref-filename="drm_radeon_gem_create..initial_domain">initial_domain</dfn>;</td></tr>
<tr><th id="816">816</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_create::flags" title='drm_radeon_gem_create::flags' data-ref="drm_radeon_gem_create::flags" data-ref-filename="drm_radeon_gem_create..flags">flags</dfn>;</td></tr>
<tr><th id="817">817</th><td>};</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td><i>/*</i></td></tr>
<tr><th id="820">820</th><td><i> * This is not a reliable API and you should expect it to fail for any</i></td></tr>
<tr><th id="821">821</th><td><i> * number of reasons and have fallback path that do not use userptr to</i></td></tr>
<tr><th id="822">822</th><td><i> * perform any operation.</i></td></tr>
<tr><th id="823">823</th><td><i> */</i></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_USERPTR_READONLY" data-ref="_M/RADEON_GEM_USERPTR_READONLY">RADEON_GEM_USERPTR_READONLY</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_USERPTR_ANONONLY" data-ref="_M/RADEON_GEM_USERPTR_ANONONLY">RADEON_GEM_USERPTR_ANONONLY</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_USERPTR_VALIDATE" data-ref="_M/RADEON_GEM_USERPTR_VALIDATE">RADEON_GEM_USERPTR_VALIDATE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_USERPTR_REGISTER" data-ref="_M/RADEON_GEM_USERPTR_REGISTER">RADEON_GEM_USERPTR_REGISTER</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_gem_userptr" title='drm_radeon_gem_userptr' data-ref="drm_radeon_gem_userptr" data-ref-filename="drm_radeon_gem_userptr">drm_radeon_gem_userptr</dfn> {</td></tr>
<tr><th id="830">830</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>		<dfn class="decl field" id="drm_radeon_gem_userptr::addr" title='drm_radeon_gem_userptr::addr' data-ref="drm_radeon_gem_userptr::addr" data-ref-filename="drm_radeon_gem_userptr..addr">addr</dfn>;</td></tr>
<tr><th id="831">831</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>		<dfn class="decl field" id="drm_radeon_gem_userptr::size" title='drm_radeon_gem_userptr::size' data-ref="drm_radeon_gem_userptr::size" data-ref-filename="drm_radeon_gem_userptr..size">size</dfn>;</td></tr>
<tr><th id="832">832</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_gem_userptr::flags" title='drm_radeon_gem_userptr::flags' data-ref="drm_radeon_gem_userptr::flags" data-ref-filename="drm_radeon_gem_userptr..flags">flags</dfn>;</td></tr>
<tr><th id="833">833</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_gem_userptr::handle" title='drm_radeon_gem_userptr::handle' data-ref="drm_radeon_gem_userptr::handle" data-ref-filename="drm_radeon_gem_userptr..handle">handle</dfn>;</td></tr>
<tr><th id="834">834</th><td>};</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_MACRO" data-ref="_M/RADEON_TILING_MACRO">RADEON_TILING_MACRO</dfn>				0x1</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_MICRO" data-ref="_M/RADEON_TILING_MICRO">RADEON_TILING_MICRO</dfn>				0x2</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_SWAP_16BIT" data-ref="_M/RADEON_TILING_SWAP_16BIT">RADEON_TILING_SWAP_16BIT</dfn>			0x4</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_SWAP_32BIT" data-ref="_M/RADEON_TILING_SWAP_32BIT">RADEON_TILING_SWAP_32BIT</dfn>			0x8</u></td></tr>
<tr><th id="840">840</th><td><i>/* this object requires a surface when mapped - i.e. front buffer */</i></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_SURFACE" data-ref="_M/RADEON_TILING_SURFACE">RADEON_TILING_SURFACE</dfn>				0x10</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_MICRO_SQUARE" data-ref="_M/RADEON_TILING_MICRO_SQUARE">RADEON_TILING_MICRO_SQUARE</dfn>			0x20</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_EG_BANKW_SHIFT" data-ref="_M/RADEON_TILING_EG_BANKW_SHIFT">RADEON_TILING_EG_BANKW_SHIFT</dfn>			8</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_EG_BANKW_MASK" data-ref="_M/RADEON_TILING_EG_BANKW_MASK">RADEON_TILING_EG_BANKW_MASK</dfn>			0xf</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_EG_BANKH_SHIFT" data-ref="_M/RADEON_TILING_EG_BANKH_SHIFT">RADEON_TILING_EG_BANKH_SHIFT</dfn>			12</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_EG_BANKH_MASK" data-ref="_M/RADEON_TILING_EG_BANKH_MASK">RADEON_TILING_EG_BANKH_MASK</dfn>			0xf</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT" data-ref="_M/RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT">RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT</dfn>	16</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK" data-ref="_M/RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK">RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK</dfn>		0xf</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_EG_TILE_SPLIT_SHIFT" data-ref="_M/RADEON_TILING_EG_TILE_SPLIT_SHIFT">RADEON_TILING_EG_TILE_SPLIT_SHIFT</dfn>		24</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_EG_TILE_SPLIT_MASK" data-ref="_M/RADEON_TILING_EG_TILE_SPLIT_MASK">RADEON_TILING_EG_TILE_SPLIT_MASK</dfn>		0xf</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_EG_STENCIL_TILE_SPLIT_SHIFT" data-ref="_M/RADEON_TILING_EG_STENCIL_TILE_SPLIT_SHIFT">RADEON_TILING_EG_STENCIL_TILE_SPLIT_SHIFT</dfn>	28</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/RADEON_TILING_EG_STENCIL_TILE_SPLIT_MASK" data-ref="_M/RADEON_TILING_EG_STENCIL_TILE_SPLIT_MASK">RADEON_TILING_EG_STENCIL_TILE_SPLIT_MASK</dfn>	0xf</u></td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_gem_set_tiling" title='drm_radeon_gem_set_tiling' data-ref="drm_radeon_gem_set_tiling" data-ref-filename="drm_radeon_gem_set_tiling">drm_radeon_gem_set_tiling</dfn> {</td></tr>
<tr><th id="855">855</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_set_tiling::handle" title='drm_radeon_gem_set_tiling::handle' data-ref="drm_radeon_gem_set_tiling::handle" data-ref-filename="drm_radeon_gem_set_tiling..handle">handle</dfn>;</td></tr>
<tr><th id="856">856</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_set_tiling::tiling_flags" title='drm_radeon_gem_set_tiling::tiling_flags' data-ref="drm_radeon_gem_set_tiling::tiling_flags" data-ref-filename="drm_radeon_gem_set_tiling..tiling_flags">tiling_flags</dfn>;</td></tr>
<tr><th id="857">857</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_set_tiling::pitch" title='drm_radeon_gem_set_tiling::pitch' data-ref="drm_radeon_gem_set_tiling::pitch" data-ref-filename="drm_radeon_gem_set_tiling..pitch">pitch</dfn>;</td></tr>
<tr><th id="858">858</th><td>};</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_gem_get_tiling" title='drm_radeon_gem_get_tiling' data-ref="drm_radeon_gem_get_tiling" data-ref-filename="drm_radeon_gem_get_tiling">drm_radeon_gem_get_tiling</dfn> {</td></tr>
<tr><th id="861">861</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_get_tiling::handle" title='drm_radeon_gem_get_tiling::handle' data-ref="drm_radeon_gem_get_tiling::handle" data-ref-filename="drm_radeon_gem_get_tiling..handle">handle</dfn>;</td></tr>
<tr><th id="862">862</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_get_tiling::tiling_flags" title='drm_radeon_gem_get_tiling::tiling_flags' data-ref="drm_radeon_gem_get_tiling::tiling_flags" data-ref-filename="drm_radeon_gem_get_tiling..tiling_flags">tiling_flags</dfn>;</td></tr>
<tr><th id="863">863</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_get_tiling::pitch" title='drm_radeon_gem_get_tiling::pitch' data-ref="drm_radeon_gem_get_tiling::pitch" data-ref-filename="drm_radeon_gem_get_tiling..pitch">pitch</dfn>;</td></tr>
<tr><th id="864">864</th><td>};</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_gem_mmap" title='drm_radeon_gem_mmap' data-ref="drm_radeon_gem_mmap" data-ref-filename="drm_radeon_gem_mmap">drm_radeon_gem_mmap</dfn> {</td></tr>
<tr><th id="867">867</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_mmap::handle" title='drm_radeon_gem_mmap::handle' data-ref="drm_radeon_gem_mmap::handle" data-ref-filename="drm_radeon_gem_mmap..handle">handle</dfn>;</td></tr>
<tr><th id="868">868</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_mmap::pad" title='drm_radeon_gem_mmap::pad' data-ref="drm_radeon_gem_mmap::pad" data-ref-filename="drm_radeon_gem_mmap..pad">pad</dfn>;</td></tr>
<tr><th id="869">869</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="drm_radeon_gem_mmap::offset" title='drm_radeon_gem_mmap::offset' data-ref="drm_radeon_gem_mmap::offset" data-ref-filename="drm_radeon_gem_mmap..offset">offset</dfn>;</td></tr>
<tr><th id="870">870</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="drm_radeon_gem_mmap::size" title='drm_radeon_gem_mmap::size' data-ref="drm_radeon_gem_mmap::size" data-ref-filename="drm_radeon_gem_mmap..size">size</dfn>;</td></tr>
<tr><th id="871">871</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="drm_radeon_gem_mmap::addr_ptr" title='drm_radeon_gem_mmap::addr_ptr' data-ref="drm_radeon_gem_mmap::addr_ptr" data-ref-filename="drm_radeon_gem_mmap..addr_ptr">addr_ptr</dfn>;</td></tr>
<tr><th id="872">872</th><td>};</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_gem_set_domain" title='drm_radeon_gem_set_domain' data-ref="drm_radeon_gem_set_domain" data-ref-filename="drm_radeon_gem_set_domain">drm_radeon_gem_set_domain</dfn> {</td></tr>
<tr><th id="875">875</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_set_domain::handle" title='drm_radeon_gem_set_domain::handle' data-ref="drm_radeon_gem_set_domain::handle" data-ref-filename="drm_radeon_gem_set_domain..handle">handle</dfn>;</td></tr>
<tr><th id="876">876</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_set_domain::read_domains" title='drm_radeon_gem_set_domain::read_domains' data-ref="drm_radeon_gem_set_domain::read_domains" data-ref-filename="drm_radeon_gem_set_domain..read_domains">read_domains</dfn>;</td></tr>
<tr><th id="877">877</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_set_domain::write_domain" title='drm_radeon_gem_set_domain::write_domain' data-ref="drm_radeon_gem_set_domain::write_domain" data-ref-filename="drm_radeon_gem_set_domain..write_domain">write_domain</dfn>;</td></tr>
<tr><th id="878">878</th><td>};</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_gem_wait_idle" title='drm_radeon_gem_wait_idle' data-ref="drm_radeon_gem_wait_idle" data-ref-filename="drm_radeon_gem_wait_idle">drm_radeon_gem_wait_idle</dfn> {</td></tr>
<tr><th id="881">881</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_wait_idle::handle" title='drm_radeon_gem_wait_idle::handle' data-ref="drm_radeon_gem_wait_idle::handle" data-ref-filename="drm_radeon_gem_wait_idle..handle">handle</dfn>;</td></tr>
<tr><th id="882">882</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_wait_idle::pad" title='drm_radeon_gem_wait_idle::pad' data-ref="drm_radeon_gem_wait_idle::pad" data-ref-filename="drm_radeon_gem_wait_idle..pad">pad</dfn>;</td></tr>
<tr><th id="883">883</th><td>};</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_gem_busy" title='drm_radeon_gem_busy' data-ref="drm_radeon_gem_busy" data-ref-filename="drm_radeon_gem_busy">drm_radeon_gem_busy</dfn> {</td></tr>
<tr><th id="886">886</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_busy::handle" title='drm_radeon_gem_busy::handle' data-ref="drm_radeon_gem_busy::handle" data-ref-filename="drm_radeon_gem_busy..handle">handle</dfn>;</td></tr>
<tr><th id="887">887</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>        <dfn class="decl field" id="drm_radeon_gem_busy::domain" title='drm_radeon_gem_busy::domain' data-ref="drm_radeon_gem_busy::domain" data-ref-filename="drm_radeon_gem_busy..domain">domain</dfn>;</td></tr>
<tr><th id="888">888</th><td>};</td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_gem_pread" title='drm_radeon_gem_pread' data-ref="drm_radeon_gem_pread" data-ref-filename="drm_radeon_gem_pread">drm_radeon_gem_pread</dfn> {</td></tr>
<tr><th id="891">891</th><td>	<i class="doc">/** Handle for the object being read. */</i></td></tr>
<tr><th id="892">892</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_radeon_gem_pread::handle" title='drm_radeon_gem_pread::handle' data-ref="drm_radeon_gem_pread::handle" data-ref-filename="drm_radeon_gem_pread..handle">handle</dfn>;</td></tr>
<tr><th id="893">893</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_radeon_gem_pread::pad" title='drm_radeon_gem_pread::pad' data-ref="drm_radeon_gem_pread::pad" data-ref-filename="drm_radeon_gem_pread..pad">pad</dfn>;</td></tr>
<tr><th id="894">894</th><td>	<i class="doc">/** Offset into the object to read from */</i></td></tr>
<tr><th id="895">895</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_radeon_gem_pread::offset" title='drm_radeon_gem_pread::offset' data-ref="drm_radeon_gem_pread::offset" data-ref-filename="drm_radeon_gem_pread..offset">offset</dfn>;</td></tr>
<tr><th id="896">896</th><td>	<i class="doc">/** Length of data to read */</i></td></tr>
<tr><th id="897">897</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_radeon_gem_pread::size" title='drm_radeon_gem_pread::size' data-ref="drm_radeon_gem_pread::size" data-ref-filename="drm_radeon_gem_pread..size">size</dfn>;</td></tr>
<tr><th id="898">898</th><td>	<i class="doc">/** Pointer to write the data into. */</i></td></tr>
<tr><th id="899">899</th><td>	<i>/* void *, but pointers are not 32/64 compatible */</i></td></tr>
<tr><th id="900">900</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_radeon_gem_pread::data_ptr" title='drm_radeon_gem_pread::data_ptr' data-ref="drm_radeon_gem_pread::data_ptr" data-ref-filename="drm_radeon_gem_pread..data_ptr">data_ptr</dfn>;</td></tr>
<tr><th id="901">901</th><td>};</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_gem_pwrite" title='drm_radeon_gem_pwrite' data-ref="drm_radeon_gem_pwrite" data-ref-filename="drm_radeon_gem_pwrite">drm_radeon_gem_pwrite</dfn> {</td></tr>
<tr><th id="904">904</th><td>	<i class="doc">/** Handle for the object being written to. */</i></td></tr>
<tr><th id="905">905</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_radeon_gem_pwrite::handle" title='drm_radeon_gem_pwrite::handle' data-ref="drm_radeon_gem_pwrite::handle" data-ref-filename="drm_radeon_gem_pwrite..handle">handle</dfn>;</td></tr>
<tr><th id="906">906</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_radeon_gem_pwrite::pad" title='drm_radeon_gem_pwrite::pad' data-ref="drm_radeon_gem_pwrite::pad" data-ref-filename="drm_radeon_gem_pwrite..pad">pad</dfn>;</td></tr>
<tr><th id="907">907</th><td>	<i class="doc">/** Offset into the object to write to */</i></td></tr>
<tr><th id="908">908</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_radeon_gem_pwrite::offset" title='drm_radeon_gem_pwrite::offset' data-ref="drm_radeon_gem_pwrite::offset" data-ref-filename="drm_radeon_gem_pwrite..offset">offset</dfn>;</td></tr>
<tr><th id="909">909</th><td>	<i class="doc">/** Length of data to write */</i></td></tr>
<tr><th id="910">910</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_radeon_gem_pwrite::size" title='drm_radeon_gem_pwrite::size' data-ref="drm_radeon_gem_pwrite::size" data-ref-filename="drm_radeon_gem_pwrite..size">size</dfn>;</td></tr>
<tr><th id="911">911</th><td>	<i class="doc">/** Pointer to read the data from. */</i></td></tr>
<tr><th id="912">912</th><td>	<i>/* void *, but pointers are not 32/64 compatible */</i></td></tr>
<tr><th id="913">913</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_radeon_gem_pwrite::data_ptr" title='drm_radeon_gem_pwrite::data_ptr' data-ref="drm_radeon_gem_pwrite::data_ptr" data-ref-filename="drm_radeon_gem_pwrite..data_ptr">data_ptr</dfn>;</td></tr>
<tr><th id="914">914</th><td>};</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td><i>/* Sets or returns a value associated with a buffer. */</i></td></tr>
<tr><th id="917">917</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_gem_op" title='drm_radeon_gem_op' data-ref="drm_radeon_gem_op" data-ref-filename="drm_radeon_gem_op">drm_radeon_gem_op</dfn> {</td></tr>
<tr><th id="918">918</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_op::handle" title='drm_radeon_gem_op::handle' data-ref="drm_radeon_gem_op::handle" data-ref-filename="drm_radeon_gem_op..handle">handle</dfn>; <i>/* buffer */</i></td></tr>
<tr><th id="919">919</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="drm_radeon_gem_op::op" title='drm_radeon_gem_op::op' data-ref="drm_radeon_gem_op::op" data-ref-filename="drm_radeon_gem_op..op">op</dfn>;     <i>/* RADEON_GEM_OP_* */</i></td></tr>
<tr><th id="920">920</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="drm_radeon_gem_op::value" title='drm_radeon_gem_op::value' data-ref="drm_radeon_gem_op::value" data-ref-filename="drm_radeon_gem_op..value">value</dfn>;  <i>/* input or return value */</i></td></tr>
<tr><th id="921">921</th><td>};</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_OP_GET_INITIAL_DOMAIN" data-ref="_M/RADEON_GEM_OP_GET_INITIAL_DOMAIN">RADEON_GEM_OP_GET_INITIAL_DOMAIN</dfn>	0</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEM_OP_SET_INITIAL_DOMAIN" data-ref="_M/RADEON_GEM_OP_SET_INITIAL_DOMAIN">RADEON_GEM_OP_SET_INITIAL_DOMAIN</dfn>	1</u></td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/RADEON_VA_MAP" data-ref="_M/RADEON_VA_MAP">RADEON_VA_MAP</dfn>			1</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/RADEON_VA_UNMAP" data-ref="_M/RADEON_VA_UNMAP">RADEON_VA_UNMAP</dfn>			2</u></td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/RADEON_VA_RESULT_OK" data-ref="_M/RADEON_VA_RESULT_OK">RADEON_VA_RESULT_OK</dfn>		0</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/RADEON_VA_RESULT_ERROR" data-ref="_M/RADEON_VA_RESULT_ERROR">RADEON_VA_RESULT_ERROR</dfn>		1</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/RADEON_VA_RESULT_VA_EXIST" data-ref="_M/RADEON_VA_RESULT_VA_EXIST">RADEON_VA_RESULT_VA_EXIST</dfn>	2</u></td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/RADEON_VM_PAGE_VALID" data-ref="_M/RADEON_VM_PAGE_VALID">RADEON_VM_PAGE_VALID</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/RADEON_VM_PAGE_READABLE" data-ref="_M/RADEON_VM_PAGE_READABLE">RADEON_VM_PAGE_READABLE</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/RADEON_VM_PAGE_WRITEABLE" data-ref="_M/RADEON_VM_PAGE_WRITEABLE">RADEON_VM_PAGE_WRITEABLE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/RADEON_VM_PAGE_SYSTEM" data-ref="_M/RADEON_VM_PAGE_SYSTEM">RADEON_VM_PAGE_SYSTEM</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/RADEON_VM_PAGE_SNOOPED" data-ref="_M/RADEON_VM_PAGE_SNOOPED">RADEON_VM_PAGE_SNOOPED</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_gem_va" title='drm_radeon_gem_va' data-ref="drm_radeon_gem_va" data-ref-filename="drm_radeon_gem_va">drm_radeon_gem_va</dfn> {</td></tr>
<tr><th id="940">940</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_gem_va::handle" title='drm_radeon_gem_va::handle' data-ref="drm_radeon_gem_va::handle" data-ref-filename="drm_radeon_gem_va..handle">handle</dfn>;</td></tr>
<tr><th id="941">941</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_gem_va::operation" title='drm_radeon_gem_va::operation' data-ref="drm_radeon_gem_va::operation" data-ref-filename="drm_radeon_gem_va..operation">operation</dfn>;</td></tr>
<tr><th id="942">942</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_gem_va::vm_id" title='drm_radeon_gem_va::vm_id' data-ref="drm_radeon_gem_va::vm_id" data-ref-filename="drm_radeon_gem_va..vm_id">vm_id</dfn>;</td></tr>
<tr><th id="943">943</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_gem_va::flags" title='drm_radeon_gem_va::flags' data-ref="drm_radeon_gem_va::flags" data-ref-filename="drm_radeon_gem_va..flags">flags</dfn>;</td></tr>
<tr><th id="944">944</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>		<dfn class="decl field" id="drm_radeon_gem_va::offset" title='drm_radeon_gem_va::offset' data-ref="drm_radeon_gem_va::offset" data-ref-filename="drm_radeon_gem_va..offset">offset</dfn>;</td></tr>
<tr><th id="945">945</th><td>};</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/RADEON_CHUNK_ID_RELOCS" data-ref="_M/RADEON_CHUNK_ID_RELOCS">RADEON_CHUNK_ID_RELOCS</dfn>	0x01</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/RADEON_CHUNK_ID_IB" data-ref="_M/RADEON_CHUNK_ID_IB">RADEON_CHUNK_ID_IB</dfn>	0x02</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/RADEON_CHUNK_ID_FLAGS" data-ref="_M/RADEON_CHUNK_ID_FLAGS">RADEON_CHUNK_ID_FLAGS</dfn>	0x03</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/RADEON_CHUNK_ID_CONST_IB" data-ref="_M/RADEON_CHUNK_ID_CONST_IB">RADEON_CHUNK_ID_CONST_IB</dfn>	0x04</u></td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td><i>/* The first dword of RADEON_CHUNK_ID_FLAGS is a uint32 of these flags: */</i></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/RADEON_CS_KEEP_TILING_FLAGS" data-ref="_M/RADEON_CS_KEEP_TILING_FLAGS">RADEON_CS_KEEP_TILING_FLAGS</dfn> 0x01</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/RADEON_CS_USE_VM" data-ref="_M/RADEON_CS_USE_VM">RADEON_CS_USE_VM</dfn>            0x02</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/RADEON_CS_END_OF_FRAME" data-ref="_M/RADEON_CS_END_OF_FRAME">RADEON_CS_END_OF_FRAME</dfn>      0x04 /* a hint from userspace which CS is the last one */</u></td></tr>
<tr><th id="956">956</th><td><i>/* The second dword of RADEON_CHUNK_ID_FLAGS is a uint32 that sets the ring type */</i></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/RADEON_CS_RING_GFX" data-ref="_M/RADEON_CS_RING_GFX">RADEON_CS_RING_GFX</dfn>          0</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/RADEON_CS_RING_COMPUTE" data-ref="_M/RADEON_CS_RING_COMPUTE">RADEON_CS_RING_COMPUTE</dfn>      1</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/RADEON_CS_RING_DMA" data-ref="_M/RADEON_CS_RING_DMA">RADEON_CS_RING_DMA</dfn>          2</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/RADEON_CS_RING_UVD" data-ref="_M/RADEON_CS_RING_UVD">RADEON_CS_RING_UVD</dfn>          3</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/RADEON_CS_RING_VCE" data-ref="_M/RADEON_CS_RING_VCE">RADEON_CS_RING_VCE</dfn>          4</u></td></tr>
<tr><th id="962">962</th><td><i>/* The third dword of RADEON_CHUNK_ID_FLAGS is a sint32 that sets the priority */</i></td></tr>
<tr><th id="963">963</th><td><i>/* 0 = normal, + = higher priority, - = lower priority */</i></td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_cs_chunk" title='drm_radeon_cs_chunk' data-ref="drm_radeon_cs_chunk" data-ref-filename="drm_radeon_cs_chunk">drm_radeon_cs_chunk</dfn> {</td></tr>
<tr><th id="966">966</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_cs_chunk::chunk_id" title='drm_radeon_cs_chunk::chunk_id' data-ref="drm_radeon_cs_chunk::chunk_id" data-ref-filename="drm_radeon_cs_chunk..chunk_id">chunk_id</dfn>;</td></tr>
<tr><th id="967">967</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_cs_chunk::length_dw" title='drm_radeon_cs_chunk::length_dw' data-ref="drm_radeon_cs_chunk::length_dw" data-ref-filename="drm_radeon_cs_chunk..length_dw">length_dw</dfn>;</td></tr>
<tr><th id="968">968</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>		<dfn class="decl field" id="drm_radeon_cs_chunk::chunk_data" title='drm_radeon_cs_chunk::chunk_data' data-ref="drm_radeon_cs_chunk::chunk_data" data-ref-filename="drm_radeon_cs_chunk..chunk_data">chunk_data</dfn>;</td></tr>
<tr><th id="969">969</th><td>};</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td><i>/* drm_radeon_cs_reloc.flags */</i></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/RADEON_RELOC_PRIO_MASK" data-ref="_M/RADEON_RELOC_PRIO_MASK">RADEON_RELOC_PRIO_MASK</dfn>		(0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_cs_reloc" title='drm_radeon_cs_reloc' data-ref="drm_radeon_cs_reloc" data-ref-filename="drm_radeon_cs_reloc">drm_radeon_cs_reloc</dfn> {</td></tr>
<tr><th id="975">975</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_cs_reloc::handle" title='drm_radeon_cs_reloc::handle' data-ref="drm_radeon_cs_reloc::handle" data-ref-filename="drm_radeon_cs_reloc..handle">handle</dfn>;</td></tr>
<tr><th id="976">976</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_cs_reloc::read_domains" title='drm_radeon_cs_reloc::read_domains' data-ref="drm_radeon_cs_reloc::read_domains" data-ref-filename="drm_radeon_cs_reloc..read_domains">read_domains</dfn>;</td></tr>
<tr><th id="977">977</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_cs_reloc::write_domain" title='drm_radeon_cs_reloc::write_domain' data-ref="drm_radeon_cs_reloc::write_domain" data-ref-filename="drm_radeon_cs_reloc..write_domain">write_domain</dfn>;</td></tr>
<tr><th id="978">978</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_cs_reloc::flags" title='drm_radeon_cs_reloc::flags' data-ref="drm_radeon_cs_reloc::flags" data-ref-filename="drm_radeon_cs_reloc..flags">flags</dfn>;</td></tr>
<tr><th id="979">979</th><td>};</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_cs" title='drm_radeon_cs' data-ref="drm_radeon_cs" data-ref-filename="drm_radeon_cs">drm_radeon_cs</dfn> {</td></tr>
<tr><th id="982">982</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_cs::num_chunks" title='drm_radeon_cs::num_chunks' data-ref="drm_radeon_cs::num_chunks" data-ref-filename="drm_radeon_cs..num_chunks">num_chunks</dfn>;</td></tr>
<tr><th id="983">983</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_cs::cs_id" title='drm_radeon_cs::cs_id' data-ref="drm_radeon_cs::cs_id" data-ref-filename="drm_radeon_cs..cs_id">cs_id</dfn>;</td></tr>
<tr><th id="984">984</th><td>	<i>/* this points to uint64_t * which point to cs chunks */</i></td></tr>
<tr><th id="985">985</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>		<dfn class="decl field" id="drm_radeon_cs::chunks" title='drm_radeon_cs::chunks' data-ref="drm_radeon_cs::chunks" data-ref-filename="drm_radeon_cs..chunks">chunks</dfn>;</td></tr>
<tr><th id="986">986</th><td>	<i>/* updates to the limits after this CS ioctl */</i></td></tr>
<tr><th id="987">987</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>		<dfn class="decl field" id="drm_radeon_cs::gart_limit" title='drm_radeon_cs::gart_limit' data-ref="drm_radeon_cs::gart_limit" data-ref-filename="drm_radeon_cs..gart_limit">gart_limit</dfn>;</td></tr>
<tr><th id="988">988</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>		<dfn class="decl field" id="drm_radeon_cs::vram_limit" title='drm_radeon_cs::vram_limit' data-ref="drm_radeon_cs::vram_limit" data-ref-filename="drm_radeon_cs..vram_limit">vram_limit</dfn>;</td></tr>
<tr><th id="989">989</th><td>};</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_DEVICE_ID" data-ref="_M/RADEON_INFO_DEVICE_ID">RADEON_INFO_DEVICE_ID</dfn>		0x00</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_NUM_GB_PIPES" data-ref="_M/RADEON_INFO_NUM_GB_PIPES">RADEON_INFO_NUM_GB_PIPES</dfn>	0x01</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_NUM_Z_PIPES" data-ref="_M/RADEON_INFO_NUM_Z_PIPES">RADEON_INFO_NUM_Z_PIPES</dfn> 	0x02</u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_ACCEL_WORKING" data-ref="_M/RADEON_INFO_ACCEL_WORKING">RADEON_INFO_ACCEL_WORKING</dfn>	0x03</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_CRTC_FROM_ID" data-ref="_M/RADEON_INFO_CRTC_FROM_ID">RADEON_INFO_CRTC_FROM_ID</dfn>	0x04</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_ACCEL_WORKING2" data-ref="_M/RADEON_INFO_ACCEL_WORKING2">RADEON_INFO_ACCEL_WORKING2</dfn>	0x05</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_TILING_CONFIG" data-ref="_M/RADEON_INFO_TILING_CONFIG">RADEON_INFO_TILING_CONFIG</dfn>	0x06</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_WANT_HYPERZ" data-ref="_M/RADEON_INFO_WANT_HYPERZ">RADEON_INFO_WANT_HYPERZ</dfn>		0x07</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_WANT_CMASK" data-ref="_M/RADEON_INFO_WANT_CMASK">RADEON_INFO_WANT_CMASK</dfn>		0x08 /* get access to CMASK on r300 */</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_CLOCK_CRYSTAL_FREQ" data-ref="_M/RADEON_INFO_CLOCK_CRYSTAL_FREQ">RADEON_INFO_CLOCK_CRYSTAL_FREQ</dfn>	0x09 /* clock crystal frequency */</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_NUM_BACKENDS" data-ref="_M/RADEON_INFO_NUM_BACKENDS">RADEON_INFO_NUM_BACKENDS</dfn>	0x0a /* DB/backends for r600+ - need for OQ */</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_NUM_TILE_PIPES" data-ref="_M/RADEON_INFO_NUM_TILE_PIPES">RADEON_INFO_NUM_TILE_PIPES</dfn>	0x0b /* tile pipes for r600+ */</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_FUSION_GART_WORKING" data-ref="_M/RADEON_INFO_FUSION_GART_WORKING">RADEON_INFO_FUSION_GART_WORKING</dfn>	0x0c /* fusion writes to GTT were broken before this */</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_BACKEND_MAP" data-ref="_M/RADEON_INFO_BACKEND_MAP">RADEON_INFO_BACKEND_MAP</dfn>		0x0d /* pipe to backend map, needed by mesa */</u></td></tr>
<tr><th id="1005">1005</th><td><i>/* virtual address start, va &lt; start are reserved by the kernel */</i></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_VA_START" data-ref="_M/RADEON_INFO_VA_START">RADEON_INFO_VA_START</dfn>		0x0e</u></td></tr>
<tr><th id="1007">1007</th><td><i>/* maximum size of ib using the virtual memory cs */</i></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_IB_VM_MAX_SIZE" data-ref="_M/RADEON_INFO_IB_VM_MAX_SIZE">RADEON_INFO_IB_VM_MAX_SIZE</dfn>	0x0f</u></td></tr>
<tr><th id="1009">1009</th><td><i>/* max pipes - needed for compute shaders */</i></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_MAX_PIPES" data-ref="_M/RADEON_INFO_MAX_PIPES">RADEON_INFO_MAX_PIPES</dfn>		0x10</u></td></tr>
<tr><th id="1011">1011</th><td><i>/* timestamp for GL_ARB_timer_query (OpenGL), returns the current GPU clock */</i></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_TIMESTAMP" data-ref="_M/RADEON_INFO_TIMESTAMP">RADEON_INFO_TIMESTAMP</dfn>		0x11</u></td></tr>
<tr><th id="1013">1013</th><td><i>/* max shader engines (SE) - needed for geometry shaders, etc. */</i></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_MAX_SE" data-ref="_M/RADEON_INFO_MAX_SE">RADEON_INFO_MAX_SE</dfn>		0x12</u></td></tr>
<tr><th id="1015">1015</th><td><i>/* max SH per SE */</i></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_MAX_SH_PER_SE" data-ref="_M/RADEON_INFO_MAX_SH_PER_SE">RADEON_INFO_MAX_SH_PER_SE</dfn>	0x13</u></td></tr>
<tr><th id="1017">1017</th><td><i>/* fast fb access is enabled */</i></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_FASTFB_WORKING" data-ref="_M/RADEON_INFO_FASTFB_WORKING">RADEON_INFO_FASTFB_WORKING</dfn>	0x14</u></td></tr>
<tr><th id="1019">1019</th><td><i>/* query if a RADEON_CS_RING_* submission is supported */</i></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_RING_WORKING" data-ref="_M/RADEON_INFO_RING_WORKING">RADEON_INFO_RING_WORKING</dfn>	0x15</u></td></tr>
<tr><th id="1021">1021</th><td><i>/* SI tile mode array */</i></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_SI_TILE_MODE_ARRAY" data-ref="_M/RADEON_INFO_SI_TILE_MODE_ARRAY">RADEON_INFO_SI_TILE_MODE_ARRAY</dfn>	0x16</u></td></tr>
<tr><th id="1023">1023</th><td><i>/* query if CP DMA is supported on the compute ring */</i></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_SI_CP_DMA_COMPUTE" data-ref="_M/RADEON_INFO_SI_CP_DMA_COMPUTE">RADEON_INFO_SI_CP_DMA_COMPUTE</dfn>	0x17</u></td></tr>
<tr><th id="1025">1025</th><td><i>/* CIK macrotile mode array */</i></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_CIK_MACROTILE_MODE_ARRAY" data-ref="_M/RADEON_INFO_CIK_MACROTILE_MODE_ARRAY">RADEON_INFO_CIK_MACROTILE_MODE_ARRAY</dfn>	0x18</u></td></tr>
<tr><th id="1027">1027</th><td><i>/* query the number of render backends */</i></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_SI_BACKEND_ENABLED_MASK" data-ref="_M/RADEON_INFO_SI_BACKEND_ENABLED_MASK">RADEON_INFO_SI_BACKEND_ENABLED_MASK</dfn>	0x19</u></td></tr>
<tr><th id="1029">1029</th><td><i>/* max engine clock - needed for OpenCL */</i></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_MAX_SCLK" data-ref="_M/RADEON_INFO_MAX_SCLK">RADEON_INFO_MAX_SCLK</dfn>		0x1a</u></td></tr>
<tr><th id="1031">1031</th><td><i>/* version of VCE firmware */</i></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_VCE_FW_VERSION" data-ref="_M/RADEON_INFO_VCE_FW_VERSION">RADEON_INFO_VCE_FW_VERSION</dfn>	0x1b</u></td></tr>
<tr><th id="1033">1033</th><td><i>/* version of VCE feedback */</i></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_VCE_FB_VERSION" data-ref="_M/RADEON_INFO_VCE_FB_VERSION">RADEON_INFO_VCE_FB_VERSION</dfn>	0x1c</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_NUM_BYTES_MOVED" data-ref="_M/RADEON_INFO_NUM_BYTES_MOVED">RADEON_INFO_NUM_BYTES_MOVED</dfn>	0x1d</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_VRAM_USAGE" data-ref="_M/RADEON_INFO_VRAM_USAGE">RADEON_INFO_VRAM_USAGE</dfn>		0x1e</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_GTT_USAGE" data-ref="_M/RADEON_INFO_GTT_USAGE">RADEON_INFO_GTT_USAGE</dfn>		0x1f</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_ACTIVE_CU_COUNT" data-ref="_M/RADEON_INFO_ACTIVE_CU_COUNT">RADEON_INFO_ACTIVE_CU_COUNT</dfn>	0x20</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_CURRENT_GPU_TEMP" data-ref="_M/RADEON_INFO_CURRENT_GPU_TEMP">RADEON_INFO_CURRENT_GPU_TEMP</dfn>	0x21</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_CURRENT_GPU_SCLK" data-ref="_M/RADEON_INFO_CURRENT_GPU_SCLK">RADEON_INFO_CURRENT_GPU_SCLK</dfn>	0x22</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_CURRENT_GPU_MCLK" data-ref="_M/RADEON_INFO_CURRENT_GPU_MCLK">RADEON_INFO_CURRENT_GPU_MCLK</dfn>	0x23</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_READ_REG" data-ref="_M/RADEON_INFO_READ_REG">RADEON_INFO_READ_REG</dfn>		0x24</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_VA_UNMAP_WORKING" data-ref="_M/RADEON_INFO_VA_UNMAP_WORKING">RADEON_INFO_VA_UNMAP_WORKING</dfn>	0x25</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/RADEON_INFO_GPU_RESET_COUNTER" data-ref="_M/RADEON_INFO_GPU_RESET_COUNTER">RADEON_INFO_GPU_RESET_COUNTER</dfn>	0x26</u></td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td><b>struct</b> <dfn class="type def" id="drm_radeon_info" title='drm_radeon_info' data-ref="drm_radeon_info" data-ref-filename="drm_radeon_info">drm_radeon_info</dfn> {</td></tr>
<tr><th id="1047">1047</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_info::request" title='drm_radeon_info::request' data-ref="drm_radeon_info::request" data-ref-filename="drm_radeon_info..request">request</dfn>;</td></tr>
<tr><th id="1048">1048</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="drm_radeon_info::pad" title='drm_radeon_info::pad' data-ref="drm_radeon_info::pad" data-ref-filename="drm_radeon_info..pad">pad</dfn>;</td></tr>
<tr><th id="1049">1049</th><td>	<a class="typedef" href="../../../../../../sys/types.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>		<dfn class="decl field" id="drm_radeon_info::value" title='drm_radeon_info::value' data-ref="drm_radeon_info::value" data-ref-filename="drm_radeon_info..value">value</dfn>;</td></tr>
<tr><th id="1050">1050</th><td>};</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td><i>/* Those correspond to the tile index to use, this is to explicitly state</i></td></tr>
<tr><th id="1053">1053</th><td><i> * the API that is implicitly defined by the tile mode array.</i></td></tr>
<tr><th id="1054">1054</th><td><i> */</i></td></tr>
<tr><th id="1055">1055</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_COLOR_LINEAR_ALIGNED" data-ref="_M/SI_TILE_MODE_COLOR_LINEAR_ALIGNED">SI_TILE_MODE_COLOR_LINEAR_ALIGNED</dfn>	8</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_COLOR_1D" data-ref="_M/SI_TILE_MODE_COLOR_1D">SI_TILE_MODE_COLOR_1D</dfn>			13</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_COLOR_1D_SCANOUT" data-ref="_M/SI_TILE_MODE_COLOR_1D_SCANOUT">SI_TILE_MODE_COLOR_1D_SCANOUT</dfn>		9</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_COLOR_2D_8BPP" data-ref="_M/SI_TILE_MODE_COLOR_2D_8BPP">SI_TILE_MODE_COLOR_2D_8BPP</dfn>		14</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_COLOR_2D_16BPP" data-ref="_M/SI_TILE_MODE_COLOR_2D_16BPP">SI_TILE_MODE_COLOR_2D_16BPP</dfn>		15</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_COLOR_2D_32BPP" data-ref="_M/SI_TILE_MODE_COLOR_2D_32BPP">SI_TILE_MODE_COLOR_2D_32BPP</dfn>		16</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_COLOR_2D_64BPP" data-ref="_M/SI_TILE_MODE_COLOR_2D_64BPP">SI_TILE_MODE_COLOR_2D_64BPP</dfn>		17</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_COLOR_2D_SCANOUT_16BPP" data-ref="_M/SI_TILE_MODE_COLOR_2D_SCANOUT_16BPP">SI_TILE_MODE_COLOR_2D_SCANOUT_16BPP</dfn>	11</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_COLOR_2D_SCANOUT_32BPP" data-ref="_M/SI_TILE_MODE_COLOR_2D_SCANOUT_32BPP">SI_TILE_MODE_COLOR_2D_SCANOUT_32BPP</dfn>	12</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_DEPTH_STENCIL_1D" data-ref="_M/SI_TILE_MODE_DEPTH_STENCIL_1D">SI_TILE_MODE_DEPTH_STENCIL_1D</dfn>		4</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_DEPTH_STENCIL_2D" data-ref="_M/SI_TILE_MODE_DEPTH_STENCIL_2D">SI_TILE_MODE_DEPTH_STENCIL_2D</dfn>		0</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_DEPTH_STENCIL_2D_2AA" data-ref="_M/SI_TILE_MODE_DEPTH_STENCIL_2D_2AA">SI_TILE_MODE_DEPTH_STENCIL_2D_2AA</dfn>	3</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_DEPTH_STENCIL_2D_4AA" data-ref="_M/SI_TILE_MODE_DEPTH_STENCIL_2D_4AA">SI_TILE_MODE_DEPTH_STENCIL_2D_4AA</dfn>	3</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/SI_TILE_MODE_DEPTH_STENCIL_2D_8AA" data-ref="_M/SI_TILE_MODE_DEPTH_STENCIL_2D_8AA">SI_TILE_MODE_DEPTH_STENCIL_2D_8AA</dfn>	2</u></td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/CIK_TILE_MODE_DEPTH_STENCIL_1D" data-ref="_M/CIK_TILE_MODE_DEPTH_STENCIL_1D">CIK_TILE_MODE_DEPTH_STENCIL_1D</dfn>		5</u></td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td><u>#<span data-ppcond="35">endif</span></u></td></tr>
<tr><th id="1073">1073</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../drm/radeon/radeon_agp.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_agp.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
