
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035977                       # Number of seconds simulated
sim_ticks                                 35977434774                       # Number of ticks simulated
final_tick                               563893691433                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 290686                       # Simulator instruction rate (inst/s)
host_op_rate                                   366862                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3168049                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907228                       # Number of bytes of host memory used
host_seconds                                 11356.34                       # Real time elapsed on the host
sim_insts                                  3301127856                       # Number of instructions simulated
sim_ops                                    4166207612                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1130368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       589824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2178944                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3904256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1607680                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1607680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8831                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4608                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17023                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30502                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12560                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12560                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31418805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49809                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16394276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     60564185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               108519577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46251                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49809                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46251                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             142311                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44685787                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44685787                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44685787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31418805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49809                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16394276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     60564185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153205364                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86276823                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31057307                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25259159                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075421                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13181992                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12237379                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3191490                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91529                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34356882                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169630057                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31057307                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15428869                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35630941                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10652836                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5738288                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16787135                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       821261                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84267946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.479989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48637005     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1913639      2.27%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2484925      2.95%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3784581      4.49%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3664488      4.35%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2792291      3.31%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652036      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2497117      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16841864     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84267946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359973                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.966114                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35500912                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5620473                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34337960                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267002                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8541593                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5270668                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202916918                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8541593                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37366651                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1020487                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1867915                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32695461                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2775834                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197037792                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          814                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1197780                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       873162                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           74                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274527787                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917638001                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917638001                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103778674                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41896                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23677                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7847110                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18260330                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9688100                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187315                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3075571                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183167154                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39791                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147568823                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274293                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59555611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181030746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6455                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84267946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751186                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897506                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29493182     35.00%     35.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18440027     21.88%     56.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11890755     14.11%     70.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8135760      9.65%     80.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7620815      9.04%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4056026      4.81%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2989579      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       895274      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       746528      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84267946                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725487     69.09%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149996     14.28%     83.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174628     16.63%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122793100     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084395      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14556187      9.86%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8118472      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147568823                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710411                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1050114                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007116                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380729991                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242763366                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143418469                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148618937                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       499514                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6992396                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2180                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          845                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2465651                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          391                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8541593                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         597976                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97403                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183206945                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1190925                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18260330                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9688100                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23123                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74027                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          845                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269925                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1169977                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2439902                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144727192                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13702420                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2841623                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21633520                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20269921                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7931100                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677475                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143456104                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143418469                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92138680                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258752366                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662306                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356088                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60302726                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109782                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75726353                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623007                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151539                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29381344     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21665569     28.61%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7988689     10.55%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4573205      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3812773      5.03%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1865470      2.46%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1875203      2.48%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800599      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3763501      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75726353                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3763501                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255170001                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374960367                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31965                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2008877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862768                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862768                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.159060                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.159060                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651273089                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198078422                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187446520                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86276823                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31723858                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25865749                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2120496                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13168487                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12374243                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3417720                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93843                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31719195                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174259042                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31723858                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15791963                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38688153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11263827                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5255916                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15658341                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1029087                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84780513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46092360     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2558110      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4766608      5.62%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4769251      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2952449      3.48%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2359144      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1473352      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1383055      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18426184     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84780513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367698                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019767                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33077036                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5194982                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37165070                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228694                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9114720                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5365044                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2546                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209036866                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        12769                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9114720                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35482022                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1008520                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       894480                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34942779                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3337982                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201566437                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1389009                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1020353                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283116464                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    940264849                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    940264849                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174983355                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108133109                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35882                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17230                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9289128                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18642698                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9515418                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119390                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3124968                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190025496                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34460                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151335924                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       299666                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64304205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196661024                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84780513                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785032                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898361                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28930443     34.12%     34.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18502074     21.82%     55.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12129085     14.31%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8007353      9.44%     79.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8445011      9.96%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4053171      4.78%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3234218      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       730850      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       748308      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84780513                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         943464     72.47%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        179729     13.80%     86.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178733     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126583606     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2032658      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17230      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14634380      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8068050      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151335924                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.754074                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1301926                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008603                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389053953                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254364490                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147873238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152637850                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       472212                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7235243                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1910                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2288792                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9114720                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         516281                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90057                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190059957                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       375465                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18642698                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9515418                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17230                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70447                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1323349                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179400                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2502749                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149332429                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13965639                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2003495                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21839226                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21173324                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7873587                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730852                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147919689                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147873238                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94236435                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        270448772                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713939                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348445                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101910009                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125481633                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64578786                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2143824                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75665793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658367                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150930                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28574101     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21263601     28.10%     65.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8836469     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4403938      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4387600      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1770976      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1775667      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       953530      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3699911      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75665793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101910009                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125481633                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18634081                       # Number of memory references committed
system.switch_cpus1.commit.loads             11407455                       # Number of loads committed
system.switch_cpus1.commit.membars              17230                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18111950                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113049418                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2588129                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3699911                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262026301                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389241488                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1496310                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101910009                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125481633                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101910009                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846598                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846598                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181198                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181198                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       670806356                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205431888                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192053890                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34460                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86276818                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30347812                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24662086                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2070364                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12748797                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11846972                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3204867                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87782                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30468286                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168330945                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30347812                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15051839                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37027058                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11123373                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6917679                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14922431                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       890757                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83419584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.493124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46392526     55.61%     55.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3254905      3.90%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2627470      3.15%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6392735      7.66%     70.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1727956      2.07%     72.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2231009      2.67%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1610914      1.93%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          901587      1.08%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18280482     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83419584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.351749                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.951056                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31873328                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6733118                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35606583                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       241064                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8965487                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5185457                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41382                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201264278                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        79459                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8965487                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34208400                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1410471                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1877271                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33457225                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3500726                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194151675                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31379                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1452113                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1087848                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1089                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    271821625                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    906414097                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    906414097                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166632812                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105188620                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40129                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22718                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9599897                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18106710                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9216811                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145272                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3157588                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183614721                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145860325                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285166                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63432991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193769909                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6391                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83419584                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748514                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.884397                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29327244     35.16%     35.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17814277     21.36%     56.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11762527     14.10%     70.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8642377     10.36%     80.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7408923      8.88%     89.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3852561      4.62%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3289314      3.94%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       619406      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       702955      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83419584                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         854214     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        173264     14.45%     85.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       171925     14.33%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121538848     83.33%     83.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2076377      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16141      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14483770      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7745189      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145860325                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.690609                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1199412                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008223                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    376624812                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    247087006                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142151680                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147059737                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       548054                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7139928                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2855                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          624                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2358093                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8965487                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         575720                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        79645                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183653394                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       401716                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18106710                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9216811                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22531                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          624                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1239893                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1162531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2402424                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143547154                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13586670                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2313171                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21132152                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20247808                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7545482                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.663797                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142246010                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142151680                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92641052                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        261583309                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.647623                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354155                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97620234                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119887167                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63766798                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2075375                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74454097                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.610216                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.134836                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29318749     39.38%     39.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20459663     27.48%     66.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8324316     11.18%     78.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4677801      6.28%     84.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3832405      5.15%     89.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1558810      2.09%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1854695      2.49%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       927635      1.25%     95.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3500023      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74454097                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97620234                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119887167                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17825479                       # Number of memory references committed
system.switch_cpus2.commit.loads             10966764                       # Number of loads committed
system.switch_cpus2.commit.membars              16140                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17225617                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108022607                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2440740                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3500023                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254608039                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          376279306                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2857234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97620234                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119887167                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97620234                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.883801                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.883801                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.131477                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.131477                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       645782612                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196480677                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      185697091                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32280                       # number of misc regfile writes
system.l20.replacements                          8844                       # number of replacements
system.l20.tagsinuse                     10239.987927                       # Cycle average of tags in use
system.l20.total_refs                          554264                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19084                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.043387                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          561.982792                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.845615                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3788.946152                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5881.213368                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054881                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000766                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370014                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574337                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43411                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43411                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25372                       # number of Writeback hits
system.l20.Writeback_hits::total                25372                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43411                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43411                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43411                       # number of overall hits
system.l20.overall_hits::total                  43411                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8830                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8843                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8831                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8844                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8831                       # number of overall misses
system.l20.overall_misses::total                 8844                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1126358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1094324605                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1095450963                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data        35906                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total        35906                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1126358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1094360511                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1095486869                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1126358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1094360511                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1095486869                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52241                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52254                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25372                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25372                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52242                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52255                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52242                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52255                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169024                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169231                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169040                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169247                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169040                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169247                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 86642.923077                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 123932.571348                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 123877.752233                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data        35906                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total        35906                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 86642.923077                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 123922.603442                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 123867.805179                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 86642.923077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 123922.603442                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 123867.805179                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5923                       # number of writebacks
system.l20.writebacks::total                     5923                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8830                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8843                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8831                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8844                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8831                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8844                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1003275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1011091837                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1012095112                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data        26576                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total        26576                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1003275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1011118413                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1012121688                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1003275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1011118413                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1012121688                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169024                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169231                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169040                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169247                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169040                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169247                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        77175                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 114506.436806                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 114451.556259                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        26576                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total        26576                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        77175                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 114496.479787                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 114441.620081                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        77175                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 114496.479787                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 114441.620081                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4623                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          371757                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14863                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.012245                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.632262                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.660835                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2160.779181                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7750.927722                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030823                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001236                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.211014                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.756927                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34994                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34994                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10552                       # number of Writeback hits
system.l21.Writeback_hits::total                10552                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34994                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34994                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34994                       # number of overall hits
system.l21.overall_hits::total                  34994                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4608                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4622                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4608                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4622                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4608                       # number of overall misses
system.l21.overall_misses::total                 4622                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1913070                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    598352027                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      600265097                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1913070                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    598352027                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       600265097                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1913070                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    598352027                       # number of overall miss cycles
system.l21.overall_miss_latency::total      600265097                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39602                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39616                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10552                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10552                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39602                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39616                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39602                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39616                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.116358                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116670                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.116358                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116670                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.116358                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116670                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 136647.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 129850.700304                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 129871.288836                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 136647.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 129850.700304                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 129871.288836                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 136647.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 129850.700304                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 129871.288836                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3304                       # number of writebacks
system.l21.writebacks::total                     3304                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4608                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4622                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4608                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4622                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4608                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4622                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1782450                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    554959088                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    556741538                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1782450                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    554959088                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    556741538                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1782450                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    554959088                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    556741538                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116358                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116670                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.116358                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116670                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.116358                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116670                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 127317.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 120433.829861                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 120454.681523                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 127317.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 120433.829861                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 120454.681523                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 127317.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 120433.829861                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 120454.681523                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17036                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          762559                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29324                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.004604                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          407.103890                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.540568                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3805.482995                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.248784                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8065.623763                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033130                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000776                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.309691                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000020                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.656382                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        53771                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  53771                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20130                       # number of Writeback hits
system.l22.Writeback_hits::total                20130                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        53771                       # number of demand (read+write) hits
system.l22.demand_hits::total                   53771                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        53771                       # number of overall hits
system.l22.overall_hits::total                  53771                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17024                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17037                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17024                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17037                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17024                       # number of overall misses
system.l22.overall_misses::total                17037                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2072936                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2240592078                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2242665014                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2072936                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2240592078                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2242665014                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2072936                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2240592078                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2242665014                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        70795                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              70808                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20130                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20130                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        70795                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               70808                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        70795                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              70808                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.240469                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.240608                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.240469                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.240608                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.240469                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.240608                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 159456.615385                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 131613.726386                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 131634.971767                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 159456.615385                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 131613.726386                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 131634.971767                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 159456.615385                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 131613.726386                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 131634.971767                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3333                       # number of writebacks
system.l22.writebacks::total                     3333                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17024                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17037                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17024                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17037                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17024                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17037                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1951293                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2080227507                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2082178800                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1951293                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2080227507                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2082178800                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1951293                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2080227507                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2082178800                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.240469                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.240608                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.240469                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.240608                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.240469                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.240608                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150099.461538                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 122193.815026                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 122215.108294                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 150099.461538                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 122193.815026                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 122215.108294                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 150099.461538                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 122193.815026                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 122215.108294                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996539                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016794733                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049989.381048                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996539                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16787116                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16787116                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16787116                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16787116                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16787116                       # number of overall hits
system.cpu0.icache.overall_hits::total       16787116                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1547029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1547029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1547029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1547029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1547029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1547029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16787135                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16787135                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16787135                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16787135                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16787135                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16787135                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81422.578947                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81422.578947                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81422.578947                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81422.578947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81422.578947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81422.578947                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1139358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1139358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1139358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1139358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1139358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1139358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87642.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 87642.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52242                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173615148                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52498                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3307.081184                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.265528                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.734472                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911193                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088807                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10424263                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10424263                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17613                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17613                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17607697                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17607697                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17607697                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17607697                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131876                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131876                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4668                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4668                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136544                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136544                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136544                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136544                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6451599269                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6451599269                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    484883811                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    484883811                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6936483080                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6936483080                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6936483080                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6936483080                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10556139                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10556139                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17744241                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17744241                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17744241                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17744241                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012493                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012493                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000649                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000649                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007695                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007695                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007695                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007695                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48921.708795                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48921.708795                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 103873.995501                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 103873.995501                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50800.350656                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50800.350656                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50800.350656                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50800.350656                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1765794                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 92936.526316                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25372                       # number of writebacks
system.cpu0.dcache.writebacks::total            25372                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79635                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79635                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4667                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4667                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84302                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84302                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84302                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84302                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52241                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52241                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52242                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52242                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52242                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52242                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1458743693                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1458743693                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data        36906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total        36906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1458780599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1458780599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1458780599                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1458780599                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27923.349342                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27923.349342                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        36906                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        36906                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27923.521286                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27923.521286                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27923.521286                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27923.521286                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996516                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015408585                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2193107.095032                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996516                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15658324                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15658324                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15658324                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15658324                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15658324                       # number of overall hits
system.cpu1.icache.overall_hits::total       15658324                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2568547                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2568547                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2568547                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2568547                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2568547                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2568547                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15658341                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15658341                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15658341                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15658341                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15658341                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15658341                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       151091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       151091                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       151091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       151091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       151091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       151091                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1927070                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1927070                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1927070                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1927070                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1927070                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1927070                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 137647.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 137647.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39602                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169494574                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39858                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4252.460585                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.546297                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.453703                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904478                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095522                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10656592                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10656592                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7192719                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7192719                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17230                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17230                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17230                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17230                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17849311                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17849311                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17849311                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17849311                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102358                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102358                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102358                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102358                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102358                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102358                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4595805487                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4595805487                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4595805487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4595805487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4595805487                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4595805487                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10758950                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10758950                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7192719                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7192719                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17230                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17230                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17951669                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17951669                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17951669                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17951669                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009514                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009514                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005702                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005702                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005702                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005702                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44899.328699                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44899.328699                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44899.328699                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44899.328699                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44899.328699                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44899.328699                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10552                       # number of writebacks
system.cpu1.dcache.writebacks::total            10552                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        62756                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        62756                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        62756                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        62756                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        62756                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        62756                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39602                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39602                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39602                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39602                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    828798803                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    828798803                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    828798803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    828798803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    828798803                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    828798803                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20928.205722                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20928.205722                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20928.205722                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20928.205722                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20928.205722                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20928.205722                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996495                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016785030                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2049969.818548                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996495                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14922413                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14922413                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14922413                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14922413                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14922413                       # number of overall hits
system.cpu2.icache.overall_hits::total       14922413                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2615114                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2615114                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2615114                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2615114                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2615114                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2615114                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14922431                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14922431                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14922431                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14922431                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14922431                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14922431                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 145284.111111                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 145284.111111                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 145284.111111                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 145284.111111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 145284.111111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 145284.111111                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2101949                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2101949                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2101949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2101949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2101949                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2101949                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 161688.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 161688.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 161688.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 161688.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 161688.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 161688.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 70794                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180425672                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71050                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2539.418325                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.467998                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.532002                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900266                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099734                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10317933                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10317933                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6826434                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6826434                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22155                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22155                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16140                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16140                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17144367                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17144367                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17144367                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17144367                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       153461                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       153461                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       153461                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        153461                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       153461                       # number of overall misses
system.cpu2.dcache.overall_misses::total       153461                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8235341017                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8235341017                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8235341017                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8235341017                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8235341017                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8235341017                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10471394                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10471394                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6826434                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6826434                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16140                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16140                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17297828                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17297828                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17297828                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17297828                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014655                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014655                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008872                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008872                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008872                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008872                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53664.064596                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53664.064596                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53664.064596                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53664.064596                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53664.064596                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53664.064596                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20130                       # number of writebacks
system.cpu2.dcache.writebacks::total            20130                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82666                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82666                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82666                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82666                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82666                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82666                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        70795                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        70795                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        70795                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70795                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        70795                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70795                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2664128624                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2664128624                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2664128624                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2664128624                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2664128624                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2664128624                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006761                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006761                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004093                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004093                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004093                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004093                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37631.592966                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37631.592966                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37631.592966                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37631.592966                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37631.592966                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37631.592966                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
