# do e1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/allan/Desktop/UFSC/1/EEL5105/exe2/e1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:15 on Sep 19,2019
# vcom -reportprogress 300 -93 -work work /home/allan/Desktop/UFSC/1/EEL5105/exe2/e1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e1
# -- Compiling architecture e1_arch of e1
# End time: 10:10:16 on Sep 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.e1
# vsim work.e1 
# Start time: 10:10:23 on Sep 19,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.e1(e1_arch)
force -freeze sim:/e1/SW 00 0
run
force -freeze sim:/e1/SW 11 0
run
force -freeze sim:/e1/SW 00 0
run
