// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "09/01/2023 19:47:36"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS (
	clock,
	instruction,
	aluResult,
	Zero_flag,
	regWriteData,
	canWriteReg);
input 	clock;
input 	[31:0] instruction;
output 	[31:0] aluResult;
output 	Zero_flag;
output 	[31:0] regWriteData;
output 	canWriteReg;

// Design Ports Information
// aluResult[0]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[1]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[2]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[3]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[4]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[5]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[6]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[7]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[8]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[10]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[11]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[12]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[13]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[14]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[16]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[17]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[18]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[19]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[20]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[21]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[22]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[23]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[24]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[25]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[26]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[27]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[28]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[29]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[30]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[31]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Zero_flag	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[1]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[2]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[3]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[4]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[7]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[8]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[9]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[10]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[11]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[12]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[13]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[14]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[16]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[17]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[18]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[19]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[20]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[21]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[22]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[23]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[24]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[25]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[26]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[27]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[28]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[29]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[30]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[31]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// canWriteReg	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[10]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[7]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[6]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[8]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[9]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[26]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[30]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[29]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[27]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[28]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[31]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[4]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[1]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[2]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[5]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[16]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[17]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[18]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[19]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[20]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[21]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[22]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[23]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[24]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[25]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[15]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[11]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[12]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[14]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[13]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \instruction[4]~input_o ;
wire \instruction[5]~input_o ;
wire \instruction[2]~input_o ;
wire \instruction[0]~input_o ;
wire \instruction[1]~input_o ;
wire \control|WideOr7~0_combout ;
wire \instruction[31]~input_o ;
wire \instruction[28]~input_o ;
wire \instruction[27]~input_o ;
wire \instruction[29]~input_o ;
wire \instruction[3]~input_o ;
wire \control|Selector14~0_combout ;
wire \instruction[30]~input_o ;
wire \instruction[26]~input_o ;
wire \control|WideOr16~0_combout ;
wire \control|Selector20~0_combout ;
wire \control|WideOr1~0_combout ;
wire \control|Selector20~1_combout ;
wire \control|in2Mux~combout ;
wire \control|WideOr12~0_combout ;
wire \control|WideOr14~0_combout ;
wire \ulaIn1|Mux32~0_combout ;
wire \instruction[15]~input_o ;
wire \control|Selector7~0_combout ;
wire \control|Selector7~1_combout ;
wire \control|regWrite~combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \control|Selector12~0_combout ;
wire \control|Selector12~1_combout ;
wire \instruction[6]~input_o ;
wire \instruction[16]~input_o ;
wire \instruction[17]~input_o ;
wire \instruction[18]~input_o ;
wire \instruction[19]~input_o ;
wire \instruction[20]~input_o ;
wire \control|Decoder1~0_combout ;
wire \instruction[21]~input_o ;
wire \instruction[22]~input_o ;
wire \instruction[23]~input_o ;
wire \instruction[24]~input_o ;
wire \instruction[25]~input_o ;
wire \control|Selector16~0_combout ;
wire \control|Selector16~1_combout ;
wire \control|WideOr3~0_combout ;
wire \control|Selector18~0_combout ;
wire \instruction[8]~input_o ;
wire \instruction[9]~input_o ;
wire \instruction[10]~input_o ;
wire \instruction[11]~input_o ;
wire \instruction[12]~input_o ;
wire \instruction[13]~input_o ;
wire \instruction[14]~input_o ;
wire \ula|Mux28~3_combout ;
wire \ulaIn2|ulaIn2MuxOut[4]~0_combout ;
wire \ula|Mux14~1_combout ;
wire \ula|Mux9~2_combout ;
wire \instruction[7]~input_o ;
wire \ula|Mux6~5_combout ;
wire \ula|Mux6~8_combout ;
wire \ula|Mux9~1_combout ;
wire \ula|Mux14~8_combout ;
wire \ula|Mux15~4_combout ;
wire \ula|Mux15~8_combout ;
wire \ula|Mux14~6_combout ;
wire \ula|Mux3~0_combout ;
wire \ula|Mux3~2_combout ;
wire \ula|Mux2~1_combout ;
wire \ula|Mux0~3_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a15 ;
wire \ulaIn1|Mux15~0_combout ;
wire \ula|Mux6~0_combout ;
wire \ula|Mux0~4_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a30 ;
wire \ulaIn1|Mux30~0_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a28 ;
wire \ulaIn1|Mux28~0_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a24 ;
wire \ulaIn1|Mux24~0_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a23 ;
wire \ulaIn1|Mux23~0_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a22 ;
wire \ulaIn1|Mux22~0_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a20 ;
wire \ulaIn1|Mux20~0_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a19 ;
wire \ulaIn1|Mux19~0_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a17 ;
wire \ulaIn1|Mux17~0_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a16 ;
wire \ulaIn1|Mux16~0_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a7 ;
wire \ulaIn1|Mux7~0_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a5 ;
wire \ula|Add0~143_cout ;
wire \ula|Add0~4 ;
wire \ula|Add0~9 ;
wire \ula|Add0~13 ;
wire \ula|Add0~17 ;
wire \ula|Add0~21 ;
wire \ula|Add0~25 ;
wire \ula|Add0~29 ;
wire \ula|Add0~33 ;
wire \ula|Add0~37 ;
wire \ula|Add0~41 ;
wire \ula|Add0~45 ;
wire \ula|Add0~54 ;
wire \ula|Add0~59 ;
wire \ula|Add0~63 ;
wire \ula|Add0~67 ;
wire \ula|Add0~74 ;
wire \ula|Add0~79 ;
wire \ula|Add0~83 ;
wire \ula|Add0~87 ;
wire \ula|Add0~91 ;
wire \ula|Add0~95 ;
wire \ula|Add0~99 ;
wire \ula|Add0~103 ;
wire \ula|Add0~107 ;
wire \ula|Add0~111 ;
wire \ula|Add0~115 ;
wire \ula|Add0~119 ;
wire \ula|Add0~123 ;
wire \ula|Add0~127 ;
wire \ula|Add0~131 ;
wire \ula|Add0~135 ;
wire \ula|Add0~138_sumout ;
wire \ula|Mux22~4_combout ;
wire \ula|Mux4~6_combout ;
wire \ula|Mux15~7_combout ;
wire \ula|Mux0~0_combout ;
wire \ula|ShiftRight0~11_combout ;
wire \ula|Mux0~1_combout ;
wire \ulaIn2|ulaIn2MuxOut[0]~2_combout ;
wire \ula|ShiftLeft0~10_combout ;
wire \ula|ShiftLeft0~33_combout ;
wire \ula|ShiftLeft0~17_combout ;
wire \ula|ShiftLeft0~25_combout ;
wire \ula|ShiftLeft0~34_combout ;
wire \ula|ShiftLeft0~43_combout ;
wire \ula|ShiftLeft0~47_combout ;
wire \ula|ShiftLeft0~49_combout ;
wire \ula|ShiftLeft0~39_combout ;
wire \ula|ShiftLeft0~50_combout ;
wire \ula|Mux0~2_combout ;
wire \memToRegMux|memToRegOutput[31]~28_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ;
wire \ulaIn2|ulaIn2MuxOut[1]~1_combout ;
wire \ula|ShiftLeft0~9_combout ;
wire \ula|ShiftLeft0~23_combout ;
wire \ula|ShiftLeft0~31_combout ;
wire \ula|ShiftLeft0~15_combout ;
wire \ula|ShiftLeft0~32_combout ;
wire \ula|ShiftLeft0~38_combout ;
wire \ula|ShiftLeft0~42_combout ;
wire \ula|Mux1~0_combout ;
wire \ula|ShiftLeft0~46_combout ;
wire \ula|Mux1~1_combout ;
wire \ula|Mux1~2_combout ;
wire \ula|ShiftRight0~39_combout ;
wire \ula|Mux1~3_combout ;
wire \ula|Mux1~4_combout ;
wire \ula|ShiftRight0~2_combout ;
wire \ula|ShiftRight1~16_combout ;
wire \ula|Mux1~5_combout ;
wire \ula|Add0~134_sumout ;
wire \memToRegMux|memToRegOutput[30]~27_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ;
wire \ula|Mux2~9_combout ;
wire \ula|Mux2~2_combout ;
wire \ula|Mux2~0_combout ;
wire \ula|ShiftRight0~18_combout ;
wire \ula|ShiftRight1~0_combout ;
wire \ula|Mux2~6_combout ;
wire \ula|Mux14~15_combout ;
wire \ula|ShiftLeft0~13_combout ;
wire \ula|ShiftLeft0~8_combout ;
wire \ula|ShiftLeft0~29_combout ;
wire \ula|ShiftLeft0~21_combout ;
wire \ula|ShiftLeft0~30_combout ;
wire \ula|Mux2~3_combout ;
wire \ula|ShiftLeft0~37_combout ;
wire \ula|ShiftLeft0~45_combout ;
wire \ula|ShiftLeft0~41_combout ;
wire \ula|Mux2~4_combout ;
wire \ula|Mux2~5_combout ;
wire \ula|Add0~130_sumout ;
wire \ula|Mux2~7_combout ;
wire \memToRegMux|memToRegOutput[29]~26_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a1 ;
wire \ulaIn1|Mux1~0_combout ;
wire \ula|ShiftLeft0~11_combout ;
wire \ula|ShiftLeft0~7_combout ;
wire \ula|ShiftLeft0~27_combout ;
wire \ula|ShiftLeft0~19_combout ;
wire \ula|ShiftLeft0~28_combout ;
wire \ula|Mux3~3_combout ;
wire \ula|ShiftLeft0~40_combout ;
wire \ula|ShiftLeft0~35_combout ;
wire \ula|ShiftLeft0~44_combout ;
wire \ula|Mux3~4_combout ;
wire \ula|Mux3~5_combout ;
wire \ula|Mux3~8_combout ;
wire \ula|Mux3~9_combout ;
wire \ula|ShiftRight0~3_combout ;
wire \ula|Mux3~7_combout ;
wire \ula|Add0~126_sumout ;
wire \ula|ShiftRight1~14_combout ;
wire \ula|Mux3~6_combout ;
wire \ula|Mux3~10_combout ;
wire \memToRegMux|memToRegOutput[28]~25_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a27 ;
wire \ulaIn1|Mux27~0_combout ;
wire \ula|Mux4~3_combout ;
wire \ula|ShiftLeft0~48_combout ;
wire \ula|ShiftLeft0~26_combout ;
wire \ula|Mux4~0_combout ;
wire \ula|Mux4~4_combout ;
wire \ula|Mux4~2_combout ;
wire \ula|ShiftRight0~31_combout ;
wire \ula|Mux4~1_combout ;
wire \ula|Mux4~10_combout ;
wire \ula|Mux4~7_combout ;
wire \ula|Mux4~5_combout ;
wire \ula|Add0~122_sumout ;
wire \ula|Mux4~8_combout ;
wire \memToRegMux|memToRegOutput[27]~24_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ;
wire \ula|Mux5~3_combout ;
wire \ula|Mux5~4_combout ;
wire \ula|ShiftRight0~26_combout ;
wire \ula|ShiftRight0~23_combout ;
wire \ula|ShiftRight1~22_combout ;
wire \ula|ShiftRight1~2_combout ;
wire \ula|ShiftRight1~21_combout ;
wire \ula|Mux5~5_combout ;
wire \ula|Mux5~9_combout ;
wire \ula|Mux6~6_combout ;
wire \ula|Mux6~7_combout ;
wire \ula|Mux6~1_combout ;
wire \ula|Add0~118_sumout ;
wire \ula|ShiftLeft0~24_combout ;
wire \ula|Mux5~0_combout ;
wire \ula|Mux5~7_combout ;
wire \ula|Mux5~8_combout ;
wire \memToRegMux|memToRegOutput[26]~23_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a25 ;
wire \ulaIn1|Mux25~0_combout ;
wire \ula|Mux6~9_combout ;
wire \ula|Mux6~10_combout ;
wire \ula|ShiftRight0~15_combout ;
wire \ula|ShiftRight1~20_combout ;
wire \ula|ShiftRight1~19_combout ;
wire \ula|Mux6~11_combout ;
wire \ula|Mux6~15_combout ;
wire \ula|Add0~114_sumout ;
wire \ula|ShiftLeft0~22_combout ;
wire \ula|Mux6~2_combout ;
wire \ula|Mux6~13_combout ;
wire \ula|Mux6~14_combout ;
wire \memToRegMux|memToRegOutput[25]~22_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a26 ;
wire \ulaIn1|Mux26~0_combout ;
wire \ula|ShiftRight0~4_combout ;
wire \ula|Mux7~4_combout ;
wire \ula|Mux7~5_combout ;
wire \ula|Add0~110_sumout ;
wire \ula|Mux7~2_combout ;
wire \ula|ShiftLeft0~20_combout ;
wire \ula|Mux7~3_combout ;
wire \ula|Mux7~1_combout ;
wire \ula|Mux7~6_combout ;
wire \ula|Mux7~8_combout ;
wire \ula|Mux7~0_combout ;
wire \memToRegMux|memToRegOutput[24]~21_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \ula|ShiftRight1~4_combout ;
wire \ula|ShiftRight0~32_combout ;
wire \ula|ShiftRight1~9_combout ;
wire \ula|Mux8~3_combout ;
wire \ula|Mux8~4_combout ;
wire \ula|ShiftRight0~38_combout ;
wire \ula|Mux8~5_combout ;
wire \ula|Mux8~1_combout ;
wire \ula|Add0~106_sumout ;
wire \ula|Mux8~0_combout ;
wire \ula|Mux8~2_combout ;
wire \memToRegMux|memToRegOutput[23]~20_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ;
wire \ulaIn2|ulaIn2MuxOut[3]~4_combout ;
wire \ula|Mux9~3_combout ;
wire \ula|Mux9~4_combout ;
wire \ula|Add0~102_sumout ;
wire \ula|Mux9~5_combout ;
wire \ula|Mux9~6_combout ;
wire \ula|Mux9~7_combout ;
wire \ula|ShiftRight0~24_combout ;
wire \ula|ShiftRight0~37_combout ;
wire \ula|ShiftRight1~8_combout ;
wire \ula|Mux9~8_combout ;
wire \memToRegMux|memToRegOutput[22]~19_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ;
wire \ulaIn1|Mux21~0_combout ;
wire \ula|Mux10~3_combout ;
wire \ula|Mux10~4_combout ;
wire \ula|ShiftRight0~16_combout ;
wire \ula|ShiftRight1~7_combout ;
wire \ula|ShiftRight0~36_combout ;
wire \ula|Mux10~5_combout ;
wire \ula|Mux10~1_combout ;
wire \ula|Add0~98_sumout ;
wire \ula|Mux10~0_combout ;
wire \ula|Mux10~2_combout ;
wire \memToRegMux|memToRegOutput[21]~18_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a29 ;
wire \ulaIn1|Mux29~0_combout ;
wire \ula|LessThan0~38_combout ;
wire \ula|LessThan0~28_combout ;
wire \ula|LessThan0~23_combout ;
wire \ula|LessThan0~27_combout ;
wire \ula|LessThan0~26_combout ;
wire \ula|LessThan0~24_combout ;
wire \ula|LessThan0~25_combout ;
wire \ula|LessThan0~29_combout ;
wire \ulaIn2|ulaIn2MuxOut[5]~5_combout ;
wire \ula|LessThan0~12_combout ;
wire \ula|LessThan0~10_combout ;
wire \ula|LessThan0~11_combout ;
wire \ula|LessThan0~2_combout ;
wire \ula|LessThan0~0_combout ;
wire \ula|LessThan0~19_combout ;
wire \ula|LessThan0~17_combout ;
wire \ula|LessThan0~20_combout ;
wire \ula|LessThan0~18_combout ;
wire \ula|LessThan0~1_combout ;
wire \ula|LessThan0~47_combout ;
wire \ula|LessThan0~4_combout ;
wire \ula|LessThan0~3_combout ;
wire \ula|LessThan0~15_combout ;
wire \ula|LessThan0~21_combout ;
wire \ula|LessThan0~16_combout ;
wire \ula|LessThan0~5_combout ;
wire \ula|LessThan0~46_combout ;
wire \ula|LessThan0~22_combout ;
wire \ula|LessThan0~8_combout ;
wire \ula|LessThan0~6_combout ;
wire \ula|LessThan0~42_combout ;
wire \ula|LessThan0~7_combout ;
wire \ula|LessThan0~9_combout ;
wire \ula|LessThan0~43_combout ;
wire \ulaIn2|ulaIn2MuxOut[23]~6_combout ;
wire \ula|LessThan0~31_combout ;
wire \ula|LessThan0~35_combout ;
wire \ula|LessThan0~33_combout ;
wire \ula|LessThan0~32_combout ;
wire \ula|LessThan0~34_combout ;
wire \ula|LessThan0~30_combout ;
wire \ula|LessThan0~36_combout ;
wire \ula|LessThan0~44_combout ;
wire \ula|Mux11~1_combout ;
wire \ula|Add0~94_sumout ;
wire \ula|Mux11~0_combout ;
wire \ula|Mux11~2_combout ;
wire \ula|Mux11~3_combout ;
wire \ula|Mux11~4_combout ;
wire \ula|ShiftRight0~0_combout ;
wire \ula|ShiftRight1~6_combout ;
wire \ula|ShiftRight0~35_combout ;
wire \ula|Mux11~5_combout ;
wire \memToRegMux|memToRegOutput[20]~17_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ;
wire \ula|LessThan0~13_combout ;
wire \ula|LessThan0~14_combout ;
wire \ula|LessThan0~39_combout ;
wire \ula|Mux9~10_combout ;
wire \ula|Add0~90_sumout ;
wire \ula|Mux14~2_combout ;
wire \ula|Mux9~0_combout ;
wire \ula|ShiftRight0~33_combout ;
wire \ula|ShiftRight0~34_combout ;
wire \ula|Mux12~1_combout ;
wire \ula|Mux14~5_combout ;
wire \ula|Mux12~2_combout ;
wire \ula|Mux12~3_combout ;
wire \ula|Mux12~0_combout ;
wire \ulaIn2|ulaIn2MuxOut[19]~8_combout ;
wire \ula|Mux12~6_combout ;
wire \ula|Mux12~5_combout ;
wire \ula|Add0~47_combout ;
wire \ula|Mux12~4_combout ;
wire \ula|ShiftRight1~5_combout ;
wire \ula|Mux12~7_combout ;
wire \memToRegMux|memToRegOutput[19]~16_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a18 ;
wire \ulaIn1|Mux18~0_combout ;
wire \ula|Add0~86_sumout ;
wire \ula|ShiftRight0~25_combout ;
wire \ula|ShiftRight0~27_combout ;
wire \ula|Mux13~0_combout ;
wire \ula|Mux13~1_combout ;
wire \ula|Mux13~2_combout ;
wire \ulaIn2|ulaIn2MuxOut[18]~7_combout ;
wire \ula|Mux13~3_combout ;
wire \ula|Mux13~4_combout ;
wire \ula|Mux13~5_combout ;
wire \ula|ShiftRight1~3_combout ;
wire \ula|Mux13~6_combout ;
wire \memToRegMux|memToRegOutput[18]~15_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ;
wire \ula|ShiftLeft0~1_combout ;
wire \ula|ShiftLeft0~5_combout ;
wire \ula|ShiftLeft0~4_combout ;
wire \ula|ShiftLeft0~0_combout ;
wire \ula|ShiftLeft0~3_combout ;
wire \ula|ShiftLeft0~2_combout ;
wire \ula|ShiftLeft0~6_combout ;
wire \ula|Mux3~1_combout ;
wire \ula|Mux14~4_combout ;
wire \ula|Mux14~7_combout ;
wire \ula|Mux14~11_combout ;
wire \ula|Mux14~10_combout ;
wire \ula|Mux14~9_combout ;
wire \ula|Mux14~12_combout ;
wire \ula|ShiftRight0~17_combout ;
wire \ula|ShiftRight1~1_combout ;
wire \ula|Mux14~13_combout ;
wire \ula|Mux14~17_combout ;
wire \ula|Add0~82_sumout ;
wire \ula|ShiftRight0~19_combout ;
wire \ula|Mux14~3_combout ;
wire \ula|Mux14~16_combout ;
wire \memToRegMux|memToRegOutput[17]~14_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ;
wire \ula|Mux15~5_combout ;
wire \ula|ShiftRight0~1_combout ;
wire \ula|ShiftRight0~5_combout ;
wire \ula|Add0~78_sumout ;
wire \ula|Mux15~10_combout ;
wire \ula|LessThan0~45_combout ;
wire \ula|Mux14~0_combout ;
wire \ula|Mux15~0_combout ;
wire \ula|Mux15~2_combout ;
wire \ula|Mux15~1_combout ;
wire \ula|ShiftLeft0~36_combout ;
wire \ula|Mux15~3_combout ;
wire \ula|Mux15~9_combout ;
wire \memToRegMux|memToRegOutput[16]~13_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ;
wire \ulaIn2|ulaIn2MuxOut[2]~3_combout ;
wire \ula|ShiftRight0~30_combout ;
wire \ula|ShiftRight1~18_combout ;
wire \ula|Add0~73_sumout ;
wire \ula|ShiftRight1~17_combout ;
wire \ula|Add0~76_combout ;
wire \ula|Mux31~7_combout ;
wire \ula|Mux31~4_combout ;
wire \ula|Mux31~6_combout ;
wire \ula|Add0~70_combout ;
wire \ula|Add0~69_combout ;
wire \ula|Add0~71_combout ;
wire \memToRegMux|memToRegOutput[15]~29_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a14 ;
wire \ulaIn1|Mux14~0_combout ;
wire \ula|Add0~66_sumout ;
wire \ula|Mux28~2_combout ;
wire \ula|Mux28~4_combout ;
wire \ula|Mux28~5_combout ;
wire \ula|ShiftRight0~22_combout ;
wire \ula|Mux17~0_combout ;
wire \ula|Mux28~1_combout ;
wire \ula|Mux28~0_combout ;
wire \ula|Mux17~1_combout ;
wire \ula|Mux17~2_combout ;
wire \ula|Mux17~3_combout ;
wire \ula|Mux17~4_combout ;
wire \memToRegMux|memToRegOutput[14]~12_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a13 ;
wire \ulaIn1|Mux13~0_combout ;
wire \ula|Mux18~3_combout ;
wire \ula|Add0~62_sumout ;
wire \ula|ShiftRight1~15_combout ;
wire \ula|ShiftRight0~14_combout ;
wire \ula|Mux18~0_combout ;
wire \ula|Mux18~1_combout ;
wire \ula|Mux18~2_combout ;
wire \memToRegMux|memToRegOutput[13]~11_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a12 ;
wire \ulaIn1|Mux12~0_combout ;
wire \ula|Mux19~3_combout ;
wire \ula|Add0~58_sumout ;
wire \ula|Mux19~1_combout ;
wire \ula|ShiftRight0~9_combout ;
wire \ula|Mux19~0_combout ;
wire \ula|Mux19~2_combout ;
wire \memToRegMux|memToRegOutput[12]~10_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a11 ;
wire \ulaIn1|Mux11~0_combout ;
wire \ula|Add0~53_sumout ;
wire \ula|ShiftRight1~11_combout ;
wire \ula|ShiftRight1~12_combout ;
wire \ula|ShiftRight0~29_combout ;
wire \ula|ShiftRight1~13_combout ;
wire \ula|Add0~56_combout ;
wire \ula|Mux31~5_combout ;
wire \ula|Add0~48_combout ;
wire \ula|Add0~49_combout ;
wire \ula|Add0~50_combout ;
wire \ula|Add0~51_combout ;
wire \memToRegMux|memToRegOutput[11]~33_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a10 ;
wire \ulaIn1|Mux10~0_combout ;
wire \ula|Mux21~3_combout ;
wire \ula|Mux22~10_combout ;
wire \ula|Mux21~6_combout ;
wire \ula|Mux22~0_combout ;
wire \ula|Mux22~3_combout ;
wire \ula|ShiftRight0~21_combout ;
wire \ula|Mux21~5_combout ;
wire \ula|Add0~44_sumout ;
wire \ula|Mux22~5_combout ;
wire \ula|Mux22~6_combout ;
wire \ula|Mux21~1_combout ;
wire \ula|Mux22~8_combout ;
wire \ula|Mux22~9_combout ;
wire \ula|Mux22~1_combout ;
wire \ula|Mux21~0_combout ;
wire \ula|Mux21~2_combout ;
wire \memToRegMux|memToRegOutput[10]~9_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a9 ;
wire \ulaIn1|Mux9~0_combout ;
wire \ula|Mux22~12_combout ;
wire \ula|Mux22~15_combout ;
wire \ula|Mux22~2_combout ;
wire \ula|Add0~40_sumout ;
wire \ula|Mux22~7_combout ;
wire \ula|ShiftRight0~13_combout ;
wire \ula|Mux22~14_combout ;
wire \ula|Mux22~11_combout ;
wire \memToRegMux|memToRegOutput[9]~8_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a8 ;
wire \ulaIn1|Mux8~0_combout ;
wire \ula|Mux23~3_combout ;
wire \ula|ShiftRight0~8_combout ;
wire \ula|Mux23~0_combout ;
wire \ula|ShiftRight1~10_combout ;
wire \ula|Add0~36_sumout ;
wire \ula|Mux23~1_combout ;
wire \ula|Mux23~2_combout ;
wire \memToRegMux|memToRegOutput[8]~7_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ;
wire \ula|Mux24~3_combout ;
wire \ula|ShiftRight0~28_combout ;
wire \ula|Mux24~0_combout ;
wire \ula|Add0~32_sumout ;
wire \ula|ShiftLeft0~18_combout ;
wire \ula|Mux24~1_combout ;
wire \ula|Mux24~2_combout ;
wire \memToRegMux|memToRegOutput[7]~6_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a6 ;
wire \ulaIn1|Mux6~0_combout ;
wire \ula|Mux25~3_combout ;
wire \ula|ShiftRight0~20_combout ;
wire \ula|Mux25~0_combout ;
wire \ula|Add0~28_sumout ;
wire \ula|ShiftLeft0~16_combout ;
wire \ula|Mux25~1_combout ;
wire \ula|Mux25~2_combout ;
wire \memToRegMux|memToRegOutput[6]~5_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a5 ;
wire \ulaIn1|Mux5~0_combout ;
wire \ula|Mux26~3_combout ;
wire \ula|ShiftRight0~12_combout ;
wire \ula|Mux26~0_combout ;
wire \ula|Add0~24_sumout ;
wire \ula|ShiftLeft0~14_combout ;
wire \ula|Mux26~1_combout ;
wire \ula|Mux26~2_combout ;
wire \memToRegMux|memToRegOutput[5]~4_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a4 ;
wire \ulaIn1|Mux4~0_combout ;
wire \ula|Mux27~3_combout ;
wire \ula|Add0~20_sumout ;
wire \ula|ShiftRight0~7_combout ;
wire \ula|Mux27~0_combout ;
wire \ula|ShiftLeft0~12_combout ;
wire \ula|Mux27~1_combout ;
wire \ula|Mux27~2_combout ;
wire \memToRegMux|memToRegOutput[4]~3_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a3 ;
wire \ulaIn1|Mux3~0_combout ;
wire \ula|Mux28~10_combout ;
wire \ula|Add0~16_sumout ;
wire \ula|Mux28~6_combout ;
wire \ula|Mux28~7_combout ;
wire \ula|Mux28~8_combout ;
wire \ula|Mux28~9_combout ;
wire \memToRegMux|memToRegOutput[3]~2_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a2 ;
wire \ulaIn1|Mux2~0_combout ;
wire \ula|Mux29~4_combout ;
wire \ula|Add0~12_sumout ;
wire \ula|Mux29~0_combout ;
wire \ula|Mux29~1_combout ;
wire \ula|Mux29~2_combout ;
wire \ula|Mux29~3_combout ;
wire \memToRegMux|memToRegOutput[2]~1_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ;
wire \ula|LessThan0~41_combout ;
wire \ula|Mux30~4_combout ;
wire \ula|Mux30~5_combout ;
wire \ula|Mux30~0_combout ;
wire \ula|Mux30~1_combout ;
wire \ula|Add0~8_sumout ;
wire \ula|Mux30~2_combout ;
wire \ula|Mux30~3_combout ;
wire \memToRegMux|memToRegOutput[1]~0_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ulaIn1|Mux0~0_combout ;
wire \ula|Add0~3_sumout ;
wire \ula|ShiftRight0~6_combout ;
wire \ula|ShiftRight0~10_combout ;
wire \ula|Add0~6_combout ;
wire \ula|Mux31~0_combout ;
wire \ula|Add0~0_combout ;
wire \ula|Add0~145_combout ;
wire \ula|Add0~1_combout ;
wire \memToRegMux|memToRegOutput[0]~37_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a31 ;
wire \ulaIn1|Mux31~0_combout ;
wire \ula|LessThan0~37_combout ;
wire \ula|LessThan0~40_combout ;
wire \ula|Mux31~1_combout ;
wire \ula|Mux31~2_combout ;
wire \ula|Mux31~3_combout ;
wire \ula|Mux30~6_combout ;
wire \ula|Mux29~5_combout ;
wire \ula|Mux28~11_combout ;
wire \ula|Mux27~4_combout ;
wire \ula|Mux26~4_combout ;
wire \ula|Mux25~4_combout ;
wire \ula|Mux24~4_combout ;
wire \ula|Mux23~4_combout ;
wire \ula|Mux22~13_combout ;
wire \ula|Mux21~4_combout ;
wire \ula|Mux20~0_combout ;
wire \ula|Mux19~4_combout ;
wire \ula|Mux18~4_combout ;
wire \ula|Mux17~5_combout ;
wire \ula|Mux16~0_combout ;
wire \ula|Mux15~6_combout ;
wire \ula|Mux14~14_combout ;
wire \ula|Mux13~7_combout ;
wire \ula|Mux12~8_combout ;
wire \ula|Mux11~6_combout ;
wire \ula|Mux10~6_combout ;
wire \ula|Mux9~9_combout ;
wire \ula|Mux8~6_combout ;
wire \ula|Mux7~7_combout ;
wire \ula|Mux6~3_combout ;
wire \ula|Mux6~4_combout ;
wire \ula|Mux6~12_combout ;
wire \ula|Mux5~1_combout ;
wire \ula|Mux5~2_combout ;
wire \ula|Mux5~6_combout ;
wire \ula|Mux4~9_combout ;
wire \ula|Mux3~11_combout ;
wire \ula|Mux2~8_combout ;
wire \ula|Mux1~6_combout ;
wire \ula|Mux0~5_combout ;
wire \ula|Mux3~12_combout ;
wire \ula|Equal0~0_combout ;
wire \ula|Equal0~1_combout ;
wire \ula|Equal0~4_combout ;
wire \ula|Equal0~5_combout ;
wire \ula|Equal0~2_combout ;
wire \ula|Equal0~3_combout ;
wire \ula|Equal0~6_combout ;
wire \ula|Equal0~12_combout ;
wire \ula|Equal0~10_combout ;
wire \ula|Equal0~9_combout ;
wire \ula|Mux8~7_combout ;
wire \ula|Mux10~7_combout ;
wire \ula|Mux11~7_combout ;
wire \ula|Equal0~8_combout ;
wire \ula|Equal0~7_combout ;
wire \ula|Equal0~11_combout ;
wire \ula|Equal0~13_combout ;
wire [31:0] \ulaIn1|ulaIn1MuxOut ;
wire [3:0] \control|aluOp ;
wire [1:0] \control|in1Mux ;

wire [39:0] \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a1  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a2  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a3  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a4  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a5  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a6  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a7  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a8  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a9  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a10  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a11  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a12  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a13  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a14  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a15  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a16  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a18  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a19  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a20  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a21  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a22  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a23  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a24  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a25  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a26  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a27  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a28  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a29  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a30  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a31  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a1  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a2  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a3  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a4  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a5  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a6  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a7  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a8  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a9  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a10  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a11  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a12  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a13  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a14  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a15  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a16  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a17  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a18  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a19  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a20  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a21  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a22  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a23  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a24  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a25  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a26  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a27  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a28  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a29  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a30  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a31  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \aluResult[0]~output (
	.i(\ula|Mux31~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[0]),
	.obar());
// synopsys translate_off
defparam \aluResult[0]~output .bus_hold = "false";
defparam \aluResult[0]~output .open_drain_output = "false";
defparam \aluResult[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \aluResult[1]~output (
	.i(\ula|Mux30~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[1]),
	.obar());
// synopsys translate_off
defparam \aluResult[1]~output .bus_hold = "false";
defparam \aluResult[1]~output .open_drain_output = "false";
defparam \aluResult[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \aluResult[2]~output (
	.i(\ula|Mux29~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[2]),
	.obar());
// synopsys translate_off
defparam \aluResult[2]~output .bus_hold = "false";
defparam \aluResult[2]~output .open_drain_output = "false";
defparam \aluResult[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \aluResult[3]~output (
	.i(\ula|Mux28~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[3]),
	.obar());
// synopsys translate_off
defparam \aluResult[3]~output .bus_hold = "false";
defparam \aluResult[3]~output .open_drain_output = "false";
defparam \aluResult[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \aluResult[4]~output (
	.i(\ula|Mux27~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[4]),
	.obar());
// synopsys translate_off
defparam \aluResult[4]~output .bus_hold = "false";
defparam \aluResult[4]~output .open_drain_output = "false";
defparam \aluResult[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \aluResult[5]~output (
	.i(\ula|Mux26~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[5]),
	.obar());
// synopsys translate_off
defparam \aluResult[5]~output .bus_hold = "false";
defparam \aluResult[5]~output .open_drain_output = "false";
defparam \aluResult[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \aluResult[6]~output (
	.i(\ula|Mux25~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[6]),
	.obar());
// synopsys translate_off
defparam \aluResult[6]~output .bus_hold = "false";
defparam \aluResult[6]~output .open_drain_output = "false";
defparam \aluResult[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \aluResult[7]~output (
	.i(\ula|Mux24~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[7]),
	.obar());
// synopsys translate_off
defparam \aluResult[7]~output .bus_hold = "false";
defparam \aluResult[7]~output .open_drain_output = "false";
defparam \aluResult[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \aluResult[8]~output (
	.i(\ula|Mux23~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[8]),
	.obar());
// synopsys translate_off
defparam \aluResult[8]~output .bus_hold = "false";
defparam \aluResult[8]~output .open_drain_output = "false";
defparam \aluResult[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \aluResult[9]~output (
	.i(\ula|Mux22~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[9]),
	.obar());
// synopsys translate_off
defparam \aluResult[9]~output .bus_hold = "false";
defparam \aluResult[9]~output .open_drain_output = "false";
defparam \aluResult[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \aluResult[10]~output (
	.i(\ula|Mux21~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[10]),
	.obar());
// synopsys translate_off
defparam \aluResult[10]~output .bus_hold = "false";
defparam \aluResult[10]~output .open_drain_output = "false";
defparam \aluResult[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \aluResult[11]~output (
	.i(\ula|Mux20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[11]),
	.obar());
// synopsys translate_off
defparam \aluResult[11]~output .bus_hold = "false";
defparam \aluResult[11]~output .open_drain_output = "false";
defparam \aluResult[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \aluResult[12]~output (
	.i(\ula|Mux19~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[12]),
	.obar());
// synopsys translate_off
defparam \aluResult[12]~output .bus_hold = "false";
defparam \aluResult[12]~output .open_drain_output = "false";
defparam \aluResult[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \aluResult[13]~output (
	.i(\ula|Mux18~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[13]),
	.obar());
// synopsys translate_off
defparam \aluResult[13]~output .bus_hold = "false";
defparam \aluResult[13]~output .open_drain_output = "false";
defparam \aluResult[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \aluResult[14]~output (
	.i(\ula|Mux17~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[14]),
	.obar());
// synopsys translate_off
defparam \aluResult[14]~output .bus_hold = "false";
defparam \aluResult[14]~output .open_drain_output = "false";
defparam \aluResult[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \aluResult[15]~output (
	.i(\ula|Mux16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[15]),
	.obar());
// synopsys translate_off
defparam \aluResult[15]~output .bus_hold = "false";
defparam \aluResult[15]~output .open_drain_output = "false";
defparam \aluResult[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \aluResult[16]~output (
	.i(\ula|Mux15~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[16]),
	.obar());
// synopsys translate_off
defparam \aluResult[16]~output .bus_hold = "false";
defparam \aluResult[16]~output .open_drain_output = "false";
defparam \aluResult[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \aluResult[17]~output (
	.i(\ula|Mux14~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[17]),
	.obar());
// synopsys translate_off
defparam \aluResult[17]~output .bus_hold = "false";
defparam \aluResult[17]~output .open_drain_output = "false";
defparam \aluResult[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \aluResult[18]~output (
	.i(\ula|Mux13~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[18]),
	.obar());
// synopsys translate_off
defparam \aluResult[18]~output .bus_hold = "false";
defparam \aluResult[18]~output .open_drain_output = "false";
defparam \aluResult[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \aluResult[19]~output (
	.i(\ula|Mux12~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[19]),
	.obar());
// synopsys translate_off
defparam \aluResult[19]~output .bus_hold = "false";
defparam \aluResult[19]~output .open_drain_output = "false";
defparam \aluResult[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \aluResult[20]~output (
	.i(\ula|Mux11~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[20]),
	.obar());
// synopsys translate_off
defparam \aluResult[20]~output .bus_hold = "false";
defparam \aluResult[20]~output .open_drain_output = "false";
defparam \aluResult[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \aluResult[21]~output (
	.i(\ula|Mux10~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[21]),
	.obar());
// synopsys translate_off
defparam \aluResult[21]~output .bus_hold = "false";
defparam \aluResult[21]~output .open_drain_output = "false";
defparam \aluResult[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \aluResult[22]~output (
	.i(\ula|Mux9~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[22]),
	.obar());
// synopsys translate_off
defparam \aluResult[22]~output .bus_hold = "false";
defparam \aluResult[22]~output .open_drain_output = "false";
defparam \aluResult[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \aluResult[23]~output (
	.i(\ula|Mux8~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[23]),
	.obar());
// synopsys translate_off
defparam \aluResult[23]~output .bus_hold = "false";
defparam \aluResult[23]~output .open_drain_output = "false";
defparam \aluResult[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \aluResult[24]~output (
	.i(\ula|Mux7~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[24]),
	.obar());
// synopsys translate_off
defparam \aluResult[24]~output .bus_hold = "false";
defparam \aluResult[24]~output .open_drain_output = "false";
defparam \aluResult[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \aluResult[25]~output (
	.i(\ula|Mux6~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[25]),
	.obar());
// synopsys translate_off
defparam \aluResult[25]~output .bus_hold = "false";
defparam \aluResult[25]~output .open_drain_output = "false";
defparam \aluResult[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \aluResult[26]~output (
	.i(\ula|Mux5~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[26]),
	.obar());
// synopsys translate_off
defparam \aluResult[26]~output .bus_hold = "false";
defparam \aluResult[26]~output .open_drain_output = "false";
defparam \aluResult[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \aluResult[27]~output (
	.i(\ula|Mux4~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[27]),
	.obar());
// synopsys translate_off
defparam \aluResult[27]~output .bus_hold = "false";
defparam \aluResult[27]~output .open_drain_output = "false";
defparam \aluResult[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \aluResult[28]~output (
	.i(\ula|Mux3~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[28]),
	.obar());
// synopsys translate_off
defparam \aluResult[28]~output .bus_hold = "false";
defparam \aluResult[28]~output .open_drain_output = "false";
defparam \aluResult[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \aluResult[29]~output (
	.i(\ula|Mux2~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[29]),
	.obar());
// synopsys translate_off
defparam \aluResult[29]~output .bus_hold = "false";
defparam \aluResult[29]~output .open_drain_output = "false";
defparam \aluResult[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \aluResult[30]~output (
	.i(\ula|Mux1~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[30]),
	.obar());
// synopsys translate_off
defparam \aluResult[30]~output .bus_hold = "false";
defparam \aluResult[30]~output .open_drain_output = "false";
defparam \aluResult[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \aluResult[31]~output (
	.i(\ula|Mux0~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[31]),
	.obar());
// synopsys translate_off
defparam \aluResult[31]~output .bus_hold = "false";
defparam \aluResult[31]~output .open_drain_output = "false";
defparam \aluResult[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \Zero_flag~output (
	.i(\ula|Equal0~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Zero_flag),
	.obar());
// synopsys translate_off
defparam \Zero_flag~output .bus_hold = "false";
defparam \Zero_flag~output .open_drain_output = "false";
defparam \Zero_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \regWriteData[0]~output (
	.i(\memToRegMux|memToRegOutput[0]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[0]),
	.obar());
// synopsys translate_off
defparam \regWriteData[0]~output .bus_hold = "false";
defparam \regWriteData[0]~output .open_drain_output = "false";
defparam \regWriteData[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \regWriteData[1]~output (
	.i(\memToRegMux|memToRegOutput[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[1]),
	.obar());
// synopsys translate_off
defparam \regWriteData[1]~output .bus_hold = "false";
defparam \regWriteData[1]~output .open_drain_output = "false";
defparam \regWriteData[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \regWriteData[2]~output (
	.i(\memToRegMux|memToRegOutput[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[2]),
	.obar());
// synopsys translate_off
defparam \regWriteData[2]~output .bus_hold = "false";
defparam \regWriteData[2]~output .open_drain_output = "false";
defparam \regWriteData[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \regWriteData[3]~output (
	.i(\memToRegMux|memToRegOutput[3]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[3]),
	.obar());
// synopsys translate_off
defparam \regWriteData[3]~output .bus_hold = "false";
defparam \regWriteData[3]~output .open_drain_output = "false";
defparam \regWriteData[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \regWriteData[4]~output (
	.i(\memToRegMux|memToRegOutput[4]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[4]),
	.obar());
// synopsys translate_off
defparam \regWriteData[4]~output .bus_hold = "false";
defparam \regWriteData[4]~output .open_drain_output = "false";
defparam \regWriteData[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \regWriteData[5]~output (
	.i(\memToRegMux|memToRegOutput[5]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[5]),
	.obar());
// synopsys translate_off
defparam \regWriteData[5]~output .bus_hold = "false";
defparam \regWriteData[5]~output .open_drain_output = "false";
defparam \regWriteData[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \regWriteData[6]~output (
	.i(\memToRegMux|memToRegOutput[6]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[6]),
	.obar());
// synopsys translate_off
defparam \regWriteData[6]~output .bus_hold = "false";
defparam \regWriteData[6]~output .open_drain_output = "false";
defparam \regWriteData[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \regWriteData[7]~output (
	.i(\memToRegMux|memToRegOutput[7]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[7]),
	.obar());
// synopsys translate_off
defparam \regWriteData[7]~output .bus_hold = "false";
defparam \regWriteData[7]~output .open_drain_output = "false";
defparam \regWriteData[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \regWriteData[8]~output (
	.i(\memToRegMux|memToRegOutput[8]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[8]),
	.obar());
// synopsys translate_off
defparam \regWriteData[8]~output .bus_hold = "false";
defparam \regWriteData[8]~output .open_drain_output = "false";
defparam \regWriteData[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \regWriteData[9]~output (
	.i(\memToRegMux|memToRegOutput[9]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[9]),
	.obar());
// synopsys translate_off
defparam \regWriteData[9]~output .bus_hold = "false";
defparam \regWriteData[9]~output .open_drain_output = "false";
defparam \regWriteData[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \regWriteData[10]~output (
	.i(\memToRegMux|memToRegOutput[10]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[10]),
	.obar());
// synopsys translate_off
defparam \regWriteData[10]~output .bus_hold = "false";
defparam \regWriteData[10]~output .open_drain_output = "false";
defparam \regWriteData[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \regWriteData[11]~output (
	.i(\memToRegMux|memToRegOutput[11]~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[11]),
	.obar());
// synopsys translate_off
defparam \regWriteData[11]~output .bus_hold = "false";
defparam \regWriteData[11]~output .open_drain_output = "false";
defparam \regWriteData[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \regWriteData[12]~output (
	.i(\memToRegMux|memToRegOutput[12]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[12]),
	.obar());
// synopsys translate_off
defparam \regWriteData[12]~output .bus_hold = "false";
defparam \regWriteData[12]~output .open_drain_output = "false";
defparam \regWriteData[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \regWriteData[13]~output (
	.i(\memToRegMux|memToRegOutput[13]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[13]),
	.obar());
// synopsys translate_off
defparam \regWriteData[13]~output .bus_hold = "false";
defparam \regWriteData[13]~output .open_drain_output = "false";
defparam \regWriteData[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \regWriteData[14]~output (
	.i(\memToRegMux|memToRegOutput[14]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[14]),
	.obar());
// synopsys translate_off
defparam \regWriteData[14]~output .bus_hold = "false";
defparam \regWriteData[14]~output .open_drain_output = "false";
defparam \regWriteData[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \regWriteData[15]~output (
	.i(\memToRegMux|memToRegOutput[15]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[15]),
	.obar());
// synopsys translate_off
defparam \regWriteData[15]~output .bus_hold = "false";
defparam \regWriteData[15]~output .open_drain_output = "false";
defparam \regWriteData[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \regWriteData[16]~output (
	.i(\memToRegMux|memToRegOutput[16]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[16]),
	.obar());
// synopsys translate_off
defparam \regWriteData[16]~output .bus_hold = "false";
defparam \regWriteData[16]~output .open_drain_output = "false";
defparam \regWriteData[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \regWriteData[17]~output (
	.i(\memToRegMux|memToRegOutput[17]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[17]),
	.obar());
// synopsys translate_off
defparam \regWriteData[17]~output .bus_hold = "false";
defparam \regWriteData[17]~output .open_drain_output = "false";
defparam \regWriteData[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \regWriteData[18]~output (
	.i(\memToRegMux|memToRegOutput[18]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[18]),
	.obar());
// synopsys translate_off
defparam \regWriteData[18]~output .bus_hold = "false";
defparam \regWriteData[18]~output .open_drain_output = "false";
defparam \regWriteData[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \regWriteData[19]~output (
	.i(\memToRegMux|memToRegOutput[19]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[19]),
	.obar());
// synopsys translate_off
defparam \regWriteData[19]~output .bus_hold = "false";
defparam \regWriteData[19]~output .open_drain_output = "false";
defparam \regWriteData[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \regWriteData[20]~output (
	.i(\memToRegMux|memToRegOutput[20]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[20]),
	.obar());
// synopsys translate_off
defparam \regWriteData[20]~output .bus_hold = "false";
defparam \regWriteData[20]~output .open_drain_output = "false";
defparam \regWriteData[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \regWriteData[21]~output (
	.i(\memToRegMux|memToRegOutput[21]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[21]),
	.obar());
// synopsys translate_off
defparam \regWriteData[21]~output .bus_hold = "false";
defparam \regWriteData[21]~output .open_drain_output = "false";
defparam \regWriteData[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \regWriteData[22]~output (
	.i(\memToRegMux|memToRegOutput[22]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[22]),
	.obar());
// synopsys translate_off
defparam \regWriteData[22]~output .bus_hold = "false";
defparam \regWriteData[22]~output .open_drain_output = "false";
defparam \regWriteData[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \regWriteData[23]~output (
	.i(\memToRegMux|memToRegOutput[23]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[23]),
	.obar());
// synopsys translate_off
defparam \regWriteData[23]~output .bus_hold = "false";
defparam \regWriteData[23]~output .open_drain_output = "false";
defparam \regWriteData[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \regWriteData[24]~output (
	.i(\memToRegMux|memToRegOutput[24]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[24]),
	.obar());
// synopsys translate_off
defparam \regWriteData[24]~output .bus_hold = "false";
defparam \regWriteData[24]~output .open_drain_output = "false";
defparam \regWriteData[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \regWriteData[25]~output (
	.i(\memToRegMux|memToRegOutput[25]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[25]),
	.obar());
// synopsys translate_off
defparam \regWriteData[25]~output .bus_hold = "false";
defparam \regWriteData[25]~output .open_drain_output = "false";
defparam \regWriteData[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \regWriteData[26]~output (
	.i(\memToRegMux|memToRegOutput[26]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[26]),
	.obar());
// synopsys translate_off
defparam \regWriteData[26]~output .bus_hold = "false";
defparam \regWriteData[26]~output .open_drain_output = "false";
defparam \regWriteData[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \regWriteData[27]~output (
	.i(\memToRegMux|memToRegOutput[27]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[27]),
	.obar());
// synopsys translate_off
defparam \regWriteData[27]~output .bus_hold = "false";
defparam \regWriteData[27]~output .open_drain_output = "false";
defparam \regWriteData[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \regWriteData[28]~output (
	.i(\memToRegMux|memToRegOutput[28]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[28]),
	.obar());
// synopsys translate_off
defparam \regWriteData[28]~output .bus_hold = "false";
defparam \regWriteData[28]~output .open_drain_output = "false";
defparam \regWriteData[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \regWriteData[29]~output (
	.i(\memToRegMux|memToRegOutput[29]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[29]),
	.obar());
// synopsys translate_off
defparam \regWriteData[29]~output .bus_hold = "false";
defparam \regWriteData[29]~output .open_drain_output = "false";
defparam \regWriteData[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \regWriteData[30]~output (
	.i(\memToRegMux|memToRegOutput[30]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[30]),
	.obar());
// synopsys translate_off
defparam \regWriteData[30]~output .bus_hold = "false";
defparam \regWriteData[30]~output .open_drain_output = "false";
defparam \regWriteData[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \regWriteData[31]~output (
	.i(\memToRegMux|memToRegOutput[31]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[31]),
	.obar());
// synopsys translate_off
defparam \regWriteData[31]~output .bus_hold = "false";
defparam \regWriteData[31]~output .open_drain_output = "false";
defparam \regWriteData[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \canWriteReg~output (
	.i(\control|regWrite~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(canWriteReg),
	.obar());
// synopsys translate_off
defparam \canWriteReg~output .bus_hold = "false";
defparam \canWriteReg~output .open_drain_output = "false";
defparam \canWriteReg~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \instruction[4]~input (
	.i(instruction[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[4]~input_o ));
// synopsys translate_off
defparam \instruction[4]~input .bus_hold = "false";
defparam \instruction[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \instruction[5]~input (
	.i(instruction[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[5]~input_o ));
// synopsys translate_off
defparam \instruction[5]~input .bus_hold = "false";
defparam \instruction[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N41
cyclonev_io_ibuf \instruction[2]~input (
	.i(instruction[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[2]~input_o ));
// synopsys translate_off
defparam \instruction[2]~input .bus_hold = "false";
defparam \instruction[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N1
cyclonev_io_ibuf \instruction[0]~input (
	.i(instruction[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[0]~input_o ));
// synopsys translate_off
defparam \instruction[0]~input .bus_hold = "false";
defparam \instruction[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \instruction[1]~input (
	.i(instruction[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[1]~input_o ));
// synopsys translate_off
defparam \instruction[1]~input .bus_hold = "false";
defparam \instruction[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \control|WideOr7~0 (
// Equation(s):
// \control|WideOr7~0_combout  = ( \instruction[0]~input_o  & ( \instruction[1]~input_o  & ( !\instruction[5]~input_o  $ (\instruction[2]~input_o ) ) ) ) # ( !\instruction[0]~input_o  & ( \instruction[1]~input_o  & ( \instruction[5]~input_o  ) ) ) # ( 
// !\instruction[0]~input_o  & ( !\instruction[1]~input_o  & ( !\instruction[5]~input_o  $ (!\instruction[2]~input_o ) ) ) )

	.dataa(!\instruction[5]~input_o ),
	.datab(gnd),
	.datac(!\instruction[2]~input_o ),
	.datad(gnd),
	.datae(!\instruction[0]~input_o ),
	.dataf(!\instruction[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr7~0 .extended_lut = "off";
defparam \control|WideOr7~0 .lut_mask = 64'h5A5A00005555A5A5;
defparam \control|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \instruction[31]~input (
	.i(instruction[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[31]~input_o ));
// synopsys translate_off
defparam \instruction[31]~input .bus_hold = "false";
defparam \instruction[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N92
cyclonev_io_ibuf \instruction[28]~input (
	.i(instruction[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[28]~input_o ));
// synopsys translate_off
defparam \instruction[28]~input .bus_hold = "false";
defparam \instruction[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \instruction[27]~input (
	.i(instruction[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[27]~input_o ));
// synopsys translate_off
defparam \instruction[27]~input .bus_hold = "false";
defparam \instruction[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y81_N92
cyclonev_io_ibuf \instruction[29]~input (
	.i(instruction[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[29]~input_o ));
// synopsys translate_off
defparam \instruction[29]~input .bus_hold = "false";
defparam \instruction[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \instruction[3]~input (
	.i(instruction[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[3]~input_o ));
// synopsys translate_off
defparam \instruction[3]~input .bus_hold = "false";
defparam \instruction[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N30
cyclonev_lcell_comb \control|Selector14~0 (
// Equation(s):
// \control|Selector14~0_combout  = ( !\instruction[27]~input_o  & ( (!\instruction[28]~input_o  & (((!\instruction[4]~input_o  & (\control|WideOr7~0_combout  & !\instruction[3]~input_o ))) # (\instruction[29]~input_o ))) # (\instruction[28]~input_o  & 
// ((((!\instruction[29]~input_o ))))) ) ) # ( \instruction[27]~input_o  & ( ((((!\instruction[29]~input_o ) # (\instruction[28]~input_o )) # (\instruction[31]~input_o ))) ) )

	.dataa(!\instruction[4]~input_o ),
	.datab(!\control|WideOr7~0_combout ),
	.datac(!\instruction[31]~input_o ),
	.datad(!\instruction[28]~input_o ),
	.datae(!\instruction[27]~input_o ),
	.dataf(!\instruction[29]~input_o ),
	.datag(!\instruction[3]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector14~0 .extended_lut = "on";
defparam \control|Selector14~0 .lut_mask = 64'h20FFFFFFFF000FFF;
defparam \control|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \instruction[30]~input (
	.i(instruction[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[30]~input_o ));
// synopsys translate_off
defparam \instruction[30]~input .bus_hold = "false";
defparam \instruction[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \instruction[26]~input (
	.i(instruction[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[26]~input_o ));
// synopsys translate_off
defparam \instruction[26]~input .bus_hold = "false";
defparam \instruction[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N42
cyclonev_lcell_comb \control|WideOr16~0 (
// Equation(s):
// \control|WideOr16~0_combout  = ( \instruction[31]~input_o  & ( \instruction[26]~input_o  & ( (!\instruction[30]~input_o  & (!\instruction[28]~input_o  & \instruction[27]~input_o )) ) ) ) # ( !\instruction[31]~input_o  & ( \instruction[26]~input_o  & ( 
// (!\instruction[30]~input_o  & ((!\instruction[28]~input_o  & ((\instruction[27]~input_o ))) # (\instruction[28]~input_o  & ((!\instruction[27]~input_o ) # (\instruction[29]~input_o ))))) ) ) ) # ( !\instruction[31]~input_o  & ( !\instruction[26]~input_o  
// & ( (!\instruction[30]~input_o  & ((!\instruction[28]~input_o ) # ((!\instruction[27]~input_o ) # (\instruction[29]~input_o )))) ) ) )

	.dataa(!\instruction[30]~input_o ),
	.datab(!\instruction[28]~input_o ),
	.datac(!\instruction[29]~input_o ),
	.datad(!\instruction[27]~input_o ),
	.datae(!\instruction[31]~input_o ),
	.dataf(!\instruction[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr16~0 .extended_lut = "off";
defparam \control|WideOr16~0 .lut_mask = 64'hAA8A0000228A0088;
defparam \control|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N39
cyclonev_lcell_comb \control|aluOp[1] (
// Equation(s):
// \control|aluOp [1] = ( \control|WideOr16~0_combout  & ( \control|aluOp [1] & ( \control|Selector14~0_combout  ) ) ) # ( !\control|WideOr16~0_combout  & ( \control|aluOp [1] ) ) # ( \control|WideOr16~0_combout  & ( !\control|aluOp [1] & ( 
// \control|Selector14~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Selector14~0_combout ),
	.datad(gnd),
	.datae(!\control|WideOr16~0_combout ),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[1] .extended_lut = "off";
defparam \control|aluOp[1] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \control|aluOp[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N0
cyclonev_lcell_comb \control|Selector20~0 (
// Equation(s):
// \control|Selector20~0_combout  = ( !\instruction[26]~input_o  & ( (!\instruction[31]~input_o  & (!\instruction[30]~input_o  & !\instruction[5]~input_o )) ) )

	.dataa(gnd),
	.datab(!\instruction[31]~input_o ),
	.datac(!\instruction[30]~input_o ),
	.datad(!\instruction[5]~input_o ),
	.datae(gnd),
	.dataf(!\instruction[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector20~0 .extended_lut = "off";
defparam \control|Selector20~0 .lut_mask = 64'hC000C00000000000;
defparam \control|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \control|WideOr1~0 (
// Equation(s):
// \control|WideOr1~0_combout  = ( \instruction[0]~input_o  & ( !\instruction[2]~input_o  & ( (\instruction[1]~input_o  & !\instruction[3]~input_o ) ) ) ) # ( !\instruction[0]~input_o  & ( !\instruction[2]~input_o  & ( !\instruction[3]~input_o  ) ) )

	.dataa(!\instruction[1]~input_o ),
	.datab(!\instruction[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instruction[0]~input_o ),
	.dataf(!\instruction[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr1~0 .extended_lut = "off";
defparam \control|WideOr1~0 .lut_mask = 64'hCCCC444400000000;
defparam \control|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \control|Selector20~1 (
// Equation(s):
// \control|Selector20~1_combout  = ( !\instruction[27]~input_o  & ( !\instruction[29]~input_o  & ( (\control|Selector20~0_combout  & (!\instruction[4]~input_o  & (\control|WideOr1~0_combout  & !\instruction[28]~input_o ))) ) ) )

	.dataa(!\control|Selector20~0_combout ),
	.datab(!\instruction[4]~input_o ),
	.datac(!\control|WideOr1~0_combout ),
	.datad(!\instruction[28]~input_o ),
	.datae(!\instruction[27]~input_o ),
	.dataf(!\instruction[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector20~1 .extended_lut = "off";
defparam \control|Selector20~1 .lut_mask = 64'h0400000000000000;
defparam \control|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N0
cyclonev_lcell_comb \control|in2Mux (
// Equation(s):
// \control|in2Mux~combout  = ( \control|Selector20~1_combout  & ( (\control|in2Mux~combout ) # (\control|WideOr16~0_combout ) ) ) # ( !\control|Selector20~1_combout  & ( (!\control|WideOr16~0_combout  & \control|in2Mux~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|WideOr16~0_combout ),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\control|Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|in2Mux~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|in2Mux .extended_lut = "off";
defparam \control|in2Mux .lut_mask = 64'h00F000F00FFF0FFF;
defparam \control|in2Mux .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N6
cyclonev_lcell_comb \control|WideOr12~0 (
// Equation(s):
// \control|WideOr12~0_combout  = ( \instruction[28]~input_o  & ( (\instruction[29]~input_o  & (!\instruction[30]~input_o  & !\instruction[31]~input_o )) ) )

	.dataa(!\instruction[29]~input_o ),
	.datab(gnd),
	.datac(!\instruction[30]~input_o ),
	.datad(!\instruction[31]~input_o ),
	.datae(gnd),
	.dataf(!\instruction[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr12~0 .extended_lut = "off";
defparam \control|WideOr12~0 .lut_mask = 64'h0000000050005000;
defparam \control|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N27
cyclonev_lcell_comb \control|in1Mux[1] (
// Equation(s):
// \control|in1Mux [1] = ( \control|WideOr16~0_combout  & ( \control|WideOr12~0_combout  ) ) # ( !\control|WideOr16~0_combout  & ( \control|in1Mux [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|WideOr12~0_combout ),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\control|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|in1Mux [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|in1Mux[1] .extended_lut = "off";
defparam \control|in1Mux[1] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \control|in1Mux[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \control|WideOr14~0 (
// Equation(s):
// \control|WideOr14~0_combout  = ( \instruction[31]~input_o  & ( \instruction[26]~input_o  ) ) # ( !\instruction[31]~input_o  & ( \instruction[26]~input_o  & ( ((!\instruction[28]~input_o ) # ((!\instruction[29]~input_o  & \instruction[27]~input_o ))) # 
// (\instruction[30]~input_o ) ) ) ) # ( \instruction[31]~input_o  & ( !\instruction[26]~input_o  ) ) # ( !\instruction[31]~input_o  & ( !\instruction[26]~input_o  & ( ((!\instruction[29]~input_o  & ((\instruction[27]~input_o ))) # (\instruction[29]~input_o  
// & (!\instruction[28]~input_o ))) # (\instruction[30]~input_o ) ) ) )

	.dataa(!\instruction[30]~input_o ),
	.datab(!\instruction[28]~input_o ),
	.datac(!\instruction[29]~input_o ),
	.datad(!\instruction[27]~input_o ),
	.datae(!\instruction[31]~input_o ),
	.dataf(!\instruction[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr14~0 .extended_lut = "off";
defparam \control|WideOr14~0 .lut_mask = 64'h5DFDFFFFDDFDFFFF;
defparam \control|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \control|in1Mux[0] (
// Equation(s):
// \control|in1Mux [0] = ( \control|WideOr14~0_combout  & ( (\control|WideOr16~0_combout ) # (\control|in1Mux [0]) ) ) # ( !\control|WideOr14~0_combout  & ( (\control|in1Mux [0] & !\control|WideOr16~0_combout ) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(gnd),
	.datad(!\control|WideOr16~0_combout ),
	.datae(gnd),
	.dataf(!\control|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|in1Mux [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|in1Mux[0] .extended_lut = "off";
defparam \control|in1Mux[0] .lut_mask = 64'h3300330033FF33FF;
defparam \control|in1Mux[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N3
cyclonev_lcell_comb \ulaIn1|Mux32~0 (
// Equation(s):
// \ulaIn1|Mux32~0_combout  = ( \control|in1Mux [0] & ( !\control|in1Mux [1] ) ) # ( !\control|in1Mux [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux32~0 .extended_lut = "off";
defparam \ulaIn1|Mux32~0 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \ulaIn1|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \instruction[15]~input (
	.i(instruction[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[15]~input_o ));
// synopsys translate_off
defparam \instruction[15]~input .bus_hold = "false";
defparam \instruction[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \control|Selector7~0 (
// Equation(s):
// \control|Selector7~0_combout  = ( !\instruction[0]~input_o  & ( !\instruction[1]~input_o  & ( (!\instruction[5]~input_o  & (!\instruction[4]~input_o  & (!\instruction[2]~input_o  & \instruction[3]~input_o ))) ) ) )

	.dataa(!\instruction[5]~input_o ),
	.datab(!\instruction[4]~input_o ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\instruction[3]~input_o ),
	.datae(!\instruction[0]~input_o ),
	.dataf(!\instruction[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector7~0 .extended_lut = "off";
defparam \control|Selector7~0 .lut_mask = 64'h0080000000000000;
defparam \control|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N3
cyclonev_lcell_comb \control|Selector7~1 (
// Equation(s):
// \control|Selector7~1_combout  = ( \instruction[28]~input_o  & ( \instruction[29]~input_o  ) ) # ( !\instruction[28]~input_o  & ( (!\instruction[27]~input_o  & (((!\control|Selector7~0_combout )) # (\instruction[29]~input_o ))) # (\instruction[27]~input_o  
// & (!\instruction[29]~input_o  $ ((!\instruction[31]~input_o )))) ) )

	.dataa(!\instruction[29]~input_o ),
	.datab(!\instruction[31]~input_o ),
	.datac(!\instruction[27]~input_o ),
	.datad(!\control|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\instruction[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector7~1 .extended_lut = "off";
defparam \control|Selector7~1 .lut_mask = 64'hF656F65655555555;
defparam \control|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N30
cyclonev_lcell_comb \control|regWrite (
// Equation(s):
// \control|regWrite~combout  = ( \control|regWrite~combout  & ( (!\control|WideOr16~0_combout ) # (\control|Selector7~1_combout ) ) ) # ( !\control|regWrite~combout  & ( (\control|WideOr16~0_combout  & \control|Selector7~1_combout ) ) )

	.dataa(!\control|WideOr16~0_combout ),
	.datab(!\control|Selector7~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|regWrite~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|regWrite~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|regWrite .extended_lut = "off";
defparam \control|regWrite .lut_mask = 64'h11111111BBBBBBBB;
defparam \control|regWrite .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \control|Selector12~0 (
// Equation(s):
// \control|Selector12~0_combout  = ( \instruction[5]~input_o  & ( \instruction[1]~input_o  & ( (!\instruction[2]~input_o  & (!\instruction[3]~input_o  $ (\instruction[0]~input_o ))) # (\instruction[2]~input_o  & (!\instruction[3]~input_o  & 
// \instruction[0]~input_o )) ) ) ) # ( !\instruction[5]~input_o  & ( \instruction[1]~input_o  & ( (!\instruction[3]~input_o  & (!\instruction[2]~input_o  $ (\instruction[0]~input_o ))) ) ) ) # ( \instruction[5]~input_o  & ( !\instruction[1]~input_o  & ( 
// (\instruction[2]~input_o  & (!\instruction[3]~input_o  & \instruction[0]~input_o )) ) ) ) # ( !\instruction[5]~input_o  & ( !\instruction[1]~input_o  & ( (\instruction[2]~input_o  & (!\instruction[3]~input_o  & !\instruction[0]~input_o )) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(gnd),
	.datac(!\instruction[3]~input_o ),
	.datad(!\instruction[0]~input_o ),
	.datae(!\instruction[5]~input_o ),
	.dataf(!\instruction[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector12~0 .extended_lut = "off";
defparam \control|Selector12~0 .lut_mask = 64'h50000050A050A05A;
defparam \control|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N48
cyclonev_lcell_comb \control|Selector12~1 (
// Equation(s):
// \control|Selector12~1_combout  = ( \control|Selector12~0_combout  & ( \instruction[26]~input_o  & ( (!\instruction[28]~input_o  & (!\instruction[4]~input_o  & (!\instruction[29]~input_o  & !\instruction[27]~input_o ))) # (\instruction[28]~input_o  & 
// (((!\instruction[29]~input_o ) # (!\instruction[27]~input_o )))) ) ) ) # ( !\control|Selector12~0_combout  & ( \instruction[26]~input_o  & ( (\instruction[28]~input_o  & ((!\instruction[29]~input_o ) # (!\instruction[27]~input_o ))) ) ) ) # ( 
// \control|Selector12~0_combout  & ( !\instruction[26]~input_o  & ( (!\instruction[29]~input_o  & (((!\instruction[4]~input_o  & !\instruction[27]~input_o )) # (\instruction[28]~input_o ))) ) ) ) # ( !\control|Selector12~0_combout  & ( 
// !\instruction[26]~input_o  & ( (\instruction[28]~input_o  & !\instruction[29]~input_o ) ) ) )

	.dataa(!\instruction[4]~input_o ),
	.datab(!\instruction[28]~input_o ),
	.datac(!\instruction[29]~input_o ),
	.datad(!\instruction[27]~input_o ),
	.datae(!\control|Selector12~0_combout ),
	.dataf(!\instruction[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector12~1 .extended_lut = "off";
defparam \control|Selector12~1 .lut_mask = 64'h3030B0303330B330;
defparam \control|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N9
cyclonev_lcell_comb \control|aluOp[0] (
// Equation(s):
// \control|aluOp [0] = ( \control|aluOp [0] & ( (!\control|WideOr16~0_combout ) # (\control|Selector12~1_combout ) ) ) # ( !\control|aluOp [0] & ( (\control|Selector12~1_combout  & \control|WideOr16~0_combout ) ) )

	.dataa(gnd),
	.datab(!\control|Selector12~1_combout ),
	.datac(!\control|WideOr16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[0] .extended_lut = "off";
defparam \control|aluOp[0] .lut_mask = 64'h03030303F3F3F3F3;
defparam \control|aluOp[0] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \instruction[6]~input (
	.i(instruction[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[6]~input_o ));
// synopsys translate_off
defparam \instruction[6]~input .bus_hold = "false";
defparam \instruction[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \instruction[16]~input (
	.i(instruction[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[16]~input_o ));
// synopsys translate_off
defparam \instruction[16]~input .bus_hold = "false";
defparam \instruction[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \instruction[17]~input (
	.i(instruction[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[17]~input_o ));
// synopsys translate_off
defparam \instruction[17]~input .bus_hold = "false";
defparam \instruction[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \instruction[18]~input (
	.i(instruction[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[18]~input_o ));
// synopsys translate_off
defparam \instruction[18]~input .bus_hold = "false";
defparam \instruction[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \instruction[19]~input (
	.i(instruction[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[19]~input_o ));
// synopsys translate_off
defparam \instruction[19]~input .bus_hold = "false";
defparam \instruction[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \instruction[20]~input (
	.i(instruction[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[20]~input_o ));
// synopsys translate_off
defparam \instruction[20]~input .bus_hold = "false";
defparam \instruction[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb \control|Decoder1~0 (
// Equation(s):
// \control|Decoder1~0_combout  = ( \instruction[31]~input_o  & ( \instruction[26]~input_o  & ( (!\instruction[30]~input_o  & (!\instruction[28]~input_o  & (!\instruction[29]~input_o  & \instruction[27]~input_o ))) ) ) )

	.dataa(!\instruction[30]~input_o ),
	.datab(!\instruction[28]~input_o ),
	.datac(!\instruction[29]~input_o ),
	.datad(!\instruction[27]~input_o ),
	.datae(!\instruction[31]~input_o ),
	.dataf(!\instruction[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Decoder1~0 .extended_lut = "off";
defparam \control|Decoder1~0 .lut_mask = 64'h0000000000000080;
defparam \control|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \instruction[21]~input (
	.i(instruction[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[21]~input_o ));
// synopsys translate_off
defparam \instruction[21]~input .bus_hold = "false";
defparam \instruction[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \instruction[22]~input (
	.i(instruction[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[22]~input_o ));
// synopsys translate_off
defparam \instruction[22]~input .bus_hold = "false";
defparam \instruction[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N58
cyclonev_io_ibuf \instruction[23]~input (
	.i(instruction[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[23]~input_o ));
// synopsys translate_off
defparam \instruction[23]~input .bus_hold = "false";
defparam \instruction[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \instruction[24]~input (
	.i(instruction[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[24]~input_o ));
// synopsys translate_off
defparam \instruction[24]~input .bus_hold = "false";
defparam \instruction[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \instruction[25]~input (
	.i(instruction[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[25]~input_o ));
// synopsys translate_off
defparam \instruction[25]~input .bus_hold = "false";
defparam \instruction[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \control|Selector16~0 (
// Equation(s):
// \control|Selector16~0_combout  = ( \instruction[0]~input_o  & ( \instruction[1]~input_o  & ( (!\instruction[4]~input_o  & (!\instruction[3]~input_o  & (!\instruction[5]~input_o  $ (\instruction[2]~input_o )))) ) ) ) # ( !\instruction[0]~input_o  & ( 
// \instruction[1]~input_o  & ( (!\instruction[4]~input_o  & (!\instruction[3]~input_o  & (!\instruction[5]~input_o  $ (\instruction[2]~input_o )))) ) ) ) # ( \instruction[0]~input_o  & ( !\instruction[1]~input_o  & ( (\instruction[5]~input_o  & 
// (!\instruction[4]~input_o  & (\instruction[2]~input_o  & !\instruction[3]~input_o ))) ) ) ) # ( !\instruction[0]~input_o  & ( !\instruction[1]~input_o  & ( (!\instruction[4]~input_o  & (!\instruction[3]~input_o  & ((!\instruction[5]~input_o ) # 
// (\instruction[2]~input_o )))) ) ) )

	.dataa(!\instruction[5]~input_o ),
	.datab(!\instruction[4]~input_o ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\instruction[3]~input_o ),
	.datae(!\instruction[0]~input_o ),
	.dataf(!\instruction[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector16~0 .extended_lut = "off";
defparam \control|Selector16~0 .lut_mask = 64'h8C00040084008400;
defparam \control|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N54
cyclonev_lcell_comb \control|Selector16~1 (
// Equation(s):
// \control|Selector16~1_combout  = ( \instruction[26]~input_o  & ( ((!\instruction[29]~input_o  & ((!\control|Selector16~0_combout ) # (\instruction[28]~input_o ))) # (\instruction[29]~input_o  & ((!\instruction[28]~input_o )))) # (\instruction[27]~input_o 
// ) ) ) # ( !\instruction[26]~input_o  & ( (!\instruction[29]~input_o  & ((!\control|Selector16~0_combout ) # ((\instruction[27]~input_o ) # (\instruction[28]~input_o )))) # (\instruction[29]~input_o  & (((!\instruction[28]~input_o )))) ) )

	.dataa(!\instruction[29]~input_o ),
	.datab(!\control|Selector16~0_combout ),
	.datac(!\instruction[28]~input_o ),
	.datad(!\instruction[27]~input_o ),
	.datae(gnd),
	.dataf(!\instruction[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector16~1 .extended_lut = "off";
defparam \control|Selector16~1 .lut_mask = 64'hDAFADAFADAFFDAFF;
defparam \control|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N57
cyclonev_lcell_comb \control|aluOp[2] (
// Equation(s):
// \control|aluOp [2] = ( \control|Selector16~1_combout  & ( (\control|aluOp [2]) # (\control|WideOr16~0_combout ) ) ) # ( !\control|Selector16~1_combout  & ( (!\control|WideOr16~0_combout  & \control|aluOp [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|WideOr16~0_combout ),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\control|Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[2] .extended_lut = "off";
defparam \control|aluOp[2] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \control|aluOp[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \control|WideOr3~0 (
// Equation(s):
// \control|WideOr3~0_combout  = ( \instruction[2]~input_o  & ( (!\instruction[3]~input_o  & !\instruction[4]~input_o ) ) ) # ( !\instruction[2]~input_o  & ( (\instruction[1]~input_o  & (\instruction[3]~input_o  & !\instruction[4]~input_o )) ) )

	.dataa(!\instruction[1]~input_o ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\instruction[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr3~0 .extended_lut = "off";
defparam \control|WideOr3~0 .lut_mask = 64'h10101010C0C0C0C0;
defparam \control|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb \control|Selector18~0 (
// Equation(s):
// \control|Selector18~0_combout  = ( \instruction[27]~input_o  & ( \instruction[29]~input_o  & ( (!\instruction[31]~input_o ) # (\instruction[28]~input_o ) ) ) ) # ( !\instruction[27]~input_o  & ( \instruction[29]~input_o  & ( \instruction[28]~input_o  ) ) 
// ) # ( !\instruction[27]~input_o  & ( !\instruction[29]~input_o  & ( (\instruction[5]~input_o  & (\control|WideOr3~0_combout  & !\instruction[28]~input_o )) ) ) )

	.dataa(!\instruction[5]~input_o ),
	.datab(!\instruction[31]~input_o ),
	.datac(!\control|WideOr3~0_combout ),
	.datad(!\instruction[28]~input_o ),
	.datae(!\instruction[27]~input_o ),
	.dataf(!\instruction[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector18~0 .extended_lut = "off";
defparam \control|Selector18~0 .lut_mask = 64'h0500000000FFCCFF;
defparam \control|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N45
cyclonev_lcell_comb \control|aluOp[3] (
// Equation(s):
// \control|aluOp [3] = ( \control|WideOr16~0_combout  & ( \control|Selector18~0_combout  ) ) # ( !\control|WideOr16~0_combout  & ( \control|aluOp [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Selector18~0_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\control|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[3] .extended_lut = "off";
defparam \control|aluOp[3] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \control|aluOp[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \instruction[8]~input (
	.i(instruction[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[8]~input_o ));
// synopsys translate_off
defparam \instruction[8]~input .bus_hold = "false";
defparam \instruction[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \instruction[9]~input (
	.i(instruction[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[9]~input_o ));
// synopsys translate_off
defparam \instruction[9]~input .bus_hold = "false";
defparam \instruction[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \instruction[10]~input (
	.i(instruction[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[10]~input_o ));
// synopsys translate_off
defparam \instruction[10]~input .bus_hold = "false";
defparam \instruction[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \instruction[11]~input (
	.i(instruction[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[11]~input_o ));
// synopsys translate_off
defparam \instruction[11]~input .bus_hold = "false";
defparam \instruction[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N35
cyclonev_io_ibuf \instruction[12]~input (
	.i(instruction[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[12]~input_o ));
// synopsys translate_off
defparam \instruction[12]~input .bus_hold = "false";
defparam \instruction[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \instruction[13]~input (
	.i(instruction[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[13]~input_o ));
// synopsys translate_off
defparam \instruction[13]~input .bus_hold = "false";
defparam \instruction[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N52
cyclonev_io_ibuf \instruction[14]~input (
	.i(instruction[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[14]~input_o ));
// synopsys translate_off
defparam \instruction[14]~input .bus_hold = "false";
defparam \instruction[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N45
cyclonev_lcell_comb \ula|Mux28~3 (
// Equation(s):
// \ula|Mux28~3_combout  = ( !\control|aluOp [1] & ( (\control|aluOp [0]) # (\control|aluOp [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~3 .extended_lut = "off";
defparam \ula|Mux28~3 .lut_mask = 64'h0FFF0FFF00000000;
defparam \ula|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N3
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[4]~0 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[4]~0_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( (!\control|in2Mux~combout ) # (\instruction[10]~input_o ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( (\instruction[10]~input_o  & 
// \control|in2Mux~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction[10]~input_o ),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[4]~0 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[4]~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ulaIn2|ulaIn2MuxOut[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N51
cyclonev_lcell_comb \ula|Mux14~1 (
// Equation(s):
// \ula|Mux14~1_combout  = ( !\control|aluOp [1] & ( (\control|aluOp [2] & !\control|aluOp [0]) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~1 .extended_lut = "off";
defparam \ula|Mux14~1 .lut_mask = 64'h4444444400000000;
defparam \ula|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \ula|Mux9~2 (
// Equation(s):
// \ula|Mux9~2_combout  = ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [3] & (!\control|aluOp [2] & (\control|aluOp [1] & !\control|aluOp [0]))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|aluOp [2]),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~2 .extended_lut = "off";
defparam \ula|Mux9~2 .lut_mask = 64'h0800000000000000;
defparam \ula|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \instruction[7]~input (
	.i(instruction[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[7]~input_o ));
// synopsys translate_off
defparam \instruction[7]~input .bus_hold = "false";
defparam \instruction[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \ula|Mux6~5 (
// Equation(s):
// \ula|Mux6~5_combout  = ( !\ula|ShiftLeft0~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|Mux28~3_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(gnd),
	.datac(!\ula|Mux28~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~5 .extended_lut = "off";
defparam \ula|Mux6~5 .lut_mask = 64'h0A000A0000000000;
defparam \ula|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N0
cyclonev_lcell_comb \ula|Mux6~8 (
// Equation(s):
// \ula|Mux6~8_combout  = ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & (\control|aluOp [1] & (!\control|aluOp [0] & !\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [1]),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~8 .extended_lut = "off";
defparam \ula|Mux6~8 .lut_mask = 64'h2000000000000000;
defparam \ula|Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N27
cyclonev_lcell_comb \ula|Mux9~1 (
// Equation(s):
// \ula|Mux9~1_combout  = ( \control|aluOp [3] & ( \control|aluOp [1] & ( (!\control|aluOp [0]) # (!\control|aluOp [2]) ) ) ) # ( \control|aluOp [3] & ( !\control|aluOp [1] & ( !\control|aluOp [2] ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [2]),
	.datae(!\control|aluOp [3]),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~1 .extended_lut = "off";
defparam \ula|Mux9~1 .lut_mask = 64'h0000FF000000FFAA;
defparam \ula|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N21
cyclonev_lcell_comb \ula|Mux14~8 (
// Equation(s):
// \ula|Mux14~8_combout  = ( \control|aluOp [1] & ( \control|aluOp [2] ) ) # ( !\control|aluOp [1] & ( (\control|aluOp [0] & \control|aluOp [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~8 .extended_lut = "off";
defparam \ula|Mux14~8 .lut_mask = 64'h000F000F00FF00FF;
defparam \ula|Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N9
cyclonev_lcell_comb \ula|Mux15~4 (
// Equation(s):
// \ula|Mux15~4_combout  = ( !\control|aluOp [1] & ( (\control|aluOp [3] & (\control|aluOp [2] & !\control|aluOp [0])) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [3]),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~4 .extended_lut = "off";
defparam \ula|Mux15~4 .lut_mask = 64'h0300030000000000;
defparam \ula|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N12
cyclonev_lcell_comb \ula|Mux15~8 (
// Equation(s):
// \ula|Mux15~8_combout  = ( \ula|LessThan0~39_combout  & ( \ula|Mux15~4_combout  ) ) # ( !\ula|LessThan0~39_combout  & ( (\ula|Mux15~4_combout  & ((\ula|LessThan0~41_combout ) # (\ula|LessThan0~40_combout ))) ) )

	.dataa(gnd),
	.datab(!\ula|LessThan0~40_combout ),
	.datac(!\ula|Mux15~4_combout ),
	.datad(!\ula|LessThan0~41_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~8 .extended_lut = "off";
defparam \ula|Mux15~8 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \ula|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \ula|Mux14~6 (
// Equation(s):
// \ula|Mux14~6_combout  = ( !\control|aluOp [0] & ( (\ulaIn1|ulaIn1MuxOut [31] & \control|aluOp [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~6 .extended_lut = "off";
defparam \ula|Mux14~6 .lut_mask = 64'h000F000F00000000;
defparam \ula|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \ula|Mux3~0 (
// Equation(s):
// \ula|Mux3~0_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( !\ula|ShiftLeft0~6_combout  & ( (\control|in2Mux~combout  & (!\instruction[10]~input_o  & (!\control|aluOp [1] $ (\control|aluOp [0])))) ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|in2Mux~combout  & (!\control|aluOp [1] $ (((\control|aluOp [0]))))) # (\control|in2Mux~combout  & (!\instruction[10]~input_o  & (!\control|aluOp [1] $ 
// (\control|aluOp [0])))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\instruction[10]~input_o ),
	.datad(!\control|aluOp [0]),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~0 .extended_lut = "off";
defparam \ula|Mux3~0 .lut_mask = 64'hC832401000000000;
defparam \ula|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N54
cyclonev_lcell_comb \ula|Mux3~2 (
// Equation(s):
// \ula|Mux3~2_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|in2Mux~combout  & (!\control|aluOp [1] $ (((\control|aluOp [0]))))) # (\control|in2Mux~combout  & (\instruction[10]~input_o  & 
// (!\control|aluOp [1] $ (\control|aluOp [0])))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( !\ula|ShiftLeft0~6_combout  & ( (\control|in2Mux~combout  & (\instruction[10]~input_o  & (!\control|aluOp [1] $ (\control|aluOp [0])))) ) ) 
// )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\instruction[10]~input_o ),
	.datad(!\control|aluOp [0]),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~2 .extended_lut = "off";
defparam \ula|Mux3~2 .lut_mask = 64'h04018C2300000000;
defparam \ula|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \ula|Mux2~1 (
// Equation(s):
// \ula|Mux2~1_combout  = ( \control|aluOp [1] & ( (\control|aluOp [2] & !\control|aluOp [3]) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [2]),
	.datac(gnd),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~1 .extended_lut = "off";
defparam \ula|Mux2~1 .lut_mask = 64'h0000000033003300;
defparam \ula|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N48
cyclonev_lcell_comb \ula|Mux0~3 (
// Equation(s):
// \ula|Mux0~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [31] & !\control|in2Mux~combout )) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [31] $ 
// (\control|in2Mux~combout ))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [31] & \control|in2Mux~combout ))))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( (!\control|aluOp [1] & (\control|aluOp [0] & 
// \ulaIn1|ulaIn1MuxOut [31])) # (\control|aluOp [1] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [31]))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~3 .extended_lut = "off";
defparam \ula|Mux0~3 .lut_mask = 64'h161616166A166A16;
defparam \ula|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\control|regWrite~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\memToRegMux|memToRegOutput[31]~28_combout ,\memToRegMux|memToRegOutput[30]~27_combout ,\memToRegMux|memToRegOutput[29]~26_combout ,\memToRegMux|memToRegOutput[28]~25_combout ,\memToRegMux|memToRegOutput[27]~24_combout ,
\memToRegMux|memToRegOutput[26]~23_combout ,\memToRegMux|memToRegOutput[25]~22_combout ,\memToRegMux|memToRegOutput[24]~21_combout ,\memToRegMux|memToRegOutput[23]~20_combout ,\memToRegMux|memToRegOutput[22]~19_combout ,
\memToRegMux|memToRegOutput[21]~18_combout ,\memToRegMux|memToRegOutput[20]~17_combout ,\memToRegMux|memToRegOutput[19]~16_combout ,\memToRegMux|memToRegOutput[18]~15_combout ,\memToRegMux|memToRegOutput[17]~14_combout ,
\memToRegMux|memToRegOutput[16]~13_combout ,\memToRegMux|memToRegOutput[15]~29_combout ,\memToRegMux|memToRegOutput[14]~12_combout ,\memToRegMux|memToRegOutput[13]~11_combout ,\memToRegMux|memToRegOutput[12]~10_combout ,
\memToRegMux|memToRegOutput[11]~33_combout ,\memToRegMux|memToRegOutput[10]~9_combout ,\memToRegMux|memToRegOutput[9]~8_combout ,\memToRegMux|memToRegOutput[8]~7_combout ,\memToRegMux|memToRegOutput[7]~6_combout ,\memToRegMux|memToRegOutput[6]~5_combout ,
\memToRegMux|memToRegOutput[5]~4_combout ,\memToRegMux|memToRegOutput[4]~3_combout ,\memToRegMux|memToRegOutput[3]~2_combout ,\memToRegMux|memToRegOutput[2]~1_combout ,\memToRegMux|memToRegOutput[1]~0_combout ,\memToRegMux|memToRegOutput[0]~37_combout }),
	.portaaddr({\instruction[20]~input_o ,\instruction[19]~input_o ,\instruction[18]~input_o ,\instruction[17]~input_o ,\instruction[16]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\instruction[20]~input_o ,\instruction[19]~input_o ,\instruction[18]~input_o ,\instruction[17]~input_o ,\instruction[16]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "regmem:regmem|altsyncram:regMemory_rtl_0|altsyncram_u2n1:auto_generated|ALTSYNCRAM";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N39
cyclonev_lcell_comb \ulaIn1|Mux15~0 (
// Equation(s):
// \ulaIn1|Mux15~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a15  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\instruction[15]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a15  & ( 
// (\instruction[15]~input_o  & ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(gnd),
	.datac(!\instruction[15]~input_o ),
	.datad(!\control|in1Mux [0]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux15~0 .extended_lut = "off";
defparam \ulaIn1|Mux15~0 .lut_mask = 64'h050F050FAF0FAF0F;
defparam \ulaIn1|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[15] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [15] = ( \ulaIn1|Mux15~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [15]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux15~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [15]) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux32~0_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[15] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[15] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \ulaIn1|ulaIn1MuxOut[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N51
cyclonev_lcell_comb \ula|Mux6~0 (
// Equation(s):
// \ula|Mux6~0_combout  = ( \control|aluOp [1] & ( !\control|aluOp [0] ) )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~0 .extended_lut = "off";
defparam \ula|Mux6~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \ula|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \ula|Mux0~4 (
// Equation(s):
// \ula|Mux0~4_combout  = ( \control|aluOp [3] & ( \ula|Mux6~0_combout  & ( (!\control|aluOp [2] & (\ula|Mux0~3_combout )) # (\control|aluOp [2] & ((\ulaIn1|ulaIn1MuxOut [15]))) ) ) ) # ( !\control|aluOp [3] & ( \ula|Mux6~0_combout  & ( (!\control|aluOp [2] 
// & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( \control|aluOp [3] & ( !\ula|Mux6~0_combout  & ( (\ula|Mux0~3_combout  & !\control|aluOp [2]) ) ) )

	.dataa(!\ula|Mux0~3_combout ),
	.datab(!\control|aluOp [2]),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ulaIn1|ulaIn1MuxOut [15]),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~4 .extended_lut = "off";
defparam \ula|Mux0~4 .lut_mask = 64'h000044440C0C4477;
defparam \ula|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \ulaIn1|Mux30~0 (
// Equation(s):
// \ulaIn1|Mux30~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a30  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a30  & ( (\control|in1Mux [0] 
// & (!\control|in1Mux [1] & \instruction[15]~input_o )) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\control|in1Mux [1]),
	.datad(!\instruction[15]~input_o ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux30~0 .extended_lut = "off";
defparam \ulaIn1|Mux30~0 .lut_mask = 64'h00300030C0F0C0F0;
defparam \ulaIn1|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N21
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[30] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [30] = ( \ulaIn1|Mux30~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [30]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux30~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [30]) ) )

	.dataa(!\ulaIn1|Mux32~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [30]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[30] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[30] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \ulaIn1|ulaIn1MuxOut[30] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\control|regWrite~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\memToRegMux|memToRegOutput[31]~28_combout ,\memToRegMux|memToRegOutput[30]~27_combout ,\memToRegMux|memToRegOutput[29]~26_combout ,\memToRegMux|memToRegOutput[28]~25_combout ,\memToRegMux|memToRegOutput[27]~24_combout ,
\memToRegMux|memToRegOutput[26]~23_combout ,\memToRegMux|memToRegOutput[25]~22_combout ,\memToRegMux|memToRegOutput[24]~21_combout ,\memToRegMux|memToRegOutput[23]~20_combout ,\memToRegMux|memToRegOutput[22]~19_combout ,
\memToRegMux|memToRegOutput[21]~18_combout ,\memToRegMux|memToRegOutput[20]~17_combout ,\memToRegMux|memToRegOutput[19]~16_combout ,\memToRegMux|memToRegOutput[18]~15_combout ,\memToRegMux|memToRegOutput[17]~14_combout ,
\memToRegMux|memToRegOutput[16]~13_combout ,\memToRegMux|memToRegOutput[15]~29_combout ,\memToRegMux|memToRegOutput[14]~12_combout ,\memToRegMux|memToRegOutput[13]~11_combout ,\memToRegMux|memToRegOutput[12]~10_combout ,
\memToRegMux|memToRegOutput[11]~33_combout ,\memToRegMux|memToRegOutput[10]~9_combout ,\memToRegMux|memToRegOutput[9]~8_combout ,\memToRegMux|memToRegOutput[8]~7_combout ,\memToRegMux|memToRegOutput[7]~6_combout ,\memToRegMux|memToRegOutput[6]~5_combout ,
\memToRegMux|memToRegOutput[5]~4_combout ,\memToRegMux|memToRegOutput[4]~3_combout ,\memToRegMux|memToRegOutput[3]~2_combout ,\memToRegMux|memToRegOutput[2]~1_combout ,\memToRegMux|memToRegOutput[1]~0_combout ,\memToRegMux|memToRegOutput[0]~37_combout }),
	.portaaddr({\instruction[20]~input_o ,\instruction[19]~input_o ,\instruction[18]~input_o ,\instruction[17]~input_o ,\instruction[16]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\instruction[25]~input_o ,\instruction[24]~input_o ,\instruction[23]~input_o ,\instruction[22]~input_o ,\instruction[21]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "regmem:regmem|altsyncram:regMemory_rtl_1|altsyncram_u2n1:auto_generated|ALTSYNCRAM";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N54
cyclonev_lcell_comb \ulaIn1|Mux28~0 (
// Equation(s):
// \ulaIn1|Mux28~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a28  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a28  & ( (!\control|in1Mux [1] 
// & (\control|in1Mux [0] & \instruction[15]~input_o )) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(!\control|in1Mux [0]),
	.datac(gnd),
	.datad(!\instruction[15]~input_o ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux28~0 .extended_lut = "off";
defparam \ulaIn1|Mux28~0 .lut_mask = 64'h0022002288AA88AA;
defparam \ulaIn1|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N57
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[28] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [28] = ( \ulaIn1|Mux28~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [28]) ) ) # ( !\ulaIn1|Mux28~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [28] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[28] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[28] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N3
cyclonev_lcell_comb \ulaIn1|Mux24~0 (
// Equation(s):
// \ulaIn1|Mux24~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a24  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a24  & ( 
// (\instruction[15]~input_o  & (\control|in1Mux [0] & !\control|in1Mux [1])) ) )

	.dataa(!\instruction[15]~input_o ),
	.datab(gnd),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux24~0 .extended_lut = "off";
defparam \ulaIn1|Mux24~0 .lut_mask = 64'h05000500F500F500;
defparam \ulaIn1|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[24] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [24] = ( \ulaIn1|Mux24~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [24]) ) ) # ( !\ulaIn1|Mux24~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [24] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [24]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[24] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[24] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \ulaIn1|Mux23~0 (
// Equation(s):
// \ulaIn1|Mux23~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a23  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a23  & ( (\control|in1Mux [0] 
// & (\instruction[15]~input_o  & !\control|in1Mux [1])) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\instruction[15]~input_o ),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux23~0 .extended_lut = "off";
defparam \ulaIn1|Mux23~0 .lut_mask = 64'h05000500AF00AF00;
defparam \ulaIn1|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N33
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[23] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [23] = ( \ulaIn1|Mux23~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [23]) ) ) # ( !\ulaIn1|Mux23~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [23] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[23] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[23] .lut_mask = 64'h5500550055FF55FF;
defparam \ulaIn1|ulaIn1MuxOut[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \ulaIn1|Mux22~0 (
// Equation(s):
// \ulaIn1|Mux22~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a22  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a22  & ( (\control|in1Mux [0] 
// & (!\control|in1Mux [1] & \instruction[15]~input_o )) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\control|in1Mux [1]),
	.datac(gnd),
	.datad(!\instruction[15]~input_o ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux22~0 .extended_lut = "off";
defparam \ulaIn1|Mux22~0 .lut_mask = 64'h0044004488CC88CC;
defparam \ulaIn1|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N45
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[22] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [22] = ( \ulaIn1|Mux22~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [22]) ) ) # ( !\ulaIn1|Mux22~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [22] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[22] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[22] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \ulaIn1|Mux20~0 (
// Equation(s):
// \ulaIn1|Mux20~0_combout  = ( !\control|in1Mux [1] & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a20  & ( (!\control|in1Mux [0]) # (\instruction[15]~input_o ) ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a20  
// & ( (\control|in1Mux [0] & \instruction[15]~input_o ) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction[15]~input_o ),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux20~0 .extended_lut = "off";
defparam \ulaIn1|Mux20~0 .lut_mask = 64'h00550000AAFF0000;
defparam \ulaIn1|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[20] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [20] = ( \ulaIn1|Mux20~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [20]) ) ) # ( !\ulaIn1|Mux20~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [20] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [20]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[20] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[20] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[20] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N33
cyclonev_lcell_comb \ulaIn1|Mux19~0 (
// Equation(s):
// \ulaIn1|Mux19~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a19  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a19  & ( (\control|in1Mux [0] 
// & (\instruction[15]~input_o  & !\control|in1Mux [1])) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\instruction[15]~input_o ),
	.datac(gnd),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux19~0 .extended_lut = "off";
defparam \ulaIn1|Mux19~0 .lut_mask = 64'h11001100BB00BB00;
defparam \ulaIn1|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N39
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[19] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [19] = ( \ulaIn1|Mux19~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [19]) ) ) # ( !\ulaIn1|Mux19~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [19] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[19] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[19] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[19] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \ulaIn1|Mux17~0 (
// Equation(s):
// \ulaIn1|Mux17~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a17  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a17  & ( 
// (\instruction[15]~input_o  & (\control|in1Mux [0] & !\control|in1Mux [1])) ) )

	.dataa(gnd),
	.datab(!\instruction[15]~input_o ),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux17~0 .extended_lut = "off";
defparam \ulaIn1|Mux17~0 .lut_mask = 64'h03000300F300F300;
defparam \ulaIn1|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N45
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[17] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [17] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux17~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux17~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [17]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[17] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[17] .lut_mask = 64'h00FF00FF33333333;
defparam \ulaIn1|ulaIn1MuxOut[17] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N12
cyclonev_lcell_comb \ulaIn1|Mux16~0 (
// Equation(s):
// \ulaIn1|Mux16~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a16  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a16  & ( 
// (\instruction[15]~input_o  & (\control|in1Mux [0] & !\control|in1Mux [1])) ) )

	.dataa(gnd),
	.datab(!\instruction[15]~input_o ),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux16~0 .extended_lut = "off";
defparam \ulaIn1|Mux16~0 .lut_mask = 64'h03000300F300F300;
defparam \ulaIn1|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N15
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[16] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [16] = ( \ulaIn1|Mux16~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [16]) ) ) # ( !\ulaIn1|Mux16~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [16] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [16]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[16] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[16] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N57
cyclonev_lcell_comb \ulaIn1|Mux7~0 (
// Equation(s):
// \ulaIn1|Mux7~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a7  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\instruction[7]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a7  & ( (\instruction[7]~input_o  & 
// ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\instruction[7]~input_o ),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux7~0 .extended_lut = "off";
defparam \ulaIn1|Mux7~0 .lut_mask = 64'h050F050FAF0FAF0F;
defparam \ulaIn1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N33
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[7] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [7] = ( \ulaIn1|Mux7~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [7]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux7~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[7] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[7] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N30
cyclonev_lcell_comb \ula|Add0~143 (
// Equation(s):
// \ula|Add0~143_cout  = CARRY(( \control|aluOp [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ula|Add0~143_cout ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~143 .extended_lut = "off";
defparam \ula|Add0~143 .lut_mask = 64'h0000000000000F0F;
defparam \ula|Add0~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N33
cyclonev_lcell_comb \ula|Add0~3 (
// Equation(s):
// \ula|Add0~3_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [0]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (\control|in2Mux~combout  & (\instruction[6]~input_o )) ) + ( 
// \ula|Add0~143_cout  ))
// \ula|Add0~4  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [0]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (\control|in2Mux~combout  & (\instruction[6]~input_o )) ) + ( 
// \ula|Add0~143_cout  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\instruction[6]~input_o ),
	.datad(!\ulaIn1|ulaIn1MuxOut [0]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(\ula|Add0~143_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~3_sumout ),
	.cout(\ula|Add0~4 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~3 .extended_lut = "off";
defparam \ula|Add0~3 .lut_mask = 64'h0000FA50000033CC;
defparam \ula|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \ula|Add0~8 (
// Equation(s):
// \ula|Add0~8_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [1]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ))) # (\control|in2Mux~combout  & (\instruction[7]~input_o )) ) + ( \ula|Add0~4  ))
// \ula|Add0~9  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [1]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ))) # (\control|in2Mux~combout  & (\instruction[7]~input_o )) ) + ( \ula|Add0~4  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\instruction[7]~input_o ),
	.datad(!\ulaIn1|ulaIn1MuxOut [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(\ula|Add0~4 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~8_sumout ),
	.cout(\ula|Add0~9 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~8 .extended_lut = "off";
defparam \ula|Add0~8 .lut_mask = 64'h0000FA50000033CC;
defparam \ula|Add0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N39
cyclonev_lcell_comb \ula|Add0~12 (
// Equation(s):
// \ula|Add0~12_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [2]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ))) # (\control|in2Mux~combout  & (\instruction[8]~input_o )) ) + ( \ula|Add0~9  ))
// \ula|Add0~13  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [2]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ))) # (\control|in2Mux~combout  & (\instruction[8]~input_o )) ) + ( \ula|Add0~9  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\instruction[8]~input_o ),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(\ula|Add0~9 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~12_sumout ),
	.cout(\ula|Add0~13 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~12 .extended_lut = "off";
defparam \ula|Add0~12 .lut_mask = 64'h0000FA50000033CC;
defparam \ula|Add0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N42
cyclonev_lcell_comb \ula|Add0~16 (
// Equation(s):
// \ula|Add0~16_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [3]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ))) # (\control|in2Mux~combout  & (\instruction[9]~input_o )) ) + ( \ula|Add0~13  ))
// \ula|Add0~17  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [3]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ))) # (\control|in2Mux~combout  & (\instruction[9]~input_o )) ) + ( \ula|Add0~13  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\instruction[9]~input_o ),
	.datad(!\ulaIn1|ulaIn1MuxOut [3]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(\ula|Add0~13 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~16_sumout ),
	.cout(\ula|Add0~17 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~16 .extended_lut = "off";
defparam \ula|Add0~16 .lut_mask = 64'h0000FA50000033CC;
defparam \ula|Add0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N45
cyclonev_lcell_comb \ula|Add0~20 (
// Equation(s):
// \ula|Add0~20_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [4]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ))) # (\control|in2Mux~combout  & (\instruction[10]~input_o )) ) + ( \ula|Add0~17  ))
// \ula|Add0~21  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [4]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ))) # (\control|in2Mux~combout  & (\instruction[10]~input_o )) ) + ( \ula|Add0~17  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\instruction[10]~input_o ),
	.datad(!\ulaIn1|ulaIn1MuxOut [4]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(\ula|Add0~17 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~20_sumout ),
	.cout(\ula|Add0~21 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~20 .extended_lut = "off";
defparam \ula|Add0~20 .lut_mask = 64'h0000FA50000033CC;
defparam \ula|Add0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N48
cyclonev_lcell_comb \ula|Add0~24 (
// Equation(s):
// \ula|Add0~24_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [5]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a5 ) ) + ( \ula|Add0~21  ))
// \ula|Add0~25  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [5]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a5 ) ) + ( \ula|Add0~21  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a5 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~21 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~24_sumout ),
	.cout(\ula|Add0~25 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~24 .extended_lut = "off";
defparam \ula|Add0~24 .lut_mask = 64'h0000F5F5000033CC;
defparam \ula|Add0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N51
cyclonev_lcell_comb \ula|Add0~28 (
// Equation(s):
// \ula|Add0~28_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [6]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ) ) + ( \ula|Add0~25  ))
// \ula|Add0~29  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [6]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ) ) + ( \ula|Add0~25  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [6]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(\ula|Add0~25 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~28_sumout ),
	.cout(\ula|Add0~29 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~28 .extended_lut = "off";
defparam \ula|Add0~28 .lut_mask = 64'h0000FF55000033CC;
defparam \ula|Add0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \ula|Add0~32 (
// Equation(s):
// \ula|Add0~32_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [7]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ) ) + ( \ula|Add0~29  ))
// \ula|Add0~33  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [7]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ) ) + ( \ula|Add0~29  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~29 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~32_sumout ),
	.cout(\ula|Add0~33 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~32 .extended_lut = "off";
defparam \ula|Add0~32 .lut_mask = 64'h0000F5F5000033CC;
defparam \ula|Add0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N57
cyclonev_lcell_comb \ula|Add0~36 (
// Equation(s):
// \ula|Add0~36_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [8]) ) + ( \ula|Add0~33  ))
// \ula|Add0~37  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [8]) ) + ( \ula|Add0~33  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~33 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~36_sumout ),
	.cout(\ula|Add0~37 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~36 .extended_lut = "off";
defparam \ula|Add0~36 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \ula|Add0~40 (
// Equation(s):
// \ula|Add0~40_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [9]) ) + ( \ula|Add0~37  ))
// \ula|Add0~41  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [9]) ) + ( \ula|Add0~37  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [9]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~37 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~40_sumout ),
	.cout(\ula|Add0~41 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~40 .extended_lut = "off";
defparam \ula|Add0~40 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N3
cyclonev_lcell_comb \ula|Add0~44 (
// Equation(s):
// \ula|Add0~44_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [10]) ) + ( \ula|Add0~41  ))
// \ula|Add0~45  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [10]) ) + ( \ula|Add0~41  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~41 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~44_sumout ),
	.cout(\ula|Add0~45 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~44 .extended_lut = "off";
defparam \ula|Add0~44 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \ula|Add0~53 (
// Equation(s):
// \ula|Add0~53_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [11]) ) + ( \ula|Add0~45  ))
// \ula|Add0~54  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [11]) ) + ( \ula|Add0~45  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~45 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~53_sumout ),
	.cout(\ula|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~53 .extended_lut = "off";
defparam \ula|Add0~53 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N9
cyclonev_lcell_comb \ula|Add0~58 (
// Equation(s):
// \ula|Add0~58_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [12]) ) + ( \ula|Add0~54  ))
// \ula|Add0~59  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [12]) ) + ( \ula|Add0~54  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~58_sumout ),
	.cout(\ula|Add0~59 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~58 .extended_lut = "off";
defparam \ula|Add0~58 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \ula|Add0~62 (
// Equation(s):
// \ula|Add0~62_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [13]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ) ) + ( \ula|Add0~59  ))
// \ula|Add0~63  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [13]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ) ) + ( \ula|Add0~59  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~59 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~62_sumout ),
	.cout(\ula|Add0~63 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~62 .extended_lut = "off";
defparam \ula|Add0~62 .lut_mask = 64'h0000F5F5000033CC;
defparam \ula|Add0~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N15
cyclonev_lcell_comb \ula|Add0~66 (
// Equation(s):
// \ula|Add0~66_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [14]) ) + ( \ula|Add0~63  ))
// \ula|Add0~67  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [14]) ) + ( \ula|Add0~63  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [14]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~63 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~66_sumout ),
	.cout(\ula|Add0~67 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~66 .extended_lut = "off";
defparam \ula|Add0~66 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \ula|Add0~73 (
// Equation(s):
// \ula|Add0~73_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [15]) ) + ( \ula|Add0~67  ))
// \ula|Add0~74  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [15]) ) + ( \ula|Add0~67  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~67 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~73_sumout ),
	.cout(\ula|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~73 .extended_lut = "off";
defparam \ula|Add0~73 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \ula|Add0~78 (
// Equation(s):
// \ula|Add0~78_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [16]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ) ) + ( \ula|Add0~74  ))
// \ula|Add0~79  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [16]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ) ) + ( \ula|Add0~74  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~78_sumout ),
	.cout(\ula|Add0~79 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~78 .extended_lut = "off";
defparam \ula|Add0~78 .lut_mask = 64'h0000F5F5000033CC;
defparam \ula|Add0~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \ula|Add0~82 (
// Equation(s):
// \ula|Add0~82_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [17]) ) + ( \ula|Add0~79  ))
// \ula|Add0~83  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [17]) ) + ( \ula|Add0~79  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~79 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~82_sumout ),
	.cout(\ula|Add0~83 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~82 .extended_lut = "off";
defparam \ula|Add0~82 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N27
cyclonev_lcell_comb \ula|Add0~86 (
// Equation(s):
// \ula|Add0~86_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [18]) ) + ( \ula|Add0~83  ))
// \ula|Add0~87  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [18]) ) + ( \ula|Add0~83  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~83 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~86_sumout ),
	.cout(\ula|Add0~87 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~86 .extended_lut = "off";
defparam \ula|Add0~86 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \ula|Add0~90 (
// Equation(s):
// \ula|Add0~90_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [19]) ) + ( \ula|Add0~87  ))
// \ula|Add0~91  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [19]) ) + ( \ula|Add0~87  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~87 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~90_sumout ),
	.cout(\ula|Add0~91 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~90 .extended_lut = "off";
defparam \ula|Add0~90 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \ula|Add0~94 (
// Equation(s):
// \ula|Add0~94_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [20]) ) + ( \ula|Add0~91  ))
// \ula|Add0~95  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [20]) ) + ( \ula|Add0~91  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [20]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~91 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~94_sumout ),
	.cout(\ula|Add0~95 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~94 .extended_lut = "off";
defparam \ula|Add0~94 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \ula|Add0~98 (
// Equation(s):
// \ula|Add0~98_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [21]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ) ) + ( \ula|Add0~95  ))
// \ula|Add0~99  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [21]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ) ) + ( \ula|Add0~95  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~95 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~98_sumout ),
	.cout(\ula|Add0~99 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~98 .extended_lut = "off";
defparam \ula|Add0~98 .lut_mask = 64'h0000F5F5000033CC;
defparam \ula|Add0~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N39
cyclonev_lcell_comb \ula|Add0~102 (
// Equation(s):
// \ula|Add0~102_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [22]) ) + ( \ula|Add0~99  ))
// \ula|Add0~103  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [22]) ) + ( \ula|Add0~99  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~99 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~102_sumout ),
	.cout(\ula|Add0~103 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~102 .extended_lut = "off";
defparam \ula|Add0~102 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \ula|Add0~106 (
// Equation(s):
// \ula|Add0~106_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [23]) ) + ( \ula|Add0~103  ))
// \ula|Add0~107  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [23]) ) + ( \ula|Add0~103  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [23]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~103 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~106_sumout ),
	.cout(\ula|Add0~107 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~106 .extended_lut = "off";
defparam \ula|Add0~106 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N45
cyclonev_lcell_comb \ula|Add0~110 (
// Equation(s):
// \ula|Add0~110_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [24]) ) + ( \ula|Add0~107  ))
// \ula|Add0~111  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [24]) ) + ( \ula|Add0~107  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [24]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~107 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~110_sumout ),
	.cout(\ula|Add0~111 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~110 .extended_lut = "off";
defparam \ula|Add0~110 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \ula|Add0~114 (
// Equation(s):
// \ula|Add0~114_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [25]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ) ) + ( \ula|Add0~111  ))
// \ula|Add0~115  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [25]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ) ) + ( \ula|Add0~111  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~111 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~114_sumout ),
	.cout(\ula|Add0~115 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~114 .extended_lut = "off";
defparam \ula|Add0~114 .lut_mask = 64'h0000F5F5000033CC;
defparam \ula|Add0~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N51
cyclonev_lcell_comb \ula|Add0~118 (
// Equation(s):
// \ula|Add0~118_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [26]) ) + ( \ula|Add0~115  ))
// \ula|Add0~119  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [26]) ) + ( \ula|Add0~115  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [26]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~115 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~118_sumout ),
	.cout(\ula|Add0~119 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~118 .extended_lut = "off";
defparam \ula|Add0~118 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \ula|Add0~122 (
// Equation(s):
// \ula|Add0~122_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [27]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ) ) + ( \ula|Add0~119  ))
// \ula|Add0~123  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [27]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ) ) + ( \ula|Add0~119  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(\ula|Add0~119 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~122_sumout ),
	.cout(\ula|Add0~123 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~122 .extended_lut = "off";
defparam \ula|Add0~122 .lut_mask = 64'h0000FF5500003C3C;
defparam \ula|Add0~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N57
cyclonev_lcell_comb \ula|Add0~126 (
// Equation(s):
// \ula|Add0~126_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [28]) ) + ( \ula|Add0~123  ))
// \ula|Add0~127  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [28]) ) + ( \ula|Add0~123  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~123 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~126_sumout ),
	.cout(\ula|Add0~127 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~126 .extended_lut = "off";
defparam \ula|Add0~126 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N0
cyclonev_lcell_comb \ula|Add0~130 (
// Equation(s):
// \ula|Add0~130_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [29]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ) ) + ( \ula|Add0~127  ))
// \ula|Add0~131  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [29]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ) ) + ( \ula|Add0~127  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~127 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~130_sumout ),
	.cout(\ula|Add0~131 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~130 .extended_lut = "off";
defparam \ula|Add0~130 .lut_mask = 64'h0000F3F3000055AA;
defparam \ula|Add0~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N3
cyclonev_lcell_comb \ula|Add0~134 (
// Equation(s):
// \ula|Add0~134_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [30]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ) ) + ( \ula|Add0~131  ))
// \ula|Add0~135  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [30]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ) ) + ( \ula|Add0~131  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(\ula|Add0~131 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~134_sumout ),
	.cout(\ula|Add0~135 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~134 .extended_lut = "off";
defparam \ula|Add0~134 .lut_mask = 64'h0000FF3300005A5A;
defparam \ula|Add0~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N6
cyclonev_lcell_comb \ula|Add0~138 (
// Equation(s):
// \ula|Add0~138_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ) ) + ( !\ulaIn1|ulaIn1MuxOut [31] $ (!\control|aluOp [0]) ) + ( \ula|Add0~135  ))

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\control|aluOp [0]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~135 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~138_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~138 .extended_lut = "off";
defparam \ula|Add0~138 .lut_mask = 64'h0000A5A5000000CC;
defparam \ula|Add0~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb \ula|Mux22~4 (
// Equation(s):
// \ula|Mux22~4_combout  = ( \control|aluOp [1] & ( \control|aluOp [2] ) )

	.dataa(gnd),
	.datab(!\control|aluOp [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~4 .extended_lut = "off";
defparam \ula|Mux22~4 .lut_mask = 64'h0000000033333333;
defparam \ula|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N9
cyclonev_lcell_comb \ula|Mux4~6 (
// Equation(s):
// \ula|Mux4~6_combout  = ( \ula|Mux22~4_combout  & ( !\control|aluOp [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~6 .extended_lut = "off";
defparam \ula|Mux4~6 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ula|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \ula|Mux15~7 (
// Equation(s):
// \ula|Mux15~7_combout  = ( !\ula|ShiftLeft0~6_combout  & ( !\control|aluOp [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~7 .extended_lut = "off";
defparam \ula|Mux15~7 .lut_mask = 64'hFF00FF0000000000;
defparam \ula|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N57
cyclonev_lcell_comb \ula|Mux0~0 (
// Equation(s):
// \ula|Mux0~0_combout  = ( !\control|aluOp [2] & ( !\control|aluOp [0] $ (\control|aluOp [1]) ) )

	.dataa(!\control|aluOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~0 .extended_lut = "off";
defparam \ula|Mux0~0 .lut_mask = 64'hAA55AA5500000000;
defparam \ula|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \ula|ShiftRight0~11 (
// Equation(s):
// \ula|ShiftRight0~11_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a2  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a3  & ( (!\instruction[9]~input_o  & (!\instruction[8]~input_o  & \control|in2Mux~combout )) ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a2  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a3  & ( (!\instruction[9]~input_o  & (!\instruction[8]~input_o  & \control|in2Mux~combout )) ) ) ) # ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a2  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a3  & ( (!\instruction[9]~input_o  & (!\instruction[8]~input_o  & \control|in2Mux~combout )) ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a2  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a3  & ( (!\control|in2Mux~combout ) # ((!\instruction[9]~input_o  & !\instruction[8]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\instruction[9]~input_o ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\control|in2Mux~combout ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~11 .extended_lut = "off";
defparam \ula|ShiftRight0~11 .lut_mask = 64'hFFC000C000C000C0;
defparam \ula|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N45
cyclonev_lcell_comb \ula|Mux0~1 (
// Equation(s):
// \ula|Mux0~1_combout  = ( \ula|Mux28~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftRight1~4_combout  & \ula|ShiftRight0~11_combout )) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftRight1~4_combout ),
	.datad(!\ula|ShiftRight0~11_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux28~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~1 .extended_lut = "off";
defparam \ula|Mux0~1 .lut_mask = 64'h00000000000C000C;
defparam \ula|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[0]~2 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[0]~2_combout  = ( \instruction[6]~input_o  & ( (\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ) # (\control|in2Mux~combout ) ) ) # ( !\instruction[6]~input_o  & ( (!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\instruction[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[0]~2 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[0]~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn2|ulaIn2MuxOut[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \ula|ShiftLeft0~10 (
// Equation(s):
// \ula|ShiftLeft0~10_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [0] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [3]),
	.datac(!\ulaIn1|ulaIn1MuxOut [2]),
	.datad(!\ulaIn1|ulaIn1MuxOut [0]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~10 .extended_lut = "off";
defparam \ula|ShiftLeft0~10 .lut_mask = 64'h333355550F0F00FF;
defparam \ula|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \ula|ShiftLeft0~33 (
// Equation(s):
// \ula|ShiftLeft0~33_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [14]),
	.datab(!\ulaIn1|ulaIn1MuxOut [15]),
	.datac(!\ulaIn1|ulaIn1MuxOut [13]),
	.datad(!\ulaIn1|ulaIn1MuxOut [12]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~33 .extended_lut = "off";
defparam \ula|ShiftLeft0~33 .lut_mask = 64'h33330F0F555500FF;
defparam \ula|ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \ula|ShiftLeft0~17 (
// Equation(s):
// \ula|ShiftLeft0~17_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [7]),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ulaIn1|ulaIn1MuxOut [6]),
	.datad(!\ulaIn1|ulaIn1MuxOut [5]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~17 .extended_lut = "off";
defparam \ula|ShiftLeft0~17 .lut_mask = 64'h555500FF0F0F3333;
defparam \ula|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \ula|ShiftLeft0~25 (
// Equation(s):
// \ula|ShiftLeft0~25_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [9]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\ulaIn1|ulaIn1MuxOut [11]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~25 .extended_lut = "off";
defparam \ula|ShiftLeft0~25 .lut_mask = 64'h00FF55550F0F3333;
defparam \ula|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \ula|ShiftLeft0~34 (
// Equation(s):
// \ula|ShiftLeft0~34_combout  = ( \ula|ShiftLeft0~17_combout  & ( \ula|ShiftLeft0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~33_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftLeft0~10_combout ))) ) ) ) # ( !\ula|ShiftLeft0~17_combout  & ( \ula|ShiftLeft0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # 
// (\ula|ShiftLeft0~33_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~10_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( \ula|ShiftLeft0~17_combout  & ( !\ula|ShiftLeft0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout 
//  & (((\ula|ShiftLeft0~33_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftLeft0~10_combout ))) ) ) ) # ( !\ula|ShiftLeft0~17_combout  & ( 
// !\ula|ShiftLeft0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~33_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~10_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~3_combout 
// )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftLeft0~10_combout ),
	.datac(!\ula|ShiftLeft0~33_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftLeft0~17_combout ),
	.dataf(!\ula|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~34 .extended_lut = "off";
defparam \ula|ShiftLeft0~34 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \ula|ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \ula|ShiftLeft0~43 (
// Equation(s):
// \ula|ShiftLeft0~43_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(!\ulaIn1|ulaIn1MuxOut [23]),
	.datad(!\ulaIn1|ulaIn1MuxOut [22]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~43 .extended_lut = "off";
defparam \ula|ShiftLeft0~43 .lut_mask = 64'h0F0F555500FF3333;
defparam \ula|ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N6
cyclonev_lcell_comb \ula|ShiftLeft0~47 (
// Equation(s):
// \ula|ShiftLeft0~47_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [24]),
	.datab(!\ulaIn1|ulaIn1MuxOut [25]),
	.datac(!\ulaIn1|ulaIn1MuxOut [27]),
	.datad(!\ulaIn1|ulaIn1MuxOut [26]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~47 .extended_lut = "off";
defparam \ula|ShiftLeft0~47 .lut_mask = 64'h0F0F333300FF5555;
defparam \ula|ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \ula|ShiftLeft0~49 (
// Equation(s):
// \ula|ShiftLeft0~49_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [30] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ulaIn1|ulaIn1MuxOut [30]),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\ulaIn1|ulaIn1MuxOut [28]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~49 .extended_lut = "off";
defparam \ula|ShiftLeft0~49 .lut_mask = 64'h55550F0F333300FF;
defparam \ula|ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \ula|ShiftLeft0~39 (
// Equation(s):
// \ula|ShiftLeft0~39_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~39 .extended_lut = "off";
defparam \ula|ShiftLeft0~39 .lut_mask = 64'h00FF0F0F55553333;
defparam \ula|ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \ula|ShiftLeft0~50 (
// Equation(s):
// \ula|ShiftLeft0~50_combout  = ( \ula|ShiftLeft0~49_combout  & ( \ula|ShiftLeft0~39_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~47_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftLeft0~43_combout ))) ) ) ) # ( !\ula|ShiftLeft0~49_combout  & ( \ula|ShiftLeft0~39_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~47_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout 
// )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftLeft0~43_combout ))) ) ) ) # ( \ula|ShiftLeft0~49_combout  & ( !\ula|ShiftLeft0~39_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~47_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~43_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( !\ula|ShiftLeft0~49_combout  & ( 
// !\ula|ShiftLeft0~39_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~47_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~43_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout 
// )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftLeft0~43_combout ),
	.datac(!\ula|ShiftLeft0~47_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftLeft0~49_combout ),
	.dataf(!\ula|ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~50 .extended_lut = "off";
defparam \ula|ShiftLeft0~50 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \ula|ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \ula|Mux0~2 (
// Equation(s):
// \ula|Mux0~2_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~50_combout  & ( (\ula|Mux15~7_combout  & (((\ula|Mux0~0_combout  & \ula|ShiftLeft0~34_combout )) # (\ula|Mux0~1_combout ))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( 
// \ula|ShiftLeft0~50_combout  & ( (\ula|Mux15~7_combout  & ((\ula|Mux0~1_combout ) # (\ula|Mux0~0_combout ))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~50_combout  & ( (\ula|Mux15~7_combout  & (((\ula|Mux0~0_combout  & 
// \ula|ShiftLeft0~34_combout )) # (\ula|Mux0~1_combout ))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~50_combout  & ( (\ula|Mux15~7_combout  & \ula|Mux0~1_combout ) ) ) )

	.dataa(!\ula|Mux15~7_combout ),
	.datab(!\ula|Mux0~0_combout ),
	.datac(!\ula|Mux0~1_combout ),
	.datad(!\ula|ShiftLeft0~34_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~2 .extended_lut = "off";
defparam \ula|Mux0~2 .lut_mask = 64'h0505051515150515;
defparam \ula|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N48
cyclonev_lcell_comb \memToRegMux|memToRegOutput[31]~28 (
// Equation(s):
// \memToRegMux|memToRegOutput[31]~28_combout  = ( \ula|Mux0~2_combout  & ( \ula|Mux15~8_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux0~2_combout  & ( \ula|Mux15~8_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( \ula|Mux0~2_combout  & ( 
// !\ula|Mux15~8_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux0~2_combout  & ( !\ula|Mux15~8_combout  & ( (!\control|Decoder1~0_combout  & (((\ula|Add0~138_sumout  & \ula|Mux4~6_combout )) # (\ula|Mux0~4_combout ))) ) ) )

	.dataa(!\ula|Mux0~4_combout ),
	.datab(!\ula|Add0~138_sumout ),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|Mux4~6_combout ),
	.datae(!\ula|Mux0~2_combout ),
	.dataf(!\ula|Mux15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[31]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[31]~28 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[31]~28 .lut_mask = 64'h5070F0F0F0F0F0F0;
defparam \memToRegMux|memToRegOutput[31]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N15
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[1]~1 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[1]~1_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( (!\control|in2Mux~combout ) # (\instruction[7]~input_o ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( (\instruction[7]~input_o  & 
// \control|in2Mux~combout ) ) )

	.dataa(!\instruction[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[1]~1 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[1]~1 .lut_mask = 64'h00550055FF55FF55;
defparam \ulaIn2|ulaIn2MuxOut[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \ula|ShiftLeft0~9 (
// Equation(s):
// \ula|ShiftLeft0~9_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [1] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [2])) # 
// (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [0]))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [2]),
	.datab(!\ulaIn1|ulaIn1MuxOut [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [0]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~9 .extended_lut = "off";
defparam \ula|ShiftLeft0~9 .lut_mask = 64'h505F505F30303030;
defparam \ula|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \ula|ShiftLeft0~23 (
// Equation(s):
// \ula|ShiftLeft0~23_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [8]),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ulaIn1|ulaIn1MuxOut [7]),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~23 .extended_lut = "off";
defparam \ula|ShiftLeft0~23 .lut_mask = 64'h00FF555533330F0F;
defparam \ula|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \ula|ShiftLeft0~31 (
// Equation(s):
// \ula|ShiftLeft0~31_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [11]),
	.datab(!\ulaIn1|ulaIn1MuxOut [14]),
	.datac(!\ulaIn1|ulaIn1MuxOut [13]),
	.datad(!\ulaIn1|ulaIn1MuxOut [12]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~31 .extended_lut = "off";
defparam \ula|ShiftLeft0~31 .lut_mask = 64'h333300FF0F0F5555;
defparam \ula|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \ula|ShiftLeft0~15 (
// Equation(s):
// \ula|ShiftLeft0~15_combout  = ( \ulaIn1|ulaIn1MuxOut [3] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [5]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [3] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [5] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [3] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [6])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [4]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [3] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [6])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [4]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [5]),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [4]),
	.datae(!\ulaIn1|ulaIn1MuxOut [3]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~15 .extended_lut = "off";
defparam \ula|ShiftLeft0~15 .lut_mask = 64'h303F303F50505F5F;
defparam \ula|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N24
cyclonev_lcell_comb \ula|ShiftLeft0~32 (
// Equation(s):
// \ula|ShiftLeft0~32_combout  = ( \ula|ShiftLeft0~31_combout  & ( \ula|ShiftLeft0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~23_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftLeft0~9_combout ))) ) ) ) # ( !\ula|ShiftLeft0~31_combout  & ( \ula|ShiftLeft0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~23_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~9_combout )))) ) ) ) # ( \ula|ShiftLeft0~31_combout  & ( !\ula|ShiftLeft0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout 
//  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~23_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~9_combout )))) ) ) ) # ( 
// !\ula|ShiftLeft0~31_combout  & ( !\ula|ShiftLeft0~15_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~23_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~9_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftLeft0~9_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftLeft0~23_combout ),
	.datae(!\ula|ShiftLeft0~31_combout ),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~32 .extended_lut = "off";
defparam \ula|ShiftLeft0~32 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \ula|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \ula|ShiftLeft0~38 (
// Equation(s):
// \ula|ShiftLeft0~38_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [15]),
	.datab(!\ulaIn1|ulaIn1MuxOut [17]),
	.datac(!\ulaIn1|ulaIn1MuxOut [16]),
	.datad(!\ulaIn1|ulaIn1MuxOut [18]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~38 .extended_lut = "off";
defparam \ula|ShiftLeft0~38 .lut_mask = 64'h00FF0F0F33335555;
defparam \ula|ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \ula|ShiftLeft0~42 (
// Equation(s):
// \ula|ShiftLeft0~42_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [20]),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~42 .extended_lut = "off";
defparam \ula|ShiftLeft0~42 .lut_mask = 64'h0F0F5555333300FF;
defparam \ula|ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \ula|Mux1~0 (
// Equation(s):
// \ula|Mux1~0_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [30] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [27]),
	.datab(!\ulaIn1|ulaIn1MuxOut [30]),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn1|ulaIn1MuxOut [29]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~0 .extended_lut = "off";
defparam \ula|Mux1~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \ula|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N12
cyclonev_lcell_comb \ula|ShiftLeft0~46 (
// Equation(s):
// \ula|ShiftLeft0~46_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [24]),
	.datab(!\ulaIn1|ulaIn1MuxOut [25]),
	.datac(!\ulaIn1|ulaIn1MuxOut [26]),
	.datad(!\ulaIn1|ulaIn1MuxOut [23]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~46 .extended_lut = "off";
defparam \ula|ShiftLeft0~46 .lut_mask = 64'h0F0F5555333300FF;
defparam \ula|ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N54
cyclonev_lcell_comb \ula|Mux1~1 (
// Equation(s):
// \ula|Mux1~1_combout  = ( \ula|Mux1~0_combout  & ( \ula|ShiftLeft0~46_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~42_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftLeft0~38_combout ))) ) ) ) # ( !\ula|Mux1~0_combout  & ( \ula|ShiftLeft0~46_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  
// & ((\ula|ShiftLeft0~42_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~38_combout )))) ) ) ) # ( \ula|Mux1~0_combout  & ( !\ula|ShiftLeft0~46_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~42_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~38_combout )))) ) ) ) # ( !\ula|Mux1~0_combout  & ( !\ula|ShiftLeft0~46_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~42_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~38_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftLeft0~38_combout ),
	.datad(!\ula|ShiftLeft0~42_combout ),
	.datae(!\ula|Mux1~0_combout ),
	.dataf(!\ula|ShiftLeft0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~1 .extended_lut = "off";
defparam \ula|Mux1~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \ula|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \ula|Mux1~2 (
// Equation(s):
// \ula|Mux1~2_combout  = ( \ula|ShiftLeft0~32_combout  & ( \ula|Mux1~1_combout  & ( (\ula|Mux3~1_combout  & (((\ula|Mux3~0_combout ) # (\ula|Mux3~2_combout )) # (\ula|Mux14~6_combout ))) ) ) ) # ( !\ula|ShiftLeft0~32_combout  & ( \ula|Mux1~1_combout  & ( 
// (\ula|Mux3~1_combout  & ((\ula|Mux3~0_combout ) # (\ula|Mux14~6_combout ))) ) ) ) # ( \ula|ShiftLeft0~32_combout  & ( !\ula|Mux1~1_combout  & ( (\ula|Mux3~1_combout  & ((\ula|Mux3~2_combout ) # (\ula|Mux14~6_combout ))) ) ) ) # ( 
// !\ula|ShiftLeft0~32_combout  & ( !\ula|Mux1~1_combout  & ( (\ula|Mux3~1_combout  & \ula|Mux14~6_combout ) ) ) )

	.dataa(!\ula|Mux3~1_combout ),
	.datab(!\ula|Mux14~6_combout ),
	.datac(!\ula|Mux3~2_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(!\ula|ShiftLeft0~32_combout ),
	.dataf(!\ula|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~2 .extended_lut = "off";
defparam \ula|Mux1~2 .lut_mask = 64'h1111151511551555;
defparam \ula|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \ula|ShiftRight0~39 (
// Equation(s):
// \ula|ShiftRight0~39_combout  = ( \ula|ShiftRight0~11_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ula|ShiftRight0~11_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( 
// \ula|ShiftRight0~11_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [30])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( !\ula|ShiftRight0~11_combout  & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [30]),
	.datab(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(gnd),
	.datae(!\ula|ShiftRight0~11_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~39 .extended_lut = "off";
defparam \ula|ShiftRight0~39 .lut_mask = 64'h0F0F47470F0F0F0F;
defparam \ula|ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N27
cyclonev_lcell_comb \ula|Mux1~3 (
// Equation(s):
// \ula|Mux1~3_combout  = ( \control|in2Mux~combout  & ( \control|aluOp [1] & ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [30]) ) ) ) # ( !\control|in2Mux~combout  & ( \control|aluOp [1] & ( (!\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [30] $ 
// (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ))) # (\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [30] & !\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 )) ) ) ) # ( \control|in2Mux~combout  & ( !\control|aluOp [1] & ( (\control|aluOp [0] & 
// \ulaIn1|ulaIn1MuxOut [30]) ) ) ) # ( !\control|in2Mux~combout  & ( !\control|aluOp [1] & ( (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [30] & \regmem|regMemory_rtl_1|auto_generated|ram_block1a30 )) # (\control|aluOp [0] & 
// ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ) # (\ulaIn1|ulaIn1MuxOut [30]))) ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~3 .extended_lut = "off";
defparam \ula|Mux1~3 .lut_mask = 64'h033F03033CC03C3C;
defparam \ula|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \ula|Mux1~4 (
// Equation(s):
// \ula|Mux1~4_combout  = ( \ula|Mux14~8_combout  & ( \ula|Mux1~3_combout  & ( (\ulaIn1|ulaIn1MuxOut [14] & \ula|Mux9~1_combout ) ) ) ) # ( !\ula|Mux14~8_combout  & ( \ula|Mux1~3_combout  & ( \ula|Mux9~1_combout  ) ) ) # ( \ula|Mux14~8_combout  & ( 
// !\ula|Mux1~3_combout  & ( (\ulaIn1|ulaIn1MuxOut [14] & \ula|Mux9~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [14]),
	.datac(gnd),
	.datad(!\ula|Mux9~1_combout ),
	.datae(!\ula|Mux14~8_combout ),
	.dataf(!\ula|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~4 .extended_lut = "off";
defparam \ula|Mux1~4 .lut_mask = 64'h0000003300FF0033;
defparam \ula|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \ula|ShiftRight0~2 (
// Equation(s):
// \ula|ShiftRight0~2_combout  = ( \ulaIn1|ulaIn1MuxOut [31] & ( ((!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (\control|in2Mux~combout  & (\instruction[6]~input_o ))) # (\ulaIn1|ulaIn1MuxOut [30]) ) ) 
// # ( !\ulaIn1|ulaIn1MuxOut [31] & ( (\ulaIn1|ulaIn1MuxOut [30] & ((!\control|in2Mux~combout  & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (\control|in2Mux~combout  & (!\instruction[6]~input_o )))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\instruction[6]~input_o ),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~2 .extended_lut = "off";
defparam \ula|ShiftRight0~2 .lut_mask = 64'h0E040E041FBF1FBF;
defparam \ula|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N27
cyclonev_lcell_comb \ula|ShiftRight1~16 (
// Equation(s):
// \ula|ShiftRight1~16_combout  = ( \ula|ShiftRight0~11_combout  & ( (\ula|ShiftRight0~2_combout  & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~2_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~16 .extended_lut = "off";
defparam \ula|ShiftRight1~16 .lut_mask = 64'h000000000F000F00;
defparam \ula|ShiftRight1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N3
cyclonev_lcell_comb \ula|Mux1~5 (
// Equation(s):
// \ula|Mux1~5_combout  = ( \ula|ShiftRight1~16_combout  & ( (!\ula|Mux15~5_combout  & (!\ula|Mux1~4_combout  & ((!\ula|Mux9~2_combout ) # (!\ula|ShiftRight0~39_combout )))) ) ) # ( !\ula|ShiftRight1~16_combout  & ( (!\ula|Mux1~4_combout  & 
// ((!\ula|Mux9~2_combout ) # (!\ula|ShiftRight0~39_combout ))) ) )

	.dataa(!\ula|Mux15~5_combout ),
	.datab(!\ula|Mux9~2_combout ),
	.datac(!\ula|ShiftRight0~39_combout ),
	.datad(!\ula|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~5 .extended_lut = "off";
defparam \ula|Mux1~5 .lut_mask = 64'hFC00FC00A800A800;
defparam \ula|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N48
cyclonev_lcell_comb \memToRegMux|memToRegOutput[30]~27 (
// Equation(s):
// \memToRegMux|memToRegOutput[30]~27_combout  = ( \ula|Mux1~5_combout  & ( \ula|Add0~134_sumout  & ( (!\control|Decoder1~0_combout  & (((\ula|Mux1~2_combout ) # (\ula|Mux2~1_combout )) # (\ula|Mux9~10_combout ))) ) ) ) # ( !\ula|Mux1~5_combout  & ( 
// \ula|Add0~134_sumout  & ( !\control|Decoder1~0_combout  ) ) ) # ( \ula|Mux1~5_combout  & ( !\ula|Add0~134_sumout  & ( (!\control|Decoder1~0_combout  & ((\ula|Mux1~2_combout ) # (\ula|Mux9~10_combout ))) ) ) ) # ( !\ula|Mux1~5_combout  & ( 
// !\ula|Add0~134_sumout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\ula|Mux9~10_combout ),
	.datac(!\ula|Mux2~1_combout ),
	.datad(!\ula|Mux1~2_combout ),
	.datae(!\ula|Mux1~5_combout ),
	.dataf(!\ula|Add0~134_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[30]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[30]~27 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[30]~27 .lut_mask = 64'hAAAA22AAAAAA2AAA;
defparam \memToRegMux|memToRegOutput[30]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N12
cyclonev_lcell_comb \ula|Mux2~9 (
// Equation(s):
// \ula|Mux2~9_combout  = ( !\control|aluOp [2] & ( (!\ulaIn1|ulaIn1MuxOut [29] & ((!\control|aluOp [0] & (!\control|in2Mux~combout  & (\control|aluOp [1] & \regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ))) # (\control|aluOp [0] & (!\control|aluOp [1] 
// $ (((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ) # (\control|in2Mux~combout ))))))) # (\ulaIn1|ulaIn1MuxOut [29] & (!\control|aluOp [1] $ (((!\control|aluOp [0] & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ) # 
// (\control|in2Mux~combout ))))))) ) ) # ( \control|aluOp [2] & ( ((!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [13] & (\control|aluOp [1])))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [29]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [13]),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [2]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ),
	.datag(!\control|in2Mux~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~9 .extended_lut = "on";
defparam \ula|Mux2~9 .lut_mask = 64'h1166000C7186000C;
defparam \ula|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \ula|Mux2~2 (
// Equation(s):
// \ula|Mux2~2_combout  = ( \ula|Mux14~1_combout  & ( \ula|Mux2~9_combout  & ( \control|aluOp [3] ) ) ) # ( !\ula|Mux14~1_combout  & ( \ula|Mux2~9_combout  & ( \control|aluOp [3] ) ) ) # ( \ula|Mux14~1_combout  & ( !\ula|Mux2~9_combout  & ( (\control|aluOp 
// [3] & (((\ula|LessThan0~39_combout ) # (\ula|LessThan0~40_combout )) # (\ula|LessThan0~41_combout ))) ) ) )

	.dataa(!\ula|LessThan0~41_combout ),
	.datab(!\ula|LessThan0~40_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|LessThan0~39_combout ),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~2 .extended_lut = "off";
defparam \ula|Mux2~2 .lut_mask = 64'h0000070F0F0F0F0F;
defparam \ula|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \ula|Mux2~0 (
// Equation(s):
// \ula|Mux2~0_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [3] & ((!\control|aluOp [2]) # (\control|aluOp [1]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( 
// (!\control|aluOp [3] & ((!\control|aluOp [2]) # (\control|aluOp [1]))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [3] & (((!\control|aluOp [0] & !\control|aluOp [2])) # (\control|aluOp [1]))) ) ) ) # 
// ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [3] & (!\control|aluOp [1] $ (((\control|aluOp [2]) # (\control|aluOp [0]))))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~0 .extended_lut = "off";
defparam \ula|Mux2~0 .lut_mask = 64'h802A80AAA0AAA0AA;
defparam \ula|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N0
cyclonev_lcell_comb \ula|ShiftRight0~18 (
// Equation(s):
// \ula|ShiftRight0~18_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [30]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  
// & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [29]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ulaIn1|ulaIn1MuxOut [30]),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~18 .extended_lut = "off";
defparam \ula|ShiftRight0~18 .lut_mask = 64'h0F550F5533553355;
defparam \ula|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N3
cyclonev_lcell_comb \ula|ShiftRight1~0 (
// Equation(s):
// \ula|ShiftRight1~0_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [30] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [29]))) 
// # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ulaIn1|ulaIn1MuxOut [30]),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~0 .extended_lut = "off";
defparam \ula|ShiftRight1~0 .lut_mask = 64'h0F550F5533003300;
defparam \ula|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \ula|Mux2~6 (
// Equation(s):
// \ula|Mux2~6_combout  = ( \ula|ShiftRight1~0_combout  & ( \ula|Mux15~5_combout  & ( ((\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux9~2_combout )) # (\ula|ShiftRight0~11_combout ) ) ) ) # ( !\ula|ShiftRight1~0_combout  & ( \ula|Mux15~5_combout  & ( 
// (\ula|Mux9~2_combout  & ((!\ula|ShiftRight0~11_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|ShiftRight0~11_combout  & (\ula|ShiftRight0~18_combout )))) ) ) ) # ( \ula|ShiftRight1~0_combout  & ( !\ula|Mux15~5_combout  & ( (\ula|Mux9~2_combout  & 
// ((!\ula|ShiftRight0~11_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|ShiftRight0~11_combout  & (\ula|ShiftRight0~18_combout )))) ) ) ) # ( !\ula|ShiftRight1~0_combout  & ( !\ula|Mux15~5_combout  & ( (\ula|Mux9~2_combout  & 
// ((!\ula|ShiftRight0~11_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|ShiftRight0~11_combout  & (\ula|ShiftRight0~18_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~18_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftRight0~11_combout ),
	.datad(!\ula|Mux9~2_combout ),
	.datae(!\ula|ShiftRight1~0_combout ),
	.dataf(!\ula|Mux15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~6 .extended_lut = "off";
defparam \ula|Mux2~6 .lut_mask = 64'h0035003500350F3F;
defparam \ula|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \ula|Mux14~15 (
// Equation(s):
// \ula|Mux14~15_combout  = ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [0] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \control|aluOp [1]))) # 
// (\control|aluOp [2] & (((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\control|aluOp [1])))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~15 .extended_lut = "off";
defparam \ula|Mux14~15 .lut_mask = 64'h50D550D500550055;
defparam \ula|Mux14~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \ula|ShiftLeft0~13 (
// Equation(s):
// \ula|ShiftLeft0~13_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [2]),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn1|ulaIn1MuxOut [4]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~13 .extended_lut = "off";
defparam \ula|ShiftLeft0~13 .lut_mask = 64'h33330F0F00FF5555;
defparam \ula|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N39
cyclonev_lcell_comb \ula|ShiftLeft0~8 (
// Equation(s):
// \ula|ShiftLeft0~8_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [0] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [1] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [1]),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~8 .extended_lut = "off";
defparam \ula|ShiftLeft0~8 .lut_mask = 64'h550055000F000F00;
defparam \ula|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N54
cyclonev_lcell_comb \ula|ShiftLeft0~29 (
// Equation(s):
// \ula|ShiftLeft0~29_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\ulaIn1|ulaIn1MuxOut [11]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~29 .extended_lut = "off";
defparam \ula|ShiftLeft0~29 .lut_mask = 64'h333300FF55550F0F;
defparam \ula|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \ula|ShiftLeft0~21 (
// Equation(s):
// \ula|ShiftLeft0~21_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [7]),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(!\ulaIn1|ulaIn1MuxOut [9]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~21 .extended_lut = "off";
defparam \ula|ShiftLeft0~21 .lut_mask = 64'h00FF55550F0F3333;
defparam \ula|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N12
cyclonev_lcell_comb \ula|ShiftLeft0~30 (
// Equation(s):
// \ula|ShiftLeft0~30_combout  = ( \ula|ShiftLeft0~29_combout  & ( \ula|ShiftLeft0~21_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~13_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((\ula|ShiftLeft0~8_combout )))) ) ) ) # ( !\ula|ShiftLeft0~29_combout  & ( \ula|ShiftLeft0~21_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~13_combout  & ((\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout 
//  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftLeft0~8_combout )))) ) ) ) # ( \ula|ShiftLeft0~29_combout  & ( !\ula|ShiftLeft0~21_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # 
// (\ula|ShiftLeft0~13_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftLeft0~8_combout  & \ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( !\ula|ShiftLeft0~29_combout  & ( !\ula|ShiftLeft0~21_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~13_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~8_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftLeft0~13_combout ),
	.datac(!\ula|ShiftLeft0~8_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftLeft0~29_combout ),
	.dataf(!\ula|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~30 .extended_lut = "off";
defparam \ula|ShiftLeft0~30 .lut_mask = 64'h0027AA275527FF27;
defparam \ula|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \ula|Mux2~3 (
// Equation(s):
// \ula|Mux2~3_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [27]),
	.datab(!\ulaIn1|ulaIn1MuxOut [26]),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn1|ulaIn1MuxOut [29]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~3 .extended_lut = "off";
defparam \ula|Mux2~3 .lut_mask = 64'h00FF0F0F55553333;
defparam \ula|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \ula|ShiftLeft0~37 (
// Equation(s):
// \ula|ShiftLeft0~37_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [16]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [14])) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [15]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [17] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  
// & ((\ulaIn1|ulaIn1MuxOut [16]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [14])) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [17] & ( (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & \ulaIn1|ulaIn1MuxOut [15]) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [14]),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [15]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~37 .extended_lut = "off";
defparam \ula|ShiftLeft0~37 .lut_mask = 64'h000F3535F0FF3535;
defparam \ula|ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N27
cyclonev_lcell_comb \ula|ShiftLeft0~45 (
// Equation(s):
// \ula|ShiftLeft0~45_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [23]),
	.datab(!\ulaIn1|ulaIn1MuxOut [25]),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~45 .extended_lut = "off";
defparam \ula|ShiftLeft0~45 .lut_mask = 64'h3333555500FF0F0F;
defparam \ula|ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N18
cyclonev_lcell_comb \ula|ShiftLeft0~41 (
// Equation(s):
// \ula|ShiftLeft0~41_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [19]),
	.datac(!\ulaIn1|ulaIn1MuxOut [21]),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~41 .extended_lut = "off";
defparam \ula|ShiftLeft0~41 .lut_mask = 64'h0F0F333300FF5555;
defparam \ula|ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \ula|Mux2~4 (
// Equation(s):
// \ula|Mux2~4_combout  = ( \ula|ShiftLeft0~45_combout  & ( \ula|ShiftLeft0~41_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|Mux2~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~37_combout )))) ) ) ) # ( !\ula|ShiftLeft0~45_combout  & ( \ula|ShiftLeft0~41_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|Mux2~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) 
// # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~37_combout )))) ) ) ) # ( \ula|ShiftLeft0~45_combout  & ( !\ula|ShiftLeft0~41_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|Mux2~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~37_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( !\ula|ShiftLeft0~45_combout  & ( !\ula|ShiftLeft0~41_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|Mux2~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~37_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|Mux2~3_combout ),
	.datac(!\ula|ShiftLeft0~37_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftLeft0~45_combout ),
	.dataf(!\ula|ShiftLeft0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~4 .extended_lut = "off";
defparam \ula|Mux2~4 .lut_mask = 64'h220522AF770577AF;
defparam \ula|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \ula|Mux2~5 (
// Equation(s):
// \ula|Mux2~5_combout  = ( \ula|Mux2~4_combout  & ( (!\ula|Mux3~0_combout  & (!\ula|Mux14~6_combout  & ((!\ula|ShiftLeft0~30_combout ) # (!\ula|Mux3~2_combout )))) ) ) # ( !\ula|Mux2~4_combout  & ( (!\ula|Mux14~6_combout  & ((!\ula|ShiftLeft0~30_combout ) # 
// (!\ula|Mux3~2_combout ))) ) )

	.dataa(!\ula|ShiftLeft0~30_combout ),
	.datab(!\ula|Mux3~0_combout ),
	.datac(!\ula|Mux14~6_combout ),
	.datad(!\ula|Mux3~2_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~5 .extended_lut = "off";
defparam \ula|Mux2~5 .lut_mask = 64'hF0A0F0A0C080C080;
defparam \ula|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \ula|Mux2~7 (
// Equation(s):
// \ula|Mux2~7_combout  = ( \ula|Add0~130_sumout  & ( (!\ula|Mux2~6_combout  & ((!\ula|Mux2~0_combout ) # ((!\ula|Mux14~15_combout  & \ula|Mux2~5_combout )))) ) ) # ( !\ula|Add0~130_sumout  & ( (!\ula|Mux2~6_combout  & ((!\ula|Mux2~0_combout ) # 
// ((\ula|Mux2~5_combout ) # (\ula|Mux14~15_combout )))) ) )

	.dataa(!\ula|Mux2~0_combout ),
	.datab(!\ula|Mux2~6_combout ),
	.datac(!\ula|Mux14~15_combout ),
	.datad(!\ula|Mux2~5_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~130_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~7 .extended_lut = "off";
defparam \ula|Mux2~7 .lut_mask = 64'h8CCC8CCC88C888C8;
defparam \ula|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \memToRegMux|memToRegOutput[29]~26 (
// Equation(s):
// \memToRegMux|memToRegOutput[29]~26_combout  = ( \ula|Mux2~7_combout  & ( (!\control|Decoder1~0_combout  & \ula|Mux2~2_combout ) ) ) # ( !\ula|Mux2~7_combout  & ( !\control|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|Mux2~2_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[29]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[29]~26 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[29]~26 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \memToRegMux|memToRegOutput[29]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \ulaIn1|Mux1~0 (
// Equation(s):
// \ulaIn1|Mux1~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( \control|in1Mux [1] & ( \instruction[1]~input_o  ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( \control|in1Mux [1] & ( \instruction[1]~input_o  ) ) 
// ) # ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( !\control|in1Mux [1] & ( (!\control|in1Mux [0]) # (\instruction[1]~input_o ) ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( !\control|in1Mux [1] & ( (\control|in1Mux [0] & 
// \instruction[1]~input_o ) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\instruction[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\control|in1Mux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux1~0 .extended_lut = "off";
defparam \ulaIn1|Mux1~0 .lut_mask = 64'h1111BBBB33333333;
defparam \ulaIn1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N9
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[1] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [1] = ( \ulaIn1|Mux1~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [1]) ) ) # ( !\ulaIn1|Mux1~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [1] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [1]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[1] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \ula|ShiftLeft0~11 (
// Equation(s):
// \ula|ShiftLeft0~11_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [3]),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ulaIn1|ulaIn1MuxOut [1]),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~11 .extended_lut = "off";
defparam \ula|ShiftLeft0~11 .lut_mask = 64'h333300FF55550F0F;
defparam \ula|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N30
cyclonev_lcell_comb \ula|ShiftLeft0~7 (
// Equation(s):
// \ula|ShiftLeft0~7_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\instruction[6]~input_o  & (!\instruction[7]~input_o  & (\control|in2Mux~combout  & 
// \ulaIn1|ulaIn1MuxOut [0]))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\instruction[6]~input_o  & (!\instruction[7]~input_o  & (\control|in2Mux~combout  & 
// \ulaIn1|ulaIn1MuxOut [0]))) ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\instruction[6]~input_o  & (!\instruction[7]~input_o  & (\control|in2Mux~combout  & 
// \ulaIn1|ulaIn1MuxOut [0]))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (\ulaIn1|ulaIn1MuxOut [0] & ((!\control|in2Mux~combout ) # ((!\instruction[6]~input_o  & 
// !\instruction[7]~input_o )))) ) ) )

	.dataa(!\instruction[6]~input_o ),
	.datab(!\instruction[7]~input_o ),
	.datac(!\control|in2Mux~combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [0]),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~7 .extended_lut = "off";
defparam \ula|ShiftLeft0~7 .lut_mask = 64'h00F8000800080008;
defparam \ula|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \ula|ShiftLeft0~27 (
// Equation(s):
// \ula|ShiftLeft0~27_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [9]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [12]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [10])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [11] & ( (\ulaIn1|ulaIn1MuxOut [9] & 
// \ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [11] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [12]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [10])) 
// ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [9]),
	.datab(!\ulaIn1|ulaIn1MuxOut [10]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~27 .extended_lut = "off";
defparam \ula|ShiftLeft0~27 .lut_mask = 64'h0F3300550F33FF55;
defparam \ula|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N0
cyclonev_lcell_comb \ula|ShiftLeft0~19 (
// Equation(s):
// \ula|ShiftLeft0~19_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [7]),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(!\ulaIn1|ulaIn1MuxOut [6]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~19 .extended_lut = "off";
defparam \ula|ShiftLeft0~19 .lut_mask = 64'h0F0F00FF55553333;
defparam \ula|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N6
cyclonev_lcell_comb \ula|ShiftLeft0~28 (
// Equation(s):
// \ula|ShiftLeft0~28_combout  = ( \ula|ShiftLeft0~27_combout  & ( \ula|ShiftLeft0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~11_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((\ula|ShiftLeft0~7_combout )))) ) ) ) # ( !\ula|ShiftLeft0~27_combout  & ( \ula|ShiftLeft0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~11_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~7_combout ))))) ) ) ) # ( \ula|ShiftLeft0~27_combout  & ( !\ula|ShiftLeft0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout 
//  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~11_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~7_combout ))))) ) ) ) # ( 
// !\ula|ShiftLeft0~27_combout  & ( !\ula|ShiftLeft0~19_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~11_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~7_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftLeft0~11_combout ),
	.datad(!\ula|ShiftLeft0~7_combout ),
	.datae(!\ula|ShiftLeft0~27_combout ),
	.dataf(!\ula|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~28 .extended_lut = "off";
defparam \ula|ShiftLeft0~28 .lut_mask = 64'h04158C9D2637AEBF;
defparam \ula|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \ula|Mux3~3 (
// Equation(s):
// \ula|Mux3~3_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [25]),
	.datab(!\ulaIn1|ulaIn1MuxOut [27]),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn1|ulaIn1MuxOut [26]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~3 .extended_lut = "off";
defparam \ula|Mux3~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \ula|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \ula|ShiftLeft0~40 (
// Equation(s):
// \ula|ShiftLeft0~40_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [19]),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(!\ulaIn1|ulaIn1MuxOut [17]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~40 .extended_lut = "off";
defparam \ula|ShiftLeft0~40 .lut_mask = 64'h33330F0F555500FF;
defparam \ula|ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \ula|ShiftLeft0~35 (
// Equation(s):
// \ula|ShiftLeft0~35_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [13]),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [14]),
	.datad(!\ulaIn1|ulaIn1MuxOut [15]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~35 .extended_lut = "off";
defparam \ula|ShiftLeft0~35 .lut_mask = 64'h33330F0F00FF5555;
defparam \ula|ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N6
cyclonev_lcell_comb \ula|ShiftLeft0~44 (
// Equation(s):
// \ula|ShiftLeft0~44_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [24]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\ulaIn1|ulaIn1MuxOut [21]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~44 .extended_lut = "off";
defparam \ula|ShiftLeft0~44 .lut_mask = 64'h55550F0F333300FF;
defparam \ula|ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \ula|Mux3~4 (
// Equation(s):
// \ula|Mux3~4_combout  = ( \ula|ShiftLeft0~35_combout  & ( \ula|ShiftLeft0~44_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|Mux3~3_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~40_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ula|ShiftLeft0~35_combout  & ( \ula|ShiftLeft0~44_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|Mux3~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftLeft0~40_combout )))) ) ) ) # ( \ula|ShiftLeft0~35_combout  & ( !\ula|ShiftLeft0~44_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|Mux3~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~40_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( !\ula|ShiftLeft0~35_combout  & ( !\ula|ShiftLeft0~44_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|Mux3~3_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~40_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|Mux3~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftLeft0~40_combout ),
	.datae(!\ula|ShiftLeft0~35_combout ),
	.dataf(!\ula|ShiftLeft0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~4 .extended_lut = "off";
defparam \ula|Mux3~4 .lut_mask = 64'h207025752A7A2F7F;
defparam \ula|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \ula|Mux3~5 (
// Equation(s):
// \ula|Mux3~5_combout  = ( \ula|ShiftLeft0~28_combout  & ( \ula|Mux3~4_combout  & ( (\ula|Mux3~1_combout  & (((\ula|Mux3~2_combout ) # (\ula|Mux3~0_combout )) # (\ula|Mux14~6_combout ))) ) ) ) # ( !\ula|ShiftLeft0~28_combout  & ( \ula|Mux3~4_combout  & ( 
// (\ula|Mux3~1_combout  & ((\ula|Mux3~0_combout ) # (\ula|Mux14~6_combout ))) ) ) ) # ( \ula|ShiftLeft0~28_combout  & ( !\ula|Mux3~4_combout  & ( (\ula|Mux3~1_combout  & ((\ula|Mux3~2_combout ) # (\ula|Mux14~6_combout ))) ) ) ) # ( 
// !\ula|ShiftLeft0~28_combout  & ( !\ula|Mux3~4_combout  & ( (\ula|Mux3~1_combout  & \ula|Mux14~6_combout ) ) ) )

	.dataa(!\ula|Mux3~1_combout ),
	.datab(!\ula|Mux14~6_combout ),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|Mux3~2_combout ),
	.datae(!\ula|ShiftLeft0~28_combout ),
	.dataf(!\ula|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~5 .extended_lut = "off";
defparam \ula|Mux3~5 .lut_mask = 64'h1111115515151555;
defparam \ula|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \ula|Mux3~8 (
// Equation(s):
// \ula|Mux3~8_combout  = ( \control|in2Mux~combout  & ( (!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [28] & \control|aluOp [0])) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [28] $ (!\control|aluOp [0]))) ) ) # ( !\control|in2Mux~combout  & ( 
// (!\ulaIn1|ulaIn1MuxOut [28] & ((!\control|aluOp [1] & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & \control|aluOp [0])) # (\control|aluOp [1] & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  $ (!\control|aluOp [0]))))) # 
// (\ulaIn1|ulaIn1MuxOut [28] & (!\control|aluOp [1] $ (((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & !\control|aluOp [0]))))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [28]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~8 .extended_lut = "off";
defparam \ula|Mux3~8 .lut_mask = 64'h166A166A11661166;
defparam \ula|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \ula|Mux3~9 (
// Equation(s):
// \ula|Mux3~9_combout  = ( \ulaIn1|ulaIn1MuxOut [12] & ( (\ula|Mux9~1_combout  & ((\ula|Mux3~8_combout ) # (\ula|Mux14~8_combout ))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [12] & ( (!\ula|Mux14~8_combout  & (\ula|Mux3~8_combout  & \ula|Mux9~1_combout )) ) )

	.dataa(gnd),
	.datab(!\ula|Mux14~8_combout ),
	.datac(!\ula|Mux3~8_combout ),
	.datad(!\ula|Mux9~1_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~9 .extended_lut = "off";
defparam \ula|Mux3~9 .lut_mask = 64'h000C000C003F003F;
defparam \ula|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \ula|ShiftRight0~3 (
// Equation(s):
// \ula|ShiftRight0~3_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [29]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ula|ShiftRight0~2_combout )) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  
// & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [28])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ula|ShiftRight0~2_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [28]),
	.datac(!\ula|ShiftRight0~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [29]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~3 .extended_lut = "off";
defparam \ula|ShiftRight0~3 .lut_mask = 64'h2727272705AF05AF;
defparam \ula|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \ula|Mux3~7 (
// Equation(s):
// \ula|Mux3~7_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftRight0~11_combout  & ( \ula|ShiftRight0~3_combout  ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftRight0~11_combout  & ( \ula|ShiftRight0~3_combout  ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftRight0~11_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftRight0~11_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux28~3_combout ) # 
// (\ula|ShiftLeft0~6_combout ))) ) ) )

	.dataa(!\ula|ShiftLeft0~6_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftRight0~3_combout ),
	.datad(!\ula|Mux28~3_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~7 .extended_lut = "off";
defparam \ula|Mux3~7 .lut_mask = 64'h331133330F0F0F0F;
defparam \ula|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \ula|ShiftRight1~14 (
// Equation(s):
// \ula|ShiftRight1~14_combout  = ( \ula|ShiftRight0~11_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [29])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ula|ShiftRight0~2_combout ))) ) ) ) # ( 
// \ula|ShiftRight0~11_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [28])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ula|ShiftRight0~2_combout ))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [28]),
	.datab(!\ulaIn1|ulaIn1MuxOut [29]),
	.datac(!\ula|ShiftRight0~2_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(!\ula|ShiftRight0~11_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~14 .extended_lut = "off";
defparam \ula|ShiftRight1~14 .lut_mask = 64'h0000550F0000330F;
defparam \ula|ShiftRight1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \ula|Mux3~6 (
// Equation(s):
// \ula|Mux3~6_combout  = ( !\control|aluOp [3] & ( \ula|ShiftRight1~14_combout  & ( (\ula|Mux28~3_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\ula|ShiftLeft0~6_combout )) ) ) )

	.dataa(!\ula|Mux28~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftLeft0~6_combout ),
	.datad(gnd),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|ShiftRight1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~6 .extended_lut = "off";
defparam \ula|Mux3~6 .lut_mask = 64'h0000000040400000;
defparam \ula|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \ula|Mux3~10 (
// Equation(s):
// \ula|Mux3~10_combout  = ( \ula|Add0~126_sumout  & ( !\ula|Mux3~6_combout  & ( (!\ula|Mux3~9_combout  & (!\ula|Mux2~1_combout  & ((!\ula|Mux9~2_combout ) # (!\ula|Mux3~7_combout )))) ) ) ) # ( !\ula|Add0~126_sumout  & ( !\ula|Mux3~6_combout  & ( 
// (!\ula|Mux3~9_combout  & ((!\ula|Mux9~2_combout ) # (!\ula|Mux3~7_combout ))) ) ) )

	.dataa(!\ula|Mux9~2_combout ),
	.datab(!\ula|Mux3~9_combout ),
	.datac(!\ula|Mux2~1_combout ),
	.datad(!\ula|Mux3~7_combout ),
	.datae(!\ula|Add0~126_sumout ),
	.dataf(!\ula|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~10 .extended_lut = "off";
defparam \ula|Mux3~10 .lut_mask = 64'hCC88C08000000000;
defparam \ula|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N30
cyclonev_lcell_comb \memToRegMux|memToRegOutput[28]~25 (
// Equation(s):
// \memToRegMux|memToRegOutput[28]~25_combout  = ( \ula|Mux3~5_combout  & ( \ula|Mux3~10_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux3~5_combout  & ( \ula|Mux3~10_combout  & ( (!\control|Decoder1~0_combout  & (!\ula|LessThan0~44_combout  & 
// (\control|aluOp [3] & \ula|Mux14~1_combout ))) ) ) ) # ( \ula|Mux3~5_combout  & ( !\ula|Mux3~10_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux3~5_combout  & ( !\ula|Mux3~10_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\ula|LessThan0~44_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux14~1_combout ),
	.datae(!\ula|Mux3~5_combout ),
	.dataf(!\ula|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[28]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[28]~25 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[28]~25 .lut_mask = 64'hAAAAAAAA0008AAAA;
defparam \memToRegMux|memToRegOutput[28]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N6
cyclonev_lcell_comb \ulaIn1|Mux27~0 (
// Equation(s):
// \ulaIn1|Mux27~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a27  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a27  & ( (\control|in1Mux [0] 
// & (!\control|in1Mux [1] & \instruction[15]~input_o )) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\control|in1Mux [1]),
	.datad(!\instruction[15]~input_o ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux27~0 .extended_lut = "off";
defparam \ulaIn1|Mux27~0 .lut_mask = 64'h00300030C0F0C0F0;
defparam \ulaIn1|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N9
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[27] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [27] = ( \ulaIn1|Mux27~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [27]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux27~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [27]) ) )

	.dataa(!\ulaIn1|Mux32~0_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[27] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[27] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ulaIn1|ulaIn1MuxOut[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N57
cyclonev_lcell_comb \ula|Mux4~3 (
// Equation(s):
// \ula|Mux4~3_combout  = ( \control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a27  & ( (\control|aluOp [3] & (!\control|aluOp [1] $ (!\ulaIn1|ulaIn1MuxOut [27]))) ) ) ) # ( !\control|in2Mux~combout  & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a27  & ( (!\control|aluOp [1] & \control|aluOp [3]) ) ) ) # ( \control|in2Mux~combout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a27  & ( (\control|aluOp [3] & (!\control|aluOp [1] $ 
// (!\ulaIn1|ulaIn1MuxOut [27]))) ) ) ) # ( !\control|in2Mux~combout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a27  & ( (\control|aluOp [3] & (!\control|aluOp [1] $ (!\ulaIn1|ulaIn1MuxOut [27]))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [27]),
	.datad(!\control|aluOp [3]),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~3 .extended_lut = "off";
defparam \ula|Mux4~3 .lut_mask = 64'h005A005A00AA005A;
defparam \ula|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \ula|ShiftLeft0~48 (
// Equation(s):
// \ula|ShiftLeft0~48_combout  = ( \ula|ShiftLeft0~33_combout  & ( \ula|ShiftLeft0~43_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~47_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~39_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ula|ShiftLeft0~33_combout  & ( \ula|ShiftLeft0~43_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftLeft0~47_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~39_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( \ula|ShiftLeft0~33_combout  & ( !\ula|ShiftLeft0~43_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~47_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~39_combout )))) ) ) ) # ( !\ula|ShiftLeft0~33_combout  & ( !\ula|ShiftLeft0~43_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~47_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~39_combout ))))) ) ) )

	.dataa(!\ula|ShiftLeft0~47_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~39_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftLeft0~33_combout ),
	.dataf(!\ula|ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~48 .extended_lut = "off";
defparam \ula|ShiftLeft0~48 .lut_mask = 64'h4700473347CC47FF;
defparam \ula|ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N3
cyclonev_lcell_comb \ula|ShiftLeft0~26 (
// Equation(s):
// \ula|ShiftLeft0~26_combout  = ( \ula|ShiftLeft0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~25_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~17_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~25_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~17_combout )))) ) )

	.dataa(!\ula|ShiftLeft0~17_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftLeft0~25_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~26 .extended_lut = "off";
defparam \ula|ShiftLeft0~26 .lut_mask = 64'h04C404C434F434F4;
defparam \ula|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \ula|Mux4~0 (
// Equation(s):
// \ula|Mux4~0_combout  = ( \ula|ShiftLeft0~26_combout  & ( (\ula|Mux15~7_combout  & ((\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\ula|ShiftLeft0~48_combout ))) ) ) # ( !\ula|ShiftLeft0~26_combout  & ( (\ula|ShiftLeft0~48_combout  & (\ula|Mux15~7_combout  & 
// !\ulaIn2|ulaIn2MuxOut[4]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ula|ShiftLeft0~48_combout ),
	.datac(!\ula|Mux15~7_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~0 .extended_lut = "off";
defparam \ula|Mux4~0 .lut_mask = 64'h03000300030F030F;
defparam \ula|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N45
cyclonev_lcell_comb \ula|Mux4~4 (
// Equation(s):
// \ula|Mux4~4_combout  = ( \ula|Mux4~0_combout  & ( (\control|aluOp [0] & (!\control|aluOp [2] & ((\control|aluOp [1]) # (\ula|Mux4~3_combout )))) ) ) # ( !\ula|Mux4~0_combout  & ( (\control|aluOp [0] & (\ula|Mux4~3_combout  & !\control|aluOp [2])) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ula|Mux4~3_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ula|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~4 .extended_lut = "off";
defparam \ula|Mux4~4 .lut_mask = 64'h1010101010501050;
defparam \ula|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \ula|Mux4~2 (
// Equation(s):
// \ula|Mux4~2_combout  = ( \ulaIn1|ulaIn1MuxOut [27] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a27  & ( !\control|aluOp [1] $ (\control|in2Mux~combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [27] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a27 
//  & ( (\control|aluOp [1] & !\control|in2Mux~combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [27] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a27  & ( \control|aluOp [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(!\control|in2Mux~combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [27]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~2 .extended_lut = "off";
defparam \ula|Mux4~2 .lut_mask = 64'h00000F0F0F00F00F;
defparam \ula|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \ula|ShiftRight0~31 (
// Equation(s):
// \ula|ShiftRight0~31_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [30] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [27]),
	.datab(!\ulaIn1|ulaIn1MuxOut [29]),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn1|ulaIn1MuxOut [30]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~31 .extended_lut = "off";
defparam \ula|ShiftRight0~31 .lut_mask = 64'h55550F0F333300FF;
defparam \ula|ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N36
cyclonev_lcell_comb \ula|Mux4~1 (
// Equation(s):
// \ula|Mux4~1_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftRight0~31_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( \ula|ShiftRight0~31_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & 
// \ula|ShiftRight0~11_combout )) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( \ula|ShiftLeft0~6_combout  & ( !\ula|ShiftRight0~31_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( !\ula|ShiftRight0~31_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|ShiftRight0~11_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|ShiftRight0~11_combout ),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~1 .extended_lut = "off";
defparam \ula|Mux4~1 .lut_mask = 64'h5505555555F55555;
defparam \ula|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N36
cyclonev_lcell_comb \ula|Mux4~10 (
// Equation(s):
// \ula|Mux4~10_combout  = ( !\control|aluOp [3] & ( (!\control|aluOp [0] & (!\control|aluOp [2] & ((!\control|aluOp [1] & ((\ula|Mux4~0_combout ))) # (\control|aluOp [1] & (\ula|Mux4~1_combout ))))) ) ) # ( \control|aluOp [3] & ( (!\control|aluOp [0] & 
// (!\control|aluOp [2] & (((!\control|aluOp [1] & \ula|Mux4~0_combout )) # (\ula|Mux4~2_combout )))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [2]),
	.datac(!\ula|Mux4~2_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux4~0_combout ),
	.datag(!\ula|Mux4~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~10 .extended_lut = "on";
defparam \ula|Mux4~10 .lut_mask = 64'h0008080888088808;
defparam \ula|Mux4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N39
cyclonev_lcell_comb \ula|Mux4~7 (
// Equation(s):
// \ula|Mux4~7_combout  = ( \ula|Mux6~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [11] & (\control|aluOp [2] & \control|aluOp [3])) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [11]),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~7 .extended_lut = "off";
defparam \ula|Mux4~7 .lut_mask = 64'h0000000000050005;
defparam \ula|Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N21
cyclonev_lcell_comb \ula|Mux4~5 (
// Equation(s):
// \ula|Mux4~5_combout  = ( \ula|ShiftRight1~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~31_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) # ( !\ula|ShiftRight1~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftRight0~31_combout  & !\ulaIn2|ulaIn2MuxOut[3]~4_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~31_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~5 .extended_lut = "off";
defparam \ula|Mux4~5 .lut_mask = 64'h0A000A005F005F00;
defparam \ula|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \ula|Mux4~8 (
// Equation(s):
// \ula|Mux4~8_combout  = ( \ula|Mux4~5_combout  & ( \ula|Add0~122_sumout  & ( (!\ula|Mux4~7_combout  & (!\ula|Mux15~5_combout  & !\ula|Mux4~6_combout )) ) ) ) # ( !\ula|Mux4~5_combout  & ( \ula|Add0~122_sumout  & ( (!\ula|Mux4~7_combout  & 
// !\ula|Mux4~6_combout ) ) ) ) # ( \ula|Mux4~5_combout  & ( !\ula|Add0~122_sumout  & ( (!\ula|Mux4~7_combout  & !\ula|Mux15~5_combout ) ) ) ) # ( !\ula|Mux4~5_combout  & ( !\ula|Add0~122_sumout  & ( !\ula|Mux4~7_combout  ) ) )

	.dataa(!\ula|Mux4~7_combout ),
	.datab(gnd),
	.datac(!\ula|Mux15~5_combout ),
	.datad(!\ula|Mux4~6_combout ),
	.datae(!\ula|Mux4~5_combout ),
	.dataf(!\ula|Add0~122_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~8 .extended_lut = "off";
defparam \ula|Mux4~8 .lut_mask = 64'hAAAAA0A0AA00A000;
defparam \ula|Mux4~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N21
cyclonev_lcell_comb \memToRegMux|memToRegOutput[27]~24 (
// Equation(s):
// \memToRegMux|memToRegOutput[27]~24_combout  = ( \ula|Mux4~8_combout  & ( (!\control|Decoder1~0_combout  & (((\ula|Mux4~10_combout ) # (\ula|Mux4~4_combout )) # (\ula|Mux15~8_combout ))) ) ) # ( !\ula|Mux4~8_combout  & ( !\control|Decoder1~0_combout  ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\ula|Mux15~8_combout ),
	.datac(!\ula|Mux4~4_combout ),
	.datad(!\ula|Mux4~10_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[27]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[27]~24 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[27]~24 .lut_mask = 64'hAAAAAAAA2AAA2AAA;
defparam \memToRegMux|memToRegOutput[27]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N18
cyclonev_lcell_comb \ula|Mux5~3 (
// Equation(s):
// \ula|Mux5~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a26  & ( \control|aluOp [0] & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [26] & \control|in2Mux~combout ))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a26  & 
// ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [26] $ (!\control|aluOp [1]) ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a26  & ( !\control|aluOp [0] & ( (!\ulaIn1|ulaIn1MuxOut [26] & (!\control|in2Mux~combout  & \control|aluOp [1])) # 
// (\ulaIn1|ulaIn1MuxOut [26] & (!\control|in2Mux~combout  $ (\control|aluOp [1]))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a26  & ( !\control|aluOp [0] & ( (\ulaIn1|ulaIn1MuxOut [26] & \control|aluOp [1]) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [26]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~3 .extended_lut = "off";
defparam \ula|Mux5~3 .lut_mask = 64'h003330C333CCF30C;
defparam \ula|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \ula|Mux5~4 (
// Equation(s):
// \ula|Mux5~4_combout  = ( \ula|Mux14~8_combout  & ( (\ulaIn1|ulaIn1MuxOut [10] & \ula|Mux9~1_combout ) ) ) # ( !\ula|Mux14~8_combout  & ( (\ula|Mux5~3_combout  & \ula|Mux9~1_combout ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [10]),
	.datab(gnd),
	.datac(!\ula|Mux5~3_combout ),
	.datad(!\ula|Mux9~1_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux14~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~4 .extended_lut = "off";
defparam \ula|Mux5~4 .lut_mask = 64'h000F000F00550055;
defparam \ula|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N3
cyclonev_lcell_comb \ula|ShiftRight0~26 (
// Equation(s):
// \ula|ShiftRight0~26_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [30]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// (\ulaIn1|ulaIn1MuxOut [31])) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [30]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~26 .extended_lut = "off";
defparam \ula|ShiftRight0~26 .lut_mask = 64'h05F505F555555555;
defparam \ula|ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \ula|ShiftRight0~23 (
// Equation(s):
// \ula|ShiftRight0~23_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [27]),
	.datab(!\ulaIn1|ulaIn1MuxOut [29]),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn1|ulaIn1MuxOut [26]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~23 .extended_lut = "off";
defparam \ula|ShiftRight0~23 .lut_mask = 64'h00FF0F0F55553333;
defparam \ula|ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N3
cyclonev_lcell_comb \ula|ShiftRight1~22 (
// Equation(s):
// \ula|ShiftRight1~22_combout  = ( \ula|ShiftRight0~26_combout  & ( \ula|ShiftRight0~23_combout  ) ) # ( !\ula|ShiftRight0~26_combout  & ( \ula|ShiftRight0~23_combout  & ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  ) ) ) # ( \ula|ShiftRight0~26_combout  & ( 
// !\ula|ShiftRight0~23_combout  & ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(gnd),
	.datae(!\ula|ShiftRight0~26_combout ),
	.dataf(!\ula|ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~22 .extended_lut = "off";
defparam \ula|ShiftRight1~22 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \ula|ShiftRight1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \ula|ShiftRight1~2 (
// Equation(s):
// \ula|ShiftRight1~2_combout  = ( \ula|ShiftRight0~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~2 .extended_lut = "off";
defparam \ula|ShiftRight1~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \ula|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \ula|ShiftRight1~21 (
// Equation(s):
// \ula|ShiftRight1~21_combout  = ( \ula|ShiftRight1~2_combout  & ( \ula|ShiftRight0~23_combout  ) ) # ( !\ula|ShiftRight1~2_combout  & ( \ula|ShiftRight0~23_combout  & ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  ) ) ) # ( \ula|ShiftRight1~2_combout  & ( 
// !\ula|ShiftRight0~23_combout  & ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(gnd),
	.datae(!\ula|ShiftRight1~2_combout ),
	.dataf(!\ula|ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~21 .extended_lut = "off";
defparam \ula|ShiftRight1~21 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \ula|ShiftRight1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \ula|Mux5~5 (
// Equation(s):
// \ula|Mux5~5_combout  = ( \ula|ShiftRight1~22_combout  & ( \ula|ShiftRight1~21_combout  & ( (!\ula|Mux5~4_combout  & (((!\ula|Mux6~8_combout  & !\ula|Mux6~5_combout )) # (\control|aluOp [3]))) ) ) ) # ( !\ula|ShiftRight1~22_combout  & ( 
// \ula|ShiftRight1~21_combout  & ( (!\ula|Mux5~4_combout  & ((!\ula|Mux6~5_combout ) # (\control|aluOp [3]))) ) ) ) # ( \ula|ShiftRight1~22_combout  & ( !\ula|ShiftRight1~21_combout  & ( (!\ula|Mux5~4_combout  & (((!\ula|Mux6~8_combout ) # 
// (\ula|Mux6~5_combout )) # (\control|aluOp [3]))) ) ) ) # ( !\ula|ShiftRight1~22_combout  & ( !\ula|ShiftRight1~21_combout  & ( !\ula|Mux5~4_combout  ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux5~4_combout ),
	.datac(!\ula|Mux6~8_combout ),
	.datad(!\ula|Mux6~5_combout ),
	.datae(!\ula|ShiftRight1~22_combout ),
	.dataf(!\ula|ShiftRight1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~5 .extended_lut = "off";
defparam \ula|Mux5~5 .lut_mask = 64'hCCCCC4CCCC44C444;
defparam \ula|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N39
cyclonev_lcell_comb \ula|Mux5~9 (
// Equation(s):
// \ula|Mux5~9_combout  = ( \ula|Mux14~1_combout  & ( \ula|Mux5~5_combout  & ( (!\control|aluOp [3]) # ((!\ula|LessThan0~39_combout  & (!\ula|LessThan0~41_combout  & !\ula|LessThan0~40_combout ))) ) ) ) # ( !\ula|Mux14~1_combout  & ( \ula|Mux5~5_combout  ) )

	.dataa(!\ula|LessThan0~39_combout ),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|LessThan0~40_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~9 .extended_lut = "off";
defparam \ula|Mux5~9 .lut_mask = 64'h00000000FFFFFF80;
defparam \ula|Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \ula|Mux6~6 (
// Equation(s):
// \ula|Mux6~6_combout  = ( \control|aluOp [2] & ( \ula|ShiftLeft0~6_combout  & ( !\control|aluOp [1] ) ) ) # ( \control|aluOp [2] & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1] & ((\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # 
// (\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) ) ) # ( !\control|aluOp [2] & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [0] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\control|aluOp [1] & !\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) # (\control|aluOp [0] & 
// (!\control|aluOp [1] & ((\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\control|aluOp [2]),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~6 .extended_lut = "off";
defparam \ula|Mux6~6 .lut_mask = 64'h183050F00000F0F0;
defparam \ula|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \ula|Mux6~7 (
// Equation(s):
// \ula|Mux6~7_combout  = ( !\ula|Mux6~6_combout  & ( (!\ula|Mux6~5_combout  & !\control|aluOp [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux6~5_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~7 .extended_lut = "off";
defparam \ula|Mux6~7 .lut_mask = 64'hF000F00000000000;
defparam \ula|Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \ula|Mux6~1 (
// Equation(s):
// \ula|Mux6~1_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & \control|aluOp 
// [1]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [0] & 
// (\control|aluOp [1] & !\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) # (\control|aluOp [2] & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\control|aluOp [1])))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~1 .extended_lut = "off";
defparam \ula|Mux6~1 .lut_mask = 64'h5D05050505050505;
defparam \ula|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N39
cyclonev_lcell_comb \ula|ShiftLeft0~24 (
// Equation(s):
// \ula|ShiftLeft0~24_combout  = ( \ula|ShiftLeft0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftLeft0~23_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~9_combout  & 
// !\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) # ( !\ula|ShiftLeft0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~23_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((\ula|ShiftLeft0~9_combout ))))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftLeft0~23_combout ),
	.datac(!\ula|ShiftLeft0~9_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~24 .extended_lut = "off";
defparam \ula|ShiftLeft0~24 .lut_mask = 64'h2700270027AA27AA;
defparam \ula|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N48
cyclonev_lcell_comb \ula|Mux5~0 (
// Equation(s):
// \ula|Mux5~0_combout  = ( \ula|ShiftLeft0~42_combout  & ( \ula|ShiftLeft0~46_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~38_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((\ula|ShiftLeft0~31_combout )))) ) ) ) # ( !\ula|ShiftLeft0~42_combout  & ( \ula|ShiftLeft0~46_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~38_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~31_combout ))))) ) ) ) # ( \ula|ShiftLeft0~42_combout  & ( !\ula|ShiftLeft0~46_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~38_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((\ula|ShiftLeft0~31_combout ))))) ) ) ) # ( !\ula|ShiftLeft0~42_combout  & ( !\ula|ShiftLeft0~46_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~38_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~31_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftLeft0~38_combout ),
	.datac(!\ula|ShiftLeft0~31_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftLeft0~42_combout ),
	.dataf(!\ula|ShiftLeft0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~0 .extended_lut = "off";
defparam \ula|Mux5~0 .lut_mask = 64'h110511AFBB05BBAF;
defparam \ula|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \ula|Mux5~7 (
// Equation(s):
// \ula|Mux5~7_combout  = ( \ula|Mux5~0_combout  & ( (!\ula|Mux3~0_combout  & (!\ula|Mux14~6_combout  & ((!\ula|Mux3~2_combout ) # (!\ula|ShiftLeft0~24_combout )))) ) ) # ( !\ula|Mux5~0_combout  & ( (!\ula|Mux14~6_combout  & ((!\ula|Mux3~2_combout ) # 
// (!\ula|ShiftLeft0~24_combout ))) ) )

	.dataa(!\ula|Mux3~2_combout ),
	.datab(!\ula|Mux3~0_combout ),
	.datac(!\ula|ShiftLeft0~24_combout ),
	.datad(!\ula|Mux14~6_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~7 .extended_lut = "off";
defparam \ula|Mux5~7 .lut_mask = 64'hFA00FA00C800C800;
defparam \ula|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N27
cyclonev_lcell_comb \ula|Mux5~8 (
// Equation(s):
// \ula|Mux5~8_combout  = ( \ula|Mux5~7_combout  & ( (\ula|Mux6~7_combout  & (\ula|Mux6~1_combout  & \ula|Add0~118_sumout )) ) ) # ( !\ula|Mux5~7_combout  & ( (\ula|Mux6~7_combout  & ((!\ula|Mux6~1_combout ) # (\ula|Add0~118_sumout ))) ) )

	.dataa(gnd),
	.datab(!\ula|Mux6~7_combout ),
	.datac(!\ula|Mux6~1_combout ),
	.datad(!\ula|Add0~118_sumout ),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~8 .extended_lut = "off";
defparam \ula|Mux5~8 .lut_mask = 64'h3033303300030003;
defparam \ula|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N21
cyclonev_lcell_comb \memToRegMux|memToRegOutput[26]~23 (
// Equation(s):
// \memToRegMux|memToRegOutput[26]~23_combout  = ( \ula|Mux5~8_combout  & ( !\control|Decoder1~0_combout  ) ) # ( !\ula|Mux5~8_combout  & ( (!\ula|Mux5~9_combout  & !\control|Decoder1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux5~9_combout ),
	.datad(!\control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[26]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[26]~23 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[26]~23 .lut_mask = 64'hF000F000FF00FF00;
defparam \memToRegMux|memToRegOutput[26]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \ulaIn1|Mux25~0 (
// Equation(s):
// \ulaIn1|Mux25~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a25  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a25  & ( 
// (\instruction[15]~input_o  & (\control|in1Mux [0] & !\control|in1Mux [1])) ) )

	.dataa(gnd),
	.datab(!\instruction[15]~input_o ),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux25~0 .extended_lut = "off";
defparam \ulaIn1|Mux25~0 .lut_mask = 64'h03000300F300F300;
defparam \ulaIn1|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N39
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[25] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [25] = ( \ulaIn1|Mux25~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [25]) ) ) # ( !\ulaIn1|Mux25~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [25] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [25]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[25] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[25] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N57
cyclonev_lcell_comb \ula|Mux6~9 (
// Equation(s):
// \ula|Mux6~9_combout  = ( \control|in2Mux~combout  & ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [25] $ (!\control|aluOp [1]) ) ) ) # ( !\control|in2Mux~combout  & ( \control|aluOp [0] & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [25] & 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ))) ) ) ) # ( \control|in2Mux~combout  & ( !\control|aluOp [0] & ( (\ulaIn1|ulaIn1MuxOut [25] & \control|aluOp [1]) ) ) ) # ( !\control|in2Mux~combout  & ( !\control|aluOp [0] & ( 
// (!\ulaIn1|ulaIn1MuxOut [25] & (\control|aluOp [1] & \regmem|regMemory_rtl_1|auto_generated|ram_block1a25 )) # (\ulaIn1|ulaIn1MuxOut [25] & (!\control|aluOp [1] $ (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ))) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [25]),
	.datac(!\control|aluOp [1]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~9 .extended_lut = "off";
defparam \ula|Mux6~9 .lut_mask = 64'h033C03033CF03C3C;
defparam \ula|Mux6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N36
cyclonev_lcell_comb \ula|Mux6~10 (
// Equation(s):
// \ula|Mux6~10_combout  = ( \ula|Mux14~8_combout  & ( \ula|Mux6~9_combout  & ( (\ulaIn1|ulaIn1MuxOut [9] & \ula|Mux9~1_combout ) ) ) ) # ( !\ula|Mux14~8_combout  & ( \ula|Mux6~9_combout  & ( \ula|Mux9~1_combout  ) ) ) # ( \ula|Mux14~8_combout  & ( 
// !\ula|Mux6~9_combout  & ( (\ulaIn1|ulaIn1MuxOut [9] & \ula|Mux9~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ula|Mux9~1_combout ),
	.datad(gnd),
	.datae(!\ula|Mux14~8_combout ),
	.dataf(!\ula|Mux6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~10 .extended_lut = "off";
defparam \ula|Mux6~10 .lut_mask = 64'h000003030F0F0303;
defparam \ula|Mux6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \ula|ShiftRight0~15 (
// Equation(s):
// \ula|ShiftRight0~15_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [27]),
	.datab(!\ulaIn1|ulaIn1MuxOut [26]),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn1|ulaIn1MuxOut [25]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~15 .extended_lut = "off";
defparam \ula|ShiftRight0~15 .lut_mask = 64'h00FF555533330F0F;
defparam \ula|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N15
cyclonev_lcell_comb \ula|ShiftRight1~20 (
// Equation(s):
// \ula|ShiftRight1~20_combout  = ( \ula|ShiftRight0~18_combout  & ( (\ula|ShiftRight0~15_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) # ( !\ula|ShiftRight0~18_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftRight0~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftRight0~15_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~20 .extended_lut = "off";
defparam \ula|ShiftRight1~20 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ula|ShiftRight1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N39
cyclonev_lcell_comb \ula|ShiftRight1~19 (
// Equation(s):
// \ula|ShiftRight1~19_combout  = ( \ula|ShiftRight1~0_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~15_combout ) ) ) # ( !\ula|ShiftRight1~0_combout  & ( (\ula|ShiftRight0~15_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~15_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~19 .extended_lut = "off";
defparam \ula|ShiftRight1~19 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ula|ShiftRight1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \ula|Mux6~11 (
// Equation(s):
// \ula|Mux6~11_combout  = ( \ula|ShiftRight1~20_combout  & ( \ula|ShiftRight1~19_combout  & ( (!\ula|Mux6~10_combout  & (((!\ula|Mux6~5_combout  & !\ula|Mux6~8_combout )) # (\control|aluOp [3]))) ) ) ) # ( !\ula|ShiftRight1~20_combout  & ( 
// \ula|ShiftRight1~19_combout  & ( (!\ula|Mux6~10_combout  & ((!\ula|Mux6~5_combout ) # (\control|aluOp [3]))) ) ) ) # ( \ula|ShiftRight1~20_combout  & ( !\ula|ShiftRight1~19_combout  & ( (!\ula|Mux6~10_combout  & (((!\ula|Mux6~8_combout ) # (\control|aluOp 
// [3])) # (\ula|Mux6~5_combout ))) ) ) ) # ( !\ula|ShiftRight1~20_combout  & ( !\ula|ShiftRight1~19_combout  & ( !\ula|Mux6~10_combout  ) ) )

	.dataa(!\ula|Mux6~5_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux6~8_combout ),
	.datad(!\ula|Mux6~10_combout ),
	.datae(!\ula|ShiftRight1~20_combout ),
	.dataf(!\ula|ShiftRight1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~11 .extended_lut = "off";
defparam \ula|Mux6~11 .lut_mask = 64'hFF00F700BB00B300;
defparam \ula|Mux6~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \ula|Mux6~15 (
// Equation(s):
// \ula|Mux6~15_combout  = ( \ula|Mux14~1_combout  & ( \ula|Mux6~11_combout  & ( (!\control|aluOp [3]) # ((!\ula|LessThan0~39_combout  & (!\ula|LessThan0~41_combout  & !\ula|LessThan0~40_combout ))) ) ) ) # ( !\ula|Mux14~1_combout  & ( \ula|Mux6~11_combout  
// ) )

	.dataa(!\ula|LessThan0~39_combout ),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|LessThan0~40_combout ),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~15 .extended_lut = "off";
defparam \ula|Mux6~15 .lut_mask = 64'h00000000FFFFF8F0;
defparam \ula|Mux6~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N3
cyclonev_lcell_comb \ula|ShiftLeft0~22 (
// Equation(s):
// \ula|ShiftLeft0~22_combout  = ( \ula|ShiftLeft0~8_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~21_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) ) ) # ( !\ula|ShiftLeft0~8_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~21_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( 
// \ula|ShiftLeft0~8_combout  & ( !\ula|ShiftLeft0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~21_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ula|ShiftLeft0~8_combout  & ( !\ula|ShiftLeft0~13_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftLeft0~21_combout )) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftLeft0~21_combout ),
	.datae(!\ula|ShiftLeft0~8_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~22 .extended_lut = "off";
defparam \ula|ShiftLeft0~22 .lut_mask = 64'h00A050F00AAA5AFA;
defparam \ula|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \ula|Mux6~2 (
// Equation(s):
// \ula|Mux6~2_combout  = ( \ula|ShiftLeft0~37_combout  & ( \ula|ShiftLeft0~41_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~45_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((\ula|ShiftLeft0~29_combout )))) ) ) ) # ( !\ula|ShiftLeft0~37_combout  & ( \ula|ShiftLeft0~41_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~45_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~29_combout )))) ) ) ) # ( \ula|ShiftLeft0~37_combout  & ( !\ula|ShiftLeft0~41_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~45_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((\ula|ShiftLeft0~29_combout )))) ) ) ) # ( 
// !\ula|ShiftLeft0~37_combout  & ( !\ula|ShiftLeft0~41_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~45_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((\ula|ShiftLeft0~29_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftLeft0~45_combout ),
	.datad(!\ula|ShiftLeft0~29_combout ),
	.datae(!\ula|ShiftLeft0~37_combout ),
	.dataf(!\ula|ShiftLeft0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~2 .extended_lut = "off";
defparam \ula|Mux6~2 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ula|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \ula|Mux6~13 (
// Equation(s):
// \ula|Mux6~13_combout  = ( \ula|Mux6~2_combout  & ( (!\ula|Mux14~6_combout  & (!\ula|Mux3~0_combout  & ((!\ula|ShiftLeft0~22_combout ) # (!\ula|Mux3~2_combout )))) ) ) # ( !\ula|Mux6~2_combout  & ( (!\ula|Mux14~6_combout  & ((!\ula|ShiftLeft0~22_combout ) 
// # (!\ula|Mux3~2_combout ))) ) )

	.dataa(!\ula|ShiftLeft0~22_combout ),
	.datab(!\ula|Mux3~2_combout ),
	.datac(!\ula|Mux14~6_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~13 .extended_lut = "off";
defparam \ula|Mux6~13 .lut_mask = 64'hE0E0E0E0E000E000;
defparam \ula|Mux6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N57
cyclonev_lcell_comb \ula|Mux6~14 (
// Equation(s):
// \ula|Mux6~14_combout  = ( \ula|Mux6~13_combout  & ( (\ula|Mux6~1_combout  & (\ula|Mux6~7_combout  & \ula|Add0~114_sumout )) ) ) # ( !\ula|Mux6~13_combout  & ( (\ula|Mux6~7_combout  & ((!\ula|Mux6~1_combout ) # (\ula|Add0~114_sumout ))) ) )

	.dataa(gnd),
	.datab(!\ula|Mux6~1_combout ),
	.datac(!\ula|Mux6~7_combout ),
	.datad(!\ula|Add0~114_sumout ),
	.datae(gnd),
	.dataf(!\ula|Mux6~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~14 .extended_lut = "off";
defparam \ula|Mux6~14 .lut_mask = 64'h0C0F0C0F00030003;
defparam \ula|Mux6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \memToRegMux|memToRegOutput[25]~22 (
// Equation(s):
// \memToRegMux|memToRegOutput[25]~22_combout  = ( \ula|Mux6~15_combout  & ( \ula|Mux6~14_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux6~15_combout  & ( \ula|Mux6~14_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux6~15_combout  
// & ( !\ula|Mux6~14_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\control|Decoder1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ula|Mux6~15_combout ),
	.dataf(!\ula|Mux6~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[25]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[25]~22 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[25]~22 .lut_mask = 64'hCCCC0000CCCCCCCC;
defparam \memToRegMux|memToRegOutput[25]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N12
cyclonev_lcell_comb \ulaIn1|Mux26~0 (
// Equation(s):
// \ulaIn1|Mux26~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a26  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a26  & ( 
// (\instruction[15]~input_o  & (\control|in1Mux [0] & !\control|in1Mux [1])) ) )

	.dataa(!\instruction[15]~input_o ),
	.datab(!\control|in1Mux [0]),
	.datac(!\control|in1Mux [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux26~0 .extended_lut = "off";
defparam \ulaIn1|Mux26~0 .lut_mask = 64'h10101010D0D0D0D0;
defparam \ulaIn1|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N42
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[26] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [26] = ( \ulaIn1|Mux26~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [26]) ) ) # ( !\ulaIn1|Mux26~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [26] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [26]),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[26] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[26] .lut_mask = 64'h3300330033FF33FF;
defparam \ulaIn1|ulaIn1MuxOut[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N30
cyclonev_lcell_comb \ula|ShiftRight0~4 (
// Equation(s):
// \ula|ShiftRight0~4_combout  = ( \ulaIn1|ulaIn1MuxOut [24] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [25]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [27])) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [24] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [25]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [27])) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [24] & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [26]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [24] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [26] & \ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [26]),
	.datab(!\ulaIn1|ulaIn1MuxOut [27]),
	.datac(!\ulaIn1|ulaIn1MuxOut [25]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [24]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~4 .extended_lut = "off";
defparam \ula|ShiftRight0~4 .lut_mask = 64'h0055FF550F330F33;
defparam \ula|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \ula|Mux7~4 (
// Equation(s):
// \ula|Mux7~4_combout  = ( \ula|ShiftLeft0~6_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux28~3_combout ) # 
// (\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux28~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~4 .extended_lut = "off";
defparam \ula|Mux7~4 .lut_mask = 64'h1011101111111111;
defparam \ula|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \ula|Mux7~5 (
// Equation(s):
// \ula|Mux7~5_combout  = ( \ula|ShiftRight0~3_combout  & ( \ula|Mux7~4_combout  & ( \ula|Mux9~2_combout  ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( \ula|Mux7~4_combout  & ( \ula|Mux9~2_combout  ) ) ) # ( \ula|ShiftRight0~3_combout  & ( !\ula|Mux7~4_combout  
// & ( (\ula|Mux9~2_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~4_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( !\ula|Mux7~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|Mux9~2_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftRight0~4_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|Mux9~2_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftRight0~4_combout ),
	.datae(!\ula|ShiftRight0~3_combout ),
	.dataf(!\ula|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~5 .extended_lut = "off";
defparam \ula|Mux7~5 .lut_mask = 64'h0020103033333333;
defparam \ula|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \ula|Mux7~2 (
// Equation(s):
// \ula|Mux7~2_combout  = ( \ula|ShiftLeft0~40_combout  & ( \ula|ShiftLeft0~27_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~44_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~35_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ula|ShiftLeft0~40_combout  & ( \ula|ShiftLeft0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~44_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~35_combout ))))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( \ula|ShiftLeft0~40_combout  & ( !\ula|ShiftLeft0~27_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~44_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~35_combout ))))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( !\ula|ShiftLeft0~40_combout  & ( !\ula|ShiftLeft0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~44_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~35_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftLeft0~44_combout ),
	.datac(!\ula|ShiftLeft0~35_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftLeft0~40_combout ),
	.dataf(!\ula|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~2 .extended_lut = "off";
defparam \ula|Mux7~2 .lut_mask = 64'h220A770A225F775F;
defparam \ula|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N15
cyclonev_lcell_comb \ula|ShiftLeft0~20 (
// Equation(s):
// \ula|ShiftLeft0~20_combout  = ( \ula|ShiftLeft0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~19_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~11_combout ))))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) # ( !\ula|ShiftLeft0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~19_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~11_combout ))))) ) )

	.dataa(!\ula|ShiftLeft0~19_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftLeft0~11_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~20 .extended_lut = "off";
defparam \ula|ShiftLeft0~20 .lut_mask = 64'h404C404C707C707C;
defparam \ula|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \ula|Mux7~3 (
// Equation(s):
// \ula|Mux7~3_combout  = ( \ula|ShiftLeft0~20_combout  & ( (!\ula|Mux14~6_combout  & (!\ula|Mux3~2_combout  & ((!\ula|Mux7~2_combout ) # (!\ula|Mux3~0_combout )))) ) ) # ( !\ula|ShiftLeft0~20_combout  & ( (!\ula|Mux14~6_combout  & ((!\ula|Mux7~2_combout ) # 
// (!\ula|Mux3~0_combout ))) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ula|Mux3~2_combout ),
	.datac(!\ula|Mux7~2_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~3 .extended_lut = "off";
defparam \ula|Mux7~3 .lut_mask = 64'hAAA0AAA088808880;
defparam \ula|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \ula|Mux7~1 (
// Equation(s):
// \ula|Mux7~1_combout  = ( \ula|Mux15~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~3_combout ))))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftRight0~4_combout ),
	.datac(!\ula|ShiftRight0~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~1 .extended_lut = "off";
defparam \ula|Mux7~1 .lut_mask = 64'h0000000027002700;
defparam \ula|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \ula|Mux7~6 (
// Equation(s):
// \ula|Mux7~6_combout  = ( \ula|Mux7~3_combout  & ( !\ula|Mux7~1_combout  & ( (!\ula|Mux7~5_combout  & ((!\ula|Mux14~15_combout ) # ((!\ula|Add0~110_sumout ) # (!\ula|Mux2~0_combout )))) ) ) ) # ( !\ula|Mux7~3_combout  & ( !\ula|Mux7~1_combout  & ( 
// (!\ula|Mux7~5_combout  & ((!\ula|Mux2~0_combout ) # ((\ula|Mux14~15_combout  & !\ula|Add0~110_sumout )))) ) ) )

	.dataa(!\ula|Mux7~5_combout ),
	.datab(!\ula|Mux14~15_combout ),
	.datac(!\ula|Add0~110_sumout ),
	.datad(!\ula|Mux2~0_combout ),
	.datae(!\ula|Mux7~3_combout ),
	.dataf(!\ula|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~6 .extended_lut = "off";
defparam \ula|Mux7~6 .lut_mask = 64'hAA20AAA800000000;
defparam \ula|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N27
cyclonev_lcell_comb \ula|Mux7~8 (
// Equation(s):
// \ula|Mux7~8_combout  = ( !\control|aluOp [2] & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a24  & (!\control|in2Mux~combout  & \ulaIn1|ulaIn1MuxOut [24]))) # (\control|aluOp [1] & 
// (!\ulaIn1|ulaIn1MuxOut [24] $ (((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ) # (\control|in2Mux~combout ))))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [24] & 
// ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ) # (\control|in2Mux~combout ))))))) ) ) # ( \control|aluOp [2] & ( (!\control|aluOp [0] & (((\ulaIn1|ulaIn1MuxOut [8] & (\control|aluOp [1]))))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [2]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [24]),
	.datag(!\control|in2Mux~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~8 .extended_lut = "on";
defparam \ula|Mux7~8 .lut_mask = 64'h1065000A758A000A;
defparam \ula|Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \ula|Mux7~0 (
// Equation(s):
// \ula|Mux7~0_combout  = ( \ula|Mux14~1_combout  & ( \ula|Mux7~8_combout  & ( \control|aluOp [3] ) ) ) # ( !\ula|Mux14~1_combout  & ( \ula|Mux7~8_combout  & ( \control|aluOp [3] ) ) ) # ( \ula|Mux14~1_combout  & ( !\ula|Mux7~8_combout  & ( (\control|aluOp 
// [3] & (((\ula|LessThan0~39_combout ) # (\ula|LessThan0~40_combout )) # (\ula|LessThan0~41_combout ))) ) ) )

	.dataa(!\ula|LessThan0~41_combout ),
	.datab(!\ula|LessThan0~40_combout ),
	.datac(!\ula|LessThan0~39_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux7~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~0 .extended_lut = "off";
defparam \ula|Mux7~0 .lut_mask = 64'h0000007F00FF00FF;
defparam \ula|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \memToRegMux|memToRegOutput[24]~21 (
// Equation(s):
// \memToRegMux|memToRegOutput[24]~21_combout  = ( \ula|Mux7~0_combout  & ( !\control|Decoder1~0_combout  ) ) # ( !\ula|Mux7~0_combout  & ( (!\ula|Mux7~6_combout  & !\control|Decoder1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux7~6_combout ),
	.datad(!\control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[24]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[24]~21 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[24]~21 .lut_mask = 64'hF000F000FF00FF00;
defparam \memToRegMux|memToRegOutput[24]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N6
cyclonev_lcell_comb \ula|ShiftRight1~4 (
// Equation(s):
// \ula|ShiftRight1~4_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( (\ulaIn1|ulaIn1MuxOut [31] & (!\instruction[7]~input_o  & (\control|in2Mux~combout  & 
// !\instruction[6]~input_o ))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( (\ulaIn1|ulaIn1MuxOut [31] & (!\instruction[7]~input_o  & (\control|in2Mux~combout  & 
// !\instruction[6]~input_o ))) ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( (\ulaIn1|ulaIn1MuxOut [31] & (!\instruction[7]~input_o  & (\control|in2Mux~combout  & 
// !\instruction[6]~input_o ))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( (\ulaIn1|ulaIn1MuxOut [31] & ((!\control|in2Mux~combout ) # ((!\instruction[7]~input_o  
// & !\instruction[6]~input_o )))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\instruction[7]~input_o ),
	.datac(!\control|in2Mux~combout ),
	.datad(!\instruction[6]~input_o ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~4 .extended_lut = "off";
defparam \ula|ShiftRight1~4 .lut_mask = 64'h5450040004000400;
defparam \ula|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N6
cyclonev_lcell_comb \ula|ShiftRight0~32 (
// Equation(s):
// \ula|ShiftRight0~32_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [24]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ulaIn1|ulaIn1MuxOut [26]),
	.datad(!\ulaIn1|ulaIn1MuxOut [25]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~32 .extended_lut = "off";
defparam \ula|ShiftRight0~32 .lut_mask = 64'h3333555500FF0F0F;
defparam \ula|ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N33
cyclonev_lcell_comb \ula|ShiftRight1~9 (
// Equation(s):
// \ula|ShiftRight1~9_combout  = ( \ula|ShiftRight0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~32_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight1~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) # ( !\ula|ShiftRight0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~32_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftRight1~4_combout )))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftRight1~4_combout ),
	.datac(!\ula|ShiftRight0~32_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~9 .extended_lut = "off";
defparam \ula|ShiftRight1~9 .lut_mask = 64'h1B001B001BAA1BAA;
defparam \ula|ShiftRight1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N57
cyclonev_lcell_comb \ula|Mux8~3 (
// Equation(s):
// \ula|Mux8~3_combout  = ( \control|in2Mux~combout  & ( \control|aluOp [1] & ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [23]) ) ) ) # ( !\control|in2Mux~combout  & ( \control|aluOp [1] & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & 
// (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [23]))) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & (!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [23])) ) ) ) # ( \control|in2Mux~combout  & ( !\control|aluOp [1] & ( (\control|aluOp [0] & 
// \ulaIn1|ulaIn1MuxOut [23]) ) ) ) # ( !\control|in2Mux~combout  & ( !\control|aluOp [1] & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [23])) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a23  
// & ((\ulaIn1|ulaIn1MuxOut [23]) # (\control|aluOp [0]))) ) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn1|ulaIn1MuxOut [23]),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~3 .extended_lut = "off";
defparam \ula|Mux8~3 .lut_mask = 64'h033F000F3CC00FF0;
defparam \ula|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N30
cyclonev_lcell_comb \ula|Mux8~4 (
// Equation(s):
// \ula|Mux8~4_combout  = ( \ula|Mux14~8_combout  & ( \ula|Mux8~3_combout  & ( (\ula|Mux9~1_combout  & \ulaIn1|ulaIn1MuxOut [7]) ) ) ) # ( !\ula|Mux14~8_combout  & ( \ula|Mux8~3_combout  & ( \ula|Mux9~1_combout  ) ) ) # ( \ula|Mux14~8_combout  & ( 
// !\ula|Mux8~3_combout  & ( (\ula|Mux9~1_combout  & \ulaIn1|ulaIn1MuxOut [7]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux9~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(!\ula|Mux14~8_combout ),
	.dataf(!\ula|Mux8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~4 .extended_lut = "off";
defparam \ula|Mux8~4 .lut_mask = 64'h0000000F0F0F000F;
defparam \ula|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \ula|ShiftRight0~38 (
// Equation(s):
// \ula|ShiftRight0~38_combout  = ( \ula|ShiftRight0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftRight0~32_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn1|ulaIn1MuxOut [31])))) ) 
// ) # ( !\ula|ShiftRight0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~32_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn1|ulaIn1MuxOut [31])))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|ShiftRight0~32_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~38 .extended_lut = "off";
defparam \ula|ShiftRight0~38 .lut_mask = 64'h038B038B47CF47CF;
defparam \ula|ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N0
cyclonev_lcell_comb \ula|Mux8~5 (
// Equation(s):
// \ula|Mux8~5_combout  = ( \ula|ShiftRight0~38_combout  & ( (!\ula|Mux9~2_combout  & (!\ula|Mux8~4_combout  & ((!\ula|Mux15~5_combout ) # (!\ula|ShiftRight1~9_combout )))) ) ) # ( !\ula|ShiftRight0~38_combout  & ( (!\ula|Mux8~4_combout  & 
// ((!\ula|Mux15~5_combout ) # (!\ula|ShiftRight1~9_combout ))) ) )

	.dataa(!\ula|Mux15~5_combout ),
	.datab(!\ula|Mux9~2_combout ),
	.datac(!\ula|ShiftRight1~9_combout ),
	.datad(!\ula|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~5 .extended_lut = "off";
defparam \ula|Mux8~5 .lut_mask = 64'hFA00FA00C800C800;
defparam \ula|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \ula|Mux8~1 (
// Equation(s):
// \ula|Mux8~1_combout  = ( \ula|ShiftLeft0~10_combout  & ( \ula|ShiftLeft0~17_combout  & ( (!\ula|Mux14~6_combout  & ((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( \ula|ShiftLeft0~17_combout  & ( 
// (!\ula|Mux14~6_combout  & (((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( \ula|ShiftLeft0~10_combout  & ( !\ula|ShiftLeft0~17_combout  & ( (!\ula|Mux14~6_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( !\ula|ShiftLeft0~17_combout  & ( !\ula|Mux14~6_combout  ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|Mux3~2_combout ),
	.datae(!\ula|ShiftLeft0~10_combout ),
	.dataf(!\ula|ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~1 .extended_lut = "off";
defparam \ula|Mux8~1 .lut_mask = 64'hAAAAAA8AAA2AAA0A;
defparam \ula|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \ula|Mux8~0 (
// Equation(s):
// \ula|Mux8~0_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ula|ShiftLeft0~25_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~33_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ula|ShiftLeft0~25_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~43_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~39_combout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftLeft0~25_combout  & ( (\ula|ShiftLeft0~33_combout  & 
// !\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftLeft0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~43_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftLeft0~39_combout )) ) ) )

	.dataa(!\ula|ShiftLeft0~39_combout ),
	.datab(!\ula|ShiftLeft0~43_combout ),
	.datac(!\ula|ShiftLeft0~33_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.dataf(!\ula|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~0 .extended_lut = "off";
defparam \ula|Mux8~0 .lut_mask = 64'h33550F0033550FFF;
defparam \ula|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N54
cyclonev_lcell_comb \ula|Mux8~2 (
// Equation(s):
// \ula|Mux8~2_combout  = ( \ula|Add0~106_sumout  & ( \ula|Mux8~0_combout  & ( (\ula|Mux2~0_combout  & (((!\ula|Mux8~1_combout ) # (\ula|Mux3~0_combout )) # (\ula|Mux14~15_combout ))) ) ) ) # ( !\ula|Add0~106_sumout  & ( \ula|Mux8~0_combout  & ( 
// (!\ula|Mux14~15_combout  & (\ula|Mux2~0_combout  & ((!\ula|Mux8~1_combout ) # (\ula|Mux3~0_combout )))) ) ) ) # ( \ula|Add0~106_sumout  & ( !\ula|Mux8~0_combout  & ( (\ula|Mux2~0_combout  & ((!\ula|Mux8~1_combout ) # (\ula|Mux14~15_combout ))) ) ) ) # ( 
// !\ula|Add0~106_sumout  & ( !\ula|Mux8~0_combout  & ( (!\ula|Mux14~15_combout  & (!\ula|Mux8~1_combout  & \ula|Mux2~0_combout )) ) ) )

	.dataa(!\ula|Mux14~15_combout ),
	.datab(!\ula|Mux3~0_combout ),
	.datac(!\ula|Mux8~1_combout ),
	.datad(!\ula|Mux2~0_combout ),
	.datae(!\ula|Add0~106_sumout ),
	.dataf(!\ula|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~2 .extended_lut = "off";
defparam \ula|Mux8~2 .lut_mask = 64'h00A000F500A200F7;
defparam \ula|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \memToRegMux|memToRegOutput[23]~20 (
// Equation(s):
// \memToRegMux|memToRegOutput[23]~20_combout  = ( !\control|Decoder1~0_combout  & ( \ula|Mux8~2_combout  ) ) # ( !\control|Decoder1~0_combout  & ( !\ula|Mux8~2_combout  & ( (!\ula|Mux8~5_combout ) # ((\control|aluOp [3] & (!\ula|LessThan0~44_combout  & 
// \ula|Mux14~1_combout ))) ) ) )

	.dataa(!\ula|Mux8~5_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|LessThan0~44_combout ),
	.datad(!\ula|Mux14~1_combout ),
	.datae(!\control|Decoder1~0_combout ),
	.dataf(!\ula|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[23]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[23]~20 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[23]~20 .lut_mask = 64'hAABA0000FFFF0000;
defparam \memToRegMux|memToRegOutput[23]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N21
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[3]~4 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[3]~4_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a3  & ( (!\control|in2Mux~combout ) # (\instruction[9]~input_o ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a3  & ( (\instruction[9]~input_o  & 
// \control|in2Mux~combout ) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[3]~4 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[3]~4 .lut_mask = 64'h00550055FF55FF55;
defparam \ulaIn2|ulaIn2MuxOut[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N30
cyclonev_lcell_comb \ula|Mux9~3 (
// Equation(s):
// \ula|Mux9~3_combout  = ( \ula|ShiftLeft0~23_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftLeft0~38_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~31_combout )))) ) ) ) # ( !\ula|ShiftLeft0~23_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # 
// (\ula|ShiftLeft0~38_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~31_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( \ula|ShiftLeft0~23_combout  & ( !\ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout 
//  & (\ula|ShiftLeft0~38_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~31_combout )))) ) ) ) # ( !\ula|ShiftLeft0~23_combout  & ( 
// !\ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~38_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~31_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout 
// )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftLeft0~38_combout ),
	.datac(!\ula|ShiftLeft0~31_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftLeft0~23_combout ),
	.dataf(!\ula|ShiftLeft0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~3 .extended_lut = "off";
defparam \ula|Mux9~3 .lut_mask = 64'h05220577AF22AF77;
defparam \ula|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N57
cyclonev_lcell_comb \ula|Mux9~4 (
// Equation(s):
// \ula|Mux9~4_combout  = ( \ula|ShiftLeft0~9_combout  & ( \ula|ShiftLeft0~15_combout  & ( (!\ula|Mux14~6_combout  & ((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ula|ShiftLeft0~9_combout  & ( \ula|ShiftLeft0~15_combout  & ( 
// (!\ula|Mux14~6_combout  & (((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( \ula|ShiftLeft0~9_combout  & ( !\ula|ShiftLeft0~15_combout  & ( (!\ula|Mux14~6_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( !\ula|ShiftLeft0~9_combout  & ( !\ula|ShiftLeft0~15_combout  & ( !\ula|Mux14~6_combout  ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|Mux3~2_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftLeft0~9_combout ),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~4 .extended_lut = "off";
defparam \ula|Mux9~4 .lut_mask = 64'hAAAAA8AAA2AAA0AA;
defparam \ula|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \ula|Mux9~5 (
// Equation(s):
// \ula|Mux9~5_combout  = ( \ula|Mux14~15_combout  & ( \ula|Add0~102_sumout  & ( \ula|Mux2~0_combout  ) ) ) # ( !\ula|Mux14~15_combout  & ( \ula|Add0~102_sumout  & ( (\ula|Mux2~0_combout  & ((!\ula|Mux9~4_combout ) # ((\ula|Mux9~3_combout  & 
// \ula|Mux3~0_combout )))) ) ) ) # ( !\ula|Mux14~15_combout  & ( !\ula|Add0~102_sumout  & ( (\ula|Mux2~0_combout  & ((!\ula|Mux9~4_combout ) # ((\ula|Mux9~3_combout  & \ula|Mux3~0_combout )))) ) ) )

	.dataa(!\ula|Mux9~3_combout ),
	.datab(!\ula|Mux9~4_combout ),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|Mux2~0_combout ),
	.datae(!\ula|Mux14~15_combout ),
	.dataf(!\ula|Add0~102_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~5 .extended_lut = "off";
defparam \ula|Mux9~5 .lut_mask = 64'h00CD000000CD00FF;
defparam \ula|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N15
cyclonev_lcell_comb \ula|Mux9~6 (
// Equation(s):
// \ula|Mux9~6_combout  = ( \control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a22  & ( (!\control|aluOp [1] & (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [22])) # (\control|aluOp [1] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut 
// [22]))) ) ) ) # ( !\control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a22  & ( !\control|aluOp [1] $ (((!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [22]))) ) ) ) # ( \control|in2Mux~combout  & ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a22  & ( (!\control|aluOp [1] & (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [22])) # (\control|aluOp [1] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [22]))) ) ) ) # ( !\control|in2Mux~combout  & ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a22  & ( (!\control|aluOp [1] & (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [22])) # (\control|aluOp [1] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [22]))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn1|ulaIn1MuxOut [22]),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~6 .extended_lut = "off";
defparam \ula|Mux9~6 .lut_mask = 64'h055A055A5AAA055A;
defparam \ula|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \ula|Mux9~7 (
// Equation(s):
// \ula|Mux9~7_combout  = ( \ula|Mux14~8_combout  & ( \ula|Mux9~6_combout  & ( (\ulaIn1|ulaIn1MuxOut [6] & \ula|Mux9~1_combout ) ) ) ) # ( !\ula|Mux14~8_combout  & ( \ula|Mux9~6_combout  & ( \ula|Mux9~1_combout  ) ) ) # ( \ula|Mux14~8_combout  & ( 
// !\ula|Mux9~6_combout  & ( (\ulaIn1|ulaIn1MuxOut [6] & \ula|Mux9~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\ula|Mux9~1_combout ),
	.datad(gnd),
	.datae(!\ula|Mux14~8_combout ),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~7 .extended_lut = "off";
defparam \ula|Mux9~7 .lut_mask = 64'h000003030F0F0303;
defparam \ula|Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \ula|ShiftRight0~24 (
// Equation(s):
// \ula|ShiftRight0~24_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [22]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ulaIn1|ulaIn1MuxOut [24]),
	.datad(!\ulaIn1|ulaIn1MuxOut [25]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~24 .extended_lut = "off";
defparam \ula|ShiftRight0~24 .lut_mask = 64'h55550F0F333300FF;
defparam \ula|ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \ula|ShiftRight0~37 (
// Equation(s):
// \ula|ShiftRight0~37_combout  = ( \ulaIn1|ulaIn1MuxOut [31] & ( \ula|ShiftRight0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((\ula|ShiftRight0~23_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((\ula|ShiftRight0~26_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [31] & ( \ula|ShiftRight0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # 
// ((\ula|ShiftRight0~23_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~26_combout ))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [31] & ( !\ula|ShiftRight0~24_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~23_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftRight0~26_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [31] & ( !\ula|ShiftRight0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~23_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftRight0~26_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight0~26_combout ),
	.datad(!\ula|ShiftRight0~23_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [31]),
	.dataf(!\ula|ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~37 .extended_lut = "off";
defparam \ula|ShiftRight0~37 .lut_mask = 64'h042615378CAE9DBF;
defparam \ula|ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \ula|ShiftRight1~8 (
// Equation(s):
// \ula|ShiftRight1~8_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ula|ShiftRight0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftRight0~23_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ula|ShiftRight0~24_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight1~2_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( !\ula|ShiftRight0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftRight0~23_combout ) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( !\ula|ShiftRight0~24_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftRight1~2_combout ) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftRight0~23_combout ),
	.datac(!\ula|ShiftRight1~2_combout ),
	.datad(gnd),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.dataf(!\ula|ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~8 .extended_lut = "off";
defparam \ula|ShiftRight1~8 .lut_mask = 64'h05052222AFAF2222;
defparam \ula|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N27
cyclonev_lcell_comb \ula|Mux9~8 (
// Equation(s):
// \ula|Mux9~8_combout  = ( !\ula|Mux15~5_combout  & ( \ula|ShiftRight1~8_combout  & ( (!\ula|Mux9~7_combout  & ((!\ula|ShiftRight0~37_combout ) # (!\ula|Mux9~2_combout ))) ) ) ) # ( \ula|Mux15~5_combout  & ( !\ula|ShiftRight1~8_combout  & ( 
// (!\ula|Mux9~7_combout  & ((!\ula|ShiftRight0~37_combout ) # (!\ula|Mux9~2_combout ))) ) ) ) # ( !\ula|Mux15~5_combout  & ( !\ula|ShiftRight1~8_combout  & ( (!\ula|Mux9~7_combout  & ((!\ula|ShiftRight0~37_combout ) # (!\ula|Mux9~2_combout ))) ) ) )

	.dataa(!\ula|Mux9~7_combout ),
	.datab(!\ula|ShiftRight0~37_combout ),
	.datac(gnd),
	.datad(!\ula|Mux9~2_combout ),
	.datae(!\ula|Mux15~5_combout ),
	.dataf(!\ula|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~8 .extended_lut = "off";
defparam \ula|Mux9~8 .lut_mask = 64'hAA88AA88AA880000;
defparam \ula|Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N9
cyclonev_lcell_comb \memToRegMux|memToRegOutput[22]~19 (
// Equation(s):
// \memToRegMux|memToRegOutput[22]~19_combout  = ( \ula|Mux9~5_combout  & ( \ula|Mux9~8_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux9~5_combout  & ( \ula|Mux9~8_combout  & ( (\control|aluOp [3] & (!\control|Decoder1~0_combout  & 
// (\ula|Mux14~1_combout  & !\ula|LessThan0~44_combout ))) ) ) ) # ( \ula|Mux9~5_combout  & ( !\ula|Mux9~8_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux9~5_combout  & ( !\ula|Mux9~8_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux14~1_combout ),
	.datad(!\ula|LessThan0~44_combout ),
	.datae(!\ula|Mux9~5_combout ),
	.dataf(!\ula|Mux9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[22]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[22]~19 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[22]~19 .lut_mask = 64'hCCCCCCCC0400CCCC;
defparam \memToRegMux|memToRegOutput[22]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \ulaIn1|Mux21~0 (
// Equation(s):
// \ulaIn1|Mux21~0_combout  = ( !\control|in1Mux [1] & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a21  & ( (!\control|in1Mux [0]) # (\instruction[15]~input_o ) ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a21  
// & ( (\control|in1Mux [0] & \instruction[15]~input_o ) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\instruction[15]~input_o ),
	.datad(gnd),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux21~0 .extended_lut = "off";
defparam \ulaIn1|Mux21~0 .lut_mask = 64'h05050000AFAF0000;
defparam \ulaIn1|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[21] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [21] = ( \ulaIn1|Mux21~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [21]) ) ) # ( !\ulaIn1|Mux21~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [21] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [21]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[21] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[21] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \ula|Mux10~3 (
// Equation(s):
// \ula|Mux10~3_combout  = ( \control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a21  & ( (!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [21] & \control|aluOp [0])) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [21] $ 
// (!\control|aluOp [0]))) ) ) ) # ( !\control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a21  & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [21] & !\control|aluOp [0]))) ) ) ) # ( \control|in2Mux~combout  & ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a21  & ( (!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [21] & \control|aluOp [0])) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [21] $ (!\control|aluOp [0]))) ) ) ) # ( !\control|in2Mux~combout  & ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a21  & ( (!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [21] & \control|aluOp [0])) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [21] $ (!\control|aluOp [0]))) ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [21]),
	.datad(!\control|aluOp [0]),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~3 .extended_lut = "off";
defparam \ula|Mux10~3 .lut_mask = 64'h033C033C3CCC033C;
defparam \ula|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N6
cyclonev_lcell_comb \ula|Mux10~4 (
// Equation(s):
// \ula|Mux10~4_combout  = ( \ula|Mux14~8_combout  & ( \ula|Mux9~1_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) # ( !\ula|Mux14~8_combout  & ( \ula|Mux9~1_combout  & ( \ula|Mux10~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\ula|Mux10~3_combout ),
	.datad(gnd),
	.datae(!\ula|Mux14~8_combout ),
	.dataf(!\ula|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~4 .extended_lut = "off";
defparam \ula|Mux10~4 .lut_mask = 64'h000000000F0F3333;
defparam \ula|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N18
cyclonev_lcell_comb \ula|ShiftRight0~16 (
// Equation(s):
// \ula|ShiftRight0~16_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\ulaIn1|ulaIn1MuxOut [22]),
	.datac(!\ulaIn1|ulaIn1MuxOut [24]),
	.datad(!\ulaIn1|ulaIn1MuxOut [23]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~16 .extended_lut = "off";
defparam \ula|ShiftRight0~16 .lut_mask = 64'h555500FF33330F0F;
defparam \ula|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N21
cyclonev_lcell_comb \ula|ShiftRight1~7 (
// Equation(s):
// \ula|ShiftRight1~7_combout  = ( \ula|ShiftRight0~15_combout  & ( \ula|ShiftRight1~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~16_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) ) ) ) # ( !\ula|ShiftRight0~15_combout  & ( \ula|ShiftRight1~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~16_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( 
// \ula|ShiftRight0~15_combout  & ( !\ula|ShiftRight1~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~16_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( !\ula|ShiftRight0~15_combout  & ( !\ula|ShiftRight1~0_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftRight0~16_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftRight0~16_combout ),
	.datae(!\ula|ShiftRight0~15_combout ),
	.dataf(!\ula|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~7 .extended_lut = "off";
defparam \ula|ShiftRight1~7 .lut_mask = 64'h00C030F00CCC3CFC;
defparam \ula|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \ula|ShiftRight0~36 (
// Equation(s):
// \ula|ShiftRight0~36_combout  = ( \ula|ShiftRight0~16_combout  & ( \ula|ShiftRight0~18_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~15_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( !\ula|ShiftRight0~16_combout  & ( \ula|ShiftRight0~18_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~15_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout 
//  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( \ula|ShiftRight0~16_combout  & ( !\ula|ShiftRight0~18_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # 
// ((\ula|ShiftRight0~15_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( !\ula|ShiftRight0~16_combout  & ( !\ula|ShiftRight0~18_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout 
//  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~15_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn1|ulaIn1MuxOut [31])))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|ShiftRight0~15_combout ),
	.datae(!\ula|ShiftRight0~16_combout ),
	.dataf(!\ula|ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~36 .extended_lut = "off";
defparam \ula|ShiftRight0~36 .lut_mask = 64'h012389AB4567CDEF;
defparam \ula|ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \ula|Mux10~5 (
// Equation(s):
// \ula|Mux10~5_combout  = ( \ula|ShiftRight0~36_combout  & ( (!\ula|Mux10~4_combout  & (!\ula|Mux9~2_combout  & ((!\ula|Mux15~5_combout ) # (!\ula|ShiftRight1~7_combout )))) ) ) # ( !\ula|ShiftRight0~36_combout  & ( (!\ula|Mux10~4_combout  & 
// ((!\ula|Mux15~5_combout ) # (!\ula|ShiftRight1~7_combout ))) ) )

	.dataa(!\ula|Mux15~5_combout ),
	.datab(!\ula|Mux10~4_combout ),
	.datac(!\ula|Mux9~2_combout ),
	.datad(!\ula|ShiftRight1~7_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~5 .extended_lut = "off";
defparam \ula|Mux10~5 .lut_mask = 64'hCC88CC88C080C080;
defparam \ula|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \ula|Mux10~1 (
// Equation(s):
// \ula|Mux10~1_combout  = ( \ula|ShiftLeft0~8_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\ula|Mux14~6_combout  & ((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ula|ShiftLeft0~8_combout  & ( \ula|ShiftLeft0~13_combout  & ( 
// (!\ula|Mux14~6_combout  & (((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( \ula|ShiftLeft0~8_combout  & ( !\ula|ShiftLeft0~13_combout  & ( (!\ula|Mux14~6_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( !\ula|ShiftLeft0~8_combout  & ( !\ula|ShiftLeft0~13_combout  & ( !\ula|Mux14~6_combout  ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|Mux3~2_combout ),
	.datae(!\ula|ShiftLeft0~8_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~1 .extended_lut = "off";
defparam \ula|Mux10~1 .lut_mask = 64'hAAAAAA8AAA2AAA0A;
defparam \ula|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \ula|Mux10~0 (
// Equation(s):
// \ula|Mux10~0_combout  = ( \ula|ShiftLeft0~41_combout  & ( \ula|ShiftLeft0~29_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~37_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftLeft0~21_combout ))) ) ) ) # ( !\ula|ShiftLeft0~41_combout  & ( \ula|ShiftLeft0~29_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~37_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftLeft0~21_combout ))) ) ) ) # ( \ula|ShiftLeft0~41_combout  & ( !\ula|ShiftLeft0~29_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # 
// (\ula|ShiftLeft0~37_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~21_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( !\ula|ShiftLeft0~41_combout  & ( !\ula|ShiftLeft0~29_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout 
//  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~37_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~21_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftLeft0~21_combout ),
	.datac(!\ula|ShiftLeft0~37_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftLeft0~41_combout ),
	.dataf(!\ula|ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~0 .extended_lut = "off";
defparam \ula|Mux10~0 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \ula|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \ula|Mux10~2 (
// Equation(s):
// \ula|Mux10~2_combout  = ( \ula|Add0~98_sumout  & ( \ula|Mux10~0_combout  & ( (\ula|Mux2~0_combout  & ((!\ula|Mux10~1_combout ) # ((\ula|Mux14~15_combout ) # (\ula|Mux3~0_combout )))) ) ) ) # ( !\ula|Add0~98_sumout  & ( \ula|Mux10~0_combout  & ( 
// (\ula|Mux2~0_combout  & (!\ula|Mux14~15_combout  & ((!\ula|Mux10~1_combout ) # (\ula|Mux3~0_combout )))) ) ) ) # ( \ula|Add0~98_sumout  & ( !\ula|Mux10~0_combout  & ( (\ula|Mux2~0_combout  & ((!\ula|Mux10~1_combout ) # (\ula|Mux14~15_combout ))) ) ) ) # ( 
// !\ula|Add0~98_sumout  & ( !\ula|Mux10~0_combout  & ( (!\ula|Mux10~1_combout  & (\ula|Mux2~0_combout  & !\ula|Mux14~15_combout )) ) ) )

	.dataa(!\ula|Mux10~1_combout ),
	.datab(!\ula|Mux2~0_combout ),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|Mux14~15_combout ),
	.datae(!\ula|Add0~98_sumout ),
	.dataf(!\ula|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~2 .extended_lut = "off";
defparam \ula|Mux10~2 .lut_mask = 64'h2200223323002333;
defparam \ula|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N48
cyclonev_lcell_comb \memToRegMux|memToRegOutput[21]~18 (
// Equation(s):
// \memToRegMux|memToRegOutput[21]~18_combout  = ( \control|aluOp [3] & ( \ula|Mux10~2_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\control|aluOp [3] & ( \ula|Mux10~2_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( \control|aluOp [3] & ( 
// !\ula|Mux10~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\ula|Mux10~5_combout ) # ((!\ula|LessThan0~44_combout  & \ula|Mux14~1_combout )))) ) ) ) # ( !\control|aluOp [3] & ( !\ula|Mux10~2_combout  & ( (!\ula|Mux10~5_combout  & 
// !\control|Decoder1~0_combout ) ) ) )

	.dataa(!\ula|Mux10~5_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|LessThan0~44_combout ),
	.datad(!\ula|Mux14~1_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[21]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[21]~18 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[21]~18 .lut_mask = 64'h888888C8CCCCCCCC;
defparam \memToRegMux|memToRegOutput[21]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N18
cyclonev_lcell_comb \ulaIn1|Mux29~0 (
// Equation(s):
// \ulaIn1|Mux29~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a29  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a29  & ( 
// (\instruction[15]~input_o  & (\control|in1Mux [0] & !\control|in1Mux [1])) ) )

	.dataa(gnd),
	.datab(!\instruction[15]~input_o ),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux29~0 .extended_lut = "off";
defparam \ulaIn1|Mux29~0 .lut_mask = 64'h03000300F300F300;
defparam \ulaIn1|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[29] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [29] = ( \ulaIn1|Mux29~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [29]) ) ) # ( !\ulaIn1|Mux29~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [29] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[29] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[29] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \ula|LessThan0~38 (
// Equation(s):
// \ula|LessThan0~38_combout  = ( !\ula|LessThan0~37_combout  & ( \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [29] & !\ulaIn1|ulaIn1MuxOut [30]) ) ) ) # ( !\ula|LessThan0~37_combout  & ( !\control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [29] & 
// (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a30  $ (\ulaIn1|ulaIn1MuxOut [30])))) # (\ulaIn1|ulaIn1MuxOut [29] & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a29  & 
// (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a30  $ (\ulaIn1|ulaIn1MuxOut [30])))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [29]),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [30]),
	.datae(!\ula|LessThan0~37_combout ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~38 .extended_lut = "off";
defparam \ula|LessThan0~38 .lut_mask = 64'h90090000AA000000;
defparam \ula|LessThan0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \ula|LessThan0~28 (
// Equation(s):
// \ula|LessThan0~28_combout  = !\ulaIn1|ulaIn1MuxOut [22] $ (((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ) # (\control|in2Mux~combout )))

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~28 .extended_lut = "off";
defparam \ula|LessThan0~28 .lut_mask = 64'h5A0F5A0F5A0F5A0F;
defparam \ula|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \ula|LessThan0~23 (
// Equation(s):
// \ula|LessThan0~23_combout  = ( \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [28] & !\ulaIn1|ulaIn1MuxOut [27]) ) ) # ( !\control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [28] & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & 
// (!\ulaIn1|ulaIn1MuxOut [27] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 )))) # (\ulaIn1|ulaIn1MuxOut [28] & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & (!\ulaIn1|ulaIn1MuxOut [27] $ 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 )))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [28]),
	.datab(!\ulaIn1|ulaIn1MuxOut [27]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~23 .extended_lut = "off";
defparam \ula|LessThan0~23 .lut_mask = 64'h8241824188888888;
defparam \ula|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N27
cyclonev_lcell_comb \ula|LessThan0~27 (
// Equation(s):
// \ula|LessThan0~27_combout  = ( \ulaIn1|ulaIn1MuxOut [23] & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ) # (\control|in2Mux~combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [23] & ( (!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~27 .extended_lut = "off";
defparam \ula|LessThan0~27 .lut_mask = 64'h00AA00AAFF55FF55;
defparam \ula|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \ula|LessThan0~26 (
// Equation(s):
// \ula|LessThan0~26_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a24  & ( !\ulaIn1|ulaIn1MuxOut [24] $ (\control|in2Mux~combout ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a24  & ( \ulaIn1|ulaIn1MuxOut [24] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [24]),
	.datac(gnd),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~26 .extended_lut = "off";
defparam \ula|LessThan0~26 .lut_mask = 64'h33333333CC33CC33;
defparam \ula|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \ula|LessThan0~24 (
// Equation(s):
// \ula|LessThan0~24_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a26  & ( !\control|in2Mux~combout  $ (\ulaIn1|ulaIn1MuxOut [26]) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a26  & ( \ulaIn1|ulaIn1MuxOut [26] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [26]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~24 .extended_lut = "off";
defparam \ula|LessThan0~24 .lut_mask = 64'h00FF00FFF00FF00F;
defparam \ula|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N9
cyclonev_lcell_comb \ula|LessThan0~25 (
// Equation(s):
// \ula|LessThan0~25_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a25  & ( !\ulaIn1|ulaIn1MuxOut [25] $ (\control|in2Mux~combout ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a25  & ( \ulaIn1|ulaIn1MuxOut [25] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [25]),
	.datac(gnd),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~25 .extended_lut = "off";
defparam \ula|LessThan0~25 .lut_mask = 64'h33333333CC33CC33;
defparam \ula|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \ula|LessThan0~29 (
// Equation(s):
// \ula|LessThan0~29_combout  = ( !\ula|LessThan0~24_combout  & ( !\ula|LessThan0~25_combout  & ( (!\ula|LessThan0~28_combout  & (\ula|LessThan0~23_combout  & (!\ula|LessThan0~27_combout  & !\ula|LessThan0~26_combout ))) ) ) )

	.dataa(!\ula|LessThan0~28_combout ),
	.datab(!\ula|LessThan0~23_combout ),
	.datac(!\ula|LessThan0~27_combout ),
	.datad(!\ula|LessThan0~26_combout ),
	.datae(!\ula|LessThan0~24_combout ),
	.dataf(!\ula|LessThan0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~29 .extended_lut = "off";
defparam \ula|LessThan0~29 .lut_mask = 64'h2000000000000000;
defparam \ula|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N42
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[5]~5 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[5]~5_combout  = ( !\control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a5  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[5]~5 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[5]~5 .lut_mask = 64'h00FF00FF00000000;
defparam \ulaIn2|ulaIn2MuxOut[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \ula|LessThan0~12 (
// Equation(s):
// \ula|LessThan0~12_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ulaIn1|ulaIn1MuxOut [4] & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((!\ulaIn2|ulaIn2MuxOut[5]~5_combout ) # (\ulaIn1|ulaIn1MuxOut [5]))) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & 
// (\ulaIn1|ulaIn1MuxOut [5] & !\ulaIn2|ulaIn2MuxOut[5]~5_combout )) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ulaIn1|ulaIn1MuxOut [4] & ( (!\ulaIn1|ulaIn1MuxOut [5] & (!\ulaIn2|ulaIn2MuxOut[5]~5_combout  & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # 
// (\ulaIn1|ulaIn1MuxOut [3])))) # (\ulaIn1|ulaIn1MuxOut [5] & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # ((!\ulaIn2|ulaIn2MuxOut[5]~5_combout ) # (\ulaIn1|ulaIn1MuxOut [3])))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ulaIn1|ulaIn1MuxOut [4] & ( 
// (\ulaIn1|ulaIn1MuxOut [5] & !\ulaIn2|ulaIn2MuxOut[5]~5_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ulaIn1|ulaIn1MuxOut [4] & ( (!\ulaIn1|ulaIn1MuxOut [5] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ulaIn1|ulaIn1MuxOut [3] & 
// !\ulaIn2|ulaIn2MuxOut[5]~5_combout ))) # (\ulaIn1|ulaIn1MuxOut [5] & ((!\ulaIn2|ulaIn2MuxOut[5]~5_combout ) # ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ulaIn1|ulaIn1MuxOut [3])))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn2|ulaIn2MuxOut[5]~5_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~12 .extended_lut = "off";
defparam \ula|LessThan0~12 .lut_mask = 64'h3B023300BF23BB22;
defparam \ula|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \ula|LessThan0~10 (
// Equation(s):
// \ula|LessThan0~10_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [2] & (\ulaIn1|ulaIn1MuxOut [1] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout )) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( 
// \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( ((\ulaIn1|ulaIn1MuxOut [1] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout )) # (\ulaIn1|ulaIn1MuxOut [2]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [2] & 
// ((!\ulaIn1|ulaIn1MuxOut [1] & (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & \ulaIn1|ulaIn1MuxOut [0])) # (\ulaIn1|ulaIn1MuxOut [1] & ((!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [0]))))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( ((!\ulaIn1|ulaIn1MuxOut [1] & (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & \ulaIn1|ulaIn1MuxOut [0])) # (\ulaIn1|ulaIn1MuxOut [1] & ((!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [0])))) # 
// (\ulaIn1|ulaIn1MuxOut [2]) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [2]),
	.datab(!\ulaIn1|ulaIn1MuxOut [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [0]),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~10 .extended_lut = "off";
defparam \ula|LessThan0~10 .lut_mask = 64'h75F7105175751010;
defparam \ula|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N30
cyclonev_lcell_comb \ula|LessThan0~11 (
// Equation(s):
// \ula|LessThan0~11_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( (\ulaIn1|ulaIn1MuxOut [4] & (\ulaIn1|ulaIn1MuxOut [3] & (!\ulaIn1|ulaIn1MuxOut [5] $ (\ulaIn2|ulaIn2MuxOut[5]~5_combout )))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( (!\ulaIn1|ulaIn1MuxOut [4] & (\ulaIn1|ulaIn1MuxOut [3] & (!\ulaIn1|ulaIn1MuxOut [5] $ (\ulaIn2|ulaIn2MuxOut[5]~5_combout )))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( 
// !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( (\ulaIn1|ulaIn1MuxOut [4] & (!\ulaIn1|ulaIn1MuxOut [3] & (!\ulaIn1|ulaIn1MuxOut [5] $ (\ulaIn2|ulaIn2MuxOut[5]~5_combout )))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( 
// (!\ulaIn1|ulaIn1MuxOut [4] & (!\ulaIn1|ulaIn1MuxOut [3] & (!\ulaIn1|ulaIn1MuxOut [5] $ (\ulaIn2|ulaIn2MuxOut[5]~5_combout )))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(!\ulaIn1|ulaIn1MuxOut [3]),
	.datac(!\ulaIn1|ulaIn1MuxOut [5]),
	.datad(!\ulaIn2|ulaIn2MuxOut[5]~5_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~11 .extended_lut = "off";
defparam \ula|LessThan0~11 .lut_mask = 64'h8008400420021001;
defparam \ula|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N6
cyclonev_lcell_comb \ula|LessThan0~2 (
// Equation(s):
// \ula|LessThan0~2_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( (!\control|in2Mux~combout  & (\ulaIn1|ulaIn1MuxOut [16] & (!\ulaIn1|ulaIn1MuxOut [17] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 )))) # 
// (\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [16] & (!\ulaIn1|ulaIn1MuxOut [17]))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( (!\ulaIn1|ulaIn1MuxOut [16] & (!\ulaIn1|ulaIn1MuxOut [17] $ (((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ))))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~2 .extended_lut = "off";
defparam \ula|LessThan0~2 .lut_mask = 64'hC048C04860426042;
defparam \ula|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \ula|LessThan0~0 (
// Equation(s):
// \ula|LessThan0~0_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [21] & !\ulaIn1|ulaIn1MuxOut [20]) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( 
// \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [21] & !\ulaIn1|ulaIn1MuxOut [20]) ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( !\control|in2Mux~combout  & ( (\ulaIn1|ulaIn1MuxOut [20] & (!\ulaIn1|ulaIn1MuxOut [21] $ 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( !\control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [20] & (!\ulaIn1|ulaIn1MuxOut [21] $ 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ))) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn1|ulaIn1MuxOut [20]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~0 .extended_lut = "off";
defparam \ula|LessThan0~0 .lut_mask = 64'hC0300C03C0C0C0C0;
defparam \ula|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N0
cyclonev_lcell_comb \ula|LessThan0~19 (
// Equation(s):
// \ula|LessThan0~19_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [20] & !\ulaIn1|ulaIn1MuxOut [21]) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( 
// \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [20] & !\ulaIn1|ulaIn1MuxOut [21]) ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( !\control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [21]) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( !\control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [20] & ((!\ulaIn1|ulaIn1MuxOut [21]) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ))) # (\ulaIn1|ulaIn1MuxOut [20] & (!\ulaIn1|ulaIn1MuxOut [21] & \regmem|regMemory_rtl_1|auto_generated|ram_block1a21 )) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(!\ulaIn1|ulaIn1MuxOut [21]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~19 .extended_lut = "off";
defparam \ula|LessThan0~19 .lut_mask = 64'hC0FCF0FFC0C0C0C0;
defparam \ula|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N21
cyclonev_lcell_comb \ula|LessThan0~17 (
// Equation(s):
// \ula|LessThan0~17_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a19  & ( (!\ulaIn1|ulaIn1MuxOut [18] & ((!\ulaIn1|ulaIn1MuxOut [19]) # ((!\control|in2Mux~combout )))) # (\ulaIn1|ulaIn1MuxOut [18] & (!\control|in2Mux~combout  & 
// ((!\ulaIn1|ulaIn1MuxOut [19]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 )))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a19  & ( (!\ulaIn1|ulaIn1MuxOut [19] & ((!\ulaIn1|ulaIn1MuxOut [18]) # 
// ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a18  & !\control|in2Mux~combout )))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [19]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~17 .extended_lut = "off";
defparam \ula|LessThan0~17 .lut_mask = 64'h8C888C88EF88EF88;
defparam \ula|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \ula|LessThan0~20 (
// Equation(s):
// \ula|LessThan0~20_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a14  & ( (!\control|in2Mux~combout  & (((!\ulaIn1|ulaIn1MuxOut [15]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 )))) # (\control|in2Mux~combout  & 
// (!\ulaIn1|ulaIn1MuxOut [14] & (!\ulaIn1|ulaIn1MuxOut [15]))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a14  & ( (!\ulaIn1|ulaIn1MuxOut [14] & ((!\ulaIn1|ulaIn1MuxOut [15]) # ((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a15 )))) # (\ulaIn1|ulaIn1MuxOut [14] & (!\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [15] & \regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [14]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~20 .extended_lut = "off";
defparam \ula|LessThan0~20 .lut_mask = 64'hA0E8A0E8E0ECE0EC;
defparam \ula|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \ula|LessThan0~18 (
// Equation(s):
// \ula|LessThan0~18_combout  = ( \ulaIn1|ulaIn1MuxOut [16] & ( (!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [17] & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ))) # 
// (\ulaIn1|ulaIn1MuxOut [17] & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a16 )))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [16] & ( (!\ulaIn1|ulaIn1MuxOut [17]) # ((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a17 )) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [17]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~18 .extended_lut = "off";
defparam \ula|LessThan0~18 .lut_mask = 64'hAEAEAEAE088C088C;
defparam \ula|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N18
cyclonev_lcell_comb \ula|LessThan0~1 (
// Equation(s):
// \ula|LessThan0~1_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a19  & ( (!\ulaIn1|ulaIn1MuxOut [19] & (!\ulaIn1|ulaIn1MuxOut [18] & (\control|in2Mux~combout ))) # (\ulaIn1|ulaIn1MuxOut [19] & (!\control|in2Mux~combout  & 
// (!\ulaIn1|ulaIn1MuxOut [18] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 )))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a19  & ( (!\ulaIn1|ulaIn1MuxOut [19] & (!\ulaIn1|ulaIn1MuxOut [18] $ (((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ))))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [19]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~1 .extended_lut = "off";
defparam \ula|LessThan0~1 .lut_mask = 64'h8848884828182818;
defparam \ula|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \ula|LessThan0~47 (
// Equation(s):
// \ula|LessThan0~47_combout  = ( \ula|LessThan0~1_combout  & ( (\ula|LessThan0~17_combout  & (\ula|LessThan0~18_combout  & ((!\ula|LessThan0~2_combout ) # (\ula|LessThan0~20_combout )))) ) ) # ( !\ula|LessThan0~1_combout  & ( \ula|LessThan0~17_combout  ) )

	.dataa(!\ula|LessThan0~17_combout ),
	.datab(!\ula|LessThan0~2_combout ),
	.datac(!\ula|LessThan0~20_combout ),
	.datad(!\ula|LessThan0~18_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~47 .extended_lut = "off";
defparam \ula|LessThan0~47 .lut_mask = 64'h5555555500450045;
defparam \ula|LessThan0~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N3
cyclonev_lcell_comb \ula|LessThan0~4 (
// Equation(s):
// \ula|LessThan0~4_combout  = ( \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [13] & !\ulaIn1|ulaIn1MuxOut [12]) ) ) # ( !\control|in2Mux~combout  & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & (!\ulaIn1|ulaIn1MuxOut [13] & 
// (!\ulaIn1|ulaIn1MuxOut [12] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 )))) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & (\ulaIn1|ulaIn1MuxOut [13] & (!\ulaIn1|ulaIn1MuxOut [12] $ 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 )))) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~4 .extended_lut = "off";
defparam \ula|LessThan0~4 .lut_mask = 64'h90099009C0C0C0C0;
defparam \ula|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \ula|LessThan0~3 (
// Equation(s):
// \ula|LessThan0~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a14  & ( (!\ulaIn1|ulaIn1MuxOut [14] & (\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [15]))) # (\ulaIn1|ulaIn1MuxOut [14] & (!\control|in2Mux~combout  & 
// (!\ulaIn1|ulaIn1MuxOut [15] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 )))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a14  & ( (!\ulaIn1|ulaIn1MuxOut [14] & (!\ulaIn1|ulaIn1MuxOut [15] $ (((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ))))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [14]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~3 .extended_lut = "off";
defparam \ula|LessThan0~3 .lut_mask = 64'hA028A02860246024;
defparam \ula|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \ula|LessThan0~15 (
// Equation(s):
// \ula|LessThan0~15_combout  = ( \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [10] & !\ulaIn1|ulaIn1MuxOut [11]) ) ) # ( !\control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [11] & ((!\ulaIn1|ulaIn1MuxOut [10]) # 
// ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 )))) # (\ulaIn1|ulaIn1MuxOut [11] & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a11  & ((!\ulaIn1|ulaIn1MuxOut [10]) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 )))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [10]),
	.datab(!\ulaIn1|ulaIn1MuxOut [11]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~15 .extended_lut = "off";
defparam \ula|LessThan0~15 .lut_mask = 64'h8CEF8CEF88888888;
defparam \ula|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \ula|LessThan0~21 (
// Equation(s):
// \ula|LessThan0~21_combout  = ( \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [13] & !\ulaIn1|ulaIn1MuxOut [12]) ) ) # ( !\control|in2Mux~combout  & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & (!\ulaIn1|ulaIn1MuxOut [13] & 
// ((!\ulaIn1|ulaIn1MuxOut [12]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 )))) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ((!\ulaIn1|ulaIn1MuxOut [13]) # ((!\ulaIn1|ulaIn1MuxOut [12]) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 )))) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~21 .extended_lut = "off";
defparam \ula|LessThan0~21 .lut_mask = 64'hD4DDD4DDC0C0C0C0;
defparam \ula|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \ula|LessThan0~16 (
// Equation(s):
// \ula|LessThan0~16_combout  = ( \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [9] & !\ulaIn1|ulaIn1MuxOut [8]) ) ) # ( !\control|in2Mux~combout  & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9  & (!\ulaIn1|ulaIn1MuxOut [9] & 
// ((!\ulaIn1|ulaIn1MuxOut [8]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a8 )))) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a9  & ((!\ulaIn1|ulaIn1MuxOut [9]) # ((!\ulaIn1|ulaIn1MuxOut [8]) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a8 )))) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~16 .extended_lut = "off";
defparam \ula|LessThan0~16 .lut_mask = 64'hD4DDD4DDC0C0C0C0;
defparam \ula|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \ula|LessThan0~5 (
// Equation(s):
// \ula|LessThan0~5_combout  = ( \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [10] & !\ulaIn1|ulaIn1MuxOut [11]) ) ) # ( !\control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [10] & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a10  & 
// (!\ulaIn1|ulaIn1MuxOut [11] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 )))) # (\ulaIn1|ulaIn1MuxOut [10] & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a10  & (!\ulaIn1|ulaIn1MuxOut [11] $ 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 )))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [10]),
	.datab(!\ulaIn1|ulaIn1MuxOut [11]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~5 .extended_lut = "off";
defparam \ula|LessThan0~5 .lut_mask = 64'h8241824188888888;
defparam \ula|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N18
cyclonev_lcell_comb \ula|LessThan0~46 (
// Equation(s):
// \ula|LessThan0~46_combout  = ( \ula|LessThan0~16_combout  & ( \ula|LessThan0~5_combout  & ( (\ula|LessThan0~3_combout  & ((!\ula|LessThan0~21_combout ) # ((\ula|LessThan0~4_combout  & !\ula|LessThan0~15_combout )))) ) ) ) # ( !\ula|LessThan0~16_combout  & 
// ( \ula|LessThan0~5_combout  & ( (\ula|LessThan0~3_combout  & ((!\ula|LessThan0~21_combout ) # (\ula|LessThan0~4_combout ))) ) ) ) # ( \ula|LessThan0~16_combout  & ( !\ula|LessThan0~5_combout  & ( (\ula|LessThan0~3_combout  & ((!\ula|LessThan0~21_combout ) 
// # ((\ula|LessThan0~4_combout  & !\ula|LessThan0~15_combout )))) ) ) ) # ( !\ula|LessThan0~16_combout  & ( !\ula|LessThan0~5_combout  & ( (\ula|LessThan0~3_combout  & ((!\ula|LessThan0~21_combout ) # ((\ula|LessThan0~4_combout  & !\ula|LessThan0~15_combout 
// )))) ) ) )

	.dataa(!\ula|LessThan0~4_combout ),
	.datab(!\ula|LessThan0~3_combout ),
	.datac(!\ula|LessThan0~15_combout ),
	.datad(!\ula|LessThan0~21_combout ),
	.datae(!\ula|LessThan0~16_combout ),
	.dataf(!\ula|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~46 .extended_lut = "off";
defparam \ula|LessThan0~46 .lut_mask = 64'h3310331033113310;
defparam \ula|LessThan0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \ula|LessThan0~22 (
// Equation(s):
// \ula|LessThan0~22_combout  = ( \ula|LessThan0~1_combout  & ( \ula|LessThan0~46_combout  & ( (\ula|LessThan0~19_combout  & ((!\ula|LessThan0~0_combout ) # ((!\ula|LessThan0~2_combout  & \ula|LessThan0~47_combout )))) ) ) ) # ( !\ula|LessThan0~1_combout  & 
// ( \ula|LessThan0~46_combout  & ( (\ula|LessThan0~19_combout  & ((!\ula|LessThan0~0_combout ) # (\ula|LessThan0~47_combout ))) ) ) ) # ( \ula|LessThan0~1_combout  & ( !\ula|LessThan0~46_combout  & ( (\ula|LessThan0~19_combout  & ((!\ula|LessThan0~0_combout 
// ) # (\ula|LessThan0~47_combout ))) ) ) ) # ( !\ula|LessThan0~1_combout  & ( !\ula|LessThan0~46_combout  & ( (\ula|LessThan0~19_combout  & ((!\ula|LessThan0~0_combout ) # (\ula|LessThan0~47_combout ))) ) ) )

	.dataa(!\ula|LessThan0~2_combout ),
	.datab(!\ula|LessThan0~0_combout ),
	.datac(!\ula|LessThan0~19_combout ),
	.datad(!\ula|LessThan0~47_combout ),
	.datae(!\ula|LessThan0~1_combout ),
	.dataf(!\ula|LessThan0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~22 .extended_lut = "off";
defparam \ula|LessThan0~22 .lut_mask = 64'h0C0F0C0F0C0F0C0E;
defparam \ula|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \ula|LessThan0~8 (
// Equation(s):
// \ula|LessThan0~8_combout  = ( \ulaIn1|ulaIn1MuxOut [8] & ( (!\control|in2Mux~combout  & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9  $ (\ulaIn1|ulaIn1MuxOut [9])))) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [8] & ( (!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9  $ (\ulaIn1|ulaIn1MuxOut [9])))) # (\control|in2Mux~combout  & 
// (((!\ulaIn1|ulaIn1MuxOut [9])))) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~8 .extended_lut = "off";
defparam \ula|LessThan0~8 .lut_mask = 64'h9C0C9C0C00900090;
defparam \ula|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \ula|LessThan0~6 (
// Equation(s):
// \ula|LessThan0~6_combout  = ( \ula|LessThan0~0_combout  & ( \ula|LessThan0~3_combout  & ( (\ula|LessThan0~5_combout  & (\ula|LessThan0~2_combout  & (\ula|LessThan0~4_combout  & \ula|LessThan0~1_combout ))) ) ) )

	.dataa(!\ula|LessThan0~5_combout ),
	.datab(!\ula|LessThan0~2_combout ),
	.datac(!\ula|LessThan0~4_combout ),
	.datad(!\ula|LessThan0~1_combout ),
	.datae(!\ula|LessThan0~0_combout ),
	.dataf(!\ula|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~6 .extended_lut = "off";
defparam \ula|LessThan0~6 .lut_mask = 64'h0000000000000001;
defparam \ula|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \ula|LessThan0~42 (
// Equation(s):
// \ula|LessThan0~42_combout  = ( \ula|LessThan0~6_combout  & ( (\ula|LessThan0~8_combout  & \ula|LessThan0~13_combout ) ) )

	.dataa(gnd),
	.datab(!\ula|LessThan0~8_combout ),
	.datac(gnd),
	.datad(!\ula|LessThan0~13_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~42 .extended_lut = "off";
defparam \ula|LessThan0~42 .lut_mask = 64'h0000000000330033;
defparam \ula|LessThan0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N15
cyclonev_lcell_comb \ula|LessThan0~7 (
// Equation(s):
// \ula|LessThan0~7_combout  = ( \ulaIn1|ulaIn1MuxOut [6] & ( (!\control|in2Mux~combout  & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a7  & !\ulaIn1|ulaIn1MuxOut [7])) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & ((!\ulaIn1|ulaIn1MuxOut [7]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ))))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [6] & ( (!\ulaIn1|ulaIn1MuxOut [7]) # ((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a7 )) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~7 .extended_lut = "off";
defparam \ula|LessThan0~7 .lut_mask = 64'hFF0CFF0C4C044C04;
defparam \ula|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N45
cyclonev_lcell_comb \ula|LessThan0~9 (
// Equation(s):
// \ula|LessThan0~9_combout  = ( \ula|LessThan0~6_combout  & ( (\ula|LessThan0~8_combout  & !\ula|LessThan0~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|LessThan0~8_combout ),
	.datad(!\ula|LessThan0~7_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~9 .extended_lut = "off";
defparam \ula|LessThan0~9 .lut_mask = 64'h000000000F000F00;
defparam \ula|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \ula|LessThan0~43 (
// Equation(s):
// \ula|LessThan0~43_combout  = ( \ula|LessThan0~42_combout  & ( !\ula|LessThan0~9_combout  & ( (!\ula|LessThan0~12_combout  & (\ula|LessThan0~22_combout  & ((!\ula|LessThan0~10_combout ) # (!\ula|LessThan0~11_combout )))) ) ) ) # ( 
// !\ula|LessThan0~42_combout  & ( !\ula|LessThan0~9_combout  & ( \ula|LessThan0~22_combout  ) ) )

	.dataa(!\ula|LessThan0~12_combout ),
	.datab(!\ula|LessThan0~10_combout ),
	.datac(!\ula|LessThan0~11_combout ),
	.datad(!\ula|LessThan0~22_combout ),
	.datae(!\ula|LessThan0~42_combout ),
	.dataf(!\ula|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~43 .extended_lut = "off";
defparam \ula|LessThan0~43 .lut_mask = 64'h00FF00A800000000;
defparam \ula|LessThan0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N9
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[23]~6 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[23]~6_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( !\control|in2Mux~combout  ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[23]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[23]~6 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[23]~6 .lut_mask = 64'h00000000AAAAAAAA;
defparam \ulaIn2|ulaIn2MuxOut[23]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N42
cyclonev_lcell_comb \ula|LessThan0~31 (
// Equation(s):
// \ula|LessThan0~31_combout  = ( \control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) # ( !\control|in2Mux~combout  & ( (\ulaIn1|ulaIn1MuxOut [22] & !\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~31 .extended_lut = "off";
defparam \ula|LessThan0~31 .lut_mask = 64'h0F000F000F0F0F0F;
defparam \ula|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \ula|LessThan0~35 (
// Equation(s):
// \ula|LessThan0~35_combout  = ( !\ula|LessThan0~24_combout  & ( !\ula|LessThan0~25_combout  & ( (\ulaIn1|ulaIn1MuxOut [24] & (\ula|LessThan0~23_combout  & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ) # (\control|in2Mux~combout )))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [24]),
	.datac(!\ula|LessThan0~23_combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ),
	.datae(!\ula|LessThan0~24_combout ),
	.dataf(!\ula|LessThan0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~35 .extended_lut = "off";
defparam \ula|LessThan0~35 .lut_mask = 64'h0301000000000000;
defparam \ula|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \ula|LessThan0~33 (
// Equation(s):
// \ula|LessThan0~33_combout  = ( \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [28] & !\ulaIn1|ulaIn1MuxOut [27]) ) ) # ( !\control|in2Mux~combout  & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & (!\ulaIn1|ulaIn1MuxOut [28] & 
// ((!\ulaIn1|ulaIn1MuxOut [27]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 )))) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & ((!\ulaIn1|ulaIn1MuxOut [28]) # ((!\ulaIn1|ulaIn1MuxOut [27]) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 )))) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ),
	.datab(!\ulaIn1|ulaIn1MuxOut [28]),
	.datac(!\ulaIn1|ulaIn1MuxOut [27]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~33 .extended_lut = "off";
defparam \ula|LessThan0~33 .lut_mask = 64'hD4DDD4DDC0C0C0C0;
defparam \ula|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \ula|LessThan0~32 (
// Equation(s):
// \ula|LessThan0~32_combout  = ( \control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) # ( !\control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [25] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a25  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~32 .extended_lut = "off";
defparam \ula|LessThan0~32 .lut_mask = 64'h00000000FF00FFFF;
defparam \ula|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \ula|LessThan0~34 (
// Equation(s):
// \ula|LessThan0~34_combout  = ( \ula|LessThan0~32_combout  & ( \ula|LessThan0~23_combout  & ( (\regmem|regMemory_rtl_1|auto_generated|ram_block1a26  & (!\ulaIn1|ulaIn1MuxOut [26] & (\ula|LessThan0~33_combout  & !\control|in2Mux~combout ))) ) ) ) # ( 
// !\ula|LessThan0~32_combout  & ( \ula|LessThan0~23_combout  & ( (\ula|LessThan0~33_combout  & ((!\ulaIn1|ulaIn1MuxOut [26]) # ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a26  & !\control|in2Mux~combout )))) ) ) ) # ( \ula|LessThan0~32_combout  & ( 
// !\ula|LessThan0~23_combout  & ( \ula|LessThan0~33_combout  ) ) ) # ( !\ula|LessThan0~32_combout  & ( !\ula|LessThan0~23_combout  & ( \ula|LessThan0~33_combout  ) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ),
	.datab(!\ulaIn1|ulaIn1MuxOut [26]),
	.datac(!\ula|LessThan0~33_combout ),
	.datad(!\control|in2Mux~combout ),
	.datae(!\ula|LessThan0~32_combout ),
	.dataf(!\ula|LessThan0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~34 .extended_lut = "off";
defparam \ula|LessThan0~34 .lut_mask = 64'h0F0F0F0F0D0C0400;
defparam \ula|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N15
cyclonev_lcell_comb \ula|LessThan0~30 (
// Equation(s):
// \ula|LessThan0~30_combout  = ( !\ula|LessThan0~25_combout  & ( (\ula|LessThan0~23_combout  & (!\ula|LessThan0~26_combout  & !\ula|LessThan0~24_combout )) ) )

	.dataa(!\ula|LessThan0~23_combout ),
	.datab(gnd),
	.datac(!\ula|LessThan0~26_combout ),
	.datad(!\ula|LessThan0~24_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~30 .extended_lut = "off";
defparam \ula|LessThan0~30 .lut_mask = 64'h5000500000000000;
defparam \ula|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \ula|LessThan0~36 (
// Equation(s):
// \ula|LessThan0~36_combout  = ( \ula|LessThan0~34_combout  & ( \ula|LessThan0~30_combout  & ( (!\ula|LessThan0~35_combout  & ((!\ulaIn2|ulaIn2MuxOut[23]~6_combout  & (!\ula|LessThan0~31_combout  & !\ulaIn1|ulaIn1MuxOut [23])) # 
// (\ulaIn2|ulaIn2MuxOut[23]~6_combout  & ((!\ula|LessThan0~31_combout ) # (!\ulaIn1|ulaIn1MuxOut [23]))))) ) ) ) # ( \ula|LessThan0~34_combout  & ( !\ula|LessThan0~30_combout  & ( !\ula|LessThan0~35_combout  ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[23]~6_combout ),
	.datab(!\ula|LessThan0~31_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [23]),
	.datad(!\ula|LessThan0~35_combout ),
	.datae(!\ula|LessThan0~34_combout ),
	.dataf(!\ula|LessThan0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~36 .extended_lut = "off";
defparam \ula|LessThan0~36 .lut_mask = 64'h0000FF000000D400;
defparam \ula|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \ula|LessThan0~44 (
// Equation(s):
// \ula|LessThan0~44_combout  = ( \ula|LessThan0~43_combout  & ( \ula|LessThan0~36_combout  & ( (!\ula|LessThan0~41_combout  & !\ula|LessThan0~40_combout ) ) ) ) # ( !\ula|LessThan0~43_combout  & ( \ula|LessThan0~36_combout  & ( (!\ula|LessThan0~41_combout  
// & (!\ula|LessThan0~40_combout  & ((!\ula|LessThan0~38_combout ) # (!\ula|LessThan0~29_combout )))) ) ) ) # ( \ula|LessThan0~43_combout  & ( !\ula|LessThan0~36_combout  & ( (!\ula|LessThan0~41_combout  & (!\ula|LessThan0~38_combout  & 
// !\ula|LessThan0~40_combout )) ) ) ) # ( !\ula|LessThan0~43_combout  & ( !\ula|LessThan0~36_combout  & ( (!\ula|LessThan0~41_combout  & (!\ula|LessThan0~38_combout  & !\ula|LessThan0~40_combout )) ) ) )

	.dataa(!\ula|LessThan0~41_combout ),
	.datab(!\ula|LessThan0~38_combout ),
	.datac(!\ula|LessThan0~29_combout ),
	.datad(!\ula|LessThan0~40_combout ),
	.datae(!\ula|LessThan0~43_combout ),
	.dataf(!\ula|LessThan0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~44 .extended_lut = "off";
defparam \ula|LessThan0~44 .lut_mask = 64'h88008800A800AA00;
defparam \ula|LessThan0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N27
cyclonev_lcell_comb \ula|Mux11~1 (
// Equation(s):
// \ula|Mux11~1_combout  = ( \ula|ShiftLeft0~7_combout  & ( \ula|ShiftLeft0~11_combout  & ( (!\ula|Mux14~6_combout  & ((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ula|ShiftLeft0~7_combout  & ( \ula|ShiftLeft0~11_combout  & ( 
// (!\ula|Mux14~6_combout  & (((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( \ula|ShiftLeft0~7_combout  & ( !\ula|ShiftLeft0~11_combout  & ( (!\ula|Mux14~6_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( !\ula|ShiftLeft0~7_combout  & ( !\ula|ShiftLeft0~11_combout  & ( !\ula|Mux14~6_combout  ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|Mux3~2_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftLeft0~7_combout ),
	.dataf(!\ula|ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~1 .extended_lut = "off";
defparam \ula|Mux11~1 .lut_mask = 64'hAAAAA8AAA2AAA0AA;
defparam \ula|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \ula|Mux11~0 (
// Equation(s):
// \ula|Mux11~0_combout  = ( \ula|ShiftLeft0~35_combout  & ( \ula|ShiftLeft0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftLeft0~40_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftLeft0~19_combout )))) ) ) ) # ( !\ula|ShiftLeft0~35_combout  & ( \ula|ShiftLeft0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # 
// (\ula|ShiftLeft0~40_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftLeft0~19_combout  & \ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( \ula|ShiftLeft0~35_combout  & ( !\ula|ShiftLeft0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  
// & (\ula|ShiftLeft0~40_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftLeft0~19_combout )))) ) ) ) # ( !\ula|ShiftLeft0~35_combout  & ( 
// !\ula|ShiftLeft0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~40_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftLeft0~19_combout  & \ulaIn2|ulaIn2MuxOut[3]~4_combout 
// )))) ) ) )

	.dataa(!\ula|ShiftLeft0~40_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftLeft0~19_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftLeft0~35_combout ),
	.dataf(!\ula|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~0 .extended_lut = "off";
defparam \ula|Mux11~0 .lut_mask = 64'h4403770344CF77CF;
defparam \ula|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \ula|Mux11~2 (
// Equation(s):
// \ula|Mux11~2_combout  = ( \ula|Add0~94_sumout  & ( \ula|Mux11~0_combout  & ( (\ula|Mux2~0_combout  & ((!\ula|Mux11~1_combout ) # ((\ula|Mux14~15_combout ) # (\ula|Mux3~0_combout )))) ) ) ) # ( !\ula|Add0~94_sumout  & ( \ula|Mux11~0_combout  & ( 
// (\ula|Mux2~0_combout  & (!\ula|Mux14~15_combout  & ((!\ula|Mux11~1_combout ) # (\ula|Mux3~0_combout )))) ) ) ) # ( \ula|Add0~94_sumout  & ( !\ula|Mux11~0_combout  & ( (\ula|Mux2~0_combout  & ((!\ula|Mux11~1_combout ) # (\ula|Mux14~15_combout ))) ) ) ) # ( 
// !\ula|Add0~94_sumout  & ( !\ula|Mux11~0_combout  & ( (!\ula|Mux11~1_combout  & (\ula|Mux2~0_combout  & !\ula|Mux14~15_combout )) ) ) )

	.dataa(!\ula|Mux11~1_combout ),
	.datab(!\ula|Mux2~0_combout ),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|Mux14~15_combout ),
	.datae(!\ula|Add0~94_sumout ),
	.dataf(!\ula|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~2 .extended_lut = "off";
defparam \ula|Mux11~2 .lut_mask = 64'h2200223323002333;
defparam \ula|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N57
cyclonev_lcell_comb \ula|Mux11~3 (
// Equation(s):
// \ula|Mux11~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [20] & (\control|aluOp [0] & \control|aluOp [1])) # (\ulaIn1|ulaIn1MuxOut [20] & (!\control|aluOp [0] $ 
// (!\control|aluOp [1]))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( \control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [20] & (\control|aluOp [0] & \control|aluOp [1])) # (\ulaIn1|ulaIn1MuxOut [20] & (!\control|aluOp [0] $ 
// (!\control|aluOp [1]))) ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( !\control|in2Mux~combout  & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [20] & !\control|aluOp [0]))) ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( !\control|in2Mux~combout  & ( (!\ulaIn1|ulaIn1MuxOut [20] & (\control|aluOp [0] & \control|aluOp [1])) # (\ulaIn1|ulaIn1MuxOut [20] & (!\control|aluOp [0] $ (!\control|aluOp [1]))) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [1]),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~3 .extended_lut = "off";
defparam \ula|Mux11~3 .lut_mask = 64'h033C3FC0033C033C;
defparam \ula|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb \ula|Mux11~4 (
// Equation(s):
// \ula|Mux11~4_combout  = ( \ula|Mux9~1_combout  & ( \ula|Mux11~3_combout  & ( (!\ula|Mux14~8_combout ) # (\ulaIn1|ulaIn1MuxOut [4]) ) ) ) # ( \ula|Mux9~1_combout  & ( !\ula|Mux11~3_combout  & ( (\ulaIn1|ulaIn1MuxOut [4] & \ula|Mux14~8_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ula|Mux14~8_combout ),
	.datad(gnd),
	.datae(!\ula|Mux9~1_combout ),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~4 .extended_lut = "off";
defparam \ula|Mux11~4 .lut_mask = 64'h000003030000F3F3;
defparam \ula|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \ula|ShiftRight0~0 (
// Equation(s):
// \ula|ShiftRight0~0_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(!\ulaIn1|ulaIn1MuxOut [23]),
	.datad(!\ulaIn1|ulaIn1MuxOut [22]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~0 .extended_lut = "off";
defparam \ula|ShiftRight0~0 .lut_mask = 64'h333300FF55550F0F;
defparam \ula|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N45
cyclonev_lcell_comb \ula|ShiftRight1~6 (
// Equation(s):
// \ula|ShiftRight1~6_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftRight0~3_combout ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~0_combout 
// ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~4_combout )) ) )

	.dataa(!\ula|ShiftRight0~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight0~0_combout ),
	.datad(!\ula|ShiftRight0~3_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~6 .extended_lut = "off";
defparam \ula|ShiftRight1~6 .lut_mask = 64'h1D1D1D1D00CC00CC;
defparam \ula|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N48
cyclonev_lcell_comb \ula|ShiftRight0~35 (
// Equation(s):
// \ula|ShiftRight0~35_combout  = ( \ula|ShiftRight0~3_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & ( ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~0_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~4_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftRight0~0_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftRight0~4_combout ))) ) ) ) # ( \ula|ShiftRight0~3_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~0_combout ) 
// # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~4_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~0_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~4_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftRight0~0_combout ),
	.datae(!\ula|ShiftRight0~3_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~35 .extended_lut = "off";
defparam \ula|ShiftRight0~35 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \ula|ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N36
cyclonev_lcell_comb \ula|Mux11~5 (
// Equation(s):
// \ula|Mux11~5_combout  = ( \ula|ShiftRight1~6_combout  & ( \ula|ShiftRight0~35_combout  & ( (!\ula|Mux15~5_combout  & (!\ula|Mux11~4_combout  & !\ula|Mux9~2_combout )) ) ) ) # ( !\ula|ShiftRight1~6_combout  & ( \ula|ShiftRight0~35_combout  & ( 
// (!\ula|Mux11~4_combout  & !\ula|Mux9~2_combout ) ) ) ) # ( \ula|ShiftRight1~6_combout  & ( !\ula|ShiftRight0~35_combout  & ( (!\ula|Mux15~5_combout  & !\ula|Mux11~4_combout ) ) ) ) # ( !\ula|ShiftRight1~6_combout  & ( !\ula|ShiftRight0~35_combout  & ( 
// !\ula|Mux11~4_combout  ) ) )

	.dataa(!\ula|Mux15~5_combout ),
	.datab(!\ula|Mux11~4_combout ),
	.datac(!\ula|Mux9~2_combout ),
	.datad(gnd),
	.datae(!\ula|ShiftRight1~6_combout ),
	.dataf(!\ula|ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~5 .extended_lut = "off";
defparam \ula|Mux11~5 .lut_mask = 64'hCCCC8888C0C08080;
defparam \ula|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N6
cyclonev_lcell_comb \memToRegMux|memToRegOutput[20]~17 (
// Equation(s):
// \memToRegMux|memToRegOutput[20]~17_combout  = ( \ula|Mux11~2_combout  & ( \ula|Mux11~5_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux11~2_combout  & ( \ula|Mux11~5_combout  & ( (\control|aluOp [3] & (!\control|Decoder1~0_combout  & 
// (!\ula|LessThan0~44_combout  & \ula|Mux14~1_combout ))) ) ) ) # ( \ula|Mux11~2_combout  & ( !\ula|Mux11~5_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux11~2_combout  & ( !\ula|Mux11~5_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|LessThan0~44_combout ),
	.datad(!\ula|Mux14~1_combout ),
	.datae(!\ula|Mux11~2_combout ),
	.dataf(!\ula|Mux11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[20]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[20]~17 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[20]~17 .lut_mask = 64'hCCCCCCCC0040CCCC;
defparam \memToRegMux|memToRegOutput[20]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \ula|LessThan0~13 (
// Equation(s):
// \ula|LessThan0~13_combout  = ( \ulaIn1|ulaIn1MuxOut [6] & ( (\regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & (!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a7  $ (\ulaIn1|ulaIn1MuxOut [7])))) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [6] & ( (!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a7  $ (\ulaIn1|ulaIn1MuxOut [7])))) # (\control|in2Mux~combout  & 
// (((!\ulaIn1|ulaIn1MuxOut [7])))) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~13 .extended_lut = "off";
defparam \ula|LessThan0~13 .lut_mask = 64'hB308B30840044004;
defparam \ula|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \ula|LessThan0~14 (
// Equation(s):
// \ula|LessThan0~14_combout  = ( \ula|LessThan0~12_combout  & ( \ula|LessThan0~11_combout  & ( (\ula|LessThan0~13_combout  & (\ula|LessThan0~8_combout  & \ula|LessThan0~6_combout )) ) ) ) # ( !\ula|LessThan0~12_combout  & ( \ula|LessThan0~11_combout  & ( 
// (\ula|LessThan0~13_combout  & (\ula|LessThan0~8_combout  & (\ula|LessThan0~10_combout  & \ula|LessThan0~6_combout ))) ) ) ) # ( \ula|LessThan0~12_combout  & ( !\ula|LessThan0~11_combout  & ( (\ula|LessThan0~13_combout  & (\ula|LessThan0~8_combout  & 
// \ula|LessThan0~6_combout )) ) ) )

	.dataa(!\ula|LessThan0~13_combout ),
	.datab(!\ula|LessThan0~8_combout ),
	.datac(!\ula|LessThan0~10_combout ),
	.datad(!\ula|LessThan0~6_combout ),
	.datae(!\ula|LessThan0~12_combout ),
	.dataf(!\ula|LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~14 .extended_lut = "off";
defparam \ula|LessThan0~14 .lut_mask = 64'h0000001100010011;
defparam \ula|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \ula|LessThan0~39 (
// Equation(s):
// \ula|LessThan0~39_combout  = ( \ula|LessThan0~9_combout  & ( \ula|LessThan0~22_combout  & ( (\ula|LessThan0~38_combout  & ((!\ula|LessThan0~36_combout ) # (\ula|LessThan0~29_combout ))) ) ) ) # ( !\ula|LessThan0~9_combout  & ( \ula|LessThan0~22_combout  & 
// ( (\ula|LessThan0~38_combout  & ((!\ula|LessThan0~36_combout ) # ((\ula|LessThan0~14_combout  & \ula|LessThan0~29_combout )))) ) ) ) # ( \ula|LessThan0~9_combout  & ( !\ula|LessThan0~22_combout  & ( (\ula|LessThan0~38_combout  & 
// ((!\ula|LessThan0~36_combout ) # (\ula|LessThan0~29_combout ))) ) ) ) # ( !\ula|LessThan0~9_combout  & ( !\ula|LessThan0~22_combout  & ( (\ula|LessThan0~38_combout  & ((!\ula|LessThan0~36_combout ) # (\ula|LessThan0~29_combout ))) ) ) )

	.dataa(!\ula|LessThan0~14_combout ),
	.datab(!\ula|LessThan0~29_combout ),
	.datac(!\ula|LessThan0~36_combout ),
	.datad(!\ula|LessThan0~38_combout ),
	.datae(!\ula|LessThan0~9_combout ),
	.dataf(!\ula|LessThan0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~39 .extended_lut = "off";
defparam \ula|LessThan0~39 .lut_mask = 64'h00F300F300F100F3;
defparam \ula|LessThan0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N39
cyclonev_lcell_comb \ula|Mux9~10 (
// Equation(s):
// \ula|Mux9~10_combout  = ( \ula|LessThan0~39_combout  & ( (\ula|Mux14~1_combout  & \control|aluOp [3]) ) ) # ( !\ula|LessThan0~39_combout  & ( (\ula|Mux14~1_combout  & (\control|aluOp [3] & ((\ula|LessThan0~41_combout ) # (\ula|LessThan0~40_combout )))) ) 
// )

	.dataa(!\ula|LessThan0~40_combout ),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|Mux14~1_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~10 .extended_lut = "off";
defparam \ula|Mux9~10 .lut_mask = 64'h00070007000F000F;
defparam \ula|Mux9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N39
cyclonev_lcell_comb \ula|Mux14~2 (
// Equation(s):
// \ula|Mux14~2_combout  = ( \ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1] & \control|aluOp [2]) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1] & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\control|aluOp [0]) # (\control|aluOp [2])))) # 
// (\control|aluOp [1] & (!\control|aluOp [2] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\control|aluOp [0]))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [2]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~2 .extended_lut = "off";
defparam \ula|Mux14~2 .lut_mask = 64'h420A420A22222222;
defparam \ula|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \ula|Mux9~0 (
// Equation(s):
// \ula|Mux9~0_combout  = ( \control|aluOp [0] & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [1] & (!\control|aluOp [3] & \control|aluOp [2])) ) ) ) # ( !\control|aluOp [0] & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [1] & (!\control|aluOp [3] & 
// \control|aluOp [2])) ) ) ) # ( \control|aluOp [0] & ( !\ula|ShiftLeft0~6_combout  & ( (\control|aluOp [1] & (!\control|aluOp [3] & \control|aluOp [2])) ) ) ) # ( !\control|aluOp [0] & ( !\ula|ShiftLeft0~6_combout  & ( (\control|aluOp [1] & 
// (!\control|aluOp [3] & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\control|aluOp [2])))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [3]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [2]),
	.datae(!\control|aluOp [0]),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~0 .extended_lut = "off";
defparam \ula|Mux9~0 .lut_mask = 64'h4044004400440044;
defparam \ula|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \ula|ShiftRight0~33 (
// Equation(s):
// \ula|ShiftRight0~33_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [20]),
	.datab(!\ulaIn1|ulaIn1MuxOut [19]),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\ulaIn1|ulaIn1MuxOut [21]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~33 .extended_lut = "off";
defparam \ula|ShiftRight0~33 .lut_mask = 64'h333300FF55550F0F;
defparam \ula|ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \ula|ShiftRight0~34 (
// Equation(s):
// \ula|ShiftRight0~34_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~31_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~33_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~32_combout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] & ( (\ula|ShiftRight0~31_combout  
// & !\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~33_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftRight0~32_combout )) ) ) )

	.dataa(!\ula|ShiftRight0~32_combout ),
	.datab(!\ula|ShiftRight0~31_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftRight0~33_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~34 .extended_lut = "off";
defparam \ula|ShiftRight0~34 .lut_mask = 64'h05F5303005F53F3F;
defparam \ula|ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \ula|Mux12~1 (
// Equation(s):
// \ula|Mux12~1_combout  = ( \ula|ShiftRight0~34_combout  & ( (\ula|Mux9~0_combout  & ((\ula|Mux14~2_combout ) # (\ula|Add0~90_sumout ))) ) ) # ( !\ula|ShiftRight0~34_combout  & ( (\ula|Add0~90_sumout  & (!\ula|Mux14~2_combout  & \ula|Mux9~0_combout )) ) )

	.dataa(!\ula|Add0~90_sumout ),
	.datab(gnd),
	.datac(!\ula|Mux14~2_combout ),
	.datad(!\ula|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~1 .extended_lut = "off";
defparam \ula|Mux12~1 .lut_mask = 64'h00500050005F005F;
defparam \ula|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \ula|Mux14~5 (
// Equation(s):
// \ula|Mux14~5_combout  = ( \ula|ShiftRight0~11_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [1] $ (\control|aluOp [0]))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ula|ShiftRight0~11_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~5 .extended_lut = "off";
defparam \ula|Mux14~5 .lut_mask = 64'h000000A500000000;
defparam \ula|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \ula|Mux12~2 (
// Equation(s):
// \ula|Mux12~2_combout  = ( \ula|ShiftLeft0~25_combout  & ( \ula|ShiftLeft0~39_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~33_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((\ula|ShiftLeft0~17_combout )))) ) ) ) # ( !\ula|ShiftLeft0~25_combout  & ( \ula|ShiftLeft0~39_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~33_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~17_combout ))))) ) ) ) # ( \ula|ShiftLeft0~25_combout  & ( !\ula|ShiftLeft0~39_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~33_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((\ula|ShiftLeft0~17_combout ))))) ) ) ) # ( !\ula|ShiftLeft0~25_combout  & ( !\ula|ShiftLeft0~39_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~33_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~17_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~33_combout ),
	.datad(!\ula|ShiftLeft0~17_combout ),
	.datae(!\ula|ShiftLeft0~25_combout ),
	.dataf(!\ula|ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~2 .extended_lut = "off";
defparam \ula|Mux12~2 .lut_mask = 64'h041526378C9DAEBF;
defparam \ula|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N3
cyclonev_lcell_comb \ula|Mux12~3 (
// Equation(s):
// \ula|Mux12~3_combout  = ( \ula|ShiftLeft0~10_combout  & ( \ula|Mux12~2_combout  & ( (\ula|Mux3~1_combout  & (((\ula|Mux3~0_combout ) # (\ula|Mux14~6_combout )) # (\ula|Mux14~5_combout ))) ) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( \ula|Mux12~2_combout  & 
// ( (\ula|Mux3~1_combout  & ((\ula|Mux3~0_combout ) # (\ula|Mux14~6_combout ))) ) ) ) # ( \ula|ShiftLeft0~10_combout  & ( !\ula|Mux12~2_combout  & ( (\ula|Mux3~1_combout  & ((\ula|Mux14~6_combout ) # (\ula|Mux14~5_combout ))) ) ) ) # ( 
// !\ula|ShiftLeft0~10_combout  & ( !\ula|Mux12~2_combout  & ( (\ula|Mux3~1_combout  & \ula|Mux14~6_combout ) ) ) )

	.dataa(!\ula|Mux3~1_combout ),
	.datab(!\ula|Mux14~5_combout ),
	.datac(!\ula|Mux14~6_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(!\ula|ShiftLeft0~10_combout ),
	.dataf(!\ula|Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~3 .extended_lut = "off";
defparam \ula|Mux12~3 .lut_mask = 64'h0505151505551555;
defparam \ula|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \ula|Mux12~0 (
// Equation(s):
// \ula|Mux12~0_combout  = ( \control|aluOp [3] & ( !\control|aluOp [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~0 .extended_lut = "off";
defparam \ula|Mux12~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ula|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N3
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[19]~8 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[19]~8_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a19  & ( !\control|in2Mux~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[19]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[19]~8 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[19]~8 .lut_mask = 64'h00000000FF00FF00;
defparam \ulaIn2|ulaIn2MuxOut[19]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \ula|Mux12~6 (
// Equation(s):
// \ula|Mux12~6_combout  = ( \ula|Mux12~0_combout  & ( \ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (\ulaIn1|ulaIn1MuxOut [19] & !\control|aluOp [1]) ) ) ) # ( \ula|Mux12~0_combout  & ( !\ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (\ulaIn1|ulaIn1MuxOut [19] & 
// (!\control|aluOp [1] & \control|aluOp [0])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [19]),
	.datab(!\control|aluOp [1]),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(!\ula|Mux12~0_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[19]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~6 .extended_lut = "off";
defparam \ula|Mux12~6 .lut_mask = 64'h0000004400004444;
defparam \ula|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \ula|Mux12~5 (
// Equation(s):
// \ula|Mux12~5_combout  = ( \ula|Mux12~0_combout  & ( (\control|aluOp [1] & ((!\ulaIn1|ulaIn1MuxOut [19] & (!\control|aluOp [0] $ (!\ulaIn2|ulaIn2MuxOut[19]~8_combout ))) # (\ulaIn1|ulaIn1MuxOut [19] & (!\control|aluOp [0] & 
// !\ulaIn2|ulaIn2MuxOut[19]~8_combout )))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [19]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn2|ulaIn2MuxOut[19]~8_combout ),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ula|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~5 .extended_lut = "off";
defparam \ula|Mux12~5 .lut_mask = 64'h0000000000680068;
defparam \ula|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \ula|Add0~47 (
// Equation(s):
// \ula|Add0~47_combout  = ( !\control|aluOp [1] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~47 .extended_lut = "off";
defparam \ula|Add0~47 .lut_mask = 64'h0F0F0F0F00000000;
defparam \ula|Add0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \ula|Mux12~4 (
// Equation(s):
// \ula|Mux12~4_combout  = ( \ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (\ula|Mux9~1_combout  & ((!\ula|Mux14~8_combout  & ((\ula|Add0~47_combout ))) # (\ula|Mux14~8_combout  & (\ulaIn1|ulaIn1MuxOut [3])))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( 
// (\ula|Mux9~1_combout  & (\ulaIn1|ulaIn1MuxOut [3] & \ula|Mux14~8_combout )) ) )

	.dataa(!\ula|Mux9~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [3]),
	.datac(!\ula|Add0~47_combout ),
	.datad(!\ula|Mux14~8_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[19]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~4 .extended_lut = "off";
defparam \ula|Mux12~4 .lut_mask = 64'h0011001105110511;
defparam \ula|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N27
cyclonev_lcell_comb \ula|ShiftRight1~5 (
// Equation(s):
// \ula|ShiftRight1~5_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ula|ShiftRight1~4_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~31_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ula|ShiftRight1~4_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~33_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~32_combout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftRight1~4_combout  & ( (\ula|ShiftRight0~31_combout 
//  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftRight1~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~33_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftRight0~32_combout )) ) ) )

	.dataa(!\ula|ShiftRight0~32_combout ),
	.datab(!\ula|ShiftRight0~31_combout ),
	.datac(!\ula|ShiftRight0~33_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.dataf(!\ula|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~5 .extended_lut = "off";
defparam \ula|ShiftRight1~5 .lut_mask = 64'h0F5533000F5533FF;
defparam \ula|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N54
cyclonev_lcell_comb \ula|Mux12~7 (
// Equation(s):
// \ula|Mux12~7_combout  = ( \ula|ShiftRight1~5_combout  & ( (!\ula|Mux12~6_combout  & (!\ula|Mux12~5_combout  & (!\ula|Mux15~5_combout  & !\ula|Mux12~4_combout ))) ) ) # ( !\ula|ShiftRight1~5_combout  & ( (!\ula|Mux12~6_combout  & (!\ula|Mux12~5_combout  & 
// !\ula|Mux12~4_combout )) ) )

	.dataa(!\ula|Mux12~6_combout ),
	.datab(!\ula|Mux12~5_combout ),
	.datac(!\ula|Mux15~5_combout ),
	.datad(!\ula|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~7 .extended_lut = "off";
defparam \ula|Mux12~7 .lut_mask = 64'h8800880080008000;
defparam \ula|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \memToRegMux|memToRegOutput[19]~16 (
// Equation(s):
// \memToRegMux|memToRegOutput[19]~16_combout  = ( \ula|Mux12~7_combout  & ( (!\control|Decoder1~0_combout  & (((\ula|Mux12~3_combout ) # (\ula|Mux12~1_combout )) # (\ula|Mux9~10_combout ))) ) ) # ( !\ula|Mux12~7_combout  & ( !\control|Decoder1~0_combout  ) 
// )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\ula|Mux9~10_combout ),
	.datac(!\ula|Mux12~1_combout ),
	.datad(!\ula|Mux12~3_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux12~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[19]~16 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[19]~16 .lut_mask = 64'hAAAAAAAA2AAA2AAA;
defparam \memToRegMux|memToRegOutput[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \ulaIn1|Mux18~0 (
// Equation(s):
// \ulaIn1|Mux18~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a18  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a18  & ( 
// (\instruction[15]~input_o  & (\control|in1Mux [0] & !\control|in1Mux [1])) ) )

	.dataa(gnd),
	.datab(!\instruction[15]~input_o ),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux18~0 .extended_lut = "off";
defparam \ulaIn1|Mux18~0 .lut_mask = 64'h03000300F300F300;
defparam \ulaIn1|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N27
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[18] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [18] = ( \ulaIn1|Mux18~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [18]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux18~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [18]) ) )

	.dataa(!\ulaIn1|Mux32~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [18]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[18] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[18] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \ulaIn1|ulaIn1MuxOut[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \ula|ShiftRight0~25 (
// Equation(s):
// \ula|ShiftRight0~25_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [21] & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [20]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [21] & ( 
// (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [18])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [19]))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [21] & ( (\ulaIn1|ulaIn1MuxOut [20] & 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [21] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [18])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut 
// [19]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~25 .extended_lut = "off";
defparam \ula|ShiftRight0~25 .lut_mask = 64'h505F3030505F3F3F;
defparam \ula|ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \ula|ShiftRight0~27 (
// Equation(s):
// \ula|ShiftRight0~27_combout  = ( \ula|ShiftRight0~25_combout  & ( \ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftRight0~24_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~23_combout )))) ) ) ) # ( !\ula|ShiftRight0~25_combout  & ( \ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~24_combout  & 
// ((\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~23_combout )))) ) ) ) # ( \ula|ShiftRight0~25_combout  & ( !\ula|ShiftRight0~26_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftRight0~24_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftRight0~23_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~25_combout  & ( !\ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~24_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftRight0~23_combout  & 
// !\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~24_combout ),
	.datab(!\ula|ShiftRight0~23_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftRight0~25_combout ),
	.dataf(!\ula|ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~27 .extended_lut = "off";
defparam \ula|ShiftRight0~27 .lut_mask = 64'h0350F350035FF35F;
defparam \ula|ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N54
cyclonev_lcell_comb \ula|Mux13~0 (
// Equation(s):
// \ula|Mux13~0_combout  = ( \ula|Mux14~2_combout  & ( \ula|ShiftRight0~27_combout  & ( \ula|Mux9~0_combout  ) ) ) # ( !\ula|Mux14~2_combout  & ( \ula|ShiftRight0~27_combout  & ( (\ula|Add0~86_sumout  & \ula|Mux9~0_combout ) ) ) ) # ( !\ula|Mux14~2_combout  
// & ( !\ula|ShiftRight0~27_combout  & ( (\ula|Add0~86_sumout  & \ula|Mux9~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Add0~86_sumout ),
	.datad(!\ula|Mux9~0_combout ),
	.datae(!\ula|Mux14~2_combout ),
	.dataf(!\ula|ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~0 .extended_lut = "off";
defparam \ula|Mux13~0 .lut_mask = 64'h000F0000000F00FF;
defparam \ula|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N12
cyclonev_lcell_comb \ula|Mux13~1 (
// Equation(s):
// \ula|Mux13~1_combout  = ( \ula|ShiftLeft0~15_combout  & ( \ula|ShiftLeft0~31_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~38_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~23_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ula|ShiftLeft0~15_combout  & ( \ula|ShiftLeft0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftLeft0~38_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftLeft0~23_combout )))) ) ) ) # ( \ula|ShiftLeft0~15_combout  & ( !\ula|ShiftLeft0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~38_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~23_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( !\ula|ShiftLeft0~15_combout  & ( !\ula|ShiftLeft0~31_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~38_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~23_combout ))))) ) ) )

	.dataa(!\ula|ShiftLeft0~38_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftLeft0~23_combout ),
	.datae(!\ula|ShiftLeft0~15_combout ),
	.dataf(!\ula|ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~1 .extended_lut = "off";
defparam \ula|Mux13~1 .lut_mask = 64'h407043734C7C4F7F;
defparam \ula|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N48
cyclonev_lcell_comb \ula|Mux13~2 (
// Equation(s):
// \ula|Mux13~2_combout  = ( \ula|Mux3~1_combout  & ( \ula|Mux14~5_combout  & ( (((\ula|Mux13~1_combout  & \ula|Mux3~0_combout )) # (\ula|Mux14~6_combout )) # (\ula|ShiftLeft0~9_combout ) ) ) ) # ( \ula|Mux3~1_combout  & ( !\ula|Mux14~5_combout  & ( 
// ((\ula|Mux13~1_combout  & \ula|Mux3~0_combout )) # (\ula|Mux14~6_combout ) ) ) )

	.dataa(!\ula|ShiftLeft0~9_combout ),
	.datab(!\ula|Mux13~1_combout ),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|Mux14~6_combout ),
	.datae(!\ula|Mux3~1_combout ),
	.dataf(!\ula|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~2 .extended_lut = "off";
defparam \ula|Mux13~2 .lut_mask = 64'h000003FF000057FF;
defparam \ula|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[18]~7 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[18]~7_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a18  & ( !\control|in2Mux~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[18]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[18]~7 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[18]~7 .lut_mask = 64'h00000000FF00FF00;
defparam \ulaIn2|ulaIn2MuxOut[18]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \ula|Mux13~3 (
// Equation(s):
// \ula|Mux13~3_combout  = ( \ulaIn2|ulaIn2MuxOut[18]~7_combout  & ( (\ula|Mux9~1_combout  & ((!\ula|Mux14~8_combout  & (\ula|Add0~47_combout )) # (\ula|Mux14~8_combout  & ((\ulaIn1|ulaIn1MuxOut [2]))))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[18]~7_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [2] & (\ula|Mux14~8_combout  & \ula|Mux9~1_combout )) ) )

	.dataa(!\ula|Add0~47_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [2]),
	.datac(!\ula|Mux14~8_combout ),
	.datad(!\ula|Mux9~1_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[18]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~3 .extended_lut = "off";
defparam \ula|Mux13~3 .lut_mask = 64'h0003000300530053;
defparam \ula|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \ula|Mux13~4 (
// Equation(s):
// \ula|Mux13~4_combout  = ( \control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[18]~7_combout  & ( (!\ulaIn1|ulaIn1MuxOut [18] & (\ula|Mux12~0_combout  & !\control|aluOp [0])) ) ) ) # ( \control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[18]~7_combout  & ( 
// (\ula|Mux12~0_combout  & (!\ulaIn1|ulaIn1MuxOut [18] $ (!\control|aluOp [0]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ula|Mux12~0_combout ),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[18]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~4 .extended_lut = "off";
defparam \ula|Mux13~4 .lut_mask = 64'h0000112200002200;
defparam \ula|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \ula|Mux13~5 (
// Equation(s):
// \ula|Mux13~5_combout  = ( \ulaIn2|ulaIn2MuxOut[18]~7_combout  & ( (!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [18] & \ula|Mux12~0_combout )) ) ) # ( !\ulaIn2|ulaIn2MuxOut[18]~7_combout  & ( (\control|aluOp [0] & (!\control|aluOp [1] & 
// (\ulaIn1|ulaIn1MuxOut [18] & \ula|Mux12~0_combout ))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(!\ula|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[18]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~5 .extended_lut = "off";
defparam \ula|Mux13~5 .lut_mask = 64'h00040004000C000C;
defparam \ula|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N33
cyclonev_lcell_comb \ula|ShiftRight1~3 (
// Equation(s):
// \ula|ShiftRight1~3_combout  = ( \ula|ShiftRight0~25_combout  & ( \ula|ShiftRight1~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~23_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftRight0~24_combout ))) ) ) ) # ( !\ula|ShiftRight0~25_combout  & ( \ula|ShiftRight1~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~23_combout  & 
// \ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftRight0~24_combout ))) ) ) ) # ( \ula|ShiftRight0~25_combout  & ( !\ula|ShiftRight1~2_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~23_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~24_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~25_combout  & ( !\ula|ShiftRight1~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~23_combout  & \ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~24_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~24_combout ),
	.datab(!\ula|ShiftRight0~23_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftRight0~25_combout ),
	.dataf(!\ula|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~3 .extended_lut = "off";
defparam \ula|ShiftRight1~3 .lut_mask = 64'h0530F530053FF53F;
defparam \ula|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N42
cyclonev_lcell_comb \ula|Mux13~6 (
// Equation(s):
// \ula|Mux13~6_combout  = ( \ula|ShiftRight1~3_combout  & ( (!\ula|Mux13~3_combout  & (!\ula|Mux13~4_combout  & (!\ula|Mux15~5_combout  & !\ula|Mux13~5_combout ))) ) ) # ( !\ula|ShiftRight1~3_combout  & ( (!\ula|Mux13~3_combout  & (!\ula|Mux13~4_combout  & 
// !\ula|Mux13~5_combout )) ) )

	.dataa(!\ula|Mux13~3_combout ),
	.datab(!\ula|Mux13~4_combout ),
	.datac(!\ula|Mux15~5_combout ),
	.datad(!\ula|Mux13~5_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~6 .extended_lut = "off";
defparam \ula|Mux13~6 .lut_mask = 64'h8800880080008000;
defparam \ula|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \memToRegMux|memToRegOutput[18]~15 (
// Equation(s):
// \memToRegMux|memToRegOutput[18]~15_combout  = ( \ula|Mux13~2_combout  & ( \ula|Mux13~6_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux13~2_combout  & ( \ula|Mux13~6_combout  & ( (!\control|Decoder1~0_combout  & ((\ula|Mux9~10_combout ) # 
// (\ula|Mux13~0_combout ))) ) ) ) # ( \ula|Mux13~2_combout  & ( !\ula|Mux13~6_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux13~2_combout  & ( !\ula|Mux13~6_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\ula|Mux13~0_combout ),
	.datab(gnd),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|Mux9~10_combout ),
	.datae(!\ula|Mux13~2_combout ),
	.dataf(!\ula|Mux13~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[18]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[18]~15 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[18]~15 .lut_mask = 64'hF0F0F0F050F0F0F0;
defparam \memToRegMux|memToRegOutput[18]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N6
cyclonev_lcell_comb \ula|ShiftLeft0~1 (
// Equation(s):
// \ula|ShiftLeft0~1_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ( !\control|in2Mux~combout  ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ( !\control|in2Mux~combout  ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ( (!\control|in2Mux~combout  & (((\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 )) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ))) ) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~1 .extended_lut = "off";
defparam \ula|ShiftLeft0~1 .lut_mask = 64'h70F0F0F0F0F0F0F0;
defparam \ula|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \ula|ShiftLeft0~5 (
// Equation(s):
// \ula|ShiftLeft0~5_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a19  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a19  & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( !\control|in2Mux~combout  ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a19  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( !\control|in2Mux~combout  ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a19  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( (!\control|in2Mux~combout  & (((\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 )) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ))) ) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~5 .extended_lut = "off";
defparam \ula|ShiftLeft0~5 .lut_mask = 64'h4CCCCCCCCCCCCCCC;
defparam \ula|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \ula|ShiftLeft0~4 (
// Equation(s):
// \ula|ShiftLeft0~4_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( !\control|in2Mux~combout  ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( !\control|in2Mux~combout  ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( (!\control|in2Mux~combout  & (((\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 )) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~4 .extended_lut = "off";
defparam \ula|ShiftLeft0~4 .lut_mask = 64'h2AAAAAAAAAAAAAAA;
defparam \ula|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N18
cyclonev_lcell_comb \ula|ShiftLeft0~0 (
// Equation(s):
// \ula|ShiftLeft0~0_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( !\control|in2Mux~combout  ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( (!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~0 .extended_lut = "off";
defparam \ula|ShiftLeft0~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \ula|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \ula|ShiftLeft0~3 (
// Equation(s):
// \ula|ShiftLeft0~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a25  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a24  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a25  & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a24  & ( !\control|in2Mux~combout  ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a25  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a24  & ( !\control|in2Mux~combout  ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a25  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a24  & ( (!\control|in2Mux~combout  & (((\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 )) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ))) ) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ),
	.datad(!\control|in2Mux~combout ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~3 .extended_lut = "off";
defparam \ula|ShiftLeft0~3 .lut_mask = 64'h7F00FF00FF00FF00;
defparam \ula|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N24
cyclonev_lcell_comb \ula|ShiftLeft0~2 (
// Equation(s):
// \ula|ShiftLeft0~2_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a29  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a29  & ( !\control|in2Mux~combout  ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a29  & ( !\control|in2Mux~combout  ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a29  & ( (!\control|in2Mux~combout  & (((\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a5 )) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a5 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~2 .extended_lut = "off";
defparam \ula|ShiftLeft0~2 .lut_mask = 64'h2AAAAAAAAAAAAAAA;
defparam \ula|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \ula|ShiftLeft0~6 (
// Equation(s):
// \ula|ShiftLeft0~6_combout  = ( \ula|ShiftLeft0~3_combout  & ( \ula|ShiftLeft0~2_combout  ) ) # ( !\ula|ShiftLeft0~3_combout  & ( \ula|ShiftLeft0~2_combout  ) ) # ( \ula|ShiftLeft0~3_combout  & ( !\ula|ShiftLeft0~2_combout  ) ) # ( 
// !\ula|ShiftLeft0~3_combout  & ( !\ula|ShiftLeft0~2_combout  & ( (((\ula|ShiftLeft0~0_combout ) # (\ula|ShiftLeft0~4_combout )) # (\ula|ShiftLeft0~5_combout )) # (\ula|ShiftLeft0~1_combout ) ) ) )

	.dataa(!\ula|ShiftLeft0~1_combout ),
	.datab(!\ula|ShiftLeft0~5_combout ),
	.datac(!\ula|ShiftLeft0~4_combout ),
	.datad(!\ula|ShiftLeft0~0_combout ),
	.datae(!\ula|ShiftLeft0~3_combout ),
	.dataf(!\ula|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~6 .extended_lut = "off";
defparam \ula|ShiftLeft0~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \ula|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \ula|Mux3~1 (
// Equation(s):
// \ula|Mux3~1_combout  = ( !\control|aluOp [3] & ( \ula|ShiftLeft0~6_combout  & ( !\control|aluOp [2] ) ) ) # ( !\control|aluOp [3] & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp [1] & (!\control|aluOp [0])) # (\control|aluOp 
// [1] & ((\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\control|aluOp [0]))))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [2]),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~1 .extended_lut = "off";
defparam \ula|Mux3~1 .lut_mask = 64'h84C40000CCCC0000;
defparam \ula|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N42
cyclonev_lcell_comb \ula|Mux14~4 (
// Equation(s):
// \ula|Mux14~4_combout  = ( \ula|ShiftLeft0~29_combout  & ( \ula|ShiftLeft0~13_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~37_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~21_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ula|ShiftLeft0~29_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~37_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~21_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout )) ) ) ) # ( \ula|ShiftLeft0~29_combout  & ( !\ula|ShiftLeft0~13_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~37_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~21_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) ) ) ) # ( !\ula|ShiftLeft0~29_combout  & ( !\ula|ShiftLeft0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~37_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~21_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~21_combout ),
	.datad(!\ula|ShiftLeft0~37_combout ),
	.datae(!\ula|ShiftLeft0~29_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~4 .extended_lut = "off";
defparam \ula|Mux14~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \ula|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \ula|Mux14~7 (
// Equation(s):
// \ula|Mux14~7_combout  = ( \ula|ShiftLeft0~8_combout  & ( \ula|Mux14~4_combout  & ( (\ula|Mux3~1_combout  & (((\ula|Mux14~6_combout ) # (\ula|Mux3~0_combout )) # (\ula|Mux14~5_combout ))) ) ) ) # ( !\ula|ShiftLeft0~8_combout  & ( \ula|Mux14~4_combout  & ( 
// (\ula|Mux3~1_combout  & ((\ula|Mux14~6_combout ) # (\ula|Mux3~0_combout ))) ) ) ) # ( \ula|ShiftLeft0~8_combout  & ( !\ula|Mux14~4_combout  & ( (\ula|Mux3~1_combout  & ((\ula|Mux14~6_combout ) # (\ula|Mux14~5_combout ))) ) ) ) # ( 
// !\ula|ShiftLeft0~8_combout  & ( !\ula|Mux14~4_combout  & ( (\ula|Mux3~1_combout  & \ula|Mux14~6_combout ) ) ) )

	.dataa(!\ula|Mux3~1_combout ),
	.datab(!\ula|Mux14~5_combout ),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|Mux14~6_combout ),
	.datae(!\ula|ShiftLeft0~8_combout ),
	.dataf(!\ula|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~7 .extended_lut = "off";
defparam \ula|Mux14~7 .lut_mask = 64'h0055115505551555;
defparam \ula|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N54
cyclonev_lcell_comb \ula|Mux14~11 (
// Equation(s):
// \ula|Mux14~11_combout  = ( \control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (\ulaIn1|ulaIn1MuxOut [17] & \control|aluOp [0]) ) ) ) # ( !\control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a17 
//  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( \control|in2Mux~combout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (\ulaIn1|ulaIn1MuxOut [17] & \control|aluOp [0]) ) ) ) # ( !\control|in2Mux~combout  & ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (\ulaIn1|ulaIn1MuxOut [17] & \control|aluOp [0]) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [17]),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~11 .extended_lut = "off";
defparam \ula|Mux14~11 .lut_mask = 64'h0033003333330033;
defparam \ula|Mux14~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \ula|Mux14~10 (
// Equation(s):
// \ula|Mux14~10_combout  = ( \control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [17]) ) ) ) # ( !\control|in2Mux~combout  & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [17]) ) ) ) # ( \control|in2Mux~combout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut 
// [17]) ) ) ) # ( !\control|in2Mux~combout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [17]) ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(gnd),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~10 .extended_lut = "off";
defparam \ula|Mux14~10 .lut_mask = 64'h3C3C3C3CC0C03C3C;
defparam \ula|Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N24
cyclonev_lcell_comb \ula|Mux14~9 (
// Equation(s):
// \ula|Mux14~9_combout  = ( \control|aluOp [1] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (\ulaIn1|ulaIn1MuxOut [1] & \control|aluOp [2]) ) ) ) # ( !\control|aluOp [1] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( 
// (\control|aluOp [0] & ((!\control|aluOp [2] & ((!\control|in2Mux~combout ))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [1])))) ) ) ) # ( \control|aluOp [1] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (\ulaIn1|ulaIn1MuxOut [1] & 
// \control|aluOp [2]) ) ) ) # ( !\control|aluOp [1] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (\ulaIn1|ulaIn1MuxOut [1] & (\control|aluOp [2] & \control|aluOp [0])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [1]),
	.datab(!\control|aluOp [2]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\control|aluOp [0]),
	.datae(!\control|aluOp [1]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~9 .extended_lut = "off";
defparam \ula|Mux14~9 .lut_mask = 64'h0011111100D11111;
defparam \ula|Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N0
cyclonev_lcell_comb \ula|Mux14~12 (
// Equation(s):
// \ula|Mux14~12_combout  = ( \ula|Mux14~8_combout  & ( \ula|Mux14~9_combout  & ( \ula|Mux9~1_combout  ) ) ) # ( !\ula|Mux14~8_combout  & ( \ula|Mux14~9_combout  & ( \ula|Mux9~1_combout  ) ) ) # ( !\ula|Mux14~8_combout  & ( !\ula|Mux14~9_combout  & ( 
// (\ula|Mux9~1_combout  & ((!\control|aluOp [1] & (\ula|Mux14~11_combout )) # (\control|aluOp [1] & ((\ula|Mux14~10_combout ))))) ) ) )

	.dataa(!\ula|Mux14~11_combout ),
	.datab(!\ula|Mux14~10_combout ),
	.datac(!\control|aluOp [1]),
	.datad(!\ula|Mux9~1_combout ),
	.datae(!\ula|Mux14~8_combout ),
	.dataf(!\ula|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~12 .extended_lut = "off";
defparam \ula|Mux14~12 .lut_mask = 64'h0053000000FF00FF;
defparam \ula|Mux14~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N24
cyclonev_lcell_comb \ula|ShiftRight0~17 (
// Equation(s):
// \ula|ShiftRight0~17_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [20]),
	.datab(!\ulaIn1|ulaIn1MuxOut [17]),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~17 .extended_lut = "off";
defparam \ula|ShiftRight0~17 .lut_mask = 64'h333300FF0F0F5555;
defparam \ula|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N9
cyclonev_lcell_comb \ula|ShiftRight1~1 (
// Equation(s):
// \ula|ShiftRight1~1_combout  = ( \ula|ShiftRight0~17_combout  & ( \ula|ShiftRight1~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~15_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftRight0~16_combout ))) ) ) ) # ( !\ula|ShiftRight0~17_combout  & ( \ula|ShiftRight1~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// \ula|ShiftRight0~15_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftRight0~16_combout ))) ) ) ) # ( \ula|ShiftRight0~17_combout  & ( !\ula|ShiftRight1~0_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~15_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~16_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( 
// !\ula|ShiftRight0~17_combout  & ( !\ula|ShiftRight1~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftRight0~15_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~16_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) )

	.dataa(!\ula|ShiftRight0~16_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftRight0~15_combout ),
	.datae(!\ula|ShiftRight0~17_combout ),
	.dataf(!\ula|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~1 .extended_lut = "off";
defparam \ula|ShiftRight1~1 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \ula|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \ula|Mux14~13 (
// Equation(s):
// \ula|Mux14~13_combout  = ( \ula|ShiftRight1~1_combout  & ( (!\ula|Mux14~12_combout  & !\ula|Mux15~5_combout ) ) ) # ( !\ula|ShiftRight1~1_combout  & ( !\ula|Mux14~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux14~12_combout ),
	.datad(!\ula|Mux15~5_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~13 .extended_lut = "off";
defparam \ula|Mux14~13 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \ula|Mux14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \ula|Mux14~17 (
// Equation(s):
// \ula|Mux14~17_combout  = ( !\ula|Mux14~7_combout  & ( \ula|Mux14~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ula|Mux14~7_combout ),
	.dataf(!\ula|Mux14~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~17 .extended_lut = "off";
defparam \ula|Mux14~17 .lut_mask = 64'h00000000FFFF0000;
defparam \ula|Mux14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N6
cyclonev_lcell_comb \ula|ShiftRight0~19 (
// Equation(s):
// \ula|ShiftRight0~19_combout  = ( \ula|ShiftRight0~17_combout  & ( \ula|ShiftRight0~18_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~15_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftRight0~16_combout ))) ) ) ) # ( !\ula|ShiftRight0~17_combout  & ( \ula|ShiftRight0~18_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~15_combout  & 
// \ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftRight0~16_combout ))) ) ) ) # ( \ula|ShiftRight0~17_combout  & ( !\ula|ShiftRight0~18_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~15_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~16_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~17_combout  & ( !\ula|ShiftRight0~18_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~15_combout  & \ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~16_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~16_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight0~15_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftRight0~17_combout ),
	.dataf(!\ula|ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~19 .extended_lut = "off";
defparam \ula|ShiftRight0~19 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \ula|ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \ula|Mux14~3 (
// Equation(s):
// \ula|Mux14~3_combout  = ( \ula|Add0~82_sumout  & ( \ula|ShiftRight0~19_combout  & ( \ula|Mux9~0_combout  ) ) ) # ( !\ula|Add0~82_sumout  & ( \ula|ShiftRight0~19_combout  & ( (\ula|Mux9~0_combout  & \ula|Mux14~2_combout ) ) ) ) # ( \ula|Add0~82_sumout  & ( 
// !\ula|ShiftRight0~19_combout  & ( (\ula|Mux9~0_combout  & !\ula|Mux14~2_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux9~0_combout ),
	.datad(!\ula|Mux14~2_combout ),
	.datae(!\ula|Add0~82_sumout ),
	.dataf(!\ula|ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~3 .extended_lut = "off";
defparam \ula|Mux14~3 .lut_mask = 64'h00000F00000F0F0F;
defparam \ula|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \ula|Mux14~16 (
// Equation(s):
// \ula|Mux14~16_combout  = ( \ula|Mux14~1_combout  & ( !\ula|Mux14~3_combout  & ( (!\control|aluOp [3]) # ((!\ula|LessThan0~41_combout  & (!\ula|LessThan0~39_combout  & !\ula|LessThan0~40_combout ))) ) ) ) # ( !\ula|Mux14~1_combout  & ( 
// !\ula|Mux14~3_combout  ) )

	.dataa(!\ula|LessThan0~41_combout ),
	.datab(!\ula|LessThan0~39_combout ),
	.datac(!\ula|LessThan0~40_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~16 .extended_lut = "off";
defparam \ula|Mux14~16 .lut_mask = 64'hFFFFFF8000000000;
defparam \ula|Mux14~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N57
cyclonev_lcell_comb \memToRegMux|memToRegOutput[17]~14 (
// Equation(s):
// \memToRegMux|memToRegOutput[17]~14_combout  = ( \ula|Mux14~16_combout  & ( (!\control|Decoder1~0_combout  & !\ula|Mux14~17_combout ) ) ) # ( !\ula|Mux14~16_combout  & ( !\control|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|Mux14~17_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux14~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[17]~14 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[17]~14 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \memToRegMux|memToRegOutput[17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \ula|Mux15~5 (
// Equation(s):
// \ula|Mux15~5_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( !\ula|ShiftLeft0~6_combout  & ( (\control|in2Mux~combout  & (!\control|aluOp [3] & (\ula|Mux28~3_combout  & !\instruction[10]~input_o ))) ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [3] & (\ula|Mux28~3_combout  & ((!\control|in2Mux~combout ) # (!\instruction[10]~input_o )))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux28~3_combout ),
	.datad(!\instruction[10]~input_o ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~5 .extended_lut = "off";
defparam \ula|Mux15~5 .lut_mask = 64'h0C08040000000000;
defparam \ula|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \ula|ShiftRight0~1 (
// Equation(s):
// \ula|ShiftRight0~1_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [17] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [18])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [19]))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [17] & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [16]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [17] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [18])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [19]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [17] & ( (\ulaIn1|ulaIn1MuxOut [16] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~1 .extended_lut = "off";
defparam \ula|ShiftRight0~1 .lut_mask = 64'h3300550F33FF550F;
defparam \ula|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb \ula|ShiftRight0~5 (
// Equation(s):
// \ula|ShiftRight0~5_combout  = ( \ula|ShiftRight0~4_combout  & ( \ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~1_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~3_combout )))) ) ) ) # ( !\ula|ShiftRight0~4_combout  & ( \ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((\ula|ShiftRight0~1_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~3_combout )))) ) ) ) # ( \ula|ShiftRight0~4_combout  & ( !\ula|ShiftRight0~0_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~1_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~3_combout ))) ) ) ) # ( 
// !\ula|ShiftRight0~4_combout  & ( !\ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~1_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftRight0~3_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~3_combout ),
	.datad(!\ula|ShiftRight0~1_combout ),
	.datae(!\ula|ShiftRight0~4_combout ),
	.dataf(!\ula|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~5 .extended_lut = "off";
defparam \ula|ShiftRight0~5 .lut_mask = 64'h018923AB45CD67EF;
defparam \ula|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N54
cyclonev_lcell_comb \ula|Mux15~10 (
// Equation(s):
// \ula|Mux15~10_combout  = ( !\control|aluOp [3] & ( (!\ula|Mux15~5_combout  & (((\ula|Add0~78_sumout  & (\ula|Mux22~4_combout ))))) # (\ula|Mux15~5_combout  & ((((\ula|Add0~78_sumout  & \ula|Mux22~4_combout )) # (\ula|ShiftRight0~5_combout )))) ) ) # ( 
// \control|aluOp [3] & ( (!\ula|Mux15~5_combout  & (\ulaIn1|ulaIn1MuxOut [0] & (!\control|aluOp [0] & (\ula|Mux22~4_combout )))) # (\ula|Mux15~5_combout  & (((\ulaIn1|ulaIn1MuxOut [0] & (!\control|aluOp [0] & \ula|Mux22~4_combout ))) # 
// (\ula|ShiftRight0~5_combout ))) ) )

	.dataa(!\ula|Mux15~5_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [0]),
	.datac(!\control|aluOp [0]),
	.datad(!\ula|Mux22~4_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|ShiftRight0~5_combout ),
	.datag(!\ula|Add0~78_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~10 .extended_lut = "on";
defparam \ula|Mux15~10 .lut_mask = 64'h000F0030555F5575;
defparam \ula|Mux15~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \ula|LessThan0~45 (
// Equation(s):
// \ula|LessThan0~45_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( \ulaIn1|ulaIn1MuxOut [16] & ( \control|in2Mux~combout  ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) # ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( !\ulaIn1|ulaIn1MuxOut [16] & ( !\control|in2Mux~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(gnd),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~45 .extended_lut = "off";
defparam \ula|LessThan0~45 .lut_mask = 64'h0000F0F0FFFF0F0F;
defparam \ula|LessThan0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N33
cyclonev_lcell_comb \ula|Mux14~0 (
// Equation(s):
// \ula|Mux14~0_combout  = ( !\ula|ShiftLeft0~6_combout  & ( (!\control|in2Mux~combout  & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ))) # (\control|in2Mux~combout  & (!\instruction[10]~input_o )) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~0 .extended_lut = "off";
defparam \ula|Mux14~0 .lut_mask = 64'hE2E2E2E200000000;
defparam \ula|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \ula|Mux15~0 (
// Equation(s):
// \ula|Mux15~0_combout  = ( \ula|ShiftRight0~5_combout  & ( \ula|Mux14~0_combout  & ( (\ula|Mux6~0_combout  & ((!\control|aluOp [3]) # (\ula|LessThan0~45_combout ))) ) ) ) # ( !\ula|ShiftRight0~5_combout  & ( \ula|Mux14~0_combout  & ( 
// (\ula|LessThan0~45_combout  & (\ula|Mux6~0_combout  & \control|aluOp [3])) ) ) ) # ( \ula|ShiftRight0~5_combout  & ( !\ula|Mux14~0_combout  & ( (\ula|Mux6~0_combout  & ((!\control|aluOp [3] & (\ulaIn1|ulaIn1MuxOut [31])) # (\control|aluOp [3] & 
// ((\ula|LessThan0~45_combout ))))) ) ) ) # ( !\ula|ShiftRight0~5_combout  & ( !\ula|Mux14~0_combout  & ( (\ula|Mux6~0_combout  & ((!\control|aluOp [3] & (\ulaIn1|ulaIn1MuxOut [31])) # (\control|aluOp [3] & ((\ula|LessThan0~45_combout ))))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|LessThan0~45_combout ),
	.datac(!\ula|Mux6~0_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|ShiftRight0~5_combout ),
	.dataf(!\ula|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~0 .extended_lut = "off";
defparam \ula|Mux15~0 .lut_mask = 64'h0503050300030F03;
defparam \ula|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N24
cyclonev_lcell_comb \ula|Mux15~2 (
// Equation(s):
// \ula|Mux15~2_combout  = ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [3] & (!\control|aluOp [0] $ (\control|aluOp [1]))) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [3]),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~2 .extended_lut = "off";
defparam \ula|Mux15~2 .lut_mask = 64'hC00CC00C00000000;
defparam \ula|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N42
cyclonev_lcell_comb \ula|Mux15~1 (
// Equation(s):
// \ula|Mux15~1_combout  = ( !\control|aluOp [1] & ( \ulaIn1|ulaIn1MuxOut [16] & ( (\control|aluOp [3] & (((\regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & !\control|in2Mux~combout )) # (\control|aluOp [0]))) ) ) ) # ( \control|aluOp [1] & ( 
// !\ulaIn1|ulaIn1MuxOut [16] & ( (\control|aluOp [0] & (\control|aluOp [3] & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ) # (\control|in2Mux~combout )))) ) ) ) # ( !\control|aluOp [1] & ( !\ulaIn1|ulaIn1MuxOut [16] & ( 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & (\control|aluOp [0] & (!\control|in2Mux~combout  & \control|aluOp [3]))) ) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ),
	.datab(!\control|aluOp [0]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~1 .extended_lut = "off";
defparam \ula|Mux15~1 .lut_mask = 64'h0010002300730000;
defparam \ula|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \ula|ShiftLeft0~36 (
// Equation(s):
// \ula|ShiftLeft0~36_combout  = ( \ula|ShiftLeft0~35_combout  & ( \ula|ShiftLeft0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~19_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((\ula|ShiftLeft0~11_combout )))) ) ) ) # ( !\ula|ShiftLeft0~35_combout  & ( \ula|ShiftLeft0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~19_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~11_combout ))))) ) ) ) # ( \ula|ShiftLeft0~35_combout  & ( !\ula|ShiftLeft0~27_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~19_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((\ula|ShiftLeft0~11_combout ))))) ) ) ) # ( !\ula|ShiftLeft0~35_combout  & ( !\ula|ShiftLeft0~27_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~19_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~11_combout ))))) ) ) )

	.dataa(!\ula|ShiftLeft0~19_combout ),
	.datab(!\ula|ShiftLeft0~11_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftLeft0~35_combout ),
	.dataf(!\ula|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~36 .extended_lut = "off";
defparam \ula|ShiftLeft0~36 .lut_mask = 64'h0503F50305F3F5F3;
defparam \ula|ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \ula|Mux15~3 (
// Equation(s):
// \ula|Mux15~3_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~36_combout  & ( (!\ula|Mux15~1_combout  & ((!\ula|ShiftLeft0~7_combout ) # ((!\ula|ShiftRight0~11_combout ) # (!\ula|Mux15~2_combout )))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~36_combout  & ( (!\ula|Mux15~2_combout  & !\ula|Mux15~1_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~36_combout  & ( (!\ula|Mux15~1_combout  & 
// ((!\ula|ShiftLeft0~7_combout ) # ((!\ula|ShiftRight0~11_combout ) # (!\ula|Mux15~2_combout )))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~36_combout  & ( !\ula|Mux15~1_combout  ) ) )

	.dataa(!\ula|ShiftLeft0~7_combout ),
	.datab(!\ula|ShiftRight0~11_combout ),
	.datac(!\ula|Mux15~2_combout ),
	.datad(!\ula|Mux15~1_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~3 .extended_lut = "off";
defparam \ula|Mux15~3 .lut_mask = 64'hFF00FE00F000FE00;
defparam \ula|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N27
cyclonev_lcell_comb \ula|Mux15~9 (
// Equation(s):
// \ula|Mux15~9_combout  = ( \ula|Mux15~3_combout  & ( (!\control|aluOp [2] & \ula|Mux15~0_combout ) ) ) # ( !\ula|Mux15~3_combout  & ( !\control|aluOp [2] ) )

	.dataa(!\control|aluOp [2]),
	.datab(gnd),
	.datac(!\ula|Mux15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~9 .extended_lut = "off";
defparam \ula|Mux15~9 .lut_mask = 64'hAAAAAAAA0A0A0A0A;
defparam \ula|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N15
cyclonev_lcell_comb \memToRegMux|memToRegOutput[16]~13 (
// Equation(s):
// \memToRegMux|memToRegOutput[16]~13_combout  = ( \ula|Mux15~8_combout  & ( !\control|Decoder1~0_combout  ) ) # ( !\ula|Mux15~8_combout  & ( (!\control|Decoder1~0_combout  & ((\ula|Mux15~9_combout ) # (\ula|Mux15~10_combout ))) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\ula|Mux15~10_combout ),
	.datad(!\ula|Mux15~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[16]~13 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[16]~13 .lut_mask = 64'h0AAA0AAAAAAAAAAA;
defparam \memToRegMux|memToRegOutput[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N36
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[2]~3 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[2]~3_combout  = ( \instruction[8]~input_o  & ( (\control|in2Mux~combout ) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ) ) ) # ( !\instruction[8]~input_o  & ( (\regmem|regMemory_rtl_1|auto_generated|ram_block1a2  & 
// !\control|in2Mux~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\instruction[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[2]~3 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[2]~3 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn2|ulaIn2MuxOut[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N0
cyclonev_lcell_comb \ula|ShiftRight0~30 (
// Equation(s):
// \ula|ShiftRight0~30_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [17]),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(!\ulaIn1|ulaIn1MuxOut [15]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~30 .extended_lut = "off";
defparam \ula|ShiftRight0~30 .lut_mask = 64'h00FF555533330F0F;
defparam \ula|ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N0
cyclonev_lcell_comb \ula|ShiftRight1~18 (
// Equation(s):
// \ula|ShiftRight1~18_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~31_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ula|ShiftRight0~32_combout  
// & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~30_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~33_combout ))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftRight0~32_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftRight0~31_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~30_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~33_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftRight0~31_combout ),
	.datac(!\ula|ShiftRight0~30_combout ),
	.datad(!\ula|ShiftRight0~33_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.dataf(!\ula|ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~18 .extended_lut = "off";
defparam \ula|ShiftRight1~18 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \ula|ShiftRight1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N30
cyclonev_lcell_comb \ula|ShiftRight1~17 (
// Equation(s):
// \ula|ShiftRight1~17_combout  = ( \ula|ShiftRight0~11_combout  & ( (\ula|ShiftRight1~4_combout  & \ulaIn2|ulaIn2MuxOut[4]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftRight1~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~17 .extended_lut = "off";
defparam \ula|ShiftRight1~17 .lut_mask = 64'h00000000000F000F;
defparam \ula|ShiftRight1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N6
cyclonev_lcell_comb \ula|Add0~76 (
// Equation(s):
// \ula|Add0~76_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftRight1~17_combout  & ( (!\control|aluOp [1] & ((!\ula|ShiftLeft0~6_combout ))) # (\control|aluOp [1] & (\ula|Add0~73_sumout )) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( 
// \ula|ShiftRight1~17_combout  & ( (!\control|aluOp [1] & ((!\ula|ShiftLeft0~6_combout ))) # (\control|aluOp [1] & (\ula|Add0~73_sumout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftRight1~17_combout  & ( (\ula|Add0~73_sumout  & 
// \control|aluOp [1]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftRight1~17_combout  & ( (!\control|aluOp [1] & (\ula|ShiftRight1~18_combout  & ((!\ula|ShiftLeft0~6_combout )))) # (\control|aluOp [1] & (((\ula|Add0~73_sumout )))) ) ) )

	.dataa(!\ula|ShiftRight1~18_combout ),
	.datab(!\ula|Add0~73_sumout ),
	.datac(!\ula|ShiftLeft0~6_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftRight1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~76 .extended_lut = "off";
defparam \ula|Add0~76 .lut_mask = 64'h50330033F033F033;
defparam \ula|Add0~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \ula|Mux31~7 (
// Equation(s):
// \ula|Mux31~7_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a15  & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [15] & !\control|in2Mux~combout )) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [15] $ 
// (\control|in2Mux~combout ))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [15] & \control|in2Mux~combout ))))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a15  & ( (!\control|aluOp [1] & (\control|aluOp [0] & 
// \ulaIn1|ulaIn1MuxOut [15])) # (\control|aluOp [1] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [15]))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~7 .extended_lut = "off";
defparam \ula|Mux31~7 .lut_mask = 64'h161616166A166A16;
defparam \ula|Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N57
cyclonev_lcell_comb \ula|Mux31~4 (
// Equation(s):
// \ula|Mux31~4_combout  = (!\control|aluOp [1] & !\control|aluOp [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~4 .extended_lut = "off";
defparam \ula|Mux31~4 .lut_mask = 64'hF000F000F000F000;
defparam \ula|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N18
cyclonev_lcell_comb \ula|Mux31~6 (
// Equation(s):
// \ula|Mux31~6_combout  = ( \ula|LessThan0~39_combout  & ( \ula|Mux31~4_combout  ) ) # ( !\ula|LessThan0~39_combout  & ( (\ula|Mux31~4_combout  & ((\ula|LessThan0~40_combout ) # (\ula|LessThan0~41_combout ))) ) )

	.dataa(gnd),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|LessThan0~40_combout ),
	.datad(!\ula|Mux31~4_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~6 .extended_lut = "off";
defparam \ula|Mux31~6 .lut_mask = 64'h003F003F00FF00FF;
defparam \ula|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N21
cyclonev_lcell_comb \ula|Add0~70 (
// Equation(s):
// \ula|Add0~70_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\ula|ShiftLeft0~6_combout  & ((\ula|ShiftRight1~18_combout ))) # (\ula|ShiftLeft0~6_combout  & 
// (\ulaIn1|ulaIn1MuxOut [31])) ) )

	.dataa(!\ula|ShiftLeft0~6_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|ShiftRight1~18_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~70 .extended_lut = "off";
defparam \ula|Add0~70 .lut_mask = 64'h05AF05AF0F0F0F0F;
defparam \ula|Add0~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N39
cyclonev_lcell_comb \ula|Add0~69 (
// Equation(s):
// \ula|Add0~69_combout  = ( \ula|ShiftRight1~17_combout  & ( (\ula|Add0~47_combout  & !\ula|ShiftLeft0~6_combout ) ) ) # ( !\ula|ShiftRight1~17_combout  & ( (\ula|Add0~47_combout  & (!\ula|ShiftLeft0~6_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & 
// \ula|ShiftRight1~18_combout ))) ) )

	.dataa(!\ula|Add0~47_combout ),
	.datab(!\ula|ShiftLeft0~6_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|ShiftRight1~18_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~69 .extended_lut = "off";
defparam \ula|Add0~69 .lut_mask = 64'h0040004044444444;
defparam \ula|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N54
cyclonev_lcell_comb \ula|Add0~71 (
// Equation(s):
// \ula|Add0~71_combout  = ( \ula|Add0~70_combout  & ( \ula|Add0~69_combout  ) ) # ( !\ula|Add0~70_combout  & ( \ula|Add0~69_combout  ) ) # ( \ula|Add0~70_combout  & ( !\ula|Add0~69_combout  & ( (!\control|aluOp [1] & (\ula|Mux14~0_combout  & 
// (\ula|ShiftLeft0~34_combout  & !\control|aluOp [0]))) # (\control|aluOp [1] & ((!\control|aluOp [0]) # ((\ula|Mux14~0_combout  & \ula|ShiftLeft0~34_combout )))) ) ) ) # ( !\ula|Add0~70_combout  & ( !\ula|Add0~69_combout  & ( (\ula|Mux14~0_combout  & 
// (\ula|ShiftLeft0~34_combout  & (!\control|aluOp [1] $ (\control|aluOp [0])))) ) ) )

	.dataa(!\ula|Mux14~0_combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\ula|ShiftLeft0~34_combout ),
	.datad(!\control|aluOp [0]),
	.datae(!\ula|Add0~70_combout ),
	.dataf(!\ula|Add0~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~71 .extended_lut = "off";
defparam \ula|Add0~71 .lut_mask = 64'h04013701FFFFFFFF;
defparam \ula|Add0~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N24
cyclonev_lcell_comb \memToRegMux|memToRegOutput[15]~29 (
// Equation(s):
// \memToRegMux|memToRegOutput[15]~29_combout  = ( !\control|aluOp [3] & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [2] & (((\ula|Add0~71_combout )))) # (\control|aluOp [2] & (\ula|Add0~76_combout )))) ) ) # ( \control|aluOp [3] & ( 
// (!\control|Decoder1~0_combout  & (((!\control|aluOp [2] & (\ula|Mux31~7_combout )) # (\control|aluOp [2] & ((\ula|Mux31~6_combout )))))) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\ula|Add0~76_combout ),
	.datac(!\ula|Mux31~7_combout ),
	.datad(!\control|aluOp [2]),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux31~6_combout ),
	.datag(!\ula|Add0~71_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[15]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[15]~29 .extended_lut = "on";
defparam \memToRegMux|memToRegOutput[15]~29 .lut_mask = 64'h0A220A000A220AAA;
defparam \memToRegMux|memToRegOutput[15]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N27
cyclonev_lcell_comb \ulaIn1|Mux14~0 (
// Equation(s):
// \ulaIn1|Mux14~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a14  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\instruction[14]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a14  & ( 
// (\instruction[14]~input_o  & ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(gnd),
	.datac(!\instruction[14]~input_o ),
	.datad(!\control|in1Mux [0]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux14~0 .extended_lut = "off";
defparam \ulaIn1|Mux14~0 .lut_mask = 64'h050F050FAF0FAF0F;
defparam \ulaIn1|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[14] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [14] = ( \ulaIn1|Mux14~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [14]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux14~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [14]) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux32~0_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[14] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[14] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \ulaIn1|ulaIn1MuxOut[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \ula|Mux28~2 (
// Equation(s):
// \ula|Mux28~2_combout  = ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1] & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\control|aluOp [2]) # (\control|aluOp [0])))) # 
// (\control|aluOp [1] & (((\control|aluOp [2])))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~2 .extended_lut = "off";
defparam \ula|Mux28~2 .lut_mask = 64'h150F150F000F000F;
defparam \ula|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \ula|Mux28~4 (
// Equation(s):
// \ula|Mux28~4_combout  = ( \control|aluOp [1] & ( (!\control|aluOp [2] & !\control|aluOp [0]) ) ) # ( !\control|aluOp [1] & ( (\control|aluOp [0]) # (\control|aluOp [2]) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [2]),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~4 .extended_lut = "off";
defparam \ula|Mux28~4 .lut_mask = 64'h33FF33FFCC00CC00;
defparam \ula|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \ula|Mux28~5 (
// Equation(s):
// \ula|Mux28~5_combout  = ( !\ula|ShiftLeft0~6_combout  & ( \ula|Mux28~4_combout  & ( ((!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 )) # (\control|in2Mux~combout  & ((!\instruction[10]~input_o )))) # 
// (\ula|Mux28~3_combout ) ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( !\ula|Mux28~4_combout  & ( \ula|Mux28~3_combout  ) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.datab(!\instruction[10]~input_o ),
	.datac(!\control|in2Mux~combout ),
	.datad(!\ula|Mux28~3_combout ),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~5 .extended_lut = "off";
defparam \ula|Mux28~5 .lut_mask = 64'h00FF0000ACFF0000;
defparam \ula|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N18
cyclonev_lcell_comb \ula|ShiftRight0~22 (
// Equation(s):
// \ula|ShiftRight0~22_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [17]),
	.datab(!\ulaIn1|ulaIn1MuxOut [14]),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\ulaIn1|ulaIn1MuxOut [16]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~22 .extended_lut = "off";
defparam \ula|ShiftRight0~22 .lut_mask = 64'h333300FF0F0F5555;
defparam \ula|ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \ula|Mux17~0 (
// Equation(s):
// \ula|Mux17~0_combout  = ( \ula|ShiftRight0~24_combout  & ( \ula|ShiftRight0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~25_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((\ula|ShiftRight0~23_combout )))) ) ) ) # ( !\ula|ShiftRight0~24_combout  & ( \ula|ShiftRight0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~25_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~23_combout ))))) ) ) ) # ( \ula|ShiftRight0~24_combout  & ( !\ula|ShiftRight0~22_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~25_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((\ula|ShiftRight0~23_combout ))))) ) ) ) # ( !\ula|ShiftRight0~24_combout  & ( !\ula|ShiftRight0~22_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~25_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~23_combout ))))) ) ) )

	.dataa(!\ula|ShiftRight0~25_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight0~23_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftRight0~24_combout ),
	.dataf(!\ula|ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~0 .extended_lut = "off";
defparam \ula|Mux17~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \ula|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N45
cyclonev_lcell_comb \ula|Mux28~1 (
// Equation(s):
// \ula|Mux28~1_combout  = ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp [0] & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\control|aluOp [1]))) # (\control|aluOp [0] & (\control|aluOp [1] & !\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) 
// # (\control|aluOp [2] & (((\control|aluOp [1])))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~1 .extended_lut = "off";
defparam \ula|Mux28~1 .lut_mask = 64'h8F0D8F0D00000000;
defparam \ula|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \ula|Mux28~0 (
// Equation(s):
// \ula|Mux28~0_combout  = ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [1] & ((!\control|aluOp [0]) # (\control|aluOp [2]))) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [0] $ 
// (\control|aluOp [1])))) # (\control|aluOp [2] & (\control|aluOp [0] & ((\control|aluOp [1])))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~0 .extended_lut = "off";
defparam \ula|Mux28~0 .lut_mask = 64'h8031803100DD00DD;
defparam \ula|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \ula|Mux17~1 (
// Equation(s):
// \ula|Mux17~1_combout  = ( \ula|ShiftLeft0~32_combout  & ( (!\ula|Mux28~1_combout  & (((\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux28~0_combout )))) # (\ula|Mux28~1_combout  & (((\ula|Mux28~0_combout )) # (\ula|ShiftRight0~39_combout ))) ) ) # ( 
// !\ula|ShiftLeft0~32_combout  & ( (!\ula|Mux28~1_combout  & (((\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux28~0_combout )))) # (\ula|Mux28~1_combout  & (\ula|ShiftRight0~39_combout  & ((!\ula|Mux28~0_combout )))) ) )

	.dataa(!\ula|Mux28~1_combout ),
	.datab(!\ula|ShiftRight0~39_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~1 .extended_lut = "off";
defparam \ula|Mux17~1 .lut_mask = 64'h110A110A115F115F;
defparam \ula|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N54
cyclonev_lcell_comb \ula|Mux17~2 (
// Equation(s):
// \ula|Mux17~2_combout  = ( \ula|ShiftRight1~16_combout  & ( \ula|Mux17~1_combout  & ( (!\ula|Mux28~2_combout  & (((!\ula|Mux28~5_combout ) # (\ula|Mux17~0_combout )))) # (\ula|Mux28~2_combout  & (((\ula|Mux28~5_combout )) # (\ula|Add0~66_sumout ))) ) ) ) # 
// ( !\ula|ShiftRight1~16_combout  & ( \ula|Mux17~1_combout  & ( (!\ula|Mux28~2_combout  & (((!\ula|Mux28~5_combout ) # (\ula|Mux17~0_combout )))) # (\ula|Mux28~2_combout  & (\ula|Add0~66_sumout  & (!\ula|Mux28~5_combout ))) ) ) ) # ( 
// \ula|ShiftRight1~16_combout  & ( !\ula|Mux17~1_combout  & ( (!\ula|Mux28~2_combout  & (((\ula|Mux28~5_combout  & \ula|Mux17~0_combout )))) # (\ula|Mux28~2_combout  & (((\ula|Mux28~5_combout )) # (\ula|Add0~66_sumout ))) ) ) ) # ( 
// !\ula|ShiftRight1~16_combout  & ( !\ula|Mux17~1_combout  & ( (!\ula|Mux28~2_combout  & (((\ula|Mux28~5_combout  & \ula|Mux17~0_combout )))) # (\ula|Mux28~2_combout  & (\ula|Add0~66_sumout  & (!\ula|Mux28~5_combout ))) ) ) )

	.dataa(!\ula|Add0~66_sumout ),
	.datab(!\ula|Mux28~2_combout ),
	.datac(!\ula|Mux28~5_combout ),
	.datad(!\ula|Mux17~0_combout ),
	.datae(!\ula|ShiftRight1~16_combout ),
	.dataf(!\ula|Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~2 .extended_lut = "off";
defparam \ula|Mux17~2 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \ula|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \ula|Mux17~3 (
// Equation(s):
// \ula|Mux17~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a14  & ( (!\control|in2Mux~combout  & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [14] & !\control|aluOp [0]))))) # (\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [14] & 
// (\control|aluOp [0] & \control|aluOp [1])) # (\ulaIn1|ulaIn1MuxOut [14] & (!\control|aluOp [0] $ (!\control|aluOp [1]))))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a14  & ( (!\ulaIn1|ulaIn1MuxOut [14] & (\control|aluOp [0] & 
// \control|aluOp [1])) # (\ulaIn1|ulaIn1MuxOut [14] & (!\control|aluOp [0] $ (!\control|aluOp [1]))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [14]),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~3 .extended_lut = "off";
defparam \ula|Mux17~3 .lut_mask = 64'h033C033C2B942B94;
defparam \ula|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N30
cyclonev_lcell_comb \ula|Mux17~4 (
// Equation(s):
// \ula|Mux17~4_combout  = ( \ula|LessThan0~40_combout  & ( \ula|LessThan0~39_combout  & ( (!\control|aluOp [2] & ((\ula|Mux17~3_combout ))) # (\control|aluOp [2] & (\ula|Mux31~4_combout )) ) ) ) # ( !\ula|LessThan0~40_combout  & ( \ula|LessThan0~39_combout  
// & ( (!\control|aluOp [2] & ((\ula|Mux17~3_combout ))) # (\control|aluOp [2] & (\ula|Mux31~4_combout )) ) ) ) # ( \ula|LessThan0~40_combout  & ( !\ula|LessThan0~39_combout  & ( (!\control|aluOp [2] & ((\ula|Mux17~3_combout ))) # (\control|aluOp [2] & 
// (\ula|Mux31~4_combout )) ) ) ) # ( !\ula|LessThan0~40_combout  & ( !\ula|LessThan0~39_combout  & ( (!\control|aluOp [2] & (((\ula|Mux17~3_combout )))) # (\control|aluOp [2] & (\ula|LessThan0~41_combout  & (\ula|Mux31~4_combout ))) ) ) )

	.dataa(!\ula|LessThan0~41_combout ),
	.datab(!\ula|Mux31~4_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\ula|Mux17~3_combout ),
	.datae(!\ula|LessThan0~40_combout ),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~4 .extended_lut = "off";
defparam \ula|Mux17~4 .lut_mask = 64'h01F103F303F303F3;
defparam \ula|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N42
cyclonev_lcell_comb \memToRegMux|memToRegOutput[14]~12 (
// Equation(s):
// \memToRegMux|memToRegOutput[14]~12_combout  = ( \ula|Mux17~4_combout  & ( (!\control|Decoder1~0_combout  & ((\control|aluOp [3]) # (\ula|Mux17~2_combout ))) ) ) # ( !\ula|Mux17~4_combout  & ( (\ula|Mux17~2_combout  & (!\control|aluOp [3] & 
// !\control|Decoder1~0_combout )) ) )

	.dataa(!\ula|Mux17~2_combout ),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(!\control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[14]~12 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[14]~12 .lut_mask = 64'h500050005F005F00;
defparam \memToRegMux|memToRegOutput[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \ulaIn1|Mux13~0 (
// Equation(s):
// \ulaIn1|Mux13~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a13  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\instruction[13]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a13  & ( 
// (\instruction[13]~input_o  & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\instruction[13]~input_o ),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux13~0 .extended_lut = "off";
defparam \ulaIn1|Mux13~0 .lut_mask = 64'h030F030FCF0FCF0F;
defparam \ulaIn1|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[13] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [13] = ( \ulaIn1|Mux13~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [13]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux13~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [13]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[13] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[13] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N33
cyclonev_lcell_comb \ula|Mux18~3 (
// Equation(s):
// \ula|Mux18~3_combout  = ( \ulaIn1|ulaIn1MuxOut [13] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (((\control|in2Mux~combout  & !\control|aluOp [0]))))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [13] & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ( (!\control|aluOp [2] & ((!\control|aluOp [1] & (!\control|in2Mux~combout  & \control|aluOp [0])) # (\control|aluOp [1] & (!\control|in2Mux~combout  $ (\control|aluOp [0]))))) ) ) ) # ( 
// \ulaIn1|ulaIn1MuxOut [13] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (!\control|aluOp [0]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [13] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a13  
// & ( (!\control|aluOp [2] & (\control|aluOp [1] & \control|aluOp [0])) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [1]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\control|aluOp [0]),
	.datae(!\ulaIn1|ulaIn1MuxOut [13]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~3 .extended_lut = "off";
defparam \ula|Mux18~3 .lut_mask = 64'h0022228820828288;
defparam \ula|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N54
cyclonev_lcell_comb \ula|ShiftRight1~15 (
// Equation(s):
// \ula|ShiftRight1~15_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ula|ShiftRight0~11_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ula|ShiftRight0~11_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [29]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [30])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [30]),
	.datab(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ula|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~15 .extended_lut = "off";
defparam \ula|ShiftRight1~15 .lut_mask = 64'h000000001D1D00CC;
defparam \ula|ShiftRight1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N48
cyclonev_lcell_comb \ula|ShiftRight0~14 (
// Equation(s):
// \ula|ShiftRight0~14_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [13]),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\ulaIn1|ulaIn1MuxOut [14]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~14 .extended_lut = "off";
defparam \ula|ShiftRight0~14 .lut_mask = 64'h55550F0F00FF3333;
defparam \ula|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N12
cyclonev_lcell_comb \ula|Mux18~0 (
// Equation(s):
// \ula|Mux18~0_combout  = ( \ula|ShiftRight0~15_combout  & ( \ula|ShiftRight0~16_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~14_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~17_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) ) # ( !\ula|ShiftRight0~15_combout  & ( \ula|ShiftRight0~16_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~14_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~17_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( \ula|ShiftRight0~15_combout  & ( !\ula|ShiftRight0~16_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((\ula|ShiftRight0~14_combout  & !\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftRight0~17_combout ))) ) ) ) # ( !\ula|ShiftRight0~15_combout  & ( 
// !\ula|ShiftRight0~16_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~14_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~17_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~17_combout ),
	.datab(!\ula|ShiftRight0~14_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftRight0~15_combout ),
	.dataf(!\ula|ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~0 .extended_lut = "off";
defparam \ula|Mux18~0 .lut_mask = 64'h3500350F35F035FF;
defparam \ula|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N45
cyclonev_lcell_comb \ula|Mux18~1 (
// Equation(s):
// \ula|Mux18~1_combout  = ( \ula|ShiftRight0~18_combout  & ( \ula|ShiftLeft0~30_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux28~1_combout  & ((\ula|Mux28~0_combout ) # (\ula|ShiftRight0~11_combout )))) # (\ulaIn1|ulaIn1MuxOut [31] & 
// (((\ula|Mux28~1_combout ) # (\ula|Mux28~0_combout )))) ) ) ) # ( !\ula|ShiftRight0~18_combout  & ( \ula|ShiftLeft0~30_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31] & (((\ula|Mux28~0_combout  & \ula|Mux28~1_combout )))) # (\ulaIn1|ulaIn1MuxOut [31] & 
// (((!\ula|ShiftRight0~11_combout  & \ula|Mux28~1_combout )) # (\ula|Mux28~0_combout ))) ) ) ) # ( \ula|ShiftRight0~18_combout  & ( !\ula|ShiftLeft0~30_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31] & (\ula|ShiftRight0~11_combout  & (!\ula|Mux28~0_combout  & 
// \ula|Mux28~1_combout ))) # (\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux28~0_combout  $ (!\ula|Mux28~1_combout )))) ) ) ) # ( !\ula|ShiftRight0~18_combout  & ( !\ula|ShiftLeft0~30_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux28~0_combout  & 
// (!\ula|ShiftRight0~11_combout  & \ula|Mux28~1_combout )) # (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout ))))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|ShiftRight0~11_combout ),
	.datac(!\ula|Mux28~0_combout ),
	.datad(!\ula|Mux28~1_combout ),
	.datae(!\ula|ShiftRight0~18_combout ),
	.dataf(!\ula|ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~1 .extended_lut = "off";
defparam \ula|Mux18~1 .lut_mask = 64'h05400570054F057F;
defparam \ula|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N30
cyclonev_lcell_comb \ula|Mux18~2 (
// Equation(s):
// \ula|Mux18~2_combout  = ( \ula|Mux28~5_combout  & ( \ula|Mux18~1_combout  & ( (!\ula|Mux28~2_combout  & ((\ula|Mux18~0_combout ))) # (\ula|Mux28~2_combout  & (\ula|ShiftRight1~15_combout )) ) ) ) # ( !\ula|Mux28~5_combout  & ( \ula|Mux18~1_combout  & ( 
// (!\ula|Mux28~2_combout ) # (\ula|Add0~62_sumout ) ) ) ) # ( \ula|Mux28~5_combout  & ( !\ula|Mux18~1_combout  & ( (!\ula|Mux28~2_combout  & ((\ula|Mux18~0_combout ))) # (\ula|Mux28~2_combout  & (\ula|ShiftRight1~15_combout )) ) ) ) # ( 
// !\ula|Mux28~5_combout  & ( !\ula|Mux18~1_combout  & ( (\ula|Add0~62_sumout  & \ula|Mux28~2_combout ) ) ) )

	.dataa(!\ula|Add0~62_sumout ),
	.datab(!\ula|ShiftRight1~15_combout ),
	.datac(!\ula|Mux18~0_combout ),
	.datad(!\ula|Mux28~2_combout ),
	.datae(!\ula|Mux28~5_combout ),
	.dataf(!\ula|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~2 .extended_lut = "off";
defparam \ula|Mux18~2 .lut_mask = 64'h00550F33FF550F33;
defparam \ula|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N0
cyclonev_lcell_comb \memToRegMux|memToRegOutput[13]~11 (
// Equation(s):
// \memToRegMux|memToRegOutput[13]~11_combout  = ( \ula|Mux18~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # ((\ula|Mux18~3_combout ) # (\ula|Mux30~4_combout )))) ) ) # ( !\ula|Mux18~2_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~0_combout  & ((\ula|Mux18~3_combout ) # (\ula|Mux30~4_combout )))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux30~4_combout ),
	.datad(!\ula|Mux18~3_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[13]~11 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[13]~11 .lut_mask = 64'h044404448CCC8CCC;
defparam \memToRegMux|memToRegOutput[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \ulaIn1|Mux12~0 (
// Equation(s):
// \ulaIn1|Mux12~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a12  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\instruction[12]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a12  & ( 
// (\instruction[12]~input_o  & ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(gnd),
	.datac(!\instruction[12]~input_o ),
	.datad(!\control|in1Mux [0]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux12~0 .extended_lut = "off";
defparam \ulaIn1|Mux12~0 .lut_mask = 64'h050F050FAF0FAF0F;
defparam \ulaIn1|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[12] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [12] = ( \ulaIn1|Mux12~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [12]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux12~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [12]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[12] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[12] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \ula|Mux19~3 (
// Equation(s):
// \ula|Mux19~3_combout  = ( !\control|aluOp [2] & ( \control|aluOp [1] & ( (!\ulaIn1|ulaIn1MuxOut [12] & (!\control|aluOp [0] $ (((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ) # (\control|in2Mux~combout ))))) # (\ulaIn1|ulaIn1MuxOut [12] & 
// (!\control|aluOp [0] & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ) # (\control|in2Mux~combout )))) ) ) ) # ( !\control|aluOp [2] & ( !\control|aluOp [1] & ( (!\ulaIn1|ulaIn1MuxOut [12] & (\control|aluOp [0] & (!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ))) # (\ulaIn1|ulaIn1MuxOut [12] & (((!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a12 )) # (\control|aluOp [0]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ),
	.datae(!\control|aluOp [2]),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~3 .extended_lut = "off";
defparam \ula|Mux19~3 .lut_mask = 64'h1171000066860000;
defparam \ula|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N42
cyclonev_lcell_comb \ula|Mux19~1 (
// Equation(s):
// \ula|Mux19~1_combout  = ( \ula|ShiftRight0~3_combout  & ( \ula|ShiftLeft0~28_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux28~1_combout  & ((\ula|Mux28~0_combout ) # (\ula|ShiftRight0~11_combout )))) # (\ulaIn1|ulaIn1MuxOut [31] & 
// (((\ula|Mux28~0_combout ) # (\ula|Mux28~1_combout )))) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( \ula|ShiftLeft0~28_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31] & (((\ula|Mux28~1_combout  & \ula|Mux28~0_combout )))) # (\ulaIn1|ulaIn1MuxOut [31] & 
// (((!\ula|ShiftRight0~11_combout  & \ula|Mux28~1_combout )) # (\ula|Mux28~0_combout ))) ) ) ) # ( \ula|ShiftRight0~3_combout  & ( !\ula|ShiftLeft0~28_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31] & (\ula|ShiftRight0~11_combout  & (\ula|Mux28~1_combout  & 
// !\ula|Mux28~0_combout ))) # (\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux28~1_combout  $ (!\ula|Mux28~0_combout )))) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( !\ula|ShiftLeft0~28_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux28~1_combout  & 
// ((\ula|Mux28~0_combout ))) # (\ula|Mux28~1_combout  & (!\ula|ShiftRight0~11_combout  & !\ula|Mux28~0_combout )))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|ShiftRight0~11_combout ),
	.datac(!\ula|Mux28~1_combout ),
	.datad(!\ula|Mux28~0_combout ),
	.datae(!\ula|ShiftRight0~3_combout ),
	.dataf(!\ula|ShiftLeft0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~1 .extended_lut = "off";
defparam \ula|Mux19~1 .lut_mask = 64'h04500750045F075F;
defparam \ula|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N24
cyclonev_lcell_comb \ula|ShiftRight0~9 (
// Equation(s):
// \ula|ShiftRight0~9_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [15]),
	.datab(!\ulaIn1|ulaIn1MuxOut [14]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\ulaIn1|ulaIn1MuxOut [13]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~9 .extended_lut = "off";
defparam \ula|ShiftRight0~9 .lut_mask = 64'h0F0F333300FF5555;
defparam \ula|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \ula|Mux19~0 (
// Equation(s):
// \ula|Mux19~0_combout  = ( \ula|ShiftRight0~9_combout  & ( \ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftRight0~4_combout ))) ) ) ) # ( !\ula|ShiftRight0~9_combout  & ( \ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~4_combout )))) ) ) ) # ( \ula|ShiftRight0~9_combout  & ( !\ula|ShiftRight0~0_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftRight0~4_combout )))) ) ) ) # ( !\ula|ShiftRight0~9_combout  & ( !\ula|ShiftRight0~0_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~1_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~4_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~4_combout ),
	.datad(!\ula|ShiftRight0~1_combout ),
	.datae(!\ula|ShiftRight0~9_combout ),
	.dataf(!\ula|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~0 .extended_lut = "off";
defparam \ula|Mux19~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \ula|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N0
cyclonev_lcell_comb \ula|Mux19~2 (
// Equation(s):
// \ula|Mux19~2_combout  = ( \ula|Mux19~1_combout  & ( \ula|Mux19~0_combout  & ( (!\ula|Mux28~2_combout ) # ((!\ula|Mux28~5_combout  & ((\ula|Add0~58_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~14_combout ))) ) ) ) # ( !\ula|Mux19~1_combout  & ( 
// \ula|Mux19~0_combout  & ( (!\ula|Mux28~2_combout  & (((\ula|Mux28~5_combout )))) # (\ula|Mux28~2_combout  & ((!\ula|Mux28~5_combout  & ((\ula|Add0~58_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~14_combout )))) ) ) ) # ( \ula|Mux19~1_combout  & 
// ( !\ula|Mux19~0_combout  & ( (!\ula|Mux28~2_combout  & (((!\ula|Mux28~5_combout )))) # (\ula|Mux28~2_combout  & ((!\ula|Mux28~5_combout  & ((\ula|Add0~58_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~14_combout )))) ) ) ) # ( 
// !\ula|Mux19~1_combout  & ( !\ula|Mux19~0_combout  & ( (\ula|Mux28~2_combout  & ((!\ula|Mux28~5_combout  & ((\ula|Add0~58_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~14_combout )))) ) ) )

	.dataa(!\ula|ShiftRight1~14_combout ),
	.datab(!\ula|Add0~58_sumout ),
	.datac(!\ula|Mux28~2_combout ),
	.datad(!\ula|Mux28~5_combout ),
	.datae(!\ula|Mux19~1_combout ),
	.dataf(!\ula|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~2 .extended_lut = "off";
defparam \ula|Mux19~2 .lut_mask = 64'h0305F30503F5F3F5;
defparam \ula|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N6
cyclonev_lcell_comb \memToRegMux|memToRegOutput[12]~10 (
// Equation(s):
// \memToRegMux|memToRegOutput[12]~10_combout  = ( \ula|Mux19~2_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [3]) # (\ula|Mux30~4_combout )) # (\ula|Mux19~3_combout ))) ) ) # ( !\ula|Mux19~2_combout  & ( (!\control|Decoder1~0_combout  & 
// (\control|aluOp [3] & ((\ula|Mux30~4_combout ) # (\ula|Mux19~3_combout )))) ) )

	.dataa(!\ula|Mux19~3_combout ),
	.datab(!\ula|Mux30~4_combout ),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[12]~10 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[12]~10 .lut_mask = 64'h00700070F070F070;
defparam \memToRegMux|memToRegOutput[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \ulaIn1|Mux11~0 (
// Equation(s):
// \ulaIn1|Mux11~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a11  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\instruction[11]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a11  & ( 
// (\instruction[11]~input_o  & ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [1]),
	.datac(!\control|in1Mux [0]),
	.datad(!\instruction[11]~input_o ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux11~0 .extended_lut = "off";
defparam \ulaIn1|Mux11~0 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \ulaIn1|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[11] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [11] = ( \ulaIn1|Mux11~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [11]) ) ) # ( !\ulaIn1|Mux11~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [11] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[11] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[11] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N12
cyclonev_lcell_comb \ula|ShiftRight1~11 (
// Equation(s):
// \ula|ShiftRight1~11_combout  = ( \ula|ShiftRight0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight1~4_combout )))) ) ) # ( !\ula|ShiftRight0~31_combout  
// & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftRight1~4_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftRight1~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~11 .extended_lut = "off";
defparam \ula|ShiftRight1~11 .lut_mask = 64'h0002000222022202;
defparam \ula|ShiftRight1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \ula|ShiftRight1~12 (
// Equation(s):
// \ula|ShiftRight1~12_combout  = ( \ula|ShiftRight0~32_combout  & ( \ula|ShiftRight0~33_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) ) # ( !\ula|ShiftRight0~32_combout  & ( \ula|ShiftRight0~33_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ulaIn2|ulaIn2MuxOut[3]~4_combout )) ) ) ) # ( \ula|ShiftRight0~32_combout  & ( !\ula|ShiftRight0~33_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ulaIn2|ulaIn2MuxOut[3]~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftRight0~32_combout ),
	.dataf(!\ula|ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~12 .extended_lut = "off";
defparam \ula|ShiftRight1~12 .lut_mask = 64'h0000003000C000F0;
defparam \ula|ShiftRight1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \ula|ShiftRight0~29 (
// Equation(s):
// \ula|ShiftRight0~29_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [13]),
	.datab(!\ulaIn1|ulaIn1MuxOut [12]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\ulaIn1|ulaIn1MuxOut [14]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~29 .extended_lut = "off";
defparam \ula|ShiftRight0~29 .lut_mask = 64'h0F0F3333555500FF;
defparam \ula|ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N15
cyclonev_lcell_comb \ula|ShiftRight1~13 (
// Equation(s):
// \ula|ShiftRight1~13_combout  = ( \ula|ShiftRight0~29_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~30_combout )))) ) ) # ( !\ula|ShiftRight0~29_combout 
//  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftRight0~30_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftRight0~30_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~13 .extended_lut = "off";
defparam \ula|ShiftRight1~13 .lut_mask = 64'h0008000888088808;
defparam \ula|ShiftRight1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N0
cyclonev_lcell_comb \ula|Add0~56 (
// Equation(s):
// \ula|Add0~56_combout  = ( \ula|ShiftRight1~12_combout  & ( \ula|ShiftRight1~13_combout  & ( (!\control|aluOp [1] & ((!\ula|ShiftLeft0~6_combout ))) # (\control|aluOp [1] & (\ula|Add0~53_sumout )) ) ) ) # ( !\ula|ShiftRight1~12_combout  & ( 
// \ula|ShiftRight1~13_combout  & ( (!\control|aluOp [1] & ((!\ula|ShiftLeft0~6_combout ))) # (\control|aluOp [1] & (\ula|Add0~53_sumout )) ) ) ) # ( \ula|ShiftRight1~12_combout  & ( !\ula|ShiftRight1~13_combout  & ( (!\control|aluOp [1] & 
// ((!\ula|ShiftLeft0~6_combout ))) # (\control|aluOp [1] & (\ula|Add0~53_sumout )) ) ) ) # ( !\ula|ShiftRight1~12_combout  & ( !\ula|ShiftRight1~13_combout  & ( (!\control|aluOp [1] & (((\ula|ShiftRight1~11_combout  & !\ula|ShiftLeft0~6_combout )))) # 
// (\control|aluOp [1] & (\ula|Add0~53_sumout )) ) ) )

	.dataa(!\ula|Add0~53_sumout ),
	.datab(!\ula|ShiftRight1~11_combout ),
	.datac(!\ula|ShiftLeft0~6_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ula|ShiftRight1~12_combout ),
	.dataf(!\ula|ShiftRight1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~56 .extended_lut = "off";
defparam \ula|Add0~56 .lut_mask = 64'h3055F055F055F055;
defparam \ula|Add0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N42
cyclonev_lcell_comb \ula|Mux31~5 (
// Equation(s):
// \ula|Mux31~5_combout  = ( \control|aluOp [0] & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [11] & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ) # (\control|in2Mux~combout ))))) ) ) # ( !\control|aluOp [0] & ( (!\ulaIn1|ulaIn1MuxOut [11] & 
// (!\control|in2Mux~combout  & (\control|aluOp [1] & \regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ))) # (\ulaIn1|ulaIn1MuxOut [11] & (!\control|aluOp [1] $ (((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ) # (\control|in2Mux~combout ))))) ) 
// )

	.dataa(!\ulaIn1|ulaIn1MuxOut [11]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\control|aluOp [1]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ),
	.datae(!\control|aluOp [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~5 .extended_lut = "off";
defparam \ula|Mux31~5 .lut_mask = 64'h05495AD205495AD2;
defparam \ula|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N36
cyclonev_lcell_comb \ula|Add0~48 (
// Equation(s):
// \ula|Add0~48_combout  = ( \ula|ShiftRight1~13_combout  & ( (\ula|Add0~47_combout  & !\ula|ShiftLeft0~6_combout ) ) ) # ( !\ula|ShiftRight1~13_combout  & ( (\ula|Add0~47_combout  & (!\ula|ShiftLeft0~6_combout  & ((\ula|ShiftRight1~11_combout ) # 
// (\ula|ShiftRight1~12_combout )))) ) )

	.dataa(!\ula|Add0~47_combout ),
	.datab(!\ula|ShiftLeft0~6_combout ),
	.datac(!\ula|ShiftRight1~12_combout ),
	.datad(!\ula|ShiftRight1~11_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~48 .extended_lut = "off";
defparam \ula|Add0~48 .lut_mask = 64'h0444044444444444;
defparam \ula|Add0~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \ula|Add0~49 (
// Equation(s):
// \ula|Add0~49_combout  = ( \ula|ShiftRight0~29_combout  & ( \ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~33_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftRight0~30_combout ))) ) ) ) # ( !\ula|ShiftRight0~29_combout  & ( \ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~33_combout  & 
// \ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftRight0~30_combout ))) ) ) ) # ( \ula|ShiftRight0~29_combout  & ( !\ula|ShiftRight0~32_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~33_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~30_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~29_combout  & ( !\ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~33_combout  & \ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~30_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~30_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight0~33_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftRight0~29_combout ),
	.dataf(!\ula|ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~49 .extended_lut = "off";
defparam \ula|Add0~49 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \ula|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \ula|Add0~50 (
// Equation(s):
// \ula|Add0~50_combout  = ( \ula|ShiftRight0~11_combout  & ( \ula|Add0~49_combout  & ( (!\ula|ShiftLeft0~6_combout  & (((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\ula|ShiftRight0~31_combout )))) # (\ula|ShiftLeft0~6_combout  & (\ulaIn1|ulaIn1MuxOut [31])) ) 
// ) ) # ( !\ula|ShiftRight0~11_combout  & ( \ula|Add0~49_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\ula|ShiftLeft0~6_combout )) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( \ula|ShiftRight0~11_combout  & ( !\ula|Add0~49_combout  & ( 
// (!\ula|ShiftLeft0~6_combout  & (((\ula|ShiftRight0~31_combout  & \ulaIn2|ulaIn2MuxOut[4]~0_combout )))) # (\ula|ShiftLeft0~6_combout  & (\ulaIn1|ulaIn1MuxOut [31])) ) ) ) # ( !\ula|ShiftRight0~11_combout  & ( !\ula|Add0~49_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [31] & ((\ula|ShiftLeft0~6_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|ShiftRight0~31_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(!\ula|ShiftRight0~11_combout ),
	.dataf(!\ula|Add0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~50 .extended_lut = "off";
defparam \ula|Add0~50 .lut_mask = 64'h05550355F555F355;
defparam \ula|Add0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N48
cyclonev_lcell_comb \ula|Add0~51 (
// Equation(s):
// \ula|Add0~51_combout  = ( \ula|Add0~48_combout  & ( \ula|Add0~50_combout  ) ) # ( !\ula|Add0~48_combout  & ( \ula|Add0~50_combout  & ( (!\control|aluOp [0] & (((\ula|Mux14~0_combout  & \ula|ShiftLeft0~26_combout )) # (\control|aluOp [1]))) # 
// (\control|aluOp [0] & (\ula|Mux14~0_combout  & (\ula|ShiftLeft0~26_combout  & \control|aluOp [1]))) ) ) ) # ( \ula|Add0~48_combout  & ( !\ula|Add0~50_combout  ) ) # ( !\ula|Add0~48_combout  & ( !\ula|Add0~50_combout  & ( (\ula|Mux14~0_combout  & 
// (\ula|ShiftLeft0~26_combout  & (!\control|aluOp [0] $ (\control|aluOp [1])))) ) ) )

	.dataa(!\ula|Mux14~0_combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ula|ShiftLeft0~26_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ula|Add0~48_combout ),
	.dataf(!\ula|Add0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~51 .extended_lut = "off";
defparam \ula|Add0~51 .lut_mask = 64'h0401FFFF04CDFFFF;
defparam \ula|Add0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N42
cyclonev_lcell_comb \memToRegMux|memToRegOutput[11]~33 (
// Equation(s):
// \memToRegMux|memToRegOutput[11]~33_combout  = ( !\control|aluOp [3] & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [2] & (((\ula|Add0~51_combout )))) # (\control|aluOp [2] & (\ula|Add0~56_combout )))) ) ) # ( \control|aluOp [3] & ( 
// ((!\control|Decoder1~0_combout  & ((!\control|aluOp [2] & (\ula|Mux31~5_combout )) # (\control|aluOp [2] & ((\ula|Mux31~6_combout )))))) ) )

	.dataa(!\ula|Add0~56_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux31~5_combout ),
	.datad(!\control|aluOp [2]),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux31~6_combout ),
	.datag(!\ula|Add0~51_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[11]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[11]~33 .extended_lut = "on";
defparam \memToRegMux|memToRegOutput[11]~33 .lut_mask = 64'h0C440C000C440CCC;
defparam \memToRegMux|memToRegOutput[11]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \ulaIn1|Mux10~0 (
// Equation(s):
// \ulaIn1|Mux10~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a10  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\instruction[10]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a10  & ( 
// (\instruction[10]~input_o  & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(gnd),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux10~0 .extended_lut = "off";
defparam \ulaIn1|Mux10~0 .lut_mask = 64'h05550555F555F555;
defparam \ulaIn1|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[10] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [10] = ( \ulaIn1|Mux10~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [10]) ) ) # ( !\ulaIn1|Mux10~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [10] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[10] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[10] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N51
cyclonev_lcell_comb \ula|Mux21~3 (
// Equation(s):
// \ula|Mux21~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a10  & ( (!\control|aluOp [0] & ((!\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [10] $ (!\control|aluOp [1]))) # (\control|in2Mux~combout  & (\ulaIn1|ulaIn1MuxOut [10] & 
// \control|aluOp [1])))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((\control|in2Mux~combout  & !\ulaIn1|ulaIn1MuxOut [10]))))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a10  & ( (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [10] & 
// \control|aluOp [1])) # (\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [10] $ (!\control|aluOp [1]))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~3 .extended_lut = "off";
defparam \ula|Mux21~3 .lut_mask = 64'h055A055A4D924D92;
defparam \ula|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N51
cyclonev_lcell_comb \ula|Mux22~10 (
// Equation(s):
// \ula|Mux22~10_combout  = ( \ula|Mux28~4_combout  & ( (!\ula|ShiftLeft0~6_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout )) ) )

	.dataa(!\ula|ShiftLeft0~6_combout ),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~10 .extended_lut = "off";
defparam \ula|Mux22~10 .lut_mask = 64'h00000000A000A000;
defparam \ula|Mux22~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N18
cyclonev_lcell_comb \ula|Mux21~6 (
// Equation(s):
// \ula|Mux21~6_combout  = ( \ula|Mux22~10_combout  & ( \ula|ShiftRight0~22_combout  ) ) # ( !\ula|Mux22~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~25_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((\ula|ShiftRight0~24_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftRight0~25_combout ),
	.datac(!\ula|ShiftRight0~24_combout ),
	.datad(!\ula|ShiftRight0~22_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~6 .extended_lut = "off";
defparam \ula|Mux21~6 .lut_mask = 64'h2727272700FF00FF;
defparam \ula|Mux21~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N42
cyclonev_lcell_comb \ula|Mux22~0 (
// Equation(s):
// \ula|Mux22~0_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [1] $ (\control|aluOp [0])))) # (\control|aluOp [2] & (\control|aluOp [1] & 
// ((\control|aluOp [0])))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1] & (!\control|aluOp [2] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\control|aluOp [0]))) # (\control|aluOp [1] & 
// (((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (!\control|aluOp [0])) # (\control|aluOp [2]))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [2]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [0]),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~0 .extended_lut = "off";
defparam \ula|Mux22~0 .lut_mask = 64'hD551805100000000;
defparam \ula|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N15
cyclonev_lcell_comb \ula|Mux22~3 (
// Equation(s):
// \ula|Mux22~3_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [0] & (!\control|aluOp [2] & \control|aluOp [1])) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ula|ShiftLeft0~6_combout  & ( 
// (!\control|aluOp [0] & (!\control|aluOp [2] & \control|aluOp [1])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((!\control|aluOp [0]) # (\control|aluOp 
// [1]))) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [0] & \control|aluOp [1])))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [2] & (!\control|aluOp 
// [0] $ (\control|aluOp [1])))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~3 .extended_lut = "off";
defparam \ula|Mux22~3 .lut_mask = 64'h802080E000C000C0;
defparam \ula|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \ula|ShiftRight0~21 (
// Equation(s):
// \ula|ShiftRight0~21_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~21 .extended_lut = "off";
defparam \ula|ShiftRight0~21 .lut_mask = 64'h00FF55550F0F3333;
defparam \ula|ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N51
cyclonev_lcell_comb \ula|Mux21~5 (
// Equation(s):
// \ula|Mux21~5_combout  = ( \ula|ShiftLeft0~24_combout  & ( \ula|ShiftRight0~21_combout  & ( ((\ula|Mux22~3_combout  & ((\ula|Mux22~0_combout ) # (\ulaIn1|ulaIn1MuxOut [31])))) # (\ula|Mux22~10_combout ) ) ) ) # ( !\ula|ShiftLeft0~24_combout  & ( 
// \ula|ShiftRight0~21_combout  & ( ((\ulaIn1|ulaIn1MuxOut [31] & (!\ula|Mux22~0_combout  & \ula|Mux22~3_combout ))) # (\ula|Mux22~10_combout ) ) ) ) # ( \ula|ShiftLeft0~24_combout  & ( !\ula|ShiftRight0~21_combout  & ( (!\ula|Mux22~10_combout  & 
// (\ula|Mux22~3_combout  & ((\ula|Mux22~0_combout ) # (\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( !\ula|ShiftLeft0~24_combout  & ( !\ula|ShiftRight0~21_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (!\ula|Mux22~10_combout  & (!\ula|Mux22~0_combout  & 
// \ula|Mux22~3_combout ))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|Mux22~10_combout ),
	.datac(!\ula|Mux22~0_combout ),
	.datad(!\ula|Mux22~3_combout ),
	.datae(!\ula|ShiftLeft0~24_combout ),
	.dataf(!\ula|ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~5 .extended_lut = "off";
defparam \ula|Mux21~5 .lut_mask = 64'h0040004C3373337F;
defparam \ula|Mux21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \ula|Mux22~5 (
// Equation(s):
// \ula|Mux22~5_combout  = ( \ula|ShiftLeft0~6_combout  & ( !\ula|Mux22~4_combout  ) ) # ( !\ula|ShiftLeft0~6_combout  & ( (!\ula|Mux22~4_combout  & ((!\ula|Mux28~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) 
// ) )

	.dataa(!\ula|Mux28~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|Mux22~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~5 .extended_lut = "off";
defparam \ula|Mux22~5 .lut_mask = 64'hF0E0F0E0F0F0F0F0;
defparam \ula|Mux22~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N0
cyclonev_lcell_comb \ula|Mux22~6 (
// Equation(s):
// \ula|Mux22~6_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & \control|aluOp 
// [1]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1] & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\control|aluOp [0]) # (\control|aluOp [2])))) # (\control|aluOp [1] & (\control|aluOp [2])) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( ((\control|aluOp [0] & !\control|aluOp [1])) # (\control|aluOp [2]) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~6 .extended_lut = "off";
defparam \ula|Mux22~6 .lut_mask = 64'h7575750505050505;
defparam \ula|Mux22~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N30
cyclonev_lcell_comb \ula|Mux21~1 (
// Equation(s):
// \ula|Mux21~1_combout  = ( \ula|Mux22~6_combout  & ( \ula|ShiftRight1~2_combout  & ( (!\ula|Mux22~5_combout  & (\ula|Add0~44_sumout )) # (\ula|Mux22~5_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~23_combout )))) ) ) ) # ( 
// \ula|Mux22~6_combout  & ( !\ula|ShiftRight1~2_combout  & ( (!\ula|Mux22~5_combout  & (\ula|Add0~44_sumout )) # (\ula|Mux22~5_combout  & (((\ula|ShiftRight0~23_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) )

	.dataa(!\ula|Add0~44_sumout ),
	.datab(!\ula|ShiftRight0~23_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|Mux22~5_combout ),
	.datae(!\ula|Mux22~6_combout ),
	.dataf(!\ula|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~1 .extended_lut = "off";
defparam \ula|Mux21~1 .lut_mask = 64'h000055300000553F;
defparam \ula|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N54
cyclonev_lcell_comb \ula|Mux22~8 (
// Equation(s):
// \ula|Mux22~8_combout  = ( !\ula|ShiftLeft0~6_combout  & ( !\control|aluOp [1] $ (((!\control|aluOp [0] & !\control|aluOp [2]))) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~8 .extended_lut = "off";
defparam \ula|Mux22~8 .lut_mask = 64'h3CF03CF000000000;
defparam \ula|Mux22~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N36
cyclonev_lcell_comb \ula|Mux22~9 (
// Equation(s):
// \ula|Mux22~9_combout  = ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|Mux22~8_combout  & ( (!\ula|Mux28~4_combout ) # (((\ula|ShiftLeft0~6_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|Mux22~8_combout  & ( (\ula|Mux28~4_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & !\ula|ShiftLeft0~6_combout ))) ) ) )

	.dataa(!\ula|Mux28~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|Mux22~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~9 .extended_lut = "off";
defparam \ula|Mux22~9 .lut_mask = 64'h04000000BFFF0000;
defparam \ula|Mux22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \ula|Mux22~1 (
// Equation(s):
// \ula|Mux22~1_combout  = ( !\control|aluOp [0] & ( (!\ula|ShiftLeft0~6_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\control|aluOp [2] & \control|aluOp [1]))) ) )

	.dataa(!\ula|ShiftLeft0~6_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~1 .extended_lut = "off";
defparam \ula|Mux22~1 .lut_mask = 64'h0080008000000000;
defparam \ula|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N21
cyclonev_lcell_comb \ula|Mux21~0 (
// Equation(s):
// \ula|Mux21~0_combout  = ( \ula|Mux22~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~23_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~26_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~23_combout ),
	.datad(!\ula|ShiftRight0~26_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~0 .extended_lut = "off";
defparam \ula|Mux21~0 .lut_mask = 64'h000000000A5F0A5F;
defparam \ula|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N24
cyclonev_lcell_comb \ula|Mux21~2 (
// Equation(s):
// \ula|Mux21~2_combout  = ( \ula|Mux22~9_combout  & ( \ula|Mux21~0_combout  & ( !\ula|Mux21~6_combout  ) ) ) # ( !\ula|Mux22~9_combout  & ( \ula|Mux21~0_combout  & ( (\ula|Mux22~10_combout  & !\ula|Mux21~5_combout ) ) ) ) # ( \ula|Mux22~9_combout  & ( 
// !\ula|Mux21~0_combout  & ( !\ula|Mux21~6_combout  ) ) ) # ( !\ula|Mux22~9_combout  & ( !\ula|Mux21~0_combout  & ( (!\ula|Mux21~5_combout  & ((!\ula|Mux21~1_combout ) # (\ula|Mux22~10_combout ))) ) ) )

	.dataa(!\ula|Mux21~6_combout ),
	.datab(!\ula|Mux22~10_combout ),
	.datac(!\ula|Mux21~5_combout ),
	.datad(!\ula|Mux21~1_combout ),
	.datae(!\ula|Mux22~9_combout ),
	.dataf(!\ula|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~2 .extended_lut = "off";
defparam \ula|Mux21~2 .lut_mask = 64'hF030AAAA3030AAAA;
defparam \ula|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N45
cyclonev_lcell_comb \memToRegMux|memToRegOutput[10]~9 (
// Equation(s):
// \memToRegMux|memToRegOutput[10]~9_combout  = ( \ula|Mux21~3_combout  & ( \ula|Mux21~2_combout  & ( (!\control|Decoder1~0_combout  & (\control|aluOp [3] & ((!\control|aluOp [2]) # (\ula|Mux30~4_combout )))) ) ) ) # ( !\ula|Mux21~3_combout  & ( 
// \ula|Mux21~2_combout  & ( (!\control|Decoder1~0_combout  & (\control|aluOp [3] & \ula|Mux30~4_combout )) ) ) ) # ( \ula|Mux21~3_combout  & ( !\ula|Mux21~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [2]) # ((!\control|aluOp [3]) # 
// (\ula|Mux30~4_combout )))) ) ) ) # ( !\ula|Mux21~3_combout  & ( !\ula|Mux21~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # (\ula|Mux30~4_combout ))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux30~4_combout ),
	.datae(!\ula|Mux21~3_combout ),
	.dataf(!\ula|Mux21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[10]~9 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[10]~9 .lut_mask = 64'hC0CCC8CC000C080C;
defparam \memToRegMux|memToRegOutput[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \ulaIn1|Mux9~0 (
// Equation(s):
// \ulaIn1|Mux9~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a9  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\instruction[9]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a9  & ( (\instruction[9]~input_o  & 
// ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [1]),
	.datac(!\control|in1Mux [0]),
	.datad(!\instruction[9]~input_o ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux9~0 .extended_lut = "off";
defparam \ulaIn1|Mux9~0 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \ulaIn1|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[9] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [9] = ( \ulaIn1|Mux9~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [9]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux9~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [9]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[9] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[9] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N48
cyclonev_lcell_comb \ula|Mux22~12 (
// Equation(s):
// \ula|Mux22~12_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a9  & ( (!\control|aluOp [0] & ((!\control|in2Mux~combout  & (!\control|aluOp [1] $ (!\ulaIn1|ulaIn1MuxOut [9]))) # (\control|in2Mux~combout  & (\control|aluOp [1] & 
// \ulaIn1|ulaIn1MuxOut [9])))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((\control|in2Mux~combout  & !\ulaIn1|ulaIn1MuxOut [9]))))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a9  & ( (!\control|aluOp [0] & (\control|aluOp [1] & 
// \ulaIn1|ulaIn1MuxOut [9])) # (\control|aluOp [0] & (!\control|aluOp [1] $ (!\ulaIn1|ulaIn1MuxOut [9]))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn1|ulaIn1MuxOut [9]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~12 .extended_lut = "off";
defparam \ula|Mux22~12 .lut_mask = 64'h055A055A49D249D2;
defparam \ula|Mux22~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \ula|Mux22~15 (
// Equation(s):
// \ula|Mux22~15_combout  = ( \ula|ShiftRight0~14_combout  & ( \ula|Mux22~10_combout  ) ) # ( \ula|ShiftRight0~14_combout  & ( !\ula|Mux22~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~17_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~16_combout )) ) ) ) # ( !\ula|ShiftRight0~14_combout  & ( !\ula|Mux22~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~17_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftRight0~16_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ula|ShiftRight0~16_combout ),
	.datac(!\ula|ShiftRight0~17_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftRight0~14_combout ),
	.dataf(!\ula|Mux22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~15 .extended_lut = "off";
defparam \ula|Mux22~15 .lut_mask = 64'h0F330F330000FFFF;
defparam \ula|Mux22~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N57
cyclonev_lcell_comb \ula|Mux22~2 (
// Equation(s):
// \ula|Mux22~2_combout  = ( \ula|Mux22~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~15_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~18_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~15_combout ),
	.datad(!\ula|ShiftRight0~18_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~2 .extended_lut = "off";
defparam \ula|Mux22~2 .lut_mask = 64'h000000000A5F0A5F;
defparam \ula|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N6
cyclonev_lcell_comb \ula|Mux22~7 (
// Equation(s):
// \ula|Mux22~7_combout  = ( \ula|Mux22~5_combout  & ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( (\ula|ShiftRight1~0_combout  & \ula|Mux22~6_combout ) ) ) ) # ( !\ula|Mux22~5_combout  & ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( (\ula|Add0~40_sumout  & 
// \ula|Mux22~6_combout ) ) ) ) # ( \ula|Mux22~5_combout  & ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( (\ula|Mux22~6_combout  & \ula|ShiftRight0~15_combout ) ) ) ) # ( !\ula|Mux22~5_combout  & ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( (\ula|Add0~40_sumout  & 
// \ula|Mux22~6_combout ) ) ) )

	.dataa(!\ula|Add0~40_sumout ),
	.datab(!\ula|ShiftRight1~0_combout ),
	.datac(!\ula|Mux22~6_combout ),
	.datad(!\ula|ShiftRight0~15_combout ),
	.datae(!\ula|Mux22~5_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~7 .extended_lut = "off";
defparam \ula|Mux22~7 .lut_mask = 64'h0505000F05050303;
defparam \ula|Mux22~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \ula|ShiftRight0~13 (
// Equation(s):
// \ula|ShiftRight0~13_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~13 .extended_lut = "off";
defparam \ula|ShiftRight0~13 .lut_mask = 64'h33330F0F00FF5555;
defparam \ula|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \ula|Mux22~14 (
// Equation(s):
// \ula|Mux22~14_combout  = ( \ula|ShiftLeft0~22_combout  & ( \ula|ShiftRight0~13_combout  & ( ((\ula|Mux22~3_combout  & ((\ula|Mux22~0_combout ) # (\ulaIn1|ulaIn1MuxOut [31])))) # (\ula|Mux22~10_combout ) ) ) ) # ( !\ula|ShiftLeft0~22_combout  & ( 
// \ula|ShiftRight0~13_combout  & ( ((\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux22~3_combout  & !\ula|Mux22~0_combout ))) # (\ula|Mux22~10_combout ) ) ) ) # ( \ula|ShiftLeft0~22_combout  & ( !\ula|ShiftRight0~13_combout  & ( (!\ula|Mux22~10_combout  & 
// (\ula|Mux22~3_combout  & ((\ula|Mux22~0_combout ) # (\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( !\ula|ShiftLeft0~22_combout  & ( !\ula|ShiftRight0~13_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (!\ula|Mux22~10_combout  & (\ula|Mux22~3_combout  & 
// !\ula|Mux22~0_combout ))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|Mux22~10_combout ),
	.datac(!\ula|Mux22~3_combout ),
	.datad(!\ula|Mux22~0_combout ),
	.datae(!\ula|ShiftLeft0~22_combout ),
	.dataf(!\ula|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~14 .extended_lut = "off";
defparam \ula|Mux22~14 .lut_mask = 64'h0400040C3733373F;
defparam \ula|Mux22~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N12
cyclonev_lcell_comb \ula|Mux22~11 (
// Equation(s):
// \ula|Mux22~11_combout  = ( \ula|Mux22~7_combout  & ( \ula|Mux22~14_combout  & ( (!\ula|Mux22~15_combout  & \ula|Mux22~9_combout ) ) ) ) # ( !\ula|Mux22~7_combout  & ( \ula|Mux22~14_combout  & ( (!\ula|Mux22~15_combout  & \ula|Mux22~9_combout ) ) ) ) # ( 
// \ula|Mux22~7_combout  & ( !\ula|Mux22~14_combout  & ( (!\ula|Mux22~9_combout  & ((\ula|Mux22~10_combout ))) # (\ula|Mux22~9_combout  & (!\ula|Mux22~15_combout )) ) ) ) # ( !\ula|Mux22~7_combout  & ( !\ula|Mux22~14_combout  & ( (!\ula|Mux22~9_combout  & 
// (((!\ula|Mux22~2_combout ) # (\ula|Mux22~10_combout )))) # (\ula|Mux22~9_combout  & (!\ula|Mux22~15_combout )) ) ) )

	.dataa(!\ula|Mux22~15_combout ),
	.datab(!\ula|Mux22~2_combout ),
	.datac(!\ula|Mux22~9_combout ),
	.datad(!\ula|Mux22~10_combout ),
	.datae(!\ula|Mux22~7_combout ),
	.dataf(!\ula|Mux22~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~11 .extended_lut = "off";
defparam \ula|Mux22~11 .lut_mask = 64'hCAFA0AFA0A0A0A0A;
defparam \ula|Mux22~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N42
cyclonev_lcell_comb \memToRegMux|memToRegOutput[9]~8 (
// Equation(s):
// \memToRegMux|memToRegOutput[9]~8_combout  = ( \ula|Mux22~12_combout  & ( \ula|Mux22~11_combout  & ( (!\control|Decoder1~0_combout  & (\control|aluOp [3] & ((!\control|aluOp [2]) # (\ula|Mux30~4_combout )))) ) ) ) # ( !\ula|Mux22~12_combout  & ( 
// \ula|Mux22~11_combout  & ( (!\control|Decoder1~0_combout  & (\ula|Mux30~4_combout  & \control|aluOp [3])) ) ) ) # ( \ula|Mux22~12_combout  & ( !\ula|Mux22~11_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [2]) # ((!\control|aluOp [3]) # 
// (\ula|Mux30~4_combout )))) ) ) ) # ( !\ula|Mux22~12_combout  & ( !\ula|Mux22~11_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # (\ula|Mux30~4_combout ))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux30~4_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux22~12_combout ),
	.dataf(!\ula|Mux22~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[9]~8 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[9]~8 .lut_mask = 64'hCC0CCC8C000C008C;
defparam \memToRegMux|memToRegOutput[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \ulaIn1|Mux8~0 (
// Equation(s):
// \ulaIn1|Mux8~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a8  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\instruction[8]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a8  & ( (\instruction[8]~input_o  & 
// ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\control|in1Mux [1]),
	.datad(!\instruction[8]~input_o ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux8~0 .extended_lut = "off";
defparam \ulaIn1|Mux8~0 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \ulaIn1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[8] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [8] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux8~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) )

	.dataa(!\ulaIn1|Mux8~0_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[8] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[8] .lut_mask = 64'h0F0F0F0F55555555;
defparam \ulaIn1|ulaIn1MuxOut[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N30
cyclonev_lcell_comb \ula|Mux23~3 (
// Equation(s):
// \ula|Mux23~3_combout  = ( \ulaIn1|ulaIn1MuxOut [8] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (((!\control|aluOp [0] & \control|in2Mux~combout ))))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [8] & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( (!\control|aluOp [2] & ((!\control|aluOp [1] & (\control|aluOp [0] & !\control|in2Mux~combout )) # (\control|aluOp [1] & (!\control|aluOp [0] $ (\control|in2Mux~combout ))))) ) ) ) # ( 
// \ulaIn1|ulaIn1MuxOut [8] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (!\control|aluOp [0]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [8] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( 
// (!\control|aluOp [2] & (\control|aluOp [1] & \control|aluOp [0])) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [1]),
	.datac(!\control|aluOp [0]),
	.datad(!\control|in2Mux~combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [8]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~3 .extended_lut = "off";
defparam \ula|Mux23~3 .lut_mask = 64'h0202282828028828;
defparam \ula|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \ula|ShiftRight0~8 (
// Equation(s):
// \ula|ShiftRight0~8_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [10]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ulaIn1|ulaIn1MuxOut [9]),
	.datad(!\ulaIn1|ulaIn1MuxOut [11]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~8 .extended_lut = "off";
defparam \ula|ShiftRight0~8 .lut_mask = 64'h33330F0F555500FF;
defparam \ula|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \ula|Mux23~0 (
// Equation(s):
// \ula|Mux23~0_combout  = ( \ula|ShiftRight0~9_combout  & ( \ula|ShiftRight0~8_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftRight0~0_combout ))) ) ) ) # ( !\ula|ShiftRight0~9_combout  & ( \ula|ShiftRight0~8_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~1_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~0_combout ))) ) ) ) # ( \ula|ShiftRight0~9_combout  & ( !\ula|ShiftRight0~8_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~1_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~0_combout )))) ) ) ) # ( !\ula|ShiftRight0~9_combout  & ( 
// !\ula|ShiftRight0~8_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~0_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~0_combout ),
	.datad(!\ula|ShiftRight0~1_combout ),
	.datae(!\ula|ShiftRight0~9_combout ),
	.dataf(!\ula|ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~0 .extended_lut = "off";
defparam \ula|Mux23~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \ula|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N12
cyclonev_lcell_comb \ula|ShiftRight1~10 (
// Equation(s):
// \ula|ShiftRight1~10_combout  = ( \ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~3_combout ))) ) ) # ( !\ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & (\ula|ShiftRight0~3_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~10 .extended_lut = "off";
defparam \ula|ShiftRight1~10 .lut_mask = 64'h000C000CCC0CCC0C;
defparam \ula|ShiftRight1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N24
cyclonev_lcell_comb \ula|Mux23~1 (
// Equation(s):
// \ula|Mux23~1_combout  = ( \ula|Mux28~0_combout  & ( \ula|ShiftRight1~10_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux28~1_combout  & ((\ula|ShiftLeft0~20_combout ))) ) ) ) # ( !\ula|Mux28~0_combout  & ( 
// \ula|ShiftRight1~10_combout  & ( \ula|Mux28~1_combout  ) ) ) # ( \ula|Mux28~0_combout  & ( !\ula|ShiftRight1~10_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux28~1_combout  & ((\ula|ShiftLeft0~20_combout ))) ) ) ) # ( 
// !\ula|Mux28~0_combout  & ( !\ula|ShiftRight1~10_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux28~1_combout  & \ulaIn2|ulaIn2MuxOut[3]~4_combout )) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|ShiftLeft0~20_combout ),
	.datac(!\ula|Mux28~1_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|Mux28~0_combout ),
	.dataf(!\ula|ShiftRight1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~1 .extended_lut = "off";
defparam \ula|Mux23~1 .lut_mask = 64'h000553530F0F5353;
defparam \ula|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \ula|Mux23~2 (
// Equation(s):
// \ula|Mux23~2_combout  = ( \ula|Add0~36_sumout  & ( \ula|Mux23~1_combout  & ( (!\ula|Mux28~5_combout ) # ((!\ula|Mux28~2_combout  & (\ula|Mux23~0_combout )) # (\ula|Mux28~2_combout  & ((\ula|ShiftRight1~10_combout )))) ) ) ) # ( !\ula|Add0~36_sumout  & ( 
// \ula|Mux23~1_combout  & ( (!\ula|Mux28~5_combout  & (((!\ula|Mux28~2_combout )))) # (\ula|Mux28~5_combout  & ((!\ula|Mux28~2_combout  & (\ula|Mux23~0_combout )) # (\ula|Mux28~2_combout  & ((\ula|ShiftRight1~10_combout ))))) ) ) ) # ( \ula|Add0~36_sumout  
// & ( !\ula|Mux23~1_combout  & ( (!\ula|Mux28~5_combout  & (((\ula|Mux28~2_combout )))) # (\ula|Mux28~5_combout  & ((!\ula|Mux28~2_combout  & (\ula|Mux23~0_combout )) # (\ula|Mux28~2_combout  & ((\ula|ShiftRight1~10_combout ))))) ) ) ) # ( 
// !\ula|Add0~36_sumout  & ( !\ula|Mux23~1_combout  & ( (\ula|Mux28~5_combout  & ((!\ula|Mux28~2_combout  & (\ula|Mux23~0_combout )) # (\ula|Mux28~2_combout  & ((\ula|ShiftRight1~10_combout ))))) ) ) )

	.dataa(!\ula|Mux23~0_combout ),
	.datab(!\ula|ShiftRight1~10_combout ),
	.datac(!\ula|Mux28~5_combout ),
	.datad(!\ula|Mux28~2_combout ),
	.datae(!\ula|Add0~36_sumout ),
	.dataf(!\ula|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~2 .extended_lut = "off";
defparam \ula|Mux23~2 .lut_mask = 64'h050305F3F503F5F3;
defparam \ula|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \memToRegMux|memToRegOutput[8]~7 (
// Equation(s):
// \memToRegMux|memToRegOutput[8]~7_combout  = ( \ula|Mux23~2_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [3]) # (\ula|Mux30~4_combout )) # (\ula|Mux23~3_combout ))) ) ) # ( !\ula|Mux23~2_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~0_combout  & ((\ula|Mux30~4_combout ) # (\ula|Mux23~3_combout )))) ) )

	.dataa(!\ula|Mux23~3_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[8]~7 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[8]~7 .lut_mask = 64'h10301030D0F0D0F0;
defparam \memToRegMux|memToRegOutput[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N57
cyclonev_lcell_comb \ula|Mux24~3 (
// Equation(s):
// \ula|Mux24~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a7  & ( \ulaIn1|ulaIn1MuxOut [7] & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (((!\control|aluOp [0] & \control|in2Mux~combout ))))) ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a7  & ( \ulaIn1|ulaIn1MuxOut [7] & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (!\control|aluOp [0]))) ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a7  & ( !\ulaIn1|ulaIn1MuxOut [7] & ( 
// (!\control|aluOp [2] & ((!\control|aluOp [1] & (\control|aluOp [0] & !\control|in2Mux~combout )) # (\control|aluOp [1] & (!\control|aluOp [0] $ (\control|in2Mux~combout ))))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a7  & ( 
// !\ulaIn1|ulaIn1MuxOut [7] & ( (\control|aluOp [1] & (!\control|aluOp [2] & \control|aluOp [0])) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [2]),
	.datac(!\control|aluOp [0]),
	.datad(!\control|in2Mux~combout ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~3 .extended_lut = "off";
defparam \ula|Mux24~3 .lut_mask = 64'h0404480448488848;
defparam \ula|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \ula|ShiftRight0~28 (
// Equation(s):
// \ula|ShiftRight0~28_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [9]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ulaIn1|ulaIn1MuxOut [7]),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~28 .extended_lut = "off";
defparam \ula|ShiftRight0~28 .lut_mask = 64'h0F0F5555333300FF;
defparam \ula|ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \ula|Mux24~0 (
// Equation(s):
// \ula|Mux24~0_combout  = ( \ula|ShiftRight0~30_combout  & ( \ula|ShiftRight0~33_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~29_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) ) # ( !\ula|ShiftRight0~30_combout  & ( \ula|ShiftRight0~33_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~28_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~29_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( \ula|ShiftRight0~30_combout  & ( !\ula|ShiftRight0~33_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~29_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( !\ula|ShiftRight0~30_combout  & ( !\ula|ShiftRight0~33_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~28_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~29_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~29_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~28_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftRight0~30_combout ),
	.dataf(!\ula|ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~0 .extended_lut = "off";
defparam \ula|Mux24~0 .lut_mask = 64'h0C443F440C773F77;
defparam \ula|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N51
cyclonev_lcell_comb \ula|ShiftLeft0~18 (
// Equation(s):
// \ula|ShiftLeft0~18_combout  = ( \ula|ShiftLeft0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~17_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftLeft0~17_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(gnd),
	.datad(!\ula|ShiftLeft0~17_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~18 .extended_lut = "off";
defparam \ula|ShiftLeft0~18 .lut_mask = 64'h0088008844CC44CC;
defparam \ula|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \ula|Mux24~1 (
// Equation(s):
// \ula|Mux24~1_combout  = ( \ula|ShiftRight0~38_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((\ula|Mux28~0_combout )))) # (\ula|Mux28~1_combout  & (((!\ula|Mux28~0_combout ) # (\ula|ShiftLeft0~18_combout )))) ) ) # ( 
// !\ula|ShiftRight0~38_combout  & ( (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux28~1_combout  & ((\ula|ShiftLeft0~18_combout ))))) ) )

	.dataa(!\ula|Mux28~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftLeft0~18_combout ),
	.datad(!\ula|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~1 .extended_lut = "off";
defparam \ula|Mux24~1 .lut_mask = 64'h0027002755275527;
defparam \ula|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N12
cyclonev_lcell_comb \ula|Mux24~2 (
// Equation(s):
// \ula|Mux24~2_combout  = ( \ula|Add0~32_sumout  & ( \ula|Mux24~1_combout  & ( (!\ula|Mux28~5_combout ) # ((!\ula|Mux28~2_combout  & ((\ula|Mux24~0_combout ))) # (\ula|Mux28~2_combout  & (\ula|ShiftRight1~9_combout ))) ) ) ) # ( !\ula|Add0~32_sumout  & ( 
// \ula|Mux24~1_combout  & ( (!\ula|Mux28~2_combout  & (((!\ula|Mux28~5_combout ) # (\ula|Mux24~0_combout )))) # (\ula|Mux28~2_combout  & (\ula|ShiftRight1~9_combout  & ((\ula|Mux28~5_combout )))) ) ) ) # ( \ula|Add0~32_sumout  & ( !\ula|Mux24~1_combout  & ( 
// (!\ula|Mux28~2_combout  & (((\ula|Mux24~0_combout  & \ula|Mux28~5_combout )))) # (\ula|Mux28~2_combout  & (((!\ula|Mux28~5_combout )) # (\ula|ShiftRight1~9_combout ))) ) ) ) # ( !\ula|Add0~32_sumout  & ( !\ula|Mux24~1_combout  & ( (\ula|Mux28~5_combout  & 
// ((!\ula|Mux28~2_combout  & ((\ula|Mux24~0_combout ))) # (\ula|Mux28~2_combout  & (\ula|ShiftRight1~9_combout )))) ) ) )

	.dataa(!\ula|ShiftRight1~9_combout ),
	.datab(!\ula|Mux28~2_combout ),
	.datac(!\ula|Mux24~0_combout ),
	.datad(!\ula|Mux28~5_combout ),
	.datae(!\ula|Add0~32_sumout ),
	.dataf(!\ula|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~2 .extended_lut = "off";
defparam \ula|Mux24~2 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \ula|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N42
cyclonev_lcell_comb \memToRegMux|memToRegOutput[7]~6 (
// Equation(s):
// \memToRegMux|memToRegOutput[7]~6_combout  = ( \ula|Mux24~3_combout  & ( \ula|Mux24~2_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux24~3_combout  & ( \ula|Mux24~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # 
// (\ula|Mux30~4_combout ))) ) ) ) # ( \ula|Mux24~3_combout  & ( !\ula|Mux24~2_combout  & ( (!\control|Decoder1~0_combout  & \control|aluOp [3]) ) ) ) # ( !\ula|Mux24~3_combout  & ( !\ula|Mux24~2_combout  & ( (\ula|Mux30~4_combout  & 
// (!\control|Decoder1~0_combout  & \control|aluOp [3])) ) ) )

	.dataa(!\ula|Mux30~4_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\control|aluOp [3]),
	.datad(gnd),
	.datae(!\ula|Mux24~3_combout ),
	.dataf(!\ula|Mux24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[7]~6 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[7]~6 .lut_mask = 64'h04040C0CC4C4CCCC;
defparam \memToRegMux|memToRegOutput[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \ulaIn1|Mux6~0 (
// Equation(s):
// \ulaIn1|Mux6~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a6  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\instruction[6]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a6  & ( (\instruction[6]~input_o  & 
// ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(gnd),
	.datac(!\control|in1Mux [0]),
	.datad(!\instruction[6]~input_o ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux6~0 .extended_lut = "off";
defparam \ulaIn1|Mux6~0 .lut_mask = 64'h005F005FA0FFA0FF;
defparam \ulaIn1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N51
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[6] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [6] = ( \ulaIn1|Mux6~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [6]) ) ) # ( !\ulaIn1|Mux6~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [6] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[6] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[6] .lut_mask = 64'h5500550055FF55FF;
defparam \ulaIn1|ulaIn1MuxOut[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \ula|Mux25~3 (
// Equation(s):
// \ula|Mux25~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & ( \control|aluOp [1] & ( (!\control|aluOp [2] & ((!\ulaIn1|ulaIn1MuxOut [6] & (!\control|in2Mux~combout  $ (\control|aluOp [0]))) # (\ulaIn1|ulaIn1MuxOut [6] & 
// (\control|in2Mux~combout  & !\control|aluOp [0])))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & ( \control|aluOp [1] & ( (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [6] $ (!\control|aluOp [0]))) ) ) ) # ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & ( !\control|aluOp [1] & ( (!\control|aluOp [2] & ((!\ulaIn1|ulaIn1MuxOut [6] & (!\control|in2Mux~combout  & \control|aluOp [0])) # (\ulaIn1|ulaIn1MuxOut [6] & ((!\control|in2Mux~combout ) # 
// (\control|aluOp [0]))))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & ( !\control|aluOp [1] & ( (\ulaIn1|ulaIn1MuxOut [6] & (\control|aluOp [0] & !\control|aluOp [2])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [2]),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~3 .extended_lut = "off";
defparam \ula|Mux25~3 .lut_mask = 64'h05004D005A009200;
defparam \ula|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \ula|ShiftRight0~20 (
// Equation(s):
// \ula|ShiftRight0~20_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [9]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ulaIn1|ulaIn1MuxOut [7]),
	.datad(!\ulaIn1|ulaIn1MuxOut [6]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~20 .extended_lut = "off";
defparam \ula|ShiftRight0~20 .lut_mask = 64'h00FF33330F0F5555;
defparam \ula|ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N36
cyclonev_lcell_comb \ula|Mux25~0 (
// Equation(s):
// \ula|Mux25~0_combout  = ( \ula|ShiftRight0~21_combout  & ( \ula|ShiftRight0~25_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~20_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~22_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ula|ShiftRight0~21_combout  & ( \ula|ShiftRight0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~20_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftRight0~22_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( \ula|ShiftRight0~21_combout  & ( !\ula|ShiftRight0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((\ula|ShiftRight0~20_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~22_combout ))) ) ) ) # ( !\ula|ShiftRight0~21_combout  & ( 
// !\ula|ShiftRight0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~20_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~22_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight0~22_combout ),
	.datad(!\ula|ShiftRight0~20_combout ),
	.datae(!\ula|ShiftRight0~21_combout ),
	.dataf(!\ula|ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~0 .extended_lut = "off";
defparam \ula|Mux25~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \ula|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \ula|ShiftLeft0~16 (
// Equation(s):
// \ula|ShiftLeft0~16_combout  = ( \ula|ShiftLeft0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~9_combout ))) ) ) # ( !\ula|ShiftLeft0~15_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftLeft0~9_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(gnd),
	.datad(!\ula|ShiftLeft0~9_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~16 .extended_lut = "off";
defparam \ula|ShiftLeft0~16 .lut_mask = 64'h0044004488CC88CC;
defparam \ula|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \ula|Mux25~1 (
// Equation(s):
// \ula|Mux25~1_combout  = ( \ula|ShiftRight0~37_combout  & ( (!\ula|Mux28~0_combout  & (((\ula|Mux28~1_combout )))) # (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux28~1_combout  & ((\ula|ShiftLeft0~16_combout 
// ))))) ) ) # ( !\ula|ShiftRight0~37_combout  & ( (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux28~1_combout  & ((\ula|ShiftLeft0~16_combout ))))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|ShiftLeft0~16_combout ),
	.datac(!\ula|Mux28~0_combout ),
	.datad(!\ula|Mux28~1_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~1 .extended_lut = "off";
defparam \ula|Mux25~1 .lut_mask = 64'h0503050305F305F3;
defparam \ula|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N18
cyclonev_lcell_comb \ula|Mux25~2 (
// Equation(s):
// \ula|Mux25~2_combout  = ( \ula|Mux25~1_combout  & ( \ula|Mux28~5_combout  & ( (!\ula|Mux28~2_combout  & (\ula|Mux25~0_combout )) # (\ula|Mux28~2_combout  & ((\ula|ShiftRight1~8_combout ))) ) ) ) # ( !\ula|Mux25~1_combout  & ( \ula|Mux28~5_combout  & ( 
// (!\ula|Mux28~2_combout  & (\ula|Mux25~0_combout )) # (\ula|Mux28~2_combout  & ((\ula|ShiftRight1~8_combout ))) ) ) ) # ( \ula|Mux25~1_combout  & ( !\ula|Mux28~5_combout  & ( (!\ula|Mux28~2_combout ) # (\ula|Add0~28_sumout ) ) ) ) # ( !\ula|Mux25~1_combout 
//  & ( !\ula|Mux28~5_combout  & ( (\ula|Add0~28_sumout  & \ula|Mux28~2_combout ) ) ) )

	.dataa(!\ula|Mux25~0_combout ),
	.datab(!\ula|Add0~28_sumout ),
	.datac(!\ula|ShiftRight1~8_combout ),
	.datad(!\ula|Mux28~2_combout ),
	.datae(!\ula|Mux25~1_combout ),
	.dataf(!\ula|Mux28~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~2 .extended_lut = "off";
defparam \ula|Mux25~2 .lut_mask = 64'h0033FF33550F550F;
defparam \ula|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \memToRegMux|memToRegOutput[6]~5 (
// Equation(s):
// \memToRegMux|memToRegOutput[6]~5_combout  = ( \ula|Mux25~2_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [3]) # (\ula|Mux25~3_combout )) # (\ula|Mux30~4_combout ))) ) ) # ( !\ula|Mux25~2_combout  & ( (!\control|Decoder1~0_combout  & 
// (\control|aluOp [3] & ((\ula|Mux25~3_combout ) # (\ula|Mux30~4_combout )))) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\ula|Mux30~4_combout ),
	.datac(!\ula|Mux25~3_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[6]~5 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[6]~5 .lut_mask = 64'h002A002AAA2AAA2A;
defparam \memToRegMux|memToRegOutput[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N54
cyclonev_lcell_comb \ulaIn1|Mux5~0 (
// Equation(s):
// \ulaIn1|Mux5~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a5  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\instruction[5]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a5  & ( (\instruction[5]~input_o  & 
// ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\control|in1Mux [1]),
	.datad(!\instruction[5]~input_o ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux5~0 .extended_lut = "off";
defparam \ulaIn1|Mux5~0 .lut_mask = 64'h005F005FA0FFA0FF;
defparam \ulaIn1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N21
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[5] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [5] = ( \ulaIn1|Mux5~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [5]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux5~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [5]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[5] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[5] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N51
cyclonev_lcell_comb \ula|Mux26~3 (
// Equation(s):
// \ula|Mux26~3_combout  = ( \ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [5] & !\control|aluOp [0]))))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( (!\control|aluOp [2] & 
// ((!\ulaIn1|ulaIn1MuxOut [5] & (\control|aluOp [0] & \control|aluOp [1])) # (\ulaIn1|ulaIn1MuxOut [5] & (!\control|aluOp [0] $ (!\control|aluOp [1]))))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [5]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~3 .extended_lut = "off";
defparam \ula|Mux26~3 .lut_mask = 64'h1600160078007800;
defparam \ula|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \ula|ShiftRight0~12 (
// Equation(s):
// \ula|ShiftRight0~12_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ulaIn1|ulaIn1MuxOut [7]),
	.datad(!\ulaIn1|ulaIn1MuxOut [5]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~12 .extended_lut = "off";
defparam \ula|ShiftRight0~12 .lut_mask = 64'h00FF0F0F55553333;
defparam \ula|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \ula|Mux26~0 (
// Equation(s):
// \ula|Mux26~0_combout  = ( \ula|ShiftRight0~13_combout  & ( \ula|ShiftRight0~17_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~12_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~14_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ula|ShiftRight0~13_combout  & ( \ula|ShiftRight0~17_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~12_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftRight0~14_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( \ula|ShiftRight0~13_combout  & ( !\ula|ShiftRight0~17_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftRight0~12_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftRight0~14_combout )))) ) ) ) # ( !\ula|ShiftRight0~13_combout  & ( 
// !\ula|ShiftRight0~17_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~12_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~14_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftRight0~12_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftRight0~14_combout ),
	.datae(!\ula|ShiftRight0~13_combout ),
	.dataf(!\ula|ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~0 .extended_lut = "off";
defparam \ula|Mux26~0 .lut_mask = 64'h20702A7A25752F7F;
defparam \ula|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N51
cyclonev_lcell_comb \ula|ShiftLeft0~14 (
// Equation(s):
// \ula|ShiftLeft0~14_combout  = ( \ula|ShiftLeft0~8_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~13_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) # ( !\ula|ShiftLeft0~8_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftLeft0~13_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftLeft0~13_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~14 .extended_lut = "off";
defparam \ula|ShiftLeft0~14 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \ula|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N36
cyclonev_lcell_comb \ula|Mux26~1 (
// Equation(s):
// \ula|Mux26~1_combout  = ( \ula|ShiftRight0~36_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((\ula|Mux28~0_combout )))) # (\ula|Mux28~1_combout  & (((!\ula|Mux28~0_combout ) # (\ula|ShiftLeft0~14_combout )))) ) ) # ( 
// !\ula|ShiftRight0~36_combout  & ( (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux28~1_combout  & ((\ula|ShiftLeft0~14_combout ))))) ) )

	.dataa(!\ula|Mux28~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftLeft0~14_combout ),
	.datad(!\ula|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~1 .extended_lut = "off";
defparam \ula|Mux26~1 .lut_mask = 64'h0027002755275527;
defparam \ula|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N36
cyclonev_lcell_comb \ula|Mux26~2 (
// Equation(s):
// \ula|Mux26~2_combout  = ( \ula|Mux28~5_combout  & ( \ula|Mux26~1_combout  & ( (!\ula|Mux28~2_combout  & (\ula|Mux26~0_combout )) # (\ula|Mux28~2_combout  & ((\ula|ShiftRight1~7_combout ))) ) ) ) # ( !\ula|Mux28~5_combout  & ( \ula|Mux26~1_combout  & ( 
// (!\ula|Mux28~2_combout ) # (\ula|Add0~24_sumout ) ) ) ) # ( \ula|Mux28~5_combout  & ( !\ula|Mux26~1_combout  & ( (!\ula|Mux28~2_combout  & (\ula|Mux26~0_combout )) # (\ula|Mux28~2_combout  & ((\ula|ShiftRight1~7_combout ))) ) ) ) # ( !\ula|Mux28~5_combout 
//  & ( !\ula|Mux26~1_combout  & ( (\ula|Add0~24_sumout  & \ula|Mux28~2_combout ) ) ) )

	.dataa(!\ula|Mux26~0_combout ),
	.datab(!\ula|Add0~24_sumout ),
	.datac(!\ula|ShiftRight1~7_combout ),
	.datad(!\ula|Mux28~2_combout ),
	.datae(!\ula|Mux28~5_combout ),
	.dataf(!\ula|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~2 .extended_lut = "off";
defparam \ula|Mux26~2 .lut_mask = 64'h0033550FFF33550F;
defparam \ula|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N54
cyclonev_lcell_comb \memToRegMux|memToRegOutput[5]~4 (
// Equation(s):
// \memToRegMux|memToRegOutput[5]~4_combout  = ( \ula|Mux26~2_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [3]) # (\ula|Mux26~3_combout )) # (\ula|Mux30~4_combout ))) ) ) # ( !\ula|Mux26~2_combout  & ( (!\control|Decoder1~0_combout  & 
// (\control|aluOp [3] & ((\ula|Mux26~3_combout ) # (\ula|Mux30~4_combout )))) ) )

	.dataa(!\ula|Mux30~4_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux26~3_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[5]~4 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[5]~4 .lut_mask = 64'h004C004CCC4CCC4C;
defparam \memToRegMux|memToRegOutput[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \ulaIn1|Mux4~0 (
// Equation(s):
// \ulaIn1|Mux4~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a4  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\instruction[4]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a4  & ( (\instruction[4]~input_o  & 
// ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) )

	.dataa(gnd),
	.datab(!\instruction[4]~input_o ),
	.datac(!\control|in1Mux [1]),
	.datad(!\control|in1Mux [0]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux4~0 .extended_lut = "off";
defparam \ulaIn1|Mux4~0 .lut_mask = 64'h03330333F333F333;
defparam \ulaIn1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[4] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [4] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux4~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux4~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [4]),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[4] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[4] .lut_mask = 64'h00FF333300FF3333;
defparam \ulaIn1|ulaIn1MuxOut[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N33
cyclonev_lcell_comb \ula|Mux27~3 (
// Equation(s):
// \ula|Mux27~3_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [4] & !\control|aluOp [0]))))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp 
// [1] & (\ulaIn1|ulaIn1MuxOut [4] & \control|aluOp [0])) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [4] $ (!\control|aluOp [0]))))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [2]),
	.datac(!\ulaIn1|ulaIn1MuxOut [4]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~3 .extended_lut = "off";
defparam \ula|Mux27~3 .lut_mask = 64'h0448044848884888;
defparam \ula|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \ula|ShiftRight0~7 (
// Equation(s):
// \ula|ShiftRight0~7_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [7]),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\ulaIn1|ulaIn1MuxOut [5]),
	.datad(!\ulaIn1|ulaIn1MuxOut [4]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~7 .extended_lut = "off";
defparam \ula|ShiftRight0~7 .lut_mask = 64'h00FF33330F0F5555;
defparam \ula|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N18
cyclonev_lcell_comb \ula|Mux27~0 (
// Equation(s):
// \ula|Mux27~0_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ula|ShiftRight0~1_combout  & ( (\ula|ShiftRight0~8_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ula|ShiftRight0~1_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~7_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~9_combout ))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( !\ula|ShiftRight0~1_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftRight0~8_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( !\ula|ShiftRight0~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~7_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~9_combout ))) ) ) )

	.dataa(!\ula|ShiftRight0~7_combout ),
	.datab(!\ula|ShiftRight0~9_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftRight0~8_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.dataf(!\ula|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~0 .extended_lut = "off";
defparam \ula|Mux27~0 .lut_mask = 64'h535300F053530FFF;
defparam \ula|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \ula|ShiftLeft0~12 (
// Equation(s):
// \ula|ShiftLeft0~12_combout  = ( \ula|ShiftLeft0~11_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~7_combout ))) ) ) # ( !\ula|ShiftLeft0~11_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftLeft0~7_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftLeft0~7_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~12 .extended_lut = "off";
defparam \ula|ShiftLeft0~12 .lut_mask = 64'h000A000AAA0AAA0A;
defparam \ula|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N30
cyclonev_lcell_comb \ula|Mux27~1 (
// Equation(s):
// \ula|Mux27~1_combout  = ( \ula|ShiftLeft0~12_combout  & ( \ula|ShiftRight0~35_combout  & ( ((\ula|Mux28~0_combout  & \ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux28~1_combout ) ) ) ) # ( !\ula|ShiftLeft0~12_combout  & ( \ula|ShiftRight0~35_combout  & ( 
// (!\ula|Mux28~0_combout  & ((\ula|Mux28~1_combout ))) # (\ula|Mux28~0_combout  & (\ulaIn1|ulaIn1MuxOut [31] & !\ula|Mux28~1_combout )) ) ) ) # ( \ula|ShiftLeft0~12_combout  & ( !\ula|ShiftRight0~35_combout  & ( (\ula|Mux28~0_combout  & 
// ((\ula|Mux28~1_combout ) # (\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( !\ula|ShiftLeft0~12_combout  & ( !\ula|ShiftRight0~35_combout  & ( (\ula|Mux28~0_combout  & (\ulaIn1|ulaIn1MuxOut [31] & !\ula|Mux28~1_combout )) ) ) )

	.dataa(!\ula|Mux28~0_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux28~1_combout ),
	.datad(gnd),
	.datae(!\ula|ShiftLeft0~12_combout ),
	.dataf(!\ula|ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~1 .extended_lut = "off";
defparam \ula|Mux27~1 .lut_mask = 64'h101015151A1A1F1F;
defparam \ula|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N12
cyclonev_lcell_comb \ula|Mux27~2 (
// Equation(s):
// \ula|Mux27~2_combout  = ( \ula|Mux27~0_combout  & ( \ula|Mux27~1_combout  & ( (!\ula|Mux28~2_combout ) # ((!\ula|Mux28~5_combout  & (\ula|Add0~20_sumout )) # (\ula|Mux28~5_combout  & ((\ula|ShiftRight1~6_combout )))) ) ) ) # ( !\ula|Mux27~0_combout  & ( 
// \ula|Mux27~1_combout  & ( (!\ula|Mux28~2_combout  & (((!\ula|Mux28~5_combout )))) # (\ula|Mux28~2_combout  & ((!\ula|Mux28~5_combout  & (\ula|Add0~20_sumout )) # (\ula|Mux28~5_combout  & ((\ula|ShiftRight1~6_combout ))))) ) ) ) # ( \ula|Mux27~0_combout  & 
// ( !\ula|Mux27~1_combout  & ( (!\ula|Mux28~2_combout  & (((\ula|Mux28~5_combout )))) # (\ula|Mux28~2_combout  & ((!\ula|Mux28~5_combout  & (\ula|Add0~20_sumout )) # (\ula|Mux28~5_combout  & ((\ula|ShiftRight1~6_combout ))))) ) ) ) # ( !\ula|Mux27~0_combout 
//  & ( !\ula|Mux27~1_combout  & ( (\ula|Mux28~2_combout  & ((!\ula|Mux28~5_combout  & (\ula|Add0~20_sumout )) # (\ula|Mux28~5_combout  & ((\ula|ShiftRight1~6_combout ))))) ) ) )

	.dataa(!\ula|Add0~20_sumout ),
	.datab(!\ula|ShiftRight1~6_combout ),
	.datac(!\ula|Mux28~2_combout ),
	.datad(!\ula|Mux28~5_combout ),
	.datae(!\ula|Mux27~0_combout ),
	.dataf(!\ula|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~2 .extended_lut = "off";
defparam \ula|Mux27~2 .lut_mask = 64'h050305F3F503F5F3;
defparam \ula|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N54
cyclonev_lcell_comb \memToRegMux|memToRegOutput[4]~3 (
// Equation(s):
// \memToRegMux|memToRegOutput[4]~3_combout  = ( \ula|Mux27~3_combout  & ( \ula|Mux27~2_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux27~3_combout  & ( \ula|Mux27~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # 
// (\ula|Mux30~4_combout ))) ) ) ) # ( \ula|Mux27~3_combout  & ( !\ula|Mux27~2_combout  & ( (!\control|Decoder1~0_combout  & \control|aluOp [3]) ) ) ) # ( !\ula|Mux27~3_combout  & ( !\ula|Mux27~2_combout  & ( (\ula|Mux30~4_combout  & 
// (!\control|Decoder1~0_combout  & \control|aluOp [3])) ) ) )

	.dataa(!\ula|Mux30~4_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\control|aluOp [3]),
	.datad(gnd),
	.datae(!\ula|Mux27~3_combout ),
	.dataf(!\ula|Mux27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[4]~3 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[4]~3 .lut_mask = 64'h04040C0CC4C4CCCC;
defparam \memToRegMux|memToRegOutput[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N45
cyclonev_lcell_comb \ulaIn1|Mux3~0 (
// Equation(s):
// \ulaIn1|Mux3~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a3  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\instruction[3]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a3  & ( (\instruction[3]~input_o  & 
// ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(gnd),
	.datac(!\instruction[3]~input_o ),
	.datad(!\control|in1Mux [0]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux3~0 .extended_lut = "off";
defparam \ulaIn1|Mux3~0 .lut_mask = 64'h050F050FAF0FAF0F;
defparam \ulaIn1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N18
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[3] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [3] = ( \ulaIn1|Mux3~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [3]) ) ) # ( !\ulaIn1|Mux3~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [3] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[3] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[3] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N9
cyclonev_lcell_comb \ula|Mux28~10 (
// Equation(s):
// \ula|Mux28~10_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (((!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [3]))))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( (!\control|aluOp [2] & 
// ((!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [3] & \control|aluOp [1])) # (\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [3] $ (!\control|aluOp [1]))))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~10 .extended_lut = "off";
defparam \ula|Mux28~10 .lut_mask = 64'h022802282A802A80;
defparam \ula|Mux28~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \ula|Mux28~6 (
// Equation(s):
// \ula|Mux28~6_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn1|ulaIn1MuxOut [6]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~6 .extended_lut = "off";
defparam \ula|Mux28~6 .lut_mask = 64'h0F0F3333555500FF;
defparam \ula|Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \ula|Mux28~7 (
// Equation(s):
// \ula|Mux28~7_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ula|Mux28~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~30_combout )) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ula|Mux28~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~29_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( !\ula|Mux28~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~30_combout )) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( !\ula|Mux28~6_combout  & ( (\ula|ShiftRight0~29_combout  & \ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) 
// )

	.dataa(!\ula|ShiftRight0~30_combout ),
	.datab(!\ula|ShiftRight0~28_combout ),
	.datac(!\ula|ShiftRight0~29_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.dataf(!\ula|Mux28~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~7 .extended_lut = "off";
defparam \ula|Mux28~7 .lut_mask = 64'h000F3355FF0F3355;
defparam \ula|Mux28~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N54
cyclonev_lcell_comb \ula|Mux28~8 (
// Equation(s):
// \ula|Mux28~8_combout  = ( \ulaIn1|ulaIn1MuxOut [31] & ( \ula|ShiftRight0~34_combout  & ( (!\ula|Mux28~1_combout  & (((\ula|Mux28~0_combout )))) # (\ula|Mux28~1_combout  & ((!\ula|Mux28~0_combout ) # ((\ula|ShiftRight0~11_combout  & 
// \ula|ShiftLeft0~10_combout )))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [31] & ( \ula|ShiftRight0~34_combout  & ( (\ula|Mux28~1_combout  & ((!\ula|Mux28~0_combout ) # ((\ula|ShiftRight0~11_combout  & \ula|ShiftLeft0~10_combout )))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut 
// [31] & ( !\ula|ShiftRight0~34_combout  & ( (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout ) # ((\ula|ShiftRight0~11_combout  & \ula|ShiftLeft0~10_combout )))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [31] & ( !\ula|ShiftRight0~34_combout  & ( 
// (\ula|ShiftRight0~11_combout  & (\ula|ShiftLeft0~10_combout  & (\ula|Mux28~1_combout  & \ula|Mux28~0_combout ))) ) ) )

	.dataa(!\ula|ShiftRight0~11_combout ),
	.datab(!\ula|ShiftLeft0~10_combout ),
	.datac(!\ula|Mux28~1_combout ),
	.datad(!\ula|Mux28~0_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [31]),
	.dataf(!\ula|ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~8 .extended_lut = "off";
defparam \ula|Mux28~8 .lut_mask = 64'h000100F10F010FF1;
defparam \ula|Mux28~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N24
cyclonev_lcell_comb \ula|Mux28~9 (
// Equation(s):
// \ula|Mux28~9_combout  = ( \ula|Mux28~5_combout  & ( \ula|Mux28~8_combout  & ( (!\ula|Mux28~2_combout  & (\ula|Mux28~7_combout )) # (\ula|Mux28~2_combout  & ((\ula|ShiftRight1~5_combout ))) ) ) ) # ( !\ula|Mux28~5_combout  & ( \ula|Mux28~8_combout  & ( 
// (!\ula|Mux28~2_combout ) # (\ula|Add0~16_sumout ) ) ) ) # ( \ula|Mux28~5_combout  & ( !\ula|Mux28~8_combout  & ( (!\ula|Mux28~2_combout  & (\ula|Mux28~7_combout )) # (\ula|Mux28~2_combout  & ((\ula|ShiftRight1~5_combout ))) ) ) ) # ( !\ula|Mux28~5_combout 
//  & ( !\ula|Mux28~8_combout  & ( (\ula|Add0~16_sumout  & \ula|Mux28~2_combout ) ) ) )

	.dataa(!\ula|Add0~16_sumout ),
	.datab(!\ula|Mux28~7_combout ),
	.datac(!\ula|ShiftRight1~5_combout ),
	.datad(!\ula|Mux28~2_combout ),
	.datae(!\ula|Mux28~5_combout ),
	.dataf(!\ula|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~9 .extended_lut = "off";
defparam \ula|Mux28~9 .lut_mask = 64'h0055330FFF55330F;
defparam \ula|Mux28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N57
cyclonev_lcell_comb \memToRegMux|memToRegOutput[3]~2 (
// Equation(s):
// \memToRegMux|memToRegOutput[3]~2_combout  = ( \ula|Mux28~9_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [3]) # (\ula|Mux28~10_combout )) # (\ula|Mux30~4_combout ))) ) ) # ( !\ula|Mux28~9_combout  & ( (!\control|Decoder1~0_combout  & 
// (\control|aluOp [3] & ((\ula|Mux28~10_combout ) # (\ula|Mux30~4_combout )))) ) )

	.dataa(!\ula|Mux30~4_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux28~10_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux28~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[3]~2 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[3]~2 .lut_mask = 64'h004C004CCC4CCC4C;
defparam \memToRegMux|memToRegOutput[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N45
cyclonev_lcell_comb \ulaIn1|Mux2~0 (
// Equation(s):
// \ulaIn1|Mux2~0_combout  = ( \control|in1Mux [0] & ( \instruction[2]~input_o  ) ) # ( !\control|in1Mux [0] & ( (!\control|in1Mux [1] & (\regmem|regMemory_rtl_0|auto_generated|ram_block1a2 )) # (\control|in1Mux [1] & ((\instruction[2]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux2~0 .extended_lut = "off";
defparam \ulaIn1|Mux2~0 .lut_mask = 64'h330F330F0F0F0F0F;
defparam \ulaIn1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N21
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[2] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [2] = ( \ulaIn1|ulaIn1MuxOut [2] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux2~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [2] & ( (\ulaIn1|Mux2~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux2~0_combout ),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[2] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[2] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ulaIn1|ulaIn1MuxOut[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N3
cyclonev_lcell_comb \ula|Mux29~4 (
// Equation(s):
// \ula|Mux29~4_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \control|aluOp [0] & ( (!\control|aluOp [2] & !\control|aluOp [1]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \control|aluOp [0] & ( (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [2] 
// $ (!\control|aluOp [1]))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( !\control|aluOp [0] & ( (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [2] $ (!\control|aluOp [1]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( !\control|aluOp [0] & ( 
// (!\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [2] & \control|aluOp [1])) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\ulaIn1|ulaIn1MuxOut [2]),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~4 .extended_lut = "off";
defparam \ula|Mux29~4 .lut_mask = 64'h020228282828A0A0;
defparam \ula|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \ula|Mux29~0 (
// Equation(s):
// \ula|Mux29~0_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [2]),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn1|ulaIn1MuxOut [4]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~0 .extended_lut = "off";
defparam \ula|Mux29~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \ula|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \ula|Mux29~1 (
// Equation(s):
// \ula|Mux29~1_combout  = ( \ula|ShiftRight0~21_combout  & ( \ula|Mux29~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~20_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((\ula|ShiftRight0~22_combout )))) ) ) ) # ( !\ula|ShiftRight0~21_combout  & ( \ula|Mux29~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~20_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~22_combout ))))) ) ) ) # ( \ula|ShiftRight0~21_combout  & ( !\ula|Mux29~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  
// & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~20_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~22_combout ))))) ) ) ) # ( 
// !\ula|ShiftRight0~21_combout  & ( !\ula|Mux29~0_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~20_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~22_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftRight0~20_combout ),
	.datac(!\ula|ShiftRight0~22_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftRight0~21_combout ),
	.dataf(!\ula|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~1 .extended_lut = "off";
defparam \ula|Mux29~1 .lut_mask = 64'h110511AFBB05BBAF;
defparam \ula|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N54
cyclonev_lcell_comb \ula|Mux29~2 (
// Equation(s):
// \ula|Mux29~2_combout  = ( \ula|Mux28~1_combout  & ( \ula|ShiftRight0~27_combout  & ( (!\ula|Mux28~0_combout ) # ((\ula|ShiftLeft0~9_combout  & \ula|ShiftRight0~11_combout )) ) ) ) # ( !\ula|Mux28~1_combout  & ( \ula|ShiftRight0~27_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux28~0_combout ) ) ) ) # ( \ula|Mux28~1_combout  & ( !\ula|ShiftRight0~27_combout  & ( (\ula|ShiftLeft0~9_combout  & (\ula|Mux28~0_combout  & \ula|ShiftRight0~11_combout )) ) ) ) # ( !\ula|Mux28~1_combout  & ( 
// !\ula|ShiftRight0~27_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux28~0_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|ShiftLeft0~9_combout ),
	.datac(!\ula|Mux28~0_combout ),
	.datad(!\ula|ShiftRight0~11_combout ),
	.datae(!\ula|Mux28~1_combout ),
	.dataf(!\ula|ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~2 .extended_lut = "off";
defparam \ula|Mux29~2 .lut_mask = 64'h050500030505F0F3;
defparam \ula|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \ula|Mux29~3 (
// Equation(s):
// \ula|Mux29~3_combout  = ( \ula|Mux29~2_combout  & ( \ula|ShiftRight1~3_combout  & ( (!\ula|Mux28~2_combout  & (((!\ula|Mux28~5_combout ) # (\ula|Mux29~1_combout )))) # (\ula|Mux28~2_combout  & (((\ula|Mux28~5_combout )) # (\ula|Add0~12_sumout ))) ) ) ) # 
// ( !\ula|Mux29~2_combout  & ( \ula|ShiftRight1~3_combout  & ( (!\ula|Mux28~2_combout  & (((\ula|Mux29~1_combout  & \ula|Mux28~5_combout )))) # (\ula|Mux28~2_combout  & (((\ula|Mux28~5_combout )) # (\ula|Add0~12_sumout ))) ) ) ) # ( \ula|Mux29~2_combout  & 
// ( !\ula|ShiftRight1~3_combout  & ( (!\ula|Mux28~2_combout  & (((!\ula|Mux28~5_combout ) # (\ula|Mux29~1_combout )))) # (\ula|Mux28~2_combout  & (\ula|Add0~12_sumout  & ((!\ula|Mux28~5_combout )))) ) ) ) # ( !\ula|Mux29~2_combout  & ( 
// !\ula|ShiftRight1~3_combout  & ( (!\ula|Mux28~2_combout  & (((\ula|Mux29~1_combout  & \ula|Mux28~5_combout )))) # (\ula|Mux28~2_combout  & (\ula|Add0~12_sumout  & ((!\ula|Mux28~5_combout )))) ) ) )

	.dataa(!\ula|Mux28~2_combout ),
	.datab(!\ula|Add0~12_sumout ),
	.datac(!\ula|Mux29~1_combout ),
	.datad(!\ula|Mux28~5_combout ),
	.datae(!\ula|Mux29~2_combout ),
	.dataf(!\ula|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~3 .extended_lut = "off";
defparam \ula|Mux29~3 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \ula|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N3
cyclonev_lcell_comb \memToRegMux|memToRegOutput[2]~1 (
// Equation(s):
// \memToRegMux|memToRegOutput[2]~1_combout  = ( \ula|Mux29~3_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [3]) # (\ula|Mux30~4_combout )) # (\ula|Mux29~4_combout ))) ) ) # ( !\ula|Mux29~3_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~0_combout  & ((\ula|Mux30~4_combout ) # (\ula|Mux29~4_combout )))) ) )

	.dataa(!\ula|Mux29~4_combout ),
	.datab(!\ula|Mux30~4_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[2]~1 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[2]~1 .lut_mask = 64'h07000700F700F700;
defparam \memToRegMux|memToRegOutput[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \ula|LessThan0~41 (
// Equation(s):
// \ula|LessThan0~41_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( (!\ulaIn1|ulaIn1MuxOut [31] & !\control|in2Mux~combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\control|in2Mux~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~41 .extended_lut = "off";
defparam \ula|LessThan0~41 .lut_mask = 64'h00000000C0C0C0C0;
defparam \ula|LessThan0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N36
cyclonev_lcell_comb \ula|Mux30~4 (
// Equation(s):
// \ula|Mux30~4_combout  = ( \ula|LessThan0~39_combout  & ( (\control|aluOp [2] & \ula|Mux31~4_combout ) ) ) # ( !\ula|LessThan0~39_combout  & ( (\control|aluOp [2] & (\ula|Mux31~4_combout  & ((\ula|LessThan0~41_combout ) # (\ula|LessThan0~40_combout )))) ) 
// )

	.dataa(!\ula|LessThan0~40_combout ),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\ula|Mux31~4_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~4 .extended_lut = "off";
defparam \ula|Mux30~4 .lut_mask = 64'h00070007000F000F;
defparam \ula|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N48
cyclonev_lcell_comb \ula|Mux30~5 (
// Equation(s):
// \ula|Mux30~5_combout  = ( \control|aluOp [1] & ( (!\control|aluOp [2] & ((!\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [1] $ (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ))) # (\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [1] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout 
// )))) ) ) # ( !\control|aluOp [1] & ( (!\control|aluOp [2] & ((!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [1] & \ulaIn2|ulaIn2MuxOut[1]~1_combout )) # (\control|aluOp [0] & ((\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [1]))))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [1]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~5 .extended_lut = "off";
defparam \ula|Mux30~5 .lut_mask = 64'h022A022A28802880;
defparam \ula|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N54
cyclonev_lcell_comb \ula|Mux30~0 (
// Equation(s):
// \ula|Mux30~0_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~0 .extended_lut = "off";
defparam \ula|Mux30~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \ula|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N42
cyclonev_lcell_comb \ula|Mux30~1 (
// Equation(s):
// \ula|Mux30~1_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ula|ShiftRight0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~12_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~14_combout )) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ula|ShiftRight0~13_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|Mux30~0_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( !\ula|ShiftRight0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & ((\ula|ShiftRight0~12_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~14_combout )) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( !\ula|ShiftRight0~13_combout  & ( (\ula|Mux30~0_combout  & !\ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) 
// ) )

	.dataa(!\ula|ShiftRight0~14_combout ),
	.datab(!\ula|ShiftRight0~12_combout ),
	.datac(!\ula|Mux30~0_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.dataf(!\ula|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~1 .extended_lut = "off";
defparam \ula|Mux30~1 .lut_mask = 64'h0F0033550FFF3355;
defparam \ula|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N0
cyclonev_lcell_comb \ula|Mux30~2 (
// Equation(s):
// \ula|Mux30~2_combout  = ( \ula|Mux28~1_combout  & ( \ula|ShiftRight0~19_combout  & ( (!\ula|Mux28~0_combout ) # ((\ula|ShiftRight0~11_combout  & \ula|ShiftLeft0~8_combout )) ) ) ) # ( !\ula|Mux28~1_combout  & ( \ula|ShiftRight0~19_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux28~0_combout ) ) ) ) # ( \ula|Mux28~1_combout  & ( !\ula|ShiftRight0~19_combout  & ( (\ula|ShiftRight0~11_combout  & (\ula|ShiftLeft0~8_combout  & \ula|Mux28~0_combout )) ) ) ) # ( !\ula|Mux28~1_combout  & ( 
// !\ula|ShiftRight0~19_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux28~0_combout ) ) ) )

	.dataa(!\ula|ShiftRight0~11_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftLeft0~8_combout ),
	.datad(!\ula|Mux28~0_combout ),
	.datae(!\ula|Mux28~1_combout ),
	.dataf(!\ula|ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~2 .extended_lut = "off";
defparam \ula|Mux30~2 .lut_mask = 64'h003300050033FF05;
defparam \ula|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N36
cyclonev_lcell_comb \ula|Mux30~3 (
// Equation(s):
// \ula|Mux30~3_combout  = ( \ula|Mux30~2_combout  & ( \ula|ShiftRight1~1_combout  & ( (!\ula|Mux28~2_combout  & (((!\ula|Mux28~5_combout )) # (\ula|Mux30~1_combout ))) # (\ula|Mux28~2_combout  & (((\ula|Add0~8_sumout ) # (\ula|Mux28~5_combout )))) ) ) ) # ( 
// !\ula|Mux30~2_combout  & ( \ula|ShiftRight1~1_combout  & ( (!\ula|Mux28~2_combout  & (\ula|Mux30~1_combout  & (\ula|Mux28~5_combout ))) # (\ula|Mux28~2_combout  & (((\ula|Add0~8_sumout ) # (\ula|Mux28~5_combout )))) ) ) ) # ( \ula|Mux30~2_combout  & ( 
// !\ula|ShiftRight1~1_combout  & ( (!\ula|Mux28~2_combout  & (((!\ula|Mux28~5_combout )) # (\ula|Mux30~1_combout ))) # (\ula|Mux28~2_combout  & (((!\ula|Mux28~5_combout  & \ula|Add0~8_sumout )))) ) ) ) # ( !\ula|Mux30~2_combout  & ( 
// !\ula|ShiftRight1~1_combout  & ( (!\ula|Mux28~2_combout  & (\ula|Mux30~1_combout  & (\ula|Mux28~5_combout ))) # (\ula|Mux28~2_combout  & (((!\ula|Mux28~5_combout  & \ula|Add0~8_sumout )))) ) ) )

	.dataa(!\ula|Mux28~2_combout ),
	.datab(!\ula|Mux30~1_combout ),
	.datac(!\ula|Mux28~5_combout ),
	.datad(!\ula|Add0~8_sumout ),
	.datae(!\ula|Mux30~2_combout ),
	.dataf(!\ula|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~3 .extended_lut = "off";
defparam \ula|Mux30~3 .lut_mask = 64'h0252A2F20757A7F7;
defparam \ula|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N15
cyclonev_lcell_comb \memToRegMux|memToRegOutput[1]~0 (
// Equation(s):
// \memToRegMux|memToRegOutput[1]~0_combout  = ( \ula|Mux30~3_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [3]) # (\ula|Mux30~5_combout )) # (\ula|Mux30~4_combout ))) ) ) # ( !\ula|Mux30~3_combout  & ( (!\control|Decoder1~0_combout  & 
// (\control|aluOp [3] & ((\ula|Mux30~5_combout ) # (\ula|Mux30~4_combout )))) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\ula|Mux30~4_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux30~5_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[1]~0 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[1]~0 .lut_mask = 64'h020A020AA2AAA2AA;
defparam \memToRegMux|memToRegOutput[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N48
cyclonev_lcell_comb \ulaIn1|Mux0~0 (
// Equation(s):
// \ulaIn1|Mux0~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\instruction[0]~input_o ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (\instruction[0]~input_o  & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\instruction[0]~input_o ),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux0~0 .extended_lut = "off";
defparam \ulaIn1|Mux0~0 .lut_mask = 64'h050F050FAF0FAF0F;
defparam \ulaIn1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N51
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[0] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [0] = ( \ulaIn1|ulaIn1MuxOut [0] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux0~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [0] & ( (\ulaIn1|Mux0~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux0~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[0] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[0] .lut_mask = 64'h00330033FF33FF33;
defparam \ulaIn1|ulaIn1MuxOut[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \ula|ShiftRight0~6 (
// Equation(s):
// \ula|ShiftRight0~6_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [0] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [2]),
	.datab(!\ulaIn1|ulaIn1MuxOut [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn1|ulaIn1MuxOut [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~6 .extended_lut = "off";
defparam \ula|ShiftRight0~6 .lut_mask = 64'h3333555500FF0F0F;
defparam \ula|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \ula|ShiftRight0~10 (
// Equation(s):
// \ula|ShiftRight0~10_combout  = ( \ula|ShiftRight0~7_combout  & ( \ula|ShiftRight0~9_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~6_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~8_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ula|ShiftRight0~7_combout  & ( \ula|ShiftRight0~9_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftRight0~6_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftRight0~8_combout ))) ) ) ) # ( \ula|ShiftRight0~7_combout  & ( !\ula|ShiftRight0~9_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~6_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~8_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( !\ula|ShiftRight0~7_combout  & ( 
// !\ula|ShiftRight0~9_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~6_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~8_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftRight0~8_combout ),
	.datac(!\ula|ShiftRight0~6_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftRight0~7_combout ),
	.dataf(!\ula|ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~10 .extended_lut = "off";
defparam \ula|ShiftRight0~10 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \ula|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N48
cyclonev_lcell_comb \ula|Add0~6 (
// Equation(s):
// \ula|Add0~6_combout  = ( \ula|ShiftRight0~5_combout  & ( \ula|ShiftRight0~10_combout  & ( (!\control|aluOp [1] & ((!\ula|ShiftLeft0~6_combout ))) # (\control|aluOp [1] & (\ula|Add0~3_sumout )) ) ) ) # ( !\ula|ShiftRight0~5_combout  & ( 
// \ula|ShiftRight0~10_combout  & ( (!\control|aluOp [1] & (((!\ula|ShiftLeft0~6_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) # (\control|aluOp [1] & (\ula|Add0~3_sumout )) ) ) ) # ( \ula|ShiftRight0~5_combout  & ( !\ula|ShiftRight0~10_combout  & ( 
// (!\control|aluOp [1] & (((!\ula|ShiftLeft0~6_combout  & \ulaIn2|ulaIn2MuxOut[4]~0_combout )))) # (\control|aluOp [1] & (\ula|Add0~3_sumout )) ) ) ) # ( !\ula|ShiftRight0~5_combout  & ( !\ula|ShiftRight0~10_combout  & ( (\ula|Add0~3_sumout  & 
// \control|aluOp [1]) ) ) )

	.dataa(!\ula|Add0~3_sumout ),
	.datab(!\ula|ShiftLeft0~6_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ula|ShiftRight0~5_combout ),
	.dataf(!\ula|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~6 .extended_lut = "off";
defparam \ula|Add0~6 .lut_mask = 64'h00550C55C055CC55;
defparam \ula|Add0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N21
cyclonev_lcell_comb \ula|Mux31~0 (
// Equation(s):
// \ula|Mux31~0_combout  = ( \control|aluOp [0] & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [0] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ))) ) ) # ( !\control|aluOp [0] & ( (!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [0] & 
// \ulaIn2|ulaIn2MuxOut[0]~2_combout )) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [0] $ (!\ulaIn2|ulaIn2MuxOut[0]~2_combout ))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~0 .extended_lut = "off";
defparam \ula|Mux31~0 .lut_mask = 64'h055A055A5AAA5AAA;
defparam \ula|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N33
cyclonev_lcell_comb \ula|Add0~0 (
// Equation(s):
// \ula|Add0~0_combout  = ( !\ula|ShiftLeft0~6_combout  & ( !\control|aluOp [0] $ (!\control|aluOp [1]) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~0 .extended_lut = "off";
defparam \ula|Add0~0 .lut_mask = 64'h3C3C3C3C00000000;
defparam \ula|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N30
cyclonev_lcell_comb \ula|Add0~145 (
// Equation(s):
// \ula|Add0~145_combout  = ( !\ula|ShiftLeft0~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftLeft0~7_combout  & (\ula|ShiftRight0~11_combout  & (!\control|aluOp [1] $ (\control|aluOp [0]))))) ) ) # ( \ula|ShiftLeft0~6_combout  & ( 
// ((\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [31] & (!\control|aluOp [0])))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\control|aluOp [0]),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftRight0~11_combout ),
	.datag(!\ula|ShiftLeft0~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~145 .extended_lut = "on";
defparam \ula|Add0~145 .lut_mask = 64'h0000030008020300;
defparam \ula|Add0~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N54
cyclonev_lcell_comb \ula|Add0~1 (
// Equation(s):
// \ula|Add0~1_combout  = ( \ula|ShiftRight0~5_combout  & ( \ula|ShiftRight0~10_combout  & ( (\ula|Add0~145_combout ) # (\ula|Add0~0_combout ) ) ) ) # ( !\ula|ShiftRight0~5_combout  & ( \ula|ShiftRight0~10_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & 
// \ula|Add0~0_combout )) # (\ula|Add0~145_combout ) ) ) ) # ( \ula|ShiftRight0~5_combout  & ( !\ula|ShiftRight0~10_combout  & ( ((\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|Add0~0_combout )) # (\ula|Add0~145_combout ) ) ) ) # ( !\ula|ShiftRight0~5_combout  & 
// ( !\ula|ShiftRight0~10_combout  & ( \ula|Add0~145_combout  ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(gnd),
	.datac(!\ula|Add0~0_combout ),
	.datad(!\ula|Add0~145_combout ),
	.datae(!\ula|ShiftRight0~5_combout ),
	.dataf(!\ula|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~1 .extended_lut = "off";
defparam \ula|Add0~1 .lut_mask = 64'h00FF05FF0AFF0FFF;
defparam \ula|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N0
cyclonev_lcell_comb \memToRegMux|memToRegOutput[0]~37 (
// Equation(s):
// \memToRegMux|memToRegOutput[0]~37_combout  = ( !\control|aluOp [3] & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [2] & (((\ula|Add0~1_combout )))) # (\control|aluOp [2] & (\ula|Add0~6_combout )))) ) ) # ( \control|aluOp [3] & ( 
// ((!\control|Decoder1~0_combout  & ((!\control|aluOp [2] & (\ula|Mux31~0_combout )) # (\control|aluOp [2] & ((\ula|Mux31~2_combout )))))) ) )

	.dataa(!\ula|Add0~6_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux31~0_combout ),
	.datad(!\control|aluOp [2]),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux31~2_combout ),
	.datag(!\ula|Add0~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[0]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[0]~37 .extended_lut = "on";
defparam \memToRegMux|memToRegOutput[0]~37 .lut_mask = 64'h0C440C000C440CCC;
defparam \memToRegMux|memToRegOutput[0]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N39
cyclonev_lcell_comb \ulaIn1|Mux31~0 (
// Equation(s):
// \ulaIn1|Mux31~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a31  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\instruction[15]~input_o ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a31  & ( (\control|in1Mux [0] 
// & (\instruction[15]~input_o  & !\control|in1Mux [1])) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\instruction[15]~input_o ),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux31~0 .extended_lut = "off";
defparam \ulaIn1|Mux31~0 .lut_mask = 64'h05000500AF00AF00;
defparam \ulaIn1|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[31] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [31] = ( \ulaIn1|Mux31~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [31]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux31~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[31] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[31] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \ula|LessThan0~37 (
// Equation(s):
// \ula|LessThan0~37_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( !\control|in2Mux~combout  $ (\ulaIn1|ulaIn1MuxOut [31]) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( \ulaIn1|ulaIn1MuxOut [31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~37 .extended_lut = "off";
defparam \ula|LessThan0~37 .lut_mask = 64'h00FF00FFF00FF00F;
defparam \ula|LessThan0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \ula|LessThan0~40 (
// Equation(s):
// \ula|LessThan0~40_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a29  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( (!\ula|LessThan0~37_combout  & (\control|in2Mux~combout  & ((\ulaIn1|ulaIn1MuxOut [29]) # 
// (\ulaIn1|ulaIn1MuxOut [30])))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a29  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( (!\ula|LessThan0~37_combout  & ((!\ulaIn1|ulaIn1MuxOut [30] & (\ulaIn1|ulaIn1MuxOut [29] & 
// \control|in2Mux~combout )) # (\ulaIn1|ulaIn1MuxOut [30] & ((\control|in2Mux~combout ) # (\ulaIn1|ulaIn1MuxOut [29]))))) ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a29  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( 
// (!\ula|LessThan0~37_combout  & (((\ulaIn1|ulaIn1MuxOut [29] & \control|in2Mux~combout )) # (\ulaIn1|ulaIn1MuxOut [30]))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a29  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( 
// (!\ula|LessThan0~37_combout  & ((\ulaIn1|ulaIn1MuxOut [29]) # (\ulaIn1|ulaIn1MuxOut [30]))) ) ) )

	.dataa(!\ula|LessThan0~37_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [30]),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\control|in2Mux~combout ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~40 .extended_lut = "off";
defparam \ula|LessThan0~40 .lut_mask = 64'h2A2A222A022A002A;
defparam \ula|LessThan0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N39
cyclonev_lcell_comb \ula|Mux31~1 (
// Equation(s):
// \ula|Mux31~1_combout  = ( \control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a31  
// & ( (!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( \control|in2Mux~combout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\control|in2Mux~combout  & ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [31]) ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(gnd),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~1 .extended_lut = "off";
defparam \ula|Mux31~1 .lut_mask = 64'h03030303C0C00303;
defparam \ula|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N18
cyclonev_lcell_comb \ula|Mux31~2 (
// Equation(s):
// \ula|Mux31~2_combout  = ( \ula|LessThan0~39_combout  & ( !\control|aluOp [1] ) ) # ( !\ula|LessThan0~39_combout  & ( (!\control|aluOp [1] & ((\ula|Mux31~1_combout ) # (\ula|LessThan0~40_combout ))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ula|LessThan0~40_combout ),
	.datac(!\ula|Mux31~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~2 .extended_lut = "off";
defparam \ula|Mux31~2 .lut_mask = 64'h2A2A2A2AAAAAAAAA;
defparam \ula|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N36
cyclonev_lcell_comb \ula|Mux31~3 (
// Equation(s):
// \ula|Mux31~3_combout  = ( \control|aluOp [3] & ( \ula|Mux31~0_combout  & ( (!\control|aluOp [2]) # (\ula|Mux31~2_combout ) ) ) ) # ( !\control|aluOp [3] & ( \ula|Mux31~0_combout  & ( (!\control|aluOp [2] & (\ula|Add0~1_combout )) # (\control|aluOp [2] & 
// ((\ula|Add0~6_combout ))) ) ) ) # ( \control|aluOp [3] & ( !\ula|Mux31~0_combout  & ( (\ula|Mux31~2_combout  & \control|aluOp [2]) ) ) ) # ( !\control|aluOp [3] & ( !\ula|Mux31~0_combout  & ( (!\control|aluOp [2] & (\ula|Add0~1_combout )) # 
// (\control|aluOp [2] & ((\ula|Add0~6_combout ))) ) ) )

	.dataa(!\ula|Mux31~2_combout ),
	.datab(!\ula|Add0~1_combout ),
	.datac(!\ula|Add0~6_combout ),
	.datad(!\control|aluOp [2]),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~3 .extended_lut = "off";
defparam \ula|Mux31~3 .lut_mask = 64'h330F0055330FFF55;
defparam \ula|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N0
cyclonev_lcell_comb \ula|Mux30~6 (
// Equation(s):
// \ula|Mux30~6_combout  = ( \ula|Mux30~3_combout  & ( ((!\control|aluOp [3]) # (\ula|Mux30~5_combout )) # (\ula|Mux30~4_combout ) ) ) # ( !\ula|Mux30~3_combout  & ( (\control|aluOp [3] & ((\ula|Mux30~5_combout ) # (\ula|Mux30~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\ula|Mux30~4_combout ),
	.datac(!\ula|Mux30~5_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~6 .extended_lut = "off";
defparam \ula|Mux30~6 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \ula|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N3
cyclonev_lcell_comb \ula|Mux29~5 (
// Equation(s):
// \ula|Mux29~5_combout  = ( \ula|Mux30~4_combout  & ( \ula|Mux29~3_combout  ) ) # ( !\ula|Mux30~4_combout  & ( \ula|Mux29~3_combout  & ( (!\control|aluOp [3]) # (\ula|Mux29~4_combout ) ) ) ) # ( \ula|Mux30~4_combout  & ( !\ula|Mux29~3_combout  & ( 
// \control|aluOp [3] ) ) ) # ( !\ula|Mux30~4_combout  & ( !\ula|Mux29~3_combout  & ( (\ula|Mux29~4_combout  & \control|aluOp [3]) ) ) )

	.dataa(!\ula|Mux29~4_combout ),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(gnd),
	.datae(!\ula|Mux30~4_combout ),
	.dataf(!\ula|Mux29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~5 .extended_lut = "off";
defparam \ula|Mux29~5 .lut_mask = 64'h05050F0FF5F5FFFF;
defparam \ula|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N48
cyclonev_lcell_comb \ula|Mux28~11 (
// Equation(s):
// \ula|Mux28~11_combout  = ( \ula|Mux28~9_combout  & ( \ula|Mux30~4_combout  ) ) # ( !\ula|Mux28~9_combout  & ( \ula|Mux30~4_combout  & ( \control|aluOp [3] ) ) ) # ( \ula|Mux28~9_combout  & ( !\ula|Mux30~4_combout  & ( (!\control|aluOp [3]) # 
// (\ula|Mux28~10_combout ) ) ) ) # ( !\ula|Mux28~9_combout  & ( !\ula|Mux30~4_combout  & ( (\control|aluOp [3] & \ula|Mux28~10_combout ) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux28~10_combout ),
	.datad(gnd),
	.datae(!\ula|Mux28~9_combout ),
	.dataf(!\ula|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~11 .extended_lut = "off";
defparam \ula|Mux28~11 .lut_mask = 64'h0505AFAF5555FFFF;
defparam \ula|Mux28~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N6
cyclonev_lcell_comb \ula|Mux27~4 (
// Equation(s):
// \ula|Mux27~4_combout  = ( \ula|Mux27~3_combout  & ( (\ula|Mux27~2_combout ) # (\control|aluOp [3]) ) ) # ( !\ula|Mux27~3_combout  & ( (!\control|aluOp [3] & (\ula|Mux27~2_combout )) # (\control|aluOp [3] & ((\ula|Mux30~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux27~2_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~4 .extended_lut = "off";
defparam \ula|Mux27~4 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \ula|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N51
cyclonev_lcell_comb \ula|Mux26~4 (
// Equation(s):
// \ula|Mux26~4_combout  = ( \ula|Mux26~2_combout  & ( (!\control|aluOp [3]) # ((\ula|Mux30~4_combout ) # (\ula|Mux26~3_combout )) ) ) # ( !\ula|Mux26~2_combout  & ( (\control|aluOp [3] & ((\ula|Mux30~4_combout ) # (\ula|Mux26~3_combout ))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux26~3_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(!\ula|Mux26~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~4 .extended_lut = "off";
defparam \ula|Mux26~4 .lut_mask = 64'h0555AFFF0555AFFF;
defparam \ula|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N9
cyclonev_lcell_comb \ula|Mux25~4 (
// Equation(s):
// \ula|Mux25~4_combout  = ( \control|aluOp [3] & ( (\ula|Mux25~3_combout ) # (\ula|Mux30~4_combout ) ) ) # ( !\control|aluOp [3] & ( \ula|Mux25~2_combout  ) )

	.dataa(gnd),
	.datab(!\ula|Mux30~4_combout ),
	.datac(!\ula|Mux25~2_combout ),
	.datad(!\ula|Mux25~3_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~4 .extended_lut = "off";
defparam \ula|Mux25~4 .lut_mask = 64'h0F0F0F0F33FF33FF;
defparam \ula|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \ula|Mux24~4 (
// Equation(s):
// \ula|Mux24~4_combout  = ( \ula|Mux24~2_combout  & ( \ula|Mux30~4_combout  ) ) # ( !\ula|Mux24~2_combout  & ( \ula|Mux30~4_combout  & ( \control|aluOp [3] ) ) ) # ( \ula|Mux24~2_combout  & ( !\ula|Mux30~4_combout  & ( (!\control|aluOp [3]) # 
// (\ula|Mux24~3_combout ) ) ) ) # ( !\ula|Mux24~2_combout  & ( !\ula|Mux30~4_combout  & ( (\control|aluOp [3] & \ula|Mux24~3_combout ) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux24~3_combout ),
	.datad(gnd),
	.datae(!\ula|Mux24~2_combout ),
	.dataf(!\ula|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~4 .extended_lut = "off";
defparam \ula|Mux24~4 .lut_mask = 64'h0505AFAF5555FFFF;
defparam \ula|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \ula|Mux23~4 (
// Equation(s):
// \ula|Mux23~4_combout  = ( \ula|Mux23~2_combout  & ( ((!\control|aluOp [3]) # (\ula|Mux30~4_combout )) # (\ula|Mux23~3_combout ) ) ) # ( !\ula|Mux23~2_combout  & ( (\control|aluOp [3] & ((\ula|Mux30~4_combout ) # (\ula|Mux23~3_combout ))) ) )

	.dataa(!\ula|Mux23~3_combout ),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~4 .extended_lut = "off";
defparam \ula|Mux23~4 .lut_mask = 64'h050F050FF5FFF5FF;
defparam \ula|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N9
cyclonev_lcell_comb \ula|Mux22~13 (
// Equation(s):
// \ula|Mux22~13_combout  = ( \ula|Mux22~12_combout  & ( (!\control|aluOp [3] & (((!\ula|Mux22~11_combout )))) # (\control|aluOp [3] & ((!\control|aluOp [2]) # ((\ula|Mux30~4_combout )))) ) ) # ( !\ula|Mux22~12_combout  & ( (!\control|aluOp [3] & 
// (!\ula|Mux22~11_combout )) # (\control|aluOp [3] & ((\ula|Mux30~4_combout ))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|aluOp [2]),
	.datac(!\ula|Mux22~11_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux22~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~13 .extended_lut = "off";
defparam \ula|Mux22~13 .lut_mask = 64'hA0F5A0F5E4F5E4F5;
defparam \ula|Mux22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb \ula|Mux21~4 (
// Equation(s):
// \ula|Mux21~4_combout  = ( \ula|Mux21~3_combout  & ( (!\control|aluOp [3] & (((!\ula|Mux21~2_combout )))) # (\control|aluOp [3] & ((!\control|aluOp [2]) # ((\ula|Mux30~4_combout )))) ) ) # ( !\ula|Mux21~3_combout  & ( (!\control|aluOp [3] & 
// (!\ula|Mux21~2_combout )) # (\control|aluOp [3] & ((\ula|Mux30~4_combout ))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|aluOp [2]),
	.datac(!\ula|Mux21~2_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~4 .extended_lut = "off";
defparam \ula|Mux21~4 .lut_mask = 64'hA0F5A0F5E4F5E4F5;
defparam \ula|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \ula|Mux20~0 (
// Equation(s):
// \ula|Mux20~0_combout  = ( \control|aluOp [2] & ( \control|aluOp [3] & ( \ula|Mux31~6_combout  ) ) ) # ( !\control|aluOp [2] & ( \control|aluOp [3] & ( \ula|Mux31~5_combout  ) ) ) # ( \control|aluOp [2] & ( !\control|aluOp [3] & ( \ula|Add0~56_combout  ) ) 
// ) # ( !\control|aluOp [2] & ( !\control|aluOp [3] & ( \ula|Add0~51_combout  ) ) )

	.dataa(!\ula|Mux31~5_combout ),
	.datab(!\ula|Add0~56_combout ),
	.datac(!\ula|Mux31~6_combout ),
	.datad(!\ula|Add0~51_combout ),
	.datae(!\control|aluOp [2]),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux20~0 .extended_lut = "off";
defparam \ula|Mux20~0 .lut_mask = 64'h00FF333355550F0F;
defparam \ula|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \ula|Mux19~4 (
// Equation(s):
// \ula|Mux19~4_combout  = ( \control|aluOp [3] & ( \ula|Mux19~3_combout  ) ) # ( !\control|aluOp [3] & ( \ula|Mux19~3_combout  & ( \ula|Mux19~2_combout  ) ) ) # ( \control|aluOp [3] & ( !\ula|Mux19~3_combout  & ( \ula|Mux30~4_combout  ) ) ) # ( 
// !\control|aluOp [3] & ( !\ula|Mux19~3_combout  & ( \ula|Mux19~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\ula|Mux19~2_combout ),
	.datac(gnd),
	.datad(!\ula|Mux30~4_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~4 .extended_lut = "off";
defparam \ula|Mux19~4 .lut_mask = 64'h333300FF3333FFFF;
defparam \ula|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \ula|Mux18~4 (
// Equation(s):
// \ula|Mux18~4_combout  = ( \control|aluOp [3] & ( (\ula|Mux30~4_combout ) # (\ula|Mux18~3_combout ) ) ) # ( !\control|aluOp [3] & ( \ula|Mux18~2_combout  ) )

	.dataa(gnd),
	.datab(!\ula|Mux18~3_combout ),
	.datac(!\ula|Mux18~2_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~4 .extended_lut = "off";
defparam \ula|Mux18~4 .lut_mask = 64'h0F0F0F0F33FF33FF;
defparam \ula|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \ula|Mux17~5 (
// Equation(s):
// \ula|Mux17~5_combout  = ( \ula|Mux17~2_combout  & ( \control|aluOp [3] & ( \ula|Mux17~4_combout  ) ) ) # ( !\ula|Mux17~2_combout  & ( \control|aluOp [3] & ( \ula|Mux17~4_combout  ) ) ) # ( \ula|Mux17~2_combout  & ( !\control|aluOp [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux17~4_combout ),
	.datad(gnd),
	.datae(!\ula|Mux17~2_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~5 .extended_lut = "off";
defparam \ula|Mux17~5 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \ula|Mux17~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \ula|Mux16~0 (
// Equation(s):
// \ula|Mux16~0_combout  = ( \control|aluOp [2] & ( \ula|Mux31~7_combout  & ( (!\control|aluOp [3] & ((\ula|Add0~76_combout ))) # (\control|aluOp [3] & (\ula|Mux31~6_combout )) ) ) ) # ( !\control|aluOp [2] & ( \ula|Mux31~7_combout  & ( (\ula|Add0~71_combout 
// ) # (\control|aluOp [3]) ) ) ) # ( \control|aluOp [2] & ( !\ula|Mux31~7_combout  & ( (!\control|aluOp [3] & ((\ula|Add0~76_combout ))) # (\control|aluOp [3] & (\ula|Mux31~6_combout )) ) ) ) # ( !\control|aluOp [2] & ( !\ula|Mux31~7_combout  & ( 
// (!\control|aluOp [3] & \ula|Add0~71_combout ) ) ) )

	.dataa(!\ula|Mux31~6_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Add0~71_combout ),
	.datad(!\ula|Add0~76_combout ),
	.datae(!\control|aluOp [2]),
	.dataf(!\ula|Mux31~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux16~0 .extended_lut = "off";
defparam \ula|Mux16~0 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \ula|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N54
cyclonev_lcell_comb \ula|Mux15~6 (
// Equation(s):
// \ula|Mux15~6_combout  = ( \ula|Mux15~10_combout  & ( \ula|LessThan0~44_combout  ) ) # ( !\ula|Mux15~10_combout  & ( \ula|LessThan0~44_combout  & ( (!\control|aluOp [2] & ((!\ula|Mux15~3_combout ) # (\ula|Mux15~0_combout ))) ) ) ) # ( \ula|Mux15~10_combout 
//  & ( !\ula|LessThan0~44_combout  ) ) # ( !\ula|Mux15~10_combout  & ( !\ula|LessThan0~44_combout  & ( ((!\control|aluOp [2] & ((!\ula|Mux15~3_combout ) # (\ula|Mux15~0_combout )))) # (\ula|Mux15~4_combout ) ) ) )

	.dataa(!\ula|Mux15~0_combout ),
	.datab(!\ula|Mux15~4_combout ),
	.datac(!\ula|Mux15~3_combout ),
	.datad(!\control|aluOp [2]),
	.datae(!\ula|Mux15~10_combout ),
	.dataf(!\ula|LessThan0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~6 .extended_lut = "off";
defparam \ula|Mux15~6 .lut_mask = 64'hF733FFFFF500FFFF;
defparam \ula|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \ula|Mux14~14 (
// Equation(s):
// \ula|Mux14~14_combout  = ( \ula|Mux14~1_combout  & ( \ula|Mux14~13_combout  & ( (((\control|aluOp [3] & !\ula|LessThan0~44_combout )) # (\ula|Mux14~3_combout )) # (\ula|Mux14~7_combout ) ) ) ) # ( !\ula|Mux14~1_combout  & ( \ula|Mux14~13_combout  & ( 
// (\ula|Mux14~3_combout ) # (\ula|Mux14~7_combout ) ) ) ) # ( \ula|Mux14~1_combout  & ( !\ula|Mux14~13_combout  ) ) # ( !\ula|Mux14~1_combout  & ( !\ula|Mux14~13_combout  ) )

	.dataa(!\ula|Mux14~7_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|LessThan0~44_combout ),
	.datad(!\ula|Mux14~3_combout ),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux14~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~14 .extended_lut = "off";
defparam \ula|Mux14~14 .lut_mask = 64'hFFFFFFFF55FF75FF;
defparam \ula|Mux14~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N36
cyclonev_lcell_comb \ula|Mux13~7 (
// Equation(s):
// \ula|Mux13~7_combout  = ( \control|aluOp [3] & ( \ula|Mux13~0_combout  ) ) # ( !\control|aluOp [3] & ( \ula|Mux13~0_combout  ) ) # ( \control|aluOp [3] & ( !\ula|Mux13~0_combout  & ( ((!\ula|Mux13~6_combout ) # ((!\ula|LessThan0~44_combout  & 
// \ula|Mux14~1_combout ))) # (\ula|Mux13~2_combout ) ) ) ) # ( !\control|aluOp [3] & ( !\ula|Mux13~0_combout  & ( (!\ula|Mux13~6_combout ) # (\ula|Mux13~2_combout ) ) ) )

	.dataa(!\ula|Mux13~2_combout ),
	.datab(!\ula|LessThan0~44_combout ),
	.datac(!\ula|Mux14~1_combout ),
	.datad(!\ula|Mux13~6_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~7 .extended_lut = "off";
defparam \ula|Mux13~7 .lut_mask = 64'hFF55FF5DFFFFFFFF;
defparam \ula|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \ula|Mux12~8 (
// Equation(s):
// \ula|Mux12~8_combout  = ( \ula|Mux14~1_combout  & ( \control|aluOp [3] & ( (!\ula|Mux12~7_combout ) # (((!\ula|LessThan0~44_combout ) # (\ula|Mux12~1_combout )) # (\ula|Mux12~3_combout )) ) ) ) # ( !\ula|Mux14~1_combout  & ( \control|aluOp [3] & ( 
// (!\ula|Mux12~7_combout ) # ((\ula|Mux12~1_combout ) # (\ula|Mux12~3_combout )) ) ) ) # ( \ula|Mux14~1_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux12~7_combout ) # ((\ula|Mux12~1_combout ) # (\ula|Mux12~3_combout )) ) ) ) # ( !\ula|Mux14~1_combout  & ( 
// !\control|aluOp [3] & ( (!\ula|Mux12~7_combout ) # ((\ula|Mux12~1_combout ) # (\ula|Mux12~3_combout )) ) ) )

	.dataa(!\ula|Mux12~7_combout ),
	.datab(!\ula|Mux12~3_combout ),
	.datac(!\ula|LessThan0~44_combout ),
	.datad(!\ula|Mux12~1_combout ),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~8 .extended_lut = "off";
defparam \ula|Mux12~8 .lut_mask = 64'hBBFFBBFFBBFFFBFF;
defparam \ula|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N15
cyclonev_lcell_comb \ula|Mux11~6 (
// Equation(s):
// \ula|Mux11~6_combout  = ( \ula|Mux11~5_combout  & ( ((!\ula|LessThan0~44_combout  & (\control|aluOp [3] & \ula|Mux14~1_combout ))) # (\ula|Mux11~2_combout ) ) ) # ( !\ula|Mux11~5_combout  )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux11~2_combout ),
	.datad(!\ula|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~6 .extended_lut = "off";
defparam \ula|Mux11~6 .lut_mask = 64'hFFFFFFFF0F2F0F2F;
defparam \ula|Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N42
cyclonev_lcell_comb \ula|Mux10~6 (
// Equation(s):
// \ula|Mux10~6_combout  = ( \ula|Mux10~2_combout  ) # ( !\ula|Mux10~2_combout  & ( (!\ula|Mux10~5_combout ) # ((!\ula|LessThan0~44_combout  & (\control|aluOp [3] & \ula|Mux14~1_combout ))) ) )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux10~5_combout ),
	.datad(!\ula|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~6 .extended_lut = "off";
defparam \ula|Mux10~6 .lut_mask = 64'hF0F2F0F2FFFFFFFF;
defparam \ula|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N45
cyclonev_lcell_comb \ula|Mux9~9 (
// Equation(s):
// \ula|Mux9~9_combout  = ( \ula|Mux9~5_combout  ) # ( !\ula|Mux9~5_combout  & ( (!\ula|Mux9~8_combout ) # ((!\ula|LessThan0~44_combout  & (\control|aluOp [3] & \ula|Mux14~1_combout ))) ) )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux9~8_combout ),
	.datad(!\ula|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~9 .extended_lut = "off";
defparam \ula|Mux9~9 .lut_mask = 64'hF0F2F0F2FFFFFFFF;
defparam \ula|Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N12
cyclonev_lcell_comb \ula|Mux8~6 (
// Equation(s):
// \ula|Mux8~6_combout  = ( \ula|Mux8~5_combout  & ( ((!\ula|LessThan0~44_combout  & (\control|aluOp [3] & \ula|Mux14~1_combout ))) # (\ula|Mux8~2_combout ) ) ) # ( !\ula|Mux8~5_combout  )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux8~2_combout ),
	.datad(!\ula|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~6 .extended_lut = "off";
defparam \ula|Mux8~6 .lut_mask = 64'hFFFFFFFF0F2F0F2F;
defparam \ula|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N21
cyclonev_lcell_comb \ula|Mux7~7 (
// Equation(s):
// \ula|Mux7~7_combout  = ( \ula|Mux7~0_combout  ) # ( !\ula|Mux7~0_combout  & ( !\ula|Mux7~6_combout  ) )

	.dataa(!\ula|Mux7~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~7 .extended_lut = "off";
defparam \ula|Mux7~7 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \ula|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \ula|Mux6~3 (
// Equation(s):
// \ula|Mux6~3_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ula|ShiftLeft0~21_combout  & ( (\ula|ShiftLeft0~8_combout  & (\ula|Mux3~2_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( 
// \ula|ShiftLeft0~21_combout  & ( (\ula|Mux3~2_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~13_combout ))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftLeft0~21_combout  & ( (\ula|ShiftLeft0~8_combout  & 
// (\ula|Mux3~2_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftLeft0~21_combout  & ( (\ula|Mux3~2_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftLeft0~13_combout )) ) ) )

	.dataa(!\ula|ShiftLeft0~8_combout ),
	.datab(!\ula|Mux3~2_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftLeft0~13_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.dataf(!\ula|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~3 .extended_lut = "off";
defparam \ula|Mux6~3 .lut_mask = 64'h0003101030331010;
defparam \ula|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \ula|Mux6~4 (
// Equation(s):
// \ula|Mux6~4_combout  = ( !\ula|Add0~114_sumout  & ( \ula|Mux6~1_combout  ) ) # ( \ula|Add0~114_sumout  & ( !\ula|Mux6~1_combout  & ( (!\ula|Mux14~6_combout  & (!\ula|Mux6~3_combout  & ((!\ula|Mux3~0_combout ) # (!\ula|Mux6~2_combout )))) ) ) ) # ( 
// !\ula|Add0~114_sumout  & ( !\ula|Mux6~1_combout  & ( (!\ula|Mux14~6_combout  & (!\ula|Mux6~3_combout  & ((!\ula|Mux3~0_combout ) # (!\ula|Mux6~2_combout )))) ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ula|Mux3~0_combout ),
	.datac(!\ula|Mux6~3_combout ),
	.datad(!\ula|Mux6~2_combout ),
	.datae(!\ula|Add0~114_sumout ),
	.dataf(!\ula|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~4 .extended_lut = "off";
defparam \ula|Mux6~4 .lut_mask = 64'hA080A080FFFF0000;
defparam \ula|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \ula|Mux6~12 (
// Equation(s):
// \ula|Mux6~12_combout  = ( \ula|Mux6~4_combout  & ( \ula|Mux6~11_combout  & ( (!\ula|LessThan0~44_combout  & (\ula|Mux14~1_combout  & \control|aluOp [3])) ) ) ) # ( !\ula|Mux6~4_combout  & ( \ula|Mux6~11_combout  & ( ((!\ula|LessThan0~44_combout  & 
// (\ula|Mux14~1_combout  & \control|aluOp [3]))) # (\ula|Mux6~7_combout ) ) ) ) # ( \ula|Mux6~4_combout  & ( !\ula|Mux6~11_combout  ) ) # ( !\ula|Mux6~4_combout  & ( !\ula|Mux6~11_combout  ) )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\ula|Mux14~1_combout ),
	.datac(!\ula|Mux6~7_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux6~4_combout ),
	.dataf(!\ula|Mux6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~12 .extended_lut = "off";
defparam \ula|Mux6~12 .lut_mask = 64'hFFFFFFFF0F2F0022;
defparam \ula|Mux6~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \ula|Mux5~1 (
// Equation(s):
// \ula|Mux5~1_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ula|Mux3~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftLeft0~15_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ula|Mux3~2_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~23_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~9_combout )) ) ) )

	.dataa(!\ula|ShiftLeft0~9_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~15_combout ),
	.datad(!\ula|ShiftLeft0~23_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.dataf(!\ula|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~1 .extended_lut = "off";
defparam \ula|Mux5~1 .lut_mask = 64'h0000000011DD0C0C;
defparam \ula|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \ula|Mux5~2 (
// Equation(s):
// \ula|Mux5~2_combout  = ( \ula|Mux14~6_combout  & ( \ula|Mux6~1_combout  & ( !\ula|Add0~118_sumout  ) ) ) # ( !\ula|Mux14~6_combout  & ( \ula|Mux6~1_combout  & ( !\ula|Add0~118_sumout  ) ) ) # ( !\ula|Mux14~6_combout  & ( !\ula|Mux6~1_combout  & ( 
// (!\ula|Mux5~1_combout  & ((!\ula|Mux5~0_combout ) # (!\ula|Mux3~0_combout ))) ) ) )

	.dataa(!\ula|Mux5~0_combout ),
	.datab(!\ula|Mux3~0_combout ),
	.datac(!\ula|Mux5~1_combout ),
	.datad(!\ula|Add0~118_sumout ),
	.datae(!\ula|Mux14~6_combout ),
	.dataf(!\ula|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~2 .extended_lut = "off";
defparam \ula|Mux5~2 .lut_mask = 64'hE0E00000FF00FF00;
defparam \ula|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N39
cyclonev_lcell_comb \ula|Mux5~6 (
// Equation(s):
// \ula|Mux5~6_combout  = ( \ula|Mux5~2_combout  & ( \ula|Mux5~5_combout  & ( (!\ula|LessThan0~44_combout  & (\ula|Mux14~1_combout  & \control|aluOp [3])) ) ) ) # ( !\ula|Mux5~2_combout  & ( \ula|Mux5~5_combout  & ( ((!\ula|LessThan0~44_combout  & 
// (\ula|Mux14~1_combout  & \control|aluOp [3]))) # (\ula|Mux6~7_combout ) ) ) ) # ( \ula|Mux5~2_combout  & ( !\ula|Mux5~5_combout  ) ) # ( !\ula|Mux5~2_combout  & ( !\ula|Mux5~5_combout  ) )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\ula|Mux14~1_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux6~7_combout ),
	.datae(!\ula|Mux5~2_combout ),
	.dataf(!\ula|Mux5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~6 .extended_lut = "off";
defparam \ula|Mux5~6 .lut_mask = 64'hFFFFFFFF02FF0202;
defparam \ula|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \ula|Mux4~9 (
// Equation(s):
// \ula|Mux4~9_combout  = ( \ula|Mux4~8_combout  & ( ((\ula|Mux4~10_combout ) # (\ula|Mux4~4_combout )) # (\ula|Mux15~8_combout ) ) ) # ( !\ula|Mux4~8_combout  )

	.dataa(gnd),
	.datab(!\ula|Mux15~8_combout ),
	.datac(!\ula|Mux4~4_combout ),
	.datad(!\ula|Mux4~10_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~9 .extended_lut = "off";
defparam \ula|Mux4~9 .lut_mask = 64'hFFFFFFFF3FFF3FFF;
defparam \ula|Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \ula|Mux3~11 (
// Equation(s):
// \ula|Mux3~11_combout  = ( \ula|Mux3~5_combout  ) # ( !\ula|Mux3~5_combout  & ( (!\ula|Mux3~10_combout ) # ((!\ula|LessThan0~44_combout  & (\ula|Mux14~1_combout  & \control|aluOp [3]))) ) )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\ula|Mux14~1_combout ),
	.datac(!\ula|Mux3~10_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~11 .extended_lut = "off";
defparam \ula|Mux3~11 .lut_mask = 64'hF0F2F0F2FFFFFFFF;
defparam \ula|Mux3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \ula|Mux2~8 (
// Equation(s):
// \ula|Mux2~8_combout  = (!\ula|Mux2~7_combout ) # (\ula|Mux2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux2~2_combout ),
	.datad(!\ula|Mux2~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~8 .extended_lut = "off";
defparam \ula|Mux2~8 .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \ula|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N21
cyclonev_lcell_comb \ula|Mux1~6 (
// Equation(s):
// \ula|Mux1~6_combout  = ( \ula|Mux1~5_combout  & ( \ula|Mux2~1_combout  & ( ((\ula|Mux9~10_combout ) # (\ula|Add0~134_sumout )) # (\ula|Mux1~2_combout ) ) ) ) # ( !\ula|Mux1~5_combout  & ( \ula|Mux2~1_combout  ) ) # ( \ula|Mux1~5_combout  & ( 
// !\ula|Mux2~1_combout  & ( (\ula|Mux9~10_combout ) # (\ula|Mux1~2_combout ) ) ) ) # ( !\ula|Mux1~5_combout  & ( !\ula|Mux2~1_combout  ) )

	.dataa(!\ula|Mux1~2_combout ),
	.datab(!\ula|Add0~134_sumout ),
	.datac(!\ula|Mux9~10_combout ),
	.datad(gnd),
	.datae(!\ula|Mux1~5_combout ),
	.dataf(!\ula|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~6 .extended_lut = "off";
defparam \ula|Mux1~6 .lut_mask = 64'hFFFF5F5FFFFF7F7F;
defparam \ula|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N24
cyclonev_lcell_comb \ula|Mux0~5 (
// Equation(s):
// \ula|Mux0~5_combout  = ( \ula|Mux0~2_combout  & ( \ula|LessThan0~44_combout  ) ) # ( !\ula|Mux0~2_combout  & ( \ula|LessThan0~44_combout  & ( ((\ula|Mux4~6_combout  & \ula|Add0~138_sumout )) # (\ula|Mux0~4_combout ) ) ) ) # ( \ula|Mux0~2_combout  & ( 
// !\ula|LessThan0~44_combout  ) ) # ( !\ula|Mux0~2_combout  & ( !\ula|LessThan0~44_combout  & ( (((\ula|Mux4~6_combout  & \ula|Add0~138_sumout )) # (\ula|Mux15~4_combout )) # (\ula|Mux0~4_combout ) ) ) )

	.dataa(!\ula|Mux0~4_combout ),
	.datab(!\ula|Mux15~4_combout ),
	.datac(!\ula|Mux4~6_combout ),
	.datad(!\ula|Add0~138_sumout ),
	.datae(!\ula|Mux0~2_combout ),
	.dataf(!\ula|LessThan0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~5 .extended_lut = "off";
defparam \ula|Mux0~5 .lut_mask = 64'h777FFFFF555FFFFF;
defparam \ula|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \ula|Mux3~12 (
// Equation(s):
// \ula|Mux3~12_combout  = ( \ula|Mux14~1_combout  & ( !\ula|Mux3~5_combout  & ( (!\control|aluOp [3]) # ((!\ula|LessThan0~41_combout  & (!\ula|LessThan0~40_combout  & !\ula|LessThan0~39_combout ))) ) ) ) # ( !\ula|Mux14~1_combout  & ( !\ula|Mux3~5_combout  
// ) )

	.dataa(!\ula|LessThan0~41_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|LessThan0~40_combout ),
	.datad(!\ula|LessThan0~39_combout ),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~12 .extended_lut = "off";
defparam \ula|Mux3~12 .lut_mask = 64'hFFFFECCC00000000;
defparam \ula|Mux3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N36
cyclonev_lcell_comb \ula|Equal0~0 (
// Equation(s):
// \ula|Equal0~0_combout  = ( \ula|Mux3~12_combout  & ( \ula|Mux3~10_combout  & ( (\ula|Mux7~6_combout  & (!\ula|Mux2~2_combout  & (\ula|Mux2~7_combout  & !\ula|Mux7~0_combout ))) ) ) )

	.dataa(!\ula|Mux7~6_combout ),
	.datab(!\ula|Mux2~2_combout ),
	.datac(!\ula|Mux2~7_combout ),
	.datad(!\ula|Mux7~0_combout ),
	.datae(!\ula|Mux3~12_combout ),
	.dataf(!\ula|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~0 .extended_lut = "off";
defparam \ula|Equal0~0 .lut_mask = 64'h0000000000000400;
defparam \ula|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \ula|Equal0~1 (
// Equation(s):
// \ula|Equal0~1_combout  = ( !\control|aluOp [3] & ( \ula|Mux29~4_combout  & ( (!\ula|Mux30~3_combout  & !\ula|Mux29~3_combout ) ) ) ) # ( \control|aluOp [3] & ( !\ula|Mux29~4_combout  & ( (!\ula|Mux30~4_combout  & !\ula|Mux30~5_combout ) ) ) ) # ( 
// !\control|aluOp [3] & ( !\ula|Mux29~4_combout  & ( (!\ula|Mux30~3_combout  & !\ula|Mux29~3_combout ) ) ) )

	.dataa(!\ula|Mux30~4_combout ),
	.datab(!\ula|Mux30~5_combout ),
	.datac(!\ula|Mux30~3_combout ),
	.datad(!\ula|Mux29~3_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~1 .extended_lut = "off";
defparam \ula|Equal0~1 .lut_mask = 64'hF0008888F0000000;
defparam \ula|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \ula|Equal0~4 (
// Equation(s):
// \ula|Equal0~4_combout  = ( !\control|aluOp [3] & ( \ula|Mux24~3_combout  & ( (!\ula|Mux23~2_combout  & !\ula|Mux24~2_combout ) ) ) ) # ( \control|aluOp [3] & ( !\ula|Mux24~3_combout  & ( (!\ula|Mux23~3_combout  & !\ula|Mux30~4_combout ) ) ) ) # ( 
// !\control|aluOp [3] & ( !\ula|Mux24~3_combout  & ( (!\ula|Mux23~2_combout  & !\ula|Mux24~2_combout ) ) ) )

	.dataa(!\ula|Mux23~3_combout ),
	.datab(!\ula|Mux30~4_combout ),
	.datac(!\ula|Mux23~2_combout ),
	.datad(!\ula|Mux24~2_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~4 .extended_lut = "off";
defparam \ula|Equal0~4 .lut_mask = 64'hF0008888F0000000;
defparam \ula|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \ula|Equal0~5 (
// Equation(s):
// \ula|Equal0~5_combout  = ( \ula|Mux19~3_combout  & ( \ula|Mux18~3_combout  & ( (!\ula|Mux18~2_combout  & (!\ula|Mux19~2_combout  & !\control|aluOp [3])) ) ) ) # ( !\ula|Mux19~3_combout  & ( \ula|Mux18~3_combout  & ( (!\ula|Mux18~2_combout  & 
// (!\ula|Mux19~2_combout  & !\control|aluOp [3])) ) ) ) # ( \ula|Mux19~3_combout  & ( !\ula|Mux18~3_combout  & ( (!\ula|Mux18~2_combout  & (!\ula|Mux19~2_combout  & !\control|aluOp [3])) ) ) ) # ( !\ula|Mux19~3_combout  & ( !\ula|Mux18~3_combout  & ( 
// (!\control|aluOp [3] & (!\ula|Mux18~2_combout  & (!\ula|Mux19~2_combout ))) # (\control|aluOp [3] & (((!\ula|Mux30~4_combout )))) ) ) )

	.dataa(!\ula|Mux18~2_combout ),
	.datab(!\ula|Mux19~2_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux30~4_combout ),
	.datae(!\ula|Mux19~3_combout ),
	.dataf(!\ula|Mux18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~5 .extended_lut = "off";
defparam \ula|Equal0~5 .lut_mask = 64'h8F80808080808080;
defparam \ula|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \ula|Equal0~2 (
// Equation(s):
// \ula|Equal0~2_combout  = ( !\ula|Mux27~3_combout  & ( \control|aluOp [3] & ( (!\ula|Mux28~10_combout  & !\ula|Mux30~4_combout ) ) ) ) # ( \ula|Mux27~3_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux28~9_combout  & !\ula|Mux27~2_combout ) ) ) ) # ( 
// !\ula|Mux27~3_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux28~9_combout  & !\ula|Mux27~2_combout ) ) ) )

	.dataa(!\ula|Mux28~10_combout ),
	.datab(!\ula|Mux28~9_combout ),
	.datac(!\ula|Mux27~2_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(!\ula|Mux27~3_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~2 .extended_lut = "off";
defparam \ula|Equal0~2 .lut_mask = 64'hC0C0C0C0AA000000;
defparam \ula|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \ula|Equal0~3 (
// Equation(s):
// \ula|Equal0~3_combout  = ( !\ula|Mux26~3_combout  & ( \ula|Mux26~2_combout  & ( (!\ula|Mux25~3_combout  & (!\ula|Mux30~4_combout  & \control|aluOp [3])) ) ) ) # ( \ula|Mux26~3_combout  & ( !\ula|Mux26~2_combout  & ( (!\ula|Mux25~2_combout  & 
// !\control|aluOp [3]) ) ) ) # ( !\ula|Mux26~3_combout  & ( !\ula|Mux26~2_combout  & ( (!\control|aluOp [3] & (((!\ula|Mux25~2_combout )))) # (\control|aluOp [3] & (!\ula|Mux25~3_combout  & ((!\ula|Mux30~4_combout )))) ) ) )

	.dataa(!\ula|Mux25~3_combout ),
	.datab(!\ula|Mux25~2_combout ),
	.datac(!\ula|Mux30~4_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux26~3_combout ),
	.dataf(!\ula|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~3 .extended_lut = "off";
defparam \ula|Equal0~3 .lut_mask = 64'hCCA0CC0000A00000;
defparam \ula|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \ula|Equal0~6 (
// Equation(s):
// \ula|Equal0~6_combout  = ( !\ula|Mux31~3_combout  & ( \ula|Equal0~3_combout  & ( (\ula|Equal0~1_combout  & (\ula|Equal0~4_combout  & (\ula|Equal0~5_combout  & \ula|Equal0~2_combout ))) ) ) )

	.dataa(!\ula|Equal0~1_combout ),
	.datab(!\ula|Equal0~4_combout ),
	.datac(!\ula|Equal0~5_combout ),
	.datad(!\ula|Equal0~2_combout ),
	.datae(!\ula|Mux31~3_combout ),
	.dataf(!\ula|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~6 .extended_lut = "off";
defparam \ula|Equal0~6 .lut_mask = 64'h0000000000010000;
defparam \ula|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N42
cyclonev_lcell_comb \ula|Equal0~12 (
// Equation(s):
// \ula|Equal0~12_combout  = ( !\ula|Mux16~0_combout  & ( !\ula|Mux1~6_combout  & ( (!\ula|Mux13~7_combout  & !\ula|Mux0~5_combout ) ) ) )

	.dataa(!\ula|Mux13~7_combout ),
	.datab(!\ula|Mux0~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ula|Mux16~0_combout ),
	.dataf(!\ula|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~12 .extended_lut = "off";
defparam \ula|Equal0~12 .lut_mask = 64'h8888000000000000;
defparam \ula|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N42
cyclonev_lcell_comb \ula|Equal0~10 (
// Equation(s):
// \ula|Equal0~10_combout  = ( !\ula|Mux4~4_combout  & ( \ula|Mux4~8_combout  & ( (!\ula|Mux15~8_combout  & (!\ula|Mux4~10_combout  & (!\ula|Mux15~10_combout  & !\ula|Mux15~9_combout ))) ) ) )

	.dataa(!\ula|Mux15~8_combout ),
	.datab(!\ula|Mux4~10_combout ),
	.datac(!\ula|Mux15~10_combout ),
	.datad(!\ula|Mux15~9_combout ),
	.datae(!\ula|Mux4~4_combout ),
	.dataf(!\ula|Mux4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~10 .extended_lut = "off";
defparam \ula|Equal0~10 .lut_mask = 64'h0000000080000000;
defparam \ula|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \ula|Equal0~9 (
// Equation(s):
// \ula|Equal0~9_combout  = ( \ula|Mux14~16_combout  & ( \ula|Mux5~9_combout  & ( (!\ula|Mux5~8_combout  & (!\ula|Mux6~14_combout  & (\ula|Mux6~15_combout  & \ula|Mux14~17_combout ))) ) ) )

	.dataa(!\ula|Mux5~8_combout ),
	.datab(!\ula|Mux6~14_combout ),
	.datac(!\ula|Mux6~15_combout ),
	.datad(!\ula|Mux14~17_combout ),
	.datae(!\ula|Mux14~16_combout ),
	.dataf(!\ula|Mux5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~9 .extended_lut = "off";
defparam \ula|Equal0~9 .lut_mask = 64'h0000000000000008;
defparam \ula|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N6
cyclonev_lcell_comb \ula|Mux8~7 (
// Equation(s):
// \ula|Mux8~7_combout  = ( \ula|Mux14~1_combout  & ( \ula|Mux8~5_combout  & ( (!\control|aluOp [3]) # ((!\ula|LessThan0~39_combout  & (!\ula|LessThan0~40_combout  & !\ula|LessThan0~41_combout ))) ) ) ) # ( !\ula|Mux14~1_combout  & ( \ula|Mux8~5_combout  ) )

	.dataa(!\ula|LessThan0~39_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|LessThan0~40_combout ),
	.datad(!\ula|LessThan0~41_combout ),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~7 .extended_lut = "off";
defparam \ula|Mux8~7 .lut_mask = 64'h00000000FFFFECCC;
defparam \ula|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N18
cyclonev_lcell_comb \ula|Mux10~7 (
// Equation(s):
// \ula|Mux10~7_combout  = ( \ula|LessThan0~40_combout  & ( \ula|LessThan0~39_combout  & ( (\ula|Mux10~5_combout  & ((!\ula|Mux14~1_combout ) # (!\control|aluOp [3]))) ) ) ) # ( !\ula|LessThan0~40_combout  & ( \ula|LessThan0~39_combout  & ( 
// (\ula|Mux10~5_combout  & ((!\ula|Mux14~1_combout ) # (!\control|aluOp [3]))) ) ) ) # ( \ula|LessThan0~40_combout  & ( !\ula|LessThan0~39_combout  & ( (\ula|Mux10~5_combout  & ((!\ula|Mux14~1_combout ) # (!\control|aluOp [3]))) ) ) ) # ( 
// !\ula|LessThan0~40_combout  & ( !\ula|LessThan0~39_combout  & ( (\ula|Mux10~5_combout  & ((!\ula|Mux14~1_combout ) # ((!\ula|LessThan0~41_combout ) # (!\control|aluOp [3])))) ) ) )

	.dataa(!\ula|Mux14~1_combout ),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|Mux10~5_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|LessThan0~40_combout ),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~7 .extended_lut = "off";
defparam \ula|Mux10~7 .lut_mask = 64'h0F0E0F0A0F0A0F0A;
defparam \ula|Mux10~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N9
cyclonev_lcell_comb \ula|Mux11~7 (
// Equation(s):
// \ula|Mux11~7_combout  = ( \ula|Mux14~1_combout  & ( \ula|Mux11~5_combout  & ( (!\control|aluOp [3]) # ((!\ula|LessThan0~39_combout  & (!\ula|LessThan0~41_combout  & !\ula|LessThan0~40_combout ))) ) ) ) # ( !\ula|Mux14~1_combout  & ( \ula|Mux11~5_combout  
// ) )

	.dataa(!\ula|LessThan0~39_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|LessThan0~41_combout ),
	.datad(!\ula|LessThan0~40_combout ),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~7 .extended_lut = "off";
defparam \ula|Mux11~7 .lut_mask = 64'h00000000FFFFECCC;
defparam \ula|Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N36
cyclonev_lcell_comb \ula|Equal0~8 (
// Equation(s):
// \ula|Equal0~8_combout  = ( !\ula|Mux11~2_combout  & ( !\ula|Mux10~2_combout  & ( (!\ula|Mux8~2_combout  & (\ula|Mux8~7_combout  & (\ula|Mux10~7_combout  & \ula|Mux11~7_combout ))) ) ) )

	.dataa(!\ula|Mux8~2_combout ),
	.datab(!\ula|Mux8~7_combout ),
	.datac(!\ula|Mux10~7_combout ),
	.datad(!\ula|Mux11~7_combout ),
	.datae(!\ula|Mux11~2_combout ),
	.dataf(!\ula|Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~8 .extended_lut = "off";
defparam \ula|Equal0~8 .lut_mask = 64'h0002000000000000;
defparam \ula|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N18
cyclonev_lcell_comb \ula|Equal0~7 (
// Equation(s):
// \ula|Equal0~7_combout  = ( \ula|Mux9~8_combout  & ( \control|aluOp [3] & ( (!\ula|Mux17~4_combout  & (!\ula|Mux9~5_combout  & !\ula|Mux9~10_combout )) ) ) ) # ( \ula|Mux9~8_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux9~5_combout  & 
// (!\ula|Mux17~2_combout  & !\ula|Mux9~10_combout )) ) ) )

	.dataa(!\ula|Mux17~4_combout ),
	.datab(!\ula|Mux9~5_combout ),
	.datac(!\ula|Mux17~2_combout ),
	.datad(!\ula|Mux9~10_combout ),
	.datae(!\ula|Mux9~8_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~7 .extended_lut = "off";
defparam \ula|Equal0~7 .lut_mask = 64'h0000C00000008800;
defparam \ula|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \ula|Equal0~11 (
// Equation(s):
// \ula|Equal0~11_combout  = ( \ula|Equal0~8_combout  & ( \ula|Equal0~7_combout  & ( (!\ula|Mux20~0_combout  & (\ula|Equal0~10_combout  & (!\ula|Mux12~8_combout  & \ula|Equal0~9_combout ))) ) ) )

	.dataa(!\ula|Mux20~0_combout ),
	.datab(!\ula|Equal0~10_combout ),
	.datac(!\ula|Mux12~8_combout ),
	.datad(!\ula|Equal0~9_combout ),
	.datae(!\ula|Equal0~8_combout ),
	.dataf(!\ula|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~11 .extended_lut = "off";
defparam \ula|Equal0~11 .lut_mask = 64'h0000000000000020;
defparam \ula|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb \ula|Equal0~13 (
// Equation(s):
// \ula|Equal0~13_combout  = ( \ula|Equal0~11_combout  & ( !\ula|Mux21~4_combout  & ( (\ula|Equal0~0_combout  & (!\ula|Mux22~13_combout  & (\ula|Equal0~6_combout  & \ula|Equal0~12_combout ))) ) ) )

	.dataa(!\ula|Equal0~0_combout ),
	.datab(!\ula|Mux22~13_combout ),
	.datac(!\ula|Equal0~6_combout ),
	.datad(!\ula|Equal0~12_combout ),
	.datae(!\ula|Equal0~11_combout ),
	.dataf(!\ula|Mux21~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~13 .extended_lut = "off";
defparam \ula|Equal0~13 .lut_mask = 64'h0000000400000000;
defparam \ula|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
