#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 10 10:20:18 2018
# Process ID: 15524
# Current directory: D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10184 D:\D_Strabi\D_Dokumentumai\BME\MikrorendszerekTevezese\HF\CSL\HF\Lab\AXI_DMA_Lab\AXI_DMA_Lab.xpr
# Log file: D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/vivado.log
# Journal file: D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/ip_repo/SevenSegmentDriver_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/ip_repo/AXI4S_VGA_1.1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Programok/Vivado2018.2/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:AXI4S_VGA_v1_0_AXI4S_In:1.0'. The one found in IP location 'd:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/mref/AXI4S_VGA_v1_0_AXI4S_In' will take precedence over the same IP in location d:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/mref/AXI4S_VGA_v1_0_AXI4S_In_1
open_project: Time (s): cpu = 00:01:33 ; elapsed = 00:01:19 . Memory (MB): peak = 983.930 ; gain = 250.387
update_compile_order -fileset sources_1
open_bd_design {D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:module_ref:AXI4S_VGA_v1_0_AXI4S_In:1.0 - AXI4S_VGA_v1_0_AXI4S_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:user:SevenSegmentDriver:1.0 - SevenSegmentDriver_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1027.145 ; gain = 43.215
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1062.434 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319754849A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1708.223 ; gain = 645.789
set_property PROGRAM.FILE {D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7k70t_0]
set_property PROBES.FILE {D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7k70t_0]
set_property FULL_PROBES.FILE {D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7k70t_0]
current_hw_device [get_hw_devices xc7k70t_0]
refresh_hw_device [lindex [get_hw_devices xc7k70t_0] 0]
INFO: [Labtools 27-2302] Device xc7k70t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/system_ila_0/inst/ila_lib' at location 'uuid_CD4C83C823A6596D99AD09BE1335C6B0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7k70t_0 and the probes file(s) D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.runs/impl_1/design_1_wrapper.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1737.059 ; gain = 28.039
set_property PROBES.FILE {D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7k70t_0]
set_property FULL_PROBES.FILE {D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7k70t_0]
set_property PROGRAM.FILE {D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7k70t_0]
program_hw_devices [get_hw_devices xc7k70t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7k70t_0] 0]
INFO: [Labtools 27-2302] Device xc7k70t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1738.543 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k70t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
Processed interface axi_dma_0_M_AXI_MM2S_ila1_slot0
Processed interface axi_dma_0_M_AXIS_MM2S_ila1_slot1
Processed interface fifo_generator_0_M_AXIS_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
launch_sdk -workspace D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.sdk -hwspec D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.sdk -hwspec D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
save_wave_config {D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/CSL/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 10 10:32:33 2018...
