$date
	Sun Aug  3 16:04:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mult_tb $end
$var wire 64 ! Y [63:0] $end
$var reg 32 " A [31:0] $end
$var reg 32 # B [31:0] $end
$var reg 1 $ clk $end
$scope module uut $end
$var wire 32 % A [31:0] $end
$var wire 32 & B [31:0] $end
$var wire 1 $ clk $end
$var reg 64 ' Y [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
b0 %
0$
b0 #
b0 "
bx !
$end
#50
b0 !
b0 '
1$
#100
0$
#150
b10100 #
b10100 &
b1010 "
b1010 %
1$
#200
0$
#250
b11001000 !
b11001000 '
1$
#300
0$
#350
b0 #
b0 &
b11000000111001 "
b11000000111001 %
1$
#400
0$
#450
b0 !
b0 '
1$
#500
0$
#550
b10011010010100 #
b10011010010100 &
b1 "
b1 %
1$
#600
0$
#650
b10011010010100 !
b10011010010100 '
1$
#700
0$
#750
b1100001101010000 #
b1100001101010000 &
b11000011010100000 "
b11000011010100000 %
1$
#800
0$
#850
b100101010000001011111001000000000 !
b100101010000001011111001000000000 '
1$
#900
0$
#950
b10 #
b10 &
b11111111111111111111111111111111 "
b11111111111111111111111111111111 %
1$
#1000
0$
#1050
b111111111111111111111111111111110 !
b111111111111111111111111111111110 '
1$
#1100
0$
#1150
b11000000100010010101111010000001 #
b11000000100010010101111010000001 &
b10010000101010011010100100100 "
b10010000101010011010100100100 %
1$
#1200
0$
#1250
b110110011001100110111110000101010110011101101111111100100100 !
b110110011001100110111110000101010110011101101111111100100100 '
1$
#1300
0$
#1350
1$
#1400
0$
#1450
1$
#1500
0$
#1550
1$
