// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.354000,HLS_SYN_LAT=13,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=64,HLS_SYN_FF=7937,HLS_SYN_LUT=31289,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [175:0] x_V;
output  [10:0] y_0_V;
output   y_0_V_ap_vld;
output  [10:0] y_1_V;
output   y_1_V_ap_vld;
output  [10:0] y_2_V;
output   y_2_V_ap_vld;
output  [10:0] y_3_V;
output   y_3_V_ap_vld;
output  [10:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_11001;
reg   [175:0] x_V_preg;
reg   [175:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
reg  signed [10:0] p_Val2_s_reg_1585;
reg  signed [10:0] p_Val2_s_reg_1585_pp0_iter1_reg;
reg   [10:0] p_Val2_s_reg_1585_pp0_iter2_reg;
reg  signed [10:0] p_Val2_s_reg_1585_pp0_iter3_reg;
reg  signed [10:0] p_Val2_s_reg_1585_pp0_iter4_reg;
reg  signed [10:0] p_Val2_s_reg_1585_pp0_iter5_reg;
reg  signed [10:0] p_Val2_s_reg_1585_pp0_iter6_reg;
reg  signed [10:0] p_Val2_s_reg_1585_pp0_iter7_reg;
reg  signed [10:0] p_Val2_s_reg_1585_pp0_iter8_reg;
reg  signed [10:0] p_Val2_s_reg_1585_pp0_iter9_reg;
reg  signed [10:0] p_Val2_13_reg_1596;
reg  signed [10:0] p_Val2_13_reg_1596_pp0_iter1_reg;
reg  signed [10:0] p_Val2_13_reg_1596_pp0_iter2_reg;
wire  signed [10:0] p_Val2_1_fu_356_p4;
reg  signed [10:0] p_Val2_1_reg_1606;
reg  signed [10:0] p_Val2_1_reg_1606_pp0_iter1_reg;
reg   [10:0] p_Val2_1_reg_1606_pp0_iter2_reg;
reg  signed [10:0] p_Val2_1_reg_1606_pp0_iter3_reg;
reg  signed [10:0] p_Val2_1_reg_1606_pp0_iter4_reg;
reg  signed [10:0] p_Val2_1_reg_1606_pp0_iter5_reg;
reg  signed [10:0] p_Val2_1_reg_1606_pp0_iter6_reg;
reg  signed [10:0] p_Val2_1_reg_1606_pp0_iter7_reg;
reg  signed [10:0] p_Val2_1_reg_1606_pp0_iter8_reg;
reg  signed [10:0] p_Val2_1_reg_1606_pp0_iter9_reg;
reg  signed [10:0] p_Val2_1_reg_1606_pp0_iter10_reg;
reg  signed [10:0] p_Val2_4_reg_1617;
reg  signed [10:0] p_Val2_4_reg_1617_pp0_iter1_reg;
reg  signed [10:0] p_Val2_4_reg_1617_pp0_iter2_reg;
reg  signed [10:0] p_Val2_4_reg_1617_pp0_iter3_reg;
reg  signed [10:0] p_Val2_4_reg_1617_pp0_iter4_reg;
reg  signed [10:0] p_Val2_4_reg_1617_pp0_iter5_reg;
reg  signed [10:0] p_Val2_4_reg_1617_pp0_iter6_reg;
reg  signed [10:0] p_Val2_4_reg_1617_pp0_iter7_reg;
reg  signed [10:0] p_Val2_4_reg_1617_pp0_iter8_reg;
reg  signed [10:0] p_Val2_4_reg_1617_pp0_iter9_reg;
reg  signed [10:0] p_Val2_4_reg_1617_pp0_iter10_reg;
reg  signed [10:0] p_Val2_5_reg_1623;
reg  signed [10:0] p_Val2_5_reg_1623_pp0_iter1_reg;
reg  signed [10:0] p_Val2_5_reg_1623_pp0_iter2_reg;
reg  signed [10:0] p_Val2_5_reg_1623_pp0_iter3_reg;
reg  signed [10:0] p_Val2_5_reg_1623_pp0_iter4_reg;
reg  signed [10:0] p_Val2_5_reg_1623_pp0_iter5_reg;
reg  signed [10:0] p_Val2_5_reg_1623_pp0_iter6_reg;
reg  signed [10:0] p_Val2_5_reg_1623_pp0_iter7_reg;
reg  signed [10:0] p_Val2_5_reg_1623_pp0_iter8_reg;
reg  signed [10:0] p_Val2_5_reg_1623_pp0_iter9_reg;
reg  signed [10:0] p_Val2_5_reg_1623_pp0_iter10_reg;
reg   [9:0] tmp_8_reg_1637;
wire  signed [20:0] mul_ln700_2_fu_1407_p2;
reg  signed [20:0] mul_ln700_2_reg_1642;
wire  signed [15:0] mul_ln700_4_fu_1413_p2;
reg  signed [15:0] mul_ln700_4_reg_1647;
wire  signed [15:0] grp_fu_1419_p3;
reg  signed [15:0] ret_V_23_reg_1652;
reg   [10:0] trunc_ln_reg_1657;
wire  signed [20:0] mul_ln1192_fu_1436_p2;
reg  signed [20:0] mul_ln1192_reg_1662;
wire  signed [15:0] sext_ln1118_2_fu_426_p1;
reg  signed [15:0] sext_ln1118_2_reg_1667;
reg  signed [15:0] sext_ln1118_2_reg_1667_pp0_iter2_reg;
reg  signed [15:0] sext_ln1118_2_reg_1667_pp0_iter3_reg;
reg  signed [15:0] sext_ln1118_2_reg_1667_pp0_iter4_reg;
reg  signed [15:0] sext_ln1118_2_reg_1667_pp0_iter5_reg;
reg  signed [15:0] sext_ln1118_2_reg_1667_pp0_iter6_reg;
reg  signed [15:0] sext_ln1118_2_reg_1667_pp0_iter7_reg;
reg  signed [15:0] sext_ln1118_2_reg_1667_pp0_iter8_reg;
reg  signed [15:0] sext_ln1118_2_reg_1667_pp0_iter9_reg;
wire  signed [15:0] mul_ln1192_7_fu_1442_p2;
reg  signed [15:0] mul_ln1192_7_reg_1672;
wire  signed [30:0] mul_ln1118_fu_1448_p2;
reg  signed [30:0] mul_ln1118_reg_1683;
reg   [10:0] trunc_ln708_s_reg_1688;
wire  signed [30:0] mul_ln1118_4_fu_1469_p2;
reg  signed [30:0] mul_ln1118_4_reg_1698;
reg   [10:0] trunc_ln708_14_reg_1703;
reg   [10:0] trunc_ln708_1_reg_1708;
reg   [10:0] trunc_ln708_2_reg_1713;
reg   [10:0] trunc_ln708_4_reg_1718;
reg   [10:0] trunc_ln708_8_reg_1728;
reg   [10:0] trunc_ln708_13_reg_1738;
wire   [6:0] grp_generic_sincos_11_6_s_fu_251_ap_return;
reg  signed [6:0] outsin_V_5_reg_1758;
reg  signed [6:0] outsin_V_5_reg_1758_pp0_iter10_reg;
wire   [6:0] grp_generic_sincos_11_6_s_fu_256_ap_return;
reg   [6:0] outsin_V_13_reg_1764;
reg   [6:0] outsin_V_13_reg_1764_pp0_iter10_reg;
wire  signed [23:0] grp_fu_1492_p2;
reg  signed [23:0] r_V_1_reg_1769;
wire  signed [13:0] grp_fu_1498_p3;
reg  signed [13:0] ret_V_3_reg_1775;
wire   [13:0] ret_V_13_fu_864_p2;
reg  signed [13:0] ret_V_13_reg_1780;
wire   [15:0] r_V_31_fu_881_p2;
reg   [15:0] r_V_31_reg_1785;
wire   [6:0] grp_generic_sincos_11_6_s_fu_271_ap_return;
reg  signed [6:0] outsin_V_10_reg_1790;
wire   [6:0] grp_generic_sincos_11_6_s_fu_276_ap_return;
reg   [6:0] outsin_V_22_reg_1796;
wire   [6:0] grp_generic_sincos_11_6_s_fu_281_ap_return;
reg   [6:0] outsin_V_24_reg_1801;
wire  signed [35:0] mul_ln700_fu_1506_p2;
reg  signed [35:0] mul_ln700_reg_1806;
wire   [11:0] add_ln1192_fu_928_p2;
reg   [11:0] add_ln1192_reg_1811;
wire   [6:0] grp_generic_sincos_11_6_s_fu_291_ap_return;
reg   [6:0] outsin_V_18_reg_1816;
wire  signed [15:0] grp_fu_1512_p3;
reg  signed [15:0] r_V_4_reg_1821;
wire   [11:0] add_ln1192_9_fu_985_p2;
reg  signed [11:0] add_ln1192_9_reg_1826;
wire   [6:0] grp_generic_sincos_11_6_s_fu_306_ap_return;
reg  signed [6:0] outsin_V_6_reg_1831;
reg  signed [6:0] outsin_V_6_reg_1831_pp0_iter12_reg;
reg   [10:0] trunc_ln708_9_reg_1836;
reg   [10:0] trunc_ln708_9_reg_1836_pp0_iter12_reg;
wire   [10:0] add_ln1192_21_fu_1205_p2;
reg  signed [10:0] add_ln1192_21_reg_1841;
wire   [17:0] ret_V_20_fu_1253_p2;
reg  signed [17:0] ret_V_20_reg_1846;
wire  signed [13:0] grp_fu_1540_p3;
reg  signed [13:0] ret_V_22_reg_1851;
wire   [7:0] ret_V_44_fu_1290_p2;
reg   [7:0] ret_V_44_reg_1856;
reg   [10:0] trunc_ln708_3_reg_1861;
wire  signed [27:0] r_V_6_fu_1548_p2;
reg  signed [27:0] r_V_6_reg_1866;
reg   [10:0] trunc_ln708_10_reg_1871;
wire  signed [22:0] r_V_25_fu_1563_p2;
reg  signed [22:0] r_V_25_reg_1876;
reg    ap_block_pp0_stage0_subdone;
wire   [10:0] grp_generic_sincos_11_6_s_fu_251_in_V;
reg    grp_generic_sincos_11_6_s_fu_251_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call88;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call88;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call88;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call88;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call88;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call88;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call88;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call88;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call88;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call88;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call88;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call88;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call88;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call88;
reg    ap_block_pp0_stage0_11001_ignoreCallOp40;
wire   [10:0] grp_generic_sincos_11_6_s_fu_256_in_V;
reg    grp_generic_sincos_11_6_s_fu_256_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call231;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call231;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call231;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call231;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call231;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call231;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call231;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call231;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call231;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call231;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call231;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call231;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call231;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call231;
reg    ap_block_pp0_stage0_11001_ignoreCallOp67;
wire   [6:0] grp_generic_sincos_11_6_s_fu_261_ap_return;
reg    grp_generic_sincos_11_6_s_fu_261_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call27;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call27;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call27;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call27;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call27;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call27;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call27;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call27;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call27;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call27;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call27;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call27;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call27;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call27;
reg    ap_block_pp0_stage0_11001_ignoreCallOp73;
wire   [10:0] grp_generic_sincos_11_6_s_fu_266_in_V;
wire   [6:0] grp_generic_sincos_11_6_s_fu_266_ap_return;
reg    grp_generic_sincos_11_6_s_fu_266_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call120;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call120;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call120;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call120;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call120;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call120;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call120;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call120;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call120;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call120;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call120;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call120;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call120;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call120;
reg    ap_block_pp0_stage0_11001_ignoreCallOp99;
reg    grp_generic_sincos_11_6_s_fu_271_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call190;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call190;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call190;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call190;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call190;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call190;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call190;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call190;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call190;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call190;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call190;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call190;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call190;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call190;
reg    ap_block_pp0_stage0_11001_ignoreCallOp102;
wire   [10:0] grp_generic_sincos_11_6_s_fu_276_in_V;
reg    grp_generic_sincos_11_6_s_fu_276_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call225;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call225;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call225;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call225;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call225;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call225;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call225;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call225;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call225;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call225;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call225;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call225;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call225;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call225;
reg    ap_block_pp0_stage0_11001_ignoreCallOp107;
reg    grp_generic_sincos_11_6_s_fu_281_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call247;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call247;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call247;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call247;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call247;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call247;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call247;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call247;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call247;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call247;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call247;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call247;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call247;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call247;
reg    ap_block_pp0_stage0_11001_ignoreCallOp111;
wire   [6:0] grp_generic_sincos_11_6_s_fu_286_ap_return;
reg    grp_generic_sincos_11_6_s_fu_286_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call43;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call43;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call43;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call43;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call43;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call43;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call43;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call43;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call43;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call43;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call43;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call43;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call43;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call43;
reg    ap_block_pp0_stage0_11001_ignoreCallOp113;
reg    grp_generic_sincos_11_6_s_fu_291_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call63;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call63;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call63;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call63;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call63;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call63;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call63;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call63;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call63;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call63;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call63;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call63;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call63;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call63;
reg    ap_block_pp0_stage0_11001_ignoreCallOp114;
wire   [6:0] grp_generic_sincos_11_6_s_fu_296_ap_return;
reg    grp_generic_sincos_11_6_s_fu_296_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call69;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call69;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call69;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call69;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call69;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call69;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call69;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call69;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call69;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call69;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call69;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call69;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call69;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call69;
reg    ap_block_pp0_stage0_11001_ignoreCallOp115;
wire  signed [6:0] grp_generic_sincos_11_6_s_fu_301_ap_return;
reg    grp_generic_sincos_11_6_s_fu_301_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call78;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call78;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call78;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call78;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call78;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call78;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call78;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call78;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call78;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call78;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call78;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call78;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call78;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call78;
reg    ap_block_pp0_stage0_11001_ignoreCallOp116;
reg    grp_generic_sincos_11_6_s_fu_306_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call99;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call99;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call99;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call99;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call99;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call99;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call99;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call99;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call99;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call99;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call99;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call99;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call99;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call99;
reg    ap_block_pp0_stage0_11001_ignoreCallOp118;
wire   [6:0] grp_generic_sincos_11_6_s_fu_311_ap_return;
reg    grp_generic_sincos_11_6_s_fu_311_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call164;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call164;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call164;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call164;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call164;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call164;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call164;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call164;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call164;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call164;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call164;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call164;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call164;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call164;
reg    ap_block_pp0_stage0_11001_ignoreCallOp120;
wire   [10:0] grp_generic_sincos_11_6_s_fu_316_in_V;
wire   [6:0] grp_generic_sincos_11_6_s_fu_316_ap_return;
reg    grp_generic_sincos_11_6_s_fu_316_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call176;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call176;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call176;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call176;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call176;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call176;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call176;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call176;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call176;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call176;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call176;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call176;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call176;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call176;
reg    ap_block_pp0_stage0_11001_ignoreCallOp122;
wire   [10:0] grp_generic_sincos_11_6_s_fu_321_in_V;
wire   [6:0] grp_generic_sincos_11_6_s_fu_321_ap_return;
reg    grp_generic_sincos_11_6_s_fu_321_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call210;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call210;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call210;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call210;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call210;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call210;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call210;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call210;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call210;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call210;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call210;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call210;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call210;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call210;
reg    ap_block_pp0_stage0_11001_ignoreCallOp125;
wire   [6:0] grp_generic_sincos_11_6_s_fu_326_ap_return;
reg    grp_generic_sincos_11_6_s_fu_326_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call243;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call243;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call243;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call243;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call243;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call243;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call243;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call243;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call243;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call243;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call243;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call243;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call243;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call243;
reg    ap_block_pp0_stage0_11001_ignoreCallOp128;
wire   [10:0] grp_generic_sincos_11_6_s_fu_331_in_V;
wire  signed [6:0] grp_generic_sincos_11_6_s_fu_331_ap_return;
reg    grp_generic_sincos_11_6_s_fu_331_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call257;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call257;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call257;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call257;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call257;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call257;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call257;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call257;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call257;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call257;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call257;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call257;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call257;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call257;
reg    ap_block_pp0_stage0_11001_ignoreCallOp163;
reg    ap_block_pp0_stage0_01001;
wire  signed [15:0] grp_fu_1427_p3;
wire   [15:0] r_V_s_fu_429_p3;
wire   [15:0] add_ln1192_7_fu_436_p2;
wire   [14:0] shl_ln1118_s_fu_453_p3;
wire   [12:0] shl_ln1118_10_fu_464_p3;
wire  signed [15:0] sext_ln1118_19_fu_471_p1;
wire  signed [15:0] sext_ln1118_18_fu_460_p1;
wire   [14:0] shl_ln1118_11_fu_481_p3;
wire   [12:0] shl_ln1118_12_fu_492_p3;
wire  signed [15:0] sext_ln1118_21_fu_499_p1;
wire  signed [15:0] sext_ln1118_20_fu_488_p1;
wire   [15:0] r_V_33_fu_475_p2;
wire   [15:0] r_V_34_fu_503_p2;
wire  signed [16:0] sext_ln703_5_fu_509_p1;
wire  signed [16:0] sext_ln703_6_fu_513_p1;
wire   [16:0] ret_V_36_fu_517_p2;
wire   [16:0] add_ln1192_15_fu_523_p2;
wire  signed [15:0] mul_ln728_fu_1462_p2;
wire   [20:0] rhs_V_5_fu_540_p3;
wire  signed [20:0] grp_fu_1454_p3;
(* use_dsp48 = "no" *) wire   [20:0] ret_V_38_fu_547_p2;
wire   [15:0] add_ln1192_32_fu_562_p2;
wire   [15:0] lhs_V_1_fu_407_p3;
wire   [15:0] add_ln1192_28_fu_568_p2;
wire  signed [15:0] grp_fu_1475_p3;
wire  signed [20:0] grp_fu_1484_p3;
wire  signed [13:0] shl_ln1118_1_fu_623_p3;
wire  signed [15:0] sext_ln1192_3_fu_630_p1;
wire   [15:0] lhs_V_3_fu_616_p3;
wire   [13:0] shl_ln1118_3_fu_647_p3;
wire   [15:0] shl_ln1118_2_fu_640_p3;
wire  signed [15:0] sext_ln1192_4_fu_654_p1;
wire   [15:0] sub_ln1192_fu_634_p2;
wire   [15:0] sub_ln1192_1_fu_658_p2;
wire   [15:0] add_ln1192_4_fu_664_p2;
wire   [15:0] ret_V_31_fu_670_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1192_8_fu_686_p2;
wire   [15:0] rhs_V_1_fu_691_p3;
wire   [15:0] sub_ln1192_2_fu_698_p2;
wire   [15:0] ret_V_33_fu_704_p2;
(* use_dsp48 = "no" *) wire   [15:0] ret_V_35_fu_723_p2;
wire   [30:0] r_V_35_fu_739_p2;
wire  signed [14:0] sext_ln1118_30_fu_754_p1;
wire  signed [14:0] sext_ln1118_10_fu_720_p1;
wire   [14:0] r_V_38_fu_758_p2;
wire   [9:0] trunc_ln708_11_fu_764_p4;
wire   [30:0] r_V_41_fu_779_p2;
wire   [12:0] shl_ln1118_6_fu_821_p3;
wire  signed [13:0] sext_ln1118_12_fu_828_p1;
wire  signed [13:0] sext_ln1118_9_fu_818_p1;
wire  signed [6:0] sext_ln1118_13_fu_838_p0;
wire  signed [6:0] shl_ln1118_7_fu_842_p1;
wire   [8:0] shl_ln1118_7_fu_842_p3;
wire  signed [9:0] sext_ln1118_14_fu_850_p1;
wire  signed [9:0] sext_ln1118_13_fu_838_p1;
wire   [9:0] r_V_30_fu_854_p2;
wire   [13:0] r_V_29_fu_832_p2;
wire  signed [13:0] sext_ln703_3_fu_860_p1;
wire   [14:0] shl_ln1118_8_fu_870_p3;
wire  signed [15:0] sext_ln1118_15_fu_877_p1;
wire   [23:0] shl_ln1193_fu_886_p2;
wire   [23:0] sub_ln1193_1_fu_891_p2;
(* use_dsp48 = "no" *) wire   [23:0] add_ln1193_fu_897_p2;
wire  signed [23:0] ret_V_1_fu_902_p2;
wire  signed [11:0] sext_ln1192_2_fu_918_p1;
wire  signed [11:0] sext_ln1192_1_fu_915_p1;
wire   [11:0] ret_V_30_fu_922_p2;
wire  signed [7:0] sext_ln703_fu_937_p1;
wire  signed [7:0] ret_V_8_fu_941_p2;
wire   [9:0] shl_ln_fu_958_p3;
wire  signed [10:0] sext_ln1118_5_fu_965_p1;
wire  signed [10:0] sext_ln1118_4_fu_955_p1;
wire   [10:0] r_V_27_fu_969_p2;
wire  signed [11:0] rhs_V_6_fu_934_p1;
wire   [11:0] add_ln1192_12_fu_979_p2;
wire  signed [11:0] sext_ln703_2_fu_975_p1;
wire   [13:0] shl_ln1118_4_fu_991_p3;
wire  signed [14:0] sext_ln1118_7_fu_998_p1;
wire  signed [14:0] shl_ln1118_5_fu_1011_p3;
wire   [14:0] r_V_28_fu_1002_p2;
wire  signed [24:0] lhs_V_4_fu_1025_p3;
wire   [25:0] rhs_V_2_fu_1037_p3;
wire  signed [25:0] grp_fu_1520_p4;
wire  signed [6:0] sext_ln1118_16_fu_1049_p0;
wire  signed [6:0] shl_ln1118_9_fu_1053_p1;
wire   [10:0] shl_ln1118_9_fu_1053_p3;
wire  signed [11:0] sext_ln1118_17_fu_1061_p1;
wire  signed [11:0] sext_ln1118_16_fu_1049_p1;
wire   [11:0] r_V_32_fu_1065_p2;
wire   [21:0] rhs_V_3_fu_1071_p3;
wire  signed [25:0] sext_ln1192_10_fu_1079_p1;
(* use_dsp48 = "no" *) wire   [25:0] add_ln1192_17_fu_1044_p2;
wire  signed [6:0] sext_ln1118_23_fu_1089_p0;
wire  signed [6:0] shl_ln1118_13_fu_1093_p1;
wire   [10:0] shl_ln1118_13_fu_1093_p3;
wire  signed [11:0] sext_ln1118_24_fu_1101_p1;
wire  signed [11:0] sext_ln1118_23_fu_1089_p1;
wire   [11:0] r_V_36_fu_1105_p2;
wire   [21:0] rhs_V_4_fu_1111_p3;
wire  signed [25:0] sext_ln1192_11_fu_1119_p1;
wire   [25:0] add_ln1192_18_fu_1083_p2;
wire   [25:0] add_ln1192_19_fu_1123_p2;
wire   [25:0] ret_V_37_fu_1129_p2;
wire  signed [6:0] sext_ln1118_25_fu_1145_p0;
wire  signed [6:0] shl_ln1118_14_fu_1149_p1;
wire   [8:0] shl_ln1118_14_fu_1149_p3;
wire   [8:0] shl_ln1118_15_fu_1164_p3;
wire  signed [9:0] sext_ln1118_26_fu_1157_p1;
wire  signed [9:0] sext_ln1118_29_fu_1171_p1;
wire   [9:0] add_ln1192_23_fu_1175_p2;
wire  signed [7:0] sext_ln1118_28_fu_1161_p1;
wire  signed [7:0] sext_ln1118_25_fu_1145_p1;
wire   [7:0] add_ln1192_24_fu_1185_p2;
wire  signed [8:0] sext_ln1192_13_fu_1191_p1;
wire   [8:0] add_ln1192_25_fu_1195_p2;
wire  signed [10:0] sext_ln1192_14_fu_1201_p1;
wire  signed [10:0] sext_ln1192_12_fu_1181_p1;
wire  signed [11:0] lhs_V_5_fu_1211_p1;
wire  signed [6:0] r_V_17_fu_1220_p0;
wire   [11:0] ret_V_39_fu_1214_p2;
wire  signed [16:0] lhs_V_6_fu_1224_p3;
wire   [11:0] rhs_V_8_fu_1236_p3;
wire  signed [17:0] sext_ln728_3_fu_1244_p1;
wire  signed [17:0] grp_fu_1531_p3;
(* use_dsp48 = "no" *) wire   [17:0] ret_V_41_fu_1248_p2;
wire  signed [7:0] r_V_20_fu_1259_p1;
wire   [7:0] r_V_39_fu_1262_p2;
wire  signed [12:0] lhs_V_7_fu_1271_p3;
wire  signed [7:0] lhs_V_8_fu_1283_p1;
wire  signed [7:0] rhs_V_9_fu_1287_p1;
wire  signed [11:0] mul_ln700_1_fu_1299_p1;
wire   [31:0] rhs_V_fu_1304_p3;
wire   [35:0] mul_ln700_1_fu_1299_p2;
wire  signed [35:0] sext_ln728_1_fu_1311_p1;
wire   [35:0] ret_V_32_fu_1315_p2;
wire  signed [25:0] grp_fu_1554_p3;
wire  signed [8:0] sext_ln703_13_fu_1352_p1;
wire  signed [8:0] ret_V_26_fu_1355_p2;
wire  signed [30:0] mul_ln1192_2_fu_1569_p2;
(* use_dsp48 = "no" *) wire   [30:0] ret_V_34_fu_1374_p2;
wire  signed [25:0] grp_fu_1576_p3;
wire  signed [10:0] mul_ln700_2_fu_1407_p0;
wire  signed [20:0] sext_ln1118_27_fu_400_p1;
wire  signed [10:0] mul_ln700_2_fu_1407_p1;
wire  signed [10:0] mul_ln700_4_fu_1413_p0;
wire  signed [15:0] sext_ln703_4_fu_396_p1;
wire   [7:0] mul_ln700_4_fu_1413_p1;
wire  signed [10:0] grp_fu_1419_p0;
wire   [5:0] grp_fu_1419_p1;
wire   [11:0] grp_fu_1419_p2;
wire  signed [10:0] grp_fu_1427_p0;
wire  signed [15:0] sext_ln728_fu_404_p1;
wire  signed [5:0] grp_fu_1427_p1;
wire  signed [10:0] mul_ln1192_fu_1436_p0;
wire  signed [20:0] sext_ln1118_fu_423_p1;
wire  signed [10:0] mul_ln1192_fu_1436_p1;
wire  signed [10:0] mul_ln1192_7_fu_1442_p0;
wire  signed [10:0] mul_ln1192_7_fu_1442_p1;
wire  signed [16:0] mul_ln1118_fu_1448_p0;
wire  signed [30:0] sext_ln1118_22_fu_529_p1;
wire  signed [16:0] mul_ln1118_fu_1448_p1;
wire   [7:0] grp_fu_1454_p1;
wire   [20:0] grp_fu_1454_p2;
wire  signed [10:0] mul_ln728_fu_1462_p0;
wire   [8:0] mul_ln728_fu_1462_p1;
wire  signed [15:0] mul_ln1118_4_fu_1469_p0;
wire  signed [30:0] sext_ln1118_31_fu_585_p1;
wire  signed [15:0] mul_ln1118_4_fu_1469_p1;
wire  signed [10:0] grp_fu_1475_p0;
wire  signed [10:0] grp_fu_1475_p1;
wire  signed [10:0] grp_fu_1475_p2;
wire   [20:0] grp_fu_1484_p2;
wire  signed [5:0] grp_fu_1492_p1;
wire  signed [6:0] grp_fu_1498_p0;
wire  signed [13:0] r_V_2_fu_814_p1;
wire  signed [6:0] grp_fu_1498_p1;
wire  signed [8:0] grp_fu_1498_p2;
wire  signed [5:0] grp_fu_1512_p1;
wire  signed [6:0] grp_fu_1531_p0;
wire  signed [13:0] r_V_17_fu_1220_p1;
wire  signed [6:0] grp_fu_1531_p1;
wire  signed [6:0] grp_fu_1540_p0;
wire  signed [13:0] r_V_22_fu_1268_p1;
wire  signed [6:0] grp_fu_1540_p1;
wire  signed [20:0] grp_fu_1554_p2;
wire  signed [20:0] grp_fu_1576_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to12;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 x_V_preg = 176'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_251_in_V),
    .ap_return(grp_generic_sincos_11_6_s_fu_251_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_251_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_256(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_256_in_V),
    .ap_return(grp_generic_sincos_11_6_s_fu_256_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_256_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln_reg_1657),
    .ap_return(grp_generic_sincos_11_6_s_fu_261_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_261_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_266(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_266_in_V),
    .ap_return(grp_generic_sincos_11_6_s_fu_266_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_266_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1688),
    .ap_return(grp_generic_sincos_11_6_s_fu_271_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_271_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_276_in_V),
    .ap_return(grp_generic_sincos_11_6_s_fu_276_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_276_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_281(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_14_reg_1703),
    .ap_return(grp_generic_sincos_11_6_s_fu_281_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_281_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_1_reg_1708),
    .ap_return(grp_generic_sincos_11_6_s_fu_286_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_286_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_291(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_2_reg_1713),
    .ap_return(grp_generic_sincos_11_6_s_fu_291_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_291_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_s_reg_1585_pp0_iter2_reg),
    .ap_return(grp_generic_sincos_11_6_s_fu_296_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_296_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_301(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_4_reg_1718),
    .ap_return(grp_generic_sincos_11_6_s_fu_301_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_301_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_306(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_1_reg_1606_pp0_iter2_reg),
    .ap_return(grp_generic_sincos_11_6_s_fu_306_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_306_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_311(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_8_reg_1728),
    .ap_return(grp_generic_sincos_11_6_s_fu_311_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_311_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_316(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_316_in_V),
    .ap_return(grp_generic_sincos_11_6_s_fu_316_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_316_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_321(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_321_in_V),
    .ap_return(grp_generic_sincos_11_6_s_fu_321_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_321_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_326(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_13_reg_1738),
    .ap_return(grp_generic_sincos_11_6_s_fu_326_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_326_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_331(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_331_in_V),
    .ap_return(grp_generic_sincos_11_6_s_fu_331_ap_return),
    .ap_ce(grp_generic_sincos_11_6_s_fu_331_ap_ce)
);

myproject_mul_mul_11s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_11s_11s_21_1_1_U7(
    .din0(mul_ln700_2_fu_1407_p0),
    .din1(mul_ln700_2_fu_1407_p1),
    .dout(mul_ln700_2_fu_1407_p2)
);

myproject_mul_mul_11s_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_11s_8ns_16_1_1_U8(
    .din0(mul_ln700_4_fu_1413_p0),
    .din1(mul_ln700_4_fu_1413_p1),
    .dout(mul_ln700_4_fu_1413_p2)
);

myproject_mac_muladd_11s_6ns_12ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_11s_6ns_12ns_16_1_1_U9(
    .din0(grp_fu_1419_p0),
    .din1(grp_fu_1419_p1),
    .din2(grp_fu_1419_p2),
    .dout(grp_fu_1419_p3)
);

myproject_mac_muladd_11s_6s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_11s_6s_16ns_16_1_1_U10(
    .din0(grp_fu_1427_p0),
    .din1(grp_fu_1427_p1),
    .din2(lhs_V_1_fu_407_p3),
    .dout(grp_fu_1427_p3)
);

myproject_mul_mul_11s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_11s_11s_21_1_1_U11(
    .din0(mul_ln1192_fu_1436_p0),
    .din1(mul_ln1192_fu_1436_p1),
    .dout(mul_ln1192_fu_1436_p2)
);

myproject_mul_mul_11s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_11s_11s_16_1_1_U12(
    .din0(mul_ln1192_7_fu_1442_p0),
    .din1(mul_ln1192_7_fu_1442_p1),
    .dout(mul_ln1192_7_fu_1442_p2)
);

myproject_mul_mul_17s_17s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_17s_17s_31_1_1_U13(
    .din0(mul_ln1118_fu_1448_p0),
    .din1(mul_ln1118_fu_1448_p1),
    .dout(mul_ln1118_fu_1448_p2)
);

myproject_mac_muladd_21s_8ns_21ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
myproject_mac_muladd_21s_8ns_21ns_21_1_1_U14(
    .din0(mul_ln700_2_reg_1642),
    .din1(grp_fu_1454_p1),
    .din2(grp_fu_1454_p2),
    .dout(grp_fu_1454_p3)
);

myproject_mul_mul_11s_9ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_11s_9ns_16_1_1_U15(
    .din0(mul_ln728_fu_1462_p0),
    .din1(mul_ln728_fu_1462_p1),
    .dout(mul_ln728_fu_1462_p2)
);

myproject_mul_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_16s_16s_31_1_1_U16(
    .din0(mul_ln1118_4_fu_1469_p0),
    .din1(mul_ln1118_4_fu_1469_p1),
    .dout(mul_ln1118_4_fu_1469_p2)
);

myproject_mac_muladd_11s_11s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_11s_11s_11s_16_1_1_U17(
    .din0(grp_fu_1475_p0),
    .din1(grp_fu_1475_p1),
    .din2(grp_fu_1475_p2),
    .dout(grp_fu_1475_p3)
);

myproject_mac_muladd_21s_11s_21ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
myproject_mac_muladd_21s_11s_21ns_21_1_1_U18(
    .din0(mul_ln1192_reg_1662),
    .din1(p_Val2_s_reg_1585_pp0_iter1_reg),
    .din2(grp_fu_1484_p2),
    .dout(grp_fu_1484_p3)
);

myproject_am_addmul_11s_6s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
myproject_am_addmul_11s_6s_24_1_1_U19(
    .din0(p_Val2_s_reg_1585_pp0_iter9_reg),
    .din1(grp_fu_1492_p1),
    .dout(grp_fu_1492_p2)
);

myproject_mac_muladd_7s_7s_9s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_7s_7s_9s_14_1_1_U20(
    .din0(grp_fu_1498_p0),
    .din1(grp_fu_1498_p1),
    .din2(grp_fu_1498_p2),
    .dout(grp_fu_1498_p3)
);

myproject_mul_mul_24s_14s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_24s_14s_36_1_1_U21(
    .din0(ret_V_1_fu_902_p2),
    .din1(ret_V_3_reg_1775),
    .dout(mul_ln700_fu_1506_p2)
);

myproject_am_addmul_7s_6s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
myproject_am_addmul_7s_6s_8s_16_1_1_U22(
    .din0(grp_generic_sincos_11_6_s_fu_301_ap_return),
    .din1(grp_fu_1512_p1),
    .din2(ret_V_8_fu_941_p2),
    .dout(grp_fu_1512_p3)
);

myproject_ama_addmulsub_15s_11s_14s_25s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
myproject_ama_addmulsub_15s_11s_14s_25s_26_1_1_U23(
    .din0(shl_ln1118_5_fu_1011_p3),
    .din1(p_Val2_5_reg_1623_pp0_iter10_reg),
    .din2(ret_V_13_reg_1780),
    .din3(lhs_V_4_fu_1025_p3),
    .dout(grp_fu_1520_p4)
);

myproject_mac_muladd_7s_7s_17s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_7s_7s_17s_18_1_1_U24(
    .din0(grp_fu_1531_p0),
    .din1(grp_fu_1531_p1),
    .din2(lhs_V_6_fu_1224_p3),
    .dout(grp_fu_1531_p3)
);

myproject_mac_muladd_7s_7s_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_7s_7s_13s_14_1_1_U25(
    .din0(grp_fu_1540_p0),
    .din1(grp_fu_1540_p1),
    .din2(lhs_V_7_fu_1271_p3),
    .dout(grp_fu_1540_p3)
);

myproject_mul_mul_16s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_16s_12s_28_1_1_U26(
    .din0(r_V_4_reg_1821),
    .din1(add_ln1192_9_reg_1826),
    .dout(r_V_6_fu_1548_p2)
);

myproject_mac_muladd_18s_11s_21s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_18s_11s_21s_26_1_1_U27(
    .din0(ret_V_20_reg_1846),
    .din1(add_ln1192_21_reg_1841),
    .din2(grp_fu_1554_p2),
    .dout(grp_fu_1554_p3)
);

myproject_mul_mul_14s_9s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_14s_9s_23_1_1_U28(
    .din0(ret_V_22_reg_1851),
    .din1(ret_V_26_fu_1355_p2),
    .dout(r_V_25_fu_1563_p2)
);

myproject_mul_mul_28s_7s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_28s_7s_31_1_1_U29(
    .din0(r_V_6_reg_1866),
    .din1(outsin_V_6_reg_1831_pp0_iter12_reg),
    .dout(mul_ln1192_2_fu_1569_p2)
);

myproject_mac_muladd_23s_7s_21s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_23s_7s_21s_26_1_1_U30(
    .din0(r_V_25_reg_1876),
    .din1(grp_generic_sincos_11_6_s_fu_331_ap_return),
    .din2(grp_fu_1576_p2),
    .dout(grp_fu_1576_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 176'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_21_reg_1841 <= add_ln1192_21_fu_1205_p2;
        add_ln1192_9_reg_1826 <= add_ln1192_9_fu_985_p2;
        add_ln1192_reg_1811 <= add_ln1192_fu_928_p2;
        mul_ln700_reg_1806 <= mul_ln700_fu_1506_p2;
        outsin_V_10_reg_1790 <= grp_generic_sincos_11_6_s_fu_271_ap_return;
        outsin_V_13_reg_1764 <= grp_generic_sincos_11_6_s_fu_256_ap_return;
        outsin_V_13_reg_1764_pp0_iter10_reg <= outsin_V_13_reg_1764;
        outsin_V_18_reg_1816 <= grp_generic_sincos_11_6_s_fu_291_ap_return;
        outsin_V_22_reg_1796 <= grp_generic_sincos_11_6_s_fu_276_ap_return;
        outsin_V_24_reg_1801 <= grp_generic_sincos_11_6_s_fu_281_ap_return;
        outsin_V_5_reg_1758 <= grp_generic_sincos_11_6_s_fu_251_ap_return;
        outsin_V_5_reg_1758_pp0_iter10_reg <= outsin_V_5_reg_1758;
        outsin_V_6_reg_1831 <= grp_generic_sincos_11_6_s_fu_306_ap_return;
        outsin_V_6_reg_1831_pp0_iter12_reg <= outsin_V_6_reg_1831;
        p_Val2_13_reg_1596_pp0_iter2_reg <= p_Val2_13_reg_1596_pp0_iter1_reg;
        p_Val2_1_reg_1606_pp0_iter10_reg <= p_Val2_1_reg_1606_pp0_iter9_reg;
        p_Val2_1_reg_1606_pp0_iter2_reg <= p_Val2_1_reg_1606_pp0_iter1_reg;
        p_Val2_1_reg_1606_pp0_iter3_reg <= p_Val2_1_reg_1606_pp0_iter2_reg;
        p_Val2_1_reg_1606_pp0_iter4_reg <= p_Val2_1_reg_1606_pp0_iter3_reg;
        p_Val2_1_reg_1606_pp0_iter5_reg <= p_Val2_1_reg_1606_pp0_iter4_reg;
        p_Val2_1_reg_1606_pp0_iter6_reg <= p_Val2_1_reg_1606_pp0_iter5_reg;
        p_Val2_1_reg_1606_pp0_iter7_reg <= p_Val2_1_reg_1606_pp0_iter6_reg;
        p_Val2_1_reg_1606_pp0_iter8_reg <= p_Val2_1_reg_1606_pp0_iter7_reg;
        p_Val2_1_reg_1606_pp0_iter9_reg <= p_Val2_1_reg_1606_pp0_iter8_reg;
        p_Val2_4_reg_1617_pp0_iter10_reg <= p_Val2_4_reg_1617_pp0_iter9_reg;
        p_Val2_4_reg_1617_pp0_iter2_reg <= p_Val2_4_reg_1617_pp0_iter1_reg;
        p_Val2_4_reg_1617_pp0_iter3_reg <= p_Val2_4_reg_1617_pp0_iter2_reg;
        p_Val2_4_reg_1617_pp0_iter4_reg <= p_Val2_4_reg_1617_pp0_iter3_reg;
        p_Val2_4_reg_1617_pp0_iter5_reg <= p_Val2_4_reg_1617_pp0_iter4_reg;
        p_Val2_4_reg_1617_pp0_iter6_reg <= p_Val2_4_reg_1617_pp0_iter5_reg;
        p_Val2_4_reg_1617_pp0_iter7_reg <= p_Val2_4_reg_1617_pp0_iter6_reg;
        p_Val2_4_reg_1617_pp0_iter8_reg <= p_Val2_4_reg_1617_pp0_iter7_reg;
        p_Val2_4_reg_1617_pp0_iter9_reg <= p_Val2_4_reg_1617_pp0_iter8_reg;
        p_Val2_5_reg_1623_pp0_iter10_reg <= p_Val2_5_reg_1623_pp0_iter9_reg;
        p_Val2_5_reg_1623_pp0_iter2_reg <= p_Val2_5_reg_1623_pp0_iter1_reg;
        p_Val2_5_reg_1623_pp0_iter3_reg <= p_Val2_5_reg_1623_pp0_iter2_reg;
        p_Val2_5_reg_1623_pp0_iter4_reg <= p_Val2_5_reg_1623_pp0_iter3_reg;
        p_Val2_5_reg_1623_pp0_iter5_reg <= p_Val2_5_reg_1623_pp0_iter4_reg;
        p_Val2_5_reg_1623_pp0_iter6_reg <= p_Val2_5_reg_1623_pp0_iter5_reg;
        p_Val2_5_reg_1623_pp0_iter7_reg <= p_Val2_5_reg_1623_pp0_iter6_reg;
        p_Val2_5_reg_1623_pp0_iter8_reg <= p_Val2_5_reg_1623_pp0_iter7_reg;
        p_Val2_5_reg_1623_pp0_iter9_reg <= p_Val2_5_reg_1623_pp0_iter8_reg;
        p_Val2_s_reg_1585_pp0_iter2_reg <= p_Val2_s_reg_1585_pp0_iter1_reg;
        p_Val2_s_reg_1585_pp0_iter3_reg <= p_Val2_s_reg_1585_pp0_iter2_reg;
        p_Val2_s_reg_1585_pp0_iter4_reg <= p_Val2_s_reg_1585_pp0_iter3_reg;
        p_Val2_s_reg_1585_pp0_iter5_reg <= p_Val2_s_reg_1585_pp0_iter4_reg;
        p_Val2_s_reg_1585_pp0_iter6_reg <= p_Val2_s_reg_1585_pp0_iter5_reg;
        p_Val2_s_reg_1585_pp0_iter7_reg <= p_Val2_s_reg_1585_pp0_iter6_reg;
        p_Val2_s_reg_1585_pp0_iter8_reg <= p_Val2_s_reg_1585_pp0_iter7_reg;
        p_Val2_s_reg_1585_pp0_iter9_reg <= p_Val2_s_reg_1585_pp0_iter8_reg;
        r_V_25_reg_1876 <= r_V_25_fu_1563_p2;
        r_V_31_reg_1785 <= r_V_31_fu_881_p2;
        r_V_6_reg_1866 <= r_V_6_fu_1548_p2;
        ret_V_13_reg_1780 <= ret_V_13_fu_864_p2;
        ret_V_20_reg_1846 <= ret_V_20_fu_1253_p2;
        ret_V_44_reg_1856 <= ret_V_44_fu_1290_p2;
        sext_ln1118_2_reg_1667_pp0_iter2_reg <= sext_ln1118_2_reg_1667;
        sext_ln1118_2_reg_1667_pp0_iter3_reg <= sext_ln1118_2_reg_1667_pp0_iter2_reg;
        sext_ln1118_2_reg_1667_pp0_iter4_reg <= sext_ln1118_2_reg_1667_pp0_iter3_reg;
        sext_ln1118_2_reg_1667_pp0_iter5_reg <= sext_ln1118_2_reg_1667_pp0_iter4_reg;
        sext_ln1118_2_reg_1667_pp0_iter6_reg <= sext_ln1118_2_reg_1667_pp0_iter5_reg;
        sext_ln1118_2_reg_1667_pp0_iter7_reg <= sext_ln1118_2_reg_1667_pp0_iter6_reg;
        sext_ln1118_2_reg_1667_pp0_iter8_reg <= sext_ln1118_2_reg_1667_pp0_iter7_reg;
        sext_ln1118_2_reg_1667_pp0_iter9_reg <= sext_ln1118_2_reg_1667_pp0_iter8_reg;
        trunc_ln708_10_reg_1871 <= {{grp_fu_1554_p3[25:15]}};
        trunc_ln708_13_reg_1738 <= {{r_V_41_fu_779_p2[30:20]}};
        trunc_ln708_1_reg_1708 <= {{grp_fu_1484_p3[20:10]}};
        trunc_ln708_2_reg_1713 <= {{ret_V_31_fu_670_p2[15:5]}};
        trunc_ln708_3_reg_1861 <= {{ret_V_32_fu_1315_p2[35:25]}};
        trunc_ln708_4_reg_1718 <= {{ret_V_33_fu_704_p2[15:5]}};
        trunc_ln708_8_reg_1728 <= {{r_V_35_fu_739_p2[30:20]}};
        trunc_ln708_9_reg_1836 <= {{ret_V_37_fu_1129_p2[25:15]}};
        trunc_ln708_9_reg_1836_pp0_iter12_reg <= trunc_ln708_9_reg_1836;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1118_4_reg_1698 <= mul_ln1118_4_fu_1469_p2;
        mul_ln1118_reg_1683 <= mul_ln1118_fu_1448_p2;
        mul_ln1192_7_reg_1672 <= mul_ln1192_7_fu_1442_p2;
        mul_ln1192_reg_1662 <= mul_ln1192_fu_1436_p2;
        mul_ln700_2_reg_1642 <= mul_ln700_2_fu_1407_p2;
        mul_ln700_4_reg_1647 <= mul_ln700_4_fu_1413_p2;
        p_Val2_13_reg_1596 <= {{x_V_in_sig[43:33]}};
        p_Val2_13_reg_1596_pp0_iter1_reg <= p_Val2_13_reg_1596;
        p_Val2_1_reg_1606 <= {{x_V_in_sig[164:154]}};
        p_Val2_1_reg_1606_pp0_iter1_reg <= p_Val2_1_reg_1606;
        p_Val2_4_reg_1617 <= {{x_V_in_sig[54:44]}};
        p_Val2_4_reg_1617_pp0_iter1_reg <= p_Val2_4_reg_1617;
        p_Val2_5_reg_1623 <= {{x_V_in_sig[175:165]}};
        p_Val2_5_reg_1623_pp0_iter1_reg <= p_Val2_5_reg_1623;
        p_Val2_s_reg_1585 <= {{x_V_in_sig[32:22]}};
        p_Val2_s_reg_1585_pp0_iter1_reg <= p_Val2_s_reg_1585;
        sext_ln1118_2_reg_1667 <= sext_ln1118_2_fu_426_p1;
        tmp_8_reg_1637 <= {{x_V_in_sig[42:33]}};
        trunc_ln708_14_reg_1703 <= {{grp_fu_1475_p3[15:5]}};
        trunc_ln708_s_reg_1688 <= {{ret_V_38_fu_547_p2[20:10]}};
        trunc_ln_reg_1657 <= {{grp_fu_1427_p3[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        r_V_1_reg_1769 <= grp_fu_1492_p2;
        ret_V_3_reg_1775 <= grp_fu_1498_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        r_V_4_reg_1821 <= grp_fu_1512_p3;
        ret_V_22_reg_1851 <= grp_fu_1540_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_23_reg_1652 <= grp_fu_1419_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to12 = 1'b1;
    end else begin
        ap_idle_pp0_0to12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to12 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp40) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_251_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_251_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp67) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_256_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_256_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp73) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_261_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp99) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_266_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_266_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp102) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_271_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_271_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp107) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_276_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_276_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp111) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_281_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_281_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp113) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_286_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_286_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp114) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_291_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_291_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp115) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_296_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_296_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp116) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_301_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_301_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp118) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_306_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_306_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp120) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_311_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_311_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp122) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_316_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_316_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp125) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_321_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_321_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp128) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_326_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_326_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp163) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_331_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_331_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_12_fu_979_p2 = ($signed(rhs_V_6_fu_934_p1) + $signed(12'd4000));

assign add_ln1192_15_fu_523_p2 = (ret_V_36_fu_517_p2 + 17'd1024);

assign add_ln1192_17_fu_1044_p2 = ($signed(rhs_V_2_fu_1037_p3) + $signed(grp_fu_1520_p4));

assign add_ln1192_18_fu_1083_p2 = ($signed(sext_ln1192_10_fu_1079_p1) + $signed(add_ln1192_17_fu_1044_p2));

assign add_ln1192_19_fu_1123_p2 = ($signed(sext_ln1192_11_fu_1119_p1) + $signed(add_ln1192_18_fu_1083_p2));

assign add_ln1192_21_fu_1205_p2 = ($signed(sext_ln1192_14_fu_1201_p1) + $signed(sext_ln1192_12_fu_1181_p1));

assign add_ln1192_23_fu_1175_p2 = ($signed(sext_ln1118_26_fu_1157_p1) + $signed(sext_ln1118_29_fu_1171_p1));

assign add_ln1192_24_fu_1185_p2 = ($signed(sext_ln1118_28_fu_1161_p1) + $signed(sext_ln1118_25_fu_1145_p1));

assign add_ln1192_25_fu_1195_p2 = ($signed(sext_ln1192_13_fu_1191_p1) + $signed(9'd480));

assign add_ln1192_28_fu_568_p2 = (add_ln1192_32_fu_562_p2 + lhs_V_1_fu_407_p3);

assign add_ln1192_32_fu_562_p2 = ($signed(r_V_s_fu_429_p3) + $signed(16'd63776));

assign add_ln1192_4_fu_664_p2 = (sub_ln1192_fu_634_p2 + sub_ln1192_1_fu_658_p2);

assign add_ln1192_7_fu_436_p2 = ($signed(r_V_s_fu_429_p3) + $signed(16'd65312));

assign add_ln1192_8_fu_686_p2 = ($signed(lhs_V_3_fu_616_p3) + $signed(mul_ln1192_7_reg_1672));

assign add_ln1192_9_fu_985_p2 = ($signed(add_ln1192_12_fu_979_p2) + $signed(sext_ln703_2_fu_975_p1));

assign add_ln1192_fu_928_p2 = (ret_V_30_fu_922_p2 + 12'd125);

assign add_ln1193_fu_897_p2 = ($signed(r_V_1_reg_1769) + $signed(sub_ln1193_1_fu_891_p2));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp102 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp107 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp111 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp113 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp114 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp115 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp116 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp118 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp120 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp122 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp125 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp128 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp163 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp40 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp67 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp73 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp99 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call243 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call247 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call243 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call247 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call243 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call247 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call243 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call247 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call243 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call247 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call99 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call120 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call164 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call176 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call190 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call210 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call225 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call231 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call243 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call247 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call257 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call27 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call43 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call63 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call69 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call78 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call88 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call99 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call243 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call247 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call243 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call247 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call243 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call247 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call243 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call247 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call243 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call247 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call243 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call247 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call243 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call247 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call243 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call247 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1419_p0 = sext_ln703_4_fu_396_p1;

assign grp_fu_1419_p1 = 16'd29;

assign grp_fu_1419_p2 = 16'd1024;

assign grp_fu_1427_p0 = sext_ln728_fu_404_p1;

assign grp_fu_1427_p1 = 16'd65517;

assign grp_fu_1454_p1 = 21'd105;

assign grp_fu_1454_p2 = {{mul_ln700_4_reg_1647}, {5'd0}};

assign grp_fu_1475_p0 = sext_ln728_fu_404_p1;

assign grp_fu_1475_p1 = sext_ln728_fu_404_p1;

assign grp_fu_1475_p2 = 16'd64992;

assign grp_fu_1484_p2 = {{p_Val2_5_reg_1623_pp0_iter1_reg}, {10'd0}};

assign grp_fu_1492_p1 = 12'd4066;

assign grp_fu_1498_p0 = r_V_2_fu_814_p1;

assign grp_fu_1498_p1 = r_V_2_fu_814_p1;

assign grp_fu_1498_p2 = 14'd16224;

assign grp_fu_1512_p1 = 8'd226;

assign grp_fu_1531_p0 = r_V_17_fu_1220_p1;

assign grp_fu_1531_p1 = r_V_17_fu_1220_p1;

assign grp_fu_1540_p0 = r_V_22_fu_1268_p1;

assign grp_fu_1540_p1 = r_V_22_fu_1268_p1;

assign grp_fu_1554_p2 = 26'd66093056;

assign grp_fu_1576_p2 = 26'd66191360;

assign grp_generic_sincos_11_6_s_fu_251_in_V = {{add_ln1192_7_fu_436_p2[15:5]}};

assign grp_generic_sincos_11_6_s_fu_256_in_V = {{add_ln1192_28_fu_568_p2[15:5]}};

assign grp_generic_sincos_11_6_s_fu_266_in_V = {{ret_V_35_fu_723_p2[15:5]}};

assign grp_generic_sincos_11_6_s_fu_276_in_V = $signed(trunc_ln708_11_fu_764_p4);

assign grp_generic_sincos_11_6_s_fu_316_in_V = ($signed(p_Val2_13_reg_1596_pp0_iter2_reg) + $signed(11'd2025));

assign grp_generic_sincos_11_6_s_fu_321_in_V = ($signed(p_Val2_13_reg_1596_pp0_iter2_reg) + $signed(p_Val2_5_reg_1623_pp0_iter2_reg));

assign grp_generic_sincos_11_6_s_fu_331_in_V = ($signed(p_Val2_1_reg_1606_pp0_iter4_reg) + $signed(11'd47));

assign lhs_V_1_fu_407_p3 = {{p_Val2_1_reg_1606}, {5'd0}};

assign lhs_V_3_fu_616_p3 = {{p_Val2_5_reg_1623_pp0_iter1_reg}, {5'd0}};

assign lhs_V_4_fu_1025_p3 = {{r_V_28_fu_1002_p2}, {10'd0}};

assign lhs_V_5_fu_1211_p1 = p_Val2_1_reg_1606_pp0_iter10_reg;

assign lhs_V_6_fu_1224_p3 = {{ret_V_39_fu_1214_p2}, {5'd0}};

assign lhs_V_7_fu_1271_p3 = {{r_V_39_fu_1262_p2}, {5'd0}};

assign lhs_V_8_fu_1283_p1 = $signed(grp_generic_sincos_11_6_s_fu_326_ap_return);

assign mul_ln1118_4_fu_1469_p0 = sext_ln1118_31_fu_585_p1;

assign mul_ln1118_4_fu_1469_p1 = sext_ln1118_31_fu_585_p1;

assign mul_ln1118_fu_1448_p0 = sext_ln1118_22_fu_529_p1;

assign mul_ln1118_fu_1448_p1 = sext_ln1118_22_fu_529_p1;

assign mul_ln1192_7_fu_1442_p0 = sext_ln1118_2_fu_426_p1;

assign mul_ln1192_7_fu_1442_p1 = sext_ln1118_2_fu_426_p1;

assign mul_ln1192_fu_1436_p0 = sext_ln1118_fu_423_p1;

assign mul_ln1192_fu_1436_p1 = sext_ln1118_fu_423_p1;

assign mul_ln700_1_fu_1299_p1 = add_ln1192_reg_1811;

assign mul_ln700_1_fu_1299_p2 = ($signed(mul_ln700_reg_1806) * $signed(mul_ln700_1_fu_1299_p1));

assign mul_ln700_2_fu_1407_p0 = sext_ln1118_27_fu_400_p1;

assign mul_ln700_2_fu_1407_p1 = sext_ln1118_27_fu_400_p1;

assign mul_ln700_4_fu_1413_p0 = sext_ln703_4_fu_396_p1;

assign mul_ln700_4_fu_1413_p1 = 16'd105;

assign mul_ln728_fu_1462_p0 = sext_ln728_fu_404_p1;

assign mul_ln728_fu_1462_p1 = 16'd210;

assign p_Val2_1_fu_356_p4 = {{x_V_in_sig[164:154]}};

assign r_V_17_fu_1220_p0 = grp_generic_sincos_11_6_s_fu_306_ap_return;

assign r_V_17_fu_1220_p1 = r_V_17_fu_1220_p0;

assign r_V_20_fu_1259_p1 = $signed(outsin_V_22_reg_1796);

assign r_V_22_fu_1268_p1 = $signed(outsin_V_13_reg_1764_pp0_iter10_reg);

assign r_V_27_fu_969_p2 = ($signed(sext_ln1118_5_fu_965_p1) + $signed(sext_ln1118_4_fu_955_p1));

assign r_V_28_fu_1002_p2 = ($signed(15'd0) - $signed(sext_ln1118_7_fu_998_p1));

assign r_V_29_fu_832_p2 = ($signed(sext_ln1118_12_fu_828_p1) - $signed(sext_ln1118_9_fu_818_p1));

assign r_V_2_fu_814_p1 = $signed(grp_generic_sincos_11_6_s_fu_261_ap_return);

assign r_V_30_fu_854_p2 = ($signed(sext_ln1118_14_fu_850_p1) - $signed(sext_ln1118_13_fu_838_p1));

assign r_V_31_fu_881_p2 = ($signed(sext_ln1118_15_fu_877_p1) + $signed(sext_ln1118_2_reg_1667_pp0_iter9_reg));

assign r_V_32_fu_1065_p2 = ($signed(sext_ln1118_17_fu_1061_p1) + $signed(sext_ln1118_16_fu_1049_p1));

assign r_V_33_fu_475_p2 = ($signed(sext_ln1118_19_fu_471_p1) + $signed(sext_ln1118_18_fu_460_p1));

assign r_V_34_fu_503_p2 = ($signed(sext_ln1118_21_fu_499_p1) + $signed(sext_ln1118_20_fu_488_p1));

assign r_V_35_fu_739_p2 = ($signed(mul_ln1118_reg_1683) * $signed('h4E));

assign r_V_36_fu_1105_p2 = ($signed(sext_ln1118_24_fu_1101_p1) + $signed(sext_ln1118_23_fu_1089_p1));

assign r_V_38_fu_758_p2 = ($signed(sext_ln1118_30_fu_754_p1) - $signed(sext_ln1118_10_fu_720_p1));

assign r_V_39_fu_1262_p2 = ($signed(8'd0) - $signed(r_V_20_fu_1259_p1));

assign r_V_41_fu_779_p2 = ($signed(mul_ln1118_4_reg_1698) * $signed('h92));

assign r_V_s_fu_429_p3 = {{tmp_8_reg_1637}, {6'd0}};

assign ret_V_13_fu_864_p2 = ($signed(r_V_29_fu_832_p2) + $signed(sext_ln703_3_fu_860_p1));

assign ret_V_1_fu_902_p2 = (add_ln1193_fu_897_p2 + 24'd13312);

assign ret_V_20_fu_1253_p2 = ($signed(ret_V_41_fu_1248_p2) + $signed(18'd258336));

assign ret_V_26_fu_1355_p2 = ($signed(sext_ln703_13_fu_1352_p1) + $signed(9'd7));

assign ret_V_30_fu_922_p2 = ($signed(sext_ln1192_2_fu_918_p1) - $signed(sext_ln1192_1_fu_915_p1));

assign ret_V_31_fu_670_p2 = (add_ln1192_4_fu_664_p2 + 16'd768);

assign ret_V_32_fu_1315_p2 = ($signed(mul_ln700_1_fu_1299_p2) - $signed(sext_ln728_1_fu_1311_p1));

assign ret_V_33_fu_704_p2 = ($signed(sub_ln1192_2_fu_698_p2) + $signed(16'd63936));

assign ret_V_34_fu_1374_p2 = ($signed(mul_ln1192_2_fu_1569_p2) + $signed(31'd2118123520));

assign ret_V_35_fu_723_p2 = ($signed(mul_ln1192_7_reg_1672) + $signed(16'd64384));

assign ret_V_36_fu_517_p2 = ($signed(sext_ln703_5_fu_509_p1) - $signed(sext_ln703_6_fu_513_p1));

assign ret_V_37_fu_1129_p2 = ($signed(add_ln1192_19_fu_1123_p2) + $signed(26'd66420736));

assign ret_V_38_fu_547_p2 = ($signed(rhs_V_5_fu_540_p3) + $signed(grp_fu_1454_p3));

assign ret_V_39_fu_1214_p2 = ($signed(rhs_V_6_fu_934_p1) + $signed(lhs_V_5_fu_1211_p1));

assign ret_V_41_fu_1248_p2 = ($signed(sext_ln728_3_fu_1244_p1) + $signed(grp_fu_1531_p3));

assign ret_V_44_fu_1290_p2 = ($signed(lhs_V_8_fu_1283_p1) - $signed(rhs_V_9_fu_1287_p1));

assign ret_V_8_fu_941_p2 = ($signed(sext_ln703_fu_937_p1) + $signed(8'd212));

assign rhs_V_1_fu_691_p3 = {{p_Val2_13_reg_1596_pp0_iter1_reg}, {5'd0}};

assign rhs_V_2_fu_1037_p3 = {{r_V_31_reg_1785}, {10'd0}};

assign rhs_V_3_fu_1071_p3 = {{r_V_32_fu_1065_p2}, {10'd0}};

assign rhs_V_4_fu_1111_p3 = {{r_V_36_fu_1105_p2}, {10'd0}};

assign rhs_V_5_fu_540_p3 = {{mul_ln728_fu_1462_p2}, {5'd0}};

assign rhs_V_6_fu_934_p1 = p_Val2_5_reg_1623_pp0_iter10_reg;

assign rhs_V_8_fu_1236_p3 = {{grp_generic_sincos_11_6_s_fu_321_ap_return}, {5'd0}};

assign rhs_V_9_fu_1287_p1 = $signed(outsin_V_24_reg_1801);

assign rhs_V_fu_1304_p3 = {{outsin_V_18_reg_1816}, {25'd0}};

assign sext_ln1118_10_fu_720_p1 = p_Val2_5_reg_1623_pp0_iter1_reg;

assign sext_ln1118_12_fu_828_p1 = $signed(shl_ln1118_6_fu_821_p3);

assign sext_ln1118_13_fu_838_p0 = grp_generic_sincos_11_6_s_fu_266_ap_return;

assign sext_ln1118_13_fu_838_p1 = sext_ln1118_13_fu_838_p0;

assign sext_ln1118_14_fu_850_p1 = $signed(shl_ln1118_7_fu_842_p3);

assign sext_ln1118_15_fu_877_p1 = $signed(shl_ln1118_8_fu_870_p3);

assign sext_ln1118_16_fu_1049_p0 = grp_generic_sincos_11_6_s_fu_306_ap_return;

assign sext_ln1118_16_fu_1049_p1 = sext_ln1118_16_fu_1049_p0;

assign sext_ln1118_17_fu_1061_p1 = $signed(shl_ln1118_9_fu_1053_p3);

assign sext_ln1118_18_fu_460_p1 = $signed(shl_ln1118_s_fu_453_p3);

assign sext_ln1118_19_fu_471_p1 = $signed(shl_ln1118_10_fu_464_p3);

assign sext_ln1118_20_fu_488_p1 = $signed(shl_ln1118_11_fu_481_p3);

assign sext_ln1118_21_fu_499_p1 = $signed(shl_ln1118_12_fu_492_p3);

assign sext_ln1118_22_fu_529_p1 = $signed(add_ln1192_15_fu_523_p2);

assign sext_ln1118_23_fu_1089_p0 = grp_generic_sincos_11_6_s_fu_311_ap_return;

assign sext_ln1118_23_fu_1089_p1 = sext_ln1118_23_fu_1089_p0;

assign sext_ln1118_24_fu_1101_p1 = $signed(shl_ln1118_13_fu_1093_p3);

assign sext_ln1118_25_fu_1145_p0 = grp_generic_sincos_11_6_s_fu_316_ap_return;

assign sext_ln1118_25_fu_1145_p1 = sext_ln1118_25_fu_1145_p0;

assign sext_ln1118_26_fu_1157_p1 = $signed(shl_ln1118_14_fu_1149_p3);

assign sext_ln1118_27_fu_400_p1 = p_Val2_1_fu_356_p4;

assign sext_ln1118_28_fu_1161_p1 = outsin_V_10_reg_1790;

assign sext_ln1118_29_fu_1171_p1 = $signed(shl_ln1118_15_fu_1164_p3);

assign sext_ln1118_2_fu_426_p1 = p_Val2_s_reg_1585;

assign sext_ln1118_30_fu_754_p1 = shl_ln1118_1_fu_623_p3;

assign sext_ln1118_31_fu_585_p1 = ret_V_23_reg_1652;

assign sext_ln1118_4_fu_955_p1 = outsin_V_5_reg_1758_pp0_iter10_reg;

assign sext_ln1118_5_fu_965_p1 = $signed(shl_ln_fu_958_p3);

assign sext_ln1118_7_fu_998_p1 = $signed(shl_ln1118_4_fu_991_p3);

assign sext_ln1118_9_fu_818_p1 = p_Val2_5_reg_1623_pp0_iter9_reg;

assign sext_ln1118_fu_423_p1 = p_Val2_4_reg_1617;

assign sext_ln1192_10_fu_1079_p1 = $signed(rhs_V_3_fu_1071_p3);

assign sext_ln1192_11_fu_1119_p1 = $signed(rhs_V_4_fu_1111_p3);

assign sext_ln1192_12_fu_1181_p1 = $signed(add_ln1192_23_fu_1175_p2);

assign sext_ln1192_13_fu_1191_p1 = $signed(add_ln1192_24_fu_1185_p2);

assign sext_ln1192_14_fu_1201_p1 = $signed(add_ln1192_25_fu_1195_p2);

assign sext_ln1192_1_fu_915_p1 = p_Val2_4_reg_1617_pp0_iter10_reg;

assign sext_ln1192_2_fu_918_p1 = $signed(grp_generic_sincos_11_6_s_fu_286_ap_return);

assign sext_ln1192_3_fu_630_p1 = shl_ln1118_1_fu_623_p3;

assign sext_ln1192_4_fu_654_p1 = $signed(shl_ln1118_3_fu_647_p3);

assign sext_ln703_13_fu_1352_p1 = $signed(ret_V_44_reg_1856);

assign sext_ln703_2_fu_975_p1 = $signed(r_V_27_fu_969_p2);

assign sext_ln703_3_fu_860_p1 = $signed(r_V_30_fu_854_p2);

assign sext_ln703_4_fu_396_p1 = p_Val2_1_fu_356_p4;

assign sext_ln703_5_fu_509_p1 = $signed(r_V_33_fu_475_p2);

assign sext_ln703_6_fu_513_p1 = $signed(r_V_34_fu_503_p2);

assign sext_ln703_fu_937_p1 = $signed(grp_generic_sincos_11_6_s_fu_296_ap_return);

assign sext_ln728_1_fu_1311_p1 = $signed(rhs_V_fu_1304_p3);

assign sext_ln728_3_fu_1244_p1 = $signed(rhs_V_8_fu_1236_p3);

assign sext_ln728_fu_404_p1 = p_Val2_13_reg_1596;

assign shl_ln1118_10_fu_464_p3 = {{p_Val2_1_reg_1606}, {2'd0}};

assign shl_ln1118_11_fu_481_p3 = {{p_Val2_13_reg_1596}, {4'd0}};

assign shl_ln1118_12_fu_492_p3 = {{p_Val2_13_reg_1596}, {2'd0}};

assign shl_ln1118_13_fu_1093_p1 = grp_generic_sincos_11_6_s_fu_311_ap_return;

assign shl_ln1118_13_fu_1093_p3 = {{shl_ln1118_13_fu_1093_p1}, {4'd0}};

assign shl_ln1118_14_fu_1149_p1 = grp_generic_sincos_11_6_s_fu_316_ap_return;

assign shl_ln1118_14_fu_1149_p3 = {{shl_ln1118_14_fu_1149_p1}, {2'd0}};

assign shl_ln1118_15_fu_1164_p3 = {{outsin_V_10_reg_1790}, {2'd0}};

assign shl_ln1118_1_fu_623_p3 = {{p_Val2_5_reg_1623_pp0_iter1_reg}, {3'd0}};

assign shl_ln1118_2_fu_640_p3 = {{p_Val2_s_reg_1585_pp0_iter1_reg}, {5'd0}};

assign shl_ln1118_3_fu_647_p3 = {{p_Val2_s_reg_1585_pp0_iter1_reg}, {3'd0}};

assign shl_ln1118_4_fu_991_p3 = {{p_Val2_1_reg_1606_pp0_iter10_reg}, {3'd0}};

assign shl_ln1118_5_fu_1011_p3 = {{p_Val2_5_reg_1623_pp0_iter10_reg}, {4'd0}};

assign shl_ln1118_6_fu_821_p3 = {{p_Val2_5_reg_1623_pp0_iter9_reg}, {2'd0}};

assign shl_ln1118_7_fu_842_p1 = grp_generic_sincos_11_6_s_fu_266_ap_return;

assign shl_ln1118_7_fu_842_p3 = {{shl_ln1118_7_fu_842_p1}, {2'd0}};

assign shl_ln1118_8_fu_870_p3 = {{p_Val2_s_reg_1585_pp0_iter9_reg}, {4'd0}};

assign shl_ln1118_9_fu_1053_p1 = grp_generic_sincos_11_6_s_fu_306_ap_return;

assign shl_ln1118_9_fu_1053_p3 = {{shl_ln1118_9_fu_1053_p1}, {4'd0}};

assign shl_ln1118_s_fu_453_p3 = {{p_Val2_1_reg_1606}, {4'd0}};

assign shl_ln1193_fu_886_p2 = r_V_1_reg_1769 << 24'd2;

assign shl_ln_fu_958_p3 = {{outsin_V_5_reg_1758_pp0_iter10_reg}, {3'd0}};

assign sub_ln1192_1_fu_658_p2 = ($signed(shl_ln1118_2_fu_640_p3) - $signed(sext_ln1192_4_fu_654_p1));

assign sub_ln1192_2_fu_698_p2 = (add_ln1192_8_fu_686_p2 - rhs_V_1_fu_691_p3);

assign sub_ln1192_fu_634_p2 = ($signed(sext_ln1192_3_fu_630_p1) - $signed(lhs_V_3_fu_616_p3));

assign sub_ln1193_1_fu_891_p2 = (24'd0 - shl_ln1193_fu_886_p2);

assign trunc_ln708_11_fu_764_p4 = {{r_V_38_fu_758_p2[14:5]}};

assign y_0_V = trunc_ln708_3_reg_1861;

assign y_1_V = {{ret_V_34_fu_1374_p2[30:20]}};

assign y_2_V = trunc_ln708_9_reg_1836_pp0_iter12_reg;

assign y_3_V = trunc_ln708_10_reg_1871;

assign y_4_V = {{grp_fu_1576_p3[25:15]}};

endmodule //myproject
