// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module convulution1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        input_0_address1,
        input_0_ce1,
        input_0_q1,
        weights_0_address0,
        weights_0_ce0,
        weights_0_q0,
        weights_0_address1,
        weights_0_ce1,
        weights_0_q1,
        bias_address0,
        bias_ce0,
        bias_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_pp0_stage0 = 15'd2;
parameter    ap_ST_fsm_pp0_stage1 = 15'd4;
parameter    ap_ST_fsm_pp0_stage2 = 15'd8;
parameter    ap_ST_fsm_pp0_stage3 = 15'd16;
parameter    ap_ST_fsm_pp0_stage4 = 15'd32;
parameter    ap_ST_fsm_pp0_stage5 = 15'd64;
parameter    ap_ST_fsm_pp0_stage6 = 15'd128;
parameter    ap_ST_fsm_pp0_stage7 = 15'd256;
parameter    ap_ST_fsm_pp0_stage8 = 15'd512;
parameter    ap_ST_fsm_pp0_stage9 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 15'd8192;
parameter    ap_ST_fsm_state140 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_0_address0;
output   input_0_ce0;
input  [31:0] input_0_q0;
output  [9:0] input_0_address1;
output   input_0_ce1;
input  [31:0] input_0_q1;
output  [7:0] weights_0_address0;
output   weights_0_ce0;
input  [31:0] weights_0_q0;
output  [7:0] weights_0_address1;
output   weights_0_ce1;
input  [31:0] weights_0_q1;
output  [2:0] bias_address0;
output   bias_ce0;
input  [31:0] bias_q0;
output  [12:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [31:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] input_0_address0;
reg input_0_ce0;
reg[9:0] input_0_address1;
reg input_0_ce1;
reg[7:0] weights_0_address0;
reg weights_0_ce0;
reg[7:0] weights_0_address1;
reg weights_0_ce1;
reg bias_ce0;
reg output_r_ce0;
reg output_r_we0;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [12:0] indvar_flatten1_reg_570;
reg   [2:0] co_reg_581;
reg   [9:0] indvar_flatten_reg_592;
reg   [4:0] h_reg_603;
reg   [4:0] w_reg_615;
reg   [31:0] reg_643;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state17_pp0_stage2_iter1;
wire    ap_block_state30_pp0_stage2_iter2;
wire    ap_block_state43_pp0_stage2_iter3;
wire    ap_block_state56_pp0_stage2_iter4;
wire    ap_block_state69_pp0_stage2_iter5;
wire    ap_block_state82_pp0_stage2_iter6;
wire    ap_block_state95_pp0_stage2_iter7;
wire    ap_block_state108_pp0_stage2_iter8;
wire    ap_block_state121_pp0_stage2_iter9;
wire    ap_block_state134_pp0_stage2_iter10;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] exitcond_flatten1_reg_1634;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state21_pp0_stage6_iter1;
wire    ap_block_state34_pp0_stage6_iter2;
wire    ap_block_state47_pp0_stage6_iter3;
wire    ap_block_state60_pp0_stage6_iter4;
wire    ap_block_state73_pp0_stage6_iter5;
wire    ap_block_state86_pp0_stage6_iter6;
wire    ap_block_state99_pp0_stage6_iter7;
wire    ap_block_state112_pp0_stage6_iter8;
wire    ap_block_state125_pp0_stage6_iter9;
wire    ap_block_state138_pp0_stage6_iter10;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_state25_pp0_stage10_iter1;
wire    ap_block_state38_pp0_stage10_iter2;
wire    ap_block_state51_pp0_stage10_iter3;
wire    ap_block_state64_pp0_stage10_iter4;
wire    ap_block_state77_pp0_stage10_iter5;
wire    ap_block_state90_pp0_stage10_iter6;
wire    ap_block_state103_pp0_stage10_iter7;
wire    ap_block_state116_pp0_stage10_iter8;
wire    ap_block_state129_pp0_stage10_iter9;
wire    ap_block_pp0_stage10_11001;
reg   [31:0] reg_649;
reg   [31:0] reg_655;
reg   [31:0] reg_661;
reg   [31:0] reg_667;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state18_pp0_stage3_iter1;
wire    ap_block_state31_pp0_stage3_iter2;
wire    ap_block_state44_pp0_stage3_iter3;
wire    ap_block_state57_pp0_stage3_iter4;
wire    ap_block_state70_pp0_stage3_iter5;
wire    ap_block_state83_pp0_stage3_iter6;
wire    ap_block_state96_pp0_stage3_iter7;
wire    ap_block_state109_pp0_stage3_iter8;
wire    ap_block_state122_pp0_stage3_iter9;
wire    ap_block_state135_pp0_stage3_iter10;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state22_pp0_stage7_iter1;
wire    ap_block_state35_pp0_stage7_iter2;
wire    ap_block_state48_pp0_stage7_iter3;
wire    ap_block_state61_pp0_stage7_iter4;
wire    ap_block_state74_pp0_stage7_iter5;
wire    ap_block_state87_pp0_stage7_iter6;
wire    ap_block_state100_pp0_stage7_iter7;
wire    ap_block_state113_pp0_stage7_iter8;
wire    ap_block_state126_pp0_stage7_iter9;
wire    ap_block_state139_pp0_stage7_iter10;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_state26_pp0_stage11_iter1;
wire    ap_block_state39_pp0_stage11_iter2;
wire    ap_block_state52_pp0_stage11_iter3;
wire    ap_block_state65_pp0_stage11_iter4;
wire    ap_block_state78_pp0_stage11_iter5;
wire    ap_block_state91_pp0_stage11_iter6;
wire    ap_block_state104_pp0_stage11_iter7;
wire    ap_block_state117_pp0_stage11_iter8;
wire    ap_block_state130_pp0_stage11_iter9;
wire    ap_block_pp0_stage11_11001;
reg   [31:0] reg_672;
reg   [31:0] reg_677;
reg   [31:0] reg_682;
reg   [31:0] reg_687;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state19_pp0_stage4_iter1;
wire    ap_block_state32_pp0_stage4_iter2;
wire    ap_block_state45_pp0_stage4_iter3;
wire    ap_block_state58_pp0_stage4_iter4;
wire    ap_block_state71_pp0_stage4_iter5;
wire    ap_block_state84_pp0_stage4_iter6;
wire    ap_block_state97_pp0_stage4_iter7;
wire    ap_block_state110_pp0_stage4_iter8;
wire    ap_block_state123_pp0_stage4_iter9;
wire    ap_block_state136_pp0_stage4_iter10;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_state23_pp0_stage8_iter1;
wire    ap_block_state36_pp0_stage8_iter2;
wire    ap_block_state49_pp0_stage8_iter3;
wire    ap_block_state62_pp0_stage8_iter4;
wire    ap_block_state75_pp0_stage8_iter5;
wire    ap_block_state88_pp0_stage8_iter6;
wire    ap_block_state101_pp0_stage8_iter7;
wire    ap_block_state114_pp0_stage8_iter8;
wire    ap_block_state127_pp0_stage8_iter9;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_state27_pp0_stage12_iter1;
wire    ap_block_state40_pp0_stage12_iter2;
wire    ap_block_state53_pp0_stage12_iter3;
wire    ap_block_state66_pp0_stage12_iter4;
wire    ap_block_state79_pp0_stage12_iter5;
wire    ap_block_state92_pp0_stage12_iter6;
wire    ap_block_state105_pp0_stage12_iter7;
wire    ap_block_state118_pp0_stage12_iter8;
wire    ap_block_state131_pp0_stage12_iter9;
wire    ap_block_pp0_stage12_11001;
reg   [31:0] reg_692;
reg   [31:0] reg_697;
reg   [31:0] reg_702;
reg   [31:0] reg_707;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state20_pp0_stage5_iter1;
wire    ap_block_state33_pp0_stage5_iter2;
wire    ap_block_state46_pp0_stage5_iter3;
wire    ap_block_state59_pp0_stage5_iter4;
wire    ap_block_state72_pp0_stage5_iter5;
wire    ap_block_state85_pp0_stage5_iter6;
wire    ap_block_state98_pp0_stage5_iter7;
wire    ap_block_state111_pp0_stage5_iter8;
wire    ap_block_state124_pp0_stage5_iter9;
wire    ap_block_state137_pp0_stage5_iter10;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_state24_pp0_stage9_iter1;
wire    ap_block_state37_pp0_stage9_iter2;
wire    ap_block_state50_pp0_stage9_iter3;
wire    ap_block_state63_pp0_stage9_iter4;
wire    ap_block_state76_pp0_stage9_iter5;
wire    ap_block_state89_pp0_stage9_iter6;
wire    ap_block_state102_pp0_stage9_iter7;
wire    ap_block_state115_pp0_stage9_iter8;
wire    ap_block_state128_pp0_stage9_iter9;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state15_pp0_stage0_iter1;
wire    ap_block_state28_pp0_stage0_iter2;
wire    ap_block_state41_pp0_stage0_iter3;
wire    ap_block_state54_pp0_stage0_iter4;
wire    ap_block_state67_pp0_stage0_iter5;
wire    ap_block_state80_pp0_stage0_iter6;
wire    ap_block_state93_pp0_stage0_iter7;
wire    ap_block_state106_pp0_stage0_iter8;
wire    ap_block_state119_pp0_stage0_iter9;
wire    ap_block_state132_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_712;
reg   [31:0] reg_717;
reg   [31:0] reg_722;
wire   [31:0] grp_fu_626_p2;
reg   [31:0] reg_727;
reg   [0:0] exitcond_flatten1_reg_1634_pp0_iter1_reg;
reg   [31:0] reg_732;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] reg_737;
reg   [0:0] exitcond_flatten1_reg_1634_pp0_iter2_reg;
reg   [31:0] reg_742;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] exitcond_flatten1_reg_1634_pp0_iter3_reg;
reg   [31:0] reg_747;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] exitcond_flatten1_reg_1634_pp0_iter4_reg;
reg   [31:0] reg_752;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter5;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state16_pp0_stage1_iter1;
wire    ap_block_state29_pp0_stage1_iter2;
wire    ap_block_state42_pp0_stage1_iter3;
wire    ap_block_state55_pp0_stage1_iter4;
wire    ap_block_state68_pp0_stage1_iter5;
wire    ap_block_state81_pp0_stage1_iter6;
wire    ap_block_state94_pp0_stage1_iter7;
wire    ap_block_state107_pp0_stage1_iter8;
wire    ap_block_state120_pp0_stage1_iter9;
wire    ap_block_state133_pp0_stage1_iter10;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] exitcond_flatten1_reg_1634_pp0_iter5_reg;
wire   [31:0] grp_fu_631_p2;
reg   [31:0] reg_757;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] exitcond_flatten1_reg_1634_pp0_iter6_reg;
reg   [31:0] reg_762;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter10;
reg   [0:0] exitcond_flatten1_reg_1634_pp0_iter10_reg;
reg   [31:0] reg_768;
reg   [0:0] exitcond_flatten1_reg_1634_pp0_iter7_reg;
reg   [31:0] reg_773;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] exitcond_flatten1_reg_1634_pp0_iter8_reg;
reg   [31:0] reg_778;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] exitcond_flatten1_reg_1634_pp0_iter9_reg;
reg   [31:0] reg_783;
wire   [0:0] exitcond_flatten1_fu_788_p2;
wire   [12:0] indvar_flatten_next1_fu_794_p2;
reg   [12:0] indvar_flatten_next1_reg_1638;
wire   [0:0] exitcond_flatten_fu_806_p2;
reg   [0:0] exitcond_flatten_reg_1643;
wire   [2:0] tmp_mid2_v_fu_812_p3;
reg   [2:0] tmp_mid2_v_reg_1653;
reg   [2:0] tmp_mid2_v_reg_1653_pp0_iter1_reg;
reg   [2:0] tmp_mid2_v_reg_1653_pp0_iter2_reg;
reg   [2:0] tmp_mid2_v_reg_1653_pp0_iter3_reg;
reg   [2:0] tmp_mid2_v_reg_1653_pp0_iter4_reg;
reg   [2:0] tmp_mid2_v_reg_1653_pp0_iter5_reg;
reg   [2:0] tmp_mid2_v_reg_1653_pp0_iter6_reg;
reg   [2:0] tmp_mid2_v_reg_1653_pp0_iter7_reg;
reg   [2:0] tmp_mid2_v_reg_1653_pp0_iter8_reg;
reg   [2:0] tmp_mid2_v_reg_1653_pp0_iter9_reg;
reg   [2:0] tmp_mid2_v_reg_1653_pp0_iter10_reg;
wire   [8:0] tmp_fu_824_p2;
reg   [8:0] tmp_reg_1661;
wire   [7:0] tmp_42_fu_830_p1;
reg   [7:0] tmp_42_reg_1666;
wire   [0:0] exitcond2_mid_fu_846_p2;
reg   [0:0] exitcond2_mid_reg_1694;
wire   [4:0] w_mid2_fu_858_p3;
reg   [4:0] w_mid2_reg_1703;
reg   [4:0] w_mid2_reg_1703_pp0_iter1_reg;
reg   [4:0] w_mid2_reg_1703_pp0_iter2_reg;
reg   [4:0] w_mid2_reg_1703_pp0_iter3_reg;
reg   [4:0] w_mid2_reg_1703_pp0_iter4_reg;
reg   [4:0] w_mid2_reg_1703_pp0_iter5_reg;
reg   [4:0] w_mid2_reg_1703_pp0_iter6_reg;
reg   [4:0] w_mid2_reg_1703_pp0_iter7_reg;
reg   [4:0] w_mid2_reg_1703_pp0_iter8_reg;
reg   [4:0] w_mid2_reg_1703_pp0_iter9_reg;
reg   [4:0] w_mid2_reg_1703_pp0_iter10_reg;
wire   [9:0] indvar_flatten_op_fu_866_p2;
reg   [9:0] indvar_flatten_op_reg_1717;
wire   [4:0] h_mid_fu_872_p3;
reg   [4:0] h_mid_reg_1722;
wire   [4:0] tmp_mid2_20_fu_899_p3;
reg   [4:0] tmp_mid2_20_reg_1740;
reg   [4:0] tmp_mid2_20_reg_1740_pp0_iter1_reg;
reg   [4:0] tmp_mid2_20_reg_1740_pp0_iter2_reg;
reg   [4:0] tmp_mid2_20_reg_1740_pp0_iter3_reg;
reg   [4:0] tmp_mid2_20_reg_1740_pp0_iter4_reg;
reg   [4:0] tmp_mid2_20_reg_1740_pp0_iter5_reg;
reg   [4:0] tmp_mid2_20_reg_1740_pp0_iter6_reg;
reg   [4:0] tmp_mid2_20_reg_1740_pp0_iter7_reg;
reg   [4:0] tmp_mid2_20_reg_1740_pp0_iter8_reg;
reg   [4:0] tmp_mid2_20_reg_1740_pp0_iter9_reg;
reg   [4:0] tmp_mid2_20_reg_1740_pp0_iter10_reg;
wire   [4:0] w_2_fu_918_p2;
reg   [4:0] w_2_reg_1754;
wire   [4:0] tmp_21_0_2_fu_956_p2;
reg   [4:0] tmp_21_0_2_reg_1778;
wire   [4:0] tmp_21_0_3_fu_973_p2;
reg   [4:0] tmp_21_0_3_reg_1791;
wire   [4:0] tmp_73_fu_1028_p3;
reg   [4:0] tmp_73_reg_1814;
wire   [4:0] tmp_21_0_4_fu_1047_p2;
reg   [4:0] tmp_21_0_4_reg_1827;
wire   [4:0] tmp_75_fu_1186_p3;
reg   [4:0] tmp_75_reg_1890;
wire   [4:0] tmp_77_fu_1211_p3;
reg   [4:0] tmp_77_reg_1897;
wire   [4:0] tmp_79_fu_1236_p3;
reg   [4:0] tmp_79_reg_1906;
wire   [31:0] grp_fu_635_p2;
reg   [31:0] tmp_3_reg_1920;
wire   [31:0] grp_fu_639_p2;
reg   [31:0] tmp_23_0_1_reg_1930;
wire   [9:0] indvar_flatten_next_fu_1267_p3;
reg   [9:0] indvar_flatten_next_reg_1935;
reg   [31:0] tmp_23_0_2_reg_1955;
reg   [31:0] tmp_23_0_3_reg_1965;
reg   [31:0] tmp_23_0_3_reg_1965_pp0_iter1_reg;
reg   [31:0] tmp_23_0_4_reg_1990;
reg   [31:0] tmp_23_0_4_reg_1990_pp0_iter1_reg;
reg   [31:0] tmp_23_1_reg_1995;
reg   [31:0] tmp_23_1_reg_1995_pp0_iter1_reg;
reg   [31:0] tmp_23_1_1_reg_2020;
reg   [31:0] tmp_23_1_1_reg_2020_pp0_iter1_reg;
reg   [31:0] tmp_23_1_1_reg_2020_pp0_iter2_reg;
reg   [31:0] tmp_23_1_2_reg_2025;
reg   [31:0] tmp_23_1_2_reg_2025_pp0_iter1_reg;
reg   [31:0] tmp_23_1_2_reg_2025_pp0_iter2_reg;
reg   [31:0] tmp_23_1_3_reg_2050;
reg   [31:0] tmp_23_1_3_reg_2050_pp0_iter1_reg;
reg   [31:0] tmp_23_1_3_reg_2050_pp0_iter2_reg;
reg   [31:0] tmp_23_1_4_reg_2055;
reg   [31:0] tmp_23_1_4_reg_2055_pp0_iter1_reg;
reg   [31:0] tmp_23_1_4_reg_2055_pp0_iter2_reg;
reg   [31:0] tmp_23_1_4_reg_2055_pp0_iter3_reg;
reg   [31:0] tmp_23_2_reg_2080;
reg   [31:0] tmp_23_2_reg_2080_pp0_iter1_reg;
reg   [31:0] tmp_23_2_reg_2080_pp0_iter2_reg;
reg   [31:0] tmp_23_2_reg_2080_pp0_iter3_reg;
reg   [31:0] tmp_23_2_1_reg_2085;
reg   [31:0] tmp_23_2_1_reg_2085_pp0_iter1_reg;
reg   [31:0] tmp_23_2_1_reg_2085_pp0_iter2_reg;
reg   [31:0] tmp_23_2_1_reg_2085_pp0_iter3_reg;
reg   [31:0] tmp_23_2_2_reg_2110;
reg   [31:0] tmp_23_2_2_reg_2110_pp0_iter1_reg;
reg   [31:0] tmp_23_2_2_reg_2110_pp0_iter2_reg;
reg   [31:0] tmp_23_2_2_reg_2110_pp0_iter3_reg;
reg   [31:0] tmp_23_2_2_reg_2110_pp0_iter4_reg;
reg   [31:0] tmp_23_2_3_reg_2115;
reg   [31:0] tmp_23_2_3_reg_2115_pp0_iter1_reg;
reg   [31:0] tmp_23_2_3_reg_2115_pp0_iter2_reg;
reg   [31:0] tmp_23_2_3_reg_2115_pp0_iter3_reg;
reg   [31:0] tmp_23_2_3_reg_2115_pp0_iter4_reg;
reg   [31:0] tmp_23_2_4_reg_2130;
reg   [31:0] tmp_23_2_4_reg_2130_pp0_iter2_reg;
reg   [31:0] tmp_23_2_4_reg_2130_pp0_iter3_reg;
reg   [31:0] tmp_23_2_4_reg_2130_pp0_iter4_reg;
reg   [31:0] tmp_23_2_4_reg_2130_pp0_iter5_reg;
reg   [31:0] tmp_23_3_reg_2135;
reg   [31:0] tmp_23_3_reg_2135_pp0_iter2_reg;
reg   [31:0] tmp_23_3_reg_2135_pp0_iter3_reg;
reg   [31:0] tmp_23_3_reg_2135_pp0_iter4_reg;
reg   [31:0] tmp_23_3_reg_2135_pp0_iter5_reg;
reg   [31:0] tmp_23_3_reg_2135_pp0_iter6_reg;
reg   [31:0] tmp_23_3_1_reg_2140;
reg   [31:0] tmp_23_3_1_reg_2140_pp0_iter2_reg;
reg   [31:0] tmp_23_3_1_reg_2140_pp0_iter3_reg;
reg   [31:0] tmp_23_3_1_reg_2140_pp0_iter4_reg;
reg   [31:0] tmp_23_3_1_reg_2140_pp0_iter5_reg;
reg   [31:0] tmp_23_3_1_reg_2140_pp0_iter6_reg;
reg   [31:0] tmp_23_3_2_reg_2145;
reg   [31:0] tmp_23_3_2_reg_2145_pp0_iter2_reg;
reg   [31:0] tmp_23_3_2_reg_2145_pp0_iter3_reg;
reg   [31:0] tmp_23_3_2_reg_2145_pp0_iter4_reg;
reg   [31:0] tmp_23_3_2_reg_2145_pp0_iter5_reg;
reg   [31:0] tmp_23_3_2_reg_2145_pp0_iter6_reg;
reg   [31:0] weights_0_load_24_reg_2150;
reg   [31:0] input_0_load_24_reg_2155;
reg   [31:0] tmp_23_3_3_reg_2160;
reg   [31:0] tmp_23_3_3_reg_2160_pp0_iter2_reg;
reg   [31:0] tmp_23_3_3_reg_2160_pp0_iter3_reg;
reg   [31:0] tmp_23_3_3_reg_2160_pp0_iter4_reg;
reg   [31:0] tmp_23_3_3_reg_2160_pp0_iter5_reg;
reg   [31:0] tmp_23_3_3_reg_2160_pp0_iter6_reg;
reg   [31:0] tmp_23_3_3_reg_2160_pp0_iter7_reg;
reg   [31:0] tmp_23_3_4_reg_2165;
reg   [31:0] tmp_23_3_4_reg_2165_pp0_iter2_reg;
reg   [31:0] tmp_23_3_4_reg_2165_pp0_iter3_reg;
reg   [31:0] tmp_23_3_4_reg_2165_pp0_iter4_reg;
reg   [31:0] tmp_23_3_4_reg_2165_pp0_iter5_reg;
reg   [31:0] tmp_23_3_4_reg_2165_pp0_iter6_reg;
reg   [31:0] tmp_23_3_4_reg_2165_pp0_iter7_reg;
reg   [31:0] tmp_23_4_reg_2170;
reg   [31:0] tmp_23_4_reg_2170_pp0_iter2_reg;
reg   [31:0] tmp_23_4_reg_2170_pp0_iter3_reg;
reg   [31:0] tmp_23_4_reg_2170_pp0_iter4_reg;
reg   [31:0] tmp_23_4_reg_2170_pp0_iter5_reg;
reg   [31:0] tmp_23_4_reg_2170_pp0_iter6_reg;
reg   [31:0] tmp_23_4_reg_2170_pp0_iter7_reg;
reg   [31:0] tmp_23_4_1_reg_2175;
reg   [31:0] tmp_23_4_1_reg_2175_pp0_iter2_reg;
reg   [31:0] tmp_23_4_1_reg_2175_pp0_iter3_reg;
reg   [31:0] tmp_23_4_1_reg_2175_pp0_iter4_reg;
reg   [31:0] tmp_23_4_1_reg_2175_pp0_iter5_reg;
reg   [31:0] tmp_23_4_1_reg_2175_pp0_iter6_reg;
reg   [31:0] tmp_23_4_1_reg_2175_pp0_iter7_reg;
reg   [31:0] tmp_23_4_1_reg_2175_pp0_iter8_reg;
reg   [31:0] tmp_23_4_2_reg_2180;
reg   [31:0] tmp_23_4_2_reg_2180_pp0_iter2_reg;
reg   [31:0] tmp_23_4_2_reg_2180_pp0_iter3_reg;
reg   [31:0] tmp_23_4_2_reg_2180_pp0_iter4_reg;
reg   [31:0] tmp_23_4_2_reg_2180_pp0_iter5_reg;
reg   [31:0] tmp_23_4_2_reg_2180_pp0_iter6_reg;
reg   [31:0] tmp_23_4_2_reg_2180_pp0_iter7_reg;
reg   [31:0] tmp_23_4_2_reg_2180_pp0_iter8_reg;
reg   [31:0] tmp_23_4_3_reg_2185;
reg   [31:0] tmp_23_4_3_reg_2185_pp0_iter2_reg;
reg   [31:0] tmp_23_4_3_reg_2185_pp0_iter3_reg;
reg   [31:0] tmp_23_4_3_reg_2185_pp0_iter4_reg;
reg   [31:0] tmp_23_4_3_reg_2185_pp0_iter5_reg;
reg   [31:0] tmp_23_4_3_reg_2185_pp0_iter6_reg;
reg   [31:0] tmp_23_4_3_reg_2185_pp0_iter7_reg;
reg   [31:0] tmp_23_4_3_reg_2185_pp0_iter8_reg;
reg   [31:0] tmp_23_4_3_reg_2185_pp0_iter9_reg;
reg   [31:0] tmp_23_4_4_reg_2190;
reg   [31:0] tmp_23_4_4_reg_2190_pp0_iter2_reg;
reg   [31:0] tmp_23_4_4_reg_2190_pp0_iter3_reg;
reg   [31:0] tmp_23_4_4_reg_2190_pp0_iter4_reg;
reg   [31:0] tmp_23_4_4_reg_2190_pp0_iter5_reg;
reg   [31:0] tmp_23_4_4_reg_2190_pp0_iter6_reg;
reg   [31:0] tmp_23_4_4_reg_2190_pp0_iter7_reg;
reg   [31:0] tmp_23_4_4_reg_2190_pp0_iter8_reg;
reg   [31:0] tmp_23_4_4_reg_2190_pp0_iter9_reg;
reg   [31:0] sum_2_2_2_reg_2195;
reg   [31:0] bias_load_reg_2205;
wire   [13:0] tmp_90_fu_1624_p2;
reg   [13:0] tmp_90_reg_2210;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage7_subdone;
reg   [12:0] ap_phi_mux_indvar_flatten1_phi_fu_574_p4;
wire    ap_block_pp0_stage0;
reg   [2:0] ap_phi_mux_co_phi_fu_585_p4;
reg   [9:0] ap_phi_mux_indvar_flatten_phi_fu_596_p4;
reg   [4:0] ap_phi_mux_h_phi_fu_607_p4;
wire    ap_block_pp0_stage1;
reg   [4:0] ap_phi_mux_w_phi_fu_619_p4;
wire   [63:0] tmp_cast_fu_879_p1;
wire   [63:0] tmp_55_cast_fu_888_p1;
wire   [63:0] tmp_81_fu_913_p1;
wire   [63:0] tmp_92_fu_931_p1;
wire   [63:0] tmp_56_cast_fu_941_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_57_cast_fu_951_p1;
wire   [63:0] tmp_102_fu_968_p1;
wire   [63:0] tmp_112_fu_985_p1;
wire   [63:0] tmp_58_cast_fu_995_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_59_cast_fu_1005_p1;
wire   [63:0] tmp_83_fu_1042_p1;
wire   [63:0] tmp_122_fu_1059_p1;
wire   [63:0] tmp_60_cast_fu_1069_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_61_cast_fu_1079_p1;
wire   [63:0] tmp_94_fu_1090_p1;
wire   [63:0] tmp_104_fu_1101_p1;
wire   [63:0] tmp_62_cast_fu_1111_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_63_cast_fu_1121_p1;
wire   [63:0] tmp_114_fu_1132_p1;
wire   [63:0] tmp_124_fu_1143_p1;
wire   [63:0] tmp_64_cast_fu_1153_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_65_cast_fu_1163_p1;
wire   [63:0] tmp_85_fu_1250_p1;
wire   [63:0] tmp_96_fu_1262_p1;
wire   [63:0] tmp_66_cast_fu_1278_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_67_cast_fu_1288_p1;
wire   [63:0] tmp_106_fu_1299_p1;
wire   [63:0] tmp_116_fu_1310_p1;
wire   [63:0] tmp_68_cast_fu_1320_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] tmp_69_cast_fu_1330_p1;
wire   [63:0] tmp_87_fu_1341_p1;
wire   [63:0] tmp_126_fu_1352_p1;
wire   [63:0] tmp_70_cast_fu_1362_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] tmp_71_cast_fu_1372_p1;
wire   [63:0] tmp_98_fu_1383_p1;
wire   [63:0] tmp_108_fu_1394_p1;
wire   [63:0] tmp_72_cast_fu_1404_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] tmp_73_cast_fu_1414_p1;
wire   [63:0] tmp_118_fu_1425_p1;
wire   [63:0] tmp_128_fu_1436_p1;
wire   [63:0] tmp_74_cast_fu_1446_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] tmp_75_cast_fu_1456_p1;
wire   [63:0] tmp_89_fu_1467_p1;
wire   [63:0] tmp_100_fu_1478_p1;
wire   [63:0] tmp_76_cast_fu_1488_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] tmp_77_cast_fu_1498_p1;
wire   [63:0] tmp_110_fu_1509_p1;
wire   [63:0] tmp_120_fu_1520_p1;
wire   [63:0] tmp_78_cast_fu_1530_p1;
wire   [63:0] tmp_129_fu_1541_p1;
wire   [63:0] tmp_mid2_fu_1546_p1;
wire   [63:0] tmp_109_cast_fu_1630_p1;
reg   [31:0] grp_fu_626_p0;
reg   [31:0] grp_fu_626_p1;
reg   [31:0] grp_fu_631_p0;
reg   [31:0] grp_fu_631_p1;
reg   [31:0] grp_fu_635_p0;
reg   [31:0] grp_fu_635_p1;
reg   [31:0] grp_fu_639_p0;
reg   [31:0] grp_fu_639_p1;
wire   [2:0] co_1_fu_800_p2;
wire   [2:0] tmp_fu_824_p1;
wire   [0:0] exitcond_fu_840_p2;
wire   [0:0] not_exitcond_flatten_fu_834_p2;
wire   [0:0] tmp_67_fu_852_p2;
wire   [7:0] tmp_s_fu_883_p2;
wire   [4:0] h_2_dup_fu_893_p2;
wire   [9:0] tmp_80_fu_906_p3;
wire   [9:0] tmp_91_fu_923_p3;
wire   [7:0] tmp_40_fu_936_p2;
wire   [7:0] tmp_41_fu_946_p2;
wire   [9:0] tmp_101_fu_961_p3;
wire   [9:0] tmp_111_fu_978_p3;
wire   [7:0] tmp_43_fu_990_p2;
wire   [7:0] tmp_44_fu_1000_p2;
wire   [4:0] h_s_fu_1015_p2;
wire   [4:0] h_2_mid1_fu_1010_p2;
wire   [4:0] tmp_72_fu_1021_p3;
wire   [9:0] tmp_82_fu_1035_p3;
wire   [9:0] tmp_121_fu_1052_p3;
wire   [7:0] tmp_45_fu_1064_p2;
wire   [7:0] tmp_46_fu_1074_p2;
wire   [9:0] tmp_93_fu_1084_p3;
wire   [9:0] tmp_103_fu_1095_p3;
wire   [7:0] tmp_47_fu_1106_p2;
wire   [7:0] tmp_48_fu_1116_p2;
wire   [9:0] tmp_113_fu_1126_p3;
wire   [9:0] tmp_123_fu_1137_p3;
wire   [7:0] tmp_49_fu_1148_p2;
wire   [7:0] tmp_50_fu_1158_p2;
wire   [4:0] tmp_18_s_fu_1173_p2;
wire   [4:0] tmp_18_2_mid1_fu_1168_p2;
wire   [4:0] tmp_74_fu_1179_p3;
wire   [4:0] tmp_18_1_fu_1198_p2;
wire   [4:0] tmp_18_3_mid1_fu_1193_p2;
wire   [4:0] tmp_76_fu_1204_p3;
wire   [4:0] tmp_18_2_fu_1223_p2;
wire   [4:0] tmp_18_4_mid1_fu_1218_p2;
wire   [4:0] tmp_78_fu_1229_p3;
wire   [9:0] tmp_84_fu_1243_p3;
wire   [9:0] tmp_95_fu_1255_p3;
wire   [7:0] tmp_51_fu_1273_p2;
wire   [7:0] tmp_52_fu_1283_p2;
wire   [9:0] tmp_105_fu_1293_p3;
wire   [9:0] tmp_115_fu_1304_p3;
wire   [7:0] tmp_53_fu_1315_p2;
wire   [7:0] tmp_54_fu_1325_p2;
wire   [9:0] tmp_86_fu_1335_p3;
wire   [9:0] tmp_125_fu_1346_p3;
wire   [7:0] tmp_55_fu_1357_p2;
wire   [7:0] tmp_56_fu_1367_p2;
wire   [9:0] tmp_97_fu_1377_p3;
wire   [9:0] tmp_107_fu_1388_p3;
wire   [7:0] tmp_57_fu_1399_p2;
wire   [7:0] tmp_58_fu_1409_p2;
wire   [9:0] tmp_117_fu_1419_p3;
wire   [9:0] tmp_127_fu_1430_p3;
wire   [7:0] tmp_59_fu_1441_p2;
wire   [7:0] tmp_60_fu_1451_p2;
wire   [9:0] tmp_88_fu_1461_p3;
wire   [9:0] tmp_99_fu_1472_p3;
wire   [7:0] tmp_61_fu_1483_p2;
wire   [7:0] tmp_62_fu_1493_p2;
wire   [9:0] tmp_109_fu_1503_p3;
wire   [9:0] tmp_119_fu_1514_p3;
wire   [7:0] tmp_63_fu_1525_p2;
wire   [9:0] tmp_130_fu_1535_p3;
wire   [7:0] tmp_64_fu_1550_p3;
wire   [4:0] tmp_65_fu_1561_p3;
wire   [8:0] p_shl2_cast_fu_1557_p1;
wire   [8:0] p_shl3_cast_fu_1568_p1;
wire   [8:0] tmp_66_fu_1572_p2;
wire  signed [9:0] tmp_81_cast_fu_1578_p1;
wire   [9:0] tmp_mid2_cast_21_fu_1582_p1;
wire   [9:0] tmp_68_fu_1585_p2;
wire   [8:0] tmp_69_fu_1591_p1;
wire   [11:0] tmp_70_fu_1603_p3;
wire   [13:0] p_shl_cast_fu_1595_p3;
wire  signed [13:0] p_shl1_cast_fu_1611_p1;
wire   [13:0] tmp_71_fu_1615_p2;
wire   [13:0] tmp_2_cast_fu_1621_p1;
wire    ap_CS_fsm_state140;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [8:0] tmp_fu_824_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

conv1_fadd_32ns_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv1_fadd_32ns_3bkb_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_626_p0),
    .din1(grp_fu_626_p1),
    .ce(1'b1),
    .dout(grp_fu_626_p2)
);

conv1_fadd_32ns_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv1_fadd_32ns_3bkb_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_631_p0),
    .din1(grp_fu_631_p1),
    .ce(1'b1),
    .dout(grp_fu_631_p2)
);

conv1_fmul_32ns_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv1_fmul_32ns_3cud_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_635_p0),
    .din1(grp_fu_635_p1),
    .ce(1'b1),
    .dout(grp_fu_635_p2)
);

conv1_fmul_32ns_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
conv1_fmul_32ns_3cud_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_639_p0),
    .din1(grp_fu_639_p1),
    .ce(1'b1),
    .dout(grp_fu_639_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        co_reg_581 <= tmp_mid2_v_reg_1653;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        co_reg_581 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten1_reg_1634_pp0_iter1_reg == 1'd0))) begin
        h_reg_603 <= tmp_mid2_20_reg_1740;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        h_reg_603 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        indvar_flatten1_reg_570 <= indvar_flatten_next1_reg_1638;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten1_reg_570 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        indvar_flatten_reg_592 <= indvar_flatten_next_reg_1935;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_592 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten1_reg_1634 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten1_reg_1634 == 1'd0)))) begin
        reg_643 <= weights_0_q1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        reg_643 <= weights_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten1_reg_1634 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten1_reg_1634 == 1'd0)))) begin
        reg_649 <= input_0_q1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        reg_649 <= input_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten1_reg_1634 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten1_reg_1634 == 1'd0)))) begin
        reg_655 <= weights_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        reg_655 <= weights_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten1_reg_1634 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten1_reg_1634 == 1'd0)))) begin
        reg_661 <= input_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        reg_661 <= input_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        w_reg_615 <= w_2_reg_1754;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        w_reg_615 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten1_reg_1634_pp0_iter10_reg == 1'd0))) begin
        bias_load_reg_2205 <= bias_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_fu_788_p2 == 1'd0))) begin
        exitcond2_mid_reg_1694 <= exitcond2_mid_fu_846_p2;
        exitcond_flatten_reg_1643 <= exitcond_flatten_fu_806_p2;
        indvar_flatten_op_reg_1717 <= indvar_flatten_op_fu_866_p2;
        tmp_42_reg_1666 <= tmp_42_fu_830_p1;
        tmp_reg_1661 <= tmp_fu_824_p2;
        w_mid2_reg_1703 <= w_mid2_fu_858_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten1_reg_1634 <= exitcond_flatten1_fu_788_p2;
        exitcond_flatten1_reg_1634_pp0_iter10_reg <= exitcond_flatten1_reg_1634_pp0_iter9_reg;
        exitcond_flatten1_reg_1634_pp0_iter1_reg <= exitcond_flatten1_reg_1634;
        exitcond_flatten1_reg_1634_pp0_iter2_reg <= exitcond_flatten1_reg_1634_pp0_iter1_reg;
        exitcond_flatten1_reg_1634_pp0_iter3_reg <= exitcond_flatten1_reg_1634_pp0_iter2_reg;
        exitcond_flatten1_reg_1634_pp0_iter4_reg <= exitcond_flatten1_reg_1634_pp0_iter3_reg;
        exitcond_flatten1_reg_1634_pp0_iter5_reg <= exitcond_flatten1_reg_1634_pp0_iter4_reg;
        exitcond_flatten1_reg_1634_pp0_iter6_reg <= exitcond_flatten1_reg_1634_pp0_iter5_reg;
        exitcond_flatten1_reg_1634_pp0_iter7_reg <= exitcond_flatten1_reg_1634_pp0_iter6_reg;
        exitcond_flatten1_reg_1634_pp0_iter8_reg <= exitcond_flatten1_reg_1634_pp0_iter7_reg;
        exitcond_flatten1_reg_1634_pp0_iter9_reg <= exitcond_flatten1_reg_1634_pp0_iter8_reg;
        tmp_23_2_4_reg_2130_pp0_iter2_reg <= tmp_23_2_4_reg_2130;
        tmp_23_2_4_reg_2130_pp0_iter3_reg <= tmp_23_2_4_reg_2130_pp0_iter2_reg;
        tmp_23_2_4_reg_2130_pp0_iter4_reg <= tmp_23_2_4_reg_2130_pp0_iter3_reg;
        tmp_23_2_4_reg_2130_pp0_iter5_reg <= tmp_23_2_4_reg_2130_pp0_iter4_reg;
        tmp_23_3_reg_2135_pp0_iter2_reg <= tmp_23_3_reg_2135;
        tmp_23_3_reg_2135_pp0_iter3_reg <= tmp_23_3_reg_2135_pp0_iter2_reg;
        tmp_23_3_reg_2135_pp0_iter4_reg <= tmp_23_3_reg_2135_pp0_iter3_reg;
        tmp_23_3_reg_2135_pp0_iter5_reg <= tmp_23_3_reg_2135_pp0_iter4_reg;
        tmp_23_3_reg_2135_pp0_iter6_reg <= tmp_23_3_reg_2135_pp0_iter5_reg;
        tmp_mid2_v_reg_1653_pp0_iter10_reg <= tmp_mid2_v_reg_1653_pp0_iter9_reg;
        tmp_mid2_v_reg_1653_pp0_iter1_reg <= tmp_mid2_v_reg_1653;
        tmp_mid2_v_reg_1653_pp0_iter2_reg <= tmp_mid2_v_reg_1653_pp0_iter1_reg;
        tmp_mid2_v_reg_1653_pp0_iter3_reg <= tmp_mid2_v_reg_1653_pp0_iter2_reg;
        tmp_mid2_v_reg_1653_pp0_iter4_reg <= tmp_mid2_v_reg_1653_pp0_iter3_reg;
        tmp_mid2_v_reg_1653_pp0_iter5_reg <= tmp_mid2_v_reg_1653_pp0_iter4_reg;
        tmp_mid2_v_reg_1653_pp0_iter6_reg <= tmp_mid2_v_reg_1653_pp0_iter5_reg;
        tmp_mid2_v_reg_1653_pp0_iter7_reg <= tmp_mid2_v_reg_1653_pp0_iter6_reg;
        tmp_mid2_v_reg_1653_pp0_iter8_reg <= tmp_mid2_v_reg_1653_pp0_iter7_reg;
        tmp_mid2_v_reg_1653_pp0_iter9_reg <= tmp_mid2_v_reg_1653_pp0_iter8_reg;
        w_mid2_reg_1703_pp0_iter10_reg <= w_mid2_reg_1703_pp0_iter9_reg;
        w_mid2_reg_1703_pp0_iter1_reg <= w_mid2_reg_1703;
        w_mid2_reg_1703_pp0_iter2_reg <= w_mid2_reg_1703_pp0_iter1_reg;
        w_mid2_reg_1703_pp0_iter3_reg <= w_mid2_reg_1703_pp0_iter2_reg;
        w_mid2_reg_1703_pp0_iter4_reg <= w_mid2_reg_1703_pp0_iter3_reg;
        w_mid2_reg_1703_pp0_iter5_reg <= w_mid2_reg_1703_pp0_iter4_reg;
        w_mid2_reg_1703_pp0_iter6_reg <= w_mid2_reg_1703_pp0_iter5_reg;
        w_mid2_reg_1703_pp0_iter7_reg <= w_mid2_reg_1703_pp0_iter6_reg;
        w_mid2_reg_1703_pp0_iter8_reg <= w_mid2_reg_1703_pp0_iter7_reg;
        w_mid2_reg_1703_pp0_iter9_reg <= w_mid2_reg_1703_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        h_mid_reg_1722 <= h_mid_fu_872_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next1_reg_1638 <= indvar_flatten_next1_fu_794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        indvar_flatten_next_reg_1935 <= indvar_flatten_next_fu_1267_p3;
        tmp_23_0_1_reg_1930 <= grp_fu_639_p2;
        tmp_3_reg_1920 <= grp_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten1_reg_1634_pp0_iter1_reg == 1'd0))) begin
        input_0_load_24_reg_2155 <= input_0_q0;
        tmp_23_3_1_reg_2140 <= grp_fu_635_p2;
        tmp_23_3_2_reg_2145 <= grp_fu_639_p2;
        weights_0_load_24_reg_2150 <= weights_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (exitcond_flatten1_reg_1634 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten1_reg_1634 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten1_reg_1634 == 1'd0)))) begin
        reg_667 <= weights_0_q1;
        reg_672 <= input_0_q1;
        reg_677 <= weights_0_q0;
        reg_682 <= input_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (exitcond_flatten1_reg_1634 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (exitcond_flatten1_reg_1634 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten1_reg_1634 == 1'd0)))) begin
        reg_687 <= weights_0_q1;
        reg_692 <= input_0_q1;
        reg_697 <= weights_0_q0;
        reg_702 <= input_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (exitcond_flatten1_reg_1634 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten1_reg_1634 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1634 == 1'd0)))) begin
        reg_707 <= weights_0_q1;
        reg_712 <= input_0_q1;
        reg_717 <= weights_0_q0;
        reg_722 <= input_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (exitcond_flatten1_reg_1634 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten1_reg_1634_pp0_iter1_reg == 1'd0)))) begin
        reg_727 <= grp_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1634_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (exitcond_flatten1_reg_1634_pp0_iter1_reg == 1'd0)))) begin
        reg_732 <= grp_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten1_reg_1634_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten1_reg_1634_pp0_iter2_reg == 1'd0)))) begin
        reg_737 <= grp_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (exitcond_flatten1_reg_1634_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten1_reg_1634_pp0_iter3_reg == 1'd0)))) begin
        reg_742 <= grp_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (exitcond_flatten1_reg_1634_pp0_iter3_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten1_reg_1634_pp0_iter4_reg == 1'd0)))) begin
        reg_747 <= grp_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten1_reg_1634_pp0_iter5_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (exitcond_flatten1_reg_1634_pp0_iter4_reg == 1'd0)))) begin
        reg_752 <= grp_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (exitcond_flatten1_reg_1634_pp0_iter5_reg == 1'd0)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten1_reg_1634_pp0_iter6_reg == 1'd0)))) begin
        reg_757 <= grp_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1634_pp0_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (exitcond_flatten1_reg_1634_pp0_iter6_reg == 1'd0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten1_reg_1634_pp0_iter10_reg == 1'd0)))) begin
        reg_762 <= grp_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten1_reg_1634_pp0_iter7_reg == 1'd0)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten1_reg_1634_pp0_iter7_reg == 1'd0)))) begin
        reg_768 <= grp_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond_flatten1_reg_1634_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten1_reg_1634_pp0_iter8_reg == 1'd0)))) begin
        reg_773 <= grp_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (exitcond_flatten1_reg_1634_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten1_reg_1634_pp0_iter9_reg == 1'd0)))) begin
        reg_778 <= grp_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten1_reg_1634_pp0_iter10_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (exitcond_flatten1_reg_1634_pp0_iter9_reg == 1'd0)))) begin
        reg_783 <= grp_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten1_reg_1634_pp0_iter5_reg == 1'd0))) begin
        sum_2_2_2_reg_2195 <= grp_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        tmp_21_0_2_reg_1778 <= tmp_21_0_2_fu_956_p2;
        tmp_21_0_3_reg_1791 <= tmp_21_0_3_fu_973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        tmp_21_0_4_reg_1827 <= tmp_21_0_4_fu_1047_p2;
        tmp_73_reg_1814 <= tmp_73_fu_1028_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        tmp_23_0_2_reg_1955 <= grp_fu_635_p2;
        tmp_23_0_3_reg_1965 <= grp_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        tmp_23_0_3_reg_1965_pp0_iter1_reg <= tmp_23_0_3_reg_1965;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        tmp_23_0_4_reg_1990 <= grp_fu_635_p2;
        tmp_23_1_reg_1995 <= grp_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_23_0_4_reg_1990_pp0_iter1_reg <= tmp_23_0_4_reg_1990;
        tmp_23_1_reg_1995_pp0_iter1_reg <= tmp_23_1_reg_1995;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        tmp_23_1_1_reg_2020 <= grp_fu_635_p2;
        tmp_23_1_2_reg_2025 <= grp_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_23_1_1_reg_2020_pp0_iter1_reg <= tmp_23_1_1_reg_2020;
        tmp_23_1_1_reg_2020_pp0_iter2_reg <= tmp_23_1_1_reg_2020_pp0_iter1_reg;
        tmp_23_1_2_reg_2025_pp0_iter1_reg <= tmp_23_1_2_reg_2025;
        tmp_23_1_2_reg_2025_pp0_iter2_reg <= tmp_23_1_2_reg_2025_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        tmp_23_1_3_reg_2050 <= grp_fu_635_p2;
        tmp_23_1_4_reg_2055 <= grp_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        tmp_23_1_3_reg_2050_pp0_iter1_reg <= tmp_23_1_3_reg_2050;
        tmp_23_1_3_reg_2050_pp0_iter2_reg <= tmp_23_1_3_reg_2050_pp0_iter1_reg;
        tmp_23_1_4_reg_2055_pp0_iter1_reg <= tmp_23_1_4_reg_2055;
        tmp_23_1_4_reg_2055_pp0_iter2_reg <= tmp_23_1_4_reg_2055_pp0_iter1_reg;
        tmp_23_1_4_reg_2055_pp0_iter3_reg <= tmp_23_1_4_reg_2055_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        tmp_23_2_1_reg_2085 <= grp_fu_639_p2;
        tmp_23_2_reg_2080 <= grp_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_23_2_1_reg_2085_pp0_iter1_reg <= tmp_23_2_1_reg_2085;
        tmp_23_2_1_reg_2085_pp0_iter2_reg <= tmp_23_2_1_reg_2085_pp0_iter1_reg;
        tmp_23_2_1_reg_2085_pp0_iter3_reg <= tmp_23_2_1_reg_2085_pp0_iter2_reg;
        tmp_23_2_reg_2080_pp0_iter1_reg <= tmp_23_2_reg_2080;
        tmp_23_2_reg_2080_pp0_iter2_reg <= tmp_23_2_reg_2080_pp0_iter1_reg;
        tmp_23_2_reg_2080_pp0_iter3_reg <= tmp_23_2_reg_2080_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        tmp_23_2_2_reg_2110 <= grp_fu_635_p2;
        tmp_23_2_3_reg_2115 <= grp_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_23_2_2_reg_2110_pp0_iter1_reg <= tmp_23_2_2_reg_2110;
        tmp_23_2_2_reg_2110_pp0_iter2_reg <= tmp_23_2_2_reg_2110_pp0_iter1_reg;
        tmp_23_2_2_reg_2110_pp0_iter3_reg <= tmp_23_2_2_reg_2110_pp0_iter2_reg;
        tmp_23_2_2_reg_2110_pp0_iter4_reg <= tmp_23_2_2_reg_2110_pp0_iter3_reg;
        tmp_23_2_3_reg_2115_pp0_iter1_reg <= tmp_23_2_3_reg_2115;
        tmp_23_2_3_reg_2115_pp0_iter2_reg <= tmp_23_2_3_reg_2115_pp0_iter1_reg;
        tmp_23_2_3_reg_2115_pp0_iter3_reg <= tmp_23_2_3_reg_2115_pp0_iter2_reg;
        tmp_23_2_3_reg_2115_pp0_iter4_reg <= tmp_23_2_3_reg_2115_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        tmp_23_2_4_reg_2130 <= grp_fu_635_p2;
        tmp_23_3_reg_2135 <= grp_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_23_3_1_reg_2140_pp0_iter2_reg <= tmp_23_3_1_reg_2140;
        tmp_23_3_1_reg_2140_pp0_iter3_reg <= tmp_23_3_1_reg_2140_pp0_iter2_reg;
        tmp_23_3_1_reg_2140_pp0_iter4_reg <= tmp_23_3_1_reg_2140_pp0_iter3_reg;
        tmp_23_3_1_reg_2140_pp0_iter5_reg <= tmp_23_3_1_reg_2140_pp0_iter4_reg;
        tmp_23_3_1_reg_2140_pp0_iter6_reg <= tmp_23_3_1_reg_2140_pp0_iter5_reg;
        tmp_23_3_2_reg_2145_pp0_iter2_reg <= tmp_23_3_2_reg_2145;
        tmp_23_3_2_reg_2145_pp0_iter3_reg <= tmp_23_3_2_reg_2145_pp0_iter2_reg;
        tmp_23_3_2_reg_2145_pp0_iter4_reg <= tmp_23_3_2_reg_2145_pp0_iter3_reg;
        tmp_23_3_2_reg_2145_pp0_iter5_reg <= tmp_23_3_2_reg_2145_pp0_iter4_reg;
        tmp_23_3_2_reg_2145_pp0_iter6_reg <= tmp_23_3_2_reg_2145_pp0_iter5_reg;
        tmp_mid2_20_reg_1740_pp0_iter10_reg <= tmp_mid2_20_reg_1740_pp0_iter9_reg;
        tmp_mid2_20_reg_1740_pp0_iter1_reg <= tmp_mid2_20_reg_1740;
        tmp_mid2_20_reg_1740_pp0_iter2_reg <= tmp_mid2_20_reg_1740_pp0_iter1_reg;
        tmp_mid2_20_reg_1740_pp0_iter3_reg <= tmp_mid2_20_reg_1740_pp0_iter2_reg;
        tmp_mid2_20_reg_1740_pp0_iter4_reg <= tmp_mid2_20_reg_1740_pp0_iter3_reg;
        tmp_mid2_20_reg_1740_pp0_iter5_reg <= tmp_mid2_20_reg_1740_pp0_iter4_reg;
        tmp_mid2_20_reg_1740_pp0_iter6_reg <= tmp_mid2_20_reg_1740_pp0_iter5_reg;
        tmp_mid2_20_reg_1740_pp0_iter7_reg <= tmp_mid2_20_reg_1740_pp0_iter6_reg;
        tmp_mid2_20_reg_1740_pp0_iter8_reg <= tmp_mid2_20_reg_1740_pp0_iter7_reg;
        tmp_mid2_20_reg_1740_pp0_iter9_reg <= tmp_mid2_20_reg_1740_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten1_reg_1634_pp0_iter1_reg == 1'd0))) begin
        tmp_23_3_3_reg_2160 <= grp_fu_635_p2;
        tmp_23_3_4_reg_2165 <= grp_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_23_3_3_reg_2160_pp0_iter2_reg <= tmp_23_3_3_reg_2160;
        tmp_23_3_3_reg_2160_pp0_iter3_reg <= tmp_23_3_3_reg_2160_pp0_iter2_reg;
        tmp_23_3_3_reg_2160_pp0_iter4_reg <= tmp_23_3_3_reg_2160_pp0_iter3_reg;
        tmp_23_3_3_reg_2160_pp0_iter5_reg <= tmp_23_3_3_reg_2160_pp0_iter4_reg;
        tmp_23_3_3_reg_2160_pp0_iter6_reg <= tmp_23_3_3_reg_2160_pp0_iter5_reg;
        tmp_23_3_3_reg_2160_pp0_iter7_reg <= tmp_23_3_3_reg_2160_pp0_iter6_reg;
        tmp_23_3_4_reg_2165_pp0_iter2_reg <= tmp_23_3_4_reg_2165;
        tmp_23_3_4_reg_2165_pp0_iter3_reg <= tmp_23_3_4_reg_2165_pp0_iter2_reg;
        tmp_23_3_4_reg_2165_pp0_iter4_reg <= tmp_23_3_4_reg_2165_pp0_iter3_reg;
        tmp_23_3_4_reg_2165_pp0_iter5_reg <= tmp_23_3_4_reg_2165_pp0_iter4_reg;
        tmp_23_3_4_reg_2165_pp0_iter6_reg <= tmp_23_3_4_reg_2165_pp0_iter5_reg;
        tmp_23_3_4_reg_2165_pp0_iter7_reg <= tmp_23_3_4_reg_2165_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten1_reg_1634_pp0_iter1_reg == 1'd0))) begin
        tmp_23_4_1_reg_2175 <= grp_fu_639_p2;
        tmp_23_4_reg_2170 <= grp_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_23_4_1_reg_2175_pp0_iter2_reg <= tmp_23_4_1_reg_2175;
        tmp_23_4_1_reg_2175_pp0_iter3_reg <= tmp_23_4_1_reg_2175_pp0_iter2_reg;
        tmp_23_4_1_reg_2175_pp0_iter4_reg <= tmp_23_4_1_reg_2175_pp0_iter3_reg;
        tmp_23_4_1_reg_2175_pp0_iter5_reg <= tmp_23_4_1_reg_2175_pp0_iter4_reg;
        tmp_23_4_1_reg_2175_pp0_iter6_reg <= tmp_23_4_1_reg_2175_pp0_iter5_reg;
        tmp_23_4_1_reg_2175_pp0_iter7_reg <= tmp_23_4_1_reg_2175_pp0_iter6_reg;
        tmp_23_4_1_reg_2175_pp0_iter8_reg <= tmp_23_4_1_reg_2175_pp0_iter7_reg;
        tmp_23_4_reg_2170_pp0_iter2_reg <= tmp_23_4_reg_2170;
        tmp_23_4_reg_2170_pp0_iter3_reg <= tmp_23_4_reg_2170_pp0_iter2_reg;
        tmp_23_4_reg_2170_pp0_iter4_reg <= tmp_23_4_reg_2170_pp0_iter3_reg;
        tmp_23_4_reg_2170_pp0_iter5_reg <= tmp_23_4_reg_2170_pp0_iter4_reg;
        tmp_23_4_reg_2170_pp0_iter6_reg <= tmp_23_4_reg_2170_pp0_iter5_reg;
        tmp_23_4_reg_2170_pp0_iter7_reg <= tmp_23_4_reg_2170_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten1_reg_1634_pp0_iter1_reg == 1'd0))) begin
        tmp_23_4_2_reg_2180 <= grp_fu_635_p2;
        tmp_23_4_3_reg_2185 <= grp_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_23_4_2_reg_2180_pp0_iter2_reg <= tmp_23_4_2_reg_2180;
        tmp_23_4_2_reg_2180_pp0_iter3_reg <= tmp_23_4_2_reg_2180_pp0_iter2_reg;
        tmp_23_4_2_reg_2180_pp0_iter4_reg <= tmp_23_4_2_reg_2180_pp0_iter3_reg;
        tmp_23_4_2_reg_2180_pp0_iter5_reg <= tmp_23_4_2_reg_2180_pp0_iter4_reg;
        tmp_23_4_2_reg_2180_pp0_iter6_reg <= tmp_23_4_2_reg_2180_pp0_iter5_reg;
        tmp_23_4_2_reg_2180_pp0_iter7_reg <= tmp_23_4_2_reg_2180_pp0_iter6_reg;
        tmp_23_4_2_reg_2180_pp0_iter8_reg <= tmp_23_4_2_reg_2180_pp0_iter7_reg;
        tmp_23_4_3_reg_2185_pp0_iter2_reg <= tmp_23_4_3_reg_2185;
        tmp_23_4_3_reg_2185_pp0_iter3_reg <= tmp_23_4_3_reg_2185_pp0_iter2_reg;
        tmp_23_4_3_reg_2185_pp0_iter4_reg <= tmp_23_4_3_reg_2185_pp0_iter3_reg;
        tmp_23_4_3_reg_2185_pp0_iter5_reg <= tmp_23_4_3_reg_2185_pp0_iter4_reg;
        tmp_23_4_3_reg_2185_pp0_iter6_reg <= tmp_23_4_3_reg_2185_pp0_iter5_reg;
        tmp_23_4_3_reg_2185_pp0_iter7_reg <= tmp_23_4_3_reg_2185_pp0_iter6_reg;
        tmp_23_4_3_reg_2185_pp0_iter8_reg <= tmp_23_4_3_reg_2185_pp0_iter7_reg;
        tmp_23_4_3_reg_2185_pp0_iter9_reg <= tmp_23_4_3_reg_2185_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten1_reg_1634_pp0_iter1_reg == 1'd0))) begin
        tmp_23_4_4_reg_2190 <= grp_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_23_4_4_reg_2190_pp0_iter2_reg <= tmp_23_4_4_reg_2190;
        tmp_23_4_4_reg_2190_pp0_iter3_reg <= tmp_23_4_4_reg_2190_pp0_iter2_reg;
        tmp_23_4_4_reg_2190_pp0_iter4_reg <= tmp_23_4_4_reg_2190_pp0_iter3_reg;
        tmp_23_4_4_reg_2190_pp0_iter5_reg <= tmp_23_4_4_reg_2190_pp0_iter4_reg;
        tmp_23_4_4_reg_2190_pp0_iter6_reg <= tmp_23_4_4_reg_2190_pp0_iter5_reg;
        tmp_23_4_4_reg_2190_pp0_iter7_reg <= tmp_23_4_4_reg_2190_pp0_iter6_reg;
        tmp_23_4_4_reg_2190_pp0_iter8_reg <= tmp_23_4_4_reg_2190_pp0_iter7_reg;
        tmp_23_4_4_reg_2190_pp0_iter9_reg <= tmp_23_4_4_reg_2190_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        tmp_75_reg_1890 <= tmp_75_fu_1186_p3;
        tmp_77_reg_1897 <= tmp_77_fu_1211_p3;
        tmp_79_reg_1906 <= tmp_79_fu_1236_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten1_reg_1634_pp0_iter10_reg == 1'd0))) begin
        tmp_90_reg_2210 <= tmp_90_fu_1624_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        tmp_mid2_20_reg_1740 <= tmp_mid2_20_fu_899_p3;
        w_2_reg_1754 <= w_2_fu_918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_fu_788_p2 == 1'd0))) begin
        tmp_mid2_v_reg_1653 <= tmp_mid2_v_fu_812_p3;
    end
end

always @ (*) begin
    if ((exitcond_flatten1_fu_788_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state140) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        ap_phi_mux_co_phi_fu_585_p4 = tmp_mid2_v_reg_1653;
    end else begin
        ap_phi_mux_co_phi_fu_585_p4 = co_reg_581;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten1_reg_1634_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_h_phi_fu_607_p4 = tmp_mid2_20_reg_1740;
    end else begin
        ap_phi_mux_h_phi_fu_607_p4 = h_reg_603;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        ap_phi_mux_indvar_flatten1_phi_fu_574_p4 = indvar_flatten_next1_reg_1638;
    end else begin
        ap_phi_mux_indvar_flatten1_phi_fu_574_p4 = indvar_flatten1_reg_570;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_596_p4 = indvar_flatten_next_reg_1935;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_596_p4 = indvar_flatten_reg_592;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1634 == 1'd0))) begin
        ap_phi_mux_w_phi_fu_619_p4 = w_2_reg_1754;
    end else begin
        ap_phi_mux_w_phi_fu_619_p4 = w_reg_615;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_ce0 = 1'b1;
    end else begin
        bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)))) begin
        grp_fu_626_p0 = reg_752;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_626_p0 = reg_747;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_626_p0 = reg_742;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_626_p0 = reg_737;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_fu_626_p0 = reg_732;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_626_p0 = reg_727;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_626_p0 = tmp_3_reg_1920;
    end else begin
        grp_fu_626_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_626_p1 = tmp_23_2_2_reg_2110_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_626_p1 = tmp_23_2_1_reg_2085_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_626_p1 = tmp_23_2_reg_2080_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_626_p1 = tmp_23_1_4_reg_2055_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_626_p1 = tmp_23_1_3_reg_2050_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_626_p1 = tmp_23_1_2_reg_2025_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_626_p1 = tmp_23_1_1_reg_2020_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_626_p1 = tmp_23_1_reg_1995_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_626_p1 = tmp_23_0_4_reg_1990_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_626_p1 = tmp_23_0_3_reg_1965_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_626_p1 = tmp_23_0_2_reg_1955;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_626_p1 = tmp_23_0_1_reg_1930;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_626_p1 = 32'd0;
    end else begin
        grp_fu_626_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)))) begin
        grp_fu_631_p0 = reg_783;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_631_p0 = reg_778;
    end else if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_631_p0 = reg_773;
    end else if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_631_p0 = reg_768;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_fu_631_p0 = reg_762;
    end else if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_631_p0 = reg_757;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_631_p0 = sum_2_2_2_reg_2195;
    end else begin
        grp_fu_631_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_631_p1 = bias_load_reg_2205;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_631_p1 = tmp_23_4_4_reg_2190_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_631_p1 = tmp_23_4_3_reg_2185_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_631_p1 = tmp_23_4_2_reg_2180_pp0_iter8_reg;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_631_p1 = tmp_23_4_1_reg_2175_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_631_p1 = tmp_23_4_reg_2170_pp0_iter7_reg;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_631_p1 = tmp_23_3_4_reg_2165_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_631_p1 = tmp_23_3_3_reg_2160_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_631_p1 = tmp_23_3_2_reg_2145_pp0_iter6_reg;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_631_p1 = tmp_23_3_1_reg_2140_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_631_p1 = tmp_23_3_reg_2135_pp0_iter6_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_631_p1 = tmp_23_2_4_reg_2130_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_631_p1 = tmp_23_2_3_reg_2115_pp0_iter4_reg;
    end else begin
        grp_fu_631_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_635_p0 = weights_0_load_24_reg_2150;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_635_p0 = reg_707;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_635_p0 = reg_687;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_635_p0 = reg_667;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_635_p0 = reg_643;
    end else begin
        grp_fu_635_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_635_p1 = input_0_load_24_reg_2155;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_635_p1 = reg_712;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_635_p1 = reg_692;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_635_p1 = reg_672;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_635_p1 = reg_649;
    end else begin
        grp_fu_635_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_639_p0 = reg_717;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_639_p0 = reg_697;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_639_p0 = reg_677;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_639_p0 = reg_655;
    end else begin
        grp_fu_639_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_639_p1 = reg_722;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_639_p1 = reg_702;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_639_p1 = reg_682;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_639_p1 = reg_661;
    end else begin
        grp_fu_639_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_0_address0 = tmp_129_fu_1541_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        input_0_address0 = tmp_120_fu_1520_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        input_0_address0 = tmp_100_fu_1478_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        input_0_address0 = tmp_128_fu_1436_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        input_0_address0 = tmp_108_fu_1394_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        input_0_address0 = tmp_87_fu_1341_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        input_0_address0 = tmp_116_fu_1310_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        input_0_address0 = tmp_96_fu_1262_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        input_0_address0 = tmp_124_fu_1143_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        input_0_address0 = tmp_104_fu_1101_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        input_0_address0 = tmp_83_fu_1042_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        input_0_address0 = tmp_112_fu_985_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_0_address0 = tmp_81_fu_913_p1;
    end else begin
        input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            input_0_address1 = tmp_110_fu_1509_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            input_0_address1 = tmp_89_fu_1467_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            input_0_address1 = tmp_118_fu_1425_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            input_0_address1 = tmp_98_fu_1383_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            input_0_address1 = tmp_126_fu_1352_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            input_0_address1 = tmp_106_fu_1299_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            input_0_address1 = tmp_85_fu_1250_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            input_0_address1 = tmp_114_fu_1132_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            input_0_address1 = tmp_94_fu_1090_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_0_address1 = tmp_122_fu_1059_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_0_address1 = tmp_102_fu_968_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_0_address1 = tmp_92_fu_931_p1;
        end else begin
            input_0_address1 = 'bx;
        end
    end else begin
        input_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_0_ce0 = 1'b1;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        input_0_ce1 = 1'b1;
    end else begin
        input_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten1_reg_1634_pp0_iter10_reg == 1'd0))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_0_address0 = tmp_78_cast_fu_1530_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        weights_0_address0 = tmp_77_cast_fu_1498_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        weights_0_address0 = tmp_75_cast_fu_1456_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        weights_0_address0 = tmp_73_cast_fu_1414_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        weights_0_address0 = tmp_71_cast_fu_1372_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        weights_0_address0 = tmp_69_cast_fu_1330_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        weights_0_address0 = tmp_67_cast_fu_1288_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        weights_0_address0 = tmp_65_cast_fu_1163_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        weights_0_address0 = tmp_63_cast_fu_1121_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        weights_0_address0 = tmp_61_cast_fu_1079_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        weights_0_address0 = tmp_59_cast_fu_1005_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        weights_0_address0 = tmp_57_cast_fu_951_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        weights_0_address0 = tmp_cast_fu_879_p1;
    end else begin
        weights_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            weights_0_address1 = tmp_76_cast_fu_1488_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            weights_0_address1 = tmp_74_cast_fu_1446_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            weights_0_address1 = tmp_72_cast_fu_1404_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            weights_0_address1 = tmp_70_cast_fu_1362_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            weights_0_address1 = tmp_68_cast_fu_1320_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_0_address1 = tmp_66_cast_fu_1278_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_0_address1 = tmp_64_cast_fu_1153_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_0_address1 = tmp_62_cast_fu_1111_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_0_address1 = tmp_60_cast_fu_1069_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_0_address1 = tmp_58_cast_fu_995_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_0_address1 = tmp_56_cast_fu_941_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_0_address1 = tmp_55_cast_fu_888_p1;
        end else begin
            weights_0_address1 = 'bx;
        end
    end else begin
        weights_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        weights_0_ce0 = 1'b1;
    end else begin
        weights_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weights_0_ce1 = 1'b1;
    end else begin
        weights_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten1_fu_788_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten1_fu_788_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state140;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((~((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
                ap_NS_fsm = ap_ST_fsm_state140;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state140 = ap_CS_fsm[32'd14];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage8_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage9_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage10_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage11_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage12_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage5_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage6_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp0_stage7_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp0_stage8_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp0_stage9_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp0_stage10_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp0_stage11_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp0_stage12_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp0_stage5_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp0_stage6_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp0_stage7_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp0_stage8_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp0_stage9_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp0_stage10_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp0_stage11_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp0_stage12_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp0_stage4_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp0_stage5_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp0_stage6_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp0_stage7_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage8_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage9_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage10_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage11_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage12_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage8_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage9_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage10_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage11_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage12_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bias_address0 = tmp_mid2_fu_1546_p1;

assign co_1_fu_800_p2 = (3'd1 + ap_phi_mux_co_phi_fu_585_p4);

assign exitcond2_mid_fu_846_p2 = (not_exitcond_flatten_fu_834_p2 & exitcond_fu_840_p2);

assign exitcond_flatten1_fu_788_p2 = ((ap_phi_mux_indvar_flatten1_phi_fu_574_p4 == 13'd4704) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_806_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_596_p4 == 10'd784) ? 1'b1 : 1'b0);

assign exitcond_fu_840_p2 = ((ap_phi_mux_w_phi_fu_619_p4 == 5'd28) ? 1'b1 : 1'b0);

assign h_2_dup_fu_893_p2 = (5'd1 + h_mid_fu_872_p3);

assign h_2_mid1_fu_1010_p2 = (5'd2 + h_mid_reg_1722);

assign h_mid_fu_872_p3 = ((exitcond_flatten_reg_1643[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_h_phi_fu_607_p4);

assign h_s_fu_1015_p2 = (5'd1 + h_reg_603);

assign indvar_flatten_next1_fu_794_p2 = (ap_phi_mux_indvar_flatten1_phi_fu_574_p4 + 13'd1);

assign indvar_flatten_next_fu_1267_p3 = ((exitcond_flatten_reg_1643[0:0] === 1'b1) ? 10'd1 : indvar_flatten_op_reg_1717);

assign indvar_flatten_op_fu_866_p2 = (10'd1 + ap_phi_mux_indvar_flatten_phi_fu_596_p4);

assign not_exitcond_flatten_fu_834_p2 = (exitcond_flatten_fu_806_p2 ^ 1'd1);

assign output_r_address0 = tmp_109_cast_fu_1630_p1;

assign output_r_d0 = reg_762;

assign p_shl1_cast_fu_1611_p1 = $signed(tmp_70_fu_1603_p3);

assign p_shl2_cast_fu_1557_p1 = tmp_64_fu_1550_p3;

assign p_shl3_cast_fu_1568_p1 = tmp_65_fu_1561_p3;

assign p_shl_cast_fu_1595_p3 = {{tmp_69_fu_1591_p1}, {5'd0}};

assign tmp_100_fu_1478_p1 = tmp_99_fu_1472_p3;

assign tmp_101_fu_961_p3 = {{tmp_mid2_20_reg_1740}, {tmp_21_0_2_fu_956_p2}};

assign tmp_102_fu_968_p1 = tmp_101_fu_961_p3;

assign tmp_103_fu_1095_p3 = {{tmp_73_reg_1814}, {tmp_21_0_2_reg_1778}};

assign tmp_104_fu_1101_p1 = tmp_103_fu_1095_p3;

assign tmp_105_fu_1293_p3 = {{tmp_75_reg_1890}, {tmp_21_0_2_reg_1778}};

assign tmp_106_fu_1299_p1 = tmp_105_fu_1293_p3;

assign tmp_107_fu_1388_p3 = {{tmp_77_reg_1897}, {tmp_21_0_2_reg_1778}};

assign tmp_108_fu_1394_p1 = tmp_107_fu_1388_p3;

assign tmp_109_cast_fu_1630_p1 = tmp_90_reg_2210;

assign tmp_109_fu_1503_p3 = {{tmp_79_reg_1906}, {tmp_21_0_2_reg_1778}};

assign tmp_110_fu_1509_p1 = tmp_109_fu_1503_p3;

assign tmp_111_fu_978_p3 = {{tmp_mid2_20_reg_1740}, {tmp_21_0_3_fu_973_p2}};

assign tmp_112_fu_985_p1 = tmp_111_fu_978_p3;

assign tmp_113_fu_1126_p3 = {{tmp_73_reg_1814}, {tmp_21_0_3_reg_1791}};

assign tmp_114_fu_1132_p1 = tmp_113_fu_1126_p3;

assign tmp_115_fu_1304_p3 = {{tmp_75_reg_1890}, {tmp_21_0_3_reg_1791}};

assign tmp_116_fu_1310_p1 = tmp_115_fu_1304_p3;

assign tmp_117_fu_1419_p3 = {{tmp_77_reg_1897}, {tmp_21_0_3_reg_1791}};

assign tmp_118_fu_1425_p1 = tmp_117_fu_1419_p3;

assign tmp_119_fu_1514_p3 = {{tmp_79_reg_1906}, {tmp_21_0_3_reg_1791}};

assign tmp_120_fu_1520_p1 = tmp_119_fu_1514_p3;

assign tmp_121_fu_1052_p3 = {{tmp_mid2_20_reg_1740}, {tmp_21_0_4_fu_1047_p2}};

assign tmp_122_fu_1059_p1 = tmp_121_fu_1052_p3;

assign tmp_123_fu_1137_p3 = {{tmp_73_reg_1814}, {tmp_21_0_4_reg_1827}};

assign tmp_124_fu_1143_p1 = tmp_123_fu_1137_p3;

assign tmp_125_fu_1346_p3 = {{tmp_75_reg_1890}, {tmp_21_0_4_reg_1827}};

assign tmp_126_fu_1352_p1 = tmp_125_fu_1346_p3;

assign tmp_127_fu_1430_p3 = {{tmp_77_reg_1897}, {tmp_21_0_4_reg_1827}};

assign tmp_128_fu_1436_p1 = tmp_127_fu_1430_p3;

assign tmp_129_fu_1541_p1 = tmp_130_fu_1535_p3;

assign tmp_130_fu_1535_p3 = {{tmp_79_reg_1906}, {tmp_21_0_4_reg_1827}};

assign tmp_18_1_fu_1198_p2 = (5'd3 + h_reg_603);

assign tmp_18_2_fu_1223_p2 = (5'd4 + h_reg_603);

assign tmp_18_2_mid1_fu_1168_p2 = (5'd3 + h_mid_reg_1722);

assign tmp_18_3_mid1_fu_1193_p2 = (5'd4 + h_mid_reg_1722);

assign tmp_18_4_mid1_fu_1218_p2 = (5'd5 + h_mid_reg_1722);

assign tmp_18_s_fu_1173_p2 = (5'd2 + h_reg_603);

assign tmp_21_0_2_fu_956_p2 = (5'd2 + w_mid2_reg_1703);

assign tmp_21_0_3_fu_973_p2 = (5'd3 + w_mid2_reg_1703);

assign tmp_21_0_4_fu_1047_p2 = (5'd4 + w_mid2_reg_1703);

assign tmp_2_cast_fu_1621_p1 = w_mid2_reg_1703_pp0_iter10_reg;

assign tmp_40_fu_936_p2 = (8'd2 + tmp_42_reg_1666);

assign tmp_41_fu_946_p2 = (8'd3 + tmp_42_reg_1666);

assign tmp_42_fu_830_p1 = tmp_fu_824_p2[7:0];

assign tmp_43_fu_990_p2 = (8'd4 + tmp_42_reg_1666);

assign tmp_44_fu_1000_p2 = (8'd5 + tmp_42_reg_1666);

assign tmp_45_fu_1064_p2 = (8'd6 + tmp_42_reg_1666);

assign tmp_46_fu_1074_p2 = (8'd7 + tmp_42_reg_1666);

assign tmp_47_fu_1106_p2 = (8'd8 + tmp_42_reg_1666);

assign tmp_48_fu_1116_p2 = (8'd9 + tmp_42_reg_1666);

assign tmp_49_fu_1148_p2 = (8'd10 + tmp_42_reg_1666);

assign tmp_50_fu_1158_p2 = (8'd11 + tmp_42_reg_1666);

assign tmp_51_fu_1273_p2 = (8'd12 + tmp_42_reg_1666);

assign tmp_52_fu_1283_p2 = (8'd13 + tmp_42_reg_1666);

assign tmp_53_fu_1315_p2 = (8'd14 + tmp_42_reg_1666);

assign tmp_54_fu_1325_p2 = (8'd15 + tmp_42_reg_1666);

assign tmp_55_cast_fu_888_p1 = tmp_s_fu_883_p2;

assign tmp_55_fu_1357_p2 = (8'd16 + tmp_42_reg_1666);

assign tmp_56_cast_fu_941_p1 = tmp_40_fu_936_p2;

assign tmp_56_fu_1367_p2 = (8'd17 + tmp_42_reg_1666);

assign tmp_57_cast_fu_951_p1 = tmp_41_fu_946_p2;

assign tmp_57_fu_1399_p2 = (8'd18 + tmp_42_reg_1666);

assign tmp_58_cast_fu_995_p1 = tmp_43_fu_990_p2;

assign tmp_58_fu_1409_p2 = (8'd19 + tmp_42_reg_1666);

assign tmp_59_cast_fu_1005_p1 = tmp_44_fu_1000_p2;

assign tmp_59_fu_1441_p2 = (8'd20 + tmp_42_reg_1666);

assign tmp_60_cast_fu_1069_p1 = tmp_45_fu_1064_p2;

assign tmp_60_fu_1451_p2 = (8'd21 + tmp_42_reg_1666);

assign tmp_61_cast_fu_1079_p1 = tmp_46_fu_1074_p2;

assign tmp_61_fu_1483_p2 = (8'd22 + tmp_42_reg_1666);

assign tmp_62_cast_fu_1111_p1 = tmp_47_fu_1106_p2;

assign tmp_62_fu_1493_p2 = (8'd23 + tmp_42_reg_1666);

assign tmp_63_cast_fu_1121_p1 = tmp_48_fu_1116_p2;

assign tmp_63_fu_1525_p2 = (8'd24 + tmp_42_reg_1666);

assign tmp_64_cast_fu_1153_p1 = tmp_49_fu_1148_p2;

assign tmp_64_fu_1550_p3 = {{tmp_mid2_v_reg_1653_pp0_iter10_reg}, {5'd0}};

assign tmp_65_cast_fu_1163_p1 = tmp_50_fu_1158_p2;

assign tmp_65_fu_1561_p3 = {{tmp_mid2_v_reg_1653_pp0_iter10_reg}, {2'd0}};

assign tmp_66_cast_fu_1278_p1 = tmp_51_fu_1273_p2;

assign tmp_66_fu_1572_p2 = (p_shl2_cast_fu_1557_p1 - p_shl3_cast_fu_1568_p1);

assign tmp_67_cast_fu_1288_p1 = tmp_52_fu_1283_p2;

assign tmp_67_fu_852_p2 = (exitcond_flatten_fu_806_p2 | exitcond2_mid_fu_846_p2);

assign tmp_68_cast_fu_1320_p1 = tmp_53_fu_1315_p2;

assign tmp_68_fu_1585_p2 = ($signed(tmp_81_cast_fu_1578_p1) + $signed(tmp_mid2_cast_21_fu_1582_p1));

assign tmp_69_cast_fu_1330_p1 = tmp_54_fu_1325_p2;

assign tmp_69_fu_1591_p1 = tmp_68_fu_1585_p2[8:0];

assign tmp_70_cast_fu_1362_p1 = tmp_55_fu_1357_p2;

assign tmp_70_fu_1603_p3 = {{tmp_68_fu_1585_p2}, {2'd0}};

assign tmp_71_cast_fu_1372_p1 = tmp_56_fu_1367_p2;

assign tmp_71_fu_1615_p2 = ($signed(p_shl_cast_fu_1595_p3) - $signed(p_shl1_cast_fu_1611_p1));

assign tmp_72_cast_fu_1404_p1 = tmp_57_fu_1399_p2;

assign tmp_72_fu_1021_p3 = ((exitcond_flatten_reg_1643[0:0] === 1'b1) ? 5'd1 : h_s_fu_1015_p2);

assign tmp_73_cast_fu_1414_p1 = tmp_58_fu_1409_p2;

assign tmp_73_fu_1028_p3 = ((exitcond2_mid_reg_1694[0:0] === 1'b1) ? h_2_mid1_fu_1010_p2 : tmp_72_fu_1021_p3);

assign tmp_74_cast_fu_1446_p1 = tmp_59_fu_1441_p2;

assign tmp_74_fu_1179_p3 = ((exitcond_flatten_reg_1643[0:0] === 1'b1) ? 5'd2 : tmp_18_s_fu_1173_p2);

assign tmp_75_cast_fu_1456_p1 = tmp_60_fu_1451_p2;

assign tmp_75_fu_1186_p3 = ((exitcond2_mid_reg_1694[0:0] === 1'b1) ? tmp_18_2_mid1_fu_1168_p2 : tmp_74_fu_1179_p3);

assign tmp_76_cast_fu_1488_p1 = tmp_61_fu_1483_p2;

assign tmp_76_fu_1204_p3 = ((exitcond_flatten_reg_1643[0:0] === 1'b1) ? 5'd3 : tmp_18_1_fu_1198_p2);

assign tmp_77_cast_fu_1498_p1 = tmp_62_fu_1493_p2;

assign tmp_77_fu_1211_p3 = ((exitcond2_mid_reg_1694[0:0] === 1'b1) ? tmp_18_3_mid1_fu_1193_p2 : tmp_76_fu_1204_p3);

assign tmp_78_cast_fu_1530_p1 = tmp_63_fu_1525_p2;

assign tmp_78_fu_1229_p3 = ((exitcond_flatten_reg_1643[0:0] === 1'b1) ? 5'd4 : tmp_18_2_fu_1223_p2);

assign tmp_79_fu_1236_p3 = ((exitcond2_mid_reg_1694[0:0] === 1'b1) ? tmp_18_4_mid1_fu_1218_p2 : tmp_78_fu_1229_p3);

assign tmp_80_fu_906_p3 = {{tmp_mid2_20_fu_899_p3}, {w_mid2_reg_1703}};

assign tmp_81_cast_fu_1578_p1 = $signed(tmp_66_fu_1572_p2);

assign tmp_81_fu_913_p1 = tmp_80_fu_906_p3;

assign tmp_82_fu_1035_p3 = {{tmp_73_fu_1028_p3}, {w_mid2_reg_1703}};

assign tmp_83_fu_1042_p1 = tmp_82_fu_1035_p3;

assign tmp_84_fu_1243_p3 = {{tmp_75_fu_1186_p3}, {w_mid2_reg_1703}};

assign tmp_85_fu_1250_p1 = tmp_84_fu_1243_p3;

assign tmp_86_fu_1335_p3 = {{tmp_77_reg_1897}, {w_mid2_reg_1703}};

assign tmp_87_fu_1341_p1 = tmp_86_fu_1335_p3;

assign tmp_88_fu_1461_p3 = {{tmp_79_reg_1906}, {w_mid2_reg_1703}};

assign tmp_89_fu_1467_p1 = tmp_88_fu_1461_p3;

assign tmp_90_fu_1624_p2 = (tmp_71_fu_1615_p2 + tmp_2_cast_fu_1621_p1);

assign tmp_91_fu_923_p3 = {{tmp_mid2_20_fu_899_p3}, {w_2_fu_918_p2}};

assign tmp_92_fu_931_p1 = tmp_91_fu_923_p3;

assign tmp_93_fu_1084_p3 = {{tmp_73_reg_1814}, {w_2_reg_1754}};

assign tmp_94_fu_1090_p1 = tmp_93_fu_1084_p3;

assign tmp_95_fu_1255_p3 = {{tmp_75_fu_1186_p3}, {w_2_reg_1754}};

assign tmp_96_fu_1262_p1 = tmp_95_fu_1255_p3;

assign tmp_97_fu_1377_p3 = {{tmp_77_reg_1897}, {w_2_reg_1754}};

assign tmp_98_fu_1383_p1 = tmp_97_fu_1377_p3;

assign tmp_99_fu_1472_p3 = {{tmp_79_reg_1906}, {w_2_reg_1754}};

assign tmp_cast_fu_879_p1 = tmp_reg_1661;

assign tmp_fu_824_p1 = tmp_fu_824_p10;

assign tmp_fu_824_p10 = tmp_mid2_v_fu_812_p3;

assign tmp_fu_824_p2 = (9'd25 * tmp_fu_824_p1);

assign tmp_mid2_20_fu_899_p3 = ((exitcond2_mid_reg_1694[0:0] === 1'b1) ? h_2_dup_fu_893_p2 : h_mid_fu_872_p3);

assign tmp_mid2_cast_21_fu_1582_p1 = tmp_mid2_20_reg_1740_pp0_iter10_reg;

assign tmp_mid2_fu_1546_p1 = tmp_mid2_v_reg_1653_pp0_iter9_reg;

assign tmp_mid2_v_fu_812_p3 = ((exitcond_flatten_fu_806_p2[0:0] === 1'b1) ? co_1_fu_800_p2 : ap_phi_mux_co_phi_fu_585_p4);

assign tmp_s_fu_883_p2 = (8'd1 + tmp_42_reg_1666);

assign w_2_fu_918_p2 = (5'd1 + w_mid2_reg_1703);

assign w_mid2_fu_858_p3 = ((tmp_67_fu_852_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_w_phi_fu_619_p4);

endmodule //convulution1
