<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtex7</ProductFamily>
        <Part>xc7vx690t-ffg1761-2</Part>
        <TopModelName>rocev2_top</TopModelName>
        <TargetClockPeriod>6.40</TargetClockPeriod>
        <ClockUncertainty>1.73</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.621</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>45</Best-caseLatency>
            <Average-caseLatency>45</Average-caseLatency>
            <Worst-caseLatency>45</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.343 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.343 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.343 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>1</DataflowPipelineThroughput>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>159</BRAM_18K>
            <DSP>6</DSP>
            <FF>26918</FF>
            <LUT>36734</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2940</BRAM_18K>
            <DSP>3600</DSP>
            <FF>866400</FF>
            <LUT>433200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axis_rx_data_TDATA</name>
            <Object>s_axis_rx_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_rx_data_TVALID</name>
            <Object>s_axis_rx_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_rx_data_TREADY</name>
            <Object>s_axis_rx_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_tx_meta_dout</name>
            <Object>s_axis_tx_meta</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>184</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_tx_meta_empty_n</name>
            <Object>s_axis_tx_meta</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_tx_meta_read</name>
            <Object>s_axis_tx_meta</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_tx_data_TDATA</name>
            <Object>s_axis_tx_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_tx_data_TVALID</name>
            <Object>s_axis_tx_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_tx_data_TREADY</name>
            <Object>s_axis_tx_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_tx_data_TDATA</name>
            <Object>m_axis_tx_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_tx_data_TVALID</name>
            <Object>m_axis_tx_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_tx_data_TREADY</name>
            <Object>m_axis_tx_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_mem_write_cmd_TDATA</name>
            <Object>m_axis_mem_write_cmd</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>192</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_mem_write_cmd_TVALID</name>
            <Object>m_axis_mem_write_cmd</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_mem_write_cmd_TREADY</name>
            <Object>m_axis_mem_write_cmd</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_mem_read_cmd_TDATA</name>
            <Object>m_axis_mem_read_cmd</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>192</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_mem_read_cmd_TVALID</name>
            <Object>m_axis_mem_read_cmd</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_mem_read_cmd_TREADY</name>
            <Object>m_axis_mem_read_cmd</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_mem_write_data_TDATA</name>
            <Object>m_axis_mem_write_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_mem_write_data_TVALID</name>
            <Object>m_axis_mem_write_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_mem_write_data_TREADY</name>
            <Object>m_axis_mem_write_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_mem_read_data_TDATA</name>
            <Object>s_axis_mem_read_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_mem_read_data_TVALID</name>
            <Object>s_axis_mem_read_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_mem_read_data_TREADY</name>
            <Object>s_axis_mem_read_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_qp_interface_TDATA</name>
            <Object>s_axis_qp_interface</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>168</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_qp_interface_TVALID</name>
            <Object>s_axis_qp_interface</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_qp_interface_TREADY</name>
            <Object>s_axis_qp_interface</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_qp_conn_interface_TDATA</name>
            <Object>s_axis_qp_conn_interface</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>184</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_qp_conn_interface_TVALID</name>
            <Object>s_axis_qp_conn_interface</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_qp_conn_interface_TREADY</name>
            <Object>s_axis_qp_conn_interface</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>local_ip_address</name>
            <Object>local_ip_address</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>regCrcDropPkgCount</name>
            <Object>regCrcDropPkgCount</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>regCrcDropPkgCount_ap_vld</name>
            <Object>regCrcDropPkgCount</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>regInvalidPsnDropCount</name>
            <Object>regInvalidPsnDropCount</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>regInvalidPsnDropCount_ap_vld</name>
            <Object>regInvalidPsnDropCount</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>rocev2_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>rocev2_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>rocev2_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>process_ipv4_64_U0</InstName>
                    <ModuleName>process_ipv4_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>864</ID>
                    <BindInstances>add_ln58_fu_256_p2 add_ln67_fu_271_p2 rx_process2dropLengthFifo_din add_ln840_fu_481_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>local_req_handler_U0</InstName>
                    <ModuleName>local_req_handler</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>886</ID>
                    <BindInstances>add_ln840_8_fu_433_p2 add_ln840_9_fu_440_p2 add_ln841_5_fu_447_p2 add_ln840_fu_498_p2 add_ln840_7_fu_505_p2 add_ln841_fu_512_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>910</ID>
                </Instance>
                <Instance>
                    <InstName>tx_pkg_arbiter_64_U0</InstName>
                    <ModuleName>tx_pkg_arbiter_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>917</ID>
                    <BindInstances>grp_fu_693_p2 grp_fu_709_p2 grp_fu_693_p2 grp_fu_709_p2 grp_fu_693_p2 grp_fu_709_p2 grp_fu_693_p2 grp_fu_693_p2 grp_fu_709_p2 grp_fu_693_p2 grp_fu_709_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ipv4_drop_optional_ip_header_64_U0</InstName>
                    <ModuleName>ipv4_drop_optional_ip_header_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>941</ID>
                    <BindInstances>add_ln841_fu_256_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>process_udp_64_4_U0</InstName>
                    <ModuleName>process_udp_64_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>959</ID>
                    <BindInstances>add_ln67_fu_185_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>udp_rshiftWordByOctet_net_axis_64_64_2_U0</InstName>
                    <ModuleName>udp_rshiftWordByOctet_net_axis_64_64_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>977</ID>
                </Instance>
                <Instance>
                    <InstName>merge_rx_meta_U0</InstName>
                    <ModuleName>merge_rx_meta</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>985</ID>
                </Instance>
                <Instance>
                    <InstName>rx_process_ibh_64_U0</InstName>
                    <ModuleName>rx_process_ibh_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>995</ID>
                    <BindInstances>add_ln58_fu_268_p2 add_ln67_fu_283_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>rshiftWordByOctet_net_axis_64_64_11_U0</InstName>
                    <ModuleName>rshiftWordByOctet_net_axis_64_64_11_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1015</ID>
                </Instance>
                <Instance>
                    <InstName>rx_process_exh_64_U0</InstName>
                    <ModuleName>rx_process_exh_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1031</ID>
                    <BindInstances>add_ln58_fu_490_p2 add_ln67_1_fu_633_p2 ret_V_fu_728_p2 mul_33ns_35ns_66_3_1_U43 add_ln67_fu_784_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>rx_ibh_fsm_U0</InstName>
                    <ModuleName>rx_ibh_fsm</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1063</ID>
                    <BindInstances>add_ln34_fu_440_p2 grp_fu_288_p2 grp_fu_288_p2 add_ln186_fu_721_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ipUdpMetaHandler_64_U0</InstName>
                    <ModuleName>ipUdpMetaHandler_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1107</ID>
                </Instance>
                <Instance>
                    <InstName>rx_exh_fsm_64_U0</InstName>
                    <ModuleName>rx_exh_fsm_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1121</ID>
                    <BindInstances>payLoadLength_V_2_fu_681_p2 grp_fu_475_p2 add_ln186_1_fu_950_p2 payLoadLength_V_fu_713_p2 add_ln186_7_fu_1011_p2 grp_fu_475_p2 payLoadLength_V_5_fu_759_p2 remainingLength_V_fu_1131_p2 add_ln666_fu_765_p2 grp_fu_475_p2 add_ln186_4_fu_1160_p2 payLoadLength_V_4_fu_815_p2 remainingLength_V_1_fu_1223_p2 grp_fu_475_p2 add_ln186_9_fu_1395_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>handle_read_requests_U0</InstName>
                    <ModuleName>handle_read_requests</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1173</ID>
                    <BindInstances>add_ln840_11_fu_321_p2 add_ln841_6_fu_328_p2 add_ln840_fu_357_p2 add_ln841_fu_364_p2 add_ln840_10_fu_432_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stream_merger_ackEvent_U0</InstName>
                    <ModuleName>stream_merger_ackEvent_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1193</ID>
                </Instance>
                <Instance>
                    <InstName>meta_merger_U0</InstName>
                    <ModuleName>meta_merger</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1203</ID>
                    <BindInstances>ret_V_fu_327_p2 mul_33ns_35ns_66_3_1_U114</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ipv4_lshiftWordByOctet_64_2_U0</InstName>
                    <ModuleName>ipv4_lshiftWordByOctet_64_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1219</ID>
                </Instance>
                <Instance>
                    <InstName>drop_ooo_ibh_64_U0</InstName>
                    <ModuleName>drop_ooo_ibh_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1235</ID>
                </Instance>
                <Instance>
                    <InstName>ipv4_generate_ipv4_64_3_U0</InstName>
                    <ModuleName>ipv4_generate_ipv4_64_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1247</ID>
                    <BindInstances>add_ln76_2_fu_290_p2 grp_fu_244_p2 grp_fu_244_p2 add_ln76_fu_442_p2 grp_fu_244_p2 grp_fu_244_p2 sub_ln80_fu_556_p2 sub_ln80_3_fu_574_p2 sub_ln80_4_fu_590_p2 len_V_fu_663_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>rx_exh_payload_64_U0</InstName>
                    <ModuleName>rx_exh_payload_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1264</ID>
                </Instance>
                <Instance>
                    <InstName>lshiftWordByOctet_64_12_U0</InstName>
                    <ModuleName>lshiftWordByOctet_64_12_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1284</ID>
                </Instance>
                <Instance>
                    <InstName>lshiftWordByOctet_64_13_U0</InstName>
                    <ModuleName>lshiftWordByOctet_64_13_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1300</ID>
                </Instance>
                <Instance>
                    <InstName>generate_exh_64_U0</InstName>
                    <ModuleName>generate_exh_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1308</ID>
                    <BindInstances>grp_fu_407_p2 grp_fu_536_p2 grp_fu_407_p2 add_ln186_14_fu_1483_p2 add_ln76_4_fu_833_p2 grp_fu_526_p2 grp_fu_531_p2 sub_ln80_9_fu_933_p2 sub_ln80_10_fu_951_p2 sub_ln80_11_fu_967_p2 grp_fu_536_p2 add_ln76_fu_1076_p2 grp_fu_526_p2 grp_fu_531_p2 sub_ln80_fu_1176_p2 sub_ln80_7_fu_1194_p2 sub_ln80_8_fu_1210_p2 add_ln186_12_fu_1612_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>qp_interface_U0</InstName>
                    <ModuleName>qp_interface</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1352</ID>
                </Instance>
                <Instance>
                    <InstName>generate_ibh_64_U0</InstName>
                    <ModuleName>generate_ibh_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1376</ID>
                    <BindInstances>nextPsn_V_fu_581_p2 psn_V_fu_489_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>split_tx_meta_U0</InstName>
                    <ModuleName>split_tx_meta</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1400</ID>
                    <BindInstances>tempLen_V_fu_108_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>rshiftWordByOctet_routed_net_axis_64_1_64_12_U0</InstName>
                    <ModuleName>rshiftWordByOctet_routed_net_axis_64_1_64_12_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1410</ID>
                </Instance>
                <Instance>
                    <InstName>rshiftWordByOctet_net_axis_64_64_13_U0</InstName>
                    <ModuleName>rshiftWordByOctet_net_axis_64_64_13_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1418</ID>
                </Instance>
                <Instance>
                    <InstName>append_payload_64_U0</InstName>
                    <ModuleName>append_payload_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1434</ID>
                </Instance>
                <Instance>
                    <InstName>mq_pointer_table_500_U0</InstName>
                    <ModuleName>mq_pointer_table_500_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1460</ID>
                    <BindInstances>ptr_table_head_V_U ptr_table_tail_V_U ptr_table_valid_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>mem_cmd_merger_64_U0</InstName>
                    <ModuleName>mem_cmd_merger_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1484</ID>
                    <BindInstances>grp_fu_112_p2 grp_fu_112_p2 add_ln1513_fu_155_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>state_table_U0</InstName>
                    <ModuleName>state_table</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1496</ID>
                    <BindInstances>add_ln186_fu_614_p2 state_table_req_old_unack_V_U state_table_resp_epsn_V_U state_table_retryCounter_V_U state_table_resp_old_outstanding_V_U state_table_req_next_psn_V_U state_table_req_old_valid_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>udp_lshiftWordByOctet_64_1_U0</InstName>
                    <ModuleName>udp_lshiftWordByOctet_64_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1524</ID>
                </Instance>
                <Instance>
                    <InstName>merge_rx_pkgs_64_U0</InstName>
                    <ModuleName>merge_rx_pkgs_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1532</ID>
                </Instance>
                <Instance>
                    <InstName>lshiftWordByOctet_64_11_U0</InstName>
                    <ModuleName>lshiftWordByOctet_64_11_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1548</ID>
                </Instance>
                <Instance>
                    <InstName>tx_ipUdpMetaMerger_U0</InstName>
                    <ModuleName>tx_ipUdpMetaMerger</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1564</ID>
                </Instance>
                <Instance>
                    <InstName>msn_table_U0</InstName>
                    <ModuleName>msn_table</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1576</ID>
                    <BindInstances>msn_table_msn_V_U msn_table_vaddr_V_U msn_table_dma_length_V_U msn_table_r_key_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>mq_freelist_handler_2048_U0</InstName>
                    <ModuleName>mq_freelist_handler_2048_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1598</ID>
                    <BindInstances>add_ln840_fu_84_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>mq_meta_table_ap_uint_64_2048_U0</InstName>
                    <ModuleName>mq_meta_table_ap_uint_64_2048_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1608</ID>
                    <BindInstances>meta_table_value_V_U meta_table_next_V_U meta_table_valid_U meta_table_isTail_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>insert_icrc_64_U0</InstName>
                    <ModuleName>insert_icrc_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1624</ID>
                </Instance>
                <Instance>
                    <InstName>generate_udp_64_U0</InstName>
                    <ModuleName>generate_udp_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1634</ID>
                    <BindInstances>add_ln76_3_fu_216_p2 grp_fu_181_p2 add_ln76_fu_282_p2 grp_fu_181_p2 sub_ln80_fu_318_p2 sub_ln80_5_fu_336_p2 sub_ln80_6_fu_352_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>prepend_ibh_header_64_U0</InstName>
                    <ModuleName>prepend_ibh_header_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1650</ID>
                    <BindInstances>add_ln76_1_fu_240_p2 grp_fu_198_p2 grp_fu_198_p2 add_ln76_fu_392_p2 grp_fu_198_p2 grp_fu_198_p2 sub_ln80_fu_506_p2 sub_ln80_1_fu_524_p2 sub_ln80_2_fu_540_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>conn_table_U0</InstName>
                    <ModuleName>conn_table</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1666</ID>
                    <BindInstances>conn_table_remote_qpn_V_U conn_table_remote_ip_address_V_U conn_table_remote_udp_port_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>read_req_table_U0</InstName>
                    <ModuleName>read_req_table</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1682</ID>
                </Instance>
                <Instance>
                    <InstName>mq_process_requests_ap_uint_64_U0</InstName>
                    <ModuleName>mq_process_requests_ap_uint_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1690</ID>
                </Instance>
                <Instance>
                    <InstName>extract_icrc_64_U0</InstName>
                    <ModuleName>extract_icrc_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1732</ID>
                </Instance>
                <Instance>
                    <InstName>Block_entry450_proc_U0</InstName>
                    <ModuleName>Block_entry450_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1748</ID>
                </Instance>
            </InstancesList>
            <BindInstances>local_ip_address_c_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <EstimatedClockPeriod>2.336</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>process_ipv4_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.827</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.800 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.800 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.800 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>833</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3619</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_256_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_271_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:67" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="rx_process2dropLengthFifo_din" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="sub_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_481_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ipv4_drop_optional_ip_header_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.834</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>456</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln841_fu_256_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" URAM="0" VARIABLE="add_ln841"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ipv4_lshiftWordByOctet_64_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.539</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>189</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>167</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>ipv4_generate_ipv4_64_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.621</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.621 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.621 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.621 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>450</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4056</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_2_fu_290_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76" URAM="0" VARIABLE="add_ln76_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_244_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:85" URAM="0" VARIABLE="add_ln85_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_244_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79" URAM="0" VARIABLE="add_ln79_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_442_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_244_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_244_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_fu_556_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_3_fu_574_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_4_fu_590_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="len_V_fu_663_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="len_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_udp_64_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.517</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.800 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.800 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.800 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>394</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>162</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_185_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:67" URAM="0" VARIABLE="add_ln67"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>udp_rshiftWordByOctet_net_axis_64_64_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.336</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>132</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merge_rx_meta</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>86</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>split_tx_meta</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.645</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>84</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tempLen_V_fu_108_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="tempLen_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>udp_lshiftWordByOctet_64_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.336</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>132</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>generate_udp_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.621</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.621 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.621 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.621 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>354</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>337</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_3_fu_216_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76" URAM="0" VARIABLE="add_ln76_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_181_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:79" URAM="0" VARIABLE="add_ln79_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_282_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_181_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_fu_318_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_5_fu_336_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_6_fu_352_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>qp_interface</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>135</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rx_process_ibh_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.780</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.800 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.800 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.800 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>636</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2169</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_268_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_283_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67" URAM="0" VARIABLE="add_ln67"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rshiftWordByOctet_net_axis_64_64_11_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.539</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>189</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rx_process_exh_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.622</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2049</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3721</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_490_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_633_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67" URAM="0" VARIABLE="add_ln67_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_728_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_35ns_66_3_1_U43" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513" URAM="0" VARIABLE="mul_ln1513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_784_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67" URAM="0" VARIABLE="add_ln67"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_ibh_fsm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.011</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.800 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.800 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.800 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>573</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>678</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_440_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_288_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_288_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_721_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>drop_ooo_ibh_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.674</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>136</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>ipUdpMetaHandler_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>265</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rx_exh_fsm_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.925</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.800 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.800 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.800 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>906</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1211</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="payLoadLength_V_2_fu_681_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="payLoadLength_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_475_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_1_fu_950_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="payLoadLength_V_fu_713_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="payLoadLength_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_7_fu_1011_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_475_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="payLoadLength_V_5_fu_759_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="payLoadLength_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="remainingLength_V_fu_1131_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="remainingLength_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln666_fu_765_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:666" URAM="0" VARIABLE="add_ln666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_475_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_4_fu_1160_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="payLoadLength_V_4_fu_815_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="payLoadLength_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="remainingLength_V_1_fu_1223_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="remainingLength_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_475_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_9_fu_1395_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_exh_payload_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.665</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>200</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>80</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>handle_read_requests</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.631</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>349</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>489</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_11_fu_321_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln841_6_fu_328_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" URAM="0" VARIABLE="add_ln841_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_357_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln841_fu_364_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" URAM="0" VARIABLE="add_ln841"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_10_fu_432_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stream_merger_ackEvent_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.336</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.800 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.800 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.800 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>157</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rshiftWordByOctet_routed_net_axis_64_1_64_12_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.336</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>132</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rshiftWordByOctet_net_axis_64_64_13_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.539</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>189</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merge_rx_pkgs_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.934</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.800 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.800 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.800 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>345</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>167</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>local_req_handler</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.631</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>480</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>989</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_8_fu_433_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_9_fu_440_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln841_5_fu_447_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" URAM="0" VARIABLE="add_ln841_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_498_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_7_fu_505_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln841_fu_512_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" URAM="0" VARIABLE="add_ln841"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tx_pkg_arbiter_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.308</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>600</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>917</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_693_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_709_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" URAM="0" VARIABLE="add_ln841_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_693_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_709_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" URAM="0" VARIABLE="add_ln841_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_693_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_709_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" URAM="0" VARIABLE="add_ln841_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_693_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_693_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_709_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" URAM="0" VARIABLE="add_ln841_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_693_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_709_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" URAM="0" VARIABLE="add_ln841"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>meta_merger</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.369</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>38.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>7</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2429</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1596</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_327_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_35ns_66_3_1_U114" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513" URAM="0" VARIABLE="mul_ln1513"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lshiftWordByOctet_64_12_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.539</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>189</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>167</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>lshiftWordByOctet_64_13_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.336</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>132</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>generate_exh_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.597</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.597 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.597 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.597 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>574</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3825</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_407_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85" URAM="0" VARIABLE="add_ln85_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_536_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_407_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_14_fu_1483_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_4_fu_833_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76" URAM="0" VARIABLE="add_ln76_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_526_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85" URAM="0" VARIABLE="add_ln85_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_531_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79" URAM="0" VARIABLE="add_ln79_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_9_fu_933_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_10_fu_951_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_11_fu_967_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_536_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_1076_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_526_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85" URAM="0" VARIABLE="add_ln85_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_531_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_fu_1176_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_7_fu_1194_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_8_fu_1210_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_12_fu_1612_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>append_payload_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>508</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>199</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>lshiftWordByOctet_64_11_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.539</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>189</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>167</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>generate_ibh_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.606</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>408</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>222</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="nextPsn_V_fu_581_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="nextPsn_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="psn_V_fu_489_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="psn_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prepend_ibh_header_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.621</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.621 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.621 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.621 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>386</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2438</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_240_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_198_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_198_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79" URAM="0" VARIABLE="add_ln79_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_392_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_198_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_198_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_fu_506_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_1_fu_524_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_2_fu_540_p2" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80" URAM="0" VARIABLE="sub_ln80_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tx_ipUdpMetaMerger</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>189</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>237</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>mem_cmd_merger_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.222</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.200 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.200 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>4</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>455</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_112_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513" URAM="0" VARIABLE="add_ln1513_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_112_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513" URAM="0" VARIABLE="add_ln1513_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1513_fu_155_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513" URAM="0" VARIABLE="add_ln1513"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conn_table</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.602</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>4</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>91</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conn_table_remote_qpn_V_U" SOURCE="" URAM="0" VARIABLE="conn_table_remote_qpn_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conn_table_remote_ip_address_V_U" SOURCE="" URAM="0" VARIABLE="conn_table_remote_ip_address_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conn_table_remote_udp_port_V_U" SOURCE="" URAM="0" VARIABLE="conn_table_remote_udp_port_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>state_table</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.087</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.600 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.600 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.600 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>449</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>435</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_614_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="state_table_req_old_unack_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43" URAM="0" VARIABLE="state_table_req_old_unack_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="state_table_resp_epsn_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43" URAM="0" VARIABLE="state_table_resp_epsn_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="state_table_retryCounter_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43" URAM="0" VARIABLE="state_table_retryCounter_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="state_table_resp_old_outstanding_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43" URAM="0" VARIABLE="state_table_resp_old_outstanding_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="state_table_req_next_psn_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43" URAM="0" VARIABLE="state_table_req_next_psn_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="state_table_req_old_valid_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43" URAM="0" VARIABLE="state_table_req_old_valid_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>msn_table</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.602</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.200 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.200 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>4</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>425</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>243</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="msn_table_msn_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:42" URAM="0" VARIABLE="msn_table_msn_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="msn_table_vaddr_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:42" URAM="0" VARIABLE="msn_table_vaddr_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="msn_table_dma_length_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:42" URAM="0" VARIABLE="msn_table_dma_length_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="msn_table_r_key_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:42" URAM="0" VARIABLE="msn_table_r_key_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_req_table</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.336</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>41</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>mq_freelist_handler_2048_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_84_p2" SOURCE="/home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mq_pointer_table_500_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.602</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.200 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.200 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>4</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>193</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="ptr_table_head_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127" URAM="0" VARIABLE="ptr_table_head_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="ptr_table_tail_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127" URAM="0" VARIABLE="ptr_table_tail_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="ptr_table_valid_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127" URAM="0" VARIABLE="ptr_table_valid"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mq_meta_table_ap_uint_64_2048_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.087</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>6</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>80</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="meta_table_value_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204" URAM="0" VARIABLE="meta_table_value_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="meta_table_next_V_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204" URAM="0" VARIABLE="meta_table_next_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="meta_table_valid_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204" URAM="0" VARIABLE="meta_table_valid"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="meta_table_isTail_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204" URAM="0" VARIABLE="meta_table_isTail"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mq_process_requests_ap_uint_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.066</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>474</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry450_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>extract_icrc_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.336</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.400 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.400 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.400 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>166</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>insert_icrc_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.041</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.800 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.800 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.800 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>82</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>118</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rocev2_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.40</TargetClockPeriod>
                    <ClockUncertainty>1.73</ClockUncertainty>
                    <EstimatedClockPeriod>7.621</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>45</Best-caseLatency>
                    <Average-caseLatency>45</Average-caseLatency>
                    <Worst-caseLatency>45</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.343 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.343 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.343 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>1</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>159</BRAM_18K>
                    <AVAIL_BRAM>2940</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>3600</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>26918</FF>
                    <AVAIL_FF>866400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>36734</LUT>
                    <AVAIL_LUT>433200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="local_ip_address_c_U" SOURCE="/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:788" URAM="0" VARIABLE="local_ip_address_c"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>rx_crc2ipFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_process2dropFifo_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_process2dropLengthFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_ip2udpMetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_ip2udpFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_shift2ipv4Fifo_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_udp2ipFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_udp2ipMetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_ip2crcFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_udp2shiftFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_udpMetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_udp2ibFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_ipUdpMetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_ipUdpMetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_udpMetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_ib2udpFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_shift2udpFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>qpi2stateTable_upd_req_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stateTable2qpi_rsp_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>if2msnTable_init_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_ibh2shiftFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_ibh2fsm_MetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_ibh2exh_MetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_shift2exhFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_exh2dropFifo_U</Name>
            <ParentInst/>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_exhMetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_exh2drop_MetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rxIbh2stateTable_upd_req_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stateTable2rxIbh_rsp_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_ibhDropFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_ibhDropMetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_fsm2exh_MetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_ibhEventFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_ibhDrop2exhFifo_U</Name>
            <ParentInst/>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>exh_lengthFifo_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_drop2exhFsm_MetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rxExh2msnTable_upd_req_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_readReqAddr_pop_req_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>msnTable2rxExh_rsp_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_readReqAddr_pop_rsp_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_exhEventMetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_pkgSplitTypeFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_pkgShiftTypeFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_readRequestFifo_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_readReqTable_upd_req_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_exh2rethShiftFifo_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_exh2aethShiftFifo_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_exhNoShiftFifo_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_remoteMemCmd_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_readEvenFifo_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_ackEventFifo_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_rethSift2mergerFifo_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rx_aethSift2mergerFifo_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_appMetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_readReqAddr_push_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_localMemCmdFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_pkgInfoFifo_U</Name>
            <ParentInst/>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_split2aethShift_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_rethMerge2rethShift_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_rawPayFifo_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_ibhconnTable_req_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_ibhMetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_exhMetaFifo_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_aethShift2payFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_rethShift2payFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>txExh2msnTable_req_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>msnTable2txExh_rsp_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_exh2payFifo_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_packetInfoFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_lengthFifo_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_readReqTable_upd_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_exh2shiftFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_shift2ibhFifo_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_dstQpFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_ibhHeaderFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>txIbh2stateTable_upd_req_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stateTable2txIbh_rsp_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tx_connTable2ibh_rsp_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mq_releaseFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mq_freeListFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2048</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mq_pointerUpdFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mq_pointerReqFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mq_pointerRspFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mq_metaReqFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mq_metaRspFifo_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="s_axis_rx_data" index="0" direction="in" srcType="stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_rx_data" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_axis_tx_meta" index="1" direction="in" srcType="stream&lt;txMeta, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_tx_meta" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_axis_tx_data" index="2" direction="in" srcType="stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_tx_data" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_tx_data" index="3" direction="out" srcType="stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_tx_data" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_mem_write_cmd" index="4" direction="out" srcType="stream&lt;routedMemCmd, 0&gt;&amp;" srcSize="192">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_mem_write_cmd" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_mem_read_cmd" index="5" direction="out" srcType="stream&lt;routedMemCmd, 0&gt;&amp;" srcSize="192">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_mem_read_cmd" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_mem_write_data" index="6" direction="out" srcType="stream&lt;routed_net_axis&lt;64, 1&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_mem_write_data" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_axis_mem_read_data" index="7" direction="in" srcType="stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_mem_read_data" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_axis_qp_interface" index="8" direction="in" srcType="stream&lt;qpContext, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_qp_interface" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_axis_qp_conn_interface" index="9" direction="in" srcType="stream&lt;ifConnReq, 0&gt;&amp;" srcSize="384">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_qp_conn_interface" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="local_ip_address" index="10" direction="in" srcType="ap_uint&lt;128&gt;" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="local_ip_address" name="local_ip_address" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="regCrcDropPkgCount" index="11" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="regCrcDropPkgCount" name="regCrcDropPkgCount" usage="data" direction="out"/>
                <hwRef type="port" interface="regCrcDropPkgCount_ap_vld" name="regCrcDropPkgCount_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="regInvalidPsnDropCount" index="12" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="regInvalidPsnDropCount" name="regInvalidPsnDropCount" usage="data" direction="out"/>
                <hwRef type="port" interface="regInvalidPsnDropCount_ap_vld" name="regInvalidPsnDropCount_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axis_rx_data" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="128" portPrefix="s_axis_rx_data_">
            <ports>
                <port>s_axis_rx_data_TDATA</port>
                <port>s_axis_rx_data_TREADY</port>
                <port>s_axis_rx_data_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_rx_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axis_tx_meta" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="184" portPrefix="s_axis_tx_meta_">
            <portMaps>
                <portMap portMapName="s_axis_tx_meta_dout">RD_DATA</portMap>
                <portMap portMapName="s_axis_tx_meta_empty_n">EMPTY_N</portMap>
                <portMap portMapName="s_axis_tx_meta_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>s_axis_tx_meta_dout</port>
                <port>s_axis_tx_meta_empty_n</port>
                <port>s_axis_tx_meta_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="s_axis_tx_meta"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axis_tx_data" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="128" portPrefix="s_axis_tx_data_">
            <ports>
                <port>s_axis_tx_data_TDATA</port>
                <port>s_axis_tx_data_TREADY</port>
                <port>s_axis_tx_data_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_tx_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_tx_data" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="m_axis_tx_data_">
            <ports>
                <port>m_axis_tx_data_TDATA</port>
                <port>m_axis_tx_data_TREADY</port>
                <port>m_axis_tx_data_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_tx_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_mem_write_cmd" type="axi4stream" busTypeName="axis" mode="master" dataWidth="192" portPrefix="m_axis_mem_write_cmd_">
            <ports>
                <port>m_axis_mem_write_cmd_TDATA</port>
                <port>m_axis_mem_write_cmd_TREADY</port>
                <port>m_axis_mem_write_cmd_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_mem_write_cmd"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_mem_read_cmd" type="axi4stream" busTypeName="axis" mode="master" dataWidth="192" portPrefix="m_axis_mem_read_cmd_">
            <ports>
                <port>m_axis_mem_read_cmd_TDATA</port>
                <port>m_axis_mem_read_cmd_TREADY</port>
                <port>m_axis_mem_read_cmd_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_mem_read_cmd"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_mem_write_data" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="m_axis_mem_write_data_">
            <ports>
                <port>m_axis_mem_write_data_TDATA</port>
                <port>m_axis_mem_write_data_TREADY</port>
                <port>m_axis_mem_write_data_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_mem_write_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axis_mem_read_data" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="128" portPrefix="s_axis_mem_read_data_">
            <ports>
                <port>s_axis_mem_read_data_TDATA</port>
                <port>s_axis_mem_read_data_TREADY</port>
                <port>s_axis_mem_read_data_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_mem_read_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axis_qp_interface" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="168" portPrefix="s_axis_qp_interface_">
            <ports>
                <port>s_axis_qp_interface_TDATA</port>
                <port>s_axis_qp_interface_TREADY</port>
                <port>s_axis_qp_interface_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_qp_interface"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axis_qp_conn_interface" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="184" portPrefix="s_axis_qp_conn_interface_">
            <ports>
                <port>s_axis_qp_conn_interface_TDATA</port>
                <port>s_axis_qp_conn_interface_TREADY</port>
                <port>s_axis_qp_conn_interface_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_qp_conn_interface"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="local_ip_address" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="local_ip_address">DATA</portMap>
            </portMaps>
            <ports>
                <port>local_ip_address</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="1" argName="local_ip_address"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="regCrcDropPkgCount" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="regCrcDropPkgCount">DATA</portMap>
            </portMaps>
            <ports>
                <port>regCrcDropPkgCount</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="regCrcDropPkgCount"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="regInvalidPsnDropCount" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="regInvalidPsnDropCount">DATA</portMap>
            </portMaps>
            <ports>
                <port>regInvalidPsnDropCount</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="regInvalidPsnDropCount"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axis_rx_data:s_axis_tx_data:m_axis_tx_data:m_axis_mem_write_cmd:m_axis_mem_read_cmd:m_axis_mem_write_data:s_axis_mem_read_data:s_axis_qp_interface:s_axis_qp_conn_interface</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="m_axis_mem_read_cmd">both, 192, 1, 1, , , , , , , </column>
                    <column name="m_axis_mem_write_cmd">both, 192, 1, 1, , , , , , , </column>
                    <column name="m_axis_mem_write_data">both, 128, 1, 1, , , , , , , </column>
                    <column name="m_axis_tx_data">both, 128, 1, 1, , , , , , , </column>
                    <column name="s_axis_mem_read_data">both, 128, 1, 1, , , , , , , </column>
                    <column name="s_axis_qp_conn_interface">both, 184, 1, 1, , , , , , , </column>
                    <column name="s_axis_qp_interface">both, 168, 1, 1, , , , , , , </column>
                    <column name="s_axis_rx_data">both, 128, 1, 1, , , , , , , </column>
                    <column name="s_axis_tx_data">both, 128, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="AP_FIFO">
                <table isCollapsed="0">
                    <keys size="2">Interface, Data Width</keys>
                    <column name="s_axis_tx_meta">184, </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="local_ip_address">ap_none, 128, , </column>
                    <column name="regCrcDropPkgCount">ap_vld, 32, , </column>
                    <column name="regInvalidPsnDropCount">ap_vld, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_none, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="s_axis_rx_data">in, stream&lt;net_axis&lt;64&gt; 0&gt;&amp;</column>
                    <column name="s_axis_tx_meta">in, stream&lt;txMeta 0&gt;&amp;</column>
                    <column name="s_axis_tx_data">in, stream&lt;net_axis&lt;64&gt; 0&gt;&amp;</column>
                    <column name="m_axis_tx_data">out, stream&lt;net_axis&lt;64&gt; 0&gt;&amp;</column>
                    <column name="m_axis_mem_write_cmd">out, stream&lt;routedMemCmd 0&gt;&amp;</column>
                    <column name="m_axis_mem_read_cmd">out, stream&lt;routedMemCmd 0&gt;&amp;</column>
                    <column name="m_axis_mem_write_data">out, stream&lt;routed_net_axis&lt;64 1&gt; 0&gt;&amp;</column>
                    <column name="s_axis_mem_read_data">in, stream&lt;net_axis&lt;64&gt; 0&gt;&amp;</column>
                    <column name="s_axis_qp_interface">in, stream&lt;qpContext 0&gt;&amp;</column>
                    <column name="s_axis_qp_conn_interface">in, stream&lt;ifConnReq 0&gt;&amp;</column>
                    <column name="local_ip_address">in, ap_uint&lt;128&gt;</column>
                    <column name="regCrcDropPkgCount">out, ap_uint&lt;32&gt;&amp;</column>
                    <column name="regInvalidPsnDropCount">out, ap_uint&lt;32&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="s_axis_rx_data">s_axis_rx_data, interface, , </column>
                    <column name="s_axis_tx_meta">s_axis_tx_meta, interface, , </column>
                    <column name="s_axis_tx_data">s_axis_tx_data, interface, , </column>
                    <column name="m_axis_tx_data">m_axis_tx_data, interface, , </column>
                    <column name="m_axis_mem_write_cmd">m_axis_mem_write_cmd, interface, , </column>
                    <column name="m_axis_mem_read_cmd">m_axis_mem_read_cmd, interface, , </column>
                    <column name="m_axis_mem_write_data">m_axis_mem_write_data, interface, , </column>
                    <column name="s_axis_mem_read_data">s_axis_mem_read_data, interface, , </column>
                    <column name="s_axis_qp_interface">s_axis_qp_interface, interface, , </column>
                    <column name="s_axis_qp_conn_interface">s_axis_qp_conn_interface, interface, , </column>
                    <column name="local_ip_address">local_ip_address, port, , </column>
                    <column name="regCrcDropPkgCount">regCrcDropPkgCount, port, , </column>
                    <column name="regCrcDropPkgCount">regCrcDropPkgCount_ap_vld, port, , </column>
                    <column name="regInvalidPsnDropCount">regInvalidPsnDropCount, port, , </column>
                    <column name="regInvalidPsnDropCount">regInvalidPsnDropCount_ap_vld, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="../../axi_utils.cpp:188" status="valid" parentFunction="keeptolen" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:76" status="valid" parentFunction="convert_net_axis_to_axis" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:96" status="valid" parentFunction="convert_axis_to_net_axis" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:115" status="valid" parentFunction="convert_routed_net_axis_to_axis" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../axi_utils.hpp:137" status="valid" parentFunction="reverse" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../axi_utils.hpp:149" status="valid" parentFunction="reverse_bits" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../axi_utils.hpp:318" status="valid" parentFunction="increasestreamwidth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../axi_utils.hpp:348" status="valid" parentFunction="reducestreamwidth" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:411" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:412" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:423" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:424" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:432" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:433" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:441" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:442" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:450" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:451" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:459" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:460" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:468" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:469" status="valid" parentFunction="convertstreamwidth" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../axi_utils.hpp:493" status="valid" parentFunction="rshiftwordbyoctet" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:494" status="valid" parentFunction="rshiftwordbyoctet" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:568" status="valid" parentFunction="lshiftwordbyoctet" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:569" status="valid" parentFunction="lshiftwordbyoctet" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:637" status="valid" parentFunction="stream_merger" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:638" status="valid" parentFunction="stream_merger" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:656" status="valid" parentFunction="stream_merger" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:657" status="valid" parentFunction="stream_merger" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:718" status="valid" parentFunction="fair_merger" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:719" status="valid" parentFunction="fair_merger" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:752" status="valid" parentFunction="fair_pkg_merger" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:753" status="valid" parentFunction="fair_pkg_merger" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:834" status="valid" parentFunction="stream_pkg_merger" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:835" status="valid" parentFunction="stream_pkg_merger" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:913" status="valid" parentFunction="stream_pkg_splitter" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:914" status="valid" parentFunction="stream_pkg_splitter" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:978" status="valid" parentFunction="pass_valid_pkg" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:979" status="valid" parentFunction="pass_valid_pkg" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:1040" status="valid" parentFunction="toe_duplicate_stream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:1041" status="valid" parentFunction="toe_duplicate_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:1056" status="valid" parentFunction="ip_handler_duplicate_stream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:1057" status="valid" parentFunction="ip_handler_duplicate_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../axi_utils.hpp:1095" status="valid" parentFunction="udp_lshiftwordbyoctet" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:1096" status="valid" parentFunction="udp_lshiftwordbyoctet" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:1166" status="valid" parentFunction="mac_lshiftwordbyoctet" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:1167" status="valid" parentFunction="mac_lshiftwordbyoctet" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:1237" status="valid" parentFunction="ipv4_lshiftwordbyoctet" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:1238" status="valid" parentFunction="ipv4_lshiftwordbyoctet" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:1308" status="valid" parentFunction="ip_handler_rshiftwordbyoctet" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:1309" status="valid" parentFunction="ip_handler_rshiftwordbyoctet" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../axi_utils.hpp:1383" status="valid" parentFunction="udp_rshiftwordbyoctet" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../axi_utils.hpp:1384" status="valid" parentFunction="udp_rshiftwordbyoctet" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/conn_table.cpp:36" status="valid" parentFunction="conn_table" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/conn_table.cpp:37" status="valid" parentFunction="conn_table" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:46" status="valid" parentFunction="rx_process_ibh" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:47" status="valid" parentFunction="rx_process_ibh" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:85" status="valid" parentFunction="rx_process_exh" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:86" status="valid" parentFunction="rx_process_exh" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:284" status="valid" parentFunction="rx_ibh_fsm" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:285" status="valid" parentFunction="rx_ibh_fsm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:449" status="valid" parentFunction="drop_ooo_ibh" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:450" status="valid" parentFunction="drop_ooo_ibh" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:542" status="valid" parentFunction="rx_exh_fsm" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:543" status="valid" parentFunction="rx_exh_fsm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:801" status="valid" parentFunction="rx_exh_payload" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:802" status="valid" parentFunction="rx_exh_payload" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:858" status="valid" parentFunction="handle_read_requests" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:859" status="valid" parentFunction="handle_read_requests" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:936" status="valid" parentFunction="generate_ibh" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:937" status="valid" parentFunction="generate_ibh" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1038" status="valid" parentFunction="generate_exh" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1039" status="valid" parentFunction="generate_exh" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1382" status="valid" parentFunction="append_payload" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1383" status="valid" parentFunction="append_payload" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1529" status="valid" parentFunction="prepend_ibh_header" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1530" status="valid" parentFunction="prepend_ibh_header" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1626" status="valid" parentFunction="local_req_handler" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1627" status="valid" parentFunction="local_req_handler" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1755" status="valid" parentFunction="fpga_data_handler" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1756" status="valid" parentFunction="fpga_data_handler" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1788" status="valid" parentFunction="meta_merger" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1789" status="valid" parentFunction="meta_merger" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1855" status="valid" parentFunction="ipudpmetahandler" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1856" status="valid" parentFunction="ipudpmetahandler" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1886" status="valid" parentFunction="tx_ipudpmetamerger" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1887" status="valid" parentFunction="tx_ipudpmetamerger" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1907" status="valid" parentFunction="qp_interface" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1908" status="valid" parentFunction="qp_interface" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1944" status="valid" parentFunction="three_merger" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1945" status="valid" parentFunction="three_merger" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1967" status="valid" parentFunction="mem_cmd_merger" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:1968" status="valid" parentFunction="mem_cmd_merger" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2007" status="valid" parentFunction="merge_retrans_request" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2008" status="valid" parentFunction="merge_retrans_request" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2028" status="valid" parentFunction="merge_rx_pkgs" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2029" status="valid" parentFunction="merge_rx_pkgs" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2108" status="valid" parentFunction="tx_pkg_arbiter" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2109" status="valid" parentFunction="tx_pkg_arbiter" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2321" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2336" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_ibh2shiftFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2337" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_shift2exhFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2338" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 32 variable = rx_exh2dropFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2339" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 32 variable = rx_ibhDrop2exhFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2340" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_ibh2fsm_MetaFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2341" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_fsm2exh_MetaFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2342" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = rx_exh2rethShiftFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2343" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = rx_exh2aethShiftFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2344" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = rx_exhNoShiftFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2345" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = rx_rethSift2mergerFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2346" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = rx_aethSift2mergerFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2347" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_pkgSplitTypeFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2348" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_pkgShiftTypeFifo"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2349" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_ibh2fsm_MetaFifo compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2350" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_fsm2exh_MetaFifo compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2351" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_pkgSplitTypeFifo compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2352" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_pkgShiftTypeFifo compact = bit"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2357" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_ibhEventFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2358" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_exhEventMetaFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2359" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 512 variable = rx_remoteMemCmd"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2360" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_ibhEventFifo compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2361" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_exhEventMetaFifo compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2362" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_remoteMemCmd compact = bit"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2368" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 8 variable = tx_ibhMetaFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2369" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 32 variable = tx_appMetaFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2371" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 8 variable = tx_appDataFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2382" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = tx_exhMetaFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2383" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = tx_exh2shiftFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2384" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 8 variable = tx_shift2ibhFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2385" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = tx_aethShift2payFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2386" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = tx_rethShift2payFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2387" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = tx_rawPayFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2388" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = tx_exh2payFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2389" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = tx_ibhHeaderFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2390" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = tx_localMemCmdFifo"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2391" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = tx_exhMetaFifo compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2392" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = tx_ibhHeaderFifo compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2393" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = tx_localMemCmdFifo compact = bit"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2397" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = tx_packetInfoFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2398" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = tx_lengthFifo"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2399" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = tx_packetInfoFifo compact = bit"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2403" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_ibhDropFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2404" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_ibhDropMetaFifo"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2405" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_ibhDropMetaFifo compact = bit"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2412" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = tx_ibhconnTable_req"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2413" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 8 variable = tx_connTable2ibh_rsp"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2423" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rxIbh2stateTable_upd_req"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2424" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = txIbh2stateTable_upd_req"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2425" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = qpi2stateTable_upd_req"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2426" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = stateTable2rxIbh_rsp"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2427" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = stateTable2txIbh_rsp"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2428" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = stateTable2qpi_rsp"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2429" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rxIbh2stateTable_upd_req compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2430" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = txIbh2stateTable_upd_req compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2431" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = qpi2stateTable_upd_req compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2432" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = stateTable2rxIbh_rsp compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2433" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = stateTable2txIbh_rsp compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2434" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = stateTable2qpi_rsp compact = bit"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2442" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rxExh2msnTable_upd_req"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2443" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = txExh2msnTable_req"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2444" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = if2msnTable_init"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2445" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = msnTable2rxExh_rsp"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2446" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = msnTable2txExh_rsp"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2447" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rxExh2msnTable_upd_req compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2448" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = if2msnTable_init compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2449" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = msnTable2rxExh_rsp compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2450" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = msnTable2txExh_rsp compact = bit"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2456" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = exh_lengthFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2457" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 8 variable = rx_readRequestFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2458" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 512 variable = rx_readEvenFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2459" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = rx_ackEventFifo"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2460" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_readRequestFifo compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2461" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_readEvenFifo compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2462" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_ackEventFifo compact = bit"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2468" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = tx_readReqTable_upd"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2469" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_readReqTable_upd_req"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2470" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_readReqTable_upd_rsp"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2471" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = tx_readReqTable_upd compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2472" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_readReqTable_upd_req compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2473" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_readReqTable_upd_rsp compact = bit"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2480" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = tx_readReqAddr_push"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2481" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_readReqAddr_pop_req"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2482" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_readReqAddr_pop_rsp"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2483" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_readReqAddr_pop_req compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2484" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_readReqAddr_pop_rsp compact = bit"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2512" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = tx_dstQpFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2524" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_ibh2exh_MetaFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2525" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 8 variable = rx_exh2drop_MetaFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2526" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_drop2exhFsm_MetaFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2527" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 2 variable = rx_exhMetaFifo"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2528" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_ibh2exh_MetaFifo compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2529" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_exh2drop_MetaFifo compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2530" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_drop2exhFsm_MetaFifo compact = bit"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2531" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="variable = rx_exhMetaFifo compact = bit"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2627" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 128 variable = tx_pkgInfoFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2629" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = tx_split2aethShift"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2630" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = tx_split2rethMerge"/>
        <Pragma type="stream" location="../../ib_transport_protocol/ib_transport_protocol.cpp:2631" status="valid" parentFunction="ib_transport_protocol" variable="" isDirective="0" options="depth = 4 variable = tx_rethMerge2rethShift"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/msn_table.cpp:38" status="valid" parentFunction="msn_table" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/msn_table.cpp:39" status="valid" parentFunction="msn_table" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../../ib_transport_protocol/msn_table.cpp:42" status="valid" parentFunction="msn_table" variable="msn_table" isDirective="0" options="variable=msn_table type=RAM_2P impl=BRAM"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:123" status="valid" parentFunction="mq_pointer_table" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:124" status="valid" parentFunction="mq_pointer_table" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:127" status="valid" parentFunction="mq_pointer_table" variable="ptr_table" isDirective="0" options="variable=ptr_table type=RAM_T2P impl=BRAM"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:179" status="valid" parentFunction="mq_freelist_handler" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:180" status="valid" parentFunction="mq_freelist_handler" variable="" isDirective="0" options="off"/>
        <Pragma type="reset" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:183" status="valid" parentFunction="mq_freelist_handler" variable="freeListCounter" isDirective="0" options="variable=freeListCounter"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:200" status="valid" parentFunction="mq_meta_table" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:201" status="valid" parentFunction="mq_meta_table" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:204" status="valid" parentFunction="mq_meta_table" variable="meta_table" isDirective="0" options="variable=meta_table type=RAM_T2P impl=BRAM"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:246" status="valid" parentFunction="mq_process_requests" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:247" status="valid" parentFunction="mq_process_requests" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:527" status="valid" parentFunction="multi_queue" variable="" isDirective="0" options="disable_start_propagation"/>
        <Pragma type="inline" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:528" status="valid" parentFunction="multi_queue" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:533" status="valid" parentFunction="multi_queue" variable="mq_pointerReqFifo" isDirective="0" options="depth=2 variable=mq_pointerReqFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:534" status="valid" parentFunction="multi_queue" variable="mq_pointerUpdFifo" isDirective="0" options="depth=2 variable=mq_pointerUpdFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:535" status="valid" parentFunction="multi_queue" variable="mq_pointerRspFifo" isDirective="0" options="depth=2 variable=mq_pointerRspFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:540" status="valid" parentFunction="multi_queue" variable="mq_metaReqFifo" isDirective="0" options="depth=2 variable=mq_metaReqFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:541" status="valid" parentFunction="multi_queue" variable="mq_metaRspFifo" isDirective="0" options="depth=2 variable=mq_metaRspFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:547" status="valid" parentFunction="multi_queue" variable="mq_freeListFifo" isDirective="0" options="depth=MULTI_QUEUE_SIZE variable=mq_freeListFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/multi_queue/multi_queue.hpp:548" status="valid" parentFunction="multi_queue" variable="mq_releaseFifo" isDirective="0" options="depth=2 variable=mq_releaseFifo"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/read_req_table.cpp:40" status="valid" parentFunction="read_req_table" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/read_req_table.cpp:41" status="valid" parentFunction="read_req_table" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../../ib_transport_protocol/read_req_table.cpp:44" status="valid" parentFunction="read_req_table" variable="req_table" isDirective="0" options="variable=req_table type=RAM_2P impl=BRAM"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:41" status="valid" parentFunction="retrans_pointer_table" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:42" status="valid" parentFunction="retrans_pointer_table" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:45" status="valid" parentFunction="retrans_pointer_table" variable="ptr_table" isDirective="0" options="variable=ptr_table type=RAM_T2P impl=BRAM"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:296" status="valid" parentFunction="retrans_meta_table" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:297" status="valid" parentFunction="retrans_meta_table" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:300" status="valid" parentFunction="retrans_meta_table" variable="meta_table" isDirective="0" options="variable=meta_table type=RAM_T2P impl=BRAM"/>
        <Pragma type="dependence" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:301" status="valid" parentFunction="retrans_meta_table" variable="meta_table" isDirective="0" options="variable=meta_table inter false"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:470" status="valid" parentFunction="process_retransmissions" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:471" status="valid" parentFunction="process_retransmissions" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:760" status="valid" parentFunction="freelist_handler" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:761" status="valid" parentFunction="freelist_handler" variable="" isDirective="0" options="off"/>
        <Pragma type="reset" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:764" status="valid" parentFunction="freelist_handler" variable="freeListCounter" isDirective="0" options="variable=freeListCounter"/>
        <Pragma type="inline" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:786" status="valid" parentFunction="retransmitter" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:791" status="valid" parentFunction="retransmitter" variable="rt_pointerReqFifo" isDirective="0" options="depth=2 variable=rt_pointerReqFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:792" status="valid" parentFunction="retransmitter" variable="rt_pointerUpdFifo" isDirective="0" options="depth=2 variable=rt_pointerUpdFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:793" status="valid" parentFunction="retransmitter" variable="rt_pointerRspFifo" isDirective="0" options="depth=2 variable=rt_pointerRspFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:798" status="valid" parentFunction="retransmitter" variable="rt_metaReqFifo" isDirective="0" options="depth=2 variable=rt_metaReqFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:799" status="valid" parentFunction="retransmitter" variable="rt_metaRspFifo" isDirective="0" options="depth=2 variable=rt_metaRspFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:804" status="valid" parentFunction="retransmitter" variable="rt_freeListFifo" isDirective="0" options="depth=META_TABLE_SIZE variable=rt_freeListFifo"/>
        <Pragma type="stream" location="../../ib_transport_protocol/retransmitter/retransmitter.cpp:806" status="valid" parentFunction="retransmitter" variable="rt_releaseFifo" isDirective="0" options="depth=2 variable=rt_releaseFifo"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/state_table.cpp:39" status="valid" parentFunction="state_table" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/state_table.cpp:40" status="valid" parentFunction="state_table" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../../ib_transport_protocol/state_table.cpp:43" status="valid" parentFunction="state_table" variable="state_table" isDirective="0" options="variable=state_table type=RAM_2P impl=BRAM"/>
        <Pragma type="pipeline" location="../../ib_transport_protocol/transport_timer.cpp:44" status="valid" parentFunction="transport_timer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ib_transport_protocol/transport_timer.cpp:45" status="valid" parentFunction="transport_timer" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../../ib_transport_protocol/transport_timer.cpp:48" status="valid" parentFunction="transport_timer" variable="transportTimerTable" isDirective="0" options="variable=transportTimerTable type=RAM_T2P impl=BRAM"/>
        <Pragma type="aggregate" location="../../ib_transport_protocol/transport_timer.cpp:49" status="valid" parentFunction="transport_timer" variable="transportTimerTable" isDirective="0" options="variable=transportTimerTable compact=bit"/>
        <Pragma type="dependence" location="../../ib_transport_protocol/transport_timer.cpp:50" status="valid" parentFunction="transport_timer" variable="transportTimerTable" isDirective="0" options="variable=transportTimerTable inter false"/>
        <Pragma type="inline" location="../../ipv4/ipv4.cpp:36" status="valid" parentFunction="process_ipv4" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ipv4/ipv4.cpp:37" status="valid" parentFunction="process_ipv4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4.cpp:79" status="valid" parentFunction="generate_ipv4" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ipv4/ipv4.cpp:80" status="valid" parentFunction="generate_ipv4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4.cpp:164" status="valid" parentFunction="ipv4_generate_ipv4" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ipv4/ipv4.cpp:165" status="valid" parentFunction="ipv4_generate_ipv4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4.cpp:253" status="valid" parentFunction="ipv4" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../ipv4/ipv4.cpp:262" status="valid" parentFunction="ipv4" variable="rx_process2dropLengthFifo" isDirective="0" options="depth=2 variable=rx_process2dropLengthFifo"/>
        <Pragma type="stream" location="../../ipv4/ipv4.cpp:263" status="valid" parentFunction="ipv4" variable="rx_process2dropFifo" isDirective="0" options="depth=8 variable=rx_process2dropFifo"/>
        <Pragma type="stream" location="../../ipv4/ipv4.cpp:264" status="valid" parentFunction="ipv4" variable="tx_shift2ipv4Fifo" isDirective="0" options="depth=8 variable=tx_shift2ipv4Fifo"/>
        <Pragma type="dataflow" location="../../ipv4/ipv4.cpp:289" status="valid" parentFunction="ipv4_top" variable="" isDirective="0" options="disable_start_propagation"/>
        <Pragma type="interface" location="../../ipv4/ipv4.cpp:290" status="valid" parentFunction="ipv4_top" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="../../ipv4/ipv4.cpp:292" status="valid" parentFunction="ipv4_top" variable="s_axis_rx_data" isDirective="0" options="axis register port=s_axis_rx_data"/>
        <Pragma type="interface" location="../../ipv4/ipv4.cpp:293" status="valid" parentFunction="ipv4_top" variable="m_axis_rx_meta" isDirective="0" options="axis register port=m_axis_rx_meta"/>
        <Pragma type="interface" location="../../ipv4/ipv4.cpp:294" status="valid" parentFunction="ipv4_top" variable="m_axis_rx_data" isDirective="0" options="axis register port=m_axis_rx_data"/>
        <Pragma type="interface" location="../../ipv4/ipv4.cpp:295" status="valid" parentFunction="ipv4_top" variable="s_axis_tx_meta" isDirective="0" options="axis register port=s_axis_tx_meta"/>
        <Pragma type="interface" location="../../ipv4/ipv4.cpp:296" status="valid" parentFunction="ipv4_top" variable="s_axis_tx_data" isDirective="0" options="axis register port=s_axis_tx_data"/>
        <Pragma type="interface" location="../../ipv4/ipv4.cpp:297" status="valid" parentFunction="ipv4_top" variable="m_axis_tx_data" isDirective="0" options="axis register port=m_axis_tx_data"/>
        <Pragma type="aggregate" location="../../ipv4/ipv4.cpp:298" status="valid" parentFunction="ipv4_top" variable="m_axis_rx_meta" isDirective="0" options="variable=m_axis_rx_meta compact=bit"/>
        <Pragma type="aggregate" location="../../ipv4/ipv4.cpp:299" status="valid" parentFunction="ipv4_top" variable="s_axis_tx_meta" isDirective="0" options="variable=s_axis_tx_meta compact=bit"/>
        <Pragma type="interface" location="../../ipv4/ipv4.cpp:300" status="valid" parentFunction="ipv4_top" variable="local_ipv4_address" isDirective="0" options="ap_none register port=local_ipv4_address"/>
        <Pragma type="interface" location="../../ipv4/ipv4.cpp:301" status="valid" parentFunction="ipv4_top" variable="protocol" isDirective="0" options="ap_none register port=protocol"/>
        <Pragma type="stream" location="../../ipv4/ipv4.cpp:304" status="valid" parentFunction="ipv4_top" variable="s_axis_rx_data_internal" isDirective="0" options="depth=2 variable=s_axis_rx_data_internal"/>
        <Pragma type="stream" location="../../ipv4/ipv4.cpp:306" status="valid" parentFunction="ipv4_top" variable="s_axis_tx_data_internal" isDirective="0" options="depth=2 variable=s_axis_tx_data_internal"/>
        <Pragma type="stream" location="../../ipv4/ipv4.cpp:308" status="valid" parentFunction="ipv4_top" variable="m_axis_rx_data_internal" isDirective="0" options="depth=2 variable=m_axis_rx_data_internal"/>
        <Pragma type="stream" location="../../ipv4/ipv4.cpp:310" status="valid" parentFunction="ipv4_top" variable="m_axis_tx_data_internal" isDirective="0" options="depth=2 variable=m_axis_tx_data_internal"/>
        <Pragma type="inline" location="../../ipv4/ipv4.hpp:58" status="valid" parentFunction="drop_optional_ip_header" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ipv4/ipv4.hpp:59" status="valid" parentFunction="drop_optional_ip_header" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4.hpp:200" status="valid" parentFunction="ipv4_drop_optional_ip_header" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ipv4/ipv4.hpp:201" status="valid" parentFunction="ipv4_drop_optional_ip_header" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../ipv4/ipv4.hpp:372" status="valid" parentFunction="toe_check_ipv4_checksum" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4.hpp:373" status="valid" parentFunction="toe_check_ipv4_checksum" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../ipv4/ipv4.hpp:383" status="valid" parentFunction="toe_check_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4.hpp:393" status="valid" parentFunction="toe_check_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4.hpp:403" status="valid" parentFunction="toe_check_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ipv4/ipv4.hpp:429" status="valid" parentFunction="ip_handler_check_ipv4_checksum" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4.hpp:430" status="valid" parentFunction="ip_handler_check_ipv4_checksum" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../ipv4/ipv4.hpp:440" status="valid" parentFunction="ip_handler_check_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4.hpp:450" status="valid" parentFunction="ip_handler_check_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4.hpp:460" status="valid" parentFunction="ip_handler_check_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ipv4/ipv4.hpp:484" status="valid" parentFunction="finalize_ipv4_checksum" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4.hpp:485" status="valid" parentFunction="finalize_ipv4_checksum" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../ipv4/ipv4.hpp:495" status="valid" parentFunction="finalize_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4.hpp:505" status="valid" parentFunction="finalize_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4.hpp:515" status="valid" parentFunction="finalize_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ipv4/ipv4.hpp:540" status="valid" parentFunction="mac_finalize_ipv4_checksum" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4.hpp:541" status="valid" parentFunction="mac_finalize_ipv4_checksum" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../ipv4/ipv4.hpp:551" status="valid" parentFunction="mac_finalize_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4.hpp:561" status="valid" parentFunction="mac_finalize_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4.hpp:571" status="valid" parentFunction="mac_finalize_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ipv4/ipv4_utils.cpp:34" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4_utils.cpp:35" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:55" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:67" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:89" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:102" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:121" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ipv4/ipv4_utils.cpp:134" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4_utils.cpp:135" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:155" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:177" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:190" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:203" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:216" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:235" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ipv4/ipv4_utils.cpp:248" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4_utils.cpp:249" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:269" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:302" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:315" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:328" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:341" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:354" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:367" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:380" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:393" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:412" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ipv4/ipv4_utils.cpp:426" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4_utils.cpp:427" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:446" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:465" status="valid" parentFunction="compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ipv4/ipv4_utils.cpp:479" status="valid" parentFunction="mac_compute_ipv4_checksum" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4_utils.cpp:480" status="valid" parentFunction="mac_compute_ipv4_checksum" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:499" status="valid" parentFunction="mac_compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:518" status="valid" parentFunction="mac_compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ipv4/ipv4_utils.cpp:531" status="valid" parentFunction="ip_handler_compute_ipv4_checksum" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv4/ipv4_utils.cpp:532" status="valid" parentFunction="ip_handler_compute_ipv4_checksum" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:551" status="valid" parentFunction="ip_handler_compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ipv4/ipv4_utils.cpp:570" status="valid" parentFunction="ip_handler_compute_ipv4_checksum" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ipv6/ipv6.cpp:36" status="valid" parentFunction="process_ipv6" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ipv6/ipv6.cpp:37" status="valid" parentFunction="process_ipv6" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv6/ipv6.cpp:72" status="valid" parentFunction="generate_ipv6" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ipv6/ipv6.cpp:73" status="valid" parentFunction="generate_ipv6" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ipv6/ipv6.cpp:145" status="valid" parentFunction="ipv6" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../ipv6/ipv6.cpp:152" status="valid" parentFunction="ipv6" variable="rx_ipv62shiftFifo" isDirective="0" options="depth=8 variable=rx_ipv62shiftFifo"/>
        <Pragma type="stream" location="../../ipv6/ipv6.cpp:161" status="valid" parentFunction="ipv6" variable="tx_shift2ipv6Fifo" isDirective="0" options="depth=8 variable=tx_shift2ipv6Fifo"/>
        <Pragma type="dataflow" location="../../ipv6/ipv6.cpp:176" status="valid" parentFunction="ipv6_top" variable="" isDirective="0" options="disable_start_propagation"/>
        <Pragma type="interface" location="../../ipv6/ipv6.cpp:177" status="valid" parentFunction="ipv6_top" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="resource" location="../../ipv6/ipv6.cpp:179" status="invalid" parentFunction="ipv6_top" variable="s_axis_rx_data" isDirective="0" options="core=AXI4Stream variable=s_axis_rx_data metadata=&quot;-bus_bundle s_axis_rx_data&quot;">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5546" msg_severity="WARNING" msg_body="'#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi'"/>
        </Pragma>
        <Pragma type="resource" location="../../ipv6/ipv6.cpp:180" status="invalid" parentFunction="ipv6_top" variable="m_axis_rx_meta" isDirective="0" options="core=AXI4Stream variable=m_axis_rx_meta metadata=&quot;-bus_bundle m_axis_rx_meta&quot;">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5546" msg_severity="WARNING" msg_body="'#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi'"/>
        </Pragma>
        <Pragma type="resource" location="../../ipv6/ipv6.cpp:181" status="invalid" parentFunction="ipv6_top" variable="m_axis_rx_data" isDirective="0" options="core=AXI4Stream variable=m_axis_rx_data metadata=&quot;-bus_bundle m_axis_rx_data&quot;">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5546" msg_severity="WARNING" msg_body="'#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi'"/>
        </Pragma>
        <Pragma type="resource" location="../../ipv6/ipv6.cpp:182" status="invalid" parentFunction="ipv6_top" variable="s_axis_tx_meta" isDirective="0" options="core=AXI4Stream variable=s_axis_tx_meta metadata=&quot;-bus_bundle s_axis_tx_meta&quot;">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5546" msg_severity="WARNING" msg_body="'#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi'"/>
        </Pragma>
        <Pragma type="resource" location="../../ipv6/ipv6.cpp:183" status="invalid" parentFunction="ipv6_top" variable="s_axis_tx_data" isDirective="0" options="core=AXI4Stream variable=s_axis_tx_data metadata=&quot;-bus_bundle s_axis_tx_data&quot;">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5546" msg_severity="WARNING" msg_body="'#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi'"/>
        </Pragma>
        <Pragma type="resource" location="../../ipv6/ipv6.cpp:184" status="invalid" parentFunction="ipv6_top" variable="m_axis_tx_data" isDirective="0" options="core=AXI4Stream variable=m_axis_tx_data metadata=&quot;-bus_bundle m_axis_tx_data&quot;">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5546" msg_severity="WARNING" msg_body="'#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi'"/>
        </Pragma>
        <Pragma type="aggregate" location="../../ipv6/ipv6.cpp:185" status="valid" parentFunction="ipv6_top" variable="m_axis_rx_meta" isDirective="0" options="variable=m_axis_rx_meta compact=bit"/>
        <Pragma type="aggregate" location="../../ipv6/ipv6.cpp:186" status="valid" parentFunction="ipv6_top" variable="s_axis_tx_meta" isDirective="0" options="variable=s_axis_tx_meta compact=bit"/>
        <Pragma type="interface" location="../../ipv6/ipv6.cpp:187" status="valid" parentFunction="ipv6_top" variable="reg_ip_address" isDirective="0" options="ap_none register port=reg_ip_address"/>
        <Pragma type="inline" location="../../packet.hpp:159" status="valid" parentFunction="clear" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../udp/udp.cpp:36" status="valid" parentFunction="process_udp" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../udp/udp.cpp:37" status="valid" parentFunction="process_udp" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../udp/udp.cpp:86" status="valid" parentFunction="generate_udp" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../udp/udp.cpp:87" status="valid" parentFunction="generate_udp" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../udp/udp.cpp:163" status="valid" parentFunction="split_tx_meta" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../udp/udp.cpp:164" status="valid" parentFunction="split_tx_meta" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../udp/udp.cpp:181" status="valid" parentFunction="merge_rx_meta" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../udp/udp.cpp:182" status="valid" parentFunction="merge_rx_meta" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../udp/udp.cpp:211" status="valid" parentFunction="udp" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../udp/udp.cpp:220" status="valid" parentFunction="udp" variable="rx_udp2shiftFifo" isDirective="0" options="depth=2 variable=rx_udp2shiftFifo"/>
        <Pragma type="stream" location="../../udp/udp.cpp:221" status="valid" parentFunction="udp" variable="rx_udpMetaFifo" isDirective="0" options="depth=2 variable=rx_udpMetaFifo"/>
        <Pragma type="aggregate" location="../../udp/udp.cpp:222" status="valid" parentFunction="udp" variable="rx_udpMetaFifo" isDirective="0" options="variable=rx_udpMetaFifo compact=bit"/>
        <Pragma type="stream" location="../../udp/udp.cpp:235" status="valid" parentFunction="udp" variable="tx_shift2udpFifo" isDirective="0" options="depth=2 variable=tx_shift2udpFifo"/>
        <Pragma type="stream" location="../../udp/udp.cpp:236" status="valid" parentFunction="udp" variable="tx_udp2shiftFifo" isDirective="0" options="depth=2 variable=tx_udp2shiftFifo"/>
        <Pragma type="stream" location="../../udp/udp.cpp:237" status="valid" parentFunction="udp" variable="tx_udpMetaFifo" isDirective="0" options="depth=2 variable=tx_udpMetaFifo"/>
        <Pragma type="dataflow" location="../../udp/udp.cpp:258" status="valid" parentFunction="udp_top" variable="" isDirective="0" options="disable_start_propagation"/>
        <Pragma type="interface" location="../../udp/udp.cpp:259" status="valid" parentFunction="udp_top" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="../../udp/udp.cpp:261" status="valid" parentFunction="udp_top" variable="s_axis_rx_meta" isDirective="0" options="axis register port=s_axis_rx_meta"/>
        <Pragma type="interface" location="../../udp/udp.cpp:262" status="valid" parentFunction="udp_top" variable="s_axis_rx_data" isDirective="0" options="axis register port=s_axis_rx_data"/>
        <Pragma type="interface" location="../../udp/udp.cpp:263" status="valid" parentFunction="udp_top" variable="m_axis_rx_meta" isDirective="0" options="axis register port=m_axis_rx_meta"/>
        <Pragma type="interface" location="../../udp/udp.cpp:264" status="valid" parentFunction="udp_top" variable="m_axis_rx_data" isDirective="0" options="axis register port=m_axis_rx_data"/>
        <Pragma type="interface" location="../../udp/udp.cpp:265" status="valid" parentFunction="udp_top" variable="s_axis_tx_meta" isDirective="0" options="axis register port=s_axis_tx_meta"/>
        <Pragma type="interface" location="../../udp/udp.cpp:266" status="valid" parentFunction="udp_top" variable="s_axis_tx_data" isDirective="0" options="axis register port=s_axis_tx_data"/>
        <Pragma type="interface" location="../../udp/udp.cpp:267" status="valid" parentFunction="udp_top" variable="m_axis_tx_meta" isDirective="0" options="axis register port=m_axis_tx_meta"/>
        <Pragma type="interface" location="../../udp/udp.cpp:268" status="valid" parentFunction="udp_top" variable="m_axis_tx_data" isDirective="0" options="axis register port=m_axis_tx_data"/>
        <Pragma type="aggregate" location="../../udp/udp.cpp:269" status="valid" parentFunction="udp_top" variable="s_axis_rx_meta" isDirective="0" options="variable=s_axis_rx_meta compact=bit"/>
        <Pragma type="aggregate" location="../../udp/udp.cpp:270" status="valid" parentFunction="udp_top" variable="m_axis_rx_meta" isDirective="0" options="variable=m_axis_rx_meta compact=bit"/>
        <Pragma type="aggregate" location="../../udp/udp.cpp:271" status="valid" parentFunction="udp_top" variable="s_axis_tx_meta" isDirective="0" options="variable=s_axis_tx_meta compact=bit"/>
        <Pragma type="aggregate" location="../../udp/udp.cpp:272" status="valid" parentFunction="udp_top" variable="m_axis_tx_meta" isDirective="0" options="variable=m_axis_tx_meta compact=bit"/>
        <Pragma type="interface" location="../../udp/udp.cpp:273" status="valid" parentFunction="udp_top" variable="reg_ip_address" isDirective="0" options="ap_none register port=reg_ip_address"/>
        <Pragma type="interface" location="../../udp/udp.cpp:274" status="valid" parentFunction="udp_top" variable="reg_listen_port" isDirective="0" options="ap_none register port=reg_listen_port"/>
        <Pragma type="stream" location="../../udp/udp.cpp:277" status="valid" parentFunction="udp_top" variable="s_axis_rx_data_internal" isDirective="0" options="depth=2 variable=s_axis_rx_data_internal"/>
        <Pragma type="stream" location="../../udp/udp.cpp:279" status="valid" parentFunction="udp_top" variable="s_axis_tx_data_internal" isDirective="0" options="depth=2 variable=s_axis_tx_data_internal"/>
        <Pragma type="stream" location="../../udp/udp.cpp:281" status="valid" parentFunction="udp_top" variable="m_axis_rx_data_internal" isDirective="0" options="depth=2 variable=m_axis_rx_data_internal"/>
        <Pragma type="stream" location="../../udp/udp.cpp:283" status="valid" parentFunction="udp_top" variable="m_axis_tx_data_internal" isDirective="0" options="depth=2 variable=m_axis_tx_data_internal"/>
        <Pragma type="inline" location="../rocev2.cpp:44" status="valid" parentFunction="extract_icrc" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../rocev2.cpp:45" status="valid" parentFunction="extract_icrc" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../rocev2.cpp:181" status="valid" parentFunction="mask_header_fields" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../rocev2.cpp:182" status="valid" parentFunction="mask_header_fields" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../rocev2.cpp:237" status="valid" parentFunction="drop_invalid_crc" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../rocev2.cpp:238" status="valid" parentFunction="drop_invalid_crc" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../rocev2.cpp:299" status="valid" parentFunction="compute_crc32" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../rocev2.cpp:300" status="valid" parentFunction="compute_crc32" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../rocev2.cpp:324" status="valid" parentFunction="compute_crc32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../rocev2.cpp:333" status="valid" parentFunction="compute_crc32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../rocev2.cpp:346" status="valid" parentFunction="compute_crc32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../rocev2.cpp:352" status="valid" parentFunction="compute_crc32" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../rocev2.cpp:384" status="valid" parentFunction="insert_icrc" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../rocev2.cpp:385" status="valid" parentFunction="insert_icrc" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../rocev2.cpp:521" status="valid" parentFunction="round_robin_arbiter" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../rocev2.cpp:522" status="valid" parentFunction="round_robin_arbiter" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../rocev2.cpp:550" status="valid" parentFunction="round_robin_merger" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../rocev2.cpp:551" status="valid" parentFunction="round_robin_merger" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../rocev2.cpp:601" status="valid" parentFunction="rocev2" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../rocev2.cpp:606" status="valid" parentFunction="rocev2" variable="rx_ipUdpMetaFifo" isDirective="0" options="depth=8 variable=rx_ipUdpMetaFifo"/>
        <Pragma type="stream" location="../rocev2.cpp:607" status="valid" parentFunction="rocev2" variable="tx_ipUdpMetaFifo" isDirective="0" options="depth=2 variable=tx_ipUdpMetaFifo"/>
        <Pragma type="stream" location="../rocev2.cpp:614" status="valid" parentFunction="rocev2" variable="rx_crc2ipFifo" isDirective="0" options="depth=2 variable=rx_crc2ipFifo"/>
        <Pragma type="stream" location="../rocev2.cpp:615" status="valid" parentFunction="rocev2" variable="rx_udp2ibFifo" isDirective="0" options="depth=2 variable=rx_udp2ibFifo"/>
        <Pragma type="stream" location="../rocev2.cpp:616" status="valid" parentFunction="rocev2" variable="tx_ib2udpFifo" isDirective="0" options="depth=2 variable=tx_ib2udpFifo"/>
        <Pragma type="stream" location="../rocev2.cpp:617" status="valid" parentFunction="rocev2" variable="tx_ip2crcFifo" isDirective="0" options="depth=2 variable=tx_ip2crcFifo"/>
        <Pragma type="stream" location="../rocev2.cpp:624" status="valid" parentFunction="rocev2" variable="rx_ip2udpMetaFifo" isDirective="0" options="depth=2 variable=rx_ip2udpMetaFifo"/>
        <Pragma type="stream" location="../rocev2.cpp:625" status="valid" parentFunction="rocev2" variable="rx_ip2udpFifo" isDirective="0" options="depth=2 variable=rx_ip2udpFifo"/>
        <Pragma type="stream" location="../rocev2.cpp:626" status="valid" parentFunction="rocev2" variable="tx_udp2ipMetaFifo" isDirective="0" options="depth=2 variable=tx_udp2ipMetaFifo"/>
        <Pragma type="stream" location="../rocev2.cpp:627" status="valid" parentFunction="rocev2" variable="tx_udp2ipFifo" isDirective="0" options="depth=2 variable=tx_udp2ipFifo"/>
        <Pragma type="dataflow" location="../rocev2.cpp:788" status="valid" parentFunction="rocev2_top" variable="" isDirective="0" options="disable_start_propagation"/>
        <Pragma type="interface" location="../rocev2.cpp:789" status="valid" parentFunction="rocev2_top" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="../rocev2.cpp:792" status="valid" parentFunction="rocev2_top" variable="s_axis_rx_data" isDirective="0" options="axis register port=s_axis_rx_data"/>
        <Pragma type="interface" location="../rocev2.cpp:793" status="valid" parentFunction="rocev2_top" variable="s_axis_tx_data" isDirective="0" options="axis register port=s_axis_tx_data"/>
        <Pragma type="interface" location="../rocev2.cpp:794" status="valid" parentFunction="rocev2_top" variable="s_axis_tx_data" isDirective="0" options="axis register port=s_axis_tx_data"/>
        <Pragma type="interface" location="../rocev2.cpp:796" status="valid" parentFunction="rocev2_top" variable="m_axis_tx_data" isDirective="0" options="axis register port=m_axis_tx_data"/>
        <Pragma type="aggregate" location="../rocev2.cpp:797" status="valid" parentFunction="rocev2_top" variable="s_axis_tx_meta" isDirective="0" options="variable=s_axis_tx_meta compact=bit"/>
        <Pragma type="interface" location="../rocev2.cpp:800" status="valid" parentFunction="rocev2_top" variable="m_axis_mem_write_cmd" isDirective="0" options="axis register port=m_axis_mem_write_cmd"/>
        <Pragma type="interface" location="../rocev2.cpp:801" status="valid" parentFunction="rocev2_top" variable="m_axis_mem_read_cmd" isDirective="0" options="axis register port=m_axis_mem_read_cmd"/>
        <Pragma type="interface" location="../rocev2.cpp:802" status="valid" parentFunction="rocev2_top" variable="m_axis_mem_write_data" isDirective="0" options="axis register port=m_axis_mem_write_data"/>
        <Pragma type="interface" location="../rocev2.cpp:803" status="valid" parentFunction="rocev2_top" variable="s_axis_mem_read_data" isDirective="0" options="axis register port=s_axis_mem_read_data"/>
        <Pragma type="interface" location="../rocev2.cpp:806" status="valid" parentFunction="rocev2_top" variable="s_axis_qp_interface" isDirective="0" options="axis register port=s_axis_qp_interface"/>
        <Pragma type="interface" location="../rocev2.cpp:807" status="valid" parentFunction="rocev2_top" variable="s_axis_qp_conn_interface" isDirective="0" options="axis register port=s_axis_qp_conn_interface"/>
        <Pragma type="aggregate" location="../rocev2.cpp:808" status="valid" parentFunction="rocev2_top" variable="s_axis_qp_interface" isDirective="0" options="variable=s_axis_qp_interface compact=bit"/>
        <Pragma type="aggregate" location="../rocev2.cpp:809" status="valid" parentFunction="rocev2_top" variable="s_axis_qp_conn_interface" isDirective="0" options="variable=s_axis_qp_conn_interface compact=bit"/>
        <Pragma type="interface" location="../rocev2.cpp:819" status="valid" parentFunction="rocev2_top" variable="local_ip_address" isDirective="0" options="ap_none register port=local_ip_address"/>
        <Pragma type="interface" location="../rocev2.cpp:822" status="valid" parentFunction="rocev2_top" variable="regCrcDropPkgCount" isDirective="0" options="ap_vld port=regCrcDropPkgCount"/>
    </PragmaReport>
</profile>

