// Seed: 3999708749
module module_0 (
    input tri   id_0,
    input uwire id_1
);
  assign module_2.id_10 = 0;
  logic [1 : -1] id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri0 id_4
    , id_9,
    input supply1 id_5,
    output supply1 id_6,
    output wand id_7
);
  module_0 modCall_1 (
      id_0,
      id_1
  );
  if (1) assign id_7 = 1'h0;
endmodule
module module_2 (
    input tri0 id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wire id_8,
    output wand id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri id_12,
    output supply1 id_13,
    input tri id_14,
    output wor id_15,
    input supply1 id_16,
    input wand id_17,
    output tri1 id_18,
    output supply1 id_19
);
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
