/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [14:0] _04_;
  reg [5:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [11:0] _06_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 12'h000;
    else _06_ <= { celloutsig_0_11z, celloutsig_0_11z, _00_, _03_[3], _02_, _01_, _03_[0], celloutsig_0_4z[4:3], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_12z };
  assign { _04_[14:6], _04_[2:0] } = _06_;
  assign celloutsig_0_10z = in_data[35] ? celloutsig_0_9z : celloutsig_0_1z[0];
  assign celloutsig_0_15z = in_data[77] ? celloutsig_0_14z : in_data[52];
  assign celloutsig_0_11z = ~(celloutsig_0_1z[0] & _00_);
  assign celloutsig_1_17z = !(celloutsig_1_9z[0] ? celloutsig_1_9z[3] : celloutsig_1_6z);
  assign celloutsig_0_14z = !(celloutsig_0_9z ? celloutsig_0_10z : celloutsig_0_1z[2]);
  assign celloutsig_0_17z = !(celloutsig_0_9z ? celloutsig_0_15z : _01_);
  assign celloutsig_0_33z = ~celloutsig_0_9z;
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_5z = ~celloutsig_1_3z[12];
  assign celloutsig_1_8z = ~celloutsig_1_7z;
  assign celloutsig_0_0z = in_data[4] | in_data[67];
  assign celloutsig_1_7z = celloutsig_1_3z[5] | celloutsig_1_3z[2];
  reg [4:0] _19_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 5'h00;
    else _19_ <= in_data[59:55];
  assign { _00_, _03_[3], _02_, _01_, _03_[0] } = _19_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 6'h00;
    else _05_ <= { celloutsig_0_18z[9:8], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_4z[8:7], celloutsig_1_8z, celloutsig_1_5z } & { celloutsig_1_3z[12:11], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_12z = { in_data[116], celloutsig_1_7z, celloutsig_1_2z } & celloutsig_1_3z[14:12];
  assign celloutsig_0_19z = { in_data[88:82], celloutsig_0_9z } & { celloutsig_0_18z[7:1], celloutsig_0_0z };
  assign celloutsig_1_14z = { in_data[186:178], celloutsig_1_9z, celloutsig_1_10z } === { celloutsig_1_4z[2:1], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_1_18z = { in_data[159:135], celloutsig_1_6z, celloutsig_1_7z } === in_data[156:130];
  assign celloutsig_0_34z = { celloutsig_0_19z[3:2], _05_ } > { celloutsig_0_26z[6:0], celloutsig_0_12z };
  assign celloutsig_1_10z = celloutsig_1_3z[18:13] % { 1'h1, celloutsig_1_4z[2:0], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_18z = { in_data[64:62], celloutsig_0_8z[6:5], celloutsig_0_7z[1:0], celloutsig_0_1z[2], celloutsig_0_8z[1:0] } % { 1'h1, _04_[0], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_1_4z = { celloutsig_1_3z[18:9], celloutsig_1_1z } % { 1'h1, celloutsig_1_3z[14:6], in_data[96] };
  assign celloutsig_1_13z = celloutsig_1_3z[16:11] % { 1'h1, celloutsig_1_10z[4:0] };
  assign celloutsig_1_19z = { celloutsig_1_3z[5:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_13z } % { 1'h1, celloutsig_1_4z[2:1], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[34:27], celloutsig_0_0z } % { 1'h1, in_data[88:81] };
  assign celloutsig_0_26z = { in_data[29:20], celloutsig_0_17z } % { 1'h1, celloutsig_0_1z[0], celloutsig_0_12z, _00_, _03_[3], _02_, _01_, _03_[0], celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_0_3z = in_data[33:31] !== { _00_, _03_[3], _02_ };
  assign celloutsig_0_6z = { in_data[17:15], _00_, _03_[3], _02_, _01_, _03_[0], celloutsig_0_3z, celloutsig_0_4z[4:3], 1'h0 } !== { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z[4:3], 3'h0, celloutsig_0_0z, celloutsig_0_4z[4:3], 1'h0, celloutsig_0_11z };
  assign celloutsig_0_16z = { _00_, _03_[3], _02_, _01_, celloutsig_0_9z } !== celloutsig_0_7z[6:2];
  assign celloutsig_0_21z = { celloutsig_0_1z[1:0], celloutsig_0_14z, celloutsig_0_11z } !== { celloutsig_0_19z[1:0], celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_1_0z = ^ in_data[122:120];
  assign celloutsig_1_1z = ^ { in_data[135:133], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = ^ { celloutsig_0_7z[7:1], celloutsig_0_4z[4:3], 3'h0, celloutsig_0_4z[4:3], 3'h0 };
  assign celloutsig_1_3z = { in_data[133:114], celloutsig_1_1z } ~^ { in_data[177:160], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[39:37] ^ in_data[35:33];
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_0z) | celloutsig_1_3z[8]);
  assign celloutsig_0_12z = ~((celloutsig_0_1z[2] & _03_[0]) | celloutsig_0_6z);
  assign celloutsig_0_4z[4:3] = { celloutsig_0_3z, celloutsig_0_3z } ^ celloutsig_0_1z[2:1];
  assign { celloutsig_0_8z[6:5], celloutsig_0_8z[1:0] } = { celloutsig_0_7z[3:2], celloutsig_0_1z[1:0] } ^ { celloutsig_0_4z[4:3], celloutsig_0_11z, celloutsig_0_6z };
  assign { _03_[4], _03_[2:1] } = { _00_, _02_, _01_ };
  assign _04_[5:3] = 3'h0;
  assign celloutsig_0_4z[2:0] = 3'h0;
  assign celloutsig_0_8z[4:2] = { celloutsig_0_7z[1:0], celloutsig_0_1z[2] };
  assign { out_data[128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
