0.6
2019.1
May 24 2019
15:06:07
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question4/Question4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question4/Question4.srcs/sources_1/new/DECODER_3to8.v,1669210942,verilog,,D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question4/Question4.srcs/sources_1/new/DECODER_3to8_tb.v,,DECODER_3to8,,,,,,,,
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question4/Question4.srcs/sources_1/new/DECODER_3to8_tb.v,1669211199,verilog,,,,DECODER_3to8_tb,,,,,,,,
