// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _forw_back_HH_
#define _forw_back_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "forward.h"
#include "backward.h"
#include "forw_back_conv_keAem.h"
#include "forw_back_fc_hiddDeQ.h"
#include "forw_back_fc_hiddEe0.h"
#include "forw_back_fc_hiddFfa.h"
#include "forw_back_mnist_dGfk.h"
#include "forw_back_conv_ouHfu.h"
#include "forw_back_conv_ouIfE.h"
#include "forward_conv_out_3.h"
#include "forw_back_fc_out_JfO.h"
#include "forw_back_fc_out_Lf8.h"
#include "forward_fc_out_3_0.h"
#include "forw_back_ctrl_s_axi.h"
#include "forw_back_data_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct forw_back : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_data_AWVALID;
    sc_in< sc_logic > m_axi_data_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_ADDR_WIDTH> > m_axi_data_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_AWID;
    sc_out< sc_lv<8> > m_axi_data_AWLEN;
    sc_out< sc_lv<3> > m_axi_data_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data_AWBURST;
    sc_out< sc_lv<2> > m_axi_data_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data_AWPROT;
    sc_out< sc_lv<4> > m_axi_data_AWQOS;
    sc_out< sc_lv<4> > m_axi_data_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_AWUSER_WIDTH> > m_axi_data_AWUSER;
    sc_out< sc_logic > m_axi_data_WVALID;
    sc_in< sc_logic > m_axi_data_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_DATA_WIDTH> > m_axi_data_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_DATA_WIDTH/8> > m_axi_data_WSTRB;
    sc_out< sc_logic > m_axi_data_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_WID;
    sc_out< sc_uint<C_M_AXI_DATA_WUSER_WIDTH> > m_axi_data_WUSER;
    sc_out< sc_logic > m_axi_data_ARVALID;
    sc_in< sc_logic > m_axi_data_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_ADDR_WIDTH> > m_axi_data_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_ARID;
    sc_out< sc_lv<8> > m_axi_data_ARLEN;
    sc_out< sc_lv<3> > m_axi_data_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data_ARBURST;
    sc_out< sc_lv<2> > m_axi_data_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data_ARPROT;
    sc_out< sc_lv<4> > m_axi_data_ARQOS;
    sc_out< sc_lv<4> > m_axi_data_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_ARUSER_WIDTH> > m_axi_data_ARUSER;
    sc_in< sc_logic > m_axi_data_RVALID;
    sc_out< sc_logic > m_axi_data_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_DATA_WIDTH> > m_axi_data_RDATA;
    sc_in< sc_logic > m_axi_data_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_RID;
    sc_in< sc_uint<C_M_AXI_DATA_RUSER_WIDTH> > m_axi_data_RUSER;
    sc_in< sc_lv<2> > m_axi_data_RRESP;
    sc_in< sc_logic > m_axi_data_BVALID;
    sc_out< sc_logic > m_axi_data_BREADY;
    sc_in< sc_lv<2> > m_axi_data_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_BID;
    sc_in< sc_uint<C_M_AXI_DATA_BUSER_WIDTH> > m_axi_data_BUSER;
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const5;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<3> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const6;


    // Module declarations
    forw_back(sc_module_name name);
    SC_HAS_PROCESS(forw_back);

    ~forw_back();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    forw_back_conv_keAem* conv_kernel_1_U;
    forw_back_conv_keAem* conv_kernel_2_U;
    forw_back_conv_keAem* conv_kernel_3_U;
    forw_back_fc_hiddDeQ* fc_hidden_layer1_U;
    forw_back_fc_hiddEe0* fc_hidden_layer2_U;
    forw_back_fc_hiddFfa* fc_hidden_layer3_U;
    forw_back_mnist_dGfk* mnist_data_U;
    forw_back_conv_ouHfu* conv_out_1_U;
    forw_back_conv_ouIfE* conv_out_2_U;
    forward_conv_out_3* fc_in_1_0_U;
    forw_back_fc_out_JfO* fc_out_1_0_U;
    forw_back_fc_out_JfO* fc_in_2_relu1_0_U;
    forw_back_fc_out_Lf8* fc_out_2_0_U;
    forw_back_fc_out_Lf8* fc_in_3_relu2_0_U;
    forward_fc_out_3_0* probability_result_U;
    forw_back_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* forw_back_ctrl_s_axi_U;
    forw_back_data_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA_ID_WIDTH,C_M_AXI_DATA_ADDR_WIDTH,C_M_AXI_DATA_DATA_WIDTH,C_M_AXI_DATA_AWUSER_WIDTH,C_M_AXI_DATA_ARUSER_WIDTH,C_M_AXI_DATA_WUSER_WIDTH,C_M_AXI_DATA_RUSER_WIDTH,C_M_AXI_DATA_BUSER_WIDTH,C_M_AXI_DATA_USER_VALUE,C_M_AXI_DATA_PROT_VALUE,C_M_AXI_DATA_CACHE_VALUE>* forw_back_data_m_axi_U;
    forward* grp_forward_fu_761;
    backward* grp_backward_fu_799;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<107> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > flag;
    sc_signal< sc_lv<32> > in_r;
    sc_signal< sc_lv<32> > conv1;
    sc_signal< sc_lv<32> > conv2;
    sc_signal< sc_lv<32> > conv3;
    sc_signal< sc_lv<32> > fc1;
    sc_signal< sc_lv<32> > fc2;
    sc_signal< sc_lv<32> > fc3;
    sc_signal< sc_lv<32> > out_r;
    sc_signal< sc_lv<32> > label_r;
    sc_signal< sc_lv<32> > lr;
    sc_signal< sc_lv<4> > conv_kernel_1_address0;
    sc_signal< sc_logic > conv_kernel_1_ce0;
    sc_signal< sc_logic > conv_kernel_1_we0;
    sc_signal< sc_lv<32> > conv_kernel_1_d0;
    sc_signal< sc_lv<32> > conv_kernel_1_q0;
    sc_signal< sc_lv<4> > conv_kernel_2_address0;
    sc_signal< sc_logic > conv_kernel_2_ce0;
    sc_signal< sc_logic > conv_kernel_2_we0;
    sc_signal< sc_lv<32> > conv_kernel_2_d0;
    sc_signal< sc_lv<32> > conv_kernel_2_q0;
    sc_signal< sc_lv<4> > conv_kernel_3_address0;
    sc_signal< sc_logic > conv_kernel_3_ce0;
    sc_signal< sc_logic > conv_kernel_3_we0;
    sc_signal< sc_lv<32> > conv_kernel_3_d0;
    sc_signal< sc_lv<32> > conv_kernel_3_q0;
    sc_signal< sc_lv<17> > fc_hidden_layer1_address0;
    sc_signal< sc_logic > fc_hidden_layer1_ce0;
    sc_signal< sc_logic > fc_hidden_layer1_we0;
    sc_signal< sc_lv<32> > fc_hidden_layer1_d0;
    sc_signal< sc_lv<32> > fc_hidden_layer1_q0;
    sc_signal< sc_lv<13> > fc_hidden_layer2_address0;
    sc_signal< sc_logic > fc_hidden_layer2_ce0;
    sc_signal< sc_lv<32> > fc_hidden_layer2_q0;
    sc_signal< sc_lv<13> > fc_hidden_layer2_address1;
    sc_signal< sc_logic > fc_hidden_layer2_ce1;
    sc_signal< sc_logic > fc_hidden_layer2_we1;
    sc_signal< sc_lv<32> > fc_hidden_layer2_d1;
    sc_signal< sc_lv<9> > fc_hidden_layer3_address0;
    sc_signal< sc_logic > fc_hidden_layer3_ce0;
    sc_signal< sc_logic > fc_hidden_layer3_we0;
    sc_signal< sc_lv<32> > fc_hidden_layer3_d0;
    sc_signal< sc_lv<32> > fc_hidden_layer3_q0;
    sc_signal< sc_lv<10> > mnist_data_address0;
    sc_signal< sc_logic > mnist_data_ce0;
    sc_signal< sc_logic > mnist_data_we0;
    sc_signal< sc_lv<32> > mnist_data_q0;
    sc_signal< sc_lv<10> > conv_out_1_address0;
    sc_signal< sc_logic > conv_out_1_ce0;
    sc_signal< sc_logic > conv_out_1_we0;
    sc_signal< sc_lv<32> > conv_out_1_q0;
    sc_signal< sc_lv<10> > conv_out_2_address0;
    sc_signal< sc_logic > conv_out_2_ce0;
    sc_signal< sc_logic > conv_out_2_we0;
    sc_signal< sc_lv<32> > conv_out_2_q0;
    sc_signal< sc_lv<10> > fc_in_1_0_address0;
    sc_signal< sc_logic > fc_in_1_0_ce0;
    sc_signal< sc_logic > fc_in_1_0_we0;
    sc_signal< sc_lv<32> > fc_in_1_0_q0;
    sc_signal< sc_lv<8> > fc_out_1_0_address0;
    sc_signal< sc_logic > fc_out_1_0_ce0;
    sc_signal< sc_logic > fc_out_1_0_we0;
    sc_signal< sc_lv<32> > fc_out_1_0_q0;
    sc_signal< sc_lv<8> > fc_in_2_relu1_0_address0;
    sc_signal< sc_logic > fc_in_2_relu1_0_ce0;
    sc_signal< sc_logic > fc_in_2_relu1_0_we0;
    sc_signal< sc_lv<32> > fc_in_2_relu1_0_q0;
    sc_signal< sc_lv<6> > fc_out_2_0_address0;
    sc_signal< sc_logic > fc_out_2_0_ce0;
    sc_signal< sc_logic > fc_out_2_0_we0;
    sc_signal< sc_lv<32> > fc_out_2_0_q0;
    sc_signal< sc_lv<6> > fc_in_3_relu2_0_address0;
    sc_signal< sc_logic > fc_in_3_relu2_0_ce0;
    sc_signal< sc_logic > fc_in_3_relu2_0_we0;
    sc_signal< sc_lv<32> > fc_in_3_relu2_0_q0;
    sc_signal< sc_lv<4> > probability_result_address0;
    sc_signal< sc_logic > probability_result_ce0;
    sc_signal< sc_logic > probability_result_we0;
    sc_signal< sc_lv<32> > probability_result_q0;
    sc_signal< sc_logic > data_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_logic > data_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter2;
    sc_signal< bool > ap_block_pp6_stage0;
    sc_signal< sc_lv<1> > icmp_ln226_reg_1473;
    sc_signal< sc_lv<1> > icmp_ln226_reg_1473_pp6_iter1_reg;
    sc_signal< sc_logic > data_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_logic > data_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state125;
    sc_signal< sc_logic > data_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp13_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp13_iter1;
    sc_signal< bool > ap_block_pp13_stage0;
    sc_signal< sc_lv<1> > icmp_ln213_reg_1576;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter2;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< sc_lv<1> > icmp_ln234_reg_1454;
    sc_signal< sc_lv<1> > icmp_ln234_reg_1454_pp5_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<1> > icmp_ln215_reg_1343;
    sc_signal< sc_lv<1> > icmp_ln218_reg_1347;
    sc_signal< sc_lv<1> > icmp_ln221_reg_1351;
    sc_signal< sc_lv<1> > icmp_ln225_reg_1355;
    sc_signal< sc_logic > ap_CS_fsm_state115;
    sc_signal< sc_logic > ap_CS_fsm_pp12_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp12_iter1;
    sc_signal< bool > ap_block_pp12_stage0;
    sc_signal< sc_lv<1> > icmp_ln212_reg_1562;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<1> > icmp_ln233_reg_1435;
    sc_signal< sc_lv<1> > icmp_ln233_reg_1435_pp4_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state105;
    sc_signal< sc_logic > ap_CS_fsm_pp11_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp11_iter1;
    sc_signal< bool > ap_block_pp11_stage0;
    sc_signal< sc_lv<1> > icmp_ln211_reg_1548;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln232_reg_1416;
    sc_signal< sc_lv<1> > icmp_ln232_reg_1416_pp3_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state95;
    sc_signal< sc_logic > ap_CS_fsm_pp10_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp10_iter1;
    sc_signal< bool > ap_block_pp10_stage0;
    sc_signal< sc_lv<1> > icmp_ln210_reg_1534;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > icmp_ln231_reg_1397;
    sc_signal< sc_lv<1> > icmp_ln231_reg_1397_pp2_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< sc_logic > ap_CS_fsm_pp9_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp9_iter1;
    sc_signal< bool > ap_block_pp9_stage0;
    sc_signal< sc_lv<1> > icmp_ln209_reg_1520;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln230_reg_1378;
    sc_signal< sc_lv<1> > icmp_ln230_reg_1378_pp1_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_logic > ap_CS_fsm_pp8_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter1;
    sc_signal< bool > ap_block_pp8_stage0;
    sc_signal< sc_lv<1> > icmp_ln208_reg_1506;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln229_reg_1359;
    sc_signal< sc_lv<1> > icmp_ln229_reg_1359_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_logic > ap_CS_fsm_pp7_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter1;
    sc_signal< bool > ap_block_pp7_stage0;
    sc_signal< sc_lv<1> > icmp_ln216_reg_1492;
    sc_signal< sc_logic > data_AWVALID;
    sc_signal< sc_logic > data_AWREADY;
    sc_signal< sc_lv<32> > data_AWADDR;
    sc_signal< sc_lv<32> > data_AWLEN;
    sc_signal< sc_logic > data_WVALID;
    sc_signal< sc_logic > data_WREADY;
    sc_signal< sc_lv<32> > data_WDATA;
    sc_signal< sc_logic > data_ARVALID;
    sc_signal< sc_logic > data_ARREADY;
    sc_signal< sc_lv<32> > data_ARADDR;
    sc_signal< sc_lv<1> > data_ARID;
    sc_signal< sc_lv<32> > data_ARLEN;
    sc_signal< sc_lv<3> > data_ARSIZE;
    sc_signal< sc_lv<2> > data_ARBURST;
    sc_signal< sc_lv<2> > data_ARLOCK;
    sc_signal< sc_lv<4> > data_ARCACHE;
    sc_signal< sc_lv<3> > data_ARPROT;
    sc_signal< sc_lv<4> > data_ARQOS;
    sc_signal< sc_lv<4> > data_ARREGION;
    sc_signal< sc_lv<1> > data_ARUSER;
    sc_signal< sc_logic > data_RVALID;
    sc_signal< sc_logic > data_RREADY;
    sc_signal< sc_lv<32> > data_RDATA;
    sc_signal< sc_logic > data_RLAST;
    sc_signal< sc_lv<1> > data_RID;
    sc_signal< sc_lv<1> > data_RUSER;
    sc_signal< sc_lv<2> > data_RRESP;
    sc_signal< sc_logic > data_BVALID;
    sc_signal< sc_logic > data_BREADY;
    sc_signal< sc_lv<2> > data_BRESP;
    sc_signal< sc_lv<1> > data_BID;
    sc_signal< sc_lv<1> > data_BUSER;
    sc_signal< sc_lv<4> > phi_ln229_reg_600;
    sc_signal< sc_lv<4> > phi_ln230_reg_611;
    sc_signal< sc_lv<4> > phi_ln231_reg_622;
    sc_signal< sc_lv<17> > phi_ln232_reg_633;
    sc_signal< sc_lv<13> > phi_ln233_reg_644;
    sc_signal< sc_lv<9> > phi_ln234_reg_655;
    sc_signal< sc_lv<4> > phi_ln226_reg_666;
    sc_signal< sc_lv<10> > phi_ln216_reg_677;
    sc_signal< sc_lv<10> > phi_ln216_reg_677_pp7_iter1_reg;
    sc_signal< bool > ap_block_state71_pp7_stage0_iter0;
    sc_signal< bool > ap_block_state72_pp7_stage0_iter1;
    sc_signal< bool > ap_block_state73_pp7_stage0_iter2;
    sc_signal< bool > ap_block_pp7_stage0_11001;
    sc_signal< sc_lv<4> > phi_ln208_reg_689;
    sc_signal< sc_lv<4> > phi_ln208_reg_689_pp8_iter1_reg;
    sc_signal< bool > ap_block_state82_pp8_stage0_iter0;
    sc_signal< bool > ap_block_state83_pp8_stage0_iter1;
    sc_signal< bool > ap_block_state84_pp8_stage0_iter2;
    sc_signal< bool > ap_block_pp8_stage0_11001;
    sc_signal< sc_lv<4> > phi_ln209_reg_701;
    sc_signal< sc_lv<4> > phi_ln209_reg_701_pp9_iter1_reg;
    sc_signal< bool > ap_block_state92_pp9_stage0_iter0;
    sc_signal< bool > ap_block_state93_pp9_stage0_iter1;
    sc_signal< bool > ap_block_state94_pp9_stage0_iter2;
    sc_signal< bool > ap_block_pp9_stage0_11001;
    sc_signal< sc_lv<4> > phi_ln210_reg_713;
    sc_signal< sc_lv<4> > phi_ln210_reg_713_pp10_iter1_reg;
    sc_signal< bool > ap_block_state102_pp10_stage0_iter0;
    sc_signal< bool > ap_block_state103_pp10_stage0_iter1;
    sc_signal< bool > ap_block_state104_pp10_stage0_iter2;
    sc_signal< bool > ap_block_pp10_stage0_11001;
    sc_signal< sc_lv<17> > phi_ln211_reg_725;
    sc_signal< sc_lv<17> > phi_ln211_reg_725_pp11_iter1_reg;
    sc_signal< bool > ap_block_state112_pp11_stage0_iter0;
    sc_signal< bool > ap_block_state113_pp11_stage0_iter1;
    sc_signal< bool > ap_block_state114_pp11_stage0_iter2;
    sc_signal< bool > ap_block_pp11_stage0_11001;
    sc_signal< sc_lv<13> > phi_ln212_reg_737;
    sc_signal< sc_lv<13> > phi_ln212_reg_737_pp12_iter1_reg;
    sc_signal< bool > ap_block_state122_pp12_stage0_iter0;
    sc_signal< bool > ap_block_state123_pp12_stage0_iter1;
    sc_signal< bool > ap_block_state124_pp12_stage0_iter2;
    sc_signal< bool > ap_block_pp12_stage0_11001;
    sc_signal< sc_lv<9> > phi_ln213_reg_749;
    sc_signal< sc_lv<9> > phi_ln213_reg_749_pp13_iter1_reg;
    sc_signal< bool > ap_block_state132_pp13_stage0_iter0;
    sc_signal< bool > ap_block_state133_pp13_stage0_iter1;
    sc_signal< bool > ap_block_state134_pp13_stage0_iter2;
    sc_signal< bool > ap_block_pp13_stage0_11001;
    sc_signal< sc_lv<32> > label_read_reg_1275;
    sc_signal< sc_lv<30> > lr1_reg_1280;
    sc_signal< sc_lv<32> > data_addr_reg_1285;
    sc_signal< sc_lv<32> > data_addr_1_reg_1291;
    sc_signal< sc_lv<32> > data_addr_2_reg_1298;
    sc_signal< sc_lv<32> > data_addr_3_reg_1305;
    sc_signal< sc_lv<32> > data_addr_4_reg_1312;
    sc_signal< sc_lv<32> > data_addr_5_reg_1319;
    sc_signal< sc_lv<32> > data_addr_6_reg_1326;
    sc_signal< sc_lv<32> > data_addr_7_reg_1333;
    sc_signal< sc_lv<1> > icmp_ln207_fu_1007_p2;
    sc_signal< sc_lv<1> > icmp_ln215_fu_1013_p2;
    sc_signal< sc_lv<1> > icmp_ln218_fu_1019_p2;
    sc_signal< sc_lv<1> > icmp_ln221_fu_1025_p2;
    sc_signal< sc_lv<1> > icmp_ln225_fu_1031_p2;
    sc_signal< sc_lv<1> > icmp_ln229_fu_1037_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > add_ln229_fu_1043_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > conv_kernel_1_load_reg_1373;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > icmp_ln230_fu_1054_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state13_io;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<4> > add_ln230_fu_1060_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > conv_kernel_2_load_reg_1392;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > icmp_ln231_fu_1071_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state19_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state21_io;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<4> > add_ln231_fu_1077_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<32> > conv_kernel_3_load_reg_1411;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > icmp_ln232_fu_1088_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state27_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state28_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state29_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state29_io;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<17> > add_ln232_fu_1094_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > fc_hidden_layer1_loa_reg_1430;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<1> > icmp_ln233_fu_1105_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state35_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state36_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state37_pp4_stage0_iter2;
    sc_signal< bool > ap_block_state37_io;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<13> > add_ln233_fu_1111_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<32> > fc_hidden_layer2_loa_reg_1449;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_lv<1> > icmp_ln234_fu_1122_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< bool > ap_block_state43_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state44_pp5_stage0_iter1;
    sc_signal< bool > ap_block_state45_pp5_stage0_iter2;
    sc_signal< bool > ap_block_state45_io;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<9> > add_ln234_fu_1128_p2;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<32> > fc_hidden_layer3_loa_reg_1468;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< sc_lv<1> > icmp_ln226_fu_1139_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp6_stage0;
    sc_signal< bool > ap_block_state52_pp6_stage0_iter0;
    sc_signal< bool > ap_block_state53_pp6_stage0_iter1;
    sc_signal< bool > ap_block_state54_pp6_stage0_iter2;
    sc_signal< bool > ap_block_state54_io;
    sc_signal< bool > ap_block_pp6_stage0_11001;
    sc_signal< sc_lv<4> > add_ln226_fu_1145_p2;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter0;
    sc_signal< sc_lv<32> > probability_result_l_reg_1487;
    sc_signal< sc_lv<1> > icmp_ln216_fu_1156_p2;
    sc_signal< sc_lv<1> > icmp_ln216_reg_1492_pp7_iter1_reg;
    sc_signal< sc_lv<10> > add_ln216_fu_1162_p2;
    sc_signal< sc_lv<10> > add_ln216_reg_1496;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter0;
    sc_signal< sc_lv<32> > data_addr_7_read_reg_1501;
    sc_signal< sc_lv<1> > icmp_ln208_fu_1173_p2;
    sc_signal< sc_lv<1> > icmp_ln208_reg_1506_pp8_iter1_reg;
    sc_signal< sc_lv<4> > add_ln208_fu_1179_p2;
    sc_signal< sc_lv<4> > add_ln208_reg_1510;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter0;
    sc_signal< sc_lv<32> > data_addr_6_read_reg_1515;
    sc_signal< sc_lv<1> > icmp_ln209_fu_1190_p2;
    sc_signal< sc_lv<1> > icmp_ln209_reg_1520_pp9_iter1_reg;
    sc_signal< sc_lv<4> > add_ln209_fu_1196_p2;
    sc_signal< sc_lv<4> > add_ln209_reg_1524;
    sc_signal< sc_logic > ap_enable_reg_pp9_iter0;
    sc_signal< sc_lv<32> > data_addr_5_read_reg_1529;
    sc_signal< sc_lv<1> > icmp_ln210_fu_1207_p2;
    sc_signal< sc_lv<1> > icmp_ln210_reg_1534_pp10_iter1_reg;
    sc_signal< sc_lv<4> > add_ln210_fu_1213_p2;
    sc_signal< sc_lv<4> > add_ln210_reg_1538;
    sc_signal< sc_logic > ap_enable_reg_pp10_iter0;
    sc_signal< sc_lv<32> > data_addr_4_read_reg_1543;
    sc_signal< sc_lv<1> > icmp_ln211_fu_1224_p2;
    sc_signal< sc_lv<1> > icmp_ln211_reg_1548_pp11_iter1_reg;
    sc_signal< sc_lv<17> > add_ln211_fu_1230_p2;
    sc_signal< sc_lv<17> > add_ln211_reg_1552;
    sc_signal< sc_logic > ap_enable_reg_pp11_iter0;
    sc_signal< sc_lv<32> > data_addr_3_read_reg_1557;
    sc_signal< sc_lv<1> > icmp_ln212_fu_1241_p2;
    sc_signal< sc_lv<1> > icmp_ln212_reg_1562_pp12_iter1_reg;
    sc_signal< sc_lv<13> > add_ln212_fu_1247_p2;
    sc_signal< sc_lv<13> > add_ln212_reg_1566;
    sc_signal< sc_logic > ap_enable_reg_pp12_iter0;
    sc_signal< sc_lv<32> > data_addr_2_read_reg_1571;
    sc_signal< sc_lv<1> > icmp_ln213_fu_1258_p2;
    sc_signal< sc_lv<1> > icmp_ln213_reg_1576_pp13_iter1_reg;
    sc_signal< sc_lv<9> > add_ln213_fu_1264_p2;
    sc_signal< sc_lv<9> > add_ln213_reg_1580;
    sc_signal< sc_logic > ap_enable_reg_pp13_iter0;
    sc_signal< sc_lv<32> > data_addr_1_read_reg_1585;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state11;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state19;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state27;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state35;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state43;
    sc_signal< bool > ap_block_pp6_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp6_exit_iter0_state52;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state70;
    sc_signal< bool > ap_block_pp7_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp7_exit_iter0_state71;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state81;
    sc_signal< bool > ap_block_pp8_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp8_exit_iter0_state82;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state91;
    sc_signal< bool > ap_block_pp9_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp9_exit_iter0_state92;
    sc_signal< sc_logic > ap_enable_reg_pp9_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state101;
    sc_signal< bool > ap_block_pp10_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp10_exit_iter0_state102;
    sc_signal< sc_logic > ap_enable_reg_pp10_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state111;
    sc_signal< bool > ap_block_pp11_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp11_exit_iter0_state112;
    sc_signal< sc_logic > ap_enable_reg_pp11_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state121;
    sc_signal< bool > ap_block_pp12_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp12_exit_iter0_state122;
    sc_signal< sc_logic > ap_enable_reg_pp12_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state131;
    sc_signal< bool > ap_block_pp13_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp13_exit_iter0_state132;
    sc_signal< sc_logic > ap_enable_reg_pp13_iter2;
    sc_signal< sc_logic > grp_forward_fu_761_ap_start;
    sc_signal< sc_logic > grp_forward_fu_761_ap_done;
    sc_signal< sc_logic > grp_forward_fu_761_ap_idle;
    sc_signal< sc_logic > grp_forward_fu_761_ap_ready;
    sc_signal< sc_lv<10> > grp_forward_fu_761_mnist_data_address0;
    sc_signal< sc_logic > grp_forward_fu_761_mnist_data_ce0;
    sc_signal< sc_lv<4> > grp_forward_fu_761_conv_kernel_1_address0;
    sc_signal< sc_logic > grp_forward_fu_761_conv_kernel_1_ce0;
    sc_signal< sc_lv<10> > grp_forward_fu_761_conv_out_1_address0;
    sc_signal< sc_logic > grp_forward_fu_761_conv_out_1_ce0;
    sc_signal< sc_logic > grp_forward_fu_761_conv_out_1_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_761_conv_out_1_d0;
    sc_signal< sc_lv<4> > grp_forward_fu_761_conv_kernel_2_address0;
    sc_signal< sc_logic > grp_forward_fu_761_conv_kernel_2_ce0;
    sc_signal< sc_lv<10> > grp_forward_fu_761_conv_out_2_address0;
    sc_signal< sc_logic > grp_forward_fu_761_conv_out_2_ce0;
    sc_signal< sc_logic > grp_forward_fu_761_conv_out_2_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_761_conv_out_2_d0;
    sc_signal< sc_lv<4> > grp_forward_fu_761_conv_kernel_3_address0;
    sc_signal< sc_logic > grp_forward_fu_761_conv_kernel_3_ce0;
    sc_signal< sc_lv<10> > grp_forward_fu_761_fc_in_1_0_address0;
    sc_signal< sc_logic > grp_forward_fu_761_fc_in_1_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_761_fc_in_1_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_761_fc_in_1_0_d0;
    sc_signal< sc_lv<8> > grp_forward_fu_761_fc_out_1_0_address0;
    sc_signal< sc_logic > grp_forward_fu_761_fc_out_1_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_761_fc_out_1_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_761_fc_out_1_0_d0;
    sc_signal< sc_lv<17> > grp_forward_fu_761_fc_hidden_layer1_address0;
    sc_signal< sc_logic > grp_forward_fu_761_fc_hidden_layer1_ce0;
    sc_signal< sc_lv<8> > grp_forward_fu_761_fc_in_2_relu1_0_address0;
    sc_signal< sc_logic > grp_forward_fu_761_fc_in_2_relu1_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_761_fc_in_2_relu1_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_761_fc_in_2_relu1_0_d0;
    sc_signal< sc_lv<6> > grp_forward_fu_761_fc_out_2_0_address0;
    sc_signal< sc_logic > grp_forward_fu_761_fc_out_2_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_761_fc_out_2_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_761_fc_out_2_0_d0;
    sc_signal< sc_lv<13> > grp_forward_fu_761_fc_hidden_layer2_address0;
    sc_signal< sc_logic > grp_forward_fu_761_fc_hidden_layer2_ce0;
    sc_signal< sc_lv<6> > grp_forward_fu_761_fc_in_3_relu2_0_address0;
    sc_signal< sc_logic > grp_forward_fu_761_fc_in_3_relu2_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_761_fc_in_3_relu2_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_761_fc_in_3_relu2_0_d0;
    sc_signal< sc_lv<9> > grp_forward_fu_761_fc_hidden_layer3_address0;
    sc_signal< sc_logic > grp_forward_fu_761_fc_hidden_layer3_ce0;
    sc_signal< sc_lv<4> > grp_forward_fu_761_probability_result_address0;
    sc_signal< sc_logic > grp_forward_fu_761_probability_result_ce0;
    sc_signal< sc_logic > grp_forward_fu_761_probability_result_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_761_probability_result_d0;
    sc_signal< sc_logic > grp_backward_fu_799_ap_start;
    sc_signal< sc_logic > grp_backward_fu_799_ap_done;
    sc_signal< sc_logic > grp_backward_fu_799_ap_idle;
    sc_signal< sc_logic > grp_backward_fu_799_ap_ready;
    sc_signal< sc_logic > grp_backward_fu_799_m_axi_lr_in_AWVALID;
    sc_signal< sc_lv<32> > grp_backward_fu_799_m_axi_lr_in_AWADDR;
    sc_signal< sc_lv<1> > grp_backward_fu_799_m_axi_lr_in_AWID;
    sc_signal< sc_lv<32> > grp_backward_fu_799_m_axi_lr_in_AWLEN;
    sc_signal< sc_lv<3> > grp_backward_fu_799_m_axi_lr_in_AWSIZE;
    sc_signal< sc_lv<2> > grp_backward_fu_799_m_axi_lr_in_AWBURST;
    sc_signal< sc_lv<2> > grp_backward_fu_799_m_axi_lr_in_AWLOCK;
    sc_signal< sc_lv<4> > grp_backward_fu_799_m_axi_lr_in_AWCACHE;
    sc_signal< sc_lv<3> > grp_backward_fu_799_m_axi_lr_in_AWPROT;
    sc_signal< sc_lv<4> > grp_backward_fu_799_m_axi_lr_in_AWQOS;
    sc_signal< sc_lv<4> > grp_backward_fu_799_m_axi_lr_in_AWREGION;
    sc_signal< sc_lv<1> > grp_backward_fu_799_m_axi_lr_in_AWUSER;
    sc_signal< sc_logic > grp_backward_fu_799_m_axi_lr_in_WVALID;
    sc_signal< sc_lv<32> > grp_backward_fu_799_m_axi_lr_in_WDATA;
    sc_signal< sc_lv<4> > grp_backward_fu_799_m_axi_lr_in_WSTRB;
    sc_signal< sc_logic > grp_backward_fu_799_m_axi_lr_in_WLAST;
    sc_signal< sc_lv<1> > grp_backward_fu_799_m_axi_lr_in_WID;
    sc_signal< sc_lv<1> > grp_backward_fu_799_m_axi_lr_in_WUSER;
    sc_signal< sc_logic > grp_backward_fu_799_m_axi_lr_in_ARVALID;
    sc_signal< sc_lv<32> > grp_backward_fu_799_m_axi_lr_in_ARADDR;
    sc_signal< sc_lv<1> > grp_backward_fu_799_m_axi_lr_in_ARID;
    sc_signal< sc_lv<32> > grp_backward_fu_799_m_axi_lr_in_ARLEN;
    sc_signal< sc_lv<3> > grp_backward_fu_799_m_axi_lr_in_ARSIZE;
    sc_signal< sc_lv<2> > grp_backward_fu_799_m_axi_lr_in_ARBURST;
    sc_signal< sc_lv<2> > grp_backward_fu_799_m_axi_lr_in_ARLOCK;
    sc_signal< sc_lv<4> > grp_backward_fu_799_m_axi_lr_in_ARCACHE;
    sc_signal< sc_lv<3> > grp_backward_fu_799_m_axi_lr_in_ARPROT;
    sc_signal< sc_lv<4> > grp_backward_fu_799_m_axi_lr_in_ARQOS;
    sc_signal< sc_lv<4> > grp_backward_fu_799_m_axi_lr_in_ARREGION;
    sc_signal< sc_lv<1> > grp_backward_fu_799_m_axi_lr_in_ARUSER;
    sc_signal< sc_logic > grp_backward_fu_799_m_axi_lr_in_RREADY;
    sc_signal< sc_logic > grp_backward_fu_799_m_axi_lr_in_BREADY;
    sc_signal< sc_lv<4> > grp_backward_fu_799_probability_result_address0;
    sc_signal< sc_logic > grp_backward_fu_799_probability_result_ce0;
    sc_signal< sc_lv<6> > grp_backward_fu_799_fc_in_3_relu2_0_address0;
    sc_signal< sc_logic > grp_backward_fu_799_fc_in_3_relu2_0_ce0;
    sc_signal< sc_lv<9> > grp_backward_fu_799_fc_hidden_layer3_address0;
    sc_signal< sc_logic > grp_backward_fu_799_fc_hidden_layer3_ce0;
    sc_signal< sc_logic > grp_backward_fu_799_fc_hidden_layer3_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_799_fc_hidden_layer3_d0;
    sc_signal< sc_lv<6> > grp_backward_fu_799_fc_out_2_0_address0;
    sc_signal< sc_logic > grp_backward_fu_799_fc_out_2_0_ce0;
    sc_signal< sc_lv<8> > grp_backward_fu_799_fc_in_2_relu1_0_address0;
    sc_signal< sc_logic > grp_backward_fu_799_fc_in_2_relu1_0_ce0;
    sc_signal< sc_lv<13> > grp_backward_fu_799_fc_hidden_layer2_address0;
    sc_signal< sc_logic > grp_backward_fu_799_fc_hidden_layer2_ce0;
    sc_signal< sc_lv<13> > grp_backward_fu_799_fc_hidden_layer2_address1;
    sc_signal< sc_logic > grp_backward_fu_799_fc_hidden_layer2_ce1;
    sc_signal< sc_logic > grp_backward_fu_799_fc_hidden_layer2_we1;
    sc_signal< sc_lv<32> > grp_backward_fu_799_fc_hidden_layer2_d1;
    sc_signal< sc_lv<8> > grp_backward_fu_799_fc_out_1_0_address0;
    sc_signal< sc_logic > grp_backward_fu_799_fc_out_1_0_ce0;
    sc_signal< sc_lv<10> > grp_backward_fu_799_fc_in_1_0_address0;
    sc_signal< sc_logic > grp_backward_fu_799_fc_in_1_0_ce0;
    sc_signal< sc_lv<17> > grp_backward_fu_799_fc_hidden_layer1_address0;
    sc_signal< sc_logic > grp_backward_fu_799_fc_hidden_layer1_ce0;
    sc_signal< sc_logic > grp_backward_fu_799_fc_hidden_layer1_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_799_fc_hidden_layer1_d0;
    sc_signal< sc_lv<10> > grp_backward_fu_799_conv_out_2_address0;
    sc_signal< sc_logic > grp_backward_fu_799_conv_out_2_ce0;
    sc_signal< sc_lv<4> > grp_backward_fu_799_conv_kernel_3_address0;
    sc_signal< sc_logic > grp_backward_fu_799_conv_kernel_3_ce0;
    sc_signal< sc_logic > grp_backward_fu_799_conv_kernel_3_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_799_conv_kernel_3_d0;
    sc_signal< sc_lv<10> > grp_backward_fu_799_conv_out_1_address0;
    sc_signal< sc_logic > grp_backward_fu_799_conv_out_1_ce0;
    sc_signal< sc_lv<4> > grp_backward_fu_799_conv_kernel_2_address0;
    sc_signal< sc_logic > grp_backward_fu_799_conv_kernel_2_ce0;
    sc_signal< sc_logic > grp_backward_fu_799_conv_kernel_2_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_799_conv_kernel_2_d0;
    sc_signal< sc_lv<10> > grp_backward_fu_799_mnist_data_address0;
    sc_signal< sc_logic > grp_backward_fu_799_mnist_data_ce0;
    sc_signal< sc_lv<4> > grp_backward_fu_799_conv_kernel_1_address0;
    sc_signal< sc_logic > grp_backward_fu_799_conv_kernel_1_ce0;
    sc_signal< sc_logic > grp_backward_fu_799_conv_kernel_1_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_799_conv_kernel_1_d0;
    sc_signal< sc_lv<10> > ap_phi_mux_phi_ln216_phi_fu_681_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_phi_ln208_phi_fu_693_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_phi_ln209_phi_fu_705_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_phi_ln210_phi_fu_717_p4;
    sc_signal< sc_lv<17> > ap_phi_mux_phi_ln211_phi_fu_729_p4;
    sc_signal< sc_lv<13> > ap_phi_mux_phi_ln212_phi_fu_741_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_phi_ln213_phi_fu_753_p4;
    sc_signal< sc_logic > grp_forward_fu_761_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_logic > grp_backward_fu_799_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_lv<64> > zext_ln229_fu_1049_p1;
    sc_signal< sc_lv<64> > zext_ln230_fu_1066_p1;
    sc_signal< sc_lv<64> > zext_ln231_fu_1083_p1;
    sc_signal< sc_lv<64> > zext_ln232_fu_1100_p1;
    sc_signal< sc_lv<64> > zext_ln233_fu_1117_p1;
    sc_signal< sc_lv<64> > zext_ln234_fu_1134_p1;
    sc_signal< sc_lv<64> > zext_ln226_fu_1151_p1;
    sc_signal< sc_lv<64> > zext_ln216_fu_1168_p1;
    sc_signal< sc_lv<64> > zext_ln208_fu_1185_p1;
    sc_signal< sc_lv<64> > zext_ln209_fu_1202_p1;
    sc_signal< sc_lv<64> > zext_ln210_fu_1219_p1;
    sc_signal< sc_lv<64> > zext_ln211_fu_1236_p1;
    sc_signal< sc_lv<64> > zext_ln212_fu_1253_p1;
    sc_signal< sc_lv<64> > zext_ln213_fu_1270_p1;
    sc_signal< sc_lv<64> > empty_fu_857_p1;
    sc_signal< sc_lv<64> > empty_23_fu_877_p1;
    sc_signal< sc_lv<64> > empty_24_fu_897_p1;
    sc_signal< sc_lv<64> > empty_25_fu_917_p1;
    sc_signal< sc_lv<64> > empty_26_fu_937_p1;
    sc_signal< sc_lv<64> > empty_27_fu_957_p1;
    sc_signal< sc_lv<64> > empty_28_fu_977_p1;
    sc_signal< sc_lv<64> > empty_29_fu_997_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< bool > ap_block_pp2_stage0_01001;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< bool > ap_block_pp4_stage0_01001;
    sc_signal< bool > ap_predicate_op334_writeresp_state50;
    sc_signal< bool > ap_block_state50;
    sc_signal< bool > ap_block_pp5_stage0_01001;
    sc_signal< bool > ap_block_pp6_stage0_01001;
    sc_signal< sc_lv<30> > out1_fu_847_p4;
    sc_signal< sc_lv<30> > fc_fu_867_p4;
    sc_signal< sc_lv<30> > fc4_fu_887_p4;
    sc_signal< sc_lv<30> > fc5_fu_907_p4;
    sc_signal< sc_lv<30> > conv_fu_927_p4;
    sc_signal< sc_lv<30> > conv4_fu_947_p4;
    sc_signal< sc_lv<30> > conv5_fu_967_p4;
    sc_signal< sc_lv<30> > in1_fu_987_p4;
    sc_signal< sc_logic > ap_CS_fsm_state135;
    sc_signal< sc_lv<107> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    sc_signal< sc_logic > ap_idle_pp6;
    sc_signal< sc_logic > ap_enable_pp6;
    sc_signal< sc_logic > ap_idle_pp7;
    sc_signal< sc_logic > ap_enable_pp7;
    sc_signal< sc_logic > ap_idle_pp8;
    sc_signal< sc_logic > ap_enable_pp8;
    sc_signal< sc_logic > ap_idle_pp9;
    sc_signal< sc_logic > ap_enable_pp9;
    sc_signal< sc_logic > ap_idle_pp10;
    sc_signal< sc_logic > ap_enable_pp10;
    sc_signal< sc_logic > ap_idle_pp11;
    sc_signal< sc_logic > ap_enable_pp11;
    sc_signal< sc_logic > ap_idle_pp12;
    sc_signal< sc_logic > ap_enable_pp12;
    sc_signal< sc_logic > ap_idle_pp13;
    sc_signal< sc_logic > ap_enable_pp13;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<107> ap_ST_fsm_state1;
    static const sc_lv<107> ap_ST_fsm_state2;
    static const sc_lv<107> ap_ST_fsm_pp0_stage0;
    static const sc_lv<107> ap_ST_fsm_state6;
    static const sc_lv<107> ap_ST_fsm_state7;
    static const sc_lv<107> ap_ST_fsm_state8;
    static const sc_lv<107> ap_ST_fsm_state9;
    static const sc_lv<107> ap_ST_fsm_state10;
    static const sc_lv<107> ap_ST_fsm_pp1_stage0;
    static const sc_lv<107> ap_ST_fsm_state14;
    static const sc_lv<107> ap_ST_fsm_state15;
    static const sc_lv<107> ap_ST_fsm_state16;
    static const sc_lv<107> ap_ST_fsm_state17;
    static const sc_lv<107> ap_ST_fsm_state18;
    static const sc_lv<107> ap_ST_fsm_pp2_stage0;
    static const sc_lv<107> ap_ST_fsm_state22;
    static const sc_lv<107> ap_ST_fsm_state23;
    static const sc_lv<107> ap_ST_fsm_state24;
    static const sc_lv<107> ap_ST_fsm_state25;
    static const sc_lv<107> ap_ST_fsm_state26;
    static const sc_lv<107> ap_ST_fsm_pp3_stage0;
    static const sc_lv<107> ap_ST_fsm_state30;
    static const sc_lv<107> ap_ST_fsm_state31;
    static const sc_lv<107> ap_ST_fsm_state32;
    static const sc_lv<107> ap_ST_fsm_state33;
    static const sc_lv<107> ap_ST_fsm_state34;
    static const sc_lv<107> ap_ST_fsm_pp4_stage0;
    static const sc_lv<107> ap_ST_fsm_state38;
    static const sc_lv<107> ap_ST_fsm_state39;
    static const sc_lv<107> ap_ST_fsm_state40;
    static const sc_lv<107> ap_ST_fsm_state41;
    static const sc_lv<107> ap_ST_fsm_state42;
    static const sc_lv<107> ap_ST_fsm_pp5_stage0;
    static const sc_lv<107> ap_ST_fsm_state46;
    static const sc_lv<107> ap_ST_fsm_state47;
    static const sc_lv<107> ap_ST_fsm_state48;
    static const sc_lv<107> ap_ST_fsm_state49;
    static const sc_lv<107> ap_ST_fsm_state50;
    static const sc_lv<107> ap_ST_fsm_state51;
    static const sc_lv<107> ap_ST_fsm_pp6_stage0;
    static const sc_lv<107> ap_ST_fsm_state55;
    static const sc_lv<107> ap_ST_fsm_state56;
    static const sc_lv<107> ap_ST_fsm_state57;
    static const sc_lv<107> ap_ST_fsm_state58;
    static const sc_lv<107> ap_ST_fsm_state59;
    static const sc_lv<107> ap_ST_fsm_state60;
    static const sc_lv<107> ap_ST_fsm_state61;
    static const sc_lv<107> ap_ST_fsm_state62;
    static const sc_lv<107> ap_ST_fsm_state63;
    static const sc_lv<107> ap_ST_fsm_state64;
    static const sc_lv<107> ap_ST_fsm_state65;
    static const sc_lv<107> ap_ST_fsm_state66;
    static const sc_lv<107> ap_ST_fsm_state67;
    static const sc_lv<107> ap_ST_fsm_state68;
    static const sc_lv<107> ap_ST_fsm_state69;
    static const sc_lv<107> ap_ST_fsm_state70;
    static const sc_lv<107> ap_ST_fsm_pp7_stage0;
    static const sc_lv<107> ap_ST_fsm_state74;
    static const sc_lv<107> ap_ST_fsm_state75;
    static const sc_lv<107> ap_ST_fsm_state76;
    static const sc_lv<107> ap_ST_fsm_state77;
    static const sc_lv<107> ap_ST_fsm_state78;
    static const sc_lv<107> ap_ST_fsm_state79;
    static const sc_lv<107> ap_ST_fsm_state80;
    static const sc_lv<107> ap_ST_fsm_state81;
    static const sc_lv<107> ap_ST_fsm_pp8_stage0;
    static const sc_lv<107> ap_ST_fsm_state85;
    static const sc_lv<107> ap_ST_fsm_state86;
    static const sc_lv<107> ap_ST_fsm_state87;
    static const sc_lv<107> ap_ST_fsm_state88;
    static const sc_lv<107> ap_ST_fsm_state89;
    static const sc_lv<107> ap_ST_fsm_state90;
    static const sc_lv<107> ap_ST_fsm_state91;
    static const sc_lv<107> ap_ST_fsm_pp9_stage0;
    static const sc_lv<107> ap_ST_fsm_state95;
    static const sc_lv<107> ap_ST_fsm_state96;
    static const sc_lv<107> ap_ST_fsm_state97;
    static const sc_lv<107> ap_ST_fsm_state98;
    static const sc_lv<107> ap_ST_fsm_state99;
    static const sc_lv<107> ap_ST_fsm_state100;
    static const sc_lv<107> ap_ST_fsm_state101;
    static const sc_lv<107> ap_ST_fsm_pp10_stage0;
    static const sc_lv<107> ap_ST_fsm_state105;
    static const sc_lv<107> ap_ST_fsm_state106;
    static const sc_lv<107> ap_ST_fsm_state107;
    static const sc_lv<107> ap_ST_fsm_state108;
    static const sc_lv<107> ap_ST_fsm_state109;
    static const sc_lv<107> ap_ST_fsm_state110;
    static const sc_lv<107> ap_ST_fsm_state111;
    static const sc_lv<107> ap_ST_fsm_pp11_stage0;
    static const sc_lv<107> ap_ST_fsm_state115;
    static const sc_lv<107> ap_ST_fsm_state116;
    static const sc_lv<107> ap_ST_fsm_state117;
    static const sc_lv<107> ap_ST_fsm_state118;
    static const sc_lv<107> ap_ST_fsm_state119;
    static const sc_lv<107> ap_ST_fsm_state120;
    static const sc_lv<107> ap_ST_fsm_state121;
    static const sc_lv<107> ap_ST_fsm_pp12_stage0;
    static const sc_lv<107> ap_ST_fsm_state125;
    static const sc_lv<107> ap_ST_fsm_state126;
    static const sc_lv<107> ap_ST_fsm_state127;
    static const sc_lv<107> ap_ST_fsm_state128;
    static const sc_lv<107> ap_ST_fsm_state129;
    static const sc_lv<107> ap_ST_fsm_state130;
    static const sc_lv<107> ap_ST_fsm_state131;
    static const sc_lv<107> ap_ST_fsm_pp13_stage0;
    static const sc_lv<107> ap_ST_fsm_state135;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_26;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_62;
    static const sc_lv<32> ap_const_lv32_69;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_5A;
    static const sc_lv<32> ap_const_lv32_61;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_59;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_38;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_USER_VALUE;
    static const int C_M_AXI_DATA_PROT_VALUE;
    static const int C_M_AXI_DATA_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_19500;
    static const sc_lv<32> ap_const_lv32_1FA4;
    static const sc_lv<32> ap_const_lv32_1C2;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_384;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<17> ap_const_lv17_19500;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<13> ap_const_lv13_1FA4;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<9> ap_const_lv9_1C2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<10> ap_const_lv10_384;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_6A;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_add_ln208_fu_1179_p2();
    void thread_add_ln209_fu_1196_p2();
    void thread_add_ln210_fu_1213_p2();
    void thread_add_ln211_fu_1230_p2();
    void thread_add_ln212_fu_1247_p2();
    void thread_add_ln213_fu_1264_p2();
    void thread_add_ln216_fu_1162_p2();
    void thread_add_ln226_fu_1145_p2();
    void thread_add_ln229_fu_1043_p2();
    void thread_add_ln230_fu_1060_p2();
    void thread_add_ln231_fu_1077_p2();
    void thread_add_ln232_fu_1094_p2();
    void thread_add_ln233_fu_1111_p2();
    void thread_add_ln234_fu_1128_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp10_stage0();
    void thread_ap_CS_fsm_pp11_stage0();
    void thread_ap_CS_fsm_pp12_stage0();
    void thread_ap_CS_fsm_pp13_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_pp6_stage0();
    void thread_ap_CS_fsm_pp7_stage0();
    void thread_ap_CS_fsm_pp8_stage0();
    void thread_ap_CS_fsm_pp9_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state101();
    void thread_ap_CS_fsm_state105();
    void thread_ap_CS_fsm_state111();
    void thread_ap_CS_fsm_state115();
    void thread_ap_CS_fsm_state121();
    void thread_ap_CS_fsm_state125();
    void thread_ap_CS_fsm_state131();
    void thread_ap_CS_fsm_state135();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state70();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state81();
    void thread_ap_CS_fsm_state85();
    void thread_ap_CS_fsm_state91();
    void thread_ap_CS_fsm_state95();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp10_stage0();
    void thread_ap_block_pp10_stage0_11001();
    void thread_ap_block_pp10_stage0_subdone();
    void thread_ap_block_pp11_stage0();
    void thread_ap_block_pp11_stage0_11001();
    void thread_ap_block_pp11_stage0_subdone();
    void thread_ap_block_pp12_stage0();
    void thread_ap_block_pp12_stage0_11001();
    void thread_ap_block_pp12_stage0_subdone();
    void thread_ap_block_pp13_stage0();
    void thread_ap_block_pp13_stage0_11001();
    void thread_ap_block_pp13_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_01001();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_01001();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_01001();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_pp6_stage0();
    void thread_ap_block_pp6_stage0_01001();
    void thread_ap_block_pp6_stage0_11001();
    void thread_ap_block_pp6_stage0_subdone();
    void thread_ap_block_pp7_stage0();
    void thread_ap_block_pp7_stage0_11001();
    void thread_ap_block_pp7_stage0_subdone();
    void thread_ap_block_pp8_stage0();
    void thread_ap_block_pp8_stage0_11001();
    void thread_ap_block_pp8_stage0_subdone();
    void thread_ap_block_pp9_stage0();
    void thread_ap_block_pp9_stage0_11001();
    void thread_ap_block_pp9_stage0_subdone();
    void thread_ap_block_state102_pp10_stage0_iter0();
    void thread_ap_block_state103_pp10_stage0_iter1();
    void thread_ap_block_state104_pp10_stage0_iter2();
    void thread_ap_block_state112_pp11_stage0_iter0();
    void thread_ap_block_state113_pp11_stage0_iter1();
    void thread_ap_block_state114_pp11_stage0_iter2();
    void thread_ap_block_state11_pp1_stage0_iter0();
    void thread_ap_block_state122_pp12_stage0_iter0();
    void thread_ap_block_state123_pp12_stage0_iter1();
    void thread_ap_block_state124_pp12_stage0_iter2();
    void thread_ap_block_state12_pp1_stage0_iter1();
    void thread_ap_block_state132_pp13_stage0_iter0();
    void thread_ap_block_state133_pp13_stage0_iter1();
    void thread_ap_block_state134_pp13_stage0_iter2();
    void thread_ap_block_state13_io();
    void thread_ap_block_state13_pp1_stage0_iter2();
    void thread_ap_block_state19_pp2_stage0_iter0();
    void thread_ap_block_state20_pp2_stage0_iter1();
    void thread_ap_block_state21_io();
    void thread_ap_block_state21_pp2_stage0_iter2();
    void thread_ap_block_state27_pp3_stage0_iter0();
    void thread_ap_block_state28_pp3_stage0_iter1();
    void thread_ap_block_state29_io();
    void thread_ap_block_state29_pp3_stage0_iter2();
    void thread_ap_block_state35_pp4_stage0_iter0();
    void thread_ap_block_state36_pp4_stage0_iter1();
    void thread_ap_block_state37_io();
    void thread_ap_block_state37_pp4_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state43_pp5_stage0_iter0();
    void thread_ap_block_state44_pp5_stage0_iter1();
    void thread_ap_block_state45_io();
    void thread_ap_block_state45_pp5_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state50();
    void thread_ap_block_state52_pp6_stage0_iter0();
    void thread_ap_block_state53_pp6_stage0_iter1();
    void thread_ap_block_state54_io();
    void thread_ap_block_state54_pp6_stage0_iter2();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state71_pp7_stage0_iter0();
    void thread_ap_block_state72_pp7_stage0_iter1();
    void thread_ap_block_state73_pp7_stage0_iter2();
    void thread_ap_block_state82_pp8_stage0_iter0();
    void thread_ap_block_state83_pp8_stage0_iter1();
    void thread_ap_block_state84_pp8_stage0_iter2();
    void thread_ap_block_state92_pp9_stage0_iter0();
    void thread_ap_block_state93_pp9_stage0_iter1();
    void thread_ap_block_state94_pp9_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp10_exit_iter0_state102();
    void thread_ap_condition_pp11_exit_iter0_state112();
    void thread_ap_condition_pp12_exit_iter0_state122();
    void thread_ap_condition_pp13_exit_iter0_state132();
    void thread_ap_condition_pp1_exit_iter0_state11();
    void thread_ap_condition_pp2_exit_iter0_state19();
    void thread_ap_condition_pp3_exit_iter0_state27();
    void thread_ap_condition_pp4_exit_iter0_state35();
    void thread_ap_condition_pp5_exit_iter0_state43();
    void thread_ap_condition_pp6_exit_iter0_state52();
    void thread_ap_condition_pp7_exit_iter0_state71();
    void thread_ap_condition_pp8_exit_iter0_state82();
    void thread_ap_condition_pp9_exit_iter0_state92();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp10();
    void thread_ap_enable_pp11();
    void thread_ap_enable_pp12();
    void thread_ap_enable_pp13();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_enable_pp6();
    void thread_ap_enable_pp7();
    void thread_ap_enable_pp8();
    void thread_ap_enable_pp9();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp10();
    void thread_ap_idle_pp11();
    void thread_ap_idle_pp12();
    void thread_ap_idle_pp13();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_idle_pp6();
    void thread_ap_idle_pp7();
    void thread_ap_idle_pp8();
    void thread_ap_idle_pp9();
    void thread_ap_phi_mux_phi_ln208_phi_fu_693_p4();
    void thread_ap_phi_mux_phi_ln209_phi_fu_705_p4();
    void thread_ap_phi_mux_phi_ln210_phi_fu_717_p4();
    void thread_ap_phi_mux_phi_ln211_phi_fu_729_p4();
    void thread_ap_phi_mux_phi_ln212_phi_fu_741_p4();
    void thread_ap_phi_mux_phi_ln213_phi_fu_753_p4();
    void thread_ap_phi_mux_phi_ln216_phi_fu_681_p4();
    void thread_ap_predicate_op334_writeresp_state50();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_conv4_fu_947_p4();
    void thread_conv5_fu_967_p4();
    void thread_conv_fu_927_p4();
    void thread_conv_kernel_1_address0();
    void thread_conv_kernel_1_ce0();
    void thread_conv_kernel_1_d0();
    void thread_conv_kernel_1_we0();
    void thread_conv_kernel_2_address0();
    void thread_conv_kernel_2_ce0();
    void thread_conv_kernel_2_d0();
    void thread_conv_kernel_2_we0();
    void thread_conv_kernel_3_address0();
    void thread_conv_kernel_3_ce0();
    void thread_conv_kernel_3_d0();
    void thread_conv_kernel_3_we0();
    void thread_conv_out_1_address0();
    void thread_conv_out_1_ce0();
    void thread_conv_out_1_we0();
    void thread_conv_out_2_address0();
    void thread_conv_out_2_ce0();
    void thread_conv_out_2_we0();
    void thread_data_ARADDR();
    void thread_data_ARBURST();
    void thread_data_ARCACHE();
    void thread_data_ARID();
    void thread_data_ARLEN();
    void thread_data_ARLOCK();
    void thread_data_ARPROT();
    void thread_data_ARQOS();
    void thread_data_ARREGION();
    void thread_data_ARSIZE();
    void thread_data_ARUSER();
    void thread_data_ARVALID();
    void thread_data_AWADDR();
    void thread_data_AWLEN();
    void thread_data_AWVALID();
    void thread_data_BREADY();
    void thread_data_RREADY();
    void thread_data_WDATA();
    void thread_data_WVALID();
    void thread_data_blk_n_AR();
    void thread_data_blk_n_AW();
    void thread_data_blk_n_B();
    void thread_data_blk_n_R();
    void thread_data_blk_n_W();
    void thread_empty_23_fu_877_p1();
    void thread_empty_24_fu_897_p1();
    void thread_empty_25_fu_917_p1();
    void thread_empty_26_fu_937_p1();
    void thread_empty_27_fu_957_p1();
    void thread_empty_28_fu_977_p1();
    void thread_empty_29_fu_997_p1();
    void thread_empty_fu_857_p1();
    void thread_fc4_fu_887_p4();
    void thread_fc5_fu_907_p4();
    void thread_fc_fu_867_p4();
    void thread_fc_hidden_layer1_address0();
    void thread_fc_hidden_layer1_ce0();
    void thread_fc_hidden_layer1_d0();
    void thread_fc_hidden_layer1_we0();
    void thread_fc_hidden_layer2_address0();
    void thread_fc_hidden_layer2_address1();
    void thread_fc_hidden_layer2_ce0();
    void thread_fc_hidden_layer2_ce1();
    void thread_fc_hidden_layer2_d1();
    void thread_fc_hidden_layer2_we1();
    void thread_fc_hidden_layer3_address0();
    void thread_fc_hidden_layer3_ce0();
    void thread_fc_hidden_layer3_d0();
    void thread_fc_hidden_layer3_we0();
    void thread_fc_in_1_0_address0();
    void thread_fc_in_1_0_ce0();
    void thread_fc_in_1_0_we0();
    void thread_fc_in_2_relu1_0_address0();
    void thread_fc_in_2_relu1_0_ce0();
    void thread_fc_in_2_relu1_0_we0();
    void thread_fc_in_3_relu2_0_address0();
    void thread_fc_in_3_relu2_0_ce0();
    void thread_fc_in_3_relu2_0_we0();
    void thread_fc_out_1_0_address0();
    void thread_fc_out_1_0_ce0();
    void thread_fc_out_1_0_we0();
    void thread_fc_out_2_0_address0();
    void thread_fc_out_2_0_ce0();
    void thread_fc_out_2_0_we0();
    void thread_grp_backward_fu_799_ap_start();
    void thread_grp_forward_fu_761_ap_start();
    void thread_icmp_ln207_fu_1007_p2();
    void thread_icmp_ln208_fu_1173_p2();
    void thread_icmp_ln209_fu_1190_p2();
    void thread_icmp_ln210_fu_1207_p2();
    void thread_icmp_ln211_fu_1224_p2();
    void thread_icmp_ln212_fu_1241_p2();
    void thread_icmp_ln213_fu_1258_p2();
    void thread_icmp_ln215_fu_1013_p2();
    void thread_icmp_ln216_fu_1156_p2();
    void thread_icmp_ln218_fu_1019_p2();
    void thread_icmp_ln221_fu_1025_p2();
    void thread_icmp_ln225_fu_1031_p2();
    void thread_icmp_ln226_fu_1139_p2();
    void thread_icmp_ln229_fu_1037_p2();
    void thread_icmp_ln230_fu_1054_p2();
    void thread_icmp_ln231_fu_1071_p2();
    void thread_icmp_ln232_fu_1088_p2();
    void thread_icmp_ln233_fu_1105_p2();
    void thread_icmp_ln234_fu_1122_p2();
    void thread_in1_fu_987_p4();
    void thread_mnist_data_address0();
    void thread_mnist_data_ce0();
    void thread_mnist_data_we0();
    void thread_out1_fu_847_p4();
    void thread_probability_result_address0();
    void thread_probability_result_ce0();
    void thread_probability_result_we0();
    void thread_zext_ln208_fu_1185_p1();
    void thread_zext_ln209_fu_1202_p1();
    void thread_zext_ln210_fu_1219_p1();
    void thread_zext_ln211_fu_1236_p1();
    void thread_zext_ln212_fu_1253_p1();
    void thread_zext_ln213_fu_1270_p1();
    void thread_zext_ln216_fu_1168_p1();
    void thread_zext_ln226_fu_1151_p1();
    void thread_zext_ln229_fu_1049_p1();
    void thread_zext_ln230_fu_1066_p1();
    void thread_zext_ln231_fu_1083_p1();
    void thread_zext_ln232_fu_1100_p1();
    void thread_zext_ln233_fu_1117_p1();
    void thread_zext_ln234_fu_1134_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
