$date
	Mon Aug 04 11:48:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sram_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 8 " addr [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % w_enable $end
$scope module uut $end
$var wire 8 & addr [7:0] $end
$var wire 1 # clk $end
$var wire 8 ' data_in [7:0] $end
$var wire 1 % w_enable $end
$var reg 8 ( data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b10101010 '
b0 &
1%
b10101010 $
0#
b0 "
bx !
$end
#5
1#
#10
0#
b11001100 $
b11001100 '
b1 "
b1 &
#15
1#
#20
0#
b11110000 $
b11110000 '
b10 "
b10 &
#25
1#
#30
0#
b0 "
b0 &
0%
#35
b10101010 !
b10101010 (
1#
#40
0#
b1 "
b1 &
#45
b11001100 !
b11001100 (
1#
#50
0#
b10 "
b10 &
#55
b11110000 !
b11110000 (
1#
#60
0#
