Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03be9a2fdf514b98a3615ab709206c61 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3755] too many parameters for module instance 'sl21' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:132]
WARNING: [VRFC 10-3755] too many parameters for module instance 'sl22' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:136]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'ALUContr' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/mips.v:29]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'Op' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/controller.v:129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'y' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd2' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:165]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'aluControl' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ForwardAD' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addra' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/top.v:24]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 32 for port 'a' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:136]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
