#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf3f530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf3f6c0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xf37c20 .functor NOT 1, L_0xf6fd10, C4<0>, C4<0>, C4<0>;
L_0xf6fa70 .functor XOR 1, L_0xf6f910, L_0xf6f9d0, C4<0>, C4<0>;
L_0xf6fc00 .functor XOR 1, L_0xf6fa70, L_0xf6fb30, C4<0>, C4<0>;
v0xf6cdd0_0 .net *"_ivl_10", 0 0, L_0xf6fb30;  1 drivers
v0xf6ced0_0 .net *"_ivl_12", 0 0, L_0xf6fc00;  1 drivers
v0xf6cfb0_0 .net *"_ivl_2", 0 0, L_0xf6f870;  1 drivers
v0xf6d070_0 .net *"_ivl_4", 0 0, L_0xf6f910;  1 drivers
v0xf6d150_0 .net *"_ivl_6", 0 0, L_0xf6f9d0;  1 drivers
v0xf6d280_0 .net *"_ivl_8", 0 0, L_0xf6fa70;  1 drivers
v0xf6d360_0 .var "clk", 0 0;
v0xf6d400_0 .net "f_dut", 0 0, L_0xf6f510;  1 drivers
v0xf6d4a0_0 .net "f_ref", 0 0, L_0xf6e580;  1 drivers
v0xf6d540_0 .var/2u "stats1", 159 0;
v0xf6d5e0_0 .var/2u "strobe", 0 0;
v0xf6d680_0 .net "tb_match", 0 0, L_0xf6fd10;  1 drivers
v0xf6d740_0 .net "tb_mismatch", 0 0, L_0xf37c20;  1 drivers
v0xf6d800_0 .net "wavedrom_enable", 0 0, v0xf6b390_0;  1 drivers
v0xf6d8a0_0 .net "wavedrom_title", 511 0, v0xf6b450_0;  1 drivers
v0xf6d970_0 .net "x1", 0 0, v0xf6b510_0;  1 drivers
v0xf6da10_0 .net "x2", 0 0, v0xf6b5b0_0;  1 drivers
v0xf6dbc0_0 .net "x3", 0 0, v0xf6b6a0_0;  1 drivers
L_0xf6f870 .concat [ 1 0 0 0], L_0xf6e580;
L_0xf6f910 .concat [ 1 0 0 0], L_0xf6e580;
L_0xf6f9d0 .concat [ 1 0 0 0], L_0xf6f510;
L_0xf6fb30 .concat [ 1 0 0 0], L_0xf6e580;
L_0xf6fd10 .cmp/eeq 1, L_0xf6f870, L_0xf6fc00;
S_0xf3f850 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xf3f6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xf2be70 .functor NOT 1, v0xf6b6a0_0, C4<0>, C4<0>, C4<0>;
L_0xf3ff70 .functor AND 1, L_0xf2be70, v0xf6b5b0_0, C4<1>, C4<1>;
L_0xf37c90 .functor NOT 1, v0xf6b510_0, C4<0>, C4<0>, C4<0>;
L_0xf6de60 .functor AND 1, L_0xf3ff70, L_0xf37c90, C4<1>, C4<1>;
L_0xf6df30 .functor NOT 1, v0xf6b6a0_0, C4<0>, C4<0>, C4<0>;
L_0xf6dfa0 .functor AND 1, L_0xf6df30, v0xf6b5b0_0, C4<1>, C4<1>;
L_0xf6e050 .functor AND 1, L_0xf6dfa0, v0xf6b510_0, C4<1>, C4<1>;
L_0xf6e110 .functor OR 1, L_0xf6de60, L_0xf6e050, C4<0>, C4<0>;
L_0xf6e270 .functor NOT 1, v0xf6b5b0_0, C4<0>, C4<0>, C4<0>;
L_0xf6e2e0 .functor AND 1, v0xf6b6a0_0, L_0xf6e270, C4<1>, C4<1>;
L_0xf6e400 .functor AND 1, L_0xf6e2e0, v0xf6b510_0, C4<1>, C4<1>;
L_0xf6e470 .functor OR 1, L_0xf6e110, L_0xf6e400, C4<0>, C4<0>;
L_0xf6e5f0 .functor AND 1, v0xf6b6a0_0, v0xf6b5b0_0, C4<1>, C4<1>;
L_0xf6e660 .functor AND 1, L_0xf6e5f0, v0xf6b510_0, C4<1>, C4<1>;
L_0xf6e580 .functor OR 1, L_0xf6e470, L_0xf6e660, C4<0>, C4<0>;
v0xf37e90_0 .net *"_ivl_0", 0 0, L_0xf2be70;  1 drivers
v0xf37f30_0 .net *"_ivl_10", 0 0, L_0xf6dfa0;  1 drivers
v0xf2bee0_0 .net *"_ivl_12", 0 0, L_0xf6e050;  1 drivers
v0xf69cf0_0 .net *"_ivl_14", 0 0, L_0xf6e110;  1 drivers
v0xf69dd0_0 .net *"_ivl_16", 0 0, L_0xf6e270;  1 drivers
v0xf69f00_0 .net *"_ivl_18", 0 0, L_0xf6e2e0;  1 drivers
v0xf69fe0_0 .net *"_ivl_2", 0 0, L_0xf3ff70;  1 drivers
v0xf6a0c0_0 .net *"_ivl_20", 0 0, L_0xf6e400;  1 drivers
v0xf6a1a0_0 .net *"_ivl_22", 0 0, L_0xf6e470;  1 drivers
v0xf6a310_0 .net *"_ivl_24", 0 0, L_0xf6e5f0;  1 drivers
v0xf6a3f0_0 .net *"_ivl_26", 0 0, L_0xf6e660;  1 drivers
v0xf6a4d0_0 .net *"_ivl_4", 0 0, L_0xf37c90;  1 drivers
v0xf6a5b0_0 .net *"_ivl_6", 0 0, L_0xf6de60;  1 drivers
v0xf6a690_0 .net *"_ivl_8", 0 0, L_0xf6df30;  1 drivers
v0xf6a770_0 .net "f", 0 0, L_0xf6e580;  alias, 1 drivers
v0xf6a830_0 .net "x1", 0 0, v0xf6b510_0;  alias, 1 drivers
v0xf6a8f0_0 .net "x2", 0 0, v0xf6b5b0_0;  alias, 1 drivers
v0xf6a9b0_0 .net "x3", 0 0, v0xf6b6a0_0;  alias, 1 drivers
S_0xf6aaf0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xf3f6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xf6b2d0_0 .net "clk", 0 0, v0xf6d360_0;  1 drivers
v0xf6b390_0 .var "wavedrom_enable", 0 0;
v0xf6b450_0 .var "wavedrom_title", 511 0;
v0xf6b510_0 .var "x1", 0 0;
v0xf6b5b0_0 .var "x2", 0 0;
v0xf6b6a0_0 .var "x3", 0 0;
E_0xf3a460/0 .event negedge, v0xf6b2d0_0;
E_0xf3a460/1 .event posedge, v0xf6b2d0_0;
E_0xf3a460 .event/or E_0xf3a460/0, E_0xf3a460/1;
E_0xf3a1f0 .event negedge, v0xf6b2d0_0;
E_0xf259f0 .event posedge, v0xf6b2d0_0;
S_0xf6add0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xf6aaf0;
 .timescale -12 -12;
v0xf6afd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf6b0d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xf6aaf0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf6b7a0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xf3f6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xf6e890 .functor NOT 1, v0xf6b5b0_0, C4<0>, C4<0>, C4<0>;
L_0xf6ea10 .functor AND 1, v0xf6b6a0_0, L_0xf6e890, C4<1>, C4<1>;
L_0xf6ec00 .functor NOT 1, v0xf6b510_0, C4<0>, C4<0>, C4<0>;
L_0xf6ed80 .functor AND 1, L_0xf6ea10, L_0xf6ec00, C4<1>, C4<1>;
L_0xf6eec0 .functor NOT 1, v0xf6b6a0_0, C4<0>, C4<0>, C4<0>;
L_0xf6ef30 .functor AND 1, L_0xf6eec0, v0xf6b5b0_0, C4<1>, C4<1>;
L_0xf6f030 .functor NOT 1, v0xf6b510_0, C4<0>, C4<0>, C4<0>;
L_0xf6f0a0 .functor AND 1, L_0xf6ef30, L_0xf6f030, C4<1>, C4<1>;
L_0xf6f200 .functor OR 1, L_0xf6ed80, L_0xf6f0a0, C4<0>, C4<0>;
L_0xf6f310 .functor NOT 1, v0xf6b6a0_0, C4<0>, C4<0>, C4<0>;
L_0xf6f3e0 .functor AND 1, L_0xf6f310, v0xf6b5b0_0, C4<1>, C4<1>;
L_0xf6f450 .functor AND 1, L_0xf6f3e0, v0xf6b510_0, C4<1>, C4<1>;
L_0xf6f580 .functor OR 1, L_0xf6f200, L_0xf6f450, C4<0>, C4<0>;
L_0xf6f690 .functor AND 1, v0xf6b6a0_0, v0xf6b510_0, C4<1>, C4<1>;
L_0xf6f510 .functor OR 1, L_0xf6f580, L_0xf6f690, C4<0>, C4<0>;
v0xf6b9b0_0 .net *"_ivl_0", 0 0, L_0xf6e890;  1 drivers
v0xf6ba90_0 .net *"_ivl_10", 0 0, L_0xf6ef30;  1 drivers
v0xf6bb70_0 .net *"_ivl_12", 0 0, L_0xf6f030;  1 drivers
v0xf6bc60_0 .net *"_ivl_14", 0 0, L_0xf6f0a0;  1 drivers
v0xf6bd40_0 .net *"_ivl_16", 0 0, L_0xf6f200;  1 drivers
v0xf6be70_0 .net *"_ivl_18", 0 0, L_0xf6f310;  1 drivers
v0xf6bf50_0 .net *"_ivl_2", 0 0, L_0xf6ea10;  1 drivers
v0xf6c030_0 .net *"_ivl_20", 0 0, L_0xf6f3e0;  1 drivers
v0xf6c110_0 .net *"_ivl_22", 0 0, L_0xf6f450;  1 drivers
v0xf6c280_0 .net *"_ivl_24", 0 0, L_0xf6f580;  1 drivers
v0xf6c360_0 .net *"_ivl_26", 0 0, L_0xf6f690;  1 drivers
v0xf6c440_0 .net *"_ivl_4", 0 0, L_0xf6ec00;  1 drivers
v0xf6c520_0 .net *"_ivl_6", 0 0, L_0xf6ed80;  1 drivers
v0xf6c600_0 .net *"_ivl_8", 0 0, L_0xf6eec0;  1 drivers
v0xf6c6e0_0 .net "f", 0 0, L_0xf6f510;  alias, 1 drivers
v0xf6c7a0_0 .net "x1", 0 0, v0xf6b510_0;  alias, 1 drivers
v0xf6c840_0 .net "x2", 0 0, v0xf6b5b0_0;  alias, 1 drivers
v0xf6ca40_0 .net "x3", 0 0, v0xf6b6a0_0;  alias, 1 drivers
S_0xf6cbb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xf3f6c0;
 .timescale -12 -12;
E_0xf3a6b0 .event anyedge, v0xf6d5e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf6d5e0_0;
    %nor/r;
    %assign/vec4 v0xf6d5e0_0, 0;
    %wait E_0xf3a6b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf6aaf0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xf6b510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6b5b0_0, 0;
    %assign/vec4 v0xf6b6a0_0, 0;
    %wait E_0xf3a1f0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf259f0;
    %load/vec4 v0xf6b6a0_0;
    %load/vec4 v0xf6b5b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xf6b510_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xf6b510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6b5b0_0, 0;
    %assign/vec4 v0xf6b6a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xf3a1f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf6b0d0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf3a460;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xf6b510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6b5b0_0, 0;
    %assign/vec4 v0xf6b6a0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xf3f6c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf6d360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf6d5e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xf3f6c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xf6d360_0;
    %inv;
    %store/vec4 v0xf6d360_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xf3f6c0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf6b2d0_0, v0xf6d740_0, v0xf6dbc0_0, v0xf6da10_0, v0xf6d970_0, v0xf6d4a0_0, v0xf6d400_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xf3f6c0;
T_7 ;
    %load/vec4 v0xf6d540_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xf6d540_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf6d540_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xf6d540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf6d540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf6d540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf6d540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xf3f6c0;
T_8 ;
    %wait E_0xf3a460;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf6d540_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf6d540_0, 4, 32;
    %load/vec4 v0xf6d680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xf6d540_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf6d540_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf6d540_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf6d540_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xf6d4a0_0;
    %load/vec4 v0xf6d4a0_0;
    %load/vec4 v0xf6d400_0;
    %xor;
    %load/vec4 v0xf6d4a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xf6d540_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf6d540_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xf6d540_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf6d540_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/truthtable1/iter2/response3/top_module.sv";
