Verilog-Projects
================
Repo for whatever Verilog projects I'm currently working on or have completed
