<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>HPIO XIPHY - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon.svg">
        <link rel="shortcut icon" href="../../favicon.png">
        <link rel="stylesheet" href="../../css/variables.css">
        <link rel="stylesheet" href="../../css/general.css">
        <link rel="stylesheet" href="../../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="hpio-xiphy"><a class="header" href="#hpio-xiphy">HPIO XIPHY</a></h1>
<h2 id="tile-xiphy"><a class="header" href="#tile-xiphy">Tile XIPHY</a></h2>
<p>Cells: 15</p>
<h3 id="bel-bitslice0"><a class="header" href="#bel-bitslice0">Bel BITSLICE0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL0:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL0:IMUX.BYP.15.DELAY</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL0:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL0:IMUX.BYP.14.DELAY</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL0:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL2:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL2:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL2:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL2:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL2:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL2:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL2:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL2:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL2:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL0:OUT.20.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL0:OUT.21.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL0:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL0:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL0:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL0:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL0:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL0:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL0:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL0:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL0:IMUX.BYP.13.DELAY</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL0:IMUX.BYP.12.DELAY</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL0:IMUX.BYP.11.DELAY</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL0:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL0:OUT.10.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL0:OUT.11.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL0:OUT.16.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL0:OUT.17.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL0:OUT.22.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL0:OUT.23.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL0:OUT.28.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL0:IMUX.BYP.10.DELAY</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL0:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL1:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL1:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL1:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL1:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL1:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL1:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL1:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL1:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL1:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL0:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL0:OUT.7.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL0:OUT.8.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL0:OUT.9.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL0:OUT.12.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL0:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL0:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL0:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL0:OUT.18.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL1:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL1:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL0:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL0:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL0:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL0:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL0:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL0:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL0:IMUX.BYP.9.DELAY</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL0:IMUX.BYP.8.DELAY</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL0:IMUX.BYP.7.DELAY</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL0:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL0:OUT.19.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice1"><a class="header" href="#bel-bitslice1">Bel BITSLICE1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL2:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL1:IMUX.BYP.15.DELAY</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL1:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL1:IMUX.BYP.14.DELAY</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL2:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL2:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL2:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL2:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL2:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL2:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL2:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL2:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL2:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL2:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL1:OUT.20.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL1:OUT.21.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL1:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL1:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL1:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL1:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL1:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL1:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL1:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL2:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL1:IMUX.BYP.13.DELAY</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL1:IMUX.BYP.12.DELAY</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL1:IMUX.BYP.11.DELAY</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL1:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL1:OUT.10.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL1:OUT.11.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL1:OUT.16.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL1:OUT.17.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL1:OUT.22.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL1:OUT.23.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL1:OUT.28.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL1:IMUX.BYP.10.DELAY</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL2:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL2:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL2:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL2:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL2:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL2:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL2:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL2:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL2:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL2:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL1:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL1:OUT.7.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL1:OUT.8.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL1:OUT.9.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL1:OUT.12.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL1:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL1:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL1:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL1:OUT.18.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL2:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL2:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL2:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL2:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL2:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL2:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL2:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL2:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL1:IMUX.BYP.9.DELAY</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL1:IMUX.BYP.8.DELAY</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL1:IMUX.BYP.7.DELAY</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL2:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL1:OUT.19.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice2"><a class="header" href="#bel-bitslice2">Bel BITSLICE2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL3:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL2:IMUX.BYP.14.DELAY</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL2:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL2:IMUX.BYP.13.DELAY</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL3:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL3:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL3:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL3:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL3:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL3:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL3:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL3:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL3:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL3:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL2:OUT.20.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL2:OUT.21.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL2:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL2:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL2:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL2:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL2:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL2:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL2:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL3:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL2:IMUX.BYP.12.DELAY</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL2:IMUX.BYP.11.DELAY</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL2:IMUX.BYP.10.DELAY</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL2:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL2:OUT.10.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL2:OUT.11.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL2:OUT.16.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL2:OUT.17.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL2:OUT.22.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL2:OUT.23.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL2:OUT.28.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL2:IMUX.BYP.9.DELAY</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL2:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL3:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL3:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL3:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL3:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL3:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL3:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL3:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL3:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL3:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL2:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL2:OUT.7.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL2:OUT.8.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL2:OUT.9.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL2:OUT.12.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL2:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL2:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL2:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL2:OUT.18.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL3:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL3:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL3:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL3:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL3:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL3:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL3:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL3:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL2:IMUX.BYP.8.DELAY</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL2:IMUX.BYP.7.DELAY</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL2:IMUX.BYP.6.DELAY</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL2:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL2:OUT.19.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice3"><a class="header" href="#bel-bitslice3">Bel BITSLICE3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL4:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL4:IMUX.BYP.10.DELAY</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL3:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL4:IMUX.BYP.9.DELAY</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL4:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL5:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL5:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL5:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL5:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL5:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL5:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL5:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL5:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL5:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL4:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL4:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL4:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL4:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL4:OUT.19.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL4:OUT.20.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL4:OUT.21.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL4:OUT.22.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL4:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL4:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL4:IMUX.BYP.8.DELAY</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL4:IMUX.BYP.7.DELAY</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL4:IMUX.BYP.6.DELAY</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL3:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL3:OUT.10.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL3:OUT.11.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL3:OUT.16.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL3:OUT.17.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL3:OUT.25.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL3:OUT.26.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL3:OUT.31.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL3:IMUX.BYP.15.DELAY</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL4:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL4:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL4:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL4:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL4:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL4:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL4:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL5:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL5:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL5:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL3:OUT.24.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL3:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL3:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL3:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL3:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL4:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL4:OUT.7.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL4:OUT.8.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL4:OUT.9.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL4:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL4:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL4:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL4:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL4:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL4:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL4:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL4:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL3:IMUX.BYP.14.DELAY</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL3:IMUX.BYP.13.DELAY</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL3:IMUX.BYP.12.DELAY</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL4:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL3:OUT.19.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice4"><a class="header" href="#bel-bitslice4">Bel BITSLICE4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL5:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL5:IMUX.BYP.9.DELAY</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL4:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL5:IMUX.BYP.8.DELAY</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL5:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL5:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL5:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL5:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL5:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL5:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL5:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL5:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL5:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL6:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL5:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL5:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL5:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL5:OUT.18.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL5:OUT.19.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL5:OUT.20.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL5:OUT.21.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL5:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL5:OUT.25.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL5:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL5:IMUX.BYP.7.DELAY</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL5:IMUX.BYP.6.DELAY</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL4:IMUX.BYP.15.DELAY</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL4:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL4:OUT.10.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL4:OUT.11.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL4:OUT.17.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL4:OUT.18.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL4:OUT.23.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL4:OUT.24.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL4:OUT.29.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL4:IMUX.BYP.14.DELAY</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL5:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL5:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL5:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL5:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL5:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL5:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL5:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL5:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL5:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL5:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL4:OUT.26.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL4:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL4:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL4:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL4:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL5:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL5:OUT.7.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL5:OUT.8.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL5:OUT.9.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL5:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL5:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL5:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL5:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL5:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL5:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL5:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL5:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL4:IMUX.BYP.13.DELAY</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL4:IMUX.BYP.12.DELAY</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL4:IMUX.BYP.11.DELAY</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL5:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL4:OUT.12.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice5"><a class="header" href="#bel-bitslice5">Bel BITSLICE5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL6:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL6:IMUX.BYP.8.DELAY</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL5:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL6:IMUX.BYP.7.DELAY</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL6:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL6:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL6:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL6:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL6:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL6:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL6:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL6:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL6:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL6:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL6:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL6:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL6:OUT.17.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL6:OUT.18.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL6:OUT.21.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL6:OUT.22.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL6:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL6:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL6:OUT.27.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL6:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL6:IMUX.BYP.6.DELAY</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL5:IMUX.BYP.15.DELAY</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL5:IMUX.BYP.14.DELAY</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL5:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL5:OUT.10.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL5:OUT.11.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL5:OUT.16.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL5:OUT.17.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL5:OUT.22.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL5:OUT.23.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL5:OUT.28.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL5:IMUX.BYP.13.DELAY</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL6:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL6:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL6:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL6:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL6:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL6:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL6:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL6:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL6:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL6:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL5:OUT.26.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL5:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL5:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL5:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL5:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL6:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL6:OUT.7.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL6:OUT.8.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL6:OUT.11.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL6:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL6:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL6:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL6:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL6:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL6:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL6:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL6:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL5:IMUX.BYP.12.DELAY</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL5:IMUX.BYP.11.DELAY</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL5:IMUX.BYP.10.DELAY</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL6:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL5:OUT.12.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice6"><a class="header" href="#bel-bitslice6">Bel BITSLICE6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL8:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL9:IMUX.BYP.12.DELAY</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL8:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL9:IMUX.BYP.11.DELAY</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL8:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL8:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL8:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL8:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL8:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL8:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL8:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL8:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL8:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL8:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL9:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL9:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL9:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL9:OUT.17.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL9:OUT.20.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL9:OUT.21.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL9:OUT.22.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL9:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL9:OUT.24.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL8:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL9:IMUX.BYP.10.DELAY</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL9:IMUX.BYP.9.DELAY</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL9:IMUX.BYP.8.DELAY</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL8:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL8:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL8:OUT.11.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL8:OUT.12.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL8:OUT.18.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL8:OUT.19.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL8:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL8:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL9:IMUX.BYP.7.DELAY</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL8:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL8:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL8:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL8:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL8:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL8:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL8:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL8:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL8:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL8:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL8:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL8:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL8:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL8:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL8:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL9:OUT.7.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL9:OUT.8.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL9:OUT.9.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL9:OUT.10.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL8:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL8:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL8:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL8:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL8:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL8:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL8:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL8:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL9:IMUX.BYP.6.DELAY</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL8:IMUX.BYP.15.DELAY</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL8:IMUX.BYP.14.DELAY</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL8:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL6:OUT.12.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice7"><a class="header" href="#bel-bitslice7">Bel BITSLICE7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL9:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL10:IMUX.BYP.12.DELAY</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL9:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL10:IMUX.BYP.11.DELAY</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL9:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL9:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL9:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL9:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL9:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL9:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL9:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL9:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL9:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL9:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL10:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL10:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL10:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL10:OUT.17.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL10:OUT.20.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL10:OUT.21.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL10:OUT.22.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL10:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL10:OUT.24.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL9:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL10:IMUX.BYP.10.DELAY</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL10:IMUX.BYP.9.DELAY</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL10:IMUX.BYP.8.DELAY</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL9:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL9:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL9:OUT.11.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL9:OUT.12.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL9:OUT.18.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL9:OUT.19.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL9:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL9:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL10:IMUX.BYP.7.DELAY</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL9:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL9:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL9:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL9:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL9:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL9:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL9:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL9:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL9:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL9:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL9:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL9:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL9:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL9:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL9:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL10:OUT.7.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL10:OUT.8.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL10:OUT.9.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL10:OUT.10.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL9:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL9:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL9:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL9:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL9:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL9:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL9:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL9:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL10:IMUX.BYP.6.DELAY</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL9:IMUX.BYP.15.DELAY</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL9:IMUX.BYP.14.DELAY</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL8:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL8:OUT.13.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice8"><a class="header" href="#bel-bitslice8">Bel BITSLICE8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL9:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL11:IMUX.BYP.12.DELAY</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL10:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL11:IMUX.BYP.11.DELAY</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL9:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL10:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL10:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL10:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL10:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL10:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL10:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL10:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL10:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL10:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL11:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL11:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL11:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL11:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL11:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL11:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL11:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL11:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL11:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL9:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL11:IMUX.BYP.10.DELAY</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL11:IMUX.BYP.9.DELAY</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL11:IMUX.BYP.8.DELAY</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL10:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL10:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL10:OUT.11.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL10:OUT.12.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL10:OUT.18.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL10:OUT.19.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL10:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL10:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL11:IMUX.BYP.6.DELAY</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL9:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL10:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL10:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL10:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL10:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL10:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL10:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL10:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL10:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL10:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL10:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL10:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL10:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL10:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL10:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL11:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL11:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL11:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL11:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL9:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL9:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL9:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL9:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL9:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL9:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL9:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL10:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL10:IMUX.BYP.15.DELAY</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL10:IMUX.BYP.14.DELAY</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL10:IMUX.BYP.13.DELAY</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL9:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL9:OUT.13.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice9"><a class="header" href="#bel-bitslice9">Bel BITSLICE9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL11:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL13:IMUX.BYP.7.DELAY</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL12:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL13:IMUX.BYP.6.DELAY</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL11:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL11:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL11:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL11:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL11:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL11:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL11:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL11:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL12:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL12:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL12:OUT.21.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL12:OUT.22.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL12:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL12:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL12:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL12:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL12:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL12:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL12:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL11:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL12:IMUX.BYP.15.DELAY</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL12:IMUX.BYP.14.DELAY</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL12:IMUX.BYP.13.DELAY</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL12:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL12:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL12:OUT.11.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL12:OUT.12.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL12:OUT.17.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL12:OUT.18.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL12:OUT.24.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL12:OUT.25.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL12:IMUX.BYP.12.DELAY</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL11:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL11:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL11:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL11:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL11:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL11:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL11:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL11:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL11:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL11:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL12:OUT.7.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL12:OUT.8.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL12:OUT.9.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL12:OUT.10.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL12:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL12:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL12:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL12:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL12:OUT.19.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL11:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL11:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL11:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL11:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL11:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL11:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL11:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL11:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL12:IMUX.BYP.11.DELAY</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL12:IMUX.BYP.10.DELAY</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL12:IMUX.BYP.9.DELAY</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL11:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL10:OUT.13.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice10"><a class="header" href="#bel-bitslice10">Bel BITSLICE10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL12:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL14:IMUX.BYP.6.DELAY</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL13:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL13:IMUX.BYP.15.DELAY</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL12:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL12:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL12:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL12:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL12:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL12:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL12:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL12:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL12:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL12:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL13:OUT.21.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL13:OUT.22.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL13:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL13:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL13:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL13:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL13:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL13:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL13:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL12:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL13:IMUX.BYP.14.DELAY</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL13:IMUX.BYP.13.DELAY</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL13:IMUX.BYP.12.DELAY</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL13:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL13:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL13:OUT.11.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL13:OUT.12.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL13:OUT.17.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL13:OUT.18.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL13:OUT.24.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL13:OUT.25.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL13:IMUX.BYP.11.DELAY</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL12:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL12:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL12:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL12:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL12:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL12:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL12:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL12:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL12:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL12:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL13:OUT.7.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL13:OUT.8.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL13:OUT.9.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL13:OUT.10.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL13:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL13:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL13:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL13:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL13:OUT.19.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL12:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL12:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL12:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL12:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL12:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL12:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL12:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL12:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL13:IMUX.BYP.10.DELAY</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL13:IMUX.BYP.9.DELAY</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL13:IMUX.BYP.8.DELAY</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL12:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL11:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice11"><a class="header" href="#bel-bitslice11">Bel BITSLICE11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL12:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL14:IMUX.BYP.15.DELAY</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL14:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL14:IMUX.BYP.14.DELAY</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL12:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL14:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL14:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL14:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL14:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL14:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL14:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL14:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL14:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL14:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL14:OUT.21.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL14:OUT.22.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL14:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL14:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL14:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL14:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL14:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL14:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL14:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL12:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL14:IMUX.BYP.13.DELAY</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL14:IMUX.BYP.12.DELAY</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL14:IMUX.BYP.11.DELAY</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL14:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL14:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL14:OUT.11.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL14:OUT.12.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL14:OUT.17.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL14:OUT.18.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL14:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL14:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL14:IMUX.BYP.10.DELAY</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL12:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL13:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL13:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL13:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL13:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL13:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL13:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL13:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL14:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL14:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL14:OUT.7.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL14:OUT.8.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL14:OUT.9.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL14:OUT.10.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL14:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL14:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL14:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL14:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL14:OUT.19.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL12:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL12:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL12:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL12:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL13:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL13:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL13:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL13:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL14:IMUX.BYP.9.DELAY</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL14:IMUX.BYP.8.DELAY</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL14:IMUX.BYP.7.DELAY</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL12:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL11:OUT.31.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice12"><a class="header" href="#bel-bitslice12">Bel BITSLICE12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL7:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL8:IMUX.BYP.13.DELAY</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL7:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL8:IMUX.BYP.12.DELAY</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL7:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL8:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL8:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL8:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL8:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL8:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL8:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL8:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL8:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL8:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL8:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL8:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL8:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL8:OUT.17.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL8:OUT.20.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL8:OUT.21.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL8:OUT.22.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL8:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL8:OUT.24.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL7:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL8:IMUX.BYP.11.DELAY</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL8:IMUX.BYP.10.DELAY</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL8:IMUX.BYP.9.DELAY</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL7:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL7:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL7:OUT.23.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL7:OUT.24.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL7:OUT.25.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL7:OUT.29.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL7:OUT.30.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL7:OUT.31.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL8:IMUX.BYP.8.DELAY</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL7:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL7:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL7:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL7:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL7:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL7:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL7:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL7:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL7:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL7:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL7:OUT.21.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL7:OUT.22.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL7:OUT.26.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL7:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL7:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL8:OUT.7.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL8:OUT.8.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL8:OUT.9.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL8:OUT.10.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL7:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL7:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL7:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL7:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL7:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL7:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL7:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL7:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL8:IMUX.BYP.7.DELAY</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL8:IMUX.BYP.6.DELAY</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL7:IMUX.BYP.15.DELAY</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL7:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL12:OUT.20.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_t0"><a class="header" href="#bel-bitslice_t0">Bel BITSLICE_T0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE_T0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>TCELL3:IMUX.BYP.8.DELAY</td></tr>
<tr><td>CE_OFD</td><td>input</td><td>TCELL2:IMUX.BYP.15.DELAY</td></tr>
<tr><td>CNTVALUEIN0</td><td>input</td><td>TCELL3:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CNTVALUEIN1</td><td>input</td><td>TCELL3:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CNTVALUEIN2</td><td>input</td><td>TCELL3:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CNTVALUEIN3</td><td>input</td><td>TCELL3:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CNTVALUEIN4</td><td>input</td><td>TCELL3:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CNTVALUEIN5</td><td>input</td><td>TCELL3:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CNTVALUEIN6</td><td>input</td><td>TCELL3:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CNTVALUEIN7</td><td>input</td><td>TCELL3:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CNTVALUEIN8</td><td>input</td><td>TCELL3:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CNTVALUEOUT0</td><td>output</td><td>TCELL3:OUT.6.TMIN</td></tr>
<tr><td>CNTVALUEOUT1</td><td>output</td><td>TCELL3:OUT.7.TMIN</td></tr>
<tr><td>CNTVALUEOUT2</td><td>output</td><td>TCELL3:OUT.8.TMIN</td></tr>
<tr><td>CNTVALUEOUT3</td><td>output</td><td>TCELL3:OUT.9.TMIN</td></tr>
<tr><td>CNTVALUEOUT4</td><td>output</td><td>TCELL3:OUT.12.TMIN</td></tr>
<tr><td>CNTVALUEOUT5</td><td>output</td><td>TCELL3:OUT.13.TMIN</td></tr>
<tr><td>CNTVALUEOUT6</td><td>output</td><td>TCELL3:OUT.14.TMIN</td></tr>
<tr><td>CNTVALUEOUT7</td><td>output</td><td>TCELL3:OUT.15.TMIN</td></tr>
<tr><td>CNTVALUEOUT8</td><td>output</td><td>TCELL3:OUT.18.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL0:IMUX.BYP.6.DELAY</td></tr>
<tr><td>INC</td><td>input</td><td>TCELL3:IMUX.BYP.7.DELAY</td></tr>
<tr><td>LD</td><td>input</td><td>TCELL3:IMUX.BYP.6.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_t1"><a class="header" href="#bel-bitslice_t1">Bel BITSLICE_T1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE_T1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>TCELL12:IMUX.BYP.6.DELAY</td></tr>
<tr><td>CE_OFD</td><td>input</td><td>TCELL11:IMUX.BYP.13.DELAY</td></tr>
<tr><td>CNTVALUEIN0</td><td>input</td><td>TCELL10:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CNTVALUEIN1</td><td>input</td><td>TCELL10:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>CNTVALUEIN2</td><td>input</td><td>TCELL10:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CNTVALUEIN3</td><td>input</td><td>TCELL10:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>CNTVALUEIN4</td><td>input</td><td>TCELL10:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>CNTVALUEIN5</td><td>input</td><td>TCELL10:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CNTVALUEIN6</td><td>input</td><td>TCELL10:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CNTVALUEIN7</td><td>input</td><td>TCELL10:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CNTVALUEIN8</td><td>input</td><td>TCELL10:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>CNTVALUEOUT0</td><td>output</td><td>TCELL11:OUT.18.TMIN</td></tr>
<tr><td>CNTVALUEOUT1</td><td>output</td><td>TCELL11:OUT.19.TMIN</td></tr>
<tr><td>CNTVALUEOUT2</td><td>output</td><td>TCELL11:OUT.20.TMIN</td></tr>
<tr><td>CNTVALUEOUT3</td><td>output</td><td>TCELL11:OUT.21.TMIN</td></tr>
<tr><td>CNTVALUEOUT4</td><td>output</td><td>TCELL11:OUT.22.TMIN</td></tr>
<tr><td>CNTVALUEOUT5</td><td>output</td><td>TCELL11:OUT.23.TMIN</td></tr>
<tr><td>CNTVALUEOUT6</td><td>output</td><td>TCELL11:OUT.24.TMIN</td></tr>
<tr><td>CNTVALUEOUT7</td><td>output</td><td>TCELL11:OUT.25.TMIN</td></tr>
<tr><td>CNTVALUEOUT8</td><td>output</td><td>TCELL11:OUT.26.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL1:IMUX.BYP.6.DELAY</td></tr>
<tr><td>INC</td><td>input</td><td>TCELL11:IMUX.BYP.15.DELAY</td></tr>
<tr><td>LD</td><td>input</td><td>TCELL11:IMUX.BYP.14.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_control0"><a class="header" href="#bel-bitslice_control0">Bel BITSLICE_CONTROL0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE_CONTROL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>TCELL4:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>TCELL4:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>TCELL4:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>TCELL4:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>TCELL4:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>TCELL4:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>TCELL4:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>TCELL4:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>TCELL4:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>TCELL4:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>TCELL4:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>TCELL4:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2PHY_T_B0</td><td>input</td><td>TCELL4:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2PHY_T_B1</td><td>input</td><td>TCELL4:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2PHY_T_B2</td><td>input</td><td>TCELL4:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2PHY_T_B3</td><td>input</td><td>TCELL4:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>TCELL4:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>TCELL4:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>TCELL4:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>TCELL4:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>TCELL3:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>TCELL3:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>TCELL4:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>TCELL4:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>TCELL7:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>TCELL7:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>TCELL7:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>TCELL7:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>TCELL7:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>TCELL7:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL3:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL6:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL6:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL7:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL7:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL7:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL7:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL7:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL7:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL6:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL6:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL6:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL6:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL6:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL6:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL7:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL7:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>TCELL6:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>TCELL3:IMUX.BYP.10.DELAY</td></tr>
<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>TCELL3:OUT.23.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL3:IMUX.BYP.9.DELAY</td></tr>
<tr><td>MASTER_PD_OUT</td><td>output</td><td>TCELL3:OUT.21.TMIN</td></tr>
<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL3:OUT.22.TMIN</td></tr>
<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL3:OUT.20.TMIN</td></tr>
<tr><td>REFCLK</td><td>input</td><td>TCELL3:IMUX.CTRL.5</td></tr>
<tr><td>RIU_CLK</td><td>input</td><td>TCELL3:IMUX.CTRL.7</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_control1"><a class="header" href="#bel-bitslice_control1">Bel BITSLICE_CONTROL1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel BITSLICE_CONTROL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>TCELL11:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>TCELL11:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>TCELL11:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>TCELL11:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>TCELL11:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>TCELL11:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>TCELL11:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>TCELL11:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>TCELL11:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>TCELL11:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>TCELL11:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>TCELL11:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2PHY_T_B0</td><td>input</td><td>TCELL10:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2PHY_T_B1</td><td>input</td><td>TCELL10:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2PHY_T_B2</td><td>input</td><td>TCELL10:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2PHY_T_B3</td><td>input</td><td>TCELL10:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>TCELL10:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>TCELL10:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>TCELL10:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>TCELL10:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>TCELL10:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>TCELL10:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>TCELL10:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>TCELL10:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>TCELL7:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>TCELL7:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>TCELL7:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>TCELL7:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>TCELL7:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>TCELL7:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL10:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL6:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL6:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL7:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL7:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL7:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL7:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL7:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL7:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL6:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL6:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL6:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL6:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL6:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL6:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL7:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL7:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>TCELL6:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>TCELL12:IMUX.BYP.8.DELAY</td></tr>
<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>TCELL11:OUT.30.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL12:IMUX.BYP.7.DELAY</td></tr>
<tr><td>MASTER_PD_OUT</td><td>output</td><td>TCELL11:OUT.28.TMIN</td></tr>
<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL11:OUT.29.TMIN</td></tr>
<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL11:OUT.27.TMIN</td></tr>
<tr><td>REFCLK</td><td>input</td><td>TCELL11:IMUX.CTRL.6</td></tr>
<tr><td>RIU_CLK</td><td>input</td><td>TCELL12:IMUX.CTRL.4</td></tr>
</tbody>
</table></div>
<h3 id="bel-pll_select0"><a class="header" href="#bel-pll_select0">Bel PLL_SELECT0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel PLL_SELECT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-pll_select1"><a class="header" href="#bel-pll_select1">Bel PLL_SELECT1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel PLL_SELECT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-riu_or0"><a class="header" href="#bel-riu_or0">Bel RIU_OR0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel RIU_OR0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>RIU_RD_DATA0</td><td>output</td><td>TCELL6:OUT.4.TMIN</td></tr>
<tr><td>RIU_RD_DATA1</td><td>output</td><td>TCELL6:OUT.5.TMIN</td></tr>
<tr><td>RIU_RD_DATA10</td><td>output</td><td>TCELL6:OUT.29.TMIN</td></tr>
<tr><td>RIU_RD_DATA11</td><td>output</td><td>TCELL6:OUT.30.TMIN</td></tr>
<tr><td>RIU_RD_DATA12</td><td>output</td><td>TCELL6:OUT.31.TMIN</td></tr>
<tr><td>RIU_RD_DATA13</td><td>output</td><td>TCELL7:OUT.4.TMIN</td></tr>
<tr><td>RIU_RD_DATA14</td><td>output</td><td>TCELL7:OUT.5.TMIN</td></tr>
<tr><td>RIU_RD_DATA15</td><td>output</td><td>TCELL7:OUT.6.TMIN</td></tr>
<tr><td>RIU_RD_DATA2</td><td>output</td><td>TCELL6:OUT.9.TMIN</td></tr>
<tr><td>RIU_RD_DATA3</td><td>output</td><td>TCELL6:OUT.10.TMIN</td></tr>
<tr><td>RIU_RD_DATA4</td><td>output</td><td>TCELL6:OUT.14.TMIN</td></tr>
<tr><td>RIU_RD_DATA5</td><td>output</td><td>TCELL6:OUT.15.TMIN</td></tr>
<tr><td>RIU_RD_DATA6</td><td>output</td><td>TCELL6:OUT.19.TMIN</td></tr>
<tr><td>RIU_RD_DATA7</td><td>output</td><td>TCELL6:OUT.20.TMIN</td></tr>
<tr><td>RIU_RD_DATA8</td><td>output</td><td>TCELL6:OUT.24.TMIN</td></tr>
<tr><td>RIU_RD_DATA9</td><td>output</td><td>TCELL6:OUT.25.TMIN</td></tr>
<tr><td>RIU_RD_VALID</td><td>output</td><td>TCELL6:OUT.28.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-xiphy_feedthrough0"><a class="header" href="#bel-xiphy_feedthrough0">Bel XIPHY_FEEDTHROUGH0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel XIPHY_FEEDTHROUGH0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_CTRL_CLK_LOW</td><td>input</td><td>TCELL3:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_CTRL_CLK_UPP</td><td>input</td><td>TCELL12:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td><td>input</td><td>TCELL7:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_OUT</td><td>input</td><td>TCELL7:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLB2PHY_DBG_CT_START_EN</td><td>input</td><td>TCELL7:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CLB2PHY_FIFO_CLK0</td><td>input</td><td>TCELL1:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK1</td><td>input</td><td>TCELL2:IMUX.CTRL.5</td></tr>
<tr><td>CLB2PHY_FIFO_CLK10</td><td>input</td><td>TCELL14:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK11</td><td>input</td><td>TCELL14:IMUX.CTRL.5</td></tr>
<tr><td>CLB2PHY_FIFO_CLK12</td><td>input</td><td>TCELL8:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK2</td><td>input</td><td>TCELL3:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK3</td><td>input</td><td>TCELL4:IMUX.CTRL.5</td></tr>
<tr><td>CLB2PHY_FIFO_CLK4</td><td>input</td><td>TCELL5:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK5</td><td>input</td><td>TCELL6:IMUX.CTRL.5</td></tr>
<tr><td>CLB2PHY_FIFO_CLK6</td><td>input</td><td>TCELL9:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK7</td><td>input</td><td>TCELL10:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK8</td><td>input</td><td>TCELL11:IMUX.CTRL.5</td></tr>
<tr><td>CLB2PHY_FIFO_CLK9</td><td>input</td><td>TCELL13:IMUX.CTRL.5</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_DIV2</td><td>input</td><td>TCELL7:IMUX.CTRL.5</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_DIV4</td><td>input</td><td>TCELL7:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_SDR</td><td>input</td><td>TCELL7:IMUX.CTRL.3</td></tr>
<tr><td>CLB2PHY_SCAN_EN_B</td><td>input</td><td>TCELL7:IMUX.BYP.14.DELAY</td></tr>
<tr><td>CLB2PHY_SCAN_IN0</td><td>input</td><td>TCELL6:IMUX.BYP.15.DELAY</td></tr>
<tr><td>CLB2PHY_SCAN_IN1</td><td>input</td><td>TCELL7:IMUX.BYP.6.DELAY</td></tr>
<tr><td>CLB2PHY_SCAN_IN2</td><td>input</td><td>TCELL7:IMUX.BYP.7.DELAY</td></tr>
<tr><td>CLB2PHY_SCAN_IN3</td><td>input</td><td>TCELL7:IMUX.BYP.8.DELAY</td></tr>
<tr><td>CLB2PHY_SCAN_IN4</td><td>input</td><td>TCELL7:IMUX.BYP.10.DELAY</td></tr>
<tr><td>CLB2PHY_SCAN_IN5</td><td>input</td><td>TCELL7:IMUX.BYP.11.DELAY</td></tr>
<tr><td>CLB2PHY_SCAN_IN6</td><td>input</td><td>TCELL7:IMUX.BYP.12.DELAY</td></tr>
<tr><td>CLB2PHY_SCAN_IN7</td><td>input</td><td>TCELL7:IMUX.BYP.13.DELAY</td></tr>
<tr><td>CLB2PHY_SCAN_MODE_B</td><td>input</td><td>TCELL6:IMUX.BYP.14.DELAY</td></tr>
<tr><td>CLB2PHY_SCAN_RST_MASK_B</td><td>input</td><td>TCELL6:IMUX.BYP.13.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_DIV2_CLK_SEL_B</td><td>input</td><td>TCELL7:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_DIV4_CLK_SEL_B</td><td>input</td><td>TCELL7:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_SDR_CLK_SEL_B</td><td>input</td><td>TCELL7:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B0</td><td>input</td><td>TCELL6:IMUX.BYP.9.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B1</td><td>input</td><td>TCELL6:IMUX.BYP.10.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B2</td><td>input</td><td>TCELL6:IMUX.BYP.11.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B3</td><td>input</td><td>TCELL6:IMUX.BYP.12.DELAY</td></tr>
<tr><td>CTRL_RST_LOW</td><td>input</td><td>TCELL3:IMUX.CTRL.6</td></tr>
<tr><td>CTRL_RST_UPP</td><td>input</td><td>TCELL11:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST0</td><td>input</td><td>TCELL0:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST1</td><td>input</td><td>TCELL1:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST10</td><td>input</td><td>TCELL13:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST11</td><td>input</td><td>TCELL14:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST12</td><td>input</td><td>TCELL8:IMUX.CTRL.3</td></tr>
<tr><td>IDELAY_RST2</td><td>input</td><td>TCELL2:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST3</td><td>input</td><td>TCELL4:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST4</td><td>input</td><td>TCELL5:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST5</td><td>input</td><td>TCELL6:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST6</td><td>input</td><td>TCELL9:IMUX.CTRL.3</td></tr>
<tr><td>IDELAY_RST7</td><td>input</td><td>TCELL10:IMUX.CTRL.2</td></tr>
<tr><td>IDELAY_RST8</td><td>input</td><td>TCELL11:IMUX.CTRL.2</td></tr>
<tr><td>IDELAY_RST9</td><td>input</td><td>TCELL12:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST0</td><td>input</td><td>TCELL0:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST1</td><td>input</td><td>TCELL1:IMUX.CTRL.6</td></tr>
<tr><td>ODELAY_RST10</td><td>input</td><td>TCELL13:IMUX.CTRL.2</td></tr>
<tr><td>ODELAY_RST11</td><td>input</td><td>TCELL14:IMUX.CTRL.6</td></tr>
<tr><td>ODELAY_RST12</td><td>input</td><td>TCELL8:IMUX.CTRL.2</td></tr>
<tr><td>ODELAY_RST2</td><td>input</td><td>TCELL2:IMUX.CTRL.6</td></tr>
<tr><td>ODELAY_RST3</td><td>input</td><td>TCELL4:IMUX.CTRL.6</td></tr>
<tr><td>ODELAY_RST4</td><td>input</td><td>TCELL5:IMUX.CTRL.6</td></tr>
<tr><td>ODELAY_RST5</td><td>input</td><td>TCELL6:IMUX.CTRL.4</td></tr>
<tr><td>ODELAY_RST6</td><td>input</td><td>TCELL8:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST7</td><td>input</td><td>TCELL9:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST8</td><td>input</td><td>TCELL10:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST9</td><td>input</td><td>TCELL12:IMUX.CTRL.6</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td><td>output</td><td>TCELL7:OUT.17.TMIN</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_OUT</td><td>output</td><td>TCELL7:OUT.16.TMIN</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_OUT</td><td>output</td><td>TCELL7:OUT.15.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT0</td><td>output</td><td>TCELL7:OUT.7.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT1</td><td>output</td><td>TCELL7:OUT.8.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT2</td><td>output</td><td>TCELL7:OUT.9.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT3</td><td>output</td><td>TCELL7:OUT.10.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT4</td><td>output</td><td>TCELL7:OUT.11.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT5</td><td>output</td><td>TCELL7:OUT.12.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT6</td><td>output</td><td>TCELL7:OUT.13.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT7</td><td>output</td><td>TCELL7:OUT.14.TMIN</td></tr>
<tr><td>RXBIT_RST0</td><td>input</td><td>TCELL0:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST1</td><td>input</td><td>TCELL1:IMUX.CTRL.5</td></tr>
<tr><td>RXBIT_RST10</td><td>input</td><td>TCELL13:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST11</td><td>input</td><td>TCELL14:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST12</td><td>input</td><td>TCELL7:IMUX.CTRL.2</td></tr>
<tr><td>RXBIT_RST2</td><td>input</td><td>TCELL2:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST3</td><td>input</td><td>TCELL4:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST4</td><td>input</td><td>TCELL5:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST5</td><td>input</td><td>TCELL6:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST6</td><td>input</td><td>TCELL8:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST7</td><td>input</td><td>TCELL9:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST8</td><td>input</td><td>TCELL10:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST9</td><td>input</td><td>TCELL12:IMUX.CTRL.3</td></tr>
<tr><td>TRISTATE_ODELAY_RST0</td><td>input</td><td>TCELL3:IMUX.CTRL.2</td></tr>
<tr><td>TRISTATE_ODELAY_RST1</td><td>input</td><td>TCELL11:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST0</td><td>input</td><td>TCELL0:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST1</td><td>input</td><td>TCELL1:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST10</td><td>input</td><td>TCELL13:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST11</td><td>input</td><td>TCELL14:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST12</td><td>input</td><td>TCELL7:IMUX.CTRL.6</td></tr>
<tr><td>TXBIT_RST2</td><td>input</td><td>TCELL2:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST3</td><td>input</td><td>TCELL4:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST4</td><td>input</td><td>TCELL5:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST5</td><td>input</td><td>TCELL6:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST6</td><td>input</td><td>TCELL8:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST7</td><td>input</td><td>TCELL9:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST8</td><td>input</td><td>TCELL10:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST9</td><td>input</td><td>TCELL12:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_TRI_RST0</td><td>input</td><td>TCELL0:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_TRI_RST1</td><td>input</td><td>TCELL1:IMUX.CTRL.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-xiphy_byte"><a class="header" href="#bel-xiphy_byte">Bel XIPHY_BYTE</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel XIPHY_BYTE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus XIPHY bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:OUT.4.TMIN</td><td>BITSLICE0.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL0:OUT.5.TMIN</td><td>BITSLICE0.RX_Q0</td></tr>
<tr><td>TCELL0:OUT.6.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL0:OUT.7.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL0:OUT.8.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL0:OUT.9.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL0:OUT.10.TMIN</td><td>BITSLICE0.RX_Q1</td></tr>
<tr><td>TCELL0:OUT.11.TMIN</td><td>BITSLICE0.RX_Q2</td></tr>
<tr><td>TCELL0:OUT.12.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL0:OUT.13.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL0:OUT.14.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL0:OUT.15.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL0:OUT.16.TMIN</td><td>BITSLICE0.RX_Q3</td></tr>
<tr><td>TCELL0:OUT.17.TMIN</td><td>BITSLICE0.RX_Q4</td></tr>
<tr><td>TCELL0:OUT.18.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL0:OUT.19.TMIN</td><td>BITSLICE0.TX_T_OUT</td></tr>
<tr><td>TCELL0:OUT.20.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL0:OUT.21.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL0:OUT.22.TMIN</td><td>BITSLICE0.RX_Q5</td></tr>
<tr><td>TCELL0:OUT.23.TMIN</td><td>BITSLICE0.RX_Q6</td></tr>
<tr><td>TCELL0:OUT.24.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL0:OUT.25.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL0:OUT.26.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL0:OUT.27.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL0:OUT.28.TMIN</td><td>BITSLICE0.RX_Q7</td></tr>
<tr><td>TCELL0:OUT.29.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL0:OUT.30.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL0:OUT.31.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL0:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.TXBIT_TRI_RST0</td></tr>
<tr><td>TCELL0:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST0</td></tr>
<tr><td>TCELL0:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST0</td></tr>
<tr><td>TCELL0:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST0</td></tr>
<tr><td>TCELL0:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST0</td></tr>
<tr><td>TCELL0:IMUX.BYP.6.DELAY</td><td>BITSLICE_T0.EN_VTC</td></tr>
<tr><td>TCELL0:IMUX.BYP.7.DELAY</td><td>BITSLICE0.TX_LD</td></tr>
<tr><td>TCELL0:IMUX.BYP.8.DELAY</td><td>BITSLICE0.TX_INC</td></tr>
<tr><td>TCELL0:IMUX.BYP.9.DELAY</td><td>BITSLICE0.TX_EN_VTC</td></tr>
<tr><td>TCELL0:IMUX.BYP.10.DELAY</td><td>BITSLICE0.TX_CE_ODELAY</td></tr>
<tr><td>TCELL0:IMUX.BYP.11.DELAY</td><td>BITSLICE0.RX_LD</td></tr>
<tr><td>TCELL0:IMUX.BYP.12.DELAY</td><td>BITSLICE0.RX_INC</td></tr>
<tr><td>TCELL0:IMUX.BYP.13.DELAY</td><td>BITSLICE0.RX_EN_VTC</td></tr>
<tr><td>TCELL0:IMUX.BYP.14.DELAY</td><td>BITSLICE0.RX_CE_IDELAY</td></tr>
<tr><td>TCELL0:IMUX.BYP.15.DELAY</td><td>BITSLICE0.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL0:IMUX.IMUX.6.DELAY</td><td>BITSLICE0.TX_CE_OFD</td></tr>
<tr><td>TCELL0:IMUX.IMUX.7.DELAY</td><td>BITSLICE0.RX_CE_IFD</td></tr>
<tr><td>TCELL0:IMUX.IMUX.8.DELAY</td><td>BITSLICE0.RX_DATAIN1</td></tr>
<tr><td>TCELL0:IMUX.IMUX.9.DELAY</td><td>BITSLICE0.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL0:IMUX.IMUX.10.DELAY</td><td>BITSLICE0.TX_D7</td></tr>
<tr><td>TCELL0:IMUX.IMUX.11.DELAY</td><td>BITSLICE0.TX_D6</td></tr>
<tr><td>TCELL0:IMUX.IMUX.12.DELAY</td><td>BITSLICE0.TX_D5</td></tr>
<tr><td>TCELL0:IMUX.IMUX.13.DELAY</td><td>BITSLICE0.TX_D4</td></tr>
<tr><td>TCELL0:IMUX.IMUX.14.DELAY</td><td>BITSLICE0.TX_D3</td></tr>
<tr><td>TCELL0:IMUX.IMUX.15.DELAY</td><td>BITSLICE0.TX_D2</td></tr>
<tr><td>TCELL0:IMUX.IMUX.16.DELAY</td><td>BITSLICE0.TX_T</td></tr>
<tr><td>TCELL1:OUT.4.TMIN</td><td>BITSLICE1.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL1:OUT.5.TMIN</td><td>BITSLICE1.RX_Q0</td></tr>
<tr><td>TCELL1:OUT.6.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL1:OUT.7.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL1:OUT.8.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL1:OUT.9.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL1:OUT.10.TMIN</td><td>BITSLICE1.RX_Q1</td></tr>
<tr><td>TCELL1:OUT.11.TMIN</td><td>BITSLICE1.RX_Q2</td></tr>
<tr><td>TCELL1:OUT.12.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL1:OUT.13.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL1:OUT.14.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL1:OUT.15.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL1:OUT.16.TMIN</td><td>BITSLICE1.RX_Q3</td></tr>
<tr><td>TCELL1:OUT.17.TMIN</td><td>BITSLICE1.RX_Q4</td></tr>
<tr><td>TCELL1:OUT.18.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL1:OUT.19.TMIN</td><td>BITSLICE1.TX_T_OUT</td></tr>
<tr><td>TCELL1:OUT.20.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL1:OUT.21.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL1:OUT.22.TMIN</td><td>BITSLICE1.RX_Q5</td></tr>
<tr><td>TCELL1:OUT.23.TMIN</td><td>BITSLICE1.RX_Q6</td></tr>
<tr><td>TCELL1:OUT.24.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL1:OUT.25.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL1:OUT.26.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL1:OUT.27.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL1:OUT.28.TMIN</td><td>BITSLICE1.RX_Q7</td></tr>
<tr><td>TCELL1:OUT.29.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL1:OUT.30.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL1:OUT.31.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL1:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.TXBIT_TRI_RST1</td></tr>
<tr><td>TCELL1:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST1</td></tr>
<tr><td>TCELL1:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK0</td></tr>
<tr><td>TCELL1:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST1</td></tr>
<tr><td>TCELL1:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST1</td></tr>
<tr><td>TCELL1:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST1</td></tr>
<tr><td>TCELL1:IMUX.BYP.6.DELAY</td><td>BITSLICE_T1.EN_VTC</td></tr>
<tr><td>TCELL1:IMUX.BYP.7.DELAY</td><td>BITSLICE1.TX_LD</td></tr>
<tr><td>TCELL1:IMUX.BYP.8.DELAY</td><td>BITSLICE1.TX_INC</td></tr>
<tr><td>TCELL1:IMUX.BYP.9.DELAY</td><td>BITSLICE1.TX_EN_VTC</td></tr>
<tr><td>TCELL1:IMUX.BYP.10.DELAY</td><td>BITSLICE1.TX_CE_ODELAY</td></tr>
<tr><td>TCELL1:IMUX.BYP.11.DELAY</td><td>BITSLICE1.RX_LD</td></tr>
<tr><td>TCELL1:IMUX.BYP.12.DELAY</td><td>BITSLICE1.RX_INC</td></tr>
<tr><td>TCELL1:IMUX.BYP.13.DELAY</td><td>BITSLICE1.RX_EN_VTC</td></tr>
<tr><td>TCELL1:IMUX.BYP.14.DELAY</td><td>BITSLICE1.RX_CE_IDELAY</td></tr>
<tr><td>TCELL1:IMUX.BYP.15.DELAY</td><td>BITSLICE1.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL1:IMUX.IMUX.6.DELAY</td><td>BITSLICE0.TX_D1</td></tr>
<tr><td>TCELL1:IMUX.IMUX.7.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL1:IMUX.IMUX.8.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL1:IMUX.IMUX.9.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL1:IMUX.IMUX.10.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL1:IMUX.IMUX.11.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL1:IMUX.IMUX.12.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL1:IMUX.IMUX.13.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL1:IMUX.IMUX.14.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL1:IMUX.IMUX.15.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL1:IMUX.IMUX.16.DELAY</td><td>BITSLICE0.TX_D0</td></tr>
<tr><td>TCELL2:OUT.4.TMIN</td><td>BITSLICE2.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL2:OUT.5.TMIN</td><td>BITSLICE2.RX_Q0</td></tr>
<tr><td>TCELL2:OUT.6.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL2:OUT.7.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL2:OUT.8.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL2:OUT.9.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL2:OUT.10.TMIN</td><td>BITSLICE2.RX_Q1</td></tr>
<tr><td>TCELL2:OUT.11.TMIN</td><td>BITSLICE2.RX_Q2</td></tr>
<tr><td>TCELL2:OUT.12.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL2:OUT.13.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL2:OUT.14.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL2:OUT.15.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL2:OUT.16.TMIN</td><td>BITSLICE2.RX_Q3</td></tr>
<tr><td>TCELL2:OUT.17.TMIN</td><td>BITSLICE2.RX_Q4</td></tr>
<tr><td>TCELL2:OUT.18.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL2:OUT.19.TMIN</td><td>BITSLICE2.TX_T_OUT</td></tr>
<tr><td>TCELL2:OUT.20.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL2:OUT.21.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL2:OUT.22.TMIN</td><td>BITSLICE2.RX_Q5</td></tr>
<tr><td>TCELL2:OUT.23.TMIN</td><td>BITSLICE2.RX_Q6</td></tr>
<tr><td>TCELL2:OUT.24.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL2:OUT.25.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL2:OUT.26.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL2:OUT.27.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL2:OUT.28.TMIN</td><td>BITSLICE2.RX_Q7</td></tr>
<tr><td>TCELL2:OUT.29.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL2:OUT.30.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL2:OUT.31.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL2:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST2</td></tr>
<tr><td>TCELL2:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST2</td></tr>
<tr><td>TCELL2:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK1</td></tr>
<tr><td>TCELL2:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST2</td></tr>
<tr><td>TCELL2:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST2</td></tr>
<tr><td>TCELL2:IMUX.BYP.6.DELAY</td><td>BITSLICE2.TX_LD</td></tr>
<tr><td>TCELL2:IMUX.BYP.7.DELAY</td><td>BITSLICE2.TX_INC</td></tr>
<tr><td>TCELL2:IMUX.BYP.8.DELAY</td><td>BITSLICE2.TX_EN_VTC</td></tr>
<tr><td>TCELL2:IMUX.BYP.9.DELAY</td><td>BITSLICE2.TX_CE_ODELAY</td></tr>
<tr><td>TCELL2:IMUX.BYP.10.DELAY</td><td>BITSLICE2.RX_LD</td></tr>
<tr><td>TCELL2:IMUX.BYP.11.DELAY</td><td>BITSLICE2.RX_INC</td></tr>
<tr><td>TCELL2:IMUX.BYP.12.DELAY</td><td>BITSLICE2.RX_EN_VTC</td></tr>
<tr><td>TCELL2:IMUX.BYP.13.DELAY</td><td>BITSLICE2.RX_CE_IDELAY</td></tr>
<tr><td>TCELL2:IMUX.BYP.14.DELAY</td><td>BITSLICE2.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL2:IMUX.BYP.15.DELAY</td><td>BITSLICE_T0.CE_OFD</td></tr>
<tr><td>TCELL2:IMUX.IMUX.6.DELAY</td><td>BITSLICE1.RX_CE_IFD</td></tr>
<tr><td>TCELL2:IMUX.IMUX.7.DELAY</td><td>BITSLICE1.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL2:IMUX.IMUX.8.DELAY</td><td>BITSLICE1.TX_D5</td></tr>
<tr><td>TCELL2:IMUX.IMUX.9.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL2:IMUX.IMUX.10.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL2:IMUX.IMUX.11.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.12.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL2:IMUX.IMUX.13.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL2:IMUX.IMUX.14.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL2:IMUX.IMUX.15.DELAY</td><td>BITSLICE2.TX_CE_OFD</td></tr>
<tr><td>TCELL2:IMUX.IMUX.16.DELAY</td><td>BITSLICE1.TX_D0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.17.DELAY</td><td>BITSLICE1.TX_D1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.18.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.19.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.20.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL2:IMUX.IMUX.21.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL2:IMUX.IMUX.22.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL2:IMUX.IMUX.23.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL2:IMUX.IMUX.24.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL2:IMUX.IMUX.25.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL2:IMUX.IMUX.26.DELAY</td><td>BITSLICE1.TX_D2</td></tr>
<tr><td>TCELL2:IMUX.IMUX.27.DELAY</td><td>BITSLICE1.TX_D3</td></tr>
<tr><td>TCELL2:IMUX.IMUX.28.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL2:IMUX.IMUX.29.DELAY</td><td>BITSLICE1.TX_T</td></tr>
<tr><td>TCELL2:IMUX.IMUX.30.DELAY</td><td>BITSLICE1.TX_CE_OFD</td></tr>
<tr><td>TCELL2:IMUX.IMUX.31.DELAY</td><td>BITSLICE1.RX_DATAIN1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.32.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.33.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.34.DELAY</td><td>BITSLICE1.TX_D4</td></tr>
<tr><td>TCELL2:IMUX.IMUX.35.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL2:IMUX.IMUX.36.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL2:IMUX.IMUX.37.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL2:IMUX.IMUX.38.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL2:IMUX.IMUX.39.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL2:IMUX.IMUX.40.DELAY</td><td>BITSLICE1.TX_D6</td></tr>
<tr><td>TCELL2:IMUX.IMUX.41.DELAY</td><td>BITSLICE1.TX_D7</td></tr>
<tr><td>TCELL2:IMUX.IMUX.42.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.43.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL2:IMUX.IMUX.44.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL2:IMUX.IMUX.45.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL2:IMUX.IMUX.46.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL2:IMUX.IMUX.47.DELAY</td><td>BITSLICE2.TX_T</td></tr>
<tr><td>TCELL3:OUT.4.TMIN</td><td>BITSLICE3.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL3:OUT.5.TMIN</td><td>BITSLICE3.RX_Q0</td></tr>
<tr><td>TCELL3:OUT.6.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT0</td></tr>
<tr><td>TCELL3:OUT.7.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT1</td></tr>
<tr><td>TCELL3:OUT.8.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT2</td></tr>
<tr><td>TCELL3:OUT.9.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT3</td></tr>
<tr><td>TCELL3:OUT.10.TMIN</td><td>BITSLICE3.RX_Q1</td></tr>
<tr><td>TCELL3:OUT.11.TMIN</td><td>BITSLICE3.RX_Q2</td></tr>
<tr><td>TCELL3:OUT.12.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT4</td></tr>
<tr><td>TCELL3:OUT.13.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT5</td></tr>
<tr><td>TCELL3:OUT.14.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT6</td></tr>
<tr><td>TCELL3:OUT.15.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT7</td></tr>
<tr><td>TCELL3:OUT.16.TMIN</td><td>BITSLICE3.RX_Q3</td></tr>
<tr><td>TCELL3:OUT.17.TMIN</td><td>BITSLICE3.RX_Q4</td></tr>
<tr><td>TCELL3:OUT.18.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT8</td></tr>
<tr><td>TCELL3:OUT.19.TMIN</td><td>BITSLICE3.TX_T_OUT</td></tr>
<tr><td>TCELL3:OUT.20.TMIN</td><td>BITSLICE_CONTROL0.PHY2CLB_PHY_RDY</td></tr>
<tr><td>TCELL3:OUT.21.TMIN</td><td>BITSLICE_CONTROL0.MASTER_PD_OUT</td></tr>
<tr><td>TCELL3:OUT.22.TMIN</td><td>BITSLICE_CONTROL0.PHY2CLB_FIXDLY_RDY</td></tr>
<tr><td>TCELL3:OUT.23.TMIN</td><td>BITSLICE_CONTROL0.CTRL_DLY_TEST_OUT</td></tr>
<tr><td>TCELL3:OUT.24.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL3:OUT.25.TMIN</td><td>BITSLICE3.RX_Q5</td></tr>
<tr><td>TCELL3:OUT.26.TMIN</td><td>BITSLICE3.RX_Q6</td></tr>
<tr><td>TCELL3:OUT.27.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL3:OUT.28.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL3:OUT.29.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL3:OUT.30.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL3:OUT.31.TMIN</td><td>BITSLICE3.RX_Q7</td></tr>
<tr><td>TCELL3:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.TRISTATE_ODELAY_RST0</td></tr>
<tr><td>TCELL3:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK2</td></tr>
<tr><td>TCELL3:IMUX.CTRL.5</td><td>BITSLICE_CONTROL0.REFCLK</td></tr>
<tr><td>TCELL3:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.CTRL_RST_LOW</td></tr>
<tr><td>TCELL3:IMUX.CTRL.7</td><td>BITSLICE_CONTROL0.RIU_CLK, XIPHY_FEEDTHROUGH0.CLB2PHY_CTRL_CLK_LOW</td></tr>
<tr><td>TCELL3:IMUX.BYP.6.DELAY</td><td>BITSLICE_T0.LD</td></tr>
<tr><td>TCELL3:IMUX.BYP.7.DELAY</td><td>BITSLICE_T0.INC</td></tr>
<tr><td>TCELL3:IMUX.BYP.8.DELAY</td><td>BITSLICE_T0.CE_ODELAY</td></tr>
<tr><td>TCELL3:IMUX.BYP.9.DELAY</td><td>BITSLICE_CONTROL0.EN_VTC</td></tr>
<tr><td>TCELL3:IMUX.BYP.10.DELAY</td><td>BITSLICE_CONTROL0.CTRL_DLY_TEST_IN</td></tr>
<tr><td>TCELL3:IMUX.BYP.12.DELAY</td><td>BITSLICE3.TX_LD</td></tr>
<tr><td>TCELL3:IMUX.BYP.13.DELAY</td><td>BITSLICE3.TX_INC</td></tr>
<tr><td>TCELL3:IMUX.BYP.14.DELAY</td><td>BITSLICE3.TX_EN_VTC</td></tr>
<tr><td>TCELL3:IMUX.BYP.15.DELAY</td><td>BITSLICE3.TX_CE_ODELAY</td></tr>
<tr><td>TCELL3:IMUX.IMUX.6.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL3:IMUX.IMUX.7.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL3:IMUX.IMUX.8.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL3:IMUX.IMUX.9.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL3:IMUX.IMUX.10.DELAY</td><td>BITSLICE_T0.CNTVALUEIN1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.11.DELAY</td><td>BITSLICE2.TX_D5</td></tr>
<tr><td>TCELL3:IMUX.IMUX.12.DELAY</td><td>BITSLICE_T0.CNTVALUEIN5</td></tr>
<tr><td>TCELL3:IMUX.IMUX.13.DELAY</td><td>BITSLICE_T0.CNTVALUEIN7</td></tr>
<tr><td>TCELL3:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_NIBBLE_SEL</td></tr>
<tr><td>TCELL3:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS1_1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.16.DELAY</td><td>BITSLICE2.RX_CE_IFD</td></tr>
<tr><td>TCELL3:IMUX.IMUX.17.DELAY</td><td>BITSLICE2.RX_DATAIN1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.18.DELAY</td><td>BITSLICE2.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL3:IMUX.IMUX.20.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL3:IMUX.IMUX.21.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.22.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL3:IMUX.IMUX.23.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL3:IMUX.IMUX.24.DELAY</td><td>BITSLICE2.TX_D0</td></tr>
<tr><td>TCELL3:IMUX.IMUX.25.DELAY</td><td>BITSLICE2.TX_D1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.26.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL3:IMUX.IMUX.27.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL3:IMUX.IMUX.28.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL3:IMUX.IMUX.29.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL3:IMUX.IMUX.30.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL3:IMUX.IMUX.31.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.32.DELAY</td><td>BITSLICE2.TX_D2</td></tr>
<tr><td>TCELL3:IMUX.IMUX.33.DELAY</td><td>BITSLICE2.TX_D3</td></tr>
<tr><td>TCELL3:IMUX.IMUX.34.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL3:IMUX.IMUX.35.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL3:IMUX.IMUX.36.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL3:IMUX.IMUX.37.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL3:IMUX.IMUX.38.DELAY</td><td>BITSLICE_T0.CNTVALUEIN0</td></tr>
<tr><td>TCELL3:IMUX.IMUX.39.DELAY</td><td>BITSLICE2.TX_D4</td></tr>
<tr><td>TCELL3:IMUX.IMUX.40.DELAY</td><td>BITSLICE_T0.CNTVALUEIN2</td></tr>
<tr><td>TCELL3:IMUX.IMUX.41.DELAY</td><td>BITSLICE_T0.CNTVALUEIN3</td></tr>
<tr><td>TCELL3:IMUX.IMUX.42.DELAY</td><td>BITSLICE_T0.CNTVALUEIN4</td></tr>
<tr><td>TCELL3:IMUX.IMUX.43.DELAY</td><td>BITSLICE_T0.CNTVALUEIN6</td></tr>
<tr><td>TCELL3:IMUX.IMUX.44.DELAY</td><td>BITSLICE_T0.CNTVALUEIN8</td></tr>
<tr><td>TCELL3:IMUX.IMUX.45.DELAY</td><td>BITSLICE2.TX_D6</td></tr>
<tr><td>TCELL3:IMUX.IMUX.46.DELAY</td><td>BITSLICE2.TX_D7</td></tr>
<tr><td>TCELL3:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS1_0</td></tr>
<tr><td>TCELL4:OUT.4.TMIN</td><td>BITSLICE4.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL4:OUT.5.TMIN</td><td>BITSLICE4.RX_Q0</td></tr>
<tr><td>TCELL4:OUT.6.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL4:OUT.7.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL4:OUT.8.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL4:OUT.9.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL4:OUT.10.TMIN</td><td>BITSLICE4.RX_Q1</td></tr>
<tr><td>TCELL4:OUT.11.TMIN</td><td>BITSLICE4.RX_Q2</td></tr>
<tr><td>TCELL4:OUT.12.TMIN</td><td>BITSLICE4.TX_T_OUT</td></tr>
<tr><td>TCELL4:OUT.13.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL4:OUT.14.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL4:OUT.15.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL4:OUT.16.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL4:OUT.17.TMIN</td><td>BITSLICE4.RX_Q3</td></tr>
<tr><td>TCELL4:OUT.18.TMIN</td><td>BITSLICE4.RX_Q4</td></tr>
<tr><td>TCELL4:OUT.19.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL4:OUT.20.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL4:OUT.21.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL4:OUT.22.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL4:OUT.23.TMIN</td><td>BITSLICE4.RX_Q5</td></tr>
<tr><td>TCELL4:OUT.24.TMIN</td><td>BITSLICE4.RX_Q6</td></tr>
<tr><td>TCELL4:OUT.25.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL4:OUT.26.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL4:OUT.27.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL4:OUT.28.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL4:OUT.29.TMIN</td><td>BITSLICE4.RX_Q7</td></tr>
<tr><td>TCELL4:OUT.30.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL4:OUT.31.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL4:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST3</td></tr>
<tr><td>TCELL4:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST3</td></tr>
<tr><td>TCELL4:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK3</td></tr>
<tr><td>TCELL4:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST3</td></tr>
<tr><td>TCELL4:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST3</td></tr>
<tr><td>TCELL4:IMUX.BYP.6.DELAY</td><td>BITSLICE3.RX_LD</td></tr>
<tr><td>TCELL4:IMUX.BYP.7.DELAY</td><td>BITSLICE3.RX_INC</td></tr>
<tr><td>TCELL4:IMUX.BYP.8.DELAY</td><td>BITSLICE3.RX_EN_VTC</td></tr>
<tr><td>TCELL4:IMUX.BYP.9.DELAY</td><td>BITSLICE3.RX_CE_IDELAY</td></tr>
<tr><td>TCELL4:IMUX.BYP.10.DELAY</td><td>BITSLICE3.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL4:IMUX.BYP.11.DELAY</td><td>BITSLICE4.TX_LD</td></tr>
<tr><td>TCELL4:IMUX.BYP.12.DELAY</td><td>BITSLICE4.TX_INC</td></tr>
<tr><td>TCELL4:IMUX.BYP.13.DELAY</td><td>BITSLICE4.TX_EN_VTC</td></tr>
<tr><td>TCELL4:IMUX.BYP.14.DELAY</td><td>BITSLICE4.TX_CE_ODELAY</td></tr>
<tr><td>TCELL4:IMUX.BYP.15.DELAY</td><td>BITSLICE4.RX_LD</td></tr>
<tr><td>TCELL4:IMUX.IMUX.6.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS1_1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.7.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS1_3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.8.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS0_3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.9.DELAY</td><td>BITSLICE3.TX_CE_OFD</td></tr>
<tr><td>TCELL4:IMUX.IMUX.10.DELAY</td><td>BITSLICE3.TX_D0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.11.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.12.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.13.DELAY</td><td>BITSLICE3.TX_D4</td></tr>
<tr><td>TCELL4:IMUX.IMUX.14.DELAY</td><td>BITSLICE3.TX_D6</td></tr>
<tr><td>TCELL4:IMUX.IMUX.15.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL4:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS1_2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS1_3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS0_0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS0_1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS0_2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS0_3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_T_B0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_T_B1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_T_B2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_T_B3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDEN0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDEN1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.28.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDEN2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.29.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDEN3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.30.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS1_0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.31.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS1_2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.32.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS0_0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.33.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS0_1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.34.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS0_2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.35.DELAY</td><td>BITSLICE3.TX_T</td></tr>
<tr><td>TCELL4:IMUX.IMUX.36.DELAY</td><td>BITSLICE3.RX_CE_IFD</td></tr>
<tr><td>TCELL4:IMUX.IMUX.37.DELAY</td><td>BITSLICE3.RX_DATAIN1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.38.DELAY</td><td>BITSLICE3.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL4:IMUX.IMUX.39.DELAY</td><td>BITSLICE3.TX_D1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.40.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.41.DELAY</td><td>BITSLICE3.TX_D2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.42.DELAY</td><td>BITSLICE3.TX_D3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.44.DELAY</td><td>BITSLICE3.TX_D5</td></tr>
<tr><td>TCELL4:IMUX.IMUX.45.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.46.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL4:IMUX.IMUX.47.DELAY</td><td>BITSLICE3.TX_D7</td></tr>
<tr><td>TCELL5:OUT.4.TMIN</td><td>BITSLICE5.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL5:OUT.5.TMIN</td><td>BITSLICE5.RX_Q0</td></tr>
<tr><td>TCELL5:OUT.6.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL5:OUT.7.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL5:OUT.8.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL5:OUT.9.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL5:OUT.10.TMIN</td><td>BITSLICE5.RX_Q1</td></tr>
<tr><td>TCELL5:OUT.11.TMIN</td><td>BITSLICE5.RX_Q2</td></tr>
<tr><td>TCELL5:OUT.12.TMIN</td><td>BITSLICE5.TX_T_OUT</td></tr>
<tr><td>TCELL5:OUT.13.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL5:OUT.14.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL5:OUT.15.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL5:OUT.16.TMIN</td><td>BITSLICE5.RX_Q3</td></tr>
<tr><td>TCELL5:OUT.17.TMIN</td><td>BITSLICE5.RX_Q4</td></tr>
<tr><td>TCELL5:OUT.18.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL5:OUT.19.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL5:OUT.20.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL5:OUT.21.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL5:OUT.22.TMIN</td><td>BITSLICE5.RX_Q5</td></tr>
<tr><td>TCELL5:OUT.23.TMIN</td><td>BITSLICE5.RX_Q6</td></tr>
<tr><td>TCELL5:OUT.24.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL5:OUT.25.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL5:OUT.26.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL5:OUT.27.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL5:OUT.28.TMIN</td><td>BITSLICE5.RX_Q7</td></tr>
<tr><td>TCELL5:OUT.29.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL5:OUT.30.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL5:OUT.31.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL5:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST4</td></tr>
<tr><td>TCELL5:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST4</td></tr>
<tr><td>TCELL5:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK4</td></tr>
<tr><td>TCELL5:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST4</td></tr>
<tr><td>TCELL5:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST4</td></tr>
<tr><td>TCELL5:IMUX.BYP.6.DELAY</td><td>BITSLICE4.RX_INC</td></tr>
<tr><td>TCELL5:IMUX.BYP.7.DELAY</td><td>BITSLICE4.RX_EN_VTC</td></tr>
<tr><td>TCELL5:IMUX.BYP.8.DELAY</td><td>BITSLICE4.RX_CE_IDELAY</td></tr>
<tr><td>TCELL5:IMUX.BYP.9.DELAY</td><td>BITSLICE4.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL5:IMUX.BYP.10.DELAY</td><td>BITSLICE5.TX_LD</td></tr>
<tr><td>TCELL5:IMUX.BYP.11.DELAY</td><td>BITSLICE5.TX_INC</td></tr>
<tr><td>TCELL5:IMUX.BYP.12.DELAY</td><td>BITSLICE5.TX_EN_VTC</td></tr>
<tr><td>TCELL5:IMUX.BYP.13.DELAY</td><td>BITSLICE5.TX_CE_ODELAY</td></tr>
<tr><td>TCELL5:IMUX.BYP.14.DELAY</td><td>BITSLICE5.RX_LD</td></tr>
<tr><td>TCELL5:IMUX.BYP.15.DELAY</td><td>BITSLICE5.RX_INC</td></tr>
<tr><td>TCELL5:IMUX.IMUX.6.DELAY</td><td>BITSLICE4.TX_CE_OFD</td></tr>
<tr><td>TCELL5:IMUX.IMUX.7.DELAY</td><td>BITSLICE4.RX_DATAIN1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.8.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL5:IMUX.IMUX.9.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL5:IMUX.IMUX.10.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL5:IMUX.IMUX.11.DELAY</td><td>BITSLICE4.TX_D4</td></tr>
<tr><td>TCELL5:IMUX.IMUX.12.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.13.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.14.DELAY</td><td>BITSLICE4.TX_D7</td></tr>
<tr><td>TCELL5:IMUX.IMUX.15.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL5:IMUX.IMUX.16.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL5:IMUX.IMUX.17.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL5:IMUX.IMUX.18.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL5:IMUX.IMUX.19.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL5:IMUX.IMUX.20.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.21.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL5:IMUX.IMUX.22.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.23.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL5:IMUX.IMUX.24.DELAY</td><td>BITSLICE4.TX_D0</td></tr>
<tr><td>TCELL5:IMUX.IMUX.25.DELAY</td><td>BITSLICE4.TX_D1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.26.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL5:IMUX.IMUX.27.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL5:IMUX.IMUX.28.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL5:IMUX.IMUX.29.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL5:IMUX.IMUX.30.DELAY</td><td>BITSLICE4.TX_T</td></tr>
<tr><td>TCELL5:IMUX.IMUX.31.DELAY</td><td>BITSLICE4.RX_CE_IFD</td></tr>
<tr><td>TCELL5:IMUX.IMUX.32.DELAY</td><td>BITSLICE4.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL5:IMUX.IMUX.33.DELAY</td><td>BITSLICE4.TX_D2</td></tr>
<tr><td>TCELL5:IMUX.IMUX.34.DELAY</td><td>BITSLICE4.TX_D3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.35.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.36.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.37.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL5:IMUX.IMUX.38.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL5:IMUX.IMUX.39.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL5:IMUX.IMUX.40.DELAY</td><td>BITSLICE4.TX_D5</td></tr>
<tr><td>TCELL5:IMUX.IMUX.41.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL5:IMUX.IMUX.42.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL5:IMUX.IMUX.43.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL5:IMUX.IMUX.44.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL5:IMUX.IMUX.45.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL5:IMUX.IMUX.46.DELAY</td><td>BITSLICE4.TX_D6</td></tr>
<tr><td>TCELL5:IMUX.IMUX.47.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL6:OUT.4.TMIN</td><td>RIU_OR0.RIU_RD_DATA0</td></tr>
<tr><td>TCELL6:OUT.5.TMIN</td><td>RIU_OR0.RIU_RD_DATA1</td></tr>
<tr><td>TCELL6:OUT.6.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL6:OUT.7.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL6:OUT.8.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL6:OUT.9.TMIN</td><td>RIU_OR0.RIU_RD_DATA2</td></tr>
<tr><td>TCELL6:OUT.10.TMIN</td><td>RIU_OR0.RIU_RD_DATA3</td></tr>
<tr><td>TCELL6:OUT.11.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL6:OUT.12.TMIN</td><td>BITSLICE6.TX_T_OUT</td></tr>
<tr><td>TCELL6:OUT.13.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL6:OUT.14.TMIN</td><td>RIU_OR0.RIU_RD_DATA4</td></tr>
<tr><td>TCELL6:OUT.15.TMIN</td><td>RIU_OR0.RIU_RD_DATA5</td></tr>
<tr><td>TCELL6:OUT.16.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL6:OUT.17.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL6:OUT.18.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL6:OUT.19.TMIN</td><td>RIU_OR0.RIU_RD_DATA6</td></tr>
<tr><td>TCELL6:OUT.20.TMIN</td><td>RIU_OR0.RIU_RD_DATA7</td></tr>
<tr><td>TCELL6:OUT.21.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL6:OUT.22.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL6:OUT.23.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL6:OUT.24.TMIN</td><td>RIU_OR0.RIU_RD_DATA8</td></tr>
<tr><td>TCELL6:OUT.25.TMIN</td><td>RIU_OR0.RIU_RD_DATA9</td></tr>
<tr><td>TCELL6:OUT.26.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL6:OUT.27.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL6:OUT.28.TMIN</td><td>RIU_OR0.RIU_RD_VALID</td></tr>
<tr><td>TCELL6:OUT.29.TMIN</td><td>RIU_OR0.RIU_RD_DATA10</td></tr>
<tr><td>TCELL6:OUT.30.TMIN</td><td>RIU_OR0.RIU_RD_DATA11</td></tr>
<tr><td>TCELL6:OUT.31.TMIN</td><td>RIU_OR0.RIU_RD_DATA12</td></tr>
<tr><td>TCELL6:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST5</td></tr>
<tr><td>TCELL6:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST5</td></tr>
<tr><td>TCELL6:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST5</td></tr>
<tr><td>TCELL6:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK5</td></tr>
<tr><td>TCELL6:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST5</td></tr>
<tr><td>TCELL6:IMUX.BYP.6.DELAY</td><td>BITSLICE5.RX_EN_VTC</td></tr>
<tr><td>TCELL6:IMUX.BYP.7.DELAY</td><td>BITSLICE5.RX_CE_IDELAY</td></tr>
<tr><td>TCELL6:IMUX.BYP.8.DELAY</td><td>BITSLICE5.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL6:IMUX.BYP.9.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_SPARE_B0</td></tr>
<tr><td>TCELL6:IMUX.BYP.10.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_SPARE_B1</td></tr>
<tr><td>TCELL6:IMUX.BYP.11.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_SPARE_B2</td></tr>
<tr><td>TCELL6:IMUX.BYP.12.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_SPARE_B3</td></tr>
<tr><td>TCELL6:IMUX.BYP.13.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_RST_MASK_B</td></tr>
<tr><td>TCELL6:IMUX.BYP.14.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_MODE_B</td></tr>
<tr><td>TCELL6:IMUX.BYP.15.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN0</td></tr>
<tr><td>TCELL6:IMUX.IMUX.6.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL6:IMUX.IMUX.7.DELAY</td><td>BITSLICE5.TX_D3</td></tr>
<tr><td>TCELL6:IMUX.IMUX.8.DELAY</td><td>BITSLICE5.TX_D4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.10.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL6:IMUX.IMUX.11.DELAY</td><td>BITSLICE5.TX_D7</td></tr>
<tr><td>TCELL6:IMUX.IMUX.12.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_EN, BITSLICE_CONTROL1.CLB2RIU_WR_EN</td></tr>
<tr><td>TCELL6:IMUX.IMUX.13.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA1, BITSLICE_CONTROL1.CLB2RIU_WR_DATA1</td></tr>
<tr><td>TCELL6:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA5, BITSLICE_CONTROL1.CLB2RIU_WR_DATA5</td></tr>
<tr><td>TCELL6:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA7, BITSLICE_CONTROL1.CLB2RIU_WR_DATA7</td></tr>
<tr><td>TCELL6:IMUX.IMUX.16.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL6:IMUX.IMUX.17.DELAY</td><td>BITSLICE5.TX_T</td></tr>
<tr><td>TCELL6:IMUX.IMUX.18.DELAY</td><td>BITSLICE5.TX_CE_OFD</td></tr>
<tr><td>TCELL6:IMUX.IMUX.19.DELAY</td><td>BITSLICE5.RX_CE_IFD</td></tr>
<tr><td>TCELL6:IMUX.IMUX.20.DELAY</td><td>BITSLICE5.RX_DATAIN1</td></tr>
<tr><td>TCELL6:IMUX.IMUX.21.DELAY</td><td>BITSLICE5.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL6:IMUX.IMUX.22.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL6:IMUX.IMUX.23.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL6:IMUX.IMUX.24.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.25.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL6:IMUX.IMUX.26.DELAY</td><td>BITSLICE5.TX_D0</td></tr>
<tr><td>TCELL6:IMUX.IMUX.27.DELAY</td><td>BITSLICE5.TX_D1</td></tr>
<tr><td>TCELL6:IMUX.IMUX.28.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.29.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL6:IMUX.IMUX.30.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL6:IMUX.IMUX.31.DELAY</td><td>BITSLICE5.TX_D2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.32.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL6:IMUX.IMUX.33.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL6:IMUX.IMUX.34.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL6:IMUX.IMUX.35.DELAY</td><td>BITSLICE5.TX_D5</td></tr>
<tr><td>TCELL6:IMUX.IMUX.36.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.37.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL6:IMUX.IMUX.38.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.39.DELAY</td><td>BITSLICE5.TX_D6</td></tr>
<tr><td>TCELL6:IMUX.IMUX.40.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL6:IMUX.IMUX.41.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL6:IMUX.IMUX.42.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL6:IMUX.IMUX.43.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA0, BITSLICE_CONTROL1.CLB2RIU_WR_DATA0</td></tr>
<tr><td>TCELL6:IMUX.IMUX.44.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA2, BITSLICE_CONTROL1.CLB2RIU_WR_DATA2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.45.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA3, BITSLICE_CONTROL1.CLB2RIU_WR_DATA3</td></tr>
<tr><td>TCELL6:IMUX.IMUX.46.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA4, BITSLICE_CONTROL1.CLB2RIU_WR_DATA4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA6, BITSLICE_CONTROL1.CLB2RIU_WR_DATA6</td></tr>
<tr><td>TCELL7:OUT.4.TMIN</td><td>RIU_OR0.RIU_RD_DATA13</td></tr>
<tr><td>TCELL7:OUT.5.TMIN</td><td>RIU_OR0.RIU_RD_DATA14</td></tr>
<tr><td>TCELL7:OUT.6.TMIN</td><td>RIU_OR0.RIU_RD_DATA15</td></tr>
<tr><td>TCELL7:OUT.7.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT0</td></tr>
<tr><td>TCELL7:OUT.8.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT1</td></tr>
<tr><td>TCELL7:OUT.9.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT2</td></tr>
<tr><td>TCELL7:OUT.10.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT3</td></tr>
<tr><td>TCELL7:OUT.11.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT4</td></tr>
<tr><td>TCELL7:OUT.12.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT5</td></tr>
<tr><td>TCELL7:OUT.13.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT6</td></tr>
<tr><td>TCELL7:OUT.14.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT7</td></tr>
<tr><td>TCELL7:OUT.15.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_DBG_CLK_STOP_OUT</td></tr>
<tr><td>TCELL7:OUT.16.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_DBG_CLK_STOP_FLG_OUT</td></tr>
<tr><td>TCELL7:OUT.17.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>
<tr><td>TCELL7:OUT.18.TMIN</td><td>BITSLICE12.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL7:OUT.19.TMIN</td><td>BITSLICE12.RX_Q0</td></tr>
<tr><td>TCELL7:OUT.20.TMIN</td><td>BITSLICE12.RX_Q1</td></tr>
<tr><td>TCELL7:OUT.21.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL7:OUT.22.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL7:OUT.23.TMIN</td><td>BITSLICE12.RX_Q2</td></tr>
<tr><td>TCELL7:OUT.24.TMIN</td><td>BITSLICE12.RX_Q3</td></tr>
<tr><td>TCELL7:OUT.25.TMIN</td><td>BITSLICE12.RX_Q4</td></tr>
<tr><td>TCELL7:OUT.26.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL7:OUT.27.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL7:OUT.28.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL7:OUT.29.TMIN</td><td>BITSLICE12.RX_Q5</td></tr>
<tr><td>TCELL7:OUT.30.TMIN</td><td>BITSLICE12.RX_Q6</td></tr>
<tr><td>TCELL7:OUT.31.TMIN</td><td>BITSLICE12.RX_Q7</td></tr>
<tr><td>TCELL7:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST12</td></tr>
<tr><td>TCELL7:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_CLK_SDR</td></tr>
<tr><td>TCELL7:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_CLK_DIV4</td></tr>
<tr><td>TCELL7:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_CLK_DIV2</td></tr>
<tr><td>TCELL7:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST12</td></tr>
<tr><td>TCELL7:IMUX.BYP.6.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN1</td></tr>
<tr><td>TCELL7:IMUX.BYP.7.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN2</td></tr>
<tr><td>TCELL7:IMUX.BYP.8.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN3</td></tr>
<tr><td>TCELL7:IMUX.BYP.10.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN4</td></tr>
<tr><td>TCELL7:IMUX.BYP.11.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN5</td></tr>
<tr><td>TCELL7:IMUX.BYP.12.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN6</td></tr>
<tr><td>TCELL7:IMUX.BYP.13.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN7</td></tr>
<tr><td>TCELL7:IMUX.BYP.14.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_EN_B</td></tr>
<tr><td>TCELL7:IMUX.BYP.15.DELAY</td><td>BITSLICE12.TX_LD</td></tr>
<tr><td>TCELL7:IMUX.IMUX.6.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_DIV4_CLK_SEL_B</td></tr>
<tr><td>TCELL7:IMUX.IMUX.7.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_DBG_CT_START_EN</td></tr>
<tr><td>TCELL7:IMUX.IMUX.8.DELAY</td><td>BITSLICE12.TX_CE_OFD</td></tr>
<tr><td>TCELL7:IMUX.IMUX.9.DELAY</td><td>BITSLICE12.RX_DATAIN1</td></tr>
<tr><td>TCELL7:IMUX.IMUX.10.DELAY</td><td>BITSLICE12.TX_D0</td></tr>
<tr><td>TCELL7:IMUX.IMUX.11.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL7:IMUX.IMUX.12.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL7:IMUX.IMUX.13.DELAY</td><td>BITSLICE12.TX_D4</td></tr>
<tr><td>TCELL7:IMUX.IMUX.14.DELAY</td><td>BITSLICE12.TX_D6</td></tr>
<tr><td>TCELL7:IMUX.IMUX.15.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL7:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA8, BITSLICE_CONTROL1.CLB2RIU_WR_DATA8</td></tr>
<tr><td>TCELL7:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA9, BITSLICE_CONTROL1.CLB2RIU_WR_DATA9</td></tr>
<tr><td>TCELL7:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA10, BITSLICE_CONTROL1.CLB2RIU_WR_DATA10</td></tr>
<tr><td>TCELL7:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA11, BITSLICE_CONTROL1.CLB2RIU_WR_DATA11</td></tr>
<tr><td>TCELL7:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA12, BITSLICE_CONTROL1.CLB2RIU_WR_DATA12</td></tr>
<tr><td>TCELL7:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA13, BITSLICE_CONTROL1.CLB2RIU_WR_DATA13</td></tr>
<tr><td>TCELL7:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA14, BITSLICE_CONTROL1.CLB2RIU_WR_DATA14</td></tr>
<tr><td>TCELL7:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA15, BITSLICE_CONTROL1.CLB2RIU_WR_DATA15</td></tr>
<tr><td>TCELL7:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_ADDR0, BITSLICE_CONTROL1.CLB2RIU_ADDR0</td></tr>
<tr><td>TCELL7:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_ADDR1, BITSLICE_CONTROL1.CLB2RIU_ADDR1</td></tr>
<tr><td>TCELL7:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_ADDR2, BITSLICE_CONTROL1.CLB2RIU_ADDR2</td></tr>
<tr><td>TCELL7:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_ADDR3, BITSLICE_CONTROL1.CLB2RIU_ADDR3</td></tr>
<tr><td>TCELL7:IMUX.IMUX.28.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_ADDR4, BITSLICE_CONTROL1.CLB2RIU_ADDR4</td></tr>
<tr><td>TCELL7:IMUX.IMUX.29.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_ADDR5, BITSLICE_CONTROL1.CLB2RIU_ADDR5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.30.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_SDR_CLK_SEL_B</td></tr>
<tr><td>TCELL7:IMUX.IMUX.31.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_DIV2_CLK_SEL_B</td></tr>
<tr><td>TCELL7:IMUX.IMUX.32.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_DBG_CLK_STOP_FLG_OUT</td></tr>
<tr><td>TCELL7:IMUX.IMUX.33.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>
<tr><td>TCELL7:IMUX.IMUX.34.DELAY</td><td>BITSLICE12.TX_T</td></tr>
<tr><td>TCELL7:IMUX.IMUX.35.DELAY</td><td>BITSLICE12.RX_CE_IFD</td></tr>
<tr><td>TCELL7:IMUX.IMUX.36.DELAY</td><td>BITSLICE12.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL7:IMUX.IMUX.37.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL7:IMUX.IMUX.38.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL7:IMUX.IMUX.39.DELAY</td><td>BITSLICE12.TX_D1</td></tr>
<tr><td>TCELL7:IMUX.IMUX.40.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL7:IMUX.IMUX.41.DELAY</td><td>BITSLICE12.TX_D2</td></tr>
<tr><td>TCELL7:IMUX.IMUX.42.DELAY</td><td>BITSLICE12.TX_D3</td></tr>
<tr><td>TCELL7:IMUX.IMUX.43.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.44.DELAY</td><td>BITSLICE12.TX_D5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.45.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL7:IMUX.IMUX.46.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL7:IMUX.IMUX.47.DELAY</td><td>BITSLICE12.TX_D7</td></tr>
<tr><td>TCELL8:OUT.4.TMIN</td><td>BITSLICE6.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL8:OUT.5.TMIN</td><td>BITSLICE6.RX_Q0</td></tr>
<tr><td>TCELL8:OUT.6.TMIN</td><td>BITSLICE6.RX_Q1</td></tr>
<tr><td>TCELL8:OUT.7.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL8:OUT.8.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL8:OUT.9.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL8:OUT.10.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL8:OUT.11.TMIN</td><td>BITSLICE6.RX_Q2</td></tr>
<tr><td>TCELL8:OUT.12.TMIN</td><td>BITSLICE6.RX_Q3</td></tr>
<tr><td>TCELL8:OUT.13.TMIN</td><td>BITSLICE7.TX_T_OUT</td></tr>
<tr><td>TCELL8:OUT.14.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL8:OUT.15.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL8:OUT.16.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL8:OUT.17.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL8:OUT.18.TMIN</td><td>BITSLICE6.RX_Q4</td></tr>
<tr><td>TCELL8:OUT.19.TMIN</td><td>BITSLICE6.RX_Q5</td></tr>
<tr><td>TCELL8:OUT.20.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL8:OUT.21.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL8:OUT.22.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL8:OUT.23.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL8:OUT.24.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL8:OUT.25.TMIN</td><td>BITSLICE6.RX_Q6</td></tr>
<tr><td>TCELL8:OUT.26.TMIN</td><td>BITSLICE6.RX_Q7</td></tr>
<tr><td>TCELL8:OUT.27.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL8:OUT.28.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL8:OUT.29.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL8:OUT.30.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL8:OUT.31.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL8:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST12</td></tr>
<tr><td>TCELL8:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST12</td></tr>
<tr><td>TCELL8:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK12</td></tr>
<tr><td>TCELL8:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST6</td></tr>
<tr><td>TCELL8:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST6</td></tr>
<tr><td>TCELL8:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST6</td></tr>
<tr><td>TCELL8:IMUX.BYP.6.DELAY</td><td>BITSLICE12.TX_INC</td></tr>
<tr><td>TCELL8:IMUX.BYP.7.DELAY</td><td>BITSLICE12.TX_EN_VTC</td></tr>
<tr><td>TCELL8:IMUX.BYP.8.DELAY</td><td>BITSLICE12.TX_CE_ODELAY</td></tr>
<tr><td>TCELL8:IMUX.BYP.9.DELAY</td><td>BITSLICE12.RX_LD</td></tr>
<tr><td>TCELL8:IMUX.BYP.10.DELAY</td><td>BITSLICE12.RX_INC</td></tr>
<tr><td>TCELL8:IMUX.BYP.11.DELAY</td><td>BITSLICE12.RX_EN_VTC</td></tr>
<tr><td>TCELL8:IMUX.BYP.12.DELAY</td><td>BITSLICE12.RX_CE_IDELAY</td></tr>
<tr><td>TCELL8:IMUX.BYP.13.DELAY</td><td>BITSLICE12.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL8:IMUX.BYP.14.DELAY</td><td>BITSLICE6.TX_LD</td></tr>
<tr><td>TCELL8:IMUX.BYP.15.DELAY</td><td>BITSLICE6.TX_INC</td></tr>
<tr><td>TCELL8:IMUX.IMUX.6.DELAY</td><td>BITSLICE6.RX_CE_IFD</td></tr>
<tr><td>TCELL8:IMUX.IMUX.7.DELAY</td><td>BITSLICE6.RX_DATAIN1</td></tr>
<tr><td>TCELL8:IMUX.IMUX.8.DELAY</td><td>BITSLICE6.TX_D5</td></tr>
<tr><td>TCELL8:IMUX.IMUX.9.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL8:IMUX.IMUX.10.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.11.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL8:IMUX.IMUX.12.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL8:IMUX.IMUX.13.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL8:IMUX.IMUX.14.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL8:IMUX.IMUX.15.DELAY</td><td>BITSLICE7.TX_T</td></tr>
<tr><td>TCELL8:IMUX.IMUX.16.DELAY</td><td>BITSLICE6.TX_D0</td></tr>
<tr><td>TCELL8:IMUX.IMUX.17.DELAY</td><td>BITSLICE6.TX_D1</td></tr>
<tr><td>TCELL8:IMUX.IMUX.18.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL8:IMUX.IMUX.19.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL8:IMUX.IMUX.20.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL8:IMUX.IMUX.21.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL8:IMUX.IMUX.22.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL8:IMUX.IMUX.23.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL8:IMUX.IMUX.24.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.25.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL8:IMUX.IMUX.26.DELAY</td><td>BITSLICE6.TX_D2</td></tr>
<tr><td>TCELL8:IMUX.IMUX.27.DELAY</td><td>BITSLICE6.TX_D3</td></tr>
<tr><td>TCELL8:IMUX.IMUX.29.DELAY</td><td>BITSLICE6.TX_T</td></tr>
<tr><td>TCELL8:IMUX.IMUX.30.DELAY</td><td>BITSLICE6.TX_CE_OFD</td></tr>
<tr><td>TCELL8:IMUX.IMUX.31.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL8:IMUX.IMUX.32.DELAY</td><td>BITSLICE6.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL8:IMUX.IMUX.33.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL8:IMUX.IMUX.34.DELAY</td><td>BITSLICE6.TX_D4</td></tr>
<tr><td>TCELL8:IMUX.IMUX.35.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL8:IMUX.IMUX.36.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL8:IMUX.IMUX.37.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL8:IMUX.IMUX.38.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL8:IMUX.IMUX.39.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL8:IMUX.IMUX.40.DELAY</td><td>BITSLICE6.TX_D6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.41.DELAY</td><td>BITSLICE6.TX_D7</td></tr>
<tr><td>TCELL8:IMUX.IMUX.42.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL8:IMUX.IMUX.43.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL8:IMUX.IMUX.44.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL8:IMUX.IMUX.45.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL8:IMUX.IMUX.46.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.47.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL9:OUT.4.TMIN</td><td>BITSLICE7.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL9:OUT.5.TMIN</td><td>BITSLICE7.RX_Q0</td></tr>
<tr><td>TCELL9:OUT.6.TMIN</td><td>BITSLICE7.RX_Q1</td></tr>
<tr><td>TCELL9:OUT.7.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL9:OUT.8.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL9:OUT.9.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL9:OUT.10.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL9:OUT.11.TMIN</td><td>BITSLICE7.RX_Q2</td></tr>
<tr><td>TCELL9:OUT.12.TMIN</td><td>BITSLICE7.RX_Q3</td></tr>
<tr><td>TCELL9:OUT.13.TMIN</td><td>BITSLICE8.TX_T_OUT</td></tr>
<tr><td>TCELL9:OUT.14.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL9:OUT.15.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL9:OUT.16.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL9:OUT.17.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL9:OUT.18.TMIN</td><td>BITSLICE7.RX_Q4</td></tr>
<tr><td>TCELL9:OUT.19.TMIN</td><td>BITSLICE7.RX_Q5</td></tr>
<tr><td>TCELL9:OUT.20.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL9:OUT.21.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL9:OUT.22.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL9:OUT.23.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL9:OUT.24.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL9:OUT.25.TMIN</td><td>BITSLICE7.RX_Q6</td></tr>
<tr><td>TCELL9:OUT.26.TMIN</td><td>BITSLICE7.RX_Q7</td></tr>
<tr><td>TCELL9:OUT.27.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL9:OUT.28.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL9:OUT.29.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL9:OUT.30.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL9:OUT.31.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL9:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST6</td></tr>
<tr><td>TCELL9:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK6</td></tr>
<tr><td>TCELL9:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST7</td></tr>
<tr><td>TCELL9:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST7</td></tr>
<tr><td>TCELL9:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST7</td></tr>
<tr><td>TCELL9:IMUX.BYP.6.DELAY</td><td>BITSLICE6.TX_EN_VTC</td></tr>
<tr><td>TCELL9:IMUX.BYP.7.DELAY</td><td>BITSLICE6.TX_CE_ODELAY</td></tr>
<tr><td>TCELL9:IMUX.BYP.8.DELAY</td><td>BITSLICE6.RX_LD</td></tr>
<tr><td>TCELL9:IMUX.BYP.9.DELAY</td><td>BITSLICE6.RX_INC</td></tr>
<tr><td>TCELL9:IMUX.BYP.10.DELAY</td><td>BITSLICE6.RX_EN_VTC</td></tr>
<tr><td>TCELL9:IMUX.BYP.11.DELAY</td><td>BITSLICE6.RX_CE_IDELAY</td></tr>
<tr><td>TCELL9:IMUX.BYP.12.DELAY</td><td>BITSLICE6.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL9:IMUX.BYP.14.DELAY</td><td>BITSLICE7.TX_LD</td></tr>
<tr><td>TCELL9:IMUX.BYP.15.DELAY</td><td>BITSLICE7.TX_INC</td></tr>
<tr><td>TCELL9:IMUX.IMUX.6.DELAY</td><td>BITSLICE7.TX_D3</td></tr>
<tr><td>TCELL9:IMUX.IMUX.7.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL9:IMUX.IMUX.8.DELAY</td><td>BITSLICE7.TX_D5</td></tr>
<tr><td>TCELL9:IMUX.IMUX.9.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL9:IMUX.IMUX.10.DELAY</td><td>BITSLICE7.TX_D7</td></tr>
<tr><td>TCELL9:IMUX.IMUX.11.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL9:IMUX.IMUX.12.DELAY</td><td>BITSLICE8.RX_DATAIN1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.13.DELAY</td><td>BITSLICE8.TX_D0</td></tr>
<tr><td>TCELL9:IMUX.IMUX.14.DELAY</td><td>BITSLICE8.TX_D4</td></tr>
<tr><td>TCELL9:IMUX.IMUX.15.DELAY</td><td>BITSLICE8.TX_D6</td></tr>
<tr><td>TCELL9:IMUX.IMUX.16.DELAY</td><td>BITSLICE7.TX_CE_OFD</td></tr>
<tr><td>TCELL9:IMUX.IMUX.17.DELAY</td><td>BITSLICE7.RX_CE_IFD</td></tr>
<tr><td>TCELL9:IMUX.IMUX.18.DELAY</td><td>BITSLICE7.RX_DATAIN1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.19.DELAY</td><td>BITSLICE7.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL9:IMUX.IMUX.20.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL9:IMUX.IMUX.21.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.22.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL9:IMUX.IMUX.23.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL9:IMUX.IMUX.24.DELAY</td><td>BITSLICE7.TX_D0</td></tr>
<tr><td>TCELL9:IMUX.IMUX.25.DELAY</td><td>BITSLICE7.TX_D1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.26.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL9:IMUX.IMUX.27.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL9:IMUX.IMUX.28.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL9:IMUX.IMUX.29.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL9:IMUX.IMUX.30.DELAY</td><td>BITSLICE7.TX_D2</td></tr>
<tr><td>TCELL9:IMUX.IMUX.31.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL9:IMUX.IMUX.32.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.33.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL9:IMUX.IMUX.34.DELAY</td><td>BITSLICE7.TX_D4</td></tr>
<tr><td>TCELL9:IMUX.IMUX.35.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL9:IMUX.IMUX.36.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL9:IMUX.IMUX.37.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL9:IMUX.IMUX.38.DELAY</td><td>BITSLICE7.TX_D6</td></tr>
<tr><td>TCELL9:IMUX.IMUX.39.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL9:IMUX.IMUX.40.DELAY</td><td>BITSLICE8.TX_T</td></tr>
<tr><td>TCELL9:IMUX.IMUX.41.DELAY</td><td>BITSLICE8.TX_CE_OFD</td></tr>
<tr><td>TCELL9:IMUX.IMUX.42.DELAY</td><td>BITSLICE8.RX_CE_IFD</td></tr>
<tr><td>TCELL9:IMUX.IMUX.43.DELAY</td><td>BITSLICE8.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL9:IMUX.IMUX.44.DELAY</td><td>BITSLICE8.TX_D1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.45.DELAY</td><td>BITSLICE8.TX_D2</td></tr>
<tr><td>TCELL9:IMUX.IMUX.46.DELAY</td><td>BITSLICE8.TX_D3</td></tr>
<tr><td>TCELL9:IMUX.IMUX.47.DELAY</td><td>BITSLICE8.TX_D5</td></tr>
<tr><td>TCELL10:OUT.4.TMIN</td><td>BITSLICE8.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL10:OUT.5.TMIN</td><td>BITSLICE8.RX_Q0</td></tr>
<tr><td>TCELL10:OUT.6.TMIN</td><td>BITSLICE8.RX_Q1</td></tr>
<tr><td>TCELL10:OUT.7.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL10:OUT.8.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL10:OUT.9.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL10:OUT.10.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL10:OUT.11.TMIN</td><td>BITSLICE8.RX_Q2</td></tr>
<tr><td>TCELL10:OUT.12.TMIN</td><td>BITSLICE8.RX_Q3</td></tr>
<tr><td>TCELL10:OUT.13.TMIN</td><td>BITSLICE9.TX_T_OUT</td></tr>
<tr><td>TCELL10:OUT.14.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL10:OUT.15.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL10:OUT.16.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL10:OUT.17.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL10:OUT.18.TMIN</td><td>BITSLICE8.RX_Q4</td></tr>
<tr><td>TCELL10:OUT.19.TMIN</td><td>BITSLICE8.RX_Q5</td></tr>
<tr><td>TCELL10:OUT.20.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL10:OUT.21.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL10:OUT.22.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL10:OUT.23.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL10:OUT.24.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL10:OUT.25.TMIN</td><td>BITSLICE8.RX_Q6</td></tr>
<tr><td>TCELL10:OUT.26.TMIN</td><td>BITSLICE8.RX_Q7</td></tr>
<tr><td>TCELL10:OUT.27.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL10:OUT.28.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL10:OUT.29.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL10:OUT.30.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL10:OUT.31.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL10:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST7</td></tr>
<tr><td>TCELL10:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK7</td></tr>
<tr><td>TCELL10:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST8</td></tr>
<tr><td>TCELL10:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST8</td></tr>
<tr><td>TCELL10:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST8</td></tr>
<tr><td>TCELL10:IMUX.BYP.6.DELAY</td><td>BITSLICE7.TX_EN_VTC</td></tr>
<tr><td>TCELL10:IMUX.BYP.7.DELAY</td><td>BITSLICE7.TX_CE_ODELAY</td></tr>
<tr><td>TCELL10:IMUX.BYP.8.DELAY</td><td>BITSLICE7.RX_LD</td></tr>
<tr><td>TCELL10:IMUX.BYP.9.DELAY</td><td>BITSLICE7.RX_INC</td></tr>
<tr><td>TCELL10:IMUX.BYP.10.DELAY</td><td>BITSLICE7.RX_EN_VTC</td></tr>
<tr><td>TCELL10:IMUX.BYP.11.DELAY</td><td>BITSLICE7.RX_CE_IDELAY</td></tr>
<tr><td>TCELL10:IMUX.BYP.12.DELAY</td><td>BITSLICE7.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL10:IMUX.BYP.13.DELAY</td><td>BITSLICE8.TX_LD</td></tr>
<tr><td>TCELL10:IMUX.BYP.14.DELAY</td><td>BITSLICE8.TX_INC</td></tr>
<tr><td>TCELL10:IMUX.BYP.15.DELAY</td><td>BITSLICE8.TX_EN_VTC</td></tr>
<tr><td>TCELL10:IMUX.IMUX.6.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL10:IMUX.IMUX.7.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL10:IMUX.IMUX.8.DELAY</td><td>BITSLICE_T1.CNTVALUEIN1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.9.DELAY</td><td>BITSLICE_T1.CNTVALUEIN3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.10.DELAY</td><td>BITSLICE_T1.CNTVALUEIN7</td></tr>
<tr><td>TCELL10:IMUX.IMUX.11.DELAY</td><td>BITSLICE_CONTROL1.CLB2RIU_NIBBLE_SEL</td></tr>
<tr><td>TCELL10:IMUX.IMUX.12.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS1_3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.13.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS0_1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_T_B1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_T_B3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.16.DELAY</td><td>BITSLICE8.TX_D7</td></tr>
<tr><td>TCELL10:IMUX.IMUX.18.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.19.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.20.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL10:IMUX.IMUX.21.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.22.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL10:IMUX.IMUX.23.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL10:IMUX.IMUX.24.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL10:IMUX.IMUX.25.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL10:IMUX.IMUX.26.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL10:IMUX.IMUX.27.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.28.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.29.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL10:IMUX.IMUX.30.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.31.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL10:IMUX.IMUX.32.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL10:IMUX.IMUX.33.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL10:IMUX.IMUX.34.DELAY</td><td>BITSLICE_T1.CNTVALUEIN0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.35.DELAY</td><td>BITSLICE_T1.CNTVALUEIN2</td></tr>
<tr><td>TCELL10:IMUX.IMUX.36.DELAY</td><td>BITSLICE_T1.CNTVALUEIN4</td></tr>
<tr><td>TCELL10:IMUX.IMUX.37.DELAY</td><td>BITSLICE_T1.CNTVALUEIN5</td></tr>
<tr><td>TCELL10:IMUX.IMUX.38.DELAY</td><td>BITSLICE_T1.CNTVALUEIN6</td></tr>
<tr><td>TCELL10:IMUX.IMUX.39.DELAY</td><td>BITSLICE_T1.CNTVALUEIN8</td></tr>
<tr><td>TCELL10:IMUX.IMUX.40.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS1_0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.41.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS1_1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.42.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS1_2</td></tr>
<tr><td>TCELL10:IMUX.IMUX.43.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS0_0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.44.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS0_2</td></tr>
<tr><td>TCELL10:IMUX.IMUX.45.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS0_3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.46.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_T_B0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_T_B2</td></tr>
<tr><td>TCELL11:OUT.4.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL11:OUT.5.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL11:OUT.6.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL11:OUT.7.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL11:OUT.8.TMIN</td><td>BITSLICE10.TX_T_OUT</td></tr>
<tr><td>TCELL11:OUT.9.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL11:OUT.10.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL11:OUT.11.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL11:OUT.12.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL11:OUT.13.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL11:OUT.14.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL11:OUT.15.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL11:OUT.16.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL11:OUT.17.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL11:OUT.18.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT0</td></tr>
<tr><td>TCELL11:OUT.19.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT1</td></tr>
<tr><td>TCELL11:OUT.20.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT2</td></tr>
<tr><td>TCELL11:OUT.21.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT3</td></tr>
<tr><td>TCELL11:OUT.22.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT4</td></tr>
<tr><td>TCELL11:OUT.23.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT5</td></tr>
<tr><td>TCELL11:OUT.24.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT6</td></tr>
<tr><td>TCELL11:OUT.25.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT7</td></tr>
<tr><td>TCELL11:OUT.26.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT8</td></tr>
<tr><td>TCELL11:OUT.27.TMIN</td><td>BITSLICE_CONTROL1.PHY2CLB_PHY_RDY</td></tr>
<tr><td>TCELL11:OUT.28.TMIN</td><td>BITSLICE_CONTROL1.MASTER_PD_OUT</td></tr>
<tr><td>TCELL11:OUT.29.TMIN</td><td>BITSLICE_CONTROL1.PHY2CLB_FIXDLY_RDY</td></tr>
<tr><td>TCELL11:OUT.30.TMIN</td><td>BITSLICE_CONTROL1.CTRL_DLY_TEST_OUT</td></tr>
<tr><td>TCELL11:OUT.31.TMIN</td><td>BITSLICE11.TX_T_OUT</td></tr>
<tr><td>TCELL11:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST8</td></tr>
<tr><td>TCELL11:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.TRISTATE_ODELAY_RST1</td></tr>
<tr><td>TCELL11:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK8</td></tr>
<tr><td>TCELL11:IMUX.CTRL.6</td><td>BITSLICE_CONTROL1.REFCLK</td></tr>
<tr><td>TCELL11:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.CTRL_RST_UPP</td></tr>
<tr><td>TCELL11:IMUX.BYP.6.DELAY</td><td>BITSLICE8.TX_CE_ODELAY</td></tr>
<tr><td>TCELL11:IMUX.BYP.8.DELAY</td><td>BITSLICE8.RX_LD</td></tr>
<tr><td>TCELL11:IMUX.BYP.9.DELAY</td><td>BITSLICE8.RX_INC</td></tr>
<tr><td>TCELL11:IMUX.BYP.10.DELAY</td><td>BITSLICE8.RX_EN_VTC</td></tr>
<tr><td>TCELL11:IMUX.BYP.11.DELAY</td><td>BITSLICE8.RX_CE_IDELAY</td></tr>
<tr><td>TCELL11:IMUX.BYP.12.DELAY</td><td>BITSLICE8.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL11:IMUX.BYP.13.DELAY</td><td>BITSLICE_T1.CE_OFD</td></tr>
<tr><td>TCELL11:IMUX.BYP.14.DELAY</td><td>BITSLICE_T1.LD</td></tr>
<tr><td>TCELL11:IMUX.BYP.15.DELAY</td><td>BITSLICE_T1.INC</td></tr>
<tr><td>TCELL11:IMUX.IMUX.6.DELAY</td><td>BITSLICE9.RX_DATAIN1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.7.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.8.DELAY</td><td>BITSLICE9.TX_D0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.9.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL11:IMUX.IMUX.10.DELAY</td><td>BITSLICE9.TX_D2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.11.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL11:IMUX.IMUX.12.DELAY</td><td>BITSLICE9.TX_D4</td></tr>
<tr><td>TCELL11:IMUX.IMUX.13.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.14.DELAY</td><td>BITSLICE9.TX_D6</td></tr>
<tr><td>TCELL11:IMUX.IMUX.15.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL11:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDEN0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDEN1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDEN2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDEN3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS1_0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS1_1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS1_2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS1_3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS0_0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS0_1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS0_2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS0_3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.28.DELAY</td><td>BITSLICE9.TX_T</td></tr>
<tr><td>TCELL11:IMUX.IMUX.29.DELAY</td><td>BITSLICE9.TX_CE_OFD</td></tr>
<tr><td>TCELL11:IMUX.IMUX.30.DELAY</td><td>BITSLICE9.RX_CE_IFD</td></tr>
<tr><td>TCELL11:IMUX.IMUX.31.DELAY</td><td>BITSLICE9.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL11:IMUX.IMUX.32.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.33.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.34.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.35.DELAY</td><td>BITSLICE9.TX_D1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.36.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL11:IMUX.IMUX.37.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL11:IMUX.IMUX.38.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL11:IMUX.IMUX.39.DELAY</td><td>BITSLICE9.TX_D3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.40.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.41.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.43.DELAY</td><td>BITSLICE9.TX_D5</td></tr>
<tr><td>TCELL11:IMUX.IMUX.44.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.45.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL11:IMUX.IMUX.46.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL11:IMUX.IMUX.47.DELAY</td><td>BITSLICE9.TX_D7</td></tr>
<tr><td>TCELL12:OUT.4.TMIN</td><td>BITSLICE9.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL12:OUT.5.TMIN</td><td>BITSLICE9.RX_Q0</td></tr>
<tr><td>TCELL12:OUT.6.TMIN</td><td>BITSLICE9.RX_Q1</td></tr>
<tr><td>TCELL12:OUT.7.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL12:OUT.8.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL12:OUT.9.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL12:OUT.10.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL12:OUT.11.TMIN</td><td>BITSLICE9.RX_Q2</td></tr>
<tr><td>TCELL12:OUT.12.TMIN</td><td>BITSLICE9.RX_Q3</td></tr>
<tr><td>TCELL12:OUT.13.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL12:OUT.14.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL12:OUT.15.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL12:OUT.16.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL12:OUT.17.TMIN</td><td>BITSLICE9.RX_Q4</td></tr>
<tr><td>TCELL12:OUT.18.TMIN</td><td>BITSLICE9.RX_Q5</td></tr>
<tr><td>TCELL12:OUT.19.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL12:OUT.20.TMIN</td><td>BITSLICE12.TX_T_OUT</td></tr>
<tr><td>TCELL12:OUT.21.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL12:OUT.22.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL12:OUT.23.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL12:OUT.24.TMIN</td><td>BITSLICE9.RX_Q6</td></tr>
<tr><td>TCELL12:OUT.25.TMIN</td><td>BITSLICE9.RX_Q7</td></tr>
<tr><td>TCELL12:OUT.26.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL12:OUT.27.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL12:OUT.28.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL12:OUT.29.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL12:OUT.30.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL12:OUT.31.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL12:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST9</td></tr>
<tr><td>TCELL12:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST9</td></tr>
<tr><td>TCELL12:IMUX.CTRL.4</td><td>BITSLICE_CONTROL1.RIU_CLK, XIPHY_FEEDTHROUGH0.CLB2PHY_CTRL_CLK_UPP</td></tr>
<tr><td>TCELL12:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST9</td></tr>
<tr><td>TCELL12:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST9</td></tr>
<tr><td>TCELL12:IMUX.BYP.6.DELAY</td><td>BITSLICE_T1.CE_ODELAY</td></tr>
<tr><td>TCELL12:IMUX.BYP.7.DELAY</td><td>BITSLICE_CONTROL1.EN_VTC</td></tr>
<tr><td>TCELL12:IMUX.BYP.8.DELAY</td><td>BITSLICE_CONTROL1.CTRL_DLY_TEST_IN</td></tr>
<tr><td>TCELL12:IMUX.BYP.9.DELAY</td><td>BITSLICE9.TX_LD</td></tr>
<tr><td>TCELL12:IMUX.BYP.10.DELAY</td><td>BITSLICE9.TX_INC</td></tr>
<tr><td>TCELL12:IMUX.BYP.11.DELAY</td><td>BITSLICE9.TX_EN_VTC</td></tr>
<tr><td>TCELL12:IMUX.BYP.12.DELAY</td><td>BITSLICE9.TX_CE_ODELAY</td></tr>
<tr><td>TCELL12:IMUX.BYP.13.DELAY</td><td>BITSLICE9.RX_LD</td></tr>
<tr><td>TCELL12:IMUX.BYP.14.DELAY</td><td>BITSLICE9.RX_INC</td></tr>
<tr><td>TCELL12:IMUX.BYP.15.DELAY</td><td>BITSLICE9.RX_EN_VTC</td></tr>
<tr><td>TCELL12:IMUX.IMUX.6.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL12:IMUX.IMUX.7.DELAY</td><td>BITSLICE10.TX_D3</td></tr>
<tr><td>TCELL12:IMUX.IMUX.8.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.9.DELAY</td><td>BITSLICE10.TX_D1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.10.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL12:IMUX.IMUX.11.DELAY</td><td>BITSLICE10.TX_D6</td></tr>
<tr><td>TCELL12:IMUX.IMUX.12.DELAY</td><td>BITSLICE11.TX_T</td></tr>
<tr><td>TCELL12:IMUX.IMUX.13.DELAY</td><td>BITSLICE11.RX_CE_IFD</td></tr>
<tr><td>TCELL12:IMUX.IMUX.14.DELAY</td><td>BITSLICE11.TX_D1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.15.DELAY</td><td>BITSLICE11.TX_D3</td></tr>
<tr><td>TCELL12:IMUX.IMUX.16.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL12:IMUX.IMUX.17.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL12:IMUX.IMUX.18.DELAY</td><td>BITSLICE10.TX_T</td></tr>
<tr><td>TCELL12:IMUX.IMUX.19.DELAY</td><td>BITSLICE10.TX_CE_OFD</td></tr>
<tr><td>TCELL12:IMUX.IMUX.20.DELAY</td><td>BITSLICE10.RX_CE_IFD</td></tr>
<tr><td>TCELL12:IMUX.IMUX.21.DELAY</td><td>BITSLICE10.RX_DATAIN1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.22.DELAY</td><td>BITSLICE10.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL12:IMUX.IMUX.23.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL12:IMUX.IMUX.24.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.25.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL12:IMUX.IMUX.26.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL12:IMUX.IMUX.27.DELAY</td><td>BITSLICE10.TX_D5</td></tr>
<tr><td>TCELL12:IMUX.IMUX.28.DELAY</td><td>BITSLICE10.TX_D4</td></tr>
<tr><td>TCELL12:IMUX.IMUX.29.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL12:IMUX.IMUX.30.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL12:IMUX.IMUX.31.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL12:IMUX.IMUX.32.DELAY</td><td>BITSLICE10.TX_D2</td></tr>
<tr><td>TCELL12:IMUX.IMUX.33.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL12:IMUX.IMUX.34.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL12:IMUX.IMUX.35.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL12:IMUX.IMUX.36.DELAY</td><td>BITSLICE10.TX_D0</td></tr>
<tr><td>TCELL12:IMUX.IMUX.37.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL12:IMUX.IMUX.38.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL12:IMUX.IMUX.39.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL12:IMUX.IMUX.40.DELAY</td><td>BITSLICE10.TX_D7</td></tr>
<tr><td>TCELL12:IMUX.IMUX.41.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL12:IMUX.IMUX.42.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL12:IMUX.IMUX.43.DELAY</td><td>BITSLICE11.TX_CE_OFD</td></tr>
<tr><td>TCELL12:IMUX.IMUX.44.DELAY</td><td>BITSLICE11.RX_DATAIN1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.45.DELAY</td><td>BITSLICE11.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL12:IMUX.IMUX.46.DELAY</td><td>BITSLICE11.TX_D0</td></tr>
<tr><td>TCELL12:IMUX.IMUX.47.DELAY</td><td>BITSLICE11.TX_D2</td></tr>
<tr><td>TCELL13:OUT.4.TMIN</td><td>BITSLICE10.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL13:OUT.5.TMIN</td><td>BITSLICE10.RX_Q0</td></tr>
<tr><td>TCELL13:OUT.6.TMIN</td><td>BITSLICE10.RX_Q1</td></tr>
<tr><td>TCELL13:OUT.7.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL13:OUT.8.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL13:OUT.9.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL13:OUT.10.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL13:OUT.11.TMIN</td><td>BITSLICE10.RX_Q2</td></tr>
<tr><td>TCELL13:OUT.12.TMIN</td><td>BITSLICE10.RX_Q3</td></tr>
<tr><td>TCELL13:OUT.13.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL13:OUT.14.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL13:OUT.15.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL13:OUT.16.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL13:OUT.17.TMIN</td><td>BITSLICE10.RX_Q4</td></tr>
<tr><td>TCELL13:OUT.18.TMIN</td><td>BITSLICE10.RX_Q5</td></tr>
<tr><td>TCELL13:OUT.19.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL13:OUT.21.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL13:OUT.22.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL13:OUT.23.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL13:OUT.24.TMIN</td><td>BITSLICE10.RX_Q6</td></tr>
<tr><td>TCELL13:OUT.25.TMIN</td><td>BITSLICE10.RX_Q7</td></tr>
<tr><td>TCELL13:OUT.26.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL13:OUT.27.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL13:OUT.28.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL13:OUT.29.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL13:OUT.30.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL13:OUT.31.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL13:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST10</td></tr>
<tr><td>TCELL13:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST10</td></tr>
<tr><td>TCELL13:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST10</td></tr>
<tr><td>TCELL13:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK9</td></tr>
<tr><td>TCELL13:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST10</td></tr>
<tr><td>TCELL13:IMUX.BYP.6.DELAY</td><td>BITSLICE9.RX_CE_IDELAY</td></tr>
<tr><td>TCELL13:IMUX.BYP.7.DELAY</td><td>BITSLICE9.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL13:IMUX.BYP.8.DELAY</td><td>BITSLICE10.TX_LD</td></tr>
<tr><td>TCELL13:IMUX.BYP.9.DELAY</td><td>BITSLICE10.TX_INC</td></tr>
<tr><td>TCELL13:IMUX.BYP.10.DELAY</td><td>BITSLICE10.TX_EN_VTC</td></tr>
<tr><td>TCELL13:IMUX.BYP.11.DELAY</td><td>BITSLICE10.TX_CE_ODELAY</td></tr>
<tr><td>TCELL13:IMUX.BYP.12.DELAY</td><td>BITSLICE10.RX_LD</td></tr>
<tr><td>TCELL13:IMUX.BYP.13.DELAY</td><td>BITSLICE10.RX_INC</td></tr>
<tr><td>TCELL13:IMUX.BYP.14.DELAY</td><td>BITSLICE10.RX_EN_VTC</td></tr>
<tr><td>TCELL13:IMUX.BYP.15.DELAY</td><td>BITSLICE10.RX_CE_IDELAY</td></tr>
<tr><td>TCELL13:IMUX.IMUX.6.DELAY</td><td>BITSLICE11.TX_D5</td></tr>
<tr><td>TCELL13:IMUX.IMUX.7.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL13:IMUX.IMUX.8.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL13:IMUX.IMUX.9.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL13:IMUX.IMUX.10.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL13:IMUX.IMUX.11.DELAY</td><td>BITSLICE11.TX_D6</td></tr>
<tr><td>TCELL13:IMUX.IMUX.12.DELAY</td><td>BITSLICE11.TX_D7</td></tr>
<tr><td>TCELL13:IMUX.IMUX.13.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL13:IMUX.IMUX.14.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL13:IMUX.IMUX.15.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL13:IMUX.IMUX.16.DELAY</td><td>BITSLICE11.TX_D4</td></tr>
<tr><td>TCELL14:OUT.4.TMIN</td><td>BITSLICE11.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL14:OUT.5.TMIN</td><td>BITSLICE11.RX_Q0</td></tr>
<tr><td>TCELL14:OUT.6.TMIN</td><td>BITSLICE11.RX_Q1</td></tr>
<tr><td>TCELL14:OUT.7.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL14:OUT.8.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL14:OUT.9.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL14:OUT.10.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL14:OUT.11.TMIN</td><td>BITSLICE11.RX_Q2</td></tr>
<tr><td>TCELL14:OUT.12.TMIN</td><td>BITSLICE11.RX_Q3</td></tr>
<tr><td>TCELL14:OUT.13.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL14:OUT.14.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL14:OUT.15.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL14:OUT.16.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL14:OUT.17.TMIN</td><td>BITSLICE11.RX_Q4</td></tr>
<tr><td>TCELL14:OUT.18.TMIN</td><td>BITSLICE11.RX_Q5</td></tr>
<tr><td>TCELL14:OUT.19.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL14:OUT.21.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL14:OUT.22.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL14:OUT.23.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL14:OUT.24.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL14:OUT.25.TMIN</td><td>BITSLICE11.RX_Q6</td></tr>
<tr><td>TCELL14:OUT.26.TMIN</td><td>BITSLICE11.RX_Q7</td></tr>
<tr><td>TCELL14:OUT.27.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL14:OUT.28.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL14:OUT.29.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL14:OUT.30.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL14:OUT.31.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL14:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST11</td></tr>
<tr><td>TCELL14:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST11</td></tr>
<tr><td>TCELL14:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK10</td></tr>
<tr><td>TCELL14:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK11</td></tr>
<tr><td>TCELL14:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST11</td></tr>
<tr><td>TCELL14:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST11</td></tr>
<tr><td>TCELL14:IMUX.BYP.6.DELAY</td><td>BITSLICE10.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL14:IMUX.BYP.7.DELAY</td><td>BITSLICE11.TX_LD</td></tr>
<tr><td>TCELL14:IMUX.BYP.8.DELAY</td><td>BITSLICE11.TX_INC</td></tr>
<tr><td>TCELL14:IMUX.BYP.9.DELAY</td><td>BITSLICE11.TX_EN_VTC</td></tr>
<tr><td>TCELL14:IMUX.BYP.10.DELAY</td><td>BITSLICE11.TX_CE_ODELAY</td></tr>
<tr><td>TCELL14:IMUX.BYP.11.DELAY</td><td>BITSLICE11.RX_LD</td></tr>
<tr><td>TCELL14:IMUX.BYP.12.DELAY</td><td>BITSLICE11.RX_INC</td></tr>
<tr><td>TCELL14:IMUX.BYP.13.DELAY</td><td>BITSLICE11.RX_EN_VTC</td></tr>
<tr><td>TCELL14:IMUX.BYP.14.DELAY</td><td>BITSLICE11.RX_CE_IDELAY</td></tr>
<tr><td>TCELL14:IMUX.BYP.15.DELAY</td><td>BITSLICE11.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL14:IMUX.IMUX.6.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL14:IMUX.IMUX.7.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL14:IMUX.IMUX.8.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL14:IMUX.IMUX.9.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL14:IMUX.IMUX.10.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL14:IMUX.IMUX.11.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL14:IMUX.IMUX.12.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL14:IMUX.IMUX.13.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL14:IMUX.IMUX.14.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL14:IMUX.IMUX.15.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL14:IMUX.IMUX.16.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN7</td></tr>
</tbody>
</table></div>
<h2 id="tile-rclk_xiphy"><a class="header" href="#tile-rclk_xiphy">Tile RCLK_XIPHY</a></h2>
<p>Cells: 0</p>
<h3 id="bel-rclk_xiphy"><a class="header" href="#bel-rclk_xiphy">Bel RCLK_XIPHY</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_XIPHY bel RCLK_XIPHY</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-vcc_rclk_xiphy"><a class="header" href="#bel-vcc_rclk_xiphy">Bel VCC_RCLK_XIPHY</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_XIPHY bel VCC_RCLK_XIPHY</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../ultrascaleplus/io/hpio.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../../ultrascaleplus/io/hdio.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../ultrascaleplus/io/hpio.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../../ultrascaleplus/io/hdio.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard.min.js"></script>
        <script src="../../highlight.js"></script>
        <script src="../../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
