m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/simulation/questa
T_opt
!s110 1724117170
V3e`:D<Oi9Qn`_U3A_^^FZ0
04 6 4 work tb_pll fast 0
=1-002b674aeb7f-66c3f0b1-287-5f0
R0
!s12b OEM100
!s124 OEM10U3 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vpll
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/RTL/pll.v
Z3 !s110 1724117168
!i10b 1
!s100 aLFcZT=M87NLB2^n9SGX50
I21cnR5>ERlIl8Q2P4;<JD2
R1
w1724116821
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/RTL/pll.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/RTL/pll.v
!i122 1
L0 1 28
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1724117168.000000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/RTL/pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/RTL/pll.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vpll_ip
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/ipcore_dir/pll_ip.v
R3
!i10b 1
!s100 Mc<oi:]e62;3mLc4ca9G^3
IlNRa[K:GGd_Nc9?c_QDG22
R1
w1724115650
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/ipcore_dir/pll_ip.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/ipcore_dir/pll_ip.v
!i122 0
L0 40 139
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/ipcore_dir/pll_ip.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/ipcore_dir|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/ipcore_dir/pll_ip.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/ipcore_dir -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vpll_ip_altpll
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/db/pll_ip_altpll.v
R3
!i10b 1
!s100 nL]^@_M8WZBLkKEe@limA0
I@lWN[3ZEXmfT_zM;620R<0
R1
w1724116842
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/db/pll_ip_altpll.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/db/pll_ip_altpll.v
!i122 2
L0 30 80
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/db/pll_ip_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/db|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/db/pll_ip_altpll.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_pll
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/../Sim/tb_pll.v
R3
!i10b 1
!s100 LIz9?@U2T>M>U[jRj@LYX0
I1TWKL[=^M`HDJPD]GHA2g2
R1
w1724117102
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/../Sim/tb_pll.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/../Sim/tb_pll.v
!i122 3
L0 2 42
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/../Sim/tb_pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/../Sim|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/../Sim/tb_pll.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/1_PLL-IP/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
