0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x03
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x03
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0025: jmp_imm:
	pc += 0x1, opcode= 0x03
0x002a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0034: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0039: mov_imm:
	regs[5] = 0xc6d5e1c8, opcode= 0x02
0x0040: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0045: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0048: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x004b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x004e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0052: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0057: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x005a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0066: mov_imm:
	regs[5] = 0x2e9a4584, opcode= 0x02
0x006c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x006f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0073: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0078: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x008a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x008d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0094: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x009d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00a2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x00a6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00ab: mov_imm:
	regs[5] = 0x1c3fd25c, opcode= 0x02
0x00b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00b4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x00b7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x00ba: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x00be: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x00c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x00c9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00cf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x00d2: mov_imm:
	regs[5] = 0x39e14afe, opcode= 0x02
0x00d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00db: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x00de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00e5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00ea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x00f0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x00f3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x00f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x00fa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0102: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0108: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x010b: mov_imm:
	regs[5] = 0xca1390ed, opcode= 0x02
0x0112: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x011a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x011d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0120: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0123: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0129: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x012c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x012f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0132: mov_imm:
	regs[5] = 0x158bac42, opcode= 0x02
0x0138: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x013b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x013e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0144: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x014a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x014e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0153: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0156: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0159: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x015c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0160: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0165: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0169: jmp_imm:
	pc += 0x1, opcode= 0x03
0x016e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0171: mov_imm:
	regs[5] = 0x6b29e2ea, opcode= 0x02
0x0177: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0180: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0184: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0189: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x018c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x018f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0192: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0195: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0199: jmp_imm:
	pc += 0x1, opcode= 0x03
0x019e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01a2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01a7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x01aa: mov_imm:
	regs[5] = 0xe1db8b28, opcode= 0x02
0x01b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01b4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01b9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x01bc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x01c3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01c8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01ce: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x01d1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x01d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x01d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x01db: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01e0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x01e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01e7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01ec: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x01ef: mov_imm:
	regs[5] = 0xd6ba2655, opcode= 0x02
0x01f6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01fe: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0202: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0207: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x020a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x020d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0211: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0216: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0219: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x021d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0222: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0226: jmp_imm:
	pc += 0x1, opcode= 0x03
0x022b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x022e: mov_imm:
	regs[5] = 0xcdcfcafc, opcode= 0x02
0x0234: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0238: jmp_imm:
	pc += 0x1, opcode= 0x03
0x023d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0246: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x024c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0253: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0258: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x025b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x025e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0262: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0267: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x026a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x026e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0273: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0276: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0279: mov_imm:
	regs[5] = 0x3bc2cf6e, opcode= 0x02
0x027f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0282: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0286: jmp_imm:
	pc += 0x1, opcode= 0x03
0x028b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x028f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0294: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0297: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x029a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x029d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02a3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x02a7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02ac: mov_imm:
	regs[5] = 0x130c9789, opcode= 0x02
0x02b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02b6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02bb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x02be: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x02c4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x02ca: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x02cd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x02d1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x02da: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x02e2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02e8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02f1: mov_imm:
	regs[5] = 0x4ea08a38, opcode= 0x02
0x02f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02fa: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x02fe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0303: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0306: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0309: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x030c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x030f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0312: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0315: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0319: jmp_imm:
	pc += 0x1, opcode= 0x03
0x031e: mov_imm:
	regs[5] = 0xa6620b3, opcode= 0x02
0x0324: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0328: jmp_imm:
	pc += 0x1, opcode= 0x03
0x032d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0330: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0336: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x033c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x033f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0342: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0345: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0348: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x034b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x034f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0354: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0357: mov_imm:
	regs[5] = 0x87791a9, opcode= 0x02
0x035d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0360: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0363: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0366: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0369: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x036c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x036f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0372: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0375: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0378: mov_imm:
	regs[5] = 0x24c555f1, opcode= 0x02
0x037e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0382: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0387: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x038a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0390: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0396: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0399: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x039c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x039f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x03a3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03a8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03ae: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x03b1: mov_imm:
	regs[5] = 0xd39196bf, opcode= 0x02
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03c1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03c6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x03ca: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03cf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x03d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x03d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x03d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x03dc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03e1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03e8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03ed: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x03f1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03f6: mov_imm:
	regs[5] = 0xbfe3fe6a, opcode= 0x02
0x03fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03ff: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0403: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0408: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0414: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x041a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x041e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0423: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0426: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x042a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x042f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0432: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0436: jmp_imm:
	pc += 0x1, opcode= 0x03
0x043b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x043e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0441: mov_imm:
	regs[5] = 0x48279146, opcode= 0x02
0x0448: jmp_imm:
	pc += 0x1, opcode= 0x03
0x044d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0450: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0453: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0456: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0459: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x045c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0460: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0465: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0468: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x046c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0471: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0474: mov_imm:
	regs[5] = 0xbeefadec, opcode= 0x02
0x047a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x047e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0483: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0486: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x048c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0498: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x049c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x04a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x04a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x04aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04b1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04b6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x04b9: mov_imm:
	regs[5] = 0xa6e78fc5, opcode= 0x02
0x04bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04c2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x04c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x04c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x04cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x04ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x04d1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04d5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04dd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x04e0: mov_imm:
	regs[5] = 0xc4d55cf3, opcode= 0x02
0x04e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04ea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04ef: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x04f3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04f8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04fe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0505: jmp_imm:
	pc += 0x1, opcode= 0x03
0x050a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x050d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0510: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0513: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0516: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0519: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x051c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x051f: mov_imm:
	regs[5] = 0x17347d62, opcode= 0x02
0x0525: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0528: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x052b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x052e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0531: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0534: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0537: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x053a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x053e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0543: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0546: mov_imm:
	regs[5] = 0x61f410b7, opcode= 0x02
0x054c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x054f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0552: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0558: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x055e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0561: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0565: jmp_imm:
	pc += 0x1, opcode= 0x03
0x056a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x056e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0573: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0577: jmp_imm:
	pc += 0x1, opcode= 0x03
0x057c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x057f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0582: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0585: mov_imm:
	regs[5] = 0x1654131c, opcode= 0x02
0x058b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x058e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0591: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0594: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0597: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x059a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x059d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05a3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x05a7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05ac: mov_imm:
	regs[5] = 0xea470924, opcode= 0x02
0x05b3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05bb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x05be: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x05c4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05ca: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x05cd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x05d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x05d4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x05dc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05e3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05e8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x05eb: mov_imm:
	regs[5] = 0x872c3144, opcode= 0x02
0x05f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05f4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x05f8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05fd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0601: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0606: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x060a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x060f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0612: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0615: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0619: jmp_imm:
	pc += 0x1, opcode= 0x03
0x061e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0622: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0627: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x062b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0630: mov_imm:
	regs[5] = 0xf013beb3, opcode= 0x02
0x0636: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0639: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x063d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0642: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0648: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x064e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0651: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0655: jmp_imm:
	pc += 0x1, opcode= 0x03
0x065a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x065d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0660: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0663: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0666: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x066a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x066f: mov_imm:
	regs[5] = 0xd72f0369, opcode= 0x02
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x03
0x067b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x067f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0684: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0687: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x068a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x068d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0690: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0694: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0699: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x069c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x069f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x06a2: mov_imm:
	regs[5] = 0x57ad8205, opcode= 0x02
0x06a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06ab: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x06af: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06b4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x06ba: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x06c0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x06c4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06c9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x06cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x06cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x06d2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06d8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x06db: mov_imm:
	regs[5] = 0xaaac4338, opcode= 0x02
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06ea: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x06ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x06f0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x06f4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x06fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x06ff: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0703: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0708: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x070b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x070f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0714: mov_imm:
	regs[5] = 0x553a92d8, opcode= 0x02
0x071a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x071e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0723: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0726: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x072d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0732: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0738: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x073b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x073f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0744: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0747: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x074a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x074d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0750: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0754: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0759: mov_imm:
	regs[5] = 0xb813739e, opcode= 0x02
0x075f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0762: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0765: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0769: jmp_imm:
	pc += 0x1, opcode= 0x03
0x076e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0771: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0774: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0777: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0780: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0783: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0786: mov_imm:
	regs[5] = 0xb266d365, opcode= 0x02
0x078d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0792: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0796: jmp_imm:
	pc += 0x1, opcode= 0x03
0x079b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x079e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07aa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x07ae: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07b3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x07b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x07b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x07bc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07c2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x07c6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07cb: mov_imm:
	regs[5] = 0xa453909f, opcode= 0x02
0x07d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07d4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x07d7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x07da: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x07dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x07e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x07e3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07ef: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x07f2: mov_imm:
	regs[5] = 0xf9d6b1bf, opcode= 0x02
0x07f9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0802: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0807: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x080b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0810: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0816: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x081c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x081f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0822: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0825: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0829: jmp_imm:
	pc += 0x1, opcode= 0x03
0x082e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0832: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0837: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x083b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0840: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0843: mov_imm:
	regs[5] = 0xcaa13e51, opcode= 0x02
0x0849: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x084c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x084f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0852: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0855: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0858: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x085c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0861: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0864: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0867: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x086a: mov_imm:
	regs[5] = 0x7c57cc33, opcode= 0x02
0x0871: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0876: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0879: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x087d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0882: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0888: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x088f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0894: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0897: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x089a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x089d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x08a0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08ac: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x08af: mov_imm:
	regs[5] = 0x861b1a37, opcode= 0x02
0x08b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08b9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08be: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x08c1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x08c4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x08c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x08cb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x08d3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08d9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x08dc: mov_imm:
	regs[5] = 0xf2e0286e, opcode= 0x02
0x08e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08eb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x08ef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08f4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x08fa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0900: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0903: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0906: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0909: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x090c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x090f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0912: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0916: jmp_imm:
	pc += 0x1, opcode= 0x03
0x091b: mov_imm:
	regs[5] = 0x667dc0f3, opcode= 0x02
0x0921: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0924: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0928: jmp_imm:
	pc += 0x1, opcode= 0x03
0x092d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0931: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0936: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0939: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0942: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0945: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x03
0x094e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0951: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0955: jmp_imm:
	pc += 0x1, opcode= 0x03
0x095a: mov_imm:
	regs[5] = 0xd8b515bf, opcode= 0x02
0x0960: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0964: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0969: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x096c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0972: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0978: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x097b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x097e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0981: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0984: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0987: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x098a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x098d: mov_imm:
	regs[5] = 0xb8b5d457, opcode= 0x02
0x0993: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0996: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x099a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x099f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x09a3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09a8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x09ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x09ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x09b2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09b7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09bb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09c3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x09c7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09cc: mov_imm:
	regs[5] = 0x9a7cb6e9, opcode= 0x02
0x09d3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09e1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x09e4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09ea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x09f0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x09f3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x09f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x09f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x09fc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a02: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0a05: mov_imm:
	regs[5] = 0x5db043d4, opcode= 0x02
0x0a0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a0e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0a11: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a14: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0a17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0a1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0a1d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a23: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0a26: mov_imm:
	regs[5] = 0xfbd4d324, opcode= 0x02
0x0a2d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a35: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0a38: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a3f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a44: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a4a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0a4d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0a50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0a53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0a56: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a5d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a62: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0a65: mov_imm:
	regs[5] = 0x1969c6fd, opcode= 0x02
0x0a6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a74: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0a77: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a7b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a80: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0a84: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0a8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0a8f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a93: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a9c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0aa1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0aa4: mov_imm:
	regs[5] = 0x74833ac7, opcode= 0x02
0x0aaa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0aae: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ab3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0ab7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0abc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ac2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ac8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0acb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0ace: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0ad1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ad4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ad7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ada: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0add: mov_imm:
	regs[5] = 0x7bf25a56, opcode= 0x02
0x0ae3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0aec: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0aef: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0af2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0af5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0afe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0b01: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b0d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0b10: mov_imm:
	regs[5] = 0xba4d70eb, opcode= 0x02
0x0b16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b1a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b1f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0b22: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b28: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b2e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b32: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b37: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0b3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0b41: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b46: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b4a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b53: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b58: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0b5b: mov_imm:
	regs[5] = 0x3255f9ae, opcode= 0x02
0x0b61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b64: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0b67: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0b6a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0b6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0b70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0b73: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b79: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b82: mov_imm:
	regs[5] = 0xfeb28ec1, opcode= 0x02
0x0b88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b8b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0b8e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b94: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b9a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b9d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0ba0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0ba3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ba7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0bac: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0bb0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0bb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bb8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0bbb: mov_imm:
	regs[5] = 0xbdf3884, opcode= 0x02
0x0bc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0bc5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0bca: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0bcd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0bd1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0bd6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0bd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0bdd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0be2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0be5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0be8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0beb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0bef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0bf4: mov_imm:
	regs[5] = 0xbaf01955, opcode= 0x02
0x0bfa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0bfd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0c00: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c06: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c12: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0c15: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0c18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0c1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0c1e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c24: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0c27: mov_imm:
	regs[5] = 0x26b76a64, opcode= 0x02
0x0c2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c31: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c36: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0c39: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c3c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0c4b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c51: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0c54: mov_imm:
	regs[5] = 0xdec5fa7b, opcode= 0x02
0x0c5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c5e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c63: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0c66: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c6c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c72: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0c75: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0c79: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0c81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0c84: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c8b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c90: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0c93: mov_imm:
	regs[5] = 0x1e34eb8f, opcode= 0x02
0x0c9a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ca2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0ca6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cab: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0caf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cb4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0cb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0cbb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cc0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0cc3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0cc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0cc9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0ccc: mov_imm:
	regs[5] = 0xf01525ba, opcode= 0x02
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0cdc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ce1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0ce4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cf0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0cf6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0cf9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0cfd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0d05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0d09: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d0e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d15: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d1a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0d1d: mov_imm:
	regs[5] = 0x3dad54a3, opcode= 0x02
0x0d23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d2c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0d30: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d35: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0d39: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d3e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0d41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0d44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0d47: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d4d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0d51: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d56: mov_imm:
	regs[5] = 0x7c326335, opcode= 0x02
0x0d5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d5f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0d62: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d68: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d6f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d74: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0d77: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0d7e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0d86: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d92: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0d95: mov_imm:
	regs[5] = 0x53e83cc3, opcode= 0x02
0x0d9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d9e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0da1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0da4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0da7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0daa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0dae: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0db3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0db6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0db9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0dbc: mov_imm:
	regs[5] = 0x892f67c9, opcode= 0x02
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0dc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0dcc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0dd1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0dd4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0dda: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0de0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0de3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0de7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0dec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0df0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0df5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0df8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0dfb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0dfe: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0e01: mov_imm:
	regs[5] = 0xfff42375, opcode= 0x02
0x0e07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e0a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0e0d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0e10: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0e13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0e16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0e19: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e20: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e25: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0e28: mov_imm:
	regs[5] = 0xec78152e, opcode= 0x02
0x0e2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e32: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e37: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0e3a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e40: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e46: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e49: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0e4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0e52: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e59: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e5e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0e61: mov_imm:
	regs[5] = 0x65270669, opcode= 0x02
0x0e67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e6a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e73: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0e76: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0e82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0e86: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e8b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e8f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e97: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0e9a: mov_imm:
	regs[5] = 0x243c4f5, opcode= 0x02
0x0ea1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ea6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0eaa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0eaf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0eb2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0eb8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ebe: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0ec2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ec7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0eca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0ecd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ed0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ed3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ed7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0edc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0edf: mov_imm:
	regs[5] = 0x6ef0a57e, opcode= 0x02
0x0ee5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ee8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0eeb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0eee: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0ef2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ef7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0f03: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f09: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0f0c: mov_imm:
	regs[5] = 0xec9c2188, opcode= 0x02
0x0f12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f15: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0f19: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f1e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f25: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f2a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f36: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0f3a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f3f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0f42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0f46: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0f4e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f55: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f5a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0f5d: mov_imm:
	regs[5] = 0xc5b4bd88, opcode= 0x02
0x0f63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f66: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0f6a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f6f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f78: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0f7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0f81: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f87: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0f8a: mov_imm:
	regs[5] = 0x8657c6ff, opcode= 0x02
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f99: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0f9c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0fa2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0fa8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0fac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fb1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0fb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0fb7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0fbb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fc0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0fc3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fc6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0fca: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fcf: mov_imm:
	regs[5] = 0x771fed6, opcode= 0x02
0x0fd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fde: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0fe1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fea: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0fed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0ff0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ff3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ff6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ffa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fff: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1008: mov_imm:
	regs[5] = 0xf222c749, opcode= 0x02
0x100f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1014: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1018: jmp_imm:
	pc += 0x1, opcode= 0x03
0x101d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1021: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1026: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x102c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1032: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1036: jmp_imm:
	pc += 0x1, opcode= 0x03
0x103b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x103f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1044: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1047: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x104b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1050: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1054: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1059: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x105c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x105f: mov_imm:
	regs[5] = 0x5d362720, opcode= 0x02
0x1065: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1069: jmp_imm:
	pc += 0x1, opcode= 0x03
0x106e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1071: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1075: jmp_imm:
	pc += 0x1, opcode= 0x03
0x107a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x107d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1080: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1083: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1087: jmp_imm:
	pc += 0x1, opcode= 0x03
0x108c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x108f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1092: mov_imm:
	regs[5] = 0xa2332885, opcode= 0x02
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x03
0x109e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10a1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x10a5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10aa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10b0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10b7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10bc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x10bf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x10c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x10c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x10c8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10ce: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x10d1: mov_imm:
	regs[5] = 0x2173779, opcode= 0x02
0x10d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10db: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10e0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x10e3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x10e6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x10e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x10f5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10fc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1101: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1104: mov_imm:
	regs[5] = 0x470a8431, opcode= 0x02
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1110: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1113: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1116: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x111c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1122: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1125: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1129: jmp_imm:
	pc += 0x1, opcode= 0x03
0x112e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1131: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x03
0x113a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x113d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1140: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1143: mov_imm:
	regs[5] = 0xade36c7e, opcode= 0x02
0x114a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x114f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1153: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1158: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x115b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1164: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1167: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x116a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x116d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1176: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1179: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x117c: mov_imm:
	regs[5] = 0xec59d3bc, opcode= 0x02
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1188: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x118c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1191: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1194: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x119a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x11a0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x11a3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x11a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x11a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x11ac: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x11af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11b3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11b8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x11bb: mov_imm:
	regs[5] = 0x4a1a07fb, opcode= 0x02
0x11c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11c4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x11c7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x11ca: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x11cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x11d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x11d3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x11d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11da: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11df: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x11e3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11e8: mov_imm:
	regs[5] = 0x187f4a3c, opcode= 0x02
0x11ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11f1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x11f5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11fa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1201: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1206: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x120d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1212: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1215: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1219: jmp_imm:
	pc += 0x1, opcode= 0x03
0x121e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1221: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1224: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1227: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x122a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x122d: mov_imm:
	regs[5] = 0x6864d3da, opcode= 0x02
0x1233: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1236: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1239: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x123c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x123f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1242: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1245: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1248: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x124b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x124e: mov_imm:
	regs[5] = 0xcd2aca03, opcode= 0x02
0x1255: jmp_imm:
	pc += 0x1, opcode= 0x03
0x125a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x125e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1263: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1266: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x126d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1272: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1278: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x127b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x127e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1281: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1284: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1287: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x128a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x128d: mov_imm:
	regs[5] = 0x92b8e599, opcode= 0x02
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1299: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x129c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x129f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x12a2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x12a6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x12ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x12b2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12b7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12bd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x12c1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12c6: mov_imm:
	regs[5] = 0x3a3b7f9f, opcode= 0x02
0x12cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12cf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x12d2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x12d9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12de: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x12e4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x12e8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12ed: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x12f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x12f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12fc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1302: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1305: mov_imm:
	regs[5] = 0xe5a8f243, opcode= 0x02
0x130b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x130e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1311: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1314: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1317: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x131b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1320: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1324: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1329: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x132c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x132f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1332: mov_imm:
	regs[5] = 0x5402238c, opcode= 0x02
0x1338: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x133b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x133e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x03
0x134a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1350: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1353: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1357: jmp_imm:
	pc += 0x1, opcode= 0x03
0x135c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1360: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1365: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1368: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x136b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x136e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1371: mov_imm:
	regs[5] = 0x40a3c472, opcode= 0x02
0x1377: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x137a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x137d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1380: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1383: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1386: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x138a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x138f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1392: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1395: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1398: mov_imm:
	regs[5] = 0x44399c84, opcode= 0x02
0x139e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13a1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x13a4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13aa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13b0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x13b4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13b9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x13bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x13c0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x13c8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13ce: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x13d2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13d7: mov_imm:
	regs[5] = 0xf878975c, opcode= 0x02
0x13de: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13e6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x13e9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x13ec: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x13f0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x13f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x13fb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1401: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1404: mov_imm:
	regs[5] = 0x84539a10, opcode= 0x02
0x140a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x140e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1413: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1416: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x141c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1422: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1425: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1429: jmp_imm:
	pc += 0x1, opcode= 0x03
0x142e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1431: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1434: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1437: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x143b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1440: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1444: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1449: mov_imm:
	regs[5] = 0xec5deb78, opcode= 0x02
0x144f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1458: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x145b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x145e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1461: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1464: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1468: jmp_imm:
	pc += 0x1, opcode= 0x03
0x146d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1471: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1476: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1479: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x147c: mov_imm:
	regs[5] = 0x86a6f8f5, opcode= 0x02
0x1482: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1485: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1488: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x148e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1494: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1497: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x149a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x149d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x14a0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14a6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x14a9: mov_imm:
	regs[5] = 0xdc396a1e, opcode= 0x02
0x14af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14b2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x14b5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x14b8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x14bc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x14c5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x14ce: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14d3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14d9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x14dd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14e2: mov_imm:
	regs[5] = 0x25a7790d, opcode= 0x02
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14f1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x14f5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14fa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1500: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1506: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1509: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x150c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x150f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1512: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1515: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1518: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x151b: mov_imm:
	regs[5] = 0xa122e5cb, opcode= 0x02
0x1522: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1527: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x152a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x152d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1530: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1533: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1536: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1539: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x153c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x153f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1542: mov_imm:
	regs[5] = 0x75ddb759, opcode= 0x02
0x1548: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x154c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1551: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1554: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x155a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1560: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1563: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1566: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1569: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x156d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1572: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1575: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1578: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x157b: mov_imm:
	regs[5] = 0x1267b1bc, opcode= 0x02
0x1582: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1587: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x158a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x158d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1590: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1593: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1597: jmp_imm:
	pc += 0x1, opcode= 0x03
0x159c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x159f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15a5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x15a8: mov_imm:
	regs[5] = 0x6f76292c, opcode= 0x02
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15b7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x15ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x15c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x15c6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x15c9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x15cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x15cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x15d2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15d9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15de: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x15e1: mov_imm:
	regs[5] = 0x1d7688db, opcode= 0x02
0x15e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15ea: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x15ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x15f0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x15fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x15ff: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1602: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1605: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1608: mov_imm:
	regs[5] = 0xb09c1d61, opcode= 0x02
0x160e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1611: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1614: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x161a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1620: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1623: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1626: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x162a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x162f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1633: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1638: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1641: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1644: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x03
0x164d: mov_imm:
	regs[5] = 0xd28ab429, opcode= 0x02
0x1653: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1657: jmp_imm:
	pc += 0x1, opcode= 0x03
0x165c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x165f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1668: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x166b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x166e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1672: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1677: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x167a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x167d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1680: mov_imm:
	regs[5] = 0xb2be45a3, opcode= 0x02
0x1686: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x168a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x168f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1692: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1698: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x169f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16a4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x16a7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x16aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x16ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x16b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16b6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x16b9: mov_imm:
	regs[5] = 0x7cd7c54c, opcode= 0x02
0x16bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16c2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x16c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x16c9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x16d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x16d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x16d7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16db: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16e3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x16e6: mov_imm:
	regs[5] = 0x5c2e9d37, opcode= 0x02
0x16ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16ef: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x16f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x16f9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16fe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1705: jmp_imm:
	pc += 0x1, opcode= 0x03
0x170a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x170d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1710: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1713: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1717: jmp_imm:
	pc += 0x1, opcode= 0x03
0x171c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x171f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1722: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1725: mov_imm:
	regs[5] = 0x5172863a, opcode= 0x02
0x172b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x172e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1731: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1734: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x03
0x173d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1740: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1743: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1747: jmp_imm:
	pc += 0x1, opcode= 0x03
0x174c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x174f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1753: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1758: mov_imm:
	regs[5] = 0x7d6dca25, opcode= 0x02
0x175e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1762: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1767: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x176a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1770: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1776: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1779: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x177c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x177f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1782: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1785: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1789: jmp_imm:
	pc += 0x1, opcode= 0x03
0x178e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1791: mov_imm:
	regs[5] = 0xf2df6ba8, opcode= 0x02
0x1798: jmp_imm:
	pc += 0x1, opcode= 0x03
0x179d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17a0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x17a3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x17a7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x17af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17bb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17c2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17c7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x17ca: mov_imm:
	regs[5] = 0x9a417415, opcode= 0x02
0x17d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17d3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x17d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17e8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x17eb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x17ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x17f2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x17fb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1800: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1803: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1807: jmp_imm:
	pc += 0x1, opcode= 0x03
0x180c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x180f: mov_imm:
	regs[5] = 0x29086dbf, opcode= 0x02
0x1815: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1818: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x181b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x181e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1821: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1824: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1828: jmp_imm:
	pc += 0x1, opcode= 0x03
0x182d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1831: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1836: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x183a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x183f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1842: mov_imm:
	regs[5] = 0x6a35a9fc, opcode= 0x02
0x1849: jmp_imm:
	pc += 0x1, opcode= 0x03
0x184e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1852: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1857: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x185a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1860: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1867: jmp_imm:
	pc += 0x1, opcode= 0x03
0x186c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x186f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1872: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1875: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1878: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x187b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x187e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1881: mov_imm:
	regs[5] = 0xf6a1c1eb, opcode= 0x02
0x1887: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x188a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x188d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1890: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1893: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1896: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x189f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18a3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x18a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18ab: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x18ae: mov_imm:
	regs[5] = 0x78c13fba, opcode= 0x02
0x18b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18b7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x18ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18c6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x18c9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x18cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x18cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x18d2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18d6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x18db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18de: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x18e1: mov_imm:
	regs[5] = 0x24bf1945, opcode= 0x02
0x18e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18ea: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x18ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x18f0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x18f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x18f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x18f9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18ff: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1903: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1908: mov_imm:
	regs[5] = 0xdf8a3fef, opcode= 0x02
0x190f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1914: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1917: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x191a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1920: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1927: jmp_imm:
	pc += 0x1, opcode= 0x03
0x192c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x192f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1938: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x193b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x193f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1944: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1947: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x194b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1950: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1953: mov_imm:
	regs[5] = 0x202d9a8e, opcode= 0x02
0x1959: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x195c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x195f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1963: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1968: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x196c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1971: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1974: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1977: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x197a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x197e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1983: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1987: jmp_imm:
	pc += 0x1, opcode= 0x03
0x198c: mov_imm:
	regs[5] = 0xc56a9146, opcode= 0x02
0x1992: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x03
0x199b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x199f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19a4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x19aa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x19b0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x19b3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x19b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x19ba: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x19c2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19c8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x19cb: mov_imm:
	regs[5] = 0xb855da02, opcode= 0x02
0x19d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19d4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19dd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19e6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x19e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x19ed: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x19f5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19fc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a01: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1a04: mov_imm:
	regs[5] = 0xb08e93f2, opcode= 0x02
0x1a0b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a13: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1a16: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a1c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a22: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a25: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1a28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1a2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1a2e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a34: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1a37: mov_imm:
	regs[5] = 0xfe4169d2, opcode= 0x02
0x1a3e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a46: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1a49: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1a4c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1a4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1a52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1a55: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a5b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1a5f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a64: mov_imm:
	regs[5] = 0x2dcbc94c, opcode= 0x02
0x1a6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a6d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1a70: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a76: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a7c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a7f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1a82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1a85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1a88: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a8e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1a91: mov_imm:
	regs[5] = 0x21e71bef, opcode= 0x02
0x1a97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a9b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1aa0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1aa3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1aa7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1aac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1ab0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ab5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1ab8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1abb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1abe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ac1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1ac4: mov_imm:
	regs[5] = 0x2c2c74b3, opcode= 0x02
0x1aca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ad3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1ad6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1adc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ae2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ae5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ae8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1aeb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1aee: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1af1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1afa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1afd: mov_imm:
	regs[5] = 0x6a206c98, opcode= 0x02
0x1b03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b06: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1b09: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b0c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1b12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1b16: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b1b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b1f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b27: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b30: mov_imm:
	regs[5] = 0x301adc60, opcode= 0x02
0x1b36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b3a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b3f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1b42: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b48: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b4f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b54: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1b57: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1b5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1b5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1b61: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b66: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b6d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b72: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1b75: mov_imm:
	regs[5] = 0xc000aaa3, opcode= 0x02
0x1b7c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b84: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1b88: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b8d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b96: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1b9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1b9f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ba2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ba5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1ba8: mov_imm:
	regs[5] = 0xa5132a7b, opcode= 0x02
0x1bae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1bb1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1bb4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1bba: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1bc0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1bc3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1bc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1bc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1bcc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1bcf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bd2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1bd6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bdb: mov_imm:
	regs[5] = 0x39253867, opcode= 0x02
0x1be2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1be7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1beb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bf0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1bf3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1bf7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bfc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1bff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1c03: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1c0c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c11: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c15: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c1d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1c20: mov_imm:
	regs[5] = 0x6d180d21, opcode= 0x02
0x1c26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c29: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c32: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c38: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c3e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1c42: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c47: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1c4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1c4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c56: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c5c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1c5f: mov_imm:
	regs[5] = 0x306951da, opcode= 0x02
0x1c65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c68: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1c6b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1c6e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1c71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1c7e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c83: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c89: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1c8d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c92: mov_imm:
	regs[5] = 0xba85fe2, opcode= 0x02
0x1c99: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ca1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1ca4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1caa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1cb0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1cb3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1cb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1cbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1cc2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1cc8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1ccb: mov_imm:
	regs[5] = 0x1b545b9d, opcode= 0x02
0x1cd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1cd4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1cd7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1cda: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1cdd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1ce0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1ce3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ce6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ce9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1cec: mov_imm:
	regs[5] = 0x9b015244, opcode= 0x02
0x1cf3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1cf8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1cfb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1cfe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d04: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d0a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d0d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1d1c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d22: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1d25: mov_imm:
	regs[5] = 0x86f7445d, opcode= 0x02
0x1d2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d2e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1d32: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d37: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1d3b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d40: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1d46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1d49: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d4c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d4f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d58: mov_imm:
	regs[5] = 0x370ac2be, opcode= 0x02
0x1d5e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d61: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1d65: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d6a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d71: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d76: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d7c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d7f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1d8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1d8f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d94: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d98: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1da1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1da6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1da9: mov_imm:
	regs[5] = 0x230937b3, opcode= 0x02
0x1daf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1db2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1db5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1db8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1dbb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1dbe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1dc1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1dc4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1dc8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1dcd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1dd0: mov_imm:
	regs[5] = 0xccae26b4, opcode= 0x02
0x1dd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1dd9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1ddc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1de2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1de8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1deb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1dee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1df1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1df4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1df7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1dfa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1dfe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e03: mov_imm:
	regs[5] = 0x67838373, opcode= 0x02
0x1e0a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e12: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1e15: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1e18: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1e1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1e1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1e21: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e27: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1e2a: mov_imm:
	regs[5] = 0xa3ab300d, opcode= 0x02
0x1e30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e33: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e3c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e43: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e48: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e4e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e52: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e57: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1e63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1e66: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e6a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e72: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1e75: mov_imm:
	regs[5] = 0x6b96a89c, opcode= 0x02
0x1e7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e7e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e87: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1e8a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1e8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1e90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1e93: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e97: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ea0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ea5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1ea8: mov_imm:
	regs[5] = 0x4ba0b930, opcode= 0x02
0x1eae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1eb1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1eb4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1eba: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ec0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ec3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ec6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1eca: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ecf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1ed2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ed6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1edb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ede: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1ee1: mov_imm:
	regs[5] = 0x24fe6e7d, opcode= 0x02
0x1ee7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1eeb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ef0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1ef3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1ef6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1ef9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1efc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1f00: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f05: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f11: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1f14: mov_imm:
	regs[5] = 0x88b49bf7, opcode= 0x02
0x1f1b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f23: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1f26: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f2c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f33: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f38: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1f3c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f41: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1f44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1f47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1f4a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f4e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f56: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1f59: mov_imm:
	regs[5] = 0xa34eb094, opcode= 0x02
0x1f60: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f68: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1f6b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f6e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1f74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1f77: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f7d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1f80: mov_imm:
	regs[5] = 0x5fae241b, opcode= 0x02
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f8f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1f92: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f98: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f9e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1fa2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fa7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1faa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1fad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1fb0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1fb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fb6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1fb9: mov_imm:
	regs[5] = 0xd5bcec21, opcode= 0x02
0x1fbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1fc2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1fc5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1fd2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1fda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1fdd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1fe0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fe3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1fe6: mov_imm:
	regs[5] = 0xc9ce2250, opcode= 0x02
0x1fec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ff5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1ff8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ffe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2004: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2007: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x200b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2010: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2013: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2016: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2019: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2022: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2026: jmp_imm:
	pc += 0x1, opcode= 0x03
0x202b: mov_imm:
	regs[5] = 0xc6bcfdb2, opcode= 0x02
0x2031: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2034: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2037: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x203a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x203d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2040: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2043: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2046: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2049: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x204c: mov_imm:
	regs[5] = 0x8539a5c6, opcode= 0x02
0x2053: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2058: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x205b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x205f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2064: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2070: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2076: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2079: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x207c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2085: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2088: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x208b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x208e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2091: mov_imm:
	regs[5] = 0x2c694e9a, opcode= 0x02
0x2097: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x209a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x209e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20a3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x20a6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x20a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x20ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x20af: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20b5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x20b8: mov_imm:
	regs[5] = 0xeebeb3fd, opcode= 0x02
0x20be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20c1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x20c4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20cb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20d0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x20d7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20dc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x20e0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20e5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x20e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x20eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x20ee: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20f5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20fa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x20fd: mov_imm:
	regs[5] = 0x282e2d13, opcode= 0x02
0x2103: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2106: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x210a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x210f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2113: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2118: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x211c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2121: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2125: jmp_imm:
	pc += 0x1, opcode= 0x03
0x212a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x212d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2131: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2136: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2139: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x213d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2142: mov_imm:
	regs[5] = 0x1a419694, opcode= 0x02
0x2149: jmp_imm:
	pc += 0x1, opcode= 0x03
0x214e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2151: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2154: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x215a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2161: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2166: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2169: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x216c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x216f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2172: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2175: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2178: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x217b: mov_imm:
	regs[5] = 0x918e40ac, opcode= 0x02
0x2181: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2184: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2187: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x218b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2190: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2193: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2196: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2199: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x219c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21a0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21a5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x21a8: mov_imm:
	regs[5] = 0x7ad333c8, opcode= 0x02
0x21ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21b1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x21b4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21ba: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21c1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21c6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x21ca: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21cf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x21db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x21de: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x21e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21e4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x21e7: mov_imm:
	regs[5] = 0x1fbde429, opcode= 0x02
0x21ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21f0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x21f3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x21f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x21f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x21fd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2202: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2205: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2208: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x220b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x220f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2214: mov_imm:
	regs[5] = 0x7dd83725, opcode= 0x02
0x221a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x221d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2226: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x222c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2233: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2238: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x223b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x223e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2242: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2247: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x224a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x224d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2250: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2253: mov_imm:
	regs[5] = 0xf2c3be9f, opcode= 0x02
0x2259: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x225c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2260: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2265: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2269: jmp_imm:
	pc += 0x1, opcode= 0x03
0x226e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2271: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2275: jmp_imm:
	pc += 0x1, opcode= 0x03
0x227a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x227d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2280: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2284: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2289: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x228c: mov_imm:
	regs[5] = 0xc21b6a94, opcode= 0x02
0x2292: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2295: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2298: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x229e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22a4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x22a7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x22ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x22b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x22b7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22bc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22c0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22c9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22ce: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x22d1: mov_imm:
	regs[5] = 0x93d7b499, opcode= 0x02
0x22d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22da: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x22dd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x22e0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x22e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x22e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x22ea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22ef: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22f5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x22f8: mov_imm:
	regs[5] = 0xdbea21e, opcode= 0x02
0x22fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2301: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2304: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x230a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2310: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2313: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2316: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2319: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x231d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2322: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2325: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2328: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x232b: mov_imm:
	regs[5] = 0x132423ff, opcode= 0x02
0x2331: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2334: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2338: jmp_imm:
	pc += 0x1, opcode= 0x03
0x233d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2340: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2343: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2346: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2349: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x234d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2352: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2355: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2358: mov_imm:
	regs[5] = 0xb5059839, opcode= 0x02
0x235e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2361: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2365: jmp_imm:
	pc += 0x1, opcode= 0x03
0x236a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2370: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2377: jmp_imm:
	pc += 0x1, opcode= 0x03
0x237c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2380: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2385: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2389: jmp_imm:
	pc += 0x1, opcode= 0x03
0x238e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2391: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2394: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2397: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x239a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x239d: mov_imm:
	regs[5] = 0xd37ece60, opcode= 0x02
0x23a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23a6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x23aa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23af: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23b8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x23bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x23c8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23cd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23d3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x23d7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23dc: mov_imm:
	regs[5] = 0xa64c07bb, opcode= 0x02
0x23e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23e5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x23e8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23f4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23fa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x23fd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2400: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2403: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2406: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2409: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x240c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2410: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2415: mov_imm:
	regs[5] = 0x6c3d2030, opcode= 0x02
0x241b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x241e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2421: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2424: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2428: jmp_imm:
	pc += 0x1, opcode= 0x03
0x242d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2430: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2433: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2436: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2439: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x243c: mov_imm:
	regs[5] = 0xd8250c2a, opcode= 0x02
0x2442: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2445: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2448: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2454: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x245a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x245d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2460: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2464: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2469: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x246c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x246f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2472: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2475: mov_imm:
	regs[5] = 0x73b4dafa, opcode= 0x02
0x247b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x247e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2481: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2484: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2487: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x248a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x248d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2490: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2493: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2496: mov_imm:
	regs[5] = 0x5617852a, opcode= 0x02
0x249c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x249f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x24a2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x24a9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24ae: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x24b4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x24b7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x24ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x24bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x24c0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24c6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x24c9: mov_imm:
	regs[5] = 0x53ac1dc1, opcode= 0x02
0x24cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24d2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x24d6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24db: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x24df: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24e4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x24e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x24ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x24ed: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24f3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x24f6: mov_imm:
	regs[5] = 0x5f234a54, opcode= 0x02
0x24fd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2502: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2505: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2508: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x250e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x03
0x251a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x251d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2520: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2524: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2529: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x252c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x252f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2532: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2535: mov_imm:
	regs[5] = 0xbbf258, opcode= 0x02
0x253b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x253e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2541: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2544: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2548: jmp_imm:
	pc += 0x1, opcode= 0x03
0x254d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2550: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2559: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x255c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x255f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2562: mov_imm:
	regs[5] = 0x15469172, opcode= 0x02
0x2568: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x256c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2571: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2574: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x257a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2581: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2586: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2589: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x258c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x258f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2592: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2596: jmp_imm:
	pc += 0x1, opcode= 0x03
0x259b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x259e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x25a1: mov_imm:
	regs[5] = 0xaa4edd49, opcode= 0x02
0x25a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25b0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x25b3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x25b6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x25b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x25bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x25bf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25cb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x25ce: mov_imm:
	regs[5] = 0x25b2cfc, opcode= 0x02
0x25d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25d7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x25da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25e0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25ec: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x25ef: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x25f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x25f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25fe: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2601: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2604: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2607: mov_imm:
	regs[5] = 0xfed6c7f7, opcode= 0x02
0x260d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2611: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2616: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x261a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x261f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2623: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2628: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x262b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x262e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2631: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2634: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2637: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x263a: mov_imm:
	regs[5] = 0xe378707c, opcode= 0x02
0x2640: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2644: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2649: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x264c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2653: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2658: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x265e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2661: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2664: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2668: jmp_imm:
	pc += 0x1, opcode= 0x03
0x266d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2670: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2679: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x267c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x267f: mov_imm:
	regs[5] = 0xc04328c8, opcode= 0x02
0x2685: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x03
0x268e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2691: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2694: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2697: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x269a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x269d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26a3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x26a6: mov_imm:
	regs[5] = 0x9f854577, opcode= 0x02
0x26ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26af: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x26b2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x26b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x26be: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x26c1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x26c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x26c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x26ca: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26d0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x26d3: mov_imm:
	regs[5] = 0x6490b0a7, opcode= 0x02
0x26d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26e2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x26e6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26eb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x26ee: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x26f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x26f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x26f8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26fd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2701: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2706: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2709: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x270c: mov_imm:
	regs[5] = 0x23517336, opcode= 0x02
0x2712: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2715: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2718: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x271e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2725: jmp_imm:
	pc += 0x1, opcode= 0x03
0x272a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x272d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2730: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2733: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2736: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2739: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x273c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x273f: mov_imm:
	regs[5] = 0xbb09cfc9, opcode= 0x02
0x2745: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2748: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x274b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x274e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2751: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2754: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2757: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x275a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x275d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2760: mov_imm:
	regs[5] = 0xbfc670da, opcode= 0x02
0x2766: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2769: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x276d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2772: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2778: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x277e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2781: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2785: jmp_imm:
	pc += 0x1, opcode= 0x03
0x278a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x278e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2793: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2796: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2799: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x279c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x279f: mov_imm:
	regs[5] = 0x387a4a6b, opcode= 0x02
0x27a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27a8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x27ac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27b1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x27b5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27ba: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x27bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x27c9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27d0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27d5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x27d8: mov_imm:
	regs[5] = 0x9c69b219, opcode= 0x02
0x27de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27e1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x27e4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27ea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x27f0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x27f3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x27f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x27f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x27fc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2803: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2808: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x280c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2811: mov_imm:
	regs[5] = 0xa1b38447, opcode= 0x02
0x2817: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x281a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x281d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2821: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2826: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2829: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x282d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2832: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2835: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2838: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x283b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x283e: mov_imm:
	regs[5] = 0xf2b69369, opcode= 0x02
0x2844: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2847: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x284a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2850: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2856: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2859: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x285c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2860: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2865: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2868: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x286b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x286e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2877: mov_imm:
	regs[5] = 0x5c002740, opcode= 0x02
0x287d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2880: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2883: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2886: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2889: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x288c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2895: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2898: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x289b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x289e: mov_imm:
	regs[5] = 0xb19e112c, opcode= 0x02
0x28a5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28ae: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28b3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x28b6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28bd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28c2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x28c8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x28cb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x28ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x28d2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x28da: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28de: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x28e6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x28e9: mov_imm:
	regs[5] = 0x9a3dcb6d, opcode= 0x02
0x28ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28f2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x28f5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x28f8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x28fc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2901: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2904: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2907: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x290b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2910: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2919: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x291c: mov_imm:
	regs[5] = 0xab6350e8, opcode= 0x02
0x2922: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2925: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2928: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x292e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2934: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2937: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x293b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2940: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2943: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2946: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x294a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x294f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2952: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2955: mov_imm:
	regs[5] = 0x8424bc3e, opcode= 0x02
0x295b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x295e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2961: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2964: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2968: jmp_imm:
	pc += 0x1, opcode= 0x03
0x296d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2970: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2979: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x297d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2982: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2985: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2989: jmp_imm:
	pc += 0x1, opcode= 0x03
0x298e: mov_imm:
	regs[5] = 0xc19e10d9, opcode= 0x02
0x2994: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2998: jmp_imm:
	pc += 0x1, opcode= 0x03
0x299d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x29a0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x29a7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29ac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29b2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x29b5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x29b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x29bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x29be: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29c4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x29c7: mov_imm:
	regs[5] = 0xc53b27b2, opcode= 0x02
0x29ce: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29d6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x29da: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29df: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x29e2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x29e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x29e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x29eb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29f2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29f7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x29fa: mov_imm:
	regs[5] = 0x31f8aef5, opcode= 0x02
0x2a00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a03: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2a06: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a0c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a12: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a15: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2a1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2a1e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a24: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2a27: mov_imm:
	regs[5] = 0x87bed856, opcode= 0x02
0x2a2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a30: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2a33: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2a36: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2a3a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2a43: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2a4b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a4f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a58: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a5d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2a60: mov_imm:
	regs[5] = 0x300fece4, opcode= 0x02
0x2a66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a69: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2a6c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a78: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a7e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a82: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a87: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2a8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2a90: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a96: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2a99: mov_imm:
	regs[5] = 0x701f118e, opcode= 0x02
0x2a9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2aa3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2aa8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2aab: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2aae: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2ab1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2aba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2abe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ac3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ac6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ac9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2acc: mov_imm:
	regs[5] = 0x9f73aa5c, opcode= 0x02
0x2ad3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ad8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2adb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2ade: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ae5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2aea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2af0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2af3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2af6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2afa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2aff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b02: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b06: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b0e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2b11: mov_imm:
	regs[5] = 0x6d6e5d4a, opcode= 0x02
0x2b17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b1a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2b1d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2b20: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2b23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2b26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b29: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b2f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2b32: mov_imm:
	regs[5] = 0x90f343c0, opcode= 0x02
0x2b38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b3c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b41: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2b44: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b4b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b50: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b56: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2b59: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2b5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2b5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b62: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b68: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2b6b: mov_imm:
	regs[5] = 0x3a504b23, opcode= 0x02
0x2b72: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b7a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2b7e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b83: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2b86: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2b89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2b8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b90: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b95: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b9b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2b9e: mov_imm:
	regs[5] = 0x6922a399, opcode= 0x02
0x2ba4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ba7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2bab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bb0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2bb6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2bbd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bc2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2bc6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bcb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2bce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2bd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2bd4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2bd7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2be0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2be3: mov_imm:
	regs[5] = 0x82e203a5, opcode= 0x02
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bf3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bf8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2bfc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c01: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c04: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c08: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2c10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2c13: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c19: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2c1c: mov_imm:
	regs[5] = 0xf643fc18, opcode= 0x02
0x2c22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c25: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2c28: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c2f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c34: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c3b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c40: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2c43: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2c46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2c49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2c4c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c52: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2c55: mov_imm:
	regs[5] = 0x286832ee, opcode= 0x02
0x2c5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c5e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2c62: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c67: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c6a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2c70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2c74: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c79: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c7d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c85: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2c89: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c8e: mov_imm:
	regs[5] = 0x4ea0dd9c, opcode= 0x02
0x2c94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c9d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2ca1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ca6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2cac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2cb3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cb8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2cbc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cc1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2cc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2cc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2ccb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cd0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2cd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2cd6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2cd9: mov_imm:
	regs[5] = 0x18320ab8, opcode= 0x02
0x2cdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ce2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2ce6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ceb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2cee: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2cf1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2cf5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cfa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2cfd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d03: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2d06: mov_imm:
	regs[5] = 0x88c23f99, opcode= 0x02
0x2d0d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d15: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2d18: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d1e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d24: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2d27: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2d2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2d2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2d30: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d34: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d3c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2d3f: mov_imm:
	regs[5] = 0x25585b4f, opcode= 0x02
0x2d45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d49: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d4e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2d51: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d5a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2d5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2d61: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2d69: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d75: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2d78: mov_imm:
	regs[5] = 0xc2dbccfc, opcode= 0x02
0x2d7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d87: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d90: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d96: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d9d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2da2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2da5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2da8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2dab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2dae: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2db7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2dba: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2dbd: mov_imm:
	regs[5] = 0x640a5e05, opcode= 0x02
0x2dc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2dc6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2dc9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2dcc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2dcf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2dd2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2dd5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2dd9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2dde: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2de1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2de5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2dea: mov_imm:
	regs[5] = 0xa92131da, opcode= 0x02
0x2df0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2df3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2df6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2dfc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e02: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2e05: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2e08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2e0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2e0f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e14: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e1a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2e1d: mov_imm:
	regs[5] = 0x15c9d5b1, opcode= 0x02
0x2e23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e26: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2e29: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e2c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2e32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2e35: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e3c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e41: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2e44: mov_imm:
	regs[5] = 0xdd46ff6c, opcode= 0x02
0x2e4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e4d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2e50: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e56: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e5c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2e5f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2e62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2e65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e6e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e74: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2e78: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e7d: mov_imm:
	regs[5] = 0x35f596ba, opcode= 0x02
0x2e83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e86: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2e89: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e8c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2e92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2e95: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e9b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ea4: mov_imm:
	regs[5] = 0x63700180, opcode= 0x02
0x2eaa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ead: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2eb0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2eb6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ebc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ebf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2ec2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2ec5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ece: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ed1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ed4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2ed7: mov_imm:
	regs[5] = 0xba69e75d, opcode= 0x02
0x2ede: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ee3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ee7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2eec: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2ef0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ef5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2ef8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2efb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2efe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2f01: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f07: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2f0a: mov_imm:
	regs[5] = 0x74f1824c, opcode= 0x02
0x2f10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f13: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2f16: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f1c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f22: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f25: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2f2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2f2e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f32: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f3b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f40: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2f43: mov_imm:
	regs[5] = 0x82045099, opcode= 0x02
0x2f49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f4c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f55: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2f58: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2f5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2f5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2f61: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f68: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f6d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2f70: mov_imm:
	regs[5] = 0x54cdaac9, opcode= 0x02
0x2f76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f79: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2f7c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f83: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f88: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f8f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f94: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f97: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2f9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2fa0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2fa3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fa6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2fa9: mov_imm:
	regs[5] = 0xc3836b5d, opcode= 0x02
0x2faf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2fb2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2fb5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2fb8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2fbc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2fc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2fc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2fc8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2fcd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2fd0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fd3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2fd6: mov_imm:
	regs[5] = 0x8622463a, opcode= 0x02
0x2fdc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2fdf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2fe3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2fe8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2fee: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ff4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ff7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2ffb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3000: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3003: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3006: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3009: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x300c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x300f: mov_imm:
	regs[5] = 0xa9d2423e, opcode= 0x02
0x3015: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3018: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x301c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3021: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3024: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3027: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x302a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x302e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3033: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3037: jmp_imm:
	pc += 0x1, opcode= 0x03
0x303c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x303f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3042: mov_imm:
	regs[5] = 0xce2c5c3b, opcode= 0x02
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x03
0x304e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3051: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3055: jmp_imm:
	pc += 0x1, opcode= 0x03
0x305a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3060: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3066: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3069: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x306c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x306f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3072: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3075: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3079: jmp_imm:
	pc += 0x1, opcode= 0x03
0x307e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3081: mov_imm:
	regs[5] = 0xc1e7264b, opcode= 0x02
0x3087: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x308a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x308d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3090: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3093: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3096: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x309a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x309f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30a3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30ac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30b1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x30b4: mov_imm:
	regs[5] = 0xb5eba5c0, opcode= 0x02
0x30ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30bd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x30c0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x30c6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30cc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x30cf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x30d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x30d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30de: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30e4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x30e7: mov_imm:
	regs[5] = 0x2261e3a5, opcode= 0x02
0x30ee: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30f6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x30f9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3102: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3106: jmp_imm:
	pc += 0x1, opcode= 0x03
0x310b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x310f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3114: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3117: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x311a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x311d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3120: mov_imm:
	regs[5] = 0xac49ee25, opcode= 0x02
0x3126: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x312f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3132: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3139: jmp_imm:
	pc += 0x1, opcode= 0x03
0x313e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3144: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3148: jmp_imm:
	pc += 0x1, opcode= 0x03
0x314d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3151: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3156: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3159: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x315c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x315f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3162: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3165: mov_imm:
	regs[5] = 0xa21f1c7e, opcode= 0x02
0x316b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x316e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3172: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3177: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x317b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3180: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3183: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3186: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x318a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x318f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3192: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3196: jmp_imm:
	pc += 0x1, opcode= 0x03
0x319b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x319e: mov_imm:
	regs[5] = 0x61959732, opcode= 0x02
0x31a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31a7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x31ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31b0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x31b7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31bc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31c3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31c8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x31cc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31d1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x31d5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x31dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x31e0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31e4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31ed: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31f2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x31f5: mov_imm:
	regs[5] = 0x14f39bae, opcode= 0x02
0x31fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31ff: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3204: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3207: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x320a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x320e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3213: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3216: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3219: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x321d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3222: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3225: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3229: jmp_imm:
	pc += 0x1, opcode= 0x03
0x322e: mov_imm:
	regs[5] = 0x43030780, opcode= 0x02
0x3234: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x03
0x323d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3240: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3246: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x324c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3250: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3255: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3258: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x325c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3261: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3265: jmp_imm:
	pc += 0x1, opcode= 0x03
0x326a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x326d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3271: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3276: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3279: mov_imm:
	regs[5] = 0x11717d05, opcode= 0x02
0x327f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3283: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3288: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x328b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x328e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3291: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3294: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3297: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x329b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32a3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x32a6: mov_imm:
	regs[5] = 0x3e00e0b6, opcode= 0x02
0x32ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32af: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x32b2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32be: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x32c1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x32c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x32c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x32ca: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32d0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x32d4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32d9: mov_imm:
	regs[5] = 0xa365a9a2, opcode= 0x02
0x32e0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32e8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x32ec: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32f1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x32f4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x32f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x32fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x32fe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3303: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3306: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3309: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x330c: mov_imm:
	regs[5] = 0x26a7a9a5, opcode= 0x02
0x3312: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3315: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3319: jmp_imm:
	pc += 0x1, opcode= 0x03
0x331e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3325: jmp_imm:
	pc += 0x1, opcode= 0x03
0x332a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3330: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3333: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3336: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3339: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x333d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3342: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3345: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3348: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x334b: mov_imm:
	regs[5] = 0x363a65d0, opcode= 0x02
0x3351: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3354: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3358: jmp_imm:
	pc += 0x1, opcode= 0x03
0x335d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3361: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3366: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3369: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x336c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x336f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3372: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3376: jmp_imm:
	pc += 0x1, opcode= 0x03
0x337b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x337f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3384: mov_imm:
	regs[5] = 0x10ab7325, opcode= 0x02
0x338a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x338e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3393: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3396: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x339c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33a2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x33a5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x33a9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x33b2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x33ba: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33c0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x33c3: mov_imm:
	regs[5] = 0xe6440341, opcode= 0x02
0x33c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33cc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x33d0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33d5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x33d9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33de: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x33e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x33e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x33e7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33ed: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x33f0: mov_imm:
	regs[5] = 0xf6e28abf, opcode= 0x02
0x33f7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3400: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3405: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3408: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x340e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3415: jmp_imm:
	pc += 0x1, opcode= 0x03
0x341a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x341d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3420: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3423: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3426: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3429: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x342c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3430: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3435: mov_imm:
	regs[5] = 0x1f44ac96, opcode= 0x02
0x343c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3445: jmp_imm:
	pc += 0x1, opcode= 0x03
0x344a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x344d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3450: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3453: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3456: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3459: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x345c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x345f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3462: mov_imm:
	regs[5] = 0xe5b59b9c, opcode= 0x02
0x3468: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x346b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x346e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3475: jmp_imm:
	pc += 0x1, opcode= 0x03
0x347a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3481: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3486: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x348a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x348f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3498: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x349c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x34a4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34a8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34b0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x34b3: mov_imm:
	regs[5] = 0x9f6ab81c, opcode= 0x02
0x34b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34bc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x34bf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x34c2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x34c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x34c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x34cc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34d1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34d7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34e0: mov_imm:
	regs[5] = 0x5734747d, opcode= 0x02
0x34e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34ea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34ef: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x34f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x34f8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x34ff: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3504: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3507: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x350a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3513: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3517: jmp_imm:
	pc += 0x1, opcode= 0x03
0x351c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x351f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3523: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3528: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x352b: mov_imm:
	regs[5] = 0xd4bcb74b, opcode= 0x02
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3537: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x353a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x353d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3540: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3543: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3547: jmp_imm:
	pc += 0x1, opcode= 0x03
0x354c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x354f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3553: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3558: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x355b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x355e: mov_imm:
	regs[5] = 0x70d6a1e9, opcode= 0x02
0x3565: jmp_imm:
	pc += 0x1, opcode= 0x03
0x356a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x356d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3570: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3576: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x357c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x357f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3582: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3585: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3588: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x358b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3594: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x03
0x359d: mov_imm:
	regs[5] = 0xf05a793, opcode= 0x02
0x35a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35a6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x35a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x35ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x35b0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x35b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x35bb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35bf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35c7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x35ca: mov_imm:
	regs[5] = 0x68b423a9, opcode= 0x02
0x35d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35d3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x35d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35e8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x35eb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x35ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x35f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x35f4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35fa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x35fd: mov_imm:
	regs[5] = 0xbce93e55, opcode= 0x02
0x3603: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3606: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3609: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x360c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3610: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3615: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3618: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x361b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x361e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3622: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3627: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x362b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3630: mov_imm:
	regs[5] = 0x372375b5, opcode= 0x02
0x3636: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x363a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x363f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3642: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3648: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x364e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3651: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3655: jmp_imm:
	pc += 0x1, opcode= 0x03
0x365a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x365e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3663: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3666: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3669: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x366d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3672: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3676: jmp_imm:
	pc += 0x1, opcode= 0x03
0x367b: mov_imm:
	regs[5] = 0x346ec08d, opcode= 0x02
0x3682: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3687: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x368a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x368d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3690: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3693: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3696: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3699: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x369c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x369f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x36a2: mov_imm:
	regs[5] = 0xe0d53fea, opcode= 0x02
0x36a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36ac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36b1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x36b5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x36c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x36c7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36cc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x36d0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36d5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x36d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x36db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x36de: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36e2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x36ea: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x36ed: mov_imm:
	regs[5] = 0xb8011b9f, opcode= 0x02
0x36f4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36fc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3700: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3705: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3708: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x370b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x370e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3712: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3717: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x371a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x371d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3720: mov_imm:
	regs[5] = 0x470df3f3, opcode= 0x02
0x3726: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x372a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x372f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3733: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3738: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x373f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3744: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x374b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3750: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3753: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3756: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3759: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x375c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x375f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3763: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3768: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x376b: mov_imm:
	regs[5] = 0xc2a89bf7, opcode= 0x02
0x3771: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3774: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3777: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x377a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x377d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3781: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3786: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3789: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x378c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3790: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3795: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3799: jmp_imm:
	pc += 0x1, opcode= 0x03
0x379e: mov_imm:
	regs[5] = 0xf31ec251, opcode= 0x02
0x37a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x37a7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x37aa: mov_imm:
	regs[30] = 0x506be47b, opcode= 0x02
0x37b1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x37b6: mov_imm:
	regs[31] = 0xc68c56c2, opcode= 0x02
0x37bc: xor_regs:
	regs[0] ^= regs[30], opcode= 0x08
0x37bf: xor_regs:
	regs[1] ^= regs[31], opcode= 0x08
max register index:31
