// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/27/2023 16:14:41"

module 	RESDMAC (
	aINT,
	_SIZ1,
	R_W_IO,
	_AS_IO,
	_DS_IO,
	_DSACK_IO,
	DATA_IO,
	_STERM,
	SCLK,
	_CS,
	_RST,
	_BERR,
	ADDR,
	BR,
	_BG,
	_BGACK_IO,
	_DMAEN,
	_DREQ,
	INTA,
	_DACK,
	_CSS,
	_IOR,
	_IOW,
	PD_PORT,
	_LED_RD,
	_LED_WR,
	_LED_DMA,
	OWN,
	DATA_OE_,
	PDATA_OE_);
output 	aINT;
output 	_SIZ1;
inout 	R_W_IO;
inout 	_AS_IO;
inout 	_DS_IO;
inout 	[1:0] _DSACK_IO;
inout 	[31:0] DATA_IO;
input 	_STERM;
input 	SCLK;
input 	_CS;
input 	_RST;
input 	_BERR;
input 	[6:2] ADDR;
output 	BR;
input 	_BG;
inout 	_BGACK_IO;
output 	_DMAEN;
input 	_DREQ;
input 	INTA;
output 	_DACK;
output 	_CSS;
output 	_IOR;
output 	_IOW;
inout 	[15:0] PD_PORT;
output 	_LED_RD;
output 	_LED_WR;
output 	_LED_DMA;
output 	OWN;
output 	DATA_OE_;
output 	PDATA_OE_;
wire u_PLL_aAPLL_inst_aaltpll_component_a_clk2;
wire u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a1;
wire u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a2;
wire u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a3;
wire u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a4;
wire u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a5;
wire u_datapath_au_datapath_scsi_au_datapath_24dec_aZ2_a0;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a26_a;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as6;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr30_a0;
wire u_CPU_SM_au_cpudff1_acpudff1_d_a1;
wire u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a0;
wire u_CPU_SM_au_cpudff2_ap2c_a1;
wire u_CPU_SM_au_cpudff1_ap1c_a2;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a27_a_a22;
wire u_CPU_SM_au_cpudff2_acpudff2_d_a1;
wire u_CPU_SM_au_cpudff2_acpudff2_d_a2;
wire u_CPU_SM_au_cpudff4_acpudff4_d_a0;
wire u_CPU_SM_au_cpudff4_acpudff4_d_a1;
wire u_CPU_SM_au_cpudff5_ap5b_a1;
wire u_CPU_SM_au_cpudff3_acpudff3_d_a1;
wire u_CPU_SM_au_cpudff3_ap3a_a0;
wire u_CPU_SM_au_cpudff5_acpudff5_d_a4;
wire u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a1;
wire u_CPU_SM_au_cpudff5_acpudff5_d_a5;
wire u_registers_au_registers_cntr_aCNTR_O_a8_a_a4;
wire int_fifo_au_full_empty_ctr_aUP_a7_a;
wire u_SCSI_SM_aRIFIFO_d;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as14;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a0;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a2;
wire int_fifo_au_full_empty_ctr_aUP_a0;
wire u_registers_au_registers_cntr_aCNTR_O_a8_a_a5;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aRIFIFO_a0;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as22;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector11_a0;
wire u_CPU_SM_aPDS;
wire u_registers_au_registers_term_aTERM_COUNTER_a2_a;
wire u_registers_au_registers_istr_aFE;
wire u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_X_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a1;
wire LLW;
wire int_fifo_au_write_strobes_aLLWS;
wire LHW;
wire int_fifo_au_write_strobes_aLLWS_a0;
wire int_fifo_au_write_strobes_aUMWS;
wire int_fifo_au_write_strobes_aLMWS;
wire u_datapath_aFIFO_ID_a8_a_a2;
wire int_fifo_au_write_strobes_aUUWS;
wire u_datapath_aFIFO_ID_a9_a_a7;
wire u_datapath_aFIFO_ID_a10_a_a12;
wire u_datapath_aFIFO_ID_a11_a_a17;
wire u_datapath_aFIFO_ID_a12_a_a22;
wire u_datapath_aFIFO_ID_a13_a_a27;
wire u_datapath_aFIFO_ID_a14_a_a32;
wire u_datapath_aFIFO_ID_a15_a_a37;
wire u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a2;
wire u_registers_au_registers_term_aAdd0_a0;
wire u_registers_au_registers_term_aTERM_COUNTER_a0;
wire u_registers_au_registers_istr_aFE_a0;
wire u_CPU_SM_aPLLW;
wire u_CPU_SM_aPLHW;
wire u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a2;
wire u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a3;
wire u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a4;
wire u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a1;
wire _BG_acombout;
wire _DREQ_acombout;
wire R_W_IO_a0;
wire _AS_IO_a0;
wire _DS_IO_a0;
wire _DSACK_IO_a0_a_a0;
wire _DSACK_IO_a1_a_a1;
wire DATA_IO_a0_a_a0;
wire DATA_IO_a1_a_a1;
wire DATA_IO_a2_a_a2;
wire DATA_IO_a3_a_a3;
wire DATA_IO_a4_a_a4;
wire DATA_IO_a5_a_a5;
wire DATA_IO_a6_a_a6;
wire DATA_IO_a7_a_a7;
wire DATA_IO_a8_a_a8;
wire DATA_IO_a9_a_a9;
wire DATA_IO_a10_a_a10;
wire DATA_IO_a11_a_a11;
wire DATA_IO_a12_a_a12;
wire DATA_IO_a13_a_a13;
wire DATA_IO_a14_a_a14;
wire DATA_IO_a15_a_a15;
wire DATA_IO_a16_a_a16;
wire DATA_IO_a17_a_a17;
wire DATA_IO_a18_a_a18;
wire DATA_IO_a19_a_a19;
wire DATA_IO_a20_a_a20;
wire DATA_IO_a21_a_a21;
wire DATA_IO_a22_a_a22;
wire DATA_IO_a23_a_a23;
wire DATA_IO_a24_a_a24;
wire DATA_IO_a25_a_a25;
wire DATA_IO_a26_a_a26;
wire DATA_IO_a27_a_a27;
wire DATA_IO_a28_a_a28;
wire DATA_IO_a29_a_a29;
wire DATA_IO_a30_a_a30;
wire DATA_IO_a31_a_a31;
wire _BGACK_IO_a0;
wire PD_PORT_a0_a_a0;
wire PD_PORT_a1_a_a1;
wire PD_PORT_a2_a_a2;
wire PD_PORT_a3_a_a3;
wire PD_PORT_a4_a_a4;
wire PD_PORT_a5_a_a5;
wire PD_PORT_a6_a_a6;
wire PD_PORT_a7_a_a7;
wire _RST_acombout;
wire SCLK_acombout;
wire u_PLL_aAPLL_inst_aaltpll_component_a_clk0;
wire ADDR_a2_a_acombout;
wire ADDR_a4_a_acombout;
wire u_registers_au_addr_decoder_aCONTR_WR_a0;
wire u_registers_au_registers_cntr_aCNTR_O_a1_a_a2;
wire u_PLL_aAPLL_inst_aaltpll_component_a_locked;
wire u_registers_au_registers_cntr_aCNTR_O_a1_a;
wire u_PLL_aAPLL_inst_aaltpll_component_a_clk1;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a15;
wire _STERM_acombout;
wire u_CPU_SM_au_cpudff2_ap2b_a0;
wire u_CPU_SM_au_CPU_SM_inputs_anE_a0;
wire ADDR_a5_a_acombout;
wire u_registers_au_addr_decoder_ah_0C;
wire _CS_acombout;
wire u_registers_au_addr_decoder_aWDREGREQ;
wire u_SCSI_SM_aCRESET_;
wire u_SCSI_SM_aCCPUREQ;
wire ADDR_a3_a_acombout;
wire ADDR_a6_a_acombout;
wire u_registers_au_addr_decoder_aFLUSH__a0;
wire u_registers_au_registers_cntr_aCNTR_O_a8_a_a6;
wire u_registers_au_registers_cntr_aCNTR_O_a8_a;
wire DREQ_;
wire u_SCSI_SM_aCDREQ_;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a0;
wire int_fifo_au_full_empty_ctr_aUP_a5;
wire int_fifo_au_full_empty_ctr_aDOWN_a0_a_a6;
wire int_fifo_au_full_empty_ctr_aDOWN_a0_a;
wire int_fifo_au_full_empty_ctr_aDOWN_a1_a_a5;
wire int_fifo_au_full_empty_ctr_aDOWN_a1_a;
wire int_fifo_au_full_empty_ctr_aDOWN_a2_a_a4;
wire int_fifo_au_full_empty_ctr_aDOWN_a2_a;
wire int_fifo_au_full_empty_ctr_aDOWN_a3_a_a3;
wire int_fifo_au_full_empty_ctr_aDOWN_a3_a;
wire int_fifo_au_full_empty_ctr_aUP_a4;
wire int_fifo_au_full_empty_ctr_aUP_a4_a;
wire int_fifo_au_full_empty_ctr_aUP_a3;
wire int_fifo_au_full_empty_ctr_aUP_a5_a;
wire int_fifo_au_full_empty_ctr_aUP_a2;
wire int_fifo_au_full_empty_ctr_aUP_a6_a;
wire int_fifo_au_full_empty_ctr_aFIFOEMPTY_a0;
wire int_fifo_au_full_empty_ctr_aUP_a1;
wire int_fifo_au_full_empty_ctr_aUP_a3_a;
wire int_fifo_au_full_empty_ctr_aDOWN_a4_a_a2;
wire int_fifo_au_full_empty_ctr_aDOWN_a4_a;
wire int_fifo_au_full_empty_ctr_aDOWN_a5_a_a1;
wire int_fifo_au_full_empty_ctr_aDOWN_a5_a;
wire int_fifo_au_full_empty_ctr_aDOWN_a6_a_a0;
wire int_fifo_au_full_empty_ctr_aDOWN_a6_a;
wire int_fifo_au_full_empty_ctr_aUP_a7;
wire int_fifo_au_full_empty_ctr_aUP_a1_a;
wire int_fifo_au_full_empty_ctr_aUP_a6;
wire int_fifo_au_full_empty_ctr_aUP_a2_a;
wire int_fifo_au_full_empty_ctr_aFIFOEMPTY_a1;
wire int_fifo_au_full_empty_ctr_aFIFOEMPTY_a2;
wire int_fifo_au_full_empty_ctr_aFIFOEMPTY_a3;
wire int_fifo_au_full_empty_ctr_aFIFOEMPTY_a4;
wire int_fifo_au_full_empty_ctr_aFIFOEMPTY;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a1;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a1;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a2;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a3;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as0;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector12_a0;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as16;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a0;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as28;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as2;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as18;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as1;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aRDFIFO_a0;
wire u_SCSI_SM_aRDFIFO_d;
wire u_SCSI_SM_aRDFIFO_o_a0;
wire u_SCSI_SM_aRDFIFO_o;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a9;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a55_a_a27;
wire u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a1;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5;
wire u_CPU_SM_au_CPU_SM_outputs_aEqual2_a4;
wire u_CPU_SM_au_cpudff1_acpudff1_d_a0;
wire _BERR_acombout;
wire DSK0_IN__a0;
wire u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aDECFIFO_d_a0;
wire u_CPU_SM_aDECFIFO;
wire u_SCSI_SM_aRIFIFO_o_a0;
wire u_SCSI_SM_aRIFIFO_o_a1;
wire u_SCSI_SM_aRIFIFO_o;
wire u_CPU_SM_au_CPU_SM_outputs_aFF_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2;
wire u_CPU_SM_au_CPU_SM_outputs_aEqual2_a5;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a37_a_a19;
wire u_CPU_SM_au_cpudff5_ap5b_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aFF_a1;
wire u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a2;
wire u_CPU_SM_aINCFIFO;
wire int_fifo_au_full_empty_ctr_aUP_a0_a;
wire int_fifo_au_full_empty_ctr_aEqual2_a0;
wire int_fifo_au_full_empty_ctr_aEqual2_a1;
wire int_fifo_au_full_empty_ctr_aEqual2_a2;
wire int_fifo_au_full_empty_ctr_aFIFOFULL;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a1;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as24;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as4;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as20;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as12;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aINCBO;
wire u_SCSI_SM_aINCBO_o;
wire int_fifo_au_byte_ptr_aBO0_a0;
wire int_fifo_au_byte_ptr_aBO0;
wire int_fifo_au_byte_ptr_aBO1_a0;
wire int_fifo_au_byte_ptr_aBO1_a1;
wire int_fifo_au_byte_ptr_aBO1;
wire u_CPU_SM_aLASTWORD_a0;
wire u_CPU_SM_au_cpudff2_acpudff2_d_a3;
wire u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a3;
wire u_CPU_SM_aDSACK_LATCHED__a0_a;
wire DSK1_IN_;
wire u_CPU_SM_aDSACK_LATCHED__a1_a;
wire u_CPU_SM_anDSACK;
wire u_CPU_SM_au_cpudff2_acpudff2_d_a4;
wire u_CPU_SM_au_CPU_SM_outputs_aEqual2_a8;
wire u_CPU_SM_aaCYCLEDONE__a0;
wire u_CPU_SM_aaCYCLEDONE__a1;
wire u_CPU_SM_anCYCLEDONE;
wire u_registers_aA1_a0;
wire u_registers_aA1;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a12_a_a14;
wire u_CPU_SM_au_cpudff2_acpudff2_d_a5;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a16;
wire u_CPU_SM_au_CPU_SM_outputs_aEqual2_a11;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a58_a_a12;
wire u_CPU_SM_au_cpudff2_acpudff2_d_a0;
wire u_CPU_SM_au_cpudff2_acpudff2_d_a6;
wire u_CPU_SM_au_cpudff2_acpudff2_d_a7;
wire u_CPU_SM_aSTATE_a1_a;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a62_a_a7;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a11;
wire u_CPU_SM_au_CPU_SM_outputs_aEqual2_a7;
wire u_CPU_SM_au_cpudff1_acpudff1_d_a2;
wire u_CPU_SM_aLASTWORD;
wire u_CPU_SM_au_CPU_SM_outputs_anSTOPFLUSH_d_a0;
wire u_CPU_SM_au_cpudff1_acpudff1_d_a3;
wire u_CPU_SM_au_cpudff1_acpudff1_d_a4;
wire u_CPU_SM_au_CPU_SM_outputs_aEqual2_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aEqual2_a3;
wire u_CPU_SM_au_cpudff4_ap4b_a0;
wire u_CPU_SM_au_cpudff1_ap1c_a0;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a57_a_a20;
wire u_CPU_SM_au_cpudff2_ap2c_a0;
wire u_CPU_SM_au_cpudff1_ap1c_a1;
wire u_CPU_SM_au_cpudff1_acpudff1_d_a5;
wire u_CPU_SM_aSTATE_a0_a;
wire u_CPU_SM_au_CPU_SM_outputs_aEqual2_a10;
wire u_CPU_SM_au_CPU_SM_inputs_anE_a1;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a8_a_a24;
wire u_CPU_SM_au_cpudff5_acpudff5_d_a0;
wire u_CPU_SM_au_cpudff5_acpudff5_d_a2;
wire u_CPU_SM_au_cpudff5_acpudff5_d_a3;
wire u_CPU_SM_aDREQ_;
wire u_CPU_SM_au_cpudff5_acpudff5_d_a6;
wire u_CPU_SM_au_cpudff5_acpudff5_d_a7;
wire u_CPU_SM_au_cpudff5_acpudff5_d_a8;
wire u_CPU_SM_au_cpudff5_acpudff5_d_a9;
wire u_CPU_SM_aSTATE_a4_a;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a56_a_a10;
wire u_CPU_SM_au_cpudff3_acpudff3_d_a2;
wire u_registers_au_addr_decoder_aFLUSH__a1;
wire u_CPU_SM_au_CPU_SM_inputs_anE_a2;
wire u_CPU_SM_aDMAENA;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a13;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a26;
wire u_CPU_SM_au_CPU_SM_outputs_anSTOPFLUSH_d_a1;
wire u_CPU_SM_aSTOPFLUSH;
wire u_registers_aFLUSHFIFO_a0;
wire u_registers_aFLUSHFIFO;
wire u_CPU_SM_au_cpudff3_acpudff3_d_a3;
wire u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a0;
wire u_CPU_SM_au_cpudff3_acpudff3_d_a4;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a35_a_a23;
wire u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a0;
wire u_CPU_SM_au_cpudff3_acpudff3_d_a5;
wire u_CPU_SM_au_cpudff3_acpudff3_d_a6;
wire u_CPU_SM_au_cpudff5_acpudff5_d_a1;
wire u_CPU_SM_au_cpudff3_acpudff3_d_a7;
wire u_CPU_SM_au_cpudff3_acpudff3_d_a8;
wire u_CPU_SM_au_cpudff3_acpudff3_d_a9;
wire u_CPU_SM_aSTATE_a2_a;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a6;
wire u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a1;
wire u_CPU_SM_au_cpudff4_acpudff4_d_a2;
wire u_CPU_SM_au_CPU_SM_inputs_anE_a3;
wire u_CPU_SM_au_CPU_SM_outputs_aEqual2_a6;
wire u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a0;
wire u_CPU_SM_au_cpudff4_acpudff4_d_a3;
wire u_CPU_SM_au_cpudff4_acpudff4_d_a4;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a17;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a60_a_a18;
wire u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a0;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a21_a_a25;
wire u_CPU_SM_au_cpudff3_acpudff3_d_a0;
wire u_CPU_SM_au_cpudff4_acpudff4_d_a5;
wire u_CPU_SM_aBGRANT__a0;
wire u_CPU_SM_aBGRANT_;
wire u_CPU_SM_au_cpudff4_acpudff4_d_a6;
wire u_CPU_SM_au_cpudff4_acpudff4_d_a7;
wire u_CPU_SM_au_CPU_SM_outputs_aEqual2_a9;
wire u_CPU_SM_au_cpudff4_acpudff4_d_a8;
wire u_CPU_SM_au_cpudff4_acpudff4_d_a9;
wire u_CPU_SM_aSTATE_a3_a;
wire u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a1;
wire u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a2;
wire u_CPU_SM_aBGACK;
wire AS_O__a0;
wire AS_O_;
wire DS_O__a0;
wire DS_O_;
wire u_registers_au_registers_term_aCYCLE_ACTIVE_a0;
wire u_registers_au_registers_term_aTERM_COUNTER_a1;
wire u_registers_au_registers_term_aTERM_COUNTER_a0_a;
wire u_registers_au_registers_term_aTERM_COUNTER_a2;
wire u_registers_au_registers_term_aTERM_COUNTER_a1_a;
wire u_registers_au_registers_term_aREG_DSK__a0;
wire u_registers_au_registers_term_aREG_DSK_;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector7_a0;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as8;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a2;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as10;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as30;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as3;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as19;
wire u_SCSI_SM_anLS2CPU_a0;
wire u_SCSI_SM_anLS2CPU;
wire _DSACK_IO_a4;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a8;
wire u_CPU_SM_au_CPU_SM_outputs_anBRIDGEIN_d_a0;
wire u_CPU_SM_au_CPU_SM_outputs_anBRIDGEIN_d;
wire u_CPU_SM_aBRIDGEIN;
wire u_datapath_au_datapath_input_aUD_LATCH_a0_a;
wire u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a21;
wire u_CPU_SM_au_CPU_SM_outputs_aDIEH_Z_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aDIEH_d_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aDIEL_d_a0;
wire u_CPU_SM_aDIEL;
wire u_datapath_abDIEL;
wire u_datapath_au_datapath_input_aCPU_OD_a0_a_a0;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a2;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector27_a0;
wire u_SCSI_SM_aS2F_o;
wire u_datapath_aFIFO_ID_a0_a_a0;
wire u_CPU_SM_aINCNI;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector29_a0;
wire u_SCSI_SM_aINCNI_o;
wire int_fifo_au_next_in_cntr_aCOUNT_a0_a_a0;
wire int_fifo_au_next_in_cntr_aCOUNT_a0_a;
wire int_fifo_au_next_in_cntr_aCOUNT_a1_a_a1;
wire int_fifo_au_next_in_cntr_aCOUNT_a1_a;
wire int_fifo_au_next_in_cntr_aCOUNT_a2_a_a2;
wire int_fifo_au_next_in_cntr_aCOUNT_a2_a_a3;
wire int_fifo_au_next_in_cntr_aCOUNT_a2_a;
wire u_CPU_SM_aINCNO;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector23_a0;
wire u_SCSI_SM_aINCNO_o;
wire int_fifo_au_next_out_cntr_aCOUNT_a0_a_a0;
wire int_fifo_au_next_out_cntr_aCOUNT_a0_a;
wire int_fifo_au_next_out_cntr_aCOUNT_a1_a_a1;
wire int_fifo_au_next_out_cntr_aCOUNT_a1_a;
wire int_fifo_au_next_out_cntr_aCOUNT_a2_a_a2;
wire int_fifo_au_next_out_cntr_aCOUNT_a2_a_a3;
wire int_fifo_au_next_out_cntr_aCOUNT_a2_a;
wire int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a7_a;
wire u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a3;
wire u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a4;
wire u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a1;
wire u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a2;
wire u_CPU_SM_aPAS;
wire u_datapath_au_datapath_output_aLD_LATCH_a0_a;
wire u_registers_au_registers_istr_aISTR_O_a0_a_a0;
wire u_registers_au_registers_istr_aISTR_O_a0_a;
wire u_registers_au_addr_decoder_ah_0C_a0;
wire u_registers_au_addr_decoder_aISTR_RD__a0;
wire u_CPU_SM_au_CPU_SM_outputs_aSIZE1_Y_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a1;
wire u_CPU_SM_au_CPU_SM_outputs_aEqual2_a1;
wire u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a2;
wire u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a3;
wire u_CPU_SM_aF2CPUL;
wire u_SCSI_SM_aCDSACK_;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector19_a0;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as25;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as9;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a0;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector26_a0;
wire u_SCSI_SM_aS2CPU_o;
wire u_datapath_au_datapath_output_aDATA_a0_a_a0;
wire u_datapath_au_datapath_output_aDATA_a0_a_a1;
wire u_datapath_au_datapath_output_aDATA_a3_a_a2;
wire u_datapath_au_datapath_output_aDATA_a0_a_a3;
wire u_datapath_aDOEL__a0;
wire u_datapath_aDATA_OE_;
wire u_datapath_au_datapath_input_aUD_LATCH_a1_a;
wire u_datapath_au_datapath_input_aCPU_OD_a1_a_a2;
wire u_datapath_aFIFO_ID_a1_a_a5;
wire int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a6_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a1_a;
wire u_datapath_au_datapath_output_aDATA_a1_a_a4;
wire u_datapath_au_datapath_output_aDATA_a1_a_a5;
wire u_registers_au_registers_istr_aFF_a0;
wire u_registers_au_registers_istr_aINT_F_a0;
wire u_registers_au_registers_istr_aFF;
wire u_registers_au_registers_istr_aISTR_O_a1_a;
wire u_registers_au_addr_decoder_aCONTR_RD__a0;
wire u_datapath_au_datapath_output_aDATA_a1_a_a6;
wire u_datapath_au_datapath_output_aDATA_a2_a_a7;
wire u_datapath_au_datapath_output_aDATA_a2_a_a8;
wire u_datapath_au_datapath_input_aUD_LATCH_a2_a;
wire u_datapath_au_datapath_input_aCPU_OD_a2_a_a3;
wire u_datapath_aFIFO_ID_a2_a_a10;
wire int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a5_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a2_a;
wire u_datapath_au_datapath_output_aDATA_a2_a_a9;
wire u_datapath_au_datapath_input_aUD_LATCH_a3_a;
wire u_datapath_au_datapath_input_aCPU_OD_a3_a_a4;
wire u_datapath_aFIFO_ID_a3_a_a15;
wire int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a4_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a3_a;
wire u_datapath_au_datapath_output_aDATA_a3_a_a10;
wire u_datapath_au_datapath_input_aUD_LATCH_a4_a;
wire u_datapath_au_datapath_input_aCPU_OD_a4_a_a5;
wire u_datapath_aFIFO_ID_a4_a_a20;
wire int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a3_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a4_a;
wire u_datapath_au_datapath_output_aDATA_a4_a_a11;
wire u_registers_au_registers_cntr_aCNTR_O_a2_a_a3;
wire u_registers_au_registers_cntr_aCNTR_O_a2_a;
wire u_registers_au_registers_istr_aINT;
wire u_registers_au_registers_istr_aINT_P_a0;
wire u_registers_au_registers_istr_aINT_P;
wire u_registers_au_registers_istr_aISTR_O_a4_a;
wire u_datapath_au_datapath_output_aDATA_a4_a_a12;
wire INTA_acombout;
wire u_registers_au_registers_istr_aINT_F_a1;
wire u_registers_au_registers_istr_aINT_F;
wire u_registers_au_registers_istr_aISTR_O_a5_a;
wire u_datapath_au_datapath_input_aUD_LATCH_a5_a;
wire u_datapath_au_datapath_input_aCPU_OD_a5_a_a6;
wire u_datapath_aFIFO_ID_a5_a_a25;
wire int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a2_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a5_a;
wire u_datapath_au_datapath_output_aDATA_a5_a_a13;
wire u_datapath_au_datapath_input_aUD_LATCH_a6_a;
wire u_datapath_au_datapath_input_aCPU_OD_a6_a_a7;
wire u_datapath_aFIFO_ID_a6_a_a30;
wire int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a1_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a6_a;
wire u_datapath_au_datapath_output_aDATA_a6_a_a14;
wire u_datapath_au_datapath_input_aUD_LATCH_a7_a;
wire u_datapath_au_datapath_input_aCPU_OD_a7_a_a8;
wire u_datapath_aFIFO_ID_a7_a_a35;
wire int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a0_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a7_a;
wire u_datapath_au_datapath_output_aDATA_a7_a_a15;
wire u_datapath_au_datapath_input_aUD_LATCH_a8_a;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector13_a0;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as17;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as26;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector28_a0;
wire u_SCSI_SM_aCPU2S_o;
wire u_datapath_au_datapath_input_aCPU_OD_a7_a_a1;
wire u_datapath_aFIFO_ID_a8_a_a3;
wire int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a7_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a8_a;
wire u_datapath_au_datapath_output_aDATA_a8_a_a16;
wire u_datapath_au_datapath_output_aDATA_a8_a_a17;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a1_a;
wire u_datapath_au_datapath_input_aUD_LATCH_a9_a;
wire u_datapath_aFIFO_ID_a9_a_a8;
wire int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a6_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a9_a;
wire u_datapath_au_datapath_output_aDATA_a9_a_a18;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a2_a;
wire u_datapath_au_datapath_input_aUD_LATCH_a10_a;
wire u_datapath_aFIFO_ID_a10_a_a13;
wire int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a5_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a10_a;
wire u_datapath_au_datapath_output_aDATA_a10_a_a19;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a3_a;
wire u_datapath_au_datapath_input_aUD_LATCH_a11_a;
wire u_datapath_aFIFO_ID_a11_a_a18;
wire int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a4_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a11_a;
wire u_datapath_au_datapath_output_aDATA_a11_a_a20;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a4_a;
wire u_datapath_au_datapath_input_aUD_LATCH_a12_a;
wire u_datapath_aFIFO_ID_a12_a_a23;
wire int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a3_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a12_a;
wire u_datapath_au_datapath_output_aDATA_a12_a_a21;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a5_a;
wire u_datapath_au_datapath_input_aUD_LATCH_a13_a;
wire u_datapath_aFIFO_ID_a13_a_a28;
wire int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a2_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a13_a;
wire u_datapath_au_datapath_output_aDATA_a13_a_a22;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a6_a;
wire u_datapath_au_datapath_input_aUD_LATCH_a14_a;
wire u_datapath_aFIFO_ID_a14_a_a33;
wire int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a1_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a14_a;
wire u_datapath_au_datapath_output_aDATA_a14_a_a23;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a7_a;
wire u_datapath_au_datapath_input_aUD_LATCH_a15_a;
wire u_datapath_aFIFO_ID_a15_a_a38;
wire int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a0_a;
wire u_datapath_au_datapath_output_aLD_LATCH_a15_a;
wire u_datapath_au_datapath_output_aDATA_a15_a_a24;
wire u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a1;
wire u_CPU_SM_au_CPU_SM_outputs_aDIEH_d_a1;
wire u_CPU_SM_aDIEH;
wire u_datapath_aFIFO_ID_a16_a_a1;
wire int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a7_a;
wire u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_Y_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_d_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a0;
wire u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_d_a1;
wire u_CPU_SM_aBRIDGEOUT;
wire u_datapath_au_datapath_output_aUD_LATCH_a0;
wire u_datapath_au_datapath_output_aUD_LATCH_a0_a;
wire u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a2;
wire u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a3;
wire u_CPU_SM_aF2CPUH;
wire u_datapath_au_datapath_output_aDATA_a16_a_a25;
wire u_datapath_aFIFO_ID_a17_a_a6;
wire int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a6_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a1;
wire u_datapath_au_datapath_output_aUD_LATCH_a1_a;
wire u_datapath_au_datapath_output_aDATA_a17_a_a26;
wire u_datapath_aFIFO_ID_a18_a_a11;
wire int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a5_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a2;
wire u_datapath_au_datapath_output_aUD_LATCH_a2_a;
wire u_datapath_au_datapath_output_aDATA_a18_a_a27;
wire u_datapath_aFIFO_ID_a19_a_a16;
wire int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a4_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a3;
wire u_datapath_au_datapath_output_aUD_LATCH_a3_a;
wire u_datapath_au_datapath_output_aDATA_a19_a_a28;
wire u_datapath_aFIFO_ID_a20_a_a21;
wire int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a3_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a4;
wire u_datapath_au_datapath_output_aUD_LATCH_a4_a;
wire u_datapath_au_datapath_output_aDATA_a20_a_a29;
wire u_datapath_aFIFO_ID_a21_a_a26;
wire int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a2_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a5;
wire u_datapath_au_datapath_output_aUD_LATCH_a5_a;
wire u_datapath_au_datapath_output_aDATA_a21_a_a30;
wire u_datapath_aFIFO_ID_a22_a_a31;
wire int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a1_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a6;
wire u_datapath_au_datapath_output_aUD_LATCH_a6_a;
wire u_datapath_au_datapath_output_aDATA_a22_a_a31;
wire u_datapath_aFIFO_ID_a23_a_a36;
wire int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a0_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a7;
wire u_datapath_au_datapath_output_aUD_LATCH_a7_a;
wire u_datapath_au_datapath_output_aDATA_a23_a_a32;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a0_a;
wire u_datapath_aFIFO_ID_a24_a_a4;
wire int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a7_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a8;
wire u_datapath_au_datapath_output_aUD_LATCH_a8_a;
wire u_datapath_au_datapath_output_aDATA_a24_a_a33;
wire u_datapath_aFIFO_ID_a25_a_a9;
wire int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a6_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a9;
wire u_datapath_au_datapath_output_aUD_LATCH_a9_a;
wire u_datapath_au_datapath_output_aDATA_a25_a_a34;
wire u_datapath_aFIFO_ID_a26_a_a14;
wire int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a5_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a10;
wire u_datapath_au_datapath_output_aUD_LATCH_a10_a;
wire u_datapath_au_datapath_output_aDATA_a26_a_a35;
wire u_datapath_aFIFO_ID_a27_a_a19;
wire int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a4_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a11;
wire u_datapath_au_datapath_output_aUD_LATCH_a11_a;
wire u_datapath_au_datapath_output_aDATA_a27_a_a36;
wire u_datapath_aFIFO_ID_a28_a_a24;
wire int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a3_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a12;
wire u_datapath_au_datapath_output_aUD_LATCH_a12_a;
wire u_datapath_au_datapath_output_aDATA_a28_a_a37;
wire u_datapath_aFIFO_ID_a29_a_a29;
wire int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a2_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a13;
wire u_datapath_au_datapath_output_aUD_LATCH_a13_a;
wire u_datapath_au_datapath_output_aDATA_a29_a_a38;
wire u_datapath_aFIFO_ID_a30_a_a34;
wire int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a1_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a14;
wire u_datapath_au_datapath_output_aUD_LATCH_a14_a;
wire u_datapath_au_datapath_output_aDATA_a30_a_a39;
wire u_datapath_aFIFO_ID_a31_a_a39;
wire int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a0_a;
wire u_datapath_au_datapath_output_aUD_LATCH_a15;
wire u_datapath_au_datapath_output_aUD_LATCH_a15_a;
wire u_datapath_au_datapath_output_aDATA_a31_a_a40;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a0;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr22;
wire u_SCSI_SM_aF2S_o;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a1;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a2;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a3;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr22_a0;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a3;
wire u_SCSI_SM_aDACK_o;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr30;
wire u_SCSI_SM_aSCSI_CS_o;
wire PDATA_OE__a0;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a4;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a5;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a6;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a7;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a8;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a9;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a10;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a11;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a12;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a13;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a14;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a15;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a16;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a17;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a18;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a19;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a20;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a21;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a22;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a23;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a24;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a25;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a26;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a27;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a28;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a29;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a30;
wire u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a31;
wire u_registers_au_registers_istr_aINT_O_;
wire u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a1;
wire u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a2;
wire u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a6;
wire u_CPU_SM_aSIZE1;
wire _SIZ1_a0;
wire u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a6;
wire u_CPU_SM_aFLUSHFIFO;
wire u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a4;
wire u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a5;
wire u_CPU_SM_aBREQ;
wire u_registers_au_registers_cntr_aCNTR_O_a4_a_a1;
wire u_registers_au_registers_cntr_aCNTR_O_a4_a;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a1;
wire u_SCSI_SM_aRE_o;
wire _IOR_a0;
wire u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector24_a0;
wire u_SCSI_SM_aWE_o;
wire _IOW_a0;
wire u_registers_au_registers_cntr_aCNTR_O_a8_a_a0;
wire _LED_RD_a0;
wire _LED_WR_a0;
wire [2:0] int_fifo_au_next_out_cntr_aCOUNT;
wire [7:0] int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b;
wire [7:0] int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b;
wire [7:0] int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b;
wire [8:0] u_registers_au_registers_istr_aISTR_O;
wire [8:0] u_registers_au_registers_cntr_aCNTR_O;
wire [2:0] u_registers_au_registers_term_aTERM_COUNTER;
wire [1:0] u_CPU_SM_aDSACK_LATCHED_;
wire [4:0] u_CPU_SM_aSTATE;
wire [62:0] u_CPU_SM_au_CPU_SM_inputs_aE;
wire [7:0] int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b;
wire [2:0] int_fifo_au_next_in_cntr_aCOUNT;
wire [15:0] u_datapath_au_datapath_output_aUD_LATCH;
wire [6:0] int_fifo_au_full_empty_ctr_aDOWN;
wire [7:0] int_fifo_au_full_empty_ctr_aUP;
wire [15:0] u_datapath_au_datapath_input_aUD_LATCH;
wire [7:0] u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED;
wire [15:0] u_datapath_au_datapath_output_aLD_LATCH;

wire __ALT_INV__SCLK_acombout;
wire __ALT_INV___RST_acombout;
wire __ALT_INV__u_SCSI_SM_aS2CPU_o;
wire __ALT_INV__DS_O_;
wire __ALT_INV__u_SCSI_SM_aCRESET_;
wire __ALT_INV__u_registers_au_registers_cntr_aCNTR_O_a1_a;
wire __ALT_INV___IOW_a0;
wire __ALT_INV___IOR_a0;
wire __ALT_INV__u_SCSI_SM_aSCSI_CS_o;
wire __ALT_INV__u_SCSI_SM_aDACK_o;
wire __ALT_INV__u_CPU_SM_aBGACK;
wire __ALT_INV__u_registers_au_registers_istr_aINT_O_;
wire __ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1;
wire __ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0;
wire __ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked;

wire gnd;
wire vcc;

assign gnd = 1'b0;
assign vcc = 1'b1;

assign __ALT_INV__SCLK_acombout = ~ SCLK_acombout;
assign __ALT_INV___RST_acombout = ~ _RST_acombout;
assign __ALT_INV__u_SCSI_SM_aS2CPU_o = ~ u_SCSI_SM_aS2CPU_o;
assign __ALT_INV__DS_O_ = ~ DS_O_;
assign __ALT_INV__u_SCSI_SM_aCRESET_ = ~ u_SCSI_SM_aCRESET_;
assign __ALT_INV__u_registers_au_registers_cntr_aCNTR_O_a1_a = ~ u_registers_au_registers_cntr_aCNTR_O_a1_a;
assign __ALT_INV___IOW_a0 = ~ _IOW_a0;
assign __ALT_INV___IOR_a0 = ~ _IOR_a0;
assign __ALT_INV__u_SCSI_SM_aSCSI_CS_o = ~ u_SCSI_SM_aSCSI_CS_o;
assign __ALT_INV__u_SCSI_SM_aDACK_o = ~ u_SCSI_SM_aDACK_o;
assign __ALT_INV__u_CPU_SM_aBGACK = ~ u_CPU_SM_aBGACK;
assign __ALT_INV__u_registers_au_registers_istr_aINT_O_ = ~ u_registers_au_registers_istr_aINT_O_;
assign __ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1 = ~ u_PLL_aAPLL_inst_aaltpll_component_a_clk1;
assign __ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0 = ~ u_PLL_aAPLL_inst_aaltpll_component_a_clk0;
assign __ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked = ~ u_PLL_aAPLL_inst_aaltpll_component_a_locked;

cycloneii_pll u_PLL_aAPLL_inst_aaltpll_component_apll(
	.areset(__ALT_INV___RST_acombout),
	.inclk({inclk_unconnected_wire_0,SCLK_acombout}),
	.locked(u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.clk({u_PLL_aAPLL_inst_aaltpll_component_a_clk2,u_PLL_aAPLL_inst_aaltpll_component_a_clk1,u_PLL_aAPLL_inst_aaltpll_component_a_clk0}));
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.operation_mode = "normal";
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.valid_lock_multiplier = 1;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.invalid_lock_multiplier = 5;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.compensate_clock = "clk0";
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.inclk0_input_frequency = 40000;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.inclk1_input_frequency = 40000;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.gate_lock_signal = "no";
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.gate_lock_counter = 0;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.self_reset_on_gated_loss_lock = "off";
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.sim_gate_lock_device_behavior = "off";
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.bandwidth_type = "auto";
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.bandwidth = 0;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.clk0_multiply_by = 1;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.clk1_multiply_by = 1;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.clk2_multiply_by = 1;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.clk0_divide_by = 1;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.clk1_divide_by = 1;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.clk2_divide_by = 1;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.clk0_phase_shift = "5000";
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.clk1_phase_shift = "10000";
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.clk2_phase_shift = "15000";
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.clk0_duty_cycle = 50;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.clk1_duty_cycle = 50;
defparam u_PLL_aAPLL_inst_aaltpll_component_apll.clk2_duty_cycle = 50;

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a0_I(
	.dataa(u_CPU_SM_aSTATE_a3_a),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_Y_a0),
	.datac(_STERM_acombout),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a1),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a0_I.lut_mask = "0BFB";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a1_I(
	.dataa(_STERM_acombout),
	.datab(u_CPU_SM_au_cpudff5_acpudff5_d_a0),
	.datac(DSK0_IN__a0),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a1_I.lut_mask = "A2FF";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a2_I(
	.dataa(_STERM_acombout),
	.datab(u_CPU_SM_anDSACK),
	.datac(u_CPU_SM_aSTATE_a1_a),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a2));
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a2_I.lut_mask = "2FFF";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a3_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a3),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5),
	.datac(u_CPU_SM_anDSACK),
	.datad(_STERM_acombout),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a3));
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a3_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a3_I.lut_mask = "1FFF";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a4_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a3),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a5),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a6),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a4));
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a4_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a4_I.lut_mask = "000A";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a5_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a0),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a1),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a2),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a4),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a5));
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a5_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a5_I.lut_mask = "8000";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_au_datapath_24dec_aZ2_a0_I(
	.dataa(int_fifo_au_byte_ptr_aBO1),
	.datab(int_fifo_au_byte_ptr_aBO0),
	.combout(u_datapath_au_datapath_scsi_au_datapath_24dec_aZ2_a0));
defparam u_datapath_au_datapath_scsi_au_datapath_24dec_aZ2_a0_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_au_datapath_24dec_aZ2_a0_I.lut_mask = "8888";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a26_a_aI(
	.dataa(u_datapath_au_datapath_scsi_au_datapath_24dec_aZ2_a0),
	.datab(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.datac(u_CPU_SM_aLASTWORD_a0),
	.datad(u_CPU_SM_au_CPU_SM_inputs_anE_a0),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a26_a));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a26_a_aI.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a26_a_aI.lut_mask = "EFFF";

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as6_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as26),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as6));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr30_a0_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as6),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as3),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as10),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as30),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr30_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr30_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr30_a0_I.lut_mask = "FFFE";

cycloneii_lcell_comb u_CPU_SM_au_cpudff1_acpudff1_d_a1_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a55_a_a27),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a0),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a9),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a12_a_a14),
	.combout(u_CPU_SM_au_cpudff1_acpudff1_d_a1));
defparam u_CPU_SM_au_cpudff1_acpudff1_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff1_acpudff1_d_a1_I.lut_mask = "FEEE";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a0_I(
	.dataa(u_CPU_SM_aSTATE_a3_a),
	.datab(u_CPU_SM_aSTATE_a2_a),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a16),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a15),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a0_I.lut_mask = "007F";

cycloneii_lcell_comb u_CPU_SM_au_cpudff2_ap2c_a1_I(
	.dataa(u_CPU_SM_anDSACK),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a6),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a3),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a0),
	.combout(u_CPU_SM_au_cpudff2_ap2c_a1));
defparam u_CPU_SM_au_cpudff2_ap2c_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff2_ap2c_a1_I.lut_mask = "A8AA";

cycloneii_lcell_comb u_CPU_SM_au_cpudff1_ap1c_a2_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a21),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a1),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a5),
	.combout(u_CPU_SM_au_cpudff1_ap1c_a2));
defparam u_CPU_SM_au_cpudff1_ap1c_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff1_ap1c_a2_I.lut_mask = "0007";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a27_a_a22_I(
	.dataa(_STERM_acombout),
	.datab(u_CPU_SM_au_cpudff2_ap2c_a1),
	.datac(u_CPU_SM_au_cpudff1_ap1c_a2),
	.datad(u_CPU_SM_au_cpudff2_ap2c_a0),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a27_a_a22));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a27_a_a22_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a27_a_a22_I.lut_mask = "8AAA";

cycloneii_lcell_comb u_CPU_SM_au_cpudff2_acpudff2_d_a1_I(
	.dataa(u_CPU_SM_aSTATE_a4_a),
	.datab(u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.datac(u_CPU_SM_aSTATE_a0_a),
	.datad(u_CPU_SM_aSTATE_a3_a),
	.combout(u_CPU_SM_au_cpudff2_acpudff2_d_a1));
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a1_I.lut_mask = "0002";

cycloneii_lcell_comb u_CPU_SM_au_cpudff2_acpudff2_d_a2_I(
	.dataa(u_CPU_SM_aDMAENA),
	.datab(u_CPU_SM_au_cpudff2_acpudff2_d_a1),
	.datac(u_CPU_SM_aDREQ_),
	.datad(u_CPU_SM_aSTATE_a1_a),
	.combout(u_CPU_SM_au_cpudff2_acpudff2_d_a2));
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a2_I.lut_mask = "0080";

cycloneii_lcell_comb u_CPU_SM_au_cpudff4_acpudff4_d_a0_I(
	.dataa(u_datapath_au_datapath_scsi_au_datapath_24dec_aZ2_a0),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a13),
	.datac(u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a4),
	.datad(u_CPU_SM_au_CPU_SM_inputs_anE_a2),
	.combout(u_CPU_SM_au_cpudff4_acpudff4_d_a0));
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a0_I.lut_mask = "EAC0";

cycloneii_lcell_comb u_CPU_SM_au_cpudff4_acpudff4_d_a1_I(
	.dataa(u_CPU_SM_au_cpudff4_acpudff4_d_a0),
	.datab(u_CPU_SM_au_cpudff4_ap4b_a0),
	.datac(u_CPU_SM_au_cpudff1_ap1c_a0),
	.datad(_STERM_acombout),
	.combout(u_CPU_SM_au_cpudff4_acpudff4_d_a1));
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a1_I.lut_mask = "AABF";

cycloneii_lcell_comb u_CPU_SM_au_cpudff5_ap5b_a1_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a3),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a1),
	.datac(u_CPU_SM_au_cpudff5_ap5b_a0),
	.datad(_STERM_acombout),
	.combout(u_CPU_SM_au_cpudff5_ap5b_a1));
defparam u_CPU_SM_au_cpudff5_ap5b_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff5_ap5b_a1_I.lut_mask = "00EF";

cycloneii_lcell_comb u_CPU_SM_au_cpudff3_acpudff3_d_a1_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_anE_a2),
	.datab(int_fifo_au_byte_ptr_aBO1),
	.datac(int_fifo_au_byte_ptr_aBO0),
	.datad(u_CPU_SM_au_cpudff3_acpudff3_d_a0),
	.combout(u_CPU_SM_au_cpudff3_acpudff3_d_a1));
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a1_I.lut_mask = "2AFF";

cycloneii_lcell_comb u_CPU_SM_au_cpudff3_ap3a_a0_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a1_a),
	.datac(u_CPU_SM_aSTATE_a2_a),
	.datad(u_CPU_SM_aSTATE_a3_a),
	.combout(u_CPU_SM_au_cpudff3_ap3a_a0));
defparam u_CPU_SM_au_cpudff3_ap3a_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff3_ap3a_a0_I.lut_mask = "008A";

cycloneii_lcell_comb u_CPU_SM_au_cpudff5_acpudff5_d_a4_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a8),
	.datab(u_CPU_SM_aSTATE_a1_a),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a8),
	.datad(u_CPU_SM_au_CPU_SM_inputs_anE_a1),
	.combout(u_CPU_SM_au_cpudff5_acpudff5_d_a4));
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a4_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a4_I.lut_mask = "EAAA";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a1_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a15),
	.datac(u_CPU_SM_aDSACK_LATCHED__a0_a),
	.datad(u_CPU_SM_aDSACK_LATCHED__a1_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a1_I.lut_mask = "000A";

cycloneii_lcell_comb u_CPU_SM_au_cpudff5_acpudff5_d_a5_I(
	.dataa(u_CPU_SM_au_cpudff5_acpudff5_d_a4),
	.datab(_STERM_acombout),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a1),
	.datad(u_CPU_SM_au_cpudff2_ap2c_a0),
	.combout(u_CPU_SM_au_cpudff5_acpudff5_d_a5));
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a5_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a5_I.lut_mask = "EAEE";

cycloneii_lcell_comb u_registers_au_registers_cntr_aCNTR_O_a8_a_a4_I(
	.dataa(ADDR_a3_a_acombout),
	.datab(_CS_acombout),
	.datac(_AS_IO_a0),
	.datad(ADDR_a6_a_acombout),
	.combout(u_registers_au_registers_cntr_aCNTR_O_a8_a_a4));
defparam u_registers_au_registers_cntr_aCNTR_O_a8_a_a4_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_cntr_aCNTR_O_a8_a_a4_I.lut_mask = "0002";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aUP_a7_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aUP_a0),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.ena(int_fifo_au_full_empty_ctr_aUP_a1),
	.regout(int_fifo_au_full_empty_ctr_aUP_a7_a));

cycloneii_lcell_ff u_SCSI_SM_aRIFIFO_d_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aRIFIFO_a0),
	.regout(u_SCSI_SM_aRIFIFO_d));

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as14_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector11_a0),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as14));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a0_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as14),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as25),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as0),
	.datad(u_SCSI_SM_aCDSACK_),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a0_I.lut_mask = "0EEE";

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a2_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.datad(u_SCSI_SM_aCCPUREQ),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a2));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a2_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a2_I.lut_mask = "00AA";

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aUP_a0_I(
	.dataa(u_CPU_SM_aINCFIFO),
	.datab(int_fifo_au_full_empty_ctr_aUP_a6_a),
	.datac(int_fifo_au_full_empty_ctr_aDOWN_a0_a),
	.combout(int_fifo_au_full_empty_ctr_aUP_a0));
defparam int_fifo_au_full_empty_ctr_aUP_a0_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aUP_a0_I.lut_mask = "A8A8";

cycloneii_lcell_comb u_registers_au_registers_cntr_aCNTR_O_a8_a_a5_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a8_a),
	.datab(ADDR_a5_a_acombout),
	.datac(u_registers_au_registers_cntr_aCNTR_O_a8_a_a4),
	.datad(u_registers_au_addr_decoder_aISTR_RD__a0),
	.combout(u_registers_au_registers_cntr_aCNTR_O_a8_a_a5));
defparam u_registers_au_registers_cntr_aCNTR_O_a8_a_a5_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_cntr_aCNTR_O_a8_a_a5_I.lut_mask = "2AAA";

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aRIFIFO_a0_I(
	.dataa(int_fifo_au_byte_ptr_aBO1),
	.datab(int_fifo_au_byte_ptr_aBO0),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as12),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aRIFIFO_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aRIFIFO_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aRIFIFO_a0_I.lut_mask = "8080";

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as22_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as6),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as22));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector11_a0_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as22),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as14),
	.datac(u_SCSI_SM_aCDSACK_),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector11_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector11_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector11_a0_I.lut_mask = "EAEA";

cycloneii_lcell_ff u_CPU_SM_aPDS_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a1),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aPDS));

cycloneii_lcell_ff u_registers_au_registers_term_aTERM_COUNTER_a2_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_term_aTERM_COUNTER_a0),
	.regout(u_registers_au_registers_term_aTERM_COUNTER_a2_a));

cycloneii_lcell_ff u_registers_au_registers_istr_aFE_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_istr_aFE_a0),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.ena(u_registers_au_registers_istr_aINT_F_a0),
	.regout(u_registers_au_registers_istr_aFE));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a0_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a7),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a5),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a0),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a0_I.lut_mask = "FEEE";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_X_a0_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a1_a),
	.datac(u_CPU_SM_aSTATE_a2_a),
	.datad(u_CPU_SM_aSTATE_a3_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_X_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_X_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_X_a0_I.lut_mask = "0082";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a1_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a0),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_X_a0),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a1_I.lut_mask = "0088";

cycloneii_lcell_ff LLW_aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(u_CPU_SM_aPLLW),
	.regout(LLW));

cycloneii_lcell_comb int_fifo_au_write_strobes_aLLWS_aI(
	.dataa(LLW),
	.datab(u_SCSI_SM_aDACK_o),
	.datac(u_SCSI_SM_aRE_o),
	.datad(u_datapath_au_datapath_scsi_au_datapath_24dec_aZ2_a0),
	.combout(int_fifo_au_write_strobes_aLLWS));
defparam int_fifo_au_write_strobes_aLLWS_aI.sum_lutc_input = "datac";
defparam int_fifo_au_write_strobes_aLLWS_aI.lut_mask = "EAAA";

cycloneii_lcell_ff LHW_aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(u_CPU_SM_aPLHW),
	.regout(LHW));

cycloneii_lcell_comb int_fifo_au_write_strobes_aLLWS_a0_I(
	.dataa(u_SCSI_SM_aDACK_o),
	.datab(u_SCSI_SM_aRE_o),
	.combout(int_fifo_au_write_strobes_aLLWS_a0));
defparam int_fifo_au_write_strobes_aLLWS_a0_I.sum_lutc_input = "datac";
defparam int_fifo_au_write_strobes_aLLWS_a0_I.lut_mask = "8888";

cycloneii_lcell_comb int_fifo_au_write_strobes_aUMWS_aI(
	.dataa(LHW),
	.datab(int_fifo_au_byte_ptr_aBO0),
	.datac(int_fifo_au_write_strobes_aLLWS_a0),
	.datad(int_fifo_au_byte_ptr_aBO1),
	.combout(int_fifo_au_write_strobes_aUMWS));
defparam int_fifo_au_write_strobes_aUMWS_aI.sum_lutc_input = "datac";
defparam int_fifo_au_write_strobes_aUMWS_aI.lut_mask = "AAEA";

cycloneii_lcell_comb int_fifo_au_write_strobes_aLMWS_aI(
	.dataa(LLW),
	.datab(int_fifo_au_byte_ptr_aBO1),
	.datac(int_fifo_au_write_strobes_aLLWS_a0),
	.datad(int_fifo_au_byte_ptr_aBO0),
	.combout(int_fifo_au_write_strobes_aLMWS));
defparam int_fifo_au_write_strobes_aLMWS_aI.sum_lutc_input = "datac";
defparam int_fifo_au_write_strobes_aLMWS_aI.lut_mask = "AAEA";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a8_a_a2_I(
	.dataa(PD_PORT_a0_a_a0),
	.datab(DATA_IO_a8_a_a8),
	.datac(u_datapath_abDIEL),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a8_a_a2));
defparam u_datapath_aFIFO_ID_a8_a_a2_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a8_a_a2_I.lut_mask = "AAC0";

cycloneii_lcell_comb int_fifo_au_write_strobes_aUUWS_aI(
	.dataa(LHW),
	.datab(int_fifo_au_write_strobes_aLLWS_a0),
	.datac(int_fifo_au_byte_ptr_aBO1),
	.datad(int_fifo_au_byte_ptr_aBO0),
	.combout(int_fifo_au_write_strobes_aUUWS));
defparam int_fifo_au_write_strobes_aUUWS_aI.sum_lutc_input = "datac";
defparam int_fifo_au_write_strobes_aUUWS_aI.lut_mask = "AAAE";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a9_a_a7_I(
	.dataa(PD_PORT_a1_a_a1),
	.datab(DATA_IO_a9_a_a9),
	.datac(u_datapath_abDIEL),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a9_a_a7));
defparam u_datapath_aFIFO_ID_a9_a_a7_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a9_a_a7_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a10_a_a12_I(
	.dataa(PD_PORT_a2_a_a2),
	.datab(DATA_IO_a10_a_a10),
	.datac(u_datapath_abDIEL),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a10_a_a12));
defparam u_datapath_aFIFO_ID_a10_a_a12_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a10_a_a12_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a11_a_a17_I(
	.dataa(PD_PORT_a3_a_a3),
	.datab(DATA_IO_a11_a_a11),
	.datac(u_datapath_abDIEL),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a11_a_a17));
defparam u_datapath_aFIFO_ID_a11_a_a17_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a11_a_a17_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a12_a_a22_I(
	.dataa(PD_PORT_a4_a_a4),
	.datab(DATA_IO_a12_a_a12),
	.datac(u_datapath_abDIEL),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a12_a_a22));
defparam u_datapath_aFIFO_ID_a12_a_a22_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a12_a_a22_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a13_a_a27_I(
	.dataa(PD_PORT_a5_a_a5),
	.datab(DATA_IO_a13_a_a13),
	.datac(u_datapath_abDIEL),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a13_a_a27));
defparam u_datapath_aFIFO_ID_a13_a_a27_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a13_a_a27_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a14_a_a32_I(
	.dataa(PD_PORT_a6_a_a6),
	.datab(DATA_IO_a14_a_a14),
	.datac(u_datapath_abDIEL),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a14_a_a32));
defparam u_datapath_aFIFO_ID_a14_a_a32_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a14_a_a32_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a15_a_a37_I(
	.dataa(PD_PORT_a7_a_a7),
	.datab(DATA_IO_a15_a_a15),
	.datac(u_datapath_abDIEL),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a15_a_a37));
defparam u_datapath_aFIFO_ID_a15_a_a37_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a15_a_a37_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a2_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a57_a_a20),
	.datab(u_CPU_SM_anDSACK),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a15),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a2));
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a2_I.lut_mask = "EEEA";

cycloneii_lcell_comb u_registers_au_registers_term_aAdd0_a0_I(
	.dataa(u_registers_au_registers_term_aTERM_COUNTER_a0_a),
	.datab(u_registers_au_registers_term_aTERM_COUNTER_a1_a),
	.combout(u_registers_au_registers_term_aAdd0_a0));
defparam u_registers_au_registers_term_aAdd0_a0_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_term_aAdd0_a0_I.lut_mask = "8888";

cycloneii_lcell_comb u_registers_au_registers_term_aTERM_COUNTER_a0_I(
	.dataa(u_registers_au_registers_term_aTERM_COUNTER_a2_a),
	.datab(u_registers_au_registers_term_aCYCLE_ACTIVE_a0),
	.datac(u_registers_au_registers_term_aAdd0_a0),
	.datad(_AS_IO_a0),
	.combout(u_registers_au_registers_term_aTERM_COUNTER_a0));
defparam u_registers_au_registers_term_aTERM_COUNTER_a0_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_term_aTERM_COUNTER_a0_I.lut_mask = "009A";

cycloneii_lcell_comb u_registers_au_registers_istr_aFE_a0_I(
	.dataa(R_W_IO_a0),
	.datab(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.datac(u_registers_au_addr_decoder_ah_0C_a0),
	.datad(u_registers_au_addr_decoder_aISTR_RD__a0),
	.combout(u_registers_au_registers_istr_aFE_a0));
defparam u_registers_au_registers_istr_aFE_a0_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_istr_aFE_a0_I.lut_mask = "8000";

cycloneii_lcell_ff u_CPU_SM_aPLLW_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a4),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aPLLW));

cycloneii_lcell_ff u_CPU_SM_aPLHW_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a1),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aPLHW));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a2_I(
	.dataa(_STERM_acombout),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a57_a_a20),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a0),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a21),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a2));
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a2_I.lut_mask = "A888";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a3_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a2),
	.datab(_STERM_acombout),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a1),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a3));
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a3_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a3_I.lut_mask = "EAFF";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a4_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a3),
	.datab(_STERM_acombout),
	.datac(u_CPU_SM_au_cpudff5_acpudff5_d_a1),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a1),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a4));
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a4_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a4_I.lut_mask = "EAFF";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a1_I(
	.dataa(_STERM_acombout),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a57_a_a20),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a1),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a1_I.lut_mask = "A8FF";

cycloneii_io _BG_aI(
	.combout(_BG_acombout),
	.padio(_BG));
defparam _BG_aI.operation_mode = "input";
defparam _BG_aI.input_register_mode = "none";
defparam _BG_aI.output_register_mode = "none";
defparam _BG_aI.oe_register_mode = "none";
defparam _BG_aI.input_async_reset = "none";
defparam _BG_aI.output_async_reset = "none";
defparam _BG_aI.oe_async_reset = "none";
defparam _BG_aI.input_sync_reset = "none";
defparam _BG_aI.output_sync_reset = "none";
defparam _BG_aI.oe_sync_reset = "none";
defparam _BG_aI.input_power_up = "low";
defparam _BG_aI.output_power_up = "low";
defparam _BG_aI.oe_power_up = "low";

cycloneii_io _DREQ_aI(
	.combout(_DREQ_acombout),
	.padio(_DREQ));
defparam _DREQ_aI.operation_mode = "input";
defparam _DREQ_aI.input_register_mode = "none";
defparam _DREQ_aI.output_register_mode = "none";
defparam _DREQ_aI.oe_register_mode = "none";
defparam _DREQ_aI.input_async_reset = "none";
defparam _DREQ_aI.output_async_reset = "none";
defparam _DREQ_aI.oe_async_reset = "none";
defparam _DREQ_aI.input_sync_reset = "none";
defparam _DREQ_aI.output_sync_reset = "none";
defparam _DREQ_aI.oe_sync_reset = "none";
defparam _DREQ_aI.input_power_up = "low";
defparam _DREQ_aI.output_power_up = "low";
defparam _DREQ_aI.oe_power_up = "low";

cycloneii_io R_W_IO_aI(
	.datain(__ALT_INV__u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.oe(u_CPU_SM_aBGACK),
	.combout(R_W_IO_a0),
	.padio(R_W_IO));
defparam R_W_IO_aI.operation_mode = "bidir";
defparam R_W_IO_aI.input_register_mode = "none";
defparam R_W_IO_aI.output_register_mode = "none";
defparam R_W_IO_aI.oe_register_mode = "none";
defparam R_W_IO_aI.input_async_reset = "none";
defparam R_W_IO_aI.output_async_reset = "none";
defparam R_W_IO_aI.oe_async_reset = "none";
defparam R_W_IO_aI.input_sync_reset = "none";
defparam R_W_IO_aI.output_sync_reset = "none";
defparam R_W_IO_aI.oe_sync_reset = "none";
defparam R_W_IO_aI.input_power_up = "low";
defparam R_W_IO_aI.output_power_up = "low";
defparam R_W_IO_aI.oe_power_up = "low";

cycloneii_io _AS_IO_aI(
	.datain(AS_O_),
	.oe(u_CPU_SM_aBGACK),
	.combout(_AS_IO_a0),
	.padio(_AS_IO));
defparam _AS_IO_aI.operation_mode = "bidir";
defparam _AS_IO_aI.input_register_mode = "none";
defparam _AS_IO_aI.output_register_mode = "none";
defparam _AS_IO_aI.oe_register_mode = "none";
defparam _AS_IO_aI.input_async_reset = "none";
defparam _AS_IO_aI.output_async_reset = "none";
defparam _AS_IO_aI.oe_async_reset = "none";
defparam _AS_IO_aI.input_sync_reset = "none";
defparam _AS_IO_aI.output_sync_reset = "none";
defparam _AS_IO_aI.oe_sync_reset = "none";
defparam _AS_IO_aI.input_power_up = "low";
defparam _AS_IO_aI.output_power_up = "low";
defparam _AS_IO_aI.oe_power_up = "low";

cycloneii_io _DS_IO_aI(
	.datain(DS_O_),
	.oe(u_CPU_SM_aBGACK),
	.combout(_DS_IO_a0),
	.padio(_DS_IO));
defparam _DS_IO_aI.operation_mode = "bidir";
defparam _DS_IO_aI.input_register_mode = "none";
defparam _DS_IO_aI.output_register_mode = "none";
defparam _DS_IO_aI.oe_register_mode = "none";
defparam _DS_IO_aI.input_async_reset = "none";
defparam _DS_IO_aI.output_async_reset = "none";
defparam _DS_IO_aI.oe_async_reset = "none";
defparam _DS_IO_aI.input_sync_reset = "none";
defparam _DS_IO_aI.output_sync_reset = "none";
defparam _DS_IO_aI.oe_sync_reset = "none";
defparam _DS_IO_aI.input_power_up = "low";
defparam _DS_IO_aI.output_power_up = "low";
defparam _DS_IO_aI.oe_power_up = "low";

cycloneii_io _DSACK_IO_a0_a_aI(
	.datain(_DSACK_IO_a4),
	.oe(vcc),
	.combout(_DSACK_IO_a0_a_a0),
	.padio(_DSACK_IO[0]));
defparam _DSACK_IO_a0_a_aI.operation_mode = "bidir";
defparam _DSACK_IO_a0_a_aI.input_register_mode = "none";
defparam _DSACK_IO_a0_a_aI.output_register_mode = "none";
defparam _DSACK_IO_a0_a_aI.oe_register_mode = "none";
defparam _DSACK_IO_a0_a_aI.input_async_reset = "none";
defparam _DSACK_IO_a0_a_aI.output_async_reset = "none";
defparam _DSACK_IO_a0_a_aI.oe_async_reset = "none";
defparam _DSACK_IO_a0_a_aI.input_sync_reset = "none";
defparam _DSACK_IO_a0_a_aI.output_sync_reset = "none";
defparam _DSACK_IO_a0_a_aI.oe_sync_reset = "none";
defparam _DSACK_IO_a0_a_aI.input_power_up = "low";
defparam _DSACK_IO_a0_a_aI.output_power_up = "low";
defparam _DSACK_IO_a0_a_aI.oe_power_up = "low";
defparam _DSACK_IO_a0_a_aI.open_drain_output = "true";

cycloneii_io _DSACK_IO_a1_a_aI(
	.datain(_DSACK_IO_a4),
	.oe(vcc),
	.combout(_DSACK_IO_a1_a_a1),
	.padio(_DSACK_IO[1]));
defparam _DSACK_IO_a1_a_aI.operation_mode = "bidir";
defparam _DSACK_IO_a1_a_aI.input_register_mode = "none";
defparam _DSACK_IO_a1_a_aI.output_register_mode = "none";
defparam _DSACK_IO_a1_a_aI.oe_register_mode = "none";
defparam _DSACK_IO_a1_a_aI.input_async_reset = "none";
defparam _DSACK_IO_a1_a_aI.output_async_reset = "none";
defparam _DSACK_IO_a1_a_aI.oe_async_reset = "none";
defparam _DSACK_IO_a1_a_aI.input_sync_reset = "none";
defparam _DSACK_IO_a1_a_aI.output_sync_reset = "none";
defparam _DSACK_IO_a1_a_aI.oe_sync_reset = "none";
defparam _DSACK_IO_a1_a_aI.input_power_up = "low";
defparam _DSACK_IO_a1_a_aI.output_power_up = "low";
defparam _DSACK_IO_a1_a_aI.oe_power_up = "low";
defparam _DSACK_IO_a1_a_aI.open_drain_output = "true";

cycloneii_io DATA_IO_a0_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a0_a_a3),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a0_a_a0),
	.padio(DATA_IO[0]));
defparam DATA_IO_a0_a_aI.operation_mode = "bidir";
defparam DATA_IO_a0_a_aI.input_register_mode = "none";
defparam DATA_IO_a0_a_aI.output_register_mode = "none";
defparam DATA_IO_a0_a_aI.oe_register_mode = "none";
defparam DATA_IO_a0_a_aI.input_async_reset = "none";
defparam DATA_IO_a0_a_aI.output_async_reset = "none";
defparam DATA_IO_a0_a_aI.oe_async_reset = "none";
defparam DATA_IO_a0_a_aI.input_sync_reset = "none";
defparam DATA_IO_a0_a_aI.output_sync_reset = "none";
defparam DATA_IO_a0_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a0_a_aI.input_power_up = "low";
defparam DATA_IO_a0_a_aI.output_power_up = "low";
defparam DATA_IO_a0_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a1_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a1_a_a6),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a1_a_a1),
	.padio(DATA_IO[1]));
defparam DATA_IO_a1_a_aI.operation_mode = "bidir";
defparam DATA_IO_a1_a_aI.input_register_mode = "none";
defparam DATA_IO_a1_a_aI.output_register_mode = "none";
defparam DATA_IO_a1_a_aI.oe_register_mode = "none";
defparam DATA_IO_a1_a_aI.input_async_reset = "none";
defparam DATA_IO_a1_a_aI.output_async_reset = "none";
defparam DATA_IO_a1_a_aI.oe_async_reset = "none";
defparam DATA_IO_a1_a_aI.input_sync_reset = "none";
defparam DATA_IO_a1_a_aI.output_sync_reset = "none";
defparam DATA_IO_a1_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a1_a_aI.input_power_up = "low";
defparam DATA_IO_a1_a_aI.output_power_up = "low";
defparam DATA_IO_a1_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a2_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a2_a_a9),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a2_a_a2),
	.padio(DATA_IO[2]));
defparam DATA_IO_a2_a_aI.operation_mode = "bidir";
defparam DATA_IO_a2_a_aI.input_register_mode = "none";
defparam DATA_IO_a2_a_aI.output_register_mode = "none";
defparam DATA_IO_a2_a_aI.oe_register_mode = "none";
defparam DATA_IO_a2_a_aI.input_async_reset = "none";
defparam DATA_IO_a2_a_aI.output_async_reset = "none";
defparam DATA_IO_a2_a_aI.oe_async_reset = "none";
defparam DATA_IO_a2_a_aI.input_sync_reset = "none";
defparam DATA_IO_a2_a_aI.output_sync_reset = "none";
defparam DATA_IO_a2_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a2_a_aI.input_power_up = "low";
defparam DATA_IO_a2_a_aI.output_power_up = "low";
defparam DATA_IO_a2_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a3_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a3_a_a10),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a3_a_a3),
	.padio(DATA_IO[3]));
defparam DATA_IO_a3_a_aI.operation_mode = "bidir";
defparam DATA_IO_a3_a_aI.input_register_mode = "none";
defparam DATA_IO_a3_a_aI.output_register_mode = "none";
defparam DATA_IO_a3_a_aI.oe_register_mode = "none";
defparam DATA_IO_a3_a_aI.input_async_reset = "none";
defparam DATA_IO_a3_a_aI.output_async_reset = "none";
defparam DATA_IO_a3_a_aI.oe_async_reset = "none";
defparam DATA_IO_a3_a_aI.input_sync_reset = "none";
defparam DATA_IO_a3_a_aI.output_sync_reset = "none";
defparam DATA_IO_a3_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a3_a_aI.input_power_up = "low";
defparam DATA_IO_a3_a_aI.output_power_up = "low";
defparam DATA_IO_a3_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a4_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a4_a_a12),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a4_a_a4),
	.padio(DATA_IO[4]));
defparam DATA_IO_a4_a_aI.operation_mode = "bidir";
defparam DATA_IO_a4_a_aI.input_register_mode = "none";
defparam DATA_IO_a4_a_aI.output_register_mode = "none";
defparam DATA_IO_a4_a_aI.oe_register_mode = "none";
defparam DATA_IO_a4_a_aI.input_async_reset = "none";
defparam DATA_IO_a4_a_aI.output_async_reset = "none";
defparam DATA_IO_a4_a_aI.oe_async_reset = "none";
defparam DATA_IO_a4_a_aI.input_sync_reset = "none";
defparam DATA_IO_a4_a_aI.output_sync_reset = "none";
defparam DATA_IO_a4_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a4_a_aI.input_power_up = "low";
defparam DATA_IO_a4_a_aI.output_power_up = "low";
defparam DATA_IO_a4_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a5_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a5_a_a13),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a5_a_a5),
	.padio(DATA_IO[5]));
defparam DATA_IO_a5_a_aI.operation_mode = "bidir";
defparam DATA_IO_a5_a_aI.input_register_mode = "none";
defparam DATA_IO_a5_a_aI.output_register_mode = "none";
defparam DATA_IO_a5_a_aI.oe_register_mode = "none";
defparam DATA_IO_a5_a_aI.input_async_reset = "none";
defparam DATA_IO_a5_a_aI.output_async_reset = "none";
defparam DATA_IO_a5_a_aI.oe_async_reset = "none";
defparam DATA_IO_a5_a_aI.input_sync_reset = "none";
defparam DATA_IO_a5_a_aI.output_sync_reset = "none";
defparam DATA_IO_a5_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a5_a_aI.input_power_up = "low";
defparam DATA_IO_a5_a_aI.output_power_up = "low";
defparam DATA_IO_a5_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a6_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a6_a_a14),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a6_a_a6),
	.padio(DATA_IO[6]));
defparam DATA_IO_a6_a_aI.operation_mode = "bidir";
defparam DATA_IO_a6_a_aI.input_register_mode = "none";
defparam DATA_IO_a6_a_aI.output_register_mode = "none";
defparam DATA_IO_a6_a_aI.oe_register_mode = "none";
defparam DATA_IO_a6_a_aI.input_async_reset = "none";
defparam DATA_IO_a6_a_aI.output_async_reset = "none";
defparam DATA_IO_a6_a_aI.oe_async_reset = "none";
defparam DATA_IO_a6_a_aI.input_sync_reset = "none";
defparam DATA_IO_a6_a_aI.output_sync_reset = "none";
defparam DATA_IO_a6_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a6_a_aI.input_power_up = "low";
defparam DATA_IO_a6_a_aI.output_power_up = "low";
defparam DATA_IO_a6_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a7_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a7_a_a15),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a7_a_a7),
	.padio(DATA_IO[7]));
defparam DATA_IO_a7_a_aI.operation_mode = "bidir";
defparam DATA_IO_a7_a_aI.input_register_mode = "none";
defparam DATA_IO_a7_a_aI.output_register_mode = "none";
defparam DATA_IO_a7_a_aI.oe_register_mode = "none";
defparam DATA_IO_a7_a_aI.input_async_reset = "none";
defparam DATA_IO_a7_a_aI.output_async_reset = "none";
defparam DATA_IO_a7_a_aI.oe_async_reset = "none";
defparam DATA_IO_a7_a_aI.input_sync_reset = "none";
defparam DATA_IO_a7_a_aI.output_sync_reset = "none";
defparam DATA_IO_a7_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a7_a_aI.input_power_up = "low";
defparam DATA_IO_a7_a_aI.output_power_up = "low";
defparam DATA_IO_a7_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a8_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a8_a_a17),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a8_a_a8),
	.padio(DATA_IO[8]));
defparam DATA_IO_a8_a_aI.operation_mode = "bidir";
defparam DATA_IO_a8_a_aI.input_register_mode = "none";
defparam DATA_IO_a8_a_aI.output_register_mode = "none";
defparam DATA_IO_a8_a_aI.oe_register_mode = "none";
defparam DATA_IO_a8_a_aI.input_async_reset = "none";
defparam DATA_IO_a8_a_aI.output_async_reset = "none";
defparam DATA_IO_a8_a_aI.oe_async_reset = "none";
defparam DATA_IO_a8_a_aI.input_sync_reset = "none";
defparam DATA_IO_a8_a_aI.output_sync_reset = "none";
defparam DATA_IO_a8_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a8_a_aI.input_power_up = "low";
defparam DATA_IO_a8_a_aI.output_power_up = "low";
defparam DATA_IO_a8_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a9_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a9_a_a18),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a9_a_a9),
	.padio(DATA_IO[9]));
defparam DATA_IO_a9_a_aI.operation_mode = "bidir";
defparam DATA_IO_a9_a_aI.input_register_mode = "none";
defparam DATA_IO_a9_a_aI.output_register_mode = "none";
defparam DATA_IO_a9_a_aI.oe_register_mode = "none";
defparam DATA_IO_a9_a_aI.input_async_reset = "none";
defparam DATA_IO_a9_a_aI.output_async_reset = "none";
defparam DATA_IO_a9_a_aI.oe_async_reset = "none";
defparam DATA_IO_a9_a_aI.input_sync_reset = "none";
defparam DATA_IO_a9_a_aI.output_sync_reset = "none";
defparam DATA_IO_a9_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a9_a_aI.input_power_up = "low";
defparam DATA_IO_a9_a_aI.output_power_up = "low";
defparam DATA_IO_a9_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a10_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a10_a_a19),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a10_a_a10),
	.padio(DATA_IO[10]));
defparam DATA_IO_a10_a_aI.operation_mode = "bidir";
defparam DATA_IO_a10_a_aI.input_register_mode = "none";
defparam DATA_IO_a10_a_aI.output_register_mode = "none";
defparam DATA_IO_a10_a_aI.oe_register_mode = "none";
defparam DATA_IO_a10_a_aI.input_async_reset = "none";
defparam DATA_IO_a10_a_aI.output_async_reset = "none";
defparam DATA_IO_a10_a_aI.oe_async_reset = "none";
defparam DATA_IO_a10_a_aI.input_sync_reset = "none";
defparam DATA_IO_a10_a_aI.output_sync_reset = "none";
defparam DATA_IO_a10_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a10_a_aI.input_power_up = "low";
defparam DATA_IO_a10_a_aI.output_power_up = "low";
defparam DATA_IO_a10_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a11_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a11_a_a20),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a11_a_a11),
	.padio(DATA_IO[11]));
defparam DATA_IO_a11_a_aI.operation_mode = "bidir";
defparam DATA_IO_a11_a_aI.input_register_mode = "none";
defparam DATA_IO_a11_a_aI.output_register_mode = "none";
defparam DATA_IO_a11_a_aI.oe_register_mode = "none";
defparam DATA_IO_a11_a_aI.input_async_reset = "none";
defparam DATA_IO_a11_a_aI.output_async_reset = "none";
defparam DATA_IO_a11_a_aI.oe_async_reset = "none";
defparam DATA_IO_a11_a_aI.input_sync_reset = "none";
defparam DATA_IO_a11_a_aI.output_sync_reset = "none";
defparam DATA_IO_a11_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a11_a_aI.input_power_up = "low";
defparam DATA_IO_a11_a_aI.output_power_up = "low";
defparam DATA_IO_a11_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a12_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a12_a_a21),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a12_a_a12),
	.padio(DATA_IO[12]));
defparam DATA_IO_a12_a_aI.operation_mode = "bidir";
defparam DATA_IO_a12_a_aI.input_register_mode = "none";
defparam DATA_IO_a12_a_aI.output_register_mode = "none";
defparam DATA_IO_a12_a_aI.oe_register_mode = "none";
defparam DATA_IO_a12_a_aI.input_async_reset = "none";
defparam DATA_IO_a12_a_aI.output_async_reset = "none";
defparam DATA_IO_a12_a_aI.oe_async_reset = "none";
defparam DATA_IO_a12_a_aI.input_sync_reset = "none";
defparam DATA_IO_a12_a_aI.output_sync_reset = "none";
defparam DATA_IO_a12_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a12_a_aI.input_power_up = "low";
defparam DATA_IO_a12_a_aI.output_power_up = "low";
defparam DATA_IO_a12_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a13_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a13_a_a22),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a13_a_a13),
	.padio(DATA_IO[13]));
defparam DATA_IO_a13_a_aI.operation_mode = "bidir";
defparam DATA_IO_a13_a_aI.input_register_mode = "none";
defparam DATA_IO_a13_a_aI.output_register_mode = "none";
defparam DATA_IO_a13_a_aI.oe_register_mode = "none";
defparam DATA_IO_a13_a_aI.input_async_reset = "none";
defparam DATA_IO_a13_a_aI.output_async_reset = "none";
defparam DATA_IO_a13_a_aI.oe_async_reset = "none";
defparam DATA_IO_a13_a_aI.input_sync_reset = "none";
defparam DATA_IO_a13_a_aI.output_sync_reset = "none";
defparam DATA_IO_a13_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a13_a_aI.input_power_up = "low";
defparam DATA_IO_a13_a_aI.output_power_up = "low";
defparam DATA_IO_a13_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a14_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a14_a_a23),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a14_a_a14),
	.padio(DATA_IO[14]));
defparam DATA_IO_a14_a_aI.operation_mode = "bidir";
defparam DATA_IO_a14_a_aI.input_register_mode = "none";
defparam DATA_IO_a14_a_aI.output_register_mode = "none";
defparam DATA_IO_a14_a_aI.oe_register_mode = "none";
defparam DATA_IO_a14_a_aI.input_async_reset = "none";
defparam DATA_IO_a14_a_aI.output_async_reset = "none";
defparam DATA_IO_a14_a_aI.oe_async_reset = "none";
defparam DATA_IO_a14_a_aI.input_sync_reset = "none";
defparam DATA_IO_a14_a_aI.output_sync_reset = "none";
defparam DATA_IO_a14_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a14_a_aI.input_power_up = "low";
defparam DATA_IO_a14_a_aI.output_power_up = "low";
defparam DATA_IO_a14_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a15_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a15_a_a24),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a15_a_a15),
	.padio(DATA_IO[15]));
defparam DATA_IO_a15_a_aI.operation_mode = "bidir";
defparam DATA_IO_a15_a_aI.input_register_mode = "none";
defparam DATA_IO_a15_a_aI.output_register_mode = "none";
defparam DATA_IO_a15_a_aI.oe_register_mode = "none";
defparam DATA_IO_a15_a_aI.input_async_reset = "none";
defparam DATA_IO_a15_a_aI.output_async_reset = "none";
defparam DATA_IO_a15_a_aI.oe_async_reset = "none";
defparam DATA_IO_a15_a_aI.input_sync_reset = "none";
defparam DATA_IO_a15_a_aI.output_sync_reset = "none";
defparam DATA_IO_a15_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a15_a_aI.input_power_up = "low";
defparam DATA_IO_a15_a_aI.output_power_up = "low";
defparam DATA_IO_a15_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a16_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a16_a_a25),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a16_a_a16),
	.padio(DATA_IO[16]));
defparam DATA_IO_a16_a_aI.operation_mode = "bidir";
defparam DATA_IO_a16_a_aI.input_register_mode = "none";
defparam DATA_IO_a16_a_aI.output_register_mode = "none";
defparam DATA_IO_a16_a_aI.oe_register_mode = "none";
defparam DATA_IO_a16_a_aI.input_async_reset = "none";
defparam DATA_IO_a16_a_aI.output_async_reset = "none";
defparam DATA_IO_a16_a_aI.oe_async_reset = "none";
defparam DATA_IO_a16_a_aI.input_sync_reset = "none";
defparam DATA_IO_a16_a_aI.output_sync_reset = "none";
defparam DATA_IO_a16_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a16_a_aI.input_power_up = "low";
defparam DATA_IO_a16_a_aI.output_power_up = "low";
defparam DATA_IO_a16_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a17_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a17_a_a26),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a17_a_a17),
	.padio(DATA_IO[17]));
defparam DATA_IO_a17_a_aI.operation_mode = "bidir";
defparam DATA_IO_a17_a_aI.input_register_mode = "none";
defparam DATA_IO_a17_a_aI.output_register_mode = "none";
defparam DATA_IO_a17_a_aI.oe_register_mode = "none";
defparam DATA_IO_a17_a_aI.input_async_reset = "none";
defparam DATA_IO_a17_a_aI.output_async_reset = "none";
defparam DATA_IO_a17_a_aI.oe_async_reset = "none";
defparam DATA_IO_a17_a_aI.input_sync_reset = "none";
defparam DATA_IO_a17_a_aI.output_sync_reset = "none";
defparam DATA_IO_a17_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a17_a_aI.input_power_up = "low";
defparam DATA_IO_a17_a_aI.output_power_up = "low";
defparam DATA_IO_a17_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a18_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a18_a_a27),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a18_a_a18),
	.padio(DATA_IO[18]));
defparam DATA_IO_a18_a_aI.operation_mode = "bidir";
defparam DATA_IO_a18_a_aI.input_register_mode = "none";
defparam DATA_IO_a18_a_aI.output_register_mode = "none";
defparam DATA_IO_a18_a_aI.oe_register_mode = "none";
defparam DATA_IO_a18_a_aI.input_async_reset = "none";
defparam DATA_IO_a18_a_aI.output_async_reset = "none";
defparam DATA_IO_a18_a_aI.oe_async_reset = "none";
defparam DATA_IO_a18_a_aI.input_sync_reset = "none";
defparam DATA_IO_a18_a_aI.output_sync_reset = "none";
defparam DATA_IO_a18_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a18_a_aI.input_power_up = "low";
defparam DATA_IO_a18_a_aI.output_power_up = "low";
defparam DATA_IO_a18_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a19_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a19_a_a28),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a19_a_a19),
	.padio(DATA_IO[19]));
defparam DATA_IO_a19_a_aI.operation_mode = "bidir";
defparam DATA_IO_a19_a_aI.input_register_mode = "none";
defparam DATA_IO_a19_a_aI.output_register_mode = "none";
defparam DATA_IO_a19_a_aI.oe_register_mode = "none";
defparam DATA_IO_a19_a_aI.input_async_reset = "none";
defparam DATA_IO_a19_a_aI.output_async_reset = "none";
defparam DATA_IO_a19_a_aI.oe_async_reset = "none";
defparam DATA_IO_a19_a_aI.input_sync_reset = "none";
defparam DATA_IO_a19_a_aI.output_sync_reset = "none";
defparam DATA_IO_a19_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a19_a_aI.input_power_up = "low";
defparam DATA_IO_a19_a_aI.output_power_up = "low";
defparam DATA_IO_a19_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a20_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a20_a_a29),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a20_a_a20),
	.padio(DATA_IO[20]));
defparam DATA_IO_a20_a_aI.operation_mode = "bidir";
defparam DATA_IO_a20_a_aI.input_register_mode = "none";
defparam DATA_IO_a20_a_aI.output_register_mode = "none";
defparam DATA_IO_a20_a_aI.oe_register_mode = "none";
defparam DATA_IO_a20_a_aI.input_async_reset = "none";
defparam DATA_IO_a20_a_aI.output_async_reset = "none";
defparam DATA_IO_a20_a_aI.oe_async_reset = "none";
defparam DATA_IO_a20_a_aI.input_sync_reset = "none";
defparam DATA_IO_a20_a_aI.output_sync_reset = "none";
defparam DATA_IO_a20_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a20_a_aI.input_power_up = "low";
defparam DATA_IO_a20_a_aI.output_power_up = "low";
defparam DATA_IO_a20_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a21_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a21_a_a30),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a21_a_a21),
	.padio(DATA_IO[21]));
defparam DATA_IO_a21_a_aI.operation_mode = "bidir";
defparam DATA_IO_a21_a_aI.input_register_mode = "none";
defparam DATA_IO_a21_a_aI.output_register_mode = "none";
defparam DATA_IO_a21_a_aI.oe_register_mode = "none";
defparam DATA_IO_a21_a_aI.input_async_reset = "none";
defparam DATA_IO_a21_a_aI.output_async_reset = "none";
defparam DATA_IO_a21_a_aI.oe_async_reset = "none";
defparam DATA_IO_a21_a_aI.input_sync_reset = "none";
defparam DATA_IO_a21_a_aI.output_sync_reset = "none";
defparam DATA_IO_a21_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a21_a_aI.input_power_up = "low";
defparam DATA_IO_a21_a_aI.output_power_up = "low";
defparam DATA_IO_a21_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a22_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a22_a_a31),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a22_a_a22),
	.padio(DATA_IO[22]));
defparam DATA_IO_a22_a_aI.operation_mode = "bidir";
defparam DATA_IO_a22_a_aI.input_register_mode = "none";
defparam DATA_IO_a22_a_aI.output_register_mode = "none";
defparam DATA_IO_a22_a_aI.oe_register_mode = "none";
defparam DATA_IO_a22_a_aI.input_async_reset = "none";
defparam DATA_IO_a22_a_aI.output_async_reset = "none";
defparam DATA_IO_a22_a_aI.oe_async_reset = "none";
defparam DATA_IO_a22_a_aI.input_sync_reset = "none";
defparam DATA_IO_a22_a_aI.output_sync_reset = "none";
defparam DATA_IO_a22_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a22_a_aI.input_power_up = "low";
defparam DATA_IO_a22_a_aI.output_power_up = "low";
defparam DATA_IO_a22_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a23_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a23_a_a32),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a23_a_a23),
	.padio(DATA_IO[23]));
defparam DATA_IO_a23_a_aI.operation_mode = "bidir";
defparam DATA_IO_a23_a_aI.input_register_mode = "none";
defparam DATA_IO_a23_a_aI.output_register_mode = "none";
defparam DATA_IO_a23_a_aI.oe_register_mode = "none";
defparam DATA_IO_a23_a_aI.input_async_reset = "none";
defparam DATA_IO_a23_a_aI.output_async_reset = "none";
defparam DATA_IO_a23_a_aI.oe_async_reset = "none";
defparam DATA_IO_a23_a_aI.input_sync_reset = "none";
defparam DATA_IO_a23_a_aI.output_sync_reset = "none";
defparam DATA_IO_a23_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a23_a_aI.input_power_up = "low";
defparam DATA_IO_a23_a_aI.output_power_up = "low";
defparam DATA_IO_a23_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a24_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a24_a_a33),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a24_a_a24),
	.padio(DATA_IO[24]));
defparam DATA_IO_a24_a_aI.operation_mode = "bidir";
defparam DATA_IO_a24_a_aI.input_register_mode = "none";
defparam DATA_IO_a24_a_aI.output_register_mode = "none";
defparam DATA_IO_a24_a_aI.oe_register_mode = "none";
defparam DATA_IO_a24_a_aI.input_async_reset = "none";
defparam DATA_IO_a24_a_aI.output_async_reset = "none";
defparam DATA_IO_a24_a_aI.oe_async_reset = "none";
defparam DATA_IO_a24_a_aI.input_sync_reset = "none";
defparam DATA_IO_a24_a_aI.output_sync_reset = "none";
defparam DATA_IO_a24_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a24_a_aI.input_power_up = "low";
defparam DATA_IO_a24_a_aI.output_power_up = "low";
defparam DATA_IO_a24_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a25_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a25_a_a34),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a25_a_a25),
	.padio(DATA_IO[25]));
defparam DATA_IO_a25_a_aI.operation_mode = "bidir";
defparam DATA_IO_a25_a_aI.input_register_mode = "none";
defparam DATA_IO_a25_a_aI.output_register_mode = "none";
defparam DATA_IO_a25_a_aI.oe_register_mode = "none";
defparam DATA_IO_a25_a_aI.input_async_reset = "none";
defparam DATA_IO_a25_a_aI.output_async_reset = "none";
defparam DATA_IO_a25_a_aI.oe_async_reset = "none";
defparam DATA_IO_a25_a_aI.input_sync_reset = "none";
defparam DATA_IO_a25_a_aI.output_sync_reset = "none";
defparam DATA_IO_a25_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a25_a_aI.input_power_up = "low";
defparam DATA_IO_a25_a_aI.output_power_up = "low";
defparam DATA_IO_a25_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a26_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a26_a_a35),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a26_a_a26),
	.padio(DATA_IO[26]));
defparam DATA_IO_a26_a_aI.operation_mode = "bidir";
defparam DATA_IO_a26_a_aI.input_register_mode = "none";
defparam DATA_IO_a26_a_aI.output_register_mode = "none";
defparam DATA_IO_a26_a_aI.oe_register_mode = "none";
defparam DATA_IO_a26_a_aI.input_async_reset = "none";
defparam DATA_IO_a26_a_aI.output_async_reset = "none";
defparam DATA_IO_a26_a_aI.oe_async_reset = "none";
defparam DATA_IO_a26_a_aI.input_sync_reset = "none";
defparam DATA_IO_a26_a_aI.output_sync_reset = "none";
defparam DATA_IO_a26_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a26_a_aI.input_power_up = "low";
defparam DATA_IO_a26_a_aI.output_power_up = "low";
defparam DATA_IO_a26_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a27_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a27_a_a36),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a27_a_a27),
	.padio(DATA_IO[27]));
defparam DATA_IO_a27_a_aI.operation_mode = "bidir";
defparam DATA_IO_a27_a_aI.input_register_mode = "none";
defparam DATA_IO_a27_a_aI.output_register_mode = "none";
defparam DATA_IO_a27_a_aI.oe_register_mode = "none";
defparam DATA_IO_a27_a_aI.input_async_reset = "none";
defparam DATA_IO_a27_a_aI.output_async_reset = "none";
defparam DATA_IO_a27_a_aI.oe_async_reset = "none";
defparam DATA_IO_a27_a_aI.input_sync_reset = "none";
defparam DATA_IO_a27_a_aI.output_sync_reset = "none";
defparam DATA_IO_a27_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a27_a_aI.input_power_up = "low";
defparam DATA_IO_a27_a_aI.output_power_up = "low";
defparam DATA_IO_a27_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a28_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a28_a_a37),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a28_a_a28),
	.padio(DATA_IO[28]));
defparam DATA_IO_a28_a_aI.operation_mode = "bidir";
defparam DATA_IO_a28_a_aI.input_register_mode = "none";
defparam DATA_IO_a28_a_aI.output_register_mode = "none";
defparam DATA_IO_a28_a_aI.oe_register_mode = "none";
defparam DATA_IO_a28_a_aI.input_async_reset = "none";
defparam DATA_IO_a28_a_aI.output_async_reset = "none";
defparam DATA_IO_a28_a_aI.oe_async_reset = "none";
defparam DATA_IO_a28_a_aI.input_sync_reset = "none";
defparam DATA_IO_a28_a_aI.output_sync_reset = "none";
defparam DATA_IO_a28_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a28_a_aI.input_power_up = "low";
defparam DATA_IO_a28_a_aI.output_power_up = "low";
defparam DATA_IO_a28_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a29_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a29_a_a38),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a29_a_a29),
	.padio(DATA_IO[29]));
defparam DATA_IO_a29_a_aI.operation_mode = "bidir";
defparam DATA_IO_a29_a_aI.input_register_mode = "none";
defparam DATA_IO_a29_a_aI.output_register_mode = "none";
defparam DATA_IO_a29_a_aI.oe_register_mode = "none";
defparam DATA_IO_a29_a_aI.input_async_reset = "none";
defparam DATA_IO_a29_a_aI.output_async_reset = "none";
defparam DATA_IO_a29_a_aI.oe_async_reset = "none";
defparam DATA_IO_a29_a_aI.input_sync_reset = "none";
defparam DATA_IO_a29_a_aI.output_sync_reset = "none";
defparam DATA_IO_a29_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a29_a_aI.input_power_up = "low";
defparam DATA_IO_a29_a_aI.output_power_up = "low";
defparam DATA_IO_a29_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a30_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a30_a_a39),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a30_a_a30),
	.padio(DATA_IO[30]));
defparam DATA_IO_a30_a_aI.operation_mode = "bidir";
defparam DATA_IO_a30_a_aI.input_register_mode = "none";
defparam DATA_IO_a30_a_aI.output_register_mode = "none";
defparam DATA_IO_a30_a_aI.oe_register_mode = "none";
defparam DATA_IO_a30_a_aI.input_async_reset = "none";
defparam DATA_IO_a30_a_aI.output_async_reset = "none";
defparam DATA_IO_a30_a_aI.oe_async_reset = "none";
defparam DATA_IO_a30_a_aI.input_sync_reset = "none";
defparam DATA_IO_a30_a_aI.output_sync_reset = "none";
defparam DATA_IO_a30_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a30_a_aI.input_power_up = "low";
defparam DATA_IO_a30_a_aI.output_power_up = "low";
defparam DATA_IO_a30_a_aI.oe_power_up = "low";

cycloneii_io DATA_IO_a31_a_aI(
	.datain(u_datapath_au_datapath_output_aDATA_a31_a_a40),
	.oe(u_datapath_aDATA_OE_),
	.combout(DATA_IO_a31_a_a31),
	.padio(DATA_IO[31]));
defparam DATA_IO_a31_a_aI.operation_mode = "bidir";
defparam DATA_IO_a31_a_aI.input_register_mode = "none";
defparam DATA_IO_a31_a_aI.output_register_mode = "none";
defparam DATA_IO_a31_a_aI.oe_register_mode = "none";
defparam DATA_IO_a31_a_aI.input_async_reset = "none";
defparam DATA_IO_a31_a_aI.output_async_reset = "none";
defparam DATA_IO_a31_a_aI.oe_async_reset = "none";
defparam DATA_IO_a31_a_aI.input_sync_reset = "none";
defparam DATA_IO_a31_a_aI.output_sync_reset = "none";
defparam DATA_IO_a31_a_aI.oe_sync_reset = "none";
defparam DATA_IO_a31_a_aI.input_power_up = "low";
defparam DATA_IO_a31_a_aI.output_power_up = "low";
defparam DATA_IO_a31_a_aI.oe_power_up = "low";

cycloneii_io _BGACK_IO_aI(
	.datain(__ALT_INV__u_CPU_SM_aBGACK),
	.oe(vcc),
	.combout(_BGACK_IO_a0),
	.padio(_BGACK_IO));
defparam _BGACK_IO_aI.operation_mode = "bidir";
defparam _BGACK_IO_aI.input_register_mode = "none";
defparam _BGACK_IO_aI.output_register_mode = "none";
defparam _BGACK_IO_aI.oe_register_mode = "none";
defparam _BGACK_IO_aI.input_async_reset = "none";
defparam _BGACK_IO_aI.output_async_reset = "none";
defparam _BGACK_IO_aI.oe_async_reset = "none";
defparam _BGACK_IO_aI.input_sync_reset = "none";
defparam _BGACK_IO_aI.output_sync_reset = "none";
defparam _BGACK_IO_aI.oe_sync_reset = "none";
defparam _BGACK_IO_aI.input_power_up = "low";
defparam _BGACK_IO_aI.output_power_up = "low";
defparam _BGACK_IO_aI.oe_power_up = "low";
defparam _BGACK_IO_aI.open_drain_output = "true";

cycloneii_io PD_PORT_a0_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a3),
	.oe(PDATA_OE__a0),
	.combout(PD_PORT_a0_a_a0),
	.padio(PD_PORT[0]));
defparam PD_PORT_a0_a_aI.operation_mode = "bidir";
defparam PD_PORT_a0_a_aI.input_register_mode = "none";
defparam PD_PORT_a0_a_aI.output_register_mode = "none";
defparam PD_PORT_a0_a_aI.oe_register_mode = "none";
defparam PD_PORT_a0_a_aI.input_async_reset = "none";
defparam PD_PORT_a0_a_aI.output_async_reset = "none";
defparam PD_PORT_a0_a_aI.oe_async_reset = "none";
defparam PD_PORT_a0_a_aI.input_sync_reset = "none";
defparam PD_PORT_a0_a_aI.output_sync_reset = "none";
defparam PD_PORT_a0_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a0_a_aI.input_power_up = "low";
defparam PD_PORT_a0_a_aI.output_power_up = "low";
defparam PD_PORT_a0_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a1_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a7),
	.oe(PDATA_OE__a0),
	.combout(PD_PORT_a1_a_a1),
	.padio(PD_PORT[1]));
defparam PD_PORT_a1_a_aI.operation_mode = "bidir";
defparam PD_PORT_a1_a_aI.input_register_mode = "none";
defparam PD_PORT_a1_a_aI.output_register_mode = "none";
defparam PD_PORT_a1_a_aI.oe_register_mode = "none";
defparam PD_PORT_a1_a_aI.input_async_reset = "none";
defparam PD_PORT_a1_a_aI.output_async_reset = "none";
defparam PD_PORT_a1_a_aI.oe_async_reset = "none";
defparam PD_PORT_a1_a_aI.input_sync_reset = "none";
defparam PD_PORT_a1_a_aI.output_sync_reset = "none";
defparam PD_PORT_a1_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a1_a_aI.input_power_up = "low";
defparam PD_PORT_a1_a_aI.output_power_up = "low";
defparam PD_PORT_a1_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a2_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a11),
	.oe(PDATA_OE__a0),
	.combout(PD_PORT_a2_a_a2),
	.padio(PD_PORT[2]));
defparam PD_PORT_a2_a_aI.operation_mode = "bidir";
defparam PD_PORT_a2_a_aI.input_register_mode = "none";
defparam PD_PORT_a2_a_aI.output_register_mode = "none";
defparam PD_PORT_a2_a_aI.oe_register_mode = "none";
defparam PD_PORT_a2_a_aI.input_async_reset = "none";
defparam PD_PORT_a2_a_aI.output_async_reset = "none";
defparam PD_PORT_a2_a_aI.oe_async_reset = "none";
defparam PD_PORT_a2_a_aI.input_sync_reset = "none";
defparam PD_PORT_a2_a_aI.output_sync_reset = "none";
defparam PD_PORT_a2_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a2_a_aI.input_power_up = "low";
defparam PD_PORT_a2_a_aI.output_power_up = "low";
defparam PD_PORT_a2_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a3_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a15),
	.oe(PDATA_OE__a0),
	.combout(PD_PORT_a3_a_a3),
	.padio(PD_PORT[3]));
defparam PD_PORT_a3_a_aI.operation_mode = "bidir";
defparam PD_PORT_a3_a_aI.input_register_mode = "none";
defparam PD_PORT_a3_a_aI.output_register_mode = "none";
defparam PD_PORT_a3_a_aI.oe_register_mode = "none";
defparam PD_PORT_a3_a_aI.input_async_reset = "none";
defparam PD_PORT_a3_a_aI.output_async_reset = "none";
defparam PD_PORT_a3_a_aI.oe_async_reset = "none";
defparam PD_PORT_a3_a_aI.input_sync_reset = "none";
defparam PD_PORT_a3_a_aI.output_sync_reset = "none";
defparam PD_PORT_a3_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a3_a_aI.input_power_up = "low";
defparam PD_PORT_a3_a_aI.output_power_up = "low";
defparam PD_PORT_a3_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a4_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a19),
	.oe(PDATA_OE__a0),
	.combout(PD_PORT_a4_a_a4),
	.padio(PD_PORT[4]));
defparam PD_PORT_a4_a_aI.operation_mode = "bidir";
defparam PD_PORT_a4_a_aI.input_register_mode = "none";
defparam PD_PORT_a4_a_aI.output_register_mode = "none";
defparam PD_PORT_a4_a_aI.oe_register_mode = "none";
defparam PD_PORT_a4_a_aI.input_async_reset = "none";
defparam PD_PORT_a4_a_aI.output_async_reset = "none";
defparam PD_PORT_a4_a_aI.oe_async_reset = "none";
defparam PD_PORT_a4_a_aI.input_sync_reset = "none";
defparam PD_PORT_a4_a_aI.output_sync_reset = "none";
defparam PD_PORT_a4_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a4_a_aI.input_power_up = "low";
defparam PD_PORT_a4_a_aI.output_power_up = "low";
defparam PD_PORT_a4_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a5_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a23),
	.oe(PDATA_OE__a0),
	.combout(PD_PORT_a5_a_a5),
	.padio(PD_PORT[5]));
defparam PD_PORT_a5_a_aI.operation_mode = "bidir";
defparam PD_PORT_a5_a_aI.input_register_mode = "none";
defparam PD_PORT_a5_a_aI.output_register_mode = "none";
defparam PD_PORT_a5_a_aI.oe_register_mode = "none";
defparam PD_PORT_a5_a_aI.input_async_reset = "none";
defparam PD_PORT_a5_a_aI.output_async_reset = "none";
defparam PD_PORT_a5_a_aI.oe_async_reset = "none";
defparam PD_PORT_a5_a_aI.input_sync_reset = "none";
defparam PD_PORT_a5_a_aI.output_sync_reset = "none";
defparam PD_PORT_a5_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a5_a_aI.input_power_up = "low";
defparam PD_PORT_a5_a_aI.output_power_up = "low";
defparam PD_PORT_a5_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a6_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a27),
	.oe(PDATA_OE__a0),
	.combout(PD_PORT_a6_a_a6),
	.padio(PD_PORT[6]));
defparam PD_PORT_a6_a_aI.operation_mode = "bidir";
defparam PD_PORT_a6_a_aI.input_register_mode = "none";
defparam PD_PORT_a6_a_aI.output_register_mode = "none";
defparam PD_PORT_a6_a_aI.oe_register_mode = "none";
defparam PD_PORT_a6_a_aI.input_async_reset = "none";
defparam PD_PORT_a6_a_aI.output_async_reset = "none";
defparam PD_PORT_a6_a_aI.oe_async_reset = "none";
defparam PD_PORT_a6_a_aI.input_sync_reset = "none";
defparam PD_PORT_a6_a_aI.output_sync_reset = "none";
defparam PD_PORT_a6_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a6_a_aI.input_power_up = "low";
defparam PD_PORT_a6_a_aI.output_power_up = "low";
defparam PD_PORT_a6_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a7_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a31),
	.oe(PDATA_OE__a0),
	.combout(PD_PORT_a7_a_a7),
	.padio(PD_PORT[7]));
defparam PD_PORT_a7_a_aI.operation_mode = "bidir";
defparam PD_PORT_a7_a_aI.input_register_mode = "none";
defparam PD_PORT_a7_a_aI.output_register_mode = "none";
defparam PD_PORT_a7_a_aI.oe_register_mode = "none";
defparam PD_PORT_a7_a_aI.input_async_reset = "none";
defparam PD_PORT_a7_a_aI.output_async_reset = "none";
defparam PD_PORT_a7_a_aI.oe_async_reset = "none";
defparam PD_PORT_a7_a_aI.input_sync_reset = "none";
defparam PD_PORT_a7_a_aI.output_sync_reset = "none";
defparam PD_PORT_a7_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a7_a_aI.input_power_up = "low";
defparam PD_PORT_a7_a_aI.output_power_up = "low";
defparam PD_PORT_a7_a_aI.oe_power_up = "low";

cycloneii_io _RST_aI(
	.combout(_RST_acombout),
	.padio(_RST));
defparam _RST_aI.operation_mode = "input";
defparam _RST_aI.input_register_mode = "none";
defparam _RST_aI.output_register_mode = "none";
defparam _RST_aI.oe_register_mode = "none";
defparam _RST_aI.input_async_reset = "none";
defparam _RST_aI.output_async_reset = "none";
defparam _RST_aI.oe_async_reset = "none";
defparam _RST_aI.input_sync_reset = "none";
defparam _RST_aI.output_sync_reset = "none";
defparam _RST_aI.oe_sync_reset = "none";
defparam _RST_aI.input_power_up = "low";
defparam _RST_aI.output_power_up = "low";
defparam _RST_aI.oe_power_up = "low";

cycloneii_io SCLK_aI(
	.combout(SCLK_acombout),
	.padio(SCLK));
defparam SCLK_aI.operation_mode = "input";
defparam SCLK_aI.input_register_mode = "none";
defparam SCLK_aI.output_register_mode = "none";
defparam SCLK_aI.oe_register_mode = "none";
defparam SCLK_aI.input_async_reset = "none";
defparam SCLK_aI.output_async_reset = "none";
defparam SCLK_aI.oe_async_reset = "none";
defparam SCLK_aI.input_sync_reset = "none";
defparam SCLK_aI.output_sync_reset = "none";
defparam SCLK_aI.oe_sync_reset = "none";
defparam SCLK_aI.input_power_up = "low";
defparam SCLK_aI.output_power_up = "low";
defparam SCLK_aI.oe_power_up = "low";

cycloneii_io ADDR_a2_a_aI(
	.combout(ADDR_a2_a_acombout),
	.padio(ADDR[2]));
defparam ADDR_a2_a_aI.operation_mode = "input";
defparam ADDR_a2_a_aI.input_register_mode = "none";
defparam ADDR_a2_a_aI.output_register_mode = "none";
defparam ADDR_a2_a_aI.oe_register_mode = "none";
defparam ADDR_a2_a_aI.input_async_reset = "none";
defparam ADDR_a2_a_aI.output_async_reset = "none";
defparam ADDR_a2_a_aI.oe_async_reset = "none";
defparam ADDR_a2_a_aI.input_sync_reset = "none";
defparam ADDR_a2_a_aI.output_sync_reset = "none";
defparam ADDR_a2_a_aI.oe_sync_reset = "none";
defparam ADDR_a2_a_aI.input_power_up = "low";
defparam ADDR_a2_a_aI.output_power_up = "low";
defparam ADDR_a2_a_aI.oe_power_up = "low";

cycloneii_io ADDR_a4_a_aI(
	.combout(ADDR_a4_a_acombout),
	.padio(ADDR[4]));
defparam ADDR_a4_a_aI.operation_mode = "input";
defparam ADDR_a4_a_aI.input_register_mode = "none";
defparam ADDR_a4_a_aI.output_register_mode = "none";
defparam ADDR_a4_a_aI.oe_register_mode = "none";
defparam ADDR_a4_a_aI.input_async_reset = "none";
defparam ADDR_a4_a_aI.output_async_reset = "none";
defparam ADDR_a4_a_aI.oe_async_reset = "none";
defparam ADDR_a4_a_aI.input_sync_reset = "none";
defparam ADDR_a4_a_aI.output_sync_reset = "none";
defparam ADDR_a4_a_aI.oe_sync_reset = "none";
defparam ADDR_a4_a_aI.input_power_up = "low";
defparam ADDR_a4_a_aI.output_power_up = "low";
defparam ADDR_a4_a_aI.oe_power_up = "low";

cycloneii_lcell_comb u_registers_au_addr_decoder_aCONTR_WR_a0_I(
	.dataa(u_registers_au_addr_decoder_ah_0C_a0),
	.datab(R_W_IO_a0),
	.datac(ADDR_a2_a_acombout),
	.datad(ADDR_a4_a_acombout),
	.combout(u_registers_au_addr_decoder_aCONTR_WR_a0));
defparam u_registers_au_addr_decoder_aCONTR_WR_a0_I.sum_lutc_input = "datac";
defparam u_registers_au_addr_decoder_aCONTR_WR_a0_I.lut_mask = "0002";

cycloneii_lcell_comb u_registers_au_registers_cntr_aCNTR_O_a1_a_a2_I(
	.dataa(DATA_IO_a1_a_a1),
	.datab(u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.datad(u_registers_au_addr_decoder_aCONTR_WR_a0),
	.combout(u_registers_au_registers_cntr_aCNTR_O_a1_a_a2));
defparam u_registers_au_registers_cntr_aCNTR_O_a1_a_a2_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_cntr_aCNTR_O_a1_a_a2_I.lut_mask = "AACC";

cycloneii_lcell_ff u_registers_au_registers_cntr_aCNTR_O_a1_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_cntr_aCNTR_O_a1_a_a2),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(u_registers_au_registers_cntr_aCNTR_O_a1_a));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a15_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a3_a),
	.datac(u_CPU_SM_aSTATE_a4_a),
	.datad(u_CPU_SM_aSTATE_a2_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a15));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a15_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a15_I.lut_mask = "0080";

cycloneii_io _STERM_aI(
	.combout(_STERM_acombout),
	.padio(_STERM));
defparam _STERM_aI.operation_mode = "input";
defparam _STERM_aI.input_register_mode = "none";
defparam _STERM_aI.output_register_mode = "none";
defparam _STERM_aI.oe_register_mode = "none";
defparam _STERM_aI.input_async_reset = "none";
defparam _STERM_aI.output_async_reset = "none";
defparam _STERM_aI.oe_async_reset = "none";
defparam _STERM_aI.input_sync_reset = "none";
defparam _STERM_aI.output_sync_reset = "none";
defparam _STERM_aI.oe_sync_reset = "none";
defparam _STERM_aI.input_power_up = "low";
defparam _STERM_aI.output_power_up = "low";
defparam _STERM_aI.oe_power_up = "low";

cycloneii_lcell_comb u_CPU_SM_au_cpudff2_ap2b_a0_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a6),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a15),
	.datad(_STERM_acombout),
	.combout(u_CPU_SM_au_cpudff2_ap2b_a0));
defparam u_CPU_SM_au_cpudff2_ap2b_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff2_ap2b_a0_I.lut_mask = "00FE";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_anE_a0_I(
	.dataa(u_CPU_SM_aSTATE_a3_a),
	.datab(u_CPU_SM_aSTATE_a2_a),
	.datac(u_CPU_SM_aSTATE_a4_a),
	.datad(u_CPU_SM_aSTATE_a1_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_anE_a0));
defparam u_CPU_SM_au_CPU_SM_inputs_anE_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_anE_a0_I.lut_mask = "0080";

cycloneii_io ADDR_a5_a_aI(
	.combout(ADDR_a5_a_acombout),
	.padio(ADDR[5]));
defparam ADDR_a5_a_aI.operation_mode = "input";
defparam ADDR_a5_a_aI.input_register_mode = "none";
defparam ADDR_a5_a_aI.output_register_mode = "none";
defparam ADDR_a5_a_aI.oe_register_mode = "none";
defparam ADDR_a5_a_aI.input_async_reset = "none";
defparam ADDR_a5_a_aI.output_async_reset = "none";
defparam ADDR_a5_a_aI.oe_async_reset = "none";
defparam ADDR_a5_a_aI.input_sync_reset = "none";
defparam ADDR_a5_a_aI.output_sync_reset = "none";
defparam ADDR_a5_a_aI.oe_sync_reset = "none";
defparam ADDR_a5_a_aI.input_power_up = "low";
defparam ADDR_a5_a_aI.output_power_up = "low";
defparam ADDR_a5_a_aI.oe_power_up = "low";

cycloneii_lcell_comb u_registers_au_addr_decoder_ah_0C_aI(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a8_a_a4),
	.datab(ADDR_a2_a_acombout),
	.datac(ADDR_a5_a_acombout),
	.datad(ADDR_a4_a_acombout),
	.combout(u_registers_au_addr_decoder_ah_0C));
defparam u_registers_au_addr_decoder_ah_0C_aI.sum_lutc_input = "datac";
defparam u_registers_au_addr_decoder_ah_0C_aI.lut_mask = "0008";

cycloneii_io _CS_aI(
	.combout(_CS_acombout),
	.padio(_CS));
defparam _CS_aI.operation_mode = "input";
defparam _CS_aI.input_register_mode = "none";
defparam _CS_aI.output_register_mode = "none";
defparam _CS_aI.oe_register_mode = "none";
defparam _CS_aI.input_async_reset = "none";
defparam _CS_aI.output_async_reset = "none";
defparam _CS_aI.oe_async_reset = "none";
defparam _CS_aI.input_sync_reset = "none";
defparam _CS_aI.output_sync_reset = "none";
defparam _CS_aI.oe_sync_reset = "none";
defparam _CS_aI.input_power_up = "low";
defparam _CS_aI.output_power_up = "low";
defparam _CS_aI.oe_power_up = "low";

cycloneii_lcell_comb u_registers_au_addr_decoder_aWDREGREQ_aI(
	.dataa(ADDR_a6_a_acombout),
	.datac(_CS_acombout),
	.datad(_AS_IO_a0),
	.combout(u_registers_au_addr_decoder_aWDREGREQ));
defparam u_registers_au_addr_decoder_aWDREGREQ_aI.sum_lutc_input = "datac";
defparam u_registers_au_addr_decoder_aWDREGREQ_aI.lut_mask = "000A";

cycloneii_lcell_ff u_SCSI_SM_aCRESET__aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(u_SCSI_SM_aCRESET_));

cycloneii_lcell_ff u_SCSI_SM_aCCPUREQ_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_registers_au_addr_decoder_aWDREGREQ),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_aCCPUREQ));

cycloneii_io ADDR_a3_a_aI(
	.combout(ADDR_a3_a_acombout),
	.padio(ADDR[3]));
defparam ADDR_a3_a_aI.operation_mode = "input";
defparam ADDR_a3_a_aI.input_register_mode = "none";
defparam ADDR_a3_a_aI.output_register_mode = "none";
defparam ADDR_a3_a_aI.oe_register_mode = "none";
defparam ADDR_a3_a_aI.input_async_reset = "none";
defparam ADDR_a3_a_aI.output_async_reset = "none";
defparam ADDR_a3_a_aI.oe_async_reset = "none";
defparam ADDR_a3_a_aI.input_sync_reset = "none";
defparam ADDR_a3_a_aI.output_sync_reset = "none";
defparam ADDR_a3_a_aI.oe_sync_reset = "none";
defparam ADDR_a3_a_aI.input_power_up = "low";
defparam ADDR_a3_a_aI.output_power_up = "low";
defparam ADDR_a3_a_aI.oe_power_up = "low";

cycloneii_io ADDR_a6_a_aI(
	.combout(ADDR_a6_a_acombout),
	.padio(ADDR[6]));
defparam ADDR_a6_a_aI.operation_mode = "input";
defparam ADDR_a6_a_aI.input_register_mode = "none";
defparam ADDR_a6_a_aI.output_register_mode = "none";
defparam ADDR_a6_a_aI.oe_register_mode = "none";
defparam ADDR_a6_a_aI.input_async_reset = "none";
defparam ADDR_a6_a_aI.output_async_reset = "none";
defparam ADDR_a6_a_aI.oe_async_reset = "none";
defparam ADDR_a6_a_aI.input_sync_reset = "none";
defparam ADDR_a6_a_aI.output_sync_reset = "none";
defparam ADDR_a6_a_aI.oe_sync_reset = "none";
defparam ADDR_a6_a_aI.input_power_up = "low";
defparam ADDR_a6_a_aI.output_power_up = "low";
defparam ADDR_a6_a_aI.oe_power_up = "low";

cycloneii_lcell_comb u_registers_au_addr_decoder_aFLUSH__a0_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a8_a_a0),
	.datab(ADDR_a5_a_acombout),
	.datac(ADDR_a3_a_acombout),
	.datad(ADDR_a6_a_acombout),
	.combout(u_registers_au_addr_decoder_aFLUSH__a0));
defparam u_registers_au_addr_decoder_aFLUSH__a0_I.sum_lutc_input = "datac";
defparam u_registers_au_addr_decoder_aFLUSH__a0_I.lut_mask = "0002";

cycloneii_lcell_comb u_registers_au_registers_cntr_aCNTR_O_a8_a_a6_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a8_a_a5),
	.datab(ADDR_a4_a_acombout),
	.datac(u_registers_au_addr_decoder_aFLUSH__a0),
	.datad(ADDR_a2_a_acombout),
	.combout(u_registers_au_registers_cntr_aCNTR_O_a8_a_a6));
defparam u_registers_au_registers_cntr_aCNTR_O_a8_a_a6_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_cntr_aCNTR_O_a8_a_a6_I.lut_mask = "AAEA";

cycloneii_lcell_ff u_registers_au_registers_cntr_aCNTR_O_a8_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_cntr_aCNTR_O_a8_a_a6),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(u_registers_au_registers_cntr_aCNTR_O_a8_a));

cycloneii_lcell_comb DREQ__aI(
	.dataa(_DREQ_acombout),
	.datad(u_registers_au_registers_cntr_aCNTR_O_a8_a),
	.combout(DREQ_));
defparam DREQ__aI.sum_lutc_input = "datac";
defparam DREQ__aI.lut_mask = "5500";

cycloneii_lcell_ff u_SCSI_SM_aCDREQ__aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DREQ_),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_aCDREQ_));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a0_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.datab(u_SCSI_SM_aCCPUREQ),
	.datac(u_SCSI_SM_aRDFIFO_o),
	.datad(u_SCSI_SM_aCDREQ_),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a0_I.lut_mask = "FEFF";

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aUP_a5_I(
	.dataa(u_CPU_SM_aINCFIFO),
	.datab(int_fifo_au_full_empty_ctr_aUP_a2_a),
	.datac(int_fifo_au_full_empty_ctr_aDOWN_a4_a),
	.combout(int_fifo_au_full_empty_ctr_aUP_a5));
defparam int_fifo_au_full_empty_ctr_aUP_a5_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aUP_a5_I.lut_mask = "A8A8";

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aDOWN_a0_a_a6_I(
	.dataa(int_fifo_au_full_empty_ctr_aUP_a7_a),
	.datab(int_fifo_au_full_empty_ctr_aDOWN_a0_a),
	.datad(u_CPU_SM_aDECFIFO),
	.combout(int_fifo_au_full_empty_ctr_aDOWN_a0_a_a6));
defparam int_fifo_au_full_empty_ctr_aDOWN_a0_a_a6_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aDOWN_a0_a_a6_I.lut_mask = "AACC";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aDOWN_a0_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aDOWN_a0_a_a6),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_full_empty_ctr_aDOWN_a0_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aDOWN_a1_a_a5_I(
	.dataa(int_fifo_au_full_empty_ctr_aDOWN_a1_a),
	.datab(u_CPU_SM_aDECFIFO),
	.datac(int_fifo_au_full_empty_ctr_aUP_a6_a),
	.datad(int_fifo_au_full_empty_ctr_aDOWN_a0_a),
	.combout(int_fifo_au_full_empty_ctr_aDOWN_a1_a_a5));
defparam int_fifo_au_full_empty_ctr_aDOWN_a1_a_a5_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aDOWN_a1_a_a5_I.lut_mask = "EEE2";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aDOWN_a1_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aDOWN_a1_a_a5),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_full_empty_ctr_aDOWN_a1_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aDOWN_a2_a_a4_I(
	.dataa(int_fifo_au_full_empty_ctr_aDOWN_a2_a),
	.datab(u_CPU_SM_aDECFIFO),
	.datac(int_fifo_au_full_empty_ctr_aUP_a5_a),
	.datad(int_fifo_au_full_empty_ctr_aDOWN_a1_a),
	.combout(int_fifo_au_full_empty_ctr_aDOWN_a2_a_a4));
defparam int_fifo_au_full_empty_ctr_aDOWN_a2_a_a4_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aDOWN_a2_a_a4_I.lut_mask = "EEE2";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aDOWN_a2_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aDOWN_a2_a_a4),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_full_empty_ctr_aDOWN_a2_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aDOWN_a3_a_a3_I(
	.dataa(int_fifo_au_full_empty_ctr_aDOWN_a3_a),
	.datab(u_CPU_SM_aDECFIFO),
	.datac(int_fifo_au_full_empty_ctr_aUP_a4_a),
	.datad(int_fifo_au_full_empty_ctr_aDOWN_a2_a),
	.combout(int_fifo_au_full_empty_ctr_aDOWN_a3_a_a3));
defparam int_fifo_au_full_empty_ctr_aDOWN_a3_a_a3_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aDOWN_a3_a_a3_I.lut_mask = "EEE2";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aDOWN_a3_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aDOWN_a3_a_a3),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_full_empty_ctr_aDOWN_a3_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aUP_a4_I(
	.dataa(u_CPU_SM_aINCFIFO),
	.datab(int_fifo_au_full_empty_ctr_aUP_a3_a),
	.datac(int_fifo_au_full_empty_ctr_aDOWN_a3_a),
	.combout(int_fifo_au_full_empty_ctr_aUP_a4));
defparam int_fifo_au_full_empty_ctr_aUP_a4_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aUP_a4_I.lut_mask = "A8A8";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aUP_a4_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aUP_a4),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.ena(int_fifo_au_full_empty_ctr_aUP_a1),
	.regout(int_fifo_au_full_empty_ctr_aUP_a4_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aUP_a3_I(
	.dataa(u_CPU_SM_aINCFIFO),
	.datab(int_fifo_au_full_empty_ctr_aUP_a4_a),
	.datac(int_fifo_au_full_empty_ctr_aDOWN_a2_a),
	.combout(int_fifo_au_full_empty_ctr_aUP_a3));
defparam int_fifo_au_full_empty_ctr_aUP_a3_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aUP_a3_I.lut_mask = "A8A8";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aUP_a5_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aUP_a3),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.ena(int_fifo_au_full_empty_ctr_aUP_a1),
	.regout(int_fifo_au_full_empty_ctr_aUP_a5_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aUP_a2_I(
	.dataa(u_CPU_SM_aINCFIFO),
	.datab(int_fifo_au_full_empty_ctr_aUP_a5_a),
	.datac(int_fifo_au_full_empty_ctr_aDOWN_a1_a),
	.combout(int_fifo_au_full_empty_ctr_aUP_a2));
defparam int_fifo_au_full_empty_ctr_aUP_a2_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aUP_a2_I.lut_mask = "A8A8";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aUP_a6_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aUP_a2),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.ena(int_fifo_au_full_empty_ctr_aUP_a1),
	.regout(int_fifo_au_full_empty_ctr_aUP_a6_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aFIFOEMPTY_a0_I(
	.dataa(int_fifo_au_full_empty_ctr_aUP_a7_a),
	.datab(int_fifo_au_full_empty_ctr_aUP_a6_a),
	.datac(int_fifo_au_full_empty_ctr_aUP_a5_a),
	.datad(int_fifo_au_full_empty_ctr_aUP_a4_a),
	.combout(int_fifo_au_full_empty_ctr_aFIFOEMPTY_a0));
defparam int_fifo_au_full_empty_ctr_aFIFOEMPTY_a0_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aFIFOEMPTY_a0_I.lut_mask = "0001";

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aUP_a1_I(
	.dataa(u_CPU_SM_aINCFIFO),
	.datab(u_CPU_SM_aDECFIFO),
	.datac(int_fifo_au_full_empty_ctr_aFIFOEMPTY_a0),
	.datad(int_fifo_au_full_empty_ctr_aFIFOEMPTY_a1),
	.combout(int_fifo_au_full_empty_ctr_aUP_a1));
defparam int_fifo_au_full_empty_ctr_aUP_a1_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aUP_a1_I.lut_mask = "AEEE";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aUP_a3_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aUP_a5),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.ena(int_fifo_au_full_empty_ctr_aUP_a1),
	.regout(int_fifo_au_full_empty_ctr_aUP_a3_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aDOWN_a4_a_a2_I(
	.dataa(int_fifo_au_full_empty_ctr_aDOWN_a4_a),
	.datab(u_CPU_SM_aDECFIFO),
	.datac(int_fifo_au_full_empty_ctr_aUP_a3_a),
	.datad(int_fifo_au_full_empty_ctr_aDOWN_a3_a),
	.combout(int_fifo_au_full_empty_ctr_aDOWN_a4_a_a2));
defparam int_fifo_au_full_empty_ctr_aDOWN_a4_a_a2_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aDOWN_a4_a_a2_I.lut_mask = "EEE2";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aDOWN_a4_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aDOWN_a4_a_a2),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_full_empty_ctr_aDOWN_a4_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aDOWN_a5_a_a1_I(
	.dataa(int_fifo_au_full_empty_ctr_aDOWN_a5_a),
	.datab(u_CPU_SM_aDECFIFO),
	.datac(int_fifo_au_full_empty_ctr_aUP_a2_a),
	.datad(int_fifo_au_full_empty_ctr_aDOWN_a4_a),
	.combout(int_fifo_au_full_empty_ctr_aDOWN_a5_a_a1));
defparam int_fifo_au_full_empty_ctr_aDOWN_a5_a_a1_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aDOWN_a5_a_a1_I.lut_mask = "EEE2";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aDOWN_a5_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aDOWN_a5_a_a1),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_full_empty_ctr_aDOWN_a5_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aDOWN_a6_a_a0_I(
	.dataa(int_fifo_au_full_empty_ctr_aDOWN_a6_a),
	.datab(u_CPU_SM_aDECFIFO),
	.datac(int_fifo_au_full_empty_ctr_aUP_a1_a),
	.datad(int_fifo_au_full_empty_ctr_aDOWN_a5_a),
	.combout(int_fifo_au_full_empty_ctr_aDOWN_a6_a_a0));
defparam int_fifo_au_full_empty_ctr_aDOWN_a6_a_a0_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aDOWN_a6_a_a0_I.lut_mask = "EEE2";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aDOWN_a6_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aDOWN_a6_a_a0),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_full_empty_ctr_aDOWN_a6_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aUP_a7_I(
	.dataa(u_CPU_SM_aINCFIFO),
	.datab(int_fifo_au_full_empty_ctr_aUP_a0_a),
	.datac(int_fifo_au_full_empty_ctr_aDOWN_a6_a),
	.combout(int_fifo_au_full_empty_ctr_aUP_a7));
defparam int_fifo_au_full_empty_ctr_aUP_a7_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aUP_a7_I.lut_mask = "A8A8";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aUP_a1_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aUP_a7),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.ena(int_fifo_au_full_empty_ctr_aUP_a1),
	.regout(int_fifo_au_full_empty_ctr_aUP_a1_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aUP_a6_I(
	.dataa(u_CPU_SM_aINCFIFO),
	.datab(int_fifo_au_full_empty_ctr_aUP_a1_a),
	.datac(int_fifo_au_full_empty_ctr_aDOWN_a5_a),
	.combout(int_fifo_au_full_empty_ctr_aUP_a6));
defparam int_fifo_au_full_empty_ctr_aUP_a6_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aUP_a6_I.lut_mask = "A8A8";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aUP_a2_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_full_empty_ctr_aUP_a6),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.ena(int_fifo_au_full_empty_ctr_aUP_a1),
	.regout(int_fifo_au_full_empty_ctr_aUP_a2_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aFIFOEMPTY_a1_I(
	.dataa(int_fifo_au_full_empty_ctr_aUP_a3_a),
	.datab(int_fifo_au_full_empty_ctr_aUP_a2_a),
	.datac(int_fifo_au_full_empty_ctr_aUP_a1_a),
	.datad(int_fifo_au_full_empty_ctr_aUP_a0_a),
	.combout(int_fifo_au_full_empty_ctr_aFIFOEMPTY_a1));
defparam int_fifo_au_full_empty_ctr_aFIFOEMPTY_a1_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aFIFOEMPTY_a1_I.lut_mask = "0001";

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aFIFOEMPTY_a2_I(
	.dataa(int_fifo_au_full_empty_ctr_aDOWN_a6_a),
	.datab(int_fifo_au_full_empty_ctr_aDOWN_a5_a),
	.datac(int_fifo_au_full_empty_ctr_aDOWN_a4_a),
	.datad(int_fifo_au_full_empty_ctr_aDOWN_a3_a),
	.combout(int_fifo_au_full_empty_ctr_aFIFOEMPTY_a2));
defparam int_fifo_au_full_empty_ctr_aFIFOEMPTY_a2_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aFIFOEMPTY_a2_I.lut_mask = "0001";

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aFIFOEMPTY_a3_I(
	.datab(int_fifo_au_full_empty_ctr_aDOWN_a2_a),
	.datac(int_fifo_au_full_empty_ctr_aDOWN_a1_a),
	.datad(int_fifo_au_full_empty_ctr_aDOWN_a0_a),
	.combout(int_fifo_au_full_empty_ctr_aFIFOEMPTY_a3));
defparam int_fifo_au_full_empty_ctr_aFIFOEMPTY_a3_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aFIFOEMPTY_a3_I.lut_mask = "0003";

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aFIFOEMPTY_a4_I(
	.dataa(int_fifo_au_full_empty_ctr_aFIFOEMPTY_a0),
	.datab(int_fifo_au_full_empty_ctr_aFIFOEMPTY_a1),
	.datac(int_fifo_au_full_empty_ctr_aFIFOEMPTY_a2),
	.datad(int_fifo_au_full_empty_ctr_aFIFOEMPTY_a3),
	.combout(int_fifo_au_full_empty_ctr_aFIFOEMPTY_a4));
defparam int_fifo_au_full_empty_ctr_aFIFOEMPTY_a4_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aFIFOEMPTY_a4_I.lut_mask = "7FFF";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aFIFOEMPTY_aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(int_fifo_au_full_empty_ctr_aFIFOEMPTY_a4),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_full_empty_ctr_aFIFOEMPTY));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a1_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as16),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a0),
	.datac(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.datad(u_SCSI_SM_aCCPUREQ),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a1));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a1_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a1_I.lut_mask = "008A";

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a1_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.datab(u_SCSI_SM_aCDREQ_),
	.datac(u_SCSI_SM_aCCPUREQ),
	.datad(u_SCSI_SM_aRIFIFO_o),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a1));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a1_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a1_I.lut_mask = "0008";

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a2_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a2),
	.datab(int_fifo_au_full_empty_ctr_aFIFOFULL),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a1),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as0),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a2));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a2_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a2_I.lut_mask = "008A";

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a3_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a0),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a1),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as12),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a2),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a3));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a3_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a3_I.lut_mask = "0001";

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as0_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector1_a3),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as0));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector12_a0_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as1),
	.datab(u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.datac(u_SCSI_SM_aCCPUREQ),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as0),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector12_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector12_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector12_a0_I.lut_mask = "AAAB";

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as16_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector12_a0),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as16));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a0_I(
	.dataa(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as16),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a0),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a0_I.lut_mask = "0088";

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as28_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a0),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as28));

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as2_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as28),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as2));

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as18_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as2),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as18));

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as1_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as18),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as1));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aRDFIFO_a0_I(
	.dataa(int_fifo_au_byte_ptr_aBO1),
	.datab(int_fifo_au_byte_ptr_aBO0),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as1),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aRDFIFO_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aRDFIFO_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aRDFIFO_a0_I.lut_mask = "8080";

cycloneii_lcell_ff u_SCSI_SM_aRDFIFO_d_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aRDFIFO_a0),
	.regout(u_SCSI_SM_aRDFIFO_d));

cycloneii_lcell_comb u_SCSI_SM_aRDFIFO_o_a0_I(
	.dataa(u_SCSI_SM_aRDFIFO_o),
	.datab(u_SCSI_SM_aRDFIFO_d),
	.datac(u_CPU_SM_aINCFIFO),
	.datad(u_CPU_SM_aDECFIFO),
	.combout(u_SCSI_SM_aRDFIFO_o_a0));
defparam u_SCSI_SM_aRDFIFO_o_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_aRDFIFO_o_a0_I.lut_mask = "00AE";

cycloneii_lcell_ff u_SCSI_SM_aRDFIFO_o_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_SCSI_SM_aRDFIFO_o_a0),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(u_SCSI_SM_aRDFIFO_o));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a9_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a2_a),
	.datac(u_CPU_SM_aSTATE_a1_a),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a9));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a9_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a9_I.lut_mask = "0008";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a55_a_a27_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a1_a),
	.datac(u_CPU_SM_aSTATE_a2_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a55_a_a27));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a55_a_a27_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a55_a_a27_I.lut_mask = "4040";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a1_I(
	.dataa(u_CPU_SM_anDSACK),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a9),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a55_a_a27),
	.datad(u_CPU_SM_au_cpudff2_ap2b_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a1_I.lut_mask = "000B";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5_I(
	.dataa(u_CPU_SM_aSTATE_a1_a),
	.datab(u_CPU_SM_aSTATE_a3_a),
	.datac(u_CPU_SM_aSTATE_a2_a),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5_I.lut_mask = "0080";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aEqual2_a4_I(
	.dataa(u_CPU_SM_aSTATE_a4_a),
	.datad(u_CPU_SM_aSTATE_a1_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a4));
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a4_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a4_I.lut_mask = "00AA";

cycloneii_lcell_comb u_CPU_SM_au_cpudff1_acpudff1_d_a0_I(
	.dataa(u_CPU_SM_aSTATE_a3_a),
	.datab(u_CPU_SM_aSTATE_a2_a),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a4),
	.datad(u_CPU_SM_aSTATE_a0_a),
	.combout(u_CPU_SM_au_cpudff1_acpudff1_d_a0));
defparam u_CPU_SM_au_cpudff1_acpudff1_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff1_acpudff1_d_a0_I.lut_mask = "0080";

cycloneii_io _BERR_aI(
	.combout(_BERR_acombout),
	.padio(_BERR));
defparam _BERR_aI.operation_mode = "input";
defparam _BERR_aI.input_register_mode = "none";
defparam _BERR_aI.output_register_mode = "none";
defparam _BERR_aI.oe_register_mode = "none";
defparam _BERR_aI.input_async_reset = "none";
defparam _BERR_aI.output_async_reset = "none";
defparam _BERR_aI.oe_async_reset = "none";
defparam _BERR_aI.input_sync_reset = "none";
defparam _BERR_aI.output_sync_reset = "none";
defparam _BERR_aI.oe_sync_reset = "none";
defparam _BERR_aI.input_power_up = "low";
defparam _BERR_aI.output_power_up = "low";
defparam _BERR_aI.oe_power_up = "low";

cycloneii_lcell_comb DSK0_IN__a0_I(
	.dataa(_DSACK_IO_a0_a_a0),
	.datab(_BERR_acombout),
	.combout(DSK0_IN__a0));
defparam DSK0_IN__a0_I.sum_lutc_input = "datac";
defparam DSK0_IN__a0_I.lut_mask = "7777";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a0_I(
	.dataa(u_CPU_SM_au_cpudff5_acpudff5_d_a0),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5),
	.datac(u_CPU_SM_au_cpudff1_acpudff1_d_a0),
	.datad(DSK0_IN__a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a0_I.lut_mask = "A800";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aDECFIFO_d_a0_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aFF_a1),
	.datab(u_SCSI_SM_aRDFIFO_o),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a1),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aDECFIFO_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aDECFIFO_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aDECFIFO_d_a0_I.lut_mask = "AAEA";

cycloneii_lcell_ff u_CPU_SM_aDECFIFO_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aDECFIFO_d_a0),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aDECFIFO));

cycloneii_lcell_comb u_SCSI_SM_aRIFIFO_o_a0_I(
	.dataa(u_SCSI_SM_aRIFIFO_d),
	.datad(u_SCSI_SM_aRDFIFO_d),
	.combout(u_SCSI_SM_aRIFIFO_o_a0));
defparam u_SCSI_SM_aRIFIFO_o_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_aRIFIFO_o_a0_I.lut_mask = "00AA";

cycloneii_lcell_comb u_SCSI_SM_aRIFIFO_o_a1_I(
	.dataa(u_SCSI_SM_aRIFIFO_o),
	.datab(u_CPU_SM_aDECFIFO),
	.datac(u_SCSI_SM_aRIFIFO_o_a0),
	.datad(u_CPU_SM_aINCFIFO),
	.combout(u_SCSI_SM_aRIFIFO_o_a1));
defparam u_SCSI_SM_aRIFIFO_o_a1_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_aRIFIFO_o_a1_I.lut_mask = "88BA";

cycloneii_lcell_ff u_SCSI_SM_aRIFIFO_o_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_SCSI_SM_aRIFIFO_o_a1),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(u_SCSI_SM_aRIFIFO_o));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aFF_a0_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2),
	.datab(u_CPU_SM_aSTATE_a1_a),
	.datac(_DSACK_IO_a0_a_a0),
	.datad(_BERR_acombout),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aFF_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aFF_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aFF_a0_I.lut_mask = "8AAA";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a3_a),
	.datac(u_CPU_SM_aSTATE_a2_a),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2));
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2_I.lut_mask = "0002";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aEqual2_a5_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a4),
	.datac(u_CPU_SM_aSTATE_a3_a),
	.datad(u_CPU_SM_aSTATE_a2_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a5));
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a5_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a5_I.lut_mask = "0008";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a37_a_a19_I(
	.dataa(u_CPU_SM_aSTATE_a3_a),
	.datab(u_CPU_SM_aSTATE_a2_a),
	.datac(u_CPU_SM_aSTATE_a1_a),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a37_a_a19));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a37_a_a19_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a37_a_a19_I.lut_mask = "0008";

cycloneii_lcell_comb u_CPU_SM_au_cpudff5_ap5b_a0_I(
	.datab(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a5),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a37_a_a19),
	.combout(u_CPU_SM_au_cpudff5_ap5b_a0));
defparam u_CPU_SM_au_cpudff5_ap5b_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff5_ap5b_a0_I.lut_mask = "0003";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aFF_a1_I(
	.dataa(u_CPU_SM_au_cpudff5_acpudff5_d_a0),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aFF_a0),
	.datac(_STERM_acombout),
	.datad(u_CPU_SM_au_cpudff5_ap5b_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aFF_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aFF_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aFF_a1_I.lut_mask = "888F";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a2_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a0),
	.datab(u_SCSI_SM_aRIFIFO_o),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aFF_a1),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a1),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a2));
defparam u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a2_I.lut_mask = "AEFF";

cycloneii_lcell_ff u_CPU_SM_aINCFIFO_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a2),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aINCFIFO));

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aUP_a0_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_CPU_SM_aINCFIFO),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.ena(int_fifo_au_full_empty_ctr_aUP_a1),
	.regout(int_fifo_au_full_empty_ctr_aUP_a0_a));

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aEqual2_a0_I(
	.dataa(int_fifo_au_full_empty_ctr_aUP_a7_a),
	.datab(int_fifo_au_full_empty_ctr_aUP_a6_a),
	.datac(int_fifo_au_full_empty_ctr_aUP_a5_a),
	.datad(int_fifo_au_full_empty_ctr_aUP_a4_a),
	.combout(int_fifo_au_full_empty_ctr_aEqual2_a0));
defparam int_fifo_au_full_empty_ctr_aEqual2_a0_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aEqual2_a0_I.lut_mask = "8000";

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aEqual2_a1_I(
	.dataa(int_fifo_au_full_empty_ctr_aUP_a3_a),
	.datab(int_fifo_au_full_empty_ctr_aUP_a2_a),
	.combout(int_fifo_au_full_empty_ctr_aEqual2_a1));
defparam int_fifo_au_full_empty_ctr_aEqual2_a1_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aEqual2_a1_I.lut_mask = "8888";

cycloneii_lcell_comb int_fifo_au_full_empty_ctr_aEqual2_a2_I(
	.dataa(int_fifo_au_full_empty_ctr_aUP_a1_a),
	.datab(int_fifo_au_full_empty_ctr_aUP_a0_a),
	.datac(int_fifo_au_full_empty_ctr_aEqual2_a0),
	.datad(int_fifo_au_full_empty_ctr_aEqual2_a1),
	.combout(int_fifo_au_full_empty_ctr_aEqual2_a2));
defparam int_fifo_au_full_empty_ctr_aEqual2_a2_I.sum_lutc_input = "datac";
defparam int_fifo_au_full_empty_ctr_aEqual2_a2_I.lut_mask = "8000";

cycloneii_lcell_ff int_fifo_au_full_empty_ctr_aFIFOFULL_aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(int_fifo_au_full_empty_ctr_aEqual2_a2),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_full_empty_ctr_aFIFOFULL));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a1_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_aalways1_a1),
	.datac(int_fifo_au_full_empty_ctr_aFIFOFULL),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as0),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a1));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a1_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a1_I.lut_mask = "000A";

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as24_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a1),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as24));

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as4_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as24),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as4));

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as20_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as4),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as20));

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as12_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as20),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as12));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aINCBO_aI(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as1),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as12),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aINCBO));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aINCBO_aI.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aINCBO_aI.lut_mask = "EEEE";

cycloneii_lcell_ff u_SCSI_SM_aINCBO_o_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aINCBO),
	.regout(u_SCSI_SM_aINCBO_o));

cycloneii_lcell_comb int_fifo_au_byte_ptr_aBO0_a0_I(
	.datac(int_fifo_au_byte_ptr_aBO0),
	.datad(u_SCSI_SM_aINCBO_o),
	.combout(int_fifo_au_byte_ptr_aBO0_a0));
defparam int_fifo_au_byte_ptr_aBO0_a0_I.sum_lutc_input = "datac";
defparam int_fifo_au_byte_ptr_aBO0_a0_I.lut_mask = "0FF0";

cycloneii_lcell_ff int_fifo_au_byte_ptr_aBO0_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_byte_ptr_aBO0_a0),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_byte_ptr_aBO0));

cycloneii_lcell_comb int_fifo_au_byte_ptr_aBO1_a0_I(
	.dataa(u_SCSI_SM_aINCBO_o),
	.datab(R_W_IO_a0),
	.datac(int_fifo_au_byte_ptr_aBO0),
	.datad(u_registers_au_addr_decoder_ah_0C),
	.combout(int_fifo_au_byte_ptr_aBO1_a0));
defparam int_fifo_au_byte_ptr_aBO1_a0_I.sum_lutc_input = "datac";
defparam int_fifo_au_byte_ptr_aBO1_a0_I.lut_mask = "440A";

cycloneii_lcell_comb int_fifo_au_byte_ptr_aBO1_a1_I(
	.dataa(int_fifo_au_byte_ptr_aBO1),
	.datab(DATA_IO_a25_a_a25),
	.datac(u_registers_au_addr_decoder_ah_0C),
	.datad(int_fifo_au_byte_ptr_aBO1_a0),
	.combout(int_fifo_au_byte_ptr_aBO1_a1));
defparam int_fifo_au_byte_ptr_aBO1_a1_I.sum_lutc_input = "datac";
defparam int_fifo_au_byte_ptr_aBO1_a1_I.lut_mask = "A53A";

cycloneii_lcell_ff int_fifo_au_byte_ptr_aBO1_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_byte_ptr_aBO1_a1),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_byte_ptr_aBO1));

cycloneii_lcell_comb u_CPU_SM_aLASTWORD_a0_I(
	.dataa(u_registers_aFLUSHFIFO),
	.datab(int_fifo_au_byte_ptr_aBO1),
	.datac(int_fifo_au_byte_ptr_aBO0),
	.combout(u_CPU_SM_aLASTWORD_a0));
defparam u_CPU_SM_aLASTWORD_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_aLASTWORD_a0_I.lut_mask = "A8A8";

cycloneii_lcell_comb u_CPU_SM_au_cpudff2_acpudff2_d_a3_I(
	.dataa(u_CPU_SM_au_cpudff2_acpudff2_d_a2),
	.datab(u_CPU_SM_au_CPU_SM_inputs_anE_a0),
	.datac(u_CPU_SM_aLASTWORD_a0),
	.datad(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.combout(u_CPU_SM_au_cpudff2_acpudff2_d_a3));
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a3_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a3_I.lut_mask = "00AE";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a3_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5),
	.datac(_DSACK_IO_a0_a_a0),
	.datad(_BERR_acombout),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a3));
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a3_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a3_I.lut_mask = "0AAA";

cycloneii_lcell_ff u_CPU_SM_aDSACK_LATCHED__a0_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(DSK0_IN__a0),
	.aclr(_AS_IO_a0),
	.regout(u_CPU_SM_aDSACK_LATCHED__a0_a));

cycloneii_lcell_comb DSK1_IN__aI(
	.dataa(_DSACK_IO_a1_a_a1),
	.datab(_BERR_acombout),
	.combout(DSK1_IN_));
defparam DSK1_IN__aI.sum_lutc_input = "datac";
defparam DSK1_IN__aI.lut_mask = "7777";

cycloneii_lcell_ff u_CPU_SM_aDSACK_LATCHED__a1_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(DSK1_IN_),
	.aclr(_AS_IO_a0),
	.regout(u_CPU_SM_aDSACK_LATCHED__a1_a));

cycloneii_lcell_comb u_CPU_SM_anDSACK_aI(
	.datac(u_CPU_SM_aDSACK_LATCHED__a0_a),
	.datad(u_CPU_SM_aDSACK_LATCHED__a1_a),
	.combout(u_CPU_SM_anDSACK));
defparam u_CPU_SM_anDSACK_aI.sum_lutc_input = "datac";
defparam u_CPU_SM_anDSACK_aI.lut_mask = "000F";

cycloneii_lcell_comb u_CPU_SM_au_cpudff2_acpudff2_d_a4_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a15),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a3),
	.datac(u_CPU_SM_anDSACK),
	.datad(DSK1_IN_),
	.combout(u_CPU_SM_au_cpudff2_acpudff2_d_a4));
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a4_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a4_I.lut_mask = "AE00";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aEqual2_a8_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a3_a),
	.datac(u_CPU_SM_aSTATE_a2_a),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a8));
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a8_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a8_I.lut_mask = "0001";

cycloneii_lcell_comb u_CPU_SM_aaCYCLEDONE__a0_I(
	.dataa(_AS_IO_a0),
	.datab(_DSACK_IO_a0_a_a0),
	.datac(_BERR_acombout),
	.datad(_STERM_acombout),
	.combout(u_CPU_SM_aaCYCLEDONE__a0));
defparam u_CPU_SM_aaCYCLEDONE__a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_aaCYCLEDONE__a0_I.lut_mask = "8000";

cycloneii_lcell_comb u_CPU_SM_aaCYCLEDONE__a1_I(
	.dataa(_DSACK_IO_a1_a_a1),
	.datab(_BGACK_IO_a0),
	.datac(u_CPU_SM_aaCYCLEDONE__a0),
	.combout(u_CPU_SM_aaCYCLEDONE__a1));
defparam u_CPU_SM_aaCYCLEDONE__a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_aaCYCLEDONE__a1_I.lut_mask = "8080";

cycloneii_lcell_ff u_CPU_SM_anCYCLEDONE_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_CPU_SM_aaCYCLEDONE__a1),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_anCYCLEDONE));

cycloneii_lcell_comb u_registers_aA1_a0_I(
	.dataa(u_registers_aA1),
	.datab(DATA_IO_a25_a_a25),
	.datac(u_registers_au_addr_decoder_ah_0C),
	.datad(R_W_IO_a0),
	.combout(u_registers_aA1_a0));
defparam u_registers_aA1_a0_I.sum_lutc_input = "datac";
defparam u_registers_aA1_a0_I.lut_mask = "AACA";

cycloneii_lcell_ff u_registers_aA1_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_aA1_a0),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(u_registers_aA1));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a12_a_a14_I(
	.dataa(u_CPU_SM_aBGRANT_),
	.datab(u_CPU_SM_anCYCLEDONE),
	.datac(u_registers_aA1),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a12_a_a14));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a12_a_a14_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a12_a_a14_I.lut_mask = "8080";

cycloneii_lcell_comb u_CPU_SM_au_cpudff2_acpudff2_d_a5_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a8),
	.datab(u_CPU_SM_aSTATE_a1_a),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a8),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a12_a_a14),
	.combout(u_CPU_SM_au_cpudff2_acpudff2_d_a5));
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a5_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a5_I.lut_mask = "AAEA";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a16_I(
	.dataa(u_CPU_SM_aSTATE_a1_a),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a16));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a16_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a16_I.lut_mask = "00AA";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aEqual2_a11_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a3_a),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a16),
	.datad(u_CPU_SM_aSTATE_a2_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a11));
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a11_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a11_I.lut_mask = "0080";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a58_a_a12_I(
	.dataa(u_CPU_SM_aSTATE_a2_a),
	.datab(u_CPU_SM_aSTATE_a4_a),
	.datac(u_CPU_SM_aSTATE_a0_a),
	.datad(u_CPU_SM_aSTATE_a3_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a58_a_a12));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a58_a_a12_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a58_a_a12_I.lut_mask = "0008";

cycloneii_lcell_comb u_CPU_SM_au_cpudff2_acpudff2_d_a0_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a26_a),
	.datab(int_fifo_au_full_empty_ctr_aFIFOFULL),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a11),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a58_a_a12),
	.combout(u_CPU_SM_au_cpudff2_acpudff2_d_a0));
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a0_I.lut_mask = "002A";

cycloneii_lcell_comb u_CPU_SM_au_cpudff2_acpudff2_d_a6_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a35_a_a23),
	.datab(u_CPU_SM_au_cpudff2_acpudff2_d_a5),
	.datac(u_CPU_SM_au_cpudff2_acpudff2_d_a0),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a1),
	.combout(u_CPU_SM_au_cpudff2_acpudff2_d_a6));
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a6_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a6_I.lut_mask = "EFFF";

cycloneii_lcell_comb u_CPU_SM_au_cpudff2_acpudff2_d_a7_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a27_a_a22),
	.datab(u_CPU_SM_au_cpudff2_acpudff2_d_a3),
	.datac(u_CPU_SM_au_cpudff2_acpudff2_d_a4),
	.datad(u_CPU_SM_au_cpudff2_acpudff2_d_a6),
	.combout(u_CPU_SM_au_cpudff2_acpudff2_d_a7));
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a7_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff2_acpudff2_d_a7_I.lut_mask = "FFFE";

cycloneii_lcell_ff u_CPU_SM_aSTATE_a1_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_cpudff2_acpudff2_d_a7),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aSTATE_a1_a));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a62_a_a7_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a3_a),
	.datac(u_CPU_SM_aSTATE_a1_a),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a62_a_a7));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a62_a_a7_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a62_a_a7_I.lut_mask = "0008";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a11_I(
	.datac(u_CPU_SM_aSTATE_a1_a),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a11));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a11_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a11_I.lut_mask = "000F";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aEqual2_a7_I(
	.dataa(u_CPU_SM_aSTATE_a2_a),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a11),
	.datac(u_CPU_SM_aSTATE_a0_a),
	.datad(u_CPU_SM_aSTATE_a3_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a7));
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a7_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a7_I.lut_mask = "0008";

cycloneii_lcell_comb u_CPU_SM_au_cpudff1_acpudff1_d_a2_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a0),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a62_a_a7),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a7),
	.combout(u_CPU_SM_au_cpudff1_acpudff1_d_a2));
defparam u_CPU_SM_au_cpudff1_acpudff1_d_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff1_acpudff1_d_a2_I.lut_mask = "000A";

cycloneii_lcell_comb u_CPU_SM_aLASTWORD_aI(
	.dataa(u_registers_aFLUSHFIFO),
	.datab(int_fifo_au_byte_ptr_aBO1),
	.datac(int_fifo_au_byte_ptr_aBO0),
	.datad(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.combout(u_CPU_SM_aLASTWORD));
defparam u_CPU_SM_aLASTWORD_aI.sum_lutc_input = "datac";
defparam u_CPU_SM_aLASTWORD_aI.lut_mask = "00A8";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_anSTOPFLUSH_d_a0_I(
	.dataa(u_CPU_SM_aSTATE_a3_a),
	.datab(u_CPU_SM_aSTATE_a2_a),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a4),
	.datad(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.combout(u_CPU_SM_au_CPU_SM_outputs_anSTOPFLUSH_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_anSTOPFLUSH_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_anSTOPFLUSH_d_a0_I.lut_mask = "0080";

cycloneii_lcell_comb u_CPU_SM_au_cpudff1_acpudff1_d_a3_I(
	.dataa(u_CPU_SM_au_cpudff2_acpudff2_d_a0),
	.datab(u_CPU_SM_au_cpudff1_acpudff1_d_a2),
	.datac(u_CPU_SM_aLASTWORD),
	.datad(u_CPU_SM_au_CPU_SM_outputs_anSTOPFLUSH_d_a0),
	.combout(u_CPU_SM_au_cpudff1_acpudff1_d_a3));
defparam u_CPU_SM_au_cpudff1_acpudff1_d_a3_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff1_acpudff1_d_a3_I.lut_mask = "8088";

cycloneii_lcell_comb u_CPU_SM_au_cpudff1_acpudff1_d_a4_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a9),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a56_a_a10),
	.datac(u_CPU_SM_au_cpudff2_ap2b_a0),
	.datad(u_CPU_SM_au_cpudff1_acpudff1_d_a3),
	.combout(u_CPU_SM_au_cpudff1_acpudff1_d_a4));
defparam u_CPU_SM_au_cpudff1_acpudff1_d_a4_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff1_acpudff1_d_a4_I.lut_mask = "FEFF";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aEqual2_a0_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datad(u_CPU_SM_aSTATE_a3_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a0_I.lut_mask = "00AA";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aEqual2_a3_I(
	.dataa(u_CPU_SM_aSTATE_a1_a),
	.datab(u_CPU_SM_aSTATE_a2_a),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a0),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a3));
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a3_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a3_I.lut_mask = "0080";

cycloneii_lcell_comb u_CPU_SM_au_cpudff4_ap4b_a0_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a0),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a3),
	.combout(u_CPU_SM_au_cpudff4_ap4b_a0));
defparam u_CPU_SM_au_cpudff4_ap4b_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff4_ap4b_a0_I.lut_mask = "000A";

cycloneii_lcell_comb u_CPU_SM_au_cpudff1_ap1c_a0_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a1),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a5),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a6),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a37_a_a19),
	.combout(u_CPU_SM_au_cpudff1_ap1c_a0));
defparam u_CPU_SM_au_cpudff1_ap1c_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff1_ap1c_a0_I.lut_mask = "0001";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a57_a_a20_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a3_a),
	.datac(u_CPU_SM_aSTATE_a4_a),
	.datad(u_CPU_SM_aSTATE_a1_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a57_a_a20));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a57_a_a20_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a57_a_a20_I.lut_mask = "0080";

cycloneii_lcell_comb u_CPU_SM_au_cpudff2_ap2c_a0_I(
	.dataa(u_CPU_SM_au_cpudff5_acpudff5_d_a0),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5),
	.datac(DSK0_IN__a0),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a57_a_a20),
	.combout(u_CPU_SM_au_cpudff2_ap2c_a0));
defparam u_CPU_SM_au_cpudff2_ap2c_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff2_ap2c_a0_I.lut_mask = "00F7";

cycloneii_lcell_comb u_CPU_SM_au_cpudff1_ap1c_a1_I(
	.dataa(u_CPU_SM_anDSACK),
	.datab(u_CPU_SM_au_cpudff4_ap4b_a0),
	.datac(u_CPU_SM_au_cpudff1_ap1c_a0),
	.datad(u_CPU_SM_au_cpudff2_ap2c_a0),
	.combout(u_CPU_SM_au_cpudff1_ap1c_a1));
defparam u_CPU_SM_au_cpudff1_ap1c_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff1_ap1c_a1_I.lut_mask = "2FFF";

cycloneii_lcell_comb u_CPU_SM_au_cpudff1_acpudff1_d_a5_I(
	.dataa(u_CPU_SM_au_cpudff1_acpudff1_d_a1),
	.datab(u_CPU_SM_au_cpudff1_acpudff1_d_a4),
	.datac(_STERM_acombout),
	.datad(u_CPU_SM_au_cpudff1_ap1c_a1),
	.combout(u_CPU_SM_au_cpudff1_acpudff1_d_a5));
defparam u_CPU_SM_au_cpudff1_acpudff1_d_a5_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff1_acpudff1_d_a5_I.lut_mask = "FEEE";

cycloneii_lcell_ff u_CPU_SM_aSTATE_a0_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_cpudff1_acpudff1_d_a5),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aSTATE_a0_a));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aEqual2_a10_I(
	.dataa(u_CPU_SM_aSTATE_a3_a),
	.datac(u_CPU_SM_aSTATE_a0_a),
	.datad(u_CPU_SM_aSTATE_a2_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a10));
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a10_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a10_I.lut_mask = "000A";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_anE_a1_I(
	.dataa(u_CPU_SM_aBGRANT_),
	.datab(u_CPU_SM_anCYCLEDONE),
	.datad(u_registers_aA1),
	.combout(u_CPU_SM_au_CPU_SM_inputs_anE_a1));
defparam u_CPU_SM_au_CPU_SM_inputs_anE_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_anE_a1_I.lut_mask = "0088";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a8_a_a24_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a11),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a10),
	.datac(u_CPU_SM_au_CPU_SM_inputs_anE_a1),
	.datad(u_CPU_SM_aLASTWORD),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a8_a_a24));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a8_a_a24_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a8_a_a24_I.lut_mask = "0080";

cycloneii_lcell_comb u_CPU_SM_au_cpudff5_acpudff5_d_a0_I(
	.dataa(u_CPU_SM_aDSACK_LATCHED__a0_a),
	.datab(u_CPU_SM_aDSACK_LATCHED__a1_a),
	.datac(_DSACK_IO_a1_a_a1),
	.datad(_BERR_acombout),
	.combout(u_CPU_SM_au_cpudff5_acpudff5_d_a0));
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a0_I.lut_mask = "0EEE";

cycloneii_lcell_comb u_CPU_SM_au_cpudff5_acpudff5_d_a2_I(
	.dataa(DSK0_IN__a0),
	.datab(u_CPU_SM_aSTATE_a1_a),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a3),
	.combout(u_CPU_SM_au_cpudff5_acpudff5_d_a2));
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a2_I.lut_mask = "001F";

cycloneii_lcell_comb u_CPU_SM_au_cpudff5_acpudff5_d_a3_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_anE_a2),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a8_a_a24),
	.datac(u_CPU_SM_au_cpudff5_acpudff5_d_a0),
	.datad(u_CPU_SM_au_cpudff5_acpudff5_d_a2),
	.combout(u_CPU_SM_au_cpudff5_acpudff5_d_a3));
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a3_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a3_I.lut_mask = "EEFE";

cycloneii_lcell_ff u_CPU_SM_aDREQ__aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(DREQ_),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aDREQ_));

cycloneii_lcell_comb u_CPU_SM_au_cpudff5_acpudff5_d_a6_I(
	.dataa(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.datab(u_CPU_SM_aDREQ_),
	.datac(u_CPU_SM_aSTATE_a4_a),
	.datad(u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.combout(u_CPU_SM_au_cpudff5_acpudff5_d_a6));
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a6_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a6_I.lut_mask = "FF40";

cycloneii_lcell_comb u_CPU_SM_au_cpudff5_acpudff5_d_a7_I(
	.dataa(u_CPU_SM_aDMAENA),
	.datab(u_CPU_SM_aSTATE_a1_a),
	.datac(u_CPU_SM_aSTATE_a4_a),
	.datad(u_CPU_SM_au_cpudff5_acpudff5_d_a6),
	.combout(u_CPU_SM_au_cpudff5_acpudff5_d_a7));
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a7_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a7_I.lut_mask = "50F2";

cycloneii_lcell_comb u_CPU_SM_au_cpudff5_acpudff5_d_a8_I(
	.dataa(u_CPU_SM_au_cpudff5_acpudff5_d_a5),
	.datab(u_CPU_SM_au_cpudff5_acpudff5_d_a7),
	.datac(u_CPU_SM_aSTATE_a0_a),
	.datad(u_CPU_SM_aSTATE_a3_a),
	.combout(u_CPU_SM_au_cpudff5_acpudff5_d_a8));
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a8_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a8_I.lut_mask = "AAAE";

cycloneii_lcell_comb u_CPU_SM_au_cpudff5_acpudff5_d_a9_I(
	.dataa(u_CPU_SM_au_cpudff5_ap5b_a1),
	.datab(u_CPU_SM_au_cpudff5_acpudff5_d_a3),
	.datac(u_CPU_SM_au_cpudff5_acpudff5_d_a8),
	.datad(u_CPU_SM_au_cpudff1_acpudff1_d_a3),
	.combout(u_CPU_SM_au_cpudff5_acpudff5_d_a9));
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a9_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a9_I.lut_mask = "FEFF";

cycloneii_lcell_ff u_CPU_SM_aSTATE_a4_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_cpudff5_acpudff5_d_a9),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aSTATE_a4_a));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a56_a_a10_I(
	.dataa(u_CPU_SM_aSTATE_a1_a),
	.datab(u_CPU_SM_aSTATE_a3_a),
	.datac(u_CPU_SM_aSTATE_a4_a),
	.datad(u_CPU_SM_aSTATE_a0_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a56_a_a10));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a56_a_a10_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a56_a_a10_I.lut_mask = "0080";

cycloneii_lcell_comb u_CPU_SM_au_cpudff3_acpudff3_d_a2_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a62_a_a7),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a56_a_a10),
	.datac(int_fifo_au_full_empty_ctr_aFIFOFULL),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a11),
	.combout(u_CPU_SM_au_cpudff3_acpudff3_d_a2));
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a2_I.lut_mask = "FEEE";

cycloneii_lcell_comb u_registers_au_addr_decoder_aFLUSH__a1_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.datab(ADDR_a2_a_acombout),
	.datac(ADDR_a4_a_acombout),
	.combout(u_registers_au_addr_decoder_aFLUSH__a1));
defparam u_registers_au_addr_decoder_aFLUSH__a1_I.sum_lutc_input = "datac";
defparam u_registers_au_addr_decoder_aFLUSH__a1_I.lut_mask = "8080";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_anE_a2_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a11),
	.datab(u_CPU_SM_aLASTWORD),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a10),
	.datad(u_CPU_SM_au_CPU_SM_inputs_anE_a1),
	.combout(u_CPU_SM_au_CPU_SM_inputs_anE_a2));
defparam u_CPU_SM_au_CPU_SM_inputs_anE_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_anE_a2_I.lut_mask = "8000";

cycloneii_lcell_ff u_CPU_SM_aDMAENA_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_registers_au_registers_cntr_aCNTR_O_a8_a),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aDMAENA));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a13_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a8),
	.datac(u_CPU_SM_aDMAENA),
	.datad(u_CPU_SM_aSTATE_a1_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a13));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a13_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a13_I.lut_mask = "0080";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a26_I(
	.dataa(u_CPU_SM_aFLUSHFIFO),
	.datab(u_CPU_SM_aLASTWORD_a0),
	.datac(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.datad(int_fifo_au_full_empty_ctr_aFIFOFULL),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a26));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a26_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a26_I.lut_mask = "0002";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_anSTOPFLUSH_d_a1_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_anSTOPFLUSH_d_a0),
	.datab(u_CPU_SM_au_CPU_SM_inputs_anE_a2),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a13),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a26),
	.combout(u_CPU_SM_au_CPU_SM_outputs_anSTOPFLUSH_d_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_anSTOPFLUSH_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_anSTOPFLUSH_d_a1_I.lut_mask = "FEEE";

cycloneii_lcell_ff u_CPU_SM_aSTOPFLUSH_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_anSTOPFLUSH_d_a1),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aSTOPFLUSH));

cycloneii_lcell_comb u_registers_aFLUSHFIFO_a0_I(
	.dataa(u_registers_au_addr_decoder_aFLUSH__a0),
	.datab(u_registers_au_addr_decoder_aFLUSH__a1),
	.datac(u_registers_aFLUSHFIFO),
	.datad(u_CPU_SM_aSTOPFLUSH),
	.combout(u_registers_aFLUSHFIFO_a0));
defparam u_registers_aFLUSHFIFO_a0_I.sum_lutc_input = "datac";
defparam u_registers_aFLUSHFIFO_a0_I.lut_mask = "88F8";

cycloneii_lcell_ff u_registers_aFLUSHFIFO_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_aFLUSHFIFO_a0),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(u_registers_aFLUSHFIFO));

cycloneii_lcell_comb u_CPU_SM_au_cpudff3_acpudff3_d_a3_I(
	.dataa(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.datab(int_fifo_au_byte_ptr_aBO1),
	.datac(int_fifo_au_byte_ptr_aBO0),
	.datad(u_registers_aFLUSHFIFO),
	.combout(u_CPU_SM_au_cpudff3_acpudff3_d_a3));
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a3_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a3_I.lut_mask = "ABFF";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a0_I(
	.dataa(u_CPU_SM_au_cpudff3_ap3a_a0),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a0_I.lut_mask = "00AA";

cycloneii_lcell_comb u_CPU_SM_au_cpudff3_acpudff3_d_a4_I(
	.dataa(u_CPU_SM_au_cpudff5_acpudff5_d_a0),
	.datab(u_CPU_SM_au_CPU_SM_inputs_anE_a0),
	.datac(u_CPU_SM_au_cpudff3_acpudff3_d_a3),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a0),
	.combout(u_CPU_SM_au_cpudff3_acpudff3_d_a4));
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a4_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a4_I.lut_mask = "EAC0";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a35_a_a23_I(
	.dataa(u_CPU_SM_aSTATE_a1_a),
	.datab(u_CPU_SM_aSTATE_a3_a),
	.datac(u_CPU_SM_aSTATE_a2_a),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a35_a_a23));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a35_a_a23_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a35_a_a23_I.lut_mask = "8000";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a0_I(
	.dataa(u_CPU_SM_aDSACK_LATCHED__a0_a),
	.datab(u_CPU_SM_aDSACK_LATCHED__a1_a),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a9),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a35_a_a23),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a0_I.lut_mask = "00EF";

cycloneii_lcell_comb u_CPU_SM_au_cpudff3_acpudff3_d_a5_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a11),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a10),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a12_a_a14),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a0),
	.combout(u_CPU_SM_au_cpudff3_acpudff3_d_a5));
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a5_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a5_I.lut_mask = "80FF";

cycloneii_lcell_comb u_CPU_SM_au_cpudff3_acpudff3_d_a6_I(
	.dataa(u_CPU_SM_au_cpudff3_acpudff3_d_a1),
	.datab(u_CPU_SM_au_cpudff3_acpudff3_d_a2),
	.datac(u_CPU_SM_au_cpudff3_acpudff3_d_a4),
	.datad(u_CPU_SM_au_cpudff3_acpudff3_d_a5),
	.combout(u_CPU_SM_au_cpudff3_acpudff3_d_a6));
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a6_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a6_I.lut_mask = "FFFE";

cycloneii_lcell_comb u_CPU_SM_au_cpudff5_acpudff5_d_a1_I(
	.dataa(_DSACK_IO_a0_a_a0),
	.datab(_BERR_acombout),
	.datac(u_CPU_SM_au_cpudff5_acpudff5_d_a0),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5),
	.combout(u_CPU_SM_au_cpudff5_acpudff5_d_a1));
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff5_acpudff5_d_a1_I.lut_mask = "8000";

cycloneii_lcell_comb u_CPU_SM_au_cpudff3_acpudff3_d_a7_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a3),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5),
	.datac(u_CPU_SM_aDSACK_LATCHED__a0_a),
	.datad(u_CPU_SM_aDSACK_LATCHED__a1_a),
	.combout(u_CPU_SM_au_cpudff3_acpudff3_d_a7));
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a7_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a7_I.lut_mask = "000E";

cycloneii_lcell_comb u_CPU_SM_au_cpudff3_acpudff3_d_a8_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a1),
	.datab(u_CPU_SM_au_cpudff5_acpudff5_d_a1),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a6),
	.datad(u_CPU_SM_au_cpudff3_acpudff3_d_a7),
	.combout(u_CPU_SM_au_cpudff3_acpudff3_d_a8));
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a8_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a8_I.lut_mask = "FFFE";

cycloneii_lcell_comb u_CPU_SM_au_cpudff3_acpudff3_d_a9_I(
	.dataa(u_CPU_SM_au_cpudff5_ap5b_a1),
	.datab(u_CPU_SM_au_cpudff3_acpudff3_d_a6),
	.datac(_STERM_acombout),
	.datad(u_CPU_SM_au_cpudff3_acpudff3_d_a8),
	.combout(u_CPU_SM_au_cpudff3_acpudff3_d_a9));
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a9_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a9_I.lut_mask = "FEEE";

cycloneii_lcell_ff u_CPU_SM_aSTATE_a2_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_cpudff3_acpudff3_d_a9),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aSTATE_a2_a));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a6_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a2_a),
	.datac(u_CPU_SM_aSTATE_a4_a),
	.datad(u_CPU_SM_aSTATE_a1_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a6));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a6_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a6_I.lut_mask = "0080";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a1_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a15),
	.datac(u_CPU_SM_aDSACK_LATCHED__a0_a),
	.datad(u_CPU_SM_aDSACK_LATCHED__a1_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a1_I.lut_mask = "000E";

cycloneii_lcell_comb u_CPU_SM_au_cpudff4_acpudff4_d_a2_I(
	.dataa(_STERM_acombout),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a6),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a1),
	.datad(u_CPU_SM_au_cpudff2_ap2c_a0),
	.combout(u_CPU_SM_au_cpudff4_acpudff4_d_a2));
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a2_I.lut_mask = "A8AA";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_anE_a3_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2),
	.datac(_DSACK_IO_a0_a_a0),
	.datad(_BERR_acombout),
	.combout(u_CPU_SM_au_CPU_SM_inputs_anE_a3));
defparam u_CPU_SM_au_CPU_SM_inputs_anE_a3_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_anE_a3_I.lut_mask = "0AAA";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aEqual2_a6_I(
	.dataa(u_CPU_SM_aSTATE_a1_a),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a6));
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a6_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a6_I.lut_mask = "8888";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a0_I(
	.dataa(DSK0_IN__a0),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a51_a_a5),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a6),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a3),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a0_I.lut_mask = "0007";

cycloneii_lcell_comb u_CPU_SM_au_cpudff4_acpudff4_d_a3_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a9),
	.datab(u_CPU_SM_au_CPU_SM_inputs_anE_a3),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a0),
	.datad(DSK1_IN_),
	.combout(u_CPU_SM_au_cpudff4_acpudff4_d_a3));
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a3_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a3_I.lut_mask = "EFAA";

cycloneii_lcell_comb u_CPU_SM_au_cpudff4_acpudff4_d_a4_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a8_a_a24),
	.datab(u_CPU_SM_au_cpudff4_acpudff4_d_a2),
	.datac(u_CPU_SM_au_cpudff4_acpudff4_d_a3),
	.datad(u_CPU_SM_anDSACK),
	.combout(u_CPU_SM_au_cpudff4_acpudff4_d_a4));
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a4_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a4_I.lut_mask = "EEFE";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a17_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a3_a),
	.datad(u_CPU_SM_aSTATE_a2_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a17));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a17_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a17_I.lut_mask = "0088";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a60_a_a18_I(
	.dataa(u_CPU_SM_aSTATE_a1_a),
	.datab(u_CPU_SM_aSTATE_a4_a),
	.datac(u_CPU_SM_aSTATE_a0_a),
	.datad(u_CPU_SM_aSTATE_a3_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a60_a_a18));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a60_a_a18_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a60_a_a18_I.lut_mask = "0008";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a0_I(
	.dataa(int_fifo_au_full_empty_ctr_aFIFOFULL),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a16),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a17),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a60_a_a18),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a0_I.lut_mask = "00BF";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a21_a_a25_I(
	.dataa(u_CPU_SM_aLASTWORD_a0),
	.datab(u_CPU_SM_au_CPU_SM_inputs_anE_a0),
	.datad(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a21_a_a25));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a21_a_a25_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a21_a_a25_I.lut_mask = "0088";

cycloneii_lcell_comb u_CPU_SM_au_cpudff3_acpudff3_d_a0_I(
	.dataa(u_datapath_au_datapath_scsi_au_datapath_24dec_aZ2_a0),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a21_a_a25),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a4),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a10),
	.combout(u_CPU_SM_au_cpudff3_acpudff3_d_a0));
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff3_acpudff3_d_a0_I.lut_mask = "0777";

cycloneii_lcell_comb u_CPU_SM_au_cpudff4_acpudff4_d_a5_I(
	.dataa(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.datab(u_CPU_SM_au_CPU_SM_inputs_anE_a0),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a0),
	.datad(u_CPU_SM_au_cpudff3_acpudff3_d_a0),
	.combout(u_CPU_SM_au_cpudff4_acpudff4_d_a5));
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a5_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a5_I.lut_mask = "8FFF";

cycloneii_lcell_comb u_CPU_SM_aBGRANT__a0_I(
	.dataa(_BG_acombout),
	.combout(u_CPU_SM_aBGRANT__a0));
defparam u_CPU_SM_aBGRANT__a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_aBGRANT__a0_I.lut_mask = "5555";

cycloneii_lcell_ff u_CPU_SM_aBGRANT__aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_CPU_SM_aBGRANT__a0),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aBGRANT_));

cycloneii_lcell_comb u_CPU_SM_au_cpudff4_acpudff4_d_a6_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a11),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a10),
	.datac(u_CPU_SM_aBGRANT_),
	.datad(u_CPU_SM_anCYCLEDONE),
	.combout(u_CPU_SM_au_cpudff4_acpudff4_d_a6));
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a6_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a6_I.lut_mask = "0888";

cycloneii_lcell_comb u_CPU_SM_au_cpudff4_acpudff4_d_a7_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a8),
	.datab(u_CPU_SM_au_cpudff4_acpudff4_d_a6),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a43_a_a15),
	.datad(DSK1_IN_),
	.combout(u_CPU_SM_au_cpudff4_acpudff4_d_a7));
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a7_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a7_I.lut_mask = "FEEE";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aEqual2_a9_I(
	.dataa(u_CPU_SM_aSTATE_a1_a),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a8),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a9));
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a9_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a9_I.lut_mask = "8888";

cycloneii_lcell_comb u_CPU_SM_au_cpudff4_acpudff4_d_a8_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a55_a_a27),
	.datab(u_CPU_SM_au_cpudff4_acpudff4_d_a7),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a9),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a12_a_a14),
	.combout(u_CPU_SM_au_cpudff4_acpudff4_d_a8));
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a8_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a8_I.lut_mask = "FEEE";

cycloneii_lcell_comb u_CPU_SM_au_cpudff4_acpudff4_d_a9_I(
	.dataa(u_CPU_SM_au_cpudff4_acpudff4_d_a1),
	.datab(u_CPU_SM_au_cpudff4_acpudff4_d_a4),
	.datac(u_CPU_SM_au_cpudff4_acpudff4_d_a5),
	.datad(u_CPU_SM_au_cpudff4_acpudff4_d_a8),
	.combout(u_CPU_SM_au_cpudff4_acpudff4_d_a9));
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a9_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_cpudff4_acpudff4_d_a9_I.lut_mask = "FFFE";

cycloneii_lcell_ff u_CPU_SM_aSTATE_a3_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_cpudff4_acpudff4_d_a9),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aSTATE_a3_a));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a0_I(
	.dataa(u_CPU_SM_aSTATE_a2_a),
	.datab(u_CPU_SM_aBGRANT_),
	.datac(u_CPU_SM_anCYCLEDONE),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a0_I.lut_mask = "FF40";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a1_I(
	.dataa(u_CPU_SM_aSTATE_a1_a),
	.datab(u_CPU_SM_aSTATE_a3_a),
	.datac(u_CPU_SM_aSTATE_a2_a),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a1_I.lut_mask = "7EF8";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a2_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a1),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a2));
defparam u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a2_I.lut_mask = "EEEE";

cycloneii_lcell_ff u_CPU_SM_aBGACK_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aBGACK_d_a2),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aBGACK));

cycloneii_lcell_comb AS_O__a0_I(
	.dataa(u_CPU_SM_aPAS),
	.combout(AS_O__a0));
defparam AS_O__a0_I.sum_lutc_input = "datac";
defparam AS_O__a0_I.lut_mask = "5555";

cycloneii_lcell_ff AS_O__aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(AS_O__a0),
	.regout(AS_O_));

cycloneii_lcell_comb DS_O__a0_I(
	.dataa(u_CPU_SM_aPDS),
	.combout(DS_O__a0));
defparam DS_O__a0_I.sum_lutc_input = "datac";
defparam DS_O__a0_I.lut_mask = "5555";

cycloneii_lcell_ff DS_O__aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(DS_O__a0),
	.regout(DS_O_));

cycloneii_lcell_comb u_registers_au_registers_term_aCYCLE_ACTIVE_a0_I(
	.dataa(_CS_acombout),
	.datab(_AS_IO_a0),
	.datac(ADDR_a6_a_acombout),
	.datad(u_registers_au_addr_decoder_ah_0C),
	.combout(u_registers_au_registers_term_aCYCLE_ACTIVE_a0));
defparam u_registers_au_registers_term_aCYCLE_ACTIVE_a0_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_term_aCYCLE_ACTIVE_a0_I.lut_mask = "FFFE";

cycloneii_lcell_comb u_registers_au_registers_term_aTERM_COUNTER_a1_I(
	.dataa(_AS_IO_a0),
	.datac(u_registers_au_registers_term_aTERM_COUNTER_a0_a),
	.datad(u_registers_au_registers_term_aCYCLE_ACTIVE_a0),
	.combout(u_registers_au_registers_term_aTERM_COUNTER_a1));
defparam u_registers_au_registers_term_aTERM_COUNTER_a1_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_term_aTERM_COUNTER_a1_I.lut_mask = "5005";

cycloneii_lcell_ff u_registers_au_registers_term_aTERM_COUNTER_a0_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_term_aTERM_COUNTER_a1),
	.regout(u_registers_au_registers_term_aTERM_COUNTER_a0_a));

cycloneii_lcell_comb u_registers_au_registers_term_aTERM_COUNTER_a2_I(
	.dataa(u_registers_au_registers_term_aTERM_COUNTER_a1_a),
	.datab(u_registers_au_registers_term_aCYCLE_ACTIVE_a0),
	.datac(u_registers_au_registers_term_aTERM_COUNTER_a0_a),
	.datad(_AS_IO_a0),
	.combout(u_registers_au_registers_term_aTERM_COUNTER_a2));
defparam u_registers_au_registers_term_aTERM_COUNTER_a2_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_term_aTERM_COUNTER_a2_I.lut_mask = "009A";

cycloneii_lcell_ff u_registers_au_registers_term_aTERM_COUNTER_a1_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_term_aTERM_COUNTER_a2),
	.regout(u_registers_au_registers_term_aTERM_COUNTER_a1_a));

cycloneii_lcell_comb u_registers_au_registers_term_aREG_DSK__a0_I(
	.dataa(u_registers_au_registers_term_aTERM_COUNTER_a2_a),
	.datab(u_registers_au_registers_term_aTERM_COUNTER_a0_a),
	.datac(u_registers_au_registers_term_aTERM_COUNTER_a1_a),
	.datad(u_registers_au_registers_term_aREG_DSK_),
	.combout(u_registers_au_registers_term_aREG_DSK__a0));
defparam u_registers_au_registers_term_aREG_DSK__a0_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_term_aREG_DSK__a0_I.lut_mask = "FF40";

cycloneii_lcell_ff u_registers_au_registers_term_aREG_DSK__aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_term_aREG_DSK__a0),
	.aclr(_AS_IO_a0),
	.regout(u_registers_au_registers_term_aREG_DSK_));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector7_a0_I(
	.dataa(u_SCSI_SM_aCCPUREQ),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as16),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as0),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector7_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector7_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector7_a0_I.lut_mask = "88AA";

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as8_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector7_a0),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as8));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a2_I(
	.dataa(R_W_IO_a0),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as8),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a2));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a2_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a2_I.lut_mask = "8888";

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as10_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a2),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as10));

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as30_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as10),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as30));

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as3_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as30),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as3));

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as19_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as3),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as19));

cycloneii_lcell_comb u_SCSI_SM_anLS2CPU_a0_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as6),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as19),
	.datac(u_SCSI_SM_anLS2CPU),
	.combout(u_SCSI_SM_anLS2CPU_a0));
defparam u_SCSI_SM_anLS2CPU_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_anLS2CPU_a0_I.lut_mask = "FEFE";

cycloneii_lcell_ff u_SCSI_SM_anLS2CPU_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_SCSI_SM_anLS2CPU_a0),
	.aclr(_AS_IO_a0),
	.regout(u_SCSI_SM_anLS2CPU));

cycloneii_lcell_comb _DSACK_IO_a4_I(
	.datac(u_registers_au_registers_term_aREG_DSK_),
	.datad(u_SCSI_SM_anLS2CPU),
	.combout(_DSACK_IO_a4));
defparam _DSACK_IO_a4_I.sum_lutc_input = "datac";
defparam _DSACK_IO_a4_I.lut_mask = "000F";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a8_I(
	.dataa(u_CPU_SM_aSTATE_a1_a),
	.datab(u_CPU_SM_aSTATE_a3_a),
	.datac(u_CPU_SM_aSTATE_a0_a),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a8));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a8_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a8_I.lut_mask = "0008";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_anBRIDGEIN_d_a0_I(
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a8),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a9),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a56_a_a10),
	.combout(u_CPU_SM_au_CPU_SM_outputs_anBRIDGEIN_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_anBRIDGEIN_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_anBRIDGEIN_d_a0_I.lut_mask = "0003";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_anBRIDGEIN_d_aI(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a35_a_a23),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a55_a_a27),
	.datad(u_CPU_SM_au_CPU_SM_outputs_anBRIDGEIN_d_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_anBRIDGEIN_d));
defparam u_CPU_SM_au_CPU_SM_outputs_anBRIDGEIN_d_aI.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_anBRIDGEIN_d_aI.lut_mask = "EEFF";

cycloneii_lcell_ff u_CPU_SM_aBRIDGEIN_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_anBRIDGEIN_d),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aBRIDGEIN));

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a0_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a16_a_a16),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a0_a));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a21_I(
	.dataa(u_CPU_SM_aSTATE_a2_a),
	.datab(u_CPU_SM_aSTATE_a4_a),
	.datad(u_CPU_SM_aSTATE_a1_a),
	.combout(u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a21));
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a21_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a21_I.lut_mask = "0088";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aDIEH_Z_a0_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a57_a_a20),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a1),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a0),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a21),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aDIEH_Z_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aDIEH_Z_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aDIEH_Z_a0_I.lut_mask = "FEEE";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aDIEH_d_a0_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aPLLW_Y_a0),
	.datab(_STERM_acombout),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a46_a_a6),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aDIEH_Z_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aDIEH_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aDIEH_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aDIEH_d_a0_I.lut_mask = "02CE";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aDIEL_d_a0_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a62_a_a7),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aINCFIFO_d_a0),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a0),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aDIEH_d_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aDIEL_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aDIEL_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aDIEL_d_a0_I.lut_mask = "EFFF";

cycloneii_lcell_ff u_CPU_SM_aDIEL_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aDIEL_d_a0),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aDIEL));

cycloneii_lcell_comb u_datapath_abDIEL_aI(
	.dataa(u_SCSI_SM_aCPU2S_o),
	.datab(u_CPU_SM_aDIEL),
	.combout(u_datapath_abDIEL));
defparam u_datapath_abDIEL_aI.sum_lutc_input = "datac";
defparam u_datapath_abDIEL_aI.lut_mask = "EEEE";

cycloneii_lcell_comb u_datapath_au_datapath_input_aCPU_OD_a0_a_a0_I(
	.dataa(DATA_IO_a0_a_a0),
	.datab(u_CPU_SM_aBRIDGEIN),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a0_a),
	.datad(u_datapath_abDIEL),
	.combout(u_datapath_au_datapath_input_aCPU_OD_a0_a_a0));
defparam u_datapath_au_datapath_input_aCPU_OD_a0_a_a0_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_input_aCPU_OD_a0_a_a0_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a2_I(
	.dataa(int_fifo_au_full_empty_ctr_aFIFOFULL),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as24),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as4),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as20),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a2));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a2_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a2_I.lut_mask = "000B";

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector27_a0_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as12),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a2),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector27_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector27_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector27_a0_I.lut_mask = "AAFF";

cycloneii_lcell_ff u_SCSI_SM_aS2F_o_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector27_a0),
	.regout(u_SCSI_SM_aS2F_o));

cycloneii_lcell_comb u_datapath_aFIFO_ID_a0_a_a0_I(
	.dataa(PD_PORT_a0_a_a0),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a0_a_a0),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a0_a_a0));
defparam u_datapath_aFIFO_ID_a0_a_a0_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a0_a_a0_I.lut_mask = "AACC";

cycloneii_lcell_ff u_CPU_SM_aINCNI_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a11),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aINCNI));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector29_a0_I(
	.dataa(u_datapath_au_datapath_scsi_au_datapath_24dec_aZ2_a0),
	.datab(int_fifo_au_full_empty_ctr_aFIFOFULL),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as24),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as12),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector29_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector29_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector29_a0_I.lut_mask = "EAC0";

cycloneii_lcell_ff u_SCSI_SM_aINCNI_o_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector29_a0),
	.regout(u_SCSI_SM_aINCNI_o));

cycloneii_lcell_comb int_fifo_au_next_in_cntr_aCOUNT_a0_a_a0_I(
	.datab(u_CPU_SM_aINCNI),
	.datac(u_SCSI_SM_aINCNI_o),
	.datad(int_fifo_au_next_in_cntr_aCOUNT_a0_a),
	.combout(int_fifo_au_next_in_cntr_aCOUNT_a0_a_a0));
defparam int_fifo_au_next_in_cntr_aCOUNT_a0_a_a0_I.sum_lutc_input = "datac";
defparam int_fifo_au_next_in_cntr_aCOUNT_a0_a_a0_I.lut_mask = "03FC";

cycloneii_lcell_ff int_fifo_au_next_in_cntr_aCOUNT_a0_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_next_in_cntr_aCOUNT_a0_a_a0),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_next_in_cntr_aCOUNT_a0_a));

cycloneii_lcell_comb int_fifo_au_next_in_cntr_aCOUNT_a1_a_a1_I(
	.dataa(u_CPU_SM_aINCNI),
	.datab(u_SCSI_SM_aINCNI_o),
	.datac(int_fifo_au_next_in_cntr_aCOUNT_a1_a),
	.datad(int_fifo_au_next_in_cntr_aCOUNT_a0_a),
	.combout(int_fifo_au_next_in_cntr_aCOUNT_a1_a_a1));
defparam int_fifo_au_next_in_cntr_aCOUNT_a1_a_a1_I.sum_lutc_input = "datac";
defparam int_fifo_au_next_in_cntr_aCOUNT_a1_a_a1_I.lut_mask = "1EF0";

cycloneii_lcell_ff int_fifo_au_next_in_cntr_aCOUNT_a1_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_next_in_cntr_aCOUNT_a1_a_a1),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_next_in_cntr_aCOUNT_a1_a));

cycloneii_lcell_comb int_fifo_au_next_in_cntr_aCOUNT_a2_a_a2_I(
	.dataa(int_fifo_au_next_in_cntr_aCOUNT_a0_a),
	.datab(int_fifo_au_next_in_cntr_aCOUNT_a1_a),
	.combout(int_fifo_au_next_in_cntr_aCOUNT_a2_a_a2));
defparam int_fifo_au_next_in_cntr_aCOUNT_a2_a_a2_I.sum_lutc_input = "datac";
defparam int_fifo_au_next_in_cntr_aCOUNT_a2_a_a2_I.lut_mask = "7777";

cycloneii_lcell_comb int_fifo_au_next_in_cntr_aCOUNT_a2_a_a3_I(
	.dataa(int_fifo_au_next_in_cntr_aCOUNT_a2_a),
	.datab(u_CPU_SM_aINCNI),
	.datac(u_SCSI_SM_aINCNI_o),
	.datad(int_fifo_au_next_in_cntr_aCOUNT_a2_a_a2),
	.combout(int_fifo_au_next_in_cntr_aCOUNT_a2_a_a3));
defparam int_fifo_au_next_in_cntr_aCOUNT_a2_a_a3_I.sum_lutc_input = "datac";
defparam int_fifo_au_next_in_cntr_aCOUNT_a2_a_a3_I.lut_mask = "AA56";

cycloneii_lcell_ff int_fifo_au_next_in_cntr_aCOUNT_a2_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_next_in_cntr_aCOUNT_a2_a_a3),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_next_in_cntr_aCOUNT_a2_a));

cycloneii_lcell_ff u_CPU_SM_aINCNO_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aFF_a1),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aINCNO));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector23_a0_I(
	.dataa(u_datapath_au_datapath_scsi_au_datapath_24dec_aZ2_a0),
	.datab(int_fifo_au_full_empty_ctr_aFIFOFULL),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as24),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as1),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector23_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector23_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector23_a0_I.lut_mask = "EAC0";

cycloneii_lcell_ff u_SCSI_SM_aINCNO_o_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector23_a0),
	.regout(u_SCSI_SM_aINCNO_o));

cycloneii_lcell_comb int_fifo_au_next_out_cntr_aCOUNT_a0_a_a0_I(
	.datab(u_CPU_SM_aINCNO),
	.datac(u_SCSI_SM_aINCNO_o),
	.datad(int_fifo_au_next_out_cntr_aCOUNT_a0_a),
	.combout(int_fifo_au_next_out_cntr_aCOUNT_a0_a_a0));
defparam int_fifo_au_next_out_cntr_aCOUNT_a0_a_a0_I.sum_lutc_input = "datac";
defparam int_fifo_au_next_out_cntr_aCOUNT_a0_a_a0_I.lut_mask = "03FC";

cycloneii_lcell_ff int_fifo_au_next_out_cntr_aCOUNT_a0_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_next_out_cntr_aCOUNT_a0_a_a0),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_next_out_cntr_aCOUNT_a0_a));

cycloneii_lcell_comb int_fifo_au_next_out_cntr_aCOUNT_a1_a_a1_I(
	.dataa(u_CPU_SM_aINCNO),
	.datab(u_SCSI_SM_aINCNO_o),
	.datac(int_fifo_au_next_out_cntr_aCOUNT_a1_a),
	.datad(int_fifo_au_next_out_cntr_aCOUNT_a0_a),
	.combout(int_fifo_au_next_out_cntr_aCOUNT_a1_a_a1));
defparam int_fifo_au_next_out_cntr_aCOUNT_a1_a_a1_I.sum_lutc_input = "datac";
defparam int_fifo_au_next_out_cntr_aCOUNT_a1_a_a1_I.lut_mask = "1EF0";

cycloneii_lcell_ff int_fifo_au_next_out_cntr_aCOUNT_a1_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_next_out_cntr_aCOUNT_a1_a_a1),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_next_out_cntr_aCOUNT_a1_a));

cycloneii_lcell_comb int_fifo_au_next_out_cntr_aCOUNT_a2_a_a2_I(
	.dataa(int_fifo_au_next_out_cntr_aCOUNT_a0_a),
	.datab(int_fifo_au_next_out_cntr_aCOUNT_a1_a),
	.combout(int_fifo_au_next_out_cntr_aCOUNT_a2_a_a2));
defparam int_fifo_au_next_out_cntr_aCOUNT_a2_a_a2_I.sum_lutc_input = "datac";
defparam int_fifo_au_next_out_cntr_aCOUNT_a2_a_a2_I.lut_mask = "7777";

cycloneii_lcell_comb int_fifo_au_next_out_cntr_aCOUNT_a2_a_a3_I(
	.dataa(int_fifo_au_next_out_cntr_aCOUNT_a2_a),
	.datab(u_CPU_SM_aINCNO),
	.datac(u_SCSI_SM_aINCNO_o),
	.datad(int_fifo_au_next_out_cntr_aCOUNT_a2_a_a2),
	.combout(int_fifo_au_next_out_cntr_aCOUNT_a2_a_a3));
defparam int_fifo_au_next_out_cntr_aCOUNT_a2_a_a3_I.sum_lutc_input = "datac";
defparam int_fifo_au_next_out_cntr_aCOUNT_a2_a_a3_I.lut_mask = "AA56";

cycloneii_lcell_ff int_fifo_au_next_out_cntr_aCOUNT_a2_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_au_next_out_cntr_aCOUNT_a2_a_a3),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(int_fifo_au_next_out_cntr_aCOUNT_a2_a));

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7(
	.portawe(int_fifo_au_write_strobes_aLLWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a0_a_a0}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a7_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_first_bit_number = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_first_bit_number = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a7.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a0_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a2),
	.datab(u_CPU_SM_au_cpudff3_acpudff3_d_a0),
	.datac(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.datad(u_CPU_SM_au_CPU_SM_inputs_anE_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a0_I.lut_mask = "0888";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a3_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a2),
	.datab(u_CPU_SM_anDSACK),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a0),
	.datad(u_CPU_SM_au_cpudff1_ap1c_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a3));
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a3_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a3_I.lut_mask = "EAFF";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a4_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a9),
	.datac(u_CPU_SM_aDSACK_LATCHED__a0_a),
	.datad(u_CPU_SM_aDSACK_LATCHED__a1_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a4));
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a4_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a4_I.lut_mask = "000A";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a1_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a1),
	.datab(_STERM_acombout),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aPAS_Y_a3),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a4),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a1_I.lut_mask = "FFD5";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a2_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a7),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a0),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a1),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a2));
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a2_I.lut_mask = "FFAF";

cycloneii_lcell_ff u_CPU_SM_aPAS_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a2),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aPAS));

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a0_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a7_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a0_a));

cycloneii_lcell_comb u_registers_au_registers_istr_aISTR_O_a0_a_a0_I(
	.dataa(u_registers_au_registers_istr_aFE),
	.combout(u_registers_au_registers_istr_aISTR_O_a0_a_a0));
defparam u_registers_au_registers_istr_aISTR_O_a0_a_a0_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_istr_aISTR_O_a0_a_a0_I.lut_mask = "5555";

cycloneii_lcell_ff u_registers_au_registers_istr_aISTR_O_a0_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_istr_aISTR_O_a0_a_a0),
	.regout(u_registers_au_registers_istr_aISTR_O_a0_a));

cycloneii_lcell_comb u_registers_au_addr_decoder_ah_0C_a0_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a8_a_a0),
	.datab(ADDR_a3_a_acombout),
	.datac(ADDR_a5_a_acombout),
	.datad(ADDR_a6_a_acombout),
	.combout(u_registers_au_addr_decoder_ah_0C_a0));
defparam u_registers_au_addr_decoder_ah_0C_a0_I.sum_lutc_input = "datac";
defparam u_registers_au_addr_decoder_ah_0C_a0_I.lut_mask = "0008";

cycloneii_lcell_comb u_registers_au_addr_decoder_aISTR_RD__a0_I(
	.dataa(ADDR_a2_a_acombout),
	.datab(ADDR_a4_a_acombout),
	.combout(u_registers_au_addr_decoder_aISTR_RD__a0));
defparam u_registers_au_addr_decoder_aISTR_RD__a0_I.sum_lutc_input = "datac";
defparam u_registers_au_addr_decoder_aISTR_RD__a0_I.lut_mask = "8888";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aSIZE1_Y_a0_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a1_a),
	.datac(u_CPU_SM_aSTATE_a2_a),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_Y_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_Y_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_Y_a0_I.lut_mask = "0880";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a1_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_Y_a0),
	.datad(u_CPU_SM_aSTATE_a3_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a1_I.lut_mask = "AAEE";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aEqual2_a1_I(
	.dataa(u_CPU_SM_aSTATE_a1_a),
	.datab(u_CPU_SM_aSTATE_a4_a),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a0),
	.datad(u_CPU_SM_aSTATE_a2_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aEqual2_a1_I.lut_mask = "0080";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a2_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aPAS_d_a0),
	.datab(_STERM_acombout),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a1),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a37_a_a19),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a2));
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a2_I.lut_mask = "002A";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a3_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a0),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a1),
	.datac(_STERM_acombout),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a2),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a3));
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a3_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a3_I.lut_mask = "AEFF";

cycloneii_lcell_ff u_CPU_SM_aF2CPUL_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a3),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aF2CPUL));

cycloneii_lcell_ff u_SCSI_SM_aCDSACK__aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_anLS2CPU),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_aCDSACK_));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector19_a0_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as9),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as25),
	.datac(u_SCSI_SM_aCDSACK_),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector19_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector19_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector19_a0_I.lut_mask = "EAEA";

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as25_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector19_a0),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as25));

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as9_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as19),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as9));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a0_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as3),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as10),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as30),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as19),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a0_I.lut_mask = "0001";

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector26_a0_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a2),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as25),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as9),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a0),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector26_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector26_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector26_a0_I.lut_mask = "FEFF";

cycloneii_lcell_ff u_SCSI_SM_aS2CPU_o_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector26_a0),
	.regout(u_SCSI_SM_aS2CPU_o));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a0_a_a0_I(
	.datac(u_CPU_SM_aF2CPUL),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a0_a_a0));
defparam u_datapath_au_datapath_output_aDATA_a0_a_a0_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a0_a_a0_I.lut_mask = "000F";

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a0_a_a1_I(
	.dataa(R_W_IO_a0),
	.datab(u_registers_au_addr_decoder_ah_0C_a0),
	.datac(u_registers_au_addr_decoder_aISTR_RD__a0),
	.datad(u_datapath_au_datapath_output_aDATA_a0_a_a0),
	.combout(u_datapath_au_datapath_output_aDATA_a0_a_a1));
defparam u_datapath_au_datapath_output_aDATA_a0_a_a1_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a0_a_a1_I.lut_mask = "8000";

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a3_a_a2_I(
	.dataa(u_CPU_SM_aF2CPUL),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a3_a_a2));
defparam u_datapath_au_datapath_output_aDATA_a3_a_a2_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a3_a_a2_I.lut_mask = "00AA";

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a0_a_a3_I(
	.dataa(u_datapath_au_datapath_output_aLD_LATCH_a0_a),
	.datab(u_registers_au_registers_istr_aISTR_O_a0_a),
	.datac(u_datapath_au_datapath_output_aDATA_a0_a_a1),
	.datad(u_datapath_au_datapath_output_aDATA_a3_a_a2),
	.combout(u_datapath_au_datapath_output_aDATA_a0_a_a3));
defparam u_datapath_au_datapath_output_aDATA_a0_a_a3_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a0_a_a3_I.lut_mask = "EAC0";

cycloneii_lcell_comb u_datapath_aDOEL__a0_I(
	.dataa(u_CPU_SM_aBGACK),
	.datab(u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.combout(u_datapath_aDOEL__a0));
defparam u_datapath_aDOEL__a0_I.sum_lutc_input = "datac";
defparam u_datapath_aDOEL__a0_I.lut_mask = "8888";

cycloneii_lcell_comb u_datapath_aDATA_OE__aI(
	.dataa(u_datapath_aDOEL__a0),
	.datab(R_W_IO_a0),
	.datac(_CS_acombout),
	.datad(_DS_IO_a0),
	.combout(u_datapath_aDATA_OE_));
defparam u_datapath_aDATA_OE__aI.sum_lutc_input = "datac";
defparam u_datapath_aDATA_OE__aI.lut_mask = "AAAE";

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a1_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a17_a_a17),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a1_a));

cycloneii_lcell_comb u_datapath_au_datapath_input_aCPU_OD_a1_a_a2_I(
	.dataa(DATA_IO_a1_a_a1),
	.datab(u_CPU_SM_aBRIDGEIN),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a1_a),
	.datad(u_datapath_abDIEL),
	.combout(u_datapath_au_datapath_input_aCPU_OD_a1_a_a2));
defparam u_datapath_au_datapath_input_aCPU_OD_a1_a_a2_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_input_aCPU_OD_a1_a_a2_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a1_a_a5_I(
	.dataa(PD_PORT_a1_a_a1),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a1_a_a2),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a1_a_a5));
defparam u_datapath_aFIFO_ID_a1_a_a5_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a1_a_a5_I.lut_mask = "AACC";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6(
	.portawe(int_fifo_au_write_strobes_aLLWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a1_a_a5}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a6_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_first_bit_number = 6;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_first_bit_number = 6;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a6.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a1_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a6_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a1_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a1_a_a4_I(
	.dataa(u_registers_au_addr_decoder_aCONTR_RD__a0),
	.datac(u_CPU_SM_aF2CPUL),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a1_a_a4));
defparam u_datapath_au_datapath_output_aDATA_a1_a_a4_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a1_a_a4_I.lut_mask = "000A";

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a1_a_a5_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.datab(u_datapath_au_datapath_output_aDATA_a3_a_a2),
	.datac(u_datapath_au_datapath_output_aLD_LATCH_a1_a),
	.datad(u_datapath_au_datapath_output_aDATA_a1_a_a4),
	.combout(u_datapath_au_datapath_output_aDATA_a1_a_a5));
defparam u_datapath_au_datapath_output_aDATA_a1_a_a5_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a1_a_a5_I.lut_mask = "EAC0";

cycloneii_lcell_comb u_registers_au_registers_istr_aFF_a0_I(
	.dataa(R_W_IO_a0),
	.datab(int_fifo_au_full_empty_ctr_aFIFOFULL),
	.datac(u_registers_au_addr_decoder_ah_0C_a0),
	.datad(u_registers_au_addr_decoder_aISTR_RD__a0),
	.combout(u_registers_au_registers_istr_aFF_a0));
defparam u_registers_au_registers_istr_aFF_a0_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_istr_aFF_a0_I.lut_mask = "8000";

cycloneii_lcell_comb u_registers_au_registers_istr_aINT_F_a0_I(
	.dataa(u_registers_au_addr_decoder_ah_0C_a0),
	.datab(ADDR_a4_a_acombout),
	.datac(R_W_IO_a0),
	.datad(ADDR_a2_a_acombout),
	.combout(u_registers_au_registers_istr_aINT_F_a0));
defparam u_registers_au_registers_istr_aINT_F_a0_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_istr_aINT_F_a0_I.lut_mask = "8088";

cycloneii_lcell_ff u_registers_au_registers_istr_aFF_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_istr_aFF_a0),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.ena(u_registers_au_registers_istr_aINT_F_a0),
	.regout(u_registers_au_registers_istr_aFF));

cycloneii_lcell_ff u_registers_au_registers_istr_aISTR_O_a1_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_istr_aFF),
	.regout(u_registers_au_registers_istr_aISTR_O_a1_a));

cycloneii_lcell_comb u_registers_au_addr_decoder_aCONTR_RD__a0_I(
	.dataa(R_W_IO_a0),
	.datab(u_registers_au_addr_decoder_ah_0C_a0),
	.datac(ADDR_a2_a_acombout),
	.datad(ADDR_a4_a_acombout),
	.combout(u_registers_au_addr_decoder_aCONTR_RD__a0));
defparam u_registers_au_addr_decoder_aCONTR_RD__a0_I.sum_lutc_input = "datac";
defparam u_registers_au_addr_decoder_aCONTR_RD__a0_I.lut_mask = "0008";

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a1_a_a6_I(
	.dataa(u_datapath_au_datapath_output_aDATA_a1_a_a5),
	.datab(u_datapath_au_datapath_output_aDATA_a0_a_a1),
	.datac(u_registers_au_registers_istr_aISTR_O_a1_a),
	.datad(u_registers_au_addr_decoder_aCONTR_RD__a0),
	.combout(u_datapath_au_datapath_output_aDATA_a1_a_a6));
defparam u_datapath_au_datapath_output_aDATA_a1_a_a6_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a1_a_a6_I.lut_mask = "AAEA";

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a2_a_a7_I(
	.dataa(R_W_IO_a0),
	.datab(ADDR_a2_a_acombout),
	.datac(u_datapath_au_datapath_output_aDATA_a0_a_a0),
	.datad(ADDR_a4_a_acombout),
	.combout(u_datapath_au_datapath_output_aDATA_a2_a_a7));
defparam u_datapath_au_datapath_output_aDATA_a2_a_a7_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a2_a_a7_I.lut_mask = "0080";

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a2_a_a8_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a2_a),
	.datab(u_registers_au_addr_decoder_aFLUSH__a0),
	.datac(u_datapath_au_datapath_output_aDATA_a2_a_a7),
	.datad(u_datapath_au_datapath_output_aDATA_a1_a_a4),
	.combout(u_datapath_au_datapath_output_aDATA_a2_a_a8));
defparam u_datapath_au_datapath_output_aDATA_a2_a_a8_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a2_a_a8_I.lut_mask = "EAC0";

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a2_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a18_a_a18),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a2_a));

cycloneii_lcell_comb u_datapath_au_datapath_input_aCPU_OD_a2_a_a3_I(
	.dataa(DATA_IO_a2_a_a2),
	.datab(u_CPU_SM_aBRIDGEIN),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a2_a),
	.datad(u_datapath_abDIEL),
	.combout(u_datapath_au_datapath_input_aCPU_OD_a2_a_a3));
defparam u_datapath_au_datapath_input_aCPU_OD_a2_a_a3_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_input_aCPU_OD_a2_a_a3_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a2_a_a10_I(
	.dataa(PD_PORT_a2_a_a2),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a2_a_a3),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a2_a_a10));
defparam u_datapath_aFIFO_ID_a2_a_a10_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a2_a_a10_I.lut_mask = "AACC";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5(
	.portawe(int_fifo_au_write_strobes_aLLWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a2_a_a10}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a5_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_first_bit_number = 5;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_first_bit_number = 5;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a5.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a2_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a5_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a2_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a2_a_a9_I(
	.dataa(u_datapath_au_datapath_output_aDATA_a2_a_a8),
	.datab(u_CPU_SM_aF2CPUL),
	.datac(u_datapath_au_datapath_output_aLD_LATCH_a2_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a2_a_a9));
defparam u_datapath_au_datapath_output_aDATA_a2_a_a9_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a2_a_a9_I.lut_mask = "AAEA";

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a3_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a19_a_a19),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a3_a));

cycloneii_lcell_comb u_datapath_au_datapath_input_aCPU_OD_a3_a_a4_I(
	.dataa(DATA_IO_a3_a_a3),
	.datab(u_CPU_SM_aBRIDGEIN),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a3_a),
	.datad(u_datapath_abDIEL),
	.combout(u_datapath_au_datapath_input_aCPU_OD_a3_a_a4));
defparam u_datapath_au_datapath_input_aCPU_OD_a3_a_a4_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_input_aCPU_OD_a3_a_a4_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a3_a_a15_I(
	.dataa(PD_PORT_a3_a_a3),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a3_a_a4),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a3_a_a15));
defparam u_datapath_aFIFO_ID_a3_a_a15_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a3_a_a15_I.lut_mask = "AACC";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4(
	.portawe(int_fifo_au_write_strobes_aLLWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a3_a_a15}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a4_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_first_bit_number = 4;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_first_bit_number = 4;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a4.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a3_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a4_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a3_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a3_a_a10_I(
	.dataa(u_CPU_SM_aF2CPUL),
	.datab(u_datapath_au_datapath_output_aLD_LATCH_a3_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a3_a_a10));
defparam u_datapath_au_datapath_output_aDATA_a3_a_a10_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a3_a_a10_I.lut_mask = "0088";

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a4_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a20_a_a20),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a4_a));

cycloneii_lcell_comb u_datapath_au_datapath_input_aCPU_OD_a4_a_a5_I(
	.dataa(DATA_IO_a4_a_a4),
	.datab(u_CPU_SM_aBRIDGEIN),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a4_a),
	.datad(u_datapath_abDIEL),
	.combout(u_datapath_au_datapath_input_aCPU_OD_a4_a_a5));
defparam u_datapath_au_datapath_input_aCPU_OD_a4_a_a5_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_input_aCPU_OD_a4_a_a5_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a4_a_a20_I(
	.dataa(PD_PORT_a4_a_a4),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a4_a_a5),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a4_a_a20));
defparam u_datapath_aFIFO_ID_a4_a_a20_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a4_a_a20_I.lut_mask = "AACC";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3(
	.portawe(int_fifo_au_write_strobes_aLLWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a4_a_a20}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a3_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_first_bit_number = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_first_bit_number = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a3.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a4_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a3_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a4_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a4_a_a11_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a4_a),
	.datab(u_datapath_au_datapath_output_aDATA_a3_a_a2),
	.datac(u_datapath_au_datapath_output_aLD_LATCH_a4_a),
	.datad(u_datapath_au_datapath_output_aDATA_a1_a_a4),
	.combout(u_datapath_au_datapath_output_aDATA_a4_a_a11));
defparam u_datapath_au_datapath_output_aDATA_a4_a_a11_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a4_a_a11_I.lut_mask = "EAC0";

cycloneii_lcell_comb u_registers_au_registers_cntr_aCNTR_O_a2_a_a3_I(
	.dataa(DATA_IO_a2_a_a2),
	.datab(u_registers_au_registers_cntr_aCNTR_O_a2_a),
	.datad(u_registers_au_addr_decoder_aCONTR_WR_a0),
	.combout(u_registers_au_registers_cntr_aCNTR_O_a2_a_a3));
defparam u_registers_au_registers_cntr_aCNTR_O_a2_a_a3_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_cntr_aCNTR_O_a2_a_a3_I.lut_mask = "AACC";

cycloneii_lcell_ff u_registers_au_registers_cntr_aCNTR_O_a2_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_cntr_aCNTR_O_a2_a_a3),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(u_registers_au_registers_cntr_aCNTR_O_a2_a));

cycloneii_lcell_comb u_registers_au_registers_istr_aINT_aI(
	.dataa(INTA_acombout),
	.datab(u_registers_au_registers_cntr_aCNTR_O_a2_a),
	.combout(u_registers_au_registers_istr_aINT));
defparam u_registers_au_registers_istr_aINT_aI.sum_lutc_input = "datac";
defparam u_registers_au_registers_istr_aINT_aI.lut_mask = "7777";

cycloneii_lcell_comb u_registers_au_registers_istr_aINT_P_a0_I(
	.dataa(R_W_IO_a0),
	.datab(u_registers_au_registers_istr_aINT),
	.datac(u_registers_au_addr_decoder_ah_0C_a0),
	.datad(u_registers_au_addr_decoder_aISTR_RD__a0),
	.combout(u_registers_au_registers_istr_aINT_P_a0));
defparam u_registers_au_registers_istr_aINT_P_a0_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_istr_aINT_P_a0_I.lut_mask = "2000";

cycloneii_lcell_ff u_registers_au_registers_istr_aINT_P_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_istr_aINT_P_a0),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.ena(u_registers_au_registers_istr_aINT_F_a0),
	.regout(u_registers_au_registers_istr_aINT_P));

cycloneii_lcell_ff u_registers_au_registers_istr_aISTR_O_a4_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_istr_aINT_P),
	.regout(u_registers_au_registers_istr_aISTR_O_a4_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a4_a_a12_I(
	.dataa(u_datapath_au_datapath_output_aDATA_a4_a_a11),
	.datab(u_datapath_au_datapath_output_aDATA_a0_a_a1),
	.datac(u_registers_au_registers_istr_aISTR_O_a4_a),
	.datad(u_registers_au_addr_decoder_aCONTR_RD__a0),
	.combout(u_datapath_au_datapath_output_aDATA_a4_a_a12));
defparam u_datapath_au_datapath_output_aDATA_a4_a_a12_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a4_a_a12_I.lut_mask = "AAEA";

cycloneii_io INTA_aI(
	.combout(INTA_acombout),
	.padio(INTA));
defparam INTA_aI.operation_mode = "input";
defparam INTA_aI.input_register_mode = "none";
defparam INTA_aI.output_register_mode = "none";
defparam INTA_aI.oe_register_mode = "none";
defparam INTA_aI.input_async_reset = "none";
defparam INTA_aI.output_async_reset = "none";
defparam INTA_aI.oe_async_reset = "none";
defparam INTA_aI.input_sync_reset = "none";
defparam INTA_aI.output_sync_reset = "none";
defparam INTA_aI.oe_sync_reset = "none";
defparam INTA_aI.input_power_up = "low";
defparam INTA_aI.output_power_up = "low";
defparam INTA_aI.oe_power_up = "low";

cycloneii_lcell_comb u_registers_au_registers_istr_aINT_F_a1_I(
	.dataa(R_W_IO_a0),
	.datab(INTA_acombout),
	.datac(u_registers_au_addr_decoder_ah_0C_a0),
	.datad(u_registers_au_addr_decoder_aISTR_RD__a0),
	.combout(u_registers_au_registers_istr_aINT_F_a1));
defparam u_registers_au_registers_istr_aINT_F_a1_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_istr_aINT_F_a1_I.lut_mask = "8000";

cycloneii_lcell_ff u_registers_au_registers_istr_aINT_F_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_istr_aINT_F_a1),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.ena(u_registers_au_registers_istr_aINT_F_a0),
	.regout(u_registers_au_registers_istr_aINT_F));

cycloneii_lcell_ff u_registers_au_registers_istr_aISTR_O_a5_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_istr_aINT_F),
	.regout(u_registers_au_registers_istr_aISTR_O_a5_a));

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a5_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a21_a_a21),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a5_a));

cycloneii_lcell_comb u_datapath_au_datapath_input_aCPU_OD_a5_a_a6_I(
	.dataa(DATA_IO_a5_a_a5),
	.datab(u_CPU_SM_aBRIDGEIN),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a5_a),
	.datad(u_datapath_abDIEL),
	.combout(u_datapath_au_datapath_input_aCPU_OD_a5_a_a6));
defparam u_datapath_au_datapath_input_aCPU_OD_a5_a_a6_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_input_aCPU_OD_a5_a_a6_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a5_a_a25_I(
	.dataa(PD_PORT_a5_a_a5),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a5_a_a6),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a5_a_a25));
defparam u_datapath_aFIFO_ID_a5_a_a25_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a5_a_a25_I.lut_mask = "AACC";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2(
	.portawe(int_fifo_au_write_strobes_aLLWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a5_a_a25}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a2_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_first_bit_number = 2;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_first_bit_number = 2;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a2.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a5_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a2_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a5_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a5_a_a13_I(
	.dataa(u_datapath_au_datapath_output_aDATA_a3_a_a2),
	.datab(u_datapath_au_datapath_output_aDATA_a0_a_a1),
	.datac(u_registers_au_registers_istr_aISTR_O_a5_a),
	.datad(u_datapath_au_datapath_output_aLD_LATCH_a5_a),
	.combout(u_datapath_au_datapath_output_aDATA_a5_a_a13));
defparam u_datapath_au_datapath_output_aDATA_a5_a_a13_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a5_a_a13_I.lut_mask = "EAC0";

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a6_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a22_a_a22),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a6_a));

cycloneii_lcell_comb u_datapath_au_datapath_input_aCPU_OD_a6_a_a7_I(
	.dataa(DATA_IO_a6_a_a6),
	.datab(u_CPU_SM_aBRIDGEIN),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a6_a),
	.datad(u_datapath_abDIEL),
	.combout(u_datapath_au_datapath_input_aCPU_OD_a6_a_a7));
defparam u_datapath_au_datapath_input_aCPU_OD_a6_a_a7_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_input_aCPU_OD_a6_a_a7_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a6_a_a30_I(
	.dataa(PD_PORT_a6_a_a6),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a6_a_a7),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a6_a_a30));
defparam u_datapath_aFIFO_ID_a6_a_a30_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a6_a_a30_I.lut_mask = "AACC";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1(
	.portawe(int_fifo_au_write_strobes_aLLWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a6_a_a30}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a1_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_first_bit_number = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_first_bit_number = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a1.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a6_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a1_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a6_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a6_a_a14_I(
	.dataa(u_datapath_au_datapath_output_aDATA_a3_a_a2),
	.datab(u_datapath_au_datapath_output_aDATA_a0_a_a1),
	.datac(u_registers_au_registers_istr_aISTR_O_a5_a),
	.datad(u_datapath_au_datapath_output_aLD_LATCH_a6_a),
	.combout(u_datapath_au_datapath_output_aDATA_a6_a_a14));
defparam u_datapath_au_datapath_output_aDATA_a6_a_a14_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a6_a_a14_I.lut_mask = "EAC0";

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a7_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a23_a_a23),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a7_a));

cycloneii_lcell_comb u_datapath_au_datapath_input_aCPU_OD_a7_a_a8_I(
	.dataa(DATA_IO_a7_a_a7),
	.datab(u_CPU_SM_aBRIDGEIN),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a7_a),
	.datad(u_datapath_abDIEL),
	.combout(u_datapath_au_datapath_input_aCPU_OD_a7_a_a8));
defparam u_datapath_au_datapath_input_aCPU_OD_a7_a_a8_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_input_aCPU_OD_a7_a_a8_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a7_a_a35_I(
	.dataa(PD_PORT_a7_a_a7),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a7_a_a8),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a7_a_a35));
defparam u_datapath_aFIFO_ID_a7_a_a35_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a7_a_a35_I.lut_mask = "AACC";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0(
	.portawe(int_fifo_au_write_strobes_aLLWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a7_a_a35}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a0_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_first_bit_number = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_first_bit_number = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a7_a__4_aaltsyncram_4ig1_aauto_generated_aram_block1a0.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a7_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a0_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a7_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a7_a_a15_I(
	.dataa(u_datapath_au_datapath_output_aDATA_a3_a_a2),
	.datab(u_datapath_au_datapath_output_aDATA_a0_a_a1),
	.datac(u_registers_au_registers_istr_aISTR_O_a5_a),
	.datad(u_datapath_au_datapath_output_aLD_LATCH_a7_a),
	.combout(u_datapath_au_datapath_output_aDATA_a7_a_a15));
defparam u_datapath_au_datapath_output_aDATA_a7_a_a15_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a7_a_a15_I.lut_mask = "EAC0";

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a8_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a24_a_a24),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a8_a));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector13_a0_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as8),
	.datad(R_W_IO_a0),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector13_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector13_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector13_a0_I.lut_mask = "00AA";

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as17_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector13_a0),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as17));

cycloneii_lcell_ff u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as26_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as17),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as26));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector28_a0_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as6),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as17),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as26),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector13_a0),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector28_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector28_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector28_a0_I.lut_mask = "FFFE";

cycloneii_lcell_ff u_SCSI_SM_aCPU2S_o_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector28_a0),
	.regout(u_SCSI_SM_aCPU2S_o));

cycloneii_lcell_comb u_datapath_au_datapath_input_aCPU_OD_a7_a_a1_I(
	.dataa(u_CPU_SM_aBRIDGEIN),
	.datac(u_SCSI_SM_aCPU2S_o),
	.datad(u_CPU_SM_aDIEL),
	.combout(u_datapath_au_datapath_input_aCPU_OD_a7_a_a1));
defparam u_datapath_au_datapath_input_aCPU_OD_a7_a_a1_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_input_aCPU_OD_a7_a_a1_I.lut_mask = "000A";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a8_a_a3_I(
	.dataa(u_datapath_aFIFO_ID_a8_a_a2),
	.datab(u_datapath_au_datapath_input_aUD_LATCH_a8_a),
	.datac(u_datapath_au_datapath_input_aCPU_OD_a7_a_a1),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a8_a_a3));
defparam u_datapath_aFIFO_ID_a8_a_a3_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a8_a_a3_I.lut_mask = "AAEA";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7(
	.portawe(int_fifo_au_write_strobes_aLMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a8_a_a3}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a7_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_first_bit_number = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_first_bit_number = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a7.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a8_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a7_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a8_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a8_a_a16_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a0_a),
	.datab(u_CPU_SM_aF2CPUL),
	.datac(u_datapath_au_datapath_output_aLD_LATCH_a8_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a8_a_a16));
defparam u_datapath_au_datapath_output_aDATA_a8_a_a16_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a8_a_a16_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a8_a_a17_I(
	.dataa(u_datapath_au_datapath_output_aDATA_a8_a_a16),
	.datab(u_registers_au_registers_cntr_aCNTR_O_a8_a),
	.datac(u_datapath_au_datapath_output_aDATA_a0_a_a0),
	.datad(u_registers_au_addr_decoder_aCONTR_RD__a0),
	.combout(u_datapath_au_datapath_output_aDATA_a8_a_a17));
defparam u_datapath_au_datapath_output_aDATA_a8_a_a17_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a8_a_a17_I.lut_mask = "EAAA";

cycloneii_lcell_ff u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a1_a_aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(PD_PORT_a1_a_a1),
	.aclr(__ALT_INV__u_SCSI_SM_aS2CPU_o),
	.ena(u_SCSI_SM_anLS2CPU),
	.regout(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a1_a));

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a9_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a25_a_a25),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a9_a));

cycloneii_lcell_comb u_datapath_aFIFO_ID_a9_a_a8_I(
	.dataa(u_datapath_aFIFO_ID_a9_a_a7),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a7_a_a1),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a9_a),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a9_a_a8));
defparam u_datapath_aFIFO_ID_a9_a_a8_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a9_a_a8_I.lut_mask = "AAEA";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6(
	.portawe(int_fifo_au_write_strobes_aLMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a9_a_a8}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a6_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_first_bit_number = 6;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_first_bit_number = 6;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a6.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a9_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a6_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a9_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a9_a_a18_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a1_a),
	.datab(u_CPU_SM_aF2CPUL),
	.datac(u_datapath_au_datapath_output_aLD_LATCH_a9_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a9_a_a18));
defparam u_datapath_au_datapath_output_aDATA_a9_a_a18_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a9_a_a18_I.lut_mask = "AAC0";

cycloneii_lcell_ff u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a2_a_aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(PD_PORT_a2_a_a2),
	.aclr(__ALT_INV__u_SCSI_SM_aS2CPU_o),
	.ena(u_SCSI_SM_anLS2CPU),
	.regout(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a2_a));

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a10_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a26_a_a26),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a10_a));

cycloneii_lcell_comb u_datapath_aFIFO_ID_a10_a_a13_I(
	.dataa(u_datapath_aFIFO_ID_a10_a_a12),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a7_a_a1),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a10_a),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a10_a_a13));
defparam u_datapath_aFIFO_ID_a10_a_a13_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a10_a_a13_I.lut_mask = "AAEA";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5(
	.portawe(int_fifo_au_write_strobes_aLMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a10_a_a13}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a5_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_first_bit_number = 5;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_first_bit_number = 5;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a5.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a10_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a5_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a10_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a10_a_a19_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a2_a),
	.datab(u_CPU_SM_aF2CPUL),
	.datac(u_datapath_au_datapath_output_aLD_LATCH_a10_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a10_a_a19));
defparam u_datapath_au_datapath_output_aDATA_a10_a_a19_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a10_a_a19_I.lut_mask = "AAC0";

cycloneii_lcell_ff u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a3_a_aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(PD_PORT_a3_a_a3),
	.aclr(__ALT_INV__u_SCSI_SM_aS2CPU_o),
	.ena(u_SCSI_SM_anLS2CPU),
	.regout(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a3_a));

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a11_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a27_a_a27),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a11_a));

cycloneii_lcell_comb u_datapath_aFIFO_ID_a11_a_a18_I(
	.dataa(u_datapath_aFIFO_ID_a11_a_a17),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a7_a_a1),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a11_a),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a11_a_a18));
defparam u_datapath_aFIFO_ID_a11_a_a18_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a11_a_a18_I.lut_mask = "AAEA";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4(
	.portawe(int_fifo_au_write_strobes_aLMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a11_a_a18}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a4_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_first_bit_number = 4;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_first_bit_number = 4;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a4.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a11_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a4_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a11_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a11_a_a20_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a3_a),
	.datab(u_CPU_SM_aF2CPUL),
	.datac(u_datapath_au_datapath_output_aLD_LATCH_a11_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a11_a_a20));
defparam u_datapath_au_datapath_output_aDATA_a11_a_a20_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a11_a_a20_I.lut_mask = "AAC0";

cycloneii_lcell_ff u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a4_a_aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(PD_PORT_a4_a_a4),
	.aclr(__ALT_INV__u_SCSI_SM_aS2CPU_o),
	.ena(u_SCSI_SM_anLS2CPU),
	.regout(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a4_a));

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a12_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a28_a_a28),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a12_a));

cycloneii_lcell_comb u_datapath_aFIFO_ID_a12_a_a23_I(
	.dataa(u_datapath_aFIFO_ID_a12_a_a22),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a7_a_a1),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a12_a),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a12_a_a23));
defparam u_datapath_aFIFO_ID_a12_a_a23_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a12_a_a23_I.lut_mask = "AAEA";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3(
	.portawe(int_fifo_au_write_strobes_aLMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a12_a_a23}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a3_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_first_bit_number = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_first_bit_number = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a3.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a12_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a3_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a12_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a12_a_a21_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a4_a),
	.datab(u_CPU_SM_aF2CPUL),
	.datac(u_datapath_au_datapath_output_aLD_LATCH_a12_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a12_a_a21));
defparam u_datapath_au_datapath_output_aDATA_a12_a_a21_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a12_a_a21_I.lut_mask = "AAC0";

cycloneii_lcell_ff u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a5_a_aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(PD_PORT_a5_a_a5),
	.aclr(__ALT_INV__u_SCSI_SM_aS2CPU_o),
	.ena(u_SCSI_SM_anLS2CPU),
	.regout(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a5_a));

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a13_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a29_a_a29),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a13_a));

cycloneii_lcell_comb u_datapath_aFIFO_ID_a13_a_a28_I(
	.dataa(u_datapath_aFIFO_ID_a13_a_a27),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a7_a_a1),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a13_a),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a13_a_a28));
defparam u_datapath_aFIFO_ID_a13_a_a28_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a13_a_a28_I.lut_mask = "AAEA";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2(
	.portawe(int_fifo_au_write_strobes_aLMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a13_a_a28}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a2_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_first_bit_number = 2;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_first_bit_number = 2;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a2.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a13_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a2_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a13_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a13_a_a22_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a5_a),
	.datab(u_CPU_SM_aF2CPUL),
	.datac(u_datapath_au_datapath_output_aLD_LATCH_a13_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a13_a_a22));
defparam u_datapath_au_datapath_output_aDATA_a13_a_a22_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a13_a_a22_I.lut_mask = "AAC0";

cycloneii_lcell_ff u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a6_a_aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(PD_PORT_a6_a_a6),
	.aclr(__ALT_INV__u_SCSI_SM_aS2CPU_o),
	.ena(u_SCSI_SM_anLS2CPU),
	.regout(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a6_a));

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a14_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a30_a_a30),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a14_a));

cycloneii_lcell_comb u_datapath_aFIFO_ID_a14_a_a33_I(
	.dataa(u_datapath_aFIFO_ID_a14_a_a32),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a7_a_a1),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a14_a),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a14_a_a33));
defparam u_datapath_aFIFO_ID_a14_a_a33_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a14_a_a33_I.lut_mask = "AAEA";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1(
	.portawe(int_fifo_au_write_strobes_aLMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a14_a_a33}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a1_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_first_bit_number = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_first_bit_number = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a1.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a14_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a1_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a14_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a14_a_a23_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a6_a),
	.datab(u_CPU_SM_aF2CPUL),
	.datac(u_datapath_au_datapath_output_aLD_LATCH_a14_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a14_a_a23));
defparam u_datapath_au_datapath_output_aDATA_a14_a_a23_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a14_a_a23_I.lut_mask = "AAC0";

cycloneii_lcell_ff u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a7_a_aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(PD_PORT_a7_a_a7),
	.aclr(__ALT_INV__u_SCSI_SM_aS2CPU_o),
	.ena(u_SCSI_SM_anLS2CPU),
	.regout(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a7_a));

cycloneii_lcell_ff u_datapath_au_datapath_input_aUD_LATCH_a15_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(DATA_IO_a31_a_a31),
	.ena(__ALT_INV__DS_O_),
	.regout(u_datapath_au_datapath_input_aUD_LATCH_a15_a));

cycloneii_lcell_comb u_datapath_aFIFO_ID_a15_a_a38_I(
	.dataa(u_datapath_aFIFO_ID_a15_a_a37),
	.datab(u_datapath_au_datapath_input_aCPU_OD_a7_a_a1),
	.datac(u_datapath_au_datapath_input_aUD_LATCH_a15_a),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a15_a_a38));
defparam u_datapath_aFIFO_ID_a15_a_a38_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a15_a_a38_I.lut_mask = "AAEA";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0(
	.portawe(int_fifo_au_write_strobes_aLMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a15_a_a38}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a0_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_first_bit_number = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_first_bit_number = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a15_a__3_aaltsyncram_4ig1_aauto_generated_aram_block1a0.safe_write = "err_on_2clk";

cycloneii_lcell_ff u_datapath_au_datapath_output_aLD_LATCH_a15_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a0_a),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aLD_LATCH_a15_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a15_a_a24_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a7_a),
	.datab(u_CPU_SM_aF2CPUL),
	.datac(u_datapath_au_datapath_output_aLD_LATCH_a15_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a15_a_a24));
defparam u_datapath_au_datapath_output_aDATA_a15_a_a24_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a15_a_a24_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a1_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aPLHW_d_a0),
	.datab(u_CPU_SM_au_CPU_SM_inputs_aE_a62_a_a7),
	.datac(u_CPU_SM_au_CPU_SM_inputs_aE_a61_a_a8),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a56_a_a10),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a1_I.lut_mask = "0002";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aDIEH_d_a1_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a50_a_a9),
	.datab(u_CPU_SM_au_cpudff2_acpudff2_d_a4),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aDIEH_d_a0),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aPLLW_d_a1),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aDIEH_d_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aDIEH_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aDIEH_d_a1_I.lut_mask = "EFFF";

cycloneii_lcell_ff u_CPU_SM_aDIEH_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aDIEH_d_a1),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aDIEH));

cycloneii_lcell_comb u_datapath_aFIFO_ID_a16_a_a1_I(
	.dataa(PD_PORT_a0_a_a0),
	.datab(DATA_IO_a16_a_a16),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a16_a_a1));
defparam u_datapath_aFIFO_ID_a16_a_a1_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a16_a_a1_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7(
	.portawe(int_fifo_au_write_strobes_aUMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a16_a_a1}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a7_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_first_bit_number = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_first_bit_number = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a7.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_Y_a0_I(
	.dataa(u_CPU_SM_aSTATE_a0_a),
	.datab(u_CPU_SM_aSTATE_a1_a),
	.datac(u_CPU_SM_aSTATE_a2_a),
	.datad(u_CPU_SM_aSTATE_a4_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_Y_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_Y_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_Y_a0_I.lut_mask = "0208";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_d_a0_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a5),
	.datab(_STERM_acombout),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_Y_a0),
	.datad(u_CPU_SM_aSTATE_a3_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_d_a0_I.lut_mask = "88B8";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a0_I(
	.dataa(_STERM_acombout),
	.datab(u_CPU_SM_aDSACK_LATCHED__a0_a),
	.datac(u_CPU_SM_aDSACK_LATCHED__a1_a),
	.datad(DSK1_IN_),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a0));
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a0_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a0_I.lut_mask = "FE02";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_d_a1_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a7),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_d_a0),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a6),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_d_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_d_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_d_a1_I.lut_mask = "FEEE";

cycloneii_lcell_ff u_CPU_SM_aBRIDGEOUT_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aBRIDGEOUT_d_a1),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aBRIDGEOUT));

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a0_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a7_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a7_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a0));
defparam u_datapath_au_datapath_output_aUD_LATCH_a0_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a0_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a0_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a0),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a0_a));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a2_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a2),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_Y_a0),
	.datac(u_CPU_SM_aSTATE_a1_a),
	.datad(u_CPU_SM_aSTATE_a3_a),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a2));
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a2_I.lut_mask = "0ACE";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a3_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a1),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a2),
	.datac(_STERM_acombout),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aF2CPUL_d_a2),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a3));
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a3_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a3_I.lut_mask = "AEFF";

cycloneii_lcell_ff u_CPU_SM_aF2CPUH_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aF2CPUH_d_a3),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aF2CPUH));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a16_a_a25_I(
	.dataa(u_datapath_au_datapath_output_aUD_LATCH_a0_a),
	.datab(u_CPU_SM_aF2CPUH),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a16_a_a25));
defparam u_datapath_au_datapath_output_aDATA_a16_a_a25_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a16_a_a25_I.lut_mask = "0088";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a17_a_a6_I(
	.dataa(PD_PORT_a1_a_a1),
	.datab(DATA_IO_a17_a_a17),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a17_a_a6));
defparam u_datapath_aFIFO_ID_a17_a_a6_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a17_a_a6_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6(
	.portawe(int_fifo_au_write_strobes_aUMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a17_a_a6}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a6_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_first_bit_number = 6;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_first_bit_number = 6;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a6.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a1_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a6_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a6_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a1));
defparam u_datapath_au_datapath_output_aUD_LATCH_a1_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a1_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a1_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a1),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a1_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a17_a_a26_I(
	.dataa(u_CPU_SM_aF2CPUH),
	.datab(u_datapath_au_datapath_output_aUD_LATCH_a1_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a17_a_a26));
defparam u_datapath_au_datapath_output_aDATA_a17_a_a26_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a17_a_a26_I.lut_mask = "0088";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a18_a_a11_I(
	.dataa(PD_PORT_a2_a_a2),
	.datab(DATA_IO_a18_a_a18),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a18_a_a11));
defparam u_datapath_aFIFO_ID_a18_a_a11_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a18_a_a11_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5(
	.portawe(int_fifo_au_write_strobes_aUMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a18_a_a11}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a5_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_first_bit_number = 5;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_first_bit_number = 5;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a5.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a2_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a5_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a5_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a2));
defparam u_datapath_au_datapath_output_aUD_LATCH_a2_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a2_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a2_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a2),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a2_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a18_a_a27_I(
	.dataa(u_CPU_SM_aF2CPUH),
	.datab(u_datapath_au_datapath_output_aUD_LATCH_a2_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a18_a_a27));
defparam u_datapath_au_datapath_output_aDATA_a18_a_a27_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a18_a_a27_I.lut_mask = "0088";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a19_a_a16_I(
	.dataa(PD_PORT_a3_a_a3),
	.datab(DATA_IO_a19_a_a19),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a19_a_a16));
defparam u_datapath_aFIFO_ID_a19_a_a16_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a19_a_a16_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4(
	.portawe(int_fifo_au_write_strobes_aUMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a19_a_a16}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a4_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_first_bit_number = 4;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_first_bit_number = 4;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a4.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a3_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a4_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a4_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a3));
defparam u_datapath_au_datapath_output_aUD_LATCH_a3_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a3_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a3_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a3),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a3_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a19_a_a28_I(
	.dataa(u_CPU_SM_aF2CPUH),
	.datab(u_datapath_au_datapath_output_aUD_LATCH_a3_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a19_a_a28));
defparam u_datapath_au_datapath_output_aDATA_a19_a_a28_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a19_a_a28_I.lut_mask = "0088";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a20_a_a21_I(
	.dataa(PD_PORT_a4_a_a4),
	.datab(DATA_IO_a20_a_a20),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a20_a_a21));
defparam u_datapath_aFIFO_ID_a20_a_a21_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a20_a_a21_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3(
	.portawe(int_fifo_au_write_strobes_aUMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a20_a_a21}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a3_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_first_bit_number = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_first_bit_number = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a3.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a4_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a3_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a3_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a4));
defparam u_datapath_au_datapath_output_aUD_LATCH_a4_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a4_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a4_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a4),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a4_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a20_a_a29_I(
	.dataa(u_CPU_SM_aF2CPUH),
	.datab(u_datapath_au_datapath_output_aUD_LATCH_a4_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a20_a_a29));
defparam u_datapath_au_datapath_output_aDATA_a20_a_a29_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a20_a_a29_I.lut_mask = "0088";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a21_a_a26_I(
	.dataa(PD_PORT_a5_a_a5),
	.datab(DATA_IO_a21_a_a21),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a21_a_a26));
defparam u_datapath_aFIFO_ID_a21_a_a26_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a21_a_a26_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2(
	.portawe(int_fifo_au_write_strobes_aUMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a21_a_a26}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a2_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_first_bit_number = 2;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_first_bit_number = 2;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a2.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a5_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a2_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a2_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a5));
defparam u_datapath_au_datapath_output_aUD_LATCH_a5_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a5_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a5_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a5),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a5_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a21_a_a30_I(
	.dataa(u_CPU_SM_aF2CPUH),
	.datab(u_datapath_au_datapath_output_aUD_LATCH_a5_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a21_a_a30));
defparam u_datapath_au_datapath_output_aDATA_a21_a_a30_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a21_a_a30_I.lut_mask = "0088";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a22_a_a31_I(
	.dataa(PD_PORT_a6_a_a6),
	.datab(DATA_IO_a22_a_a22),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a22_a_a31));
defparam u_datapath_aFIFO_ID_a22_a_a31_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a22_a_a31_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1(
	.portawe(int_fifo_au_write_strobes_aUMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a22_a_a31}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a1_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_first_bit_number = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_first_bit_number = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a1.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a6_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a1_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a1_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a6));
defparam u_datapath_au_datapath_output_aUD_LATCH_a6_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a6_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a6_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a6),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a6_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a22_a_a31_I(
	.dataa(u_CPU_SM_aF2CPUH),
	.datab(u_datapath_au_datapath_output_aUD_LATCH_a6_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a22_a_a31));
defparam u_datapath_au_datapath_output_aDATA_a22_a_a31_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a22_a_a31_I.lut_mask = "0088";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a23_a_a36_I(
	.dataa(PD_PORT_a7_a_a7),
	.datab(DATA_IO_a23_a_a23),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a23_a_a36));
defparam u_datapath_aFIFO_ID_a23_a_a36_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a23_a_a36_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0(
	.portawe(int_fifo_au_write_strobes_aUMWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a23_a_a36}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a0_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_first_bit_number = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_first_bit_number = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a23_a__2_aaltsyncram_4ig1_aauto_generated_aram_block1a0.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a7_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a0_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a0_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a7));
defparam u_datapath_au_datapath_output_aUD_LATCH_a7_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a7_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a7_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a7),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a7_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a23_a_a32_I(
	.dataa(u_CPU_SM_aF2CPUH),
	.datab(u_datapath_au_datapath_output_aUD_LATCH_a7_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a23_a_a32));
defparam u_datapath_au_datapath_output_aDATA_a23_a_a32_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a23_a_a32_I.lut_mask = "0088";

cycloneii_lcell_ff u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a0_a_aI(
	.clk(__ALT_INV__SCLK_acombout),
	.datain(PD_PORT_a0_a_a0),
	.aclr(__ALT_INV__u_SCSI_SM_aS2CPU_o),
	.ena(u_SCSI_SM_anLS2CPU),
	.regout(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a0_a));

cycloneii_lcell_comb u_datapath_aFIFO_ID_a24_a_a4_I(
	.dataa(PD_PORT_a0_a_a0),
	.datab(DATA_IO_a24_a_a24),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a24_a_a4));
defparam u_datapath_aFIFO_ID_a24_a_a4_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a24_a_a4_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7(
	.portawe(int_fifo_au_write_strobes_aUUWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a24_a_a4}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a7_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_first_bit_number = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_first_bit_number = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a7.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a8_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a7_a),
	.datab(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a7_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a8));
defparam u_datapath_au_datapath_output_aUD_LATCH_a8_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a8_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a8_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a8),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a8_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a24_a_a33_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a0_a),
	.datab(u_CPU_SM_aF2CPUH),
	.datac(u_datapath_au_datapath_output_aUD_LATCH_a8_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a24_a_a33));
defparam u_datapath_au_datapath_output_aDATA_a24_a_a33_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a24_a_a33_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a25_a_a9_I(
	.dataa(PD_PORT_a1_a_a1),
	.datab(DATA_IO_a25_a_a25),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a25_a_a9));
defparam u_datapath_aFIFO_ID_a25_a_a9_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a25_a_a9_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6(
	.portawe(int_fifo_au_write_strobes_aUUWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a25_a_a9}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a6_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_first_bit_number = 6;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_first_bit_number = 6;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a6.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a9_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a6_a),
	.datab(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a6_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a9));
defparam u_datapath_au_datapath_output_aUD_LATCH_a9_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a9_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a9_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a9),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a9_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a25_a_a34_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a1_a),
	.datab(u_CPU_SM_aF2CPUH),
	.datac(u_datapath_au_datapath_output_aUD_LATCH_a9_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a25_a_a34));
defparam u_datapath_au_datapath_output_aDATA_a25_a_a34_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a25_a_a34_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a26_a_a14_I(
	.dataa(PD_PORT_a2_a_a2),
	.datab(DATA_IO_a26_a_a26),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a26_a_a14));
defparam u_datapath_aFIFO_ID_a26_a_a14_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a26_a_a14_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5(
	.portawe(int_fifo_au_write_strobes_aUUWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a26_a_a14}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a5_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_first_bit_number = 5;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_first_bit_number = 5;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a5.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a10_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a5_a),
	.datab(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a5_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a10));
defparam u_datapath_au_datapath_output_aUD_LATCH_a10_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a10_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a10_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a10),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a10_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a26_a_a35_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a2_a),
	.datab(u_CPU_SM_aF2CPUH),
	.datac(u_datapath_au_datapath_output_aUD_LATCH_a10_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a26_a_a35));
defparam u_datapath_au_datapath_output_aDATA_a26_a_a35_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a26_a_a35_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a27_a_a19_I(
	.dataa(PD_PORT_a3_a_a3),
	.datab(DATA_IO_a27_a_a27),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a27_a_a19));
defparam u_datapath_aFIFO_ID_a27_a_a19_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a27_a_a19_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4(
	.portawe(int_fifo_au_write_strobes_aUUWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a27_a_a19}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a4_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_first_bit_number = 4;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_first_bit_number = 4;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a4.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a11_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a4_a),
	.datab(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a4_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a11));
defparam u_datapath_au_datapath_output_aUD_LATCH_a11_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a11_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a11_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a11),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a11_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a27_a_a36_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a3_a),
	.datab(u_CPU_SM_aF2CPUH),
	.datac(u_datapath_au_datapath_output_aUD_LATCH_a11_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a27_a_a36));
defparam u_datapath_au_datapath_output_aDATA_a27_a_a36_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a27_a_a36_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a28_a_a24_I(
	.dataa(PD_PORT_a4_a_a4),
	.datab(DATA_IO_a28_a_a28),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a28_a_a24));
defparam u_datapath_aFIFO_ID_a28_a_a24_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a28_a_a24_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3(
	.portawe(int_fifo_au_write_strobes_aUUWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a28_a_a24}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a3_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_first_bit_number = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_first_bit_number = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a3.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a12_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a3_a),
	.datab(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a3_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a12));
defparam u_datapath_au_datapath_output_aUD_LATCH_a12_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a12_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a12_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a12),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a12_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a28_a_a37_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a4_a),
	.datab(u_CPU_SM_aF2CPUH),
	.datac(u_datapath_au_datapath_output_aUD_LATCH_a12_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a28_a_a37));
defparam u_datapath_au_datapath_output_aDATA_a28_a_a37_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a28_a_a37_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a29_a_a29_I(
	.dataa(PD_PORT_a5_a_a5),
	.datab(DATA_IO_a29_a_a29),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a29_a_a29));
defparam u_datapath_aFIFO_ID_a29_a_a29_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a29_a_a29_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2(
	.portawe(int_fifo_au_write_strobes_aUUWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a29_a_a29}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a2_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_first_bit_number = 2;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_first_bit_number = 2;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a2.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a13_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a2_a),
	.datab(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a2_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a13));
defparam u_datapath_au_datapath_output_aUD_LATCH_a13_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a13_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a13_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a13),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a13_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a29_a_a38_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a5_a),
	.datab(u_CPU_SM_aF2CPUH),
	.datac(u_datapath_au_datapath_output_aUD_LATCH_a13_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a29_a_a38));
defparam u_datapath_au_datapath_output_aDATA_a29_a_a38_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a29_a_a38_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a30_a_a34_I(
	.dataa(PD_PORT_a6_a_a6),
	.datab(DATA_IO_a30_a_a30),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a30_a_a34));
defparam u_datapath_aFIFO_ID_a30_a_a34_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a30_a_a34_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1(
	.portawe(int_fifo_au_write_strobes_aUUWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a30_a_a34}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a1_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_first_bit_number = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_first_bit_number = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a1.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a14_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a1_a),
	.datab(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a1_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a14));
defparam u_datapath_au_datapath_output_aUD_LATCH_a14_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a14_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a14_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a14),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a14_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a30_a_a39_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a6_a),
	.datab(u_CPU_SM_aF2CPUH),
	.datac(u_datapath_au_datapath_output_aUD_LATCH_a14_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a30_a_a39));
defparam u_datapath_au_datapath_output_aDATA_a30_a_a39_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a30_a_a39_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_aFIFO_ID_a31_a_a39_I(
	.dataa(PD_PORT_a7_a_a7),
	.datab(DATA_IO_a31_a_a31),
	.datac(u_CPU_SM_aDIEH),
	.datad(u_SCSI_SM_aS2F_o),
	.combout(u_datapath_aFIFO_ID_a31_a_a39));
defparam u_datapath_aFIFO_ID_a31_a_a39_I.sum_lutc_input = "datac";
defparam u_datapath_aFIFO_ID_a31_a_a39_I.lut_mask = "AAC0";

cycloneii_ram_block fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0(
	.portawe(int_fifo_au_write_strobes_aUUWS),
	.portbrewe(vcc),
	.clk0(SCLK_acombout),
	.portadatain({u_datapath_aFIFO_ID_a31_a_a39}),
	.portaaddr({int_fifo_au_next_in_cntr_aCOUNT_a2_a,int_fifo_au_next_in_cntr_aCOUNT_a1_a,int_fifo_au_next_in_cntr_aCOUNT_a0_a}),
	.portbaddr({int_fifo_au_next_out_cntr_aCOUNT_a2_a,int_fifo_au_next_out_cntr_aCOUNT_a1_a,int_fifo_au_next_out_cntr_aCOUNT_a0_a}),
	.portbdataout({int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a0_a}));
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.operation_mode = "dual_port";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.ram_block_type = "auto";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.mixed_port_feed_through_mode = "old";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ALTSYNCRAM";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.data_interleave_width_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.data_interleave_offset_in_bits = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_first_bit_number = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_a_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_logical_ram_depth = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_logical_ram_width = 8;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_in_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_address_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_address_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_read_enable_write_enable_clock = "clock0";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_read_enable_write_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_byte_enable_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_out_clock = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_out_clear = "none";
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_first_address = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_last_address = 7;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_first_bit_number = 0;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_data_width = 1;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.port_b_address_width = 3;
defparam fifo_aint_fifo_aaltsyncram_aBUFFER_a0_a_a31_a__1_aaltsyncram_4ig1_aauto_generated_aram_block1a0.safe_write = "err_on_2clk";

cycloneii_lcell_comb u_datapath_au_datapath_output_aUD_LATCH_a15_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a0_a),
	.datab(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a0_a),
	.datad(u_CPU_SM_aBRIDGEOUT),
	.combout(u_datapath_au_datapath_output_aUD_LATCH_a15));
defparam u_datapath_au_datapath_output_aUD_LATCH_a15_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aUD_LATCH_a15_I.lut_mask = "AACC";

cycloneii_lcell_ff u_datapath_au_datapath_output_aUD_LATCH_a15_a_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_datapath_au_datapath_output_aUD_LATCH_a15),
	.ena(u_CPU_SM_aPAS),
	.regout(u_datapath_au_datapath_output_aUD_LATCH_a15_a));

cycloneii_lcell_comb u_datapath_au_datapath_output_aDATA_a31_a_a40_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_LATCHED_a7_a),
	.datab(u_CPU_SM_aF2CPUH),
	.datac(u_datapath_au_datapath_output_aUD_LATCH_a15_a),
	.datad(u_SCSI_SM_aS2CPU_o),
	.combout(u_datapath_au_datapath_output_aDATA_a31_a_a40));
defparam u_datapath_au_datapath_output_aDATA_a31_a_a40_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_output_aDATA_a31_a_a40_I.lut_mask = "AAC0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a0_I(
	.dataa(DATA_IO_a16_a_a16),
	.datab(u_CPU_SM_aDIEH),
	.datac(DATA_IO_a0_a_a0),
	.datad(ADDR_a3_a_acombout),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a0));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a0_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a0_I.lut_mask = "88F0";

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr22_aI(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as2),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as18),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as28),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as1),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr22));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr22_aI.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr22_aI.lut_mask = "FFFE";

cycloneii_lcell_ff u_SCSI_SM_aF2S_o_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr22),
	.regout(u_SCSI_SM_aF2S_o));

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a1_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a7_a),
	.datab(int_fifo_au_byte_ptr_aBO1),
	.datac(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a7_a),
	.datad(int_fifo_au_byte_ptr_aBO0),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a1));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a1_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a1_I.lut_mask = "EE30";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a2_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a7_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a7_a),
	.datac(int_fifo_au_byte_ptr_aBO1),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a1),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a2));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a2_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a2_I.lut_mask = "AFC0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a3_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a0),
	.datab(u_SCSI_SM_aCPU2S_o),
	.datac(u_SCSI_SM_aF2S_o),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a2),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a3));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a3_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a3_I.lut_mask = "3808";

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr22_a0_I(
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as2),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as18),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as28),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr22_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr22_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr22_a0_I.lut_mask = "0003";

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a3_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a0),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a1),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a2),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr22_a0),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a3));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a3_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a3_I.lut_mask = "EFFF";

cycloneii_lcell_ff u_SCSI_SM_aDACK_o_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a3),
	.regout(u_SCSI_SM_aDACK_o));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr30_aI(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr30_a0),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as8),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as17),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as26),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr30));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr30_aI.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr30_aI.lut_mask = "FFFE";

cycloneii_lcell_ff u_SCSI_SM_aSCSI_CS_o_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr30),
	.regout(u_SCSI_SM_aSCSI_CS_o));

cycloneii_lcell_comb PDATA_OE__a0_I(
	.dataa(u_SCSI_SM_aDACK_o),
	.datab(u_SCSI_SM_aSCSI_CS_o),
	.combout(PDATA_OE__a0));
defparam PDATA_OE__a0_I.sum_lutc_input = "datac";
defparam PDATA_OE__a0_I.lut_mask = "1111";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a4_I(
	.dataa(DATA_IO_a17_a_a17),
	.datab(u_CPU_SM_aDIEH),
	.datac(DATA_IO_a1_a_a1),
	.datad(ADDR_a3_a_acombout),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a4));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a4_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a4_I.lut_mask = "88F0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a5_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a6_a),
	.datab(int_fifo_au_byte_ptr_aBO1),
	.datac(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a6_a),
	.datad(int_fifo_au_byte_ptr_aBO0),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a5));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a5_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a5_I.lut_mask = "EE30";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a6_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a6_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a6_a),
	.datac(int_fifo_au_byte_ptr_aBO1),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a5),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a6));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a6_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a6_I.lut_mask = "AFC0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a7_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a4),
	.datab(u_SCSI_SM_aF2S_o),
	.datac(u_SCSI_SM_aCPU2S_o),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a6),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a7));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a7_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a7_I.lut_mask = "2C20";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a8_I(
	.dataa(DATA_IO_a18_a_a18),
	.datab(u_CPU_SM_aDIEH),
	.datac(DATA_IO_a2_a_a2),
	.datad(ADDR_a3_a_acombout),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a8));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a8_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a8_I.lut_mask = "88F0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a9_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a5_a),
	.datab(int_fifo_au_byte_ptr_aBO1),
	.datac(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a5_a),
	.datad(int_fifo_au_byte_ptr_aBO0),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a9));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a9_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a9_I.lut_mask = "EE30";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a10_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a5_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a5_a),
	.datac(int_fifo_au_byte_ptr_aBO1),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a9),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a10));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a10_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a10_I.lut_mask = "AFC0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a11_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a8),
	.datab(u_SCSI_SM_aF2S_o),
	.datac(u_SCSI_SM_aCPU2S_o),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a10),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a11));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a11_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a11_I.lut_mask = "2C20";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a12_I(
	.dataa(DATA_IO_a19_a_a19),
	.datab(u_CPU_SM_aDIEH),
	.datac(DATA_IO_a3_a_a3),
	.datad(ADDR_a3_a_acombout),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a12));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a12_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a12_I.lut_mask = "88F0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a13_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a4_a),
	.datab(int_fifo_au_byte_ptr_aBO1),
	.datac(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a4_a),
	.datad(int_fifo_au_byte_ptr_aBO0),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a13));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a13_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a13_I.lut_mask = "EE30";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a14_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a4_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a4_a),
	.datac(int_fifo_au_byte_ptr_aBO1),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a13),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a14));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a14_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a14_I.lut_mask = "AFC0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a15_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a12),
	.datab(u_SCSI_SM_aF2S_o),
	.datac(u_SCSI_SM_aCPU2S_o),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a14),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a15));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a15_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a15_I.lut_mask = "2C20";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a16_I(
	.dataa(DATA_IO_a20_a_a20),
	.datab(u_CPU_SM_aDIEH),
	.datac(DATA_IO_a4_a_a4),
	.datad(ADDR_a3_a_acombout),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a16));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a16_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a16_I.lut_mask = "88F0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a17_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a3_a),
	.datab(int_fifo_au_byte_ptr_aBO1),
	.datac(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a3_a),
	.datad(int_fifo_au_byte_ptr_aBO0),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a17));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a17_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a17_I.lut_mask = "EE30";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a18_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a3_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a3_a),
	.datac(int_fifo_au_byte_ptr_aBO1),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a17),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a18));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a18_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a18_I.lut_mask = "AFC0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a19_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a16),
	.datab(u_SCSI_SM_aF2S_o),
	.datac(u_SCSI_SM_aCPU2S_o),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a18),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a19));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a19_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a19_I.lut_mask = "2C20";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a20_I(
	.dataa(DATA_IO_a21_a_a21),
	.datab(u_CPU_SM_aDIEH),
	.datac(DATA_IO_a5_a_a5),
	.datad(ADDR_a3_a_acombout),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a20));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a20_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a20_I.lut_mask = "88F0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a21_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a2_a),
	.datab(int_fifo_au_byte_ptr_aBO1),
	.datac(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a2_a),
	.datad(int_fifo_au_byte_ptr_aBO0),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a21));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a21_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a21_I.lut_mask = "EE30";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a22_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a2_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a2_a),
	.datac(int_fifo_au_byte_ptr_aBO1),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a21),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a22));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a22_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a22_I.lut_mask = "AFC0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a23_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a20),
	.datab(u_SCSI_SM_aF2S_o),
	.datac(u_SCSI_SM_aCPU2S_o),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a22),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a23));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a23_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a23_I.lut_mask = "2C20";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a24_I(
	.dataa(DATA_IO_a22_a_a22),
	.datab(u_CPU_SM_aDIEH),
	.datac(DATA_IO_a6_a_a6),
	.datad(ADDR_a3_a_acombout),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a24));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a24_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a24_I.lut_mask = "88F0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a25_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a1_a),
	.datab(int_fifo_au_byte_ptr_aBO1),
	.datac(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a1_a),
	.datad(int_fifo_au_byte_ptr_aBO0),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a25));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a25_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a25_I.lut_mask = "EE30";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a26_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a1_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a1_a),
	.datac(int_fifo_au_byte_ptr_aBO1),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a25),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a26));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a26_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a26_I.lut_mask = "AFC0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a27_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a24),
	.datab(u_SCSI_SM_aF2S_o),
	.datac(u_SCSI_SM_aCPU2S_o),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a26),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a27));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a27_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a27_I.lut_mask = "2C20";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a28_I(
	.dataa(DATA_IO_a23_a_a23),
	.datab(u_CPU_SM_aDIEH),
	.datac(DATA_IO_a7_a_a7),
	.datad(ADDR_a3_a_acombout),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a28));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a28_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a28_I.lut_mask = "88F0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a29_I(
	.dataa(int_fifo_aBUFFER_a0_a_a15_a__3_aauto_generated_aq_b_a0_a),
	.datab(int_fifo_au_byte_ptr_aBO1),
	.datac(int_fifo_aBUFFER_a0_a_a31_a__1_aauto_generated_aq_b_a0_a),
	.datad(int_fifo_au_byte_ptr_aBO0),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a29));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a29_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a29_I.lut_mask = "EE30";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a30_I(
	.dataa(int_fifo_aBUFFER_a0_a_a7_a__4_aauto_generated_aq_b_a0_a),
	.datab(int_fifo_aBUFFER_a0_a_a23_a__2_aauto_generated_aq_b_a0_a),
	.datac(int_fifo_au_byte_ptr_aBO1),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a29),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a30));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a30_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a30_I.lut_mask = "AFC0";

cycloneii_lcell_comb u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a31_I(
	.dataa(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a28),
	.datab(u_SCSI_SM_aF2S_o),
	.datac(u_SCSI_SM_aCPU2S_o),
	.datad(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a30),
	.combout(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a31));
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a31_I.sum_lutc_input = "datac";
defparam u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a31_I.lut_mask = "2C20";

cycloneii_lcell_ff u_registers_au_registers_istr_aINT_O__aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_istr_aINT),
	.regout(u_registers_au_registers_istr_aINT_O_));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a1_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a62_a_a7),
	.datab(u_CPU_SM_au_cpudff5_acpudff5_d_a0),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a0),
	.datad(u_CPU_SM_au_CPU_SM_outputs_anBRIDGEIN_d_a0),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a1));
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a1_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a1_I.lut_mask = "AEFF";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a2_I(
	.dataa(u_CPU_SM_au_CPU_SM_inputs_aE_a26_a),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a58_a_a12),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a2));
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a2_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a2_I.lut_mask = "00AA";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a6_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a5),
	.datab(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a1),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a7),
	.datad(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_X_a2),
	.combout(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a6));
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a6_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a6_I.lut_mask = "5755";

cycloneii_lcell_ff u_CPU_SM_aSIZE1_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_aSIZE1_d_a6),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aSIZE1));

cycloneii_lcell_comb _SIZ1_a0_I(
	.datac(u_CPU_SM_aBGACK),
	.datad(u_CPU_SM_aSIZE1),
	.combout(_SIZ1_a0));
defparam _SIZ1_a0_I.sum_lutc_input = "datac";
defparam _SIZ1_a0_I.lut_mask = "0FFF";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a6_I(
	.dataa(u_CPU_SM_aSTATE_a1_a),
	.datab(u_CPU_SM_aSTATE_a4_a),
	.datac(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a10),
	.combout(u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a6));
defparam u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a6_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a6_I.lut_mask = "1010";

cycloneii_lcell_ff u_CPU_SM_aFLUSHFIFO_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk2),
	.datain(u_registers_aFLUSHFIFO),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aFLUSHFIFO));

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a4_I(
	.dataa(int_fifo_au_full_empty_ctr_aFIFOFULL),
	.datab(u_CPU_SM_aFLUSHFIFO),
	.datac(u_CPU_SM_aLASTWORD_a0),
	.datad(int_fifo_au_full_empty_ctr_aFIFOEMPTY),
	.combout(u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a4));
defparam u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a4_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a4_I.lut_mask = "EEEA";

cycloneii_lcell_comb u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a5_I(
	.dataa(u_CPU_SM_au_CPU_SM_outputs_aEqual2_a9),
	.datab(u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a6),
	.datac(u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a4),
	.datad(u_CPU_SM_au_CPU_SM_inputs_aE_a0_a_a13),
	.combout(u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a5));
defparam u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a5_I.sum_lutc_input = "datac";
defparam u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a5_I.lut_mask = "FEEE";

cycloneii_lcell_ff u_CPU_SM_aBREQ_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_CPU_SM_au_CPU_SM_outputs_anBREQ_d_a5),
	.aclr(__ALT_INV__u_SCSI_SM_aCRESET_),
	.regout(u_CPU_SM_aBREQ));

cycloneii_lcell_comb u_registers_au_registers_cntr_aCNTR_O_a4_a_a1_I(
	.dataa(DATA_IO_a4_a_a4),
	.datab(u_registers_au_registers_cntr_aCNTR_O_a4_a),
	.datad(u_registers_au_addr_decoder_aCONTR_WR_a0),
	.combout(u_registers_au_registers_cntr_aCNTR_O_a4_a_a1));
defparam u_registers_au_registers_cntr_aCNTR_O_a4_a_a1_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_cntr_aCNTR_O_a4_a_a1_I.lut_mask = "AACC";

cycloneii_lcell_ff u_registers_au_registers_cntr_aCNTR_O_a4_a_aI(
	.clk(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_clk0),
	.datain(u_registers_au_registers_cntr_aCNTR_O_a4_a_a1),
	.aclr(__ALT_INV__u_PLL_aAPLL_inst_aaltpll_component_a_locked),
	.regout(u_registers_au_registers_cntr_aCNTR_O_a4_a));

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a1_I(
	.dataa(R_W_IO_a0),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as8),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector0_a2),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a0),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a1));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a1_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a1_I.lut_mask = "8FFF";

cycloneii_lcell_ff u_SCSI_SM_aRE_o_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector25_a1),
	.regout(u_SCSI_SM_aRE_o));

cycloneii_lcell_comb _IOR_a0_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a4_a),
	.datab(u_SCSI_SM_aRE_o),
	.combout(_IOR_a0));
defparam _IOR_a0_I.sum_lutc_input = "datac";
defparam _IOR_a0_I.lut_mask = "EEEE";

cycloneii_lcell_comb u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector24_a0_I(
	.dataa(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as17),
	.datab(u_SCSI_SM_au_SCSI_SM_INTERNALS_astate_reg_as26),
	.datac(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector13_a0),
	.datad(u_SCSI_SM_au_SCSI_SM_INTERNALS_aWideOr22_a0),
	.combout(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector24_a0));
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector24_a0_I.sum_lutc_input = "datac";
defparam u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector24_a0_I.lut_mask = "FEFF";

cycloneii_lcell_ff u_SCSI_SM_aWE_o_aI(
	.clk(u_PLL_aAPLL_inst_aaltpll_component_a_clk1),
	.datain(u_SCSI_SM_au_SCSI_SM_INTERNALS_aSelector24_a0),
	.regout(u_SCSI_SM_aWE_o));

cycloneii_lcell_comb _IOW_a0_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a4_a),
	.datab(u_SCSI_SM_aWE_o),
	.combout(_IOW_a0));
defparam _IOW_a0_I.sum_lutc_input = "datac";
defparam _IOW_a0_I.lut_mask = "EEEE";

cycloneii_lcell_comb u_registers_au_registers_cntr_aCNTR_O_a8_a_a0_I(
	.datac(_CS_acombout),
	.datad(_AS_IO_a0),
	.combout(u_registers_au_registers_cntr_aCNTR_O_a8_a_a0));
defparam u_registers_au_registers_cntr_aCNTR_O_a8_a_a0_I.sum_lutc_input = "datac";
defparam u_registers_au_registers_cntr_aCNTR_O_a8_a_a0_I.lut_mask = "000F";

cycloneii_lcell_comb _LED_RD_a0_I(
	.dataa(R_W_IO_a0),
	.datab(u_registers_au_registers_cntr_aCNTR_O_a8_a_a0),
	.datac(u_CPU_SM_aBGACK),
	.datad(u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.combout(_LED_RD_a0));
defparam _LED_RD_a0_I.sum_lutc_input = "datac";
defparam _LED_RD_a0_I.lut_mask = "07F7";

cycloneii_lcell_comb _LED_WR_a0_I(
	.dataa(u_registers_au_registers_cntr_aCNTR_O_a1_a),
	.datab(R_W_IO_a0),
	.datac(u_registers_au_registers_cntr_aCNTR_O_a8_a_a0),
	.datad(u_CPU_SM_aBGACK),
	.combout(_LED_WR_a0));
defparam _LED_WR_a0_I.sum_lutc_input = "datac";
defparam _LED_WR_a0_I.lut_mask = "AACF";

cycloneii_io PD_PORT_a8_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a0_a_a3),
	.oe(PDATA_OE__a0),
	.padio(PD_PORT[8]));
defparam PD_PORT_a8_a_aI.operation_mode = "bidir";
defparam PD_PORT_a8_a_aI.input_register_mode = "none";
defparam PD_PORT_a8_a_aI.output_register_mode = "none";
defparam PD_PORT_a8_a_aI.oe_register_mode = "none";
defparam PD_PORT_a8_a_aI.input_async_reset = "none";
defparam PD_PORT_a8_a_aI.output_async_reset = "none";
defparam PD_PORT_a8_a_aI.oe_async_reset = "none";
defparam PD_PORT_a8_a_aI.input_sync_reset = "none";
defparam PD_PORT_a8_a_aI.output_sync_reset = "none";
defparam PD_PORT_a8_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a8_a_aI.input_power_up = "low";
defparam PD_PORT_a8_a_aI.output_power_up = "low";
defparam PD_PORT_a8_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a9_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a1_a_a7),
	.oe(PDATA_OE__a0),
	.padio(PD_PORT[9]));
defparam PD_PORT_a9_a_aI.operation_mode = "bidir";
defparam PD_PORT_a9_a_aI.input_register_mode = "none";
defparam PD_PORT_a9_a_aI.output_register_mode = "none";
defparam PD_PORT_a9_a_aI.oe_register_mode = "none";
defparam PD_PORT_a9_a_aI.input_async_reset = "none";
defparam PD_PORT_a9_a_aI.output_async_reset = "none";
defparam PD_PORT_a9_a_aI.oe_async_reset = "none";
defparam PD_PORT_a9_a_aI.input_sync_reset = "none";
defparam PD_PORT_a9_a_aI.output_sync_reset = "none";
defparam PD_PORT_a9_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a9_a_aI.input_power_up = "low";
defparam PD_PORT_a9_a_aI.output_power_up = "low";
defparam PD_PORT_a9_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a10_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a2_a_a11),
	.oe(PDATA_OE__a0),
	.padio(PD_PORT[10]));
defparam PD_PORT_a10_a_aI.operation_mode = "bidir";
defparam PD_PORT_a10_a_aI.input_register_mode = "none";
defparam PD_PORT_a10_a_aI.output_register_mode = "none";
defparam PD_PORT_a10_a_aI.oe_register_mode = "none";
defparam PD_PORT_a10_a_aI.input_async_reset = "none";
defparam PD_PORT_a10_a_aI.output_async_reset = "none";
defparam PD_PORT_a10_a_aI.oe_async_reset = "none";
defparam PD_PORT_a10_a_aI.input_sync_reset = "none";
defparam PD_PORT_a10_a_aI.output_sync_reset = "none";
defparam PD_PORT_a10_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a10_a_aI.input_power_up = "low";
defparam PD_PORT_a10_a_aI.output_power_up = "low";
defparam PD_PORT_a10_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a11_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a3_a_a15),
	.oe(PDATA_OE__a0),
	.padio(PD_PORT[11]));
defparam PD_PORT_a11_a_aI.operation_mode = "bidir";
defparam PD_PORT_a11_a_aI.input_register_mode = "none";
defparam PD_PORT_a11_a_aI.output_register_mode = "none";
defparam PD_PORT_a11_a_aI.oe_register_mode = "none";
defparam PD_PORT_a11_a_aI.input_async_reset = "none";
defparam PD_PORT_a11_a_aI.output_async_reset = "none";
defparam PD_PORT_a11_a_aI.oe_async_reset = "none";
defparam PD_PORT_a11_a_aI.input_sync_reset = "none";
defparam PD_PORT_a11_a_aI.output_sync_reset = "none";
defparam PD_PORT_a11_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a11_a_aI.input_power_up = "low";
defparam PD_PORT_a11_a_aI.output_power_up = "low";
defparam PD_PORT_a11_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a12_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a4_a_a19),
	.oe(PDATA_OE__a0),
	.padio(PD_PORT[12]));
defparam PD_PORT_a12_a_aI.operation_mode = "bidir";
defparam PD_PORT_a12_a_aI.input_register_mode = "none";
defparam PD_PORT_a12_a_aI.output_register_mode = "none";
defparam PD_PORT_a12_a_aI.oe_register_mode = "none";
defparam PD_PORT_a12_a_aI.input_async_reset = "none";
defparam PD_PORT_a12_a_aI.output_async_reset = "none";
defparam PD_PORT_a12_a_aI.oe_async_reset = "none";
defparam PD_PORT_a12_a_aI.input_sync_reset = "none";
defparam PD_PORT_a12_a_aI.output_sync_reset = "none";
defparam PD_PORT_a12_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a12_a_aI.input_power_up = "low";
defparam PD_PORT_a12_a_aI.output_power_up = "low";
defparam PD_PORT_a12_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a13_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a5_a_a23),
	.oe(PDATA_OE__a0),
	.padio(PD_PORT[13]));
defparam PD_PORT_a13_a_aI.operation_mode = "bidir";
defparam PD_PORT_a13_a_aI.input_register_mode = "none";
defparam PD_PORT_a13_a_aI.output_register_mode = "none";
defparam PD_PORT_a13_a_aI.oe_register_mode = "none";
defparam PD_PORT_a13_a_aI.input_async_reset = "none";
defparam PD_PORT_a13_a_aI.output_async_reset = "none";
defparam PD_PORT_a13_a_aI.oe_async_reset = "none";
defparam PD_PORT_a13_a_aI.input_sync_reset = "none";
defparam PD_PORT_a13_a_aI.output_sync_reset = "none";
defparam PD_PORT_a13_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a13_a_aI.input_power_up = "low";
defparam PD_PORT_a13_a_aI.output_power_up = "low";
defparam PD_PORT_a13_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a14_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a6_a_a27),
	.oe(PDATA_OE__a0),
	.padio(PD_PORT[14]));
defparam PD_PORT_a14_a_aI.operation_mode = "bidir";
defparam PD_PORT_a14_a_aI.input_register_mode = "none";
defparam PD_PORT_a14_a_aI.output_register_mode = "none";
defparam PD_PORT_a14_a_aI.oe_register_mode = "none";
defparam PD_PORT_a14_a_aI.input_async_reset = "none";
defparam PD_PORT_a14_a_aI.output_async_reset = "none";
defparam PD_PORT_a14_a_aI.oe_async_reset = "none";
defparam PD_PORT_a14_a_aI.input_sync_reset = "none";
defparam PD_PORT_a14_a_aI.output_sync_reset = "none";
defparam PD_PORT_a14_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a14_a_aI.input_power_up = "low";
defparam PD_PORT_a14_a_aI.output_power_up = "low";
defparam PD_PORT_a14_a_aI.oe_power_up = "low";

cycloneii_io PD_PORT_a15_a_aI(
	.datain(u_datapath_au_datapath_scsi_aSCSI_DATA_OUT_a7_a_a31),
	.oe(PDATA_OE__a0),
	.padio(PD_PORT[15]));
defparam PD_PORT_a15_a_aI.operation_mode = "bidir";
defparam PD_PORT_a15_a_aI.input_register_mode = "none";
defparam PD_PORT_a15_a_aI.output_register_mode = "none";
defparam PD_PORT_a15_a_aI.oe_register_mode = "none";
defparam PD_PORT_a15_a_aI.input_async_reset = "none";
defparam PD_PORT_a15_a_aI.output_async_reset = "none";
defparam PD_PORT_a15_a_aI.oe_async_reset = "none";
defparam PD_PORT_a15_a_aI.input_sync_reset = "none";
defparam PD_PORT_a15_a_aI.output_sync_reset = "none";
defparam PD_PORT_a15_a_aI.oe_sync_reset = "none";
defparam PD_PORT_a15_a_aI.input_power_up = "low";
defparam PD_PORT_a15_a_aI.output_power_up = "low";
defparam PD_PORT_a15_a_aI.oe_power_up = "low";

cycloneii_io INT_aI(
	.datain(__ALT_INV__u_registers_au_registers_istr_aINT_O_),
	.padio(aINT));
defparam INT_aI.operation_mode = "output";
defparam INT_aI.input_register_mode = "none";
defparam INT_aI.output_register_mode = "none";
defparam INT_aI.oe_register_mode = "none";
defparam INT_aI.input_async_reset = "none";
defparam INT_aI.output_async_reset = "none";
defparam INT_aI.oe_async_reset = "none";
defparam INT_aI.input_sync_reset = "none";
defparam INT_aI.output_sync_reset = "none";
defparam INT_aI.oe_sync_reset = "none";
defparam INT_aI.input_power_up = "low";
defparam INT_aI.output_power_up = "low";
defparam INT_aI.oe_power_up = "low";

cycloneii_io _SIZ1_aI(
	.datain(_SIZ1_a0),
	.padio(_SIZ1));
defparam _SIZ1_aI.operation_mode = "output";
defparam _SIZ1_aI.input_register_mode = "none";
defparam _SIZ1_aI.output_register_mode = "none";
defparam _SIZ1_aI.oe_register_mode = "none";
defparam _SIZ1_aI.input_async_reset = "none";
defparam _SIZ1_aI.output_async_reset = "none";
defparam _SIZ1_aI.oe_async_reset = "none";
defparam _SIZ1_aI.input_sync_reset = "none";
defparam _SIZ1_aI.output_sync_reset = "none";
defparam _SIZ1_aI.oe_sync_reset = "none";
defparam _SIZ1_aI.input_power_up = "low";
defparam _SIZ1_aI.output_power_up = "low";
defparam _SIZ1_aI.oe_power_up = "low";

cycloneii_io BR_aI(
	.datain(u_CPU_SM_aBREQ),
	.padio(BR));
defparam BR_aI.operation_mode = "output";
defparam BR_aI.input_register_mode = "none";
defparam BR_aI.output_register_mode = "none";
defparam BR_aI.oe_register_mode = "none";
defparam BR_aI.input_async_reset = "none";
defparam BR_aI.output_async_reset = "none";
defparam BR_aI.oe_async_reset = "none";
defparam BR_aI.input_sync_reset = "none";
defparam BR_aI.output_sync_reset = "none";
defparam BR_aI.oe_sync_reset = "none";
defparam BR_aI.input_power_up = "low";
defparam BR_aI.output_power_up = "low";
defparam BR_aI.oe_power_up = "low";

cycloneii_io _DMAEN_aI(
	.datain(__ALT_INV__u_CPU_SM_aBGACK),
	.padio(_DMAEN));
defparam _DMAEN_aI.operation_mode = "output";
defparam _DMAEN_aI.input_register_mode = "none";
defparam _DMAEN_aI.output_register_mode = "none";
defparam _DMAEN_aI.oe_register_mode = "none";
defparam _DMAEN_aI.input_async_reset = "none";
defparam _DMAEN_aI.output_async_reset = "none";
defparam _DMAEN_aI.oe_async_reset = "none";
defparam _DMAEN_aI.input_sync_reset = "none";
defparam _DMAEN_aI.output_sync_reset = "none";
defparam _DMAEN_aI.oe_sync_reset = "none";
defparam _DMAEN_aI.input_power_up = "low";
defparam _DMAEN_aI.output_power_up = "low";
defparam _DMAEN_aI.oe_power_up = "low";

cycloneii_io _DACK_aI(
	.datain(__ALT_INV__u_SCSI_SM_aDACK_o),
	.padio(_DACK));
defparam _DACK_aI.operation_mode = "output";
defparam _DACK_aI.input_register_mode = "none";
defparam _DACK_aI.output_register_mode = "none";
defparam _DACK_aI.oe_register_mode = "none";
defparam _DACK_aI.input_async_reset = "none";
defparam _DACK_aI.output_async_reset = "none";
defparam _DACK_aI.oe_async_reset = "none";
defparam _DACK_aI.input_sync_reset = "none";
defparam _DACK_aI.output_sync_reset = "none";
defparam _DACK_aI.oe_sync_reset = "none";
defparam _DACK_aI.input_power_up = "low";
defparam _DACK_aI.output_power_up = "low";
defparam _DACK_aI.oe_power_up = "low";

cycloneii_io _CSS_aI(
	.datain(__ALT_INV__u_SCSI_SM_aSCSI_CS_o),
	.padio(_CSS));
defparam _CSS_aI.operation_mode = "output";
defparam _CSS_aI.input_register_mode = "none";
defparam _CSS_aI.output_register_mode = "none";
defparam _CSS_aI.oe_register_mode = "none";
defparam _CSS_aI.input_async_reset = "none";
defparam _CSS_aI.output_async_reset = "none";
defparam _CSS_aI.oe_async_reset = "none";
defparam _CSS_aI.input_sync_reset = "none";
defparam _CSS_aI.output_sync_reset = "none";
defparam _CSS_aI.oe_sync_reset = "none";
defparam _CSS_aI.input_power_up = "low";
defparam _CSS_aI.output_power_up = "low";
defparam _CSS_aI.oe_power_up = "low";

cycloneii_io _IOR_aI(
	.datain(__ALT_INV___IOR_a0),
	.padio(_IOR));
defparam _IOR_aI.operation_mode = "output";
defparam _IOR_aI.input_register_mode = "none";
defparam _IOR_aI.output_register_mode = "none";
defparam _IOR_aI.oe_register_mode = "none";
defparam _IOR_aI.input_async_reset = "none";
defparam _IOR_aI.output_async_reset = "none";
defparam _IOR_aI.oe_async_reset = "none";
defparam _IOR_aI.input_sync_reset = "none";
defparam _IOR_aI.output_sync_reset = "none";
defparam _IOR_aI.oe_sync_reset = "none";
defparam _IOR_aI.input_power_up = "low";
defparam _IOR_aI.output_power_up = "low";
defparam _IOR_aI.oe_power_up = "low";

cycloneii_io _IOW_aI(
	.datain(__ALT_INV___IOW_a0),
	.padio(_IOW));
defparam _IOW_aI.operation_mode = "output";
defparam _IOW_aI.input_register_mode = "none";
defparam _IOW_aI.output_register_mode = "none";
defparam _IOW_aI.oe_register_mode = "none";
defparam _IOW_aI.input_async_reset = "none";
defparam _IOW_aI.output_async_reset = "none";
defparam _IOW_aI.oe_async_reset = "none";
defparam _IOW_aI.input_sync_reset = "none";
defparam _IOW_aI.output_sync_reset = "none";
defparam _IOW_aI.oe_sync_reset = "none";
defparam _IOW_aI.input_power_up = "low";
defparam _IOW_aI.output_power_up = "low";
defparam _IOW_aI.oe_power_up = "low";

cycloneii_io _LED_RD_aI(
	.datain(_LED_RD_a0),
	.padio(_LED_RD));
defparam _LED_RD_aI.operation_mode = "output";
defparam _LED_RD_aI.input_register_mode = "none";
defparam _LED_RD_aI.output_register_mode = "none";
defparam _LED_RD_aI.oe_register_mode = "none";
defparam _LED_RD_aI.input_async_reset = "none";
defparam _LED_RD_aI.output_async_reset = "none";
defparam _LED_RD_aI.oe_async_reset = "none";
defparam _LED_RD_aI.input_sync_reset = "none";
defparam _LED_RD_aI.output_sync_reset = "none";
defparam _LED_RD_aI.oe_sync_reset = "none";
defparam _LED_RD_aI.input_power_up = "low";
defparam _LED_RD_aI.output_power_up = "low";
defparam _LED_RD_aI.oe_power_up = "low";

cycloneii_io _LED_WR_aI(
	.datain(_LED_WR_a0),
	.padio(_LED_WR));
defparam _LED_WR_aI.operation_mode = "output";
defparam _LED_WR_aI.input_register_mode = "none";
defparam _LED_WR_aI.output_register_mode = "none";
defparam _LED_WR_aI.oe_register_mode = "none";
defparam _LED_WR_aI.input_async_reset = "none";
defparam _LED_WR_aI.output_async_reset = "none";
defparam _LED_WR_aI.oe_async_reset = "none";
defparam _LED_WR_aI.input_sync_reset = "none";
defparam _LED_WR_aI.output_sync_reset = "none";
defparam _LED_WR_aI.oe_sync_reset = "none";
defparam _LED_WR_aI.input_power_up = "low";
defparam _LED_WR_aI.output_power_up = "low";
defparam _LED_WR_aI.oe_power_up = "low";

cycloneii_io _LED_DMA_aI(
	.datain(__ALT_INV__u_CPU_SM_aBGACK),
	.padio(_LED_DMA));
defparam _LED_DMA_aI.operation_mode = "output";
defparam _LED_DMA_aI.input_register_mode = "none";
defparam _LED_DMA_aI.output_register_mode = "none";
defparam _LED_DMA_aI.oe_register_mode = "none";
defparam _LED_DMA_aI.input_async_reset = "none";
defparam _LED_DMA_aI.output_async_reset = "none";
defparam _LED_DMA_aI.oe_async_reset = "none";
defparam _LED_DMA_aI.input_sync_reset = "none";
defparam _LED_DMA_aI.output_sync_reset = "none";
defparam _LED_DMA_aI.oe_sync_reset = "none";
defparam _LED_DMA_aI.input_power_up = "low";
defparam _LED_DMA_aI.output_power_up = "low";
defparam _LED_DMA_aI.oe_power_up = "low";

cycloneii_io OWN_aI(
	.datain(u_CPU_SM_aBGACK),
	.padio(OWN));
defparam OWN_aI.operation_mode = "output";
defparam OWN_aI.input_register_mode = "none";
defparam OWN_aI.output_register_mode = "none";
defparam OWN_aI.oe_register_mode = "none";
defparam OWN_aI.input_async_reset = "none";
defparam OWN_aI.output_async_reset = "none";
defparam OWN_aI.oe_async_reset = "none";
defparam OWN_aI.input_sync_reset = "none";
defparam OWN_aI.output_sync_reset = "none";
defparam OWN_aI.oe_sync_reset = "none";
defparam OWN_aI.input_power_up = "low";
defparam OWN_aI.output_power_up = "low";
defparam OWN_aI.oe_power_up = "low";

cycloneii_io DATA_OE__aI(
	.datain(u_datapath_aDATA_OE_),
	.padio(DATA_OE_));
defparam DATA_OE__aI.operation_mode = "output";
defparam DATA_OE__aI.input_register_mode = "none";
defparam DATA_OE__aI.output_register_mode = "none";
defparam DATA_OE__aI.oe_register_mode = "none";
defparam DATA_OE__aI.input_async_reset = "none";
defparam DATA_OE__aI.output_async_reset = "none";
defparam DATA_OE__aI.oe_async_reset = "none";
defparam DATA_OE__aI.input_sync_reset = "none";
defparam DATA_OE__aI.output_sync_reset = "none";
defparam DATA_OE__aI.oe_sync_reset = "none";
defparam DATA_OE__aI.input_power_up = "low";
defparam DATA_OE__aI.output_power_up = "low";
defparam DATA_OE__aI.oe_power_up = "low";

cycloneii_io PDATA_OE__aI(
	.datain(PDATA_OE__a0),
	.padio(PDATA_OE_));
defparam PDATA_OE__aI.operation_mode = "output";
defparam PDATA_OE__aI.input_register_mode = "none";
defparam PDATA_OE__aI.output_register_mode = "none";
defparam PDATA_OE__aI.oe_register_mode = "none";
defparam PDATA_OE__aI.input_async_reset = "none";
defparam PDATA_OE__aI.output_async_reset = "none";
defparam PDATA_OE__aI.oe_async_reset = "none";
defparam PDATA_OE__aI.input_sync_reset = "none";
defparam PDATA_OE__aI.output_sync_reset = "none";
defparam PDATA_OE__aI.oe_sync_reset = "none";
defparam PDATA_OE__aI.input_power_up = "low";
defparam PDATA_OE__aI.output_power_up = "low";
defparam PDATA_OE__aI.oe_power_up = "low";

endmodule
