library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use ieee.std_logic_arith.all ;

entity play_controller_top is
	port( clk, resetN					 : in std_logic;
			make, break, collision	 : in std_logic_vector(12 downto 0); 
			sound, error	  			 : out std_logic_vector(12 downto 0);
			scors 						 : out array(12 to 0) of integer);
			
end entity;
architecture arc_play_controller_top of play_controller_top is

COMPONENT play_controller
port( clk, resetN, make, break, collision : in std_logic;
			sound, error	  			 : out std_logic;
			scors 						 : out integer);
END COMPONENT;

begin

play_controller_note0 : play_controller
PORT MAP(resetN => resetN,
		 clk => clk,
		 din_new => SYNTHESIZED_WIRE_0,
		 din => d_bitrec,
		 make => make,
		 break => break,
		 dout => dout);

	process(clk,resetN)

	end process;
end arc_play_controller_top;

