<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 11. ISCA 1984</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca84">11. ISCA 1984:
Ann Arbor, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca84">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca84">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca84">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca84">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p>


<ul>
<li id="Burkowski84"><a href="http://dblp.dagstuhl.de/pers/hc/b/Burkowski:Forbes_J=">Forbes J. Burkowski</a>:<br /><b>A Vector and Array Multiprocessor Extension of the Sylvan Architecture.</b> 4-11<br /><small><a href="http://doi.acm.org/10.1145/800015.808160"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Burkowski84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Burkowski84.xml">XML</a></small></small></li>
<li id="KapauanFGS84"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kapauan:Alejandro_A=">Alejandro A. Kapauan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Field:J=_Timothy">J. Timothy Field</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gannon:Dennis">Dennis Gannon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Snyder:Lawrence">Lawrence Snyder</a>:<br /><b>The Pringle Parallel Computer.</b> 12-20<br /><small><a href="http://doi.acm.org/10.1145/800015.808161"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KapauanFGS84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KapauanFGS84.xml">XML</a></small></small></li>
<li id="YasrebiL84"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yasrebi:Mehrad">Mehrad Yasrebi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipovski:G=_Jack">G. Jack Lipovski</a>:<br /><b>A State-of-the-Art SIMD Two-Dimensional FFT Array Processor.</b> 21-27<br /><small><a href="http://doi.acm.org/10.1145/800015.808162"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/YasrebiL84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/YasrebiL84.xml">XML</a></small></small></li>
<li id="MaK84"><a href="http://dblp.dagstuhl.de/pers/hc/m/Ma:Y==W=">Y.-W. Ma</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishnamurti:R=">R. Krishnamurti</a>:<br /><b>The Architecture of REPLICA-A Special-Purpose Computer System for Active Multi-Sensory Perception of 3-Dimensional Objects.</b> 30-37<br /><small><a href="http://doi.acm.org/10.1145/800015.808163"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MaK84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MaK84.xml">XML</a></small></small></li>
<li id="Goldwasser84"><a href="http://dblp.dagstuhl.de/pers/hc/g/Goldwasser:Samuel_M=">Samuel M. Goldwasser</a>:<br /><b>A Generalized Object Display Processor Architecture.</b> 38-47<br /><small><a href="http://doi.acm.org/10.1145/800015.808164"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Goldwasser84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Goldwasser84.xml">XML</a></small></small></li>
<li id="KawakamiS84"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kawakami:Katsura">Katsura Kawakami</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shimazaki:Shigeo">Shigeo Shimazaki</a>:<br /><b>A Special Purpose LSI Processor Using the DDA Algorithm for Image Transformation.</b> 48-54<br /><small><a href="http://doi.acm.org/10.1145/800015.808165"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KawakamiS84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KawakamiS84.xml">XML</a></small></small></li>
<li id="WahLY84"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wah:Benjamin_W=">Benjamin W. Wah</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Guo=Jie">Guo-Jie Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yu:Chee_Fen">Chee Fen Yu</a>:<br /><b>The Status of MANIP-A Multicomputer Architecture for Solving Combinatorial Extremum-Search Problems.</b> 56-63<br /><small><a href="http://doi.acm.org/10.1145/800015.808166"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WahLY84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WahLY84.xml">XML</a></small></small></li>
<li id="Gonzalez-RubioRT84"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez=Rubio:Rub=eacute=n">Rub&#233;n Gonz&#225;lez-Rubio</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rohmer:J=">J. Rohmer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Terral:D=">D. Terral</a>:<br /><b>The Schuss Filter: A Processor for Non-Numerical Data Processing.</b> 64-73<br /><small><a href="http://doi.acm.org/10.1145/800015.808167"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Gonzalez-RubioRT84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Gonzalez-RubioRT84.xml">XML</a></small></small></li>
<li id="EbelingP84"><a href="http://dblp.dagstuhl.de/pers/hc/e/Ebeling:Carl">Carl Ebeling</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Palay:Andrew_J=">Andrew J. Palay</a>:<br /><b>The Design and Implementation of a VLSI Chess Move Generator.</b> 74-80<br /><small><a href="http://doi.acm.org/10.1145/800015.808168"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/EbelingP84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/EbelingP84.xml">XML</a></small></small></li>
<li id="LeeW84"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Manjai">Manjai Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Chuan=lin">Chuan-lin Wu</a>:<br /><b>Performance Analysis of Circuit Switching Baseline Interconnection Networks.</b> 82-90<br /><small><a href="http://doi.acm.org/10.1145/800015.808169"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LeeW84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LeeW84.xml">XML</a></small></small></li>
<li id="KruskalS84"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kruskal:Clyde_P=">Clyde P. Kruskal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Snir:Marc">Marc Snir</a>:<br /><b>The Importance of Being Square.</b> 91-98<br /><small><a href="http://doi.acm.org/10.1145/800015.808170"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KruskalS84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KruskalS84.xml">XML</a></small></small></li>
<li id="ChinH84"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chin:Chi=Yuan">Chi-Yuan Chin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwang:Kai">Kai Hwang</a>:<br /><b>Connection Principles for Multipath Packet Switching Networks.</b> 99-108<br /><small><a href="http://doi.acm.org/10.1145/800015.808171"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChinH84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChinH84.xml">XML</a></small></small></li>
<li id="WeissS84"><a href="http://dblp.dagstuhl.de/pers/hc/w/Weiss:Shlomo">Shlomo Weiss</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Instruction Issue Logic for Pipelined Supercomputers.</b> 110-118<br /><small><a href="http://doi.acm.org/10.1145/800015.808172"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WeissS84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WeissS84.xml">XML</a></small></small></li>
<li id="WedigR84"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wedig:Robert_G=">Robert G. Wedig</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rose:Marc_A=">Marc A. Rose</a>:<br /><b>The Reduction of Branch Instruction Execution Overhead Using Structured Control Flow.</b> 119-125<br /><small><a href="http://doi.acm.org/10.1145/800015.808173"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WedigR84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WedigR84.xml">XML</a></small></small></li>
<li id="BanerjeeG84"><a href="http://dblp.dagstuhl.de/pers/hc/b/Banerjee:Utpal">Utpal Banerjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gajski:Daniel">Daniel Gajski</a>:<br /><b>Fast Execution of Loops With IF Statements.</b> 126-132<br /><small><a href="http://doi.acm.org/10.1145/800015.808174"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BanerjeeG84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BanerjeeG84.xml">XML</a></small></small></li>
<li id="GajskiKF84"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gajski:Daniel">Daniel Gajski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Won">Won Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fushimi:Shinya">Shinya Fushimi</a>:<br /><b>A Parallel Pipelined Relational Query Processor: An Architectural Overview.</b> 134-141<br /><small><a href="http://doi.acm.org/10.1145/800015.808175"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GajskiKF84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GajskiKF84.xml">XML</a></small></small></li>
<li id="SomaniA84"><a href="http://dblp.dagstuhl.de/pers/hc/s/Somani:Arun_K=">Arun K. Somani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Vinod_K=">Vinod K. Agarwal</a>:<br /><b>An Efficient VLSI Dictionary Machine.</b> 142-150<br /><small><a href="http://doi.acm.org/10.1145/800015.808176"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SomaniA84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SomaniA84.xml">XML</a></small></small></li>
<li id="Fisher84"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fisher:Allan_L=">Allan L. Fisher</a>:<br /><b>Dictionary Machines With a Small Number of Processors.</b> 151-156<br /><small><a href="http://doi.acm.org/10.1145/800015.808177"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Fisher84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Fisher84.xml">XML</a></small></small></li>
<li id="HillS84"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Alan_Jay">Alan Jay Smith</a>:<br /><b>Experimental Evaluation of On-Chip Microprocessor Cache Memories.</b> 158-166<br /><small><a href="http://doi.acm.org/10.1145/800015.808178"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HillS84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HillS84.xml">XML</a></small></small></li>
<li id="GoodmanC84"><a href="http://dblp.dagstuhl.de/pers/hc/g/Goodman:James_R=">James R. Goodman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chiang:MenChow">MenChow Chiang</a>:<br /><b>The Use of Static Column RAM as a Memory Hierarchy.</b> 167-174<br /><small><a href="http://doi.acm.org/10.1145/800015.808179"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GoodmanC84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GoodmanC84.xml">XML</a></small></small></li>
<li id="IshikawaT84"><a href="http://dblp.dagstuhl.de/pers/hc/i/Ishikawa:Yutaka">Yutaka Ishikawa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tokoro:Mario">Mario Tokoro</a>:<br /><b>The Design of an Object Oriented Architecture.</b> 178-187<br /><small><a href="http://doi.acm.org/10.1145/800015.808181"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/IshikawaT84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/IshikawaT84.xml">XML</a></small></small></li>
<li id="UngarBSP84"><a href="http://dblp.dagstuhl.de/pers/hc/u/Ungar:David">David Ungar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blau:Ricki">Ricki Blau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Foley:Peter">Peter Foley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Samples:A=_Dain">A. Dain Samples</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patterson:David_A=">David A. Patterson</a>:<br /><b>Architecture of SOAR: Smalltalk on a RISC.</b> 188-197<br /><small><a href="http://doi.acm.org/10.1145/800015.808182"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/UngarBSP84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/UngarBSP84.xml">XML</a></small></small></li>
<li id="BoseD84"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davidson:Edward_S=">Edward S. Davidson</a>:<br /><b>Design of Instruction Set Architectures for Support of High-Level Languages .</b> 198-206<br /><small><a href="http://doi.acm.org/10.1145/800015.808183"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BoseD84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BoseD84.xml">XML</a></small></small></li>
<li id="Quinton84"><a href="http://dblp.dagstuhl.de/pers/hc/q/Quinton:Patrice">Patrice Quinton</a>:<br /><b>Automatic Synthesis of Systolic Arrays from Uniform Recurrent Equations.</b> 208-214<br /><small><a href="http://doi.acm.org/10.1145/800015.808184"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Quinton84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Quinton84.xml">XML</a></small></small></li>
<li id="ZhangY84"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Chang_Nian">Chang Nian Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yun:David_Y=_Y=">David Y. Y. Yun</a>:<br /><b>Multi-Dimensional Systolic Networks for Discrete Fourier Transform.</b> 215-222<br /><small><a href="http://doi.acm.org/10.1145/800015.808185"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ZhangY84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ZhangY84.xml">XML</a></small></small></li>
<li id="FortesM84"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fortes:Jos=eacute=_A=_B=">Jos&#233; A. B. Fortes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moldovan:Dan_I=">Dan I. Moldovan</a>:<br /><b>Data Broadcasting in Linearly Scheduled Array Processors.</b> 224-231<br /><small><a href="http://doi.acm.org/10.1145/800015.808186"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FortesM84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FortesM84.xml">XML</a></small></small></li>
<li id="RamakrishnanV84"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ramakrishnan:I=_V=">I. V. Ramakrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Varman:Peter_J=">Peter J. Varman</a>:<br /><b>Modular Matrix Multiplication on a Linear Array.</b> 232-238<br /><small><a href="http://doi.acm.org/10.1145/800015.808187"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RamakrishnanV84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RamakrishnanV84.xml">XML</a></small></small></li>
<li id="Rao84"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rao:T=_R=_N=">T. R. N. Rao</a>:<br /><b>Joint Encryption and Error Correction Schemes.</b> 240-241<br /><small><a href="http://doi.acm.org/10.1145/800015.808188"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Rao84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Rao84.xml">XML</a></small></small></li>
<li id="Bose84"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Bella">Bella Bose</a>:<br /><b>Unidirectional Error Correction/Detection for VLSI Memory.</b> 242-244<br /><small><a href="http://doi.acm.org/10.1145/800015.808189"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Bose84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Bose84.xml">XML</a></small></small></li>
<li id="Chen84"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:C=_L=">C. L. Chen</a>:<br /><b>Error-Correcting Codes for Semiconductor Memories.</b> 245-247<br /><small><a href="http://doi.acm.org/10.1145/800015.808190"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Chen84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Chen84.xml">XML</a></small></small></li>
<li id="Abdel-GhaffarM84"><a href="http://dblp.dagstuhl.de/pers/hc/a/Abdel=Ghaffar:Khaled_A=_S=">Khaled A. S. Abdel-Ghaffar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McEliece:Robert_J=">Robert J. McEliece</a>:<br /><b>Soft Error Correction for Increased Densities in VLSI Memories.</b> 248-250<br /><small><a href="http://doi.acm.org/10.1145/800015.808191"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Abdel-GhaffarM84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Abdel-GhaffarM84.xml">XML</a></small></small></li>
<li id="KingW84"><a href="http://dblp.dagstuhl.de/pers/hc/k/King:Richard_M=">Richard M. King</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wagner:Robert_A=">Robert A. Wagner</a>:<br /><b>Combining Speed with Alpha-Particle Induced Memory Error Tolerance in a Large Boolean Vector Machine (Extended Abstract).</b> 251-253<br /><small><a href="http://doi.acm.org/10.1145/800015.808192"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KingW84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KingW84.xml">XML</a></small></small></li>
<li id="Bhuyan84"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bhuyan:Laxmi_N=">Laxmi N. Bhuyan</a>:<br /><b>On the Performance of Loosely Coupled Multiprocessors.</b> 256-262<br /><small><a href="http://doi.acm.org/10.1145/800015.808193"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Bhuyan84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Bhuyan84.xml">XML</a></small></small></li>
<li id="MehrotraT84"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mehrotra:Ravi">Ravi Mehrotra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Talukdar:Sarosh">Sarosh Talukdar</a>:<br /><b>Scheduling of Tasks for Distributed Processors.</b> 263-270<br /><small><a href="http://doi.acm.org/10.1145/800015.808194"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MehrotraT84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MehrotraT84.xml">XML</a></small></small></li>
<li id="KaviB84"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kavi:Krishna_M=">Krishna M. Kavi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Banios:Edward_W=">Edward W. Banios</a>:<br /><b>Message Repository Definitional Facility: An Architectural Model for Interprocess Communication.</b> 271-278<br /><small><a href="http://doi.acm.org/10.1145/800015.808195"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KaviB84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KaviB84.xml">XML</a></small></small></li>
<li id="BanerjeeA84"><a href="http://dblp.dagstuhl.de/pers/hc/b/Banerjee:Prithviraj">Prithviraj Banerjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abraham:Jacob_A=">Jacob A. Abraham</a>:<br /><b>Fault-Secure Algorithms for Multiple-Processor Systems.</b> 279-287<br /><small><a href="http://doi.acm.org/10.1145/800015.808196"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BanerjeeA84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BanerjeeA84.xml">XML</a></small></small></li>
<li id="Bic84"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bic:Lubomir">Lubomir Bic</a>:<br /><b>Execution of Logic Programs on a Dataflow Architecture.</b> 290-296<br /><small><a href="http://doi.acm.org/10.1145/800015.808197"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Bic84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Bic84.xml">XML</a></small></small></li>
<li id="RuddBC84"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rudd:Walter_G=">Walter G. Rudd</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Buell:Duncan_A=">Duncan A. Buell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chiarulli:Donald_M=">Donald M. Chiarulli</a>:<br /><b>A High Performance Factoring Machine.</b> 297-300<br /><small><a href="http://doi.acm.org/10.1145/800015.808198"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RuddBC84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RuddBC84.xml">XML</a></small></small></li>
<li id="EmerC84"><a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Clark:Douglas_W=">Douglas W. Clark</a>:<br /><b>A Characterization of Processor Performance in the VAX-11/780.</b> 301-310<br /><small><a href="http://doi.acm.org/10.1145/800015.808199"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/EmerC84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/EmerC84.xml">XML</a></small></small></li>
<li id="MoellerS84"><a href="http://dblp.dagstuhl.de/pers/hc/m/Moeller:Wolf=Dietrich">Wolf-Dietrich Moeller</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sandweg:Gerd">Gerd Sandweg</a>:<br /><b>The Peripheral Processor PP4 - A Highly Regular VLSI Processor.</b> 312-318<br /><small><a href="http://doi.acm.org/10.1145/800015.808200"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MoellerS84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MoellerS84.xml">XML</a></small></small></li>
<li id="Philipson84"><a href="http://dblp.dagstuhl.de/pers/hc/p/Philipson:Lars">Lars Philipson</a>:<br /><b>VLSI Based Design Principles for MIMD Multiprocessor Computers with Distributed Memory Management.</b> 319-327<br /><small><a href="http://doi.acm.org/10.1145/800015.808201"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Philipson84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Philipson84.xml">XML</a></small></small></li>
<li id="Samatham84"><a href="http://dblp.dagstuhl.de/pers/hc/s/Samatham:Maheswara_R=">Maheswara R. Samatham</a>:<br /><b>Dhiraj K. Pradhan: A Multiprocessor Network Suitable for Single-Chip VLSI Implementation.</b> 328-337<br /><small><a href="http://doi.acm.org/10.1145/800015.808202"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Samatham84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Samatham84.xml">XML</a></small></small></li>
<li id="RudolphS84"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rudolph:Larry">Larry Rudolph</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Segall:Zary">Zary Segall</a>:<br /><b>Dynamic Decentralized Cache Schemes for MIMD Parallel Processors.</b> 340-347<br /><small><a href="http://doi.acm.org/10.1145/800015.808203"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RudolphS84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RudolphS84.xml">XML</a></small></small></li>
<li id="PapamarcosP84"><a href="http://dblp.dagstuhl.de/pers/hc/p/Papamarcos:Mark_S=">Mark S. Papamarcos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Janak_H=">Janak H. Patel</a>:<br /><b>A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories.</b> 348-354<br /><small><a href="http://doi.acm.org/10.1145/800015.808204"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PapamarcosP84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PapamarcosP84.xml">XML</a></small></small></li>
<li id="ArchibaldB84"><a href="http://dblp.dagstuhl.de/pers/hc/a/Archibald:James_K=">James K. Archibald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Baer:Jean=Loup">Jean-Loup Baer</a>:<br /><b>An Economical Solution to the Cache Coherence Problem.</b> 355-362<br /><small><a href="http://doi.acm.org/10.1145/800015.808205"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ArchibaldB84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ArchibaldB84.xml">XML</a></small></small></li>
<li id="Haikala84"><a href="http://dblp.dagstuhl.de/pers/hc/h/Haikala:Ilkka_J=">Ilkka J. Haikala</a>:<br /><b>Cache Hit Ratios With Geometric Task Switch Intervals.</b> 364-371<br /><small><a href="http://doi.acm.org/10.1145/800015.808206"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Haikala84.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Haikala84.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
