{
  "module_name": "ccs-regs.h",
  "hash_id": "e366284cddcb8d3c62edfc897124d187736707fcaa2f03dfbc464ee65e47d01d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ccs/ccs-regs.h",
  "human_readable_source": " \n \n \n\n#ifndef __CCS_REGS_H__\n#define __CCS_REGS_H__\n\n#include <linux/bits.h>\n\n#define CCS_FL_BASE\t\t16\n#define CCS_FL_16BIT\t\tBIT(CCS_FL_BASE)\n#define CCS_FL_32BIT\t\tBIT(CCS_FL_BASE + 1)\n#define CCS_FL_FLOAT_IREAL\tBIT(CCS_FL_BASE + 2)\n#define CCS_FL_IREAL\t\tBIT(CCS_FL_BASE + 3)\n#define CCS_R_ADDR(r)\t\t((r) & 0xffff)\n\n#define CCS_R_MODULE_MODEL_ID\t\t\t\t\t(0x0000 | CCS_FL_16BIT)\n#define CCS_R_MODULE_REVISION_NUMBER_MAJOR\t\t\t0x0002\n#define CCS_R_FRAME_COUNT\t\t\t\t\t0x0005\n#define CCS_R_PIXEL_ORDER\t\t\t\t\t0x0006\n#define CCS_PIXEL_ORDER_GRBG\t\t\t\t\t0U\n#define CCS_PIXEL_ORDER_RGGB\t\t\t\t\t1U\n#define CCS_PIXEL_ORDER_BGGR\t\t\t\t\t2U\n#define CCS_PIXEL_ORDER_GBRG\t\t\t\t\t3U\n#define CCS_R_MIPI_CCS_VERSION\t\t\t\t\t0x0007\n#define CCS_MIPI_CCS_VERSION_V1_0\t\t\t\t0x10\n#define CCS_MIPI_CCS_VERSION_V1_1\t\t\t\t0x11\n#define CCS_MIPI_CCS_VERSION_MAJOR_SHIFT\t\t\t4U\n#define CCS_MIPI_CCS_VERSION_MAJOR_MASK\t\t\t\t0xf0\n#define CCS_MIPI_CCS_VERSION_MINOR_SHIFT\t\t\t0U\n#define CCS_MIPI_CCS_VERSION_MINOR_MASK\t\t\t\t0xf\n#define CCS_R_DATA_PEDESTAL\t\t\t\t\t(0x0008 | CCS_FL_16BIT)\n#define CCS_R_MODULE_MANUFACTURER_ID\t\t\t\t(0x000e | CCS_FL_16BIT)\n#define CCS_R_MODULE_REVISION_NUMBER_MINOR\t\t\t0x0010\n#define CCS_R_MODULE_DATE_YEAR\t\t\t\t\t0x0012\n#define CCS_R_MODULE_DATE_MONTH\t\t\t\t\t0x0013\n#define CCS_R_MODULE_DATE_DAY\t\t\t\t\t0x0014\n#define CCS_R_MODULE_DATE_PHASE\t\t\t\t\t0x0015\n#define CCS_MODULE_DATE_PHASE_SHIFT\t\t\t\t0U\n#define CCS_MODULE_DATE_PHASE_MASK\t\t\t\t0x7\n#define CCS_MODULE_DATE_PHASE_TS\t\t\t\t0U\n#define CCS_MODULE_DATE_PHASE_ES\t\t\t\t1U\n#define CCS_MODULE_DATE_PHASE_CS\t\t\t\t2U\n#define CCS_MODULE_DATE_PHASE_MP\t\t\t\t3U\n#define CCS_R_SENSOR_MODEL_ID\t\t\t\t\t(0x0016 | CCS_FL_16BIT)\n#define CCS_R_SENSOR_REVISION_NUMBER\t\t\t\t0x0018\n#define CCS_R_SENSOR_FIRMWARE_VERSION\t\t\t\t0x001a\n#define CCS_R_SERIAL_NUMBER\t\t\t\t\t(0x001c | CCS_FL_32BIT)\n#define CCS_R_SENSOR_MANUFACTURER_ID\t\t\t\t(0x0020 | CCS_FL_16BIT)\n#define CCS_R_SENSOR_REVISION_NUMBER_16\t\t\t\t(0x0022 | CCS_FL_16BIT)\n#define CCS_R_FRAME_FORMAT_MODEL_TYPE\t\t\t\t0x0040\n#define CCS_FRAME_FORMAT_MODEL_TYPE_2_BYTE\t\t\t1U\n#define CCS_FRAME_FORMAT_MODEL_TYPE_4_BYTE\t\t\t2U\n#define CCS_R_FRAME_FORMAT_MODEL_SUBTYPE\t\t\t0x0041\n#define CCS_FRAME_FORMAT_MODEL_SUBTYPE_ROWS_SHIFT\t\t0U\n#define CCS_FRAME_FORMAT_MODEL_SUBTYPE_ROWS_MASK\t\t0xf\n#define CCS_FRAME_FORMAT_MODEL_SUBTYPE_COLUMNS_SHIFT\t\t4U\n#define CCS_FRAME_FORMAT_MODEL_SUBTYPE_COLUMNS_MASK\t\t0xf0\n#define CCS_R_FRAME_FORMAT_DESCRIPTOR(n)\t\t\t((0x0042 | CCS_FL_16BIT) + (n) * 2)\n#define CCS_LIM_FRAME_FORMAT_DESCRIPTOR_MIN_N\t\t\t0U\n#define CCS_LIM_FRAME_FORMAT_DESCRIPTOR_MAX_N\t\t\t14U\n#define CCS_R_FRAME_FORMAT_DESCRIPTOR_4(n)\t\t\t((0x0060 | CCS_FL_32BIT) + (n) * 4)\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PIXELS_SHIFT\t\t0U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PIXELS_MASK\t\t\t0xfff\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_SHIFT\t\t\t12U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_MASK\t\t\t0xf000\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_EMBEDDED\t\t1U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_DUMMY_PIXEL\t\t2U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_BLACK_PIXEL\t\t3U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_DARK_PIXEL\t\t4U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_VISIBLE_PIXEL\t\t5U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_MANUF_SPECIFIC_0\t8U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_MANUF_SPECIFIC_1\t9U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_MANUF_SPECIFIC_2\t10U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_MANUF_SPECIFIC_3\t11U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_MANUF_SPECIFIC_4\t12U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_MANUF_SPECIFIC_5\t13U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_PCODE_MANUF_SPECIFIC_6\t14U\n#define CCS_LIM_FRAME_FORMAT_DESCRIPTOR_4_MIN_N\t\t\t0U\n#define CCS_LIM_FRAME_FORMAT_DESCRIPTOR_4_MAX_N\t\t\t7U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PIXELS_SHIFT\t\t0U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PIXELS_MASK\t\t0xffff\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_SHIFT\t\t28U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_MASK\t\t0xf0000000\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_EMBEDDED\t\t1U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_DUMMY_PIXEL\t\t2U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_BLACK_PIXEL\t\t3U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_DARK_PIXEL\t\t4U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_VISIBLE_PIXEL\t5U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_MANUF_SPECIFIC_0\t8U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_MANUF_SPECIFIC_1\t9U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_MANUF_SPECIFIC_2\t10U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_MANUF_SPECIFIC_3\t11U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_MANUF_SPECIFIC_4\t12U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_MANUF_SPECIFIC_5\t13U\n#define CCS_FRAME_FORMAT_DESCRIPTOR_4_PCODE_MANUF_SPECIFIC_6\t14U\n#define CCS_R_ANALOG_GAIN_CAPABILITY\t\t\t\t(0x0080 | CCS_FL_16BIT)\n#define CCS_ANALOG_GAIN_CAPABILITY_GLOBAL\t\t\t0U\n#define CCS_ANALOG_GAIN_CAPABILITY_ALTERNATE_GLOBAL\t\t2U\n#define CCS_R_ANALOG_GAIN_CODE_MIN\t\t\t\t(0x0084 | CCS_FL_16BIT)\n#define CCS_R_ANALOG_GAIN_CODE_MAX\t\t\t\t(0x0086 | CCS_FL_16BIT)\n#define CCS_R_ANALOG_GAIN_CODE_STEP\t\t\t\t(0x0088 | CCS_FL_16BIT)\n#define CCS_R_ANALOG_GAIN_TYPE\t\t\t\t\t(0x008a | CCS_FL_16BIT)\n#define CCS_R_ANALOG_GAIN_M0\t\t\t\t\t(0x008c | CCS_FL_16BIT)\n#define CCS_R_ANALOG_GAIN_C0\t\t\t\t\t(0x008e | CCS_FL_16BIT)\n#define CCS_R_ANALOG_GAIN_M1\t\t\t\t\t(0x0090 | CCS_FL_16BIT)\n#define CCS_R_ANALOG_GAIN_C1\t\t\t\t\t(0x0092 | CCS_FL_16BIT)\n#define CCS_R_ANALOG_LINEAR_GAIN_MIN\t\t\t\t(0x0094 | CCS_FL_16BIT)\n#define CCS_R_ANALOG_LINEAR_GAIN_MAX\t\t\t\t(0x0096 | CCS_FL_16BIT)\n#define CCS_R_ANALOG_LINEAR_GAIN_STEP_SIZE\t\t\t(0x0098 | CCS_FL_16BIT)\n#define CCS_R_ANALOG_EXPONENTIAL_GAIN_MIN\t\t\t(0x009a | CCS_FL_16BIT)\n#define CCS_R_ANALOG_EXPONENTIAL_GAIN_MAX\t\t\t(0x009c | CCS_FL_16BIT)\n#define CCS_R_ANALOG_EXPONENTIAL_GAIN_STEP_SIZE\t\t\t(0x009e | CCS_FL_16BIT)\n#define CCS_R_DATA_FORMAT_MODEL_TYPE\t\t\t\t0x00c0\n#define CCS_DATA_FORMAT_MODEL_TYPE_NORMAL\t\t\t1U\n#define CCS_DATA_FORMAT_MODEL_TYPE_EXTENDED\t\t\t2U\n#define CCS_R_DATA_FORMAT_MODEL_SUBTYPE\t\t\t\t0x00c1\n#define CCS_DATA_FORMAT_MODEL_SUBTYPE_ROWS_SHIFT\t\t0U\n#define CCS_DATA_FORMAT_MODEL_SUBTYPE_ROWS_MASK\t\t\t0xf\n#define CCS_DATA_FORMAT_MODEL_SUBTYPE_COLUMNS_SHIFT\t\t4U\n#define CCS_DATA_FORMAT_MODEL_SUBTYPE_COLUMNS_MASK\t\t0xf0\n#define CCS_R_DATA_FORMAT_DESCRIPTOR(n)\t\t\t\t((0x00c2 | CCS_FL_16BIT) + (n) * 2)\n#define CCS_LIM_DATA_FORMAT_DESCRIPTOR_MIN_N\t\t\t0U\n#define CCS_LIM_DATA_FORMAT_DESCRIPTOR_MAX_N\t\t\t15U\n#define CCS_DATA_FORMAT_DESCRIPTOR_COMPRESSED_SHIFT\t\t0U\n#define CCS_DATA_FORMAT_DESCRIPTOR_COMPRESSED_MASK\t\t0xff\n#define CCS_DATA_FORMAT_DESCRIPTOR_UNCOMPRESSED_SHIFT\t\t8U\n#define CCS_DATA_FORMAT_DESCRIPTOR_UNCOMPRESSED_MASK\t\t0xff00\n#define CCS_R_MODE_SELECT\t\t\t\t\t0x0100\n#define CCS_MODE_SELECT_SOFTWARE_STANDBY\t\t\t0U\n#define CCS_MODE_SELECT_STREAMING\t\t\t\t1U\n#define CCS_R_IMAGE_ORIENTATION\t\t\t\t\t0x0101\n#define CCS_IMAGE_ORIENTATION_HORIZONTAL_MIRROR\t\t\tBIT(0)\n#define CCS_IMAGE_ORIENTATION_VERTICAL_FLIP\t\t\tBIT(1)\n#define CCS_R_SOFTWARE_RESET\t\t\t\t\t0x0103\n#define CCS_SOFTWARE_RESET_OFF\t\t\t\t\t0U\n#define CCS_SOFTWARE_RESET_ON\t\t\t\t\t1U\n#define CCS_R_GROUPED_PARAMETER_HOLD\t\t\t\t0x0104\n#define CCS_R_MASK_CORRUPTED_FRAMES\t\t\t\t0x0105\n#define CCS_MASK_CORRUPTED_FRAMES_ALLOW\t\t\t\t0U\n#define CCS_MASK_CORRUPTED_FRAMES_MASK\t\t\t\t1U\n#define CCS_R_FAST_STANDBY_CTRL\t\t\t\t\t0x0106\n#define CCS_FAST_STANDBY_CTRL_COMPLETE_FRAMES\t\t\t0U\n#define CCS_FAST_STANDBY_CTRL_FRAME_TRUNCATION\t\t\t1U\n#define CCS_R_CCI_ADDRESS_CTRL\t\t\t\t\t0x0107\n#define CCS_R_2ND_CCI_IF_CTRL\t\t\t\t\t0x0108\n#define CCS_2ND_CCI_IF_CTRL_ENABLE\t\t\t\tBIT(0)\n#define CCS_2ND_CCI_IF_CTRL_ACK\t\t\t\t\tBIT(1)\n#define CCS_R_2ND_CCI_ADDRESS_CTRL\t\t\t\t0x0109\n#define CCS_R_CSI_CHANNEL_IDENTIFIER\t\t\t\t0x0110\n#define CCS_R_CSI_SIGNALING_MODE\t\t\t\t0x0111\n#define CCS_CSI_SIGNALING_MODE_CSI_2_DPHY\t\t\t2U\n#define CCS_CSI_SIGNALING_MODE_CSI_2_CPHY\t\t\t3U\n#define CCS_R_CSI_DATA_FORMAT\t\t\t\t\t(0x0112 | CCS_FL_16BIT)\n#define CCS_R_CSI_LANE_MODE\t\t\t\t\t0x0114\n#define CCS_R_DPCM_FRAME_DT\t\t\t\t\t0x011d\n#define CCS_R_BOTTOM_EMBEDDED_DATA_DT\t\t\t\t0x011e\n#define CCS_R_BOTTOM_EMBEDDED_DATA_VC\t\t\t\t0x011f\n#define CCS_R_GAIN_MODE\t\t\t\t\t\t0x0120\n#define CCS_GAIN_MODE_GLOBAL\t\t\t\t\t0U\n#define CCS_GAIN_MODE_ALTERNATE\t\t\t\t\t1U\n#define CCS_R_ADC_BIT_DEPTH\t\t\t\t\t0x0121\n#define CCS_R_EMB_DATA_CTRL\t\t\t\t\t0x0122\n#define CCS_EMB_DATA_CTRL_RAW8_PACKING_FOR_RAW16\t\tBIT(0)\n#define CCS_EMB_DATA_CTRL_RAW10_PACKING_FOR_RAW20\t\tBIT(1)\n#define CCS_EMB_DATA_CTRL_RAW12_PACKING_FOR_RAW24\t\tBIT(2)\n#define CCS_R_GPIO_TRIG_MODE\t\t\t\t\t0x0130\n#define CCS_R_EXTCLK_FREQUENCY_MHZ\t\t\t\t(0x0136 | (CCS_FL_16BIT | CCS_FL_IREAL))\n#define CCS_R_TEMP_SENSOR_CTRL\t\t\t\t\t0x0138\n#define CCS_TEMP_SENSOR_CTRL_ENABLE\t\t\t\tBIT(0)\n#define CCS_R_TEMP_SENSOR_MODE\t\t\t\t\t0x0139\n#define CCS_R_TEMP_SENSOR_OUTPUT\t\t\t\t0x013a\n#define CCS_R_FINE_INTEGRATION_TIME\t\t\t\t(0x0200 | CCS_FL_16BIT)\n#define CCS_R_COARSE_INTEGRATION_TIME\t\t\t\t(0x0202 | CCS_FL_16BIT)\n#define CCS_R_ANALOG_GAIN_CODE_GLOBAL\t\t\t\t(0x0204 | CCS_FL_16BIT)\n#define CCS_R_ANALOG_LINEAR_GAIN_GLOBAL\t\t\t\t(0x0206 | CCS_FL_16BIT)\n#define CCS_R_ANALOG_EXPONENTIAL_GAIN_GLOBAL\t\t\t(0x0208 | CCS_FL_16BIT)\n#define CCS_R_DIGITAL_GAIN_GLOBAL\t\t\t\t(0x020e | CCS_FL_16BIT)\n#define CCS_R_SHORT_ANALOG_GAIN_GLOBAL\t\t\t\t(0x0216 | CCS_FL_16BIT)\n#define CCS_R_SHORT_DIGITAL_GAIN_GLOBAL\t\t\t\t(0x0218 | CCS_FL_16BIT)\n#define CCS_R_HDR_MODE\t\t\t\t\t\t0x0220\n#define CCS_HDR_MODE_ENABLED\t\t\t\t\tBIT(0)\n#define CCS_HDR_MODE_SEPARATE_ANALOG_GAIN\t\t\tBIT(1)\n#define CCS_HDR_MODE_UPSCALING\t\t\t\t\tBIT(2)\n#define CCS_HDR_MODE_RESET_SYNC\t\t\t\t\tBIT(3)\n#define CCS_HDR_MODE_TIMING_MODE\t\t\t\tBIT(4)\n#define CCS_HDR_MODE_EXPOSURE_CTRL_DIRECT\t\t\tBIT(5)\n#define CCS_HDR_MODE_SEPARATE_DIGITAL_GAIN\t\t\tBIT(6)\n#define CCS_R_HDR_RESOLUTION_REDUCTION\t\t\t\t0x0221\n#define CCS_HDR_RESOLUTION_REDUCTION_ROW_SHIFT\t\t\t0U\n#define CCS_HDR_RESOLUTION_REDUCTION_ROW_MASK\t\t\t0xf\n#define CCS_HDR_RESOLUTION_REDUCTION_COLUMN_SHIFT\t\t4U\n#define CCS_HDR_RESOLUTION_REDUCTION_COLUMN_MASK\t\t0xf0\n#define CCS_R_EXPOSURE_RATIO\t\t\t\t\t0x0222\n#define CCS_R_HDR_INTERNAL_BIT_DEPTH\t\t\t\t0x0223\n#define CCS_R_DIRECT_SHORT_INTEGRATION_TIME\t\t\t(0x0224 | CCS_FL_16BIT)\n#define CCS_R_SHORT_ANALOG_LINEAR_GAIN_GLOBAL\t\t\t(0x0226 | CCS_FL_16BIT)\n#define CCS_R_SHORT_ANALOG_EXPONENTIAL_GAIN_GLOBAL\t\t(0x0228 | CCS_FL_16BIT)\n#define CCS_R_VT_PIX_CLK_DIV\t\t\t\t\t(0x0300 | CCS_FL_16BIT)\n#define CCS_R_VT_SYS_CLK_DIV\t\t\t\t\t(0x0302 | CCS_FL_16BIT)\n#define CCS_R_PRE_PLL_CLK_DIV\t\t\t\t\t(0x0304 | CCS_FL_16BIT)\n#define CCS_R_PLL_MULTIPLIER\t\t\t\t\t(0x0306 | CCS_FL_16BIT)\n#define CCS_R_OP_PIX_CLK_DIV\t\t\t\t\t(0x0308 | CCS_FL_16BIT)\n#define CCS_R_OP_SYS_CLK_DIV\t\t\t\t\t(0x030a | CCS_FL_16BIT)\n#define CCS_R_OP_PRE_PLL_CLK_DIV\t\t\t\t(0x030c | CCS_FL_16BIT)\n#define CCS_R_OP_PLL_MULTIPLIER\t\t\t\t\t(0x030e | CCS_FL_16BIT)\n#define CCS_R_PLL_MODE\t\t\t\t\t\t0x0310\n#define CCS_PLL_MODE_SHIFT\t\t\t\t\t0U\n#define CCS_PLL_MODE_MASK\t\t\t\t\t0x1\n#define CCS_PLL_MODE_SINGLE\t\t\t\t\t0U\n#define CCS_PLL_MODE_DUAL\t\t\t\t\t1U\n#define CCS_R_OP_PIX_CLK_DIV_REV\t\t\t\t(0x0312 | CCS_FL_16BIT)\n#define CCS_R_OP_SYS_CLK_DIV_REV\t\t\t\t(0x0314 | CCS_FL_16BIT)\n#define CCS_R_FRAME_LENGTH_LINES\t\t\t\t(0x0340 | CCS_FL_16BIT)\n#define CCS_R_LINE_LENGTH_PCK\t\t\t\t\t(0x0342 | CCS_FL_16BIT)\n#define CCS_R_X_ADDR_START\t\t\t\t\t(0x0344 | CCS_FL_16BIT)\n#define CCS_R_Y_ADDR_START\t\t\t\t\t(0x0346 | CCS_FL_16BIT)\n#define CCS_R_X_ADDR_END\t\t\t\t\t(0x0348 | CCS_FL_16BIT)\n#define CCS_R_Y_ADDR_END\t\t\t\t\t(0x034a | CCS_FL_16BIT)\n#define CCS_R_X_OUTPUT_SIZE\t\t\t\t\t(0x034c | CCS_FL_16BIT)\n#define CCS_R_Y_OUTPUT_SIZE\t\t\t\t\t(0x034e | CCS_FL_16BIT)\n#define CCS_R_FRAME_LENGTH_CTRL\t\t\t\t\t0x0350\n#define CCS_FRAME_LENGTH_CTRL_AUTOMATIC\t\t\t\tBIT(0)\n#define CCS_R_TIMING_MODE_CTRL\t\t\t\t\t0x0352\n#define CCS_TIMING_MODE_CTRL_MANUAL_READOUT\t\t\tBIT(0)\n#define CCS_TIMING_MODE_CTRL_DELAYED_EXPOSURE\t\t\tBIT(1)\n#define CCS_R_START_READOUT_RS\t\t\t\t\t0x0353\n#define CCS_START_READOUT_RS_MANUAL_READOUT_START\t\tBIT(0)\n#define CCS_R_FRAME_MARGIN\t\t\t\t\t(0x0354 | CCS_FL_16BIT)\n#define CCS_R_X_EVEN_INC\t\t\t\t\t(0x0380 | CCS_FL_16BIT)\n#define CCS_R_X_ODD_INC\t\t\t\t\t\t(0x0382 | CCS_FL_16BIT)\n#define CCS_R_Y_EVEN_INC\t\t\t\t\t(0x0384 | CCS_FL_16BIT)\n#define CCS_R_Y_ODD_INC\t\t\t\t\t\t(0x0386 | CCS_FL_16BIT)\n#define CCS_R_MONOCHROME_EN\t\t\t\t\t0x0390\n#define CCS_MONOCHROME_EN_ENABLED\t\t\t\t0U\n#define CCS_R_SCALING_MODE\t\t\t\t\t(0x0400 | CCS_FL_16BIT)\n#define CCS_SCALING_MODE_NO_SCALING\t\t\t\t0U\n#define CCS_SCALING_MODE_HORIZONTAL\t\t\t\t1U\n#define CCS_R_SCALE_M\t\t\t\t\t\t(0x0404 | CCS_FL_16BIT)\n#define CCS_R_SCALE_N\t\t\t\t\t\t(0x0406 | CCS_FL_16BIT)\n#define CCS_R_DIGITAL_CROP_X_OFFSET\t\t\t\t(0x0408 | CCS_FL_16BIT)\n#define CCS_R_DIGITAL_CROP_Y_OFFSET\t\t\t\t(0x040a | CCS_FL_16BIT)\n#define CCS_R_DIGITAL_CROP_IMAGE_WIDTH\t\t\t\t(0x040c | CCS_FL_16BIT)\n#define CCS_R_DIGITAL_CROP_IMAGE_HEIGHT\t\t\t\t(0x040e | CCS_FL_16BIT)\n#define CCS_R_COMPRESSION_MODE\t\t\t\t\t(0x0500 | CCS_FL_16BIT)\n#define CCS_COMPRESSION_MODE_NONE\t\t\t\t0U\n#define CCS_COMPRESSION_MODE_DPCM_PCM_SIMPLE\t\t\t1U\n#define CCS_R_TEST_PATTERN_MODE\t\t\t\t\t(0x0600 | CCS_FL_16BIT)\n#define CCS_TEST_PATTERN_MODE_NONE\t\t\t\t0U\n#define CCS_TEST_PATTERN_MODE_SOLID_COLOR\t\t\t1U\n#define CCS_TEST_PATTERN_MODE_COLOR_BARS\t\t\t2U\n#define CCS_TEST_PATTERN_MODE_FADE_TO_GREY\t\t\t3U\n#define CCS_TEST_PATTERN_MODE_PN9\t\t\t\t4U\n#define CCS_TEST_PATTERN_MODE_COLOR_TILE\t\t\t5U\n#define CCS_R_TEST_DATA_RED\t\t\t\t\t(0x0602 | CCS_FL_16BIT)\n#define CCS_R_TEST_DATA_GREENR\t\t\t\t\t(0x0604 | CCS_FL_16BIT)\n#define CCS_R_TEST_DATA_BLUE\t\t\t\t\t(0x0606 | CCS_FL_16BIT)\n#define CCS_R_TEST_DATA_GREENB\t\t\t\t\t(0x0608 | CCS_FL_16BIT)\n#define CCS_R_VALUE_STEP_SIZE_SMOOTH\t\t\t\t0x060a\n#define CCS_R_VALUE_STEP_SIZE_QUANTISED\t\t\t\t0x060b\n#define CCS_R_TCLK_POST\t\t\t\t\t\t0x0800\n#define CCS_R_THS_PREPARE\t\t\t\t\t0x0801\n#define CCS_R_THS_ZERO_MIN\t\t\t\t\t0x0802\n#define CCS_R_THS_TRAIL\t\t\t\t\t\t0x0803\n#define CCS_R_TCLK_TRAIL_MIN\t\t\t\t\t0x0804\n#define CCS_R_TCLK_PREPARE\t\t\t\t\t0x0805\n#define CCS_R_TCLK_ZERO\t\t\t\t\t\t0x0806\n#define CCS_R_TLPX\t\t\t\t\t\t0x0807\n#define CCS_R_PHY_CTRL\t\t\t\t\t\t0x0808\n#define CCS_PHY_CTRL_AUTO\t\t\t\t\t0U\n#define CCS_PHY_CTRL_UI\t\t\t\t\t\t1U\n#define CCS_PHY_CTRL_MANUAL\t\t\t\t\t2U\n#define CCS_R_TCLK_POST_EX\t\t\t\t\t(0x080a | CCS_FL_16BIT)\n#define CCS_R_THS_PREPARE_EX\t\t\t\t\t(0x080c | CCS_FL_16BIT)\n#define CCS_R_THS_ZERO_MIN_EX\t\t\t\t\t(0x080e | CCS_FL_16BIT)\n#define CCS_R_THS_TRAIL_EX\t\t\t\t\t(0x0810 | CCS_FL_16BIT)\n#define CCS_R_TCLK_TRAIL_MIN_EX\t\t\t\t\t(0x0812 | CCS_FL_16BIT)\n#define CCS_R_TCLK_PREPARE_EX\t\t\t\t\t(0x0814 | CCS_FL_16BIT)\n#define CCS_R_TCLK_ZERO_EX\t\t\t\t\t(0x0816 | CCS_FL_16BIT)\n#define CCS_R_TLPX_EX\t\t\t\t\t\t(0x0818 | CCS_FL_16BIT)\n#define CCS_R_REQUESTED_LINK_RATE\t\t\t\t(0x0820 | CCS_FL_32BIT)\n#define CCS_R_DPHY_EQUALIZATION_MODE\t\t\t\t0x0824\n#define CCS_DPHY_EQUALIZATION_MODE_EQ2\t\t\t\tBIT(0)\n#define CCS_R_PHY_EQUALIZATION_CTRL\t\t\t\t0x0825\n#define CCS_PHY_EQUALIZATION_CTRL_ENABLE\t\t\tBIT(0)\n#define CCS_R_DPHY_PREAMBLE_CTRL\t\t\t\t0x0826\n#define CCS_DPHY_PREAMBLE_CTRL_ENABLE\t\t\t\tBIT(0)\n#define CCS_R_DPHY_PREAMBLE_LENGTH\t\t\t\t0x0826\n#define CCS_R_PHY_SSC_CTRL\t\t\t\t\t0x0828\n#define CCS_PHY_SSC_CTRL_ENABLE\t\t\t\t\tBIT(0)\n#define CCS_R_MANUAL_LP_CTRL\t\t\t\t\t0x0829\n#define CCS_MANUAL_LP_CTRL_ENABLE\t\t\t\tBIT(0)\n#define CCS_R_TWAKEUP\t\t\t\t\t\t0x082a\n#define CCS_R_TINIT\t\t\t\t\t\t0x082b\n#define CCS_R_THS_EXIT\t\t\t\t\t\t0x082c\n#define CCS_R_THS_EXIT_EX\t\t\t\t\t(0x082e | CCS_FL_16BIT)\n#define CCS_R_PHY_PERIODIC_CALIBRATION_CTRL\t\t\t0x0830\n#define CCS_PHY_PERIODIC_CALIBRATION_CTRL_FRAME_BLANKING\tBIT(0)\n#define CCS_R_PHY_PERIODIC_CALIBRATION_INTERVAL\t\t\t0x0831\n#define CCS_R_PHY_INIT_CALIBRATION_CTRL\t\t\t\t0x0832\n#define CCS_PHY_INIT_CALIBRATION_CTRL_STREAM_START\t\tBIT(0)\n#define CCS_R_DPHY_CALIBRATION_MODE\t\t\t\t0x0833\n#define CCS_DPHY_CALIBRATION_MODE_ALSO_ALTERNATE\t\tBIT(0)\n#define CCS_R_CPHY_CALIBRATION_MODE\t\t\t\t0x0834\n#define CCS_CPHY_CALIBRATION_MODE_FORMAT_1\t\t\t0U\n#define CCS_CPHY_CALIBRATION_MODE_FORMAT_2\t\t\t1U\n#define CCS_CPHY_CALIBRATION_MODE_FORMAT_3\t\t\t2U\n#define CCS_R_T3_CALPREAMBLE_LENGTH\t\t\t\t0x0835\n#define CCS_R_T3_CALPREAMBLE_LENGTH_PER\t\t\t\t0x0836\n#define CCS_R_T3_CALALTSEQ_LENGTH\t\t\t\t0x0837\n#define CCS_R_T3_CALALTSEQ_LENGTH_PER\t\t\t\t0x0838\n#define CCS_R_FM2_INIT_SEED\t\t\t\t\t(0x083a | CCS_FL_16BIT)\n#define CCS_R_T3_CALUDEFSEQ_LENGTH\t\t\t\t(0x083c | CCS_FL_16BIT)\n#define CCS_R_T3_CALUDEFSEQ_LENGTH_PER\t\t\t\t(0x083e | CCS_FL_16BIT)\n#define CCS_R_TGR_PREAMBLE_LENGTH\t\t\t\t0x0841\n#define CCS_TGR_PREAMBLE_LENGTH_PREAMABLE_PROG_SEQ\t\tBIT(7)\n#define CCS_TGR_PREAMBLE_LENGTH_BEGIN_PREAMBLE_LENGTH_SHIFT\t0U\n#define CCS_TGR_PREAMBLE_LENGTH_BEGIN_PREAMBLE_LENGTH_MASK\t0x3f\n#define CCS_R_TGR_POST_LENGTH\t\t\t\t\t0x0842\n#define CCS_TGR_POST_LENGTH_POST_LENGTH_SHIFT\t\t\t0U\n#define CCS_TGR_POST_LENGTH_POST_LENGTH_MASK\t\t\t0x1f\n#define CCS_R_TGR_PREAMBLE_PROG_SEQUENCE(n2)\t\t\t(0x0843 + (n2))\n#define CCS_LIM_TGR_PREAMBLE_PROG_SEQUENCE_MIN_N2\t\t0U\n#define CCS_LIM_TGR_PREAMBLE_PROG_SEQUENCE_MAX_N2\t\t6U\n#define CCS_TGR_PREAMBLE_PROG_SEQUENCE_SYMBOL_N_1_SHIFT\t\t3U\n#define CCS_TGR_PREAMBLE_PROG_SEQUENCE_SYMBOL_N_1_MASK\t\t0x38\n#define CCS_TGR_PREAMBLE_PROG_SEQUENCE_SYMBOL_N_SHIFT\t\t0U\n#define CCS_TGR_PREAMBLE_PROG_SEQUENCE_SYMBOL_N_MASK\t\t0x7\n#define CCS_R_T3_PREPARE\t\t\t\t\t(0x084e | CCS_FL_16BIT)\n#define CCS_R_T3_LPX\t\t\t\t\t\t(0x0850 | CCS_FL_16BIT)\n#define CCS_R_ALPS_CTRL\t\t\t\t\t\t0x085a\n#define CCS_ALPS_CTRL_LVLP_DPHY\t\t\t\t\tBIT(0)\n#define CCS_ALPS_CTRL_LVLP_CPHY\t\t\t\t\tBIT(1)\n#define CCS_ALPS_CTRL_ALP_CPHY\t\t\t\t\tBIT(2)\n#define CCS_R_TX_REG_CSI_EPD_EN_SSP_CPHY\t\t\t(0x0860 | CCS_FL_16BIT)\n#define CCS_R_TX_REG_CSI_EPD_OP_SLP_CPHY\t\t\t(0x0862 | CCS_FL_16BIT)\n#define CCS_R_TX_REG_CSI_EPD_EN_SSP_DPHY\t\t\t(0x0864 | CCS_FL_16BIT)\n#define CCS_R_TX_REG_CSI_EPD_OP_SLP_DPHY\t\t\t(0x0866 | CCS_FL_16BIT)\n#define CCS_R_TX_REG_CSI_EPD_MISC_OPTION_CPHY\t\t\t0x0868\n#define CCS_R_TX_REG_CSI_EPD_MISC_OPTION_DPHY\t\t\t0x0869\n#define CCS_R_SCRAMBLING_CTRL\t\t\t\t\t0x0870\n#define CCS_SCRAMBLING_CTRL_ENABLED\t\t\t\tBIT(0)\n#define CCS_SCRAMBLING_CTRL_SHIFT\t\t\t\t2U\n#define CCS_SCRAMBLING_CTRL_MASK\t\t\t\t0xc\n#define CCS_SCRAMBLING_CTRL_1_SEED_CPHY\t\t\t\t0U\n#define CCS_SCRAMBLING_CTRL_4_SEED_CPHY\t\t\t\t3U\n#define CCS_R_LANE_SEED_VALUE(seed, lane)\t\t\t((0x0872 | CCS_FL_16BIT) + (seed) * 16 + (lane) * 2)\n#define CCS_LIM_LANE_SEED_VALUE_MIN_SEED\t\t\t0U\n#define CCS_LIM_LANE_SEED_VALUE_MAX_SEED\t\t\t3U\n#define CCS_LIM_LANE_SEED_VALUE_MIN_LANE\t\t\t0U\n#define CCS_LIM_LANE_SEED_VALUE_MAX_LANE\t\t\t7U\n#define CCS_R_TX_USL_REV_ENTRY\t\t\t\t\t(0x08c0 | CCS_FL_16BIT)\n#define CCS_R_TX_USL_REV_CLOCK_COUNTER\t\t\t\t(0x08c2 | CCS_FL_16BIT)\n#define CCS_R_TX_USL_REV_LP_COUNTER\t\t\t\t(0x08c4 | CCS_FL_16BIT)\n#define CCS_R_TX_USL_REV_FRAME_COUNTER\t\t\t\t(0x08c6 | CCS_FL_16BIT)\n#define CCS_R_TX_USL_REV_CHRONOLOGICAL_TIMER\t\t\t(0x08c8 | CCS_FL_16BIT)\n#define CCS_R_TX_USL_FWD_ENTRY\t\t\t\t\t(0x08ca | CCS_FL_16BIT)\n#define CCS_R_TX_USL_GPIO\t\t\t\t\t(0x08cc | CCS_FL_16BIT)\n#define CCS_R_TX_USL_OPERATION\t\t\t\t\t(0x08ce | CCS_FL_16BIT)\n#define CCS_TX_USL_OPERATION_RESET\t\t\t\tBIT(0)\n#define CCS_R_TX_USL_ALP_CTRL\t\t\t\t\t(0x08d0 | CCS_FL_16BIT)\n#define CCS_TX_USL_ALP_CTRL_CLOCK_PAUSE\t\t\t\tBIT(0)\n#define CCS_R_TX_USL_APP_BTA_ACK_TIMEOUT\t\t\t(0x08d2 | CCS_FL_16BIT)\n#define CCS_R_TX_USL_SNS_BTA_ACK_TIMEOUT\t\t\t(0x08d2 | CCS_FL_16BIT)\n#define CCS_R_USL_CLOCK_MODE_D_CTRL\t\t\t\t0x08d2\n#define CCS_USL_CLOCK_MODE_D_CTRL_CONT_CLOCK_STANDBY\t\tBIT(0)\n#define CCS_USL_CLOCK_MODE_D_CTRL_CONT_CLOCK_VBLANK\t\tBIT(1)\n#define CCS_USL_CLOCK_MODE_D_CTRL_CONT_CLOCK_HBLANK\t\tBIT(2)\n#define CCS_R_BINNING_MODE\t\t\t\t\t0x0900\n#define CCS_R_BINNING_TYPE\t\t\t\t\t0x0901\n#define CCS_R_BINNING_WEIGHTING\t\t\t\t\t0x0902\n#define CCS_R_DATA_TRANSFER_IF_1_CTRL\t\t\t\t0x0a00\n#define CCS_DATA_TRANSFER_IF_1_CTRL_ENABLE\t\t\tBIT(0)\n#define CCS_DATA_TRANSFER_IF_1_CTRL_WRITE\t\t\tBIT(1)\n#define CCS_DATA_TRANSFER_IF_1_CTRL_CLEAR_ERROR\t\t\tBIT(2)\n#define CCS_R_DATA_TRANSFER_IF_1_STATUS\t\t\t\t0x0a01\n#define CCS_DATA_TRANSFER_IF_1_STATUS_READ_IF_READY\t\tBIT(0)\n#define CCS_DATA_TRANSFER_IF_1_STATUS_WRITE_IF_READY\t\tBIT(1)\n#define CCS_DATA_TRANSFER_IF_1_STATUS_DATA_CORRUPTED\t\tBIT(2)\n#define CCS_DATA_TRANSFER_IF_1_STATUS_IMPROPER_IF_USAGE\t\tBIT(3)\n#define CCS_R_DATA_TRANSFER_IF_1_PAGE_SELECT\t\t\t0x0a02\n#define CCS_R_DATA_TRANSFER_IF_1_DATA(p)\t\t\t(0x0a04 + (p))\n#define CCS_LIM_DATA_TRANSFER_IF_1_DATA_MIN_P\t\t\t0U\n#define CCS_LIM_DATA_TRANSFER_IF_1_DATA_MAX_P\t\t\t63U\n#define CCS_R_SHADING_CORRECTION_EN\t\t\t\t0x0b00\n#define CCS_SHADING_CORRECTION_EN_ENABLE\t\t\tBIT(0)\n#define CCS_R_LUMINANCE_CORRECTION_LEVEL\t\t\t0x0b01\n#define CCS_R_GREEN_IMBALANCE_FILTER_EN\t\t\t\t0x0b02\n#define CCS_GREEN_IMBALANCE_FILTER_EN_ENABLE\t\t\tBIT(0)\n#define CCS_R_MAPPED_DEFECT_CORRECT_EN\t\t\t\t0x0b05\n#define CCS_MAPPED_DEFECT_CORRECT_EN_ENABLE\t\t\tBIT(0)\n#define CCS_R_SINGLE_DEFECT_CORRECT_EN\t\t\t\t0x0b06\n#define CCS_SINGLE_DEFECT_CORRECT_EN_ENABLE\t\t\tBIT(0)\n#define CCS_R_DYNAMIC_COUPLET_CORRECT_EN\t\t\t0x0b08\n#define CCS_DYNAMIC_COUPLET_CORRECT_EN_ENABLE\t\t\tBIT(0)\n#define CCS_R_COMBINED_DEFECT_CORRECT_EN\t\t\t0x0b0a\n#define CCS_COMBINED_DEFECT_CORRECT_EN_ENABLE\t\t\tBIT(0)\n#define CCS_R_MODULE_SPECIFIC_CORRECTION_EN\t\t\t0x0b0c\n#define CCS_MODULE_SPECIFIC_CORRECTION_EN_ENABLE\t\tBIT(0)\n#define CCS_R_DYNAMIC_TRIPLET_DEFECT_CORRECT_EN\t\t\t0x0b13\n#define CCS_DYNAMIC_TRIPLET_DEFECT_CORRECT_EN_ENABLE\t\tBIT(0)\n#define CCS_R_NF_CTRL\t\t\t\t\t\t0x0b15\n#define CCS_NF_CTRL_LUMA\t\t\t\t\tBIT(0)\n#define CCS_NF_CTRL_CHROMA\t\t\t\t\tBIT(1)\n#define CCS_NF_CTRL_COMBINED\t\t\t\t\tBIT(2)\n#define CCS_R_OB_READOUT_CONTROL\t\t\t\t0x0b30\n#define CCS_OB_READOUT_CONTROL_ENABLE\t\t\t\tBIT(0)\n#define CCS_OB_READOUT_CONTROL_INTERLEAVING\t\t\tBIT(1)\n#define CCS_R_OB_VIRTUAL_CHANNEL\t\t\t\t0x0b31\n#define CCS_R_OB_DT\t\t\t\t\t\t0x0b32\n#define CCS_R_OB_DATA_FORMAT\t\t\t\t\t0x0b33\n#define CCS_R_COLOR_TEMPERATURE\t\t\t\t\t(0x0b8c | CCS_FL_16BIT)\n#define CCS_R_ABSOLUTE_GAIN_GREENR\t\t\t\t(0x0b8e | CCS_FL_16BIT)\n#define CCS_R_ABSOLUTE_GAIN_RED\t\t\t\t\t(0x0b90 | CCS_FL_16BIT)\n#define CCS_R_ABSOLUTE_GAIN_BLUE\t\t\t\t(0x0b92 | CCS_FL_16BIT)\n#define CCS_R_ABSOLUTE_GAIN_GREENB\t\t\t\t(0x0b94 | CCS_FL_16BIT)\n#define CCS_R_CFA_CONVERSION_CTRL\t\t\t\t0x0ba0\n#define CCS_CFA_CONVERSION_CTRL_BAYER_CONVERSION_ENABLE\t\tBIT(0)\n#define CCS_R_FLASH_STROBE_ADJUSTMENT\t\t\t\t0x0c12\n#define CCS_R_FLASH_STROBE_START_POINT\t\t\t\t(0x0c14 | CCS_FL_16BIT)\n#define CCS_R_TFLASH_STROBE_DELAY_RS_CTRL\t\t\t(0x0c16 | CCS_FL_16BIT)\n#define CCS_R_TFLASH_STROBE_WIDTH_HIGH_RS_CTRL\t\t\t(0x0c18 | CCS_FL_16BIT)\n#define CCS_R_FLASH_MODE_RS\t\t\t\t\t0x0c1a\n#define CCS_FLASH_MODE_RS_CONTINUOUS\t\t\t\tBIT(0)\n#define CCS_FLASH_MODE_RS_TRUNCATE\t\t\t\tBIT(1)\n#define CCS_FLASH_MODE_RS_ASYNC\t\t\t\t\tBIT(3)\n#define CCS_R_FLASH_TRIGGER_RS\t\t\t\t\t0x0c1b\n#define CCS_R_FLASH_STATUS\t\t\t\t\t0x0c1c\n#define CCS_FLASH_STATUS_RETIMED\t\t\t\tBIT(0)\n#define CCS_R_SA_STROBE_MODE\t\t\t\t\t0x0c1d\n#define CCS_SA_STROBE_MODE_CONTINUOUS\t\t\t\tBIT(0)\n#define CCS_SA_STROBE_MODE_TRUNCATE\t\t\t\tBIT(1)\n#define CCS_SA_STROBE_MODE_ASYNC\t\t\t\tBIT(3)\n#define CCS_SA_STROBE_MODE_ADJUST_EDGE\t\t\t\tBIT(4)\n#define CCS_R_SA_STROBE_START_POINT\t\t\t\t(0x0c1e | CCS_FL_16BIT)\n#define CCS_R_TSA_STROBE_DELAY_CTRL\t\t\t\t(0x0c20 | CCS_FL_16BIT)\n#define CCS_R_TSA_STROBE_WIDTH_CTRL\t\t\t\t(0x0c22 | CCS_FL_16BIT)\n#define CCS_R_SA_STROBE_TRIGGER\t\t\t\t\t0x0c24\n#define CCS_R_SA_STROBE_STATUS\t\t\t\t\t0x0c25\n#define CCS_SA_STROBE_STATUS_RETIMED\t\t\t\tBIT(0)\n#define CCS_R_TSA_STROBE_RE_DELAY_CTRL\t\t\t\t(0x0c30 | CCS_FL_16BIT)\n#define CCS_R_TSA_STROBE_FE_DELAY_CTRL\t\t\t\t(0x0c32 | CCS_FL_16BIT)\n#define CCS_R_PDAF_CTRL\t\t\t\t\t\t(0x0d00 | CCS_FL_16BIT)\n#define CCS_PDAF_CTRL_ENABLE\t\t\t\t\tBIT(0)\n#define CCS_PDAF_CTRL_PROCESSED\t\t\t\t\tBIT(1)\n#define CCS_PDAF_CTRL_INTERLEAVED\t\t\t\tBIT(2)\n#define CCS_PDAF_CTRL_VISIBLE_PDAF_CORRECTION\t\t\tBIT(3)\n#define CCS_R_PDAF_VC\t\t\t\t\t\t0x0d02\n#define CCS_R_PDAF_DT\t\t\t\t\t\t0x0d03\n#define CCS_R_PD_X_ADDR_START\t\t\t\t\t(0x0d04 | CCS_FL_16BIT)\n#define CCS_R_PD_Y_ADDR_START\t\t\t\t\t(0x0d06 | CCS_FL_16BIT)\n#define CCS_R_PD_X_ADDR_END\t\t\t\t\t(0x0d08 | CCS_FL_16BIT)\n#define CCS_R_PD_Y_ADDR_END\t\t\t\t\t(0x0d0a | CCS_FL_16BIT)\n#define CCS_R_BRACKETING_LUT_CTRL\t\t\t\t0x0e00\n#define CCS_R_BRACKETING_LUT_MODE\t\t\t\t0x0e01\n#define CCS_BRACKETING_LUT_MODE_CONTINUE_STREAMING\t\tBIT(0)\n#define CCS_BRACKETING_LUT_MODE_LOOP_MODE\t\t\tBIT(1)\n#define CCS_R_BRACKETING_LUT_ENTRY_CTRL\t\t\t\t0x0e02\n#define CCS_R_BRACKETING_LUT_FRAME(n)\t\t\t\t(0x0e10 + (n))\n#define CCS_LIM_BRACKETING_LUT_FRAME_MIN_N\t\t\t0U\n#define CCS_LIM_BRACKETING_LUT_FRAME_MAX_N\t\t\t239U\n#define CCS_R_INTEGRATION_TIME_CAPABILITY\t\t\t(0x1000 | CCS_FL_16BIT)\n#define CCS_INTEGRATION_TIME_CAPABILITY_FINE\t\t\tBIT(0)\n#define CCS_R_COARSE_INTEGRATION_TIME_MIN\t\t\t(0x1004 | CCS_FL_16BIT)\n#define CCS_R_COARSE_INTEGRATION_TIME_MAX_MARGIN\t\t(0x1006 | CCS_FL_16BIT)\n#define CCS_R_FINE_INTEGRATION_TIME_MIN\t\t\t\t(0x1008 | CCS_FL_16BIT)\n#define CCS_R_FINE_INTEGRATION_TIME_MAX_MARGIN\t\t\t(0x100a | CCS_FL_16BIT)\n#define CCS_R_DIGITAL_GAIN_CAPABILITY\t\t\t\t0x1081\n#define CCS_DIGITAL_GAIN_CAPABILITY_NONE\t\t\t0U\n#define CCS_DIGITAL_GAIN_CAPABILITY_GLOBAL\t\t\t2U\n#define CCS_R_DIGITAL_GAIN_MIN\t\t\t\t\t(0x1084 | CCS_FL_16BIT)\n#define CCS_R_DIGITAL_GAIN_MAX\t\t\t\t\t(0x1086 | CCS_FL_16BIT)\n#define CCS_R_DIGITAL_GAIN_STEP_SIZE\t\t\t\t(0x1088 | CCS_FL_16BIT)\n#define CCS_R_PEDESTAL_CAPABILITY\t\t\t\t0x10e0\n#define CCS_R_ADC_CAPABILITY\t\t\t\t\t0x10f0\n#define CCS_ADC_CAPABILITY_BIT_DEPTH_CTRL\t\t\tBIT(0)\n#define CCS_R_ADC_BIT_DEPTH_CAPABILITY\t\t\t\t(0x10f4 | CCS_FL_32BIT)\n#define CCS_R_MIN_EXT_CLK_FREQ_MHZ\t\t\t\t(0x1100 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MAX_EXT_CLK_FREQ_MHZ\t\t\t\t(0x1104 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MIN_PRE_PLL_CLK_DIV\t\t\t\t(0x1108 | CCS_FL_16BIT)\n#define CCS_R_MAX_PRE_PLL_CLK_DIV\t\t\t\t(0x110a | CCS_FL_16BIT)\n#define CCS_R_MIN_PLL_IP_CLK_FREQ_MHZ\t\t\t\t(0x110c | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MAX_PLL_IP_CLK_FREQ_MHZ\t\t\t\t(0x1110 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MIN_PLL_MULTIPLIER\t\t\t\t(0x1114 | CCS_FL_16BIT)\n#define CCS_R_MAX_PLL_MULTIPLIER\t\t\t\t(0x1116 | CCS_FL_16BIT)\n#define CCS_R_MIN_PLL_OP_CLK_FREQ_MHZ\t\t\t\t(0x1118 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MAX_PLL_OP_CLK_FREQ_MHZ\t\t\t\t(0x111c | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MIN_VT_SYS_CLK_DIV\t\t\t\t(0x1120 | CCS_FL_16BIT)\n#define CCS_R_MAX_VT_SYS_CLK_DIV\t\t\t\t(0x1122 | CCS_FL_16BIT)\n#define CCS_R_MIN_VT_SYS_CLK_FREQ_MHZ\t\t\t\t(0x1124 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MAX_VT_SYS_CLK_FREQ_MHZ\t\t\t\t(0x1128 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MIN_VT_PIX_CLK_FREQ_MHZ\t\t\t\t(0x112c | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MAX_VT_PIX_CLK_FREQ_MHZ\t\t\t\t(0x1130 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MIN_VT_PIX_CLK_DIV\t\t\t\t(0x1134 | CCS_FL_16BIT)\n#define CCS_R_MAX_VT_PIX_CLK_DIV\t\t\t\t(0x1136 | CCS_FL_16BIT)\n#define CCS_R_CLOCK_CALCULATION\t\t\t\t\t0x1138\n#define CCS_CLOCK_CALCULATION_LANE_SPEED\t\t\tBIT(0)\n#define CCS_CLOCK_CALCULATION_LINK_DECOUPLED\t\t\tBIT(1)\n#define CCS_CLOCK_CALCULATION_DUAL_PLL_OP_SYS_DDR\t\tBIT(2)\n#define CCS_CLOCK_CALCULATION_DUAL_PLL_OP_PIX_DDR\t\tBIT(3)\n#define CCS_R_NUM_OF_VT_LANES\t\t\t\t\t0x1139\n#define CCS_R_NUM_OF_OP_LANES\t\t\t\t\t0x113a\n#define CCS_R_OP_BITS_PER_LANE\t\t\t\t\t0x113b\n#define CCS_R_MIN_FRAME_LENGTH_LINES\t\t\t\t(0x1140 | CCS_FL_16BIT)\n#define CCS_R_MAX_FRAME_LENGTH_LINES\t\t\t\t(0x1142 | CCS_FL_16BIT)\n#define CCS_R_MIN_LINE_LENGTH_PCK\t\t\t\t(0x1144 | CCS_FL_16BIT)\n#define CCS_R_MAX_LINE_LENGTH_PCK\t\t\t\t(0x1146 | CCS_FL_16BIT)\n#define CCS_R_MIN_LINE_BLANKING_PCK\t\t\t\t(0x1148 | CCS_FL_16BIT)\n#define CCS_R_MIN_FRAME_BLANKING_LINES\t\t\t\t(0x114a | CCS_FL_16BIT)\n#define CCS_R_MIN_LINE_LENGTH_PCK_STEP_SIZE\t\t\t0x114c\n#define CCS_R_TIMING_MODE_CAPABILITY\t\t\t\t0x114d\n#define CCS_TIMING_MODE_CAPABILITY_AUTO_FRAME_LENGTH\t\tBIT(0)\n#define CCS_TIMING_MODE_CAPABILITY_ROLLING_SHUTTER_MANUAL_READOUT      BIT(2)\n#define CCS_TIMING_MODE_CAPABILITY_DELAYED_EXPOSURE_START\tBIT(3)\n#define CCS_TIMING_MODE_CAPABILITY_MANUAL_EXPOSURE_EMBEDDED_DATA       BIT(4)\n#define CCS_R_FRAME_MARGIN_MAX_VALUE\t\t\t\t(0x114e | CCS_FL_16BIT)\n#define CCS_R_FRAME_MARGIN_MIN_VALUE\t\t\t\t0x1150\n#define CCS_R_GAIN_DELAY_TYPE\t\t\t\t\t0x1151\n#define CCS_GAIN_DELAY_TYPE_FIXED\t\t\t\t0U\n#define CCS_GAIN_DELAY_TYPE_VARIABLE\t\t\t\t1U\n#define CCS_R_MIN_OP_SYS_CLK_DIV\t\t\t\t(0x1160 | CCS_FL_16BIT)\n#define CCS_R_MAX_OP_SYS_CLK_DIV\t\t\t\t(0x1162 | CCS_FL_16BIT)\n#define CCS_R_MIN_OP_SYS_CLK_FREQ_MHZ\t\t\t\t(0x1164 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MAX_OP_SYS_CLK_FREQ_MHZ\t\t\t\t(0x1168 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MIN_OP_PIX_CLK_DIV\t\t\t\t(0x116c | CCS_FL_16BIT)\n#define CCS_R_MAX_OP_PIX_CLK_DIV\t\t\t\t(0x116e | CCS_FL_16BIT)\n#define CCS_R_MIN_OP_PIX_CLK_FREQ_MHZ\t\t\t\t(0x1170 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MAX_OP_PIX_CLK_FREQ_MHZ\t\t\t\t(0x1174 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_X_ADDR_MIN\t\t\t\t\t(0x1180 | CCS_FL_16BIT)\n#define CCS_R_Y_ADDR_MIN\t\t\t\t\t(0x1182 | CCS_FL_16BIT)\n#define CCS_R_X_ADDR_MAX\t\t\t\t\t(0x1184 | CCS_FL_16BIT)\n#define CCS_R_Y_ADDR_MAX\t\t\t\t\t(0x1186 | CCS_FL_16BIT)\n#define CCS_R_MIN_X_OUTPUT_SIZE\t\t\t\t\t(0x1188 | CCS_FL_16BIT)\n#define CCS_R_MIN_Y_OUTPUT_SIZE\t\t\t\t\t(0x118a | CCS_FL_16BIT)\n#define CCS_R_MAX_X_OUTPUT_SIZE\t\t\t\t\t(0x118c | CCS_FL_16BIT)\n#define CCS_R_MAX_Y_OUTPUT_SIZE\t\t\t\t\t(0x118e | CCS_FL_16BIT)\n#define CCS_R_X_ADDR_START_DIV_CONSTANT\t\t\t\t0x1190\n#define CCS_R_Y_ADDR_START_DIV_CONSTANT\t\t\t\t0x1191\n#define CCS_R_X_ADDR_END_DIV_CONSTANT\t\t\t\t0x1192\n#define CCS_R_Y_ADDR_END_DIV_CONSTANT\t\t\t\t0x1193\n#define CCS_R_X_SIZE_DIV\t\t\t\t\t0x1194\n#define CCS_R_Y_SIZE_DIV\t\t\t\t\t0x1195\n#define CCS_R_X_OUTPUT_DIV\t\t\t\t\t0x1196\n#define CCS_R_Y_OUTPUT_DIV\t\t\t\t\t0x1197\n#define CCS_R_NON_FLEXIBLE_RESOLUTION_SUPPORT\t\t\t0x1198\n#define CCS_NON_FLEXIBLE_RESOLUTION_SUPPORT_NEW_PIX_ADDR\tBIT(0)\n#define CCS_NON_FLEXIBLE_RESOLUTION_SUPPORT_NEW_OUTPUT_RES\tBIT(1)\n#define CCS_NON_FLEXIBLE_RESOLUTION_SUPPORT_OUTPUT_CROP_NO_PAD\tBIT(2)\n#define CCS_NON_FLEXIBLE_RESOLUTION_SUPPORT_OUTPUT_SIZE_LANE_DEP       BIT(3)\n#define CCS_R_MIN_OP_PRE_PLL_CLK_DIV\t\t\t\t(0x11a0 | CCS_FL_16BIT)\n#define CCS_R_MAX_OP_PRE_PLL_CLK_DIV\t\t\t\t(0x11a2 | CCS_FL_16BIT)\n#define CCS_R_MIN_OP_PLL_IP_CLK_FREQ_MHZ\t\t\t(0x11a4 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MAX_OP_PLL_IP_CLK_FREQ_MHZ\t\t\t(0x11a8 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MIN_OP_PLL_MULTIPLIER\t\t\t\t(0x11ac | CCS_FL_16BIT)\n#define CCS_R_MAX_OP_PLL_MULTIPLIER\t\t\t\t(0x11ae | CCS_FL_16BIT)\n#define CCS_R_MIN_OP_PLL_OP_CLK_FREQ_MHZ\t\t\t(0x11b0 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MAX_OP_PLL_OP_CLK_FREQ_MHZ\t\t\t(0x11b4 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_CLOCK_TREE_PLL_CAPABILITY\t\t\t\t0x11b8\n#define CCS_CLOCK_TREE_PLL_CAPABILITY_DUAL_PLL\t\t\tBIT(0)\n#define CCS_CLOCK_TREE_PLL_CAPABILITY_SINGLE_PLL\t\tBIT(1)\n#define CCS_CLOCK_TREE_PLL_CAPABILITY_EXT_DIVIDER\t\tBIT(2)\n#define CCS_CLOCK_TREE_PLL_CAPABILITY_FLEXIBLE_OP_PIX_CLK_DIV\tBIT(3)\n#define CCS_R_CLOCK_CAPA_TYPE_CAPABILITY\t\t\t0x11b9\n#define CCS_CLOCK_CAPA_TYPE_CAPABILITY_IREAL\t\t\tBIT(0)\n#define CCS_R_MIN_EVEN_INC\t\t\t\t\t(0x11c0 | CCS_FL_16BIT)\n#define CCS_R_MIN_ODD_INC\t\t\t\t\t(0x11c2 | CCS_FL_16BIT)\n#define CCS_R_MAX_EVEN_INC\t\t\t\t\t(0x11c4 | CCS_FL_16BIT)\n#define CCS_R_MAX_ODD_INC\t\t\t\t\t(0x11c6 | CCS_FL_16BIT)\n#define CCS_R_AUX_SUBSAMP_CAPABILITY\t\t\t\t0x11c8\n#define CCS_AUX_SUBSAMP_CAPABILITY_FACTOR_POWER_OF_2\t\tBIT(1)\n#define CCS_R_AUX_SUBSAMP_MONO_CAPABILITY\t\t\t0x11c9\n#define CCS_AUX_SUBSAMP_MONO_CAPABILITY_FACTOR_POWER_OF_2\tBIT(1)\n#define CCS_R_MONOCHROME_CAPABILITY\t\t\t\t0x11ca\n#define CCS_MONOCHROME_CAPABILITY_INC_ODD\t\t\t0U\n#define CCS_MONOCHROME_CAPABILITY_INC_EVEN\t\t\t1U\n#define CCS_R_PIXEL_READOUT_CAPABILITY\t\t\t\t0x11cb\n#define CCS_PIXEL_READOUT_CAPABILITY_BAYER\t\t\t0U\n#define CCS_PIXEL_READOUT_CAPABILITY_MONOCHROME\t\t\t1U\n#define CCS_PIXEL_READOUT_CAPABILITY_BAYER_AND_MONO\t\t2U\n#define CCS_R_MIN_EVEN_INC_MONO\t\t\t\t\t(0x11cc | CCS_FL_16BIT)\n#define CCS_R_MAX_EVEN_INC_MONO\t\t\t\t\t(0x11ce | CCS_FL_16BIT)\n#define CCS_R_MIN_ODD_INC_MONO\t\t\t\t\t(0x11d0 | CCS_FL_16BIT)\n#define CCS_R_MAX_ODD_INC_MONO\t\t\t\t\t(0x11d2 | CCS_FL_16BIT)\n#define CCS_R_MIN_EVEN_INC_BC2\t\t\t\t\t(0x11d4 | CCS_FL_16BIT)\n#define CCS_R_MAX_EVEN_INC_BC2\t\t\t\t\t(0x11d6 | CCS_FL_16BIT)\n#define CCS_R_MIN_ODD_INC_BC2\t\t\t\t\t(0x11d8 | CCS_FL_16BIT)\n#define CCS_R_MAX_ODD_INC_BC2\t\t\t\t\t(0x11da | CCS_FL_16BIT)\n#define CCS_R_MIN_EVEN_INC_MONO_BC2\t\t\t\t(0x11dc | CCS_FL_16BIT)\n#define CCS_R_MAX_EVEN_INC_MONO_BC2\t\t\t\t(0x11de | CCS_FL_16BIT)\n#define CCS_R_MIN_ODD_INC_MONO_BC2\t\t\t\t(0x11f0 | CCS_FL_16BIT)\n#define CCS_R_MAX_ODD_INC_MONO_BC2\t\t\t\t(0x11f2 | CCS_FL_16BIT)\n#define CCS_R_SCALING_CAPABILITY\t\t\t\t(0x1200 | CCS_FL_16BIT)\n#define CCS_SCALING_CAPABILITY_NONE\t\t\t\t0U\n#define CCS_SCALING_CAPABILITY_HORIZONTAL\t\t\t1U\n#define CCS_SCALING_CAPABILITY_RESERVED\t\t\t\t2U\n#define CCS_R_SCALER_M_MIN\t\t\t\t\t(0x1204 | CCS_FL_16BIT)\n#define CCS_R_SCALER_M_MAX\t\t\t\t\t(0x1206 | CCS_FL_16BIT)\n#define CCS_R_SCALER_N_MIN\t\t\t\t\t(0x1208 | CCS_FL_16BIT)\n#define CCS_R_SCALER_N_MAX\t\t\t\t\t(0x120a | CCS_FL_16BIT)\n#define CCS_R_DIGITAL_CROP_CAPABILITY\t\t\t\t0x120e\n#define CCS_DIGITAL_CROP_CAPABILITY_NONE\t\t\t0U\n#define CCS_DIGITAL_CROP_CAPABILITY_INPUT_CROP\t\t\t1U\n#define CCS_R_HDR_CAPABILITY_1\t\t\t\t\t0x1210\n#define CCS_HDR_CAPABILITY_1_2X2_BINNING\t\t\tBIT(0)\n#define CCS_HDR_CAPABILITY_1_COMBINED_ANALOG_GAIN\t\tBIT(1)\n#define CCS_HDR_CAPABILITY_1_SEPARATE_ANALOG_GAIN\t\tBIT(2)\n#define CCS_HDR_CAPABILITY_1_UPSCALING\t\t\t\tBIT(3)\n#define CCS_HDR_CAPABILITY_1_RESET_SYNC\t\t\t\tBIT(4)\n#define CCS_HDR_CAPABILITY_1_DIRECT_SHORT_EXP_TIMING\t\tBIT(5)\n#define CCS_HDR_CAPABILITY_1_DIRECT_SHORT_EXP_SYNTHESIS\t\tBIT(6)\n#define CCS_R_MIN_HDR_BIT_DEPTH\t\t\t\t\t0x1211\n#define CCS_R_HDR_RESOLUTION_SUB_TYPES\t\t\t\t0x1212\n#define CCS_R_HDR_RESOLUTION_SUB_TYPE(n)\t\t\t(0x1213 + (n))\n#define CCS_LIM_HDR_RESOLUTION_SUB_TYPE_MIN_N\t\t\t0U\n#define CCS_LIM_HDR_RESOLUTION_SUB_TYPE_MAX_N\t\t\t1U\n#define CCS_HDR_RESOLUTION_SUB_TYPE_ROW_SHIFT\t\t\t0U\n#define CCS_HDR_RESOLUTION_SUB_TYPE_ROW_MASK\t\t\t0xf\n#define CCS_HDR_RESOLUTION_SUB_TYPE_COLUMN_SHIFT\t\t4U\n#define CCS_HDR_RESOLUTION_SUB_TYPE_COLUMN_MASK\t\t\t0xf0\n#define CCS_R_HDR_CAPABILITY_2\t\t\t\t\t0x121b\n#define CCS_HDR_CAPABILITY_2_COMBINED_DIGITAL_GAIN\t\tBIT(0)\n#define CCS_HDR_CAPABILITY_2_SEPARATE_DIGITAL_GAIN\t\tBIT(1)\n#define CCS_HDR_CAPABILITY_2_TIMING_MODE\t\t\tBIT(3)\n#define CCS_HDR_CAPABILITY_2_SYNTHESIS_MODE\t\t\tBIT(4)\n#define CCS_R_MAX_HDR_BIT_DEPTH\t\t\t\t\t0x121c\n#define CCS_R_USL_SUPPORT_CAPABILITY\t\t\t\t0x1230\n#define CCS_USL_SUPPORT_CAPABILITY_CLOCK_TREE\t\t\tBIT(0)\n#define CCS_USL_SUPPORT_CAPABILITY_REV_CLOCK_TREE\t\tBIT(1)\n#define CCS_USL_SUPPORT_CAPABILITY_REV_CLOCK_CALC\t\tBIT(2)\n#define CCS_R_USL_CLOCK_MODE_D_CAPABILITY\t\t\t0x1231\n#define CCS_USL_CLOCK_MODE_D_CAPABILITY_CONT_CLOCK_STANDBY\tBIT(0)\n#define CCS_USL_CLOCK_MODE_D_CAPABILITY_CONT_CLOCK_VBLANK\tBIT(1)\n#define CCS_USL_CLOCK_MODE_D_CAPABILITY_CONT_CLOCK_HBLANK\tBIT(2)\n#define CCS_USL_CLOCK_MODE_D_CAPABILITY_NONCONT_CLOCK_STANDBY\tBIT(3)\n#define CCS_USL_CLOCK_MODE_D_CAPABILITY_NONCONT_CLOCK_VBLANK\tBIT(4)\n#define CCS_USL_CLOCK_MODE_D_CAPABILITY_NONCONT_CLOCK_HBLANK\tBIT(5)\n#define CCS_R_MIN_OP_SYS_CLK_DIV_REV\t\t\t\t0x1234\n#define CCS_R_MAX_OP_SYS_CLK_DIV_REV\t\t\t\t0x1236\n#define CCS_R_MIN_OP_PIX_CLK_DIV_REV\t\t\t\t0x1238\n#define CCS_R_MAX_OP_PIX_CLK_DIV_REV\t\t\t\t0x123a\n#define CCS_R_MIN_OP_SYS_CLK_FREQ_REV_MHZ\t\t\t(0x123c | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MAX_OP_SYS_CLK_FREQ_REV_MHZ\t\t\t(0x1240 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MIN_OP_PIX_CLK_FREQ_REV_MHZ\t\t\t(0x1244 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MAX_OP_PIX_CLK_FREQ_REV_MHZ\t\t\t(0x1248 | (CCS_FL_32BIT | CCS_FL_FLOAT_IREAL))\n#define CCS_R_MAX_BITRATE_REV_D_MODE_MBPS\t\t\t(0x124c | (CCS_FL_32BIT | CCS_FL_IREAL))\n#define CCS_R_MAX_SYMRATE_REV_C_MODE_MSPS\t\t\t(0x1250 | (CCS_FL_32BIT | CCS_FL_IREAL))\n#define CCS_R_COMPRESSION_CAPABILITY\t\t\t\t0x1300\n#define CCS_COMPRESSION_CAPABILITY_DPCM_PCM_SIMPLE\t\tBIT(0)\n#define CCS_R_TEST_MODE_CAPABILITY\t\t\t\t(0x1310 | CCS_FL_16BIT)\n#define CCS_TEST_MODE_CAPABILITY_SOLID_COLOR\t\t\tBIT(0)\n#define CCS_TEST_MODE_CAPABILITY_COLOR_BARS\t\t\tBIT(1)\n#define CCS_TEST_MODE_CAPABILITY_FADE_TO_GREY\t\t\tBIT(2)\n#define CCS_TEST_MODE_CAPABILITY_PN9\t\t\t\tBIT(3)\n#define CCS_TEST_MODE_CAPABILITY_COLOR_TILE\t\t\tBIT(5)\n#define CCS_R_PN9_DATA_FORMAT1\t\t\t\t\t0x1312\n#define CCS_R_PN9_DATA_FORMAT2\t\t\t\t\t0x1313\n#define CCS_R_PN9_DATA_FORMAT3\t\t\t\t\t0x1314\n#define CCS_R_PN9_DATA_FORMAT4\t\t\t\t\t0x1315\n#define CCS_R_PN9_MISC_CAPABILITY\t\t\t\t0x1316\n#define CCS_PN9_MISC_CAPABILITY_NUM_PIXELS_SHIFT\t\t0U\n#define CCS_PN9_MISC_CAPABILITY_NUM_PIXELS_MASK\t\t\t0x7\n#define CCS_PN9_MISC_CAPABILITY_COMPRESSION\t\t\tBIT(3)\n#define CCS_R_TEST_PATTERN_CAPABILITY\t\t\t\t0x1317\n#define CCS_TEST_PATTERN_CAPABILITY_NO_REPEAT\t\t\tBIT(1)\n#define CCS_R_PATTERN_SIZE_DIV_M1\t\t\t\t0x1318\n#define CCS_R_FIFO_SUPPORT_CAPABILITY\t\t\t\t0x1502\n#define CCS_FIFO_SUPPORT_CAPABILITY_NONE\t\t\t0U\n#define CCS_FIFO_SUPPORT_CAPABILITY_DERATING\t\t\t1U\n#define CCS_FIFO_SUPPORT_CAPABILITY_DERATING_OVERRATING\t\t2U\n#define CCS_R_PHY_CTRL_CAPABILITY\t\t\t\t0x1600\n#define CCS_PHY_CTRL_CAPABILITY_AUTO_PHY_CTL\t\t\tBIT(0)\n#define CCS_PHY_CTRL_CAPABILITY_UI_PHY_CTL\t\t\tBIT(1)\n#define CCS_PHY_CTRL_CAPABILITY_DPHY_TIME_UI_REG_1_CTL\t\tBIT(2)\n#define CCS_PHY_CTRL_CAPABILITY_DPHY_TIME_UI_REG_2_CTL\t\tBIT(3)\n#define CCS_PHY_CTRL_CAPABILITY_DPHY_TIME_CTL\t\t\tBIT(4)\n#define CCS_PHY_CTRL_CAPABILITY_DPHY_EXT_TIME_UI_REG_1_CTL\tBIT(5)\n#define CCS_PHY_CTRL_CAPABILITY_DPHY_EXT_TIME_UI_REG_2_CTL\tBIT(6)\n#define CCS_PHY_CTRL_CAPABILITY_DPHY_EXT_TIME_CTL\t\tBIT(7)\n#define CCS_R_CSI_DPHY_LANE_MODE_CAPABILITY\t\t\t0x1601\n#define CCS_CSI_DPHY_LANE_MODE_CAPABILITY_1_LANE\t\tBIT(0)\n#define CCS_CSI_DPHY_LANE_MODE_CAPABILITY_2_LANE\t\tBIT(1)\n#define CCS_CSI_DPHY_LANE_MODE_CAPABILITY_3_LANE\t\tBIT(2)\n#define CCS_CSI_DPHY_LANE_MODE_CAPABILITY_4_LANE\t\tBIT(3)\n#define CCS_CSI_DPHY_LANE_MODE_CAPABILITY_5_LANE\t\tBIT(4)\n#define CCS_CSI_DPHY_LANE_MODE_CAPABILITY_6_LANE\t\tBIT(5)\n#define CCS_CSI_DPHY_LANE_MODE_CAPABILITY_7_LANE\t\tBIT(6)\n#define CCS_CSI_DPHY_LANE_MODE_CAPABILITY_8_LANE\t\tBIT(7)\n#define CCS_R_CSI_SIGNALING_MODE_CAPABILITY\t\t\t0x1602\n#define CCS_CSI_SIGNALING_MODE_CAPABILITY_CSI_DPHY\t\tBIT(2)\n#define CCS_CSI_SIGNALING_MODE_CAPABILITY_CSI_CPHY\t\tBIT(3)\n#define CCS_R_FAST_STANDBY_CAPABILITY\t\t\t\t0x1603\n#define CCS_FAST_STANDBY_CAPABILITY_NO_FRAME_TRUNCATION\t\t0U\n#define CCS_FAST_STANDBY_CAPABILITY_FRAME_TRUNCATION\t\t1U\n#define CCS_R_CSI_ADDRESS_CONTROL_CAPABILITY\t\t\t0x1604\n#define CCS_CSI_ADDRESS_CONTROL_CAPABILITY_CCI_ADDR_CHANGE\tBIT(0)\n#define CCS_CSI_ADDRESS_CONTROL_CAPABILITY_2ND_CCI_ADDR\t\tBIT(1)\n#define CCS_CSI_ADDRESS_CONTROL_CAPABILITY_SW_CHANGEABLE_2ND_CCI_ADDR  BIT(2)\n#define CCS_R_DATA_TYPE_CAPABILITY\t\t\t\t0x1605\n#define CCS_DATA_TYPE_CAPABILITY_DPCM_PROGRAMMABLE\t\tBIT(0)\n#define CCS_DATA_TYPE_CAPABILITY_BOTTOM_EMBEDDED_DT_PROGRAMMABLE       BIT(1)\n#define CCS_DATA_TYPE_CAPABILITY_BOTTOM_EMBEDDED_VC_PROGRAMMABLE       BIT(2)\n#define CCS_DATA_TYPE_CAPABILITY_EXT_VC_RANGE\t\t\tBIT(3)\n#define CCS_R_CSI_CPHY_LANE_MODE_CAPABILITY\t\t\t0x1606\n#define CCS_CSI_CPHY_LANE_MODE_CAPABILITY_1_LANE\t\tBIT(0)\n#define CCS_CSI_CPHY_LANE_MODE_CAPABILITY_2_LANE\t\tBIT(1)\n#define CCS_CSI_CPHY_LANE_MODE_CAPABILITY_3_LANE\t\tBIT(2)\n#define CCS_CSI_CPHY_LANE_MODE_CAPABILITY_4_LANE\t\tBIT(3)\n#define CCS_CSI_CPHY_LANE_MODE_CAPABILITY_5_LANE\t\tBIT(4)\n#define CCS_CSI_CPHY_LANE_MODE_CAPABILITY_6_LANE\t\tBIT(5)\n#define CCS_CSI_CPHY_LANE_MODE_CAPABILITY_7_LANE\t\tBIT(6)\n#define CCS_CSI_CPHY_LANE_MODE_CAPABILITY_8_LANE\t\tBIT(7)\n#define CCS_R_EMB_DATA_CAPABILITY\t\t\t\t0x1607\n#define CCS_EMB_DATA_CAPABILITY_TWO_BYTES_PER_RAW16\t\tBIT(0)\n#define CCS_EMB_DATA_CAPABILITY_TWO_BYTES_PER_RAW20\t\tBIT(1)\n#define CCS_EMB_DATA_CAPABILITY_TWO_BYTES_PER_RAW24\t\tBIT(2)\n#define CCS_EMB_DATA_CAPABILITY_NO_ONE_BYTE_PER_RAW16\t\tBIT(3)\n#define CCS_EMB_DATA_CAPABILITY_NO_ONE_BYTE_PER_RAW20\t\tBIT(4)\n#define CCS_EMB_DATA_CAPABILITY_NO_ONE_BYTE_PER_RAW24\t\tBIT(5)\n#define CCS_R_MAX_PER_LANE_BITRATE_LANE_D_MODE_MBPS(n)\t\t((0x1608 | (CCS_FL_32BIT | CCS_FL_IREAL)) + ((n) < 4 ? (n) * 4 : 0x32 + ((n) - 4) * 4))\n#define CCS_LIM_MAX_PER_LANE_BITRATE_LANE_D_MODE_MBPS_MIN_N\t0U\n#define CCS_LIM_MAX_PER_LANE_BITRATE_LANE_D_MODE_MBPS_MAX_N\t7U\n#define CCS_R_TEMP_SENSOR_CAPABILITY\t\t\t\t0x1618\n#define CCS_TEMP_SENSOR_CAPABILITY_SUPPORTED\t\t\tBIT(0)\n#define CCS_TEMP_SENSOR_CAPABILITY_CCS_FORMAT\t\t\tBIT(1)\n#define CCS_TEMP_SENSOR_CAPABILITY_RESET_0X80\t\t\tBIT(2)\n#define CCS_R_MAX_PER_LANE_BITRATE_LANE_C_MODE_MBPS(n)\t\t((0x161a | (CCS_FL_32BIT | CCS_FL_IREAL)) + ((n) < 4 ? (n) * 4 : 0x30 + ((n) - 4) * 4))\n#define CCS_LIM_MAX_PER_LANE_BITRATE_LANE_C_MODE_MBPS_MIN_N\t0U\n#define CCS_LIM_MAX_PER_LANE_BITRATE_LANE_C_MODE_MBPS_MAX_N\t7U\n#define CCS_R_DPHY_EQUALIZATION_CAPABILITY\t\t\t0x162b\n#define CCS_DPHY_EQUALIZATION_CAPABILITY_EQUALIZATION_CTRL\tBIT(0)\n#define CCS_DPHY_EQUALIZATION_CAPABILITY_EQ1\t\t\tBIT(1)\n#define CCS_DPHY_EQUALIZATION_CAPABILITY_EQ2\t\t\tBIT(2)\n#define CCS_R_CPHY_EQUALIZATION_CAPABILITY\t\t\t0x162c\n#define CCS_CPHY_EQUALIZATION_CAPABILITY_EQUALIZATION_CTRL\tBIT(0)\n#define CCS_R_DPHY_PREAMBLE_CAPABILITY\t\t\t\t0x162d\n#define CCS_DPHY_PREAMBLE_CAPABILITY_PREAMBLE_SEQ_CTRL\t\tBIT(0)\n#define CCS_R_DPHY_SSC_CAPABILITY\t\t\t\t0x162e\n#define CCS_DPHY_SSC_CAPABILITY_SUPPORTED\t\t\tBIT(0)\n#define CCS_R_CPHY_CALIBRATION_CAPABILITY\t\t\t0x162f\n#define CCS_CPHY_CALIBRATION_CAPABILITY_MANUAL\t\t\tBIT(0)\n#define CCS_CPHY_CALIBRATION_CAPABILITY_MANUAL_STREAMING\tBIT(1)\n#define CCS_CPHY_CALIBRATION_CAPABILITY_FORMAT_1_CTRL\t\tBIT(2)\n#define CCS_CPHY_CALIBRATION_CAPABILITY_FORMAT_2_CTRL\t\tBIT(3)\n#define CCS_CPHY_CALIBRATION_CAPABILITY_FORMAT_3_CTRL\t\tBIT(4)\n#define CCS_R_DPHY_CALIBRATION_CAPABILITY\t\t\t0x1630\n#define CCS_DPHY_CALIBRATION_CAPABILITY_MANUAL\t\t\tBIT(0)\n#define CCS_DPHY_CALIBRATION_CAPABILITY_MANUAL_STREAMING\tBIT(1)\n#define CCS_DPHY_CALIBRATION_CAPABILITY_ALTERNATE_SEQ\t\tBIT(2)\n#define CCS_R_PHY_CTRL_CAPABILITY_2\t\t\t\t0x1631\n#define CCS_PHY_CTRL_CAPABILITY_2_TGR_LENGTH\t\t\tBIT(0)\n#define CCS_PHY_CTRL_CAPABILITY_2_TGR_PREAMBLE_PROG_SEQ\t\tBIT(1)\n#define CCS_PHY_CTRL_CAPABILITY_2_EXTRA_CPHY_MANUAL_TIMING\tBIT(2)\n#define CCS_PHY_CTRL_CAPABILITY_2_CLOCK_BASED_MANUAL_CDPHY\tBIT(3)\n#define CCS_PHY_CTRL_CAPABILITY_2_CLOCK_BASED_MANUAL_DPHY\tBIT(4)\n#define CCS_PHY_CTRL_CAPABILITY_2_CLOCK_BASED_MANUAL_CPHY\tBIT(5)\n#define CCS_PHY_CTRL_CAPABILITY_2_MANUAL_LP_DPHY\t\tBIT(6)\n#define CCS_PHY_CTRL_CAPABILITY_2_MANUAL_LP_CPHY\t\tBIT(7)\n#define CCS_R_LRTE_CPHY_CAPABILITY\t\t\t\t0x1632\n#define CCS_LRTE_CPHY_CAPABILITY_PDQ_SHORT\t\t\tBIT(0)\n#define CCS_LRTE_CPHY_CAPABILITY_SPACER_SHORT\t\t\tBIT(1)\n#define CCS_LRTE_CPHY_CAPABILITY_PDQ_LONG\t\t\tBIT(2)\n#define CCS_LRTE_CPHY_CAPABILITY_SPACER_LONG\t\t\tBIT(3)\n#define CCS_LRTE_CPHY_CAPABILITY_SPACER_NO_PDQ\t\t\tBIT(4)\n#define CCS_R_LRTE_DPHY_CAPABILITY\t\t\t\t0x1633\n#define CCS_LRTE_DPHY_CAPABILITY_PDQ_SHORT_OPT1\t\t\tBIT(0)\n#define CCS_LRTE_DPHY_CAPABILITY_SPACER_SHORT_OPT1\t\tBIT(1)\n#define CCS_LRTE_DPHY_CAPABILITY_PDQ_LONG_OPT1\t\t\tBIT(2)\n#define CCS_LRTE_DPHY_CAPABILITY_SPACER_LONG_OPT1\t\tBIT(3)\n#define CCS_LRTE_DPHY_CAPABILITY_SPACER_SHORT_OPT2\t\tBIT(4)\n#define CCS_LRTE_DPHY_CAPABILITY_SPACER_LONG_OPT2\t\tBIT(5)\n#define CCS_LRTE_DPHY_CAPABILITY_SPACER_NO_PDQ_OPT1\t\tBIT(6)\n#define CCS_LRTE_DPHY_CAPABILITY_SPACER_VARIABLE_OPT2\t\tBIT(7)\n#define CCS_R_ALPS_CAPABILITY_DPHY\t\t\t\t0x1634\n#define CCS_ALPS_CAPABILITY_DPHY_LVLP_NOT_SUPPORTED\t\t0U\n#define CCS_ALPS_CAPABILITY_DPHY_LVLP_SUPPORTED\t\t\t1U\n#define CCS_ALPS_CAPABILITY_DPHY_CONTROLLABLE_LVLP\t\t2U\n#define CCS_R_ALPS_CAPABILITY_CPHY\t\t\t\t0x1635\n#define CCS_ALPS_CAPABILITY_CPHY_LVLP_NOT_SUPPORTED\t\t0U\n#define CCS_ALPS_CAPABILITY_CPHY_LVLP_SUPPORTED\t\t\t1U\n#define CCS_ALPS_CAPABILITY_CPHY_CONTROLLABLE_LVLP\t\t2U\n#define CCS_ALPS_CAPABILITY_CPHY_ALP_NOT_SUPPORTED\t\t0xc\n#define CCS_ALPS_CAPABILITY_CPHY_ALP_SUPPORTED\t\t\t0xd\n#define CCS_ALPS_CAPABILITY_CPHY_CONTROLLABLE_ALP\t\t0xe\n#define CCS_R_SCRAMBLING_CAPABILITY\t\t\t\t0x1636\n#define CCS_SCRAMBLING_CAPABILITY_SCRAMBLING_SUPPORTED\t\tBIT(0)\n#define CCS_SCRAMBLING_CAPABILITY_MAX_SEEDS_PER_LANE_C_SHIFT\t1U\n#define CCS_SCRAMBLING_CAPABILITY_MAX_SEEDS_PER_LANE_C_MASK\t0x6\n#define CCS_SCRAMBLING_CAPABILITY_MAX_SEEDS_PER_LANE_C_1\t0U\n#define CCS_SCRAMBLING_CAPABILITY_MAX_SEEDS_PER_LANE_C_4\t3U\n#define CCS_SCRAMBLING_CAPABILITY_NUM_SEED_REGS_SHIFT\t\t3U\n#define CCS_SCRAMBLING_CAPABILITY_NUM_SEED_REGS_MASK\t\t0x38\n#define CCS_SCRAMBLING_CAPABILITY_NUM_SEED_REGS_0\t\t0U\n#define CCS_SCRAMBLING_CAPABILITY_NUM_SEED_REGS_1\t\t1U\n#define CCS_SCRAMBLING_CAPABILITY_NUM_SEED_REGS_4\t\t4U\n#define CCS_SCRAMBLING_CAPABILITY_NUM_SEED_PER_LANE\t\tBIT(6)\n#define CCS_R_DPHY_MANUAL_CONSTANT\t\t\t\t0x1637\n#define CCS_R_CPHY_MANUAL_CONSTANT\t\t\t\t0x1638\n#define CCS_R_CSI2_INTERFACE_CAPABILITY_MISC\t\t\t0x1639\n#define CCS_CSI2_INTERFACE_CAPABILITY_MISC_EOTP_SHORT_PKT_OPT2\tBIT(0)\n#define CCS_R_PHY_CTRL_CAPABILITY_3\t\t\t\t0x165c\n#define CCS_PHY_CTRL_CAPABILITY_3_DPHY_TIMING_NOT_MULTIPLE\tBIT(0)\n#define CCS_PHY_CTRL_CAPABILITY_3_DPHY_MIN_TIMING_VALUE_1\tBIT(1)\n#define CCS_PHY_CTRL_CAPABILITY_3_TWAKEUP_SUPPORTED\t\tBIT(2)\n#define CCS_PHY_CTRL_CAPABILITY_3_TINIT_SUPPORTED\t\tBIT(3)\n#define CCS_PHY_CTRL_CAPABILITY_3_THS_EXIT_SUPPORTED\t\tBIT(4)\n#define CCS_PHY_CTRL_CAPABILITY_3_CPHY_TIMING_NOT_MULTIPLE\tBIT(5)\n#define CCS_PHY_CTRL_CAPABILITY_3_CPHY_MIN_TIMING_VALUE_1\tBIT(6)\n#define CCS_R_DPHY_SF\t\t\t\t\t\t0x165d\n#define CCS_R_CPHY_SF\t\t\t\t\t\t0x165e\n#define CCS_CPHY_SF_TWAKEUP_SHIFT\t\t\t\t0U\n#define CCS_CPHY_SF_TWAKEUP_MASK\t\t\t\t0xf\n#define CCS_CPHY_SF_TINIT_SHIFT\t\t\t\t\t4U\n#define CCS_CPHY_SF_TINIT_MASK\t\t\t\t\t0xf0\n#define CCS_R_DPHY_LIMITS_1\t\t\t\t\t0x165f\n#define CCS_DPHY_LIMITS_1_THS_PREPARE_SHIFT\t\t\t0U\n#define CCS_DPHY_LIMITS_1_THS_PREPARE_MASK\t\t\t0xf\n#define CCS_DPHY_LIMITS_1_THS_ZERO_SHIFT\t\t\t4U\n#define CCS_DPHY_LIMITS_1_THS_ZERO_MASK\t\t\t\t0xf0\n#define CCS_R_DPHY_LIMITS_2\t\t\t\t\t0x1660\n#define CCS_DPHY_LIMITS_2_THS_TRAIL_SHIFT\t\t\t0U\n#define CCS_DPHY_LIMITS_2_THS_TRAIL_MASK\t\t\t0xf\n#define CCS_DPHY_LIMITS_2_TCLK_TRAIL_MIN_SHIFT\t\t\t4U\n#define CCS_DPHY_LIMITS_2_TCLK_TRAIL_MIN_MASK\t\t\t0xf0\n#define CCS_R_DPHY_LIMITS_3\t\t\t\t\t0x1661\n#define CCS_DPHY_LIMITS_3_TCLK_PREPARE_SHIFT\t\t\t0U\n#define CCS_DPHY_LIMITS_3_TCLK_PREPARE_MASK\t\t\t0xf\n#define CCS_DPHY_LIMITS_3_TCLK_ZERO_SHIFT\t\t\t4U\n#define CCS_DPHY_LIMITS_3_TCLK_ZERO_MASK\t\t\t0xf0\n#define CCS_R_DPHY_LIMITS_4\t\t\t\t\t0x1662\n#define CCS_DPHY_LIMITS_4_TCLK_POST_SHIFT\t\t\t0U\n#define CCS_DPHY_LIMITS_4_TCLK_POST_MASK\t\t\t0xf\n#define CCS_DPHY_LIMITS_4_TLPX_SHIFT\t\t\t\t4U\n#define CCS_DPHY_LIMITS_4_TLPX_MASK\t\t\t\t0xf0\n#define CCS_R_DPHY_LIMITS_5\t\t\t\t\t0x1663\n#define CCS_DPHY_LIMITS_5_THS_EXIT_SHIFT\t\t\t0U\n#define CCS_DPHY_LIMITS_5_THS_EXIT_MASK\t\t\t\t0xf\n#define CCS_DPHY_LIMITS_5_TWAKEUP_SHIFT\t\t\t\t4U\n#define CCS_DPHY_LIMITS_5_TWAKEUP_MASK\t\t\t\t0xf0\n#define CCS_R_DPHY_LIMITS_6\t\t\t\t\t0x1664\n#define CCS_DPHY_LIMITS_6_TINIT_SHIFT\t\t\t\t0U\n#define CCS_DPHY_LIMITS_6_TINIT_MASK\t\t\t\t0xf\n#define CCS_R_CPHY_LIMITS_1\t\t\t\t\t0x1665\n#define CCS_CPHY_LIMITS_1_T3_PREPARE_MAX_SHIFT\t\t\t0U\n#define CCS_CPHY_LIMITS_1_T3_PREPARE_MAX_MASK\t\t\t0xf\n#define CCS_CPHY_LIMITS_1_T3_LPX_MAX_SHIFT\t\t\t4U\n#define CCS_CPHY_LIMITS_1_T3_LPX_MAX_MASK\t\t\t0xf0\n#define CCS_R_CPHY_LIMITS_2\t\t\t\t\t0x1666\n#define CCS_CPHY_LIMITS_2_THS_EXIT_MAX_SHIFT\t\t\t0U\n#define CCS_CPHY_LIMITS_2_THS_EXIT_MAX_MASK\t\t\t0xf\n#define CCS_CPHY_LIMITS_2_TWAKEUP_MAX_SHIFT\t\t\t4U\n#define CCS_CPHY_LIMITS_2_TWAKEUP_MAX_MASK\t\t\t0xf0\n#define CCS_R_CPHY_LIMITS_3\t\t\t\t\t0x1667\n#define CCS_CPHY_LIMITS_3_TINIT_MAX_SHIFT\t\t\t0U\n#define CCS_CPHY_LIMITS_3_TINIT_MAX_MASK\t\t\t0xf\n#define CCS_R_MIN_FRAME_LENGTH_LINES_BIN\t\t\t(0x1700 | CCS_FL_16BIT)\n#define CCS_R_MAX_FRAME_LENGTH_LINES_BIN\t\t\t(0x1702 | CCS_FL_16BIT)\n#define CCS_R_MIN_LINE_LENGTH_PCK_BIN\t\t\t\t(0x1704 | CCS_FL_16BIT)\n#define CCS_R_MAX_LINE_LENGTH_PCK_BIN\t\t\t\t(0x1706 | CCS_FL_16BIT)\n#define CCS_R_MIN_LINE_BLANKING_PCK_BIN\t\t\t\t(0x1708 | CCS_FL_16BIT)\n#define CCS_R_FINE_INTEGRATION_TIME_MIN_BIN\t\t\t(0x170a | CCS_FL_16BIT)\n#define CCS_R_FINE_INTEGRATION_TIME_MAX_MARGIN_BIN\t\t(0x170c | CCS_FL_16BIT)\n#define CCS_R_BINNING_CAPABILITY\t\t\t\t0x1710\n#define CCS_BINNING_CAPABILITY_UNSUPPORTED\t\t\t0U\n#define CCS_BINNING_CAPABILITY_BINNING_THEN_SUBSAMPLING\t\t1U\n#define CCS_BINNING_CAPABILITY_SUBSAMPLING_THEN_BINNING\t\t2U\n#define CCS_R_BINNING_WEIGHTING_CAPABILITY\t\t\t0x1711\n#define CCS_BINNING_WEIGHTING_CAPABILITY_AVERAGED\t\tBIT(0)\n#define CCS_BINNING_WEIGHTING_CAPABILITY_SUMMED\t\t\tBIT(1)\n#define CCS_BINNING_WEIGHTING_CAPABILITY_BAYER_CORRECTED\tBIT(2)\n#define CCS_BINNING_WEIGHTING_CAPABILITY_MODULE_SPECIFIC_WEIGHT\tBIT(3)\n#define CCS_R_BINNING_SUB_TYPES\t\t\t\t\t0x1712\n#define CCS_R_BINNING_SUB_TYPE(n)\t\t\t\t(0x1713 + (n))\n#define CCS_LIM_BINNING_SUB_TYPE_MIN_N\t\t\t\t0U\n#define CCS_LIM_BINNING_SUB_TYPE_MAX_N\t\t\t\t63U\n#define CCS_BINNING_SUB_TYPE_ROW_SHIFT\t\t\t\t0U\n#define CCS_BINNING_SUB_TYPE_ROW_MASK\t\t\t\t0xf\n#define CCS_BINNING_SUB_TYPE_COLUMN_SHIFT\t\t\t4U\n#define CCS_BINNING_SUB_TYPE_COLUMN_MASK\t\t\t0xf0\n#define CCS_R_BINNING_WEIGHTING_MONO_CAPABILITY\t\t\t0x1771\n#define CCS_BINNING_WEIGHTING_MONO_CAPABILITY_AVERAGED\t\tBIT(0)\n#define CCS_BINNING_WEIGHTING_MONO_CAPABILITY_SUMMED\t\tBIT(1)\n#define CCS_BINNING_WEIGHTING_MONO_CAPABILITY_BAYER_CORRECTED\tBIT(2)\n#define CCS_BINNING_WEIGHTING_MONO_CAPABILITY_MODULE_SPECIFIC_WEIGHT   BIT(3)\n#define CCS_R_BINNING_SUB_TYPES_MONO\t\t\t\t0x1772\n#define CCS_R_BINNING_SUB_TYPE_MONO(n)\t\t\t\t(0x1773 + (n))\n#define CCS_LIM_BINNING_SUB_TYPE_MONO_MIN_N\t\t\t0U\n#define CCS_LIM_BINNING_SUB_TYPE_MONO_MAX_N\t\t\t63U\n#define CCS_R_DATA_TRANSFER_IF_CAPABILITY\t\t\t0x1800\n#define CCS_DATA_TRANSFER_IF_CAPABILITY_SUPPORTED\t\tBIT(0)\n#define CCS_DATA_TRANSFER_IF_CAPABILITY_POLLING\t\t\tBIT(2)\n#define CCS_R_SHADING_CORRECTION_CAPABILITY\t\t\t0x1900\n#define CCS_SHADING_CORRECTION_CAPABILITY_COLOR_SHADING\t\tBIT(0)\n#define CCS_SHADING_CORRECTION_CAPABILITY_LUMINANCE_CORRECTION\tBIT(1)\n#define CCS_R_GREEN_IMBALANCE_CAPABILITY\t\t\t0x1901\n#define CCS_GREEN_IMBALANCE_CAPABILITY_SUPPORTED\t\tBIT(0)\n#define CCS_R_MODULE_SPECIFIC_CORRECTION_CAPABILITY\t\t0x1903\n#define CCS_R_DEFECT_CORRECTION_CAPABILITY\t\t\t(0x1904 | CCS_FL_16BIT)\n#define CCS_DEFECT_CORRECTION_CAPABILITY_MAPPED_DEFECT\t\tBIT(0)\n#define CCS_DEFECT_CORRECTION_CAPABILITY_DYNAMIC_COUPLET\tBIT(2)\n#define CCS_DEFECT_CORRECTION_CAPABILITY_DYNAMIC_SINGLE\t\tBIT(5)\n#define CCS_DEFECT_CORRECTION_CAPABILITY_COMBINED_DYNAMIC\tBIT(8)\n#define CCS_R_DEFECT_CORRECTION_CAPABILITY_2\t\t\t(0x1906 | CCS_FL_16BIT)\n#define CCS_DEFECT_CORRECTION_CAPABILITY_2_DYNAMIC_TRIPLET\tBIT(3)\n#define CCS_R_NF_CAPABILITY\t\t\t\t\t0x1908\n#define CCS_NF_CAPABILITY_LUMA\t\t\t\t\tBIT(0)\n#define CCS_NF_CAPABILITY_CHROMA\t\t\t\tBIT(1)\n#define CCS_NF_CAPABILITY_COMBINED\t\t\t\tBIT(2)\n#define CCS_R_OB_READOUT_CAPABILITY\t\t\t\t0x1980\n#define CCS_OB_READOUT_CAPABILITY_CONTROLLABLE_READOUT\t\tBIT(0)\n#define CCS_OB_READOUT_CAPABILITY_VISIBLE_PIXEL_READOUT\t\tBIT(1)\n#define CCS_OB_READOUT_CAPABILITY_DIFFERENT_VC_READOUT\t\tBIT(2)\n#define CCS_OB_READOUT_CAPABILITY_DIFFERENT_DT_READOUT\t\tBIT(3)\n#define CCS_OB_READOUT_CAPABILITY_PROG_DATA_FORMAT\t\tBIT(4)\n#define CCS_R_COLOR_FEEDBACK_CAPABILITY\t\t\t\t0x1987\n#define CCS_COLOR_FEEDBACK_CAPABILITY_KELVIN\t\t\tBIT(0)\n#define CCS_COLOR_FEEDBACK_CAPABILITY_AWB_GAIN\t\t\tBIT(1)\n#define CCS_R_CFA_PATTERN_CAPABILITY\t\t\t\t0x1990\n#define CCS_CFA_PATTERN_CAPABILITY_BAYER\t\t\t0U\n#define CCS_CFA_PATTERN_CAPABILITY_MONOCHROME\t\t\t1U\n#define CCS_CFA_PATTERN_CAPABILITY_4X4_QUAD_BAYER\t\t2U\n#define CCS_CFA_PATTERN_CAPABILITY_VENDOR_SPECIFIC\t\t3U\n#define CCS_R_CFA_PATTERN_CONVERSION_CAPABILITY\t\t\t0x1991\n#define CCS_CFA_PATTERN_CONVERSION_CAPABILITY_BAYER\t\tBIT(0)\n#define CCS_R_FLASH_MODE_CAPABILITY\t\t\t\t0x1a02\n#define CCS_FLASH_MODE_CAPABILITY_SINGLE_STROBE\t\t\tBIT(0)\n#define CCS_R_SA_STROBE_MODE_CAPABILITY\t\t\t\t0x1a03\n#define CCS_SA_STROBE_MODE_CAPABILITY_FIXED_WIDTH\t\tBIT(0)\n#define CCS_SA_STROBE_MODE_CAPABILITY_EDGE_CTRL\t\t\tBIT(1)\n#define CCS_R_RESET_MAX_DELAY\t\t\t\t\t0x1a10\n#define CCS_R_RESET_MIN_TIME\t\t\t\t\t0x1a11\n#define CCS_R_PDAF_CAPABILITY_1\t\t\t\t\t0x1b80\n#define CCS_PDAF_CAPABILITY_1_SUPPORTED\t\t\t\tBIT(0)\n#define CCS_PDAF_CAPABILITY_1_PROCESSED_BOTTOM_EMBEDDED\t\tBIT(1)\n#define CCS_PDAF_CAPABILITY_1_PROCESSED_INTERLEAVED\t\tBIT(2)\n#define CCS_PDAF_CAPABILITY_1_RAW_BOTTOM_EMBEDDED\t\tBIT(3)\n#define CCS_PDAF_CAPABILITY_1_RAW_INTERLEAVED\t\t\tBIT(4)\n#define CCS_PDAF_CAPABILITY_1_VISIBLE_PDAF_CORRECTION\t\tBIT(5)\n#define CCS_PDAF_CAPABILITY_1_VC_INTERLEAVING\t\t\tBIT(6)\n#define CCS_PDAF_CAPABILITY_1_DT_INTERLEAVING\t\t\tBIT(7)\n#define CCS_R_PDAF_CAPABILITY_2\t\t\t\t\t0x1b81\n#define CCS_PDAF_CAPABILITY_2_ROI\t\t\t\tBIT(0)\n#define CCS_PDAF_CAPABILITY_2_AFTER_DIGITAL_CROP\t\tBIT(1)\n#define CCS_PDAF_CAPABILITY_2_CTRL_RETIMED\t\t\tBIT(2)\n#define CCS_R_BRACKETING_LUT_CAPABILITY_1\t\t\t0x1c00\n#define CCS_BRACKETING_LUT_CAPABILITY_1_COARSE_INTEGRATION\tBIT(0)\n#define CCS_BRACKETING_LUT_CAPABILITY_1_GLOBAL_ANALOG_GAIN\tBIT(1)\n#define CCS_BRACKETING_LUT_CAPABILITY_1_FLASH\t\t\tBIT(4)\n#define CCS_BRACKETING_LUT_CAPABILITY_1_GLOBAL_DIGITAL_GAIN\tBIT(5)\n#define CCS_BRACKETING_LUT_CAPABILITY_1_ALTERNATE_GLOBAL_ANALOG_GAIN   BIT(6)\n#define CCS_R_BRACKETING_LUT_CAPABILITY_2\t\t\t0x1c01\n#define CCS_BRACKETING_LUT_CAPABILITY_2_SINGLE_BRACKETING_MODE\tBIT(0)\n#define CCS_BRACKETING_LUT_CAPABILITY_2_LOOPED_BRACKETING_MODE\tBIT(1)\n#define CCS_R_BRACKETING_LUT_SIZE\t\t\t\t0x1c02\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}