Command: report datapath > reports_Nov09-03:11:57/generic/risc_v_Pad_Frame_datapath.rpt
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 09 2023  03:14:35 am
  Module:                 risc_v_Pad_Frame
  Library domain:         TC_risc_v_slow
    Domain index:         0
    Technology libraries: slow_vdd1v0 1.0
                          giolib045 
  Library domain:         TC_risc_v_fast
    Domain index:         1
    Technology libraries: fast_vdd1v2 1.0
                          giolib045 
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

               Operator Signedness Inputs Outputs CellArea Line Col   Filename   
=================================================================================
risc_v_Pad_Frame
 risc_v_top_i
  add_565_33
   
   module:add_unsigned_628
    very_fast     +     unsigned   32x3   32        308.47  565  33 risc_v_top.v 
=================================================================================
risc_v_Pad_Frame
 risc_v_top_i
  adder_pc_4_add_15_16
   
   module:add_unsigned
    very_fast     +     unsigned   3x32   32        377.91   35   7 ALU.v        
=================================================================================
risc_v_Pad_Frame
 risc_v_top_i
  adder_pc_prev_4_add_15_16
   
   module:add_unsigned_739
    very_fast     +     unsigned   3x32   32        308.47   15  16 adder.v      
=================================================================================
risc_v_Pad_Frame
 risc_v_top_i
  memory_map_add0015566
   
   module:add_unsigned_622
    very_fast     +     unsigned   30x30  30        287.10    0   0 a            
=================================================================================
risc_v_Pad_Frame
 risc_v_top_i
  uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42
   
   module:increment_unsigned_4030_4167
    very_fast increment unsigned   18x1   18        206.98   32  42 Delayer.v    
=================================================================================

      Type        CellArea Percentage 
--------------------------------------
datapath modules   1488.93       0.99 
external muxes        0.00       0.00 
others           148923.28      99.01 
--------------------------------------
total            150412.21     100.00 

