verilog xil_defaultlib --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/a9f8/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/cd1e/hdl/dclkgen" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/a9f8/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/cd1e/hdl/dclkgen" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/a9f8/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/cd1e/hdl/dclkgen" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/a9f8/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/cd1e/hdl/dclkgen" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_a878_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_a878_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_13/sim/bd_a878_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_14/sim/bd_a878_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_15/sim/bd_a878_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_16/sim/bd_a878_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_17/sim/bd_a878_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_18/sim/bd_a878_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_19/sim/bd_a878_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_20/sim/bd_a878_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_21/sim/bd_a878_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_22/sim/bd_a878_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_23/sim/bd_a878_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_24/sim/bd_a878_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_25/sim/bd_a878_s02mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_26/sim/bd_a878_s02tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_27/sim/bd_a878_s02sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_28/sim/bd_a878_s02a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_29/sim/bd_a878_sarn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_30/sim/bd_a878_srn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_31/sim/bd_a878_sawn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_32/sim/bd_a878_swn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_33/sim/bd_a878_sbn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_34/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_35/sim/bd_a878_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_36/sim/bd_a878_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_37/sim/bd_a878_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_38/sim/bd_a878_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_39/sim/bd_a878_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_40/sim/bd_a878_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/a9f8/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/cd1e/hdl/dclkgen" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../cojt_allin2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" \
"../../../bd/design_1/ipshared/d1a9/hdl/capture.v" \
"../../../bd/design_1/ip/design_1_capture_0_0/sim/design_1_capture_0_0.v" \
"../../../bd/design_1/ip/design_1_display_0_0/src/fifo_48in24out_1024depth/sim/fifo_48in24out_1024depth.v" \
"../../../bd/design_1/ipshared/a9f8/hdl/disp_buffer.v" \
"../../../bd/design_1/ipshared/a9f8/hdl/disp_regctrl.v" \
"../../../bd/design_1/ipshared/a9f8/hdl/disp_vramctrl.v" \
"../../../bd/design_1/ipshared/a9f8/hdl/syncgen.v" \
"../../../bd/design_1/ipshared/a9f8/hdl/display.v" \
"../../../bd/design_1/ip/design_1_display_0_0/sim/design_1_display_0_0.v" \
"../../../bd/design_1/ipshared/cd1e/hdl/dclkgen/dclkgen.v" \
"../../../bd/design_1/ipshared/cd1e/hdl/dispsub.v" \
"../../../bd/design_1/ipshared/cd1e/hdl/dclkgen/mmcme2_drp.v" \
"../../../bd/design_1/ipshared/cd1e/hdl/dclkgen/top_mmcme2.v" \
"../../../bd/design_1/ip/design_1_dispsub_0_0/sim/design_1_dispsub_0_0.v" \
"../../../bd/design_1/ipshared/8d78/hdl/draw.v" \
"../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/8d78/hdl/Ch.v" \
"../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/8d78/hdl/Usigma0.v" \
"../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/8d78/hdl/Maj.v" \
"../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/8d78/hdl/Usigma1.v" \
"../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/8d78/hdl/sha256_regctrl.v" \
"../../../../cojt_allin2.srcs/sources_1/bd/design_1/ipshared/8d78/hdl/sha256_round.v" \
"../../../bd/design_1/ip/design_1_draw_0_0/sim/design_1_draw_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/bd1d/hdl/ps2if_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/bd1d/hdl/ps2if_v1_0.v" \
"../../../bd/design_1/ip/design_1_ps2if_0_0/sim/design_1_ps2if_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/3c77/hdl/regbus_v2_0.v" \
"../../../bd/design_1/ipshared/3c77/hdl/regbus_v2_0_S00_AXI.v" \
"../../../bd/design_1/ip/design_1_regbus_0_0/sim/design_1_regbus_0_0.v" \
"../../../bd/design_1/ipshared/fefd/hdl/sccb.v" \
"../../../bd/design_1/ipshared/fefd/hdl/sccb_v1_0.v" \
"../../../bd/design_1/ipshared/fefd/hdl/sccb_v1_0_S00_AXI.v" \
"../../../bd/design_1/ip/design_1_sccb_0_0/sim/design_1_sccb_0_0.v" \
"../../../bd/design_1/ipshared/7dbd/hdl/sound.v" \
"../../../bd/design_1/ip/design_1_sound_0_0/sim/design_1_sound_0_0.v" \
"../../../bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_1_0/sim/design_1_xlconcat_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
