This project is an outcome of computer architecture course. It is a full design of a multi cycle RISC processor using verilog hdl.
