INTSTYLE=ise
INFILE=E:\FPGA\my.verilog.learn\key_test\prj\key_test\key_test.ncd
OUTFILE=E:\FPGA\my.verilog.learn\key_test\prj\key_test\key_test.bit
FAMILY=Spartan6
PART=xc6slx16-2csg324
WORKINGDIR=E:\FPGA\my.verilog.learn\key_test\prj\key_test
LICENSE=WebPack
USER_INFO=__0_0_0
