#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jun 24 22:08:36 2024
# Process ID: 187961
# Current directory: /home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/impl_1
# Command line: vivado -log fifo_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fifo_test.tcl -notrace
# Log file: /home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/impl_1/fifo_test.vdi
# Journal file: /home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/impl_1/vivado.jou
# Running On        :qian
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency     :2898.001 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16648 MB
# Swap memory       :4294 MB
# Total Virtual     :20943 MB
# Available Virtual :12240 MB
#-----------------------------------------------------------
source fifo_test.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1413.930 ; gain = 0.027 ; free physical = 2496 ; free virtual = 11109
Command: link_design -top fifo_test -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'fifo_ip_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'fifo_pll'
INFO: [Project 1-454] Reading design checkpoint '/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_rfifo'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1778.930 ; gain = 0.000 ; free physical = 2174 ; free virtual = 10790
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_rfifo UUID: 9e5b830a-17ea-5718-9875-340086521570 
INFO: [Chipscope 16-324] Core: ila_wfifo UUID: dc944ede-918d-5374-8186-c639b92514a0 
Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_ip_inst/U0'
Finished Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_ip_inst/U0'
Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'fifo_pll/inst'
Finished Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'fifo_pll/inst'
Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'fifo_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2528.098 ; gain = 581.703 ; free physical = 2035 ; free virtual = 10489
Finished Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'fifo_pll/inst'
Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_rfifo/inst'
Finished Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_rfifo/inst'
Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_wfifo/inst'
Finished Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_wfifo/inst'
Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_rfifo/inst'
Finished Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_rfifo/inst'
Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_wfifo/inst'
Finished Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_wfifo/inst'
Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.srcs/constrs_1/new/fifo.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.srcs/constrs_1/new/fifo.xdc:2]
Finished Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.srcs/constrs_1/new/fifo.xdc]
Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fifo_ip_inst/U0'
Finished Parsing XDC File [/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fifo_ip_inst/U0'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.035 ; gain = 0.000 ; free physical = 2018 ; free virtual = 10472
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 112 instances

17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2534.035 ; gain = 1112.098 ; free physical = 2018 ; free virtual = 10472
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2598.066 ; gain = 64.031 ; free physical = 1994 ; free virtual = 10448

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2370cd557

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2598.066 ; gain = 0.000 ; free physical = 1994 ; free virtual = 10448

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 021b5f6f861c84b5.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.730 ; gain = 0.000 ; free physical = 1700 ; free virtual = 10134
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2861.730 ; gain = 0.000 ; free physical = 1703 ; free virtual = 10137
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 289794ce9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1703 ; free virtual = 10137
Phase 1.1 Core Generation And Design Setup | Checksum: 289794ce9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1703 ; free virtual = 10137

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 289794ce9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1703 ; free virtual = 10137
Phase 1 Initialization | Checksum: 289794ce9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1703 ; free virtual = 10137

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 289794ce9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1703 ; free virtual = 10137

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 289794ce9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1703 ; free virtual = 10137
Phase 2 Timer Update And Timing Data Collection | Checksum: 289794ce9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1703 ; free virtual = 10137

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18f6cb5e8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1703 ; free virtual = 10137
Retarget | Checksum: 18f6cb5e8
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Retarget, 91 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 229fbf43b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1703 ; free virtual = 10137
Constant propagation | Checksum: 229fbf43b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1a9bbbd2e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1703 ; free virtual = 10137
Sweep | Checksum: 1a9bbbd2e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 83 cells
INFO: [Opt 31-1021] In phase Sweep, 1294 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1a9bbbd2e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1702 ; free virtual = 10136
BUFG optimization | Checksum: 1a9bbbd2e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a9bbbd2e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1702 ; free virtual = 10136
Shift Register Optimization | Checksum: 1a9bbbd2e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a9bbbd2e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1702 ; free virtual = 10136
Post Processing Netlist | Checksum: 1a9bbbd2e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 218135dee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1702 ; free virtual = 10136

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.730 ; gain = 0.000 ; free physical = 1702 ; free virtual = 10136
Phase 9.2 Verifying Netlist Connectivity | Checksum: 218135dee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1702 ; free virtual = 10136
Phase 9 Finalization | Checksum: 218135dee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1702 ; free virtual = 10136
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              34  |                                             91  |
|  Constant propagation         |               0  |              32  |                                             58  |
|  Sweep                        |               0  |              83  |                                           1294  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 218135dee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2861.730 ; gain = 24.781 ; free physical = 1702 ; free virtual = 10136

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 26 newly gated: 0 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 23eb0d376

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1568 ; free virtual = 10002
Ending Power Optimization Task | Checksum: 23eb0d376

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3159.660 ; gain = 297.930 ; free physical = 1568 ; free virtual = 10002

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1e81e6e9e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1529 ; free virtual = 9998
Ending Final Cleanup Task | Checksum: 1e81e6e9e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1529 ; free virtual = 9998

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1529 ; free virtual = 9998
Ending Netlist Obfuscation Task | Checksum: 1e81e6e9e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1529 ; free virtual = 9998
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 3159.660 ; gain = 625.625 ; free physical = 1529 ; free virtual = 9998
INFO: [Vivado 12-24828] Executing command : report_drc -file fifo_test_drc_opted.rpt -pb fifo_test_drc_opted.pb -rpx fifo_test_drc_opted.rpx
Command: report_drc -file fifo_test_drc_opted.rpt -pb fifo_test_drc_opted.pb -rpx fifo_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/impl_1/fifo_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1511 ; free virtual = 10000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1511 ; free virtual = 10000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1510 ; free virtual = 9999
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1509 ; free virtual = 9999
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1509 ; free virtual = 9999
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1507 ; free virtual = 9997
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1507 ; free virtual = 9997
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/impl_1/fifo_test_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1531 ; free virtual = 9968
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1cfb7324a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1531 ; free virtual = 9968
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1531 ; free virtual = 9968

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d9900fa0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1466 ; free virtual = 9953

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 264c4a2a4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1479 ; free virtual = 9942

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 264c4a2a4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1479 ; free virtual = 9942
Phase 1 Placer Initialization | Checksum: 264c4a2a4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1479 ; free virtual = 9931

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2b7d12b18

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1569 ; free virtual = 10019

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 28b822605

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1563 ; free virtual = 10013

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 28b822605

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1563 ; free virtual = 10013

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 205901efc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1294 ; free virtual = 9880

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 198 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 88 nets or LUTs. Breaked 0 LUT, combined 88 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1306 ; free virtual = 9833

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             88  |                    88  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             88  |                    88  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: b028e83b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1240 ; free virtual = 9791
Phase 2.4 Global Placement Core | Checksum: 1787424aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1174 ; free virtual = 9721
Phase 2 Global Placement | Checksum: 1787424aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1174 ; free virtual = 9721

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16672bce5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1164 ; free virtual = 9717

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2613d38f1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1221 ; free virtual = 9751

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c35ad51a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1230 ; free virtual = 9761

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cf3b2c3c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1233 ; free virtual = 9763

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 226aa550b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1303 ; free virtual = 9812

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16a480dfd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1314 ; free virtual = 9823

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19d6fd05e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1330 ; free virtual = 9821
Phase 3 Detail Placement | Checksum: 19d6fd05e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1331 ; free virtual = 9822

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11a7e1c6b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.516 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 9b03e0d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1243 ; free virtual = 9772
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: de49d23f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1215 ; free virtual = 9766
Phase 4.1.1.1 BUFG Insertion | Checksum: 11a7e1c6b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1222 ; free virtual = 9754

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.516. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ade89dc1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1232 ; free virtual = 9763

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1232 ; free virtual = 9763
Phase 4.1 Post Commit Optimization | Checksum: 1ade89dc1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1220 ; free virtual = 9764

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ade89dc1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1089 ; free virtual = 9762

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ade89dc1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 963 ; free virtual = 9759
Phase 4.3 Placer Reporting | Checksum: 1ade89dc1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1088 ; free virtual = 9751

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1118 ; free virtual = 9757

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1119 ; free virtual = 9756
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23bc35db0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1220 ; free virtual = 9751
Ending Placer Task | Checksum: 153bd55da

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1220 ; free virtual = 9752
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1220 ; free virtual = 9752
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file fifo_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1209 ; free virtual = 9743
INFO: [Vivado 12-24828] Executing command : report_utilization -file fifo_test_utilization_placed.rpt -pb fifo_test_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file fifo_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1203 ; free virtual = 9733
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1231 ; free virtual = 9763
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1217 ; free virtual = 9749
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1217 ; free virtual = 9749
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1225 ; free virtual = 9757
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1225 ; free virtual = 9758
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1225 ; free virtual = 9758
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1225 ; free virtual = 9758
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/impl_1/fifo_test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1251 ; free virtual = 9784
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.516 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1248 ; free virtual = 9781
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1245 ; free virtual = 9773
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1245 ; free virtual = 9773
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1244 ; free virtual = 9773
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1240 ; free virtual = 9769
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1240 ; free virtual = 9770
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1240 ; free virtual = 9770
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/impl_1/fifo_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2e4920bb ConstDB: 0 ShapeSum: bbdbddf4 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 9823e002 | NumContArr: b5e105f0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d356db2c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1231 ; free virtual = 9756

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d356db2c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1230 ; free virtual = 9755

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d356db2c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1230 ; free virtual = 9755
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e4549eff

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1236 ; free virtual = 9773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.521  | TNS=0.000  | WHS=-0.337 | THS=-142.394|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1f188ba74

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1163 ; free virtual = 9723
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.521  | TNS=0.000  | WHS=-0.337 | THS=-3.125 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1cea7b3ea

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1149 ; free virtual = 9724

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5248
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5248
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 179623688

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1145 ; free virtual = 9734

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 179623688

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1145 ; free virtual = 9734

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 21f76b485

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1101 ; free virtual = 9692
Phase 4 Initial Routing | Checksum: 21f76b485

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 1103 ; free virtual = 9691

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 330
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.167 | TNS=-0.216 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 220629349

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 884 ; free virtual = 9616

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.283  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 222484361

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 881 ; free virtual = 9615
Phase 5 Rip-up And Reroute | Checksum: 222484361

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 881 ; free virtual = 9615

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2555a188d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 902 ; free virtual = 9619
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.283  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 248e7b064

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 902 ; free virtual = 9619

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 248e7b064

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 902 ; free virtual = 9619
Phase 6 Delay and Skew Optimization | Checksum: 248e7b064

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 902 ; free virtual = 9619

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.283  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 25585672f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 910 ; free virtual = 9623
Phase 7 Post Hold Fix | Checksum: 25585672f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 910 ; free virtual = 9623

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.22846 %
  Global Horizontal Routing Utilization  = 2.47013 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 25585672f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 910 ; free virtual = 9623

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 25585672f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 910 ; free virtual = 9623

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 271bdc96a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 902 ; free virtual = 9616

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 271bdc96a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 901 ; free virtual = 9616

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.283  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 271bdc96a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 902 ; free virtual = 9616
Total Elapsed time in route_design: 23.46 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 21a8ef3a6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 902 ; free virtual = 9616
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 21a8ef3a6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 902 ; free virtual = 9617

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3159.660 ; gain = 0.000 ; free physical = 902 ; free virtual = 9617
INFO: [Vivado 12-24828] Executing command : report_drc -file fifo_test_drc_routed.rpt -pb fifo_test_drc_routed.pb -rpx fifo_test_drc_routed.rpx
Command: report_drc -file fifo_test_drc_routed.rpt -pb fifo_test_drc_routed.pb -rpx fifo_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/impl_1/fifo_test_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file fifo_test_methodology_drc_routed.rpt -pb fifo_test_methodology_drc_routed.pb -rpx fifo_test_methodology_drc_routed.rpx
Command: report_methodology -file fifo_test_methodology_drc_routed.rpt -pb fifo_test_methodology_drc_routed.pb -rpx fifo_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/impl_1/fifo_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file fifo_test_timing_summary_routed.rpt -pb fifo_test_timing_summary_routed.pb -rpx fifo_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file fifo_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file fifo_test_route_status.rpt -pb fifo_test_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file fifo_test_bus_skew_routed.rpt -pb fifo_test_bus_skew_routed.pb -rpx fifo_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file fifo_test_power_routed.rpt -pb fifo_test_power_summary_routed.pb -rpx fifo_test_power_routed.rpx
Command: report_power -file fifo_test_power_routed.rpt -pb fifo_test_power_summary_routed.pb -rpx fifo_test_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
136 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file fifo_test_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3170.754 ; gain = 11.094 ; free physical = 665 ; free virtual = 9149
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3170.754 ; gain = 0.000 ; free physical = 673 ; free virtual = 9159
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3170.754 ; gain = 0.000 ; free physical = 699 ; free virtual = 9178
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3170.754 ; gain = 0.000 ; free physical = 699 ; free virtual = 9178
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3170.754 ; gain = 0.000 ; free physical = 692 ; free virtual = 9174
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3170.754 ; gain = 0.000 ; free physical = 692 ; free virtual = 9174
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3170.754 ; gain = 0.000 ; free physical = 694 ; free virtual = 9177
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3170.754 ; gain = 0.000 ; free physical = 694 ; free virtual = 9177
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-ax7010/tutorial/fifo/fifo.runs/impl_1/fifo_test_routed.dcp' has been generated.
Command: write_bitstream -force fifo_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A1)+(A4*(~A1)*(~A2))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A1)+(A4*(~A1)*(~A2))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (read_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (read_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (write_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (write_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0] (net: fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (write_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0] (net: fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (write_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1] (net: fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (write_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1] (net: fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (write_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2] (net: fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (write_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2] (net: fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (write_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3] (net: fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (write_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3] (net: fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (write_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 37 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow... and (the first 15 of 31 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fifo_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 3398.883 ; gain = 228.129 ; free physical = 373 ; free virtual = 8512
INFO: [Common 17-206] Exiting Vivado at Mon Jun 24 22:11:10 2024...
