 
****************************************
Report : area
Design : ORCA
Version: S-2021.06-SP5-5
Date   : Mon Dec 11 12:48:40 2023
****************************************

Library(s) Used:

    saed32rvt_ss0p95v125c (File: /slowfs/dgscratch1/asic/ASIC_Project/0_DesignKit/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db)
    saed32sram_ss0p95v125c (File: /slowfs/dgscratch1/asic/ASIC_Project/0_DesignKit/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db)
    saed32pll_ss0p95v125c_2p25v (File: /slowfs/dgscratch1/asic/ASIC_Project/0_DesignKit/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db)
    saed32io_fc_ss0p95v125c_2p25v (File: /slowfs/dgscratch1/asic/ASIC_Project/0_DesignKit/SAED32_EDK/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db)

Number of ports:                         4243
Number of nets:                         30366
Number of cells:                        24371
Number of combinational cells:          17965
Number of sequential cells:              3133
Number of macros/black boxes:              42
Number of buf/inv:                       1082
Number of references:                      13

Combinational area:             168098.507448
Buf/Inv area:                     1939.118779
Noncombinational area:          515641.717968
Macro/Black Box area:           368118.137695
Net Interconnect area:           33248.448753

Total cell area:               1051858.363111
Total area:                    1085106.811864

Hierarchical area distribution
------------------------------

                                  Global cell area                  Local cell area
                                  ---------------------  ------------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-       Noncombi-    Black-
                                  Total         Total    national     national     boxes        Design
--------------------------------  ------------  -------  -----------  -----------  -----------  --------------------------------------------------
ORCA                              1051858.3631    100.0   80107.5029  488000.0000       0.0000  ORCA
I_CLOCK_GEN                         10913.4333      1.0      15.5028       0.0000   10893.8643  CLOCK_GEN
I_CLOCK_GEN/I_CLKMUL                    4.0663      0.0       4.0663       0.0000       0.0000  CLKMUL
I_ORCA_TOP                         232837.4269     22.1       0.0000       0.0000       0.0000  ORCA_TOP
I_ORCA_TOP/I_BLENDER                 8544.3213      0.8    1004.8854    2858.1034       0.0000  BLENDER
I_ORCA_TOP/I_BLENDER/add_177          195.6909      0.0     195.6909       0.0000       0.0000  BLENDER_DW01_add_5_DW01_add_6
I_ORCA_TOP/I_BLENDER/add_182          191.8787      0.0     191.8787       0.0000       0.0000  BLENDER_DW01_add_4_DW01_add_5
I_ORCA_TOP/I_BLENDER/add_197           78.7846      0.0      78.7846       0.0000       0.0000  BLENDER_DW01_add_3_DW01_add_4
I_ORCA_TOP/I_BLENDER/add_197_2         78.7846      0.0      78.7846       0.0000       0.0000  BLENDER_DW01_add_2_DW01_add_3
I_ORCA_TOP/I_BLENDER/add_215          156.0444      0.0     156.0444       0.0000       0.0000  BLENDER_DW01_add_1_DW01_add_2
I_ORCA_TOP/I_BLENDER/add_221          191.3704      0.0     191.3704       0.0000       0.0000  BLENDER_DW01_add_0_DW01_add_1
I_ORCA_TOP/I_BLENDER/mult_202        1654.9857      0.2    1654.9857       0.0000       0.0000  BLENDER_DW_mult_uns_1
I_ORCA_TOP/I_BLENDER/mult_203        1654.9857      0.2    1654.9857       0.0000       0.0000  BLENDER_DW_mult_uns_0
I_ORCA_TOP/I_BLENDER/r400              78.7846      0.0      78.7846       0.0000       0.0000  BLENDER_DW01_add_6_DW01_add_7
I_ORCA_TOP/I_BLENDER/sub_178          201.7903      0.0     201.7903       0.0000       0.0000  BLENDER_DW01_sub_1_DW01_sub_10
I_ORCA_TOP/I_BLENDER/sub_183          198.2323      0.0     198.2323       0.0000       0.0000  BLENDER_DW01_sub_0_DW01_sub_9
I_ORCA_TOP/I_CONTEXT_MEM            50332.1987      4.8     321.7463     109.7902   49885.9219  CONTEXT_MEM
I_ORCA_TOP/I_CONTEXT_MEM/clk_gate_ram_read_addr_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_0
I_ORCA_TOP/I_CONTEXT_MEM/clk_gate_ram_write_addr_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_1
I_ORCA_TOP/I_PARSER                   946.6864      0.1     326.0668     620.6196       0.0000  PARSER
I_ORCA_TOP/I_PCI_CORE               47929.2701      4.6   38314.4944    9614.7758       0.0000  PCI_CORE
I_ORCA_TOP/I_PCI_READ_FIFO          10024.0853      1.0       0.0000       0.0000    9308.6699  PCI_RFIFO
I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL
                                      715.4154      0.1       2.0332       0.0000       0.0000  PCI_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_3
I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1
                                      356.3099      0.0     108.5195     219.5804       0.0000  PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6
I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U2
                                       20.8398      0.0      20.8398       0.0000       0.0000  PCI_RFIFO_DW_inc_0
I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/clk_gate_this_addr_g_int_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_PCI_RFIFO_DW_FIFOCTL_IF_0_0
I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2
                                      357.0723      0.0     109.2819     219.5804       0.0000  PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7
I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/U2
                                       20.8398      0.0      20.8398       0.0000       0.0000  PCI_RFIFO_DW_inc_1
I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/clk_gate_this_addr_g_int_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_PCI_RFIFO_DW_FIFOCTL_IF_1_0
I_ORCA_TOP/I_PCI_WRITE_FIFO         10024.0853      1.0       0.0000       0.0000    9308.6699  PCI_WFIFO
I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL
                                      715.4154      0.1       2.0332       0.0000       0.0000  PCI_WFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_2
I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1
                                      356.3099      0.0     108.5195     219.5804       0.0000  PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4
I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/U2
                                       20.8398      0.0      20.8398       0.0000       0.0000  PCI_WFIFO_DW_inc_0
I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/clk_gate_this_addr_g_int_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_PCI_WFIFO_DW_FIFOCTL_IF_0_0
I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2
                                      357.0723      0.0     109.2819     219.5804       0.0000  PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5
I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U2
                                       20.8398      0.0      20.8398       0.0000       0.0000  PCI_WFIFO_DW_inc_1
I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/clk_gate_this_addr_g_int_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_PCI_WFIFO_DW_FIFOCTL_IF_1_0
I_ORCA_TOP/I_PCI_W_MUX                148.4201      0.0     148.4201       0.0000       0.0000  PCI_W_MUX
I_ORCA_TOP/I_RESET_BLOCK               92.7626      0.0      19.5691      73.1935       0.0000  RESET_BLOCK
I_ORCA_TOP/I_RISC_CORE              29172.0030      2.8       5.8453       0.0000       0.0000  RISC_CORE
I_ORCA_TOP/I_RISC_CORE/I_ALU         2333.5502      0.2     631.0396     160.6190       0.0000  ALU
I_ORCA_TOP/I_RISC_CORE/I_ALU/add_59
                                      256.4313      0.0     256.4313       0.0000       0.0000  ALU_DW01_add_3
I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2
                                      307.7684      0.0     307.7684       0.0000       0.0000  ALU_DW01_add_2
I_ORCA_TOP/I_RISC_CORE/I_ALU/add_69
                                      108.0112      0.0     108.0112       0.0000       0.0000  ALU_DW01_inc_3
I_ORCA_TOP/I_RISC_CORE/I_ALU/clk_gate_Lachd_Result_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_ALU_0
I_ORCA_TOP/I_RISC_CORE/I_ALU/r375     137.4919      0.0     137.4919       0.0000       0.0000  ALU_DW01_inc_4
I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71
                                      276.7628      0.0     276.7628       0.0000       0.0000  ALU_DW01_sub_3
I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73
                                      326.8292      0.0     326.8292       0.0000       0.0000  ALU_DW01_sub_2
I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_75
                                      121.2267      0.0     121.2267       0.0000       0.0000  ALU_DW01_dec_1
I_ORCA_TOP/I_RISC_CORE/I_CONTROL      160.8732      0.0      77.5139      83.3592       0.0000  CONTROL
I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH
                                      455.1719      0.0     119.9560     313.1054       0.0000  DATA_PATH
I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/clk_gate_Oprnd_A_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_DATA_PATH_0
I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/clk_gate_Oprnd_B_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_DATA_PATH_2
I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/clk_gate_PSWL_Zro_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_DATA_PATH_1
I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT
                                      582.4980      0.1       0.0000     553.0173       0.0000  INSTRN_LAT
I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_1_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_INSTRN_LAT_0
I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_1_reg_0
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_INSTRN_LAT_3
I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_2_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_INSTRN_LAT_2
I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_2_reg_0
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_INSTRN_LAT_1
I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP
                                      252.3650      0.0       0.0000       0.0000       0.0000  PRGRM_CNT_TOP
I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT
                                      143.8455      0.0      37.8675      73.1935       0.0000  PRGRM_CNT
I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/add_21
                                       25.4144      0.0      25.4144       0.0000       0.0000  PRGRM_CNT_DW01_inc_0_DW01_inc_1
I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_PRGRM_CNT
I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE
                                       49.3039      0.0      49.3039       0.0000       0.0000  PRGRM_DECODE
I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM
                                       59.2156      0.0      16.5194      42.6962       0.0000  PRGRM_FSM
I_ORCA_TOP/I_RISC_CORE/I_REG_FILE   23779.3215      2.3       1.2707       0.0000   23778.0508  REG_FILE
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP
                                     1602.3779      0.2       0.0000       0.0000       0.0000  STACK_TOP
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM
                                      489.2272      0.0     104.4532     311.0723       0.0000  STACK_MEM_0
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_PopDataOut_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_29
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[0]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_1
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[1]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_24
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[2]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_23
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[3]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_22
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[4]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_21
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[5]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_20
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[6]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_19
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[7]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_18
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_ml
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_0
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM
                                      489.2272      0.0     104.4532     311.0723       0.0000  STACK_MEM_2
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_PopDataOut_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_27
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[0]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_17
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[1]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_16
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[2]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_15
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[3]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_14
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[4]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_13
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[5]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_12
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[6]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_11
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[7]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_10
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_ml
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_28
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM
                                      489.2272      0.0     104.4532     311.0723       0.0000  STACK_MEM_1
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_PopDataOut_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_25
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[0]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_9
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[1]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_8
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[2]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_7
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[3]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_6
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[4]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_5
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[5]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_4
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[6]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_3
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[7]
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_2
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_ml
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_MEM_26
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM
                                      134.6963      0.0      71.4145      55.9117       0.0000  STACK_FSM
I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/clk_gate_TOS_int_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_STACK_FSM
I_ORCA_TOP/I_SDRAM_IF               48900.6086      4.6   38985.9428    9914.6657       0.0000  SDRAM_IF
I_ORCA_TOP/I_SDRAM_READ_FIFO        13287.5369      1.3       0.0000       0.0000   12471.4805  SDRAM_RFIFO
I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL
                                      816.0564      0.1       2.0332       0.0000       0.0000  SDRAM_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_1
I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1
                                      406.8845      0.0      82.8509     247.5363       0.0000  SDRAM_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_2
I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/U2
                                       24.1437      0.0      24.1437       0.0000       0.0000  SDRAM_RFIFO_DW_inc_0
I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/U3
                                       44.9835      0.0      44.9835       0.0000       0.0000  SDRAM_RFIFO_DW01_sub_0_DW01_sub_3
I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/clk_gate_this_addr_g_int_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_SDRAM_RFIFO_DW_FIFOCTL_IF_0_0
I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2
                                      407.1387      0.0      83.6134     247.0280       0.0000  SDRAM_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_3
I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/U2
                                       24.1437      0.0      24.1437       0.0000       0.0000  SDRAM_RFIFO_DW_inc_1
I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/U3
                                       44.9835      0.0      44.9835       0.0000       0.0000  SDRAM_RFIFO_DW01_sub_1_DW01_sub_4
I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/clk_gate_this_addr_g_int_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_SDRAM_RFIFO_DW_FIFOCTL_IF_1_0
I_ORCA_TOP/I_SDRAM_WRITE_FIFO       13287.0286      1.3       0.0000       0.0000   12471.4805  SDRAM_WFIFO
I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL
                                      815.5481      0.1       2.0332       0.0000       0.0000  SDRAM_WFIFO_DW_fifoctl_s2_sf_0
I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1
                                      406.3763      0.0      82.8509     247.0280       0.0000  SDRAM_WFIFO_DW_FIFOCTL_IF_0
I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/U2
                                       24.1437      0.0      24.1437       0.0000       0.0000  SDRAM_WFIFO_DW_inc_0
I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/U3
                                       44.9835      0.0      44.9835       0.0000       0.0000  SDRAM_WFIFO_DW01_sub_0_DW01_sub_1
I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/clk_gate_this_addr_g_int_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_SDRAM_WFIFO_DW_FIFOCTL_IF_0_0
I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2
                                      407.1387      0.0      83.6134     247.0280       0.0000  SDRAM_WFIFO_DW_FIFOCTL_IF_1
I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/U2
                                       24.1437      0.0      24.1437       0.0000       0.0000  SDRAM_WFIFO_DW_inc_1
I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/U3
                                       44.9835      0.0      44.9835       0.0000       0.0000  SDRAM_WFIFO_DW01_sub_1_DW01_sub_2
I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/clk_gate_this_addr_g_int_reg
                                        7.3702      0.0       0.0000       7.3702       0.0000  SNPS_CLOCK_GATE_HIGH_SDRAM_WFIFO_DW_FIFOCTL_IF_1_0
I_ORCA_TOP/I_SD_W_MUX                 148.4201      0.0     148.4201       0.0000       0.0000  SD_W_MUX
U_IOPOWER                          240000.0000     22.8       0.0000       0.0000  240000.0000  IOPOWER
--------------------------------  ------------  -------  -----------  -----------  -----------  --------------------------------------------------
Total                                                    168098.5074  515641.7180  368118.1377

1
