# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: /home/itepifanio/workspace/vhdl/exercicios/trabalho_final/display_7_segmentos/display_7_segmentos.csv
# Generated on: Mon Nov 11 12:00:31 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
data[0],Input,PIN_Y23,5,B5_N2,,,,,,
data[1],Input,PIN_Y24,5,B5_N2,,,,,,
data[2],Input,PIN_A22,7,B7_N1,,,,,,
data[3],Input,PIN_AA23,5,B5_N2,,,,,,
s5,Output,PIN_AA15,4,B4_N2,,,,,,
s2,Output,PIN_AA16,4,B4_N2,,,,,,
s0,Output,PIN_AA17,4,B4_N1,,,,,,
s4,Output,PIN_AB15,4,B4_N2,,,,,,
s1,Output,PIN_AB16,4,B4_N2,,,,,,
s3,Output,PIN_AB17,4,B4_N1,,,,,,
s6,Output,PIN_AC17,4,B4_N2,,,,,,
