Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 29 10:03:53 2020
| Host         : LAPTOP-1F1BK33S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file singleriscv_fpga_control_sets_placed.rpt
| Design       : singleriscv_fpga
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |              16 |            2 |
| No           | Yes                   | No                     |              86 |           12 |
| Yes          | No                    | No                     |              96 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal               |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------+-------------------------------------+------------------+----------------+
|  mclk          |                                            |                                     |                1 |              4 |
|  clk_IBUF_BUFG |                                            |                                     |                3 |              8 |
|  mclk          |                                            | u_singleriscv/dp/pcreg/reset_global |                2 |             16 |
|  mclk          | u_singleriscv/dp/rf/E[0]                   |                                     |                7 |             32 |
|  clk_IBUF_BUFG |                                            | u_display/sel                       |                6 |             40 |
|  clk_IBUF_BUFG |                                            | cnt[23]_i_1_n_0                     |                6 |             46 |
|  mclk          | u_singleriscv/dp/rf/we_dmem                |                                     |                8 |             64 |
|  mclk          | u_singleriscv/dp/rf/portd_reg_reg[15]_1[0] |                                     |               22 |             64 |
|  mclk          | u_singleriscv/dp/rf/we3                    |                                     |               12 |            192 |
+----------------+--------------------------------------------+-------------------------------------+------------------+----------------+


