# Documentation  RISC V core based on TL verilog 

### DAY 1 & 2 : [Lab report](https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_nov22-amrithHN/tree/master/Day2)

### DAY 3-5 : [Lab report](https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_nov22-amrithHN/tree/master/Day3_5)


## Learnings and Observation
Tools:

Installation:

### Concepts covered


## Conclusion
