# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Proj_part_2/proj/test/tb_pipeline.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:02:31 on Nov 26,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Proj_part_2/proj/test/tb_pipeline.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipeline
# -- Compiling architecture behavior of tb_pipeline
# -- Loading entity IF_ID
# -- Loading entity ID_EX
# -- Loading entity EX_MEM
# -- Loading entity MEM_WB
# End time: 19:02:31 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_pipeline -voptargs=+acc
# vsim work.tb_pipeline -voptargs="+acc" 
# Start time: 19:02:52 on Nov 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-58) Design unit '/home/shanen/CPRE 3810 Project 1/Proj_part_2/proj/test/work.dffg' is missing or has an invalid version string.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# ** Warning: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/Nbit_reg.vhd(29): (vopt-1447) Instance "dffgI" is bound to entity "work.dffg" that has no architectures.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=49.
# Error loading design
# End time: 19:02:53 on Nov 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 49
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Proj_part_2/proj/src/Lab2_components/dffg.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:03:25 on Nov 26,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Proj_part_2/proj/src/Lab2_components/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 19:03:26 on Nov 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Proj_part_2/proj/src/Lab2_components/RegFile/dffg_N.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:03:30 on Nov 26,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Proj_part_2/proj/src/Lab2_components/RegFile/dffg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg_N
# -- Compiling architecture behavioral of dffg_N
# End time: 19:03:30 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_pipeline
# vsim -voptargs="+acc" work.tb_pipeline 
# Start time: 19:03:54 on Nov 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipeline(behavior)#1
# Loading work.if_id(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.id_ex(structural)#1
# Loading work.nbit_reg(structural)#2
# Loading work.nbit_reg(structural)#3
# Loading work.nbit_reg(structural)#4
# Loading work.nbit_reg(structural)#5
# Loading work.nbit_reg(structural)#6
# Loading work.ex_mem(structural)#1
# Loading work.mem_wb(structural)#1
add wave -position insertpoint  \
sim:/tb_pipeline/CLK \
sim:/tb_pipeline/RST \
sim:/tb_pipeline/WE \
sim:/tb_pipeline/if_instr_in \
sim:/tb_pipeline/if_pc_in \
sim:/tb_pipeline/if_pc4_in \
sim:/tb_pipeline/flush_if \
sim:/tb_pipeline/id_instr_out \
sim:/tb_pipeline/id_pc_out \
sim:/tb_pipeline/id_pc4_out \
sim:/tb_pipeline/stall_id \
sim:/tb_pipeline/flush_id \
sim:/tb_pipeline/ex_data1 \
sim:/tb_pipeline/ex_data2 \
sim:/tb_pipeline/ex_ext \
sim:/tb_pipeline/stall_ex \
sim:/tb_pipeline/flush_ex \
sim:/tb_pipeline/mem_data1 \
sim:/tb_pipeline/mem_data2 \
sim:/tb_pipeline/mem_alu_in \
sim:/tb_pipeline/mem_mux_in \
sim:/tb_pipeline/mem_load_in \
sim:/tb_pipeline/mem_rw_in \
sim:/tb_pipeline/mem_rwaddr_in \
sim:/tb_pipeline/mem_mtreg_in \
sim:/tb_pipeline/mem_halt_in \
sim:/tb_pipeline/wb_alu \
sim:/tb_pipeline/wb_mux \
sim:/tb_pipeline/wb_load \
sim:/tb_pipeline/wb_rw \
sim:/tb_pipeline/wb_rwaddr
run 1000 ns
# Causality operation skipped due to absence of debug database file
