git clone --depth 1 --no-tags https://github.com/chaosannals/exert-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595990853
git clone --depth 1 --no-tags https://github.com/Dyumnin-Interns/interfaces-trisha2915.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590908678
git clone --depth 1 --no-tags https://github.com/saadbutt27/COALProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594849165
git clone --depth 1 --no-tags https://github.com/shankar59/DSF-Lab-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594962227
git clone --depth 1 --no-tags https://github.com/JaishreeJ/100Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596308360
git clone --depth 1 --no-tags https://github.com/lazh001/NN_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594658315
git clone --depth 1 --no-tags https://github.com/SinnLiu/NPU-on-Vivado-HLS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591335298
git clone --depth 1 --no-tags https://github.com/Vinayak-KH/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591999984
git clone --depth 1 --no-tags https://github.com/newajsharif91/Verilog_HDL_Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591487150
git clone --depth 1 --no-tags https://github.com/SuperMB/TemperatureAnomaly_ArcticFoxBlog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589855830
git clone --depth 1 --no-tags https://github.com/GuoxiaoLiu/uLBC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590387707
git clone --depth 1 --no-tags https://github.com/jacobattar123/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592405827
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/CA-CA1-Restoring-and-NonRestoring-Division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591602346
git clone --depth 1 --no-tags https://github.com/JCase536/ASCII-Character-Insertion-Sort-Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592069143
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/C2S2_Analog_TestChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592907948
git clone --depth 1 --no-tags https://github.com/RIT-CHAOS-SEC/openMSP430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592953714
git clone --depth 1 --no-tags https://github.com/vishnu884/Image-Enhancement-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594259062
git clone --depth 1 --no-tags https://github.com/ryanhou28/PyLSE_Workspace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594538909
git clone --depth 1 --no-tags https://github.com/amaan4152/DVLSI-Interrupt_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594789184
git clone --depth 1 --no-tags https://github.com/hanpier/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594059062
git clone --depth 1 --no-tags https://github.com/swetangkrishna/mini-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593194585
git clone --depth 1 --no-tags https://github.com/manuelblancovalentin/logizoo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593489533
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab05-CarryLookAheadAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594983766
git clone --depth 1 --no-tags https://github.com/orgTestCodacy11KRepos110MB/repo-9146-e200_opensource.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595546992
git clone --depth 1 --no-tags https://github.com/Jacob-R-Little/ECE-564-Project-Neural-Network-Matrix-Convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595537542
git clone --depth 1 --no-tags https://github.com/mathai-rg/tn9k_pair_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594111030
git clone --depth 1 --no-tags https://github.com/striiike/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594294373
git clone --depth 1 --no-tags https://github.com/maydaym3/EE434_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594915518
git clone --depth 1 --no-tags https://github.com/Ghostbut13/DAT096-PASS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596274313
git clone --depth 1 --no-tags https://github.com/JanithaMendis/Shift_Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595700805
git clone --depth 1 --no-tags https://github.com/zeinabmoawad/Computer-Architecture-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596610241
git clone --depth 1 --no-tags https://github.com/semihcanyavuz/verilog-kizilelma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594405221
git clone --depth 1 --no-tags https://github.com/simranms/Simran_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595552682
git clone --depth 1 --no-tags https://github.com/ZKBig/1-cycle-5-Stages-MIPS-Processor-Using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596463170
git clone --depth 1 --no-tags https://github.com/icii-arcticfox/ArcticFox_TemperatureAnomaly_Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597237797
git clone --depth 1 --no-tags https://github.com/mbloom23/fpga-processor-airhockey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590340144
git clone --depth 1 --no-tags https://github.com/Haroon-Zafar/Working-on-Temperature-Sensors-using-Vivado-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590954553
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/OL_issue_1617.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591719562
git clone --depth 1 --no-tags https://github.com/MuzamilFarid/DataPath_Controller_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594418667
git clone --depth 1 --no-tags https://github.com/chenyingyu-NCKU/Computer_Organization_Hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594421889
git clone --depth 1 --no-tags https://github.com/RabiaSultanHidayet/repo_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594676416
git clone --depth 1 --no-tags https://github.com/Aharon44/UART-TxD-Serial-Communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595708434
git clone --depth 1 --no-tags https://github.com/HyperVx2/cpe8_activities.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596413050
git clone --depth 1 --no-tags https://github.com/abhirathsujith/MooreFSM-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592901166
git clone --depth 1 --no-tags https://github.com/jolycode/slow-and-up-down-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592713949
git clone --depth 1 --no-tags https://github.com/Anderson991288/FPGA_For_HDMI_display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593959503
git clone --depth 1 --no-tags https://github.com/BrockMTureski/ELEC374.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594180775
git clone --depth 1 --no-tags https://github.com/D-Joseph/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594177309
git clone --depth 1 --no-tags https://github.com/ekb0412/UART-Serial-Port-Module-Design-Main-ASIC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594342745
git clone --depth 1 --no-tags https://github.com/c-conboy/RISC_Computer_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592901554
git clone --depth 1 --no-tags https://github.com/engstad/xc2c-scetches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592481814
git clone --depth 1 --no-tags https://github.com/watz0n/sky130_sram_drc_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593871990
git clone --depth 1 --no-tags https://github.com/109360234/cic-conv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593954346
git clone --depth 1 --no-tags https://github.com/AbdelazizZakareya/Piepelined_RISCV_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594055670
git clone --depth 1 --no-tags https://github.com/salb97/caravel_try.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590978676
git clone --depth 1 --no-tags https://github.com/LoafWei/SPI-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594905082
git clone --depth 1 --no-tags https://github.com/rbhasky/caravel_proj1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594945520
git clone --depth 1 --no-tags https://github.com/kaokab33/AdvancedEncryptionStandard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595201316
git clone --depth 1 --no-tags https://github.com/karthdjd/assync-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596617623
git clone --depth 1 --no-tags https://github.com/karthdjd/100-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596380150
git clone --depth 1 --no-tags https://github.com/KellySayHello/2022Fall-IC-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595531976
git clone --depth 1 --no-tags https://github.com/abhirathsujith/SwitchlevelmodellingNAND-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592906353
git clone --depth 1 --no-tags https://github.com/eaysu/cse331-assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593337138
git clone --depth 1 --no-tags https://github.com/saisumanthpamujula/HDL-based-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591616720
git clone --depth 1 --no-tags https://github.com/DoniaGameel/Pipelined-Processor-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594551318
git clone --depth 1 --no-tags https://github.com/adam-driscoll1/caravel_user_project_copy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593690092
git clone --depth 1 --no-tags https://github.com/cquinwha/CSE100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591041293
git clone --depth 1 --no-tags https://github.com/shef4/digital_desgin_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593017860
git clone --depth 1 --no-tags https://github.com/giuseppequaratino/tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597068173
git clone --depth 1 --no-tags https://github.com/AidenPetersen/ReRAM_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597214679
git clone --depth 1 --no-tags https://github.com/rkvaishnavp/Memory_AXI4-Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591552590
git clone --depth 1 --no-tags https://github.com/arkeks/game_7segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591286295
git clone --depth 1 --no-tags https://github.com/VolodymyrOveichyk/Test-cocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591478420
git clone --depth 1 --no-tags https://github.com/garv208/BPSK-modulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590149347
git clone --depth 1 --no-tags https://github.com/kashmithnisakya/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589881366
git clone --depth 1 --no-tags https://github.com/abhirathsujith/MealyFSM-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592895667
git clone --depth 1 --no-tags https://github.com/chandani18/my_spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592264948
git clone --depth 1 --no-tags https://github.com/priyankajohri98/Hardware-Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592992537
git clone --depth 1 --no-tags https://github.com/ayush2350/64-x-16-Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593260270
git clone --depth 1 --no-tags https://github.com/Hoda233/Computer-Architecture-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594517676
git clone --depth 1 --no-tags https://github.com/watz0n/mpw_hdp_rv151.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594657698
git clone --depth 1 --no-tags https://github.com/Suriya2882002/100-rtl-programs-combinational-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595909877
git clone --depth 1 --no-tags https://github.com/SArthurX/NTUT-EE-Verilog-final-exam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596846371
git clone --depth 1 --no-tags https://github.com/kushwanth29/mips32_pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596938794
git clone --depth 1 --no-tags https://github.com/kevin-rh/logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597034654
git clone --depth 1 --no-tags https://github.com/pratikbhuran/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596246477
git clone --depth 1 --no-tags https://github.com/Fcr09/CPU_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596376290
git clone --depth 1 --no-tags https://github.com/chethan7760/Router_1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594771790
git clone --depth 1 --no-tags https://github.com/orgTestCodacy11KRepos110MB/repo-5518-basic_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595347209
git clone --depth 1 --no-tags https://github.com/SalmaKhaled95/My-MSc-Project-CNN-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595482125
git clone --depth 1 --no-tags https://github.com/Garrnesh/Digital-Systems-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595411021
git clone --depth 1 --no-tags https://github.com/HakeemOS/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595329339
git clone --depth 1 --no-tags https://github.com/truongblake/Introduction-to-Digital-System-Design-Using-Hardware-Description-Languages.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592264127
