$date
	Thu Aug 20 10:45:57 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_pseudo_random_5_bit $end
$var wire 5 ! A [4:0] $end
$var reg 1 " clk $end
$var reg 5 # load [4:0] $end
$var reg 1 $ rst $end
$scope module M_UUT $end
$var wire 1 % clk $end
$var wire 5 & load [4:0] $end
$var wire 1 ' rst $end
$var reg 5 ( A [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
1'
b10000 &
0%
1$
b10000 #
0"
bx !
$end
#1
b10000 (
b10000 !
0$
0'
#2
1$
1'
#5
b1 (
b1 !
1"
1%
#10
0"
0%
#15
b10 (
b10 !
1"
1%
#20
0"
0%
#25
b101 (
b101 !
1"
1%
#30
0"
0%
#35
b1010 (
b1010 !
1"
1%
#40
0"
0%
#45
b10101 (
b10101 !
1"
1%
#50
0"
0%
#55
b1011 !
b1011 (
1"
1%
#60
0"
0%
#65
b10111 !
b10111 (
1"
1%
#70
0"
0%
#75
b1110 (
b1110 !
1"
1%
#80
0"
0%
#85
b11101 (
b11101 !
1"
1%
#90
0"
0%
#95
b11011 !
b11011 (
1"
1%
#100
0"
0%
#105
b10110 (
b10110 !
1"
1%
#110
0"
0%
#115
b1100 !
b1100 (
1"
1%
#120
0"
0%
#125
b11000 !
b11000 (
1"
1%
#130
0"
0%
#135
b10001 (
b10001 !
1"
1%
#140
0"
0%
#145
b11 !
b11 (
1"
1%
#150
0"
0%
#155
b111 !
b111 (
1"
1%
#160
0"
0%
#165
b1111 !
b1111 (
1"
1%
#170
0"
0%
#175
b11111 !
b11111 (
1"
1%
#180
0"
0%
#185
b11110 (
b11110 !
1"
1%
#190
0"
0%
#195
b11100 !
b11100 (
1"
1%
#200
0"
0%
#205
b11001 (
b11001 !
1"
1%
#210
0"
0%
#215
b10011 !
b10011 (
1"
1%
#220
0"
0%
#225
b110 (
b110 !
1"
1%
#230
0"
0%
#235
b1101 (
b1101 !
1"
1%
#240
0"
0%
#245
b11010 (
b11010 !
1"
1%
#250
0"
0%
#255
b10100 !
b10100 (
1"
1%
#260
0"
0%
#265
b1001 (
b1001 !
1"
1%
#270
0"
0%
#275
b10010 (
b10010 !
1"
1%
#280
0"
0%
#285
b100 !
b100 (
1"
1%
#290
0"
0%
#295
b1000 !
b1000 (
1"
1%
#300
0"
0%
#305
b10000 !
b10000 (
1"
1%
#310
0"
0%
#315
b1 (
b1 !
1"
1%
#320
0"
0%
#322
