/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  reg [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [8:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [14:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [19:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [4:0] celloutsig_0_42z;
  wire [21:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  reg [3:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [3:0] celloutsig_0_52z;
  wire [2:0] celloutsig_0_54z;
  reg [4:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire [4:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [11:0] celloutsig_0_66z;
  wire celloutsig_0_68z;
  wire [13:0] celloutsig_0_69z;
  wire [11:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_70z;
  wire [7:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_78z;
  wire [9:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  reg [14:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = celloutsig_0_8z ? celloutsig_0_29z : celloutsig_0_5z;
  assign celloutsig_0_12z = celloutsig_0_9z[0] ? celloutsig_0_5z : celloutsig_0_7z;
  assign celloutsig_0_40z = ~(celloutsig_0_32z & celloutsig_0_3z[10]);
  assign celloutsig_0_46z = ~(celloutsig_0_8z & celloutsig_0_37z[1]);
  assign celloutsig_0_63z = ~(celloutsig_0_41z[1] & celloutsig_0_30z);
  assign celloutsig_0_15z = ~(celloutsig_0_10z & celloutsig_0_3z[15]);
  assign celloutsig_0_24z = ~(celloutsig_0_14z & celloutsig_0_6z[0]);
  assign celloutsig_0_48z = !(celloutsig_0_4z ? celloutsig_0_6z[4] : celloutsig_0_39z);
  assign celloutsig_1_1z = !(in_data[107] ? in_data[133] : celloutsig_1_0z[2]);
  assign celloutsig_0_20z = !(celloutsig_0_13z ? celloutsig_0_12z : celloutsig_0_8z);
  assign celloutsig_0_29z = !(celloutsig_0_5z ? celloutsig_0_18z[4] : celloutsig_0_17z[2]);
  assign celloutsig_0_51z = ~(celloutsig_0_38z[0] | celloutsig_0_43z[4]);
  assign celloutsig_0_36z = ~celloutsig_0_24z;
  assign celloutsig_0_39z = ~celloutsig_0_7z;
  assign celloutsig_0_28z = ~celloutsig_0_19z;
  assign celloutsig_0_7z = ~((celloutsig_0_3z[10] | celloutsig_0_3z[6]) & celloutsig_0_6z[4]);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[3] | celloutsig_0_2z) & (celloutsig_0_0z[2] | celloutsig_0_2z));
  assign celloutsig_0_45z = ~((celloutsig_0_0z[3] | celloutsig_0_8z) & (celloutsig_0_40z | celloutsig_0_42z[0]));
  assign celloutsig_0_73z = ~((celloutsig_0_13z | celloutsig_0_26z) & (celloutsig_0_63z | celloutsig_0_72z[0]));
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_1z) & (celloutsig_1_0z[13] | celloutsig_1_0z[13]));
  assign celloutsig_0_13z = ~((celloutsig_0_11z | in_data[28]) & (celloutsig_0_12z | celloutsig_0_9z[3]));
  assign celloutsig_0_23z = ~((celloutsig_0_1z[4] | celloutsig_0_12z) & (celloutsig_0_1z[4] | in_data[3]));
  assign celloutsig_0_56z = celloutsig_0_16z | ~(celloutsig_0_33z[7]);
  assign celloutsig_0_31z = celloutsig_0_27z[2] ^ celloutsig_0_6z[9];
  assign celloutsig_0_32z = celloutsig_0_31z ^ celloutsig_0_4z;
  assign celloutsig_0_65z = celloutsig_0_48z ^ celloutsig_0_51z;
  assign celloutsig_0_68z = celloutsig_0_56z ^ celloutsig_0_49z;
  assign celloutsig_0_10z = celloutsig_0_7z ^ celloutsig_0_3z[5];
  assign celloutsig_0_11z = celloutsig_0_1z[0] ^ celloutsig_0_8z;
  assign celloutsig_0_19z = celloutsig_0_17z[1] ^ celloutsig_0_0z[0];
  assign celloutsig_0_78z = { celloutsig_0_69z[11:3], celloutsig_0_46z, celloutsig_0_58z, celloutsig_0_60z, celloutsig_0_33z, celloutsig_0_46z } > { celloutsig_0_41z, celloutsig_0_48z, celloutsig_0_54z, celloutsig_0_70z, celloutsig_0_21z, celloutsig_0_55z, celloutsig_0_52z, celloutsig_0_73z, celloutsig_0_68z, celloutsig_0_61z };
  assign celloutsig_0_14z = { celloutsig_0_3z[18:10], celloutsig_0_10z } > in_data[11:2];
  assign celloutsig_0_44z = { celloutsig_0_43z[6:3], celloutsig_0_28z } && celloutsig_0_37z[12:8];
  assign celloutsig_0_8z = in_data[85:81] && { celloutsig_0_6z[4:2], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_30z = { celloutsig_0_25z[3:1], celloutsig_0_7z, celloutsig_0_4z } && { celloutsig_0_6z[5:2], celloutsig_0_7z };
  assign celloutsig_0_58z = { celloutsig_0_3z[16:2], celloutsig_0_46z, celloutsig_0_48z, celloutsig_0_36z, celloutsig_0_48z } < { celloutsig_0_34z[3:1], celloutsig_0_28z, celloutsig_0_33z };
  assign celloutsig_0_61z = celloutsig_0_28z & ~(celloutsig_0_25z[1]);
  assign celloutsig_1_19z = in_data[187] & ~(celloutsig_1_17z[1]);
  assign celloutsig_0_16z = in_data[87] & ~(celloutsig_0_5z);
  assign celloutsig_0_2z = in_data[21] & ~(celloutsig_0_0z[0]);
  assign celloutsig_0_3z = { in_data[83:75], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, in_data[69:58], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_34z = celloutsig_0_3z[11:5] % { 1'h1, celloutsig_0_0z[2], celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_0_41z = celloutsig_0_25z[2:0] % { 1'h1, celloutsig_0_0z[0], celloutsig_0_19z };
  assign celloutsig_0_42z = celloutsig_0_1z % { 1'h1, celloutsig_0_38z[2:0], celloutsig_0_5z };
  assign celloutsig_0_52z = celloutsig_0_1z[3:0] % { 1'h1, celloutsig_0_6z[2:0] };
  assign celloutsig_0_54z = { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_48z } % { 1'h1, celloutsig_0_33z[11:10] };
  assign celloutsig_0_1z = in_data[78:74] % { 1'h1, in_data[18:15] };
  assign celloutsig_0_38z = { celloutsig_0_1z[2:0], celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_2z } % { 1'h1, celloutsig_0_25z[2:1], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_28z };
  assign celloutsig_0_43z = { celloutsig_0_28z, celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_38z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_24z, celloutsig_0_25z } % { 1'h1, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_28z };
  assign celloutsig_0_79z = { celloutsig_0_50z, celloutsig_0_45z, celloutsig_0_44z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_73z } % { 1'h1, celloutsig_0_66z[3:1], celloutsig_0_5z, celloutsig_0_44z, celloutsig_0_31z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_0_69z = celloutsig_0_64z[3] ? { celloutsig_0_36z, celloutsig_0_28z, celloutsig_0_6z } : { celloutsig_0_65z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_9z = celloutsig_0_5z ? celloutsig_0_3z[8:4] : in_data[15:11];
  assign celloutsig_1_17z = in_data[136] ? celloutsig_1_10z[13:8] : in_data[172:167];
  assign celloutsig_0_37z = - { in_data[40:26], celloutsig_0_12z, celloutsig_0_25z };
  assign celloutsig_0_64z = - { celloutsig_0_9z[3:0], celloutsig_0_7z };
  assign celloutsig_0_17z = - { celloutsig_0_3z[12:9], celloutsig_0_15z };
  assign celloutsig_0_25z = - { celloutsig_0_9z[4:3], celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_70z = ~ { celloutsig_0_33z[12:9], celloutsig_0_32z };
  assign celloutsig_0_50z = celloutsig_0_4z & celloutsig_0_2z;
  assign celloutsig_1_18z = in_data[117] & celloutsig_1_7z;
  assign celloutsig_0_60z = ~^ { celloutsig_0_17z[4:1], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_47z };
  assign celloutsig_0_26z = ~^ { celloutsig_0_22z[7:5], celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_24z };
  assign celloutsig_0_5z = ^ { celloutsig_0_3z[18:4], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_33z = { celloutsig_0_22z[15:3], celloutsig_0_24z, celloutsig_0_5z } <<< { celloutsig_0_6z[10:0], celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[178:164] <<< in_data[112:98];
  assign celloutsig_0_21z = { celloutsig_0_0z[3:1], celloutsig_0_19z } <<< celloutsig_0_3z[18:15];
  assign celloutsig_0_0z = in_data[26:23] >>> in_data[52:49];
  assign celloutsig_0_6z = in_data[51:40] >>> { celloutsig_0_3z[11:1], celloutsig_0_4z };
  assign celloutsig_0_66z = { celloutsig_0_55z[3:0], celloutsig_0_32z, celloutsig_0_23z, celloutsig_0_39z, celloutsig_0_1z } >>> { celloutsig_0_3z[7:3], celloutsig_0_14z, celloutsig_0_60z, celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_0_72z = { celloutsig_0_66z[7:5], celloutsig_0_17z } >>> { celloutsig_0_29z, celloutsig_0_51z, celloutsig_0_42z, celloutsig_0_68z };
  assign celloutsig_0_22z = { celloutsig_0_3z[15:1], celloutsig_0_11z, celloutsig_0_16z } >>> { celloutsig_0_6z, celloutsig_0_18z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_47z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_47z = { celloutsig_0_38z[5:4], celloutsig_0_14z, celloutsig_0_31z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_55z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_55z = { celloutsig_0_47z, celloutsig_0_23z };
  always_latch
    if (clkin_data[128]) celloutsig_1_10z = 15'h0000;
    else if (!clkin_data[32]) celloutsig_1_10z = in_data[113:99];
  always_latch
    if (!clkin_data[96]) celloutsig_0_18z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_18z = { celloutsig_0_6z[11:8], celloutsig_0_12z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_27z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_27z = { celloutsig_0_3z[13:12], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_20z };
  assign { out_data[128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
