{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543980032454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543980032454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 21:20:32 2018 " "Processing started: Tue Dec 04 21:20:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543980032454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1543980032454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSM -c MSM --generate_symbol=U:/Classes/CPRE281/finalProj/Mode_Select_Mux/MSM.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSM -c MSM --generate_symbol=U:/Classes/CPRE281/finalProj/Mode_Select_Mux/MSM.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1543980032454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RF_In RF_in msm.v(8) " "Verilog HDL Declaration information at msm.v(8): object \"RF_In\" differs only in case from object \"RF_in\" in the same scope" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Mode_Select_Mux/msm.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1543980032938 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "RF_In msm.v(32) " "Verilog HDL Procedural Assignment error at msm.v(32): object \"RF_In\" on left-hand side of assignment must have a variable data type" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Mode_Select_Mux/msm.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1543980032938 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "irl_Load msm.v(32) " "Verilog HDL error at msm.v(32): object \"irl_Load\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Mode_Select_Mux/msm.v" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1543980032938 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "RF_In msm.v(49) " "Verilog HDL Procedural Assignment error at msm.v(49): object \"RF_In\" on left-hand side of assignment must have a variable data type" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Mode_Select_Mux/msm.v" 49 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1543980032938 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "RF_In msm.v(66) " "Verilog HDL Procedural Assignment error at msm.v(66): object \"RF_In\" on left-hand side of assignment must have a variable data type" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Mode_Select_Mux/msm.v" 66 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1543980032938 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 4 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543980032938 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 04 21:20:32 2018 " "Processing ended: Tue Dec 04 21:20:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543980032938 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543980032938 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543980032938 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1543980032938 ""}
