

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Fri Mar 05 21:45:49 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F45K50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 05/05/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F45K50 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _ANSELB	set	3932
    49  0000                     _ANSELA	set	3931
    50  0000                     _TRISBbits	set	3987
    51  0000                     _TRISAbits	set	3986
    52  0000                     _LATAbits	set	3977
    53  0000                     _PORTBbits	set	3969
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007F96                     __pcinit:
    59                           	callstack 0
    60  007F96                     start_initialization:
    61                           	callstack 0
    62  007F96                     __initialization:
    63                           	callstack 0
    64  007F96                     end_of_initialization:
    65                           	callstack 0
    66  007F96                     __end_of__initialization:
    67                           	callstack 0
    68  007F96  0100               	movlb	0
    69  007F98  EFD7  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000001                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000001                     ??_main:
    75                           
    76                           ; 1 bytes @ 0x0
    77  000001                     	ds	2
    78                           
    79 ;;
    80 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    81 ;;
    82 ;; *************** function _main *****************
    83 ;; Defined at:
    84 ;;		line 24 in file "main.c"
    85 ;; Parameters:    Size  Location     Type
    86 ;;		None
    87 ;; Auto vars:     Size  Location     Type
    88 ;;		None
    89 ;; Return value:  Size  Location     Type
    90 ;;                  1    wreg      void 
    91 ;; Registers used:
    92 ;;		wreg, status,2, cstack
    93 ;; Tracked objects:
    94 ;;		On entry : 0/0
    95 ;;		On exit  : 0/0
    96 ;;		Unchanged: 0/0
    97 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    98 ;;      Params:         0       0       0       0       0       0       0       0       0
    99 ;;      Locals:         0       0       0       0       0       0       0       0       0
   100 ;;      Temps:          2       0       0       0       0       0       0       0       0
   101 ;;      Totals:         2       0       0       0       0       0       0       0       0
   102 ;;Total ram usage:        2 bytes
   103 ;; Hardware stack levels required when called:    1
   104 ;; This function calls:
   105 ;;		_portsInit
   106 ;; This function is called by:
   107 ;;		Startup code after reset
   108 ;; This function uses a non-reentrant model
   109 ;;
   110                           
   111                           	psect	text0
   112  007FAE                     __ptext0:
   113                           	callstack 0
   114  007FAE                     _main:
   115                           	callstack 30
   116  007FAE                     
   117                           ;main.c: 25:     portsInit();
   118  007FAE  ECCE  F03F         	call	_portsInit	;wreg free
   119  007FB2                     l715:
   120                           
   121                           ;main.c: 27:         if(PORTBbits.RB4 == pushed)
   122  007FB2  B881               	btfsc	129,4,c	;volatile
   123  007FB4  EFDE  F03F         	goto	u11
   124  007FB8  EFE0  F03F         	goto	u10
   125  007FBC                     u11:
   126  007FBC  EFE3  F03F         	goto	l22
   127  007FC0                     u10:
   128  007FC0                     
   129                           ;main.c: 28:             LATAbits.LATA7 = led_OFF;
   130  007FC0  9E89               	bcf	137,7,c	;volatile
   131  007FC2  EFE4  F03F         	goto	l23
   132  007FC6                     l22:
   133                           
   134                           ;main.c: 30:             LATAbits.LATA7 = led_ON;
   135  007FC6  8E89               	bsf	137,7,c	;volatile
   136  007FC8                     l23:
   137                           
   138                           ;main.c: 31:         LATAbits.LATA4 = led_ON;
   139  007FC8  8889               	bsf	137,4,c	;volatile
   140  007FCA                     
   141                           ;main.c: 32:         _delay((unsigned long)((1000)*(1000000/4000.0)));
   142  007FCA  0E02               	movlw	2
   143  007FCC  6E02               	movwf	(??_main+1)^0,c
   144  007FCE  0E45               	movlw	69
   145  007FD0  6E01               	movwf	??_main^0,c
   146  007FD2  0EAA               	movlw	170
   147  007FD4                     u27:
   148  007FD4  2EE8               	decfsz	wreg,f,c
   149  007FD6  D7FE               	bra	u27
   150  007FD8  2E01               	decfsz	??_main^0,f,c
   151  007FDA  D7FC               	bra	u27
   152  007FDC  2E02               	decfsz	(??_main+1)^0,f,c
   153  007FDE  D7FA               	bra	u27
   154  007FE0                     
   155                           ;main.c: 33:         LATAbits.LATA4 = led_OFF;
   156  007FE0  9889               	bcf	137,4,c	;volatile
   157                           
   158                           ;main.c: 34:         _delay((unsigned long)((1000)*(1000000/4000.0)));
   159  007FE2  0E02               	movlw	2
   160  007FE4  6E02               	movwf	(??_main+1)^0,c
   161  007FE6  0E45               	movlw	69
   162  007FE8  6E01               	movwf	??_main^0,c
   163  007FEA  0EAA               	movlw	170
   164  007FEC                     u37:
   165  007FEC  2EE8               	decfsz	wreg,f,c
   166  007FEE  D7FE               	bra	u37
   167  007FF0  2E01               	decfsz	??_main^0,f,c
   168  007FF2  D7FC               	bra	u37
   169  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   170  007FF6  D7FA               	bra	u37
   171  007FF8  EFD9  F03F         	goto	l715
   172  007FFC  EF00  F000         	goto	start
   173  008000                     __end_of_main:
   174                           	callstack 0
   175                           
   176 ;; *************** function _portsInit *****************
   177 ;; Defined at:
   178 ;;		line 39 in file "main.c"
   179 ;; Parameters:    Size  Location     Type
   180 ;;		None
   181 ;; Auto vars:     Size  Location     Type
   182 ;;		None
   183 ;; Return value:  Size  Location     Type
   184 ;;                  1    wreg      void 
   185 ;; Registers used:
   186 ;;		wreg, status,2
   187 ;; Tracked objects:
   188 ;;		On entry : 0/0
   189 ;;		On exit  : 0/0
   190 ;;		Unchanged: 0/0
   191 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   192 ;;      Params:         0       0       0       0       0       0       0       0       0
   193 ;;      Locals:         0       0       0       0       0       0       0       0       0
   194 ;;      Temps:          0       0       0       0       0       0       0       0       0
   195 ;;      Totals:         0       0       0       0       0       0       0       0       0
   196 ;;Total ram usage:        0 bytes
   197 ;; Hardware stack levels used:    1
   198 ;; This function calls:
   199 ;;		Nothing
   200 ;; This function is called by:
   201 ;;		_main
   202 ;; This function uses a non-reentrant model
   203 ;;
   204                           
   205                           	psect	text1
   206  007F9C                     __ptext1:
   207                           	callstack 0
   208  007F9C                     _portsInit:
   209                           	callstack 30
   210  007F9C                     
   211                           ;main.c: 40:     ANSELA = digital;
   212  007F9C  0E00               	movlw	0
   213  007F9E  010F               	movlb	15	; () banked
   214  007FA0  6F5B               	movwf	91,b	;volatile
   215  007FA2                     
   216                           ; BSR set to: 15
   217                           ;main.c: 41:     TRISAbits.TRISA4 = output;
   218  007FA2  9892               	bcf	146,4,c	;volatile
   219  007FA4                     
   220                           ; BSR set to: 15
   221                           ;main.c: 42:     TRISAbits.TRISA7 = output;
   222  007FA4  9E92               	bcf	146,7,c	;volatile
   223                           
   224                           ;main.c: 43:     ANSELB = digital;
   225  007FA6  0E00               	movlw	0
   226  007FA8  6F5C               	movwf	92,b	;volatile
   227  007FAA                     
   228                           ; BSR set to: 15
   229                           ;main.c: 44:     TRISBbits.TRISB4 = input;
   230  007FAA  8893               	bsf	147,4,c	;volatile
   231  007FAC                     
   232                           ; BSR set to: 15
   233  007FAC  0012               	return		;funcret
   234  007FAE                     __end_of_portsInit:
   235                           	callstack 0
   236  0000                     
   237                           	psect	rparam
   238  0000                     
   239                           	psect	idloc
   240                           
   241                           ;Config register IDLOC0 @ 0x200000
   242                           ;	unspecified, using default values
   243  200000                     	org	2097152
   244  200000  FF                 	db	255
   245                           
   246                           ;Config register IDLOC1 @ 0x200001
   247                           ;	unspecified, using default values
   248  200001                     	org	2097153
   249  200001  FF                 	db	255
   250                           
   251                           ;Config register IDLOC2 @ 0x200002
   252                           ;	unspecified, using default values
   253  200002                     	org	2097154
   254  200002  FF                 	db	255
   255                           
   256                           ;Config register IDLOC3 @ 0x200003
   257                           ;	unspecified, using default values
   258  200003                     	org	2097155
   259  200003  FF                 	db	255
   260                           
   261                           ;Config register IDLOC4 @ 0x200004
   262                           ;	unspecified, using default values
   263  200004                     	org	2097156
   264  200004  FF                 	db	255
   265                           
   266                           ;Config register IDLOC5 @ 0x200005
   267                           ;	unspecified, using default values
   268  200005                     	org	2097157
   269  200005  FF                 	db	255
   270                           
   271                           ;Config register IDLOC6 @ 0x200006
   272                           ;	unspecified, using default values
   273  200006                     	org	2097158
   274  200006  FF                 	db	255
   275                           
   276                           ;Config register IDLOC7 @ 0x200007
   277                           ;	unspecified, using default values
   278  200007                     	org	2097159
   279  200007  FF                 	db	255
   280                           
   281                           	psect	config
   282                           
   283                           ;Config register CONFIG1L @ 0x300000
   284                           ;	PLL Selection
   285                           ;	PLLSEL = PLL4X, 4x clock multiplier
   286                           ;	PLL Enable Configuration bit
   287                           ;	CFGPLLEN = OFF, PLL Disabled (firmware controlled)
   288                           ;	CPU System Clock Postscaler
   289                           ;	CPUDIV = NOCLKDIV, CPU uses system clock (no divide)
   290                           ;	Low Speed USB mode with 48 MHz system clock
   291                           ;	LS48MHZ = SYS24X4, System clock at 24 MHz, USB clock divider is set to 4
   292  300000                     	org	3145728
   293  300000  00                 	db	0
   294                           
   295                           ;Config register CONFIG1H @ 0x300001
   296                           ;	Oscillator Selection
   297                           ;	FOSC = INTOSCIO, Internal oscillator
   298                           ;	Primary Oscillator Shutdown
   299                           ;	PCLKEN = ON, Primary oscillator enabled
   300                           ;	Fail-Safe Clock Monitor
   301                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   302                           ;	Internal/External Oscillator Switchover
   303                           ;	IESO = OFF, Oscillator Switchover mode disabled
   304  300001                     	org	3145729
   305  300001  28                 	db	40
   306                           
   307                           ;Config register CONFIG2L @ 0x300002
   308                           ;	Power-up Timer Enable
   309                           ;	nPWRTEN = OFF, Power up timer disabled
   310                           ;	Brown-out Reset Enable
   311                           ;	BOREN = SBORDIS, BOR enabled in hardware (SBOREN is ignored)
   312                           ;	Brown-out Reset Voltage
   313                           ;	BORV = 190, BOR set to 1.9V nominal
   314                           ;	Low-Power Brown-out Reset
   315                           ;	nLPBOR = OFF, Low-Power Brown-out Reset disabled
   316  300002                     	org	3145730
   317  300002  5F                 	db	95
   318                           
   319                           ;Config register CONFIG2H @ 0x300003
   320                           ;	Watchdog Timer Enable bits
   321                           ;	WDTEN = OFF, WDT disabled in hardware (SWDTEN ignored)
   322                           ;	Watchdog Timer Postscaler
   323                           ;	WDTPS = 32768, 1:32768
   324  300003                     	org	3145731
   325  300003  3C                 	db	60
   326                           
   327                           ; Padding undefined space
   328  300004                     	org	3145732
   329  300004  FF                 	db	255
   330                           
   331                           ;Config register CONFIG3H @ 0x300005
   332                           ;	CCP2 MUX bit
   333                           ;	CCP2MX = RC1, CCP2 input/output is multiplexed with RC1
   334                           ;	PORTB A/D Enable bit
   335                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
   336                           ;	Timer3 Clock Input MUX bit
   337                           ;	T3CMX = RC0, T3CKI function is on RC0
   338                           ;	SDO Output MUX bit
   339                           ;	SDOMX = RB3, SDO function is on RB3
   340                           ;	Master Clear Reset Pin Enable
   341                           ;	MCLRE = ON, MCLR pin enabled; RE3 input disabled
   342  300005                     	org	3145733
   343  300005  D3                 	db	211
   344                           
   345                           ;Config register CONFIG4L @ 0x300006
   346                           ;	Stack Full/Underflow Reset
   347                           ;	STVREN = ON, Stack full/underflow will cause Reset
   348                           ;	Single-Supply ICSP Enable bit
   349                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
   350                           ;	Dedicated In-Circuit Debug/Programming Port Enable
   351                           ;	ICPRT = OFF, ICPORT disabled
   352                           ;	Extended Instruction Set Enable bit
   353                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled
   354                           ;	Background Debugger Enable bit
   355                           ;	DEBUG = 0x1, unprogrammed default
   356  300006                     	org	3145734
   357  300006  85                 	db	133
   358                           
   359                           ; Padding undefined space
   360  300007                     	org	3145735
   361  300007  FF                 	db	255
   362                           
   363                           ;Config register CONFIG5L @ 0x300008
   364                           ;	Block 0 Code Protect
   365                           ;	CP0 = OFF, Block 0 is not code-protected
   366                           ;	Block 1 Code Protect
   367                           ;	CP1 = OFF, Block 1 is not code-protected
   368                           ;	Block 2 Code Protect
   369                           ;	CP2 = OFF, Block 2 is not code-protected
   370                           ;	Block 3 Code Protect
   371                           ;	CP3 = OFF, Block 3 is not code-protected
   372  300008                     	org	3145736
   373  300008  0F                 	db	15
   374                           
   375                           ;Config register CONFIG5H @ 0x300009
   376                           ;	Boot Block Code Protect
   377                           ;	CPB = OFF, Boot block is not code-protected
   378                           ;	Data EEPROM Code Protect
   379                           ;	CPD = OFF, Data EEPROM is not code-protected
   380  300009                     	org	3145737
   381  300009  C0                 	db	192
   382                           
   383                           ;Config register CONFIG6L @ 0x30000A
   384                           ;	Block 0 Write Protect
   385                           ;	WRT0 = OFF, Block 0 (0800-1FFFh) is not write-protected
   386                           ;	Block 1 Write Protect
   387                           ;	WRT1 = OFF, Block 1 (2000-3FFFh) is not write-protected
   388                           ;	Block 2 Write Protect
   389                           ;	WRT2 = OFF, Block 2 (04000-5FFFh) is not write-protected
   390                           ;	Block 3 Write Protect
   391                           ;	WRT3 = OFF, Block 3 (06000-7FFFh) is not write-protected
   392  30000A                     	org	3145738
   393  30000A  0F                 	db	15
   394                           
   395                           ;Config register CONFIG6H @ 0x30000B
   396                           ;	Configuration Registers Write Protect
   397                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   398                           ;	Boot Block Write Protect
   399                           ;	WRTB = OFF, Boot block (0000-7FFh) is not write-protected
   400                           ;	Data EEPROM Write Protect
   401                           ;	WRTD = OFF, Data EEPROM is not write-protected
   402  30000B                     	org	3145739
   403  30000B  E0                 	db	224
   404                           
   405                           ;Config register CONFIG7L @ 0x30000C
   406                           ;	Block 0 Table Read Protect
   407                           ;	EBTR0 = OFF, Block 0 is not protected from table reads executed in other blocks
   408                           ;	Block 1 Table Read Protect
   409                           ;	EBTR1 = OFF, Block 1 is not protected from table reads executed in other blocks
   410                           ;	Block 2 Table Read Protect
   411                           ;	EBTR2 = OFF, Block 2 is not protected from table reads executed in other blocks
   412                           ;	Block 3 Table Read Protect
   413                           ;	EBTR3 = OFF, Block 3 is not protected from table reads executed in other blocks
   414  30000C                     	org	3145740
   415  30000C  0F                 	db	15
   416                           
   417                           ;Config register CONFIG7H @ 0x30000D
   418                           ;	Boot Block Table Read Protect
   419                           ;	EBTRB = OFF, Boot block is not protected from table reads executed in other blocks
   420  30000D                     	org	3145741
   421  30000D  40                 	db	64
   422                           tosu	equ	0xFFF
   423                           tosh	equ	0xFFE
   424                           tosl	equ	0xFFD
   425                           stkptr	equ	0xFFC
   426                           pclatu	equ	0xFFB
   427                           pclath	equ	0xFFA
   428                           pcl	equ	0xFF9
   429                           tblptru	equ	0xFF8
   430                           tblptrh	equ	0xFF7
   431                           tblptrl	equ	0xFF6
   432                           tablat	equ	0xFF5
   433                           prodh	equ	0xFF4
   434                           prodl	equ	0xFF3
   435                           indf0	equ	0xFEF
   436                           postinc0	equ	0xFEE
   437                           postdec0	equ	0xFED
   438                           preinc0	equ	0xFEC
   439                           plusw0	equ	0xFEB
   440                           fsr0h	equ	0xFEA
   441                           fsr0l	equ	0xFE9
   442                           wreg	equ	0xFE8
   443                           indf1	equ	0xFE7
   444                           postinc1	equ	0xFE6
   445                           postdec1	equ	0xFE5
   446                           preinc1	equ	0xFE4
   447                           plusw1	equ	0xFE3
   448                           fsr1h	equ	0xFE2
   449                           fsr1l	equ	0xFE1
   450                           bsr	equ	0xFE0
   451                           indf2	equ	0xFDF
   452                           postinc2	equ	0xFDE
   453                           postdec2	equ	0xFDD
   454                           preinc2	equ	0xFDC
   455                           plusw2	equ	0xFDB
   456                           fsr2h	equ	0xFDA
   457                           fsr2l	equ	0xFD9
   458                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                          _portsInit
 ---------------------------------------------------------------------------------
 (1) _portsInit                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _portsInit

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Fri Mar 05 21:45:49 2021

                     l22 7FC6                       l23 7FC8                       l29 7FAC  
                     u10 7FC0                       u11 7FBC                       u27 7FD4  
                     u37 7FEC                      l711 7FAA                      l705 7F9C  
                    l721 7FE0                      l713 7FAE                      l707 7FA2  
                    l715 7FB2                      l709 7FA4                      l717 7FC0  
                    l719 7FCA                      wreg 000FE8                     _main 7FAE  
                   start 0000             ___param_bank 000000                    ?_main 0001  
        __initialization 7F96             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   _ANSELA 000F5B                   _ANSELB 000F5C  
             __accesstop 0060  __end_of__initialization 7F96            ___rparam_used 000001  
         __pcstackCOMRAM 0001       __size_of_portsInit 0012                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F96                  __ramtop 0800  
                __ptext0 7FAE                  __ptext1 7F9C     end_of_initialization 7F96  
      __end_of_portsInit 7FAE                _PORTBbits 000F81                _TRISAbits 000F92  
              _TRISBbits 000F93      start_initialization 7F96                 _LATAbits 000F89  
              _portsInit 7F9C                 __Hrparam 0000                 __Lrparam 0000  
             ?_portsInit 0001            __size_of_main 0052              ??_portsInit 0001  
