$comment
	File created using the following command:
		vcd file MIPS_DLX_pipeline.msim.vcd -direction
$end
$date
	Thu Nov 28 04:04:10 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module tiporij_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & simu_decoder_out [8] $end
$var wire 1 ' simu_decoder_out [7] $end
$var wire 1 ( simu_decoder_out [6] $end
$var wire 1 ) simu_decoder_out [5] $end
$var wire 1 * simu_decoder_out [4] $end
$var wire 1 + simu_decoder_out [3] $end
$var wire 1 , simu_decoder_out [2] $end
$var wire 1 - simu_decoder_out [1] $end
$var wire 1 . simu_decoder_out [0] $end
$var wire 1 / simu_instru_out [31] $end
$var wire 1 0 simu_instru_out [30] $end
$var wire 1 1 simu_instru_out [29] $end
$var wire 1 2 simu_instru_out [28] $end
$var wire 1 3 simu_instru_out [27] $end
$var wire 1 4 simu_instru_out [26] $end
$var wire 1 5 simu_instru_out [25] $end
$var wire 1 6 simu_instru_out [24] $end
$var wire 1 7 simu_instru_out [23] $end
$var wire 1 8 simu_instru_out [22] $end
$var wire 1 9 simu_instru_out [21] $end
$var wire 1 : simu_instru_out [20] $end
$var wire 1 ; simu_instru_out [19] $end
$var wire 1 < simu_instru_out [18] $end
$var wire 1 = simu_instru_out [17] $end
$var wire 1 > simu_instru_out [16] $end
$var wire 1 ? simu_instru_out [15] $end
$var wire 1 @ simu_instru_out [14] $end
$var wire 1 A simu_instru_out [13] $end
$var wire 1 B simu_instru_out [12] $end
$var wire 1 C simu_instru_out [11] $end
$var wire 1 D simu_instru_out [10] $end
$var wire 1 E simu_instru_out [9] $end
$var wire 1 F simu_instru_out [8] $end
$var wire 1 G simu_instru_out [7] $end
$var wire 1 H simu_instru_out [6] $end
$var wire 1 I simu_instru_out [5] $end
$var wire 1 J simu_instru_out [4] $end
$var wire 1 K simu_instru_out [3] $end
$var wire 1 L simu_instru_out [2] $end
$var wire 1 M simu_instru_out [1] $end
$var wire 1 N simu_instru_out [0] $end
$var wire 1 O simu_pc_out [31] $end
$var wire 1 P simu_pc_out [30] $end
$var wire 1 Q simu_pc_out [29] $end
$var wire 1 R simu_pc_out [28] $end
$var wire 1 S simu_pc_out [27] $end
$var wire 1 T simu_pc_out [26] $end
$var wire 1 U simu_pc_out [25] $end
$var wire 1 V simu_pc_out [24] $end
$var wire 1 W simu_pc_out [23] $end
$var wire 1 X simu_pc_out [22] $end
$var wire 1 Y simu_pc_out [21] $end
$var wire 1 Z simu_pc_out [20] $end
$var wire 1 [ simu_pc_out [19] $end
$var wire 1 \ simu_pc_out [18] $end
$var wire 1 ] simu_pc_out [17] $end
$var wire 1 ^ simu_pc_out [16] $end
$var wire 1 _ simu_pc_out [15] $end
$var wire 1 ` simu_pc_out [14] $end
$var wire 1 a simu_pc_out [13] $end
$var wire 1 b simu_pc_out [12] $end
$var wire 1 c simu_pc_out [11] $end
$var wire 1 d simu_pc_out [10] $end
$var wire 1 e simu_pc_out [9] $end
$var wire 1 f simu_pc_out [8] $end
$var wire 1 g simu_pc_out [7] $end
$var wire 1 h simu_pc_out [6] $end
$var wire 1 i simu_pc_out [5] $end
$var wire 1 j simu_pc_out [4] $end
$var wire 1 k simu_pc_out [3] $end
$var wire 1 l simu_pc_out [2] $end
$var wire 1 m simu_pc_out [1] $end
$var wire 1 n simu_pc_out [0] $end
$var wire 1 o simu_ula_A [31] $end
$var wire 1 p simu_ula_A [30] $end
$var wire 1 q simu_ula_A [29] $end
$var wire 1 r simu_ula_A [28] $end
$var wire 1 s simu_ula_A [27] $end
$var wire 1 t simu_ula_A [26] $end
$var wire 1 u simu_ula_A [25] $end
$var wire 1 v simu_ula_A [24] $end
$var wire 1 w simu_ula_A [23] $end
$var wire 1 x simu_ula_A [22] $end
$var wire 1 y simu_ula_A [21] $end
$var wire 1 z simu_ula_A [20] $end
$var wire 1 { simu_ula_A [19] $end
$var wire 1 | simu_ula_A [18] $end
$var wire 1 } simu_ula_A [17] $end
$var wire 1 ~ simu_ula_A [16] $end
$var wire 1 !! simu_ula_A [15] $end
$var wire 1 "! simu_ula_A [14] $end
$var wire 1 #! simu_ula_A [13] $end
$var wire 1 $! simu_ula_A [12] $end
$var wire 1 %! simu_ula_A [11] $end
$var wire 1 &! simu_ula_A [10] $end
$var wire 1 '! simu_ula_A [9] $end
$var wire 1 (! simu_ula_A [8] $end
$var wire 1 )! simu_ula_A [7] $end
$var wire 1 *! simu_ula_A [6] $end
$var wire 1 +! simu_ula_A [5] $end
$var wire 1 ,! simu_ula_A [4] $end
$var wire 1 -! simu_ula_A [3] $end
$var wire 1 .! simu_ula_A [2] $end
$var wire 1 /! simu_ula_A [1] $end
$var wire 1 0! simu_ula_A [0] $end
$var wire 1 1! simu_ula_B [31] $end
$var wire 1 2! simu_ula_B [30] $end
$var wire 1 3! simu_ula_B [29] $end
$var wire 1 4! simu_ula_B [28] $end
$var wire 1 5! simu_ula_B [27] $end
$var wire 1 6! simu_ula_B [26] $end
$var wire 1 7! simu_ula_B [25] $end
$var wire 1 8! simu_ula_B [24] $end
$var wire 1 9! simu_ula_B [23] $end
$var wire 1 :! simu_ula_B [22] $end
$var wire 1 ;! simu_ula_B [21] $end
$var wire 1 <! simu_ula_B [20] $end
$var wire 1 =! simu_ula_B [19] $end
$var wire 1 >! simu_ula_B [18] $end
$var wire 1 ?! simu_ula_B [17] $end
$var wire 1 @! simu_ula_B [16] $end
$var wire 1 A! simu_ula_B [15] $end
$var wire 1 B! simu_ula_B [14] $end
$var wire 1 C! simu_ula_B [13] $end
$var wire 1 D! simu_ula_B [12] $end
$var wire 1 E! simu_ula_B [11] $end
$var wire 1 F! simu_ula_B [10] $end
$var wire 1 G! simu_ula_B [9] $end
$var wire 1 H! simu_ula_B [8] $end
$var wire 1 I! simu_ula_B [7] $end
$var wire 1 J! simu_ula_B [6] $end
$var wire 1 K! simu_ula_B [5] $end
$var wire 1 L! simu_ula_B [4] $end
$var wire 1 M! simu_ula_B [3] $end
$var wire 1 N! simu_ula_B [2] $end
$var wire 1 O! simu_ula_B [1] $end
$var wire 1 P! simu_ula_B [0] $end
$var wire 1 Q! simu_ula_out [31] $end
$var wire 1 R! simu_ula_out [30] $end
$var wire 1 S! simu_ula_out [29] $end
$var wire 1 T! simu_ula_out [28] $end
$var wire 1 U! simu_ula_out [27] $end
$var wire 1 V! simu_ula_out [26] $end
$var wire 1 W! simu_ula_out [25] $end
$var wire 1 X! simu_ula_out [24] $end
$var wire 1 Y! simu_ula_out [23] $end
$var wire 1 Z! simu_ula_out [22] $end
$var wire 1 [! simu_ula_out [21] $end
$var wire 1 \! simu_ula_out [20] $end
$var wire 1 ]! simu_ula_out [19] $end
$var wire 1 ^! simu_ula_out [18] $end
$var wire 1 _! simu_ula_out [17] $end
$var wire 1 `! simu_ula_out [16] $end
$var wire 1 a! simu_ula_out [15] $end
$var wire 1 b! simu_ula_out [14] $end
$var wire 1 c! simu_ula_out [13] $end
$var wire 1 d! simu_ula_out [12] $end
$var wire 1 e! simu_ula_out [11] $end
$var wire 1 f! simu_ula_out [10] $end
$var wire 1 g! simu_ula_out [9] $end
$var wire 1 h! simu_ula_out [8] $end
$var wire 1 i! simu_ula_out [7] $end
$var wire 1 j! simu_ula_out [6] $end
$var wire 1 k! simu_ula_out [5] $end
$var wire 1 l! simu_ula_out [4] $end
$var wire 1 m! simu_ula_out [3] $end
$var wire 1 n! simu_ula_out [2] $end
$var wire 1 o! simu_ula_out [1] $end
$var wire 1 p! simu_ula_out [0] $end
$var wire 1 q! simu_ula_z $end

$scope module i1 $end
$var wire 1 r! gnd $end
$var wire 1 s! vcc $end
$var wire 1 t! unknown $end
$var wire 1 u! devoe $end
$var wire 1 v! devclrn $end
$var wire 1 w! devpor $end
$var wire 1 x! ww_devoe $end
$var wire 1 y! ww_devclrn $end
$var wire 1 z! ww_devpor $end
$var wire 1 {! ww_CLOCK_50 $end
$var wire 1 |! ww_KEY [3] $end
$var wire 1 }! ww_KEY [2] $end
$var wire 1 ~! ww_KEY [1] $end
$var wire 1 !" ww_KEY [0] $end
$var wire 1 "" ww_simu_ula_out [31] $end
$var wire 1 #" ww_simu_ula_out [30] $end
$var wire 1 $" ww_simu_ula_out [29] $end
$var wire 1 %" ww_simu_ula_out [28] $end
$var wire 1 &" ww_simu_ula_out [27] $end
$var wire 1 '" ww_simu_ula_out [26] $end
$var wire 1 (" ww_simu_ula_out [25] $end
$var wire 1 )" ww_simu_ula_out [24] $end
$var wire 1 *" ww_simu_ula_out [23] $end
$var wire 1 +" ww_simu_ula_out [22] $end
$var wire 1 ," ww_simu_ula_out [21] $end
$var wire 1 -" ww_simu_ula_out [20] $end
$var wire 1 ." ww_simu_ula_out [19] $end
$var wire 1 /" ww_simu_ula_out [18] $end
$var wire 1 0" ww_simu_ula_out [17] $end
$var wire 1 1" ww_simu_ula_out [16] $end
$var wire 1 2" ww_simu_ula_out [15] $end
$var wire 1 3" ww_simu_ula_out [14] $end
$var wire 1 4" ww_simu_ula_out [13] $end
$var wire 1 5" ww_simu_ula_out [12] $end
$var wire 1 6" ww_simu_ula_out [11] $end
$var wire 1 7" ww_simu_ula_out [10] $end
$var wire 1 8" ww_simu_ula_out [9] $end
$var wire 1 9" ww_simu_ula_out [8] $end
$var wire 1 :" ww_simu_ula_out [7] $end
$var wire 1 ;" ww_simu_ula_out [6] $end
$var wire 1 <" ww_simu_ula_out [5] $end
$var wire 1 =" ww_simu_ula_out [4] $end
$var wire 1 >" ww_simu_ula_out [3] $end
$var wire 1 ?" ww_simu_ula_out [2] $end
$var wire 1 @" ww_simu_ula_out [1] $end
$var wire 1 A" ww_simu_ula_out [0] $end
$var wire 1 B" ww_simu_decoder_out [8] $end
$var wire 1 C" ww_simu_decoder_out [7] $end
$var wire 1 D" ww_simu_decoder_out [6] $end
$var wire 1 E" ww_simu_decoder_out [5] $end
$var wire 1 F" ww_simu_decoder_out [4] $end
$var wire 1 G" ww_simu_decoder_out [3] $end
$var wire 1 H" ww_simu_decoder_out [2] $end
$var wire 1 I" ww_simu_decoder_out [1] $end
$var wire 1 J" ww_simu_decoder_out [0] $end
$var wire 1 K" ww_simu_pc_out [31] $end
$var wire 1 L" ww_simu_pc_out [30] $end
$var wire 1 M" ww_simu_pc_out [29] $end
$var wire 1 N" ww_simu_pc_out [28] $end
$var wire 1 O" ww_simu_pc_out [27] $end
$var wire 1 P" ww_simu_pc_out [26] $end
$var wire 1 Q" ww_simu_pc_out [25] $end
$var wire 1 R" ww_simu_pc_out [24] $end
$var wire 1 S" ww_simu_pc_out [23] $end
$var wire 1 T" ww_simu_pc_out [22] $end
$var wire 1 U" ww_simu_pc_out [21] $end
$var wire 1 V" ww_simu_pc_out [20] $end
$var wire 1 W" ww_simu_pc_out [19] $end
$var wire 1 X" ww_simu_pc_out [18] $end
$var wire 1 Y" ww_simu_pc_out [17] $end
$var wire 1 Z" ww_simu_pc_out [16] $end
$var wire 1 [" ww_simu_pc_out [15] $end
$var wire 1 \" ww_simu_pc_out [14] $end
$var wire 1 ]" ww_simu_pc_out [13] $end
$var wire 1 ^" ww_simu_pc_out [12] $end
$var wire 1 _" ww_simu_pc_out [11] $end
$var wire 1 `" ww_simu_pc_out [10] $end
$var wire 1 a" ww_simu_pc_out [9] $end
$var wire 1 b" ww_simu_pc_out [8] $end
$var wire 1 c" ww_simu_pc_out [7] $end
$var wire 1 d" ww_simu_pc_out [6] $end
$var wire 1 e" ww_simu_pc_out [5] $end
$var wire 1 f" ww_simu_pc_out [4] $end
$var wire 1 g" ww_simu_pc_out [3] $end
$var wire 1 h" ww_simu_pc_out [2] $end
$var wire 1 i" ww_simu_pc_out [1] $end
$var wire 1 j" ww_simu_pc_out [0] $end
$var wire 1 k" ww_simu_instru_out [31] $end
$var wire 1 l" ww_simu_instru_out [30] $end
$var wire 1 m" ww_simu_instru_out [29] $end
$var wire 1 n" ww_simu_instru_out [28] $end
$var wire 1 o" ww_simu_instru_out [27] $end
$var wire 1 p" ww_simu_instru_out [26] $end
$var wire 1 q" ww_simu_instru_out [25] $end
$var wire 1 r" ww_simu_instru_out [24] $end
$var wire 1 s" ww_simu_instru_out [23] $end
$var wire 1 t" ww_simu_instru_out [22] $end
$var wire 1 u" ww_simu_instru_out [21] $end
$var wire 1 v" ww_simu_instru_out [20] $end
$var wire 1 w" ww_simu_instru_out [19] $end
$var wire 1 x" ww_simu_instru_out [18] $end
$var wire 1 y" ww_simu_instru_out [17] $end
$var wire 1 z" ww_simu_instru_out [16] $end
$var wire 1 {" ww_simu_instru_out [15] $end
$var wire 1 |" ww_simu_instru_out [14] $end
$var wire 1 }" ww_simu_instru_out [13] $end
$var wire 1 ~" ww_simu_instru_out [12] $end
$var wire 1 !# ww_simu_instru_out [11] $end
$var wire 1 "# ww_simu_instru_out [10] $end
$var wire 1 ## ww_simu_instru_out [9] $end
$var wire 1 $# ww_simu_instru_out [8] $end
$var wire 1 %# ww_simu_instru_out [7] $end
$var wire 1 &# ww_simu_instru_out [6] $end
$var wire 1 '# ww_simu_instru_out [5] $end
$var wire 1 (# ww_simu_instru_out [4] $end
$var wire 1 )# ww_simu_instru_out [3] $end
$var wire 1 *# ww_simu_instru_out [2] $end
$var wire 1 +# ww_simu_instru_out [1] $end
$var wire 1 ,# ww_simu_instru_out [0] $end
$var wire 1 -# ww_simu_ula_A [31] $end
$var wire 1 .# ww_simu_ula_A [30] $end
$var wire 1 /# ww_simu_ula_A [29] $end
$var wire 1 0# ww_simu_ula_A [28] $end
$var wire 1 1# ww_simu_ula_A [27] $end
$var wire 1 2# ww_simu_ula_A [26] $end
$var wire 1 3# ww_simu_ula_A [25] $end
$var wire 1 4# ww_simu_ula_A [24] $end
$var wire 1 5# ww_simu_ula_A [23] $end
$var wire 1 6# ww_simu_ula_A [22] $end
$var wire 1 7# ww_simu_ula_A [21] $end
$var wire 1 8# ww_simu_ula_A [20] $end
$var wire 1 9# ww_simu_ula_A [19] $end
$var wire 1 :# ww_simu_ula_A [18] $end
$var wire 1 ;# ww_simu_ula_A [17] $end
$var wire 1 <# ww_simu_ula_A [16] $end
$var wire 1 =# ww_simu_ula_A [15] $end
$var wire 1 ># ww_simu_ula_A [14] $end
$var wire 1 ?# ww_simu_ula_A [13] $end
$var wire 1 @# ww_simu_ula_A [12] $end
$var wire 1 A# ww_simu_ula_A [11] $end
$var wire 1 B# ww_simu_ula_A [10] $end
$var wire 1 C# ww_simu_ula_A [9] $end
$var wire 1 D# ww_simu_ula_A [8] $end
$var wire 1 E# ww_simu_ula_A [7] $end
$var wire 1 F# ww_simu_ula_A [6] $end
$var wire 1 G# ww_simu_ula_A [5] $end
$var wire 1 H# ww_simu_ula_A [4] $end
$var wire 1 I# ww_simu_ula_A [3] $end
$var wire 1 J# ww_simu_ula_A [2] $end
$var wire 1 K# ww_simu_ula_A [1] $end
$var wire 1 L# ww_simu_ula_A [0] $end
$var wire 1 M# ww_simu_ula_B [31] $end
$var wire 1 N# ww_simu_ula_B [30] $end
$var wire 1 O# ww_simu_ula_B [29] $end
$var wire 1 P# ww_simu_ula_B [28] $end
$var wire 1 Q# ww_simu_ula_B [27] $end
$var wire 1 R# ww_simu_ula_B [26] $end
$var wire 1 S# ww_simu_ula_B [25] $end
$var wire 1 T# ww_simu_ula_B [24] $end
$var wire 1 U# ww_simu_ula_B [23] $end
$var wire 1 V# ww_simu_ula_B [22] $end
$var wire 1 W# ww_simu_ula_B [21] $end
$var wire 1 X# ww_simu_ula_B [20] $end
$var wire 1 Y# ww_simu_ula_B [19] $end
$var wire 1 Z# ww_simu_ula_B [18] $end
$var wire 1 [# ww_simu_ula_B [17] $end
$var wire 1 \# ww_simu_ula_B [16] $end
$var wire 1 ]# ww_simu_ula_B [15] $end
$var wire 1 ^# ww_simu_ula_B [14] $end
$var wire 1 _# ww_simu_ula_B [13] $end
$var wire 1 `# ww_simu_ula_B [12] $end
$var wire 1 a# ww_simu_ula_B [11] $end
$var wire 1 b# ww_simu_ula_B [10] $end
$var wire 1 c# ww_simu_ula_B [9] $end
$var wire 1 d# ww_simu_ula_B [8] $end
$var wire 1 e# ww_simu_ula_B [7] $end
$var wire 1 f# ww_simu_ula_B [6] $end
$var wire 1 g# ww_simu_ula_B [5] $end
$var wire 1 h# ww_simu_ula_B [4] $end
$var wire 1 i# ww_simu_ula_B [3] $end
$var wire 1 j# ww_simu_ula_B [2] $end
$var wire 1 k# ww_simu_ula_B [1] $end
$var wire 1 l# ww_simu_ula_B [0] $end
$var wire 1 m# ww_simu_ula_z $end
$var wire 1 n# \CLOCK_50~input_o\ $end
$var wire 1 o# \KEY[1]~input_o\ $end
$var wire 1 p# \KEY[2]~input_o\ $end
$var wire 1 q# \KEY[3]~input_o\ $end
$var wire 1 r# \simu_ula_out[0]~output_o\ $end
$var wire 1 s# \simu_ula_out[1]~output_o\ $end
$var wire 1 t# \simu_ula_out[2]~output_o\ $end
$var wire 1 u# \simu_ula_out[3]~output_o\ $end
$var wire 1 v# \simu_ula_out[4]~output_o\ $end
$var wire 1 w# \simu_ula_out[5]~output_o\ $end
$var wire 1 x# \simu_ula_out[6]~output_o\ $end
$var wire 1 y# \simu_ula_out[7]~output_o\ $end
$var wire 1 z# \simu_ula_out[8]~output_o\ $end
$var wire 1 {# \simu_ula_out[9]~output_o\ $end
$var wire 1 |# \simu_ula_out[10]~output_o\ $end
$var wire 1 }# \simu_ula_out[11]~output_o\ $end
$var wire 1 ~# \simu_ula_out[12]~output_o\ $end
$var wire 1 !$ \simu_ula_out[13]~output_o\ $end
$var wire 1 "$ \simu_ula_out[14]~output_o\ $end
$var wire 1 #$ \simu_ula_out[15]~output_o\ $end
$var wire 1 $$ \simu_ula_out[16]~output_o\ $end
$var wire 1 %$ \simu_ula_out[17]~output_o\ $end
$var wire 1 &$ \simu_ula_out[18]~output_o\ $end
$var wire 1 '$ \simu_ula_out[19]~output_o\ $end
$var wire 1 ($ \simu_ula_out[20]~output_o\ $end
$var wire 1 )$ \simu_ula_out[21]~output_o\ $end
$var wire 1 *$ \simu_ula_out[22]~output_o\ $end
$var wire 1 +$ \simu_ula_out[23]~output_o\ $end
$var wire 1 ,$ \simu_ula_out[24]~output_o\ $end
$var wire 1 -$ \simu_ula_out[25]~output_o\ $end
$var wire 1 .$ \simu_ula_out[26]~output_o\ $end
$var wire 1 /$ \simu_ula_out[27]~output_o\ $end
$var wire 1 0$ \simu_ula_out[28]~output_o\ $end
$var wire 1 1$ \simu_ula_out[29]~output_o\ $end
$var wire 1 2$ \simu_ula_out[30]~output_o\ $end
$var wire 1 3$ \simu_ula_out[31]~output_o\ $end
$var wire 1 4$ \simu_decoder_out[0]~output_o\ $end
$var wire 1 5$ \simu_decoder_out[1]~output_o\ $end
$var wire 1 6$ \simu_decoder_out[2]~output_o\ $end
$var wire 1 7$ \simu_decoder_out[3]~output_o\ $end
$var wire 1 8$ \simu_decoder_out[4]~output_o\ $end
$var wire 1 9$ \simu_decoder_out[5]~output_o\ $end
$var wire 1 :$ \simu_decoder_out[6]~output_o\ $end
$var wire 1 ;$ \simu_decoder_out[7]~output_o\ $end
$var wire 1 <$ \simu_decoder_out[8]~output_o\ $end
$var wire 1 =$ \simu_pc_out[0]~output_o\ $end
$var wire 1 >$ \simu_pc_out[1]~output_o\ $end
$var wire 1 ?$ \simu_pc_out[2]~output_o\ $end
$var wire 1 @$ \simu_pc_out[3]~output_o\ $end
$var wire 1 A$ \simu_pc_out[4]~output_o\ $end
$var wire 1 B$ \simu_pc_out[5]~output_o\ $end
$var wire 1 C$ \simu_pc_out[6]~output_o\ $end
$var wire 1 D$ \simu_pc_out[7]~output_o\ $end
$var wire 1 E$ \simu_pc_out[8]~output_o\ $end
$var wire 1 F$ \simu_pc_out[9]~output_o\ $end
$var wire 1 G$ \simu_pc_out[10]~output_o\ $end
$var wire 1 H$ \simu_pc_out[11]~output_o\ $end
$var wire 1 I$ \simu_pc_out[12]~output_o\ $end
$var wire 1 J$ \simu_pc_out[13]~output_o\ $end
$var wire 1 K$ \simu_pc_out[14]~output_o\ $end
$var wire 1 L$ \simu_pc_out[15]~output_o\ $end
$var wire 1 M$ \simu_pc_out[16]~output_o\ $end
$var wire 1 N$ \simu_pc_out[17]~output_o\ $end
$var wire 1 O$ \simu_pc_out[18]~output_o\ $end
$var wire 1 P$ \simu_pc_out[19]~output_o\ $end
$var wire 1 Q$ \simu_pc_out[20]~output_o\ $end
$var wire 1 R$ \simu_pc_out[21]~output_o\ $end
$var wire 1 S$ \simu_pc_out[22]~output_o\ $end
$var wire 1 T$ \simu_pc_out[23]~output_o\ $end
$var wire 1 U$ \simu_pc_out[24]~output_o\ $end
$var wire 1 V$ \simu_pc_out[25]~output_o\ $end
$var wire 1 W$ \simu_pc_out[26]~output_o\ $end
$var wire 1 X$ \simu_pc_out[27]~output_o\ $end
$var wire 1 Y$ \simu_pc_out[28]~output_o\ $end
$var wire 1 Z$ \simu_pc_out[29]~output_o\ $end
$var wire 1 [$ \simu_pc_out[30]~output_o\ $end
$var wire 1 \$ \simu_pc_out[31]~output_o\ $end
$var wire 1 ]$ \simu_instru_out[0]~output_o\ $end
$var wire 1 ^$ \simu_instru_out[1]~output_o\ $end
$var wire 1 _$ \simu_instru_out[2]~output_o\ $end
$var wire 1 `$ \simu_instru_out[3]~output_o\ $end
$var wire 1 a$ \simu_instru_out[4]~output_o\ $end
$var wire 1 b$ \simu_instru_out[5]~output_o\ $end
$var wire 1 c$ \simu_instru_out[6]~output_o\ $end
$var wire 1 d$ \simu_instru_out[7]~output_o\ $end
$var wire 1 e$ \simu_instru_out[8]~output_o\ $end
$var wire 1 f$ \simu_instru_out[9]~output_o\ $end
$var wire 1 g$ \simu_instru_out[10]~output_o\ $end
$var wire 1 h$ \simu_instru_out[11]~output_o\ $end
$var wire 1 i$ \simu_instru_out[12]~output_o\ $end
$var wire 1 j$ \simu_instru_out[13]~output_o\ $end
$var wire 1 k$ \simu_instru_out[14]~output_o\ $end
$var wire 1 l$ \simu_instru_out[15]~output_o\ $end
$var wire 1 m$ \simu_instru_out[16]~output_o\ $end
$var wire 1 n$ \simu_instru_out[17]~output_o\ $end
$var wire 1 o$ \simu_instru_out[18]~output_o\ $end
$var wire 1 p$ \simu_instru_out[19]~output_o\ $end
$var wire 1 q$ \simu_instru_out[20]~output_o\ $end
$var wire 1 r$ \simu_instru_out[21]~output_o\ $end
$var wire 1 s$ \simu_instru_out[22]~output_o\ $end
$var wire 1 t$ \simu_instru_out[23]~output_o\ $end
$var wire 1 u$ \simu_instru_out[24]~output_o\ $end
$var wire 1 v$ \simu_instru_out[25]~output_o\ $end
$var wire 1 w$ \simu_instru_out[26]~output_o\ $end
$var wire 1 x$ \simu_instru_out[27]~output_o\ $end
$var wire 1 y$ \simu_instru_out[28]~output_o\ $end
$var wire 1 z$ \simu_instru_out[29]~output_o\ $end
$var wire 1 {$ \simu_instru_out[30]~output_o\ $end
$var wire 1 |$ \simu_instru_out[31]~output_o\ $end
$var wire 1 }$ \simu_ula_A[0]~output_o\ $end
$var wire 1 ~$ \simu_ula_A[1]~output_o\ $end
$var wire 1 !% \simu_ula_A[2]~output_o\ $end
$var wire 1 "% \simu_ula_A[3]~output_o\ $end
$var wire 1 #% \simu_ula_A[4]~output_o\ $end
$var wire 1 $% \simu_ula_A[5]~output_o\ $end
$var wire 1 %% \simu_ula_A[6]~output_o\ $end
$var wire 1 &% \simu_ula_A[7]~output_o\ $end
$var wire 1 '% \simu_ula_A[8]~output_o\ $end
$var wire 1 (% \simu_ula_A[9]~output_o\ $end
$var wire 1 )% \simu_ula_A[10]~output_o\ $end
$var wire 1 *% \simu_ula_A[11]~output_o\ $end
$var wire 1 +% \simu_ula_A[12]~output_o\ $end
$var wire 1 ,% \simu_ula_A[13]~output_o\ $end
$var wire 1 -% \simu_ula_A[14]~output_o\ $end
$var wire 1 .% \simu_ula_A[15]~output_o\ $end
$var wire 1 /% \simu_ula_A[16]~output_o\ $end
$var wire 1 0% \simu_ula_A[17]~output_o\ $end
$var wire 1 1% \simu_ula_A[18]~output_o\ $end
$var wire 1 2% \simu_ula_A[19]~output_o\ $end
$var wire 1 3% \simu_ula_A[20]~output_o\ $end
$var wire 1 4% \simu_ula_A[21]~output_o\ $end
$var wire 1 5% \simu_ula_A[22]~output_o\ $end
$var wire 1 6% \simu_ula_A[23]~output_o\ $end
$var wire 1 7% \simu_ula_A[24]~output_o\ $end
$var wire 1 8% \simu_ula_A[25]~output_o\ $end
$var wire 1 9% \simu_ula_A[26]~output_o\ $end
$var wire 1 :% \simu_ula_A[27]~output_o\ $end
$var wire 1 ;% \simu_ula_A[28]~output_o\ $end
$var wire 1 <% \simu_ula_A[29]~output_o\ $end
$var wire 1 =% \simu_ula_A[30]~output_o\ $end
$var wire 1 >% \simu_ula_A[31]~output_o\ $end
$var wire 1 ?% \simu_ula_B[0]~output_o\ $end
$var wire 1 @% \simu_ula_B[1]~output_o\ $end
$var wire 1 A% \simu_ula_B[2]~output_o\ $end
$var wire 1 B% \simu_ula_B[3]~output_o\ $end
$var wire 1 C% \simu_ula_B[4]~output_o\ $end
$var wire 1 D% \simu_ula_B[5]~output_o\ $end
$var wire 1 E% \simu_ula_B[6]~output_o\ $end
$var wire 1 F% \simu_ula_B[7]~output_o\ $end
$var wire 1 G% \simu_ula_B[8]~output_o\ $end
$var wire 1 H% \simu_ula_B[9]~output_o\ $end
$var wire 1 I% \simu_ula_B[10]~output_o\ $end
$var wire 1 J% \simu_ula_B[11]~output_o\ $end
$var wire 1 K% \simu_ula_B[12]~output_o\ $end
$var wire 1 L% \simu_ula_B[13]~output_o\ $end
$var wire 1 M% \simu_ula_B[14]~output_o\ $end
$var wire 1 N% \simu_ula_B[15]~output_o\ $end
$var wire 1 O% \simu_ula_B[16]~output_o\ $end
$var wire 1 P% \simu_ula_B[17]~output_o\ $end
$var wire 1 Q% \simu_ula_B[18]~output_o\ $end
$var wire 1 R% \simu_ula_B[19]~output_o\ $end
$var wire 1 S% \simu_ula_B[20]~output_o\ $end
$var wire 1 T% \simu_ula_B[21]~output_o\ $end
$var wire 1 U% \simu_ula_B[22]~output_o\ $end
$var wire 1 V% \simu_ula_B[23]~output_o\ $end
$var wire 1 W% \simu_ula_B[24]~output_o\ $end
$var wire 1 X% \simu_ula_B[25]~output_o\ $end
$var wire 1 Y% \simu_ula_B[26]~output_o\ $end
$var wire 1 Z% \simu_ula_B[27]~output_o\ $end
$var wire 1 [% \simu_ula_B[28]~output_o\ $end
$var wire 1 \% \simu_ula_B[29]~output_o\ $end
$var wire 1 ]% \simu_ula_B[30]~output_o\ $end
$var wire 1 ^% \simu_ula_B[31]~output_o\ $end
$var wire 1 _% \simu_ula_z~output_o\ $end
$var wire 1 `% \KEY[0]~input_o\ $end
$var wire 1 a% \proxPC|Add0~22\ $end
$var wire 1 b% \proxPC|Add0~10\ $end
$var wire 1 c% \proxPC|Add0~13_sumout\ $end
$var wire 1 d% \proxPC|Add0~14\ $end
$var wire 1 e% \proxPC|Add0~17_sumout\ $end
$var wire 1 f% \ROM_MIPS|memROM~5_combout\ $end
$var wire 1 g% \ROM_MIPS|memROM~3_combout\ $end
$var wire 1 h% \proxPC|Add0~9_sumout\ $end
$var wire 1 i% \ROM_MIPS|memROM~12_combout\ $end
$var wire 1 j% \proxPC|Add0~21_sumout\ $end
$var wire 1 k% \add_extended_signal_and_PC|Add0~118_cout\ $end
$var wire 1 l% \add_extended_signal_and_PC|Add0~10\ $end
$var wire 1 m% \add_extended_signal_and_PC|Add0~14\ $end
$var wire 1 n% \add_extended_signal_and_PC|Add0~17_sumout\ $end
$var wire 1 o% \ROM_MIPS|memROM~6_combout\ $end
$var wire 1 p% \MUX_proxPC|saida_MUX[5]~44_combout\ $end
$var wire 1 q% \ROM_MIPS|memROM~10_combout\ $end
$var wire 1 r% \add_extended_signal_and_PC|Add0~13_sumout\ $end
$var wire 1 s% \ROM_MIPS|memROM~11_combout\ $end
$var wire 1 t% \MUX_proxPC|saida_MUX[4]~48_combout\ $end
$var wire 1 u% \ROM_MIPS|memROM~4_combout\ $end
$var wire 1 v% \unidade_de_controle_ULA|ULActrl~1_combout\ $end
$var wire 1 w% \unidade_de_controle_ULA|ULActrl[1]~2_combout\ $end
$var wire 1 x% \unidade_de_controle_ULA|ULActrl[1]~4_combout\ $end
$var wire 1 y% \unidade_de_controle_ULA|ULActrl[0]~5_combout\ $end
$var wire 1 z% \ula_bit_a_bit_MIPS|MUX_reseultado0|saida_MUX~4_combout\ $end
$var wire 1 {% \ROM_MIPS|memROM~1_combout\ $end
$var wire 1 |% \unidade_de_controle_FD|saida[5]~0_combout\ $end
$var wire 1 }% \banco_regs|Equal0~0_combout\ $end
$var wire 1 ~% \ROM_MIPS|memROM~7_combout\ $end
$var wire 1 !& \ROM_MIPS|memROM~13_combout\ $end
$var wire 1 "& \ROM_MIPS|memROM~16_combout\ $end
$var wire 1 #& \ROM_MIPS|memROM~8_combout\ $end
$var wire 1 $& \ROM_MIPS|memROM~17_combout\ $end
$var wire 1 %& \unidade_de_controle_FD|Equal4~0_combout\ $end
$var wire 1 && \ROM_MIPS|memROM~2_combout\ $end
$var wire 1 '& \unidade_de_controle_FD|saida[0]~2_combout\ $end
$var wire 1 (& \banco_regs|registrador~1223_combout\ $end
$var wire 1 )& \banco_regs|registrador~62_q\ $end
$var wire 1 *& \ROM_MIPS|memROM~14_combout\ $end
$var wire 1 +& \banco_regs|registrador~1096_combout\ $end
$var wire 1 ,& \banco_regs|saidaA[24]~6_combout\ $end
$var wire 1 -& \banco_regs|registrador~61_q\ $end
$var wire 1 .& \banco_regs|registrador~1101_combout\ $end
$var wire 1 /& \banco_regs|saidaA[23]~7_combout\ $end
$var wire 1 0& \banco_regs|registrador~57_q\ $end
$var wire 1 1& \banco_regs|registrador~1121_combout\ $end
$var wire 1 2& \banco_regs|saidaA[19]~11_combout\ $end
$var wire 1 3& \ula_bit_a_bit_MIPS|MUX_B_18|saida_MUX~0_combout\ $end
$var wire 1 4& \banco_regs|registrador~56_q\ $end
$var wire 1 5& \banco_regs|registrador~1126_combout\ $end
$var wire 1 6& \banco_regs|saidaA[18]~12_combout\ $end
$var wire 1 7& \banco_regs|registrador~55_q\ $end
$var wire 1 8& \banco_regs|registrador~1131_combout\ $end
$var wire 1 9& \banco_regs|saidaA[17]~13_combout\ $end
$var wire 1 :& \ula_bit_a_bit_MIPS|SOMADOR_17|C_out~0_combout\ $end
$var wire 1 ;& \banco_regs|registrador~54_q\ $end
$var wire 1 <& \banco_regs|registrador~1136_combout\ $end
$var wire 1 =& \banco_regs|saidaA[16]~14_combout\ $end
$var wire 1 >& \banco_regs|registrador~53_q\ $end
$var wire 1 ?& \banco_regs|registrador~1141_combout\ $end
$var wire 1 @& \banco_regs|saidaA[15]~15_combout\ $end
$var wire 1 A& \banco_regs|registrador~52_q\ $end
$var wire 1 B& \banco_regs|registrador~1146_combout\ $end
$var wire 1 C& \banco_regs|saidaA[14]~16_combout\ $end
$var wire 1 D& \banco_regs|saidaB[13]~17_combout\ $end
$var wire 1 E& \MUX_register_bank_out|saida_MUX[13]~19_combout\ $end
$var wire 1 F& \banco_regs|registrador~51_q\ $end
$var wire 1 G& \banco_regs|registrador~1151_combout\ $end
$var wire 1 H& \banco_regs|saidaA[13]~17_combout\ $end
$var wire 1 I& \banco_regs|registrador~50_q\ $end
$var wire 1 J& \banco_regs|registrador~1156_combout\ $end
$var wire 1 K& \banco_regs|saidaA[12]~18_combout\ $end
$var wire 1 L& \ula_bit_a_bit_MIPS|SOMADOR_12|C_out~0_combout\ $end
$var wire 1 M& \banco_regs|registrador~49_q\ $end
$var wire 1 N& \banco_regs|registrador~1161_combout\ $end
$var wire 1 O& \banco_regs|saidaA[11]~19_combout\ $end
$var wire 1 P& \banco_regs|registrador~48_q\ $end
$var wire 1 Q& \banco_regs|registrador~1166_combout\ $end
$var wire 1 R& \banco_regs|saidaA[10]~20_combout\ $end
$var wire 1 S& \banco_regs|registrador~47_q\ $end
$var wire 1 T& \banco_regs|registrador~1171_combout\ $end
$var wire 1 U& \banco_regs|saidaA[9]~21_combout\ $end
$var wire 1 V& \banco_regs|saidaB[8]~19_combout\ $end
$var wire 1 W& \MUX_register_bank_out|saida_MUX[8]~18_combout\ $end
$var wire 1 X& \banco_regs|registrador~46_q\ $end
$var wire 1 Y& \banco_regs|registrador~1176_combout\ $end
$var wire 1 Z& \banco_regs|saidaA[8]~22_combout\ $end
$var wire 1 [& \banco_regs|saidaB[7]~24_combout\ $end
$var wire 1 \& \unidade_de_controle_FD|saida[0]~1_combout\ $end
$var wire 1 ]& \banco_regs|saidaB[2]~29_combout\ $end
$var wire 1 ^& \banco_regs|saidaB[3]~28_combout\ $end
$var wire 1 _& \banco_regs|saidaB[4]~27_combout\ $end
$var wire 1 `& \ram_mips|memRAM~43_q\ $end
$var wire 1 a& \banco_regs|saidaB[5]~26_combout\ $end
$var wire 1 b& \ram_mips|memRAM~172_q\ $end
$var wire 1 c& \banco_regs|saidaB[6]~25_combout\ $end
$var wire 1 d& \ram_mips|memRAM~45_q\ $end
$var wire 1 e& \ram_mips|memRAM~557_q\ $end
$var wire 1 f& \banco_regs|registrador~45_q\ $end
$var wire 1 g& \banco_regs|registrador~1181_combout\ $end
$var wire 1 h& \banco_regs|saidaA[7]~23_combout\ $end
$var wire 1 i& \ula_bit_a_bit_MIPS|SOMADOR_7|C_out~0_combout\ $end
$var wire 1 j& \banco_regs|registrador~44_q\ $end
$var wire 1 k& \banco_regs|registrador~1186_combout\ $end
$var wire 1 l& \banco_regs|saidaA[6]~24_combout\ $end
$var wire 1 m& \banco_regs|registrador~43_q\ $end
$var wire 1 n& \banco_regs|registrador~1191_combout\ $end
$var wire 1 o& \banco_regs|saidaA[5]~25_combout\ $end
$var wire 1 p& \banco_regs|registrador~42_q\ $end
$var wire 1 q& \banco_regs|registrador~1196_combout\ $end
$var wire 1 r& \banco_regs|saidaA[4]~26_combout\ $end
$var wire 1 s& \banco_regs|registrador~41_q\ $end
$var wire 1 t& \banco_regs|registrador~1201_combout\ $end
$var wire 1 u& \banco_regs|saidaA[3]~27_combout\ $end
$var wire 1 v& \ula_bit_a_bit_MIPS|SOMADOR_3|C_out~0_combout\ $end
$var wire 1 w& \banco_regs|registrador~40_q\ $end
$var wire 1 x& \banco_regs|registrador~1206_combout\ $end
$var wire 1 y& \banco_regs|saidaA[2]~28_combout\ $end
$var wire 1 z& \banco_regs|registrador~39_q\ $end
$var wire 1 {& \banco_regs|registrador~1211_combout\ $end
$var wire 1 |& \banco_regs|saidaA[1]~29_combout\ $end
$var wire 1 }& \banco_regs|registrador~69_q\ $end
$var wire 1 ~& \banco_regs|registrador~1221_combout\ $end
$var wire 1 !' \banco_regs|saidaA[31]~31_combout\ $end
$var wire 1 "' \ula_bit_a_bit_MIPS|MUX_reseultado0|saida_MUX~0_combout\ $end
$var wire 1 #' \banco_regs|registrador~1224_combout\ $end
$var wire 1 $' \banco_regs|registrador~294_q\ $end
$var wire 1 %' \banco_regs|registrador~1254_combout\ $end
$var wire 1 &' \banco_regs|registrador~1213_combout\ $end
$var wire 1 '' \MUX_register_bank_out|saida_MUX[0]~16_combout\ $end
$var wire 1 (' \ula_bit_a_bit_MIPS|MUX_reseultado0|saida_MUX~1_combout\ $end
$var wire 1 )' \ula_bit_a_bit_MIPS|MUX_reseultado0|saida_MUX~2_combout\ $end
$var wire 1 *' \banco_regs|saidaB[0]~31_combout\ $end
$var wire 1 +' \ram_mips|memRAM~39_q\ $end
$var wire 1 ,' \ram_mips|memRAM~71_q\ $end
$var wire 1 -' \ram_mips|memRAM~2820_combout\ $end
$var wire 1 .' \ram_mips|memRAM~2821_combout\ $end
$var wire 1 /' \ram_mips|memRAM~103_q\ $end
$var wire 1 0' \ram_mips|memRAM~2852_combout\ $end
$var wire 1 1' \ram_mips|memRAM~2853_combout\ $end
$var wire 1 2' \ram_mips|memRAM~135_q\ $end
$var wire 1 3' \ram_mips|memRAM~2714_combout\ $end
$var wire 1 4' \ram_mips|memRAM~167_q\ $end
$var wire 1 5' \ram_mips|memRAM~199_q\ $end
$var wire 1 6' \ram_mips|memRAM~2828_combout\ $end
$var wire 1 7' \ram_mips|memRAM~2829_combout\ $end
$var wire 1 8' \ram_mips|memRAM~231_q\ $end
$var wire 1 9' \ram_mips|memRAM~2860_combout\ $end
$var wire 1 :' \ram_mips|memRAM~2861_combout\ $end
$var wire 1 ;' \ram_mips|memRAM~263_q\ $end
$var wire 1 <' \ram_mips|memRAM~2715_combout\ $end
$var wire 1 =' \ram_mips|memRAM~2772_combout\ $end
$var wire 1 >' \ram_mips|memRAM~2773_combout\ $end
$var wire 1 ?' \ram_mips|memRAM~295_q\ $end
$var wire 1 @' \ram_mips|memRAM~2804_combout\ $end
$var wire 1 A' \ram_mips|memRAM~2805_combout\ $end
$var wire 1 B' \ram_mips|memRAM~327_q\ $end
$var wire 1 C' \ram_mips|memRAM~2836_combout\ $end
$var wire 1 D' \ram_mips|memRAM~2837_combout\ $end
$var wire 1 E' \ram_mips|memRAM~359_q\ $end
$var wire 1 F' \ram_mips|memRAM~2868_combout\ $end
$var wire 1 G' \ram_mips|memRAM~2869_combout\ $end
$var wire 1 H' \ram_mips|memRAM~391_q\ $end
$var wire 1 I' \ram_mips|memRAM~2716_combout\ $end
$var wire 1 J' \ram_mips|memRAM~2780_combout\ $end
$var wire 1 K' \ram_mips|memRAM~2781_combout\ $end
$var wire 1 L' \ram_mips|memRAM~423_q\ $end
$var wire 1 M' \ram_mips|memRAM~2812_combout\ $end
$var wire 1 N' \ram_mips|memRAM~2813_combout\ $end
$var wire 1 O' \ram_mips|memRAM~455_q\ $end
$var wire 1 P' \ram_mips|memRAM~2844_combout\ $end
$var wire 1 Q' \ram_mips|memRAM~2845_combout\ $end
$var wire 1 R' \ram_mips|memRAM~487_q\ $end
$var wire 1 S' \ram_mips|memRAM~2876_combout\ $end
$var wire 1 T' \ram_mips|memRAM~2877_combout\ $end
$var wire 1 U' \ram_mips|memRAM~519_q\ $end
$var wire 1 V' \ram_mips|memRAM~2717_combout\ $end
$var wire 1 W' \ram_mips|memRAM~2718_combout\ $end
$var wire 1 X' \ram_mips|memRAM~551_q\ $end
$var wire 1 Y' \ram_mips|memRAM~2790_combout\ $end
$var wire 1 Z' \ram_mips|memRAM~2791_combout\ $end
$var wire 1 [' \ram_mips|memRAM~583_q\ $end
$var wire 1 \' \ram_mips|memRAM~2822_combout\ $end
$var wire 1 ]' \ram_mips|memRAM~2823_combout\ $end
$var wire 1 ^' \ram_mips|memRAM~615_q\ $end
$var wire 1 _' \ram_mips|memRAM~2854_combout\ $end
$var wire 1 `' \ram_mips|memRAM~2855_combout\ $end
$var wire 1 a' \ram_mips|memRAM~647_q\ $end
$var wire 1 b' \ram_mips|memRAM~2719_combout\ $end
$var wire 1 c' \ram_mips|memRAM~2766_combout\ $end
$var wire 1 d' \ram_mips|memRAM~2767_combout\ $end
$var wire 1 e' \ram_mips|memRAM~679_q\ $end
$var wire 1 f' \ram_mips|memRAM~2798_combout\ $end
$var wire 1 g' \ram_mips|memRAM~2799_combout\ $end
$var wire 1 h' \ram_mips|memRAM~711_q\ $end
$var wire 1 i' \ram_mips|memRAM~2830_combout\ $end
$var wire 1 j' \ram_mips|memRAM~2831_combout\ $end
$var wire 1 k' \ram_mips|memRAM~743_q\ $end
$var wire 1 l' \ram_mips|memRAM~2862_combout\ $end
$var wire 1 m' \ram_mips|memRAM~2863_combout\ $end
$var wire 1 n' \ram_mips|memRAM~775_q\ $end
$var wire 1 o' \ram_mips|memRAM~2720_combout\ $end
$var wire 1 p' \ram_mips|memRAM~2774_combout\ $end
$var wire 1 q' \ram_mips|memRAM~2775_combout\ $end
$var wire 1 r' \ram_mips|memRAM~807_q\ $end
$var wire 1 s' \ram_mips|memRAM~2806_combout\ $end
$var wire 1 t' \ram_mips|memRAM~2807_combout\ $end
$var wire 1 u' \ram_mips|memRAM~839_q\ $end
$var wire 1 v' \ram_mips|memRAM~2838_combout\ $end
$var wire 1 w' \ram_mips|memRAM~2839_combout\ $end
$var wire 1 x' \ram_mips|memRAM~871_q\ $end
$var wire 1 y' \ram_mips|memRAM~2870_combout\ $end
$var wire 1 z' \ram_mips|memRAM~2871_combout\ $end
$var wire 1 {' \ram_mips|memRAM~903_q\ $end
$var wire 1 |' \ram_mips|memRAM~2721_combout\ $end
$var wire 1 }' \ram_mips|memRAM~2782_combout\ $end
$var wire 1 ~' \ram_mips|memRAM~2783_combout\ $end
$var wire 1 !( \ram_mips|memRAM~935_q\ $end
$var wire 1 "( \ram_mips|memRAM~2814_combout\ $end
$var wire 1 #( \ram_mips|memRAM~2815_combout\ $end
$var wire 1 $( \ram_mips|memRAM~967_q\ $end
$var wire 1 %( \ram_mips|memRAM~2846_combout\ $end
$var wire 1 &( \ram_mips|memRAM~2847_combout\ $end
$var wire 1 '( \ram_mips|memRAM~999_q\ $end
$var wire 1 (( \ram_mips|memRAM~2878_combout\ $end
$var wire 1 )( \ram_mips|memRAM~2879_combout\ $end
$var wire 1 *( \ram_mips|memRAM~1031_q\ $end
$var wire 1 +( \ram_mips|memRAM~2722_combout\ $end
$var wire 1 ,( \ram_mips|memRAM~2723_combout\ $end
$var wire 1 -( \ram_mips|memRAM~1063_q\ $end
$var wire 1 .( \ram_mips|memRAM~2768_combout\ $end
$var wire 1 /( \ram_mips|memRAM~2769_combout\ $end
$var wire 1 0( \ram_mips|memRAM~1191_q\ $end
$var wire 1 1( \ram_mips|memRAM~2776_combout\ $end
$var wire 1 2( \ram_mips|memRAM~2777_combout\ $end
$var wire 1 3( \ram_mips|memRAM~1319_q\ $end
$var wire 1 4( \ram_mips|memRAM~2784_combout\ $end
$var wire 1 5( \ram_mips|memRAM~2785_combout\ $end
$var wire 1 6( \ram_mips|memRAM~1447_q\ $end
$var wire 1 7( \ram_mips|memRAM~2724_combout\ $end
$var wire 1 8( \ram_mips|memRAM~2792_combout\ $end
$var wire 1 9( \ram_mips|memRAM~2793_combout\ $end
$var wire 1 :( \ram_mips|memRAM~1095_q\ $end
$var wire 1 ;( \ram_mips|memRAM~2800_combout\ $end
$var wire 1 <( \ram_mips|memRAM~2801_combout\ $end
$var wire 1 =( \ram_mips|memRAM~1223_q\ $end
$var wire 1 >( \ram_mips|memRAM~2808_combout\ $end
$var wire 1 ?( \ram_mips|memRAM~2809_combout\ $end
$var wire 1 @( \ram_mips|memRAM~1351_q\ $end
$var wire 1 A( \ram_mips|memRAM~2816_combout\ $end
$var wire 1 B( \ram_mips|memRAM~2817_combout\ $end
$var wire 1 C( \ram_mips|memRAM~1479_q\ $end
$var wire 1 D( \ram_mips|memRAM~2725_combout\ $end
$var wire 1 E( \ram_mips|memRAM~2824_combout\ $end
$var wire 1 F( \ram_mips|memRAM~2825_combout\ $end
$var wire 1 G( \ram_mips|memRAM~1127_q\ $end
$var wire 1 H( \ram_mips|memRAM~2832_combout\ $end
$var wire 1 I( \ram_mips|memRAM~2833_combout\ $end
$var wire 1 J( \ram_mips|memRAM~1255_q\ $end
$var wire 1 K( \ram_mips|memRAM~2840_combout\ $end
$var wire 1 L( \ram_mips|memRAM~2841_combout\ $end
$var wire 1 M( \ram_mips|memRAM~1383_q\ $end
$var wire 1 N( \ram_mips|memRAM~2848_combout\ $end
$var wire 1 O( \ram_mips|memRAM~2849_combout\ $end
$var wire 1 P( \ram_mips|memRAM~1511_q\ $end
$var wire 1 Q( \ram_mips|memRAM~2726_combout\ $end
$var wire 1 R( \ram_mips|memRAM~2856_combout\ $end
$var wire 1 S( \ram_mips|memRAM~2857_combout\ $end
$var wire 1 T( \ram_mips|memRAM~1159_q\ $end
$var wire 1 U( \ram_mips|memRAM~2864_combout\ $end
$var wire 1 V( \ram_mips|memRAM~2865_combout\ $end
$var wire 1 W( \ram_mips|memRAM~1287_q\ $end
$var wire 1 X( \ram_mips|memRAM~2872_combout\ $end
$var wire 1 Y( \ram_mips|memRAM~2873_combout\ $end
$var wire 1 Z( \ram_mips|memRAM~1415_q\ $end
$var wire 1 [( \ram_mips|memRAM~2880_combout\ $end
$var wire 1 \( \ram_mips|memRAM~2881_combout\ $end
$var wire 1 ]( \ram_mips|memRAM~1543_q\ $end
$var wire 1 ^( \ram_mips|memRAM~2727_combout\ $end
$var wire 1 _( \ram_mips|memRAM~2728_combout\ $end
$var wire 1 `( \ram_mips|memRAM~2762_combout\ $end
$var wire 1 a( \ram_mips|memRAM~2763_combout\ $end
$var wire 1 b( \ram_mips|memRAM~1575_q\ $end
$var wire 1 c( \ram_mips|memRAM~2794_combout\ $end
$var wire 1 d( \ram_mips|memRAM~2795_combout\ $end
$var wire 1 e( \ram_mips|memRAM~1607_q\ $end
$var wire 1 f( \ram_mips|memRAM~2826_combout\ $end
$var wire 1 g( \ram_mips|memRAM~2827_combout\ $end
$var wire 1 h( \ram_mips|memRAM~1639_q\ $end
$var wire 1 i( \ram_mips|memRAM~2858_combout\ $end
$var wire 1 j( \ram_mips|memRAM~2859_combout\ $end
$var wire 1 k( \ram_mips|memRAM~1671_q\ $end
$var wire 1 l( \ram_mips|memRAM~2729_combout\ $end
$var wire 1 m( \ram_mips|memRAM~2770_combout\ $end
$var wire 1 n( \ram_mips|memRAM~2771_combout\ $end
$var wire 1 o( \ram_mips|memRAM~1703_q\ $end
$var wire 1 p( \ram_mips|memRAM~2802_combout\ $end
$var wire 1 q( \ram_mips|memRAM~2803_combout\ $end
$var wire 1 r( \ram_mips|memRAM~1735_q\ $end
$var wire 1 s( \ram_mips|memRAM~2834_combout\ $end
$var wire 1 t( \ram_mips|memRAM~2835_combout\ $end
$var wire 1 u( \ram_mips|memRAM~1767_q\ $end
$var wire 1 v( \ram_mips|memRAM~2866_combout\ $end
$var wire 1 w( \ram_mips|memRAM~2867_combout\ $end
$var wire 1 x( \ram_mips|memRAM~1799_q\ $end
$var wire 1 y( \ram_mips|memRAM~2730_combout\ $end
$var wire 1 z( \ram_mips|memRAM~2778_combout\ $end
$var wire 1 {( \ram_mips|memRAM~2779_combout\ $end
$var wire 1 |( \ram_mips|memRAM~1831_q\ $end
$var wire 1 }( \ram_mips|memRAM~2810_combout\ $end
$var wire 1 ~( \ram_mips|memRAM~2811_combout\ $end
$var wire 1 !) \ram_mips|memRAM~1863_q\ $end
$var wire 1 ") \ram_mips|memRAM~2842_combout\ $end
$var wire 1 #) \ram_mips|memRAM~2843_combout\ $end
$var wire 1 $) \ram_mips|memRAM~1895_q\ $end
$var wire 1 %) \ram_mips|memRAM~2874_combout\ $end
$var wire 1 &) \ram_mips|memRAM~2875_combout\ $end
$var wire 1 ') \ram_mips|memRAM~1927_q\ $end
$var wire 1 () \ram_mips|memRAM~2731_combout\ $end
$var wire 1 )) \ram_mips|memRAM~2786_combout\ $end
$var wire 1 *) \ram_mips|memRAM~2787_combout\ $end
$var wire 1 +) \ram_mips|memRAM~1959_q\ $end
$var wire 1 ,) \ram_mips|memRAM~2818_combout\ $end
$var wire 1 -) \ram_mips|memRAM~2819_combout\ $end
$var wire 1 .) \ram_mips|memRAM~1991_q\ $end
$var wire 1 /) \ram_mips|memRAM~2850_combout\ $end
$var wire 1 0) \ram_mips|memRAM~2851_combout\ $end
$var wire 1 1) \ram_mips|memRAM~2023_q\ $end
$var wire 1 2) \ram_mips|memRAM~2882_combout\ $end
$var wire 1 3) \ram_mips|memRAM~2883_combout\ $end
$var wire 1 4) \ram_mips|memRAM~2055_q\ $end
$var wire 1 5) \ram_mips|memRAM~2732_combout\ $end
$var wire 1 6) \ram_mips|memRAM~2733_combout\ $end
$var wire 1 7) \ram_mips|memRAM~2734_combout\ $end
$var wire 1 8) \MUX_ULA_MEM|saida_MUX[0]~27_combout\ $end
$var wire 1 9) \banco_regs|registrador~38_q\ $end
$var wire 1 :) \banco_regs|registrador~1212_combout\ $end
$var wire 1 ;) \banco_regs|saidaA[0]~30_combout\ $end
$var wire 1 <) \ula_bit_a_bit_MIPS|SOMADOR_0|C_out~0_combout\ $end
$var wire 1 =) \ula_bit_a_bit_MIPS|MUX_reseultado1|saida_MUX~0_combout\ $end
$var wire 1 >) \banco_regs|saidaB[1]~30_combout\ $end
$var wire 1 ?) \ram_mips|memRAM~40_q\ $end
$var wire 1 @) \ram_mips|memRAM~168_q\ $end
$var wire 1 A) \ram_mips|memRAM~296_q\ $end
$var wire 1 B) \ram_mips|memRAM~424_q\ $end
$var wire 1 C) \ram_mips|memRAM~2693_combout\ $end
$var wire 1 D) \ram_mips|memRAM~72_q\ $end
$var wire 1 E) \ram_mips|memRAM~200_q\ $end
$var wire 1 F) \ram_mips|memRAM~328_q\ $end
$var wire 1 G) \ram_mips|memRAM~456_q\ $end
$var wire 1 H) \ram_mips|memRAM~2694_combout\ $end
$var wire 1 I) \ram_mips|memRAM~104_q\ $end
$var wire 1 J) \ram_mips|memRAM~232_q\ $end
$var wire 1 K) \ram_mips|memRAM~360_q\ $end
$var wire 1 L) \ram_mips|memRAM~488_q\ $end
$var wire 1 M) \ram_mips|memRAM~2695_combout\ $end
$var wire 1 N) \ram_mips|memRAM~136_q\ $end
$var wire 1 O) \ram_mips|memRAM~264_q\ $end
$var wire 1 P) \ram_mips|memRAM~392_q\ $end
$var wire 1 Q) \ram_mips|memRAM~520_q\ $end
$var wire 1 R) \ram_mips|memRAM~2696_combout\ $end
$var wire 1 S) \ram_mips|memRAM~2697_combout\ $end
$var wire 1 T) \ram_mips|memRAM~552_q\ $end
$var wire 1 U) \ram_mips|memRAM~680_q\ $end
$var wire 1 V) \ram_mips|memRAM~808_q\ $end
$var wire 1 W) \ram_mips|memRAM~936_q\ $end
$var wire 1 X) \ram_mips|memRAM~2698_combout\ $end
$var wire 1 Y) \ram_mips|memRAM~584_q\ $end
$var wire 1 Z) \ram_mips|memRAM~712_q\ $end
$var wire 1 [) \ram_mips|memRAM~840_q\ $end
$var wire 1 \) \ram_mips|memRAM~968_q\ $end
$var wire 1 ]) \ram_mips|memRAM~2699_combout\ $end
$var wire 1 ^) \ram_mips|memRAM~616_q\ $end
$var wire 1 _) \ram_mips|memRAM~744_q\ $end
$var wire 1 `) \ram_mips|memRAM~872_q\ $end
$var wire 1 a) \ram_mips|memRAM~1000_q\ $end
$var wire 1 b) \ram_mips|memRAM~2700_combout\ $end
$var wire 1 c) \ram_mips|memRAM~648_q\ $end
$var wire 1 d) \ram_mips|memRAM~776_q\ $end
$var wire 1 e) \ram_mips|memRAM~904_q\ $end
$var wire 1 f) \ram_mips|memRAM~1032_q\ $end
$var wire 1 g) \ram_mips|memRAM~2701_combout\ $end
$var wire 1 h) \ram_mips|memRAM~2702_combout\ $end
$var wire 1 i) \ram_mips|memRAM~1064_q\ $end
$var wire 1 j) \ram_mips|memRAM~1096_q\ $end
$var wire 1 k) \ram_mips|memRAM~1128_q\ $end
$var wire 1 l) \ram_mips|memRAM~1160_q\ $end
$var wire 1 m) \ram_mips|memRAM~2703_combout\ $end
$var wire 1 n) \ram_mips|memRAM~1192_q\ $end
$var wire 1 o) \ram_mips|memRAM~1224_q\ $end
$var wire 1 p) \ram_mips|memRAM~1256_q\ $end
$var wire 1 q) \ram_mips|memRAM~1288_q\ $end
$var wire 1 r) \ram_mips|memRAM~2704_combout\ $end
$var wire 1 s) \ram_mips|memRAM~1320_q\ $end
$var wire 1 t) \ram_mips|memRAM~1352_q\ $end
$var wire 1 u) \ram_mips|memRAM~1384_q\ $end
$var wire 1 v) \ram_mips|memRAM~1416_q\ $end
$var wire 1 w) \ram_mips|memRAM~2705_combout\ $end
$var wire 1 x) \ram_mips|memRAM~1448_q\ $end
$var wire 1 y) \ram_mips|memRAM~1480_q\ $end
$var wire 1 z) \ram_mips|memRAM~1512_q\ $end
$var wire 1 {) \ram_mips|memRAM~1544_q\ $end
$var wire 1 |) \ram_mips|memRAM~2706_combout\ $end
$var wire 1 }) \ram_mips|memRAM~2707_combout\ $end
$var wire 1 ~) \ram_mips|memRAM~1576_q\ $end
$var wire 1 !* \ram_mips|memRAM~1704_q\ $end
$var wire 1 "* \ram_mips|memRAM~1832_q\ $end
$var wire 1 #* \ram_mips|memRAM~1960_q\ $end
$var wire 1 $* \ram_mips|memRAM~2708_combout\ $end
$var wire 1 %* \ram_mips|memRAM~1608_q\ $end
$var wire 1 &* \ram_mips|memRAM~1736_q\ $end
$var wire 1 '* \ram_mips|memRAM~1864_q\ $end
$var wire 1 (* \ram_mips|memRAM~1992_q\ $end
$var wire 1 )* \ram_mips|memRAM~2709_combout\ $end
$var wire 1 ** \ram_mips|memRAM~1640_q\ $end
$var wire 1 +* \ram_mips|memRAM~1768_q\ $end
$var wire 1 ,* \ram_mips|memRAM~1896_q\ $end
$var wire 1 -* \ram_mips|memRAM~2024_q\ $end
$var wire 1 .* \ram_mips|memRAM~2710_combout\ $end
$var wire 1 /* \ram_mips|memRAM~1672_q\ $end
$var wire 1 0* \ram_mips|memRAM~1800_q\ $end
$var wire 1 1* \ram_mips|memRAM~1928_q\ $end
$var wire 1 2* \ram_mips|memRAM~2056_q\ $end
$var wire 1 3* \ram_mips|memRAM~2711_combout\ $end
$var wire 1 4* \ram_mips|memRAM~2712_combout\ $end
$var wire 1 5* \ram_mips|memRAM~2713_combout\ $end
$var wire 1 6* \MUX_ULA_MEM|saida_MUX[1]~26_combout\ $end
$var wire 1 7* \banco_regs|registrador~295_q\ $end
$var wire 1 8* \banco_regs|registrador~1253_combout\ $end
$var wire 1 9* \banco_regs|registrador~1207_combout\ $end
$var wire 1 :* \ula_bit_a_bit_MIPS|MUX_B_1|saida_MUX~0_combout\ $end
$var wire 1 ;* \ula_bit_a_bit_MIPS|SOMADOR_3|C_out~1_combout\ $end
$var wire 1 <* \ula_bit_a_bit_MIPS|SOMADOR_3|C_out~2_combout\ $end
$var wire 1 =* \ula_bit_a_bit_MIPS|SOMADOR_5|C_out~combout\ $end
$var wire 1 >* \ula_bit_a_bit_MIPS|MUX_reseultado7|saida_MUX~0_combout\ $end
$var wire 1 ?* \ula_bit_a_bit_MIPS|MUX_reseultado7|saida_MUX~1_combout\ $end
$var wire 1 @* \ram_mips|memRAM~2760_combout\ $end
$var wire 1 A* \ram_mips|memRAM~2761_combout\ $end
$var wire 1 B* \ram_mips|memRAM~1069_q\ $end
$var wire 1 C* \ram_mips|memRAM~1581_q\ $end
$var wire 1 D* \ram_mips|memRAM~2590_combout\ $end
$var wire 1 E* \ram_mips|memRAM~173_q\ $end
$var wire 1 F* \ram_mips|memRAM~685_q\ $end
$var wire 1 G* \ram_mips|memRAM~1197_q\ $end
$var wire 1 H* \ram_mips|memRAM~1709_q\ $end
$var wire 1 I* \ram_mips|memRAM~2591_combout\ $end
$var wire 1 J* \ram_mips|memRAM~301_q\ $end
$var wire 1 K* \ram_mips|memRAM~813_q\ $end
$var wire 1 L* \ram_mips|memRAM~1325_q\ $end
$var wire 1 M* \ram_mips|memRAM~1837_q\ $end
$var wire 1 N* \ram_mips|memRAM~2592_combout\ $end
$var wire 1 O* \ram_mips|memRAM~429_q\ $end
$var wire 1 P* \ram_mips|memRAM~941_q\ $end
$var wire 1 Q* \ram_mips|memRAM~1453_q\ $end
$var wire 1 R* \ram_mips|memRAM~1965_q\ $end
$var wire 1 S* \ram_mips|memRAM~2593_combout\ $end
$var wire 1 T* \ram_mips|memRAM~2594_combout\ $end
$var wire 1 U* \ram_mips|memRAM~77_q\ $end
$var wire 1 V* \ram_mips|memRAM~589_q\ $end
$var wire 1 W* \ram_mips|memRAM~1101_q\ $end
$var wire 1 X* \ram_mips|memRAM~1613_q\ $end
$var wire 1 Y* \ram_mips|memRAM~2595_combout\ $end
$var wire 1 Z* \ram_mips|memRAM~205_q\ $end
$var wire 1 [* \ram_mips|memRAM~717_q\ $end
$var wire 1 \* \ram_mips|memRAM~1229_q\ $end
$var wire 1 ]* \ram_mips|memRAM~1741_q\ $end
$var wire 1 ^* \ram_mips|memRAM~2596_combout\ $end
$var wire 1 _* \ram_mips|memRAM~333_q\ $end
$var wire 1 `* \ram_mips|memRAM~845_q\ $end
$var wire 1 a* \ram_mips|memRAM~1357_q\ $end
$var wire 1 b* \ram_mips|memRAM~1869_q\ $end
$var wire 1 c* \ram_mips|memRAM~2597_combout\ $end
$var wire 1 d* \ram_mips|memRAM~461_q\ $end
$var wire 1 e* \ram_mips|memRAM~973_q\ $end
$var wire 1 f* \ram_mips|memRAM~1485_q\ $end
$var wire 1 g* \ram_mips|memRAM~1997_q\ $end
$var wire 1 h* \ram_mips|memRAM~2598_combout\ $end
$var wire 1 i* \ram_mips|memRAM~2599_combout\ $end
$var wire 1 j* \ram_mips|memRAM~109_q\ $end
$var wire 1 k* \ram_mips|memRAM~621_q\ $end
$var wire 1 l* \ram_mips|memRAM~1133_q\ $end
$var wire 1 m* \ram_mips|memRAM~1645_q\ $end
$var wire 1 n* \ram_mips|memRAM~2600_combout\ $end
$var wire 1 o* \ram_mips|memRAM~237_q\ $end
$var wire 1 p* \ram_mips|memRAM~749_q\ $end
$var wire 1 q* \ram_mips|memRAM~1261_q\ $end
$var wire 1 r* \ram_mips|memRAM~1773_q\ $end
$var wire 1 s* \ram_mips|memRAM~2601_combout\ $end
$var wire 1 t* \ram_mips|memRAM~365_q\ $end
$var wire 1 u* \ram_mips|memRAM~877_q\ $end
$var wire 1 v* \ram_mips|memRAM~1389_q\ $end
$var wire 1 w* \ram_mips|memRAM~1901_q\ $end
$var wire 1 x* \ram_mips|memRAM~2602_combout\ $end
$var wire 1 y* \ram_mips|memRAM~493_q\ $end
$var wire 1 z* \ram_mips|memRAM~1005_q\ $end
$var wire 1 {* \ram_mips|memRAM~1517_q\ $end
$var wire 1 |* \ram_mips|memRAM~2029_q\ $end
$var wire 1 }* \ram_mips|memRAM~2603_combout\ $end
$var wire 1 ~* \ram_mips|memRAM~2604_combout\ $end
$var wire 1 !+ \ram_mips|memRAM~141_q\ $end
$var wire 1 "+ \ram_mips|memRAM~269_q\ $end
$var wire 1 #+ \ram_mips|memRAM~397_q\ $end
$var wire 1 $+ \ram_mips|memRAM~525_q\ $end
$var wire 1 %+ \ram_mips|memRAM~2605_combout\ $end
$var wire 1 &+ \ram_mips|memRAM~653_q\ $end
$var wire 1 '+ \ram_mips|memRAM~781_q\ $end
$var wire 1 (+ \ram_mips|memRAM~909_q\ $end
$var wire 1 )+ \ram_mips|memRAM~1037_q\ $end
$var wire 1 *+ \ram_mips|memRAM~2606_combout\ $end
$var wire 1 ++ \ram_mips|memRAM~1165_q\ $end
$var wire 1 ,+ \ram_mips|memRAM~1293_q\ $end
$var wire 1 -+ \ram_mips|memRAM~1421_q\ $end
$var wire 1 .+ \ram_mips|memRAM~1549_q\ $end
$var wire 1 /+ \ram_mips|memRAM~2607_combout\ $end
$var wire 1 0+ \ram_mips|memRAM~1677_q\ $end
$var wire 1 1+ \ram_mips|memRAM~1805_q\ $end
$var wire 1 2+ \ram_mips|memRAM~1933_q\ $end
$var wire 1 3+ \ram_mips|memRAM~2061_q\ $end
$var wire 1 4+ \ram_mips|memRAM~2608_combout\ $end
$var wire 1 5+ \ram_mips|memRAM~2609_combout\ $end
$var wire 1 6+ \ram_mips|memRAM~2610_combout\ $end
$var wire 1 7+ \MUX_ULA_MEM|saida_MUX[6]~23_combout\ $end
$var wire 1 8+ \banco_regs|registrador~300_q\ $end
$var wire 1 9+ \banco_regs|registrador~1248_combout\ $end
$var wire 1 :+ \banco_regs|registrador~1182_combout\ $end
$var wire 1 ;+ \ula_bit_a_bit_MIPS|MUX_B_6|saida_MUX~0_combout\ $end
$var wire 1 <+ \ula_bit_a_bit_MIPS|MUX_reseultado6|saida_MUX~0_combout\ $end
$var wire 1 =+ \ram_mips|memRAM~2796_combout\ $end
$var wire 1 >+ \ram_mips|memRAM~2797_combout\ $end
$var wire 1 ?+ \ram_mips|memRAM~204_q\ $end
$var wire 1 @+ \ram_mips|memRAM~236_q\ $end
$var wire 1 A+ \ram_mips|memRAM~268_q\ $end
$var wire 1 B+ \ram_mips|memRAM~2616_combout\ $end
$var wire 1 C+ \ram_mips|memRAM~684_q\ $end
$var wire 1 D+ \ram_mips|memRAM~716_q\ $end
$var wire 1 E+ \ram_mips|memRAM~748_q\ $end
$var wire 1 F+ \ram_mips|memRAM~780_q\ $end
$var wire 1 G+ \ram_mips|memRAM~2617_combout\ $end
$var wire 1 H+ \ram_mips|memRAM~1196_q\ $end
$var wire 1 I+ \ram_mips|memRAM~1228_q\ $end
$var wire 1 J+ \ram_mips|memRAM~1260_q\ $end
$var wire 1 K+ \ram_mips|memRAM~1292_q\ $end
$var wire 1 L+ \ram_mips|memRAM~2618_combout\ $end
$var wire 1 M+ \ram_mips|memRAM~1708_q\ $end
$var wire 1 N+ \ram_mips|memRAM~1740_q\ $end
$var wire 1 O+ \ram_mips|memRAM~1772_q\ $end
$var wire 1 P+ \ram_mips|memRAM~1804_q\ $end
$var wire 1 Q+ \ram_mips|memRAM~2619_combout\ $end
$var wire 1 R+ \ram_mips|memRAM~2620_combout\ $end
$var wire 1 S+ \ram_mips|memRAM~44_q\ $end
$var wire 1 T+ \ram_mips|memRAM~76_q\ $end
$var wire 1 U+ \ram_mips|memRAM~108_q\ $end
$var wire 1 V+ \ram_mips|memRAM~140_q\ $end
$var wire 1 W+ \ram_mips|memRAM~2611_combout\ $end
$var wire 1 X+ \ram_mips|memRAM~556_q\ $end
$var wire 1 Y+ \ram_mips|memRAM~588_q\ $end
$var wire 1 Z+ \ram_mips|memRAM~620_q\ $end
$var wire 1 [+ \ram_mips|memRAM~652_q\ $end
$var wire 1 \+ \ram_mips|memRAM~2612_combout\ $end
$var wire 1 ]+ \ram_mips|memRAM~1068_q\ $end
$var wire 1 ^+ \ram_mips|memRAM~1100_q\ $end
$var wire 1 _+ \ram_mips|memRAM~1132_q\ $end
$var wire 1 `+ \ram_mips|memRAM~1164_q\ $end
$var wire 1 a+ \ram_mips|memRAM~2613_combout\ $end
$var wire 1 b+ \ram_mips|memRAM~1580_q\ $end
$var wire 1 c+ \ram_mips|memRAM~1612_q\ $end
$var wire 1 d+ \ram_mips|memRAM~1644_q\ $end
$var wire 1 e+ \ram_mips|memRAM~1676_q\ $end
$var wire 1 f+ \ram_mips|memRAM~2614_combout\ $end
$var wire 1 g+ \ram_mips|memRAM~2615_combout\ $end
$var wire 1 h+ \ram_mips|memRAM~428_q\ $end
$var wire 1 i+ \ram_mips|memRAM~940_q\ $end
$var wire 1 j+ \ram_mips|memRAM~1452_q\ $end
$var wire 1 k+ \ram_mips|memRAM~1964_q\ $end
$var wire 1 l+ \ram_mips|memRAM~2626_combout\ $end
$var wire 1 m+ \ram_mips|memRAM~460_q\ $end
$var wire 1 n+ \ram_mips|memRAM~972_q\ $end
$var wire 1 o+ \ram_mips|memRAM~1484_q\ $end
$var wire 1 p+ \ram_mips|memRAM~1996_q\ $end
$var wire 1 q+ \ram_mips|memRAM~2627_combout\ $end
$var wire 1 r+ \ram_mips|memRAM~492_q\ $end
$var wire 1 s+ \ram_mips|memRAM~1004_q\ $end
$var wire 1 t+ \ram_mips|memRAM~1516_q\ $end
$var wire 1 u+ \ram_mips|memRAM~2028_q\ $end
$var wire 1 v+ \ram_mips|memRAM~2628_combout\ $end
$var wire 1 w+ \ram_mips|memRAM~524_q\ $end
$var wire 1 x+ \ram_mips|memRAM~1036_q\ $end
$var wire 1 y+ \ram_mips|memRAM~1548_q\ $end
$var wire 1 z+ \ram_mips|memRAM~2060_q\ $end
$var wire 1 {+ \ram_mips|memRAM~2629_combout\ $end
$var wire 1 |+ \ram_mips|memRAM~2630_combout\ $end
$var wire 1 }+ \ram_mips|memRAM~300_q\ $end
$var wire 1 ~+ \ram_mips|memRAM~332_q\ $end
$var wire 1 !, \ram_mips|memRAM~364_q\ $end
$var wire 1 ", \ram_mips|memRAM~396_q\ $end
$var wire 1 #, \ram_mips|memRAM~2621_combout\ $end
$var wire 1 $, \ram_mips|memRAM~812_q\ $end
$var wire 1 %, \ram_mips|memRAM~844_q\ $end
$var wire 1 &, \ram_mips|memRAM~876_q\ $end
$var wire 1 ', \ram_mips|memRAM~908_q\ $end
$var wire 1 (, \ram_mips|memRAM~2622_combout\ $end
$var wire 1 ), \ram_mips|memRAM~1324_q\ $end
$var wire 1 *, \ram_mips|memRAM~1356_q\ $end
$var wire 1 +, \ram_mips|memRAM~1388_q\ $end
$var wire 1 ,, \ram_mips|memRAM~1420_q\ $end
$var wire 1 -, \ram_mips|memRAM~2623_combout\ $end
$var wire 1 ., \ram_mips|memRAM~1836_q\ $end
$var wire 1 /, \ram_mips|memRAM~1868_q\ $end
$var wire 1 0, \ram_mips|memRAM~1900_q\ $end
$var wire 1 1, \ram_mips|memRAM~1932_q\ $end
$var wire 1 2, \ram_mips|memRAM~2624_combout\ $end
$var wire 1 3, \ram_mips|memRAM~2625_combout\ $end
$var wire 1 4, \MUX_ULA_MEM|saida_MUX[5]~33_combout\ $end
$var wire 1 5, \banco_regs|registrador~299_q\ $end
$var wire 1 6, \banco_regs|registrador~1249_combout\ $end
$var wire 1 7, \banco_regs|registrador~1187_combout\ $end
$var wire 1 8, \ula_bit_a_bit_MIPS|MUX_B_5|saida_MUX~0_combout\ $end
$var wire 1 9, \ula_bit_a_bit_MIPS|SOMADOR_4|C_out~combout\ $end
$var wire 1 :, \ula_bit_a_bit_MIPS|MUX_reseultado5|saida_MUX~0_combout\ $end
$var wire 1 ;, \ram_mips|memRAM~2764_combout\ $end
$var wire 1 <, \ram_mips|memRAM~2765_combout\ $end
$var wire 1 =, \ram_mips|memRAM~171_q\ $end
$var wire 1 >, \ram_mips|memRAM~299_q\ $end
$var wire 1 ?, \ram_mips|memRAM~427_q\ $end
$var wire 1 @, \ram_mips|memRAM~2631_combout\ $end
$var wire 1 A, \ram_mips|memRAM~75_q\ $end
$var wire 1 B, \ram_mips|memRAM~203_q\ $end
$var wire 1 C, \ram_mips|memRAM~331_q\ $end
$var wire 1 D, \ram_mips|memRAM~459_q\ $end
$var wire 1 E, \ram_mips|memRAM~2632_combout\ $end
$var wire 1 F, \ram_mips|memRAM~107_q\ $end
$var wire 1 G, \ram_mips|memRAM~235_q\ $end
$var wire 1 H, \ram_mips|memRAM~363_q\ $end
$var wire 1 I, \ram_mips|memRAM~491_q\ $end
$var wire 1 J, \ram_mips|memRAM~2633_combout\ $end
$var wire 1 K, \ram_mips|memRAM~139_q\ $end
$var wire 1 L, \ram_mips|memRAM~267_q\ $end
$var wire 1 M, \ram_mips|memRAM~395_q\ $end
$var wire 1 N, \ram_mips|memRAM~523_q\ $end
$var wire 1 O, \ram_mips|memRAM~2634_combout\ $end
$var wire 1 P, \ram_mips|memRAM~2635_combout\ $end
$var wire 1 Q, \ram_mips|memRAM~555_q\ $end
$var wire 1 R, \ram_mips|memRAM~683_q\ $end
$var wire 1 S, \ram_mips|memRAM~811_q\ $end
$var wire 1 T, \ram_mips|memRAM~939_q\ $end
$var wire 1 U, \ram_mips|memRAM~2636_combout\ $end
$var wire 1 V, \ram_mips|memRAM~587_q\ $end
$var wire 1 W, \ram_mips|memRAM~715_q\ $end
$var wire 1 X, \ram_mips|memRAM~843_q\ $end
$var wire 1 Y, \ram_mips|memRAM~971_q\ $end
$var wire 1 Z, \ram_mips|memRAM~2637_combout\ $end
$var wire 1 [, \ram_mips|memRAM~619_q\ $end
$var wire 1 \, \ram_mips|memRAM~747_q\ $end
$var wire 1 ], \ram_mips|memRAM~875_q\ $end
$var wire 1 ^, \ram_mips|memRAM~1003_q\ $end
$var wire 1 _, \ram_mips|memRAM~2638_combout\ $end
$var wire 1 `, \ram_mips|memRAM~651_q\ $end
$var wire 1 a, \ram_mips|memRAM~779_q\ $end
$var wire 1 b, \ram_mips|memRAM~907_q\ $end
$var wire 1 c, \ram_mips|memRAM~1035_q\ $end
$var wire 1 d, \ram_mips|memRAM~2639_combout\ $end
$var wire 1 e, \ram_mips|memRAM~2640_combout\ $end
$var wire 1 f, \ram_mips|memRAM~1067_q\ $end
$var wire 1 g, \ram_mips|memRAM~1099_q\ $end
$var wire 1 h, \ram_mips|memRAM~1131_q\ $end
$var wire 1 i, \ram_mips|memRAM~1163_q\ $end
$var wire 1 j, \ram_mips|memRAM~2641_combout\ $end
$var wire 1 k, \ram_mips|memRAM~1195_q\ $end
$var wire 1 l, \ram_mips|memRAM~1227_q\ $end
$var wire 1 m, \ram_mips|memRAM~1259_q\ $end
$var wire 1 n, \ram_mips|memRAM~1291_q\ $end
$var wire 1 o, \ram_mips|memRAM~2642_combout\ $end
$var wire 1 p, \ram_mips|memRAM~1323_q\ $end
$var wire 1 q, \ram_mips|memRAM~1355_q\ $end
$var wire 1 r, \ram_mips|memRAM~1387_q\ $end
$var wire 1 s, \ram_mips|memRAM~1419_q\ $end
$var wire 1 t, \ram_mips|memRAM~2643_combout\ $end
$var wire 1 u, \ram_mips|memRAM~1451_q\ $end
$var wire 1 v, \ram_mips|memRAM~1483_q\ $end
$var wire 1 w, \ram_mips|memRAM~1515_q\ $end
$var wire 1 x, \ram_mips|memRAM~1547_q\ $end
$var wire 1 y, \ram_mips|memRAM~2644_combout\ $end
$var wire 1 z, \ram_mips|memRAM~2645_combout\ $end
$var wire 1 {, \ram_mips|memRAM~1579_q\ $end
$var wire 1 |, \ram_mips|memRAM~1707_q\ $end
$var wire 1 }, \ram_mips|memRAM~1835_q\ $end
$var wire 1 ~, \ram_mips|memRAM~1963_q\ $end
$var wire 1 !- \ram_mips|memRAM~2646_combout\ $end
$var wire 1 "- \ram_mips|memRAM~1611_q\ $end
$var wire 1 #- \ram_mips|memRAM~1739_q\ $end
$var wire 1 $- \ram_mips|memRAM~1867_q\ $end
$var wire 1 %- \ram_mips|memRAM~1995_q\ $end
$var wire 1 &- \ram_mips|memRAM~2647_combout\ $end
$var wire 1 '- \ram_mips|memRAM~1643_q\ $end
$var wire 1 (- \ram_mips|memRAM~1771_q\ $end
$var wire 1 )- \ram_mips|memRAM~1899_q\ $end
$var wire 1 *- \ram_mips|memRAM~2027_q\ $end
$var wire 1 +- \ram_mips|memRAM~2648_combout\ $end
$var wire 1 ,- \ram_mips|memRAM~1675_q\ $end
$var wire 1 -- \ram_mips|memRAM~1803_q\ $end
$var wire 1 .- \ram_mips|memRAM~1931_q\ $end
$var wire 1 /- \ram_mips|memRAM~2059_q\ $end
$var wire 1 0- \ram_mips|memRAM~2649_combout\ $end
$var wire 1 1- \ram_mips|memRAM~2650_combout\ $end
$var wire 1 2- \ram_mips|memRAM~2651_combout\ $end
$var wire 1 3- \MUX_ULA_MEM|saida_MUX[4]~24_combout\ $end
$var wire 1 4- \banco_regs|registrador~298_q\ $end
$var wire 1 5- \banco_regs|registrador~1250_combout\ $end
$var wire 1 6- \banco_regs|registrador~1192_combout\ $end
$var wire 1 7- \ula_bit_a_bit_MIPS|MUX_B_4|saida_MUX~0_combout\ $end
$var wire 1 8- \ula_bit_a_bit_MIPS|MUX_reseultado4|saida_MUX~0_combout\ $end
$var wire 1 9- \ram_mips|memRAM~2788_combout\ $end
$var wire 1 :- \ram_mips|memRAM~2789_combout\ $end
$var wire 1 ;- \ram_mips|memRAM~74_q\ $end
$var wire 1 <- \ram_mips|memRAM~586_q\ $end
$var wire 1 =- \ram_mips|memRAM~1098_q\ $end
$var wire 1 >- \ram_mips|memRAM~1610_q\ $end
$var wire 1 ?- \ram_mips|memRAM~2657_combout\ $end
$var wire 1 @- \ram_mips|memRAM~202_q\ $end
$var wire 1 A- \ram_mips|memRAM~714_q\ $end
$var wire 1 B- \ram_mips|memRAM~1226_q\ $end
$var wire 1 C- \ram_mips|memRAM~1738_q\ $end
$var wire 1 D- \ram_mips|memRAM~2658_combout\ $end
$var wire 1 E- \ram_mips|memRAM~330_q\ $end
$var wire 1 F- \ram_mips|memRAM~842_q\ $end
$var wire 1 G- \ram_mips|memRAM~1354_q\ $end
$var wire 1 H- \ram_mips|memRAM~1866_q\ $end
$var wire 1 I- \ram_mips|memRAM~2659_combout\ $end
$var wire 1 J- \ram_mips|memRAM~458_q\ $end
$var wire 1 K- \ram_mips|memRAM~970_q\ $end
$var wire 1 L- \ram_mips|memRAM~1482_q\ $end
$var wire 1 M- \ram_mips|memRAM~1994_q\ $end
$var wire 1 N- \ram_mips|memRAM~2660_combout\ $end
$var wire 1 O- \ram_mips|memRAM~2661_combout\ $end
$var wire 1 P- \ram_mips|memRAM~42_q\ $end
$var wire 1 Q- \ram_mips|memRAM~554_q\ $end
$var wire 1 R- \ram_mips|memRAM~1066_q\ $end
$var wire 1 S- \ram_mips|memRAM~1578_q\ $end
$var wire 1 T- \ram_mips|memRAM~2652_combout\ $end
$var wire 1 U- \ram_mips|memRAM~170_q\ $end
$var wire 1 V- \ram_mips|memRAM~682_q\ $end
$var wire 1 W- \ram_mips|memRAM~1194_q\ $end
$var wire 1 X- \ram_mips|memRAM~1706_q\ $end
$var wire 1 Y- \ram_mips|memRAM~2653_combout\ $end
$var wire 1 Z- \ram_mips|memRAM~298_q\ $end
$var wire 1 [- \ram_mips|memRAM~810_q\ $end
$var wire 1 \- \ram_mips|memRAM~1322_q\ $end
$var wire 1 ]- \ram_mips|memRAM~1834_q\ $end
$var wire 1 ^- \ram_mips|memRAM~2654_combout\ $end
$var wire 1 _- \ram_mips|memRAM~426_q\ $end
$var wire 1 `- \ram_mips|memRAM~938_q\ $end
$var wire 1 a- \ram_mips|memRAM~1450_q\ $end
$var wire 1 b- \ram_mips|memRAM~1962_q\ $end
$var wire 1 c- \ram_mips|memRAM~2655_combout\ $end
$var wire 1 d- \ram_mips|memRAM~2656_combout\ $end
$var wire 1 e- \ram_mips|memRAM~138_q\ $end
$var wire 1 f- \ram_mips|memRAM~266_q\ $end
$var wire 1 g- \ram_mips|memRAM~394_q\ $end
$var wire 1 h- \ram_mips|memRAM~522_q\ $end
$var wire 1 i- \ram_mips|memRAM~2667_combout\ $end
$var wire 1 j- \ram_mips|memRAM~650_q\ $end
$var wire 1 k- \ram_mips|memRAM~778_q\ $end
$var wire 1 l- \ram_mips|memRAM~906_q\ $end
$var wire 1 m- \ram_mips|memRAM~1034_q\ $end
$var wire 1 n- \ram_mips|memRAM~2668_combout\ $end
$var wire 1 o- \ram_mips|memRAM~1162_q\ $end
$var wire 1 p- \ram_mips|memRAM~1290_q\ $end
$var wire 1 q- \ram_mips|memRAM~1418_q\ $end
$var wire 1 r- \ram_mips|memRAM~1546_q\ $end
$var wire 1 s- \ram_mips|memRAM~2669_combout\ $end
$var wire 1 t- \ram_mips|memRAM~1674_q\ $end
$var wire 1 u- \ram_mips|memRAM~1802_q\ $end
$var wire 1 v- \ram_mips|memRAM~1930_q\ $end
$var wire 1 w- \ram_mips|memRAM~2058_q\ $end
$var wire 1 x- \ram_mips|memRAM~2670_combout\ $end
$var wire 1 y- \ram_mips|memRAM~2671_combout\ $end
$var wire 1 z- \ram_mips|memRAM~106_q\ $end
$var wire 1 {- \ram_mips|memRAM~618_q\ $end
$var wire 1 |- \ram_mips|memRAM~1130_q\ $end
$var wire 1 }- \ram_mips|memRAM~1642_q\ $end
$var wire 1 ~- \ram_mips|memRAM~2662_combout\ $end
$var wire 1 !. \ram_mips|memRAM~234_q\ $end
$var wire 1 ". \ram_mips|memRAM~746_q\ $end
$var wire 1 #. \ram_mips|memRAM~1258_q\ $end
$var wire 1 $. \ram_mips|memRAM~1770_q\ $end
$var wire 1 %. \ram_mips|memRAM~2663_combout\ $end
$var wire 1 &. \ram_mips|memRAM~362_q\ $end
$var wire 1 '. \ram_mips|memRAM~874_q\ $end
$var wire 1 (. \ram_mips|memRAM~1386_q\ $end
$var wire 1 ). \ram_mips|memRAM~1898_q\ $end
$var wire 1 *. \ram_mips|memRAM~2664_combout\ $end
$var wire 1 +. \ram_mips|memRAM~490_q\ $end
$var wire 1 ,. \ram_mips|memRAM~1002_q\ $end
$var wire 1 -. \ram_mips|memRAM~1514_q\ $end
$var wire 1 .. \ram_mips|memRAM~2026_q\ $end
$var wire 1 /. \ram_mips|memRAM~2665_combout\ $end
$var wire 1 0. \ram_mips|memRAM~2666_combout\ $end
$var wire 1 1. \MUX_ULA_MEM|saida_MUX[3]~29_combout\ $end
$var wire 1 2. \banco_regs|registrador~297_q\ $end
$var wire 1 3. \banco_regs|registrador~1251_combout\ $end
$var wire 1 4. \banco_regs|registrador~1197_combout\ $end
$var wire 1 5. \MUX_register_bank_out|saida_MUX[3]~17_combout\ $end
$var wire 1 6. \ula_bit_a_bit_MIPS|SOMADOR_2|C_out~combout\ $end
$var wire 1 7. \ula_bit_a_bit_MIPS|MUX_reseultado3|saida_MUX~0_combout\ $end
$var wire 1 8. \ram_mips|memRAM~2756_combout\ $end
$var wire 1 9. \ram_mips|memRAM~2757_combout\ $end
$var wire 1 :. \ram_mips|memRAM~41_q\ $end
$var wire 1 ;. \ram_mips|memRAM~73_q\ $end
$var wire 1 <. \ram_mips|memRAM~105_q\ $end
$var wire 1 =. \ram_mips|memRAM~137_q\ $end
$var wire 1 >. \ram_mips|memRAM~2672_combout\ $end
$var wire 1 ?. \ram_mips|memRAM~553_q\ $end
$var wire 1 @. \ram_mips|memRAM~585_q\ $end
$var wire 1 A. \ram_mips|memRAM~617_q\ $end
$var wire 1 B. \ram_mips|memRAM~649_q\ $end
$var wire 1 C. \ram_mips|memRAM~2673_combout\ $end
$var wire 1 D. \ram_mips|memRAM~1065_q\ $end
$var wire 1 E. \ram_mips|memRAM~1097_q\ $end
$var wire 1 F. \ram_mips|memRAM~1129_q\ $end
$var wire 1 G. \ram_mips|memRAM~1161_q\ $end
$var wire 1 H. \ram_mips|memRAM~2674_combout\ $end
$var wire 1 I. \ram_mips|memRAM~1577_q\ $end
$var wire 1 J. \ram_mips|memRAM~1609_q\ $end
$var wire 1 K. \ram_mips|memRAM~1641_q\ $end
$var wire 1 L. \ram_mips|memRAM~1673_q\ $end
$var wire 1 M. \ram_mips|memRAM~2675_combout\ $end
$var wire 1 N. \ram_mips|memRAM~2676_combout\ $end
$var wire 1 O. \ram_mips|memRAM~169_q\ $end
$var wire 1 P. \ram_mips|memRAM~201_q\ $end
$var wire 1 Q. \ram_mips|memRAM~233_q\ $end
$var wire 1 R. \ram_mips|memRAM~265_q\ $end
$var wire 1 S. \ram_mips|memRAM~2677_combout\ $end
$var wire 1 T. \ram_mips|memRAM~681_q\ $end
$var wire 1 U. \ram_mips|memRAM~713_q\ $end
$var wire 1 V. \ram_mips|memRAM~745_q\ $end
$var wire 1 W. \ram_mips|memRAM~777_q\ $end
$var wire 1 X. \ram_mips|memRAM~2678_combout\ $end
$var wire 1 Y. \ram_mips|memRAM~1193_q\ $end
$var wire 1 Z. \ram_mips|memRAM~1225_q\ $end
$var wire 1 [. \ram_mips|memRAM~1257_q\ $end
$var wire 1 \. \ram_mips|memRAM~1289_q\ $end
$var wire 1 ]. \ram_mips|memRAM~2679_combout\ $end
$var wire 1 ^. \ram_mips|memRAM~1705_q\ $end
$var wire 1 _. \ram_mips|memRAM~1737_q\ $end
$var wire 1 `. \ram_mips|memRAM~1769_q\ $end
$var wire 1 a. \ram_mips|memRAM~1801_q\ $end
$var wire 1 b. \ram_mips|memRAM~2680_combout\ $end
$var wire 1 c. \ram_mips|memRAM~2681_combout\ $end
$var wire 1 d. \ram_mips|memRAM~297_q\ $end
$var wire 1 e. \ram_mips|memRAM~329_q\ $end
$var wire 1 f. \ram_mips|memRAM~361_q\ $end
$var wire 1 g. \ram_mips|memRAM~393_q\ $end
$var wire 1 h. \ram_mips|memRAM~2682_combout\ $end
$var wire 1 i. \ram_mips|memRAM~809_q\ $end
$var wire 1 j. \ram_mips|memRAM~841_q\ $end
$var wire 1 k. \ram_mips|memRAM~873_q\ $end
$var wire 1 l. \ram_mips|memRAM~905_q\ $end
$var wire 1 m. \ram_mips|memRAM~2683_combout\ $end
$var wire 1 n. \ram_mips|memRAM~1321_q\ $end
$var wire 1 o. \ram_mips|memRAM~1353_q\ $end
$var wire 1 p. \ram_mips|memRAM~1385_q\ $end
$var wire 1 q. \ram_mips|memRAM~1417_q\ $end
$var wire 1 r. \ram_mips|memRAM~2684_combout\ $end
$var wire 1 s. \ram_mips|memRAM~1833_q\ $end
$var wire 1 t. \ram_mips|memRAM~1865_q\ $end
$var wire 1 u. \ram_mips|memRAM~1897_q\ $end
$var wire 1 v. \ram_mips|memRAM~1929_q\ $end
$var wire 1 w. \ram_mips|memRAM~2685_combout\ $end
$var wire 1 x. \ram_mips|memRAM~2686_combout\ $end
$var wire 1 y. \ram_mips|memRAM~425_q\ $end
$var wire 1 z. \ram_mips|memRAM~937_q\ $end
$var wire 1 {. \ram_mips|memRAM~1449_q\ $end
$var wire 1 |. \ram_mips|memRAM~1961_q\ $end
$var wire 1 }. \ram_mips|memRAM~2687_combout\ $end
$var wire 1 ~. \ram_mips|memRAM~457_q\ $end
$var wire 1 !/ \ram_mips|memRAM~969_q\ $end
$var wire 1 "/ \ram_mips|memRAM~1481_q\ $end
$var wire 1 #/ \ram_mips|memRAM~1993_q\ $end
$var wire 1 $/ \ram_mips|memRAM~2688_combout\ $end
$var wire 1 %/ \ram_mips|memRAM~489_q\ $end
$var wire 1 &/ \ram_mips|memRAM~1001_q\ $end
$var wire 1 '/ \ram_mips|memRAM~1513_q\ $end
$var wire 1 (/ \ram_mips|memRAM~2025_q\ $end
$var wire 1 )/ \ram_mips|memRAM~2689_combout\ $end
$var wire 1 */ \ram_mips|memRAM~521_q\ $end
$var wire 1 +/ \ram_mips|memRAM~1033_q\ $end
$var wire 1 ,/ \ram_mips|memRAM~1545_q\ $end
$var wire 1 -/ \ram_mips|memRAM~2057_q\ $end
$var wire 1 ./ \ram_mips|memRAM~2690_combout\ $end
$var wire 1 // \ram_mips|memRAM~2691_combout\ $end
$var wire 1 0/ \ram_mips|memRAM~2692_combout\ $end
$var wire 1 1/ \MUX_ULA_MEM|saida_MUX[2]~25_combout\ $end
$var wire 1 2/ \banco_regs|registrador~296_q\ $end
$var wire 1 3/ \banco_regs|registrador~1252_combout\ $end
$var wire 1 4/ \banco_regs|registrador~1202_combout\ $end
$var wire 1 5/ \ula_bit_a_bit_MIPS|MUX_B_2|saida_MUX~0_combout\ $end
$var wire 1 6/ \ula_bit_a_bit_MIPS|SOMADOR_1|C_out~combout\ $end
$var wire 1 7/ \ula_bit_a_bit_MIPS|MUX_reseultado2|saida_MUX~0_combout\ $end
$var wire 1 8/ \ram_mips|memRAM~2758_combout\ $end
$var wire 1 9/ \ram_mips|memRAM~2759_combout\ $end
$var wire 1 :/ \ram_mips|memRAM~558_q\ $end
$var wire 1 ;/ \ram_mips|memRAM~686_q\ $end
$var wire 1 </ \ram_mips|memRAM~814_q\ $end
$var wire 1 =/ \ram_mips|memRAM~942_q\ $end
$var wire 1 >/ \ram_mips|memRAM~2575_combout\ $end
$var wire 1 ?/ \ram_mips|memRAM~590_q\ $end
$var wire 1 @/ \ram_mips|memRAM~718_q\ $end
$var wire 1 A/ \ram_mips|memRAM~846_q\ $end
$var wire 1 B/ \ram_mips|memRAM~974_q\ $end
$var wire 1 C/ \ram_mips|memRAM~2576_combout\ $end
$var wire 1 D/ \ram_mips|memRAM~622_q\ $end
$var wire 1 E/ \ram_mips|memRAM~750_q\ $end
$var wire 1 F/ \ram_mips|memRAM~878_q\ $end
$var wire 1 G/ \ram_mips|memRAM~1006_q\ $end
$var wire 1 H/ \ram_mips|memRAM~2577_combout\ $end
$var wire 1 I/ \ram_mips|memRAM~654_q\ $end
$var wire 1 J/ \ram_mips|memRAM~782_q\ $end
$var wire 1 K/ \ram_mips|memRAM~910_q\ $end
$var wire 1 L/ \ram_mips|memRAM~1038_q\ $end
$var wire 1 M/ \ram_mips|memRAM~2578_combout\ $end
$var wire 1 N/ \ram_mips|memRAM~2579_combout\ $end
$var wire 1 O/ \ram_mips|memRAM~46_q\ $end
$var wire 1 P/ \ram_mips|memRAM~174_q\ $end
$var wire 1 Q/ \ram_mips|memRAM~302_q\ $end
$var wire 1 R/ \ram_mips|memRAM~430_q\ $end
$var wire 1 S/ \ram_mips|memRAM~2570_combout\ $end
$var wire 1 T/ \ram_mips|memRAM~78_q\ $end
$var wire 1 U/ \ram_mips|memRAM~206_q\ $end
$var wire 1 V/ \ram_mips|memRAM~334_q\ $end
$var wire 1 W/ \ram_mips|memRAM~462_q\ $end
$var wire 1 X/ \ram_mips|memRAM~2571_combout\ $end
$var wire 1 Y/ \ram_mips|memRAM~110_q\ $end
$var wire 1 Z/ \ram_mips|memRAM~238_q\ $end
$var wire 1 [/ \ram_mips|memRAM~366_q\ $end
$var wire 1 \/ \ram_mips|memRAM~494_q\ $end
$var wire 1 ]/ \ram_mips|memRAM~2572_combout\ $end
$var wire 1 ^/ \ram_mips|memRAM~142_q\ $end
$var wire 1 _/ \ram_mips|memRAM~270_q\ $end
$var wire 1 `/ \ram_mips|memRAM~398_q\ $end
$var wire 1 a/ \ram_mips|memRAM~526_q\ $end
$var wire 1 b/ \ram_mips|memRAM~2573_combout\ $end
$var wire 1 c/ \ram_mips|memRAM~2574_combout\ $end
$var wire 1 d/ \ram_mips|memRAM~1582_q\ $end
$var wire 1 e/ \ram_mips|memRAM~1710_q\ $end
$var wire 1 f/ \ram_mips|memRAM~1838_q\ $end
$var wire 1 g/ \ram_mips|memRAM~1966_q\ $end
$var wire 1 h/ \ram_mips|memRAM~2585_combout\ $end
$var wire 1 i/ \ram_mips|memRAM~1614_q\ $end
$var wire 1 j/ \ram_mips|memRAM~1742_q\ $end
$var wire 1 k/ \ram_mips|memRAM~1870_q\ $end
$var wire 1 l/ \ram_mips|memRAM~1998_q\ $end
$var wire 1 m/ \ram_mips|memRAM~2586_combout\ $end
$var wire 1 n/ \ram_mips|memRAM~1646_q\ $end
$var wire 1 o/ \ram_mips|memRAM~1774_q\ $end
$var wire 1 p/ \ram_mips|memRAM~1902_q\ $end
$var wire 1 q/ \ram_mips|memRAM~2030_q\ $end
$var wire 1 r/ \ram_mips|memRAM~2587_combout\ $end
$var wire 1 s/ \ram_mips|memRAM~1678_q\ $end
$var wire 1 t/ \ram_mips|memRAM~1806_q\ $end
$var wire 1 u/ \ram_mips|memRAM~1934_q\ $end
$var wire 1 v/ \ram_mips|memRAM~2062_q\ $end
$var wire 1 w/ \ram_mips|memRAM~2588_combout\ $end
$var wire 1 x/ \ram_mips|memRAM~2589_combout\ $end
$var wire 1 y/ \ram_mips|memRAM~1070_q\ $end
$var wire 1 z/ \ram_mips|memRAM~1102_q\ $end
$var wire 1 {/ \ram_mips|memRAM~1134_q\ $end
$var wire 1 |/ \ram_mips|memRAM~1166_q\ $end
$var wire 1 }/ \ram_mips|memRAM~2580_combout\ $end
$var wire 1 ~/ \ram_mips|memRAM~1198_q\ $end
$var wire 1 !0 \ram_mips|memRAM~1230_q\ $end
$var wire 1 "0 \ram_mips|memRAM~1262_q\ $end
$var wire 1 #0 \ram_mips|memRAM~1294_q\ $end
$var wire 1 $0 \ram_mips|memRAM~2581_combout\ $end
$var wire 1 %0 \ram_mips|memRAM~1326_q\ $end
$var wire 1 &0 \ram_mips|memRAM~1358_q\ $end
$var wire 1 '0 \ram_mips|memRAM~1390_q\ $end
$var wire 1 (0 \ram_mips|memRAM~1422_q\ $end
$var wire 1 )0 \ram_mips|memRAM~2582_combout\ $end
$var wire 1 *0 \ram_mips|memRAM~1454_q\ $end
$var wire 1 +0 \ram_mips|memRAM~1486_q\ $end
$var wire 1 ,0 \ram_mips|memRAM~1518_q\ $end
$var wire 1 -0 \ram_mips|memRAM~1550_q\ $end
$var wire 1 .0 \ram_mips|memRAM~2583_combout\ $end
$var wire 1 /0 \ram_mips|memRAM~2584_combout\ $end
$var wire 1 00 \MUX_ULA_MEM|saida_MUX[7]~37_combout\ $end
$var wire 1 10 \banco_regs|registrador~301_q\ $end
$var wire 1 20 \banco_regs|registrador~1247_combout\ $end
$var wire 1 30 \banco_regs|registrador~1177_combout\ $end
$var wire 1 40 \ula_bit_a_bit_MIPS|MUX_B_7|saida_MUX~0_combout\ $end
$var wire 1 50 \ula_bit_a_bit_MIPS|SOMADOR_7|C_out~combout\ $end
$var wire 1 60 \ula_bit_a_bit_MIPS|MUX_reseultado8|saida_MUX~0_combout\ $end
$var wire 1 70 \ram_mips|memRAM~47_q\ $end
$var wire 1 80 \ram_mips|memRAM~79_q\ $end
$var wire 1 90 \ram_mips|memRAM~111_q\ $end
$var wire 1 :0 \ram_mips|memRAM~143_q\ $end
$var wire 1 ;0 \ram_mips|memRAM~2549_combout\ $end
$var wire 1 <0 \ram_mips|memRAM~559_q\ $end
$var wire 1 =0 \ram_mips|memRAM~591_q\ $end
$var wire 1 >0 \ram_mips|memRAM~623_q\ $end
$var wire 1 ?0 \ram_mips|memRAM~655_q\ $end
$var wire 1 @0 \ram_mips|memRAM~2550_combout\ $end
$var wire 1 A0 \ram_mips|memRAM~1071_q\ $end
$var wire 1 B0 \ram_mips|memRAM~1103_q\ $end
$var wire 1 C0 \ram_mips|memRAM~1135_q\ $end
$var wire 1 D0 \ram_mips|memRAM~1167_q\ $end
$var wire 1 E0 \ram_mips|memRAM~2551_combout\ $end
$var wire 1 F0 \ram_mips|memRAM~1583_q\ $end
$var wire 1 G0 \ram_mips|memRAM~1615_q\ $end
$var wire 1 H0 \ram_mips|memRAM~1647_q\ $end
$var wire 1 I0 \ram_mips|memRAM~1679_q\ $end
$var wire 1 J0 \ram_mips|memRAM~2552_combout\ $end
$var wire 1 K0 \ram_mips|memRAM~2553_combout\ $end
$var wire 1 L0 \ram_mips|memRAM~175_q\ $end
$var wire 1 M0 \ram_mips|memRAM~207_q\ $end
$var wire 1 N0 \ram_mips|memRAM~239_q\ $end
$var wire 1 O0 \ram_mips|memRAM~271_q\ $end
$var wire 1 P0 \ram_mips|memRAM~2554_combout\ $end
$var wire 1 Q0 \ram_mips|memRAM~687_q\ $end
$var wire 1 R0 \ram_mips|memRAM~719_q\ $end
$var wire 1 S0 \ram_mips|memRAM~751_q\ $end
$var wire 1 T0 \ram_mips|memRAM~783_q\ $end
$var wire 1 U0 \ram_mips|memRAM~2555_combout\ $end
$var wire 1 V0 \ram_mips|memRAM~1199_q\ $end
$var wire 1 W0 \ram_mips|memRAM~1231_q\ $end
$var wire 1 X0 \ram_mips|memRAM~1263_q\ $end
$var wire 1 Y0 \ram_mips|memRAM~1295_q\ $end
$var wire 1 Z0 \ram_mips|memRAM~2556_combout\ $end
$var wire 1 [0 \ram_mips|memRAM~1711_q\ $end
$var wire 1 \0 \ram_mips|memRAM~1743_q\ $end
$var wire 1 ]0 \ram_mips|memRAM~1775_q\ $end
$var wire 1 ^0 \ram_mips|memRAM~1807_q\ $end
$var wire 1 _0 \ram_mips|memRAM~2557_combout\ $end
$var wire 1 `0 \ram_mips|memRAM~2558_combout\ $end
$var wire 1 a0 \ram_mips|memRAM~303_q\ $end
$var wire 1 b0 \ram_mips|memRAM~335_q\ $end
$var wire 1 c0 \ram_mips|memRAM~367_q\ $end
$var wire 1 d0 \ram_mips|memRAM~399_q\ $end
$var wire 1 e0 \ram_mips|memRAM~2559_combout\ $end
$var wire 1 f0 \ram_mips|memRAM~815_q\ $end
$var wire 1 g0 \ram_mips|memRAM~847_q\ $end
$var wire 1 h0 \ram_mips|memRAM~879_q\ $end
$var wire 1 i0 \ram_mips|memRAM~911_q\ $end
$var wire 1 j0 \ram_mips|memRAM~2560_combout\ $end
$var wire 1 k0 \ram_mips|memRAM~1327_q\ $end
$var wire 1 l0 \ram_mips|memRAM~1359_q\ $end
$var wire 1 m0 \ram_mips|memRAM~1391_q\ $end
$var wire 1 n0 \ram_mips|memRAM~1423_q\ $end
$var wire 1 o0 \ram_mips|memRAM~2561_combout\ $end
$var wire 1 p0 \ram_mips|memRAM~1839_q\ $end
$var wire 1 q0 \ram_mips|memRAM~1871_q\ $end
$var wire 1 r0 \ram_mips|memRAM~1903_q\ $end
$var wire 1 s0 \ram_mips|memRAM~1935_q\ $end
$var wire 1 t0 \ram_mips|memRAM~2562_combout\ $end
$var wire 1 u0 \ram_mips|memRAM~2563_combout\ $end
$var wire 1 v0 \ram_mips|memRAM~431_q\ $end
$var wire 1 w0 \ram_mips|memRAM~943_q\ $end
$var wire 1 x0 \ram_mips|memRAM~1455_q\ $end
$var wire 1 y0 \ram_mips|memRAM~1967_q\ $end
$var wire 1 z0 \ram_mips|memRAM~2564_combout\ $end
$var wire 1 {0 \ram_mips|memRAM~463_q\ $end
$var wire 1 |0 \ram_mips|memRAM~975_q\ $end
$var wire 1 }0 \ram_mips|memRAM~1487_q\ $end
$var wire 1 ~0 \ram_mips|memRAM~1999_q\ $end
$var wire 1 !1 \ram_mips|memRAM~2565_combout\ $end
$var wire 1 "1 \ram_mips|memRAM~495_q\ $end
$var wire 1 #1 \ram_mips|memRAM~1007_q\ $end
$var wire 1 $1 \ram_mips|memRAM~1519_q\ $end
$var wire 1 %1 \ram_mips|memRAM~2031_q\ $end
$var wire 1 &1 \ram_mips|memRAM~2566_combout\ $end
$var wire 1 '1 \ram_mips|memRAM~527_q\ $end
$var wire 1 (1 \ram_mips|memRAM~1039_q\ $end
$var wire 1 )1 \ram_mips|memRAM~1551_q\ $end
$var wire 1 *1 \ram_mips|memRAM~2063_q\ $end
$var wire 1 +1 \ram_mips|memRAM~2567_combout\ $end
$var wire 1 ,1 \ram_mips|memRAM~2568_combout\ $end
$var wire 1 -1 \ram_mips|memRAM~2569_combout\ $end
$var wire 1 .1 \MUX_ULA_MEM|saida_MUX[8]~22_combout\ $end
$var wire 1 /1 \banco_regs|registrador~302_q\ $end
$var wire 1 01 \banco_regs|registrador~1246_combout\ $end
$var wire 1 11 \banco_regs|registrador~1172_combout\ $end
$var wire 1 21 \ula_bit_a_bit_MIPS|SOMADOR_8|C_out~0_combout\ $end
$var wire 1 31 \ula_bit_a_bit_MIPS|SOMADOR_8|C_out~1_combout\ $end
$var wire 1 41 \ula_bit_a_bit_MIPS|SOMADOR_8|C_out~2_combout\ $end
$var wire 1 51 \ula_bit_a_bit_MIPS|MUX_reseultado9|saida_MUX~0_combout\ $end
$var wire 1 61 \banco_regs|saidaB[9]~23_combout\ $end
$var wire 1 71 \ram_mips|memRAM~48_q\ $end
$var wire 1 81 \ram_mips|memRAM~560_q\ $end
$var wire 1 91 \ram_mips|memRAM~1072_q\ $end
$var wire 1 :1 \ram_mips|memRAM~1584_q\ $end
$var wire 1 ;1 \ram_mips|memRAM~2528_combout\ $end
$var wire 1 <1 \ram_mips|memRAM~176_q\ $end
$var wire 1 =1 \ram_mips|memRAM~688_q\ $end
$var wire 1 >1 \ram_mips|memRAM~1200_q\ $end
$var wire 1 ?1 \ram_mips|memRAM~1712_q\ $end
$var wire 1 @1 \ram_mips|memRAM~2529_combout\ $end
$var wire 1 A1 \ram_mips|memRAM~304_q\ $end
$var wire 1 B1 \ram_mips|memRAM~816_q\ $end
$var wire 1 C1 \ram_mips|memRAM~1328_q\ $end
$var wire 1 D1 \ram_mips|memRAM~1840_q\ $end
$var wire 1 E1 \ram_mips|memRAM~2530_combout\ $end
$var wire 1 F1 \ram_mips|memRAM~432_q\ $end
$var wire 1 G1 \ram_mips|memRAM~944_q\ $end
$var wire 1 H1 \ram_mips|memRAM~1456_q\ $end
$var wire 1 I1 \ram_mips|memRAM~1968_q\ $end
$var wire 1 J1 \ram_mips|memRAM~2531_combout\ $end
$var wire 1 K1 \ram_mips|memRAM~2532_combout\ $end
$var wire 1 L1 \ram_mips|memRAM~80_q\ $end
$var wire 1 M1 \ram_mips|memRAM~592_q\ $end
$var wire 1 N1 \ram_mips|memRAM~1104_q\ $end
$var wire 1 O1 \ram_mips|memRAM~1616_q\ $end
$var wire 1 P1 \ram_mips|memRAM~2533_combout\ $end
$var wire 1 Q1 \ram_mips|memRAM~208_q\ $end
$var wire 1 R1 \ram_mips|memRAM~720_q\ $end
$var wire 1 S1 \ram_mips|memRAM~1232_q\ $end
$var wire 1 T1 \ram_mips|memRAM~1744_q\ $end
$var wire 1 U1 \ram_mips|memRAM~2534_combout\ $end
$var wire 1 V1 \ram_mips|memRAM~336_q\ $end
$var wire 1 W1 \ram_mips|memRAM~848_q\ $end
$var wire 1 X1 \ram_mips|memRAM~1360_q\ $end
$var wire 1 Y1 \ram_mips|memRAM~1872_q\ $end
$var wire 1 Z1 \ram_mips|memRAM~2535_combout\ $end
$var wire 1 [1 \ram_mips|memRAM~464_q\ $end
$var wire 1 \1 \ram_mips|memRAM~976_q\ $end
$var wire 1 ]1 \ram_mips|memRAM~1488_q\ $end
$var wire 1 ^1 \ram_mips|memRAM~2000_q\ $end
$var wire 1 _1 \ram_mips|memRAM~2536_combout\ $end
$var wire 1 `1 \ram_mips|memRAM~2537_combout\ $end
$var wire 1 a1 \ram_mips|memRAM~112_q\ $end
$var wire 1 b1 \ram_mips|memRAM~624_q\ $end
$var wire 1 c1 \ram_mips|memRAM~1136_q\ $end
$var wire 1 d1 \ram_mips|memRAM~1648_q\ $end
$var wire 1 e1 \ram_mips|memRAM~2538_combout\ $end
$var wire 1 f1 \ram_mips|memRAM~240_q\ $end
$var wire 1 g1 \ram_mips|memRAM~752_q\ $end
$var wire 1 h1 \ram_mips|memRAM~1264_q\ $end
$var wire 1 i1 \ram_mips|memRAM~1776_q\ $end
$var wire 1 j1 \ram_mips|memRAM~2539_combout\ $end
$var wire 1 k1 \ram_mips|memRAM~368_q\ $end
$var wire 1 l1 \ram_mips|memRAM~880_q\ $end
$var wire 1 m1 \ram_mips|memRAM~1392_q\ $end
$var wire 1 n1 \ram_mips|memRAM~1904_q\ $end
$var wire 1 o1 \ram_mips|memRAM~2540_combout\ $end
$var wire 1 p1 \ram_mips|memRAM~496_q\ $end
$var wire 1 q1 \ram_mips|memRAM~1008_q\ $end
$var wire 1 r1 \ram_mips|memRAM~1520_q\ $end
$var wire 1 s1 \ram_mips|memRAM~2032_q\ $end
$var wire 1 t1 \ram_mips|memRAM~2541_combout\ $end
$var wire 1 u1 \ram_mips|memRAM~2542_combout\ $end
$var wire 1 v1 \ram_mips|memRAM~144_q\ $end
$var wire 1 w1 \ram_mips|memRAM~272_q\ $end
$var wire 1 x1 \ram_mips|memRAM~400_q\ $end
$var wire 1 y1 \ram_mips|memRAM~528_q\ $end
$var wire 1 z1 \ram_mips|memRAM~2543_combout\ $end
$var wire 1 {1 \ram_mips|memRAM~656_q\ $end
$var wire 1 |1 \ram_mips|memRAM~784_q\ $end
$var wire 1 }1 \ram_mips|memRAM~912_q\ $end
$var wire 1 ~1 \ram_mips|memRAM~1040_q\ $end
$var wire 1 !2 \ram_mips|memRAM~2544_combout\ $end
$var wire 1 "2 \ram_mips|memRAM~1168_q\ $end
$var wire 1 #2 \ram_mips|memRAM~1296_q\ $end
$var wire 1 $2 \ram_mips|memRAM~1424_q\ $end
$var wire 1 %2 \ram_mips|memRAM~1552_q\ $end
$var wire 1 &2 \ram_mips|memRAM~2545_combout\ $end
$var wire 1 '2 \ram_mips|memRAM~1680_q\ $end
$var wire 1 (2 \ram_mips|memRAM~1808_q\ $end
$var wire 1 )2 \ram_mips|memRAM~1936_q\ $end
$var wire 1 *2 \ram_mips|memRAM~2064_q\ $end
$var wire 1 +2 \ram_mips|memRAM~2546_combout\ $end
$var wire 1 ,2 \ram_mips|memRAM~2547_combout\ $end
$var wire 1 -2 \ram_mips|memRAM~2548_combout\ $end
$var wire 1 .2 \MUX_ULA_MEM|saida_MUX[9]~21_combout\ $end
$var wire 1 /2 \banco_regs|registrador~303_q\ $end
$var wire 1 02 \banco_regs|registrador~1245_combout\ $end
$var wire 1 12 \banco_regs|registrador~1167_combout\ $end
$var wire 1 22 \ula_bit_a_bit_MIPS|MUX_B_9|saida_MUX~0_combout\ $end
$var wire 1 32 \ula_bit_a_bit_MIPS|SOMADOR_9|C_out~combout\ $end
$var wire 1 42 \ula_bit_a_bit_MIPS|MUX_reseultado10|saida_MUX~0_combout\ $end
$var wire 1 52 \banco_regs|saidaB[10]~20_combout\ $end
$var wire 1 62 \ram_mips|memRAM~49_q\ $end
$var wire 1 72 \ram_mips|memRAM~177_q\ $end
$var wire 1 82 \ram_mips|memRAM~305_q\ $end
$var wire 1 92 \ram_mips|memRAM~433_q\ $end
$var wire 1 :2 \ram_mips|memRAM~2507_combout\ $end
$var wire 1 ;2 \ram_mips|memRAM~81_q\ $end
$var wire 1 <2 \ram_mips|memRAM~209_q\ $end
$var wire 1 =2 \ram_mips|memRAM~337_q\ $end
$var wire 1 >2 \ram_mips|memRAM~465_q\ $end
$var wire 1 ?2 \ram_mips|memRAM~2508_combout\ $end
$var wire 1 @2 \ram_mips|memRAM~113_q\ $end
$var wire 1 A2 \ram_mips|memRAM~241_q\ $end
$var wire 1 B2 \ram_mips|memRAM~369_q\ $end
$var wire 1 C2 \ram_mips|memRAM~497_q\ $end
$var wire 1 D2 \ram_mips|memRAM~2509_combout\ $end
$var wire 1 E2 \ram_mips|memRAM~145_q\ $end
$var wire 1 F2 \ram_mips|memRAM~273_q\ $end
$var wire 1 G2 \ram_mips|memRAM~401_q\ $end
$var wire 1 H2 \ram_mips|memRAM~529_q\ $end
$var wire 1 I2 \ram_mips|memRAM~2510_combout\ $end
$var wire 1 J2 \ram_mips|memRAM~2511_combout\ $end
$var wire 1 K2 \ram_mips|memRAM~561_q\ $end
$var wire 1 L2 \ram_mips|memRAM~689_q\ $end
$var wire 1 M2 \ram_mips|memRAM~817_q\ $end
$var wire 1 N2 \ram_mips|memRAM~945_q\ $end
$var wire 1 O2 \ram_mips|memRAM~2512_combout\ $end
$var wire 1 P2 \ram_mips|memRAM~593_q\ $end
$var wire 1 Q2 \ram_mips|memRAM~721_q\ $end
$var wire 1 R2 \ram_mips|memRAM~849_q\ $end
$var wire 1 S2 \ram_mips|memRAM~977_q\ $end
$var wire 1 T2 \ram_mips|memRAM~2513_combout\ $end
$var wire 1 U2 \ram_mips|memRAM~625_q\ $end
$var wire 1 V2 \ram_mips|memRAM~753_q\ $end
$var wire 1 W2 \ram_mips|memRAM~881_q\ $end
$var wire 1 X2 \ram_mips|memRAM~1009_q\ $end
$var wire 1 Y2 \ram_mips|memRAM~2514_combout\ $end
$var wire 1 Z2 \ram_mips|memRAM~657_q\ $end
$var wire 1 [2 \ram_mips|memRAM~785_q\ $end
$var wire 1 \2 \ram_mips|memRAM~913_q\ $end
$var wire 1 ]2 \ram_mips|memRAM~1041_q\ $end
$var wire 1 ^2 \ram_mips|memRAM~2515_combout\ $end
$var wire 1 _2 \ram_mips|memRAM~2516_combout\ $end
$var wire 1 `2 \ram_mips|memRAM~1073_q\ $end
$var wire 1 a2 \ram_mips|memRAM~1105_q\ $end
$var wire 1 b2 \ram_mips|memRAM~1137_q\ $end
$var wire 1 c2 \ram_mips|memRAM~1169_q\ $end
$var wire 1 d2 \ram_mips|memRAM~2517_combout\ $end
$var wire 1 e2 \ram_mips|memRAM~1201_q\ $end
$var wire 1 f2 \ram_mips|memRAM~1233_q\ $end
$var wire 1 g2 \ram_mips|memRAM~1265_q\ $end
$var wire 1 h2 \ram_mips|memRAM~1297_q\ $end
$var wire 1 i2 \ram_mips|memRAM~2518_combout\ $end
$var wire 1 j2 \ram_mips|memRAM~1329_q\ $end
$var wire 1 k2 \ram_mips|memRAM~1361_q\ $end
$var wire 1 l2 \ram_mips|memRAM~1393_q\ $end
$var wire 1 m2 \ram_mips|memRAM~1425_q\ $end
$var wire 1 n2 \ram_mips|memRAM~2519_combout\ $end
$var wire 1 o2 \ram_mips|memRAM~1457_q\ $end
$var wire 1 p2 \ram_mips|memRAM~1489_q\ $end
$var wire 1 q2 \ram_mips|memRAM~1521_q\ $end
$var wire 1 r2 \ram_mips|memRAM~1553_q\ $end
$var wire 1 s2 \ram_mips|memRAM~2520_combout\ $end
$var wire 1 t2 \ram_mips|memRAM~2521_combout\ $end
$var wire 1 u2 \ram_mips|memRAM~1585_q\ $end
$var wire 1 v2 \ram_mips|memRAM~1713_q\ $end
$var wire 1 w2 \ram_mips|memRAM~1841_q\ $end
$var wire 1 x2 \ram_mips|memRAM~1969_q\ $end
$var wire 1 y2 \ram_mips|memRAM~2522_combout\ $end
$var wire 1 z2 \ram_mips|memRAM~1617_q\ $end
$var wire 1 {2 \ram_mips|memRAM~1745_q\ $end
$var wire 1 |2 \ram_mips|memRAM~1873_q\ $end
$var wire 1 }2 \ram_mips|memRAM~2001_q\ $end
$var wire 1 ~2 \ram_mips|memRAM~2523_combout\ $end
$var wire 1 !3 \ram_mips|memRAM~1649_q\ $end
$var wire 1 "3 \ram_mips|memRAM~1777_q\ $end
$var wire 1 #3 \ram_mips|memRAM~1905_q\ $end
$var wire 1 $3 \ram_mips|memRAM~2033_q\ $end
$var wire 1 %3 \ram_mips|memRAM~2524_combout\ $end
$var wire 1 &3 \ram_mips|memRAM~1681_q\ $end
$var wire 1 '3 \ram_mips|memRAM~1809_q\ $end
$var wire 1 (3 \ram_mips|memRAM~1937_q\ $end
$var wire 1 )3 \ram_mips|memRAM~2065_q\ $end
$var wire 1 *3 \ram_mips|memRAM~2525_combout\ $end
$var wire 1 +3 \ram_mips|memRAM~2526_combout\ $end
$var wire 1 ,3 \ram_mips|memRAM~2527_combout\ $end
$var wire 1 -3 \MUX_ULA_MEM|saida_MUX[10]~20_combout\ $end
$var wire 1 .3 \banco_regs|registrador~304_q\ $end
$var wire 1 /3 \banco_regs|registrador~1244_combout\ $end
$var wire 1 03 \banco_regs|registrador~1162_combout\ $end
$var wire 1 13 \ula_bit_a_bit_MIPS|MUX_B_10|saida_MUX~0_combout\ $end
$var wire 1 23 \ula_bit_a_bit_MIPS|SOMADOR_10|C_out~combout\ $end
$var wire 1 33 \ula_bit_a_bit_MIPS|MUX_reseultado11|saida_MUX~0_combout\ $end
$var wire 1 43 \banco_regs|saidaB[11]~21_combout\ $end
$var wire 1 53 \ram_mips|memRAM~50_q\ $end
$var wire 1 63 \ram_mips|memRAM~82_q\ $end
$var wire 1 73 \ram_mips|memRAM~114_q\ $end
$var wire 1 83 \ram_mips|memRAM~146_q\ $end
$var wire 1 93 \ram_mips|memRAM~2486_combout\ $end
$var wire 1 :3 \ram_mips|memRAM~562_q\ $end
$var wire 1 ;3 \ram_mips|memRAM~594_q\ $end
$var wire 1 <3 \ram_mips|memRAM~626_q\ $end
$var wire 1 =3 \ram_mips|memRAM~658_q\ $end
$var wire 1 >3 \ram_mips|memRAM~2487_combout\ $end
$var wire 1 ?3 \ram_mips|memRAM~1074_q\ $end
$var wire 1 @3 \ram_mips|memRAM~1106_q\ $end
$var wire 1 A3 \ram_mips|memRAM~1138_q\ $end
$var wire 1 B3 \ram_mips|memRAM~1170_q\ $end
$var wire 1 C3 \ram_mips|memRAM~2488_combout\ $end
$var wire 1 D3 \ram_mips|memRAM~1586_q\ $end
$var wire 1 E3 \ram_mips|memRAM~1618_q\ $end
$var wire 1 F3 \ram_mips|memRAM~1650_q\ $end
$var wire 1 G3 \ram_mips|memRAM~1682_q\ $end
$var wire 1 H3 \ram_mips|memRAM~2489_combout\ $end
$var wire 1 I3 \ram_mips|memRAM~2490_combout\ $end
$var wire 1 J3 \ram_mips|memRAM~178_q\ $end
$var wire 1 K3 \ram_mips|memRAM~210_q\ $end
$var wire 1 L3 \ram_mips|memRAM~242_q\ $end
$var wire 1 M3 \ram_mips|memRAM~274_q\ $end
$var wire 1 N3 \ram_mips|memRAM~2491_combout\ $end
$var wire 1 O3 \ram_mips|memRAM~690_q\ $end
$var wire 1 P3 \ram_mips|memRAM~722_q\ $end
$var wire 1 Q3 \ram_mips|memRAM~754_q\ $end
$var wire 1 R3 \ram_mips|memRAM~786_q\ $end
$var wire 1 S3 \ram_mips|memRAM~2492_combout\ $end
$var wire 1 T3 \ram_mips|memRAM~1202_q\ $end
$var wire 1 U3 \ram_mips|memRAM~1234_q\ $end
$var wire 1 V3 \ram_mips|memRAM~1266_q\ $end
$var wire 1 W3 \ram_mips|memRAM~1298_q\ $end
$var wire 1 X3 \ram_mips|memRAM~2493_combout\ $end
$var wire 1 Y3 \ram_mips|memRAM~1714_q\ $end
$var wire 1 Z3 \ram_mips|memRAM~1746_q\ $end
$var wire 1 [3 \ram_mips|memRAM~1778_q\ $end
$var wire 1 \3 \ram_mips|memRAM~1810_q\ $end
$var wire 1 ]3 \ram_mips|memRAM~2494_combout\ $end
$var wire 1 ^3 \ram_mips|memRAM~2495_combout\ $end
$var wire 1 _3 \ram_mips|memRAM~306_q\ $end
$var wire 1 `3 \ram_mips|memRAM~338_q\ $end
$var wire 1 a3 \ram_mips|memRAM~370_q\ $end
$var wire 1 b3 \ram_mips|memRAM~402_q\ $end
$var wire 1 c3 \ram_mips|memRAM~2496_combout\ $end
$var wire 1 d3 \ram_mips|memRAM~818_q\ $end
$var wire 1 e3 \ram_mips|memRAM~850_q\ $end
$var wire 1 f3 \ram_mips|memRAM~882_q\ $end
$var wire 1 g3 \ram_mips|memRAM~914_q\ $end
$var wire 1 h3 \ram_mips|memRAM~2497_combout\ $end
$var wire 1 i3 \ram_mips|memRAM~1330_q\ $end
$var wire 1 j3 \ram_mips|memRAM~1362_q\ $end
$var wire 1 k3 \ram_mips|memRAM~1394_q\ $end
$var wire 1 l3 \ram_mips|memRAM~1426_q\ $end
$var wire 1 m3 \ram_mips|memRAM~2498_combout\ $end
$var wire 1 n3 \ram_mips|memRAM~1842_q\ $end
$var wire 1 o3 \ram_mips|memRAM~1874_q\ $end
$var wire 1 p3 \ram_mips|memRAM~1906_q\ $end
$var wire 1 q3 \ram_mips|memRAM~1938_q\ $end
$var wire 1 r3 \ram_mips|memRAM~2499_combout\ $end
$var wire 1 s3 \ram_mips|memRAM~2500_combout\ $end
$var wire 1 t3 \ram_mips|memRAM~434_q\ $end
$var wire 1 u3 \ram_mips|memRAM~946_q\ $end
$var wire 1 v3 \ram_mips|memRAM~1458_q\ $end
$var wire 1 w3 \ram_mips|memRAM~1970_q\ $end
$var wire 1 x3 \ram_mips|memRAM~2501_combout\ $end
$var wire 1 y3 \ram_mips|memRAM~466_q\ $end
$var wire 1 z3 \ram_mips|memRAM~978_q\ $end
$var wire 1 {3 \ram_mips|memRAM~1490_q\ $end
$var wire 1 |3 \ram_mips|memRAM~2002_q\ $end
$var wire 1 }3 \ram_mips|memRAM~2502_combout\ $end
$var wire 1 ~3 \ram_mips|memRAM~498_q\ $end
$var wire 1 !4 \ram_mips|memRAM~1010_q\ $end
$var wire 1 "4 \ram_mips|memRAM~1522_q\ $end
$var wire 1 #4 \ram_mips|memRAM~2034_q\ $end
$var wire 1 $4 \ram_mips|memRAM~2503_combout\ $end
$var wire 1 %4 \ram_mips|memRAM~530_q\ $end
$var wire 1 &4 \ram_mips|memRAM~1042_q\ $end
$var wire 1 '4 \ram_mips|memRAM~1554_q\ $end
$var wire 1 (4 \ram_mips|memRAM~2066_q\ $end
$var wire 1 )4 \ram_mips|memRAM~2504_combout\ $end
$var wire 1 *4 \ram_mips|memRAM~2505_combout\ $end
$var wire 1 +4 \ram_mips|memRAM~2506_combout\ $end
$var wire 1 ,4 \MUX_ULA_MEM|saida_MUX[11]~19_combout\ $end
$var wire 1 -4 \banco_regs|registrador~305_q\ $end
$var wire 1 .4 \banco_regs|registrador~1243_combout\ $end
$var wire 1 /4 \banco_regs|registrador~1157_combout\ $end
$var wire 1 04 \ula_bit_a_bit_MIPS|MUX_B_11|saida_MUX~0_combout\ $end
$var wire 1 14 \ula_bit_a_bit_MIPS|MUX_reseultado12|saida_MUX~0_combout\ $end
$var wire 1 24 \ula_bit_a_bit_MIPS|MUX_reseultado12|saida_MUX~1_combout\ $end
$var wire 1 34 \banco_regs|saidaB[12]~22_combout\ $end
$var wire 1 44 \ram_mips|memRAM~51_q\ $end
$var wire 1 54 \ram_mips|memRAM~563_q\ $end
$var wire 1 64 \ram_mips|memRAM~1075_q\ $end
$var wire 1 74 \ram_mips|memRAM~1587_q\ $end
$var wire 1 84 \ram_mips|memRAM~2465_combout\ $end
$var wire 1 94 \ram_mips|memRAM~179_q\ $end
$var wire 1 :4 \ram_mips|memRAM~691_q\ $end
$var wire 1 ;4 \ram_mips|memRAM~1203_q\ $end
$var wire 1 <4 \ram_mips|memRAM~1715_q\ $end
$var wire 1 =4 \ram_mips|memRAM~2466_combout\ $end
$var wire 1 >4 \ram_mips|memRAM~307_q\ $end
$var wire 1 ?4 \ram_mips|memRAM~819_q\ $end
$var wire 1 @4 \ram_mips|memRAM~1331_q\ $end
$var wire 1 A4 \ram_mips|memRAM~1843_q\ $end
$var wire 1 B4 \ram_mips|memRAM~2467_combout\ $end
$var wire 1 C4 \ram_mips|memRAM~435_q\ $end
$var wire 1 D4 \ram_mips|memRAM~947_q\ $end
$var wire 1 E4 \ram_mips|memRAM~1459_q\ $end
$var wire 1 F4 \ram_mips|memRAM~1971_q\ $end
$var wire 1 G4 \ram_mips|memRAM~2468_combout\ $end
$var wire 1 H4 \ram_mips|memRAM~2469_combout\ $end
$var wire 1 I4 \ram_mips|memRAM~83_q\ $end
$var wire 1 J4 \ram_mips|memRAM~595_q\ $end
$var wire 1 K4 \ram_mips|memRAM~1107_q\ $end
$var wire 1 L4 \ram_mips|memRAM~1619_q\ $end
$var wire 1 M4 \ram_mips|memRAM~2470_combout\ $end
$var wire 1 N4 \ram_mips|memRAM~211_q\ $end
$var wire 1 O4 \ram_mips|memRAM~723_q\ $end
$var wire 1 P4 \ram_mips|memRAM~1235_q\ $end
$var wire 1 Q4 \ram_mips|memRAM~1747_q\ $end
$var wire 1 R4 \ram_mips|memRAM~2471_combout\ $end
$var wire 1 S4 \ram_mips|memRAM~339_q\ $end
$var wire 1 T4 \ram_mips|memRAM~851_q\ $end
$var wire 1 U4 \ram_mips|memRAM~1363_q\ $end
$var wire 1 V4 \ram_mips|memRAM~1875_q\ $end
$var wire 1 W4 \ram_mips|memRAM~2472_combout\ $end
$var wire 1 X4 \ram_mips|memRAM~467_q\ $end
$var wire 1 Y4 \ram_mips|memRAM~979_q\ $end
$var wire 1 Z4 \ram_mips|memRAM~1491_q\ $end
$var wire 1 [4 \ram_mips|memRAM~2003_q\ $end
$var wire 1 \4 \ram_mips|memRAM~2473_combout\ $end
$var wire 1 ]4 \ram_mips|memRAM~2474_combout\ $end
$var wire 1 ^4 \ram_mips|memRAM~115_q\ $end
$var wire 1 _4 \ram_mips|memRAM~627_q\ $end
$var wire 1 `4 \ram_mips|memRAM~1139_q\ $end
$var wire 1 a4 \ram_mips|memRAM~1651_q\ $end
$var wire 1 b4 \ram_mips|memRAM~2475_combout\ $end
$var wire 1 c4 \ram_mips|memRAM~243_q\ $end
$var wire 1 d4 \ram_mips|memRAM~755_q\ $end
$var wire 1 e4 \ram_mips|memRAM~1267_q\ $end
$var wire 1 f4 \ram_mips|memRAM~1779_q\ $end
$var wire 1 g4 \ram_mips|memRAM~2476_combout\ $end
$var wire 1 h4 \ram_mips|memRAM~371_q\ $end
$var wire 1 i4 \ram_mips|memRAM~883_q\ $end
$var wire 1 j4 \ram_mips|memRAM~1395_q\ $end
$var wire 1 k4 \ram_mips|memRAM~1907_q\ $end
$var wire 1 l4 \ram_mips|memRAM~2477_combout\ $end
$var wire 1 m4 \ram_mips|memRAM~499_q\ $end
$var wire 1 n4 \ram_mips|memRAM~1011_q\ $end
$var wire 1 o4 \ram_mips|memRAM~1523_q\ $end
$var wire 1 p4 \ram_mips|memRAM~2035_q\ $end
$var wire 1 q4 \ram_mips|memRAM~2478_combout\ $end
$var wire 1 r4 \ram_mips|memRAM~2479_combout\ $end
$var wire 1 s4 \ram_mips|memRAM~147_q\ $end
$var wire 1 t4 \ram_mips|memRAM~275_q\ $end
$var wire 1 u4 \ram_mips|memRAM~403_q\ $end
$var wire 1 v4 \ram_mips|memRAM~531_q\ $end
$var wire 1 w4 \ram_mips|memRAM~2480_combout\ $end
$var wire 1 x4 \ram_mips|memRAM~659_q\ $end
$var wire 1 y4 \ram_mips|memRAM~787_q\ $end
$var wire 1 z4 \ram_mips|memRAM~915_q\ $end
$var wire 1 {4 \ram_mips|memRAM~1043_q\ $end
$var wire 1 |4 \ram_mips|memRAM~2481_combout\ $end
$var wire 1 }4 \ram_mips|memRAM~1171_q\ $end
$var wire 1 ~4 \ram_mips|memRAM~1299_q\ $end
$var wire 1 !5 \ram_mips|memRAM~1427_q\ $end
$var wire 1 "5 \ram_mips|memRAM~1555_q\ $end
$var wire 1 #5 \ram_mips|memRAM~2482_combout\ $end
$var wire 1 $5 \ram_mips|memRAM~1683_q\ $end
$var wire 1 %5 \ram_mips|memRAM~1811_q\ $end
$var wire 1 &5 \ram_mips|memRAM~1939_q\ $end
$var wire 1 '5 \ram_mips|memRAM~2067_q\ $end
$var wire 1 (5 \ram_mips|memRAM~2483_combout\ $end
$var wire 1 )5 \ram_mips|memRAM~2484_combout\ $end
$var wire 1 *5 \ram_mips|memRAM~2485_combout\ $end
$var wire 1 +5 \MUX_ULA_MEM|saida_MUX[12]~18_combout\ $end
$var wire 1 ,5 \banco_regs|registrador~306_q\ $end
$var wire 1 -5 \banco_regs|registrador~1242_combout\ $end
$var wire 1 .5 \banco_regs|registrador~1152_combout\ $end
$var wire 1 /5 \ula_bit_a_bit_MIPS|MUX_B_12|saida_MUX~0_combout\ $end
$var wire 1 05 \ula_bit_a_bit_MIPS|SOMADOR_12|C_out~combout\ $end
$var wire 1 15 \ula_bit_a_bit_MIPS|MUX_reseultado13|saida_MUX~0_combout\ $end
$var wire 1 25 \ram_mips|memRAM~52_q\ $end
$var wire 1 35 \ram_mips|memRAM~180_q\ $end
$var wire 1 45 \ram_mips|memRAM~308_q\ $end
$var wire 1 55 \ram_mips|memRAM~436_q\ $end
$var wire 1 65 \ram_mips|memRAM~2444_combout\ $end
$var wire 1 75 \ram_mips|memRAM~84_q\ $end
$var wire 1 85 \ram_mips|memRAM~212_q\ $end
$var wire 1 95 \ram_mips|memRAM~340_q\ $end
$var wire 1 :5 \ram_mips|memRAM~468_q\ $end
$var wire 1 ;5 \ram_mips|memRAM~2445_combout\ $end
$var wire 1 <5 \ram_mips|memRAM~116_q\ $end
$var wire 1 =5 \ram_mips|memRAM~244_q\ $end
$var wire 1 >5 \ram_mips|memRAM~372_q\ $end
$var wire 1 ?5 \ram_mips|memRAM~500_q\ $end
$var wire 1 @5 \ram_mips|memRAM~2446_combout\ $end
$var wire 1 A5 \ram_mips|memRAM~148_q\ $end
$var wire 1 B5 \ram_mips|memRAM~276_q\ $end
$var wire 1 C5 \ram_mips|memRAM~404_q\ $end
$var wire 1 D5 \ram_mips|memRAM~532_q\ $end
$var wire 1 E5 \ram_mips|memRAM~2447_combout\ $end
$var wire 1 F5 \ram_mips|memRAM~2448_combout\ $end
$var wire 1 G5 \ram_mips|memRAM~564_q\ $end
$var wire 1 H5 \ram_mips|memRAM~692_q\ $end
$var wire 1 I5 \ram_mips|memRAM~820_q\ $end
$var wire 1 J5 \ram_mips|memRAM~948_q\ $end
$var wire 1 K5 \ram_mips|memRAM~2449_combout\ $end
$var wire 1 L5 \ram_mips|memRAM~596_q\ $end
$var wire 1 M5 \ram_mips|memRAM~724_q\ $end
$var wire 1 N5 \ram_mips|memRAM~852_q\ $end
$var wire 1 O5 \ram_mips|memRAM~980_q\ $end
$var wire 1 P5 \ram_mips|memRAM~2450_combout\ $end
$var wire 1 Q5 \ram_mips|memRAM~628_q\ $end
$var wire 1 R5 \ram_mips|memRAM~756_q\ $end
$var wire 1 S5 \ram_mips|memRAM~884_q\ $end
$var wire 1 T5 \ram_mips|memRAM~1012_q\ $end
$var wire 1 U5 \ram_mips|memRAM~2451_combout\ $end
$var wire 1 V5 \ram_mips|memRAM~660_q\ $end
$var wire 1 W5 \ram_mips|memRAM~788_q\ $end
$var wire 1 X5 \ram_mips|memRAM~916_q\ $end
$var wire 1 Y5 \ram_mips|memRAM~1044_q\ $end
$var wire 1 Z5 \ram_mips|memRAM~2452_combout\ $end
$var wire 1 [5 \ram_mips|memRAM~2453_combout\ $end
$var wire 1 \5 \ram_mips|memRAM~1076_q\ $end
$var wire 1 ]5 \ram_mips|memRAM~1108_q\ $end
$var wire 1 ^5 \ram_mips|memRAM~1140_q\ $end
$var wire 1 _5 \ram_mips|memRAM~1172_q\ $end
$var wire 1 `5 \ram_mips|memRAM~2454_combout\ $end
$var wire 1 a5 \ram_mips|memRAM~1204_q\ $end
$var wire 1 b5 \ram_mips|memRAM~1236_q\ $end
$var wire 1 c5 \ram_mips|memRAM~1268_q\ $end
$var wire 1 d5 \ram_mips|memRAM~1300_q\ $end
$var wire 1 e5 \ram_mips|memRAM~2455_combout\ $end
$var wire 1 f5 \ram_mips|memRAM~1332_q\ $end
$var wire 1 g5 \ram_mips|memRAM~1364_q\ $end
$var wire 1 h5 \ram_mips|memRAM~1396_q\ $end
$var wire 1 i5 \ram_mips|memRAM~1428_q\ $end
$var wire 1 j5 \ram_mips|memRAM~2456_combout\ $end
$var wire 1 k5 \ram_mips|memRAM~1460_q\ $end
$var wire 1 l5 \ram_mips|memRAM~1492_q\ $end
$var wire 1 m5 \ram_mips|memRAM~1524_q\ $end
$var wire 1 n5 \ram_mips|memRAM~1556_q\ $end
$var wire 1 o5 \ram_mips|memRAM~2457_combout\ $end
$var wire 1 p5 \ram_mips|memRAM~2458_combout\ $end
$var wire 1 q5 \ram_mips|memRAM~1588_q\ $end
$var wire 1 r5 \ram_mips|memRAM~1716_q\ $end
$var wire 1 s5 \ram_mips|memRAM~1844_q\ $end
$var wire 1 t5 \ram_mips|memRAM~1972_q\ $end
$var wire 1 u5 \ram_mips|memRAM~2459_combout\ $end
$var wire 1 v5 \ram_mips|memRAM~1620_q\ $end
$var wire 1 w5 \ram_mips|memRAM~1748_q\ $end
$var wire 1 x5 \ram_mips|memRAM~1876_q\ $end
$var wire 1 y5 \ram_mips|memRAM~2004_q\ $end
$var wire 1 z5 \ram_mips|memRAM~2460_combout\ $end
$var wire 1 {5 \ram_mips|memRAM~1652_q\ $end
$var wire 1 |5 \ram_mips|memRAM~1780_q\ $end
$var wire 1 }5 \ram_mips|memRAM~1908_q\ $end
$var wire 1 ~5 \ram_mips|memRAM~2036_q\ $end
$var wire 1 !6 \ram_mips|memRAM~2461_combout\ $end
$var wire 1 "6 \ram_mips|memRAM~1684_q\ $end
$var wire 1 #6 \ram_mips|memRAM~1812_q\ $end
$var wire 1 $6 \ram_mips|memRAM~1940_q\ $end
$var wire 1 %6 \ram_mips|memRAM~2068_q\ $end
$var wire 1 &6 \ram_mips|memRAM~2462_combout\ $end
$var wire 1 '6 \ram_mips|memRAM~2463_combout\ $end
$var wire 1 (6 \ram_mips|memRAM~2464_combout\ $end
$var wire 1 )6 \MUX_ULA_MEM|saida_MUX[13]~17_combout\ $end
$var wire 1 *6 \banco_regs|registrador~307_q\ $end
$var wire 1 +6 \banco_regs|registrador~1241_combout\ $end
$var wire 1 ,6 \banco_regs|registrador~1147_combout\ $end
$var wire 1 -6 \ula_bit_a_bit_MIPS|SOMADOR_13|C_out~0_combout\ $end
$var wire 1 .6 \ula_bit_a_bit_MIPS|SOMADOR_13|C_out~1_combout\ $end
$var wire 1 /6 \ula_bit_a_bit_MIPS|SOMADOR_13|C_out~2_combout\ $end
$var wire 1 06 \ula_bit_a_bit_MIPS|MUX_reseultado14|saida_MUX~0_combout\ $end
$var wire 1 16 \ram_mips|memRAM~53_q\ $end
$var wire 1 26 \ram_mips|memRAM~85_q\ $end
$var wire 1 36 \ram_mips|memRAM~117_q\ $end
$var wire 1 46 \ram_mips|memRAM~149_q\ $end
$var wire 1 56 \ram_mips|memRAM~2423_combout\ $end
$var wire 1 66 \ram_mips|memRAM~565_q\ $end
$var wire 1 76 \ram_mips|memRAM~597_q\ $end
$var wire 1 86 \ram_mips|memRAM~629_q\ $end
$var wire 1 96 \ram_mips|memRAM~661_q\ $end
$var wire 1 :6 \ram_mips|memRAM~2424_combout\ $end
$var wire 1 ;6 \ram_mips|memRAM~1077_q\ $end
$var wire 1 <6 \ram_mips|memRAM~1109_q\ $end
$var wire 1 =6 \ram_mips|memRAM~1141_q\ $end
$var wire 1 >6 \ram_mips|memRAM~1173_q\ $end
$var wire 1 ?6 \ram_mips|memRAM~2425_combout\ $end
$var wire 1 @6 \ram_mips|memRAM~1589_q\ $end
$var wire 1 A6 \ram_mips|memRAM~1621_q\ $end
$var wire 1 B6 \ram_mips|memRAM~1653_q\ $end
$var wire 1 C6 \ram_mips|memRAM~1685_q\ $end
$var wire 1 D6 \ram_mips|memRAM~2426_combout\ $end
$var wire 1 E6 \ram_mips|memRAM~2427_combout\ $end
$var wire 1 F6 \ram_mips|memRAM~181_q\ $end
$var wire 1 G6 \ram_mips|memRAM~213_q\ $end
$var wire 1 H6 \ram_mips|memRAM~245_q\ $end
$var wire 1 I6 \ram_mips|memRAM~277_q\ $end
$var wire 1 J6 \ram_mips|memRAM~2428_combout\ $end
$var wire 1 K6 \ram_mips|memRAM~693_q\ $end
$var wire 1 L6 \ram_mips|memRAM~725_q\ $end
$var wire 1 M6 \ram_mips|memRAM~757_q\ $end
$var wire 1 N6 \ram_mips|memRAM~789_q\ $end
$var wire 1 O6 \ram_mips|memRAM~2429_combout\ $end
$var wire 1 P6 \ram_mips|memRAM~1205_q\ $end
$var wire 1 Q6 \ram_mips|memRAM~1237_q\ $end
$var wire 1 R6 \ram_mips|memRAM~1269_q\ $end
$var wire 1 S6 \ram_mips|memRAM~1301_q\ $end
$var wire 1 T6 \ram_mips|memRAM~2430_combout\ $end
$var wire 1 U6 \ram_mips|memRAM~1717_q\ $end
$var wire 1 V6 \ram_mips|memRAM~1749_q\ $end
$var wire 1 W6 \ram_mips|memRAM~1781_q\ $end
$var wire 1 X6 \ram_mips|memRAM~1813_q\ $end
$var wire 1 Y6 \ram_mips|memRAM~2431_combout\ $end
$var wire 1 Z6 \ram_mips|memRAM~2432_combout\ $end
$var wire 1 [6 \ram_mips|memRAM~309_q\ $end
$var wire 1 \6 \ram_mips|memRAM~341_q\ $end
$var wire 1 ]6 \ram_mips|memRAM~373_q\ $end
$var wire 1 ^6 \ram_mips|memRAM~405_q\ $end
$var wire 1 _6 \ram_mips|memRAM~2433_combout\ $end
$var wire 1 `6 \ram_mips|memRAM~821_q\ $end
$var wire 1 a6 \ram_mips|memRAM~853_q\ $end
$var wire 1 b6 \ram_mips|memRAM~885_q\ $end
$var wire 1 c6 \ram_mips|memRAM~917_q\ $end
$var wire 1 d6 \ram_mips|memRAM~2434_combout\ $end
$var wire 1 e6 \ram_mips|memRAM~1333_q\ $end
$var wire 1 f6 \ram_mips|memRAM~1365_q\ $end
$var wire 1 g6 \ram_mips|memRAM~1397_q\ $end
$var wire 1 h6 \ram_mips|memRAM~1429_q\ $end
$var wire 1 i6 \ram_mips|memRAM~2435_combout\ $end
$var wire 1 j6 \ram_mips|memRAM~1845_q\ $end
$var wire 1 k6 \ram_mips|memRAM~1877_q\ $end
$var wire 1 l6 \ram_mips|memRAM~1909_q\ $end
$var wire 1 m6 \ram_mips|memRAM~1941_q\ $end
$var wire 1 n6 \ram_mips|memRAM~2436_combout\ $end
$var wire 1 o6 \ram_mips|memRAM~2437_combout\ $end
$var wire 1 p6 \ram_mips|memRAM~437_q\ $end
$var wire 1 q6 \ram_mips|memRAM~949_q\ $end
$var wire 1 r6 \ram_mips|memRAM~1461_q\ $end
$var wire 1 s6 \ram_mips|memRAM~1973_q\ $end
$var wire 1 t6 \ram_mips|memRAM~2438_combout\ $end
$var wire 1 u6 \ram_mips|memRAM~469_q\ $end
$var wire 1 v6 \ram_mips|memRAM~981_q\ $end
$var wire 1 w6 \ram_mips|memRAM~1493_q\ $end
$var wire 1 x6 \ram_mips|memRAM~2005_q\ $end
$var wire 1 y6 \ram_mips|memRAM~2439_combout\ $end
$var wire 1 z6 \ram_mips|memRAM~501_q\ $end
$var wire 1 {6 \ram_mips|memRAM~1013_q\ $end
$var wire 1 |6 \ram_mips|memRAM~1525_q\ $end
$var wire 1 }6 \ram_mips|memRAM~2037_q\ $end
$var wire 1 ~6 \ram_mips|memRAM~2440_combout\ $end
$var wire 1 !7 \ram_mips|memRAM~533_q\ $end
$var wire 1 "7 \ram_mips|memRAM~1045_q\ $end
$var wire 1 #7 \ram_mips|memRAM~1557_q\ $end
$var wire 1 $7 \ram_mips|memRAM~2069_q\ $end
$var wire 1 %7 \ram_mips|memRAM~2441_combout\ $end
$var wire 1 &7 \ram_mips|memRAM~2442_combout\ $end
$var wire 1 '7 \ram_mips|memRAM~2443_combout\ $end
$var wire 1 (7 \MUX_ULA_MEM|saida_MUX[14]~16_combout\ $end
$var wire 1 )7 \banco_regs|registrador~308_q\ $end
$var wire 1 *7 \banco_regs|registrador~1240_combout\ $end
$var wire 1 +7 \banco_regs|registrador~1142_combout\ $end
$var wire 1 ,7 \banco_regs|saidaB[14]~16_combout\ $end
$var wire 1 -7 \ula_bit_a_bit_MIPS|MUX_B_14|saida_MUX~0_combout\ $end
$var wire 1 .7 \ula_bit_a_bit_MIPS|SOMADOR_14|C_out~combout\ $end
$var wire 1 /7 \ula_bit_a_bit_MIPS|MUX_reseultado15|saida_MUX~0_combout\ $end
$var wire 1 07 \ram_mips|memRAM~54_q\ $end
$var wire 1 17 \ram_mips|memRAM~566_q\ $end
$var wire 1 27 \ram_mips|memRAM~1078_q\ $end
$var wire 1 37 \ram_mips|memRAM~1590_q\ $end
$var wire 1 47 \ram_mips|memRAM~2402_combout\ $end
$var wire 1 57 \ram_mips|memRAM~182_q\ $end
$var wire 1 67 \ram_mips|memRAM~694_q\ $end
$var wire 1 77 \ram_mips|memRAM~1206_q\ $end
$var wire 1 87 \ram_mips|memRAM~1718_q\ $end
$var wire 1 97 \ram_mips|memRAM~2403_combout\ $end
$var wire 1 :7 \ram_mips|memRAM~310_q\ $end
$var wire 1 ;7 \ram_mips|memRAM~822_q\ $end
$var wire 1 <7 \ram_mips|memRAM~1334_q\ $end
$var wire 1 =7 \ram_mips|memRAM~1846_q\ $end
$var wire 1 >7 \ram_mips|memRAM~2404_combout\ $end
$var wire 1 ?7 \ram_mips|memRAM~438_q\ $end
$var wire 1 @7 \ram_mips|memRAM~950_q\ $end
$var wire 1 A7 \ram_mips|memRAM~1462_q\ $end
$var wire 1 B7 \ram_mips|memRAM~1974_q\ $end
$var wire 1 C7 \ram_mips|memRAM~2405_combout\ $end
$var wire 1 D7 \ram_mips|memRAM~2406_combout\ $end
$var wire 1 E7 \ram_mips|memRAM~86_q\ $end
$var wire 1 F7 \ram_mips|memRAM~598_q\ $end
$var wire 1 G7 \ram_mips|memRAM~1110_q\ $end
$var wire 1 H7 \ram_mips|memRAM~1622_q\ $end
$var wire 1 I7 \ram_mips|memRAM~2407_combout\ $end
$var wire 1 J7 \ram_mips|memRAM~214_q\ $end
$var wire 1 K7 \ram_mips|memRAM~726_q\ $end
$var wire 1 L7 \ram_mips|memRAM~1238_q\ $end
$var wire 1 M7 \ram_mips|memRAM~1750_q\ $end
$var wire 1 N7 \ram_mips|memRAM~2408_combout\ $end
$var wire 1 O7 \ram_mips|memRAM~342_q\ $end
$var wire 1 P7 \ram_mips|memRAM~854_q\ $end
$var wire 1 Q7 \ram_mips|memRAM~1366_q\ $end
$var wire 1 R7 \ram_mips|memRAM~1878_q\ $end
$var wire 1 S7 \ram_mips|memRAM~2409_combout\ $end
$var wire 1 T7 \ram_mips|memRAM~470_q\ $end
$var wire 1 U7 \ram_mips|memRAM~982_q\ $end
$var wire 1 V7 \ram_mips|memRAM~1494_q\ $end
$var wire 1 W7 \ram_mips|memRAM~2006_q\ $end
$var wire 1 X7 \ram_mips|memRAM~2410_combout\ $end
$var wire 1 Y7 \ram_mips|memRAM~2411_combout\ $end
$var wire 1 Z7 \ram_mips|memRAM~118_q\ $end
$var wire 1 [7 \ram_mips|memRAM~630_q\ $end
$var wire 1 \7 \ram_mips|memRAM~1142_q\ $end
$var wire 1 ]7 \ram_mips|memRAM~1654_q\ $end
$var wire 1 ^7 \ram_mips|memRAM~2412_combout\ $end
$var wire 1 _7 \ram_mips|memRAM~246_q\ $end
$var wire 1 `7 \ram_mips|memRAM~758_q\ $end
$var wire 1 a7 \ram_mips|memRAM~1270_q\ $end
$var wire 1 b7 \ram_mips|memRAM~1782_q\ $end
$var wire 1 c7 \ram_mips|memRAM~2413_combout\ $end
$var wire 1 d7 \ram_mips|memRAM~374_q\ $end
$var wire 1 e7 \ram_mips|memRAM~886_q\ $end
$var wire 1 f7 \ram_mips|memRAM~1398_q\ $end
$var wire 1 g7 \ram_mips|memRAM~1910_q\ $end
$var wire 1 h7 \ram_mips|memRAM~2414_combout\ $end
$var wire 1 i7 \ram_mips|memRAM~502_q\ $end
$var wire 1 j7 \ram_mips|memRAM~1014_q\ $end
$var wire 1 k7 \ram_mips|memRAM~1526_q\ $end
$var wire 1 l7 \ram_mips|memRAM~2038_q\ $end
$var wire 1 m7 \ram_mips|memRAM~2415_combout\ $end
$var wire 1 n7 \ram_mips|memRAM~2416_combout\ $end
$var wire 1 o7 \ram_mips|memRAM~150_q\ $end
$var wire 1 p7 \ram_mips|memRAM~278_q\ $end
$var wire 1 q7 \ram_mips|memRAM~406_q\ $end
$var wire 1 r7 \ram_mips|memRAM~534_q\ $end
$var wire 1 s7 \ram_mips|memRAM~2417_combout\ $end
$var wire 1 t7 \ram_mips|memRAM~662_q\ $end
$var wire 1 u7 \ram_mips|memRAM~790_q\ $end
$var wire 1 v7 \ram_mips|memRAM~918_q\ $end
$var wire 1 w7 \ram_mips|memRAM~1046_q\ $end
$var wire 1 x7 \ram_mips|memRAM~2418_combout\ $end
$var wire 1 y7 \ram_mips|memRAM~1174_q\ $end
$var wire 1 z7 \ram_mips|memRAM~1302_q\ $end
$var wire 1 {7 \ram_mips|memRAM~1430_q\ $end
$var wire 1 |7 \ram_mips|memRAM~1558_q\ $end
$var wire 1 }7 \ram_mips|memRAM~2419_combout\ $end
$var wire 1 ~7 \ram_mips|memRAM~1686_q\ $end
$var wire 1 !8 \ram_mips|memRAM~1814_q\ $end
$var wire 1 "8 \ram_mips|memRAM~1942_q\ $end
$var wire 1 #8 \ram_mips|memRAM~2070_q\ $end
$var wire 1 $8 \ram_mips|memRAM~2420_combout\ $end
$var wire 1 %8 \ram_mips|memRAM~2421_combout\ $end
$var wire 1 &8 \ram_mips|memRAM~2422_combout\ $end
$var wire 1 '8 \MUX_ULA_MEM|saida_MUX[15]~15_combout\ $end
$var wire 1 (8 \banco_regs|registrador~309_q\ $end
$var wire 1 )8 \banco_regs|registrador~1239_combout\ $end
$var wire 1 *8 \banco_regs|registrador~1137_combout\ $end
$var wire 1 +8 \banco_regs|saidaB[15]~15_combout\ $end
$var wire 1 ,8 \ula_bit_a_bit_MIPS|MUX_B_15|saida_MUX~0_combout\ $end
$var wire 1 -8 \ula_bit_a_bit_MIPS|SOMADOR_15|C_out~combout\ $end
$var wire 1 .8 \ula_bit_a_bit_MIPS|MUX_reseultado16|saida_MUX~0_combout\ $end
$var wire 1 /8 \ram_mips|memRAM~55_q\ $end
$var wire 1 08 \ram_mips|memRAM~183_q\ $end
$var wire 1 18 \ram_mips|memRAM~311_q\ $end
$var wire 1 28 \ram_mips|memRAM~439_q\ $end
$var wire 1 38 \ram_mips|memRAM~2381_combout\ $end
$var wire 1 48 \ram_mips|memRAM~87_q\ $end
$var wire 1 58 \ram_mips|memRAM~215_q\ $end
$var wire 1 68 \ram_mips|memRAM~343_q\ $end
$var wire 1 78 \ram_mips|memRAM~471_q\ $end
$var wire 1 88 \ram_mips|memRAM~2382_combout\ $end
$var wire 1 98 \ram_mips|memRAM~119_q\ $end
$var wire 1 :8 \ram_mips|memRAM~247_q\ $end
$var wire 1 ;8 \ram_mips|memRAM~375_q\ $end
$var wire 1 <8 \ram_mips|memRAM~503_q\ $end
$var wire 1 =8 \ram_mips|memRAM~2383_combout\ $end
$var wire 1 >8 \ram_mips|memRAM~151_q\ $end
$var wire 1 ?8 \ram_mips|memRAM~279_q\ $end
$var wire 1 @8 \ram_mips|memRAM~407_q\ $end
$var wire 1 A8 \ram_mips|memRAM~535_q\ $end
$var wire 1 B8 \ram_mips|memRAM~2384_combout\ $end
$var wire 1 C8 \ram_mips|memRAM~2385_combout\ $end
$var wire 1 D8 \ram_mips|memRAM~567_q\ $end
$var wire 1 E8 \ram_mips|memRAM~695_q\ $end
$var wire 1 F8 \ram_mips|memRAM~823_q\ $end
$var wire 1 G8 \ram_mips|memRAM~951_q\ $end
$var wire 1 H8 \ram_mips|memRAM~2386_combout\ $end
$var wire 1 I8 \ram_mips|memRAM~599_q\ $end
$var wire 1 J8 \ram_mips|memRAM~727_q\ $end
$var wire 1 K8 \ram_mips|memRAM~855_q\ $end
$var wire 1 L8 \ram_mips|memRAM~983_q\ $end
$var wire 1 M8 \ram_mips|memRAM~2387_combout\ $end
$var wire 1 N8 \ram_mips|memRAM~631_q\ $end
$var wire 1 O8 \ram_mips|memRAM~759_q\ $end
$var wire 1 P8 \ram_mips|memRAM~887_q\ $end
$var wire 1 Q8 \ram_mips|memRAM~1015_q\ $end
$var wire 1 R8 \ram_mips|memRAM~2388_combout\ $end
$var wire 1 S8 \ram_mips|memRAM~663_q\ $end
$var wire 1 T8 \ram_mips|memRAM~791_q\ $end
$var wire 1 U8 \ram_mips|memRAM~919_q\ $end
$var wire 1 V8 \ram_mips|memRAM~1047_q\ $end
$var wire 1 W8 \ram_mips|memRAM~2389_combout\ $end
$var wire 1 X8 \ram_mips|memRAM~2390_combout\ $end
$var wire 1 Y8 \ram_mips|memRAM~1079_q\ $end
$var wire 1 Z8 \ram_mips|memRAM~1111_q\ $end
$var wire 1 [8 \ram_mips|memRAM~1143_q\ $end
$var wire 1 \8 \ram_mips|memRAM~1175_q\ $end
$var wire 1 ]8 \ram_mips|memRAM~2391_combout\ $end
$var wire 1 ^8 \ram_mips|memRAM~1207_q\ $end
$var wire 1 _8 \ram_mips|memRAM~1239_q\ $end
$var wire 1 `8 \ram_mips|memRAM~1271_q\ $end
$var wire 1 a8 \ram_mips|memRAM~1303_q\ $end
$var wire 1 b8 \ram_mips|memRAM~2392_combout\ $end
$var wire 1 c8 \ram_mips|memRAM~1335_q\ $end
$var wire 1 d8 \ram_mips|memRAM~1367_q\ $end
$var wire 1 e8 \ram_mips|memRAM~1399_q\ $end
$var wire 1 f8 \ram_mips|memRAM~1431_q\ $end
$var wire 1 g8 \ram_mips|memRAM~2393_combout\ $end
$var wire 1 h8 \ram_mips|memRAM~1463_q\ $end
$var wire 1 i8 \ram_mips|memRAM~1495_q\ $end
$var wire 1 j8 \ram_mips|memRAM~1527_q\ $end
$var wire 1 k8 \ram_mips|memRAM~1559_q\ $end
$var wire 1 l8 \ram_mips|memRAM~2394_combout\ $end
$var wire 1 m8 \ram_mips|memRAM~2395_combout\ $end
$var wire 1 n8 \ram_mips|memRAM~1591_q\ $end
$var wire 1 o8 \ram_mips|memRAM~1719_q\ $end
$var wire 1 p8 \ram_mips|memRAM~1847_q\ $end
$var wire 1 q8 \ram_mips|memRAM~1975_q\ $end
$var wire 1 r8 \ram_mips|memRAM~2396_combout\ $end
$var wire 1 s8 \ram_mips|memRAM~1623_q\ $end
$var wire 1 t8 \ram_mips|memRAM~1751_q\ $end
$var wire 1 u8 \ram_mips|memRAM~1879_q\ $end
$var wire 1 v8 \ram_mips|memRAM~2007_q\ $end
$var wire 1 w8 \ram_mips|memRAM~2397_combout\ $end
$var wire 1 x8 \ram_mips|memRAM~1655_q\ $end
$var wire 1 y8 \ram_mips|memRAM~1783_q\ $end
$var wire 1 z8 \ram_mips|memRAM~1911_q\ $end
$var wire 1 {8 \ram_mips|memRAM~2039_q\ $end
$var wire 1 |8 \ram_mips|memRAM~2398_combout\ $end
$var wire 1 }8 \ram_mips|memRAM~1687_q\ $end
$var wire 1 ~8 \ram_mips|memRAM~1815_q\ $end
$var wire 1 !9 \ram_mips|memRAM~1943_q\ $end
$var wire 1 "9 \ram_mips|memRAM~2071_q\ $end
$var wire 1 #9 \ram_mips|memRAM~2399_combout\ $end
$var wire 1 $9 \ram_mips|memRAM~2400_combout\ $end
$var wire 1 %9 \ram_mips|memRAM~2401_combout\ $end
$var wire 1 &9 \MUX_ULA_MEM|saida_MUX[16]~14_combout\ $end
$var wire 1 '9 \banco_regs|registrador~310_q\ $end
$var wire 1 (9 \banco_regs|registrador~1238_combout\ $end
$var wire 1 )9 \banco_regs|registrador~1132_combout\ $end
$var wire 1 *9 \banco_regs|saidaB[16]~14_combout\ $end
$var wire 1 +9 \MUX_register_bank_out|saida_MUX[16]~14_combout\ $end
$var wire 1 ,9 \ula_bit_a_bit_MIPS|MUX_B_16|saida_MUX~0_combout\ $end
$var wire 1 -9 \ula_bit_a_bit_MIPS|MUX_reseultado17|saida_MUX~0_combout\ $end
$var wire 1 .9 \ula_bit_a_bit_MIPS|MUX_reseultado17|saida_MUX~1_combout\ $end
$var wire 1 /9 \ram_mips|memRAM~56_q\ $end
$var wire 1 09 \ram_mips|memRAM~88_q\ $end
$var wire 1 19 \ram_mips|memRAM~120_q\ $end
$var wire 1 29 \ram_mips|memRAM~152_q\ $end
$var wire 1 39 \ram_mips|memRAM~2360_combout\ $end
$var wire 1 49 \ram_mips|memRAM~568_q\ $end
$var wire 1 59 \ram_mips|memRAM~600_q\ $end
$var wire 1 69 \ram_mips|memRAM~632_q\ $end
$var wire 1 79 \ram_mips|memRAM~664_q\ $end
$var wire 1 89 \ram_mips|memRAM~2361_combout\ $end
$var wire 1 99 \ram_mips|memRAM~1080_q\ $end
$var wire 1 :9 \ram_mips|memRAM~1112_q\ $end
$var wire 1 ;9 \ram_mips|memRAM~1144_q\ $end
$var wire 1 <9 \ram_mips|memRAM~1176_q\ $end
$var wire 1 =9 \ram_mips|memRAM~2362_combout\ $end
$var wire 1 >9 \ram_mips|memRAM~1592_q\ $end
$var wire 1 ?9 \ram_mips|memRAM~1624_q\ $end
$var wire 1 @9 \ram_mips|memRAM~1656_q\ $end
$var wire 1 A9 \ram_mips|memRAM~1688_q\ $end
$var wire 1 B9 \ram_mips|memRAM~2363_combout\ $end
$var wire 1 C9 \ram_mips|memRAM~2364_combout\ $end
$var wire 1 D9 \ram_mips|memRAM~184_q\ $end
$var wire 1 E9 \ram_mips|memRAM~216_q\ $end
$var wire 1 F9 \ram_mips|memRAM~248_q\ $end
$var wire 1 G9 \ram_mips|memRAM~280_q\ $end
$var wire 1 H9 \ram_mips|memRAM~2365_combout\ $end
$var wire 1 I9 \ram_mips|memRAM~696_q\ $end
$var wire 1 J9 \ram_mips|memRAM~728_q\ $end
$var wire 1 K9 \ram_mips|memRAM~760_q\ $end
$var wire 1 L9 \ram_mips|memRAM~792_q\ $end
$var wire 1 M9 \ram_mips|memRAM~2366_combout\ $end
$var wire 1 N9 \ram_mips|memRAM~1208_q\ $end
$var wire 1 O9 \ram_mips|memRAM~1240_q\ $end
$var wire 1 P9 \ram_mips|memRAM~1272_q\ $end
$var wire 1 Q9 \ram_mips|memRAM~1304_q\ $end
$var wire 1 R9 \ram_mips|memRAM~2367_combout\ $end
$var wire 1 S9 \ram_mips|memRAM~1720_q\ $end
$var wire 1 T9 \ram_mips|memRAM~1752_q\ $end
$var wire 1 U9 \ram_mips|memRAM~1784_q\ $end
$var wire 1 V9 \ram_mips|memRAM~1816_q\ $end
$var wire 1 W9 \ram_mips|memRAM~2368_combout\ $end
$var wire 1 X9 \ram_mips|memRAM~2369_combout\ $end
$var wire 1 Y9 \ram_mips|memRAM~312_q\ $end
$var wire 1 Z9 \ram_mips|memRAM~344_q\ $end
$var wire 1 [9 \ram_mips|memRAM~376_q\ $end
$var wire 1 \9 \ram_mips|memRAM~408_q\ $end
$var wire 1 ]9 \ram_mips|memRAM~2370_combout\ $end
$var wire 1 ^9 \ram_mips|memRAM~824_q\ $end
$var wire 1 _9 \ram_mips|memRAM~856_q\ $end
$var wire 1 `9 \ram_mips|memRAM~888_q\ $end
$var wire 1 a9 \ram_mips|memRAM~920_q\ $end
$var wire 1 b9 \ram_mips|memRAM~2371_combout\ $end
$var wire 1 c9 \ram_mips|memRAM~1336_q\ $end
$var wire 1 d9 \ram_mips|memRAM~1368_q\ $end
$var wire 1 e9 \ram_mips|memRAM~1400_q\ $end
$var wire 1 f9 \ram_mips|memRAM~1432_q\ $end
$var wire 1 g9 \ram_mips|memRAM~2372_combout\ $end
$var wire 1 h9 \ram_mips|memRAM~1848_q\ $end
$var wire 1 i9 \ram_mips|memRAM~1880_q\ $end
$var wire 1 j9 \ram_mips|memRAM~1912_q\ $end
$var wire 1 k9 \ram_mips|memRAM~1944_q\ $end
$var wire 1 l9 \ram_mips|memRAM~2373_combout\ $end
$var wire 1 m9 \ram_mips|memRAM~2374_combout\ $end
$var wire 1 n9 \ram_mips|memRAM~440_q\ $end
$var wire 1 o9 \ram_mips|memRAM~952_q\ $end
$var wire 1 p9 \ram_mips|memRAM~1464_q\ $end
$var wire 1 q9 \ram_mips|memRAM~1976_q\ $end
$var wire 1 r9 \ram_mips|memRAM~2375_combout\ $end
$var wire 1 s9 \ram_mips|memRAM~472_q\ $end
$var wire 1 t9 \ram_mips|memRAM~984_q\ $end
$var wire 1 u9 \ram_mips|memRAM~1496_q\ $end
$var wire 1 v9 \ram_mips|memRAM~2008_q\ $end
$var wire 1 w9 \ram_mips|memRAM~2376_combout\ $end
$var wire 1 x9 \ram_mips|memRAM~504_q\ $end
$var wire 1 y9 \ram_mips|memRAM~1016_q\ $end
$var wire 1 z9 \ram_mips|memRAM~1528_q\ $end
$var wire 1 {9 \ram_mips|memRAM~2040_q\ $end
$var wire 1 |9 \ram_mips|memRAM~2377_combout\ $end
$var wire 1 }9 \ram_mips|memRAM~536_q\ $end
$var wire 1 ~9 \ram_mips|memRAM~1048_q\ $end
$var wire 1 !: \ram_mips|memRAM~1560_q\ $end
$var wire 1 ": \ram_mips|memRAM~2072_q\ $end
$var wire 1 #: \ram_mips|memRAM~2378_combout\ $end
$var wire 1 $: \ram_mips|memRAM~2379_combout\ $end
$var wire 1 %: \ram_mips|memRAM~2380_combout\ $end
$var wire 1 &: \MUX_ULA_MEM|saida_MUX[17]~13_combout\ $end
$var wire 1 ': \banco_regs|registrador~311_q\ $end
$var wire 1 (: \banco_regs|registrador~1237_combout\ $end
$var wire 1 ): \banco_regs|registrador~1127_combout\ $end
$var wire 1 *: \banco_regs|saidaB[17]~13_combout\ $end
$var wire 1 +: \MUX_register_bank_out|saida_MUX[17]~13_combout\ $end
$var wire 1 ,: \ula_bit_a_bit_MIPS|MUX_B_17|saida_MUX~0_combout\ $end
$var wire 1 -: \ula_bit_a_bit_MIPS|SOMADOR_17|C_out~combout\ $end
$var wire 1 .: \ula_bit_a_bit_MIPS|MUX_reseultado18|saida_MUX~0_combout\ $end
$var wire 1 /: \ram_mips|memRAM~57_q\ $end
$var wire 1 0: \ram_mips|memRAM~569_q\ $end
$var wire 1 1: \ram_mips|memRAM~1081_q\ $end
$var wire 1 2: \ram_mips|memRAM~1593_q\ $end
$var wire 1 3: \ram_mips|memRAM~2339_combout\ $end
$var wire 1 4: \ram_mips|memRAM~185_q\ $end
$var wire 1 5: \ram_mips|memRAM~697_q\ $end
$var wire 1 6: \ram_mips|memRAM~1209_q\ $end
$var wire 1 7: \ram_mips|memRAM~1721_q\ $end
$var wire 1 8: \ram_mips|memRAM~2340_combout\ $end
$var wire 1 9: \ram_mips|memRAM~313_q\ $end
$var wire 1 :: \ram_mips|memRAM~825_q\ $end
$var wire 1 ;: \ram_mips|memRAM~1337_q\ $end
$var wire 1 <: \ram_mips|memRAM~1849_q\ $end
$var wire 1 =: \ram_mips|memRAM~2341_combout\ $end
$var wire 1 >: \ram_mips|memRAM~441_q\ $end
$var wire 1 ?: \ram_mips|memRAM~953_q\ $end
$var wire 1 @: \ram_mips|memRAM~1465_q\ $end
$var wire 1 A: \ram_mips|memRAM~1977_q\ $end
$var wire 1 B: \ram_mips|memRAM~2342_combout\ $end
$var wire 1 C: \ram_mips|memRAM~2343_combout\ $end
$var wire 1 D: \ram_mips|memRAM~89_q\ $end
$var wire 1 E: \ram_mips|memRAM~601_q\ $end
$var wire 1 F: \ram_mips|memRAM~1113_q\ $end
$var wire 1 G: \ram_mips|memRAM~1625_q\ $end
$var wire 1 H: \ram_mips|memRAM~2344_combout\ $end
$var wire 1 I: \ram_mips|memRAM~217_q\ $end
$var wire 1 J: \ram_mips|memRAM~729_q\ $end
$var wire 1 K: \ram_mips|memRAM~1241_q\ $end
$var wire 1 L: \ram_mips|memRAM~1753_q\ $end
$var wire 1 M: \ram_mips|memRAM~2345_combout\ $end
$var wire 1 N: \ram_mips|memRAM~345_q\ $end
$var wire 1 O: \ram_mips|memRAM~857_q\ $end
$var wire 1 P: \ram_mips|memRAM~1369_q\ $end
$var wire 1 Q: \ram_mips|memRAM~1881_q\ $end
$var wire 1 R: \ram_mips|memRAM~2346_combout\ $end
$var wire 1 S: \ram_mips|memRAM~473_q\ $end
$var wire 1 T: \ram_mips|memRAM~985_q\ $end
$var wire 1 U: \ram_mips|memRAM~1497_q\ $end
$var wire 1 V: \ram_mips|memRAM~2009_q\ $end
$var wire 1 W: \ram_mips|memRAM~2347_combout\ $end
$var wire 1 X: \ram_mips|memRAM~2348_combout\ $end
$var wire 1 Y: \ram_mips|memRAM~121_q\ $end
$var wire 1 Z: \ram_mips|memRAM~633_q\ $end
$var wire 1 [: \ram_mips|memRAM~1145_q\ $end
$var wire 1 \: \ram_mips|memRAM~1657_q\ $end
$var wire 1 ]: \ram_mips|memRAM~2349_combout\ $end
$var wire 1 ^: \ram_mips|memRAM~249_q\ $end
$var wire 1 _: \ram_mips|memRAM~761_q\ $end
$var wire 1 `: \ram_mips|memRAM~1273_q\ $end
$var wire 1 a: \ram_mips|memRAM~1785_q\ $end
$var wire 1 b: \ram_mips|memRAM~2350_combout\ $end
$var wire 1 c: \ram_mips|memRAM~377_q\ $end
$var wire 1 d: \ram_mips|memRAM~889_q\ $end
$var wire 1 e: \ram_mips|memRAM~1401_q\ $end
$var wire 1 f: \ram_mips|memRAM~1913_q\ $end
$var wire 1 g: \ram_mips|memRAM~2351_combout\ $end
$var wire 1 h: \ram_mips|memRAM~505_q\ $end
$var wire 1 i: \ram_mips|memRAM~1017_q\ $end
$var wire 1 j: \ram_mips|memRAM~1529_q\ $end
$var wire 1 k: \ram_mips|memRAM~2041_q\ $end
$var wire 1 l: \ram_mips|memRAM~2352_combout\ $end
$var wire 1 m: \ram_mips|memRAM~2353_combout\ $end
$var wire 1 n: \ram_mips|memRAM~153_q\ $end
$var wire 1 o: \ram_mips|memRAM~281_q\ $end
$var wire 1 p: \ram_mips|memRAM~409_q\ $end
$var wire 1 q: \ram_mips|memRAM~537_q\ $end
$var wire 1 r: \ram_mips|memRAM~2354_combout\ $end
$var wire 1 s: \ram_mips|memRAM~665_q\ $end
$var wire 1 t: \ram_mips|memRAM~793_q\ $end
$var wire 1 u: \ram_mips|memRAM~921_q\ $end
$var wire 1 v: \ram_mips|memRAM~1049_q\ $end
$var wire 1 w: \ram_mips|memRAM~2355_combout\ $end
$var wire 1 x: \ram_mips|memRAM~1177_q\ $end
$var wire 1 y: \ram_mips|memRAM~1305_q\ $end
$var wire 1 z: \ram_mips|memRAM~1433_q\ $end
$var wire 1 {: \ram_mips|memRAM~1561_q\ $end
$var wire 1 |: \ram_mips|memRAM~2356_combout\ $end
$var wire 1 }: \ram_mips|memRAM~1689_q\ $end
$var wire 1 ~: \ram_mips|memRAM~1817_q\ $end
$var wire 1 !; \ram_mips|memRAM~1945_q\ $end
$var wire 1 "; \ram_mips|memRAM~2073_q\ $end
$var wire 1 #; \ram_mips|memRAM~2357_combout\ $end
$var wire 1 $; \ram_mips|memRAM~2358_combout\ $end
$var wire 1 %; \ram_mips|memRAM~2359_combout\ $end
$var wire 1 &; \MUX_ULA_MEM|saida_MUX[18]~12_combout\ $end
$var wire 1 '; \banco_regs|registrador~312_q\ $end
$var wire 1 (; \banco_regs|registrador~1236_combout\ $end
$var wire 1 ); \banco_regs|registrador~1122_combout\ $end
$var wire 1 *; \banco_regs|saidaB[18]~12_combout\ $end
$var wire 1 +; \MUX_register_bank_out|saida_MUX[18]~12_combout\ $end
$var wire 1 ,; \ula_bit_a_bit_MIPS|SOMADOR_18|C_out~0_combout\ $end
$var wire 1 -; \ula_bit_a_bit_MIPS|SOMADOR_18|C_out~1_combout\ $end
$var wire 1 .; \ula_bit_a_bit_MIPS|SOMADOR_18|C_out~2_combout\ $end
$var wire 1 /; \ula_bit_a_bit_MIPS|MUX_reseultado19|saida_MUX~0_combout\ $end
$var wire 1 0; \ram_mips|memRAM~58_q\ $end
$var wire 1 1; \ram_mips|memRAM~186_q\ $end
$var wire 1 2; \ram_mips|memRAM~314_q\ $end
$var wire 1 3; \ram_mips|memRAM~442_q\ $end
$var wire 1 4; \ram_mips|memRAM~2318_combout\ $end
$var wire 1 5; \ram_mips|memRAM~90_q\ $end
$var wire 1 6; \ram_mips|memRAM~218_q\ $end
$var wire 1 7; \ram_mips|memRAM~346_q\ $end
$var wire 1 8; \ram_mips|memRAM~474_q\ $end
$var wire 1 9; \ram_mips|memRAM~2319_combout\ $end
$var wire 1 :; \ram_mips|memRAM~122_q\ $end
$var wire 1 ;; \ram_mips|memRAM~250_q\ $end
$var wire 1 <; \ram_mips|memRAM~378_q\ $end
$var wire 1 =; \ram_mips|memRAM~506_q\ $end
$var wire 1 >; \ram_mips|memRAM~2320_combout\ $end
$var wire 1 ?; \ram_mips|memRAM~154_q\ $end
$var wire 1 @; \ram_mips|memRAM~282_q\ $end
$var wire 1 A; \ram_mips|memRAM~410_q\ $end
$var wire 1 B; \ram_mips|memRAM~538_q\ $end
$var wire 1 C; \ram_mips|memRAM~2321_combout\ $end
$var wire 1 D; \ram_mips|memRAM~2322_combout\ $end
$var wire 1 E; \ram_mips|memRAM~570_q\ $end
$var wire 1 F; \ram_mips|memRAM~698_q\ $end
$var wire 1 G; \ram_mips|memRAM~826_q\ $end
$var wire 1 H; \ram_mips|memRAM~954_q\ $end
$var wire 1 I; \ram_mips|memRAM~2323_combout\ $end
$var wire 1 J; \ram_mips|memRAM~602_q\ $end
$var wire 1 K; \ram_mips|memRAM~730_q\ $end
$var wire 1 L; \ram_mips|memRAM~858_q\ $end
$var wire 1 M; \ram_mips|memRAM~986_q\ $end
$var wire 1 N; \ram_mips|memRAM~2324_combout\ $end
$var wire 1 O; \ram_mips|memRAM~634_q\ $end
$var wire 1 P; \ram_mips|memRAM~762_q\ $end
$var wire 1 Q; \ram_mips|memRAM~890_q\ $end
$var wire 1 R; \ram_mips|memRAM~1018_q\ $end
$var wire 1 S; \ram_mips|memRAM~2325_combout\ $end
$var wire 1 T; \ram_mips|memRAM~666_q\ $end
$var wire 1 U; \ram_mips|memRAM~794_q\ $end
$var wire 1 V; \ram_mips|memRAM~922_q\ $end
$var wire 1 W; \ram_mips|memRAM~1050_q\ $end
$var wire 1 X; \ram_mips|memRAM~2326_combout\ $end
$var wire 1 Y; \ram_mips|memRAM~2327_combout\ $end
$var wire 1 Z; \ram_mips|memRAM~1082_q\ $end
$var wire 1 [; \ram_mips|memRAM~1114_q\ $end
$var wire 1 \; \ram_mips|memRAM~1146_q\ $end
$var wire 1 ]; \ram_mips|memRAM~1178_q\ $end
$var wire 1 ^; \ram_mips|memRAM~2328_combout\ $end
$var wire 1 _; \ram_mips|memRAM~1210_q\ $end
$var wire 1 `; \ram_mips|memRAM~1242_q\ $end
$var wire 1 a; \ram_mips|memRAM~1274_q\ $end
$var wire 1 b; \ram_mips|memRAM~1306_q\ $end
$var wire 1 c; \ram_mips|memRAM~2329_combout\ $end
$var wire 1 d; \ram_mips|memRAM~1338_q\ $end
$var wire 1 e; \ram_mips|memRAM~1370_q\ $end
$var wire 1 f; \ram_mips|memRAM~1402_q\ $end
$var wire 1 g; \ram_mips|memRAM~1434_q\ $end
$var wire 1 h; \ram_mips|memRAM~2330_combout\ $end
$var wire 1 i; \ram_mips|memRAM~1466_q\ $end
$var wire 1 j; \ram_mips|memRAM~1498_q\ $end
$var wire 1 k; \ram_mips|memRAM~1530_q\ $end
$var wire 1 l; \ram_mips|memRAM~1562_q\ $end
$var wire 1 m; \ram_mips|memRAM~2331_combout\ $end
$var wire 1 n; \ram_mips|memRAM~2332_combout\ $end
$var wire 1 o; \ram_mips|memRAM~1594_q\ $end
$var wire 1 p; \ram_mips|memRAM~1722_q\ $end
$var wire 1 q; \ram_mips|memRAM~1850_q\ $end
$var wire 1 r; \ram_mips|memRAM~1978_q\ $end
$var wire 1 s; \ram_mips|memRAM~2333_combout\ $end
$var wire 1 t; \ram_mips|memRAM~1626_q\ $end
$var wire 1 u; \ram_mips|memRAM~1754_q\ $end
$var wire 1 v; \ram_mips|memRAM~1882_q\ $end
$var wire 1 w; \ram_mips|memRAM~2010_q\ $end
$var wire 1 x; \ram_mips|memRAM~2334_combout\ $end
$var wire 1 y; \ram_mips|memRAM~1658_q\ $end
$var wire 1 z; \ram_mips|memRAM~1786_q\ $end
$var wire 1 {; \ram_mips|memRAM~1914_q\ $end
$var wire 1 |; \ram_mips|memRAM~2042_q\ $end
$var wire 1 }; \ram_mips|memRAM~2335_combout\ $end
$var wire 1 ~; \ram_mips|memRAM~1690_q\ $end
$var wire 1 !< \ram_mips|memRAM~1818_q\ $end
$var wire 1 "< \ram_mips|memRAM~1946_q\ $end
$var wire 1 #< \ram_mips|memRAM~2074_q\ $end
$var wire 1 $< \ram_mips|memRAM~2336_combout\ $end
$var wire 1 %< \ram_mips|memRAM~2337_combout\ $end
$var wire 1 &< \ram_mips|memRAM~2338_combout\ $end
$var wire 1 '< \MUX_ULA_MEM|saida_MUX[19]~11_combout\ $end
$var wire 1 (< \banco_regs|registrador~313_q\ $end
$var wire 1 )< \banco_regs|registrador~1235_combout\ $end
$var wire 1 *< \banco_regs|registrador~1117_combout\ $end
$var wire 1 +< \banco_regs|saidaB[19]~11_combout\ $end
$var wire 1 ,< \MUX_register_bank_out|saida_MUX[19]~11_combout\ $end
$var wire 1 -< \ula_bit_a_bit_MIPS|MUX_B_19|saida_MUX~0_combout\ $end
$var wire 1 .< \banco_regs|registrador~60_q\ $end
$var wire 1 /< \banco_regs|registrador~1106_combout\ $end
$var wire 1 0< \banco_regs|saidaA[22]~8_combout\ $end
$var wire 1 1< \ula_bit_a_bit_MIPS|SOMADOR_22|C_out~0_combout\ $end
$var wire 1 2< \banco_regs|registrador~59_q\ $end
$var wire 1 3< \banco_regs|registrador~1111_combout\ $end
$var wire 1 4< \banco_regs|saidaA[21]~9_combout\ $end
$var wire 1 5< \banco_regs|registrador~58_q\ $end
$var wire 1 6< \banco_regs|registrador~1116_combout\ $end
$var wire 1 7< \banco_regs|saidaA[20]~10_combout\ $end
$var wire 1 8< \ula_bit_a_bit_MIPS|MUX_reseultado20|saida_MUX~1_combout\ $end
$var wire 1 9< \ula_bit_a_bit_MIPS|MUX_reseultado20|saida_MUX~2_combout\ $end
$var wire 1 :< \ula_bit_a_bit_MIPS|MUX_reseultado20|saida_MUX~0_combout\ $end
$var wire 1 ;< \ram_mips|memRAM~59_q\ $end
$var wire 1 << \ram_mips|memRAM~91_q\ $end
$var wire 1 =< \ram_mips|memRAM~123_q\ $end
$var wire 1 >< \ram_mips|memRAM~155_q\ $end
$var wire 1 ?< \ram_mips|memRAM~2297_combout\ $end
$var wire 1 @< \ram_mips|memRAM~571_q\ $end
$var wire 1 A< \ram_mips|memRAM~603_q\ $end
$var wire 1 B< \ram_mips|memRAM~635_q\ $end
$var wire 1 C< \ram_mips|memRAM~667_q\ $end
$var wire 1 D< \ram_mips|memRAM~2298_combout\ $end
$var wire 1 E< \ram_mips|memRAM~1083_q\ $end
$var wire 1 F< \ram_mips|memRAM~1115_q\ $end
$var wire 1 G< \ram_mips|memRAM~1147_q\ $end
$var wire 1 H< \ram_mips|memRAM~1179_q\ $end
$var wire 1 I< \ram_mips|memRAM~2299_combout\ $end
$var wire 1 J< \ram_mips|memRAM~1595_q\ $end
$var wire 1 K< \ram_mips|memRAM~1627_q\ $end
$var wire 1 L< \ram_mips|memRAM~1659_q\ $end
$var wire 1 M< \ram_mips|memRAM~1691_q\ $end
$var wire 1 N< \ram_mips|memRAM~2300_combout\ $end
$var wire 1 O< \ram_mips|memRAM~2301_combout\ $end
$var wire 1 P< \ram_mips|memRAM~187_q\ $end
$var wire 1 Q< \ram_mips|memRAM~219_q\ $end
$var wire 1 R< \ram_mips|memRAM~251_q\ $end
$var wire 1 S< \ram_mips|memRAM~283_q\ $end
$var wire 1 T< \ram_mips|memRAM~2302_combout\ $end
$var wire 1 U< \ram_mips|memRAM~699_q\ $end
$var wire 1 V< \ram_mips|memRAM~731_q\ $end
$var wire 1 W< \ram_mips|memRAM~763_q\ $end
$var wire 1 X< \ram_mips|memRAM~795_q\ $end
$var wire 1 Y< \ram_mips|memRAM~2303_combout\ $end
$var wire 1 Z< \ram_mips|memRAM~1211_q\ $end
$var wire 1 [< \ram_mips|memRAM~1243_q\ $end
$var wire 1 \< \ram_mips|memRAM~1275_q\ $end
$var wire 1 ]< \ram_mips|memRAM~1307_q\ $end
$var wire 1 ^< \ram_mips|memRAM~2304_combout\ $end
$var wire 1 _< \ram_mips|memRAM~1723_q\ $end
$var wire 1 `< \ram_mips|memRAM~1755_q\ $end
$var wire 1 a< \ram_mips|memRAM~1787_q\ $end
$var wire 1 b< \ram_mips|memRAM~1819_q\ $end
$var wire 1 c< \ram_mips|memRAM~2305_combout\ $end
$var wire 1 d< \ram_mips|memRAM~2306_combout\ $end
$var wire 1 e< \ram_mips|memRAM~315_q\ $end
$var wire 1 f< \ram_mips|memRAM~347_q\ $end
$var wire 1 g< \ram_mips|memRAM~379_q\ $end
$var wire 1 h< \ram_mips|memRAM~411_q\ $end
$var wire 1 i< \ram_mips|memRAM~2307_combout\ $end
$var wire 1 j< \ram_mips|memRAM~827_q\ $end
$var wire 1 k< \ram_mips|memRAM~859_q\ $end
$var wire 1 l< \ram_mips|memRAM~891_q\ $end
$var wire 1 m< \ram_mips|memRAM~923_q\ $end
$var wire 1 n< \ram_mips|memRAM~2308_combout\ $end
$var wire 1 o< \ram_mips|memRAM~1339_q\ $end
$var wire 1 p< \ram_mips|memRAM~1371_q\ $end
$var wire 1 q< \ram_mips|memRAM~1403_q\ $end
$var wire 1 r< \ram_mips|memRAM~1435_q\ $end
$var wire 1 s< \ram_mips|memRAM~2309_combout\ $end
$var wire 1 t< \ram_mips|memRAM~1851_q\ $end
$var wire 1 u< \ram_mips|memRAM~1883_q\ $end
$var wire 1 v< \ram_mips|memRAM~1915_q\ $end
$var wire 1 w< \ram_mips|memRAM~1947_q\ $end
$var wire 1 x< \ram_mips|memRAM~2310_combout\ $end
$var wire 1 y< \ram_mips|memRAM~2311_combout\ $end
$var wire 1 z< \ram_mips|memRAM~443_q\ $end
$var wire 1 {< \ram_mips|memRAM~955_q\ $end
$var wire 1 |< \ram_mips|memRAM~1467_q\ $end
$var wire 1 }< \ram_mips|memRAM~1979_q\ $end
$var wire 1 ~< \ram_mips|memRAM~2312_combout\ $end
$var wire 1 != \ram_mips|memRAM~475_q\ $end
$var wire 1 "= \ram_mips|memRAM~987_q\ $end
$var wire 1 #= \ram_mips|memRAM~1499_q\ $end
$var wire 1 $= \ram_mips|memRAM~2011_q\ $end
$var wire 1 %= \ram_mips|memRAM~2313_combout\ $end
$var wire 1 &= \ram_mips|memRAM~507_q\ $end
$var wire 1 '= \ram_mips|memRAM~1019_q\ $end
$var wire 1 (= \ram_mips|memRAM~1531_q\ $end
$var wire 1 )= \ram_mips|memRAM~2043_q\ $end
$var wire 1 *= \ram_mips|memRAM~2314_combout\ $end
$var wire 1 += \ram_mips|memRAM~539_q\ $end
$var wire 1 ,= \ram_mips|memRAM~1051_q\ $end
$var wire 1 -= \ram_mips|memRAM~1563_q\ $end
$var wire 1 .= \ram_mips|memRAM~2075_q\ $end
$var wire 1 /= \ram_mips|memRAM~2315_combout\ $end
$var wire 1 0= \ram_mips|memRAM~2316_combout\ $end
$var wire 1 1= \ram_mips|memRAM~2317_combout\ $end
$var wire 1 2= \MUX_ULA_MEM|saida_MUX[20]~10_combout\ $end
$var wire 1 3= \banco_regs|registrador~314_q\ $end
$var wire 1 4= \banco_regs|registrador~1234_combout\ $end
$var wire 1 5= \banco_regs|registrador~1112_combout\ $end
$var wire 1 6= \banco_regs|saidaB[20]~10_combout\ $end
$var wire 1 7= \MUX_register_bank_out|saida_MUX[20]~10_combout\ $end
$var wire 1 8= \ula_bit_a_bit_MIPS|MUX_B_20|saida_MUX~0_combout\ $end
$var wire 1 9= \ula_bit_a_bit_MIPS|SOMADOR_20|C_out~combout\ $end
$var wire 1 := \ula_bit_a_bit_MIPS|MUX_reseultado21|saida_MUX~0_combout\ $end
$var wire 1 ;= \ram_mips|memRAM~60_q\ $end
$var wire 1 <= \ram_mips|memRAM~572_q\ $end
$var wire 1 == \ram_mips|memRAM~1084_q\ $end
$var wire 1 >= \ram_mips|memRAM~1596_q\ $end
$var wire 1 ?= \ram_mips|memRAM~2276_combout\ $end
$var wire 1 @= \ram_mips|memRAM~188_q\ $end
$var wire 1 A= \ram_mips|memRAM~700_q\ $end
$var wire 1 B= \ram_mips|memRAM~1212_q\ $end
$var wire 1 C= \ram_mips|memRAM~1724_q\ $end
$var wire 1 D= \ram_mips|memRAM~2277_combout\ $end
$var wire 1 E= \ram_mips|memRAM~316_q\ $end
$var wire 1 F= \ram_mips|memRAM~828_q\ $end
$var wire 1 G= \ram_mips|memRAM~1340_q\ $end
$var wire 1 H= \ram_mips|memRAM~1852_q\ $end
$var wire 1 I= \ram_mips|memRAM~2278_combout\ $end
$var wire 1 J= \ram_mips|memRAM~444_q\ $end
$var wire 1 K= \ram_mips|memRAM~956_q\ $end
$var wire 1 L= \ram_mips|memRAM~1468_q\ $end
$var wire 1 M= \ram_mips|memRAM~1980_q\ $end
$var wire 1 N= \ram_mips|memRAM~2279_combout\ $end
$var wire 1 O= \ram_mips|memRAM~2280_combout\ $end
$var wire 1 P= \ram_mips|memRAM~92_q\ $end
$var wire 1 Q= \ram_mips|memRAM~604_q\ $end
$var wire 1 R= \ram_mips|memRAM~1116_q\ $end
$var wire 1 S= \ram_mips|memRAM~1628_q\ $end
$var wire 1 T= \ram_mips|memRAM~2281_combout\ $end
$var wire 1 U= \ram_mips|memRAM~220_q\ $end
$var wire 1 V= \ram_mips|memRAM~732_q\ $end
$var wire 1 W= \ram_mips|memRAM~1244_q\ $end
$var wire 1 X= \ram_mips|memRAM~1756_q\ $end
$var wire 1 Y= \ram_mips|memRAM~2282_combout\ $end
$var wire 1 Z= \ram_mips|memRAM~348_q\ $end
$var wire 1 [= \ram_mips|memRAM~860_q\ $end
$var wire 1 \= \ram_mips|memRAM~1372_q\ $end
$var wire 1 ]= \ram_mips|memRAM~1884_q\ $end
$var wire 1 ^= \ram_mips|memRAM~2283_combout\ $end
$var wire 1 _= \ram_mips|memRAM~476_q\ $end
$var wire 1 `= \ram_mips|memRAM~988_q\ $end
$var wire 1 a= \ram_mips|memRAM~1500_q\ $end
$var wire 1 b= \ram_mips|memRAM~2012_q\ $end
$var wire 1 c= \ram_mips|memRAM~2284_combout\ $end
$var wire 1 d= \ram_mips|memRAM~2285_combout\ $end
$var wire 1 e= \ram_mips|memRAM~124_q\ $end
$var wire 1 f= \ram_mips|memRAM~636_q\ $end
$var wire 1 g= \ram_mips|memRAM~1148_q\ $end
$var wire 1 h= \ram_mips|memRAM~1660_q\ $end
$var wire 1 i= \ram_mips|memRAM~2286_combout\ $end
$var wire 1 j= \ram_mips|memRAM~252_q\ $end
$var wire 1 k= \ram_mips|memRAM~764_q\ $end
$var wire 1 l= \ram_mips|memRAM~1276_q\ $end
$var wire 1 m= \ram_mips|memRAM~1788_q\ $end
$var wire 1 n= \ram_mips|memRAM~2287_combout\ $end
$var wire 1 o= \ram_mips|memRAM~380_q\ $end
$var wire 1 p= \ram_mips|memRAM~892_q\ $end
$var wire 1 q= \ram_mips|memRAM~1404_q\ $end
$var wire 1 r= \ram_mips|memRAM~1916_q\ $end
$var wire 1 s= \ram_mips|memRAM~2288_combout\ $end
$var wire 1 t= \ram_mips|memRAM~508_q\ $end
$var wire 1 u= \ram_mips|memRAM~1020_q\ $end
$var wire 1 v= \ram_mips|memRAM~1532_q\ $end
$var wire 1 w= \ram_mips|memRAM~2044_q\ $end
$var wire 1 x= \ram_mips|memRAM~2289_combout\ $end
$var wire 1 y= \ram_mips|memRAM~2290_combout\ $end
$var wire 1 z= \ram_mips|memRAM~156_q\ $end
$var wire 1 {= \ram_mips|memRAM~284_q\ $end
$var wire 1 |= \ram_mips|memRAM~412_q\ $end
$var wire 1 }= \ram_mips|memRAM~540_q\ $end
$var wire 1 ~= \ram_mips|memRAM~2291_combout\ $end
$var wire 1 !> \ram_mips|memRAM~668_q\ $end
$var wire 1 "> \ram_mips|memRAM~796_q\ $end
$var wire 1 #> \ram_mips|memRAM~924_q\ $end
$var wire 1 $> \ram_mips|memRAM~1052_q\ $end
$var wire 1 %> \ram_mips|memRAM~2292_combout\ $end
$var wire 1 &> \ram_mips|memRAM~1180_q\ $end
$var wire 1 '> \ram_mips|memRAM~1308_q\ $end
$var wire 1 (> \ram_mips|memRAM~1436_q\ $end
$var wire 1 )> \ram_mips|memRAM~1564_q\ $end
$var wire 1 *> \ram_mips|memRAM~2293_combout\ $end
$var wire 1 +> \ram_mips|memRAM~1692_q\ $end
$var wire 1 ,> \ram_mips|memRAM~1820_q\ $end
$var wire 1 -> \ram_mips|memRAM~1948_q\ $end
$var wire 1 .> \ram_mips|memRAM~2076_q\ $end
$var wire 1 /> \ram_mips|memRAM~2294_combout\ $end
$var wire 1 0> \ram_mips|memRAM~2295_combout\ $end
$var wire 1 1> \ram_mips|memRAM~2296_combout\ $end
$var wire 1 2> \MUX_ULA_MEM|saida_MUX[21]~9_combout\ $end
$var wire 1 3> \banco_regs|registrador~315_q\ $end
$var wire 1 4> \banco_regs|registrador~1233_combout\ $end
$var wire 1 5> \banco_regs|registrador~1107_combout\ $end
$var wire 1 6> \banco_regs|saidaB[21]~9_combout\ $end
$var wire 1 7> \MUX_register_bank_out|saida_MUX[21]~9_combout\ $end
$var wire 1 8> \ula_bit_a_bit_MIPS|MUX_B_21|saida_MUX~0_combout\ $end
$var wire 1 9> \ula_bit_a_bit_MIPS|MUX_reseultado22|saida_MUX~0_combout\ $end
$var wire 1 :> \ula_bit_a_bit_MIPS|MUX_reseultado22|saida_MUX~1_combout\ $end
$var wire 1 ;> \ram_mips|memRAM~61_q\ $end
$var wire 1 <> \ram_mips|memRAM~189_q\ $end
$var wire 1 => \ram_mips|memRAM~317_q\ $end
$var wire 1 >> \ram_mips|memRAM~445_q\ $end
$var wire 1 ?> \ram_mips|memRAM~2255_combout\ $end
$var wire 1 @> \ram_mips|memRAM~93_q\ $end
$var wire 1 A> \ram_mips|memRAM~221_q\ $end
$var wire 1 B> \ram_mips|memRAM~349_q\ $end
$var wire 1 C> \ram_mips|memRAM~477_q\ $end
$var wire 1 D> \ram_mips|memRAM~2256_combout\ $end
$var wire 1 E> \ram_mips|memRAM~125_q\ $end
$var wire 1 F> \ram_mips|memRAM~253_q\ $end
$var wire 1 G> \ram_mips|memRAM~381_q\ $end
$var wire 1 H> \ram_mips|memRAM~509_q\ $end
$var wire 1 I> \ram_mips|memRAM~2257_combout\ $end
$var wire 1 J> \ram_mips|memRAM~157_q\ $end
$var wire 1 K> \ram_mips|memRAM~285_q\ $end
$var wire 1 L> \ram_mips|memRAM~413_q\ $end
$var wire 1 M> \ram_mips|memRAM~541_q\ $end
$var wire 1 N> \ram_mips|memRAM~2258_combout\ $end
$var wire 1 O> \ram_mips|memRAM~2259_combout\ $end
$var wire 1 P> \ram_mips|memRAM~573_q\ $end
$var wire 1 Q> \ram_mips|memRAM~701_q\ $end
$var wire 1 R> \ram_mips|memRAM~829_q\ $end
$var wire 1 S> \ram_mips|memRAM~957_q\ $end
$var wire 1 T> \ram_mips|memRAM~2260_combout\ $end
$var wire 1 U> \ram_mips|memRAM~605_q\ $end
$var wire 1 V> \ram_mips|memRAM~733_q\ $end
$var wire 1 W> \ram_mips|memRAM~861_q\ $end
$var wire 1 X> \ram_mips|memRAM~989_q\ $end
$var wire 1 Y> \ram_mips|memRAM~2261_combout\ $end
$var wire 1 Z> \ram_mips|memRAM~637_q\ $end
$var wire 1 [> \ram_mips|memRAM~765_q\ $end
$var wire 1 \> \ram_mips|memRAM~893_q\ $end
$var wire 1 ]> \ram_mips|memRAM~1021_q\ $end
$var wire 1 ^> \ram_mips|memRAM~2262_combout\ $end
$var wire 1 _> \ram_mips|memRAM~669_q\ $end
$var wire 1 `> \ram_mips|memRAM~797_q\ $end
$var wire 1 a> \ram_mips|memRAM~925_q\ $end
$var wire 1 b> \ram_mips|memRAM~1053_q\ $end
$var wire 1 c> \ram_mips|memRAM~2263_combout\ $end
$var wire 1 d> \ram_mips|memRAM~2264_combout\ $end
$var wire 1 e> \ram_mips|memRAM~1085_q\ $end
$var wire 1 f> \ram_mips|memRAM~1117_q\ $end
$var wire 1 g> \ram_mips|memRAM~1149_q\ $end
$var wire 1 h> \ram_mips|memRAM~1181_q\ $end
$var wire 1 i> \ram_mips|memRAM~2265_combout\ $end
$var wire 1 j> \ram_mips|memRAM~1213_q\ $end
$var wire 1 k> \ram_mips|memRAM~1245_q\ $end
$var wire 1 l> \ram_mips|memRAM~1277_q\ $end
$var wire 1 m> \ram_mips|memRAM~1309_q\ $end
$var wire 1 n> \ram_mips|memRAM~2266_combout\ $end
$var wire 1 o> \ram_mips|memRAM~1341_q\ $end
$var wire 1 p> \ram_mips|memRAM~1373_q\ $end
$var wire 1 q> \ram_mips|memRAM~1405_q\ $end
$var wire 1 r> \ram_mips|memRAM~1437_q\ $end
$var wire 1 s> \ram_mips|memRAM~2267_combout\ $end
$var wire 1 t> \ram_mips|memRAM~1469_q\ $end
$var wire 1 u> \ram_mips|memRAM~1501_q\ $end
$var wire 1 v> \ram_mips|memRAM~1533_q\ $end
$var wire 1 w> \ram_mips|memRAM~1565_q\ $end
$var wire 1 x> \ram_mips|memRAM~2268_combout\ $end
$var wire 1 y> \ram_mips|memRAM~2269_combout\ $end
$var wire 1 z> \ram_mips|memRAM~1597_q\ $end
$var wire 1 {> \ram_mips|memRAM~1725_q\ $end
$var wire 1 |> \ram_mips|memRAM~1853_q\ $end
$var wire 1 }> \ram_mips|memRAM~1981_q\ $end
$var wire 1 ~> \ram_mips|memRAM~2270_combout\ $end
$var wire 1 !? \ram_mips|memRAM~1629_q\ $end
$var wire 1 "? \ram_mips|memRAM~1757_q\ $end
$var wire 1 #? \ram_mips|memRAM~1885_q\ $end
$var wire 1 $? \ram_mips|memRAM~2013_q\ $end
$var wire 1 %? \ram_mips|memRAM~2271_combout\ $end
$var wire 1 &? \ram_mips|memRAM~1661_q\ $end
$var wire 1 '? \ram_mips|memRAM~1789_q\ $end
$var wire 1 (? \ram_mips|memRAM~1917_q\ $end
$var wire 1 )? \ram_mips|memRAM~2045_q\ $end
$var wire 1 *? \ram_mips|memRAM~2272_combout\ $end
$var wire 1 +? \ram_mips|memRAM~1693_q\ $end
$var wire 1 ,? \ram_mips|memRAM~1821_q\ $end
$var wire 1 -? \ram_mips|memRAM~1949_q\ $end
$var wire 1 .? \ram_mips|memRAM~2077_q\ $end
$var wire 1 /? \ram_mips|memRAM~2273_combout\ $end
$var wire 1 0? \ram_mips|memRAM~2274_combout\ $end
$var wire 1 1? \ram_mips|memRAM~2275_combout\ $end
$var wire 1 2? \MUX_ULA_MEM|saida_MUX[22]~8_combout\ $end
$var wire 1 3? \banco_regs|registrador~316_q\ $end
$var wire 1 4? \banco_regs|registrador~1232_combout\ $end
$var wire 1 5? \banco_regs|registrador~1102_combout\ $end
$var wire 1 6? \banco_regs|saidaB[22]~8_combout\ $end
$var wire 1 7? \MUX_register_bank_out|saida_MUX[22]~8_combout\ $end
$var wire 1 8? \ula_bit_a_bit_MIPS|MUX_B_22|saida_MUX~0_combout\ $end
$var wire 1 9? \ula_bit_a_bit_MIPS|SOMADOR_22|C_out~1_combout\ $end
$var wire 1 :? \ula_bit_a_bit_MIPS|SOMADOR_22|C_out~2_combout\ $end
$var wire 1 ;? \ula_bit_a_bit_MIPS|SOMADOR_22|C_out~combout\ $end
$var wire 1 <? \ula_bit_a_bit_MIPS|MUX_reseultado23|saida_MUX~0_combout\ $end
$var wire 1 =? \ram_mips|memRAM~62_q\ $end
$var wire 1 >? \ram_mips|memRAM~94_q\ $end
$var wire 1 ?? \ram_mips|memRAM~126_q\ $end
$var wire 1 @? \ram_mips|memRAM~158_q\ $end
$var wire 1 A? \ram_mips|memRAM~2234_combout\ $end
$var wire 1 B? \ram_mips|memRAM~574_q\ $end
$var wire 1 C? \ram_mips|memRAM~606_q\ $end
$var wire 1 D? \ram_mips|memRAM~638_q\ $end
$var wire 1 E? \ram_mips|memRAM~670_q\ $end
$var wire 1 F? \ram_mips|memRAM~2235_combout\ $end
$var wire 1 G? \ram_mips|memRAM~1086_q\ $end
$var wire 1 H? \ram_mips|memRAM~1118_q\ $end
$var wire 1 I? \ram_mips|memRAM~1150_q\ $end
$var wire 1 J? \ram_mips|memRAM~1182_q\ $end
$var wire 1 K? \ram_mips|memRAM~2236_combout\ $end
$var wire 1 L? \ram_mips|memRAM~1598_q\ $end
$var wire 1 M? \ram_mips|memRAM~1630_q\ $end
$var wire 1 N? \ram_mips|memRAM~1662_q\ $end
$var wire 1 O? \ram_mips|memRAM~1694_q\ $end
$var wire 1 P? \ram_mips|memRAM~2237_combout\ $end
$var wire 1 Q? \ram_mips|memRAM~2238_combout\ $end
$var wire 1 R? \ram_mips|memRAM~190_q\ $end
$var wire 1 S? \ram_mips|memRAM~222_q\ $end
$var wire 1 T? \ram_mips|memRAM~254_q\ $end
$var wire 1 U? \ram_mips|memRAM~286_q\ $end
$var wire 1 V? \ram_mips|memRAM~2239_combout\ $end
$var wire 1 W? \ram_mips|memRAM~702_q\ $end
$var wire 1 X? \ram_mips|memRAM~734_q\ $end
$var wire 1 Y? \ram_mips|memRAM~766_q\ $end
$var wire 1 Z? \ram_mips|memRAM~798_q\ $end
$var wire 1 [? \ram_mips|memRAM~2240_combout\ $end
$var wire 1 \? \ram_mips|memRAM~1214_q\ $end
$var wire 1 ]? \ram_mips|memRAM~1246_q\ $end
$var wire 1 ^? \ram_mips|memRAM~1278_q\ $end
$var wire 1 _? \ram_mips|memRAM~1310_q\ $end
$var wire 1 `? \ram_mips|memRAM~2241_combout\ $end
$var wire 1 a? \ram_mips|memRAM~1726_q\ $end
$var wire 1 b? \ram_mips|memRAM~1758_q\ $end
$var wire 1 c? \ram_mips|memRAM~1790_q\ $end
$var wire 1 d? \ram_mips|memRAM~1822_q\ $end
$var wire 1 e? \ram_mips|memRAM~2242_combout\ $end
$var wire 1 f? \ram_mips|memRAM~2243_combout\ $end
$var wire 1 g? \ram_mips|memRAM~318_q\ $end
$var wire 1 h? \ram_mips|memRAM~350_q\ $end
$var wire 1 i? \ram_mips|memRAM~382_q\ $end
$var wire 1 j? \ram_mips|memRAM~414_q\ $end
$var wire 1 k? \ram_mips|memRAM~2244_combout\ $end
$var wire 1 l? \ram_mips|memRAM~830_q\ $end
$var wire 1 m? \ram_mips|memRAM~862_q\ $end
$var wire 1 n? \ram_mips|memRAM~894_q\ $end
$var wire 1 o? \ram_mips|memRAM~926_q\ $end
$var wire 1 p? \ram_mips|memRAM~2245_combout\ $end
$var wire 1 q? \ram_mips|memRAM~1342_q\ $end
$var wire 1 r? \ram_mips|memRAM~1374_q\ $end
$var wire 1 s? \ram_mips|memRAM~1406_q\ $end
$var wire 1 t? \ram_mips|memRAM~1438_q\ $end
$var wire 1 u? \ram_mips|memRAM~2246_combout\ $end
$var wire 1 v? \ram_mips|memRAM~1854_q\ $end
$var wire 1 w? \ram_mips|memRAM~1886_q\ $end
$var wire 1 x? \ram_mips|memRAM~1918_q\ $end
$var wire 1 y? \ram_mips|memRAM~1950_q\ $end
$var wire 1 z? \ram_mips|memRAM~2247_combout\ $end
$var wire 1 {? \ram_mips|memRAM~2248_combout\ $end
$var wire 1 |? \ram_mips|memRAM~446_q\ $end
$var wire 1 }? \ram_mips|memRAM~958_q\ $end
$var wire 1 ~? \ram_mips|memRAM~1470_q\ $end
$var wire 1 !@ \ram_mips|memRAM~1982_q\ $end
$var wire 1 "@ \ram_mips|memRAM~2249_combout\ $end
$var wire 1 #@ \ram_mips|memRAM~478_q\ $end
$var wire 1 $@ \ram_mips|memRAM~990_q\ $end
$var wire 1 %@ \ram_mips|memRAM~1502_q\ $end
$var wire 1 &@ \ram_mips|memRAM~2014_q\ $end
$var wire 1 '@ \ram_mips|memRAM~2250_combout\ $end
$var wire 1 (@ \ram_mips|memRAM~510_q\ $end
$var wire 1 )@ \ram_mips|memRAM~1022_q\ $end
$var wire 1 *@ \ram_mips|memRAM~1534_q\ $end
$var wire 1 +@ \ram_mips|memRAM~2046_q\ $end
$var wire 1 ,@ \ram_mips|memRAM~2251_combout\ $end
$var wire 1 -@ \ram_mips|memRAM~542_q\ $end
$var wire 1 .@ \ram_mips|memRAM~1054_q\ $end
$var wire 1 /@ \ram_mips|memRAM~1566_q\ $end
$var wire 1 0@ \ram_mips|memRAM~2078_q\ $end
$var wire 1 1@ \ram_mips|memRAM~2252_combout\ $end
$var wire 1 2@ \ram_mips|memRAM~2253_combout\ $end
$var wire 1 3@ \ram_mips|memRAM~2254_combout\ $end
$var wire 1 4@ \MUX_ULA_MEM|saida_MUX[23]~7_combout\ $end
$var wire 1 5@ \banco_regs|registrador~317_q\ $end
$var wire 1 6@ \banco_regs|registrador~1231_combout\ $end
$var wire 1 7@ \banco_regs|registrador~1097_combout\ $end
$var wire 1 8@ \banco_regs|saidaB[23]~7_combout\ $end
$var wire 1 9@ \MUX_register_bank_out|saida_MUX[23]~7_combout\ $end
$var wire 1 :@ \ula_bit_a_bit_MIPS|MUX_B_23|saida_MUX~0_combout\ $end
$var wire 1 ;@ \ula_bit_a_bit_MIPS|SOMADOR_23|C_out~0_combout\ $end
$var wire 1 <@ \ula_bit_a_bit_MIPS|SOMADOR_23|C_out~1_combout\ $end
$var wire 1 =@ \ula_bit_a_bit_MIPS|SOMADOR_23|C_out~2_combout\ $end
$var wire 1 >@ \ula_bit_a_bit_MIPS|MUX_reseultado24|saida_MUX~0_combout\ $end
$var wire 1 ?@ \ram_mips|memRAM~63_q\ $end
$var wire 1 @@ \ram_mips|memRAM~575_q\ $end
$var wire 1 A@ \ram_mips|memRAM~1087_q\ $end
$var wire 1 B@ \ram_mips|memRAM~1599_q\ $end
$var wire 1 C@ \ram_mips|memRAM~2213_combout\ $end
$var wire 1 D@ \ram_mips|memRAM~191_q\ $end
$var wire 1 E@ \ram_mips|memRAM~703_q\ $end
$var wire 1 F@ \ram_mips|memRAM~1215_q\ $end
$var wire 1 G@ \ram_mips|memRAM~1727_q\ $end
$var wire 1 H@ \ram_mips|memRAM~2214_combout\ $end
$var wire 1 I@ \ram_mips|memRAM~319_q\ $end
$var wire 1 J@ \ram_mips|memRAM~831_q\ $end
$var wire 1 K@ \ram_mips|memRAM~1343_q\ $end
$var wire 1 L@ \ram_mips|memRAM~1855_q\ $end
$var wire 1 M@ \ram_mips|memRAM~2215_combout\ $end
$var wire 1 N@ \ram_mips|memRAM~447_q\ $end
$var wire 1 O@ \ram_mips|memRAM~959_q\ $end
$var wire 1 P@ \ram_mips|memRAM~1471_q\ $end
$var wire 1 Q@ \ram_mips|memRAM~1983_q\ $end
$var wire 1 R@ \ram_mips|memRAM~2216_combout\ $end
$var wire 1 S@ \ram_mips|memRAM~2217_combout\ $end
$var wire 1 T@ \ram_mips|memRAM~95_q\ $end
$var wire 1 U@ \ram_mips|memRAM~607_q\ $end
$var wire 1 V@ \ram_mips|memRAM~1119_q\ $end
$var wire 1 W@ \ram_mips|memRAM~1631_q\ $end
$var wire 1 X@ \ram_mips|memRAM~2218_combout\ $end
$var wire 1 Y@ \ram_mips|memRAM~223_q\ $end
$var wire 1 Z@ \ram_mips|memRAM~735_q\ $end
$var wire 1 [@ \ram_mips|memRAM~1247_q\ $end
$var wire 1 \@ \ram_mips|memRAM~1759_q\ $end
$var wire 1 ]@ \ram_mips|memRAM~2219_combout\ $end
$var wire 1 ^@ \ram_mips|memRAM~351_q\ $end
$var wire 1 _@ \ram_mips|memRAM~863_q\ $end
$var wire 1 `@ \ram_mips|memRAM~1375_q\ $end
$var wire 1 a@ \ram_mips|memRAM~1887_q\ $end
$var wire 1 b@ \ram_mips|memRAM~2220_combout\ $end
$var wire 1 c@ \ram_mips|memRAM~479_q\ $end
$var wire 1 d@ \ram_mips|memRAM~991_q\ $end
$var wire 1 e@ \ram_mips|memRAM~1503_q\ $end
$var wire 1 f@ \ram_mips|memRAM~2015_q\ $end
$var wire 1 g@ \ram_mips|memRAM~2221_combout\ $end
$var wire 1 h@ \ram_mips|memRAM~2222_combout\ $end
$var wire 1 i@ \ram_mips|memRAM~127_q\ $end
$var wire 1 j@ \ram_mips|memRAM~639_q\ $end
$var wire 1 k@ \ram_mips|memRAM~1151_q\ $end
$var wire 1 l@ \ram_mips|memRAM~1663_q\ $end
$var wire 1 m@ \ram_mips|memRAM~2223_combout\ $end
$var wire 1 n@ \ram_mips|memRAM~255_q\ $end
$var wire 1 o@ \ram_mips|memRAM~767_q\ $end
$var wire 1 p@ \ram_mips|memRAM~1279_q\ $end
$var wire 1 q@ \ram_mips|memRAM~1791_q\ $end
$var wire 1 r@ \ram_mips|memRAM~2224_combout\ $end
$var wire 1 s@ \ram_mips|memRAM~383_q\ $end
$var wire 1 t@ \ram_mips|memRAM~895_q\ $end
$var wire 1 u@ \ram_mips|memRAM~1407_q\ $end
$var wire 1 v@ \ram_mips|memRAM~1919_q\ $end
$var wire 1 w@ \ram_mips|memRAM~2225_combout\ $end
$var wire 1 x@ \ram_mips|memRAM~511_q\ $end
$var wire 1 y@ \ram_mips|memRAM~1023_q\ $end
$var wire 1 z@ \ram_mips|memRAM~1535_q\ $end
$var wire 1 {@ \ram_mips|memRAM~2047_q\ $end
$var wire 1 |@ \ram_mips|memRAM~2226_combout\ $end
$var wire 1 }@ \ram_mips|memRAM~2227_combout\ $end
$var wire 1 ~@ \ram_mips|memRAM~159_q\ $end
$var wire 1 !A \ram_mips|memRAM~287_q\ $end
$var wire 1 "A \ram_mips|memRAM~415_q\ $end
$var wire 1 #A \ram_mips|memRAM~543_q\ $end
$var wire 1 $A \ram_mips|memRAM~2228_combout\ $end
$var wire 1 %A \ram_mips|memRAM~671_q\ $end
$var wire 1 &A \ram_mips|memRAM~799_q\ $end
$var wire 1 'A \ram_mips|memRAM~927_q\ $end
$var wire 1 (A \ram_mips|memRAM~1055_q\ $end
$var wire 1 )A \ram_mips|memRAM~2229_combout\ $end
$var wire 1 *A \ram_mips|memRAM~1183_q\ $end
$var wire 1 +A \ram_mips|memRAM~1311_q\ $end
$var wire 1 ,A \ram_mips|memRAM~1439_q\ $end
$var wire 1 -A \ram_mips|memRAM~1567_q\ $end
$var wire 1 .A \ram_mips|memRAM~2230_combout\ $end
$var wire 1 /A \ram_mips|memRAM~1695_q\ $end
$var wire 1 0A \ram_mips|memRAM~1823_q\ $end
$var wire 1 1A \ram_mips|memRAM~1951_q\ $end
$var wire 1 2A \ram_mips|memRAM~2079_q\ $end
$var wire 1 3A \ram_mips|memRAM~2231_combout\ $end
$var wire 1 4A \ram_mips|memRAM~2232_combout\ $end
$var wire 1 5A \ram_mips|memRAM~2233_combout\ $end
$var wire 1 6A \MUX_ULA_MEM|saida_MUX[24]~6_combout\ $end
$var wire 1 7A \banco_regs|registrador~318_q\ $end
$var wire 1 8A \banco_regs|registrador~1230_combout\ $end
$var wire 1 9A \banco_regs|registrador~1092_combout\ $end
$var wire 1 :A \banco_regs|saidaB[24]~6_combout\ $end
$var wire 1 ;A \MUX_register_bank_out|saida_MUX[24]~6_combout\ $end
$var wire 1 <A \ula_bit_a_bit_MIPS|MUX_B_24|saida_MUX~0_combout\ $end
$var wire 1 =A \banco_regs|registrador~65_q\ $end
$var wire 1 >A \banco_regs|registrador~1081_combout\ $end
$var wire 1 ?A \banco_regs|saidaA[27]~3_combout\ $end
$var wire 1 @A \ula_bit_a_bit_MIPS|SOMADOR_27|C_out~0_combout\ $end
$var wire 1 AA \banco_regs|registrador~64_q\ $end
$var wire 1 BA \banco_regs|registrador~1086_combout\ $end
$var wire 1 CA \banco_regs|saidaA[26]~4_combout\ $end
$var wire 1 DA \ula_bit_a_bit_MIPS|SOMADOR_26|C_out~0_combout\ $end
$var wire 1 EA \banco_regs|registrador~63_q\ $end
$var wire 1 FA \banco_regs|registrador~1091_combout\ $end
$var wire 1 GA \banco_regs|saidaA[25]~5_combout\ $end
$var wire 1 HA \ula_bit_a_bit_MIPS|SOMADOR_25|C_out~0_combout\ $end
$var wire 1 IA \ula_bit_a_bit_MIPS|SOMADOR_24|C_out~0_combout\ $end
$var wire 1 JA \ula_bit_a_bit_MIPS|SOMADOR_24|C_out~1_combout\ $end
$var wire 1 KA \ula_bit_a_bit_MIPS|SOMADOR_24|C_out~combout\ $end
$var wire 1 LA \ula_bit_a_bit_MIPS|MUX_reseultado25|saida_MUX~0_combout\ $end
$var wire 1 MA \ram_mips|memRAM~64_q\ $end
$var wire 1 NA \ram_mips|memRAM~192_q\ $end
$var wire 1 OA \ram_mips|memRAM~320_q\ $end
$var wire 1 PA \ram_mips|memRAM~448_q\ $end
$var wire 1 QA \ram_mips|memRAM~2192_combout\ $end
$var wire 1 RA \ram_mips|memRAM~96_q\ $end
$var wire 1 SA \ram_mips|memRAM~224_q\ $end
$var wire 1 TA \ram_mips|memRAM~352_q\ $end
$var wire 1 UA \ram_mips|memRAM~480_q\ $end
$var wire 1 VA \ram_mips|memRAM~2193_combout\ $end
$var wire 1 WA \ram_mips|memRAM~128_q\ $end
$var wire 1 XA \ram_mips|memRAM~256_q\ $end
$var wire 1 YA \ram_mips|memRAM~384_q\ $end
$var wire 1 ZA \ram_mips|memRAM~512_q\ $end
$var wire 1 [A \ram_mips|memRAM~2194_combout\ $end
$var wire 1 \A \ram_mips|memRAM~160_q\ $end
$var wire 1 ]A \ram_mips|memRAM~288_q\ $end
$var wire 1 ^A \ram_mips|memRAM~416_q\ $end
$var wire 1 _A \ram_mips|memRAM~544_q\ $end
$var wire 1 `A \ram_mips|memRAM~2195_combout\ $end
$var wire 1 aA \ram_mips|memRAM~2196_combout\ $end
$var wire 1 bA \ram_mips|memRAM~576_q\ $end
$var wire 1 cA \ram_mips|memRAM~704_q\ $end
$var wire 1 dA \ram_mips|memRAM~832_q\ $end
$var wire 1 eA \ram_mips|memRAM~960_q\ $end
$var wire 1 fA \ram_mips|memRAM~2197_combout\ $end
$var wire 1 gA \ram_mips|memRAM~608_q\ $end
$var wire 1 hA \ram_mips|memRAM~736_q\ $end
$var wire 1 iA \ram_mips|memRAM~864_q\ $end
$var wire 1 jA \ram_mips|memRAM~992_q\ $end
$var wire 1 kA \ram_mips|memRAM~2198_combout\ $end
$var wire 1 lA \ram_mips|memRAM~640_q\ $end
$var wire 1 mA \ram_mips|memRAM~768_q\ $end
$var wire 1 nA \ram_mips|memRAM~896_q\ $end
$var wire 1 oA \ram_mips|memRAM~1024_q\ $end
$var wire 1 pA \ram_mips|memRAM~2199_combout\ $end
$var wire 1 qA \ram_mips|memRAM~672_q\ $end
$var wire 1 rA \ram_mips|memRAM~800_q\ $end
$var wire 1 sA \ram_mips|memRAM~928_q\ $end
$var wire 1 tA \ram_mips|memRAM~1056_q\ $end
$var wire 1 uA \ram_mips|memRAM~2200_combout\ $end
$var wire 1 vA \ram_mips|memRAM~2201_combout\ $end
$var wire 1 wA \ram_mips|memRAM~1088_q\ $end
$var wire 1 xA \ram_mips|memRAM~1120_q\ $end
$var wire 1 yA \ram_mips|memRAM~1152_q\ $end
$var wire 1 zA \ram_mips|memRAM~1184_q\ $end
$var wire 1 {A \ram_mips|memRAM~2202_combout\ $end
$var wire 1 |A \ram_mips|memRAM~1216_q\ $end
$var wire 1 }A \ram_mips|memRAM~1248_q\ $end
$var wire 1 ~A \ram_mips|memRAM~1280_q\ $end
$var wire 1 !B \ram_mips|memRAM~1312_q\ $end
$var wire 1 "B \ram_mips|memRAM~2203_combout\ $end
$var wire 1 #B \ram_mips|memRAM~1344_q\ $end
$var wire 1 $B \ram_mips|memRAM~1376_q\ $end
$var wire 1 %B \ram_mips|memRAM~1408_q\ $end
$var wire 1 &B \ram_mips|memRAM~1440_q\ $end
$var wire 1 'B \ram_mips|memRAM~2204_combout\ $end
$var wire 1 (B \ram_mips|memRAM~1472_q\ $end
$var wire 1 )B \ram_mips|memRAM~1504_q\ $end
$var wire 1 *B \ram_mips|memRAM~1536_q\ $end
$var wire 1 +B \ram_mips|memRAM~1568_q\ $end
$var wire 1 ,B \ram_mips|memRAM~2205_combout\ $end
$var wire 1 -B \ram_mips|memRAM~2206_combout\ $end
$var wire 1 .B \ram_mips|memRAM~1600_q\ $end
$var wire 1 /B \ram_mips|memRAM~1728_q\ $end
$var wire 1 0B \ram_mips|memRAM~1856_q\ $end
$var wire 1 1B \ram_mips|memRAM~1984_q\ $end
$var wire 1 2B \ram_mips|memRAM~2207_combout\ $end
$var wire 1 3B \ram_mips|memRAM~1632_q\ $end
$var wire 1 4B \ram_mips|memRAM~1760_q\ $end
$var wire 1 5B \ram_mips|memRAM~1888_q\ $end
$var wire 1 6B \ram_mips|memRAM~2016_q\ $end
$var wire 1 7B \ram_mips|memRAM~2208_combout\ $end
$var wire 1 8B \ram_mips|memRAM~1664_q\ $end
$var wire 1 9B \ram_mips|memRAM~1792_q\ $end
$var wire 1 :B \ram_mips|memRAM~1920_q\ $end
$var wire 1 ;B \ram_mips|memRAM~2048_q\ $end
$var wire 1 <B \ram_mips|memRAM~2209_combout\ $end
$var wire 1 =B \ram_mips|memRAM~1696_q\ $end
$var wire 1 >B \ram_mips|memRAM~1824_q\ $end
$var wire 1 ?B \ram_mips|memRAM~1952_q\ $end
$var wire 1 @B \ram_mips|memRAM~2080_q\ $end
$var wire 1 AB \ram_mips|memRAM~2210_combout\ $end
$var wire 1 BB \ram_mips|memRAM~2211_combout\ $end
$var wire 1 CB \ram_mips|memRAM~2212_combout\ $end
$var wire 1 DB \MUX_ULA_MEM|saida_MUX[25]~5_combout\ $end
$var wire 1 EB \banco_regs|registrador~319_q\ $end
$var wire 1 FB \banco_regs|registrador~1229_combout\ $end
$var wire 1 GB \banco_regs|registrador~1087_combout\ $end
$var wire 1 HB \banco_regs|saidaB[25]~5_combout\ $end
$var wire 1 IB \MUX_register_bank_out|saida_MUX[25]~5_combout\ $end
$var wire 1 JB \ula_bit_a_bit_MIPS|MUX_B_25|saida_MUX~0_combout\ $end
$var wire 1 KB \ula_bit_a_bit_MIPS|SOMADOR_25|C_out~combout\ $end
$var wire 1 LB \ula_bit_a_bit_MIPS|MUX_reseultado26|saida_MUX~0_combout\ $end
$var wire 1 MB \ram_mips|memRAM~65_q\ $end
$var wire 1 NB \ram_mips|memRAM~97_q\ $end
$var wire 1 OB \ram_mips|memRAM~129_q\ $end
$var wire 1 PB \ram_mips|memRAM~161_q\ $end
$var wire 1 QB \ram_mips|memRAM~2171_combout\ $end
$var wire 1 RB \ram_mips|memRAM~577_q\ $end
$var wire 1 SB \ram_mips|memRAM~609_q\ $end
$var wire 1 TB \ram_mips|memRAM~641_q\ $end
$var wire 1 UB \ram_mips|memRAM~673_q\ $end
$var wire 1 VB \ram_mips|memRAM~2172_combout\ $end
$var wire 1 WB \ram_mips|memRAM~1089_q\ $end
$var wire 1 XB \ram_mips|memRAM~1121_q\ $end
$var wire 1 YB \ram_mips|memRAM~1153_q\ $end
$var wire 1 ZB \ram_mips|memRAM~1185_q\ $end
$var wire 1 [B \ram_mips|memRAM~2173_combout\ $end
$var wire 1 \B \ram_mips|memRAM~1601_q\ $end
$var wire 1 ]B \ram_mips|memRAM~1633_q\ $end
$var wire 1 ^B \ram_mips|memRAM~1665_q\ $end
$var wire 1 _B \ram_mips|memRAM~1697_q\ $end
$var wire 1 `B \ram_mips|memRAM~2174_combout\ $end
$var wire 1 aB \ram_mips|memRAM~2175_combout\ $end
$var wire 1 bB \ram_mips|memRAM~193_q\ $end
$var wire 1 cB \ram_mips|memRAM~225_q\ $end
$var wire 1 dB \ram_mips|memRAM~257_q\ $end
$var wire 1 eB \ram_mips|memRAM~289_q\ $end
$var wire 1 fB \ram_mips|memRAM~2176_combout\ $end
$var wire 1 gB \ram_mips|memRAM~705_q\ $end
$var wire 1 hB \ram_mips|memRAM~737_q\ $end
$var wire 1 iB \ram_mips|memRAM~769_q\ $end
$var wire 1 jB \ram_mips|memRAM~801_q\ $end
$var wire 1 kB \ram_mips|memRAM~2177_combout\ $end
$var wire 1 lB \ram_mips|memRAM~1217_q\ $end
$var wire 1 mB \ram_mips|memRAM~1249_q\ $end
$var wire 1 nB \ram_mips|memRAM~1281_q\ $end
$var wire 1 oB \ram_mips|memRAM~1313_q\ $end
$var wire 1 pB \ram_mips|memRAM~2178_combout\ $end
$var wire 1 qB \ram_mips|memRAM~1729_q\ $end
$var wire 1 rB \ram_mips|memRAM~1761_q\ $end
$var wire 1 sB \ram_mips|memRAM~1793_q\ $end
$var wire 1 tB \ram_mips|memRAM~1825_q\ $end
$var wire 1 uB \ram_mips|memRAM~2179_combout\ $end
$var wire 1 vB \ram_mips|memRAM~2180_combout\ $end
$var wire 1 wB \ram_mips|memRAM~321_q\ $end
$var wire 1 xB \ram_mips|memRAM~353_q\ $end
$var wire 1 yB \ram_mips|memRAM~385_q\ $end
$var wire 1 zB \ram_mips|memRAM~417_q\ $end
$var wire 1 {B \ram_mips|memRAM~2181_combout\ $end
$var wire 1 |B \ram_mips|memRAM~833_q\ $end
$var wire 1 }B \ram_mips|memRAM~865_q\ $end
$var wire 1 ~B \ram_mips|memRAM~897_q\ $end
$var wire 1 !C \ram_mips|memRAM~929_q\ $end
$var wire 1 "C \ram_mips|memRAM~2182_combout\ $end
$var wire 1 #C \ram_mips|memRAM~1345_q\ $end
$var wire 1 $C \ram_mips|memRAM~1377_q\ $end
$var wire 1 %C \ram_mips|memRAM~1409_q\ $end
$var wire 1 &C \ram_mips|memRAM~1441_q\ $end
$var wire 1 'C \ram_mips|memRAM~2183_combout\ $end
$var wire 1 (C \ram_mips|memRAM~1857_q\ $end
$var wire 1 )C \ram_mips|memRAM~1889_q\ $end
$var wire 1 *C \ram_mips|memRAM~1921_q\ $end
$var wire 1 +C \ram_mips|memRAM~1953_q\ $end
$var wire 1 ,C \ram_mips|memRAM~2184_combout\ $end
$var wire 1 -C \ram_mips|memRAM~2185_combout\ $end
$var wire 1 .C \ram_mips|memRAM~449_q\ $end
$var wire 1 /C \ram_mips|memRAM~961_q\ $end
$var wire 1 0C \ram_mips|memRAM~1473_q\ $end
$var wire 1 1C \ram_mips|memRAM~1985_q\ $end
$var wire 1 2C \ram_mips|memRAM~2186_combout\ $end
$var wire 1 3C \ram_mips|memRAM~481_q\ $end
$var wire 1 4C \ram_mips|memRAM~993_q\ $end
$var wire 1 5C \ram_mips|memRAM~1505_q\ $end
$var wire 1 6C \ram_mips|memRAM~2017_q\ $end
$var wire 1 7C \ram_mips|memRAM~2187_combout\ $end
$var wire 1 8C \ram_mips|memRAM~513_q\ $end
$var wire 1 9C \ram_mips|memRAM~1025_q\ $end
$var wire 1 :C \ram_mips|memRAM~1537_q\ $end
$var wire 1 ;C \ram_mips|memRAM~2049_q\ $end
$var wire 1 <C \ram_mips|memRAM~2188_combout\ $end
$var wire 1 =C \ram_mips|memRAM~545_q\ $end
$var wire 1 >C \ram_mips|memRAM~1057_q\ $end
$var wire 1 ?C \ram_mips|memRAM~1569_q\ $end
$var wire 1 @C \ram_mips|memRAM~2081_q\ $end
$var wire 1 AC \ram_mips|memRAM~2189_combout\ $end
$var wire 1 BC \ram_mips|memRAM~2190_combout\ $end
$var wire 1 CC \ram_mips|memRAM~2191_combout\ $end
$var wire 1 DC \MUX_ULA_MEM|saida_MUX[26]~4_combout\ $end
$var wire 1 EC \banco_regs|registrador~320_q\ $end
$var wire 1 FC \banco_regs|registrador~1228_combout\ $end
$var wire 1 GC \banco_regs|registrador~1082_combout\ $end
$var wire 1 HC \banco_regs|saidaB[26]~4_combout\ $end
$var wire 1 IC \MUX_register_bank_out|saida_MUX[26]~4_combout\ $end
$var wire 1 JC \ula_bit_a_bit_MIPS|MUX_B_26|saida_MUX~0_combout\ $end
$var wire 1 KC \ula_bit_a_bit_MIPS|MUX_reseultado27|saida_MUX~0_combout\ $end
$var wire 1 LC \ula_bit_a_bit_MIPS|MUX_reseultado27|saida_MUX~1_combout\ $end
$var wire 1 MC \ram_mips|memRAM~66_q\ $end
$var wire 1 NC \ram_mips|memRAM~578_q\ $end
$var wire 1 OC \ram_mips|memRAM~1090_q\ $end
$var wire 1 PC \ram_mips|memRAM~1602_q\ $end
$var wire 1 QC \ram_mips|memRAM~2150_combout\ $end
$var wire 1 RC \ram_mips|memRAM~194_q\ $end
$var wire 1 SC \ram_mips|memRAM~706_q\ $end
$var wire 1 TC \ram_mips|memRAM~1218_q\ $end
$var wire 1 UC \ram_mips|memRAM~1730_q\ $end
$var wire 1 VC \ram_mips|memRAM~2151_combout\ $end
$var wire 1 WC \ram_mips|memRAM~322_q\ $end
$var wire 1 XC \ram_mips|memRAM~834_q\ $end
$var wire 1 YC \ram_mips|memRAM~1346_q\ $end
$var wire 1 ZC \ram_mips|memRAM~1858_q\ $end
$var wire 1 [C \ram_mips|memRAM~2152_combout\ $end
$var wire 1 \C \ram_mips|memRAM~450_q\ $end
$var wire 1 ]C \ram_mips|memRAM~962_q\ $end
$var wire 1 ^C \ram_mips|memRAM~1474_q\ $end
$var wire 1 _C \ram_mips|memRAM~1986_q\ $end
$var wire 1 `C \ram_mips|memRAM~2153_combout\ $end
$var wire 1 aC \ram_mips|memRAM~2154_combout\ $end
$var wire 1 bC \ram_mips|memRAM~98_q\ $end
$var wire 1 cC \ram_mips|memRAM~610_q\ $end
$var wire 1 dC \ram_mips|memRAM~1122_q\ $end
$var wire 1 eC \ram_mips|memRAM~1634_q\ $end
$var wire 1 fC \ram_mips|memRAM~2155_combout\ $end
$var wire 1 gC \ram_mips|memRAM~226_q\ $end
$var wire 1 hC \ram_mips|memRAM~738_q\ $end
$var wire 1 iC \ram_mips|memRAM~1250_q\ $end
$var wire 1 jC \ram_mips|memRAM~1762_q\ $end
$var wire 1 kC \ram_mips|memRAM~2156_combout\ $end
$var wire 1 lC \ram_mips|memRAM~354_q\ $end
$var wire 1 mC \ram_mips|memRAM~866_q\ $end
$var wire 1 nC \ram_mips|memRAM~1378_q\ $end
$var wire 1 oC \ram_mips|memRAM~1890_q\ $end
$var wire 1 pC \ram_mips|memRAM~2157_combout\ $end
$var wire 1 qC \ram_mips|memRAM~482_q\ $end
$var wire 1 rC \ram_mips|memRAM~994_q\ $end
$var wire 1 sC \ram_mips|memRAM~1506_q\ $end
$var wire 1 tC \ram_mips|memRAM~2018_q\ $end
$var wire 1 uC \ram_mips|memRAM~2158_combout\ $end
$var wire 1 vC \ram_mips|memRAM~2159_combout\ $end
$var wire 1 wC \ram_mips|memRAM~130_q\ $end
$var wire 1 xC \ram_mips|memRAM~642_q\ $end
$var wire 1 yC \ram_mips|memRAM~1154_q\ $end
$var wire 1 zC \ram_mips|memRAM~1666_q\ $end
$var wire 1 {C \ram_mips|memRAM~2160_combout\ $end
$var wire 1 |C \ram_mips|memRAM~258_q\ $end
$var wire 1 }C \ram_mips|memRAM~770_q\ $end
$var wire 1 ~C \ram_mips|memRAM~1282_q\ $end
$var wire 1 !D \ram_mips|memRAM~1794_q\ $end
$var wire 1 "D \ram_mips|memRAM~2161_combout\ $end
$var wire 1 #D \ram_mips|memRAM~386_q\ $end
$var wire 1 $D \ram_mips|memRAM~898_q\ $end
$var wire 1 %D \ram_mips|memRAM~1410_q\ $end
$var wire 1 &D \ram_mips|memRAM~1922_q\ $end
$var wire 1 'D \ram_mips|memRAM~2162_combout\ $end
$var wire 1 (D \ram_mips|memRAM~514_q\ $end
$var wire 1 )D \ram_mips|memRAM~1026_q\ $end
$var wire 1 *D \ram_mips|memRAM~1538_q\ $end
$var wire 1 +D \ram_mips|memRAM~2050_q\ $end
$var wire 1 ,D \ram_mips|memRAM~2163_combout\ $end
$var wire 1 -D \ram_mips|memRAM~2164_combout\ $end
$var wire 1 .D \ram_mips|memRAM~162_q\ $end
$var wire 1 /D \ram_mips|memRAM~290_q\ $end
$var wire 1 0D \ram_mips|memRAM~418_q\ $end
$var wire 1 1D \ram_mips|memRAM~546_q\ $end
$var wire 1 2D \ram_mips|memRAM~2165_combout\ $end
$var wire 1 3D \ram_mips|memRAM~674_q\ $end
$var wire 1 4D \ram_mips|memRAM~802_q\ $end
$var wire 1 5D \ram_mips|memRAM~930_q\ $end
$var wire 1 6D \ram_mips|memRAM~1058_q\ $end
$var wire 1 7D \ram_mips|memRAM~2166_combout\ $end
$var wire 1 8D \ram_mips|memRAM~1186_q\ $end
$var wire 1 9D \ram_mips|memRAM~1314_q\ $end
$var wire 1 :D \ram_mips|memRAM~1442_q\ $end
$var wire 1 ;D \ram_mips|memRAM~1570_q\ $end
$var wire 1 <D \ram_mips|memRAM~2167_combout\ $end
$var wire 1 =D \ram_mips|memRAM~1698_q\ $end
$var wire 1 >D \ram_mips|memRAM~1826_q\ $end
$var wire 1 ?D \ram_mips|memRAM~1954_q\ $end
$var wire 1 @D \ram_mips|memRAM~2082_q\ $end
$var wire 1 AD \ram_mips|memRAM~2168_combout\ $end
$var wire 1 BD \ram_mips|memRAM~2169_combout\ $end
$var wire 1 CD \ram_mips|memRAM~2170_combout\ $end
$var wire 1 DD \MUX_ULA_MEM|saida_MUX[27]~3_combout\ $end
$var wire 1 ED \banco_regs|registrador~321_q\ $end
$var wire 1 FD \banco_regs|registrador~1227_combout\ $end
$var wire 1 GD \banco_regs|registrador~1077_combout\ $end
$var wire 1 HD \banco_regs|saidaB[27]~3_combout\ $end
$var wire 1 ID \MUX_register_bank_out|saida_MUX[27]~3_combout\ $end
$var wire 1 JD \ula_bit_a_bit_MIPS|MUX_B_27|saida_MUX~0_combout\ $end
$var wire 1 KD \ula_bit_a_bit_MIPS|SOMADOR_27|C_out~1_combout\ $end
$var wire 1 LD \ula_bit_a_bit_MIPS|SOMADOR_27|C_out~2_combout\ $end
$var wire 1 MD \ula_bit_a_bit_MIPS|SOMADOR_27|C_out~combout\ $end
$var wire 1 ND \banco_regs|registrador~66_q\ $end
$var wire 1 OD \banco_regs|registrador~1076_combout\ $end
$var wire 1 PD \banco_regs|saidaA[28]~2_combout\ $end
$var wire 1 QD \ula_bit_a_bit_MIPS|MUX_reseultado28|saida_MUX~0_combout\ $end
$var wire 1 RD \ram_mips|memRAM~67_q\ $end
$var wire 1 SD \ram_mips|memRAM~195_q\ $end
$var wire 1 TD \ram_mips|memRAM~323_q\ $end
$var wire 1 UD \ram_mips|memRAM~451_q\ $end
$var wire 1 VD \ram_mips|memRAM~2129_combout\ $end
$var wire 1 WD \ram_mips|memRAM~99_q\ $end
$var wire 1 XD \ram_mips|memRAM~227_q\ $end
$var wire 1 YD \ram_mips|memRAM~355_q\ $end
$var wire 1 ZD \ram_mips|memRAM~483_q\ $end
$var wire 1 [D \ram_mips|memRAM~2130_combout\ $end
$var wire 1 \D \ram_mips|memRAM~131_q\ $end
$var wire 1 ]D \ram_mips|memRAM~259_q\ $end
$var wire 1 ^D \ram_mips|memRAM~387_q\ $end
$var wire 1 _D \ram_mips|memRAM~515_q\ $end
$var wire 1 `D \ram_mips|memRAM~2131_combout\ $end
$var wire 1 aD \ram_mips|memRAM~163_q\ $end
$var wire 1 bD \ram_mips|memRAM~291_q\ $end
$var wire 1 cD \ram_mips|memRAM~419_q\ $end
$var wire 1 dD \ram_mips|memRAM~547_q\ $end
$var wire 1 eD \ram_mips|memRAM~2132_combout\ $end
$var wire 1 fD \ram_mips|memRAM~2133_combout\ $end
$var wire 1 gD \ram_mips|memRAM~579_q\ $end
$var wire 1 hD \ram_mips|memRAM~707_q\ $end
$var wire 1 iD \ram_mips|memRAM~835_q\ $end
$var wire 1 jD \ram_mips|memRAM~963_q\ $end
$var wire 1 kD \ram_mips|memRAM~2134_combout\ $end
$var wire 1 lD \ram_mips|memRAM~611_q\ $end
$var wire 1 mD \ram_mips|memRAM~739_q\ $end
$var wire 1 nD \ram_mips|memRAM~867_q\ $end
$var wire 1 oD \ram_mips|memRAM~995_q\ $end
$var wire 1 pD \ram_mips|memRAM~2135_combout\ $end
$var wire 1 qD \ram_mips|memRAM~643_q\ $end
$var wire 1 rD \ram_mips|memRAM~771_q\ $end
$var wire 1 sD \ram_mips|memRAM~899_q\ $end
$var wire 1 tD \ram_mips|memRAM~1027_q\ $end
$var wire 1 uD \ram_mips|memRAM~2136_combout\ $end
$var wire 1 vD \ram_mips|memRAM~675_q\ $end
$var wire 1 wD \ram_mips|memRAM~803_q\ $end
$var wire 1 xD \ram_mips|memRAM~931_q\ $end
$var wire 1 yD \ram_mips|memRAM~1059_q\ $end
$var wire 1 zD \ram_mips|memRAM~2137_combout\ $end
$var wire 1 {D \ram_mips|memRAM~2138_combout\ $end
$var wire 1 |D \ram_mips|memRAM~1091_q\ $end
$var wire 1 }D \ram_mips|memRAM~1219_q\ $end
$var wire 1 ~D \ram_mips|memRAM~1347_q\ $end
$var wire 1 !E \ram_mips|memRAM~1475_q\ $end
$var wire 1 "E \ram_mips|memRAM~2139_combout\ $end
$var wire 1 #E \ram_mips|memRAM~1123_q\ $end
$var wire 1 $E \ram_mips|memRAM~1251_q\ $end
$var wire 1 %E \ram_mips|memRAM~1379_q\ $end
$var wire 1 &E \ram_mips|memRAM~1507_q\ $end
$var wire 1 'E \ram_mips|memRAM~2140_combout\ $end
$var wire 1 (E \ram_mips|memRAM~1155_q\ $end
$var wire 1 )E \ram_mips|memRAM~1283_q\ $end
$var wire 1 *E \ram_mips|memRAM~1411_q\ $end
$var wire 1 +E \ram_mips|memRAM~1539_q\ $end
$var wire 1 ,E \ram_mips|memRAM~2141_combout\ $end
$var wire 1 -E \ram_mips|memRAM~1187_q\ $end
$var wire 1 .E \ram_mips|memRAM~1315_q\ $end
$var wire 1 /E \ram_mips|memRAM~1443_q\ $end
$var wire 1 0E \ram_mips|memRAM~1571_q\ $end
$var wire 1 1E \ram_mips|memRAM~2142_combout\ $end
$var wire 1 2E \ram_mips|memRAM~2143_combout\ $end
$var wire 1 3E \ram_mips|memRAM~1603_q\ $end
$var wire 1 4E \ram_mips|memRAM~1731_q\ $end
$var wire 1 5E \ram_mips|memRAM~1859_q\ $end
$var wire 1 6E \ram_mips|memRAM~1987_q\ $end
$var wire 1 7E \ram_mips|memRAM~2144_combout\ $end
$var wire 1 8E \ram_mips|memRAM~1635_q\ $end
$var wire 1 9E \ram_mips|memRAM~1763_q\ $end
$var wire 1 :E \ram_mips|memRAM~1891_q\ $end
$var wire 1 ;E \ram_mips|memRAM~2019_q\ $end
$var wire 1 <E \ram_mips|memRAM~2145_combout\ $end
$var wire 1 =E \ram_mips|memRAM~1667_q\ $end
$var wire 1 >E \ram_mips|memRAM~1795_q\ $end
$var wire 1 ?E \ram_mips|memRAM~1923_q\ $end
$var wire 1 @E \ram_mips|memRAM~2051_q\ $end
$var wire 1 AE \ram_mips|memRAM~2146_combout\ $end
$var wire 1 BE \ram_mips|memRAM~1699_q\ $end
$var wire 1 CE \ram_mips|memRAM~1827_q\ $end
$var wire 1 DE \ram_mips|memRAM~1955_q\ $end
$var wire 1 EE \ram_mips|memRAM~2083_q\ $end
$var wire 1 FE \ram_mips|memRAM~2147_combout\ $end
$var wire 1 GE \ram_mips|memRAM~2148_combout\ $end
$var wire 1 HE \ram_mips|memRAM~2149_combout\ $end
$var wire 1 IE \MUX_ULA_MEM|saida_MUX[28]~2_combout\ $end
$var wire 1 JE \banco_regs|registrador~322_q\ $end
$var wire 1 KE \banco_regs|registrador~1226_combout\ $end
$var wire 1 LE \banco_regs|registrador~1072_combout\ $end
$var wire 1 ME \banco_regs|saidaB[28]~2_combout\ $end
$var wire 1 NE \MUX_register_bank_out|saida_MUX[28]~2_combout\ $end
$var wire 1 OE \ula_bit_a_bit_MIPS|MUX_B_28|saida_MUX~0_combout\ $end
$var wire 1 PE \ula_bit_a_bit_MIPS|SOMADOR_28|C_out~0_combout\ $end
$var wire 1 QE \ula_bit_a_bit_MIPS|MUX_reseultado28|saida_MUX~1_combout\ $end
$var wire 1 RE \ram_mips|memRAM~68_q\ $end
$var wire 1 SE \ram_mips|memRAM~100_q\ $end
$var wire 1 TE \ram_mips|memRAM~132_q\ $end
$var wire 1 UE \ram_mips|memRAM~164_q\ $end
$var wire 1 VE \ram_mips|memRAM~2108_combout\ $end
$var wire 1 WE \ram_mips|memRAM~580_q\ $end
$var wire 1 XE \ram_mips|memRAM~612_q\ $end
$var wire 1 YE \ram_mips|memRAM~644_q\ $end
$var wire 1 ZE \ram_mips|memRAM~676_q\ $end
$var wire 1 [E \ram_mips|memRAM~2109_combout\ $end
$var wire 1 \E \ram_mips|memRAM~1092_q\ $end
$var wire 1 ]E \ram_mips|memRAM~1124_q\ $end
$var wire 1 ^E \ram_mips|memRAM~1156_q\ $end
$var wire 1 _E \ram_mips|memRAM~1188_q\ $end
$var wire 1 `E \ram_mips|memRAM~2110_combout\ $end
$var wire 1 aE \ram_mips|memRAM~1604_q\ $end
$var wire 1 bE \ram_mips|memRAM~1636_q\ $end
$var wire 1 cE \ram_mips|memRAM~1668_q\ $end
$var wire 1 dE \ram_mips|memRAM~1700_q\ $end
$var wire 1 eE \ram_mips|memRAM~2111_combout\ $end
$var wire 1 fE \ram_mips|memRAM~2112_combout\ $end
$var wire 1 gE \ram_mips|memRAM~196_q\ $end
$var wire 1 hE \ram_mips|memRAM~228_q\ $end
$var wire 1 iE \ram_mips|memRAM~260_q\ $end
$var wire 1 jE \ram_mips|memRAM~292_q\ $end
$var wire 1 kE \ram_mips|memRAM~2113_combout\ $end
$var wire 1 lE \ram_mips|memRAM~708_q\ $end
$var wire 1 mE \ram_mips|memRAM~740_q\ $end
$var wire 1 nE \ram_mips|memRAM~772_q\ $end
$var wire 1 oE \ram_mips|memRAM~804_q\ $end
$var wire 1 pE \ram_mips|memRAM~2114_combout\ $end
$var wire 1 qE \ram_mips|memRAM~1220_q\ $end
$var wire 1 rE \ram_mips|memRAM~1252_q\ $end
$var wire 1 sE \ram_mips|memRAM~1284_q\ $end
$var wire 1 tE \ram_mips|memRAM~1316_q\ $end
$var wire 1 uE \ram_mips|memRAM~2115_combout\ $end
$var wire 1 vE \ram_mips|memRAM~1732_q\ $end
$var wire 1 wE \ram_mips|memRAM~1764_q\ $end
$var wire 1 xE \ram_mips|memRAM~1796_q\ $end
$var wire 1 yE \ram_mips|memRAM~1828_q\ $end
$var wire 1 zE \ram_mips|memRAM~2116_combout\ $end
$var wire 1 {E \ram_mips|memRAM~2117_combout\ $end
$var wire 1 |E \ram_mips|memRAM~324_q\ $end
$var wire 1 }E \ram_mips|memRAM~836_q\ $end
$var wire 1 ~E \ram_mips|memRAM~1348_q\ $end
$var wire 1 !F \ram_mips|memRAM~1860_q\ $end
$var wire 1 "F \ram_mips|memRAM~2118_combout\ $end
$var wire 1 #F \ram_mips|memRAM~356_q\ $end
$var wire 1 $F \ram_mips|memRAM~868_q\ $end
$var wire 1 %F \ram_mips|memRAM~1380_q\ $end
$var wire 1 &F \ram_mips|memRAM~1892_q\ $end
$var wire 1 'F \ram_mips|memRAM~2119_combout\ $end
$var wire 1 (F \ram_mips|memRAM~388_q\ $end
$var wire 1 )F \ram_mips|memRAM~900_q\ $end
$var wire 1 *F \ram_mips|memRAM~1412_q\ $end
$var wire 1 +F \ram_mips|memRAM~1924_q\ $end
$var wire 1 ,F \ram_mips|memRAM~2120_combout\ $end
$var wire 1 -F \ram_mips|memRAM~420_q\ $end
$var wire 1 .F \ram_mips|memRAM~932_q\ $end
$var wire 1 /F \ram_mips|memRAM~1444_q\ $end
$var wire 1 0F \ram_mips|memRAM~1956_q\ $end
$var wire 1 1F \ram_mips|memRAM~2121_combout\ $end
$var wire 1 2F \ram_mips|memRAM~2122_combout\ $end
$var wire 1 3F \ram_mips|memRAM~452_q\ $end
$var wire 1 4F \ram_mips|memRAM~484_q\ $end
$var wire 1 5F \ram_mips|memRAM~516_q\ $end
$var wire 1 6F \ram_mips|memRAM~548_q\ $end
$var wire 1 7F \ram_mips|memRAM~2123_combout\ $end
$var wire 1 8F \ram_mips|memRAM~964_q\ $end
$var wire 1 9F \ram_mips|memRAM~996_q\ $end
$var wire 1 :F \ram_mips|memRAM~1028_q\ $end
$var wire 1 ;F \ram_mips|memRAM~1060_q\ $end
$var wire 1 <F \ram_mips|memRAM~2124_combout\ $end
$var wire 1 =F \ram_mips|memRAM~1476_q\ $end
$var wire 1 >F \ram_mips|memRAM~1508_q\ $end
$var wire 1 ?F \ram_mips|memRAM~1540_q\ $end
$var wire 1 @F \ram_mips|memRAM~1572_q\ $end
$var wire 1 AF \ram_mips|memRAM~2125_combout\ $end
$var wire 1 BF \ram_mips|memRAM~1988_q\ $end
$var wire 1 CF \ram_mips|memRAM~2020_q\ $end
$var wire 1 DF \ram_mips|memRAM~2052_q\ $end
$var wire 1 EF \ram_mips|memRAM~2084_q\ $end
$var wire 1 FF \ram_mips|memRAM~2126_combout\ $end
$var wire 1 GF \ram_mips|memRAM~2127_combout\ $end
$var wire 1 HF \ram_mips|memRAM~2128_combout\ $end
$var wire 1 IF \MUX_ULA_MEM|saida_MUX[29]~1_combout\ $end
$var wire 1 JF \banco_regs|registrador~323_q\ $end
$var wire 1 KF \banco_regs|registrador~67_q\ $end
$var wire 1 LF \banco_regs|registrador~1225_combout\ $end
$var wire 1 MF \banco_regs|registrador~1067_combout\ $end
$var wire 1 NF \banco_regs|saidaB[29]~1_combout\ $end
$var wire 1 OF \MUX_register_bank_out|saida_MUX[29]~1_combout\ $end
$var wire 1 PF \ula_bit_a_bit_MIPS|MUX_B_29|saida_MUX~0_combout\ $end
$var wire 1 QF \banco_regs|registrador~1071_combout\ $end
$var wire 1 RF \banco_regs|saidaA[29]~1_combout\ $end
$var wire 1 SF \ula_bit_a_bit_MIPS|SOMADOR_28|C_out~1_combout\ $end
$var wire 1 TF \ula_bit_a_bit_MIPS|SOMADOR_28|C_out~2_combout\ $end
$var wire 1 UF \ula_bit_a_bit_MIPS|MUX_reseultado29|saida_MUX~0_combout\ $end
$var wire 1 VF \ula_bit_a_bit_MIPS|MUX_reseultado30|saida_MUX~0_combout\ $end
$var wire 1 WF \banco_regs|registrador~324_q\ $end
$var wire 1 XF \banco_regs|registrador~1222_combout\ $end
$var wire 1 YF \banco_regs|registrador~1062_combout\ $end
$var wire 1 ZF \banco_regs|saidaB[30]~0_combout\ $end
$var wire 1 [F \ram_mips|memRAM~69_q\ $end
$var wire 1 \F \ram_mips|memRAM~581_q\ $end
$var wire 1 ]F \ram_mips|memRAM~1093_q\ $end
$var wire 1 ^F \ram_mips|memRAM~1605_q\ $end
$var wire 1 _F \ram_mips|memRAM~2087_combout\ $end
$var wire 1 `F \ram_mips|memRAM~197_q\ $end
$var wire 1 aF \ram_mips|memRAM~709_q\ $end
$var wire 1 bF \ram_mips|memRAM~1221_q\ $end
$var wire 1 cF \ram_mips|memRAM~1733_q\ $end
$var wire 1 dF \ram_mips|memRAM~2088_combout\ $end
$var wire 1 eF \ram_mips|memRAM~325_q\ $end
$var wire 1 fF \ram_mips|memRAM~837_q\ $end
$var wire 1 gF \ram_mips|memRAM~1349_q\ $end
$var wire 1 hF \ram_mips|memRAM~1861_q\ $end
$var wire 1 iF \ram_mips|memRAM~2089_combout\ $end
$var wire 1 jF \ram_mips|memRAM~453_q\ $end
$var wire 1 kF \ram_mips|memRAM~965_q\ $end
$var wire 1 lF \ram_mips|memRAM~1477_q\ $end
$var wire 1 mF \ram_mips|memRAM~1989_q\ $end
$var wire 1 nF \ram_mips|memRAM~2090_combout\ $end
$var wire 1 oF \ram_mips|memRAM~2091_combout\ $end
$var wire 1 pF \ram_mips|memRAM~101_q\ $end
$var wire 1 qF \ram_mips|memRAM~613_q\ $end
$var wire 1 rF \ram_mips|memRAM~1125_q\ $end
$var wire 1 sF \ram_mips|memRAM~1637_q\ $end
$var wire 1 tF \ram_mips|memRAM~2092_combout\ $end
$var wire 1 uF \ram_mips|memRAM~229_q\ $end
$var wire 1 vF \ram_mips|memRAM~741_q\ $end
$var wire 1 wF \ram_mips|memRAM~1253_q\ $end
$var wire 1 xF \ram_mips|memRAM~1765_q\ $end
$var wire 1 yF \ram_mips|memRAM~2093_combout\ $end
$var wire 1 zF \ram_mips|memRAM~357_q\ $end
$var wire 1 {F \ram_mips|memRAM~869_q\ $end
$var wire 1 |F \ram_mips|memRAM~1381_q\ $end
$var wire 1 }F \ram_mips|memRAM~1893_q\ $end
$var wire 1 ~F \ram_mips|memRAM~2094_combout\ $end
$var wire 1 !G \ram_mips|memRAM~485_q\ $end
$var wire 1 "G \ram_mips|memRAM~997_q\ $end
$var wire 1 #G \ram_mips|memRAM~1509_q\ $end
$var wire 1 $G \ram_mips|memRAM~2021_q\ $end
$var wire 1 %G \ram_mips|memRAM~2095_combout\ $end
$var wire 1 &G \ram_mips|memRAM~2096_combout\ $end
$var wire 1 'G \ram_mips|memRAM~133_q\ $end
$var wire 1 (G \ram_mips|memRAM~645_q\ $end
$var wire 1 )G \ram_mips|memRAM~1157_q\ $end
$var wire 1 *G \ram_mips|memRAM~1669_q\ $end
$var wire 1 +G \ram_mips|memRAM~2097_combout\ $end
$var wire 1 ,G \ram_mips|memRAM~261_q\ $end
$var wire 1 -G \ram_mips|memRAM~773_q\ $end
$var wire 1 .G \ram_mips|memRAM~1285_q\ $end
$var wire 1 /G \ram_mips|memRAM~1797_q\ $end
$var wire 1 0G \ram_mips|memRAM~2098_combout\ $end
$var wire 1 1G \ram_mips|memRAM~389_q\ $end
$var wire 1 2G \ram_mips|memRAM~901_q\ $end
$var wire 1 3G \ram_mips|memRAM~1413_q\ $end
$var wire 1 4G \ram_mips|memRAM~1925_q\ $end
$var wire 1 5G \ram_mips|memRAM~2099_combout\ $end
$var wire 1 6G \ram_mips|memRAM~517_q\ $end
$var wire 1 7G \ram_mips|memRAM~1029_q\ $end
$var wire 1 8G \ram_mips|memRAM~1541_q\ $end
$var wire 1 9G \ram_mips|memRAM~2053_q\ $end
$var wire 1 :G \ram_mips|memRAM~2100_combout\ $end
$var wire 1 ;G \ram_mips|memRAM~2101_combout\ $end
$var wire 1 <G \ram_mips|memRAM~165_q\ $end
$var wire 1 =G \ram_mips|memRAM~677_q\ $end
$var wire 1 >G \ram_mips|memRAM~1189_q\ $end
$var wire 1 ?G \ram_mips|memRAM~1701_q\ $end
$var wire 1 @G \ram_mips|memRAM~2102_combout\ $end
$var wire 1 AG \ram_mips|memRAM~293_q\ $end
$var wire 1 BG \ram_mips|memRAM~805_q\ $end
$var wire 1 CG \ram_mips|memRAM~1317_q\ $end
$var wire 1 DG \ram_mips|memRAM~1829_q\ $end
$var wire 1 EG \ram_mips|memRAM~2103_combout\ $end
$var wire 1 FG \ram_mips|memRAM~421_q\ $end
$var wire 1 GG \ram_mips|memRAM~933_q\ $end
$var wire 1 HG \ram_mips|memRAM~1445_q\ $end
$var wire 1 IG \ram_mips|memRAM~1957_q\ $end
$var wire 1 JG \ram_mips|memRAM~2104_combout\ $end
$var wire 1 KG \ram_mips|memRAM~549_q\ $end
$var wire 1 LG \ram_mips|memRAM~1061_q\ $end
$var wire 1 MG \ram_mips|memRAM~1573_q\ $end
$var wire 1 NG \ram_mips|memRAM~2085_q\ $end
$var wire 1 OG \ram_mips|memRAM~2105_combout\ $end
$var wire 1 PG \ram_mips|memRAM~2106_combout\ $end
$var wire 1 QG \ram_mips|memRAM~2107_combout\ $end
$var wire 1 RG \MUX_ULA_MEM|saida_MUX[30]~0_combout\ $end
$var wire 1 SG \banco_regs|registrador~68_q\ $end
$var wire 1 TG \banco_regs|registrador~1066_combout\ $end
$var wire 1 UG \banco_regs|saidaA[30]~0_combout\ $end
$var wire 1 VG \ula_bit_a_bit_MIPS|SOMADOR_30|soma~combout\ $end
$var wire 1 WG \ula_bit_a_bit_MIPS|MUX_reseultado25|saida_MUX~1_combout\ $end
$var wire 1 XG \ula_bit_a_bit_MIPS|MUX_reseultado26|saida_MUX~1_combout\ $end
$var wire 1 YG \ula_bit_a_bit_MIPS|Z~0_combout\ $end
$var wire 1 ZG \ula_bit_a_bit_MIPS|Z~1_combout\ $end
$var wire 1 [G \ula_bit_a_bit_MIPS|Z~2_combout\ $end
$var wire 1 \G \ula_bit_a_bit_MIPS|Z~3_combout\ $end
$var wire 1 ]G \ula_bit_a_bit_MIPS|Z~4_combout\ $end
$var wire 1 ^G \ula_bit_a_bit_MIPS|Z~5_combout\ $end
$var wire 1 _G \ula_bit_a_bit_MIPS|Z~6_combout\ $end
$var wire 1 `G \ula_bit_a_bit_MIPS|Z~7_combout\ $end
$var wire 1 aG \ula_bit_a_bit_MIPS|Z~8_combout\ $end
$var wire 1 bG \add_extended_signal_and_PC|Add0~9_sumout\ $end
$var wire 1 cG \MUX_proxPC|saida_MUX[3]~52_combout\ $end
$var wire 1 dG \ROM_MIPS|memROM~0_combout\ $end
$var wire 1 eG \ROM_MIPS|memROM~15_combout\ $end
$var wire 1 fG \unidade_de_controle_FD|saida[8]~3_combout\ $end
$var wire 1 gG \proxPC|Add0~18\ $end
$var wire 1 hG \proxPC|Add0~5_sumout\ $end
$var wire 1 iG \add_extended_signal_and_PC|Add0~18\ $end
$var wire 1 jG \add_extended_signal_and_PC|Add0~5_sumout\ $end
$var wire 1 kG \MUX_proxPC|saida_MUX[6]~0_combout\ $end
$var wire 1 lG \unidade_de_controle_ULA|ULActrl~0_combout\ $end
$var wire 1 mG \MUX_proxPC|saida_MUX[2]~1_combout\ $end
$var wire 1 nG \ROM_MIPS|memROM~9_combout\ $end
$var wire 1 oG \unidade_de_controle_FD|Equal3~1_combout\ $end
$var wire 1 pG \ula_bit_a_bit_MIPS|SOMADOR_31|soma~0_combout\ $end
$var wire 1 qG \ula_bit_a_bit_MIPS|MUX_reseultado31|saida_MUX~0_combout\ $end
$var wire 1 rG \ram_mips|memRAM~70_q\ $end
$var wire 1 sG \ram_mips|memRAM~582_q\ $end
$var wire 1 tG \ram_mips|memRAM~1094_q\ $end
$var wire 1 uG \ram_mips|memRAM~1606_q\ $end
$var wire 1 vG \ram_mips|memRAM~2735_combout\ $end
$var wire 1 wG \ram_mips|memRAM~198_q\ $end
$var wire 1 xG \ram_mips|memRAM~710_q\ $end
$var wire 1 yG \ram_mips|memRAM~1222_q\ $end
$var wire 1 zG \ram_mips|memRAM~1734_q\ $end
$var wire 1 {G \ram_mips|memRAM~2736_combout\ $end
$var wire 1 |G \ram_mips|memRAM~326_q\ $end
$var wire 1 }G \ram_mips|memRAM~838_q\ $end
$var wire 1 ~G \ram_mips|memRAM~1350_q\ $end
$var wire 1 !H \ram_mips|memRAM~1862_q\ $end
$var wire 1 "H \ram_mips|memRAM~2737_combout\ $end
$var wire 1 #H \ram_mips|memRAM~454_q\ $end
$var wire 1 $H \ram_mips|memRAM~966_q\ $end
$var wire 1 %H \ram_mips|memRAM~1478_q\ $end
$var wire 1 &H \ram_mips|memRAM~1990_q\ $end
$var wire 1 'H \ram_mips|memRAM~2738_combout\ $end
$var wire 1 (H \ram_mips|memRAM~2739_combout\ $end
$var wire 1 )H \ram_mips|memRAM~102_q\ $end
$var wire 1 *H \ram_mips|memRAM~614_q\ $end
$var wire 1 +H \ram_mips|memRAM~1126_q\ $end
$var wire 1 ,H \ram_mips|memRAM~1638_q\ $end
$var wire 1 -H \ram_mips|memRAM~2740_combout\ $end
$var wire 1 .H \ram_mips|memRAM~230_q\ $end
$var wire 1 /H \ram_mips|memRAM~742_q\ $end
$var wire 1 0H \ram_mips|memRAM~1254_q\ $end
$var wire 1 1H \ram_mips|memRAM~1766_q\ $end
$var wire 1 2H \ram_mips|memRAM~2741_combout\ $end
$var wire 1 3H \ram_mips|memRAM~358_q\ $end
$var wire 1 4H \ram_mips|memRAM~870_q\ $end
$var wire 1 5H \ram_mips|memRAM~1382_q\ $end
$var wire 1 6H \ram_mips|memRAM~1894_q\ $end
$var wire 1 7H \ram_mips|memRAM~2742_combout\ $end
$var wire 1 8H \ram_mips|memRAM~486_q\ $end
$var wire 1 9H \ram_mips|memRAM~998_q\ $end
$var wire 1 :H \ram_mips|memRAM~1510_q\ $end
$var wire 1 ;H \ram_mips|memRAM~2022_q\ $end
$var wire 1 <H \ram_mips|memRAM~2743_combout\ $end
$var wire 1 =H \ram_mips|memRAM~2744_combout\ $end
$var wire 1 >H \ram_mips|memRAM~134_q\ $end
$var wire 1 ?H \ram_mips|memRAM~646_q\ $end
$var wire 1 @H \ram_mips|memRAM~1158_q\ $end
$var wire 1 AH \ram_mips|memRAM~1670_q\ $end
$var wire 1 BH \ram_mips|memRAM~2745_combout\ $end
$var wire 1 CH \ram_mips|memRAM~262_q\ $end
$var wire 1 DH \ram_mips|memRAM~774_q\ $end
$var wire 1 EH \ram_mips|memRAM~1286_q\ $end
$var wire 1 FH \ram_mips|memRAM~1798_q\ $end
$var wire 1 GH \ram_mips|memRAM~2746_combout\ $end
$var wire 1 HH \ram_mips|memRAM~390_q\ $end
$var wire 1 IH \ram_mips|memRAM~902_q\ $end
$var wire 1 JH \ram_mips|memRAM~1414_q\ $end
$var wire 1 KH \ram_mips|memRAM~1926_q\ $end
$var wire 1 LH \ram_mips|memRAM~2747_combout\ $end
$var wire 1 MH \ram_mips|memRAM~518_q\ $end
$var wire 1 NH \ram_mips|memRAM~1030_q\ $end
$var wire 1 OH \ram_mips|memRAM~1542_q\ $end
$var wire 1 PH \ram_mips|memRAM~2054_q\ $end
$var wire 1 QH \ram_mips|memRAM~2748_combout\ $end
$var wire 1 RH \ram_mips|memRAM~2749_combout\ $end
$var wire 1 SH \ram_mips|memRAM~166_q\ $end
$var wire 1 TH \ram_mips|memRAM~294_q\ $end
$var wire 1 UH \ram_mips|memRAM~422_q\ $end
$var wire 1 VH \ram_mips|memRAM~550_q\ $end
$var wire 1 WH \ram_mips|memRAM~2750_combout\ $end
$var wire 1 XH \ram_mips|memRAM~678_q\ $end
$var wire 1 YH \ram_mips|memRAM~806_q\ $end
$var wire 1 ZH \ram_mips|memRAM~934_q\ $end
$var wire 1 [H \ram_mips|memRAM~1062_q\ $end
$var wire 1 \H \ram_mips|memRAM~2751_combout\ $end
$var wire 1 ]H \ram_mips|memRAM~1190_q\ $end
$var wire 1 ^H \ram_mips|memRAM~1318_q\ $end
$var wire 1 _H \ram_mips|memRAM~1446_q\ $end
$var wire 1 `H \ram_mips|memRAM~1574_q\ $end
$var wire 1 aH \ram_mips|memRAM~2752_combout\ $end
$var wire 1 bH \ram_mips|memRAM~1702_q\ $end
$var wire 1 cH \ram_mips|memRAM~1830_q\ $end
$var wire 1 dH \ram_mips|memRAM~1958_q\ $end
$var wire 1 eH \ram_mips|memRAM~2086_q\ $end
$var wire 1 fH \ram_mips|memRAM~2753_combout\ $end
$var wire 1 gH \ram_mips|memRAM~2754_combout\ $end
$var wire 1 hH \ram_mips|memRAM~2755_combout\ $end
$var wire 1 iH \MUX_ULA_MEM|saida_MUX[31]~28_combout\ $end
$var wire 1 jH \banco_regs|registrador~325_q\ $end
$var wire 1 kH \banco_regs|registrador~1255_combout\ $end
$var wire 1 lH \banco_regs|registrador~1217_combout\ $end
$var wire 1 mH \banco_regs|saidaB[31]~18_combout\ $end
$var wire 1 nH \MUX_register_bank_out|saida_MUX[31]~15_combout\ $end
$var wire 1 oH \ula_bit_a_bit_MIPS|MUX_B_31|saida_MUX~0_combout\ $end
$var wire 1 pH \ula_bit_a_bit_MIPS|Z~9_combout\ $end
$var wire 1 qH \proxPC|Add0~6\ $end
$var wire 1 rH \proxPC|Add0~1_sumout\ $end
$var wire 1 sH \add_extended_signal_and_PC|Add0~6\ $end
$var wire 1 tH \add_extended_signal_and_PC|Add0~1_sumout\ $end
$var wire 1 uH \MUX_proxPC|saida_MUX[7]~56_combout\ $end
$var wire 1 vH \unidade_de_controle_FD|Equal3~0_combout\ $end
$var wire 1 wH \unidade_de_controle_ULA|ULActrl[2]~3_combout\ $end
$var wire 1 xH \MUX_register_bank_out|saida_MUX[30]~0_combout\ $end
$var wire 1 yH \ula_bit_a_bit_MIPS|MUX_B_30|saida_MUX~0_combout\ $end
$var wire 1 zH \ula_bit_a_bit_MIPS|SOMADOR_30|C_out~combout\ $end
$var wire 1 {H \ula_bit_a_bit_MIPS|MUX_reseultado0|saida_MUX~3_combout\ $end
$var wire 1 |H \ula_bit_a_bit_MIPS|MUX_reseultado30|saida_MUX~1_combout\ $end
$var wire 1 }H \ula_bit_a_bit_MIPS|MUX_reseultado31|saida_MUX~1_combout\ $end
$var wire 1 ~H \proxPC|Add0~2\ $end
$var wire 1 !I \proxPC|Add0~25_sumout\ $end
$var wire 1 "I \add_extended_signal_and_PC|Add0~2\ $end
$var wire 1 #I \add_extended_signal_and_PC|Add0~21_sumout\ $end
$var wire 1 $I \MUX_proxPC|saida_MUX[8]~2_combout\ $end
$var wire 1 %I \proxPC|Add0~26\ $end
$var wire 1 &I \proxPC|Add0~29_sumout\ $end
$var wire 1 'I \add_extended_signal_and_PC|Add0~22\ $end
$var wire 1 (I \add_extended_signal_and_PC|Add0~25_sumout\ $end
$var wire 1 )I \MUX_proxPC|saida_MUX[9]~3_combout\ $end
$var wire 1 *I \proxPC|Add0~30\ $end
$var wire 1 +I \proxPC|Add0~33_sumout\ $end
$var wire 1 ,I \add_extended_signal_and_PC|Add0~26\ $end
$var wire 1 -I \add_extended_signal_and_PC|Add0~29_sumout\ $end
$var wire 1 .I \MUX_proxPC|saida_MUX[10]~4_combout\ $end
$var wire 1 /I \proxPC|Add0~34\ $end
$var wire 1 0I \proxPC|Add0~37_sumout\ $end
$var wire 1 1I \add_extended_signal_and_PC|Add0~30\ $end
$var wire 1 2I \add_extended_signal_and_PC|Add0~33_sumout\ $end
$var wire 1 3I \MUX_proxPC|saida_MUX[11]~5_combout\ $end
$var wire 1 4I \proxPC|Add0~38\ $end
$var wire 1 5I \proxPC|Add0~41_sumout\ $end
$var wire 1 6I \add_extended_signal_and_PC|Add0~34\ $end
$var wire 1 7I \add_extended_signal_and_PC|Add0~37_sumout\ $end
$var wire 1 8I \MUX_proxPC|saida_MUX[12]~6_combout\ $end
$var wire 1 9I \proxPC|Add0~42\ $end
$var wire 1 :I \proxPC|Add0~45_sumout\ $end
$var wire 1 ;I \add_extended_signal_and_PC|Add0~38\ $end
$var wire 1 <I \add_extended_signal_and_PC|Add0~41_sumout\ $end
$var wire 1 =I \MUX_proxPC|saida_MUX[13]~7_combout\ $end
$var wire 1 >I \proxPC|Add0~46\ $end
$var wire 1 ?I \proxPC|Add0~49_sumout\ $end
$var wire 1 @I \add_extended_signal_and_PC|Add0~42\ $end
$var wire 1 AI \add_extended_signal_and_PC|Add0~45_sumout\ $end
$var wire 1 BI \MUX_proxPC|saida_MUX[14]~8_combout\ $end
$var wire 1 CI \proxPC|Add0~50\ $end
$var wire 1 DI \proxPC|Add0~53_sumout\ $end
$var wire 1 EI \add_extended_signal_and_PC|Add0~46\ $end
$var wire 1 FI \add_extended_signal_and_PC|Add0~49_sumout\ $end
$var wire 1 GI \MUX_proxPC|saida_MUX[15]~9_combout\ $end
$var wire 1 HI \proxPC|Add0~54\ $end
$var wire 1 II \proxPC|Add0~57_sumout\ $end
$var wire 1 JI \add_extended_signal_and_PC|Add0~50\ $end
$var wire 1 KI \add_extended_signal_and_PC|Add0~53_sumout\ $end
$var wire 1 LI \MUX_proxPC|saida_MUX[16]~40_combout\ $end
$var wire 1 MI \proxPC|Add0~58\ $end
$var wire 1 NI \proxPC|Add0~61_sumout\ $end
$var wire 1 OI \add_extended_signal_and_PC|Add0~54\ $end
$var wire 1 PI \add_extended_signal_and_PC|Add0~57_sumout\ $end
$var wire 1 QI \MUX_proxPC|saida_MUX[17]~10_combout\ $end
$var wire 1 RI \proxPC|Add0~62\ $end
$var wire 1 SI \proxPC|Add0~65_sumout\ $end
$var wire 1 TI \add_extended_signal_and_PC|Add0~58\ $end
$var wire 1 UI \add_extended_signal_and_PC|Add0~61_sumout\ $end
$var wire 1 VI \MUX_proxPC|saida_MUX[18]~36_combout\ $end
$var wire 1 WI \proxPC|Add0~66\ $end
$var wire 1 XI \proxPC|Add0~69_sumout\ $end
$var wire 1 YI \add_extended_signal_and_PC|Add0~62\ $end
$var wire 1 ZI \add_extended_signal_and_PC|Add0~65_sumout\ $end
$var wire 1 [I \MUX_proxPC|saida_MUX[19]~32_combout\ $end
$var wire 1 \I \proxPC|Add0~70\ $end
$var wire 1 ]I \proxPC|Add0~73_sumout\ $end
$var wire 1 ^I \add_extended_signal_and_PC|Add0~66\ $end
$var wire 1 _I \add_extended_signal_and_PC|Add0~69_sumout\ $end
$var wire 1 `I \MUX_proxPC|saida_MUX[20]~11_combout\ $end
$var wire 1 aI \proxPC|Add0~74\ $end
$var wire 1 bI \proxPC|Add0~77_sumout\ $end
$var wire 1 cI \add_extended_signal_and_PC|Add0~70\ $end
$var wire 1 dI \add_extended_signal_and_PC|Add0~73_sumout\ $end
$var wire 1 eI \MUX_proxPC|saida_MUX[21]~28_combout\ $end
$var wire 1 fI \proxPC|Add0~78\ $end
$var wire 1 gI \proxPC|Add0~81_sumout\ $end
$var wire 1 hI \add_extended_signal_and_PC|Add0~74\ $end
$var wire 1 iI \add_extended_signal_and_PC|Add0~77_sumout\ $end
$var wire 1 jI \MUX_proxPC|saida_MUX[22]~12_combout\ $end
$var wire 1 kI \proxPC|Add0~82\ $end
$var wire 1 lI \proxPC|Add0~85_sumout\ $end
$var wire 1 mI \add_extended_signal_and_PC|Add0~78\ $end
$var wire 1 nI \add_extended_signal_and_PC|Add0~81_sumout\ $end
$var wire 1 oI \MUX_proxPC|saida_MUX[23]~24_combout\ $end
$var wire 1 pI \proxPC|Add0~86\ $end
$var wire 1 qI \proxPC|Add0~89_sumout\ $end
$var wire 1 rI \add_extended_signal_and_PC|Add0~82\ $end
$var wire 1 sI \add_extended_signal_and_PC|Add0~85_sumout\ $end
$var wire 1 tI \MUX_proxPC|saida_MUX[24]~13_combout\ $end
$var wire 1 uI \proxPC|Add0~90\ $end
$var wire 1 vI \proxPC|Add0~93_sumout\ $end
$var wire 1 wI \add_extended_signal_and_PC|Add0~86\ $end
$var wire 1 xI \add_extended_signal_and_PC|Add0~89_sumout\ $end
$var wire 1 yI \MUX_proxPC|saida_MUX[25]~14_combout\ $end
$var wire 1 zI \proxPC|Add0~94\ $end
$var wire 1 {I \proxPC|Add0~97_sumout\ $end
$var wire 1 |I \add_extended_signal_and_PC|Add0~90\ $end
$var wire 1 }I \add_extended_signal_and_PC|Add0~93_sumout\ $end
$var wire 1 ~I \MUX_proxPC|saida_MUX[26]~20_combout\ $end
$var wire 1 !J \proxPC|Add0~98\ $end
$var wire 1 "J \proxPC|Add0~101_sumout\ $end
$var wire 1 #J \add_extended_signal_and_PC|Add0~94\ $end
$var wire 1 $J \add_extended_signal_and_PC|Add0~97_sumout\ $end
$var wire 1 %J \MUX_proxPC|saida_MUX[27]~15_combout\ $end
$var wire 1 &J \proxPC|Add0~102\ $end
$var wire 1 'J \proxPC|Add0~105_sumout\ $end
$var wire 1 (J \add_extended_signal_and_PC|Add0~98\ $end
$var wire 1 )J \add_extended_signal_and_PC|Add0~101_sumout\ $end
$var wire 1 *J \MUX_proxPC|saida_MUX[28]~16_combout\ $end
$var wire 1 +J \proxPC|Add0~106\ $end
$var wire 1 ,J \proxPC|Add0~109_sumout\ $end
$var wire 1 -J \add_extended_signal_and_PC|Add0~102\ $end
$var wire 1 .J \add_extended_signal_and_PC|Add0~105_sumout\ $end
$var wire 1 /J \MUX_proxPC|saida_MUX[29]~17_combout\ $end
$var wire 1 0J \proxPC|Add0~110\ $end
$var wire 1 1J \proxPC|Add0~113_sumout\ $end
$var wire 1 2J \add_extended_signal_and_PC|Add0~106\ $end
$var wire 1 3J \add_extended_signal_and_PC|Add0~109_sumout\ $end
$var wire 1 4J \MUX_proxPC|saida_MUX[30]~18_combout\ $end
$var wire 1 5J \proxPC|Add0~114\ $end
$var wire 1 6J \proxPC|Add0~117_sumout\ $end
$var wire 1 7J \add_extended_signal_and_PC|Add0~110\ $end
$var wire 1 8J \add_extended_signal_and_PC|Add0~113_sumout\ $end
$var wire 1 9J \MUX_proxPC|saida_MUX[31]~19_combout\ $end
$var wire 1 :J \MUX_register_bank_out|saida_MUX[1]~20_combout\ $end
$var wire 1 ;J \MUX_register_bank_out|saida_MUX[2]~21_combout\ $end
$var wire 1 <J \MUX_register_bank_out|saida_MUX[4]~22_combout\ $end
$var wire 1 =J \MUX_register_bank_out|saida_MUX[5]~23_combout\ $end
$var wire 1 >J \MUX_register_bank_out|saida_MUX[6]~24_combout\ $end
$var wire 1 ?J \MUX_register_bank_out|saida_MUX[7]~25_combout\ $end
$var wire 1 @J \MUX_register_bank_out|saida_MUX[9]~26_combout\ $end
$var wire 1 AJ \MUX_register_bank_out|saida_MUX[10]~27_combout\ $end
$var wire 1 BJ \MUX_register_bank_out|saida_MUX[11]~28_combout\ $end
$var wire 1 CJ \MUX_register_bank_out|saida_MUX[12]~29_combout\ $end
$var wire 1 DJ \MUX_register_bank_out|saida_MUX[14]~30_combout\ $end
$var wire 1 EJ \MUX_register_bank_out|saida_MUX[15]~31_combout\ $end
$var wire 1 FJ \ula_bit_a_bit_MIPS|Z~10_combout\ $end
$var wire 1 GJ \PC|DOUT\ [31] $end
$var wire 1 HJ \PC|DOUT\ [30] $end
$var wire 1 IJ \PC|DOUT\ [29] $end
$var wire 1 JJ \PC|DOUT\ [28] $end
$var wire 1 KJ \PC|DOUT\ [27] $end
$var wire 1 LJ \PC|DOUT\ [26] $end
$var wire 1 MJ \PC|DOUT\ [25] $end
$var wire 1 NJ \PC|DOUT\ [24] $end
$var wire 1 OJ \PC|DOUT\ [23] $end
$var wire 1 PJ \PC|DOUT\ [22] $end
$var wire 1 QJ \PC|DOUT\ [21] $end
$var wire 1 RJ \PC|DOUT\ [20] $end
$var wire 1 SJ \PC|DOUT\ [19] $end
$var wire 1 TJ \PC|DOUT\ [18] $end
$var wire 1 UJ \PC|DOUT\ [17] $end
$var wire 1 VJ \PC|DOUT\ [16] $end
$var wire 1 WJ \PC|DOUT\ [15] $end
$var wire 1 XJ \PC|DOUT\ [14] $end
$var wire 1 YJ \PC|DOUT\ [13] $end
$var wire 1 ZJ \PC|DOUT\ [12] $end
$var wire 1 [J \PC|DOUT\ [11] $end
$var wire 1 \J \PC|DOUT\ [10] $end
$var wire 1 ]J \PC|DOUT\ [9] $end
$var wire 1 ^J \PC|DOUT\ [8] $end
$var wire 1 _J \PC|DOUT\ [7] $end
$var wire 1 `J \PC|DOUT\ [6] $end
$var wire 1 aJ \PC|DOUT\ [5] $end
$var wire 1 bJ \PC|DOUT\ [4] $end
$var wire 1 cJ \PC|DOUT\ [3] $end
$var wire 1 dJ \PC|DOUT\ [2] $end
$var wire 1 eJ \PC|DOUT\ [1] $end
$var wire 1 fJ \PC|DOUT\ [0] $end
$var wire 1 gJ \ram_mips|ALT_INV_memRAM~907_q\ $end
$var wire 1 hJ \ram_mips|ALT_INV_memRAM~779_q\ $end
$var wire 1 iJ \ram_mips|ALT_INV_memRAM~651_q\ $end
$var wire 1 jJ \ram_mips|ALT_INV_memRAM~2638_combout\ $end
$var wire 1 kJ \ram_mips|ALT_INV_memRAM~1003_q\ $end
$var wire 1 lJ \ram_mips|ALT_INV_memRAM~875_q\ $end
$var wire 1 mJ \ram_mips|ALT_INV_memRAM~747_q\ $end
$var wire 1 nJ \ram_mips|ALT_INV_memRAM~619_q\ $end
$var wire 1 oJ \ram_mips|ALT_INV_memRAM~2637_combout\ $end
$var wire 1 pJ \ram_mips|ALT_INV_memRAM~971_q\ $end
$var wire 1 qJ \ram_mips|ALT_INV_memRAM~843_q\ $end
$var wire 1 rJ \ram_mips|ALT_INV_memRAM~715_q\ $end
$var wire 1 sJ \ram_mips|ALT_INV_memRAM~587_q\ $end
$var wire 1 tJ \ram_mips|ALT_INV_memRAM~2636_combout\ $end
$var wire 1 uJ \ram_mips|ALT_INV_memRAM~939_q\ $end
$var wire 1 vJ \ram_mips|ALT_INV_memRAM~811_q\ $end
$var wire 1 wJ \ram_mips|ALT_INV_memRAM~683_q\ $end
$var wire 1 xJ \ram_mips|ALT_INV_memRAM~555_q\ $end
$var wire 1 yJ \ram_mips|ALT_INV_memRAM~2635_combout\ $end
$var wire 1 zJ \ram_mips|ALT_INV_memRAM~2634_combout\ $end
$var wire 1 {J \ram_mips|ALT_INV_memRAM~523_q\ $end
$var wire 1 |J \ram_mips|ALT_INV_memRAM~395_q\ $end
$var wire 1 }J \ram_mips|ALT_INV_memRAM~267_q\ $end
$var wire 1 ~J \ram_mips|ALT_INV_memRAM~139_q\ $end
$var wire 1 !K \ram_mips|ALT_INV_memRAM~2633_combout\ $end
$var wire 1 "K \ram_mips|ALT_INV_memRAM~491_q\ $end
$var wire 1 #K \ram_mips|ALT_INV_memRAM~363_q\ $end
$var wire 1 $K \ram_mips|ALT_INV_memRAM~235_q\ $end
$var wire 1 %K \ram_mips|ALT_INV_memRAM~107_q\ $end
$var wire 1 &K \ram_mips|ALT_INV_memRAM~2632_combout\ $end
$var wire 1 'K \ram_mips|ALT_INV_memRAM~459_q\ $end
$var wire 1 (K \ram_mips|ALT_INV_memRAM~331_q\ $end
$var wire 1 )K \ram_mips|ALT_INV_memRAM~203_q\ $end
$var wire 1 *K \ram_mips|ALT_INV_memRAM~75_q\ $end
$var wire 1 +K \ram_mips|ALT_INV_memRAM~2631_combout\ $end
$var wire 1 ,K \ram_mips|ALT_INV_memRAM~427_q\ $end
$var wire 1 -K \ram_mips|ALT_INV_memRAM~299_q\ $end
$var wire 1 .K \ram_mips|ALT_INV_memRAM~171_q\ $end
$var wire 1 /K \ram_mips|ALT_INV_memRAM~43_q\ $end
$var wire 1 0K \banco_regs|ALT_INV_registrador~1250_combout\ $end
$var wire 1 1K \ram_mips|ALT_INV_memRAM~2630_combout\ $end
$var wire 1 2K \ram_mips|ALT_INV_memRAM~2629_combout\ $end
$var wire 1 3K \ram_mips|ALT_INV_memRAM~2060_q\ $end
$var wire 1 4K \ram_mips|ALT_INV_memRAM~1548_q\ $end
$var wire 1 5K \ram_mips|ALT_INV_memRAM~1036_q\ $end
$var wire 1 6K \ram_mips|ALT_INV_memRAM~524_q\ $end
$var wire 1 7K \ram_mips|ALT_INV_memRAM~2628_combout\ $end
$var wire 1 8K \ram_mips|ALT_INV_memRAM~2028_q\ $end
$var wire 1 9K \ram_mips|ALT_INV_memRAM~1516_q\ $end
$var wire 1 :K \ram_mips|ALT_INV_memRAM~1004_q\ $end
$var wire 1 ;K \ram_mips|ALT_INV_memRAM~492_q\ $end
$var wire 1 <K \ram_mips|ALT_INV_memRAM~2627_combout\ $end
$var wire 1 =K \ram_mips|ALT_INV_memRAM~1996_q\ $end
$var wire 1 >K \ram_mips|ALT_INV_memRAM~1484_q\ $end
$var wire 1 ?K \ram_mips|ALT_INV_memRAM~972_q\ $end
$var wire 1 @K \ram_mips|ALT_INV_memRAM~460_q\ $end
$var wire 1 AK \ram_mips|ALT_INV_memRAM~2626_combout\ $end
$var wire 1 BK \ram_mips|ALT_INV_memRAM~1964_q\ $end
$var wire 1 CK \ram_mips|ALT_INV_memRAM~1452_q\ $end
$var wire 1 DK \ram_mips|ALT_INV_memRAM~940_q\ $end
$var wire 1 EK \ram_mips|ALT_INV_memRAM~428_q\ $end
$var wire 1 FK \ram_mips|ALT_INV_memRAM~2625_combout\ $end
$var wire 1 GK \ram_mips|ALT_INV_memRAM~2624_combout\ $end
$var wire 1 HK \ram_mips|ALT_INV_memRAM~1932_q\ $end
$var wire 1 IK \ram_mips|ALT_INV_memRAM~1900_q\ $end
$var wire 1 JK \ram_mips|ALT_INV_memRAM~1868_q\ $end
$var wire 1 KK \ram_mips|ALT_INV_memRAM~1836_q\ $end
$var wire 1 LK \ram_mips|ALT_INV_memRAM~2623_combout\ $end
$var wire 1 MK \ram_mips|ALT_INV_memRAM~1420_q\ $end
$var wire 1 NK \ram_mips|ALT_INV_memRAM~1388_q\ $end
$var wire 1 OK \ram_mips|ALT_INV_memRAM~1356_q\ $end
$var wire 1 PK \ram_mips|ALT_INV_memRAM~1324_q\ $end
$var wire 1 QK \ram_mips|ALT_INV_memRAM~2622_combout\ $end
$var wire 1 RK \ram_mips|ALT_INV_memRAM~908_q\ $end
$var wire 1 SK \ram_mips|ALT_INV_memRAM~876_q\ $end
$var wire 1 TK \ram_mips|ALT_INV_memRAM~844_q\ $end
$var wire 1 UK \ram_mips|ALT_INV_memRAM~812_q\ $end
$var wire 1 VK \ram_mips|ALT_INV_memRAM~2621_combout\ $end
$var wire 1 WK \ram_mips|ALT_INV_memRAM~396_q\ $end
$var wire 1 XK \ram_mips|ALT_INV_memRAM~364_q\ $end
$var wire 1 YK \ram_mips|ALT_INV_memRAM~332_q\ $end
$var wire 1 ZK \ram_mips|ALT_INV_memRAM~300_q\ $end
$var wire 1 [K \ram_mips|ALT_INV_memRAM~2620_combout\ $end
$var wire 1 \K \ram_mips|ALT_INV_memRAM~2619_combout\ $end
$var wire 1 ]K \ram_mips|ALT_INV_memRAM~1804_q\ $end
$var wire 1 ^K \ram_mips|ALT_INV_memRAM~1772_q\ $end
$var wire 1 _K \ram_mips|ALT_INV_memRAM~1740_q\ $end
$var wire 1 `K \ram_mips|ALT_INV_memRAM~1708_q\ $end
$var wire 1 aK \ram_mips|ALT_INV_memRAM~2618_combout\ $end
$var wire 1 bK \ram_mips|ALT_INV_memRAM~1292_q\ $end
$var wire 1 cK \ram_mips|ALT_INV_memRAM~1260_q\ $end
$var wire 1 dK \ram_mips|ALT_INV_memRAM~1228_q\ $end
$var wire 1 eK \ram_mips|ALT_INV_memRAM~1196_q\ $end
$var wire 1 fK \ram_mips|ALT_INV_memRAM~2617_combout\ $end
$var wire 1 gK \ram_mips|ALT_INV_memRAM~780_q\ $end
$var wire 1 hK \ram_mips|ALT_INV_memRAM~748_q\ $end
$var wire 1 iK \ram_mips|ALT_INV_memRAM~716_q\ $end
$var wire 1 jK \ram_mips|ALT_INV_memRAM~684_q\ $end
$var wire 1 kK \ram_mips|ALT_INV_memRAM~2616_combout\ $end
$var wire 1 lK \ram_mips|ALT_INV_memRAM~268_q\ $end
$var wire 1 mK \ram_mips|ALT_INV_memRAM~236_q\ $end
$var wire 1 nK \ram_mips|ALT_INV_memRAM~204_q\ $end
$var wire 1 oK \ram_mips|ALT_INV_memRAM~172_q\ $end
$var wire 1 pK \ram_mips|ALT_INV_memRAM~2615_combout\ $end
$var wire 1 qK \ram_mips|ALT_INV_memRAM~2614_combout\ $end
$var wire 1 rK \ram_mips|ALT_INV_memRAM~1676_q\ $end
$var wire 1 sK \ram_mips|ALT_INV_memRAM~1644_q\ $end
$var wire 1 tK \ram_mips|ALT_INV_memRAM~1612_q\ $end
$var wire 1 uK \ram_mips|ALT_INV_memRAM~1580_q\ $end
$var wire 1 vK \ram_mips|ALT_INV_memRAM~2613_combout\ $end
$var wire 1 wK \ram_mips|ALT_INV_memRAM~1164_q\ $end
$var wire 1 xK \ram_mips|ALT_INV_memRAM~1132_q\ $end
$var wire 1 yK \ram_mips|ALT_INV_memRAM~1100_q\ $end
$var wire 1 zK \ram_mips|ALT_INV_memRAM~1068_q\ $end
$var wire 1 {K \ram_mips|ALT_INV_memRAM~2612_combout\ $end
$var wire 1 |K \ram_mips|ALT_INV_memRAM~652_q\ $end
$var wire 1 }K \ram_mips|ALT_INV_memRAM~620_q\ $end
$var wire 1 ~K \ram_mips|ALT_INV_memRAM~588_q\ $end
$var wire 1 !L \ram_mips|ALT_INV_memRAM~556_q\ $end
$var wire 1 "L \ram_mips|ALT_INV_memRAM~2611_combout\ $end
$var wire 1 #L \ram_mips|ALT_INV_memRAM~140_q\ $end
$var wire 1 $L \ram_mips|ALT_INV_memRAM~108_q\ $end
$var wire 1 %L \ram_mips|ALT_INV_memRAM~76_q\ $end
$var wire 1 &L \ram_mips|ALT_INV_memRAM~44_q\ $end
$var wire 1 'L \banco_regs|ALT_INV_registrador~1249_combout\ $end
$var wire 1 (L \ram_mips|ALT_INV_memRAM~2610_combout\ $end
$var wire 1 )L \ram_mips|ALT_INV_memRAM~2609_combout\ $end
$var wire 1 *L \ram_mips|ALT_INV_memRAM~2608_combout\ $end
$var wire 1 +L \ram_mips|ALT_INV_memRAM~2061_q\ $end
$var wire 1 ,L \ram_mips|ALT_INV_memRAM~1933_q\ $end
$var wire 1 -L \ram_mips|ALT_INV_memRAM~1805_q\ $end
$var wire 1 .L \ram_mips|ALT_INV_memRAM~1677_q\ $end
$var wire 1 /L \ram_mips|ALT_INV_memRAM~2607_combout\ $end
$var wire 1 0L \ram_mips|ALT_INV_memRAM~1549_q\ $end
$var wire 1 1L \ram_mips|ALT_INV_memRAM~1421_q\ $end
$var wire 1 2L \ram_mips|ALT_INV_memRAM~1293_q\ $end
$var wire 1 3L \ram_mips|ALT_INV_memRAM~1165_q\ $end
$var wire 1 4L \ram_mips|ALT_INV_memRAM~2606_combout\ $end
$var wire 1 5L \ram_mips|ALT_INV_memRAM~1037_q\ $end
$var wire 1 6L \ram_mips|ALT_INV_memRAM~909_q\ $end
$var wire 1 7L \ram_mips|ALT_INV_memRAM~781_q\ $end
$var wire 1 8L \ram_mips|ALT_INV_memRAM~653_q\ $end
$var wire 1 9L \ram_mips|ALT_INV_memRAM~2605_combout\ $end
$var wire 1 :L \ram_mips|ALT_INV_memRAM~525_q\ $end
$var wire 1 ;L \ram_mips|ALT_INV_memRAM~397_q\ $end
$var wire 1 <L \ram_mips|ALT_INV_memRAM~269_q\ $end
$var wire 1 =L \ram_mips|ALT_INV_memRAM~141_q\ $end
$var wire 1 >L \ram_mips|ALT_INV_memRAM~2604_combout\ $end
$var wire 1 ?L \ram_mips|ALT_INV_memRAM~2603_combout\ $end
$var wire 1 @L \ram_mips|ALT_INV_memRAM~2029_q\ $end
$var wire 1 AL \ram_mips|ALT_INV_memRAM~1517_q\ $end
$var wire 1 BL \ram_mips|ALT_INV_memRAM~1005_q\ $end
$var wire 1 CL \ram_mips|ALT_INV_memRAM~493_q\ $end
$var wire 1 DL \ram_mips|ALT_INV_memRAM~2602_combout\ $end
$var wire 1 EL \ram_mips|ALT_INV_memRAM~1901_q\ $end
$var wire 1 FL \ram_mips|ALT_INV_memRAM~1389_q\ $end
$var wire 1 GL \ram_mips|ALT_INV_memRAM~877_q\ $end
$var wire 1 HL \ram_mips|ALT_INV_memRAM~365_q\ $end
$var wire 1 IL \ram_mips|ALT_INV_memRAM~2601_combout\ $end
$var wire 1 JL \ram_mips|ALT_INV_memRAM~1773_q\ $end
$var wire 1 KL \ram_mips|ALT_INV_memRAM~1261_q\ $end
$var wire 1 LL \ram_mips|ALT_INV_memRAM~749_q\ $end
$var wire 1 ML \ram_mips|ALT_INV_memRAM~237_q\ $end
$var wire 1 NL \ram_mips|ALT_INV_memRAM~2600_combout\ $end
$var wire 1 OL \ram_mips|ALT_INV_memRAM~1645_q\ $end
$var wire 1 PL \ram_mips|ALT_INV_memRAM~1133_q\ $end
$var wire 1 QL \ram_mips|ALT_INV_memRAM~621_q\ $end
$var wire 1 RL \ram_mips|ALT_INV_memRAM~109_q\ $end
$var wire 1 SL \ram_mips|ALT_INV_memRAM~2599_combout\ $end
$var wire 1 TL \ram_mips|ALT_INV_memRAM~2598_combout\ $end
$var wire 1 UL \ram_mips|ALT_INV_memRAM~1997_q\ $end
$var wire 1 VL \ram_mips|ALT_INV_memRAM~1485_q\ $end
$var wire 1 WL \ram_mips|ALT_INV_memRAM~973_q\ $end
$var wire 1 XL \ram_mips|ALT_INV_memRAM~461_q\ $end
$var wire 1 YL \ram_mips|ALT_INV_memRAM~2597_combout\ $end
$var wire 1 ZL \ram_mips|ALT_INV_memRAM~1869_q\ $end
$var wire 1 [L \ram_mips|ALT_INV_memRAM~1357_q\ $end
$var wire 1 \L \ram_mips|ALT_INV_memRAM~845_q\ $end
$var wire 1 ]L \ram_mips|ALT_INV_memRAM~333_q\ $end
$var wire 1 ^L \ram_mips|ALT_INV_memRAM~2596_combout\ $end
$var wire 1 _L \ram_mips|ALT_INV_memRAM~1741_q\ $end
$var wire 1 `L \ram_mips|ALT_INV_memRAM~1229_q\ $end
$var wire 1 aL \ram_mips|ALT_INV_memRAM~717_q\ $end
$var wire 1 bL \ram_mips|ALT_INV_memRAM~205_q\ $end
$var wire 1 cL \ram_mips|ALT_INV_memRAM~2595_combout\ $end
$var wire 1 dL \ram_mips|ALT_INV_memRAM~1613_q\ $end
$var wire 1 eL \ram_mips|ALT_INV_memRAM~1101_q\ $end
$var wire 1 fL \ram_mips|ALT_INV_memRAM~589_q\ $end
$var wire 1 gL \ram_mips|ALT_INV_memRAM~77_q\ $end
$var wire 1 hL \ram_mips|ALT_INV_memRAM~2594_combout\ $end
$var wire 1 iL \ram_mips|ALT_INV_memRAM~2593_combout\ $end
$var wire 1 jL \ram_mips|ALT_INV_memRAM~1965_q\ $end
$var wire 1 kL \ram_mips|ALT_INV_memRAM~1453_q\ $end
$var wire 1 lL \ram_mips|ALT_INV_memRAM~941_q\ $end
$var wire 1 mL \ram_mips|ALT_INV_memRAM~429_q\ $end
$var wire 1 nL \ram_mips|ALT_INV_memRAM~2592_combout\ $end
$var wire 1 oL \ram_mips|ALT_INV_memRAM~1837_q\ $end
$var wire 1 pL \ram_mips|ALT_INV_memRAM~1325_q\ $end
$var wire 1 qL \ram_mips|ALT_INV_memRAM~813_q\ $end
$var wire 1 rL \ram_mips|ALT_INV_memRAM~301_q\ $end
$var wire 1 sL \ram_mips|ALT_INV_memRAM~2591_combout\ $end
$var wire 1 tL \ram_mips|ALT_INV_memRAM~1709_q\ $end
$var wire 1 uL \ram_mips|ALT_INV_memRAM~1197_q\ $end
$var wire 1 vL \ram_mips|ALT_INV_memRAM~685_q\ $end
$var wire 1 wL \ram_mips|ALT_INV_memRAM~173_q\ $end
$var wire 1 xL \ram_mips|ALT_INV_memRAM~2590_combout\ $end
$var wire 1 yL \ram_mips|ALT_INV_memRAM~1581_q\ $end
$var wire 1 zL \ram_mips|ALT_INV_memRAM~1069_q\ $end
$var wire 1 {L \ram_mips|ALT_INV_memRAM~557_q\ $end
$var wire 1 |L \ram_mips|ALT_INV_memRAM~45_q\ $end
$var wire 1 }L \banco_regs|ALT_INV_registrador~1248_combout\ $end
$var wire 1 ~L \ram_mips|ALT_INV_memRAM~2589_combout\ $end
$var wire 1 !M \ram_mips|ALT_INV_memRAM~2588_combout\ $end
$var wire 1 "M \ram_mips|ALT_INV_memRAM~2062_q\ $end
$var wire 1 #M \ram_mips|ALT_INV_memRAM~1934_q\ $end
$var wire 1 $M \ram_mips|ALT_INV_memRAM~1806_q\ $end
$var wire 1 %M \ram_mips|ALT_INV_memRAM~1678_q\ $end
$var wire 1 &M \ram_mips|ALT_INV_memRAM~2587_combout\ $end
$var wire 1 'M \ram_mips|ALT_INV_memRAM~2030_q\ $end
$var wire 1 (M \ram_mips|ALT_INV_memRAM~1902_q\ $end
$var wire 1 )M \ram_mips|ALT_INV_memRAM~1774_q\ $end
$var wire 1 *M \ram_mips|ALT_INV_memRAM~1646_q\ $end
$var wire 1 +M \ram_mips|ALT_INV_memRAM~2586_combout\ $end
$var wire 1 ,M \ram_mips|ALT_INV_memRAM~1998_q\ $end
$var wire 1 -M \ram_mips|ALT_INV_memRAM~1870_q\ $end
$var wire 1 .M \ram_mips|ALT_INV_memRAM~1742_q\ $end
$var wire 1 /M \ram_mips|ALT_INV_memRAM~1614_q\ $end
$var wire 1 0M \ram_mips|ALT_INV_memRAM~2585_combout\ $end
$var wire 1 1M \ram_mips|ALT_INV_memRAM~1966_q\ $end
$var wire 1 2M \ram_mips|ALT_INV_memRAM~1838_q\ $end
$var wire 1 3M \ram_mips|ALT_INV_memRAM~1710_q\ $end
$var wire 1 4M \ram_mips|ALT_INV_memRAM~1582_q\ $end
$var wire 1 5M \ram_mips|ALT_INV_memRAM~2584_combout\ $end
$var wire 1 6M \ram_mips|ALT_INV_memRAM~2583_combout\ $end
$var wire 1 7M \ram_mips|ALT_INV_memRAM~1550_q\ $end
$var wire 1 8M \ram_mips|ALT_INV_memRAM~1518_q\ $end
$var wire 1 9M \ram_mips|ALT_INV_memRAM~1486_q\ $end
$var wire 1 :M \ram_mips|ALT_INV_memRAM~1454_q\ $end
$var wire 1 ;M \ram_mips|ALT_INV_memRAM~2582_combout\ $end
$var wire 1 <M \ram_mips|ALT_INV_memRAM~1422_q\ $end
$var wire 1 =M \ram_mips|ALT_INV_memRAM~1390_q\ $end
$var wire 1 >M \ram_mips|ALT_INV_memRAM~1358_q\ $end
$var wire 1 ?M \ram_mips|ALT_INV_memRAM~1326_q\ $end
$var wire 1 @M \ram_mips|ALT_INV_memRAM~2581_combout\ $end
$var wire 1 AM \ram_mips|ALT_INV_memRAM~1294_q\ $end
$var wire 1 BM \ram_mips|ALT_INV_memRAM~1262_q\ $end
$var wire 1 CM \ram_mips|ALT_INV_memRAM~1230_q\ $end
$var wire 1 DM \ram_mips|ALT_INV_memRAM~1198_q\ $end
$var wire 1 EM \ram_mips|ALT_INV_memRAM~2580_combout\ $end
$var wire 1 FM \ram_mips|ALT_INV_memRAM~1166_q\ $end
$var wire 1 GM \ram_mips|ALT_INV_memRAM~1134_q\ $end
$var wire 1 HM \ram_mips|ALT_INV_memRAM~1102_q\ $end
$var wire 1 IM \ram_mips|ALT_INV_memRAM~1070_q\ $end
$var wire 1 JM \ram_mips|ALT_INV_memRAM~2579_combout\ $end
$var wire 1 KM \ram_mips|ALT_INV_memRAM~2578_combout\ $end
$var wire 1 LM \ram_mips|ALT_INV_memRAM~1038_q\ $end
$var wire 1 MM \ram_mips|ALT_INV_memRAM~910_q\ $end
$var wire 1 NM \ram_mips|ALT_INV_memRAM~782_q\ $end
$var wire 1 OM \ram_mips|ALT_INV_memRAM~654_q\ $end
$var wire 1 PM \ram_mips|ALT_INV_memRAM~2577_combout\ $end
$var wire 1 QM \ram_mips|ALT_INV_memRAM~1006_q\ $end
$var wire 1 RM \ram_mips|ALT_INV_memRAM~878_q\ $end
$var wire 1 SM \ram_mips|ALT_INV_memRAM~750_q\ $end
$var wire 1 TM \ram_mips|ALT_INV_memRAM~622_q\ $end
$var wire 1 UM \ram_mips|ALT_INV_memRAM~2576_combout\ $end
$var wire 1 VM \ram_mips|ALT_INV_memRAM~974_q\ $end
$var wire 1 WM \ram_mips|ALT_INV_memRAM~846_q\ $end
$var wire 1 XM \ram_mips|ALT_INV_memRAM~718_q\ $end
$var wire 1 YM \ram_mips|ALT_INV_memRAM~590_q\ $end
$var wire 1 ZM \ram_mips|ALT_INV_memRAM~2575_combout\ $end
$var wire 1 [M \ram_mips|ALT_INV_memRAM~942_q\ $end
$var wire 1 \M \ram_mips|ALT_INV_memRAM~814_q\ $end
$var wire 1 ]M \ram_mips|ALT_INV_memRAM~686_q\ $end
$var wire 1 ^M \ram_mips|ALT_INV_memRAM~558_q\ $end
$var wire 1 _M \ram_mips|ALT_INV_memRAM~2574_combout\ $end
$var wire 1 `M \ram_mips|ALT_INV_memRAM~2573_combout\ $end
$var wire 1 aM \ram_mips|ALT_INV_memRAM~526_q\ $end
$var wire 1 bM \ram_mips|ALT_INV_memRAM~398_q\ $end
$var wire 1 cM \ram_mips|ALT_INV_memRAM~270_q\ $end
$var wire 1 dM \ram_mips|ALT_INV_memRAM~142_q\ $end
$var wire 1 eM \ram_mips|ALT_INV_memRAM~2572_combout\ $end
$var wire 1 fM \ram_mips|ALT_INV_memRAM~494_q\ $end
$var wire 1 gM \ram_mips|ALT_INV_memRAM~366_q\ $end
$var wire 1 hM \ram_mips|ALT_INV_memRAM~238_q\ $end
$var wire 1 iM \ram_mips|ALT_INV_memRAM~110_q\ $end
$var wire 1 jM \ram_mips|ALT_INV_memRAM~2571_combout\ $end
$var wire 1 kM \ram_mips|ALT_INV_memRAM~462_q\ $end
$var wire 1 lM \ram_mips|ALT_INV_memRAM~334_q\ $end
$var wire 1 mM \ram_mips|ALT_INV_memRAM~206_q\ $end
$var wire 1 nM \ram_mips|ALT_INV_memRAM~78_q\ $end
$var wire 1 oM \ram_mips|ALT_INV_memRAM~2570_combout\ $end
$var wire 1 pM \ram_mips|ALT_INV_memRAM~430_q\ $end
$var wire 1 qM \ram_mips|ALT_INV_memRAM~302_q\ $end
$var wire 1 rM \ram_mips|ALT_INV_memRAM~174_q\ $end
$var wire 1 sM \ram_mips|ALT_INV_memRAM~46_q\ $end
$var wire 1 tM \banco_regs|ALT_INV_registrador~1247_combout\ $end
$var wire 1 uM \ram_mips|ALT_INV_memRAM~2569_combout\ $end
$var wire 1 vM \ram_mips|ALT_INV_memRAM~2568_combout\ $end
$var wire 1 wM \ram_mips|ALT_INV_memRAM~2567_combout\ $end
$var wire 1 xM \ram_mips|ALT_INV_memRAM~655_q\ $end
$var wire 1 yM \ram_mips|ALT_INV_memRAM~623_q\ $end
$var wire 1 zM \ram_mips|ALT_INV_memRAM~591_q\ $end
$var wire 1 {M \ram_mips|ALT_INV_memRAM~559_q\ $end
$var wire 1 |M \ram_mips|ALT_INV_memRAM~2549_combout\ $end
$var wire 1 }M \ram_mips|ALT_INV_memRAM~143_q\ $end
$var wire 1 ~M \ram_mips|ALT_INV_memRAM~111_q\ $end
$var wire 1 !N \ram_mips|ALT_INV_memRAM~79_q\ $end
$var wire 1 "N \ram_mips|ALT_INV_memRAM~47_q\ $end
$var wire 1 #N \banco_regs|ALT_INV_registrador~1246_combout\ $end
$var wire 1 $N \ram_mips|ALT_INV_memRAM~2548_combout\ $end
$var wire 1 %N \ram_mips|ALT_INV_memRAM~2547_combout\ $end
$var wire 1 &N \ram_mips|ALT_INV_memRAM~2546_combout\ $end
$var wire 1 'N \ram_mips|ALT_INV_memRAM~2064_q\ $end
$var wire 1 (N \ram_mips|ALT_INV_memRAM~1936_q\ $end
$var wire 1 )N \ram_mips|ALT_INV_memRAM~1808_q\ $end
$var wire 1 *N \ram_mips|ALT_INV_memRAM~1680_q\ $end
$var wire 1 +N \ram_mips|ALT_INV_memRAM~2545_combout\ $end
$var wire 1 ,N \ram_mips|ALT_INV_memRAM~1552_q\ $end
$var wire 1 -N \ram_mips|ALT_INV_memRAM~1424_q\ $end
$var wire 1 .N \ram_mips|ALT_INV_memRAM~1296_q\ $end
$var wire 1 /N \ram_mips|ALT_INV_memRAM~1168_q\ $end
$var wire 1 0N \ram_mips|ALT_INV_memRAM~2544_combout\ $end
$var wire 1 1N \ram_mips|ALT_INV_memRAM~1040_q\ $end
$var wire 1 2N \ram_mips|ALT_INV_memRAM~912_q\ $end
$var wire 1 3N \ram_mips|ALT_INV_memRAM~784_q\ $end
$var wire 1 4N \ram_mips|ALT_INV_memRAM~656_q\ $end
$var wire 1 5N \ram_mips|ALT_INV_memRAM~2543_combout\ $end
$var wire 1 6N \ram_mips|ALT_INV_memRAM~528_q\ $end
$var wire 1 7N \ram_mips|ALT_INV_memRAM~400_q\ $end
$var wire 1 8N \ram_mips|ALT_INV_memRAM~272_q\ $end
$var wire 1 9N \ram_mips|ALT_INV_memRAM~144_q\ $end
$var wire 1 :N \ram_mips|ALT_INV_memRAM~2542_combout\ $end
$var wire 1 ;N \ram_mips|ALT_INV_memRAM~2541_combout\ $end
$var wire 1 <N \ram_mips|ALT_INV_memRAM~2032_q\ $end
$var wire 1 =N \ram_mips|ALT_INV_memRAM~1520_q\ $end
$var wire 1 >N \ram_mips|ALT_INV_memRAM~1008_q\ $end
$var wire 1 ?N \ram_mips|ALT_INV_memRAM~496_q\ $end
$var wire 1 @N \ram_mips|ALT_INV_memRAM~2540_combout\ $end
$var wire 1 AN \ram_mips|ALT_INV_memRAM~1904_q\ $end
$var wire 1 BN \ram_mips|ALT_INV_memRAM~1392_q\ $end
$var wire 1 CN \ram_mips|ALT_INV_memRAM~880_q\ $end
$var wire 1 DN \ram_mips|ALT_INV_memRAM~368_q\ $end
$var wire 1 EN \ram_mips|ALT_INV_memRAM~2539_combout\ $end
$var wire 1 FN \ram_mips|ALT_INV_memRAM~1776_q\ $end
$var wire 1 GN \ram_mips|ALT_INV_memRAM~1264_q\ $end
$var wire 1 HN \ram_mips|ALT_INV_memRAM~752_q\ $end
$var wire 1 IN \ram_mips|ALT_INV_memRAM~240_q\ $end
$var wire 1 JN \ram_mips|ALT_INV_memRAM~2538_combout\ $end
$var wire 1 KN \ram_mips|ALT_INV_memRAM~1648_q\ $end
$var wire 1 LN \ram_mips|ALT_INV_memRAM~1136_q\ $end
$var wire 1 MN \ram_mips|ALT_INV_memRAM~624_q\ $end
$var wire 1 NN \ram_mips|ALT_INV_memRAM~112_q\ $end
$var wire 1 ON \ram_mips|ALT_INV_memRAM~2537_combout\ $end
$var wire 1 PN \ram_mips|ALT_INV_memRAM~2536_combout\ $end
$var wire 1 QN \ram_mips|ALT_INV_memRAM~2000_q\ $end
$var wire 1 RN \ram_mips|ALT_INV_memRAM~1488_q\ $end
$var wire 1 SN \ram_mips|ALT_INV_memRAM~976_q\ $end
$var wire 1 TN \ram_mips|ALT_INV_memRAM~464_q\ $end
$var wire 1 UN \ram_mips|ALT_INV_memRAM~2535_combout\ $end
$var wire 1 VN \ram_mips|ALT_INV_memRAM~1872_q\ $end
$var wire 1 WN \ram_mips|ALT_INV_memRAM~1360_q\ $end
$var wire 1 XN \ram_mips|ALT_INV_memRAM~848_q\ $end
$var wire 1 YN \ram_mips|ALT_INV_memRAM~336_q\ $end
$var wire 1 ZN \ram_mips|ALT_INV_memRAM~2534_combout\ $end
$var wire 1 [N \ram_mips|ALT_INV_memRAM~1744_q\ $end
$var wire 1 \N \ram_mips|ALT_INV_memRAM~1232_q\ $end
$var wire 1 ]N \ram_mips|ALT_INV_memRAM~720_q\ $end
$var wire 1 ^N \ram_mips|ALT_INV_memRAM~208_q\ $end
$var wire 1 _N \ram_mips|ALT_INV_memRAM~2533_combout\ $end
$var wire 1 `N \ram_mips|ALT_INV_memRAM~1616_q\ $end
$var wire 1 aN \ram_mips|ALT_INV_memRAM~1104_q\ $end
$var wire 1 bN \ram_mips|ALT_INV_memRAM~592_q\ $end
$var wire 1 cN \ram_mips|ALT_INV_memRAM~80_q\ $end
$var wire 1 dN \ram_mips|ALT_INV_memRAM~2532_combout\ $end
$var wire 1 eN \ram_mips|ALT_INV_memRAM~2063_q\ $end
$var wire 1 fN \ram_mips|ALT_INV_memRAM~1551_q\ $end
$var wire 1 gN \ram_mips|ALT_INV_memRAM~1039_q\ $end
$var wire 1 hN \ram_mips|ALT_INV_memRAM~527_q\ $end
$var wire 1 iN \ram_mips|ALT_INV_memRAM~2566_combout\ $end
$var wire 1 jN \ram_mips|ALT_INV_memRAM~2031_q\ $end
$var wire 1 kN \ram_mips|ALT_INV_memRAM~1519_q\ $end
$var wire 1 lN \ram_mips|ALT_INV_memRAM~1007_q\ $end
$var wire 1 mN \ram_mips|ALT_INV_memRAM~495_q\ $end
$var wire 1 nN \ram_mips|ALT_INV_memRAM~2565_combout\ $end
$var wire 1 oN \ram_mips|ALT_INV_memRAM~1999_q\ $end
$var wire 1 pN \ram_mips|ALT_INV_memRAM~1487_q\ $end
$var wire 1 qN \ram_mips|ALT_INV_memRAM~975_q\ $end
$var wire 1 rN \ram_mips|ALT_INV_memRAM~463_q\ $end
$var wire 1 sN \ram_mips|ALT_INV_memRAM~2564_combout\ $end
$var wire 1 tN \ram_mips|ALT_INV_memRAM~1967_q\ $end
$var wire 1 uN \ram_mips|ALT_INV_memRAM~1455_q\ $end
$var wire 1 vN \ram_mips|ALT_INV_memRAM~943_q\ $end
$var wire 1 wN \ram_mips|ALT_INV_memRAM~431_q\ $end
$var wire 1 xN \ram_mips|ALT_INV_memRAM~2563_combout\ $end
$var wire 1 yN \ram_mips|ALT_INV_memRAM~2562_combout\ $end
$var wire 1 zN \ram_mips|ALT_INV_memRAM~1935_q\ $end
$var wire 1 {N \ram_mips|ALT_INV_memRAM~1903_q\ $end
$var wire 1 |N \ram_mips|ALT_INV_memRAM~1871_q\ $end
$var wire 1 }N \ram_mips|ALT_INV_memRAM~1839_q\ $end
$var wire 1 ~N \ram_mips|ALT_INV_memRAM~2561_combout\ $end
$var wire 1 !O \ram_mips|ALT_INV_memRAM~1423_q\ $end
$var wire 1 "O \ram_mips|ALT_INV_memRAM~1391_q\ $end
$var wire 1 #O \ram_mips|ALT_INV_memRAM~1359_q\ $end
$var wire 1 $O \ram_mips|ALT_INV_memRAM~1327_q\ $end
$var wire 1 %O \ram_mips|ALT_INV_memRAM~2560_combout\ $end
$var wire 1 &O \ram_mips|ALT_INV_memRAM~911_q\ $end
$var wire 1 'O \ram_mips|ALT_INV_memRAM~879_q\ $end
$var wire 1 (O \ram_mips|ALT_INV_memRAM~847_q\ $end
$var wire 1 )O \ram_mips|ALT_INV_memRAM~815_q\ $end
$var wire 1 *O \ram_mips|ALT_INV_memRAM~2559_combout\ $end
$var wire 1 +O \ram_mips|ALT_INV_memRAM~399_q\ $end
$var wire 1 ,O \ram_mips|ALT_INV_memRAM~367_q\ $end
$var wire 1 -O \ram_mips|ALT_INV_memRAM~335_q\ $end
$var wire 1 .O \ram_mips|ALT_INV_memRAM~303_q\ $end
$var wire 1 /O \ram_mips|ALT_INV_memRAM~2558_combout\ $end
$var wire 1 0O \ram_mips|ALT_INV_memRAM~2557_combout\ $end
$var wire 1 1O \ram_mips|ALT_INV_memRAM~1807_q\ $end
$var wire 1 2O \ram_mips|ALT_INV_memRAM~1775_q\ $end
$var wire 1 3O \ram_mips|ALT_INV_memRAM~1743_q\ $end
$var wire 1 4O \ram_mips|ALT_INV_memRAM~1711_q\ $end
$var wire 1 5O \ram_mips|ALT_INV_memRAM~2556_combout\ $end
$var wire 1 6O \ram_mips|ALT_INV_memRAM~1295_q\ $end
$var wire 1 7O \ram_mips|ALT_INV_memRAM~1263_q\ $end
$var wire 1 8O \ram_mips|ALT_INV_memRAM~1231_q\ $end
$var wire 1 9O \ram_mips|ALT_INV_memRAM~1199_q\ $end
$var wire 1 :O \ram_mips|ALT_INV_memRAM~2555_combout\ $end
$var wire 1 ;O \ram_mips|ALT_INV_memRAM~783_q\ $end
$var wire 1 <O \ram_mips|ALT_INV_memRAM~751_q\ $end
$var wire 1 =O \ram_mips|ALT_INV_memRAM~719_q\ $end
$var wire 1 >O \ram_mips|ALT_INV_memRAM~687_q\ $end
$var wire 1 ?O \ram_mips|ALT_INV_memRAM~2554_combout\ $end
$var wire 1 @O \ram_mips|ALT_INV_memRAM~271_q\ $end
$var wire 1 AO \ram_mips|ALT_INV_memRAM~239_q\ $end
$var wire 1 BO \ram_mips|ALT_INV_memRAM~207_q\ $end
$var wire 1 CO \ram_mips|ALT_INV_memRAM~175_q\ $end
$var wire 1 DO \ram_mips|ALT_INV_memRAM~2553_combout\ $end
$var wire 1 EO \ram_mips|ALT_INV_memRAM~2552_combout\ $end
$var wire 1 FO \ram_mips|ALT_INV_memRAM~1679_q\ $end
$var wire 1 GO \ram_mips|ALT_INV_memRAM~1647_q\ $end
$var wire 1 HO \ram_mips|ALT_INV_memRAM~1615_q\ $end
$var wire 1 IO \ram_mips|ALT_INV_memRAM~1583_q\ $end
$var wire 1 JO \ram_mips|ALT_INV_memRAM~2551_combout\ $end
$var wire 1 KO \ram_mips|ALT_INV_memRAM~1167_q\ $end
$var wire 1 LO \ram_mips|ALT_INV_memRAM~1135_q\ $end
$var wire 1 MO \ram_mips|ALT_INV_memRAM~1103_q\ $end
$var wire 1 NO \ram_mips|ALT_INV_memRAM~1071_q\ $end
$var wire 1 OO \ram_mips|ALT_INV_memRAM~2550_combout\ $end
$var wire 1 PO \ram_mips|ALT_INV_memRAM~2531_combout\ $end
$var wire 1 QO \ram_mips|ALT_INV_memRAM~1968_q\ $end
$var wire 1 RO \ram_mips|ALT_INV_memRAM~1456_q\ $end
$var wire 1 SO \ram_mips|ALT_INV_memRAM~944_q\ $end
$var wire 1 TO \ram_mips|ALT_INV_memRAM~432_q\ $end
$var wire 1 UO \ram_mips|ALT_INV_memRAM~2530_combout\ $end
$var wire 1 VO \ram_mips|ALT_INV_memRAM~1840_q\ $end
$var wire 1 WO \ram_mips|ALT_INV_memRAM~1328_q\ $end
$var wire 1 XO \ram_mips|ALT_INV_memRAM~816_q\ $end
$var wire 1 YO \ram_mips|ALT_INV_memRAM~304_q\ $end
$var wire 1 ZO \ram_mips|ALT_INV_memRAM~2529_combout\ $end
$var wire 1 [O \ram_mips|ALT_INV_memRAM~1712_q\ $end
$var wire 1 \O \ram_mips|ALT_INV_memRAM~1200_q\ $end
$var wire 1 ]O \ram_mips|ALT_INV_memRAM~688_q\ $end
$var wire 1 ^O \ram_mips|ALT_INV_memRAM~176_q\ $end
$var wire 1 _O \ram_mips|ALT_INV_memRAM~2528_combout\ $end
$var wire 1 `O \ram_mips|ALT_INV_memRAM~1584_q\ $end
$var wire 1 aO \ram_mips|ALT_INV_memRAM~1072_q\ $end
$var wire 1 bO \ram_mips|ALT_INV_memRAM~560_q\ $end
$var wire 1 cO \ram_mips|ALT_INV_memRAM~48_q\ $end
$var wire 1 dO \banco_regs|ALT_INV_registrador~1245_combout\ $end
$var wire 1 eO \ram_mips|ALT_INV_memRAM~2527_combout\ $end
$var wire 1 fO \ram_mips|ALT_INV_memRAM~2526_combout\ $end
$var wire 1 gO \ram_mips|ALT_INV_memRAM~2525_combout\ $end
$var wire 1 hO \ram_mips|ALT_INV_memRAM~2065_q\ $end
$var wire 1 iO \ram_mips|ALT_INV_memRAM~1937_q\ $end
$var wire 1 jO \ram_mips|ALT_INV_memRAM~1809_q\ $end
$var wire 1 kO \ram_mips|ALT_INV_memRAM~1681_q\ $end
$var wire 1 lO \ram_mips|ALT_INV_memRAM~2524_combout\ $end
$var wire 1 mO \ram_mips|ALT_INV_memRAM~2033_q\ $end
$var wire 1 nO \ram_mips|ALT_INV_memRAM~1905_q\ $end
$var wire 1 oO \ram_mips|ALT_INV_memRAM~1777_q\ $end
$var wire 1 pO \ram_mips|ALT_INV_memRAM~1649_q\ $end
$var wire 1 qO \ram_mips|ALT_INV_memRAM~2523_combout\ $end
$var wire 1 rO \ram_mips|ALT_INV_memRAM~2001_q\ $end
$var wire 1 sO \ram_mips|ALT_INV_memRAM~1873_q\ $end
$var wire 1 tO \ram_mips|ALT_INV_memRAM~1745_q\ $end
$var wire 1 uO \ram_mips|ALT_INV_memRAM~1617_q\ $end
$var wire 1 vO \ram_mips|ALT_INV_memRAM~2522_combout\ $end
$var wire 1 wO \ram_mips|ALT_INV_memRAM~1969_q\ $end
$var wire 1 xO \ram_mips|ALT_INV_memRAM~1841_q\ $end
$var wire 1 yO \ram_mips|ALT_INV_memRAM~1713_q\ $end
$var wire 1 zO \ram_mips|ALT_INV_memRAM~1585_q\ $end
$var wire 1 {O \ram_mips|ALT_INV_memRAM~2521_combout\ $end
$var wire 1 |O \ram_mips|ALT_INV_memRAM~2520_combout\ $end
$var wire 1 }O \ram_mips|ALT_INV_memRAM~1553_q\ $end
$var wire 1 ~O \ram_mips|ALT_INV_memRAM~1521_q\ $end
$var wire 1 !P \ram_mips|ALT_INV_memRAM~1489_q\ $end
$var wire 1 "P \ram_mips|ALT_INV_memRAM~1457_q\ $end
$var wire 1 #P \ram_mips|ALT_INV_memRAM~2519_combout\ $end
$var wire 1 $P \ram_mips|ALT_INV_memRAM~1425_q\ $end
$var wire 1 %P \ram_mips|ALT_INV_memRAM~1393_q\ $end
$var wire 1 &P \ram_mips|ALT_INV_memRAM~1361_q\ $end
$var wire 1 'P \ram_mips|ALT_INV_memRAM~1329_q\ $end
$var wire 1 (P \ram_mips|ALT_INV_memRAM~2518_combout\ $end
$var wire 1 )P \ram_mips|ALT_INV_memRAM~1297_q\ $end
$var wire 1 *P \ram_mips|ALT_INV_memRAM~1265_q\ $end
$var wire 1 +P \ram_mips|ALT_INV_memRAM~1233_q\ $end
$var wire 1 ,P \ram_mips|ALT_INV_memRAM~1201_q\ $end
$var wire 1 -P \ram_mips|ALT_INV_memRAM~2517_combout\ $end
$var wire 1 .P \ram_mips|ALT_INV_memRAM~1169_q\ $end
$var wire 1 /P \ram_mips|ALT_INV_memRAM~1137_q\ $end
$var wire 1 0P \ram_mips|ALT_INV_memRAM~1105_q\ $end
$var wire 1 1P \ram_mips|ALT_INV_memRAM~1073_q\ $end
$var wire 1 2P \ram_mips|ALT_INV_memRAM~2516_combout\ $end
$var wire 1 3P \ram_mips|ALT_INV_memRAM~2515_combout\ $end
$var wire 1 4P \ram_mips|ALT_INV_memRAM~1041_q\ $end
$var wire 1 5P \ram_mips|ALT_INV_memRAM~913_q\ $end
$var wire 1 6P \ram_mips|ALT_INV_memRAM~785_q\ $end
$var wire 1 7P \ram_mips|ALT_INV_memRAM~657_q\ $end
$var wire 1 8P \ram_mips|ALT_INV_memRAM~2514_combout\ $end
$var wire 1 9P \ram_mips|ALT_INV_memRAM~1009_q\ $end
$var wire 1 :P \ram_mips|ALT_INV_memRAM~881_q\ $end
$var wire 1 ;P \ram_mips|ALT_INV_memRAM~753_q\ $end
$var wire 1 <P \ram_mips|ALT_INV_memRAM~625_q\ $end
$var wire 1 =P \ram_mips|ALT_INV_memRAM~2513_combout\ $end
$var wire 1 >P \ram_mips|ALT_INV_memRAM~977_q\ $end
$var wire 1 ?P \ram_mips|ALT_INV_memRAM~849_q\ $end
$var wire 1 @P \ram_mips|ALT_INV_memRAM~721_q\ $end
$var wire 1 AP \ram_mips|ALT_INV_memRAM~593_q\ $end
$var wire 1 BP \ram_mips|ALT_INV_memRAM~2512_combout\ $end
$var wire 1 CP \ram_mips|ALT_INV_memRAM~945_q\ $end
$var wire 1 DP \ram_mips|ALT_INV_memRAM~817_q\ $end
$var wire 1 EP \ram_mips|ALT_INV_memRAM~689_q\ $end
$var wire 1 FP \ram_mips|ALT_INV_memRAM~561_q\ $end
$var wire 1 GP \ram_mips|ALT_INV_memRAM~2511_combout\ $end
$var wire 1 HP \ram_mips|ALT_INV_memRAM~2510_combout\ $end
$var wire 1 IP \ram_mips|ALT_INV_memRAM~529_q\ $end
$var wire 1 JP \ram_mips|ALT_INV_memRAM~401_q\ $end
$var wire 1 KP \ram_mips|ALT_INV_memRAM~273_q\ $end
$var wire 1 LP \ram_mips|ALT_INV_memRAM~145_q\ $end
$var wire 1 MP \ram_mips|ALT_INV_memRAM~2509_combout\ $end
$var wire 1 NP \ram_mips|ALT_INV_memRAM~497_q\ $end
$var wire 1 OP \ram_mips|ALT_INV_memRAM~369_q\ $end
$var wire 1 PP \ram_mips|ALT_INV_memRAM~241_q\ $end
$var wire 1 QP \ram_mips|ALT_INV_memRAM~113_q\ $end
$var wire 1 RP \ram_mips|ALT_INV_memRAM~2508_combout\ $end
$var wire 1 SP \ram_mips|ALT_INV_memRAM~465_q\ $end
$var wire 1 TP \ram_mips|ALT_INV_memRAM~337_q\ $end
$var wire 1 UP \ram_mips|ALT_INV_memRAM~209_q\ $end
$var wire 1 VP \ram_mips|ALT_INV_memRAM~81_q\ $end
$var wire 1 WP \ram_mips|ALT_INV_memRAM~2507_combout\ $end
$var wire 1 XP \ram_mips|ALT_INV_memRAM~433_q\ $end
$var wire 1 YP \ram_mips|ALT_INV_memRAM~305_q\ $end
$var wire 1 ZP \ram_mips|ALT_INV_memRAM~177_q\ $end
$var wire 1 [P \ram_mips|ALT_INV_memRAM~49_q\ $end
$var wire 1 \P \banco_regs|ALT_INV_registrador~1244_combout\ $end
$var wire 1 ]P \ram_mips|ALT_INV_memRAM~2506_combout\ $end
$var wire 1 ^P \ram_mips|ALT_INV_memRAM~2505_combout\ $end
$var wire 1 _P \ram_mips|ALT_INV_memRAM~2504_combout\ $end
$var wire 1 `P \ram_mips|ALT_INV_memRAM~2066_q\ $end
$var wire 1 aP \ram_mips|ALT_INV_memRAM~1554_q\ $end
$var wire 1 bP \ram_mips|ALT_INV_memRAM~1042_q\ $end
$var wire 1 cP \ram_mips|ALT_INV_memRAM~530_q\ $end
$var wire 1 dP \ram_mips|ALT_INV_memRAM~2503_combout\ $end
$var wire 1 eP \ram_mips|ALT_INV_memRAM~2034_q\ $end
$var wire 1 fP \ram_mips|ALT_INV_memRAM~1522_q\ $end
$var wire 1 gP \ram_mips|ALT_INV_memRAM~1010_q\ $end
$var wire 1 hP \ram_mips|ALT_INV_memRAM~498_q\ $end
$var wire 1 iP \ram_mips|ALT_INV_memRAM~2502_combout\ $end
$var wire 1 jP \ram_mips|ALT_INV_memRAM~2002_q\ $end
$var wire 1 kP \ram_mips|ALT_INV_memRAM~1490_q\ $end
$var wire 1 lP \ram_mips|ALT_INV_memRAM~978_q\ $end
$var wire 1 mP \ram_mips|ALT_INV_memRAM~466_q\ $end
$var wire 1 nP \ram_mips|ALT_INV_memRAM~2501_combout\ $end
$var wire 1 oP \ram_mips|ALT_INV_memRAM~1970_q\ $end
$var wire 1 pP \ram_mips|ALT_INV_memRAM~1458_q\ $end
$var wire 1 qP \ram_mips|ALT_INV_memRAM~946_q\ $end
$var wire 1 rP \ram_mips|ALT_INV_memRAM~434_q\ $end
$var wire 1 sP \ram_mips|ALT_INV_memRAM~2500_combout\ $end
$var wire 1 tP \ram_mips|ALT_INV_memRAM~2499_combout\ $end
$var wire 1 uP \ram_mips|ALT_INV_memRAM~1938_q\ $end
$var wire 1 vP \ram_mips|ALT_INV_memRAM~1906_q\ $end
$var wire 1 wP \ram_mips|ALT_INV_memRAM~1874_q\ $end
$var wire 1 xP \ram_mips|ALT_INV_memRAM~1842_q\ $end
$var wire 1 yP \ram_mips|ALT_INV_memRAM~2498_combout\ $end
$var wire 1 zP \ram_mips|ALT_INV_memRAM~1426_q\ $end
$var wire 1 {P \ram_mips|ALT_INV_memRAM~1394_q\ $end
$var wire 1 |P \ram_mips|ALT_INV_memRAM~1362_q\ $end
$var wire 1 }P \ram_mips|ALT_INV_memRAM~1330_q\ $end
$var wire 1 ~P \ram_mips|ALT_INV_memRAM~2497_combout\ $end
$var wire 1 !Q \ram_mips|ALT_INV_memRAM~914_q\ $end
$var wire 1 "Q \ram_mips|ALT_INV_memRAM~882_q\ $end
$var wire 1 #Q \ram_mips|ALT_INV_memRAM~850_q\ $end
$var wire 1 $Q \ram_mips|ALT_INV_memRAM~818_q\ $end
$var wire 1 %Q \ram_mips|ALT_INV_memRAM~2496_combout\ $end
$var wire 1 &Q \ram_mips|ALT_INV_memRAM~402_q\ $end
$var wire 1 'Q \ram_mips|ALT_INV_memRAM~370_q\ $end
$var wire 1 (Q \ram_mips|ALT_INV_memRAM~338_q\ $end
$var wire 1 )Q \ram_mips|ALT_INV_memRAM~306_q\ $end
$var wire 1 *Q \ram_mips|ALT_INV_memRAM~2495_combout\ $end
$var wire 1 +Q \ram_mips|ALT_INV_memRAM~2494_combout\ $end
$var wire 1 ,Q \ram_mips|ALT_INV_memRAM~1810_q\ $end
$var wire 1 -Q \ram_mips|ALT_INV_memRAM~1778_q\ $end
$var wire 1 .Q \ram_mips|ALT_INV_memRAM~1746_q\ $end
$var wire 1 /Q \ram_mips|ALT_INV_memRAM~1714_q\ $end
$var wire 1 0Q \ram_mips|ALT_INV_memRAM~2493_combout\ $end
$var wire 1 1Q \ram_mips|ALT_INV_memRAM~1298_q\ $end
$var wire 1 2Q \ram_mips|ALT_INV_memRAM~1266_q\ $end
$var wire 1 3Q \ram_mips|ALT_INV_memRAM~1234_q\ $end
$var wire 1 4Q \ram_mips|ALT_INV_memRAM~1202_q\ $end
$var wire 1 5Q \ram_mips|ALT_INV_memRAM~2492_combout\ $end
$var wire 1 6Q \ram_mips|ALT_INV_memRAM~786_q\ $end
$var wire 1 7Q \ram_mips|ALT_INV_memRAM~754_q\ $end
$var wire 1 8Q \ram_mips|ALT_INV_memRAM~722_q\ $end
$var wire 1 9Q \ram_mips|ALT_INV_memRAM~690_q\ $end
$var wire 1 :Q \ram_mips|ALT_INV_memRAM~2491_combout\ $end
$var wire 1 ;Q \ram_mips|ALT_INV_memRAM~274_q\ $end
$var wire 1 <Q \ram_mips|ALT_INV_memRAM~242_q\ $end
$var wire 1 =Q \ram_mips|ALT_INV_memRAM~210_q\ $end
$var wire 1 >Q \ram_mips|ALT_INV_memRAM~178_q\ $end
$var wire 1 ?Q \ram_mips|ALT_INV_memRAM~2490_combout\ $end
$var wire 1 @Q \ram_mips|ALT_INV_memRAM~2489_combout\ $end
$var wire 1 AQ \ram_mips|ALT_INV_memRAM~1682_q\ $end
$var wire 1 BQ \ram_mips|ALT_INV_memRAM~1650_q\ $end
$var wire 1 CQ \ram_mips|ALT_INV_memRAM~1618_q\ $end
$var wire 1 DQ \ram_mips|ALT_INV_memRAM~1586_q\ $end
$var wire 1 EQ \ram_mips|ALT_INV_memRAM~2488_combout\ $end
$var wire 1 FQ \ram_mips|ALT_INV_memRAM~1170_q\ $end
$var wire 1 GQ \ram_mips|ALT_INV_memRAM~1138_q\ $end
$var wire 1 HQ \ram_mips|ALT_INV_memRAM~1106_q\ $end
$var wire 1 IQ \ram_mips|ALT_INV_memRAM~1074_q\ $end
$var wire 1 JQ \ram_mips|ALT_INV_memRAM~2487_combout\ $end
$var wire 1 KQ \ram_mips|ALT_INV_memRAM~658_q\ $end
$var wire 1 LQ \ram_mips|ALT_INV_memRAM~626_q\ $end
$var wire 1 MQ \ram_mips|ALT_INV_memRAM~594_q\ $end
$var wire 1 NQ \ram_mips|ALT_INV_memRAM~562_q\ $end
$var wire 1 OQ \ram_mips|ALT_INV_memRAM~2486_combout\ $end
$var wire 1 PQ \ram_mips|ALT_INV_memRAM~146_q\ $end
$var wire 1 QQ \ram_mips|ALT_INV_memRAM~114_q\ $end
$var wire 1 RQ \ram_mips|ALT_INV_memRAM~82_q\ $end
$var wire 1 SQ \ram_mips|ALT_INV_memRAM~50_q\ $end
$var wire 1 TQ \banco_regs|ALT_INV_registrador~1243_combout\ $end
$var wire 1 UQ \ram_mips|ALT_INV_memRAM~2485_combout\ $end
$var wire 1 VQ \ram_mips|ALT_INV_memRAM~2484_combout\ $end
$var wire 1 WQ \ram_mips|ALT_INV_memRAM~2483_combout\ $end
$var wire 1 XQ \ram_mips|ALT_INV_memRAM~2067_q\ $end
$var wire 1 YQ \ram_mips|ALT_INV_memRAM~1939_q\ $end
$var wire 1 ZQ \ram_mips|ALT_INV_memRAM~1811_q\ $end
$var wire 1 [Q \ram_mips|ALT_INV_memRAM~1683_q\ $end
$var wire 1 \Q \ram_mips|ALT_INV_memRAM~2482_combout\ $end
$var wire 1 ]Q \ram_mips|ALT_INV_memRAM~1555_q\ $end
$var wire 1 ^Q \ram_mips|ALT_INV_memRAM~1427_q\ $end
$var wire 1 _Q \ram_mips|ALT_INV_memRAM~1299_q\ $end
$var wire 1 `Q \ram_mips|ALT_INV_memRAM~1171_q\ $end
$var wire 1 aQ \ram_mips|ALT_INV_memRAM~2481_combout\ $end
$var wire 1 bQ \ram_mips|ALT_INV_memRAM~1043_q\ $end
$var wire 1 cQ \ram_mips|ALT_INV_memRAM~915_q\ $end
$var wire 1 dQ \ram_mips|ALT_INV_memRAM~787_q\ $end
$var wire 1 eQ \ram_mips|ALT_INV_memRAM~659_q\ $end
$var wire 1 fQ \ram_mips|ALT_INV_memRAM~2480_combout\ $end
$var wire 1 gQ \ram_mips|ALT_INV_memRAM~531_q\ $end
$var wire 1 hQ \ram_mips|ALT_INV_memRAM~403_q\ $end
$var wire 1 iQ \ram_mips|ALT_INV_memRAM~275_q\ $end
$var wire 1 jQ \ram_mips|ALT_INV_memRAM~147_q\ $end
$var wire 1 kQ \ram_mips|ALT_INV_memRAM~2479_combout\ $end
$var wire 1 lQ \ram_mips|ALT_INV_memRAM~2478_combout\ $end
$var wire 1 mQ \ram_mips|ALT_INV_memRAM~2035_q\ $end
$var wire 1 nQ \ram_mips|ALT_INV_memRAM~1523_q\ $end
$var wire 1 oQ \ram_mips|ALT_INV_memRAM~1011_q\ $end
$var wire 1 pQ \ram_mips|ALT_INV_memRAM~499_q\ $end
$var wire 1 qQ \ram_mips|ALT_INV_memRAM~2477_combout\ $end
$var wire 1 rQ \ram_mips|ALT_INV_memRAM~1907_q\ $end
$var wire 1 sQ \ram_mips|ALT_INV_memRAM~1395_q\ $end
$var wire 1 tQ \ram_mips|ALT_INV_memRAM~883_q\ $end
$var wire 1 uQ \ram_mips|ALT_INV_memRAM~371_q\ $end
$var wire 1 vQ \ram_mips|ALT_INV_memRAM~2476_combout\ $end
$var wire 1 wQ \ram_mips|ALT_INV_memRAM~1779_q\ $end
$var wire 1 xQ \ram_mips|ALT_INV_memRAM~1267_q\ $end
$var wire 1 yQ \ram_mips|ALT_INV_memRAM~755_q\ $end
$var wire 1 zQ \ram_mips|ALT_INV_memRAM~243_q\ $end
$var wire 1 {Q \ram_mips|ALT_INV_memRAM~2475_combout\ $end
$var wire 1 |Q \ram_mips|ALT_INV_memRAM~1651_q\ $end
$var wire 1 }Q \ram_mips|ALT_INV_memRAM~1139_q\ $end
$var wire 1 ~Q \ram_mips|ALT_INV_memRAM~627_q\ $end
$var wire 1 !R \ram_mips|ALT_INV_memRAM~115_q\ $end
$var wire 1 "R \ram_mips|ALT_INV_memRAM~2474_combout\ $end
$var wire 1 #R \ram_mips|ALT_INV_memRAM~2473_combout\ $end
$var wire 1 $R \ram_mips|ALT_INV_memRAM~2003_q\ $end
$var wire 1 %R \ram_mips|ALT_INV_memRAM~1491_q\ $end
$var wire 1 &R \ram_mips|ALT_INV_memRAM~979_q\ $end
$var wire 1 'R \ram_mips|ALT_INV_memRAM~467_q\ $end
$var wire 1 (R \ram_mips|ALT_INV_memRAM~2472_combout\ $end
$var wire 1 )R \ram_mips|ALT_INV_memRAM~1875_q\ $end
$var wire 1 *R \ram_mips|ALT_INV_memRAM~1363_q\ $end
$var wire 1 +R \ram_mips|ALT_INV_memRAM~851_q\ $end
$var wire 1 ,R \ram_mips|ALT_INV_memRAM~339_q\ $end
$var wire 1 -R \ram_mips|ALT_INV_memRAM~2471_combout\ $end
$var wire 1 .R \ram_mips|ALT_INV_memRAM~1747_q\ $end
$var wire 1 /R \ram_mips|ALT_INV_memRAM~1235_q\ $end
$var wire 1 0R \ram_mips|ALT_INV_memRAM~723_q\ $end
$var wire 1 1R \ram_mips|ALT_INV_memRAM~211_q\ $end
$var wire 1 2R \ram_mips|ALT_INV_memRAM~2470_combout\ $end
$var wire 1 3R \ram_mips|ALT_INV_memRAM~1619_q\ $end
$var wire 1 4R \ram_mips|ALT_INV_memRAM~1107_q\ $end
$var wire 1 5R \ram_mips|ALT_INV_memRAM~595_q\ $end
$var wire 1 6R \ram_mips|ALT_INV_memRAM~83_q\ $end
$var wire 1 7R \ram_mips|ALT_INV_memRAM~2469_combout\ $end
$var wire 1 8R \ram_mips|ALT_INV_memRAM~2468_combout\ $end
$var wire 1 9R \ram_mips|ALT_INV_memRAM~1971_q\ $end
$var wire 1 :R \ram_mips|ALT_INV_memRAM~1459_q\ $end
$var wire 1 ;R \ram_mips|ALT_INV_memRAM~947_q\ $end
$var wire 1 <R \ram_mips|ALT_INV_memRAM~435_q\ $end
$var wire 1 =R \ram_mips|ALT_INV_memRAM~2467_combout\ $end
$var wire 1 >R \ram_mips|ALT_INV_memRAM~1843_q\ $end
$var wire 1 ?R \ram_mips|ALT_INV_memRAM~1331_q\ $end
$var wire 1 @R \ram_mips|ALT_INV_memRAM~819_q\ $end
$var wire 1 AR \ram_mips|ALT_INV_memRAM~307_q\ $end
$var wire 1 BR \ram_mips|ALT_INV_memRAM~2466_combout\ $end
$var wire 1 CR \ram_mips|ALT_INV_memRAM~1715_q\ $end
$var wire 1 DR \ram_mips|ALT_INV_memRAM~1203_q\ $end
$var wire 1 ER \ram_mips|ALT_INV_memRAM~691_q\ $end
$var wire 1 FR \ram_mips|ALT_INV_memRAM~179_q\ $end
$var wire 1 GR \ram_mips|ALT_INV_memRAM~2465_combout\ $end
$var wire 1 HR \ram_mips|ALT_INV_memRAM~1587_q\ $end
$var wire 1 IR \ram_mips|ALT_INV_memRAM~1075_q\ $end
$var wire 1 JR \ram_mips|ALT_INV_memRAM~563_q\ $end
$var wire 1 KR \ram_mips|ALT_INV_memRAM~51_q\ $end
$var wire 1 LR \banco_regs|ALT_INV_registrador~1242_combout\ $end
$var wire 1 MR \ram_mips|ALT_INV_memRAM~2464_combout\ $end
$var wire 1 NR \ram_mips|ALT_INV_memRAM~2463_combout\ $end
$var wire 1 OR \ram_mips|ALT_INV_memRAM~2462_combout\ $end
$var wire 1 PR \ram_mips|ALT_INV_memRAM~2068_q\ $end
$var wire 1 QR \ram_mips|ALT_INV_memRAM~1940_q\ $end
$var wire 1 RR \ram_mips|ALT_INV_memRAM~1812_q\ $end
$var wire 1 SR \ram_mips|ALT_INV_memRAM~1684_q\ $end
$var wire 1 TR \ram_mips|ALT_INV_memRAM~2461_combout\ $end
$var wire 1 UR \ram_mips|ALT_INV_memRAM~2036_q\ $end
$var wire 1 VR \ram_mips|ALT_INV_memRAM~1908_q\ $end
$var wire 1 WR \ram_mips|ALT_INV_memRAM~1780_q\ $end
$var wire 1 XR \ram_mips|ALT_INV_memRAM~1652_q\ $end
$var wire 1 YR \ram_mips|ALT_INV_memRAM~2460_combout\ $end
$var wire 1 ZR \ram_mips|ALT_INV_memRAM~2004_q\ $end
$var wire 1 [R \ram_mips|ALT_INV_memRAM~1876_q\ $end
$var wire 1 \R \ram_mips|ALT_INV_memRAM~1748_q\ $end
$var wire 1 ]R \ram_mips|ALT_INV_memRAM~1620_q\ $end
$var wire 1 ^R \ram_mips|ALT_INV_memRAM~2459_combout\ $end
$var wire 1 _R \ram_mips|ALT_INV_memRAM~1972_q\ $end
$var wire 1 `R \ram_mips|ALT_INV_memRAM~1844_q\ $end
$var wire 1 aR \ram_mips|ALT_INV_memRAM~1716_q\ $end
$var wire 1 bR \ram_mips|ALT_INV_memRAM~1588_q\ $end
$var wire 1 cR \ram_mips|ALT_INV_memRAM~2458_combout\ $end
$var wire 1 dR \ram_mips|ALT_INV_memRAM~2457_combout\ $end
$var wire 1 eR \ram_mips|ALT_INV_memRAM~1556_q\ $end
$var wire 1 fR \ram_mips|ALT_INV_memRAM~1524_q\ $end
$var wire 1 gR \ram_mips|ALT_INV_memRAM~1492_q\ $end
$var wire 1 hR \ram_mips|ALT_INV_memRAM~1460_q\ $end
$var wire 1 iR \ram_mips|ALT_INV_memRAM~2456_combout\ $end
$var wire 1 jR \ram_mips|ALT_INV_memRAM~1428_q\ $end
$var wire 1 kR \ram_mips|ALT_INV_memRAM~1396_q\ $end
$var wire 1 lR \ram_mips|ALT_INV_memRAM~1364_q\ $end
$var wire 1 mR \ram_mips|ALT_INV_memRAM~1332_q\ $end
$var wire 1 nR \ram_mips|ALT_INV_memRAM~2455_combout\ $end
$var wire 1 oR \ram_mips|ALT_INV_memRAM~1300_q\ $end
$var wire 1 pR \ram_mips|ALT_INV_memRAM~1268_q\ $end
$var wire 1 qR \ram_mips|ALT_INV_memRAM~1236_q\ $end
$var wire 1 rR \ram_mips|ALT_INV_memRAM~1204_q\ $end
$var wire 1 sR \ram_mips|ALT_INV_memRAM~2454_combout\ $end
$var wire 1 tR \ram_mips|ALT_INV_memRAM~1172_q\ $end
$var wire 1 uR \ram_mips|ALT_INV_memRAM~1140_q\ $end
$var wire 1 vR \ram_mips|ALT_INV_memRAM~1108_q\ $end
$var wire 1 wR \ram_mips|ALT_INV_memRAM~1076_q\ $end
$var wire 1 xR \ram_mips|ALT_INV_memRAM~2453_combout\ $end
$var wire 1 yR \ram_mips|ALT_INV_memRAM~2452_combout\ $end
$var wire 1 zR \ram_mips|ALT_INV_memRAM~1044_q\ $end
$var wire 1 {R \ram_mips|ALT_INV_memRAM~916_q\ $end
$var wire 1 |R \ram_mips|ALT_INV_memRAM~788_q\ $end
$var wire 1 }R \ram_mips|ALT_INV_memRAM~660_q\ $end
$var wire 1 ~R \ram_mips|ALT_INV_memRAM~2451_combout\ $end
$var wire 1 !S \ram_mips|ALT_INV_memRAM~1012_q\ $end
$var wire 1 "S \ram_mips|ALT_INV_memRAM~884_q\ $end
$var wire 1 #S \ram_mips|ALT_INV_memRAM~756_q\ $end
$var wire 1 $S \ram_mips|ALT_INV_memRAM~628_q\ $end
$var wire 1 %S \ram_mips|ALT_INV_memRAM~2450_combout\ $end
$var wire 1 &S \ram_mips|ALT_INV_memRAM~980_q\ $end
$var wire 1 'S \ram_mips|ALT_INV_memRAM~852_q\ $end
$var wire 1 (S \ram_mips|ALT_INV_memRAM~724_q\ $end
$var wire 1 )S \ram_mips|ALT_INV_memRAM~596_q\ $end
$var wire 1 *S \ram_mips|ALT_INV_memRAM~2449_combout\ $end
$var wire 1 +S \ram_mips|ALT_INV_memRAM~948_q\ $end
$var wire 1 ,S \ram_mips|ALT_INV_memRAM~820_q\ $end
$var wire 1 -S \ram_mips|ALT_INV_memRAM~692_q\ $end
$var wire 1 .S \ram_mips|ALT_INV_memRAM~564_q\ $end
$var wire 1 /S \ram_mips|ALT_INV_memRAM~2448_combout\ $end
$var wire 1 0S \ram_mips|ALT_INV_memRAM~2447_combout\ $end
$var wire 1 1S \ram_mips|ALT_INV_memRAM~532_q\ $end
$var wire 1 2S \ram_mips|ALT_INV_memRAM~404_q\ $end
$var wire 1 3S \ram_mips|ALT_INV_memRAM~276_q\ $end
$var wire 1 4S \ram_mips|ALT_INV_memRAM~148_q\ $end
$var wire 1 5S \ram_mips|ALT_INV_memRAM~2446_combout\ $end
$var wire 1 6S \ram_mips|ALT_INV_memRAM~500_q\ $end
$var wire 1 7S \ram_mips|ALT_INV_memRAM~372_q\ $end
$var wire 1 8S \ram_mips|ALT_INV_memRAM~244_q\ $end
$var wire 1 9S \ram_mips|ALT_INV_memRAM~116_q\ $end
$var wire 1 :S \ram_mips|ALT_INV_memRAM~2445_combout\ $end
$var wire 1 ;S \ram_mips|ALT_INV_memRAM~468_q\ $end
$var wire 1 <S \ram_mips|ALT_INV_memRAM~340_q\ $end
$var wire 1 =S \ram_mips|ALT_INV_memRAM~212_q\ $end
$var wire 1 >S \ram_mips|ALT_INV_memRAM~84_q\ $end
$var wire 1 ?S \ram_mips|ALT_INV_memRAM~2444_combout\ $end
$var wire 1 @S \ram_mips|ALT_INV_memRAM~436_q\ $end
$var wire 1 AS \ram_mips|ALT_INV_memRAM~308_q\ $end
$var wire 1 BS \ram_mips|ALT_INV_memRAM~180_q\ $end
$var wire 1 CS \ram_mips|ALT_INV_memRAM~52_q\ $end
$var wire 1 DS \banco_regs|ALT_INV_registrador~1241_combout\ $end
$var wire 1 ES \ram_mips|ALT_INV_memRAM~2443_combout\ $end
$var wire 1 FS \ram_mips|ALT_INV_memRAM~2442_combout\ $end
$var wire 1 GS \ram_mips|ALT_INV_memRAM~2441_combout\ $end
$var wire 1 HS \ram_mips|ALT_INV_memRAM~2069_q\ $end
$var wire 1 IS \ram_mips|ALT_INV_memRAM~1557_q\ $end
$var wire 1 JS \ram_mips|ALT_INV_memRAM~1045_q\ $end
$var wire 1 KS \ram_mips|ALT_INV_memRAM~533_q\ $end
$var wire 1 LS \ram_mips|ALT_INV_memRAM~2440_combout\ $end
$var wire 1 MS \ram_mips|ALT_INV_memRAM~2037_q\ $end
$var wire 1 NS \ram_mips|ALT_INV_memRAM~1525_q\ $end
$var wire 1 OS \ram_mips|ALT_INV_memRAM~1013_q\ $end
$var wire 1 PS \ram_mips|ALT_INV_memRAM~501_q\ $end
$var wire 1 QS \ram_mips|ALT_INV_memRAM~2439_combout\ $end
$var wire 1 RS \ram_mips|ALT_INV_memRAM~2005_q\ $end
$var wire 1 SS \ram_mips|ALT_INV_memRAM~1493_q\ $end
$var wire 1 TS \ram_mips|ALT_INV_memRAM~981_q\ $end
$var wire 1 US \ram_mips|ALT_INV_memRAM~469_q\ $end
$var wire 1 VS \ram_mips|ALT_INV_memRAM~2438_combout\ $end
$var wire 1 WS \ram_mips|ALT_INV_memRAM~1973_q\ $end
$var wire 1 XS \ram_mips|ALT_INV_memRAM~1461_q\ $end
$var wire 1 YS \ram_mips|ALT_INV_memRAM~949_q\ $end
$var wire 1 ZS \ram_mips|ALT_INV_memRAM~437_q\ $end
$var wire 1 [S \ram_mips|ALT_INV_memRAM~2437_combout\ $end
$var wire 1 \S \ram_mips|ALT_INV_memRAM~2436_combout\ $end
$var wire 1 ]S \ram_mips|ALT_INV_memRAM~1941_q\ $end
$var wire 1 ^S \ram_mips|ALT_INV_memRAM~1909_q\ $end
$var wire 1 _S \ram_mips|ALT_INV_memRAM~1877_q\ $end
$var wire 1 `S \ram_mips|ALT_INV_memRAM~1845_q\ $end
$var wire 1 aS \ram_mips|ALT_INV_memRAM~2435_combout\ $end
$var wire 1 bS \ram_mips|ALT_INV_memRAM~1429_q\ $end
$var wire 1 cS \ram_mips|ALT_INV_memRAM~1397_q\ $end
$var wire 1 dS \ram_mips|ALT_INV_memRAM~1365_q\ $end
$var wire 1 eS \ram_mips|ALT_INV_memRAM~1333_q\ $end
$var wire 1 fS \ram_mips|ALT_INV_memRAM~2434_combout\ $end
$var wire 1 gS \ram_mips|ALT_INV_memRAM~917_q\ $end
$var wire 1 hS \ram_mips|ALT_INV_memRAM~885_q\ $end
$var wire 1 iS \ram_mips|ALT_INV_memRAM~853_q\ $end
$var wire 1 jS \ram_mips|ALT_INV_memRAM~821_q\ $end
$var wire 1 kS \ram_mips|ALT_INV_memRAM~2433_combout\ $end
$var wire 1 lS \ram_mips|ALT_INV_memRAM~405_q\ $end
$var wire 1 mS \ram_mips|ALT_INV_memRAM~373_q\ $end
$var wire 1 nS \ram_mips|ALT_INV_memRAM~341_q\ $end
$var wire 1 oS \ram_mips|ALT_INV_memRAM~309_q\ $end
$var wire 1 pS \ram_mips|ALT_INV_memRAM~2432_combout\ $end
$var wire 1 qS \ram_mips|ALT_INV_memRAM~2431_combout\ $end
$var wire 1 rS \ram_mips|ALT_INV_memRAM~1813_q\ $end
$var wire 1 sS \ram_mips|ALT_INV_memRAM~1781_q\ $end
$var wire 1 tS \ram_mips|ALT_INV_memRAM~1749_q\ $end
$var wire 1 uS \ram_mips|ALT_INV_memRAM~1717_q\ $end
$var wire 1 vS \ram_mips|ALT_INV_memRAM~2430_combout\ $end
$var wire 1 wS \ram_mips|ALT_INV_memRAM~1301_q\ $end
$var wire 1 xS \ram_mips|ALT_INV_memRAM~1269_q\ $end
$var wire 1 yS \ram_mips|ALT_INV_memRAM~1237_q\ $end
$var wire 1 zS \ram_mips|ALT_INV_memRAM~1205_q\ $end
$var wire 1 {S \ram_mips|ALT_INV_memRAM~2429_combout\ $end
$var wire 1 |S \ram_mips|ALT_INV_memRAM~789_q\ $end
$var wire 1 }S \ram_mips|ALT_INV_memRAM~757_q\ $end
$var wire 1 ~S \ram_mips|ALT_INV_memRAM~725_q\ $end
$var wire 1 !T \ram_mips|ALT_INV_memRAM~693_q\ $end
$var wire 1 "T \ram_mips|ALT_INV_memRAM~2428_combout\ $end
$var wire 1 #T \ram_mips|ALT_INV_memRAM~277_q\ $end
$var wire 1 $T \ram_mips|ALT_INV_memRAM~245_q\ $end
$var wire 1 %T \ram_mips|ALT_INV_memRAM~213_q\ $end
$var wire 1 &T \ram_mips|ALT_INV_memRAM~181_q\ $end
$var wire 1 'T \ram_mips|ALT_INV_memRAM~2427_combout\ $end
$var wire 1 (T \ram_mips|ALT_INV_memRAM~2426_combout\ $end
$var wire 1 )T \ram_mips|ALT_INV_memRAM~1685_q\ $end
$var wire 1 *T \ram_mips|ALT_INV_memRAM~1653_q\ $end
$var wire 1 +T \ram_mips|ALT_INV_memRAM~1621_q\ $end
$var wire 1 ,T \ram_mips|ALT_INV_memRAM~1589_q\ $end
$var wire 1 -T \ram_mips|ALT_INV_memRAM~2425_combout\ $end
$var wire 1 .T \ram_mips|ALT_INV_memRAM~1173_q\ $end
$var wire 1 /T \ram_mips|ALT_INV_memRAM~1141_q\ $end
$var wire 1 0T \ram_mips|ALT_INV_memRAM~1109_q\ $end
$var wire 1 1T \ram_mips|ALT_INV_memRAM~1077_q\ $end
$var wire 1 2T \ram_mips|ALT_INV_memRAM~2424_combout\ $end
$var wire 1 3T \ram_mips|ALT_INV_memRAM~661_q\ $end
$var wire 1 4T \ram_mips|ALT_INV_memRAM~629_q\ $end
$var wire 1 5T \ram_mips|ALT_INV_memRAM~597_q\ $end
$var wire 1 6T \ram_mips|ALT_INV_memRAM~565_q\ $end
$var wire 1 7T \ram_mips|ALT_INV_memRAM~2423_combout\ $end
$var wire 1 8T \ram_mips|ALT_INV_memRAM~149_q\ $end
$var wire 1 9T \ram_mips|ALT_INV_memRAM~1334_q\ $end
$var wire 1 :T \ram_mips|ALT_INV_memRAM~822_q\ $end
$var wire 1 ;T \ram_mips|ALT_INV_memRAM~310_q\ $end
$var wire 1 <T \ram_mips|ALT_INV_memRAM~2403_combout\ $end
$var wire 1 =T \ram_mips|ALT_INV_memRAM~1718_q\ $end
$var wire 1 >T \ram_mips|ALT_INV_memRAM~1206_q\ $end
$var wire 1 ?T \ram_mips|ALT_INV_memRAM~694_q\ $end
$var wire 1 @T \ram_mips|ALT_INV_memRAM~182_q\ $end
$var wire 1 AT \ram_mips|ALT_INV_memRAM~2402_combout\ $end
$var wire 1 BT \ram_mips|ALT_INV_memRAM~1590_q\ $end
$var wire 1 CT \ram_mips|ALT_INV_memRAM~1078_q\ $end
$var wire 1 DT \ram_mips|ALT_INV_memRAM~566_q\ $end
$var wire 1 ET \ram_mips|ALT_INV_memRAM~54_q\ $end
$var wire 1 FT \banco_regs|ALT_INV_registrador~1239_combout\ $end
$var wire 1 GT \ram_mips|ALT_INV_memRAM~2401_combout\ $end
$var wire 1 HT \ram_mips|ALT_INV_memRAM~2400_combout\ $end
$var wire 1 IT \ram_mips|ALT_INV_memRAM~2399_combout\ $end
$var wire 1 JT \ram_mips|ALT_INV_memRAM~2071_q\ $end
$var wire 1 KT \ram_mips|ALT_INV_memRAM~1943_q\ $end
$var wire 1 LT \ram_mips|ALT_INV_memRAM~1815_q\ $end
$var wire 1 MT \ram_mips|ALT_INV_memRAM~1687_q\ $end
$var wire 1 NT \ram_mips|ALT_INV_memRAM~2398_combout\ $end
$var wire 1 OT \ram_mips|ALT_INV_memRAM~2039_q\ $end
$var wire 1 PT \ram_mips|ALT_INV_memRAM~1911_q\ $end
$var wire 1 QT \ram_mips|ALT_INV_memRAM~1783_q\ $end
$var wire 1 RT \ram_mips|ALT_INV_memRAM~1655_q\ $end
$var wire 1 ST \ram_mips|ALT_INV_memRAM~2397_combout\ $end
$var wire 1 TT \ram_mips|ALT_INV_memRAM~2007_q\ $end
$var wire 1 UT \ram_mips|ALT_INV_memRAM~1879_q\ $end
$var wire 1 VT \ram_mips|ALT_INV_memRAM~1751_q\ $end
$var wire 1 WT \ram_mips|ALT_INV_memRAM~1623_q\ $end
$var wire 1 XT \ram_mips|ALT_INV_memRAM~2396_combout\ $end
$var wire 1 YT \ram_mips|ALT_INV_memRAM~1975_q\ $end
$var wire 1 ZT \ram_mips|ALT_INV_memRAM~1847_q\ $end
$var wire 1 [T \ram_mips|ALT_INV_memRAM~1719_q\ $end
$var wire 1 \T \ram_mips|ALT_INV_memRAM~1591_q\ $end
$var wire 1 ]T \ram_mips|ALT_INV_memRAM~2395_combout\ $end
$var wire 1 ^T \ram_mips|ALT_INV_memRAM~2394_combout\ $end
$var wire 1 _T \ram_mips|ALT_INV_memRAM~1559_q\ $end
$var wire 1 `T \ram_mips|ALT_INV_memRAM~1527_q\ $end
$var wire 1 aT \ram_mips|ALT_INV_memRAM~1495_q\ $end
$var wire 1 bT \ram_mips|ALT_INV_memRAM~1463_q\ $end
$var wire 1 cT \ram_mips|ALT_INV_memRAM~2393_combout\ $end
$var wire 1 dT \ram_mips|ALT_INV_memRAM~1431_q\ $end
$var wire 1 eT \ram_mips|ALT_INV_memRAM~1399_q\ $end
$var wire 1 fT \ram_mips|ALT_INV_memRAM~1367_q\ $end
$var wire 1 gT \ram_mips|ALT_INV_memRAM~1335_q\ $end
$var wire 1 hT \ram_mips|ALT_INV_memRAM~2392_combout\ $end
$var wire 1 iT \ram_mips|ALT_INV_memRAM~1303_q\ $end
$var wire 1 jT \ram_mips|ALT_INV_memRAM~1271_q\ $end
$var wire 1 kT \ram_mips|ALT_INV_memRAM~1239_q\ $end
$var wire 1 lT \ram_mips|ALT_INV_memRAM~1207_q\ $end
$var wire 1 mT \ram_mips|ALT_INV_memRAM~2391_combout\ $end
$var wire 1 nT \ram_mips|ALT_INV_memRAM~1175_q\ $end
$var wire 1 oT \ram_mips|ALT_INV_memRAM~1143_q\ $end
$var wire 1 pT \ram_mips|ALT_INV_memRAM~1111_q\ $end
$var wire 1 qT \ram_mips|ALT_INV_memRAM~1079_q\ $end
$var wire 1 rT \ram_mips|ALT_INV_memRAM~2390_combout\ $end
$var wire 1 sT \ram_mips|ALT_INV_memRAM~2389_combout\ $end
$var wire 1 tT \ram_mips|ALT_INV_memRAM~1047_q\ $end
$var wire 1 uT \ram_mips|ALT_INV_memRAM~919_q\ $end
$var wire 1 vT \ram_mips|ALT_INV_memRAM~791_q\ $end
$var wire 1 wT \ram_mips|ALT_INV_memRAM~663_q\ $end
$var wire 1 xT \ram_mips|ALT_INV_memRAM~2388_combout\ $end
$var wire 1 yT \ram_mips|ALT_INV_memRAM~1015_q\ $end
$var wire 1 zT \ram_mips|ALT_INV_memRAM~887_q\ $end
$var wire 1 {T \ram_mips|ALT_INV_memRAM~759_q\ $end
$var wire 1 |T \ram_mips|ALT_INV_memRAM~631_q\ $end
$var wire 1 }T \ram_mips|ALT_INV_memRAM~2387_combout\ $end
$var wire 1 ~T \ram_mips|ALT_INV_memRAM~983_q\ $end
$var wire 1 !U \ram_mips|ALT_INV_memRAM~855_q\ $end
$var wire 1 "U \ram_mips|ALT_INV_memRAM~727_q\ $end
$var wire 1 #U \ram_mips|ALT_INV_memRAM~599_q\ $end
$var wire 1 $U \ram_mips|ALT_INV_memRAM~2386_combout\ $end
$var wire 1 %U \ram_mips|ALT_INV_memRAM~117_q\ $end
$var wire 1 &U \ram_mips|ALT_INV_memRAM~85_q\ $end
$var wire 1 'U \ram_mips|ALT_INV_memRAM~53_q\ $end
$var wire 1 (U \banco_regs|ALT_INV_registrador~1240_combout\ $end
$var wire 1 )U \ram_mips|ALT_INV_memRAM~2422_combout\ $end
$var wire 1 *U \ram_mips|ALT_INV_memRAM~2421_combout\ $end
$var wire 1 +U \ram_mips|ALT_INV_memRAM~2420_combout\ $end
$var wire 1 ,U \ram_mips|ALT_INV_memRAM~2070_q\ $end
$var wire 1 -U \ram_mips|ALT_INV_memRAM~1942_q\ $end
$var wire 1 .U \ram_mips|ALT_INV_memRAM~1814_q\ $end
$var wire 1 /U \ram_mips|ALT_INV_memRAM~1686_q\ $end
$var wire 1 0U \ram_mips|ALT_INV_memRAM~2419_combout\ $end
$var wire 1 1U \ram_mips|ALT_INV_memRAM~1558_q\ $end
$var wire 1 2U \ram_mips|ALT_INV_memRAM~1430_q\ $end
$var wire 1 3U \ram_mips|ALT_INV_memRAM~1302_q\ $end
$var wire 1 4U \ram_mips|ALT_INV_memRAM~1174_q\ $end
$var wire 1 5U \ram_mips|ALT_INV_memRAM~2418_combout\ $end
$var wire 1 6U \ram_mips|ALT_INV_memRAM~1046_q\ $end
$var wire 1 7U \ram_mips|ALT_INV_memRAM~918_q\ $end
$var wire 1 8U \ram_mips|ALT_INV_memRAM~790_q\ $end
$var wire 1 9U \ram_mips|ALT_INV_memRAM~662_q\ $end
$var wire 1 :U \ram_mips|ALT_INV_memRAM~2417_combout\ $end
$var wire 1 ;U \ram_mips|ALT_INV_memRAM~534_q\ $end
$var wire 1 <U \ram_mips|ALT_INV_memRAM~406_q\ $end
$var wire 1 =U \ram_mips|ALT_INV_memRAM~278_q\ $end
$var wire 1 >U \ram_mips|ALT_INV_memRAM~150_q\ $end
$var wire 1 ?U \ram_mips|ALT_INV_memRAM~2416_combout\ $end
$var wire 1 @U \ram_mips|ALT_INV_memRAM~2415_combout\ $end
$var wire 1 AU \ram_mips|ALT_INV_memRAM~2038_q\ $end
$var wire 1 BU \ram_mips|ALT_INV_memRAM~1526_q\ $end
$var wire 1 CU \ram_mips|ALT_INV_memRAM~1014_q\ $end
$var wire 1 DU \ram_mips|ALT_INV_memRAM~502_q\ $end
$var wire 1 EU \ram_mips|ALT_INV_memRAM~2414_combout\ $end
$var wire 1 FU \ram_mips|ALT_INV_memRAM~1910_q\ $end
$var wire 1 GU \ram_mips|ALT_INV_memRAM~1398_q\ $end
$var wire 1 HU \ram_mips|ALT_INV_memRAM~886_q\ $end
$var wire 1 IU \ram_mips|ALT_INV_memRAM~374_q\ $end
$var wire 1 JU \ram_mips|ALT_INV_memRAM~2413_combout\ $end
$var wire 1 KU \ram_mips|ALT_INV_memRAM~1782_q\ $end
$var wire 1 LU \ram_mips|ALT_INV_memRAM~1270_q\ $end
$var wire 1 MU \ram_mips|ALT_INV_memRAM~758_q\ $end
$var wire 1 NU \ram_mips|ALT_INV_memRAM~246_q\ $end
$var wire 1 OU \ram_mips|ALT_INV_memRAM~2412_combout\ $end
$var wire 1 PU \ram_mips|ALT_INV_memRAM~1654_q\ $end
$var wire 1 QU \ram_mips|ALT_INV_memRAM~1142_q\ $end
$var wire 1 RU \ram_mips|ALT_INV_memRAM~630_q\ $end
$var wire 1 SU \ram_mips|ALT_INV_memRAM~118_q\ $end
$var wire 1 TU \ram_mips|ALT_INV_memRAM~2411_combout\ $end
$var wire 1 UU \ram_mips|ALT_INV_memRAM~2410_combout\ $end
$var wire 1 VU \ram_mips|ALT_INV_memRAM~2006_q\ $end
$var wire 1 WU \ram_mips|ALT_INV_memRAM~1494_q\ $end
$var wire 1 XU \ram_mips|ALT_INV_memRAM~982_q\ $end
$var wire 1 YU \ram_mips|ALT_INV_memRAM~470_q\ $end
$var wire 1 ZU \ram_mips|ALT_INV_memRAM~2409_combout\ $end
$var wire 1 [U \ram_mips|ALT_INV_memRAM~1878_q\ $end
$var wire 1 \U \ram_mips|ALT_INV_memRAM~1366_q\ $end
$var wire 1 ]U \ram_mips|ALT_INV_memRAM~854_q\ $end
$var wire 1 ^U \ram_mips|ALT_INV_memRAM~342_q\ $end
$var wire 1 _U \ram_mips|ALT_INV_memRAM~2408_combout\ $end
$var wire 1 `U \ram_mips|ALT_INV_memRAM~1750_q\ $end
$var wire 1 aU \ram_mips|ALT_INV_memRAM~1238_q\ $end
$var wire 1 bU \ram_mips|ALT_INV_memRAM~726_q\ $end
$var wire 1 cU \ram_mips|ALT_INV_memRAM~214_q\ $end
$var wire 1 dU \ram_mips|ALT_INV_memRAM~2407_combout\ $end
$var wire 1 eU \ram_mips|ALT_INV_memRAM~1622_q\ $end
$var wire 1 fU \ram_mips|ALT_INV_memRAM~1110_q\ $end
$var wire 1 gU \ram_mips|ALT_INV_memRAM~598_q\ $end
$var wire 1 hU \ram_mips|ALT_INV_memRAM~86_q\ $end
$var wire 1 iU \ram_mips|ALT_INV_memRAM~2406_combout\ $end
$var wire 1 jU \ram_mips|ALT_INV_memRAM~2405_combout\ $end
$var wire 1 kU \ram_mips|ALT_INV_memRAM~1974_q\ $end
$var wire 1 lU \ram_mips|ALT_INV_memRAM~1462_q\ $end
$var wire 1 mU \ram_mips|ALT_INV_memRAM~950_q\ $end
$var wire 1 nU \ram_mips|ALT_INV_memRAM~438_q\ $end
$var wire 1 oU \ram_mips|ALT_INV_memRAM~2404_combout\ $end
$var wire 1 pU \ram_mips|ALT_INV_memRAM~1846_q\ $end
$var wire 1 qU \ram_mips|ALT_INV_memRAM~951_q\ $end
$var wire 1 rU \ram_mips|ALT_INV_memRAM~823_q\ $end
$var wire 1 sU \ram_mips|ALT_INV_memRAM~695_q\ $end
$var wire 1 tU \ram_mips|ALT_INV_memRAM~567_q\ $end
$var wire 1 uU \ram_mips|ALT_INV_memRAM~2385_combout\ $end
$var wire 1 vU \ram_mips|ALT_INV_memRAM~2384_combout\ $end
$var wire 1 wU \ram_mips|ALT_INV_memRAM~535_q\ $end
$var wire 1 xU \ram_mips|ALT_INV_memRAM~407_q\ $end
$var wire 1 yU \ram_mips|ALT_INV_memRAM~279_q\ $end
$var wire 1 zU \ram_mips|ALT_INV_memRAM~151_q\ $end
$var wire 1 {U \ram_mips|ALT_INV_memRAM~2383_combout\ $end
$var wire 1 |U \ram_mips|ALT_INV_memRAM~503_q\ $end
$var wire 1 }U \ram_mips|ALT_INV_memRAM~375_q\ $end
$var wire 1 ~U \ram_mips|ALT_INV_memRAM~247_q\ $end
$var wire 1 !V \ram_mips|ALT_INV_memRAM~119_q\ $end
$var wire 1 "V \ram_mips|ALT_INV_memRAM~2382_combout\ $end
$var wire 1 #V \ram_mips|ALT_INV_memRAM~471_q\ $end
$var wire 1 $V \ram_mips|ALT_INV_memRAM~343_q\ $end
$var wire 1 %V \ram_mips|ALT_INV_memRAM~215_q\ $end
$var wire 1 &V \ram_mips|ALT_INV_memRAM~87_q\ $end
$var wire 1 'V \ram_mips|ALT_INV_memRAM~2381_combout\ $end
$var wire 1 (V \ram_mips|ALT_INV_memRAM~439_q\ $end
$var wire 1 )V \ram_mips|ALT_INV_memRAM~311_q\ $end
$var wire 1 *V \ram_mips|ALT_INV_memRAM~183_q\ $end
$var wire 1 +V \ram_mips|ALT_INV_memRAM~55_q\ $end
$var wire 1 ,V \banco_regs|ALT_INV_registrador~1238_combout\ $end
$var wire 1 -V \ram_mips|ALT_INV_memRAM~2380_combout\ $end
$var wire 1 .V \ram_mips|ALT_INV_memRAM~2379_combout\ $end
$var wire 1 /V \ram_mips|ALT_INV_memRAM~2378_combout\ $end
$var wire 1 0V \ram_mips|ALT_INV_memRAM~2072_q\ $end
$var wire 1 1V \ram_mips|ALT_INV_memRAM~1560_q\ $end
$var wire 1 2V \ram_mips|ALT_INV_memRAM~1048_q\ $end
$var wire 1 3V \ram_mips|ALT_INV_memRAM~536_q\ $end
$var wire 1 4V \ram_mips|ALT_INV_memRAM~2377_combout\ $end
$var wire 1 5V \ram_mips|ALT_INV_memRAM~2040_q\ $end
$var wire 1 6V \ram_mips|ALT_INV_memRAM~1528_q\ $end
$var wire 1 7V \ram_mips|ALT_INV_memRAM~1016_q\ $end
$var wire 1 8V \ram_mips|ALT_INV_memRAM~504_q\ $end
$var wire 1 9V \ram_mips|ALT_INV_memRAM~2376_combout\ $end
$var wire 1 :V \ram_mips|ALT_INV_memRAM~2008_q\ $end
$var wire 1 ;V \ram_mips|ALT_INV_memRAM~1496_q\ $end
$var wire 1 <V \ram_mips|ALT_INV_memRAM~984_q\ $end
$var wire 1 =V \ram_mips|ALT_INV_memRAM~472_q\ $end
$var wire 1 >V \ram_mips|ALT_INV_memRAM~2375_combout\ $end
$var wire 1 ?V \ram_mips|ALT_INV_memRAM~1976_q\ $end
$var wire 1 @V \ram_mips|ALT_INV_memRAM~1464_q\ $end
$var wire 1 AV \ram_mips|ALT_INV_memRAM~952_q\ $end
$var wire 1 BV \ram_mips|ALT_INV_memRAM~440_q\ $end
$var wire 1 CV \ram_mips|ALT_INV_memRAM~2374_combout\ $end
$var wire 1 DV \ram_mips|ALT_INV_memRAM~2373_combout\ $end
$var wire 1 EV \ram_mips|ALT_INV_memRAM~1944_q\ $end
$var wire 1 FV \ram_mips|ALT_INV_memRAM~1912_q\ $end
$var wire 1 GV \ram_mips|ALT_INV_memRAM~1880_q\ $end
$var wire 1 HV \ram_mips|ALT_INV_memRAM~1848_q\ $end
$var wire 1 IV \ram_mips|ALT_INV_memRAM~2372_combout\ $end
$var wire 1 JV \ram_mips|ALT_INV_memRAM~1432_q\ $end
$var wire 1 KV \ram_mips|ALT_INV_memRAM~1400_q\ $end
$var wire 1 LV \ram_mips|ALT_INV_memRAM~1368_q\ $end
$var wire 1 MV \ram_mips|ALT_INV_memRAM~1336_q\ $end
$var wire 1 NV \ram_mips|ALT_INV_memRAM~2371_combout\ $end
$var wire 1 OV \ram_mips|ALT_INV_memRAM~920_q\ $end
$var wire 1 PV \ram_mips|ALT_INV_memRAM~888_q\ $end
$var wire 1 QV \ram_mips|ALT_INV_memRAM~856_q\ $end
$var wire 1 RV \ram_mips|ALT_INV_memRAM~824_q\ $end
$var wire 1 SV \ram_mips|ALT_INV_memRAM~2370_combout\ $end
$var wire 1 TV \ram_mips|ALT_INV_memRAM~408_q\ $end
$var wire 1 UV \ram_mips|ALT_INV_memRAM~376_q\ $end
$var wire 1 VV \ram_mips|ALT_INV_memRAM~344_q\ $end
$var wire 1 WV \ram_mips|ALT_INV_memRAM~312_q\ $end
$var wire 1 XV \ram_mips|ALT_INV_memRAM~2369_combout\ $end
$var wire 1 YV \ram_mips|ALT_INV_memRAM~2368_combout\ $end
$var wire 1 ZV \ram_mips|ALT_INV_memRAM~1816_q\ $end
$var wire 1 [V \ram_mips|ALT_INV_memRAM~1784_q\ $end
$var wire 1 \V \ram_mips|ALT_INV_memRAM~1752_q\ $end
$var wire 1 ]V \ram_mips|ALT_INV_memRAM~1720_q\ $end
$var wire 1 ^V \ram_mips|ALT_INV_memRAM~2367_combout\ $end
$var wire 1 _V \ram_mips|ALT_INV_memRAM~1304_q\ $end
$var wire 1 `V \ram_mips|ALT_INV_memRAM~1272_q\ $end
$var wire 1 aV \ram_mips|ALT_INV_memRAM~1240_q\ $end
$var wire 1 bV \ram_mips|ALT_INV_memRAM~1208_q\ $end
$var wire 1 cV \ram_mips|ALT_INV_memRAM~2366_combout\ $end
$var wire 1 dV \ram_mips|ALT_INV_memRAM~792_q\ $end
$var wire 1 eV \ram_mips|ALT_INV_memRAM~760_q\ $end
$var wire 1 fV \ram_mips|ALT_INV_memRAM~728_q\ $end
$var wire 1 gV \ram_mips|ALT_INV_memRAM~696_q\ $end
$var wire 1 hV \ram_mips|ALT_INV_memRAM~2365_combout\ $end
$var wire 1 iV \ram_mips|ALT_INV_memRAM~280_q\ $end
$var wire 1 jV \ram_mips|ALT_INV_memRAM~248_q\ $end
$var wire 1 kV \ram_mips|ALT_INV_memRAM~216_q\ $end
$var wire 1 lV \ram_mips|ALT_INV_memRAM~184_q\ $end
$var wire 1 mV \ram_mips|ALT_INV_memRAM~2364_combout\ $end
$var wire 1 nV \ram_mips|ALT_INV_memRAM~2363_combout\ $end
$var wire 1 oV \ram_mips|ALT_INV_memRAM~1688_q\ $end
$var wire 1 pV \ram_mips|ALT_INV_memRAM~1656_q\ $end
$var wire 1 qV \ram_mips|ALT_INV_memRAM~1624_q\ $end
$var wire 1 rV \ram_mips|ALT_INV_memRAM~1592_q\ $end
$var wire 1 sV \ram_mips|ALT_INV_memRAM~2362_combout\ $end
$var wire 1 tV \ram_mips|ALT_INV_memRAM~1176_q\ $end
$var wire 1 uV \ram_mips|ALT_INV_memRAM~1144_q\ $end
$var wire 1 vV \ram_mips|ALT_INV_memRAM~1112_q\ $end
$var wire 1 wV \ram_mips|ALT_INV_memRAM~1080_q\ $end
$var wire 1 xV \ram_mips|ALT_INV_memRAM~2361_combout\ $end
$var wire 1 yV \ram_mips|ALT_INV_memRAM~664_q\ $end
$var wire 1 zV \ram_mips|ALT_INV_memRAM~632_q\ $end
$var wire 1 {V \ram_mips|ALT_INV_memRAM~600_q\ $end
$var wire 1 |V \ram_mips|ALT_INV_memRAM~568_q\ $end
$var wire 1 }V \ram_mips|ALT_INV_memRAM~2360_combout\ $end
$var wire 1 ~V \ram_mips|ALT_INV_memRAM~152_q\ $end
$var wire 1 !W \ram_mips|ALT_INV_memRAM~120_q\ $end
$var wire 1 "W \ram_mips|ALT_INV_memRAM~88_q\ $end
$var wire 1 #W \ram_mips|ALT_INV_memRAM~56_q\ $end
$var wire 1 $W \banco_regs|ALT_INV_registrador~1237_combout\ $end
$var wire 1 %W \ram_mips|ALT_INV_memRAM~2359_combout\ $end
$var wire 1 &W \ram_mips|ALT_INV_memRAM~2358_combout\ $end
$var wire 1 'W \ram_mips|ALT_INV_memRAM~2357_combout\ $end
$var wire 1 (W \ram_mips|ALT_INV_memRAM~2073_q\ $end
$var wire 1 )W \ram_mips|ALT_INV_memRAM~1945_q\ $end
$var wire 1 *W \ram_mips|ALT_INV_memRAM~1817_q\ $end
$var wire 1 +W \ram_mips|ALT_INV_memRAM~1689_q\ $end
$var wire 1 ,W \ram_mips|ALT_INV_memRAM~2356_combout\ $end
$var wire 1 -W \ram_mips|ALT_INV_memRAM~1561_q\ $end
$var wire 1 .W \ram_mips|ALT_INV_memRAM~1433_q\ $end
$var wire 1 /W \ram_mips|ALT_INV_memRAM~1305_q\ $end
$var wire 1 0W \ram_mips|ALT_INV_memRAM~1177_q\ $end
$var wire 1 1W \ram_mips|ALT_INV_memRAM~2355_combout\ $end
$var wire 1 2W \ram_mips|ALT_INV_memRAM~1049_q\ $end
$var wire 1 3W \ram_mips|ALT_INV_memRAM~921_q\ $end
$var wire 1 4W \ram_mips|ALT_INV_memRAM~793_q\ $end
$var wire 1 5W \ram_mips|ALT_INV_memRAM~665_q\ $end
$var wire 1 6W \ram_mips|ALT_INV_memRAM~2354_combout\ $end
$var wire 1 7W \ram_mips|ALT_INV_memRAM~537_q\ $end
$var wire 1 8W \ram_mips|ALT_INV_memRAM~409_q\ $end
$var wire 1 9W \ram_mips|ALT_INV_memRAM~281_q\ $end
$var wire 1 :W \ram_mips|ALT_INV_memRAM~153_q\ $end
$var wire 1 ;W \ram_mips|ALT_INV_memRAM~2353_combout\ $end
$var wire 1 <W \ram_mips|ALT_INV_memRAM~2352_combout\ $end
$var wire 1 =W \ram_mips|ALT_INV_memRAM~2041_q\ $end
$var wire 1 >W \ram_mips|ALT_INV_memRAM~1529_q\ $end
$var wire 1 ?W \ram_mips|ALT_INV_memRAM~1017_q\ $end
$var wire 1 @W \ram_mips|ALT_INV_memRAM~505_q\ $end
$var wire 1 AW \ram_mips|ALT_INV_memRAM~2351_combout\ $end
$var wire 1 BW \ram_mips|ALT_INV_memRAM~1913_q\ $end
$var wire 1 CW \ram_mips|ALT_INV_memRAM~1401_q\ $end
$var wire 1 DW \ram_mips|ALT_INV_memRAM~889_q\ $end
$var wire 1 EW \ram_mips|ALT_INV_memRAM~377_q\ $end
$var wire 1 FW \ram_mips|ALT_INV_memRAM~2350_combout\ $end
$var wire 1 GW \ram_mips|ALT_INV_memRAM~1785_q\ $end
$var wire 1 HW \ram_mips|ALT_INV_memRAM~1273_q\ $end
$var wire 1 IW \ram_mips|ALT_INV_memRAM~761_q\ $end
$var wire 1 JW \ram_mips|ALT_INV_memRAM~249_q\ $end
$var wire 1 KW \ram_mips|ALT_INV_memRAM~2349_combout\ $end
$var wire 1 LW \ram_mips|ALT_INV_memRAM~1657_q\ $end
$var wire 1 MW \ram_mips|ALT_INV_memRAM~1145_q\ $end
$var wire 1 NW \ram_mips|ALT_INV_memRAM~633_q\ $end
$var wire 1 OW \ram_mips|ALT_INV_memRAM~121_q\ $end
$var wire 1 PW \ram_mips|ALT_INV_memRAM~2348_combout\ $end
$var wire 1 QW \ram_mips|ALT_INV_memRAM~2347_combout\ $end
$var wire 1 RW \ram_mips|ALT_INV_memRAM~2009_q\ $end
$var wire 1 SW \ram_mips|ALT_INV_memRAM~1497_q\ $end
$var wire 1 TW \ram_mips|ALT_INV_memRAM~985_q\ $end
$var wire 1 UW \ram_mips|ALT_INV_memRAM~473_q\ $end
$var wire 1 VW \ram_mips|ALT_INV_memRAM~2346_combout\ $end
$var wire 1 WW \ram_mips|ALT_INV_memRAM~1881_q\ $end
$var wire 1 XW \ram_mips|ALT_INV_memRAM~1369_q\ $end
$var wire 1 YW \ram_mips|ALT_INV_memRAM~857_q\ $end
$var wire 1 ZW \ram_mips|ALT_INV_memRAM~345_q\ $end
$var wire 1 [W \ram_mips|ALT_INV_memRAM~2345_combout\ $end
$var wire 1 \W \ram_mips|ALT_INV_memRAM~1753_q\ $end
$var wire 1 ]W \ram_mips|ALT_INV_memRAM~1241_q\ $end
$var wire 1 ^W \ram_mips|ALT_INV_memRAM~729_q\ $end
$var wire 1 _W \ram_mips|ALT_INV_memRAM~217_q\ $end
$var wire 1 `W \ram_mips|ALT_INV_memRAM~2344_combout\ $end
$var wire 1 aW \ram_mips|ALT_INV_memRAM~1625_q\ $end
$var wire 1 bW \ram_mips|ALT_INV_memRAM~1113_q\ $end
$var wire 1 cW \ram_mips|ALT_INV_memRAM~601_q\ $end
$var wire 1 dW \ram_mips|ALT_INV_memRAM~89_q\ $end
$var wire 1 eW \ram_mips|ALT_INV_memRAM~2343_combout\ $end
$var wire 1 fW \ram_mips|ALT_INV_memRAM~2342_combout\ $end
$var wire 1 gW \ram_mips|ALT_INV_memRAM~1977_q\ $end
$var wire 1 hW \ram_mips|ALT_INV_memRAM~1465_q\ $end
$var wire 1 iW \ram_mips|ALT_INV_memRAM~953_q\ $end
$var wire 1 jW \ram_mips|ALT_INV_memRAM~441_q\ $end
$var wire 1 kW \ram_mips|ALT_INV_memRAM~2341_combout\ $end
$var wire 1 lW \ram_mips|ALT_INV_memRAM~1849_q\ $end
$var wire 1 mW \ram_mips|ALT_INV_memRAM~1337_q\ $end
$var wire 1 nW \ram_mips|ALT_INV_memRAM~825_q\ $end
$var wire 1 oW \ram_mips|ALT_INV_memRAM~313_q\ $end
$var wire 1 pW \ram_mips|ALT_INV_memRAM~2340_combout\ $end
$var wire 1 qW \ram_mips|ALT_INV_memRAM~1721_q\ $end
$var wire 1 rW \ram_mips|ALT_INV_memRAM~1209_q\ $end
$var wire 1 sW \ram_mips|ALT_INV_memRAM~697_q\ $end
$var wire 1 tW \ram_mips|ALT_INV_memRAM~185_q\ $end
$var wire 1 uW \ram_mips|ALT_INV_memRAM~2339_combout\ $end
$var wire 1 vW \ram_mips|ALT_INV_memRAM~1593_q\ $end
$var wire 1 wW \ram_mips|ALT_INV_memRAM~1081_q\ $end
$var wire 1 xW \ram_mips|ALT_INV_memRAM~569_q\ $end
$var wire 1 yW \ram_mips|ALT_INV_memRAM~57_q\ $end
$var wire 1 zW \banco_regs|ALT_INV_registrador~1236_combout\ $end
$var wire 1 {W \ram_mips|ALT_INV_memRAM~2338_combout\ $end
$var wire 1 |W \ram_mips|ALT_INV_memRAM~2337_combout\ $end
$var wire 1 }W \ram_mips|ALT_INV_memRAM~2336_combout\ $end
$var wire 1 ~W \ram_mips|ALT_INV_memRAM~2074_q\ $end
$var wire 1 !X \ram_mips|ALT_INV_memRAM~1946_q\ $end
$var wire 1 "X \ram_mips|ALT_INV_memRAM~1818_q\ $end
$var wire 1 #X \ram_mips|ALT_INV_memRAM~1690_q\ $end
$var wire 1 $X \ram_mips|ALT_INV_memRAM~2335_combout\ $end
$var wire 1 %X \ram_mips|ALT_INV_memRAM~2042_q\ $end
$var wire 1 &X \ram_mips|ALT_INV_memRAM~1914_q\ $end
$var wire 1 'X \ram_mips|ALT_INV_memRAM~1786_q\ $end
$var wire 1 (X \ram_mips|ALT_INV_memRAM~1658_q\ $end
$var wire 1 )X \ram_mips|ALT_INV_memRAM~2334_combout\ $end
$var wire 1 *X \ram_mips|ALT_INV_memRAM~2010_q\ $end
$var wire 1 +X \ram_mips|ALT_INV_memRAM~1882_q\ $end
$var wire 1 ,X \ram_mips|ALT_INV_memRAM~1754_q\ $end
$var wire 1 -X \ram_mips|ALT_INV_memRAM~1626_q\ $end
$var wire 1 .X \ram_mips|ALT_INV_memRAM~2333_combout\ $end
$var wire 1 /X \ram_mips|ALT_INV_memRAM~1978_q\ $end
$var wire 1 0X \ram_mips|ALT_INV_memRAM~1850_q\ $end
$var wire 1 1X \ram_mips|ALT_INV_memRAM~1722_q\ $end
$var wire 1 2X \ram_mips|ALT_INV_memRAM~1594_q\ $end
$var wire 1 3X \ram_mips|ALT_INV_memRAM~2332_combout\ $end
$var wire 1 4X \ram_mips|ALT_INV_memRAM~2331_combout\ $end
$var wire 1 5X \ram_mips|ALT_INV_memRAM~1562_q\ $end
$var wire 1 6X \ram_mips|ALT_INV_memRAM~1530_q\ $end
$var wire 1 7X \ram_mips|ALT_INV_memRAM~1498_q\ $end
$var wire 1 8X \ram_mips|ALT_INV_memRAM~1466_q\ $end
$var wire 1 9X \ram_mips|ALT_INV_memRAM~2330_combout\ $end
$var wire 1 :X \ram_mips|ALT_INV_memRAM~1434_q\ $end
$var wire 1 ;X \ram_mips|ALT_INV_memRAM~1402_q\ $end
$var wire 1 <X \ram_mips|ALT_INV_memRAM~1370_q\ $end
$var wire 1 =X \ram_mips|ALT_INV_memRAM~1338_q\ $end
$var wire 1 >X \ram_mips|ALT_INV_memRAM~2329_combout\ $end
$var wire 1 ?X \ram_mips|ALT_INV_memRAM~1306_q\ $end
$var wire 1 @X \ram_mips|ALT_INV_memRAM~1274_q\ $end
$var wire 1 AX \ram_mips|ALT_INV_memRAM~1242_q\ $end
$var wire 1 BX \ram_mips|ALT_INV_memRAM~1210_q\ $end
$var wire 1 CX \ram_mips|ALT_INV_memRAM~2328_combout\ $end
$var wire 1 DX \ram_mips|ALT_INV_memRAM~1178_q\ $end
$var wire 1 EX \ram_mips|ALT_INV_memRAM~1146_q\ $end
$var wire 1 FX \ram_mips|ALT_INV_memRAM~1114_q\ $end
$var wire 1 GX \ram_mips|ALT_INV_memRAM~1082_q\ $end
$var wire 1 HX \ram_mips|ALT_INV_memRAM~2327_combout\ $end
$var wire 1 IX \ram_mips|ALT_INV_memRAM~2326_combout\ $end
$var wire 1 JX \ram_mips|ALT_INV_memRAM~1050_q\ $end
$var wire 1 KX \ram_mips|ALT_INV_memRAM~922_q\ $end
$var wire 1 LX \ram_mips|ALT_INV_memRAM~794_q\ $end
$var wire 1 MX \ram_mips|ALT_INV_memRAM~666_q\ $end
$var wire 1 NX \ram_mips|ALT_INV_memRAM~2325_combout\ $end
$var wire 1 OX \ram_mips|ALT_INV_memRAM~1018_q\ $end
$var wire 1 PX \ram_mips|ALT_INV_memRAM~890_q\ $end
$var wire 1 QX \ram_mips|ALT_INV_memRAM~762_q\ $end
$var wire 1 RX \ram_mips|ALT_INV_memRAM~634_q\ $end
$var wire 1 SX \ram_mips|ALT_INV_memRAM~2324_combout\ $end
$var wire 1 TX \ram_mips|ALT_INV_memRAM~986_q\ $end
$var wire 1 UX \ram_mips|ALT_INV_memRAM~858_q\ $end
$var wire 1 VX \ram_mips|ALT_INV_memRAM~730_q\ $end
$var wire 1 WX \ram_mips|ALT_INV_memRAM~602_q\ $end
$var wire 1 XX \ram_mips|ALT_INV_memRAM~2323_combout\ $end
$var wire 1 YX \ram_mips|ALT_INV_memRAM~954_q\ $end
$var wire 1 ZX \ram_mips|ALT_INV_memRAM~826_q\ $end
$var wire 1 [X \ram_mips|ALT_INV_memRAM~698_q\ $end
$var wire 1 \X \ram_mips|ALT_INV_memRAM~570_q\ $end
$var wire 1 ]X \ram_mips|ALT_INV_memRAM~2322_combout\ $end
$var wire 1 ^X \ram_mips|ALT_INV_memRAM~2321_combout\ $end
$var wire 1 _X \ram_mips|ALT_INV_memRAM~538_q\ $end
$var wire 1 `X \ram_mips|ALT_INV_memRAM~410_q\ $end
$var wire 1 aX \ram_mips|ALT_INV_memRAM~282_q\ $end
$var wire 1 bX \ram_mips|ALT_INV_memRAM~154_q\ $end
$var wire 1 cX \ram_mips|ALT_INV_memRAM~2320_combout\ $end
$var wire 1 dX \ram_mips|ALT_INV_memRAM~506_q\ $end
$var wire 1 eX \ram_mips|ALT_INV_memRAM~378_q\ $end
$var wire 1 fX \ram_mips|ALT_INV_memRAM~250_q\ $end
$var wire 1 gX \ram_mips|ALT_INV_memRAM~122_q\ $end
$var wire 1 hX \ram_mips|ALT_INV_memRAM~2319_combout\ $end
$var wire 1 iX \ram_mips|ALT_INV_memRAM~474_q\ $end
$var wire 1 jX \ram_mips|ALT_INV_memRAM~346_q\ $end
$var wire 1 kX \ram_mips|ALT_INV_memRAM~218_q\ $end
$var wire 1 lX \ram_mips|ALT_INV_memRAM~90_q\ $end
$var wire 1 mX \ram_mips|ALT_INV_memRAM~2318_combout\ $end
$var wire 1 nX \ram_mips|ALT_INV_memRAM~442_q\ $end
$var wire 1 oX \ram_mips|ALT_INV_memRAM~314_q\ $end
$var wire 1 pX \ram_mips|ALT_INV_memRAM~186_q\ $end
$var wire 1 qX \ram_mips|ALT_INV_memRAM~58_q\ $end
$var wire 1 rX \banco_regs|ALT_INV_registrador~1235_combout\ $end
$var wire 1 sX \ram_mips|ALT_INV_memRAM~2317_combout\ $end
$var wire 1 tX \ram_mips|ALT_INV_memRAM~2316_combout\ $end
$var wire 1 uX \ram_mips|ALT_INV_memRAM~2315_combout\ $end
$var wire 1 vX \ram_mips|ALT_INV_memRAM~2075_q\ $end
$var wire 1 wX \ram_mips|ALT_INV_memRAM~1563_q\ $end
$var wire 1 xX \ram_mips|ALT_INV_memRAM~1051_q\ $end
$var wire 1 yX \ram_mips|ALT_INV_memRAM~539_q\ $end
$var wire 1 zX \ram_mips|ALT_INV_memRAM~2314_combout\ $end
$var wire 1 {X \ram_mips|ALT_INV_memRAM~2043_q\ $end
$var wire 1 |X \ram_mips|ALT_INV_memRAM~1531_q\ $end
$var wire 1 }X \ram_mips|ALT_INV_memRAM~1019_q\ $end
$var wire 1 ~X \ram_mips|ALT_INV_memRAM~507_q\ $end
$var wire 1 !Y \ram_mips|ALT_INV_memRAM~2313_combout\ $end
$var wire 1 "Y \ram_mips|ALT_INV_memRAM~2011_q\ $end
$var wire 1 #Y \ram_mips|ALT_INV_memRAM~1499_q\ $end
$var wire 1 $Y \ram_mips|ALT_INV_memRAM~987_q\ $end
$var wire 1 %Y \ram_mips|ALT_INV_memRAM~475_q\ $end
$var wire 1 &Y \ram_mips|ALT_INV_memRAM~2312_combout\ $end
$var wire 1 'Y \ram_mips|ALT_INV_memRAM~1979_q\ $end
$var wire 1 (Y \ram_mips|ALT_INV_memRAM~1467_q\ $end
$var wire 1 )Y \ram_mips|ALT_INV_memRAM~955_q\ $end
$var wire 1 *Y \ram_mips|ALT_INV_memRAM~443_q\ $end
$var wire 1 +Y \ram_mips|ALT_INV_memRAM~2311_combout\ $end
$var wire 1 ,Y \ram_mips|ALT_INV_memRAM~2310_combout\ $end
$var wire 1 -Y \ram_mips|ALT_INV_memRAM~1947_q\ $end
$var wire 1 .Y \ram_mips|ALT_INV_memRAM~1915_q\ $end
$var wire 1 /Y \ram_mips|ALT_INV_memRAM~1883_q\ $end
$var wire 1 0Y \ram_mips|ALT_INV_memRAM~1851_q\ $end
$var wire 1 1Y \ram_mips|ALT_INV_memRAM~2309_combout\ $end
$var wire 1 2Y \ram_mips|ALT_INV_memRAM~1435_q\ $end
$var wire 1 3Y \ram_mips|ALT_INV_memRAM~1403_q\ $end
$var wire 1 4Y \ram_mips|ALT_INV_memRAM~1371_q\ $end
$var wire 1 5Y \ram_mips|ALT_INV_memRAM~1339_q\ $end
$var wire 1 6Y \ram_mips|ALT_INV_memRAM~2308_combout\ $end
$var wire 1 7Y \ram_mips|ALT_INV_memRAM~923_q\ $end
$var wire 1 8Y \ram_mips|ALT_INV_memRAM~891_q\ $end
$var wire 1 9Y \ram_mips|ALT_INV_memRAM~859_q\ $end
$var wire 1 :Y \ram_mips|ALT_INV_memRAM~827_q\ $end
$var wire 1 ;Y \ram_mips|ALT_INV_memRAM~2307_combout\ $end
$var wire 1 <Y \ram_mips|ALT_INV_memRAM~411_q\ $end
$var wire 1 =Y \ram_mips|ALT_INV_memRAM~379_q\ $end
$var wire 1 >Y \ram_mips|ALT_INV_memRAM~347_q\ $end
$var wire 1 ?Y \ram_mips|ALT_INV_memRAM~315_q\ $end
$var wire 1 @Y \ram_mips|ALT_INV_memRAM~2306_combout\ $end
$var wire 1 AY \ram_mips|ALT_INV_memRAM~2305_combout\ $end
$var wire 1 BY \ram_mips|ALT_INV_memRAM~1819_q\ $end
$var wire 1 CY \ram_mips|ALT_INV_memRAM~1787_q\ $end
$var wire 1 DY \ram_mips|ALT_INV_memRAM~1755_q\ $end
$var wire 1 EY \ram_mips|ALT_INV_memRAM~1723_q\ $end
$var wire 1 FY \ram_mips|ALT_INV_memRAM~2304_combout\ $end
$var wire 1 GY \ram_mips|ALT_INV_memRAM~1307_q\ $end
$var wire 1 HY \ram_mips|ALT_INV_memRAM~1275_q\ $end
$var wire 1 IY \ram_mips|ALT_INV_memRAM~1243_q\ $end
$var wire 1 JY \ram_mips|ALT_INV_memRAM~1211_q\ $end
$var wire 1 KY \ram_mips|ALT_INV_memRAM~2303_combout\ $end
$var wire 1 LY \ram_mips|ALT_INV_memRAM~795_q\ $end
$var wire 1 MY \ram_mips|ALT_INV_memRAM~763_q\ $end
$var wire 1 NY \ram_mips|ALT_INV_memRAM~731_q\ $end
$var wire 1 OY \ram_mips|ALT_INV_memRAM~699_q\ $end
$var wire 1 PY \ram_mips|ALT_INV_memRAM~2302_combout\ $end
$var wire 1 QY \ram_mips|ALT_INV_memRAM~283_q\ $end
$var wire 1 RY \ram_mips|ALT_INV_memRAM~251_q\ $end
$var wire 1 SY \ram_mips|ALT_INV_memRAM~219_q\ $end
$var wire 1 TY \ram_mips|ALT_INV_memRAM~187_q\ $end
$var wire 1 UY \ram_mips|ALT_INV_memRAM~2301_combout\ $end
$var wire 1 VY \ram_mips|ALT_INV_memRAM~2300_combout\ $end
$var wire 1 WY \ram_mips|ALT_INV_memRAM~1691_q\ $end
$var wire 1 XY \ram_mips|ALT_INV_memRAM~1659_q\ $end
$var wire 1 YY \ram_mips|ALT_INV_memRAM~1627_q\ $end
$var wire 1 ZY \ram_mips|ALT_INV_memRAM~1595_q\ $end
$var wire 1 [Y \ram_mips|ALT_INV_memRAM~2299_combout\ $end
$var wire 1 \Y \ram_mips|ALT_INV_memRAM~1179_q\ $end
$var wire 1 ]Y \ram_mips|ALT_INV_memRAM~1147_q\ $end
$var wire 1 ^Y \ram_mips|ALT_INV_memRAM~1115_q\ $end
$var wire 1 _Y \ram_mips|ALT_INV_memRAM~1083_q\ $end
$var wire 1 `Y \ram_mips|ALT_INV_memRAM~2298_combout\ $end
$var wire 1 aY \ram_mips|ALT_INV_memRAM~667_q\ $end
$var wire 1 bY \ram_mips|ALT_INV_memRAM~635_q\ $end
$var wire 1 cY \ram_mips|ALT_INV_memRAM~603_q\ $end
$var wire 1 dY \ram_mips|ALT_INV_memRAM~571_q\ $end
$var wire 1 eY \ram_mips|ALT_INV_memRAM~2297_combout\ $end
$var wire 1 fY \ram_mips|ALT_INV_memRAM~155_q\ $end
$var wire 1 gY \ram_mips|ALT_INV_memRAM~123_q\ $end
$var wire 1 hY \ram_mips|ALT_INV_memRAM~91_q\ $end
$var wire 1 iY \ram_mips|ALT_INV_memRAM~59_q\ $end
$var wire 1 jY \banco_regs|ALT_INV_registrador~1234_combout\ $end
$var wire 1 kY \ram_mips|ALT_INV_memRAM~2296_combout\ $end
$var wire 1 lY \ram_mips|ALT_INV_memRAM~2295_combout\ $end
$var wire 1 mY \ram_mips|ALT_INV_memRAM~2294_combout\ $end
$var wire 1 nY \ram_mips|ALT_INV_memRAM~2076_q\ $end
$var wire 1 oY \ram_mips|ALT_INV_memRAM~1948_q\ $end
$var wire 1 pY \ram_mips|ALT_INV_memRAM~1820_q\ $end
$var wire 1 qY \ram_mips|ALT_INV_memRAM~1692_q\ $end
$var wire 1 rY \ram_mips|ALT_INV_memRAM~2293_combout\ $end
$var wire 1 sY \ram_mips|ALT_INV_memRAM~1564_q\ $end
$var wire 1 tY \ram_mips|ALT_INV_memRAM~1436_q\ $end
$var wire 1 uY \ram_mips|ALT_INV_memRAM~1308_q\ $end
$var wire 1 vY \ram_mips|ALT_INV_memRAM~1180_q\ $end
$var wire 1 wY \ram_mips|ALT_INV_memRAM~2292_combout\ $end
$var wire 1 xY \ram_mips|ALT_INV_memRAM~1052_q\ $end
$var wire 1 yY \ram_mips|ALT_INV_memRAM~924_q\ $end
$var wire 1 zY \ram_mips|ALT_INV_memRAM~796_q\ $end
$var wire 1 {Y \ram_mips|ALT_INV_memRAM~668_q\ $end
$var wire 1 |Y \ram_mips|ALT_INV_memRAM~2291_combout\ $end
$var wire 1 }Y \ram_mips|ALT_INV_memRAM~540_q\ $end
$var wire 1 ~Y \ram_mips|ALT_INV_memRAM~412_q\ $end
$var wire 1 !Z \ram_mips|ALT_INV_memRAM~284_q\ $end
$var wire 1 "Z \ram_mips|ALT_INV_memRAM~156_q\ $end
$var wire 1 #Z \ram_mips|ALT_INV_memRAM~2290_combout\ $end
$var wire 1 $Z \ram_mips|ALT_INV_memRAM~2289_combout\ $end
$var wire 1 %Z \ram_mips|ALT_INV_memRAM~2044_q\ $end
$var wire 1 &Z \ram_mips|ALT_INV_memRAM~1532_q\ $end
$var wire 1 'Z \ram_mips|ALT_INV_memRAM~1020_q\ $end
$var wire 1 (Z \ram_mips|ALT_INV_memRAM~508_q\ $end
$var wire 1 )Z \ram_mips|ALT_INV_memRAM~2288_combout\ $end
$var wire 1 *Z \ram_mips|ALT_INV_memRAM~1916_q\ $end
$var wire 1 +Z \ram_mips|ALT_INV_memRAM~1404_q\ $end
$var wire 1 ,Z \ram_mips|ALT_INV_memRAM~892_q\ $end
$var wire 1 -Z \ram_mips|ALT_INV_memRAM~380_q\ $end
$var wire 1 .Z \ram_mips|ALT_INV_memRAM~2287_combout\ $end
$var wire 1 /Z \ram_mips|ALT_INV_memRAM~1788_q\ $end
$var wire 1 0Z \ram_mips|ALT_INV_memRAM~1276_q\ $end
$var wire 1 1Z \ram_mips|ALT_INV_memRAM~764_q\ $end
$var wire 1 2Z \ram_mips|ALT_INV_memRAM~252_q\ $end
$var wire 1 3Z \ram_mips|ALT_INV_memRAM~2286_combout\ $end
$var wire 1 4Z \ram_mips|ALT_INV_memRAM~1660_q\ $end
$var wire 1 5Z \ram_mips|ALT_INV_memRAM~1148_q\ $end
$var wire 1 6Z \ram_mips|ALT_INV_memRAM~636_q\ $end
$var wire 1 7Z \ram_mips|ALT_INV_memRAM~124_q\ $end
$var wire 1 8Z \ram_mips|ALT_INV_memRAM~2285_combout\ $end
$var wire 1 9Z \ram_mips|ALT_INV_memRAM~2284_combout\ $end
$var wire 1 :Z \ram_mips|ALT_INV_memRAM~2012_q\ $end
$var wire 1 ;Z \ram_mips|ALT_INV_memRAM~1500_q\ $end
$var wire 1 <Z \ram_mips|ALT_INV_memRAM~988_q\ $end
$var wire 1 =Z \ram_mips|ALT_INV_memRAM~476_q\ $end
$var wire 1 >Z \ram_mips|ALT_INV_memRAM~2283_combout\ $end
$var wire 1 ?Z \ram_mips|ALT_INV_memRAM~1884_q\ $end
$var wire 1 @Z \ram_mips|ALT_INV_memRAM~1372_q\ $end
$var wire 1 AZ \ram_mips|ALT_INV_memRAM~860_q\ $end
$var wire 1 BZ \ram_mips|ALT_INV_memRAM~348_q\ $end
$var wire 1 CZ \ram_mips|ALT_INV_memRAM~2282_combout\ $end
$var wire 1 DZ \ram_mips|ALT_INV_memRAM~1756_q\ $end
$var wire 1 EZ \ram_mips|ALT_INV_memRAM~1244_q\ $end
$var wire 1 FZ \ram_mips|ALT_INV_memRAM~732_q\ $end
$var wire 1 GZ \ram_mips|ALT_INV_memRAM~220_q\ $end
$var wire 1 HZ \ram_mips|ALT_INV_memRAM~2281_combout\ $end
$var wire 1 IZ \ram_mips|ALT_INV_memRAM~1628_q\ $end
$var wire 1 JZ \ram_mips|ALT_INV_memRAM~1116_q\ $end
$var wire 1 KZ \ram_mips|ALT_INV_memRAM~604_q\ $end
$var wire 1 LZ \ram_mips|ALT_INV_memRAM~92_q\ $end
$var wire 1 MZ \ram_mips|ALT_INV_memRAM~2280_combout\ $end
$var wire 1 NZ \ram_mips|ALT_INV_memRAM~2279_combout\ $end
$var wire 1 OZ \ram_mips|ALT_INV_memRAM~1980_q\ $end
$var wire 1 PZ \ram_mips|ALT_INV_memRAM~1468_q\ $end
$var wire 1 QZ \ram_mips|ALT_INV_memRAM~956_q\ $end
$var wire 1 RZ \ram_mips|ALT_INV_memRAM~444_q\ $end
$var wire 1 SZ \ram_mips|ALT_INV_memRAM~2278_combout\ $end
$var wire 1 TZ \ram_mips|ALT_INV_memRAM~1852_q\ $end
$var wire 1 UZ \ram_mips|ALT_INV_memRAM~1340_q\ $end
$var wire 1 VZ \ram_mips|ALT_INV_memRAM~828_q\ $end
$var wire 1 WZ \ram_mips|ALT_INV_memRAM~316_q\ $end
$var wire 1 XZ \ram_mips|ALT_INV_memRAM~2277_combout\ $end
$var wire 1 YZ \ram_mips|ALT_INV_memRAM~1724_q\ $end
$var wire 1 ZZ \ram_mips|ALT_INV_memRAM~1212_q\ $end
$var wire 1 [Z \ram_mips|ALT_INV_memRAM~700_q\ $end
$var wire 1 \Z \ram_mips|ALT_INV_memRAM~188_q\ $end
$var wire 1 ]Z \ram_mips|ALT_INV_memRAM~2276_combout\ $end
$var wire 1 ^Z \ram_mips|ALT_INV_memRAM~1596_q\ $end
$var wire 1 _Z \ram_mips|ALT_INV_memRAM~1084_q\ $end
$var wire 1 `Z \ram_mips|ALT_INV_memRAM~572_q\ $end
$var wire 1 aZ \ram_mips|ALT_INV_memRAM~60_q\ $end
$var wire 1 bZ \banco_regs|ALT_INV_registrador~1233_combout\ $end
$var wire 1 cZ \ram_mips|ALT_INV_memRAM~2275_combout\ $end
$var wire 1 dZ \ram_mips|ALT_INV_memRAM~2274_combout\ $end
$var wire 1 eZ \ram_mips|ALT_INV_memRAM~2273_combout\ $end
$var wire 1 fZ \ram_mips|ALT_INV_memRAM~2077_q\ $end
$var wire 1 gZ \ram_mips|ALT_INV_memRAM~1949_q\ $end
$var wire 1 hZ \ram_mips|ALT_INV_memRAM~1821_q\ $end
$var wire 1 iZ \ram_mips|ALT_INV_memRAM~1693_q\ $end
$var wire 1 jZ \ram_mips|ALT_INV_memRAM~2272_combout\ $end
$var wire 1 kZ \ram_mips|ALT_INV_memRAM~2045_q\ $end
$var wire 1 lZ \ram_mips|ALT_INV_memRAM~1917_q\ $end
$var wire 1 mZ \ram_mips|ALT_INV_memRAM~1789_q\ $end
$var wire 1 nZ \ram_mips|ALT_INV_memRAM~1661_q\ $end
$var wire 1 oZ \ram_mips|ALT_INV_memRAM~2271_combout\ $end
$var wire 1 pZ \ram_mips|ALT_INV_memRAM~2013_q\ $end
$var wire 1 qZ \ram_mips|ALT_INV_memRAM~1885_q\ $end
$var wire 1 rZ \ram_mips|ALT_INV_memRAM~1757_q\ $end
$var wire 1 sZ \ram_mips|ALT_INV_memRAM~1629_q\ $end
$var wire 1 tZ \ram_mips|ALT_INV_memRAM~2270_combout\ $end
$var wire 1 uZ \ram_mips|ALT_INV_memRAM~1981_q\ $end
$var wire 1 vZ \ram_mips|ALT_INV_memRAM~1853_q\ $end
$var wire 1 wZ \ram_mips|ALT_INV_memRAM~1725_q\ $end
$var wire 1 xZ \ram_mips|ALT_INV_memRAM~1597_q\ $end
$var wire 1 yZ \ram_mips|ALT_INV_memRAM~2269_combout\ $end
$var wire 1 zZ \ram_mips|ALT_INV_memRAM~2268_combout\ $end
$var wire 1 {Z \ram_mips|ALT_INV_memRAM~1565_q\ $end
$var wire 1 |Z \ram_mips|ALT_INV_memRAM~1533_q\ $end
$var wire 1 }Z \ram_mips|ALT_INV_memRAM~1501_q\ $end
$var wire 1 ~Z \ram_mips|ALT_INV_memRAM~1469_q\ $end
$var wire 1 ![ \ram_mips|ALT_INV_memRAM~2267_combout\ $end
$var wire 1 "[ \ram_mips|ALT_INV_memRAM~1437_q\ $end
$var wire 1 #[ \ram_mips|ALT_INV_memRAM~1405_q\ $end
$var wire 1 $[ \ram_mips|ALT_INV_memRAM~1373_q\ $end
$var wire 1 %[ \ram_mips|ALT_INV_memRAM~1341_q\ $end
$var wire 1 &[ \ram_mips|ALT_INV_memRAM~2266_combout\ $end
$var wire 1 '[ \ram_mips|ALT_INV_memRAM~1309_q\ $end
$var wire 1 ([ \ram_mips|ALT_INV_memRAM~1277_q\ $end
$var wire 1 )[ \ram_mips|ALT_INV_memRAM~1245_q\ $end
$var wire 1 *[ \ram_mips|ALT_INV_memRAM~1213_q\ $end
$var wire 1 +[ \ram_mips|ALT_INV_memRAM~2265_combout\ $end
$var wire 1 ,[ \ram_mips|ALT_INV_memRAM~1181_q\ $end
$var wire 1 -[ \ram_mips|ALT_INV_memRAM~1149_q\ $end
$var wire 1 .[ \ram_mips|ALT_INV_memRAM~1117_q\ $end
$var wire 1 /[ \ram_mips|ALT_INV_memRAM~1085_q\ $end
$var wire 1 0[ \ram_mips|ALT_INV_memRAM~2264_combout\ $end
$var wire 1 1[ \ram_mips|ALT_INV_memRAM~2263_combout\ $end
$var wire 1 2[ \ram_mips|ALT_INV_memRAM~1053_q\ $end
$var wire 1 3[ \ram_mips|ALT_INV_memRAM~925_q\ $end
$var wire 1 4[ \ram_mips|ALT_INV_memRAM~797_q\ $end
$var wire 1 5[ \ram_mips|ALT_INV_memRAM~669_q\ $end
$var wire 1 6[ \ram_mips|ALT_INV_memRAM~2262_combout\ $end
$var wire 1 7[ \ram_mips|ALT_INV_memRAM~1021_q\ $end
$var wire 1 8[ \ram_mips|ALT_INV_memRAM~893_q\ $end
$var wire 1 9[ \ram_mips|ALT_INV_memRAM~765_q\ $end
$var wire 1 :[ \ram_mips|ALT_INV_memRAM~637_q\ $end
$var wire 1 ;[ \ram_mips|ALT_INV_memRAM~2261_combout\ $end
$var wire 1 <[ \ram_mips|ALT_INV_memRAM~989_q\ $end
$var wire 1 =[ \ram_mips|ALT_INV_memRAM~861_q\ $end
$var wire 1 >[ \ram_mips|ALT_INV_memRAM~733_q\ $end
$var wire 1 ?[ \ram_mips|ALT_INV_memRAM~605_q\ $end
$var wire 1 @[ \ram_mips|ALT_INV_memRAM~2260_combout\ $end
$var wire 1 A[ \ram_mips|ALT_INV_memRAM~957_q\ $end
$var wire 1 B[ \ram_mips|ALT_INV_memRAM~829_q\ $end
$var wire 1 C[ \ram_mips|ALT_INV_memRAM~701_q\ $end
$var wire 1 D[ \ram_mips|ALT_INV_memRAM~573_q\ $end
$var wire 1 E[ \ram_mips|ALT_INV_memRAM~2259_combout\ $end
$var wire 1 F[ \ram_mips|ALT_INV_memRAM~2258_combout\ $end
$var wire 1 G[ \ram_mips|ALT_INV_memRAM~541_q\ $end
$var wire 1 H[ \ram_mips|ALT_INV_memRAM~413_q\ $end
$var wire 1 I[ \ram_mips|ALT_INV_memRAM~285_q\ $end
$var wire 1 J[ \ram_mips|ALT_INV_memRAM~157_q\ $end
$var wire 1 K[ \ram_mips|ALT_INV_memRAM~2257_combout\ $end
$var wire 1 L[ \ram_mips|ALT_INV_memRAM~509_q\ $end
$var wire 1 M[ \ram_mips|ALT_INV_memRAM~381_q\ $end
$var wire 1 N[ \ram_mips|ALT_INV_memRAM~253_q\ $end
$var wire 1 O[ \ram_mips|ALT_INV_memRAM~125_q\ $end
$var wire 1 P[ \ram_mips|ALT_INV_memRAM~2256_combout\ $end
$var wire 1 Q[ \ram_mips|ALT_INV_memRAM~477_q\ $end
$var wire 1 R[ \ram_mips|ALT_INV_memRAM~349_q\ $end
$var wire 1 S[ \ram_mips|ALT_INV_memRAM~221_q\ $end
$var wire 1 T[ \ram_mips|ALT_INV_memRAM~93_q\ $end
$var wire 1 U[ \ram_mips|ALT_INV_memRAM~2255_combout\ $end
$var wire 1 V[ \ram_mips|ALT_INV_memRAM~445_q\ $end
$var wire 1 W[ \ram_mips|ALT_INV_memRAM~317_q\ $end
$var wire 1 X[ \ram_mips|ALT_INV_memRAM~189_q\ $end
$var wire 1 Y[ \ram_mips|ALT_INV_memRAM~61_q\ $end
$var wire 1 Z[ \banco_regs|ALT_INV_registrador~1232_combout\ $end
$var wire 1 [[ \ram_mips|ALT_INV_memRAM~2254_combout\ $end
$var wire 1 \[ \ram_mips|ALT_INV_memRAM~2253_combout\ $end
$var wire 1 ][ \ram_mips|ALT_INV_memRAM~2252_combout\ $end
$var wire 1 ^[ \ram_mips|ALT_INV_memRAM~2078_q\ $end
$var wire 1 _[ \ram_mips|ALT_INV_memRAM~1566_q\ $end
$var wire 1 `[ \ram_mips|ALT_INV_memRAM~1054_q\ $end
$var wire 1 a[ \ram_mips|ALT_INV_memRAM~542_q\ $end
$var wire 1 b[ \ram_mips|ALT_INV_memRAM~2251_combout\ $end
$var wire 1 c[ \ram_mips|ALT_INV_memRAM~2046_q\ $end
$var wire 1 d[ \ram_mips|ALT_INV_memRAM~1534_q\ $end
$var wire 1 e[ \ram_mips|ALT_INV_memRAM~1022_q\ $end
$var wire 1 f[ \ram_mips|ALT_INV_memRAM~510_q\ $end
$var wire 1 g[ \ram_mips|ALT_INV_memRAM~2250_combout\ $end
$var wire 1 h[ \ram_mips|ALT_INV_memRAM~2014_q\ $end
$var wire 1 i[ \ram_mips|ALT_INV_memRAM~1502_q\ $end
$var wire 1 j[ \ram_mips|ALT_INV_memRAM~990_q\ $end
$var wire 1 k[ \ram_mips|ALT_INV_memRAM~478_q\ $end
$var wire 1 l[ \ram_mips|ALT_INV_memRAM~2249_combout\ $end
$var wire 1 m[ \ram_mips|ALT_INV_memRAM~1982_q\ $end
$var wire 1 n[ \ram_mips|ALT_INV_memRAM~1470_q\ $end
$var wire 1 o[ \ram_mips|ALT_INV_memRAM~958_q\ $end
$var wire 1 p[ \ram_mips|ALT_INV_memRAM~446_q\ $end
$var wire 1 q[ \ram_mips|ALT_INV_memRAM~2248_combout\ $end
$var wire 1 r[ \ram_mips|ALT_INV_memRAM~2247_combout\ $end
$var wire 1 s[ \ram_mips|ALT_INV_memRAM~1950_q\ $end
$var wire 1 t[ \ram_mips|ALT_INV_memRAM~1918_q\ $end
$var wire 1 u[ \ram_mips|ALT_INV_memRAM~1886_q\ $end
$var wire 1 v[ \ram_mips|ALT_INV_memRAM~1854_q\ $end
$var wire 1 w[ \ram_mips|ALT_INV_memRAM~2246_combout\ $end
$var wire 1 x[ \ram_mips|ALT_INV_memRAM~1438_q\ $end
$var wire 1 y[ \ram_mips|ALT_INV_memRAM~1406_q\ $end
$var wire 1 z[ \ram_mips|ALT_INV_memRAM~1374_q\ $end
$var wire 1 {[ \ram_mips|ALT_INV_memRAM~1342_q\ $end
$var wire 1 |[ \ram_mips|ALT_INV_memRAM~2245_combout\ $end
$var wire 1 }[ \ram_mips|ALT_INV_memRAM~926_q\ $end
$var wire 1 ~[ \ram_mips|ALT_INV_memRAM~894_q\ $end
$var wire 1 !\ \ram_mips|ALT_INV_memRAM~862_q\ $end
$var wire 1 "\ \ram_mips|ALT_INV_memRAM~830_q\ $end
$var wire 1 #\ \ram_mips|ALT_INV_memRAM~2244_combout\ $end
$var wire 1 $\ \ram_mips|ALT_INV_memRAM~414_q\ $end
$var wire 1 %\ \ram_mips|ALT_INV_memRAM~382_q\ $end
$var wire 1 &\ \ram_mips|ALT_INV_memRAM~350_q\ $end
$var wire 1 '\ \ram_mips|ALT_INV_memRAM~318_q\ $end
$var wire 1 (\ \ram_mips|ALT_INV_memRAM~2243_combout\ $end
$var wire 1 )\ \ram_mips|ALT_INV_memRAM~2242_combout\ $end
$var wire 1 *\ \ram_mips|ALT_INV_memRAM~1822_q\ $end
$var wire 1 +\ \ram_mips|ALT_INV_memRAM~1790_q\ $end
$var wire 1 ,\ \ram_mips|ALT_INV_memRAM~1758_q\ $end
$var wire 1 -\ \ram_mips|ALT_INV_memRAM~1726_q\ $end
$var wire 1 .\ \ram_mips|ALT_INV_memRAM~2241_combout\ $end
$var wire 1 /\ \ram_mips|ALT_INV_memRAM~1310_q\ $end
$var wire 1 0\ \ram_mips|ALT_INV_memRAM~1278_q\ $end
$var wire 1 1\ \ram_mips|ALT_INV_memRAM~1246_q\ $end
$var wire 1 2\ \ram_mips|ALT_INV_memRAM~1214_q\ $end
$var wire 1 3\ \ram_mips|ALT_INV_memRAM~2240_combout\ $end
$var wire 1 4\ \ram_mips|ALT_INV_memRAM~798_q\ $end
$var wire 1 5\ \ram_mips|ALT_INV_memRAM~766_q\ $end
$var wire 1 6\ \ram_mips|ALT_INV_memRAM~734_q\ $end
$var wire 1 7\ \ram_mips|ALT_INV_memRAM~702_q\ $end
$var wire 1 8\ \ram_mips|ALT_INV_memRAM~2239_combout\ $end
$var wire 1 9\ \ram_mips|ALT_INV_memRAM~286_q\ $end
$var wire 1 :\ \ram_mips|ALT_INV_memRAM~254_q\ $end
$var wire 1 ;\ \ram_mips|ALT_INV_memRAM~222_q\ $end
$var wire 1 <\ \ram_mips|ALT_INV_memRAM~190_q\ $end
$var wire 1 =\ \ram_mips|ALT_INV_memRAM~2238_combout\ $end
$var wire 1 >\ \ram_mips|ALT_INV_memRAM~2237_combout\ $end
$var wire 1 ?\ \ram_mips|ALT_INV_memRAM~1694_q\ $end
$var wire 1 @\ \ram_mips|ALT_INV_memRAM~1662_q\ $end
$var wire 1 A\ \ram_mips|ALT_INV_memRAM~1630_q\ $end
$var wire 1 B\ \ram_mips|ALT_INV_memRAM~1598_q\ $end
$var wire 1 C\ \ram_mips|ALT_INV_memRAM~2236_combout\ $end
$var wire 1 D\ \ram_mips|ALT_INV_memRAM~1182_q\ $end
$var wire 1 E\ \ram_mips|ALT_INV_memRAM~1150_q\ $end
$var wire 1 F\ \ram_mips|ALT_INV_memRAM~1118_q\ $end
$var wire 1 G\ \ram_mips|ALT_INV_memRAM~1086_q\ $end
$var wire 1 H\ \ram_mips|ALT_INV_memRAM~2235_combout\ $end
$var wire 1 I\ \ram_mips|ALT_INV_memRAM~670_q\ $end
$var wire 1 J\ \ram_mips|ALT_INV_memRAM~638_q\ $end
$var wire 1 K\ \ram_mips|ALT_INV_memRAM~606_q\ $end
$var wire 1 L\ \ram_mips|ALT_INV_memRAM~574_q\ $end
$var wire 1 M\ \ram_mips|ALT_INV_memRAM~2234_combout\ $end
$var wire 1 N\ \ram_mips|ALT_INV_memRAM~158_q\ $end
$var wire 1 O\ \ram_mips|ALT_INV_memRAM~126_q\ $end
$var wire 1 P\ \ram_mips|ALT_INV_memRAM~94_q\ $end
$var wire 1 Q\ \ram_mips|ALT_INV_memRAM~62_q\ $end
$var wire 1 R\ \banco_regs|ALT_INV_registrador~1231_combout\ $end
$var wire 1 S\ \ram_mips|ALT_INV_memRAM~2233_combout\ $end
$var wire 1 T\ \ram_mips|ALT_INV_memRAM~2232_combout\ $end
$var wire 1 U\ \ram_mips|ALT_INV_memRAM~2231_combout\ $end
$var wire 1 V\ \ram_mips|ALT_INV_memRAM~2079_q\ $end
$var wire 1 W\ \ram_mips|ALT_INV_memRAM~1951_q\ $end
$var wire 1 X\ \ram_mips|ALT_INV_memRAM~1823_q\ $end
$var wire 1 Y\ \ram_mips|ALT_INV_memRAM~1695_q\ $end
$var wire 1 Z\ \ram_mips|ALT_INV_memRAM~2230_combout\ $end
$var wire 1 [\ \ram_mips|ALT_INV_memRAM~1567_q\ $end
$var wire 1 \\ \ram_mips|ALT_INV_memRAM~1439_q\ $end
$var wire 1 ]\ \ram_mips|ALT_INV_memRAM~1311_q\ $end
$var wire 1 ^\ \ram_mips|ALT_INV_memRAM~1183_q\ $end
$var wire 1 _\ \ram_mips|ALT_INV_memRAM~2229_combout\ $end
$var wire 1 `\ \ram_mips|ALT_INV_memRAM~1055_q\ $end
$var wire 1 a\ \ram_mips|ALT_INV_memRAM~927_q\ $end
$var wire 1 b\ \ram_mips|ALT_INV_memRAM~799_q\ $end
$var wire 1 c\ \ram_mips|ALT_INV_memRAM~671_q\ $end
$var wire 1 d\ \ram_mips|ALT_INV_memRAM~2228_combout\ $end
$var wire 1 e\ \ram_mips|ALT_INV_memRAM~543_q\ $end
$var wire 1 f\ \ram_mips|ALT_INV_memRAM~415_q\ $end
$var wire 1 g\ \ram_mips|ALT_INV_memRAM~287_q\ $end
$var wire 1 h\ \ram_mips|ALT_INV_memRAM~159_q\ $end
$var wire 1 i\ \ram_mips|ALT_INV_memRAM~2227_combout\ $end
$var wire 1 j\ \ram_mips|ALT_INV_memRAM~2226_combout\ $end
$var wire 1 k\ \ram_mips|ALT_INV_memRAM~2047_q\ $end
$var wire 1 l\ \ram_mips|ALT_INV_memRAM~1535_q\ $end
$var wire 1 m\ \ram_mips|ALT_INV_memRAM~1023_q\ $end
$var wire 1 n\ \ram_mips|ALT_INV_memRAM~511_q\ $end
$var wire 1 o\ \ram_mips|ALT_INV_memRAM~2225_combout\ $end
$var wire 1 p\ \ram_mips|ALT_INV_memRAM~1919_q\ $end
$var wire 1 q\ \ram_mips|ALT_INV_memRAM~1407_q\ $end
$var wire 1 r\ \ram_mips|ALT_INV_memRAM~895_q\ $end
$var wire 1 s\ \ram_mips|ALT_INV_memRAM~383_q\ $end
$var wire 1 t\ \ram_mips|ALT_INV_memRAM~2224_combout\ $end
$var wire 1 u\ \ram_mips|ALT_INV_memRAM~1791_q\ $end
$var wire 1 v\ \ram_mips|ALT_INV_memRAM~1279_q\ $end
$var wire 1 w\ \ram_mips|ALT_INV_memRAM~767_q\ $end
$var wire 1 x\ \ram_mips|ALT_INV_memRAM~255_q\ $end
$var wire 1 y\ \ram_mips|ALT_INV_memRAM~2223_combout\ $end
$var wire 1 z\ \ram_mips|ALT_INV_memRAM~1663_q\ $end
$var wire 1 {\ \ram_mips|ALT_INV_memRAM~1151_q\ $end
$var wire 1 |\ \ram_mips|ALT_INV_memRAM~639_q\ $end
$var wire 1 }\ \ram_mips|ALT_INV_memRAM~127_q\ $end
$var wire 1 ~\ \ram_mips|ALT_INV_memRAM~2222_combout\ $end
$var wire 1 !] \ram_mips|ALT_INV_memRAM~2221_combout\ $end
$var wire 1 "] \ram_mips|ALT_INV_memRAM~2015_q\ $end
$var wire 1 #] \ram_mips|ALT_INV_memRAM~1503_q\ $end
$var wire 1 $] \ram_mips|ALT_INV_memRAM~991_q\ $end
$var wire 1 %] \ram_mips|ALT_INV_memRAM~479_q\ $end
$var wire 1 &] \ram_mips|ALT_INV_memRAM~2220_combout\ $end
$var wire 1 '] \ram_mips|ALT_INV_memRAM~1887_q\ $end
$var wire 1 (] \ram_mips|ALT_INV_memRAM~1375_q\ $end
$var wire 1 )] \ram_mips|ALT_INV_memRAM~863_q\ $end
$var wire 1 *] \ram_mips|ALT_INV_memRAM~351_q\ $end
$var wire 1 +] \ram_mips|ALT_INV_memRAM~2219_combout\ $end
$var wire 1 ,] \ram_mips|ALT_INV_memRAM~1759_q\ $end
$var wire 1 -] \ram_mips|ALT_INV_memRAM~1247_q\ $end
$var wire 1 .] \ram_mips|ALT_INV_memRAM~735_q\ $end
$var wire 1 /] \ram_mips|ALT_INV_memRAM~223_q\ $end
$var wire 1 0] \ram_mips|ALT_INV_memRAM~2218_combout\ $end
$var wire 1 1] \ram_mips|ALT_INV_memRAM~1631_q\ $end
$var wire 1 2] \ram_mips|ALT_INV_memRAM~1119_q\ $end
$var wire 1 3] \ram_mips|ALT_INV_memRAM~607_q\ $end
$var wire 1 4] \ram_mips|ALT_INV_memRAM~95_q\ $end
$var wire 1 5] \ram_mips|ALT_INV_memRAM~2217_combout\ $end
$var wire 1 6] \ram_mips|ALT_INV_memRAM~2216_combout\ $end
$var wire 1 7] \ram_mips|ALT_INV_memRAM~1983_q\ $end
$var wire 1 8] \ram_mips|ALT_INV_memRAM~1471_q\ $end
$var wire 1 9] \ram_mips|ALT_INV_memRAM~959_q\ $end
$var wire 1 :] \ram_mips|ALT_INV_memRAM~447_q\ $end
$var wire 1 ;] \ram_mips|ALT_INV_memRAM~2215_combout\ $end
$var wire 1 <] \ram_mips|ALT_INV_memRAM~1855_q\ $end
$var wire 1 =] \ram_mips|ALT_INV_memRAM~1343_q\ $end
$var wire 1 >] \ram_mips|ALT_INV_memRAM~831_q\ $end
$var wire 1 ?] \ram_mips|ALT_INV_memRAM~319_q\ $end
$var wire 1 @] \ram_mips|ALT_INV_memRAM~2214_combout\ $end
$var wire 1 A] \ram_mips|ALT_INV_memRAM~1727_q\ $end
$var wire 1 B] \ram_mips|ALT_INV_memRAM~1215_q\ $end
$var wire 1 C] \ram_mips|ALT_INV_memRAM~703_q\ $end
$var wire 1 D] \ram_mips|ALT_INV_memRAM~191_q\ $end
$var wire 1 E] \ram_mips|ALT_INV_memRAM~2213_combout\ $end
$var wire 1 F] \ram_mips|ALT_INV_memRAM~1599_q\ $end
$var wire 1 G] \ram_mips|ALT_INV_memRAM~1087_q\ $end
$var wire 1 H] \ram_mips|ALT_INV_memRAM~575_q\ $end
$var wire 1 I] \ram_mips|ALT_INV_memRAM~63_q\ $end
$var wire 1 J] \banco_regs|ALT_INV_registrador~1230_combout\ $end
$var wire 1 K] \ram_mips|ALT_INV_memRAM~2212_combout\ $end
$var wire 1 L] \ram_mips|ALT_INV_memRAM~2211_combout\ $end
$var wire 1 M] \ram_mips|ALT_INV_memRAM~2210_combout\ $end
$var wire 1 N] \ram_mips|ALT_INV_memRAM~2080_q\ $end
$var wire 1 O] \ram_mips|ALT_INV_memRAM~1952_q\ $end
$var wire 1 P] \ram_mips|ALT_INV_memRAM~1824_q\ $end
$var wire 1 Q] \ram_mips|ALT_INV_memRAM~1696_q\ $end
$var wire 1 R] \ram_mips|ALT_INV_memRAM~2209_combout\ $end
$var wire 1 S] \ram_mips|ALT_INV_memRAM~2048_q\ $end
$var wire 1 T] \ram_mips|ALT_INV_memRAM~1920_q\ $end
$var wire 1 U] \ram_mips|ALT_INV_memRAM~1792_q\ $end
$var wire 1 V] \ram_mips|ALT_INV_memRAM~1664_q\ $end
$var wire 1 W] \ram_mips|ALT_INV_memRAM~2208_combout\ $end
$var wire 1 X] \ram_mips|ALT_INV_memRAM~2016_q\ $end
$var wire 1 Y] \ram_mips|ALT_INV_memRAM~1888_q\ $end
$var wire 1 Z] \ram_mips|ALT_INV_memRAM~1760_q\ $end
$var wire 1 [] \ram_mips|ALT_INV_memRAM~1632_q\ $end
$var wire 1 \] \ram_mips|ALT_INV_memRAM~2207_combout\ $end
$var wire 1 ]] \ram_mips|ALT_INV_memRAM~1984_q\ $end
$var wire 1 ^] \ram_mips|ALT_INV_memRAM~1856_q\ $end
$var wire 1 _] \ram_mips|ALT_INV_memRAM~1728_q\ $end
$var wire 1 `] \ram_mips|ALT_INV_memRAM~1600_q\ $end
$var wire 1 a] \ram_mips|ALT_INV_memRAM~2206_combout\ $end
$var wire 1 b] \ram_mips|ALT_INV_memRAM~2205_combout\ $end
$var wire 1 c] \ram_mips|ALT_INV_memRAM~1568_q\ $end
$var wire 1 d] \ram_mips|ALT_INV_memRAM~1536_q\ $end
$var wire 1 e] \ram_mips|ALT_INV_memRAM~1504_q\ $end
$var wire 1 f] \ram_mips|ALT_INV_memRAM~1472_q\ $end
$var wire 1 g] \ram_mips|ALT_INV_memRAM~2204_combout\ $end
$var wire 1 h] \ram_mips|ALT_INV_memRAM~1440_q\ $end
$var wire 1 i] \ram_mips|ALT_INV_memRAM~1408_q\ $end
$var wire 1 j] \ram_mips|ALT_INV_memRAM~1376_q\ $end
$var wire 1 k] \ram_mips|ALT_INV_memRAM~1344_q\ $end
$var wire 1 l] \ram_mips|ALT_INV_memRAM~2203_combout\ $end
$var wire 1 m] \ram_mips|ALT_INV_memRAM~1312_q\ $end
$var wire 1 n] \ram_mips|ALT_INV_memRAM~1280_q\ $end
$var wire 1 o] \ram_mips|ALT_INV_memRAM~1248_q\ $end
$var wire 1 p] \ram_mips|ALT_INV_memRAM~1216_q\ $end
$var wire 1 q] \ram_mips|ALT_INV_memRAM~2202_combout\ $end
$var wire 1 r] \ram_mips|ALT_INV_memRAM~1184_q\ $end
$var wire 1 s] \ram_mips|ALT_INV_memRAM~1152_q\ $end
$var wire 1 t] \ram_mips|ALT_INV_memRAM~1120_q\ $end
$var wire 1 u] \ram_mips|ALT_INV_memRAM~1088_q\ $end
$var wire 1 v] \ram_mips|ALT_INV_memRAM~2201_combout\ $end
$var wire 1 w] \ram_mips|ALT_INV_memRAM~2200_combout\ $end
$var wire 1 x] \ram_mips|ALT_INV_memRAM~1056_q\ $end
$var wire 1 y] \ram_mips|ALT_INV_memRAM~928_q\ $end
$var wire 1 z] \ram_mips|ALT_INV_memRAM~800_q\ $end
$var wire 1 {] \ram_mips|ALT_INV_memRAM~672_q\ $end
$var wire 1 |] \ram_mips|ALT_INV_memRAM~2199_combout\ $end
$var wire 1 }] \ram_mips|ALT_INV_memRAM~1024_q\ $end
$var wire 1 ~] \ram_mips|ALT_INV_memRAM~896_q\ $end
$var wire 1 !^ \ram_mips|ALT_INV_memRAM~768_q\ $end
$var wire 1 "^ \ram_mips|ALT_INV_memRAM~640_q\ $end
$var wire 1 #^ \ram_mips|ALT_INV_memRAM~2198_combout\ $end
$var wire 1 $^ \ram_mips|ALT_INV_memRAM~992_q\ $end
$var wire 1 %^ \ram_mips|ALT_INV_memRAM~864_q\ $end
$var wire 1 &^ \ram_mips|ALT_INV_memRAM~736_q\ $end
$var wire 1 '^ \ram_mips|ALT_INV_memRAM~608_q\ $end
$var wire 1 (^ \ram_mips|ALT_INV_memRAM~2197_combout\ $end
$var wire 1 )^ \ram_mips|ALT_INV_memRAM~960_q\ $end
$var wire 1 *^ \ram_mips|ALT_INV_memRAM~832_q\ $end
$var wire 1 +^ \ram_mips|ALT_INV_memRAM~704_q\ $end
$var wire 1 ,^ \ram_mips|ALT_INV_memRAM~576_q\ $end
$var wire 1 -^ \ram_mips|ALT_INV_memRAM~2196_combout\ $end
$var wire 1 .^ \ram_mips|ALT_INV_memRAM~2195_combout\ $end
$var wire 1 /^ \ram_mips|ALT_INV_memRAM~544_q\ $end
$var wire 1 0^ \ram_mips|ALT_INV_memRAM~416_q\ $end
$var wire 1 1^ \ram_mips|ALT_INV_memRAM~288_q\ $end
$var wire 1 2^ \ram_mips|ALT_INV_memRAM~160_q\ $end
$var wire 1 3^ \ram_mips|ALT_INV_memRAM~2194_combout\ $end
$var wire 1 4^ \ram_mips|ALT_INV_memRAM~512_q\ $end
$var wire 1 5^ \ram_mips|ALT_INV_memRAM~384_q\ $end
$var wire 1 6^ \ram_mips|ALT_INV_memRAM~256_q\ $end
$var wire 1 7^ \ram_mips|ALT_INV_memRAM~128_q\ $end
$var wire 1 8^ \ram_mips|ALT_INV_memRAM~2193_combout\ $end
$var wire 1 9^ \ram_mips|ALT_INV_memRAM~480_q\ $end
$var wire 1 :^ \ram_mips|ALT_INV_memRAM~352_q\ $end
$var wire 1 ;^ \ram_mips|ALT_INV_memRAM~224_q\ $end
$var wire 1 <^ \ram_mips|ALT_INV_memRAM~96_q\ $end
$var wire 1 =^ \ram_mips|ALT_INV_memRAM~2192_combout\ $end
$var wire 1 >^ \ram_mips|ALT_INV_memRAM~448_q\ $end
$var wire 1 ?^ \ram_mips|ALT_INV_memRAM~320_q\ $end
$var wire 1 @^ \ram_mips|ALT_INV_memRAM~192_q\ $end
$var wire 1 A^ \ram_mips|ALT_INV_memRAM~64_q\ $end
$var wire 1 B^ \banco_regs|ALT_INV_registrador~1229_combout\ $end
$var wire 1 C^ \ram_mips|ALT_INV_memRAM~2191_combout\ $end
$var wire 1 D^ \ram_mips|ALT_INV_memRAM~2190_combout\ $end
$var wire 1 E^ \ram_mips|ALT_INV_memRAM~2189_combout\ $end
$var wire 1 F^ \ram_mips|ALT_INV_memRAM~2081_q\ $end
$var wire 1 G^ \ram_mips|ALT_INV_memRAM~1569_q\ $end
$var wire 1 H^ \ram_mips|ALT_INV_memRAM~1057_q\ $end
$var wire 1 I^ \ram_mips|ALT_INV_memRAM~545_q\ $end
$var wire 1 J^ \ram_mips|ALT_INV_memRAM~2188_combout\ $end
$var wire 1 K^ \ram_mips|ALT_INV_memRAM~2049_q\ $end
$var wire 1 L^ \ram_mips|ALT_INV_memRAM~1537_q\ $end
$var wire 1 M^ \ram_mips|ALT_INV_memRAM~1025_q\ $end
$var wire 1 N^ \ram_mips|ALT_INV_memRAM~513_q\ $end
$var wire 1 O^ \ram_mips|ALT_INV_memRAM~2187_combout\ $end
$var wire 1 P^ \ram_mips|ALT_INV_memRAM~2017_q\ $end
$var wire 1 Q^ \ram_mips|ALT_INV_memRAM~1505_q\ $end
$var wire 1 R^ \ram_mips|ALT_INV_memRAM~993_q\ $end
$var wire 1 S^ \ram_mips|ALT_INV_memRAM~481_q\ $end
$var wire 1 T^ \ram_mips|ALT_INV_memRAM~2186_combout\ $end
$var wire 1 U^ \ram_mips|ALT_INV_memRAM~1985_q\ $end
$var wire 1 V^ \ram_mips|ALT_INV_memRAM~1473_q\ $end
$var wire 1 W^ \ram_mips|ALT_INV_memRAM~961_q\ $end
$var wire 1 X^ \ram_mips|ALT_INV_memRAM~449_q\ $end
$var wire 1 Y^ \ram_mips|ALT_INV_memRAM~2185_combout\ $end
$var wire 1 Z^ \ram_mips|ALT_INV_memRAM~2184_combout\ $end
$var wire 1 [^ \ram_mips|ALT_INV_memRAM~1953_q\ $end
$var wire 1 \^ \ram_mips|ALT_INV_memRAM~1921_q\ $end
$var wire 1 ]^ \ram_mips|ALT_INV_memRAM~1889_q\ $end
$var wire 1 ^^ \ram_mips|ALT_INV_memRAM~1857_q\ $end
$var wire 1 _^ \ram_mips|ALT_INV_memRAM~2183_combout\ $end
$var wire 1 `^ \ram_mips|ALT_INV_memRAM~1441_q\ $end
$var wire 1 a^ \ram_mips|ALT_INV_memRAM~1409_q\ $end
$var wire 1 b^ \ram_mips|ALT_INV_memRAM~1377_q\ $end
$var wire 1 c^ \ram_mips|ALT_INV_memRAM~1345_q\ $end
$var wire 1 d^ \ram_mips|ALT_INV_memRAM~2182_combout\ $end
$var wire 1 e^ \ram_mips|ALT_INV_memRAM~929_q\ $end
$var wire 1 f^ \ram_mips|ALT_INV_memRAM~897_q\ $end
$var wire 1 g^ \ram_mips|ALT_INV_memRAM~865_q\ $end
$var wire 1 h^ \ram_mips|ALT_INV_memRAM~833_q\ $end
$var wire 1 i^ \ram_mips|ALT_INV_memRAM~2181_combout\ $end
$var wire 1 j^ \ram_mips|ALT_INV_memRAM~417_q\ $end
$var wire 1 k^ \ram_mips|ALT_INV_memRAM~385_q\ $end
$var wire 1 l^ \ram_mips|ALT_INV_memRAM~353_q\ $end
$var wire 1 m^ \ram_mips|ALT_INV_memRAM~321_q\ $end
$var wire 1 n^ \ram_mips|ALT_INV_memRAM~2180_combout\ $end
$var wire 1 o^ \ram_mips|ALT_INV_memRAM~2179_combout\ $end
$var wire 1 p^ \ram_mips|ALT_INV_memRAM~1825_q\ $end
$var wire 1 q^ \ram_mips|ALT_INV_memRAM~1793_q\ $end
$var wire 1 r^ \ram_mips|ALT_INV_memRAM~1761_q\ $end
$var wire 1 s^ \ram_mips|ALT_INV_memRAM~1729_q\ $end
$var wire 1 t^ \ram_mips|ALT_INV_memRAM~2178_combout\ $end
$var wire 1 u^ \ram_mips|ALT_INV_memRAM~1313_q\ $end
$var wire 1 v^ \ram_mips|ALT_INV_memRAM~1281_q\ $end
$var wire 1 w^ \ram_mips|ALT_INV_memRAM~1249_q\ $end
$var wire 1 x^ \ram_mips|ALT_INV_memRAM~1217_q\ $end
$var wire 1 y^ \ram_mips|ALT_INV_memRAM~2177_combout\ $end
$var wire 1 z^ \ram_mips|ALT_INV_memRAM~801_q\ $end
$var wire 1 {^ \ram_mips|ALT_INV_memRAM~769_q\ $end
$var wire 1 |^ \ram_mips|ALT_INV_memRAM~737_q\ $end
$var wire 1 }^ \ram_mips|ALT_INV_memRAM~705_q\ $end
$var wire 1 ~^ \ram_mips|ALT_INV_memRAM~2176_combout\ $end
$var wire 1 !_ \ram_mips|ALT_INV_memRAM~289_q\ $end
$var wire 1 "_ \ram_mips|ALT_INV_memRAM~257_q\ $end
$var wire 1 #_ \ram_mips|ALT_INV_memRAM~225_q\ $end
$var wire 1 $_ \ram_mips|ALT_INV_memRAM~193_q\ $end
$var wire 1 %_ \ram_mips|ALT_INV_memRAM~2175_combout\ $end
$var wire 1 &_ \ram_mips|ALT_INV_memRAM~2174_combout\ $end
$var wire 1 '_ \ram_mips|ALT_INV_memRAM~1697_q\ $end
$var wire 1 (_ \ram_mips|ALT_INV_memRAM~1665_q\ $end
$var wire 1 )_ \ram_mips|ALT_INV_memRAM~1633_q\ $end
$var wire 1 *_ \ram_mips|ALT_INV_memRAM~1601_q\ $end
$var wire 1 +_ \ram_mips|ALT_INV_memRAM~2173_combout\ $end
$var wire 1 ,_ \ram_mips|ALT_INV_memRAM~1185_q\ $end
$var wire 1 -_ \ram_mips|ALT_INV_memRAM~1153_q\ $end
$var wire 1 ._ \ram_mips|ALT_INV_memRAM~1121_q\ $end
$var wire 1 /_ \ram_mips|ALT_INV_memRAM~1089_q\ $end
$var wire 1 0_ \ram_mips|ALT_INV_memRAM~2172_combout\ $end
$var wire 1 1_ \ram_mips|ALT_INV_memRAM~673_q\ $end
$var wire 1 2_ \ram_mips|ALT_INV_memRAM~641_q\ $end
$var wire 1 3_ \ram_mips|ALT_INV_memRAM~609_q\ $end
$var wire 1 4_ \ram_mips|ALT_INV_memRAM~577_q\ $end
$var wire 1 5_ \ram_mips|ALT_INV_memRAM~2171_combout\ $end
$var wire 1 6_ \ram_mips|ALT_INV_memRAM~161_q\ $end
$var wire 1 7_ \ram_mips|ALT_INV_memRAM~129_q\ $end
$var wire 1 8_ \ram_mips|ALT_INV_memRAM~97_q\ $end
$var wire 1 9_ \ram_mips|ALT_INV_memRAM~65_q\ $end
$var wire 1 :_ \banco_regs|ALT_INV_registrador~1228_combout\ $end
$var wire 1 ;_ \ram_mips|ALT_INV_memRAM~2170_combout\ $end
$var wire 1 <_ \ram_mips|ALT_INV_memRAM~2169_combout\ $end
$var wire 1 =_ \ram_mips|ALT_INV_memRAM~2168_combout\ $end
$var wire 1 >_ \ram_mips|ALT_INV_memRAM~2082_q\ $end
$var wire 1 ?_ \ram_mips|ALT_INV_memRAM~1954_q\ $end
$var wire 1 @_ \ram_mips|ALT_INV_memRAM~1826_q\ $end
$var wire 1 A_ \ram_mips|ALT_INV_memRAM~1698_q\ $end
$var wire 1 B_ \ram_mips|ALT_INV_memRAM~2167_combout\ $end
$var wire 1 C_ \ram_mips|ALT_INV_memRAM~1570_q\ $end
$var wire 1 D_ \ram_mips|ALT_INV_memRAM~1442_q\ $end
$var wire 1 E_ \ram_mips|ALT_INV_memRAM~1314_q\ $end
$var wire 1 F_ \ram_mips|ALT_INV_memRAM~1186_q\ $end
$var wire 1 G_ \ram_mips|ALT_INV_memRAM~2166_combout\ $end
$var wire 1 H_ \ram_mips|ALT_INV_memRAM~1058_q\ $end
$var wire 1 I_ \ram_mips|ALT_INV_memRAM~930_q\ $end
$var wire 1 J_ \ram_mips|ALT_INV_memRAM~802_q\ $end
$var wire 1 K_ \ram_mips|ALT_INV_memRAM~674_q\ $end
$var wire 1 L_ \ram_mips|ALT_INV_memRAM~2165_combout\ $end
$var wire 1 M_ \ram_mips|ALT_INV_memRAM~546_q\ $end
$var wire 1 N_ \ram_mips|ALT_INV_memRAM~418_q\ $end
$var wire 1 O_ \ram_mips|ALT_INV_memRAM~290_q\ $end
$var wire 1 P_ \ram_mips|ALT_INV_memRAM~162_q\ $end
$var wire 1 Q_ \ram_mips|ALT_INV_memRAM~2164_combout\ $end
$var wire 1 R_ \ram_mips|ALT_INV_memRAM~2163_combout\ $end
$var wire 1 S_ \ram_mips|ALT_INV_memRAM~2050_q\ $end
$var wire 1 T_ \ram_mips|ALT_INV_memRAM~1538_q\ $end
$var wire 1 U_ \ram_mips|ALT_INV_memRAM~1026_q\ $end
$var wire 1 V_ \ram_mips|ALT_INV_memRAM~514_q\ $end
$var wire 1 W_ \ram_mips|ALT_INV_memRAM~2162_combout\ $end
$var wire 1 X_ \ram_mips|ALT_INV_memRAM~1922_q\ $end
$var wire 1 Y_ \ram_mips|ALT_INV_memRAM~1410_q\ $end
$var wire 1 Z_ \ram_mips|ALT_INV_memRAM~898_q\ $end
$var wire 1 [_ \ram_mips|ALT_INV_memRAM~386_q\ $end
$var wire 1 \_ \ram_mips|ALT_INV_memRAM~2161_combout\ $end
$var wire 1 ]_ \ram_mips|ALT_INV_memRAM~1794_q\ $end
$var wire 1 ^_ \ram_mips|ALT_INV_memRAM~1282_q\ $end
$var wire 1 __ \ram_mips|ALT_INV_memRAM~770_q\ $end
$var wire 1 `_ \ram_mips|ALT_INV_memRAM~258_q\ $end
$var wire 1 a_ \ram_mips|ALT_INV_memRAM~2160_combout\ $end
$var wire 1 b_ \ram_mips|ALT_INV_memRAM~1666_q\ $end
$var wire 1 c_ \ram_mips|ALT_INV_memRAM~1154_q\ $end
$var wire 1 d_ \ram_mips|ALT_INV_memRAM~642_q\ $end
$var wire 1 e_ \ram_mips|ALT_INV_memRAM~130_q\ $end
$var wire 1 f_ \ram_mips|ALT_INV_memRAM~2159_combout\ $end
$var wire 1 g_ \ram_mips|ALT_INV_memRAM~2158_combout\ $end
$var wire 1 h_ \ram_mips|ALT_INV_memRAM~2018_q\ $end
$var wire 1 i_ \ram_mips|ALT_INV_memRAM~1506_q\ $end
$var wire 1 j_ \ram_mips|ALT_INV_memRAM~994_q\ $end
$var wire 1 k_ \ram_mips|ALT_INV_memRAM~482_q\ $end
$var wire 1 l_ \ram_mips|ALT_INV_memRAM~2157_combout\ $end
$var wire 1 m_ \ram_mips|ALT_INV_memRAM~1890_q\ $end
$var wire 1 n_ \ram_mips|ALT_INV_memRAM~1378_q\ $end
$var wire 1 o_ \ram_mips|ALT_INV_memRAM~866_q\ $end
$var wire 1 p_ \ram_mips|ALT_INV_memRAM~354_q\ $end
$var wire 1 q_ \ram_mips|ALT_INV_memRAM~2156_combout\ $end
$var wire 1 r_ \ram_mips|ALT_INV_memRAM~1762_q\ $end
$var wire 1 s_ \ram_mips|ALT_INV_memRAM~1250_q\ $end
$var wire 1 t_ \ram_mips|ALT_INV_memRAM~738_q\ $end
$var wire 1 u_ \ram_mips|ALT_INV_memRAM~226_q\ $end
$var wire 1 v_ \ram_mips|ALT_INV_memRAM~2155_combout\ $end
$var wire 1 w_ \ram_mips|ALT_INV_memRAM~1634_q\ $end
$var wire 1 x_ \ram_mips|ALT_INV_memRAM~1122_q\ $end
$var wire 1 y_ \ram_mips|ALT_INV_memRAM~610_q\ $end
$var wire 1 z_ \ram_mips|ALT_INV_memRAM~98_q\ $end
$var wire 1 {_ \ram_mips|ALT_INV_memRAM~2154_combout\ $end
$var wire 1 |_ \ram_mips|ALT_INV_memRAM~2153_combout\ $end
$var wire 1 }_ \ram_mips|ALT_INV_memRAM~1986_q\ $end
$var wire 1 ~_ \ram_mips|ALT_INV_memRAM~1474_q\ $end
$var wire 1 !` \ram_mips|ALT_INV_memRAM~962_q\ $end
$var wire 1 "` \ram_mips|ALT_INV_memRAM~450_q\ $end
$var wire 1 #` \ram_mips|ALT_INV_memRAM~2152_combout\ $end
$var wire 1 $` \ram_mips|ALT_INV_memRAM~1858_q\ $end
$var wire 1 %` \ram_mips|ALT_INV_memRAM~1346_q\ $end
$var wire 1 &` \ram_mips|ALT_INV_memRAM~834_q\ $end
$var wire 1 '` \ram_mips|ALT_INV_memRAM~322_q\ $end
$var wire 1 (` \ram_mips|ALT_INV_memRAM~2151_combout\ $end
$var wire 1 )` \ram_mips|ALT_INV_memRAM~1730_q\ $end
$var wire 1 *` \ram_mips|ALT_INV_memRAM~1218_q\ $end
$var wire 1 +` \ram_mips|ALT_INV_memRAM~706_q\ $end
$var wire 1 ,` \ram_mips|ALT_INV_memRAM~194_q\ $end
$var wire 1 -` \ram_mips|ALT_INV_memRAM~2150_combout\ $end
$var wire 1 .` \ram_mips|ALT_INV_memRAM~1602_q\ $end
$var wire 1 /` \ram_mips|ALT_INV_memRAM~1090_q\ $end
$var wire 1 0` \ram_mips|ALT_INV_memRAM~578_q\ $end
$var wire 1 1` \banco_regs|ALT_INV_Equal0~0_combout\ $end
$var wire 1 2` \unidade_de_controle_ULA|ALT_INV_ULActrl[0]~5_combout\ $end
$var wire 1 3` \ula_bit_a_bit_MIPS|SOMADOR_27|ALT_INV_C_out~2_combout\ $end
$var wire 1 4` \ula_bit_a_bit_MIPS|SOMADOR_27|ALT_INV_C_out~1_combout\ $end
$var wire 1 5` \ula_bit_a_bit_MIPS|SOMADOR_24|ALT_INV_C_out~1_combout\ $end
$var wire 1 6` \ula_bit_a_bit_MIPS|SOMADOR_24|ALT_INV_C_out~0_combout\ $end
$var wire 1 7` \ula_bit_a_bit_MIPS|SOMADOR_22|ALT_INV_C_out~2_combout\ $end
$var wire 1 8` \ula_bit_a_bit_MIPS|SOMADOR_22|ALT_INV_C_out~1_combout\ $end
$var wire 1 9` \ula_bit_a_bit_MIPS|MUX_reseultado20|ALT_INV_saida_MUX~2_combout\ $end
$var wire 1 :` \ula_bit_a_bit_MIPS|MUX_reseultado20|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 ;` \ram_mips|ALT_INV_memRAM~2882_combout\ $end
$var wire 1 <` \ram_mips|ALT_INV_memRAM~2880_combout\ $end
$var wire 1 =` \ram_mips|ALT_INV_memRAM~2878_combout\ $end
$var wire 1 >` \ram_mips|ALT_INV_memRAM~2876_combout\ $end
$var wire 1 ?` \ram_mips|ALT_INV_memRAM~2874_combout\ $end
$var wire 1 @` \ram_mips|ALT_INV_memRAM~2872_combout\ $end
$var wire 1 A` \ram_mips|ALT_INV_memRAM~2870_combout\ $end
$var wire 1 B` \ram_mips|ALT_INV_memRAM~2868_combout\ $end
$var wire 1 C` \ram_mips|ALT_INV_memRAM~2866_combout\ $end
$var wire 1 D` \ram_mips|ALT_INV_memRAM~2864_combout\ $end
$var wire 1 E` \ram_mips|ALT_INV_memRAM~2862_combout\ $end
$var wire 1 F` \ram_mips|ALT_INV_memRAM~2860_combout\ $end
$var wire 1 G` \ram_mips|ALT_INV_memRAM~2858_combout\ $end
$var wire 1 H` \ram_mips|ALT_INV_memRAM~2856_combout\ $end
$var wire 1 I` \ram_mips|ALT_INV_memRAM~2854_combout\ $end
$var wire 1 J` \ram_mips|ALT_INV_memRAM~2852_combout\ $end
$var wire 1 K` \ram_mips|ALT_INV_memRAM~2850_combout\ $end
$var wire 1 L` \ram_mips|ALT_INV_memRAM~2848_combout\ $end
$var wire 1 M` \ram_mips|ALT_INV_memRAM~2846_combout\ $end
$var wire 1 N` \ram_mips|ALT_INV_memRAM~2844_combout\ $end
$var wire 1 O` \ram_mips|ALT_INV_memRAM~2842_combout\ $end
$var wire 1 P` \ram_mips|ALT_INV_memRAM~2840_combout\ $end
$var wire 1 Q` \ram_mips|ALT_INV_memRAM~2838_combout\ $end
$var wire 1 R` \ram_mips|ALT_INV_memRAM~2836_combout\ $end
$var wire 1 S` \ram_mips|ALT_INV_memRAM~2834_combout\ $end
$var wire 1 T` \ram_mips|ALT_INV_memRAM~2832_combout\ $end
$var wire 1 U` \ram_mips|ALT_INV_memRAM~2830_combout\ $end
$var wire 1 V` \ram_mips|ALT_INV_memRAM~2828_combout\ $end
$var wire 1 W` \ram_mips|ALT_INV_memRAM~2826_combout\ $end
$var wire 1 X` \ram_mips|ALT_INV_memRAM~2824_combout\ $end
$var wire 1 Y` \ram_mips|ALT_INV_memRAM~2822_combout\ $end
$var wire 1 Z` \ram_mips|ALT_INV_memRAM~2820_combout\ $end
$var wire 1 [` \ram_mips|ALT_INV_memRAM~2818_combout\ $end
$var wire 1 \` \ram_mips|ALT_INV_memRAM~2816_combout\ $end
$var wire 1 ]` \ram_mips|ALT_INV_memRAM~2814_combout\ $end
$var wire 1 ^` \ram_mips|ALT_INV_memRAM~2812_combout\ $end
$var wire 1 _` \ram_mips|ALT_INV_memRAM~2810_combout\ $end
$var wire 1 `` \ram_mips|ALT_INV_memRAM~2808_combout\ $end
$var wire 1 a` \ram_mips|ALT_INV_memRAM~2806_combout\ $end
$var wire 1 b` \ram_mips|ALT_INV_memRAM~2804_combout\ $end
$var wire 1 c` \ram_mips|ALT_INV_memRAM~2802_combout\ $end
$var wire 1 d` \ram_mips|ALT_INV_memRAM~2800_combout\ $end
$var wire 1 e` \ram_mips|ALT_INV_memRAM~2798_combout\ $end
$var wire 1 f` \ram_mips|ALT_INV_memRAM~2796_combout\ $end
$var wire 1 g` \ram_mips|ALT_INV_memRAM~2794_combout\ $end
$var wire 1 h` \ram_mips|ALT_INV_memRAM~2792_combout\ $end
$var wire 1 i` \ram_mips|ALT_INV_memRAM~2790_combout\ $end
$var wire 1 j` \ram_mips|ALT_INV_memRAM~2788_combout\ $end
$var wire 1 k` \ram_mips|ALT_INV_memRAM~2786_combout\ $end
$var wire 1 l` \ram_mips|ALT_INV_memRAM~2784_combout\ $end
$var wire 1 m` \ram_mips|ALT_INV_memRAM~2782_combout\ $end
$var wire 1 n` \ram_mips|ALT_INV_memRAM~2780_combout\ $end
$var wire 1 o` \ram_mips|ALT_INV_memRAM~2778_combout\ $end
$var wire 1 p` \ram_mips|ALT_INV_memRAM~2776_combout\ $end
$var wire 1 q` \ram_mips|ALT_INV_memRAM~2774_combout\ $end
$var wire 1 r` \ram_mips|ALT_INV_memRAM~2772_combout\ $end
$var wire 1 s` \ram_mips|ALT_INV_memRAM~2770_combout\ $end
$var wire 1 t` \ram_mips|ALT_INV_memRAM~2768_combout\ $end
$var wire 1 u` \ram_mips|ALT_INV_memRAM~2766_combout\ $end
$var wire 1 v` \ram_mips|ALT_INV_memRAM~2764_combout\ $end
$var wire 1 w` \ram_mips|ALT_INV_memRAM~2762_combout\ $end
$var wire 1 x` \ram_mips|ALT_INV_memRAM~2760_combout\ $end
$var wire 1 y` \ram_mips|ALT_INV_memRAM~2758_combout\ $end
$var wire 1 z` \ram_mips|ALT_INV_memRAM~2756_combout\ $end
$var wire 1 {` \ram_mips|ALT_INV_memRAM~2755_combout\ $end
$var wire 1 |` \ram_mips|ALT_INV_memRAM~2754_combout\ $end
$var wire 1 }` \ram_mips|ALT_INV_memRAM~2753_combout\ $end
$var wire 1 ~` \ram_mips|ALT_INV_memRAM~2086_q\ $end
$var wire 1 !a \ram_mips|ALT_INV_memRAM~1958_q\ $end
$var wire 1 "a \ram_mips|ALT_INV_memRAM~1830_q\ $end
$var wire 1 #a \ram_mips|ALT_INV_memRAM~1702_q\ $end
$var wire 1 $a \ram_mips|ALT_INV_memRAM~2752_combout\ $end
$var wire 1 %a \ram_mips|ALT_INV_memRAM~1574_q\ $end
$var wire 1 &a \ram_mips|ALT_INV_memRAM~1446_q\ $end
$var wire 1 'a \ram_mips|ALT_INV_memRAM~1318_q\ $end
$var wire 1 (a \ram_mips|ALT_INV_memRAM~1190_q\ $end
$var wire 1 )a \ram_mips|ALT_INV_memRAM~2751_combout\ $end
$var wire 1 *a \ram_mips|ALT_INV_memRAM~1062_q\ $end
$var wire 1 +a \ram_mips|ALT_INV_memRAM~934_q\ $end
$var wire 1 ,a \ram_mips|ALT_INV_memRAM~806_q\ $end
$var wire 1 -a \ram_mips|ALT_INV_memRAM~678_q\ $end
$var wire 1 .a \ram_mips|ALT_INV_memRAM~2750_combout\ $end
$var wire 1 /a \ram_mips|ALT_INV_memRAM~550_q\ $end
$var wire 1 0a \ram_mips|ALT_INV_memRAM~422_q\ $end
$var wire 1 1a \ram_mips|ALT_INV_memRAM~294_q\ $end
$var wire 1 2a \ram_mips|ALT_INV_memRAM~166_q\ $end
$var wire 1 3a \ram_mips|ALT_INV_memRAM~2749_combout\ $end
$var wire 1 4a \ram_mips|ALT_INV_memRAM~2748_combout\ $end
$var wire 1 5a \ram_mips|ALT_INV_memRAM~2054_q\ $end
$var wire 1 6a \ram_mips|ALT_INV_memRAM~1542_q\ $end
$var wire 1 7a \ram_mips|ALT_INV_memRAM~1030_q\ $end
$var wire 1 8a \ram_mips|ALT_INV_memRAM~518_q\ $end
$var wire 1 9a \ram_mips|ALT_INV_memRAM~2747_combout\ $end
$var wire 1 :a \ram_mips|ALT_INV_memRAM~1926_q\ $end
$var wire 1 ;a \ram_mips|ALT_INV_memRAM~1414_q\ $end
$var wire 1 <a \ram_mips|ALT_INV_memRAM~902_q\ $end
$var wire 1 =a \ram_mips|ALT_INV_memRAM~390_q\ $end
$var wire 1 >a \ram_mips|ALT_INV_memRAM~2746_combout\ $end
$var wire 1 ?a \ram_mips|ALT_INV_memRAM~1798_q\ $end
$var wire 1 @a \ram_mips|ALT_INV_memRAM~1286_q\ $end
$var wire 1 Aa \ram_mips|ALT_INV_memRAM~774_q\ $end
$var wire 1 Ba \ram_mips|ALT_INV_memRAM~262_q\ $end
$var wire 1 Ca \ram_mips|ALT_INV_memRAM~2745_combout\ $end
$var wire 1 Da \ram_mips|ALT_INV_memRAM~1670_q\ $end
$var wire 1 Ea \ram_mips|ALT_INV_memRAM~1158_q\ $end
$var wire 1 Fa \ram_mips|ALT_INV_memRAM~646_q\ $end
$var wire 1 Ga \ram_mips|ALT_INV_memRAM~134_q\ $end
$var wire 1 Ha \ram_mips|ALT_INV_memRAM~2744_combout\ $end
$var wire 1 Ia \ram_mips|ALT_INV_memRAM~2743_combout\ $end
$var wire 1 Ja \ram_mips|ALT_INV_memRAM~2022_q\ $end
$var wire 1 Ka \ram_mips|ALT_INV_memRAM~1510_q\ $end
$var wire 1 La \ram_mips|ALT_INV_memRAM~998_q\ $end
$var wire 1 Ma \ram_mips|ALT_INV_memRAM~486_q\ $end
$var wire 1 Na \ram_mips|ALT_INV_memRAM~2742_combout\ $end
$var wire 1 Oa \ram_mips|ALT_INV_memRAM~1894_q\ $end
$var wire 1 Pa \ram_mips|ALT_INV_memRAM~1382_q\ $end
$var wire 1 Qa \ram_mips|ALT_INV_memRAM~870_q\ $end
$var wire 1 Ra \ram_mips|ALT_INV_memRAM~358_q\ $end
$var wire 1 Sa \ram_mips|ALT_INV_memRAM~2741_combout\ $end
$var wire 1 Ta \ram_mips|ALT_INV_memRAM~1766_q\ $end
$var wire 1 Ua \ram_mips|ALT_INV_memRAM~1254_q\ $end
$var wire 1 Va \ram_mips|ALT_INV_memRAM~742_q\ $end
$var wire 1 Wa \ram_mips|ALT_INV_memRAM~230_q\ $end
$var wire 1 Xa \ram_mips|ALT_INV_memRAM~2740_combout\ $end
$var wire 1 Ya \ram_mips|ALT_INV_memRAM~1638_q\ $end
$var wire 1 Za \ram_mips|ALT_INV_memRAM~1126_q\ $end
$var wire 1 [a \ram_mips|ALT_INV_memRAM~614_q\ $end
$var wire 1 \a \ram_mips|ALT_INV_memRAM~102_q\ $end
$var wire 1 ]a \ram_mips|ALT_INV_memRAM~2739_combout\ $end
$var wire 1 ^a \ram_mips|ALT_INV_memRAM~2738_combout\ $end
$var wire 1 _a \ram_mips|ALT_INV_memRAM~1990_q\ $end
$var wire 1 `a \ram_mips|ALT_INV_memRAM~1478_q\ $end
$var wire 1 aa \ram_mips|ALT_INV_memRAM~966_q\ $end
$var wire 1 ba \ram_mips|ALT_INV_memRAM~454_q\ $end
$var wire 1 ca \ram_mips|ALT_INV_memRAM~2737_combout\ $end
$var wire 1 da \ram_mips|ALT_INV_memRAM~1862_q\ $end
$var wire 1 ea \ram_mips|ALT_INV_memRAM~1350_q\ $end
$var wire 1 fa \ram_mips|ALT_INV_memRAM~838_q\ $end
$var wire 1 ga \ram_mips|ALT_INV_memRAM~326_q\ $end
$var wire 1 ha \ram_mips|ALT_INV_memRAM~2736_combout\ $end
$var wire 1 ia \ram_mips|ALT_INV_memRAM~1734_q\ $end
$var wire 1 ja \ram_mips|ALT_INV_memRAM~1222_q\ $end
$var wire 1 ka \ram_mips|ALT_INV_memRAM~710_q\ $end
$var wire 1 la \ram_mips|ALT_INV_memRAM~198_q\ $end
$var wire 1 ma \ram_mips|ALT_INV_memRAM~2735_combout\ $end
$var wire 1 na \ram_mips|ALT_INV_memRAM~1606_q\ $end
$var wire 1 oa \ram_mips|ALT_INV_memRAM~1094_q\ $end
$var wire 1 pa \ram_mips|ALT_INV_memRAM~582_q\ $end
$var wire 1 qa \ram_mips|ALT_INV_memRAM~70_q\ $end
$var wire 1 ra \banco_regs|ALT_INV_registrador~1255_combout\ $end
$var wire 1 sa \banco_regs|ALT_INV_registrador~1254_combout\ $end
$var wire 1 ta \ram_mips|ALT_INV_memRAM~2734_combout\ $end
$var wire 1 ua \ram_mips|ALT_INV_memRAM~2733_combout\ $end
$var wire 1 va \ram_mips|ALT_INV_memRAM~2732_combout\ $end
$var wire 1 wa \ram_mips|ALT_INV_memRAM~2055_q\ $end
$var wire 1 xa \ram_mips|ALT_INV_memRAM~2023_q\ $end
$var wire 1 ya \ram_mips|ALT_INV_memRAM~1991_q\ $end
$var wire 1 za \ram_mips|ALT_INV_memRAM~1959_q\ $end
$var wire 1 {a \ram_mips|ALT_INV_memRAM~2731_combout\ $end
$var wire 1 |a \ram_mips|ALT_INV_memRAM~1927_q\ $end
$var wire 1 }a \ram_mips|ALT_INV_memRAM~1895_q\ $end
$var wire 1 ~a \ram_mips|ALT_INV_memRAM~1863_q\ $end
$var wire 1 !b \ram_mips|ALT_INV_memRAM~1831_q\ $end
$var wire 1 "b \ram_mips|ALT_INV_memRAM~2730_combout\ $end
$var wire 1 #b \ram_mips|ALT_INV_memRAM~1799_q\ $end
$var wire 1 $b \ram_mips|ALT_INV_memRAM~1767_q\ $end
$var wire 1 %b \ram_mips|ALT_INV_memRAM~1735_q\ $end
$var wire 1 &b \ram_mips|ALT_INV_memRAM~1703_q\ $end
$var wire 1 'b \ram_mips|ALT_INV_memRAM~2729_combout\ $end
$var wire 1 (b \ram_mips|ALT_INV_memRAM~1671_q\ $end
$var wire 1 )b \ram_mips|ALT_INV_memRAM~1639_q\ $end
$var wire 1 *b \ram_mips|ALT_INV_memRAM~1607_q\ $end
$var wire 1 +b \ram_mips|ALT_INV_memRAM~1575_q\ $end
$var wire 1 ,b \ram_mips|ALT_INV_memRAM~2728_combout\ $end
$var wire 1 -b \ram_mips|ALT_INV_memRAM~2727_combout\ $end
$var wire 1 .b \ram_mips|ALT_INV_memRAM~1543_q\ $end
$var wire 1 /b \ram_mips|ALT_INV_memRAM~1415_q\ $end
$var wire 1 0b \ram_mips|ALT_INV_memRAM~1287_q\ $end
$var wire 1 1b \ram_mips|ALT_INV_memRAM~1159_q\ $end
$var wire 1 2b \ram_mips|ALT_INV_memRAM~2726_combout\ $end
$var wire 1 3b \ram_mips|ALT_INV_memRAM~1511_q\ $end
$var wire 1 4b \ram_mips|ALT_INV_memRAM~1383_q\ $end
$var wire 1 5b \ram_mips|ALT_INV_memRAM~1255_q\ $end
$var wire 1 6b \ram_mips|ALT_INV_memRAM~1127_q\ $end
$var wire 1 7b \ram_mips|ALT_INV_memRAM~2725_combout\ $end
$var wire 1 8b \ram_mips|ALT_INV_memRAM~1479_q\ $end
$var wire 1 9b \ram_mips|ALT_INV_memRAM~1351_q\ $end
$var wire 1 :b \ram_mips|ALT_INV_memRAM~1223_q\ $end
$var wire 1 ;b \ram_mips|ALT_INV_memRAM~1095_q\ $end
$var wire 1 <b \ram_mips|ALT_INV_memRAM~2724_combout\ $end
$var wire 1 =b \ram_mips|ALT_INV_memRAM~1447_q\ $end
$var wire 1 >b \ram_mips|ALT_INV_memRAM~1319_q\ $end
$var wire 1 ?b \ram_mips|ALT_INV_memRAM~1191_q\ $end
$var wire 1 @b \ram_mips|ALT_INV_memRAM~1063_q\ $end
$var wire 1 Ab \ram_mips|ALT_INV_memRAM~2723_combout\ $end
$var wire 1 Bb \ram_mips|ALT_INV_memRAM~2722_combout\ $end
$var wire 1 Cb \ram_mips|ALT_INV_memRAM~1031_q\ $end
$var wire 1 Db \ram_mips|ALT_INV_memRAM~999_q\ $end
$var wire 1 Eb \ram_mips|ALT_INV_memRAM~967_q\ $end
$var wire 1 Fb \ram_mips|ALT_INV_memRAM~935_q\ $end
$var wire 1 Gb \ram_mips|ALT_INV_memRAM~2721_combout\ $end
$var wire 1 Hb \ram_mips|ALT_INV_memRAM~903_q\ $end
$var wire 1 Ib \ram_mips|ALT_INV_memRAM~871_q\ $end
$var wire 1 Jb \ram_mips|ALT_INV_memRAM~839_q\ $end
$var wire 1 Kb \ram_mips|ALT_INV_memRAM~807_q\ $end
$var wire 1 Lb \ram_mips|ALT_INV_memRAM~2720_combout\ $end
$var wire 1 Mb \ram_mips|ALT_INV_memRAM~775_q\ $end
$var wire 1 Nb \ram_mips|ALT_INV_memRAM~743_q\ $end
$var wire 1 Ob \ram_mips|ALT_INV_memRAM~711_q\ $end
$var wire 1 Pb \ram_mips|ALT_INV_memRAM~679_q\ $end
$var wire 1 Qb \ram_mips|ALT_INV_memRAM~2719_combout\ $end
$var wire 1 Rb \ram_mips|ALT_INV_memRAM~647_q\ $end
$var wire 1 Sb \ram_mips|ALT_INV_memRAM~615_q\ $end
$var wire 1 Tb \ram_mips|ALT_INV_memRAM~583_q\ $end
$var wire 1 Ub \ram_mips|ALT_INV_memRAM~551_q\ $end
$var wire 1 Vb \ram_mips|ALT_INV_memRAM~2718_combout\ $end
$var wire 1 Wb \ram_mips|ALT_INV_memRAM~2717_combout\ $end
$var wire 1 Xb \ram_mips|ALT_INV_memRAM~519_q\ $end
$var wire 1 Yb \ram_mips|ALT_INV_memRAM~487_q\ $end
$var wire 1 Zb \ram_mips|ALT_INV_memRAM~455_q\ $end
$var wire 1 [b \ram_mips|ALT_INV_memRAM~423_q\ $end
$var wire 1 \b \ram_mips|ALT_INV_memRAM~2716_combout\ $end
$var wire 1 ]b \ram_mips|ALT_INV_memRAM~391_q\ $end
$var wire 1 ^b \ram_mips|ALT_INV_memRAM~359_q\ $end
$var wire 1 _b \ram_mips|ALT_INV_memRAM~327_q\ $end
$var wire 1 `b \ram_mips|ALT_INV_memRAM~295_q\ $end
$var wire 1 ab \ram_mips|ALT_INV_memRAM~2715_combout\ $end
$var wire 1 bb \ram_mips|ALT_INV_memRAM~263_q\ $end
$var wire 1 cb \ram_mips|ALT_INV_memRAM~231_q\ $end
$var wire 1 db \ram_mips|ALT_INV_memRAM~199_q\ $end
$var wire 1 eb \ram_mips|ALT_INV_memRAM~167_q\ $end
$var wire 1 fb \ram_mips|ALT_INV_memRAM~2714_combout\ $end
$var wire 1 gb \ram_mips|ALT_INV_memRAM~135_q\ $end
$var wire 1 hb \ram_mips|ALT_INV_memRAM~103_q\ $end
$var wire 1 ib \ram_mips|ALT_INV_memRAM~71_q\ $end
$var wire 1 jb \ram_mips|ALT_INV_memRAM~39_q\ $end
$var wire 1 kb \ram_mips|ALT_INV_memRAM~2713_combout\ $end
$var wire 1 lb \ram_mips|ALT_INV_memRAM~2712_combout\ $end
$var wire 1 mb \ram_mips|ALT_INV_memRAM~2711_combout\ $end
$var wire 1 nb \ram_mips|ALT_INV_memRAM~2056_q\ $end
$var wire 1 ob \ram_mips|ALT_INV_memRAM~1928_q\ $end
$var wire 1 pb \ram_mips|ALT_INV_memRAM~1800_q\ $end
$var wire 1 qb \ram_mips|ALT_INV_memRAM~1672_q\ $end
$var wire 1 rb \ram_mips|ALT_INV_memRAM~2710_combout\ $end
$var wire 1 sb \ram_mips|ALT_INV_memRAM~2024_q\ $end
$var wire 1 tb \ram_mips|ALT_INV_memRAM~1896_q\ $end
$var wire 1 ub \ram_mips|ALT_INV_memRAM~1768_q\ $end
$var wire 1 vb \ram_mips|ALT_INV_memRAM~1640_q\ $end
$var wire 1 wb \ram_mips|ALT_INV_memRAM~2709_combout\ $end
$var wire 1 xb \ram_mips|ALT_INV_memRAM~1992_q\ $end
$var wire 1 yb \ram_mips|ALT_INV_memRAM~1864_q\ $end
$var wire 1 zb \ram_mips|ALT_INV_memRAM~1736_q\ $end
$var wire 1 {b \ram_mips|ALT_INV_memRAM~1608_q\ $end
$var wire 1 |b \ram_mips|ALT_INV_memRAM~2708_combout\ $end
$var wire 1 }b \ram_mips|ALT_INV_memRAM~1960_q\ $end
$var wire 1 ~b \ram_mips|ALT_INV_memRAM~1832_q\ $end
$var wire 1 !c \ram_mips|ALT_INV_memRAM~1704_q\ $end
$var wire 1 "c \ram_mips|ALT_INV_memRAM~1576_q\ $end
$var wire 1 #c \ram_mips|ALT_INV_memRAM~2707_combout\ $end
$var wire 1 $c \ram_mips|ALT_INV_memRAM~2706_combout\ $end
$var wire 1 %c \ram_mips|ALT_INV_memRAM~1544_q\ $end
$var wire 1 &c \ram_mips|ALT_INV_memRAM~1512_q\ $end
$var wire 1 'c \ram_mips|ALT_INV_memRAM~1480_q\ $end
$var wire 1 (c \ram_mips|ALT_INV_memRAM~1448_q\ $end
$var wire 1 )c \ram_mips|ALT_INV_memRAM~2705_combout\ $end
$var wire 1 *c \ram_mips|ALT_INV_memRAM~1416_q\ $end
$var wire 1 +c \ram_mips|ALT_INV_memRAM~1384_q\ $end
$var wire 1 ,c \ram_mips|ALT_INV_memRAM~1352_q\ $end
$var wire 1 -c \ram_mips|ALT_INV_memRAM~1320_q\ $end
$var wire 1 .c \ram_mips|ALT_INV_memRAM~2704_combout\ $end
$var wire 1 /c \ram_mips|ALT_INV_memRAM~1288_q\ $end
$var wire 1 0c \ram_mips|ALT_INV_memRAM~1256_q\ $end
$var wire 1 1c \ram_mips|ALT_INV_memRAM~1224_q\ $end
$var wire 1 2c \ram_mips|ALT_INV_memRAM~1192_q\ $end
$var wire 1 3c \ram_mips|ALT_INV_memRAM~2703_combout\ $end
$var wire 1 4c \ram_mips|ALT_INV_memRAM~1160_q\ $end
$var wire 1 5c \ram_mips|ALT_INV_memRAM~1128_q\ $end
$var wire 1 6c \ram_mips|ALT_INV_memRAM~1096_q\ $end
$var wire 1 7c \ram_mips|ALT_INV_memRAM~1064_q\ $end
$var wire 1 8c \ram_mips|ALT_INV_memRAM~2702_combout\ $end
$var wire 1 9c \ram_mips|ALT_INV_memRAM~2701_combout\ $end
$var wire 1 :c \ram_mips|ALT_INV_memRAM~1032_q\ $end
$var wire 1 ;c \ram_mips|ALT_INV_memRAM~904_q\ $end
$var wire 1 <c \ram_mips|ALT_INV_memRAM~776_q\ $end
$var wire 1 =c \ram_mips|ALT_INV_memRAM~648_q\ $end
$var wire 1 >c \ram_mips|ALT_INV_memRAM~2700_combout\ $end
$var wire 1 ?c \ram_mips|ALT_INV_memRAM~1000_q\ $end
$var wire 1 @c \ram_mips|ALT_INV_memRAM~872_q\ $end
$var wire 1 Ac \ram_mips|ALT_INV_memRAM~744_q\ $end
$var wire 1 Bc \ram_mips|ALT_INV_memRAM~616_q\ $end
$var wire 1 Cc \ram_mips|ALT_INV_memRAM~2699_combout\ $end
$var wire 1 Dc \ram_mips|ALT_INV_memRAM~968_q\ $end
$var wire 1 Ec \ram_mips|ALT_INV_memRAM~840_q\ $end
$var wire 1 Fc \ram_mips|ALT_INV_memRAM~712_q\ $end
$var wire 1 Gc \ram_mips|ALT_INV_memRAM~584_q\ $end
$var wire 1 Hc \ram_mips|ALT_INV_memRAM~2698_combout\ $end
$var wire 1 Ic \ram_mips|ALT_INV_memRAM~936_q\ $end
$var wire 1 Jc \ram_mips|ALT_INV_memRAM~808_q\ $end
$var wire 1 Kc \ram_mips|ALT_INV_memRAM~680_q\ $end
$var wire 1 Lc \ram_mips|ALT_INV_memRAM~552_q\ $end
$var wire 1 Mc \ram_mips|ALT_INV_memRAM~2697_combout\ $end
$var wire 1 Nc \ram_mips|ALT_INV_memRAM~2696_combout\ $end
$var wire 1 Oc \ram_mips|ALT_INV_memRAM~520_q\ $end
$var wire 1 Pc \ram_mips|ALT_INV_memRAM~392_q\ $end
$var wire 1 Qc \ram_mips|ALT_INV_memRAM~264_q\ $end
$var wire 1 Rc \ram_mips|ALT_INV_memRAM~136_q\ $end
$var wire 1 Sc \ram_mips|ALT_INV_memRAM~2695_combout\ $end
$var wire 1 Tc \ram_mips|ALT_INV_memRAM~488_q\ $end
$var wire 1 Uc \ram_mips|ALT_INV_memRAM~360_q\ $end
$var wire 1 Vc \ram_mips|ALT_INV_memRAM~232_q\ $end
$var wire 1 Wc \ram_mips|ALT_INV_memRAM~104_q\ $end
$var wire 1 Xc \ram_mips|ALT_INV_memRAM~2694_combout\ $end
$var wire 1 Yc \ram_mips|ALT_INV_memRAM~456_q\ $end
$var wire 1 Zc \ram_mips|ALT_INV_memRAM~328_q\ $end
$var wire 1 [c \ram_mips|ALT_INV_memRAM~200_q\ $end
$var wire 1 \c \ram_mips|ALT_INV_memRAM~72_q\ $end
$var wire 1 ]c \ram_mips|ALT_INV_memRAM~2693_combout\ $end
$var wire 1 ^c \ram_mips|ALT_INV_memRAM~424_q\ $end
$var wire 1 _c \ram_mips|ALT_INV_memRAM~296_q\ $end
$var wire 1 `c \ram_mips|ALT_INV_memRAM~168_q\ $end
$var wire 1 ac \ram_mips|ALT_INV_memRAM~40_q\ $end
$var wire 1 bc \banco_regs|ALT_INV_registrador~1253_combout\ $end
$var wire 1 cc \ram_mips|ALT_INV_memRAM~2692_combout\ $end
$var wire 1 dc \ram_mips|ALT_INV_memRAM~2691_combout\ $end
$var wire 1 ec \ram_mips|ALT_INV_memRAM~2690_combout\ $end
$var wire 1 fc \ram_mips|ALT_INV_memRAM~2057_q\ $end
$var wire 1 gc \ram_mips|ALT_INV_memRAM~1545_q\ $end
$var wire 1 hc \ram_mips|ALT_INV_memRAM~1033_q\ $end
$var wire 1 ic \ram_mips|ALT_INV_memRAM~521_q\ $end
$var wire 1 jc \ram_mips|ALT_INV_memRAM~2689_combout\ $end
$var wire 1 kc \ram_mips|ALT_INV_memRAM~2025_q\ $end
$var wire 1 lc \ram_mips|ALT_INV_memRAM~1513_q\ $end
$var wire 1 mc \ram_mips|ALT_INV_memRAM~1001_q\ $end
$var wire 1 nc \ram_mips|ALT_INV_memRAM~489_q\ $end
$var wire 1 oc \ram_mips|ALT_INV_memRAM~2688_combout\ $end
$var wire 1 pc \ram_mips|ALT_INV_memRAM~1993_q\ $end
$var wire 1 qc \ram_mips|ALT_INV_memRAM~1481_q\ $end
$var wire 1 rc \ram_mips|ALT_INV_memRAM~969_q\ $end
$var wire 1 sc \ram_mips|ALT_INV_memRAM~457_q\ $end
$var wire 1 tc \ram_mips|ALT_INV_memRAM~2687_combout\ $end
$var wire 1 uc \ram_mips|ALT_INV_memRAM~1961_q\ $end
$var wire 1 vc \ram_mips|ALT_INV_memRAM~1449_q\ $end
$var wire 1 wc \ram_mips|ALT_INV_memRAM~937_q\ $end
$var wire 1 xc \ram_mips|ALT_INV_memRAM~425_q\ $end
$var wire 1 yc \ram_mips|ALT_INV_memRAM~2686_combout\ $end
$var wire 1 zc \ram_mips|ALT_INV_memRAM~2685_combout\ $end
$var wire 1 {c \ram_mips|ALT_INV_memRAM~1929_q\ $end
$var wire 1 |c \ram_mips|ALT_INV_memRAM~1897_q\ $end
$var wire 1 }c \ram_mips|ALT_INV_memRAM~1865_q\ $end
$var wire 1 ~c \ram_mips|ALT_INV_memRAM~1833_q\ $end
$var wire 1 !d \ram_mips|ALT_INV_memRAM~2684_combout\ $end
$var wire 1 "d \ram_mips|ALT_INV_memRAM~1417_q\ $end
$var wire 1 #d \ram_mips|ALT_INV_memRAM~1385_q\ $end
$var wire 1 $d \ram_mips|ALT_INV_memRAM~1353_q\ $end
$var wire 1 %d \ram_mips|ALT_INV_memRAM~1321_q\ $end
$var wire 1 &d \ram_mips|ALT_INV_memRAM~2683_combout\ $end
$var wire 1 'd \ram_mips|ALT_INV_memRAM~905_q\ $end
$var wire 1 (d \ram_mips|ALT_INV_memRAM~873_q\ $end
$var wire 1 )d \ram_mips|ALT_INV_memRAM~841_q\ $end
$var wire 1 *d \ram_mips|ALT_INV_memRAM~809_q\ $end
$var wire 1 +d \ram_mips|ALT_INV_memRAM~2682_combout\ $end
$var wire 1 ,d \ram_mips|ALT_INV_memRAM~393_q\ $end
$var wire 1 -d \ram_mips|ALT_INV_memRAM~361_q\ $end
$var wire 1 .d \ram_mips|ALT_INV_memRAM~329_q\ $end
$var wire 1 /d \ram_mips|ALT_INV_memRAM~297_q\ $end
$var wire 1 0d \ram_mips|ALT_INV_memRAM~2681_combout\ $end
$var wire 1 1d \ram_mips|ALT_INV_memRAM~2680_combout\ $end
$var wire 1 2d \ram_mips|ALT_INV_memRAM~1801_q\ $end
$var wire 1 3d \ram_mips|ALT_INV_memRAM~1769_q\ $end
$var wire 1 4d \ram_mips|ALT_INV_memRAM~1737_q\ $end
$var wire 1 5d \ram_mips|ALT_INV_memRAM~1705_q\ $end
$var wire 1 6d \ram_mips|ALT_INV_memRAM~2679_combout\ $end
$var wire 1 7d \ram_mips|ALT_INV_memRAM~1289_q\ $end
$var wire 1 8d \ram_mips|ALT_INV_memRAM~1257_q\ $end
$var wire 1 9d \ram_mips|ALT_INV_memRAM~1225_q\ $end
$var wire 1 :d \ram_mips|ALT_INV_memRAM~1193_q\ $end
$var wire 1 ;d \ram_mips|ALT_INV_memRAM~2678_combout\ $end
$var wire 1 <d \ram_mips|ALT_INV_memRAM~777_q\ $end
$var wire 1 =d \ram_mips|ALT_INV_memRAM~745_q\ $end
$var wire 1 >d \ram_mips|ALT_INV_memRAM~713_q\ $end
$var wire 1 ?d \ram_mips|ALT_INV_memRAM~681_q\ $end
$var wire 1 @d \ram_mips|ALT_INV_memRAM~2677_combout\ $end
$var wire 1 Ad \ram_mips|ALT_INV_memRAM~265_q\ $end
$var wire 1 Bd \ram_mips|ALT_INV_memRAM~233_q\ $end
$var wire 1 Cd \ram_mips|ALT_INV_memRAM~201_q\ $end
$var wire 1 Dd \ram_mips|ALT_INV_memRAM~169_q\ $end
$var wire 1 Ed \ram_mips|ALT_INV_memRAM~2676_combout\ $end
$var wire 1 Fd \ram_mips|ALT_INV_memRAM~2675_combout\ $end
$var wire 1 Gd \ram_mips|ALT_INV_memRAM~1673_q\ $end
$var wire 1 Hd \ram_mips|ALT_INV_memRAM~1641_q\ $end
$var wire 1 Id \ram_mips|ALT_INV_memRAM~1609_q\ $end
$var wire 1 Jd \ram_mips|ALT_INV_memRAM~1577_q\ $end
$var wire 1 Kd \ram_mips|ALT_INV_memRAM~2674_combout\ $end
$var wire 1 Ld \ram_mips|ALT_INV_memRAM~1161_q\ $end
$var wire 1 Md \ram_mips|ALT_INV_memRAM~1129_q\ $end
$var wire 1 Nd \ram_mips|ALT_INV_memRAM~1097_q\ $end
$var wire 1 Od \ram_mips|ALT_INV_memRAM~1065_q\ $end
$var wire 1 Pd \ram_mips|ALT_INV_memRAM~2673_combout\ $end
$var wire 1 Qd \ram_mips|ALT_INV_memRAM~649_q\ $end
$var wire 1 Rd \ram_mips|ALT_INV_memRAM~617_q\ $end
$var wire 1 Sd \ram_mips|ALT_INV_memRAM~585_q\ $end
$var wire 1 Td \ram_mips|ALT_INV_memRAM~553_q\ $end
$var wire 1 Ud \ram_mips|ALT_INV_memRAM~2672_combout\ $end
$var wire 1 Vd \ram_mips|ALT_INV_memRAM~137_q\ $end
$var wire 1 Wd \ram_mips|ALT_INV_memRAM~105_q\ $end
$var wire 1 Xd \ram_mips|ALT_INV_memRAM~73_q\ $end
$var wire 1 Yd \ram_mips|ALT_INV_memRAM~41_q\ $end
$var wire 1 Zd \banco_regs|ALT_INV_registrador~1252_combout\ $end
$var wire 1 [d \ram_mips|ALT_INV_memRAM~2671_combout\ $end
$var wire 1 \d \ram_mips|ALT_INV_memRAM~2670_combout\ $end
$var wire 1 ]d \ram_mips|ALT_INV_memRAM~2058_q\ $end
$var wire 1 ^d \ram_mips|ALT_INV_memRAM~1930_q\ $end
$var wire 1 _d \ram_mips|ALT_INV_memRAM~1802_q\ $end
$var wire 1 `d \ram_mips|ALT_INV_memRAM~1674_q\ $end
$var wire 1 ad \ram_mips|ALT_INV_memRAM~2669_combout\ $end
$var wire 1 bd \ram_mips|ALT_INV_memRAM~1546_q\ $end
$var wire 1 cd \ram_mips|ALT_INV_memRAM~1418_q\ $end
$var wire 1 dd \ram_mips|ALT_INV_memRAM~1290_q\ $end
$var wire 1 ed \ram_mips|ALT_INV_memRAM~1162_q\ $end
$var wire 1 fd \ram_mips|ALT_INV_memRAM~2668_combout\ $end
$var wire 1 gd \ram_mips|ALT_INV_memRAM~1034_q\ $end
$var wire 1 hd \ram_mips|ALT_INV_memRAM~906_q\ $end
$var wire 1 id \ram_mips|ALT_INV_memRAM~778_q\ $end
$var wire 1 jd \ram_mips|ALT_INV_memRAM~650_q\ $end
$var wire 1 kd \ram_mips|ALT_INV_memRAM~2667_combout\ $end
$var wire 1 ld \ram_mips|ALT_INV_memRAM~522_q\ $end
$var wire 1 md \ram_mips|ALT_INV_memRAM~394_q\ $end
$var wire 1 nd \ram_mips|ALT_INV_memRAM~266_q\ $end
$var wire 1 od \ram_mips|ALT_INV_memRAM~138_q\ $end
$var wire 1 pd \ram_mips|ALT_INV_memRAM~2666_combout\ $end
$var wire 1 qd \ram_mips|ALT_INV_memRAM~2665_combout\ $end
$var wire 1 rd \ram_mips|ALT_INV_memRAM~2026_q\ $end
$var wire 1 sd \ram_mips|ALT_INV_memRAM~1514_q\ $end
$var wire 1 td \ram_mips|ALT_INV_memRAM~1002_q\ $end
$var wire 1 ud \ram_mips|ALT_INV_memRAM~490_q\ $end
$var wire 1 vd \ram_mips|ALT_INV_memRAM~2664_combout\ $end
$var wire 1 wd \ram_mips|ALT_INV_memRAM~1898_q\ $end
$var wire 1 xd \ram_mips|ALT_INV_memRAM~1386_q\ $end
$var wire 1 yd \ram_mips|ALT_INV_memRAM~874_q\ $end
$var wire 1 zd \ram_mips|ALT_INV_memRAM~362_q\ $end
$var wire 1 {d \ram_mips|ALT_INV_memRAM~2663_combout\ $end
$var wire 1 |d \ram_mips|ALT_INV_memRAM~1770_q\ $end
$var wire 1 }d \ram_mips|ALT_INV_memRAM~1258_q\ $end
$var wire 1 ~d \ram_mips|ALT_INV_memRAM~746_q\ $end
$var wire 1 !e \ram_mips|ALT_INV_memRAM~234_q\ $end
$var wire 1 "e \ram_mips|ALT_INV_memRAM~2662_combout\ $end
$var wire 1 #e \ram_mips|ALT_INV_memRAM~1642_q\ $end
$var wire 1 $e \ram_mips|ALT_INV_memRAM~1130_q\ $end
$var wire 1 %e \ram_mips|ALT_INV_memRAM~618_q\ $end
$var wire 1 &e \ram_mips|ALT_INV_memRAM~106_q\ $end
$var wire 1 'e \ram_mips|ALT_INV_memRAM~2661_combout\ $end
$var wire 1 (e \ram_mips|ALT_INV_memRAM~2660_combout\ $end
$var wire 1 )e \ram_mips|ALT_INV_memRAM~1994_q\ $end
$var wire 1 *e \ram_mips|ALT_INV_memRAM~1482_q\ $end
$var wire 1 +e \ram_mips|ALT_INV_memRAM~970_q\ $end
$var wire 1 ,e \ram_mips|ALT_INV_memRAM~458_q\ $end
$var wire 1 -e \ram_mips|ALT_INV_memRAM~2659_combout\ $end
$var wire 1 .e \ram_mips|ALT_INV_memRAM~1866_q\ $end
$var wire 1 /e \ram_mips|ALT_INV_memRAM~1354_q\ $end
$var wire 1 0e \ram_mips|ALT_INV_memRAM~842_q\ $end
$var wire 1 1e \ram_mips|ALT_INV_memRAM~330_q\ $end
$var wire 1 2e \ram_mips|ALT_INV_memRAM~2658_combout\ $end
$var wire 1 3e \ram_mips|ALT_INV_memRAM~1738_q\ $end
$var wire 1 4e \ram_mips|ALT_INV_memRAM~1226_q\ $end
$var wire 1 5e \ram_mips|ALT_INV_memRAM~714_q\ $end
$var wire 1 6e \ram_mips|ALT_INV_memRAM~202_q\ $end
$var wire 1 7e \ram_mips|ALT_INV_memRAM~2657_combout\ $end
$var wire 1 8e \ram_mips|ALT_INV_memRAM~1610_q\ $end
$var wire 1 9e \ram_mips|ALT_INV_memRAM~1098_q\ $end
$var wire 1 :e \ram_mips|ALT_INV_memRAM~586_q\ $end
$var wire 1 ;e \ram_mips|ALT_INV_memRAM~74_q\ $end
$var wire 1 <e \ram_mips|ALT_INV_memRAM~2656_combout\ $end
$var wire 1 =e \ram_mips|ALT_INV_memRAM~2655_combout\ $end
$var wire 1 >e \ram_mips|ALT_INV_memRAM~1962_q\ $end
$var wire 1 ?e \ram_mips|ALT_INV_memRAM~1450_q\ $end
$var wire 1 @e \ram_mips|ALT_INV_memRAM~938_q\ $end
$var wire 1 Ae \ram_mips|ALT_INV_memRAM~426_q\ $end
$var wire 1 Be \ram_mips|ALT_INV_memRAM~2654_combout\ $end
$var wire 1 Ce \ram_mips|ALT_INV_memRAM~1834_q\ $end
$var wire 1 De \ram_mips|ALT_INV_memRAM~1322_q\ $end
$var wire 1 Ee \ram_mips|ALT_INV_memRAM~810_q\ $end
$var wire 1 Fe \ram_mips|ALT_INV_memRAM~298_q\ $end
$var wire 1 Ge \ram_mips|ALT_INV_memRAM~2653_combout\ $end
$var wire 1 He \ram_mips|ALT_INV_memRAM~1706_q\ $end
$var wire 1 Ie \ram_mips|ALT_INV_memRAM~1194_q\ $end
$var wire 1 Je \ram_mips|ALT_INV_memRAM~682_q\ $end
$var wire 1 Ke \ram_mips|ALT_INV_memRAM~170_q\ $end
$var wire 1 Le \ram_mips|ALT_INV_memRAM~2652_combout\ $end
$var wire 1 Me \ram_mips|ALT_INV_memRAM~1578_q\ $end
$var wire 1 Ne \ram_mips|ALT_INV_memRAM~1066_q\ $end
$var wire 1 Oe \ram_mips|ALT_INV_memRAM~554_q\ $end
$var wire 1 Pe \ram_mips|ALT_INV_memRAM~42_q\ $end
$var wire 1 Qe \banco_regs|ALT_INV_registrador~1251_combout\ $end
$var wire 1 Re \ram_mips|ALT_INV_memRAM~2651_combout\ $end
$var wire 1 Se \ram_mips|ALT_INV_memRAM~2650_combout\ $end
$var wire 1 Te \ram_mips|ALT_INV_memRAM~2649_combout\ $end
$var wire 1 Ue \ram_mips|ALT_INV_memRAM~2059_q\ $end
$var wire 1 Ve \ram_mips|ALT_INV_memRAM~1931_q\ $end
$var wire 1 We \ram_mips|ALT_INV_memRAM~1803_q\ $end
$var wire 1 Xe \ram_mips|ALT_INV_memRAM~1675_q\ $end
$var wire 1 Ye \ram_mips|ALT_INV_memRAM~2648_combout\ $end
$var wire 1 Ze \ram_mips|ALT_INV_memRAM~2027_q\ $end
$var wire 1 [e \ram_mips|ALT_INV_memRAM~1899_q\ $end
$var wire 1 \e \ram_mips|ALT_INV_memRAM~1771_q\ $end
$var wire 1 ]e \ram_mips|ALT_INV_memRAM~1643_q\ $end
$var wire 1 ^e \ram_mips|ALT_INV_memRAM~2647_combout\ $end
$var wire 1 _e \ram_mips|ALT_INV_memRAM~1995_q\ $end
$var wire 1 `e \ram_mips|ALT_INV_memRAM~1867_q\ $end
$var wire 1 ae \ram_mips|ALT_INV_memRAM~1739_q\ $end
$var wire 1 be \ram_mips|ALT_INV_memRAM~1611_q\ $end
$var wire 1 ce \ram_mips|ALT_INV_memRAM~2646_combout\ $end
$var wire 1 de \ram_mips|ALT_INV_memRAM~1963_q\ $end
$var wire 1 ee \ram_mips|ALT_INV_memRAM~1835_q\ $end
$var wire 1 fe \ram_mips|ALT_INV_memRAM~1707_q\ $end
$var wire 1 ge \ram_mips|ALT_INV_memRAM~1579_q\ $end
$var wire 1 he \ram_mips|ALT_INV_memRAM~2645_combout\ $end
$var wire 1 ie \ram_mips|ALT_INV_memRAM~2644_combout\ $end
$var wire 1 je \ram_mips|ALT_INV_memRAM~1547_q\ $end
$var wire 1 ke \ram_mips|ALT_INV_memRAM~1515_q\ $end
$var wire 1 le \ram_mips|ALT_INV_memRAM~1483_q\ $end
$var wire 1 me \ram_mips|ALT_INV_memRAM~1451_q\ $end
$var wire 1 ne \ram_mips|ALT_INV_memRAM~2643_combout\ $end
$var wire 1 oe \ram_mips|ALT_INV_memRAM~1419_q\ $end
$var wire 1 pe \ram_mips|ALT_INV_memRAM~1387_q\ $end
$var wire 1 qe \ram_mips|ALT_INV_memRAM~1355_q\ $end
$var wire 1 re \ram_mips|ALT_INV_memRAM~1323_q\ $end
$var wire 1 se \ram_mips|ALT_INV_memRAM~2642_combout\ $end
$var wire 1 te \ram_mips|ALT_INV_memRAM~1291_q\ $end
$var wire 1 ue \ram_mips|ALT_INV_memRAM~1259_q\ $end
$var wire 1 ve \ram_mips|ALT_INV_memRAM~1227_q\ $end
$var wire 1 we \ram_mips|ALT_INV_memRAM~1195_q\ $end
$var wire 1 xe \ram_mips|ALT_INV_memRAM~2641_combout\ $end
$var wire 1 ye \ram_mips|ALT_INV_memRAM~1163_q\ $end
$var wire 1 ze \ram_mips|ALT_INV_memRAM~1131_q\ $end
$var wire 1 {e \ram_mips|ALT_INV_memRAM~1099_q\ $end
$var wire 1 |e \ram_mips|ALT_INV_memRAM~1067_q\ $end
$var wire 1 }e \ram_mips|ALT_INV_memRAM~2640_combout\ $end
$var wire 1 ~e \ram_mips|ALT_INV_memRAM~2639_combout\ $end
$var wire 1 !f \ram_mips|ALT_INV_memRAM~1035_q\ $end
$var wire 1 "f \ram_mips|ALT_INV_memRAM~66_q\ $end
$var wire 1 #f \banco_regs|ALT_INV_registrador~1227_combout\ $end
$var wire 1 $f \ram_mips|ALT_INV_memRAM~2149_combout\ $end
$var wire 1 %f \ram_mips|ALT_INV_memRAM~2148_combout\ $end
$var wire 1 &f \ram_mips|ALT_INV_memRAM~2147_combout\ $end
$var wire 1 'f \ram_mips|ALT_INV_memRAM~2083_q\ $end
$var wire 1 (f \ram_mips|ALT_INV_memRAM~1955_q\ $end
$var wire 1 )f \ram_mips|ALT_INV_memRAM~1827_q\ $end
$var wire 1 *f \ram_mips|ALT_INV_memRAM~1699_q\ $end
$var wire 1 +f \ram_mips|ALT_INV_memRAM~2146_combout\ $end
$var wire 1 ,f \ram_mips|ALT_INV_memRAM~2051_q\ $end
$var wire 1 -f \ram_mips|ALT_INV_memRAM~1923_q\ $end
$var wire 1 .f \ram_mips|ALT_INV_memRAM~1795_q\ $end
$var wire 1 /f \ram_mips|ALT_INV_memRAM~1667_q\ $end
$var wire 1 0f \ram_mips|ALT_INV_memRAM~2145_combout\ $end
$var wire 1 1f \ram_mips|ALT_INV_memRAM~2019_q\ $end
$var wire 1 2f \ram_mips|ALT_INV_memRAM~1891_q\ $end
$var wire 1 3f \ram_mips|ALT_INV_memRAM~1763_q\ $end
$var wire 1 4f \ram_mips|ALT_INV_memRAM~1635_q\ $end
$var wire 1 5f \ram_mips|ALT_INV_memRAM~2144_combout\ $end
$var wire 1 6f \ram_mips|ALT_INV_memRAM~1987_q\ $end
$var wire 1 7f \ram_mips|ALT_INV_memRAM~1859_q\ $end
$var wire 1 8f \ram_mips|ALT_INV_memRAM~1731_q\ $end
$var wire 1 9f \ram_mips|ALT_INV_memRAM~1603_q\ $end
$var wire 1 :f \ram_mips|ALT_INV_memRAM~2143_combout\ $end
$var wire 1 ;f \ram_mips|ALT_INV_memRAM~2142_combout\ $end
$var wire 1 <f \ram_mips|ALT_INV_memRAM~1571_q\ $end
$var wire 1 =f \ram_mips|ALT_INV_memRAM~1443_q\ $end
$var wire 1 >f \ram_mips|ALT_INV_memRAM~1315_q\ $end
$var wire 1 ?f \ram_mips|ALT_INV_memRAM~1187_q\ $end
$var wire 1 @f \ram_mips|ALT_INV_memRAM~2141_combout\ $end
$var wire 1 Af \ram_mips|ALT_INV_memRAM~1539_q\ $end
$var wire 1 Bf \ram_mips|ALT_INV_memRAM~1411_q\ $end
$var wire 1 Cf \ram_mips|ALT_INV_memRAM~1283_q\ $end
$var wire 1 Df \ram_mips|ALT_INV_memRAM~1155_q\ $end
$var wire 1 Ef \ram_mips|ALT_INV_memRAM~2140_combout\ $end
$var wire 1 Ff \ram_mips|ALT_INV_memRAM~1507_q\ $end
$var wire 1 Gf \ram_mips|ALT_INV_memRAM~1379_q\ $end
$var wire 1 Hf \ram_mips|ALT_INV_memRAM~1251_q\ $end
$var wire 1 If \ram_mips|ALT_INV_memRAM~1123_q\ $end
$var wire 1 Jf \ram_mips|ALT_INV_memRAM~2139_combout\ $end
$var wire 1 Kf \ram_mips|ALT_INV_memRAM~1475_q\ $end
$var wire 1 Lf \ram_mips|ALT_INV_memRAM~1347_q\ $end
$var wire 1 Mf \ram_mips|ALT_INV_memRAM~1219_q\ $end
$var wire 1 Nf \ram_mips|ALT_INV_memRAM~1091_q\ $end
$var wire 1 Of \ram_mips|ALT_INV_memRAM~2138_combout\ $end
$var wire 1 Pf \ram_mips|ALT_INV_memRAM~2137_combout\ $end
$var wire 1 Qf \ram_mips|ALT_INV_memRAM~1059_q\ $end
$var wire 1 Rf \ram_mips|ALT_INV_memRAM~931_q\ $end
$var wire 1 Sf \ram_mips|ALT_INV_memRAM~803_q\ $end
$var wire 1 Tf \ram_mips|ALT_INV_memRAM~675_q\ $end
$var wire 1 Uf \ram_mips|ALT_INV_memRAM~2136_combout\ $end
$var wire 1 Vf \ram_mips|ALT_INV_memRAM~1027_q\ $end
$var wire 1 Wf \ram_mips|ALT_INV_memRAM~899_q\ $end
$var wire 1 Xf \ram_mips|ALT_INV_memRAM~771_q\ $end
$var wire 1 Yf \ram_mips|ALT_INV_memRAM~643_q\ $end
$var wire 1 Zf \ram_mips|ALT_INV_memRAM~2135_combout\ $end
$var wire 1 [f \ram_mips|ALT_INV_memRAM~995_q\ $end
$var wire 1 \f \ram_mips|ALT_INV_memRAM~867_q\ $end
$var wire 1 ]f \ram_mips|ALT_INV_memRAM~739_q\ $end
$var wire 1 ^f \ram_mips|ALT_INV_memRAM~611_q\ $end
$var wire 1 _f \ram_mips|ALT_INV_memRAM~2134_combout\ $end
$var wire 1 `f \ram_mips|ALT_INV_memRAM~963_q\ $end
$var wire 1 af \ram_mips|ALT_INV_memRAM~835_q\ $end
$var wire 1 bf \ram_mips|ALT_INV_memRAM~707_q\ $end
$var wire 1 cf \ram_mips|ALT_INV_memRAM~579_q\ $end
$var wire 1 df \ram_mips|ALT_INV_memRAM~2133_combout\ $end
$var wire 1 ef \ram_mips|ALT_INV_memRAM~2132_combout\ $end
$var wire 1 ff \ram_mips|ALT_INV_memRAM~547_q\ $end
$var wire 1 gf \ram_mips|ALT_INV_memRAM~419_q\ $end
$var wire 1 hf \ram_mips|ALT_INV_memRAM~291_q\ $end
$var wire 1 if \ram_mips|ALT_INV_memRAM~163_q\ $end
$var wire 1 jf \ram_mips|ALT_INV_memRAM~2131_combout\ $end
$var wire 1 kf \ram_mips|ALT_INV_memRAM~515_q\ $end
$var wire 1 lf \ram_mips|ALT_INV_memRAM~387_q\ $end
$var wire 1 mf \ram_mips|ALT_INV_memRAM~259_q\ $end
$var wire 1 nf \ram_mips|ALT_INV_memRAM~131_q\ $end
$var wire 1 of \ram_mips|ALT_INV_memRAM~2130_combout\ $end
$var wire 1 pf \ram_mips|ALT_INV_memRAM~483_q\ $end
$var wire 1 qf \ram_mips|ALT_INV_memRAM~355_q\ $end
$var wire 1 rf \ram_mips|ALT_INV_memRAM~227_q\ $end
$var wire 1 sf \ram_mips|ALT_INV_memRAM~99_q\ $end
$var wire 1 tf \ram_mips|ALT_INV_memRAM~2129_combout\ $end
$var wire 1 uf \ram_mips|ALT_INV_memRAM~451_q\ $end
$var wire 1 vf \ram_mips|ALT_INV_memRAM~323_q\ $end
$var wire 1 wf \ram_mips|ALT_INV_memRAM~195_q\ $end
$var wire 1 xf \ram_mips|ALT_INV_memRAM~67_q\ $end
$var wire 1 yf \banco_regs|ALT_INV_registrador~1226_combout\ $end
$var wire 1 zf \ram_mips|ALT_INV_memRAM~2128_combout\ $end
$var wire 1 {f \ram_mips|ALT_INV_memRAM~2127_combout\ $end
$var wire 1 |f \ram_mips|ALT_INV_memRAM~2126_combout\ $end
$var wire 1 }f \ram_mips|ALT_INV_memRAM~2084_q\ $end
$var wire 1 ~f \ram_mips|ALT_INV_memRAM~2052_q\ $end
$var wire 1 !g \ram_mips|ALT_INV_memRAM~2020_q\ $end
$var wire 1 "g \ram_mips|ALT_INV_memRAM~1988_q\ $end
$var wire 1 #g \ram_mips|ALT_INV_memRAM~2125_combout\ $end
$var wire 1 $g \ram_mips|ALT_INV_memRAM~1572_q\ $end
$var wire 1 %g \ram_mips|ALT_INV_memRAM~1540_q\ $end
$var wire 1 &g \ram_mips|ALT_INV_memRAM~1508_q\ $end
$var wire 1 'g \ram_mips|ALT_INV_memRAM~1476_q\ $end
$var wire 1 (g \ram_mips|ALT_INV_memRAM~2124_combout\ $end
$var wire 1 )g \ram_mips|ALT_INV_memRAM~1060_q\ $end
$var wire 1 *g \ram_mips|ALT_INV_memRAM~1028_q\ $end
$var wire 1 +g \ram_mips|ALT_INV_memRAM~996_q\ $end
$var wire 1 ,g \ram_mips|ALT_INV_memRAM~964_q\ $end
$var wire 1 -g \ram_mips|ALT_INV_memRAM~2123_combout\ $end
$var wire 1 .g \ram_mips|ALT_INV_memRAM~548_q\ $end
$var wire 1 /g \ram_mips|ALT_INV_memRAM~516_q\ $end
$var wire 1 0g \ram_mips|ALT_INV_memRAM~484_q\ $end
$var wire 1 1g \ram_mips|ALT_INV_memRAM~452_q\ $end
$var wire 1 2g \ram_mips|ALT_INV_memRAM~2122_combout\ $end
$var wire 1 3g \ram_mips|ALT_INV_memRAM~2121_combout\ $end
$var wire 1 4g \ram_mips|ALT_INV_memRAM~1956_q\ $end
$var wire 1 5g \ram_mips|ALT_INV_memRAM~1444_q\ $end
$var wire 1 6g \ram_mips|ALT_INV_memRAM~932_q\ $end
$var wire 1 7g \ram_mips|ALT_INV_memRAM~420_q\ $end
$var wire 1 8g \ram_mips|ALT_INV_memRAM~2120_combout\ $end
$var wire 1 9g \ram_mips|ALT_INV_memRAM~1924_q\ $end
$var wire 1 :g \ram_mips|ALT_INV_memRAM~1412_q\ $end
$var wire 1 ;g \ram_mips|ALT_INV_memRAM~900_q\ $end
$var wire 1 <g \ram_mips|ALT_INV_memRAM~388_q\ $end
$var wire 1 =g \ram_mips|ALT_INV_memRAM~2119_combout\ $end
$var wire 1 >g \ram_mips|ALT_INV_memRAM~1892_q\ $end
$var wire 1 ?g \ram_mips|ALT_INV_memRAM~1380_q\ $end
$var wire 1 @g \ram_mips|ALT_INV_memRAM~868_q\ $end
$var wire 1 Ag \ram_mips|ALT_INV_memRAM~356_q\ $end
$var wire 1 Bg \ram_mips|ALT_INV_memRAM~2118_combout\ $end
$var wire 1 Cg \ram_mips|ALT_INV_memRAM~1860_q\ $end
$var wire 1 Dg \ram_mips|ALT_INV_memRAM~1348_q\ $end
$var wire 1 Eg \ram_mips|ALT_INV_memRAM~836_q\ $end
$var wire 1 Fg \ram_mips|ALT_INV_memRAM~324_q\ $end
$var wire 1 Gg \ram_mips|ALT_INV_memRAM~2117_combout\ $end
$var wire 1 Hg \ram_mips|ALT_INV_memRAM~2116_combout\ $end
$var wire 1 Ig \ram_mips|ALT_INV_memRAM~1828_q\ $end
$var wire 1 Jg \ram_mips|ALT_INV_memRAM~1796_q\ $end
$var wire 1 Kg \ram_mips|ALT_INV_memRAM~1764_q\ $end
$var wire 1 Lg \ram_mips|ALT_INV_memRAM~1732_q\ $end
$var wire 1 Mg \ram_mips|ALT_INV_memRAM~2115_combout\ $end
$var wire 1 Ng \ram_mips|ALT_INV_memRAM~1316_q\ $end
$var wire 1 Og \ram_mips|ALT_INV_memRAM~1284_q\ $end
$var wire 1 Pg \ram_mips|ALT_INV_memRAM~1252_q\ $end
$var wire 1 Qg \ram_mips|ALT_INV_memRAM~1220_q\ $end
$var wire 1 Rg \ram_mips|ALT_INV_memRAM~2114_combout\ $end
$var wire 1 Sg \ram_mips|ALT_INV_memRAM~804_q\ $end
$var wire 1 Tg \ram_mips|ALT_INV_memRAM~772_q\ $end
$var wire 1 Ug \ram_mips|ALT_INV_memRAM~740_q\ $end
$var wire 1 Vg \ram_mips|ALT_INV_memRAM~708_q\ $end
$var wire 1 Wg \ram_mips|ALT_INV_memRAM~2113_combout\ $end
$var wire 1 Xg \ram_mips|ALT_INV_memRAM~292_q\ $end
$var wire 1 Yg \ram_mips|ALT_INV_memRAM~260_q\ $end
$var wire 1 Zg \ram_mips|ALT_INV_memRAM~228_q\ $end
$var wire 1 [g \ram_mips|ALT_INV_memRAM~196_q\ $end
$var wire 1 \g \ram_mips|ALT_INV_memRAM~2112_combout\ $end
$var wire 1 ]g \ram_mips|ALT_INV_memRAM~2111_combout\ $end
$var wire 1 ^g \ram_mips|ALT_INV_memRAM~1700_q\ $end
$var wire 1 _g \ram_mips|ALT_INV_memRAM~1668_q\ $end
$var wire 1 `g \ram_mips|ALT_INV_memRAM~1636_q\ $end
$var wire 1 ag \ram_mips|ALT_INV_memRAM~1604_q\ $end
$var wire 1 bg \ram_mips|ALT_INV_memRAM~2110_combout\ $end
$var wire 1 cg \ram_mips|ALT_INV_memRAM~1188_q\ $end
$var wire 1 dg \ram_mips|ALT_INV_memRAM~1156_q\ $end
$var wire 1 eg \ram_mips|ALT_INV_memRAM~1124_q\ $end
$var wire 1 fg \ram_mips|ALT_INV_memRAM~1092_q\ $end
$var wire 1 gg \ram_mips|ALT_INV_memRAM~2109_combout\ $end
$var wire 1 hg \ram_mips|ALT_INV_memRAM~676_q\ $end
$var wire 1 ig \ram_mips|ALT_INV_memRAM~644_q\ $end
$var wire 1 jg \ram_mips|ALT_INV_memRAM~612_q\ $end
$var wire 1 kg \ram_mips|ALT_INV_memRAM~580_q\ $end
$var wire 1 lg \ram_mips|ALT_INV_memRAM~2108_combout\ $end
$var wire 1 mg \ram_mips|ALT_INV_memRAM~164_q\ $end
$var wire 1 ng \ram_mips|ALT_INV_memRAM~132_q\ $end
$var wire 1 og \ram_mips|ALT_INV_memRAM~100_q\ $end
$var wire 1 pg \ram_mips|ALT_INV_memRAM~68_q\ $end
$var wire 1 qg \banco_regs|ALT_INV_registrador~1225_combout\ $end
$var wire 1 rg \ram_mips|ALT_INV_memRAM~2107_combout\ $end
$var wire 1 sg \ram_mips|ALT_INV_memRAM~2106_combout\ $end
$var wire 1 tg \ram_mips|ALT_INV_memRAM~2105_combout\ $end
$var wire 1 ug \ram_mips|ALT_INV_memRAM~2085_q\ $end
$var wire 1 vg \ram_mips|ALT_INV_memRAM~1573_q\ $end
$var wire 1 wg \ram_mips|ALT_INV_memRAM~1061_q\ $end
$var wire 1 xg \ram_mips|ALT_INV_memRAM~549_q\ $end
$var wire 1 yg \ram_mips|ALT_INV_memRAM~2104_combout\ $end
$var wire 1 zg \ram_mips|ALT_INV_memRAM~1957_q\ $end
$var wire 1 {g \ram_mips|ALT_INV_memRAM~1445_q\ $end
$var wire 1 |g \ram_mips|ALT_INV_memRAM~933_q\ $end
$var wire 1 }g \ram_mips|ALT_INV_memRAM~421_q\ $end
$var wire 1 ~g \ram_mips|ALT_INV_memRAM~2103_combout\ $end
$var wire 1 !h \ram_mips|ALT_INV_memRAM~1829_q\ $end
$var wire 1 "h \ram_mips|ALT_INV_memRAM~1317_q\ $end
$var wire 1 #h \ram_mips|ALT_INV_memRAM~805_q\ $end
$var wire 1 $h \ram_mips|ALT_INV_memRAM~293_q\ $end
$var wire 1 %h \ram_mips|ALT_INV_memRAM~2102_combout\ $end
$var wire 1 &h \ram_mips|ALT_INV_memRAM~1701_q\ $end
$var wire 1 'h \ram_mips|ALT_INV_memRAM~1189_q\ $end
$var wire 1 (h \ram_mips|ALT_INV_memRAM~677_q\ $end
$var wire 1 )h \ram_mips|ALT_INV_memRAM~165_q\ $end
$var wire 1 *h \ram_mips|ALT_INV_memRAM~2101_combout\ $end
$var wire 1 +h \ram_mips|ALT_INV_memRAM~2100_combout\ $end
$var wire 1 ,h \ram_mips|ALT_INV_memRAM~2053_q\ $end
$var wire 1 -h \ram_mips|ALT_INV_memRAM~1541_q\ $end
$var wire 1 .h \ram_mips|ALT_INV_memRAM~1029_q\ $end
$var wire 1 /h \ram_mips|ALT_INV_memRAM~517_q\ $end
$var wire 1 0h \ram_mips|ALT_INV_memRAM~2099_combout\ $end
$var wire 1 1h \ram_mips|ALT_INV_memRAM~1925_q\ $end
$var wire 1 2h \ram_mips|ALT_INV_memRAM~1413_q\ $end
$var wire 1 3h \ram_mips|ALT_INV_memRAM~901_q\ $end
$var wire 1 4h \ram_mips|ALT_INV_memRAM~389_q\ $end
$var wire 1 5h \ram_mips|ALT_INV_memRAM~2098_combout\ $end
$var wire 1 6h \ram_mips|ALT_INV_memRAM~1797_q\ $end
$var wire 1 7h \ram_mips|ALT_INV_memRAM~1285_q\ $end
$var wire 1 8h \ram_mips|ALT_INV_memRAM~773_q\ $end
$var wire 1 9h \ram_mips|ALT_INV_memRAM~261_q\ $end
$var wire 1 :h \ram_mips|ALT_INV_memRAM~2097_combout\ $end
$var wire 1 ;h \ram_mips|ALT_INV_memRAM~1669_q\ $end
$var wire 1 <h \ram_mips|ALT_INV_memRAM~1157_q\ $end
$var wire 1 =h \ram_mips|ALT_INV_memRAM~645_q\ $end
$var wire 1 >h \ram_mips|ALT_INV_memRAM~133_q\ $end
$var wire 1 ?h \ram_mips|ALT_INV_memRAM~2096_combout\ $end
$var wire 1 @h \ram_mips|ALT_INV_memRAM~2095_combout\ $end
$var wire 1 Ah \ram_mips|ALT_INV_memRAM~2021_q\ $end
$var wire 1 Bh \ram_mips|ALT_INV_memRAM~1509_q\ $end
$var wire 1 Ch \ram_mips|ALT_INV_memRAM~997_q\ $end
$var wire 1 Dh \ram_mips|ALT_INV_memRAM~485_q\ $end
$var wire 1 Eh \ram_mips|ALT_INV_memRAM~2094_combout\ $end
$var wire 1 Fh \ram_mips|ALT_INV_memRAM~1893_q\ $end
$var wire 1 Gh \ram_mips|ALT_INV_memRAM~1381_q\ $end
$var wire 1 Hh \ram_mips|ALT_INV_memRAM~869_q\ $end
$var wire 1 Ih \ram_mips|ALT_INV_memRAM~357_q\ $end
$var wire 1 Jh \ram_mips|ALT_INV_memRAM~2093_combout\ $end
$var wire 1 Kh \ram_mips|ALT_INV_memRAM~1765_q\ $end
$var wire 1 Lh \ram_mips|ALT_INV_memRAM~1253_q\ $end
$var wire 1 Mh \ram_mips|ALT_INV_memRAM~741_q\ $end
$var wire 1 Nh \ram_mips|ALT_INV_memRAM~229_q\ $end
$var wire 1 Oh \ram_mips|ALT_INV_memRAM~2092_combout\ $end
$var wire 1 Ph \ram_mips|ALT_INV_memRAM~1637_q\ $end
$var wire 1 Qh \ram_mips|ALT_INV_memRAM~1125_q\ $end
$var wire 1 Rh \ram_mips|ALT_INV_memRAM~613_q\ $end
$var wire 1 Sh \ram_mips|ALT_INV_memRAM~101_q\ $end
$var wire 1 Th \ram_mips|ALT_INV_memRAM~2091_combout\ $end
$var wire 1 Uh \ram_mips|ALT_INV_memRAM~2090_combout\ $end
$var wire 1 Vh \ram_mips|ALT_INV_memRAM~1989_q\ $end
$var wire 1 Wh \ram_mips|ALT_INV_memRAM~1477_q\ $end
$var wire 1 Xh \ram_mips|ALT_INV_memRAM~965_q\ $end
$var wire 1 Yh \ram_mips|ALT_INV_memRAM~453_q\ $end
$var wire 1 Zh \ram_mips|ALT_INV_memRAM~2089_combout\ $end
$var wire 1 [h \ram_mips|ALT_INV_memRAM~1861_q\ $end
$var wire 1 \h \ram_mips|ALT_INV_memRAM~1349_q\ $end
$var wire 1 ]h \ram_mips|ALT_INV_memRAM~837_q\ $end
$var wire 1 ^h \ram_mips|ALT_INV_memRAM~325_q\ $end
$var wire 1 _h \ram_mips|ALT_INV_memRAM~2088_combout\ $end
$var wire 1 `h \ram_mips|ALT_INV_memRAM~1733_q\ $end
$var wire 1 ah \ram_mips|ALT_INV_memRAM~1221_q\ $end
$var wire 1 bh \ram_mips|ALT_INV_memRAM~709_q\ $end
$var wire 1 ch \ram_mips|ALT_INV_memRAM~197_q\ $end
$var wire 1 dh \ram_mips|ALT_INV_memRAM~2087_combout\ $end
$var wire 1 eh \ram_mips|ALT_INV_memRAM~1605_q\ $end
$var wire 1 fh \ram_mips|ALT_INV_memRAM~1093_q\ $end
$var wire 1 gh \ram_mips|ALT_INV_memRAM~581_q\ $end
$var wire 1 hh \ram_mips|ALT_INV_memRAM~69_q\ $end
$var wire 1 ih \banco_regs|ALT_INV_registrador~1222_combout\ $end
$var wire 1 jh \ula_bit_a_bit_MIPS|ALT_INV_Z~10_combout\ $end
$var wire 1 kh \ula_bit_a_bit_MIPS|ALT_INV_Z~9_combout\ $end
$var wire 1 lh \ula_bit_a_bit_MIPS|ALT_INV_Z~8_combout\ $end
$var wire 1 mh \ula_bit_a_bit_MIPS|ALT_INV_Z~7_combout\ $end
$var wire 1 nh \ula_bit_a_bit_MIPS|ALT_INV_Z~6_combout\ $end
$var wire 1 oh \ula_bit_a_bit_MIPS|ALT_INV_Z~5_combout\ $end
$var wire 1 ph \ula_bit_a_bit_MIPS|ALT_INV_Z~4_combout\ $end
$var wire 1 qh \ula_bit_a_bit_MIPS|ALT_INV_Z~3_combout\ $end
$var wire 1 rh \ula_bit_a_bit_MIPS|ALT_INV_Z~2_combout\ $end
$var wire 1 sh \ula_bit_a_bit_MIPS|ALT_INV_Z~1_combout\ $end
$var wire 1 th \ula_bit_a_bit_MIPS|ALT_INV_Z~0_combout\ $end
$var wire 1 uh \banco_regs|ALT_INV_saidaB[12]~22_combout\ $end
$var wire 1 vh \banco_regs|ALT_INV_saidaB[11]~21_combout\ $end
$var wire 1 wh \banco_regs|ALT_INV_saidaB[10]~20_combout\ $end
$var wire 1 xh \ROM_MIPS|ALT_INV_memROM~17_combout\ $end
$var wire 1 yh \ROM_MIPS|ALT_INV_memROM~16_combout\ $end
$var wire 1 zh \PC|ALT_INV_DOUT\ [31] $end
$var wire 1 {h \PC|ALT_INV_DOUT\ [30] $end
$var wire 1 |h \PC|ALT_INV_DOUT\ [29] $end
$var wire 1 }h \PC|ALT_INV_DOUT\ [28] $end
$var wire 1 ~h \PC|ALT_INV_DOUT\ [27] $end
$var wire 1 !i \PC|ALT_INV_DOUT\ [26] $end
$var wire 1 "i \PC|ALT_INV_DOUT\ [25] $end
$var wire 1 #i \PC|ALT_INV_DOUT\ [24] $end
$var wire 1 $i \PC|ALT_INV_DOUT\ [23] $end
$var wire 1 %i \PC|ALT_INV_DOUT\ [22] $end
$var wire 1 &i \PC|ALT_INV_DOUT\ [21] $end
$var wire 1 'i \PC|ALT_INV_DOUT\ [20] $end
$var wire 1 (i \PC|ALT_INV_DOUT\ [19] $end
$var wire 1 )i \PC|ALT_INV_DOUT\ [18] $end
$var wire 1 *i \PC|ALT_INV_DOUT\ [17] $end
$var wire 1 +i \PC|ALT_INV_DOUT\ [16] $end
$var wire 1 ,i \PC|ALT_INV_DOUT\ [15] $end
$var wire 1 -i \PC|ALT_INV_DOUT\ [14] $end
$var wire 1 .i \PC|ALT_INV_DOUT\ [13] $end
$var wire 1 /i \PC|ALT_INV_DOUT\ [12] $end
$var wire 1 0i \PC|ALT_INV_DOUT\ [11] $end
$var wire 1 1i \PC|ALT_INV_DOUT\ [10] $end
$var wire 1 2i \PC|ALT_INV_DOUT\ [9] $end
$var wire 1 3i \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 4i \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 5i \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 6i \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 7i \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 8i \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 9i \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 :i \unidade_de_controle_FD|ALT_INV_saida[8]~3_combout\ $end
$var wire 1 ;i \ROM_MIPS|ALT_INV_memROM~15_combout\ $end
$var wire 1 <i \unidade_de_controle_FD|ALT_INV_saida[0]~2_combout\ $end
$var wire 1 =i \unidade_de_controle_FD|ALT_INV_Equal3~1_combout\ $end
$var wire 1 >i \unidade_de_controle_FD|ALT_INV_saida[0]~1_combout\ $end
$var wire 1 ?i \ula_bit_a_bit_MIPS|MUX_reseultado31|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 @i \ula_bit_a_bit_MIPS|SOMADOR_31|ALT_INV_soma~0_combout\ $end
$var wire 1 Ai \ula_bit_a_bit_MIPS|MUX_reseultado30|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Bi \ula_bit_a_bit_MIPS|SOMADOR_30|ALT_INV_soma~combout\ $end
$var wire 1 Ci \ula_bit_a_bit_MIPS|MUX_reseultado29|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Di \ula_bit_a_bit_MIPS|MUX_reseultado28|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 Ei \ula_bit_a_bit_MIPS|MUX_reseultado28|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Fi \ula_bit_a_bit_MIPS|SOMADOR_27|ALT_INV_C_out~combout\ $end
$var wire 1 Gi \ula_bit_a_bit_MIPS|MUX_reseultado27|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 Hi \ula_bit_a_bit_MIPS|MUX_reseultado27|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Ii \ula_bit_a_bit_MIPS|SOMADOR_27|ALT_INV_C_out~0_combout\ $end
$var wire 1 Ji \ula_bit_a_bit_MIPS|MUX_reseultado26|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 Ki \ula_bit_a_bit_MIPS|MUX_reseultado26|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Li \ula_bit_a_bit_MIPS|SOMADOR_26|ALT_INV_C_out~0_combout\ $end
$var wire 1 Mi \ula_bit_a_bit_MIPS|MUX_reseultado25|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 Ni \ula_bit_a_bit_MIPS|MUX_reseultado25|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Oi \ula_bit_a_bit_MIPS|SOMADOR_24|ALT_INV_C_out~combout\ $end
$var wire 1 Pi \ula_bit_a_bit_MIPS|SOMADOR_25|ALT_INV_C_out~0_combout\ $end
$var wire 1 Qi \ula_bit_a_bit_MIPS|MUX_reseultado24|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Ri \ula_bit_a_bit_MIPS|MUX_reseultado23|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Si \ula_bit_a_bit_MIPS|SOMADOR_22|ALT_INV_C_out~combout\ $end
$var wire 1 Ti \ula_bit_a_bit_MIPS|MUX_reseultado22|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 Ui \ula_bit_a_bit_MIPS|MUX_reseultado22|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Vi \ula_bit_a_bit_MIPS|SOMADOR_22|ALT_INV_C_out~0_combout\ $end
$var wire 1 Wi \ula_bit_a_bit_MIPS|MUX_reseultado21|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Xi \ula_bit_a_bit_MIPS|MUX_reseultado20|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Yi \ula_bit_a_bit_MIPS|MUX_reseultado19|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Zi \ula_bit_a_bit_MIPS|MUX_reseultado18|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 [i \ula_bit_a_bit_MIPS|SOMADOR_17|ALT_INV_C_out~combout\ $end
$var wire 1 \i \ula_bit_a_bit_MIPS|MUX_reseultado17|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 ]i \ula_bit_a_bit_MIPS|MUX_reseultado17|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ^i \ula_bit_a_bit_MIPS|SOMADOR_17|ALT_INV_C_out~0_combout\ $end
$var wire 1 _i \ula_bit_a_bit_MIPS|MUX_reseultado16|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 `i \ula_bit_a_bit_MIPS|MUX_reseultado15|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ai \ula_bit_a_bit_MIPS|SOMADOR_14|ALT_INV_C_out~combout\ $end
$var wire 1 bi \ula_bit_a_bit_MIPS|MUX_reseultado14|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ci \ula_bit_a_bit_MIPS|MUX_reseultado13|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 di \ula_bit_a_bit_MIPS|SOMADOR_12|ALT_INV_C_out~combout\ $end
$var wire 1 ei \MUX_register_bank_out|ALT_INV_saida_MUX[13]~19_combout\ $end
$var wire 1 fi \ula_bit_a_bit_MIPS|MUX_reseultado12|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 gi \ula_bit_a_bit_MIPS|MUX_reseultado12|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 hi \ula_bit_a_bit_MIPS|SOMADOR_12|ALT_INV_C_out~0_combout\ $end
$var wire 1 ii \ula_bit_a_bit_MIPS|MUX_reseultado11|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ji \ula_bit_a_bit_MIPS|MUX_reseultado10|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ki \ula_bit_a_bit_MIPS|SOMADOR_9|ALT_INV_C_out~combout\ $end
$var wire 1 li \ula_bit_a_bit_MIPS|MUX_reseultado9|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 mi \ula_bit_a_bit_MIPS|MUX_reseultado8|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ni \ula_bit_a_bit_MIPS|SOMADOR_7|ALT_INV_C_out~combout\ $end
$var wire 1 oi \MUX_register_bank_out|ALT_INV_saida_MUX[8]~18_combout\ $end
$var wire 1 pi \banco_regs|ALT_INV_saidaB[8]~19_combout\ $end
$var wire 1 qi \ula_bit_a_bit_MIPS|MUX_reseultado7|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 ri \ula_bit_a_bit_MIPS|MUX_reseultado7|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 si \ula_bit_a_bit_MIPS|MUX_reseultado0|ALT_INV_saida_MUX~4_combout\ $end
$var wire 1 ti \ula_bit_a_bit_MIPS|SOMADOR_7|ALT_INV_C_out~0_combout\ $end
$var wire 1 ui \ula_bit_a_bit_MIPS|MUX_reseultado6|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 vi \ula_bit_a_bit_MIPS|MUX_reseultado5|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 wi \ula_bit_a_bit_MIPS|SOMADOR_4|ALT_INV_C_out~combout\ $end
$var wire 1 xi \ula_bit_a_bit_MIPS|MUX_reseultado4|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 yi \ula_bit_a_bit_MIPS|MUX_reseultado3|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 zi \ula_bit_a_bit_MIPS|SOMADOR_2|ALT_INV_C_out~combout\ $end
$var wire 1 {i \MUX_register_bank_out|ALT_INV_saida_MUX[3]~17_combout\ $end
$var wire 1 |i \ula_bit_a_bit_MIPS|MUX_reseultado2|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 }i \ula_bit_a_bit_MIPS|SOMADOR_1|ALT_INV_C_out~combout\ $end
$var wire 1 ~i \ula_bit_a_bit_MIPS|MUX_reseultado1|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 !j \ula_bit_a_bit_MIPS|MUX_reseultado0|ALT_INV_saida_MUX~2_combout\ $end
$var wire 1 "j \ula_bit_a_bit_MIPS|MUX_reseultado0|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 #j \MUX_register_bank_out|ALT_INV_saida_MUX[0]~16_combout\ $end
$var wire 1 $j \ula_bit_a_bit_MIPS|MUX_reseultado0|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 %j \banco_regs|ALT_INV_saidaA[31]~31_combout\ $end
$var wire 1 &j \banco_regs|ALT_INV_registrador~1221_combout\ $end
$var wire 1 'j \banco_regs|ALT_INV_registrador~325_q\ $end
$var wire 1 (j \banco_regs|ALT_INV_registrador~69_q\ $end
$var wire 1 )j \unidade_de_controle_ULA|ALT_INV_ULActrl[1]~4_combout\ $end
$var wire 1 *j \ula_bit_a_bit_MIPS|MUX_B_31|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 +j \MUX_register_bank_out|ALT_INV_saida_MUX[31]~15_combout\ $end
$var wire 1 ,j \banco_regs|ALT_INV_saidaB[31]~18_combout\ $end
$var wire 1 -j \ula_bit_a_bit_MIPS|SOMADOR_30|ALT_INV_C_out~combout\ $end
$var wire 1 .j \ula_bit_a_bit_MIPS|SOMADOR_28|ALT_INV_C_out~2_combout\ $end
$var wire 1 /j \ula_bit_a_bit_MIPS|SOMADOR_28|ALT_INV_C_out~1_combout\ $end
$var wire 1 0j \ula_bit_a_bit_MIPS|SOMADOR_25|ALT_INV_C_out~combout\ $end
$var wire 1 1j \ula_bit_a_bit_MIPS|SOMADOR_23|ALT_INV_C_out~2_combout\ $end
$var wire 1 2j \ula_bit_a_bit_MIPS|SOMADOR_23|ALT_INV_C_out~1_combout\ $end
$var wire 1 3j \ula_bit_a_bit_MIPS|SOMADOR_20|ALT_INV_C_out~combout\ $end
$var wire 1 4j \ula_bit_a_bit_MIPS|SOMADOR_18|ALT_INV_C_out~2_combout\ $end
$var wire 1 5j \ula_bit_a_bit_MIPS|MUX_B_18|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 6j \ula_bit_a_bit_MIPS|SOMADOR_18|ALT_INV_C_out~1_combout\ $end
$var wire 1 7j \ula_bit_a_bit_MIPS|SOMADOR_15|ALT_INV_C_out~combout\ $end
$var wire 1 8j \ula_bit_a_bit_MIPS|SOMADOR_13|ALT_INV_C_out~2_combout\ $end
$var wire 1 9j \banco_regs|ALT_INV_saidaB[13]~17_combout\ $end
$var wire 1 :j \ula_bit_a_bit_MIPS|SOMADOR_13|ALT_INV_C_out~1_combout\ $end
$var wire 1 ;j \ula_bit_a_bit_MIPS|SOMADOR_10|ALT_INV_C_out~combout\ $end
$var wire 1 <j \ula_bit_a_bit_MIPS|SOMADOR_8|ALT_INV_C_out~2_combout\ $end
$var wire 1 =j \ula_bit_a_bit_MIPS|SOMADOR_8|ALT_INV_C_out~1_combout\ $end
$var wire 1 >j \ula_bit_a_bit_MIPS|SOMADOR_5|ALT_INV_C_out~combout\ $end
$var wire 1 ?j \ula_bit_a_bit_MIPS|SOMADOR_3|ALT_INV_C_out~2_combout\ $end
$var wire 1 @j \ula_bit_a_bit_MIPS|SOMADOR_3|ALT_INV_C_out~1_combout\ $end
$var wire 1 Aj \ula_bit_a_bit_MIPS|SOMADOR_0|ALT_INV_C_out~0_combout\ $end
$var wire 1 Bj \banco_regs|ALT_INV_saidaA[0]~30_combout\ $end
$var wire 1 Cj \banco_regs|ALT_INV_registrador~1212_combout\ $end
$var wire 1 Dj \banco_regs|ALT_INV_registrador~294_q\ $end
$var wire 1 Ej \banco_regs|ALT_INV_registrador~38_q\ $end
$var wire 1 Fj \banco_regs|ALT_INV_saidaA[1]~29_combout\ $end
$var wire 1 Gj \banco_regs|ALT_INV_registrador~1211_combout\ $end
$var wire 1 Hj \banco_regs|ALT_INV_registrador~295_q\ $end
$var wire 1 Ij \banco_regs|ALT_INV_registrador~39_q\ $end
$var wire 1 Jj \ula_bit_a_bit_MIPS|MUX_B_1|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Kj \banco_regs|ALT_INV_saidaA[2]~28_combout\ $end
$var wire 1 Lj \banco_regs|ALT_INV_registrador~1206_combout\ $end
$var wire 1 Mj \banco_regs|ALT_INV_registrador~296_q\ $end
$var wire 1 Nj \banco_regs|ALT_INV_registrador~40_q\ $end
$var wire 1 Oj \ula_bit_a_bit_MIPS|MUX_B_2|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Pj \ula_bit_a_bit_MIPS|SOMADOR_3|ALT_INV_C_out~0_combout\ $end
$var wire 1 Qj \banco_regs|ALT_INV_saidaA[3]~27_combout\ $end
$var wire 1 Rj \banco_regs|ALT_INV_registrador~1201_combout\ $end
$var wire 1 Sj \banco_regs|ALT_INV_registrador~297_q\ $end
$var wire 1 Tj \banco_regs|ALT_INV_registrador~41_q\ $end
$var wire 1 Uj \banco_regs|ALT_INV_saidaA[4]~26_combout\ $end
$var wire 1 Vj \banco_regs|ALT_INV_registrador~1196_combout\ $end
$var wire 1 Wj \banco_regs|ALT_INV_registrador~298_q\ $end
$var wire 1 Xj \banco_regs|ALT_INV_registrador~42_q\ $end
$var wire 1 Yj \ula_bit_a_bit_MIPS|MUX_B_4|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Zj \banco_regs|ALT_INV_saidaA[5]~25_combout\ $end
$var wire 1 [j \banco_regs|ALT_INV_registrador~1191_combout\ $end
$var wire 1 \j \banco_regs|ALT_INV_registrador~299_q\ $end
$var wire 1 ]j \banco_regs|ALT_INV_registrador~43_q\ $end
$var wire 1 ^j \ula_bit_a_bit_MIPS|MUX_B_5|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 _j \banco_regs|ALT_INV_saidaA[6]~24_combout\ $end
$var wire 1 `j \banco_regs|ALT_INV_registrador~1186_combout\ $end
$var wire 1 aj \banco_regs|ALT_INV_registrador~300_q\ $end
$var wire 1 bj \banco_regs|ALT_INV_registrador~44_q\ $end
$var wire 1 cj \ula_bit_a_bit_MIPS|MUX_B_6|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 dj \banco_regs|ALT_INV_saidaA[7]~23_combout\ $end
$var wire 1 ej \banco_regs|ALT_INV_registrador~1181_combout\ $end
$var wire 1 fj \banco_regs|ALT_INV_registrador~301_q\ $end
$var wire 1 gj \banco_regs|ALT_INV_registrador~45_q\ $end
$var wire 1 hj \ula_bit_a_bit_MIPS|MUX_B_7|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ij \ula_bit_a_bit_MIPS|SOMADOR_8|ALT_INV_C_out~0_combout\ $end
$var wire 1 jj \banco_regs|ALT_INV_saidaA[8]~22_combout\ $end
$var wire 1 kj \banco_regs|ALT_INV_registrador~1176_combout\ $end
$var wire 1 lj \banco_regs|ALT_INV_registrador~302_q\ $end
$var wire 1 mj \banco_regs|ALT_INV_registrador~46_q\ $end
$var wire 1 nj \banco_regs|ALT_INV_saidaA[9]~21_combout\ $end
$var wire 1 oj \banco_regs|ALT_INV_registrador~1171_combout\ $end
$var wire 1 pj \banco_regs|ALT_INV_registrador~303_q\ $end
$var wire 1 qj \banco_regs|ALT_INV_registrador~47_q\ $end
$var wire 1 rj \ula_bit_a_bit_MIPS|MUX_B_9|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 sj \banco_regs|ALT_INV_saidaA[10]~20_combout\ $end
$var wire 1 tj \banco_regs|ALT_INV_registrador~1166_combout\ $end
$var wire 1 uj \banco_regs|ALT_INV_registrador~304_q\ $end
$var wire 1 vj \banco_regs|ALT_INV_registrador~48_q\ $end
$var wire 1 wj \ula_bit_a_bit_MIPS|MUX_B_10|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 xj \banco_regs|ALT_INV_saidaA[11]~19_combout\ $end
$var wire 1 yj \banco_regs|ALT_INV_registrador~1161_combout\ $end
$var wire 1 zj \banco_regs|ALT_INV_registrador~305_q\ $end
$var wire 1 {j \banco_regs|ALT_INV_registrador~49_q\ $end
$var wire 1 |j \ula_bit_a_bit_MIPS|MUX_B_11|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 }j \banco_regs|ALT_INV_saidaA[12]~18_combout\ $end
$var wire 1 ~j \banco_regs|ALT_INV_registrador~1156_combout\ $end
$var wire 1 !k \banco_regs|ALT_INV_registrador~306_q\ $end
$var wire 1 "k \banco_regs|ALT_INV_registrador~50_q\ $end
$var wire 1 #k \ula_bit_a_bit_MIPS|MUX_B_12|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 $k \ula_bit_a_bit_MIPS|SOMADOR_13|ALT_INV_C_out~0_combout\ $end
$var wire 1 %k \banco_regs|ALT_INV_saidaA[13]~17_combout\ $end
$var wire 1 &k \banco_regs|ALT_INV_registrador~1151_combout\ $end
$var wire 1 'k \banco_regs|ALT_INV_registrador~307_q\ $end
$var wire 1 (k \banco_regs|ALT_INV_registrador~51_q\ $end
$var wire 1 )k \banco_regs|ALT_INV_saidaA[14]~16_combout\ $end
$var wire 1 *k \banco_regs|ALT_INV_registrador~1146_combout\ $end
$var wire 1 +k \banco_regs|ALT_INV_registrador~308_q\ $end
$var wire 1 ,k \banco_regs|ALT_INV_registrador~52_q\ $end
$var wire 1 -k \ula_bit_a_bit_MIPS|MUX_B_14|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 .k \banco_regs|ALT_INV_saidaB[14]~16_combout\ $end
$var wire 1 /k \banco_regs|ALT_INV_saidaA[15]~15_combout\ $end
$var wire 1 0k \banco_regs|ALT_INV_registrador~1141_combout\ $end
$var wire 1 1k \banco_regs|ALT_INV_registrador~309_q\ $end
$var wire 1 2k \banco_regs|ALT_INV_registrador~53_q\ $end
$var wire 1 3k \ula_bit_a_bit_MIPS|MUX_B_15|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 4k \banco_regs|ALT_INV_saidaB[15]~15_combout\ $end
$var wire 1 5k \banco_regs|ALT_INV_saidaA[16]~14_combout\ $end
$var wire 1 6k \banco_regs|ALT_INV_registrador~1136_combout\ $end
$var wire 1 7k \banco_regs|ALT_INV_registrador~310_q\ $end
$var wire 1 8k \banco_regs|ALT_INV_registrador~54_q\ $end
$var wire 1 9k \ula_bit_a_bit_MIPS|MUX_B_16|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 :k \MUX_register_bank_out|ALT_INV_saida_MUX[16]~14_combout\ $end
$var wire 1 ;k \banco_regs|ALT_INV_saidaB[16]~14_combout\ $end
$var wire 1 <k \banco_regs|ALT_INV_saidaA[17]~13_combout\ $end
$var wire 1 =k \banco_regs|ALT_INV_registrador~1131_combout\ $end
$var wire 1 >k \banco_regs|ALT_INV_registrador~311_q\ $end
$var wire 1 ?k \banco_regs|ALT_INV_registrador~55_q\ $end
$var wire 1 @k \ula_bit_a_bit_MIPS|MUX_B_17|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Ak \MUX_register_bank_out|ALT_INV_saida_MUX[17]~13_combout\ $end
$var wire 1 Bk \banco_regs|ALT_INV_saidaB[17]~13_combout\ $end
$var wire 1 Ck \ula_bit_a_bit_MIPS|SOMADOR_18|ALT_INV_C_out~0_combout\ $end
$var wire 1 Dk \banco_regs|ALT_INV_saidaA[18]~12_combout\ $end
$var wire 1 Ek \banco_regs|ALT_INV_registrador~1126_combout\ $end
$var wire 1 Fk \banco_regs|ALT_INV_registrador~312_q\ $end
$var wire 1 Gk \banco_regs|ALT_INV_registrador~56_q\ $end
$var wire 1 Hk \MUX_register_bank_out|ALT_INV_saida_MUX[18]~12_combout\ $end
$var wire 1 Ik \banco_regs|ALT_INV_saidaB[18]~12_combout\ $end
$var wire 1 Jk \banco_regs|ALT_INV_saidaA[19]~11_combout\ $end
$var wire 1 Kk \banco_regs|ALT_INV_registrador~1121_combout\ $end
$var wire 1 Lk \banco_regs|ALT_INV_registrador~313_q\ $end
$var wire 1 Mk \banco_regs|ALT_INV_registrador~57_q\ $end
$var wire 1 Nk \ula_bit_a_bit_MIPS|MUX_B_19|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Ok \MUX_register_bank_out|ALT_INV_saida_MUX[19]~11_combout\ $end
$var wire 1 Pk \banco_regs|ALT_INV_saidaB[19]~11_combout\ $end
$var wire 1 Qk \banco_regs|ALT_INV_saidaA[20]~10_combout\ $end
$var wire 1 Rk \banco_regs|ALT_INV_registrador~1116_combout\ $end
$var wire 1 Sk \banco_regs|ALT_INV_registrador~314_q\ $end
$var wire 1 Tk \banco_regs|ALT_INV_registrador~58_q\ $end
$var wire 1 Uk \ula_bit_a_bit_MIPS|MUX_B_20|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Vk \MUX_register_bank_out|ALT_INV_saida_MUX[20]~10_combout\ $end
$var wire 1 Wk \banco_regs|ALT_INV_saidaB[20]~10_combout\ $end
$var wire 1 Xk \banco_regs|ALT_INV_saidaA[21]~9_combout\ $end
$var wire 1 Yk \banco_regs|ALT_INV_registrador~1111_combout\ $end
$var wire 1 Zk \banco_regs|ALT_INV_registrador~315_q\ $end
$var wire 1 [k \banco_regs|ALT_INV_registrador~59_q\ $end
$var wire 1 \k \ula_bit_a_bit_MIPS|MUX_B_21|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ]k \MUX_register_bank_out|ALT_INV_saida_MUX[21]~9_combout\ $end
$var wire 1 ^k \banco_regs|ALT_INV_saidaB[21]~9_combout\ $end
$var wire 1 _k \banco_regs|ALT_INV_saidaA[22]~8_combout\ $end
$var wire 1 `k \banco_regs|ALT_INV_registrador~1106_combout\ $end
$var wire 1 ak \banco_regs|ALT_INV_registrador~316_q\ $end
$var wire 1 bk \banco_regs|ALT_INV_registrador~60_q\ $end
$var wire 1 ck \ula_bit_a_bit_MIPS|MUX_B_22|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 dk \MUX_register_bank_out|ALT_INV_saida_MUX[22]~8_combout\ $end
$var wire 1 ek \banco_regs|ALT_INV_saidaB[22]~8_combout\ $end
$var wire 1 fk \ula_bit_a_bit_MIPS|SOMADOR_23|ALT_INV_C_out~0_combout\ $end
$var wire 1 gk \banco_regs|ALT_INV_saidaA[23]~7_combout\ $end
$var wire 1 hk \banco_regs|ALT_INV_registrador~1101_combout\ $end
$var wire 1 ik \banco_regs|ALT_INV_registrador~317_q\ $end
$var wire 1 jk \banco_regs|ALT_INV_registrador~61_q\ $end
$var wire 1 kk \ula_bit_a_bit_MIPS|MUX_B_23|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 lk \MUX_register_bank_out|ALT_INV_saida_MUX[23]~7_combout\ $end
$var wire 1 mk \banco_regs|ALT_INV_saidaB[23]~7_combout\ $end
$var wire 1 nk \banco_regs|ALT_INV_saidaA[24]~6_combout\ $end
$var wire 1 ok \banco_regs|ALT_INV_registrador~1096_combout\ $end
$var wire 1 pk \banco_regs|ALT_INV_registrador~318_q\ $end
$var wire 1 qk \banco_regs|ALT_INV_registrador~62_q\ $end
$var wire 1 rk \ula_bit_a_bit_MIPS|MUX_B_24|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 sk \MUX_register_bank_out|ALT_INV_saida_MUX[24]~6_combout\ $end
$var wire 1 tk \banco_regs|ALT_INV_saidaB[24]~6_combout\ $end
$var wire 1 uk \banco_regs|ALT_INV_saidaA[25]~5_combout\ $end
$var wire 1 vk \banco_regs|ALT_INV_registrador~1091_combout\ $end
$var wire 1 wk \banco_regs|ALT_INV_registrador~319_q\ $end
$var wire 1 xk \banco_regs|ALT_INV_registrador~63_q\ $end
$var wire 1 yk \ula_bit_a_bit_MIPS|MUX_B_25|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 zk \MUX_register_bank_out|ALT_INV_saida_MUX[25]~5_combout\ $end
$var wire 1 {k \banco_regs|ALT_INV_saidaB[25]~5_combout\ $end
$var wire 1 |k \banco_regs|ALT_INV_saidaA[26]~4_combout\ $end
$var wire 1 }k \banco_regs|ALT_INV_registrador~1086_combout\ $end
$var wire 1 ~k \banco_regs|ALT_INV_registrador~320_q\ $end
$var wire 1 !l \banco_regs|ALT_INV_registrador~64_q\ $end
$var wire 1 "l \ula_bit_a_bit_MIPS|MUX_B_26|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 #l \MUX_register_bank_out|ALT_INV_saida_MUX[26]~4_combout\ $end
$var wire 1 $l \banco_regs|ALT_INV_saidaB[26]~4_combout\ $end
$var wire 1 %l \banco_regs|ALT_INV_saidaA[27]~3_combout\ $end
$var wire 1 &l \banco_regs|ALT_INV_registrador~1081_combout\ $end
$var wire 1 'l \banco_regs|ALT_INV_registrador~321_q\ $end
$var wire 1 (l \banco_regs|ALT_INV_registrador~65_q\ $end
$var wire 1 )l \ula_bit_a_bit_MIPS|MUX_B_27|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 *l \MUX_register_bank_out|ALT_INV_saida_MUX[27]~3_combout\ $end
$var wire 1 +l \banco_regs|ALT_INV_saidaB[27]~3_combout\ $end
$var wire 1 ,l \ula_bit_a_bit_MIPS|SOMADOR_28|ALT_INV_C_out~0_combout\ $end
$var wire 1 -l \banco_regs|ALT_INV_saidaA[28]~2_combout\ $end
$var wire 1 .l \banco_regs|ALT_INV_registrador~1076_combout\ $end
$var wire 1 /l \banco_regs|ALT_INV_registrador~322_q\ $end
$var wire 1 0l \banco_regs|ALT_INV_registrador~66_q\ $end
$var wire 1 1l \ula_bit_a_bit_MIPS|MUX_B_28|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 2l \MUX_register_bank_out|ALT_INV_saida_MUX[28]~2_combout\ $end
$var wire 1 3l \banco_regs|ALT_INV_saidaB[28]~2_combout\ $end
$var wire 1 4l \banco_regs|ALT_INV_saidaA[29]~1_combout\ $end
$var wire 1 5l \banco_regs|ALT_INV_registrador~1071_combout\ $end
$var wire 1 6l \banco_regs|ALT_INV_registrador~323_q\ $end
$var wire 1 7l \banco_regs|ALT_INV_registrador~67_q\ $end
$var wire 1 8l \ula_bit_a_bit_MIPS|MUX_B_29|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 9l \MUX_register_bank_out|ALT_INV_saida_MUX[29]~1_combout\ $end
$var wire 1 :l \banco_regs|ALT_INV_saidaB[29]~1_combout\ $end
$var wire 1 ;l \banco_regs|ALT_INV_saidaA[30]~0_combout\ $end
$var wire 1 <l \banco_regs|ALT_INV_registrador~1066_combout\ $end
$var wire 1 =l \ROM_MIPS|ALT_INV_memROM~14_combout\ $end
$var wire 1 >l \banco_regs|ALT_INV_registrador~324_q\ $end
$var wire 1 ?l \banco_regs|ALT_INV_registrador~68_q\ $end
$var wire 1 @l \ROM_MIPS|ALT_INV_memROM~13_combout\ $end
$var wire 1 Al \ula_bit_a_bit_MIPS|MUX_B_30|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Bl \MUX_register_bank_out|ALT_INV_saida_MUX[30]~0_combout\ $end
$var wire 1 Cl \banco_regs|ALT_INV_saidaB[30]~0_combout\ $end
$var wire 1 Dl \unidade_de_controle_FD|ALT_INV_saida[5]~0_combout\ $end
$var wire 1 El \unidade_de_controle_ULA|ALT_INV_ULActrl[2]~3_combout\ $end
$var wire 1 Fl \unidade_de_controle_ULA|ALT_INV_ULActrl[1]~2_combout\ $end
$var wire 1 Gl \unidade_de_controle_ULA|ALT_INV_ULActrl~1_combout\ $end
$var wire 1 Hl \ROM_MIPS|ALT_INV_memROM~12_combout\ $end
$var wire 1 Il \ROM_MIPS|ALT_INV_memROM~11_combout\ $end
$var wire 1 Jl \ROM_MIPS|ALT_INV_memROM~10_combout\ $end
$var wire 1 Kl \unidade_de_controle_FD|ALT_INV_Equal4~0_combout\ $end
$var wire 1 Ll \ROM_MIPS|ALT_INV_memROM~9_combout\ $end
$var wire 1 Ml \ROM_MIPS|ALT_INV_memROM~8_combout\ $end
$var wire 1 Nl \ROM_MIPS|ALT_INV_memROM~7_combout\ $end
$var wire 1 Ol \ROM_MIPS|ALT_INV_memROM~6_combout\ $end
$var wire 1 Pl \ROM_MIPS|ALT_INV_memROM~5_combout\ $end
$var wire 1 Ql \ROM_MIPS|ALT_INV_memROM~4_combout\ $end
$var wire 1 Rl \ROM_MIPS|ALT_INV_memROM~3_combout\ $end
$var wire 1 Sl \unidade_de_controle_ULA|ALT_INV_ULActrl~0_combout\ $end
$var wire 1 Tl \ROM_MIPS|ALT_INV_memROM~2_combout\ $end
$var wire 1 Ul \unidade_de_controle_FD|ALT_INV_Equal3~0_combout\ $end
$var wire 1 Vl \ROM_MIPS|ALT_INV_memROM~1_combout\ $end
$var wire 1 Wl \ROM_MIPS|ALT_INV_memROM~0_combout\ $end
$var wire 1 Xl \add_extended_signal_and_PC|ALT_INV_Add0~113_sumout\ $end
$var wire 1 Yl \proxPC|ALT_INV_Add0~117_sumout\ $end
$var wire 1 Zl \add_extended_signal_and_PC|ALT_INV_Add0~109_sumout\ $end
$var wire 1 [l \proxPC|ALT_INV_Add0~113_sumout\ $end
$var wire 1 \l \add_extended_signal_and_PC|ALT_INV_Add0~105_sumout\ $end
$var wire 1 ]l \proxPC|ALT_INV_Add0~109_sumout\ $end
$var wire 1 ^l \add_extended_signal_and_PC|ALT_INV_Add0~101_sumout\ $end
$var wire 1 _l \proxPC|ALT_INV_Add0~105_sumout\ $end
$var wire 1 `l \add_extended_signal_and_PC|ALT_INV_Add0~97_sumout\ $end
$var wire 1 al \proxPC|ALT_INV_Add0~101_sumout\ $end
$var wire 1 bl \add_extended_signal_and_PC|ALT_INV_Add0~93_sumout\ $end
$var wire 1 cl \proxPC|ALT_INV_Add0~97_sumout\ $end
$var wire 1 dl \add_extended_signal_and_PC|ALT_INV_Add0~89_sumout\ $end
$var wire 1 el \proxPC|ALT_INV_Add0~93_sumout\ $end
$var wire 1 fl \add_extended_signal_and_PC|ALT_INV_Add0~85_sumout\ $end
$var wire 1 gl \proxPC|ALT_INV_Add0~89_sumout\ $end
$var wire 1 hl \add_extended_signal_and_PC|ALT_INV_Add0~81_sumout\ $end
$var wire 1 il \proxPC|ALT_INV_Add0~85_sumout\ $end
$var wire 1 jl \add_extended_signal_and_PC|ALT_INV_Add0~77_sumout\ $end
$var wire 1 kl \proxPC|ALT_INV_Add0~81_sumout\ $end
$var wire 1 ll \add_extended_signal_and_PC|ALT_INV_Add0~73_sumout\ $end
$var wire 1 ml \proxPC|ALT_INV_Add0~77_sumout\ $end
$var wire 1 nl \add_extended_signal_and_PC|ALT_INV_Add0~69_sumout\ $end
$var wire 1 ol \proxPC|ALT_INV_Add0~73_sumout\ $end
$var wire 1 pl \add_extended_signal_and_PC|ALT_INV_Add0~65_sumout\ $end
$var wire 1 ql \proxPC|ALT_INV_Add0~69_sumout\ $end
$var wire 1 rl \add_extended_signal_and_PC|ALT_INV_Add0~61_sumout\ $end
$var wire 1 sl \proxPC|ALT_INV_Add0~65_sumout\ $end
$var wire 1 tl \add_extended_signal_and_PC|ALT_INV_Add0~57_sumout\ $end
$var wire 1 ul \proxPC|ALT_INV_Add0~61_sumout\ $end
$var wire 1 vl \add_extended_signal_and_PC|ALT_INV_Add0~53_sumout\ $end
$var wire 1 wl \proxPC|ALT_INV_Add0~57_sumout\ $end
$var wire 1 xl \add_extended_signal_and_PC|ALT_INV_Add0~49_sumout\ $end
$var wire 1 yl \proxPC|ALT_INV_Add0~53_sumout\ $end
$var wire 1 zl \add_extended_signal_and_PC|ALT_INV_Add0~45_sumout\ $end
$var wire 1 {l \proxPC|ALT_INV_Add0~49_sumout\ $end
$var wire 1 |l \add_extended_signal_and_PC|ALT_INV_Add0~41_sumout\ $end
$var wire 1 }l \proxPC|ALT_INV_Add0~45_sumout\ $end
$var wire 1 ~l \add_extended_signal_and_PC|ALT_INV_Add0~37_sumout\ $end
$var wire 1 !m \proxPC|ALT_INV_Add0~41_sumout\ $end
$var wire 1 "m \add_extended_signal_and_PC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 #m \proxPC|ALT_INV_Add0~37_sumout\ $end
$var wire 1 $m \add_extended_signal_and_PC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 %m \proxPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 &m \add_extended_signal_and_PC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 'm \proxPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 (m \add_extended_signal_and_PC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 )m \proxPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 *m \proxPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 +m \add_extended_signal_and_PC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ,m \proxPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 -m \add_extended_signal_and_PC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 .m \proxPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 /m \add_extended_signal_and_PC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 0m \proxPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 1m \add_extended_signal_and_PC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 2m \proxPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 3m \add_extended_signal_and_PC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 4m \proxPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 5m \banco_regs|ALT_INV_registrador~1217_combout\ $end
$var wire 1 6m \banco_regs|ALT_INV_registrador~1213_combout\ $end
$var wire 1 7m \banco_regs|ALT_INV_registrador~1207_combout\ $end
$var wire 1 8m \banco_regs|ALT_INV_registrador~1202_combout\ $end
$var wire 1 9m \banco_regs|ALT_INV_registrador~1197_combout\ $end
$var wire 1 :m \banco_regs|ALT_INV_registrador~1192_combout\ $end
$var wire 1 ;m \banco_regs|ALT_INV_registrador~1187_combout\ $end
$var wire 1 <m \banco_regs|ALT_INV_registrador~1182_combout\ $end
$var wire 1 =m \banco_regs|ALT_INV_registrador~1177_combout\ $end
$var wire 1 >m \banco_regs|ALT_INV_registrador~1172_combout\ $end
$var wire 1 ?m \banco_regs|ALT_INV_registrador~1167_combout\ $end
$var wire 1 @m \banco_regs|ALT_INV_registrador~1162_combout\ $end
$var wire 1 Am \banco_regs|ALT_INV_registrador~1157_combout\ $end
$var wire 1 Bm \banco_regs|ALT_INV_registrador~1152_combout\ $end
$var wire 1 Cm \banco_regs|ALT_INV_registrador~1147_combout\ $end
$var wire 1 Dm \banco_regs|ALT_INV_registrador~1142_combout\ $end
$var wire 1 Em \banco_regs|ALT_INV_registrador~1137_combout\ $end
$var wire 1 Fm \banco_regs|ALT_INV_registrador~1132_combout\ $end
$var wire 1 Gm \banco_regs|ALT_INV_registrador~1127_combout\ $end
$var wire 1 Hm \banco_regs|ALT_INV_registrador~1122_combout\ $end
$var wire 1 Im \banco_regs|ALT_INV_registrador~1117_combout\ $end
$var wire 1 Jm \banco_regs|ALT_INV_registrador~1112_combout\ $end
$var wire 1 Km \banco_regs|ALT_INV_registrador~1107_combout\ $end
$var wire 1 Lm \banco_regs|ALT_INV_registrador~1102_combout\ $end
$var wire 1 Mm \banco_regs|ALT_INV_registrador~1097_combout\ $end
$var wire 1 Nm \banco_regs|ALT_INV_registrador~1092_combout\ $end
$var wire 1 Om \banco_regs|ALT_INV_registrador~1087_combout\ $end
$var wire 1 Pm \banco_regs|ALT_INV_registrador~1082_combout\ $end
$var wire 1 Qm \banco_regs|ALT_INV_registrador~1077_combout\ $end
$var wire 1 Rm \banco_regs|ALT_INV_registrador~1072_combout\ $end
$var wire 1 Sm \banco_regs|ALT_INV_registrador~1067_combout\ $end
$var wire 1 Tm \banco_regs|ALT_INV_registrador~1062_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0'
0(
1)
0*
0+
0,
0-
1.
1/
00
11
02
13
14
05
06
07
08
09
0:
1;
0<
0=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0p!
x"
x#
x$
1%
x|!
x}!
x~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
1>"
0?"
0@"
0A"
0B"
0C"
0D"
1E"
0F"
0G"
0H"
0I"
1J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
1k"
0l"
1m"
0n"
1o"
1p"
0q"
0r"
0s"
0t"
0u"
0v"
1w"
0x"
0y"
1z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
1)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
1i#
0j#
0k#
0l#
0GJ
0HJ
0IJ
0JJ
0KJ
0LJ
0MJ
0NJ
0OJ
0PJ
0QJ
0RJ
0SJ
0TJ
0UJ
0VJ
0WJ
0XJ
0YJ
0ZJ
0[J
0\J
0]J
0^J
0_J
0`J
0aJ
0bJ
0cJ
0dJ
xeJ
xfJ
1zh
1{h
1|h
1}h
1~h
1!i
1"i
1#i
1$i
1%i
1&i
1'i
1(i
1)i
1*i
1+i
1,i
1-i
1.i
1/i
10i
11i
12i
13i
14i
15i
16i
17i
18i
19i
0r!
1s!
xt!
1u!
1v!
1w!
1x!
1y!
1z!
x{!
0m#
xn#
xo#
xp#
xq#
0r#
0s#
0t#
1u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
14$
05$
06$
07$
08$
19$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
1`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
1m$
0n$
0o$
1p$
0q$
0r$
0s$
0t$
0u$
0v$
1w$
1x$
0y$
1z$
0{$
1|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
1B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
1`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
1j%
0k%
0l%
0m%
1n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
1x%
0y%
1z%
1{%
1|%
1}%
0~%
0!&
0"&
0#&
1$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
1\&
0]&
1^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
1v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
1%'
0&'
0''
0('
1)'
0*'
0+'
0,'
1-'
1.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
1>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
18*
19*
0:*
0;*
0<*
1=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
19+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
16,
07,
08,
19,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
15-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
11.
02.
13.
14.
15.
06.
17.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
13/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
120
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
0j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
101
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
102
012
022
132
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
1/3
003
013
123
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
1.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
1-5
0.5
0/5
005
015
025
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0M5
0N5
0O5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
0\5
0]5
0^5
0_5
0`5
0a5
0b5
0c5
0d5
0e5
0f5
0g5
0h5
0i5
0j5
0k5
0l5
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0}5
0~5
0!6
0"6
0#6
0$6
0%6
0&6
0'6
0(6
0)6
0*6
1+6
0,6
0-6
0.6
0/6
006
016
026
036
046
056
066
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
0D6
0E6
0F6
0G6
0H6
0I6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0Q6
0R6
0S6
0T6
0U6
0V6
0W6
0X6
0Y6
0Z6
0[6
0\6
0]6
0^6
0_6
0`6
0a6
0b6
0c6
0d6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
0q6
0r6
0s6
0t6
0u6
0v6
0w6
0x6
0y6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
0#7
0$7
0%7
0&7
0'7
0(7
0)7
1*7
0+7
0,7
0-7
1.7
0/7
007
017
027
037
047
057
067
077
087
097
0:7
0;7
0<7
0=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
0F7
0G7
0H7
0I7
0J7
0K7
0L7
0M7
0N7
0O7
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0W7
0X7
0Y7
0Z7
0[7
0\7
0]7
0^7
0_7
0`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
0i7
0j7
0k7
0l7
0m7
0n7
0o7
0p7
0q7
0r7
0s7
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0{7
0|7
0}7
0~7
0!8
0"8
0#8
0$8
0%8
0&8
0'8
0(8
1)8
0*8
0+8
0,8
1-8
0.8
0/8
008
018
028
038
048
058
068
078
088
098
0:8
0;8
0<8
0=8
0>8
0?8
0@8
0A8
0B8
0C8
0D8
0E8
0F8
0G8
0H8
0I8
0J8
0K8
0L8
0M8
0N8
0O8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
0Z8
0[8
0\8
0]8
0^8
0_8
0`8
0a8
0b8
0c8
0d8
0e8
0f8
0g8
0h8
0i8
0j8
0k8
0l8
0m8
0n8
0o8
0p8
0q8
0r8
0s8
0t8
0u8
0v8
0w8
0x8
0y8
0z8
0{8
0|8
0}8
0~8
0!9
0"9
0#9
0$9
0%9
0&9
0'9
1(9
0)9
0*9
0+9
0,9
0-9
0.9
0/9
009
019
029
039
049
059
069
079
089
099
0:9
0;9
0<9
0=9
0>9
0?9
0@9
0A9
0B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
0K9
0L9
0M9
0N9
0O9
0P9
0Q9
0R9
0S9
0T9
0U9
0V9
0W9
0X9
0Y9
0Z9
0[9
0\9
0]9
0^9
0_9
0`9
0a9
0b9
0c9
0d9
0e9
0f9
0g9
0h9
0i9
0j9
0k9
0l9
0m9
0n9
0o9
0p9
0q9
0r9
0s9
0t9
0u9
0v9
0w9
0x9
0y9
0z9
0{9
0|9
0}9
0~9
0!:
0":
0#:
0$:
0%:
0&:
0':
1(:
0):
0*:
0+:
0,:
0-:
0.:
0/:
00:
01:
02:
03:
04:
05:
06:
07:
08:
09:
0::
0;:
0<:
0=:
0>:
0?:
0@:
0A:
0B:
0C:
0D:
0E:
0F:
0G:
0H:
0I:
0J:
0K:
0L:
0M:
0N:
0O:
0P:
0Q:
0R:
0S:
0T:
0U:
0V:
0W:
0X:
0Y:
0Z:
0[:
0\:
0]:
0^:
0_:
0`:
0a:
0b:
0c:
0d:
0e:
0f:
0g:
0h:
0i:
0j:
0k:
0l:
0m:
0n:
0o:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
0";
0#;
0$;
0%;
0&;
0';
1(;
0);
0*;
0+;
0,;
0-;
0.;
0/;
00;
01;
02;
03;
04;
05;
06;
07;
08;
09;
0:;
0;;
0<;
0=;
0>;
0?;
0@;
0A;
0B;
0C;
0D;
0E;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
0Q;
0R;
0S;
0T;
0U;
0V;
0W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
0v;
0w;
0x;
0y;
0z;
0{;
0|;
0};
0~;
0!<
0"<
0#<
0$<
0%<
0&<
0'<
0(<
1)<
0*<
0+<
0,<
0-<
0.<
0/<
00<
01<
02<
03<
04<
05<
06<
07<
18<
19<
0:<
0;<
0<<
0=<
0><
0?<
0@<
0A<
0B<
0C<
0D<
0E<
0F<
0G<
0H<
0I<
0J<
0K<
0L<
0M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
0U<
0V<
0W<
0X<
0Y<
0Z<
0[<
0\<
0]<
0^<
0_<
0`<
0a<
0b<
0c<
0d<
0e<
0f<
0g<
0h<
0i<
0j<
0k<
0l<
0m<
0n<
0o<
0p<
0q<
0r<
0s<
0t<
0u<
0v<
0w<
0x<
0y<
0z<
0{<
0|<
0}<
0~<
0!=
0"=
0#=
0$=
0%=
0&=
0'=
0(=
0)=
0*=
0+=
0,=
0-=
0.=
0/=
00=
01=
02=
03=
14=
05=
06=
07=
08=
19=
0:=
0;=
0<=
0==
0>=
0?=
0@=
0A=
0B=
0C=
0D=
0E=
0F=
0G=
0H=
0I=
0J=
0K=
0L=
0M=
0N=
0O=
0P=
0Q=
0R=
0S=
0T=
0U=
0V=
0W=
0X=
0Y=
0Z=
0[=
0\=
0]=
0^=
0_=
0`=
0a=
0b=
0c=
0d=
0e=
0f=
0g=
0h=
0i=
0j=
0k=
0l=
0m=
0n=
0o=
0p=
0q=
0r=
0s=
0t=
0u=
0v=
0w=
0x=
0y=
0z=
0{=
0|=
0}=
0~=
0!>
0">
0#>
0$>
0%>
0&>
0'>
0(>
0)>
0*>
0+>
0,>
0->
0.>
0/>
00>
01>
02>
03>
14>
05>
06>
07>
08>
09>
0:>
0;>
0<>
0=>
0>>
0?>
0@>
0A>
0B>
0C>
0D>
0E>
0F>
0G>
0H>
0I>
0J>
0K>
0L>
0M>
0N>
0O>
0P>
0Q>
0R>
0S>
0T>
0U>
0V>
0W>
0X>
0Y>
0Z>
0[>
0\>
0]>
0^>
0_>
0`>
0a>
0b>
0c>
0d>
0e>
0f>
0g>
0h>
0i>
0j>
0k>
0l>
0m>
0n>
0o>
0p>
0q>
0r>
0s>
0t>
0u>
0v>
0w>
0x>
0y>
0z>
0{>
0|>
0}>
0~>
0!?
0"?
0#?
0$?
0%?
0&?
0'?
0(?
0)?
0*?
0+?
0,?
0-?
0.?
0/?
00?
01?
02?
03?
14?
05?
06?
07?
08?
19?
1:?
0;?
0<?
0=?
0>?
0??
0@?
0A?
0B?
0C?
0D?
0E?
0F?
0G?
0H?
0I?
0J?
0K?
0L?
0M?
0N?
0O?
0P?
0Q?
0R?
0S?
0T?
0U?
0V?
0W?
0X?
0Y?
0Z?
0[?
0\?
0]?
0^?
0_?
0`?
0a?
0b?
0c?
0d?
0e?
0f?
0g?
0h?
0i?
0j?
0k?
0l?
0m?
0n?
0o?
0p?
0q?
0r?
0s?
0t?
0u?
0v?
0w?
0x?
0y?
0z?
0{?
0|?
0}?
0~?
0!@
0"@
0#@
0$@
0%@
0&@
0'@
0(@
0)@
0*@
0+@
0,@
0-@
0.@
0/@
00@
01@
02@
03@
04@
05@
16@
07@
08@
09@
0:@
0;@
0<@
0=@
0>@
0?@
0@@
0A@
0B@
0C@
0D@
0E@
0F@
0G@
0H@
0I@
0J@
0K@
0L@
0M@
0N@
0O@
0P@
0Q@
0R@
0S@
0T@
0U@
0V@
0W@
0X@
0Y@
0Z@
0[@
0\@
0]@
0^@
0_@
0`@
0a@
0b@
0c@
0d@
0e@
0f@
0g@
0h@
0i@
0j@
0k@
0l@
0m@
0n@
0o@
0p@
0q@
0r@
0s@
0t@
0u@
0v@
0w@
0x@
0y@
0z@
0{@
0|@
0}@
0~@
0!A
0"A
0#A
0$A
0%A
0&A
0'A
0(A
0)A
0*A
0+A
0,A
0-A
0.A
0/A
00A
01A
02A
03A
04A
05A
06A
07A
18A
09A
0:A
0;A
0<A
0=A
0>A
0?A
0@A
0AA
0BA
0CA
0DA
0EA
0FA
0GA
0HA
1IA
0JA
0KA
0LA
0MA
0NA
0OA
0PA
0QA
0RA
0SA
0TA
0UA
0VA
0WA
0XA
0YA
0ZA
0[A
0\A
0]A
0^A
0_A
0`A
0aA
0bA
0cA
0dA
0eA
0fA
0gA
0hA
0iA
0jA
0kA
0lA
0mA
0nA
0oA
0pA
0qA
0rA
0sA
0tA
0uA
0vA
0wA
0xA
0yA
0zA
0{A
0|A
0}A
0~A
0!B
0"B
0#B
0$B
0%B
0&B
0'B
0(B
0)B
0*B
0+B
0,B
0-B
0.B
0/B
00B
01B
02B
03B
04B
05B
06B
07B
08B
09B
0:B
0;B
0<B
0=B
0>B
0?B
0@B
0AB
0BB
0CB
0DB
0EB
1FB
0GB
0HB
0IB
0JB
1KB
0LB
0MB
0NB
0OB
0PB
0QB
0RB
0SB
0TB
0UB
0VB
0WB
0XB
0YB
0ZB
0[B
0\B
0]B
0^B
0_B
0`B
0aB
0bB
0cB
0dB
0eB
0fB
0gB
0hB
0iB
0jB
0kB
0lB
0mB
0nB
0oB
0pB
0qB
0rB
0sB
0tB
0uB
0vB
0wB
0xB
0yB
0zB
0{B
0|B
0}B
0~B
0!C
0"C
0#C
0$C
0%C
0&C
0'C
0(C
0)C
0*C
0+C
0,C
0-C
0.C
0/C
00C
01C
02C
03C
04C
05C
06C
07C
08C
09C
0:C
0;C
0<C
0=C
0>C
0?C
0@C
0AC
0BC
0CC
0DC
0EC
1FC
0GC
0HC
0IC
0JC
0KC
0LC
0MC
0NC
0OC
0PC
0QC
0RC
0SC
0TC
0UC
0VC
0WC
0XC
0YC
0ZC
0[C
0\C
0]C
0^C
0_C
0`C
0aC
0bC
0cC
0dC
0eC
0fC
0gC
0hC
0iC
0jC
0kC
0lC
0mC
0nC
0oC
0pC
0qC
0rC
0sC
0tC
0uC
0vC
0wC
0xC
0yC
0zC
0{C
0|C
0}C
0~C
0!D
0"D
0#D
0$D
0%D
0&D
0'D
0(D
0)D
0*D
0+D
0,D
0-D
0.D
0/D
00D
01D
02D
03D
04D
05D
06D
07D
08D
09D
0:D
0;D
0<D
0=D
0>D
0?D
0@D
0AD
0BD
0CD
0DD
0ED
1FD
0GD
0HD
0ID
0JD
1KD
1LD
0MD
0ND
0OD
0PD
0QD
0RD
0SD
0TD
0UD
0VD
0WD
0XD
0YD
0ZD
0[D
0\D
0]D
0^D
0_D
0`D
0aD
0bD
0cD
0dD
0eD
0fD
0gD
0hD
0iD
0jD
0kD
0lD
0mD
0nD
0oD
0pD
0qD
0rD
0sD
0tD
0uD
0vD
0wD
0xD
0yD
0zD
0{D
0|D
0}D
0~D
0!E
0"E
0#E
0$E
0%E
0&E
0'E
0(E
0)E
0*E
0+E
0,E
0-E
0.E
0/E
00E
01E
02E
03E
04E
05E
06E
07E
08E
09E
0:E
0;E
0<E
0=E
0>E
0?E
0@E
0AE
0BE
0CE
0DE
0EE
0FE
0GE
0HE
0IE
0JE
1KE
0LE
0ME
0NE
0OE
0PE
0QE
0RE
0SE
0TE
0UE
0VE
0WE
0XE
0YE
0ZE
0[E
0\E
0]E
0^E
0_E
0`E
0aE
0bE
0cE
0dE
0eE
0fE
0gE
0hE
0iE
0jE
0kE
0lE
0mE
0nE
0oE
0pE
0qE
0rE
0sE
0tE
0uE
0vE
0wE
0xE
0yE
0zE
0{E
0|E
0}E
0~E
0!F
0"F
0#F
0$F
0%F
0&F
0'F
0(F
0)F
0*F
0+F
0,F
0-F
0.F
0/F
00F
01F
02F
03F
04F
05F
06F
07F
08F
09F
0:F
0;F
0<F
0=F
0>F
0?F
0@F
0AF
0BF
0CF
0DF
0EF
0FF
0GF
0HF
0IF
0JF
0KF
1LF
0MF
0NF
0OF
0PF
0QF
0RF
0SF
0TF
0UF
0VF
0WF
1XF
0YF
0ZF
0[F
0\F
0]F
0^F
0_F
0`F
0aF
0bF
0cF
0dF
0eF
0fF
0gF
0hF
0iF
0jF
0kF
0lF
0mF
0nF
0oF
0pF
0qF
0rF
0sF
0tF
0uF
0vF
0wF
0xF
0yF
0zF
0{F
0|F
0}F
0~F
0!G
0"G
0#G
0$G
0%G
0&G
0'G
0(G
0)G
0*G
0+G
0,G
0-G
0.G
0/G
00G
01G
02G
03G
04G
05G
06G
07G
08G
09G
0:G
0;G
0<G
0=G
0>G
0?G
0@G
0AG
0BG
0CG
0DG
0EG
0FG
0GG
0HG
0IG
0JG
0KG
0LG
0MG
0NG
0OG
0PG
0QG
0RG
0SG
0TG
0UG
0VG
0WG
0XG
0YG
0ZG
0[G
0\G
0]G
0^G
0_G
0`G
1aG
0bG
0cG
1dG
1eG
1fG
0gG
0hG
0iG
0jG
0kG
0lG
1mG
1nG
0oG
0pG
0qG
0rG
0sG
0tG
0uG
0vG
0wG
0xG
0yG
0zG
0{G
0|G
0}G
0~G
0!H
0"H
0#H
0$H
0%H
0&H
0'H
0(H
0)H
0*H
0+H
0,H
0-H
0.H
0/H
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0:H
0;H
0<H
0=H
0>H
0?H
0@H
0AH
0BH
0CH
0DH
0EH
0FH
0GH
0HH
0IH
0JH
0KH
0LH
0MH
0NH
0OH
0PH
0QH
0RH
0SH
0TH
0UH
0VH
0WH
0XH
0YH
0ZH
0[H
0\H
0]H
0^H
0_H
0`H
0aH
0bH
0cH
0dH
0eH
0fH
0gH
0hH
0iH
0jH
1kH
0lH
0mH
0nH
0oH
0pH
0qH
0rH
0sH
0tH
0uH
1vH
0wH
0xH
0yH
1zH
0{H
0|H
0}H
0~H
0!I
0"I
0#I
0$I
0%I
0&I
0'I
0(I
0)I
0*I
0+I
0,I
0-I
0.I
0/I
00I
01I
02I
03I
04I
05I
06I
07I
08I
09I
0:I
0;I
0<I
0=I
0>I
0?I
0@I
0AI
0BI
0CI
0DI
0EI
0FI
0GI
0HI
0II
0JI
0KI
0LI
0MI
0NI
0OI
0PI
0QI
0RI
0SI
0TI
0UI
0VI
0WI
0XI
0YI
0ZI
0[I
0\I
0]I
0^I
0_I
0`I
0aI
0bI
0cI
0dI
0eI
0fI
0gI
0hI
0iI
0jI
0kI
0lI
0mI
0nI
0oI
0pI
0qI
0rI
0sI
0tI
0uI
0vI
0wI
0xI
0yI
0zI
0{I
0|I
0}I
0~I
0!J
0"J
0#J
0$J
0%J
0&J
0'J
0(J
0)J
0*J
0+J
0,J
0-J
0.J
0/J
00J
01J
02J
03J
04J
05J
06J
07J
08J
09J
0:J
0;J
0<J
0=J
0>J
0?J
0@J
0AJ
0BJ
0CJ
0DJ
0EJ
1FJ
1gJ
1hJ
1iJ
1jJ
1kJ
1lJ
1mJ
1nJ
1oJ
1pJ
1qJ
1rJ
1sJ
1tJ
1uJ
1vJ
1wJ
1xJ
1yJ
1zJ
1{J
1|J
1}J
1~J
1!K
1"K
1#K
1$K
1%K
1&K
1'K
1(K
1)K
1*K
1+K
1,K
1-K
1.K
1/K
00K
11K
12K
13K
14K
15K
16K
17K
18K
19K
1:K
1;K
1<K
1=K
1>K
1?K
1@K
1AK
1BK
1CK
1DK
1EK
1FK
1GK
1HK
1IK
1JK
1KK
1LK
1MK
1NK
1OK
1PK
1QK
1RK
1SK
1TK
1UK
1VK
1WK
1XK
1YK
1ZK
1[K
1\K
1]K
1^K
1_K
1`K
1aK
1bK
1cK
1dK
1eK
1fK
1gK
1hK
1iK
1jK
1kK
1lK
1mK
1nK
1oK
1pK
1qK
1rK
1sK
1tK
1uK
1vK
1wK
1xK
1yK
1zK
1{K
1|K
1}K
1~K
1!L
1"L
1#L
1$L
1%L
1&L
0'L
1(L
1)L
1*L
1+L
1,L
1-L
1.L
1/L
10L
11L
12L
13L
14L
15L
16L
17L
18L
19L
1:L
1;L
1<L
1=L
1>L
1?L
1@L
1AL
1BL
1CL
1DL
1EL
1FL
1GL
1HL
1IL
1JL
1KL
1LL
1ML
1NL
1OL
1PL
1QL
1RL
1SL
1TL
1UL
1VL
1WL
1XL
1YL
1ZL
1[L
1\L
1]L
1^L
1_L
1`L
1aL
1bL
1cL
1dL
1eL
1fL
1gL
1hL
1iL
1jL
1kL
1lL
1mL
1nL
1oL
1pL
1qL
1rL
1sL
1tL
1uL
1vL
1wL
1xL
1yL
1zL
1{L
1|L
0}L
1~L
1!M
1"M
1#M
1$M
1%M
1&M
1'M
1(M
1)M
1*M
1+M
1,M
1-M
1.M
1/M
10M
11M
12M
13M
14M
15M
16M
17M
18M
19M
1:M
1;M
1<M
1=M
1>M
1?M
1@M
1AM
1BM
1CM
1DM
1EM
1FM
1GM
1HM
1IM
1JM
1KM
1LM
1MM
1NM
1OM
1PM
1QM
1RM
1SM
1TM
1UM
1VM
1WM
1XM
1YM
1ZM
1[M
1\M
1]M
1^M
1_M
1`M
1aM
1bM
1cM
1dM
1eM
1fM
1gM
1hM
1iM
1jM
1kM
1lM
1mM
1nM
1oM
1pM
1qM
1rM
1sM
0tM
1uM
1vM
1wM
1xM
1yM
1zM
1{M
1|M
1}M
1~M
1!N
1"N
0#N
1$N
1%N
1&N
1'N
1(N
1)N
1*N
1+N
1,N
1-N
1.N
1/N
10N
11N
12N
13N
14N
15N
16N
17N
18N
19N
1:N
1;N
1<N
1=N
1>N
1?N
1@N
1AN
1BN
1CN
1DN
1EN
1FN
1GN
1HN
1IN
1JN
1KN
1LN
1MN
1NN
1ON
1PN
1QN
1RN
1SN
1TN
1UN
1VN
1WN
1XN
1YN
1ZN
1[N
1\N
1]N
1^N
1_N
1`N
1aN
1bN
1cN
1dN
1eN
1fN
1gN
1hN
1iN
1jN
1kN
1lN
1mN
1nN
1oN
1pN
1qN
1rN
1sN
1tN
1uN
1vN
1wN
1xN
1yN
1zN
1{N
1|N
1}N
1~N
1!O
1"O
1#O
1$O
1%O
1&O
1'O
1(O
1)O
1*O
1+O
1,O
1-O
1.O
1/O
10O
11O
12O
13O
14O
15O
16O
17O
18O
19O
1:O
1;O
1<O
1=O
1>O
1?O
1@O
1AO
1BO
1CO
1DO
1EO
1FO
1GO
1HO
1IO
1JO
1KO
1LO
1MO
1NO
1OO
1PO
1QO
1RO
1SO
1TO
1UO
1VO
1WO
1XO
1YO
1ZO
1[O
1\O
1]O
1^O
1_O
1`O
1aO
1bO
1cO
0dO
1eO
1fO
1gO
1hO
1iO
1jO
1kO
1lO
1mO
1nO
1oO
1pO
1qO
1rO
1sO
1tO
1uO
1vO
1wO
1xO
1yO
1zO
1{O
1|O
1}O
1~O
1!P
1"P
1#P
1$P
1%P
1&P
1'P
1(P
1)P
1*P
1+P
1,P
1-P
1.P
1/P
10P
11P
12P
13P
14P
15P
16P
17P
18P
19P
1:P
1;P
1<P
1=P
1>P
1?P
1@P
1AP
1BP
1CP
1DP
1EP
1FP
1GP
1HP
1IP
1JP
1KP
1LP
1MP
1NP
1OP
1PP
1QP
1RP
1SP
1TP
1UP
1VP
1WP
1XP
1YP
1ZP
1[P
0\P
1]P
1^P
1_P
1`P
1aP
1bP
1cP
1dP
1eP
1fP
1gP
1hP
1iP
1jP
1kP
1lP
1mP
1nP
1oP
1pP
1qP
1rP
1sP
1tP
1uP
1vP
1wP
1xP
1yP
1zP
1{P
1|P
1}P
1~P
1!Q
1"Q
1#Q
1$Q
1%Q
1&Q
1'Q
1(Q
1)Q
1*Q
1+Q
1,Q
1-Q
1.Q
1/Q
10Q
11Q
12Q
13Q
14Q
15Q
16Q
17Q
18Q
19Q
1:Q
1;Q
1<Q
1=Q
1>Q
1?Q
1@Q
1AQ
1BQ
1CQ
1DQ
1EQ
1FQ
1GQ
1HQ
1IQ
1JQ
1KQ
1LQ
1MQ
1NQ
1OQ
1PQ
1QQ
1RQ
1SQ
0TQ
1UQ
1VQ
1WQ
1XQ
1YQ
1ZQ
1[Q
1\Q
1]Q
1^Q
1_Q
1`Q
1aQ
1bQ
1cQ
1dQ
1eQ
1fQ
1gQ
1hQ
1iQ
1jQ
1kQ
1lQ
1mQ
1nQ
1oQ
1pQ
1qQ
1rQ
1sQ
1tQ
1uQ
1vQ
1wQ
1xQ
1yQ
1zQ
1{Q
1|Q
1}Q
1~Q
1!R
1"R
1#R
1$R
1%R
1&R
1'R
1(R
1)R
1*R
1+R
1,R
1-R
1.R
1/R
10R
11R
12R
13R
14R
15R
16R
17R
18R
19R
1:R
1;R
1<R
1=R
1>R
1?R
1@R
1AR
1BR
1CR
1DR
1ER
1FR
1GR
1HR
1IR
1JR
1KR
0LR
1MR
1NR
1OR
1PR
1QR
1RR
1SR
1TR
1UR
1VR
1WR
1XR
1YR
1ZR
1[R
1\R
1]R
1^R
1_R
1`R
1aR
1bR
1cR
1dR
1eR
1fR
1gR
1hR
1iR
1jR
1kR
1lR
1mR
1nR
1oR
1pR
1qR
1rR
1sR
1tR
1uR
1vR
1wR
1xR
1yR
1zR
1{R
1|R
1}R
1~R
1!S
1"S
1#S
1$S
1%S
1&S
1'S
1(S
1)S
1*S
1+S
1,S
1-S
1.S
1/S
10S
11S
12S
13S
14S
15S
16S
17S
18S
19S
1:S
1;S
1<S
1=S
1>S
1?S
1@S
1AS
1BS
1CS
0DS
1ES
1FS
1GS
1HS
1IS
1JS
1KS
1LS
1MS
1NS
1OS
1PS
1QS
1RS
1SS
1TS
1US
1VS
1WS
1XS
1YS
1ZS
1[S
1\S
1]S
1^S
1_S
1`S
1aS
1bS
1cS
1dS
1eS
1fS
1gS
1hS
1iS
1jS
1kS
1lS
1mS
1nS
1oS
1pS
1qS
1rS
1sS
1tS
1uS
1vS
1wS
1xS
1yS
1zS
1{S
1|S
1}S
1~S
1!T
1"T
1#T
1$T
1%T
1&T
1'T
1(T
1)T
1*T
1+T
1,T
1-T
1.T
1/T
10T
11T
12T
13T
14T
15T
16T
17T
18T
19T
1:T
1;T
1<T
1=T
1>T
1?T
1@T
1AT
1BT
1CT
1DT
1ET
0FT
1GT
1HT
1IT
1JT
1KT
1LT
1MT
1NT
1OT
1PT
1QT
1RT
1ST
1TT
1UT
1VT
1WT
1XT
1YT
1ZT
1[T
1\T
1]T
1^T
1_T
1`T
1aT
1bT
1cT
1dT
1eT
1fT
1gT
1hT
1iT
1jT
1kT
1lT
1mT
1nT
1oT
1pT
1qT
1rT
1sT
1tT
1uT
1vT
1wT
1xT
1yT
1zT
1{T
1|T
1}T
1~T
1!U
1"U
1#U
1$U
1%U
1&U
1'U
0(U
1)U
1*U
1+U
1,U
1-U
1.U
1/U
10U
11U
12U
13U
14U
15U
16U
17U
18U
19U
1:U
1;U
1<U
1=U
1>U
1?U
1@U
1AU
1BU
1CU
1DU
1EU
1FU
1GU
1HU
1IU
1JU
1KU
1LU
1MU
1NU
1OU
1PU
1QU
1RU
1SU
1TU
1UU
1VU
1WU
1XU
1YU
1ZU
1[U
1\U
1]U
1^U
1_U
1`U
1aU
1bU
1cU
1dU
1eU
1fU
1gU
1hU
1iU
1jU
1kU
1lU
1mU
1nU
1oU
1pU
1qU
1rU
1sU
1tU
1uU
1vU
1wU
1xU
1yU
1zU
1{U
1|U
1}U
1~U
1!V
1"V
1#V
1$V
1%V
1&V
1'V
1(V
1)V
1*V
1+V
0,V
1-V
1.V
1/V
10V
11V
12V
13V
14V
15V
16V
17V
18V
19V
1:V
1;V
1<V
1=V
1>V
1?V
1@V
1AV
1BV
1CV
1DV
1EV
1FV
1GV
1HV
1IV
1JV
1KV
1LV
1MV
1NV
1OV
1PV
1QV
1RV
1SV
1TV
1UV
1VV
1WV
1XV
1YV
1ZV
1[V
1\V
1]V
1^V
1_V
1`V
1aV
1bV
1cV
1dV
1eV
1fV
1gV
1hV
1iV
1jV
1kV
1lV
1mV
1nV
1oV
1pV
1qV
1rV
1sV
1tV
1uV
1vV
1wV
1xV
1yV
1zV
1{V
1|V
1}V
1~V
1!W
1"W
1#W
0$W
1%W
1&W
1'W
1(W
1)W
1*W
1+W
1,W
1-W
1.W
1/W
10W
11W
12W
13W
14W
15W
16W
17W
18W
19W
1:W
1;W
1<W
1=W
1>W
1?W
1@W
1AW
1BW
1CW
1DW
1EW
1FW
1GW
1HW
1IW
1JW
1KW
1LW
1MW
1NW
1OW
1PW
1QW
1RW
1SW
1TW
1UW
1VW
1WW
1XW
1YW
1ZW
1[W
1\W
1]W
1^W
1_W
1`W
1aW
1bW
1cW
1dW
1eW
1fW
1gW
1hW
1iW
1jW
1kW
1lW
1mW
1nW
1oW
1pW
1qW
1rW
1sW
1tW
1uW
1vW
1wW
1xW
1yW
0zW
1{W
1|W
1}W
1~W
1!X
1"X
1#X
1$X
1%X
1&X
1'X
1(X
1)X
1*X
1+X
1,X
1-X
1.X
1/X
10X
11X
12X
13X
14X
15X
16X
17X
18X
19X
1:X
1;X
1<X
1=X
1>X
1?X
1@X
1AX
1BX
1CX
1DX
1EX
1FX
1GX
1HX
1IX
1JX
1KX
1LX
1MX
1NX
1OX
1PX
1QX
1RX
1SX
1TX
1UX
1VX
1WX
1XX
1YX
1ZX
1[X
1\X
1]X
1^X
1_X
1`X
1aX
1bX
1cX
1dX
1eX
1fX
1gX
1hX
1iX
1jX
1kX
1lX
1mX
1nX
1oX
1pX
1qX
0rX
1sX
1tX
1uX
1vX
1wX
1xX
1yX
1zX
1{X
1|X
1}X
1~X
1!Y
1"Y
1#Y
1$Y
1%Y
1&Y
1'Y
1(Y
1)Y
1*Y
1+Y
1,Y
1-Y
1.Y
1/Y
10Y
11Y
12Y
13Y
14Y
15Y
16Y
17Y
18Y
19Y
1:Y
1;Y
1<Y
1=Y
1>Y
1?Y
1@Y
1AY
1BY
1CY
1DY
1EY
1FY
1GY
1HY
1IY
1JY
1KY
1LY
1MY
1NY
1OY
1PY
1QY
1RY
1SY
1TY
1UY
1VY
1WY
1XY
1YY
1ZY
1[Y
1\Y
1]Y
1^Y
1_Y
1`Y
1aY
1bY
1cY
1dY
1eY
1fY
1gY
1hY
1iY
0jY
1kY
1lY
1mY
1nY
1oY
1pY
1qY
1rY
1sY
1tY
1uY
1vY
1wY
1xY
1yY
1zY
1{Y
1|Y
1}Y
1~Y
1!Z
1"Z
1#Z
1$Z
1%Z
1&Z
1'Z
1(Z
1)Z
1*Z
1+Z
1,Z
1-Z
1.Z
1/Z
10Z
11Z
12Z
13Z
14Z
15Z
16Z
17Z
18Z
19Z
1:Z
1;Z
1<Z
1=Z
1>Z
1?Z
1@Z
1AZ
1BZ
1CZ
1DZ
1EZ
1FZ
1GZ
1HZ
1IZ
1JZ
1KZ
1LZ
1MZ
1NZ
1OZ
1PZ
1QZ
1RZ
1SZ
1TZ
1UZ
1VZ
1WZ
1XZ
1YZ
1ZZ
1[Z
1\Z
1]Z
1^Z
1_Z
1`Z
1aZ
0bZ
1cZ
1dZ
1eZ
1fZ
1gZ
1hZ
1iZ
1jZ
1kZ
1lZ
1mZ
1nZ
1oZ
1pZ
1qZ
1rZ
1sZ
1tZ
1uZ
1vZ
1wZ
1xZ
1yZ
1zZ
1{Z
1|Z
1}Z
1~Z
1![
1"[
1#[
1$[
1%[
1&[
1'[
1([
1)[
1*[
1+[
1,[
1-[
1.[
1/[
10[
11[
12[
13[
14[
15[
16[
17[
18[
19[
1:[
1;[
1<[
1=[
1>[
1?[
1@[
1A[
1B[
1C[
1D[
1E[
1F[
1G[
1H[
1I[
1J[
1K[
1L[
1M[
1N[
1O[
1P[
1Q[
1R[
1S[
1T[
1U[
1V[
1W[
1X[
1Y[
0Z[
1[[
1\[
1][
1^[
1_[
1`[
1a[
1b[
1c[
1d[
1e[
1f[
1g[
1h[
1i[
1j[
1k[
1l[
1m[
1n[
1o[
1p[
1q[
1r[
1s[
1t[
1u[
1v[
1w[
1x[
1y[
1z[
1{[
1|[
1}[
1~[
1!\
1"\
1#\
1$\
1%\
1&\
1'\
1(\
1)\
1*\
1+\
1,\
1-\
1.\
1/\
10\
11\
12\
13\
14\
15\
16\
17\
18\
19\
1:\
1;\
1<\
1=\
1>\
1?\
1@\
1A\
1B\
1C\
1D\
1E\
1F\
1G\
1H\
1I\
1J\
1K\
1L\
1M\
1N\
1O\
1P\
1Q\
0R\
1S\
1T\
1U\
1V\
1W\
1X\
1Y\
1Z\
1[\
1\\
1]\
1^\
1_\
1`\
1a\
1b\
1c\
1d\
1e\
1f\
1g\
1h\
1i\
1j\
1k\
1l\
1m\
1n\
1o\
1p\
1q\
1r\
1s\
1t\
1u\
1v\
1w\
1x\
1y\
1z\
1{\
1|\
1}\
1~\
1!]
1"]
1#]
1$]
1%]
1&]
1']
1(]
1)]
1*]
1+]
1,]
1-]
1.]
1/]
10]
11]
12]
13]
14]
15]
16]
17]
18]
19]
1:]
1;]
1<]
1=]
1>]
1?]
1@]
1A]
1B]
1C]
1D]
1E]
1F]
1G]
1H]
1I]
0J]
1K]
1L]
1M]
1N]
1O]
1P]
1Q]
1R]
1S]
1T]
1U]
1V]
1W]
1X]
1Y]
1Z]
1[]
1\]
1]]
1^]
1_]
1`]
1a]
1b]
1c]
1d]
1e]
1f]
1g]
1h]
1i]
1j]
1k]
1l]
1m]
1n]
1o]
1p]
1q]
1r]
1s]
1t]
1u]
1v]
1w]
1x]
1y]
1z]
1{]
1|]
1}]
1~]
1!^
1"^
1#^
1$^
1%^
1&^
1'^
1(^
1)^
1*^
1+^
1,^
1-^
1.^
1/^
10^
11^
12^
13^
14^
15^
16^
17^
18^
19^
1:^
1;^
1<^
1=^
1>^
1?^
1@^
1A^
0B^
1C^
1D^
1E^
1F^
1G^
1H^
1I^
1J^
1K^
1L^
1M^
1N^
1O^
1P^
1Q^
1R^
1S^
1T^
1U^
1V^
1W^
1X^
1Y^
1Z^
1[^
1\^
1]^
1^^
1_^
1`^
1a^
1b^
1c^
1d^
1e^
1f^
1g^
1h^
1i^
1j^
1k^
1l^
1m^
1n^
1o^
1p^
1q^
1r^
1s^
1t^
1u^
1v^
1w^
1x^
1y^
1z^
1{^
1|^
1}^
1~^
1!_
1"_
1#_
1$_
1%_
1&_
1'_
1(_
1)_
1*_
1+_
1,_
1-_
1._
1/_
10_
11_
12_
13_
14_
15_
16_
17_
18_
19_
0:_
1;_
1<_
1=_
1>_
1?_
1@_
1A_
1B_
1C_
1D_
1E_
1F_
1G_
1H_
1I_
1J_
1K_
1L_
1M_
1N_
1O_
1P_
1Q_
1R_
1S_
1T_
1U_
1V_
1W_
1X_
1Y_
1Z_
1[_
1\_
1]_
1^_
1__
1`_
1a_
1b_
1c_
1d_
1e_
1f_
1g_
1h_
1i_
1j_
1k_
1l_
1m_
1n_
1o_
1p_
1q_
1r_
1s_
1t_
1u_
1v_
1w_
1x_
1y_
1z_
1{_
1|_
1}_
1~_
1!`
1"`
1#`
1$`
1%`
1&`
1'`
1(`
1)`
1*`
1+`
1,`
1-`
1.`
1/`
10`
01`
12`
03`
04`
15`
06`
07`
08`
09`
0:`
1;`
1<`
1=`
1>`
1?`
1@`
1A`
1B`
1C`
1D`
1E`
1F`
1G`
1H`
1I`
1J`
1K`
1L`
1M`
1N`
1O`
1P`
1Q`
1R`
1S`
1T`
1U`
1V`
1W`
1X`
1Y`
0Z`
1[`
1\`
1]`
1^`
1_`
1``
1a`
1b`
1c`
1d`
1e`
1f`
1g`
1h`
1i`
1j`
1k`
1l`
1m`
1n`
1o`
1p`
1q`
1r`
1s`
1t`
1u`
1v`
1w`
1x`
1y`
1z`
1{`
1|`
1}`
1~`
1!a
1"a
1#a
1$a
1%a
1&a
1'a
1(a
1)a
1*a
1+a
1,a
1-a
1.a
1/a
10a
11a
12a
13a
14a
15a
16a
17a
18a
19a
1:a
1;a
1<a
1=a
1>a
1?a
1@a
1Aa
1Ba
1Ca
1Da
1Ea
1Fa
1Ga
1Ha
1Ia
1Ja
1Ka
1La
1Ma
1Na
1Oa
1Pa
1Qa
1Ra
1Sa
1Ta
1Ua
1Va
1Wa
1Xa
1Ya
1Za
1[a
1\a
1]a
1^a
1_a
1`a
1aa
1ba
1ca
1da
1ea
1fa
1ga
1ha
1ia
1ja
1ka
1la
1ma
1na
1oa
1pa
1qa
0ra
0sa
1ta
1ua
1va
1wa
1xa
1ya
1za
1{a
1|a
1}a
1~a
1!b
1"b
1#b
1$b
1%b
1&b
1'b
1(b
1)b
1*b
1+b
1,b
1-b
1.b
1/b
10b
11b
12b
13b
14b
15b
16b
17b
18b
19b
1:b
1;b
1<b
1=b
1>b
1?b
1@b
1Ab
1Bb
1Cb
1Db
1Eb
1Fb
1Gb
1Hb
1Ib
1Jb
1Kb
1Lb
1Mb
1Nb
1Ob
1Pb
1Qb
1Rb
1Sb
1Tb
1Ub
1Vb
1Wb
1Xb
1Yb
1Zb
1[b
1\b
1]b
1^b
1_b
1`b
1ab
1bb
1cb
1db
1eb
1fb
1gb
1hb
1ib
1jb
1kb
1lb
1mb
1nb
1ob
1pb
1qb
1rb
1sb
1tb
1ub
1vb
1wb
1xb
1yb
1zb
1{b
1|b
1}b
1~b
1!c
1"c
1#c
1$c
1%c
1&c
1'c
1(c
1)c
1*c
1+c
1,c
1-c
1.c
1/c
10c
11c
12c
13c
14c
15c
16c
17c
18c
19c
1:c
1;c
1<c
1=c
1>c
1?c
1@c
1Ac
1Bc
1Cc
1Dc
1Ec
1Fc
1Gc
1Hc
1Ic
1Jc
1Kc
1Lc
1Mc
1Nc
1Oc
1Pc
1Qc
1Rc
1Sc
1Tc
1Uc
1Vc
1Wc
1Xc
1Yc
1Zc
1[c
1\c
1]c
1^c
1_c
1`c
1ac
0bc
1cc
1dc
1ec
1fc
1gc
1hc
1ic
1jc
1kc
1lc
1mc
1nc
1oc
1pc
1qc
1rc
1sc
1tc
1uc
1vc
1wc
1xc
1yc
1zc
1{c
1|c
1}c
1~c
1!d
1"d
1#d
1$d
1%d
1&d
1'd
1(d
1)d
1*d
1+d
1,d
1-d
1.d
1/d
10d
11d
12d
13d
14d
15d
16d
17d
18d
19d
1:d
1;d
1<d
1=d
1>d
1?d
1@d
1Ad
1Bd
1Cd
1Dd
1Ed
1Fd
1Gd
1Hd
1Id
1Jd
1Kd
1Ld
1Md
1Nd
1Od
1Pd
1Qd
1Rd
1Sd
1Td
1Ud
1Vd
1Wd
1Xd
1Yd
0Zd
1[d
1\d
1]d
1^d
1_d
1`d
1ad
1bd
1cd
1dd
1ed
1fd
1gd
1hd
1id
1jd
1kd
1ld
1md
1nd
1od
1pd
1qd
1rd
1sd
1td
1ud
1vd
1wd
1xd
1yd
1zd
1{d
1|d
1}d
1~d
1!e
1"e
1#e
1$e
1%e
1&e
1'e
1(e
1)e
1*e
1+e
1,e
1-e
1.e
1/e
10e
11e
12e
13e
14e
15e
16e
17e
18e
19e
1:e
1;e
1<e
1=e
1>e
1?e
1@e
1Ae
1Be
1Ce
1De
1Ee
1Fe
1Ge
1He
1Ie
1Je
1Ke
1Le
1Me
1Ne
1Oe
1Pe
0Qe
1Re
1Se
1Te
1Ue
1Ve
1We
1Xe
1Ye
1Ze
1[e
1\e
1]e
1^e
1_e
1`e
1ae
1be
1ce
1de
1ee
1fe
1ge
1he
1ie
1je
1ke
1le
1me
1ne
1oe
1pe
1qe
1re
1se
1te
1ue
1ve
1we
1xe
1ye
1ze
1{e
1|e
1}e
1~e
1!f
1"f
0#f
1$f
1%f
1&f
1'f
1(f
1)f
1*f
1+f
1,f
1-f
1.f
1/f
10f
11f
12f
13f
14f
15f
16f
17f
18f
19f
1:f
1;f
1<f
1=f
1>f
1?f
1@f
1Af
1Bf
1Cf
1Df
1Ef
1Ff
1Gf
1Hf
1If
1Jf
1Kf
1Lf
1Mf
1Nf
1Of
1Pf
1Qf
1Rf
1Sf
1Tf
1Uf
1Vf
1Wf
1Xf
1Yf
1Zf
1[f
1\f
1]f
1^f
1_f
1`f
1af
1bf
1cf
1df
1ef
1ff
1gf
1hf
1if
1jf
1kf
1lf
1mf
1nf
1of
1pf
1qf
1rf
1sf
1tf
1uf
1vf
1wf
1xf
0yf
1zf
1{f
1|f
1}f
1~f
1!g
1"g
1#g
1$g
1%g
1&g
1'g
1(g
1)g
1*g
1+g
1,g
1-g
1.g
1/g
10g
11g
12g
13g
14g
15g
16g
17g
18g
19g
1:g
1;g
1<g
1=g
1>g
1?g
1@g
1Ag
1Bg
1Cg
1Dg
1Eg
1Fg
1Gg
1Hg
1Ig
1Jg
1Kg
1Lg
1Mg
1Ng
1Og
1Pg
1Qg
1Rg
1Sg
1Tg
1Ug
1Vg
1Wg
1Xg
1Yg
1Zg
1[g
1\g
1]g
1^g
1_g
1`g
1ag
1bg
1cg
1dg
1eg
1fg
1gg
1hg
1ig
1jg
1kg
1lg
1mg
1ng
1og
1pg
0qg
1rg
1sg
1tg
1ug
1vg
1wg
1xg
1yg
1zg
1{g
1|g
1}g
1~g
1!h
1"h
1#h
1$h
1%h
1&h
1'h
1(h
1)h
1*h
1+h
1,h
1-h
1.h
1/h
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1:h
1;h
1<h
1=h
1>h
1?h
1@h
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
1Gh
1Hh
1Ih
1Jh
1Kh
1Lh
1Mh
1Nh
1Oh
1Ph
1Qh
1Rh
1Sh
1Th
1Uh
1Vh
1Wh
1Xh
1Yh
1Zh
1[h
1\h
1]h
1^h
1_h
1`h
1ah
1bh
1ch
1dh
1eh
1fh
1gh
1hh
0ih
0jh
1kh
0lh
1mh
1nh
1oh
1ph
1qh
1rh
1sh
1th
1uh
1vh
1wh
0xh
1yh
0:i
0;i
1<i
1=i
0>i
1?i
1@i
1Ai
1Bi
1Ci
1Di
1Ei
1Fi
1Gi
1Hi
1Ii
1Ji
1Ki
1Li
1Mi
1Ni
1Oi
1Pi
1Qi
1Ri
1Si
1Ti
1Ui
1Vi
1Wi
1Xi
1Yi
1Zi
1[i
1\i
1]i
1^i
1_i
1`i
0ai
1bi
1ci
1di
1ei
1fi
1gi
1hi
1ii
1ji
0ki
1li
1mi
1ni
1oi
1pi
1qi
1ri
0si
1ti
1ui
1vi
0wi
1xi
0yi
1zi
0{i
1|i
1}i
1~i
0!j
1"j
1#j
1$j
1%j
1&j
1'j
1(j
0)j
1*j
1+j
1,j
0-j
1.j
1/j
00j
11j
12j
03j
14j
15j
16j
07j
18j
19j
1:j
0;j
1<j
1=j
0>j
1?j
1@j
1Aj
1Bj
1Cj
1Dj
1Ej
1Fj
1Gj
1Hj
1Ij
1Jj
1Kj
1Lj
1Mj
1Nj
1Oj
0Pj
1Qj
1Rj
1Sj
1Tj
1Uj
1Vj
1Wj
1Xj
1Yj
1Zj
1[j
1\j
1]j
1^j
1_j
1`j
1aj
1bj
1cj
1dj
1ej
1fj
1gj
1hj
1ij
1jj
1kj
1lj
1mj
1nj
1oj
1pj
1qj
1rj
1sj
1tj
1uj
1vj
1wj
1xj
1yj
1zj
1{j
1|j
1}j
1~j
1!k
1"k
1#k
1$k
1%k
1&k
1'k
1(k
1)k
1*k
1+k
1,k
1-k
1.k
1/k
10k
11k
12k
13k
14k
15k
16k
17k
18k
19k
1:k
1;k
1<k
1=k
1>k
1?k
1@k
1Ak
1Bk
1Ck
1Dk
1Ek
1Fk
1Gk
1Hk
1Ik
1Jk
1Kk
1Lk
1Mk
1Nk
1Ok
1Pk
1Qk
1Rk
1Sk
1Tk
1Uk
1Vk
1Wk
1Xk
1Yk
1Zk
1[k
1\k
1]k
1^k
1_k
1`k
1ak
1bk
1ck
1dk
1ek
1fk
1gk
1hk
1ik
1jk
1kk
1lk
1mk
1nk
1ok
1pk
1qk
1rk
1sk
1tk
1uk
1vk
1wk
1xk
1yk
1zk
1{k
1|k
1}k
1~k
1!l
1"l
1#l
1$l
1%l
1&l
1'l
1(l
1)l
1*l
1+l
1,l
1-l
1.l
1/l
10l
11l
12l
13l
14l
15l
16l
17l
18l
19l
1:l
1;l
1<l
1=l
1>l
1?l
1@l
1Al
1Bl
1Cl
0Dl
1El
1Fl
1Gl
1Hl
1Il
1Jl
1Kl
0Ll
1Ml
1Nl
1Ol
1Pl
1Ql
1Rl
1Sl
1Tl
0Ul
0Vl
0Wl
1Xl
1Yl
1Zl
1[l
1\l
1]l
1^l
1_l
1`l
1al
1bl
1cl
1dl
1el
1fl
1gl
1hl
1il
1jl
1kl
1ll
1ml
1nl
1ol
1pl
1ql
1rl
1sl
1tl
1ul
1vl
1wl
1xl
1yl
1zl
1{l
1|l
1}l
1~l
1!m
1"m
1#m
1$m
1%m
1&m
1'm
1(m
1)m
0*m
0+m
1,m
1-m
1.m
1/m
10m
11m
12m
13m
14m
15m
16m
07m
18m
09m
1:m
1;m
1<m
1=m
1>m
1?m
1@m
1Am
1Bm
1Cm
1Dm
1Em
1Fm
1Gm
1Hm
1Im
1Jm
1Km
1Lm
1Mm
1Nm
1Om
1Pm
1Qm
1Rm
1Sm
1Tm
x!
0q!
$end
#10000
0%
0!"
0`%
#20000
1%
1!"
1`%
1I)
1z-
1dJ
09i
0&e
0Wc
1M)
1~-
0j%
1a%
1"&
0nG
1Ll
0yh
1*m
0"e
0Sc
1?$
1h%
1S)
10.
0mG
0%'
08*
09+
06,
05-
03.
03/
020
001
002
0/3
0.4
0-5
0+6
0*7
0)8
0(9
0(:
0(;
0)<
04=
04>
04?
06@
08A
0FB
0FC
0FD
0KE
0LF
0XF
0kH
1'&
0\&
1oG
00m
1h"
0=i
1>i
0<i
1ra
1ih
1qg
1yf
1#f
1:_
1B^
1J]
1R\
1Z[
1bZ
1jY
1rX
1zW
1$W
1,V
1FT
1(U
1DS
1LR
1TQ
1\P
1dO
1#N
1tM
1Zd
1Qe
10K
1'L
1}L
1bc
1sa
0pd
0Mc
1l
0z$
1bG
1cG
0m$
15*
09*
04.
1#'
0.'
01.
0/m
0m"
11.
19m
17m
0kb
0z"
01
15$
17$
04$
1:$
0>
16*
0>)
0^&
1I"
1G"
0J"
1D"
0.
1-
1+
1(
#30000
0%
0!"
0`%
#40000
1%
1!"
1`%
17*
12.
1cJ
0dJ
19i
08i
0Sj
0Hj
19*
14.
0h%
1b%
1~%
1!&
1#&
1*&
0dG
0vH
1j%
0a%
1f%
1g%
1o%
1u%
1v%
0{%
1%&
0Kl
1Vl
0Gl
0Ql
0Ol
0Rl
0Pl
0*m
1Ul
1Wl
0=l
0Ml
0@l
0Nl
10m
09m
07m
0?$
1@$
1h%
0b%
1c%
1>)
1^&
0cG
1tH
1KI
1&'
18,
1-7
1=J
1DJ
1t&
1{&
0fG
0oG
1mG
0n%
0v&
05.
1:*
1:J
1wH
0|%
0eG
0.m
00m
0h"
1g"
0c%
1;i
1Dl
0El
0Jj
1{i
1Pj
1+m
1=i
1:i
0Gj
0Rj
0-k
0^j
06m
0vl
03m
0l
1k
18$
1;$
1^$
0w$
0|$
1r$
1b$
1k$
1n$
1u$
0bG
1l%
1cG
1r%
1t%
1.m
0`$
1*'
1:,
106
1u&
1|&
0t%
0mG
1uH
1LI
1[I
1eI
1oI
1~I
06*
1=)
13&
160
115
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
1i&
1''
0:*
1;+
17-
15.
15/
140
121
122
113
104
1/5
1-6
1,8
0=J
0DJ
1fG
0-m
1/m
1F"
1C"
1+#
0p"
0k"
1u"
1'#
1|"
1y"
1r"
0:i
03k
0$k
0#k
0|j
0wj
0rj
0ij
0hj
0Oj
0{i
0Yj
0cj
1Jj
0#j
0ti
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
0ci
0mi
05j
0~i
0Fj
0Qj
0bi
0vi
0)#
1*
1'
1M
1I
1@
1=
19
16
04
0/
0x$
09$
1@%
0B%
05$
07$
1M%
1D%
0K
1<$
0-'
1C'
0M)
14,
00.
1(7
1v&
16*
1.:
1.1
1)6
1.8
1:&
1/;
08<
1:=
11<
09?
1<?
1;@
1>@
1HA
1DA
1@A
0KD
1PE
1UF
1pG
1pH
1VG
0)'
1?*
1<+
18-
17/
151
142
133
1L&
1/7
1mG
0uH
0LI
0[I
0eI
0oI
0~I
0o"
0E"
1k#
0i#
0I"
0G"
1^#
1g#
0`i
0hi
0ii
0ji
0li
0|i
0xi
0ui
0qi
1!j
0Bi
0kh
0@i
0Ci
0,l
14`
0Ii
0Li
0Pi
0Qi
0fk
0Ri
18`
0Vi
0Wi
1:`
0Yi
0^i
0_i
0Zi
0Pj
1pd
1Sc
0R`
1Z`
1B"
03
0-
0+
0)
1O!
0M!
1K!
1B!
0M%
0D%
1B%
1?%
1!$
1z#
1s#
1~$
1"%
1"$
1w#
1&
0<$
1&;
1&9
1.9
1'<
1:<
12>
1:>
14@
0IA
16A
1DB
1WG
1DC
1XG
1LC
1IE
1QE
1IF
1iH
1}H
1RG
1|H
18)
1{H
05*
17+
0~-
100
13-
0C'
12)
0S)
11/
1.2
1-3
1,4
124
1'8
0^#
0g#
1i#
1l#
14"
19"
1@"
1K#
1I#
13"
1<"
0fi
1Mc
0;`
1R`
1"e
1kb
0Di
0Gi
0Ji
0Mi
16`
0Ti
0Xi
0\i
0B"
1P!
1M!
0K!
0B!
1o!
1k!
1h!
1c!
1b!
1/!
1-!
1#$
1}#
1|#
1{#
1t#
1v#
1x#
1y#
11$
1,$
1+$
1)$
1'$
1$$
1&$
0&
1&:
12=
12?
1DD
1+5
12"
16"
17"
18"
1?"
1="
1;"
1:"
1$"
1)"
1*"
1,"
1."
11"
1/"
1n!
1l!
1j!
1i!
1g!
1f!
1e!
1a!
1`!
1^!
1]!
1[!
1Y!
1X!
1S!
1~#
1r#
12$
13$
10$
1/$
1.$
1-$
1*$
1($
1%$
15"
1A"
1#"
1""
1%"
1&"
1'"
1("
1+"
1-"
10"
1p!
1d!
1_!
1\!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
#50000
0%
0!"
0`%
#60000
1%
1!"
1`%
1$'
18+
15,
14-
12/
110
1/1
1/2
1.3
1-4
1,5
1*6
1)7
1(8
1'9
1':
1';
1(<
13=
13>
13?
15@
17A
1EB
1EC
1ED
1JE
1JF
1WF
1dJ
1jH
0'j
09i
0>l
06l
0/l
0'l
0~k
0wk
0pk
0ik
0ak
0Zk
0Sk
0Lk
0Fk
0>k
07k
01k
0+k
0'k
0!k
0zj
0uj
0pj
0lj
0fj
0Mj
0Wj
0\j
0aj
0Dj
0j%
1a%
0g%
1q%
1s%
0u%
0v%
1w%
0Fl
1Gl
1Ql
0Il
0Jl
1Rl
1*m
1?$
0h%
1b%
0mG
1bG
0l%
0r%
1m%
0x%
0wH
10m
1h"
1c%
1El
1)j
1-m
0/m
1l
0^$
1_$
0bG
0cG
1n%
1r%
0m%
0.m
0z%
0=)
0<+
0:,
08-
07/
051
042
033
006
0/7
0.8
0.:
0/;
09<
0:=
0<?
0>@
0UF
03&
0i&
0v&
1)'
1:*
1<*
0;+
08,
07-
05/
040
060
021
022
013
004
0/5
015
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
0-m
0+m
1/m
0+#
1*#
0r%
1m%
1t%
0n%
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
1ci
1#k
1|j
1wj
1rj
1ij
1mi
1hj
1Oj
1Yj
1^j
1cj
0?j
0Jj
0!j
1Pj
1ti
15j
1Ci
1Qi
1Ri
1Wi
19`
1Yi
1Zi
1_i
1`i
1bi
1ii
1ji
1li
1|i
1xi
1vi
1ui
1~i
1si
0M
1L
1+m
1-m
0DB
0DC
0IE
0QE
0RG
0WG
0XG
0iH
0|H
0}H
06*
07+
1M)
04,
03-
1E(
02)
01/
0.2
0-3
0,4
0(7
0'8
0&9
0&;
0'<
02>
04@
06A
0IF
08)
0{H
1=)
16/
0?*
0.1
024
0L&
0)6
0.9
0:&
0:<
0:>
01<
19?
0;@
1IA
0HA
0DA
0LC
0@A
1KD
0PE
0pG
0pH
0VG
1n%
0+m
1Bi
1kh
1@i
1,l
04`
1Ii
1Gi
1Li
1Pi
06`
1fk
08`
1Vi
1Ti
1Xi
1^i
1\i
1hi
1fi
1qi
0}i
0~i
1;`
0X`
0Sc
1Ji
1Mi
1Di
0!$
0z#
01$
0,$
0+$
0)$
0'$
0&$
0$$
0#$
0"$
0}#
0|#
0{#
0t#
0v#
0w#
0x#
0s#
1S)
16*
1-'
0E(
1~-
000
0+5
0&:
02=
02?
0DD
04"
09"
0$"
0)"
0*"
0,"
0."
0/"
01"
02"
03"
06"
07"
08"
0?"
0="
0<"
0;"
0@"
0"e
1X`
0Z`
0Mc
0o!
0n!
0l!
0k!
0j!
0h!
0g!
0f!
0e!
0c!
0b!
0a!
0`!
0^!
0]!
0[!
0Y!
0X!
0S!
0/$
0*$
0($
0%$
0~#
0y#
1s#
0r#
03$
02$
0.$
0-$
00$
15*
10.
0&"
0+"
0-"
00"
05"
0:"
1@"
0A"
0""
0#"
0'"
0("
0%"
0pd
0kb
0p!
1o!
0i!
0d!
0_!
0\!
0Z!
0W!
0V!
0U!
0T!
0R!
0Q!
#70000
0%
0!"
0`%
#80000
1%
1!"
1`%
1bJ
0$'
08+
05,
04-
02/
010
0/1
0/2
0.3
0-4
0,5
0*6
0)7
0(8
0'9
0':
0';
0(<
03=
03>
03?
05@
07A
0EB
0EC
0ED
0JE
0JF
0WF
0cJ
0dJ
0jH
1'j
19i
18i
1>l
16l
1/l
1'l
1~k
1wk
1pk
1ik
1ak
1Zk
1Sk
1Lk
1Fk
1>k
17k
11k
1+k
1'k
1!k
1zj
1uj
1pj
1lj
1fj
1Mj
1Wj
1\j
1aj
1Dj
07i
0c%
1d%
1h%
0b%
1y%
1j%
0a%
1i%
0Hl
0*m
02`
00m
1.m
0?$
0@$
1A$
0h%
1c%
0d%
1e%
1r%
0m%
0t%
1bG
1cG
0)'
1k%
1mG
0,m
0.m
10m
0h"
0g"
1f"
0e%
1!j
0/m
0-m
0l
0k
1j
1]$
0cG
0r%
1m%
1t%
1p%
1,m
18)
1pH
1{H
1-m
1,#
0p%
0kh
1N
1r#
1A"
1p!
#90000
0%
0!"
0`%
#100000
1%
1!"
1`%
1$'
1dJ
09i
0Dj
0j%
1a%
0f%
1g%
0i%
0o%
0q%
0s%
1u%
1v%
0w%
1Fl
0Gl
0Ql
1Il
1Jl
1Ol
1Hl
0Rl
1Pl
1*m
1?$
1h%
0n%
1iG
0bG
1l%
0k%
0mG
1r%
0m%
1x%
1wH
00m
1h"
0El
0)j
0-m
1/m
1+m
1l
1^$
0_$
0]$
1cG
1n%
0iG
0r%
1m%
1jG
1`$
0=)
19<
13&
1i&
1v&
1)'
0:*
0<*
1;+
18,
17-
07.
15/
140
121
122
113
104
1/5
1-6
1-7
1,8
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
01m
1-m
0+m
1+#
0*#
0,#
0n%
1iG
0jG
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
03k
0-k
0$k
0#k
0|j
0wj
0rj
0ij
0hj
0Oj
1yi
0Yj
0^j
0cj
1?j
1Jj
0!j
0Pj
0ti
05j
09`
1~i
1)#
0N
1M
0L
11m
1+m
1K
06*
08)
0{H
06/
0-'
0S)
01.
18.
1YG
1L&
1:&
11<
09?
1;@
1HA
1DA
1@A
0KD
1PE
1"'
1pG
1VG
1jG
01m
0Bi
0@i
0$j
0,l
14`
0Ii
0Li
0Pi
0fk
18`
0Vi
0^i
0hi
0th
0z`
1Mc
1Z`
1}i
0u#
0s#
05*
1ZG
0IA
18)
1{H
0>"
0@"
16`
0sh
1kb
0o!
0m!
0r#
1[G
0A"
0rh
0p!
1r#
1\G
1A"
0qh
1p!
1]G
0ph
1^G
0oh
1_G
0nh
1`G
0mh
0aG
1lh
#110000
0%
0!"
0`%
#120000
1%
1!"
1`%
07*
02.
1cJ
0dJ
19i
08i
1Sj
1Hj
0h%
1b%
0y%
0!&
0*&
1j%
0a%
1f%
0g%
1o%
0u%
1Ql
0Ol
1Rl
0Pl
0*m
1=l
1@l
12`
10m
0?$
1@$
1h%
0b%
0c%
1d%
0cG
1z%
0"'
0)'
1=)
1<+
1:,
18-
17.
17/
160
151
142
133
115
106
1/7
1.8
1.:
1/;
1:<
1:=
1<?
1>@
1UF
0t&
0{&
1:)
1mG
1n%
0iG
0l%
0wH
1.m
00m
0h"
1g"
1e%
1c%
0d%
1El
0+m
0Cj
1Gj
1Rj
0Ci
0Qi
0Ri
0Wi
0Xi
0Yi
0Zi
0_i
0`i
0bi
0ci
0ii
0ji
0li
0mi
0|i
0yi
0xi
0vi
0ui
0~i
1!j
1$j
0si
0l
1k
0^$
0r$
1bG
1cG
0t%
0m%
0jG
0.m
0,m
0`$
1?*
124
1.9
1:>
1DB
1DC
1LC
1IE
1QE
1RG
1WG
1XG
1iH
1|H
1}H
16*
17+
0~-
0ZG
0M)
14,
13-
00.
1((
11.
08.
11/
0YG
1.1
1.2
1-3
1,4
0[G
1)6
1(7
0\G
1'8
1&9
0]G
1&;
1'<
12=
12>
0^G
14@
16A
0_G
1IF
1aG
0u&
0|&
1;)
03&
0i&
0v&
1:*
1<*
0;+
08,
07-
07.
05/
040
060
021
022
013
004
0/5
015
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
0e%
11m
0/m
0+#
0u"
1p%
1r%
1t%
1,m
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
1ci
1#k
1|j
1wj
1rj
1ij
1mi
1hj
1Oj
1yi
1Yj
1^j
1cj
0?j
0Jj
1Pj
1ti
15j
0Bj
1Fj
1Qj
0lh
1nh
1oh
1ph
1qh
1rh
1th
1z`
0=`
1pd
1Sc
1sh
1"e
0Ji
0Mi
0Di
0Gi
0Ti
0\i
0fi
0qi
0)#
0M
09
11$
1,$
1+$
1)$
1($
1'$
1&$
1$$
1#$
1"$
1!$
1}#
1|#
1{#
1z#
1t#
1u#
1v#
1w#
1x#
1s#
0-m
0K
100
1+5
1&:
12?
1DD
0`G
1v&
0<*
17.
1)'
1<)
0.:
0?*
0<+
0:,
0((
1,)
01.
07/
0.1
051
042
033
0L&
0)6
006
0/7
0.8
0:&
0/;
18<
0:=
01<
19?
0<?
0;@
0>@
1IA
0HA
0DA
0@A
1KD
0PE
0UF
0pG
0VG
0n%
0p%
1$"
1)"
1*"
1,"
1-"
1."
1/"
11"
12"
13"
14"
16"
17"
18"
19"
1?"
1>"
1="
1<"
1;"
1@"
1+m
1Bi
1@i
1Ci
1,l
04`
1Ii
1Li
1Pi
06`
1Qi
1fk
1Ri
08`
1Vi
1Wi
0:`
1Yi
1^i
1_i
1`i
1bi
1hi
1ii
1ji
1li
1|i
0[`
1=`
1vi
1ui
1qi
1Zi
0Aj
0!j
0yi
1?j
0Pj
1mh
1o!
1n!
1m!
1l!
1k!
1j!
1h!
1g!
1f!
1e!
1c!
1b!
1a!
1`!
1^!
1]!
1\!
1[!
1Y!
1X!
1S!
0!$
0z#
0u#
1}$
0~$
0"%
13$
12$
1.$
1-$
10$
1/$
1*$
1%$
1~#
1y#
08-
08)
0pH
0{H
0=)
16/
0&;
07+
1~-
000
04,
16'
0,)
11.
01/
0.2
0-3
0,4
024
0(7
0'8
0&9
0.9
0'<
0:<
02>
0:>
04@
06A
0DB
0WG
0DC
0XG
0LC
0IE
0QE
0IF
0iH
0}H
0RG
0|H
04"
09"
0>"
1L#
0K#
0I#
1""
1#"
1'"
1("
1%"
1&"
1+"
10"
15"
1:"
1Di
1Gi
1Ji
1Mi
1Ti
1Xi
1\i
1fi
1[`
0V`
0"e
0}i
1~i
1kh
1xi
0m!
1i!
0h!
1d!
0c!
1_!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
10!
0/!
0-!
01$
0,$
0+$
0)$
0'$
0$$
0#$
0"$
0}#
0|#
0{#
0t#
0w#
0x#
0y#
0&$
1u#
1-'
06'
1M)
03-
06*
17/
10.
0+5
0&:
02=
02?
0DD
0$"
0)"
0*"
0,"
0."
01"
02"
03"
06"
07"
08"
0?"
0<"
0;"
0:"
0/"
1>"
0pd
0|i
0Sc
1V`
0Z`
0n!
1m!
0k!
0j!
0i!
0g!
0f!
0e!
0b!
0a!
0`!
0^!
0]!
0[!
0Y!
0X!
0S!
02$
03$
00$
0/$
0.$
0-$
0*$
0($
0%$
0~#
0s#
0r#
0v#
0-'
10'
11/
0#"
0""
0%"
0&"
0'"
0("
0+"
0-"
00"
05"
0@"
0A"
0="
0J`
1Z`
0p!
0o!
0l!
0d!
0_!
0\!
0Z!
0W!
0V!
0U!
0T!
0R!
0Q!
1t#
1?"
1n!
#130000
0%
0!"
0`%
#140000
1%
1!"
1`%
0$'
12.
12/
1dJ
09i
0Mj
0Sj
1Dj
0:)
1t&
1x&
0j%
1a%
0f%
1g%
0o%
1q%
1s%
1u%
0v%
0"&
0%&
1&&
1lG
0Sl
0Tl
1Kl
1yh
1Gl
0Ql
0Il
0Jl
1Ol
0Rl
1Pl
1*m
0Lj
0Rj
1Cj
1?$
0h%
1b%
0;)
1u&
1y&
1n%
0bG
1l%
0r%
1m%
1%'
18*
19+
16,
15-
13.
13/
120
101
102
1/3
1.4
1-5
1+6
1*7
1)8
1(9
1(:
1(;
1)<
14=
14>
14?
16@
18A
1FB
1FC
1FD
1KE
1LF
1XF
1kH
0#'
0'&
1jG
1#I
1(I
1-I
12I
17I
1<I
1AI
1FI
1PI
1UI
1ZI
1_I
1dI
1iI
1nI
1sI
1xI
1}I
1$J
1)J
1.J
13J
18J
0mG
1wH
10m
1h"
0c%
1d%
0El
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
1<i
0ra
0ih
0qg
0yf
0#f
0:_
0B^
0J]
0R\
0Z[
0bZ
0jY
0rX
0zW
0$W
0,V
0FT
0(U
0DS
0LR
0TQ
0\P
0dO
0#N
0tM
0Zd
0Qe
00K
0'L
0}L
0bc
0sa
1-m
1/m
0+m
0Kj
0Qj
1Bj
1l
16$
1a$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1l$
1y$
08$
0;$
1^$
1_$
1bG
0l%
0cG
0n%
1iG
1r%
1.m
1`$
1m$
1;*
16.
07/
0&'
09*
14/
13&
1i&
0)'
0<)
0:*
1;+
18,
17-
15/
140
160
121
122
113
104
1/5
115
1-6
1-7
1,8
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
1e%
0-m
1+m
0/m
1H"
1(#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1{"
1n"
0F"
0C"
1+#
1*#
0t%
0jG
1sH
0m%
0,m
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
03k
0-k
0$k
0ci
0#k
0|j
0wj
0rj
0ij
0mi
0hj
0Oj
0Yj
0^j
0cj
1Jj
1Aj
1!j
0ti
05j
08m
17m
16m
1|i
0zi
0@j
1)#
1z"
1,
0*
0'
1M
1L
1J
1H
1G
1F
1E
1D
1C
1B
1A
1?
12
0:$
1!%
1"%
0}$
11m
1K
1>
07.
1-'
00'
1S)
01/
0''
0*'
1<)
0>)
1:*
0:J
1]&
05/
1;J
1.:
18)
1{H
06/
1?*
1<+
1:,
0=*
09,
17/
1.1
151
142
133
1L&
1)6
106
1/7
1.8
1:&
1/;
08<
1:=
11<
09?
1<?
1;@
1>@
1HA
1DA
1@A
0KD
1PE
1UF
1pG
1pH
1VG
1p%
0tH
1"I
0D"
1J#
1I#
0L#
13m
0Bi
0kh
0@i
0Ci
0,l
14`
0Ii
0Li
0Pi
0Qi
0fk
0Ri
18`
0Vi
0Wi
1:`
0Yi
0^i
0_i
0`i
0bi
0hi
0ii
0ji
0li
0|i
1wi
1>j
0vi
0ui
0qi
1}i
0Zi
1Oj
0Jj
0Aj
1#j
0Mc
1J`
0Z`
1yi
0(
00!
1.!
1-!
1!$
1z#
0t#
0#I
1'I
1)'
16/
1&;
17+
0~-
100
0M)
14,
00.
0?*
0<+
150
131
0:,
0-'
1}(
0S)
01.
11/
1.2
1-3
1,4
124
1(7
1'8
1&9
1.9
1'<
1:<
12>
1:>
14@
0IA
16A
1DB
1WG
1DC
1XG
1LC
1IE
1QE
1IF
1iH
1}H
1RG
1|H
1(m
14"
19"
0?"
0(I
1,I
0Di
0Gi
0Ji
0Mi
16`
0Ti
0Xi
0\i
0fi
1Mc
0_`
1Z`
1vi
0=j
0ni
1ui
1qi
1pd
1Sc
1"e
0}i
0!j
0n!
1h!
1c!
11$
1,$
1+$
1)$
1'$
1$$
1#$
1"$
1}#
1|#
1{#
1t#
1w#
1x#
1y#
1r#
1&$
1A%
0@%
0?%
0u#
1&m
08)
0{H
07/
07+
1~-
000
060
051
032
023
0}(
1M)
04,
19-
1+5
1&:
12=
12?
1DD
0-I
11I
1$"
1)"
1*"
1,"
1."
11"
12"
13"
16"
17"
18"
1?"
1<"
1;"
1:"
1A"
1/"
1j#
0k#
0l#
0>"
1$m
0j`
0Sc
1_`
1;j
1ki
1li
1mi
0"e
1|i
1p!
1n!
0m!
1k!
1j!
1i!
1g!
1f!
1e!
1b!
1a!
1`!
1^!
1]!
1[!
1Y!
1X!
1S!
0P!
0O!
1N!
12$
13$
10$
1/$
1.$
1-$
1*$
1($
1%$
1~#
0w#
0x#
0y#
02I
16I
09-
18.
01/
1YG
10.
0.1
0.2
042
033
024
105
1.6
1"m
1#"
1""
1%"
1&"
1'"
1("
1+"
1-"
10"
15"
0<"
0;"
0:"
07I
1;I
0:j
0di
1fi
1ii
1ji
0pd
0th
0z`
1j`
0k!
0j!
0i!
1d!
1_!
1\!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
0{#
0z#
0t#
0r#
1~l
1ZG
0-3
0,4
0+5
015
006
0.7
0-8
0<I
1@I
08"
09"
0?"
0A"
1|l
17j
1ai
1bi
1ci
0sh
0p!
0n!
0h!
0g!
0~#
0}#
0|#
0AI
1EI
1[G
0)6
0(7
0/7
0.8
0.9
1-:
1-;
1zl
05"
06"
07"
0FI
1JI
06j
0[i
1\i
1_i
1`i
0rh
0f!
0e!
0d!
0"$
0!$
1xl
1\G
0'8
0&9
0&:
0.:
0/;
0:<
09=
1;?
0KI
1OI
03"
04"
1vl
0Si
13j
1Xi
1Yi
1Zi
0qh
0c!
0b!
0%$
0$$
0#$
0PI
1TI
1]G
0&;
0'<
02=
0:=
0:>
1<@
1KA
0<?
1tl
00"
01"
02"
0UI
1YI
1Ri
0Oi
02j
1Ti
1Wi
0ph
0a!
0`!
0_!
0($
0'$
0&$
1rl
02>
1^G
02?
0>@
0KB
1MD
0DB
0WG
04@
0ZI
1^I
0-"
0."
0/"
1pl
1Mi
0Fi
10j
1Qi
0oh
0^!
0]!
0\!
0+$
0*$
0)$
0_I
1cI
06A
1_G
0DC
0LC
1SF
0XG
0IE
0QE
1nl
0*"
0+"
0,"
0dI
1hI
1Di
1Ji
0/j
1Gi
0nh
0[!
0Z!
0Y!
0-$
0,$
1ll
0DD
0UF
0VG
0zH
1`G
0iI
1mI
0("
0)"
1jl
0mh
1-j
1Bi
1Ci
0X!
0W!
00$
0.$
0/$
0nI
1rI
0IF
0RG
0|H
0iH
0pH
0}H
0aG
1hl
0%"
0'"
0&"
0sI
1wI
1lh
1kh
0V!
0U!
0T!
01$
1fl
0p%
1t%
1cG
1tI
1yI
1~I
1%J
1*J
1/J
14J
19J
0FJ
0xI
1|I
0$"
0tI
1dl
1jh
0S!
03$
02$
0}I
1#J
0yI
1bl
0""
0#"
0$J
1(J
0R!
0Q!
0~I
1`l
1_%
0)J
1-J
0%J
1^l
1m#
0.J
12J
1q!
0*J
1\l
03J
17J
0/J
1Zl
08J
04J
1Xl
09J
#150000
0%
0!"
0`%
#160000
1%
1!"
1`%
0dJ
19i
1j%
0a%
1f%
0g%
1o%
0q%
0s%
0u%
1v%
1"&
1%&
0&&
0lG
1Sl
1Tl
0Kl
0yh
0Gl
1Ql
1Il
1Jl
0Ol
1Rl
0Pl
0*m
0?$
1h%
0b%
1n%
0iG
0bG
0r%
0%'
08*
09+
06,
05-
03.
03/
020
001
002
0/3
0.4
0-5
0+6
0*7
0)8
0(9
0(:
0(;
0)<
04=
04>
04?
06@
08A
0FB
0FC
0FD
0KE
0LF
0XF
0kH
1'&
1jG
0sH
1#I
0'I
1(I
0,I
1-I
01I
12I
06I
17I
0;I
1<I
0@I
1AI
0EI
1FI
0JI
1PI
0TI
1UI
0YI
1ZI
0^I
1_I
0cI
1dI
0hI
1iI
0mI
1nI
0rI
1sI
0wI
1xI
0|I
1}I
0#J
1$J
0(J
1)J
0-J
1.J
02J
13J
07J
18J
1p%
0t%
0cG
1mG
0wH
00m
0h"
1c%
0d%
1El
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
0<i
1ra
1ih
1qg
1yf
1#f
1:_
1B^
1J]
1R\
1Z[
1bZ
1jY
1rX
1zW
1$W
1,V
1FT
1(U
1DS
1LR
1TQ
1\P
1dO
1#N
1tM
1Zd
1Qe
10K
1'L
1}L
1bc
1sa
1-m
1/m
0+m
0l
06$
0a$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0l$
0y$
18$
1;$
0^$
0_$
1bG
1cG
08J
03J
0.J
0)J
0$J
0}I
0xI
0sI
0nI
0iI
0dI
0_I
0ZI
0UI
1KI
0OI
0FI
0AI
0<I
07I
02I
0-I
0(I
1tH
0"I
0jG
0.m
0`$
0m$
1&'
19*
04/
1#'
03&
0i&
0v&
0<)
0:*
1<*
0;+
08,
07-
17.
15/
040
160
021
022
013
004
0/5
115
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
0e%
11m
03m
1&m
1$m
1"m
1~l
1|l
1zl
1xl
0vl
1rl
1pl
1nl
1ll
1jl
1hl
1fl
1dl
1bl
1`l
1^l
1\l
1Zl
1Xl
0/m
0H"
0(#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0{"
0n"
1F"
1C"
0+#
0*#
1r%
1t%
0#I
0PI
1,m
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
0ci
1#k
1|j
1wj
1rj
1ij
0mi
1hj
0Oj
0yi
1Yj
1^j
1cj
0?j
1Jj
1Aj
1Pj
1ti
15j
18m
07m
06m
0)#
0z"
0,
1*
1'
0M
0L
0J
0H
0G
0F
0E
0D
0C
0B
0A
0?
02
1:$
1tl
1(m
0-m
0K
0>
1''
1*'
1>)
1:*
1:J
0]&
05/
0;J
1.:
06/
1<+
1:,
1=*
19,
18-
1-'
1S)
11.
08.
0YG
0;*
17/
050
1.1
0[G
031
151
132
142
123
133
124
0L&
005
1)6
0\G
0.6
106
1.7
1/7
1-8
1.8
1.9
0:&
0-:
0-;
1/;
1:<
0;?
18<
19=
1:=
1:>
0KA
01<
19?
0<@
1<?
0;@
1>@
1IA
0MD
0HA
1KB
0DA
1LC
0@A
1KD
0SF
0PE
1UF
0pG
1pH
1zH
0n%
0p%
1D"
1+m
0-j
0kh
1@i
0Ci
1,l
1/j
04`
1Ii
0Gi
1Li
00j
1Pi
1Fi
06`
0Qi
1fk
0Ri
12j
08`
1Vi
1Oi
0Ti
0Wi
03j
0:`
1Si
0Xi
0Yi
16j
1[i
1^i
0\i
0_i
07j
0`i
0ai
0bi
1:j
1qh
1di
1hi
0fi
0ii
0;j
0ji
0ki
0li
1=j
1rh
1ni
0|i
1@j
1th
1z`
0Mc
0Z`
0xi
0wi
0>j
0vi
0ui
1}i
0Zi
1Oj
0Jj
0#j
1(
1!$
1z#
1u#
0)'
1=)
06.
1&;
17+
0~-
0<+
0:,
0M)
14,
13-
00.
0ZG
0-'
1((
0S)
11/
060
051
1.2
042
1-3
033
1,4
1+5
024
015
006
1(7
0/7
1'8
0.8
1&9
1&:
0]G
0.9
0.:
0/;
1'<
12=
0<?
0:<
0:=
12>
0^G
12?
0:>
0>@
14@
16A
0_G
1DD
0`G
0LC
0UF
1IF
1aG
1FJ
0pH
14"
19"
1>"
1kh
0jh
0lh
1Ci
1Gi
1mh
1nh
1Qi
1Ti
1oh
1Wi
1Xi
1Ri
1Yi
1Zi
1\i
1ph
1_i
1`i
1bi
1ci
1fi
1ii
1ji
1li
1mi
1Mc
0=`
1Z`
1sh
1pd
1Sc
1vi
1ui
1"e
1zi
0~i
1!j
1m!
1h!
1c!
11$
1/$
1,$
1+$
1*$
1)$
1($
1'$
1%$
1$$
1#$
1"$
1~#
1}#
1|#
1{#
1t#
1v#
1w#
1x#
1&$
0A%
1@%
1?%
18)
1pH
1{H
16*
07.
07+
1~-
19'
0((
04,
0.1
0.2
0-3
0,4
0+5
0)6
0(7
0'8
0&9
0&:
0&;
0'<
04@
02=
02>
02?
06A
0DD
0IF
1$"
1&"
1)"
1*"
1+"
1,"
1-"
1."
10"
11"
12"
13"
15"
16"
17"
18"
1?"
1="
1<"
1;"
1/"
0j#
1k#
1l#
1=`
0F`
0"e
1yi
0kh
1n!
1l!
1k!
1j!
1g!
1f!
1e!
1d!
1b!
1a!
1`!
1_!
1^!
1]!
1\!
1[!
1Z!
1Y!
1X!
1U!
1S!
1P!
1O!
0N!
01$
0/$
0,$
0*$
0)$
0($
0+$
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0w#
0x#
1s#
0_%
09'
1=+
01.
0$"
0&"
0)"
0+"
0,"
0-"
0*"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0<"
0;"
1@"
0f`
1F`
0m#
1o!
0k!
0j!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0U!
0S!
0u#
1r#
0q!
0>"
1A"
1p!
0m!
#170000
0%
0!"
0`%
#180000
1%
1!"
1`%
1$'
17*
14-
02.
1dJ
09i
1Sj
0Wj
0Hj
0Dj
1:)
1{&
1q&
0t&
0j%
1a%
0f%
1g%
0o%
1q%
1s%
1u%
0v%
0"&
0%&
1&&
1lG
0Sl
0Tl
1Kl
1yh
1Gl
0Ql
0Il
0Jl
1Ol
0Rl
1Pl
1*m
1Rj
0Vj
0Gj
0Cj
1?$
0h%
1b%
1;)
1|&
1r&
0u&
1n%
0bG
1l%
0r%
1m%
1%'
18*
19+
16,
15-
13.
13/
120
101
102
1/3
1.4
1-5
1+6
1*7
1)8
1(9
1(:
1(;
1)<
14=
14>
14?
16@
18A
1FB
1FC
1FD
1KE
1LF
1XF
1kH
0#'
0'&
1jG
1#I
1(I
1-I
12I
17I
1<I
1AI
1FI
1PI
1UI
1ZI
1_I
1dI
1iI
1nI
1sI
1xI
1}I
1$J
1)J
1.J
13J
18J
0mG
1wH
10m
1h"
0c%
1d%
0El
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
1<i
0ra
0ih
0qg
0yf
0#f
0:_
0B^
0J]
0R\
0Z[
0bZ
0jY
0rX
0zW
0$W
0,V
0FT
0(U
0DS
0LR
0TQ
0\P
0dO
0#N
0tM
0Zd
0Qe
00K
0'L
0}L
0bc
0sa
1-m
1/m
0+m
1Qj
0Uj
0Fj
0Bj
1l
16$
1a$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1l$
1y$
08$
0;$
1^$
1_$
1bG
0l%
0cG
0n%
1iG
1r%
1.m
1`$
1m$
0=)
16.
16/
09,
08-
0&'
09*
14/
13&
1i&
1)'
1<)
0:*
0<*
1;+
18,
17-
15/
140
160
121
122
113
104
1/5
115
1-6
1-7
1,8
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
1e%
0-m
1+m
0/m
1H"
1(#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1{"
1n"
0F"
0C"
1+#
1*#
0t%
0jG
1sH
0m%
0,m
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
03k
0-k
0$k
0ci
0#k
0|j
0wj
0rj
0ij
0mi
0hj
0Oj
0Yj
0^j
0cj
1?j
1Jj
0Aj
0!j
0ti
05j
08m
17m
16m
1xi
1wi
0}i
0zi
1~i
1)#
1z"
1,
0*
0'
1M
1L
1J
1H
1G
1F
1E
1D
1C
1B
1A
1?
12
0:$
0"%
1#%
1~$
1}$
11m
1K
1>
06*
17.
1M)
0=+
03-
19-
10.
0''
0*'
0>)
1:*
0:J
1]&
05/
1;J
1.:
08)
0{H
1?*
1<+
0=*
1.1
151
142
133
1L&
1)6
106
1/7
1.8
1:&
1/;
08<
1:=
11<
09?
1<?
1;@
1>@
1HA
1DA
1@A
0KD
1PE
1UF
1pG
1VG
1p%
0tH
1"I
0D"
0I#
1H#
1K#
1L#
13m
0Bi
0@i
0Ci
0,l
14`
0Ii
0Li
0Pi
0Qi
0fk
0Ri
18`
0Vi
0Wi
1:`
0Yi
0^i
0_i
0`i
0bi
0hi
0ii
0ji
0li
1>j
0ui
0qi
0Zi
1Oj
0Jj
1#j
0pd
0j`
1f`
0Sc
0yi
0(
10!
1/!
0-!
1,!
1!$
1z#
0v#
0s#
0#I
1'I
11.
0)'
1=)
07/
1&;
1i(
17+
09-
0~-
100
0?*
0<+
150
131
1.2
1-3
1,4
124
1(7
1'8
1&9
1.9
1'<
1:<
12>
1:>
14@
0IA
16A
1DB
1WG
1DC
1XG
1LC
1IE
1QE
1IF
1iH
1}H
1RG
1|H
1(m
14"
19"
0="
0@"
0(I
1,I
0Di
0Gi
0Ji
0Mi
16`
0Ti
0Xi
0\i
0fi
0=j
0ni
1ui
1qi
1"e
1j`
0G`
1|i
0~i
1!j
0o!
0l!
1h!
1c!
11$
1,$
1+$
1)$
1'$
1$$
1#$
1"$
1}#
1|#
1{#
1x#
1y#
0r#
1&$
1A%
0@%
0?%
1u#
1&m
18)
1{H
16*
1S)
01/
00.
1-'
0i(
07+
1~-
000
060
051
032
023
1+5
1&:
12=
12?
1DD
0-I
11I
1$"
1)"
1*"
1,"
1."
11"
12"
13"
16"
17"
18"
1;"
1:"
0A"
1/"
1j#
0k#
0l#
1>"
1$m
1;j
1ki
1li
1mi
0"e
1G`
0Z`
1pd
0Mc
0p!
1m!
1j!
1i!
1g!
1f!
1e!
1b!
1a!
1`!
1^!
1]!
1[!
1Y!
1X!
1S!
0P!
0O!
1N!
12$
13$
10$
1/$
1.$
1-$
1*$
1($
1%$
1~#
0x#
0y#
0t#
1s#
02I
16I
15*
10.
0.1
0.2
042
033
024
105
1.6
1"m
1#"
1""
1%"
1&"
1'"
1("
1+"
1-"
10"
15"
0;"
0:"
0?"
1@"
07I
1;I
0:j
0di
1fi
1ii
1ji
0pd
0kb
1o!
0n!
0j!
0i!
1d!
1_!
1\!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
0{#
0z#
1r#
1~l
0-3
0,4
0+5
015
006
0.7
0-8
0<I
1@I
08"
09"
1A"
1|l
17j
1ai
1bi
1ci
1p!
0h!
0g!
0~#
0}#
0|#
0AI
1EI
0)6
0(7
0/7
0.8
0.9
1-:
1-;
1zl
05"
06"
07"
0FI
1JI
06j
0[i
1\i
1_i
1`i
0f!
0e!
0d!
0"$
0!$
1xl
0'8
0&9
0&:
0.:
0/;
0:<
09=
1;?
0KI
1OI
03"
04"
1vl
0Si
13j
1Xi
1Yi
1Zi
0c!
0b!
0%$
0$$
0#$
0PI
1TI
0&;
0'<
02=
0:=
0:>
1<@
1KA
0<?
1tl
00"
01"
02"
0UI
1YI
1Ri
0Oi
02j
1Ti
1Wi
0a!
0`!
0_!
0($
0'$
0&$
1rl
02>
02?
0>@
0KB
1MD
0DB
0WG
04@
0ZI
1^I
0-"
0."
0/"
1pl
1Mi
0Fi
10j
1Qi
0^!
0]!
0\!
0+$
0*$
0)$
0_I
1cI
06A
0DC
0LC
1SF
0XG
0IE
0QE
1nl
0*"
0+"
0,"
0dI
1hI
1Di
1Ji
0/j
1Gi
0[!
0Z!
0Y!
0-$
0,$
1ll
0DD
0UF
0VG
0zH
0iI
1mI
0("
0)"
1jl
1-j
1Bi
1Ci
0X!
0W!
00$
0.$
0/$
0nI
1rI
0IF
0RG
0|H
0iH
0}H
1hl
0%"
0'"
0&"
0sI
1wI
0V!
0U!
0T!
01$
1fl
0xI
1|I
0$"
1dl
0S!
03$
02$
0}I
1#J
1bl
0""
0#"
0$J
1(J
0R!
0Q!
1`l
0)J
1-J
1^l
0.J
12J
1\l
03J
17J
1Zl
08J
1Xl
#190000
0%
0!"
0`%
#200000
1%
1!"
1`%
1aJ
0bJ
0cJ
0dJ
19i
18i
17i
06i
0e%
1gG
0}%
0$&
1c%
0d%
1h%
0b%
0~%
0#&
1j%
0a%
1f%
0g%
1o%
0q%
0s%
0u%
1{%
1"&
0&&
0lG
1Sl
1Tl
0yh
0Vl
1Ql
1Il
1Jl
0Ol
1Rl
0Pl
0*m
1Ml
1Nl
00m
0.m
1xh
11`
1,m
0?$
0@$
0A$
1B$
0h%
0c%
1e%
0gG
1hG
0]&
0^&
0r&
0y&
0|&
0;)
1tH
0"I
1KI
0OI
0q&
0x&
0{&
1&'
0:)
19*
1:+
17,
16-
130
111
112
103
1/4
1.5
1,6
1+7
1*8
1)9
1):
1);
1*<
15=
15>
15?
17@
19A
1GB
1GC
1GD
1LE
1MF
1YF
1lH
0iG
1v&
05.
15/
0;J
1eG
0%'
08*
09+
06,
05-
03.
03/
020
001
002
0/3
0.4
0-5
0+6
0*7
0)8
0(9
0(:
0(;
0)<
04=
04>
04?
06@
08A
0FB
0FC
0FD
0KE
0LF
0XF
0kH
1jG
0sH
1#I
0'I
1(I
0,I
1-I
01I
12I
06I
17I
0;I
1<I
0@I
1AI
0EI
1FI
0JI
1PI
0TI
1UI
0YI
1ZI
0^I
1_I
0cI
1dI
0hI
1iI
0mI
1nI
0rI
1sI
0wI
1xI
0|I
1}I
0#J
1$J
0(J
1)J
0-J
1.J
02J
13J
07J
18J
0p%
1t%
0x%
1cG
1mG
0wH
02m
0,m
1.m
10m
0h"
0g"
0f"
1e"
0hG
1El
1)j
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
1ra
1ih
1qg
1yf
1#f
1:_
1B^
1J]
1R\
1Z[
1bZ
1jY
1rX
1zW
1$W
1,V
1FT
1(U
1DS
1LR
1TQ
1\P
1dO
1#N
1tM
1Zd
1Qe
10K
1'L
1}L
1bc
1sa
0;i
0Oj
1{i
0Pj
05m
0Tm
0Sm
0Rm
0Qm
0Pm
0Om
0Nm
0Mm
0Lm
0Km
0Jm
0Im
0Hm
0Gm
0Fm
0Em
0Dm
0Cm
0Bm
0Am
0@m
0?m
0>m
0=m
0:m
0;m
0<m
07m
1Cj
06m
1Gj
1Lj
1Vj
0vl
03m
1Bj
1Fj
1Kj
1Uj
0l
0k
0j
1i
06$
0a$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0l$
0y$
0^$
0_$
0b$
0k$
0n$
0u$
0p$
0bG
0cG
0r%
0t%
1n%
1p%
1kG
08J
03J
0.J
0)J
0$J
0}I
0xI
0sI
0nI
0iI
0dI
0_I
0ZI
0UI
0KI
0FI
0AI
0<I
07I
02I
0-I
0(I
0tH
0PI
0#I
12m
0`$
0m$
1=*
19,
1;*
0fG
0&'
09*
0:+
07,
06-
04.
04/
030
011
012
003
0/4
0.5
0,6
0+7
0*8
0)9
0):
0);
0*<
05=
05>
05?
07@
09A
0GB
0GC
0GD
0LE
0MF
0YF
0lH
0z%
0=)
09<
03&
0i&
0v&
1)'
0<)
0:*
0;+
08,
07-
07.
05/
040
021
022
013
004
0/5
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
1(m
1tl
13m
1&m
1$m
1"m
1~l
1|l
1zl
1xl
1vl
1rl
1pl
1nl
1ll
1jl
1hl
1fl
1dl
1bl
1`l
1^l
1\l
1Zl
1Xl
0+m
1-m
1/m
0H"
0(#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0{"
0n"
0+#
0*#
0'#
0|"
0y"
0r"
0w"
0jG
0kG
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
1#k
1|j
1wj
1rj
1ij
1hj
1Oj
1yi
1Yj
1^j
1cj
1Jj
1Aj
0!j
1Pj
1ti
15j
19`
1~i
1si
15m
1Tm
1Sm
1Rm
1Qm
1Pm
1Om
1Nm
1Mm
1Lm
1Km
1Jm
1Im
1Hm
1Gm
1Fm
1Em
1Dm
1Cm
1Bm
1Am
1@m
1?m
1>m
1=m
18m
19m
1:m
1;m
1<m
17m
16m
1:i
0@j
0wi
0>j
0)#
0z"
0,
0M
0L
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0=
0;
06
02
1x$
0A%
0B%
0}$
0~$
0!%
0#%
11m
0K
0>
0p%
0mG
06*
08)
0{H
06/
0-'
0S)
01.
18.
1YG
0;*
06.
050
031
132
123
0L&
005
0.6
1.7
1-8
0:&
0-:
0-;
0;?
19=
0KA
01<
19?
0<@
0;@
1IA
0MD
0HA
1KB
0DA
0@A
1KD
0SF
0PE
0pG
0pH
1zH
1o"
0j#
0i#
0L#
0K#
0J#
0H#
0-j
1kh
1@i
1,l
1/j
04`
1Ii
1Li
00j
1Pi
1Fi
06`
1fk
12j
08`
1Vi
1Oi
03j
1Si
16j
1[i
1^i
07j
0ai
1:j
1di
1hi
0;j
0ki
1=j
1ni
1zi
1@j
0th
0z`
1Mc
1Z`
1}i
13
0N!
0M!
00!
0/!
0.!
0,!
0u#
0s#
1<$
05*
1ZG
0>"
0@"
0sh
1kb
1B"
0o!
0m!
0r#
1&
1[G
0A"
0rh
0p!
1\G
0qh
1]G
0ph
1^G
0oh
1_G
0nh
1`G
0mh
0aG
1lh
0FJ
1jh
1_%
1m#
1q!
#210000
0%
0!"
0`%
#220000
1%
1!"
1`%
0aJ
16i
0e%
0f%
0o%
1}%
0"&
1$&
1dG
1nG
1vH
0Ul
0Ll
0Wl
0xh
1yh
01`
1Ol
1Pl
1,m
0B$
1%'
1&'
18*
19*
19+
16,
15-
16-
13.
13/
14/
120
101
102
1/3
1.4
1-5
1+6
1*7
1)8
1(9
1(:
1(;
1)<
14=
14>
14?
16@
18A
1FB
1FC
1FD
1KE
1LF
1XF
1kH
1|%
1\&
1fG
1x%
0e"
1p%
1VI
1eI
0)j
0:i
0>i
0Dl
0ra
0ih
0qg
0yf
0#f
0:_
0B^
0J]
0R\
0Z[
0bZ
0jY
0rX
0zW
0$W
0,V
0FT
0(U
0DS
0LR
0TQ
0\P
0dO
0#N
0tM
08m
0Zd
0Qe
0:m
00K
0'L
0}L
07m
0bc
06m
0sa
0i
1z$
1w$
1|$
1p$
1`$
1m$
0&'
1*'
1>)
06-
1_&
14.
04/
1]&
1v&
15.
19.
0p%
1mG
0VI
0eI
1z%
18<
19<
1m"
1p"
1k"
1w"
09`
0:`
0si
0{i
0Pj
18m
09m
1:m
16m
1)#
1z"
1;
14
11
1/
14$
19$
1K
1>
0<$
0*'
0_&
1^&
0]&
17.
1J"
1E"
0yi
0B"
1.
1)
1B%
0&
1-'
1S)
11.
08.
0YG
1i#
1th
1z`
0Mc
0Z`
1M!
1u#
1.'
15*
09.
0ZG
1>"
1sh
0kb
1m!
0[G
1rh
0\G
1qh
0]G
1ph
0^G
1oh
0_G
1nh
0`G
1mh
1aG
0lh
1FJ
0jh
0_%
0m#
0q!
#230000
0%
0!"
0`%
#240000
1%
1!"
1`%
1dJ
09i
0j%
1a%
1"&
0nG
1Ll
0yh
1*m
1?$
1h%
0mG
0%'
08*
09+
06,
05-
03.
03/
020
001
002
0/3
0.4
0-5
0+6
0*7
0)8
0(9
0(:
0(;
0)<
04=
04>
04?
06@
08A
0FB
0FC
0FD
0KE
0LF
0XF
0kH
1'&
0\&
1oG
00m
1h"
0=i
1>i
0<i
1ra
1ih
1qg
1yf
1#f
1:_
1B^
1J]
1R\
1Z[
1bZ
1jY
1rX
1zW
1$W
1,V
1FT
1(U
1DS
1LR
1TQ
1\P
1dO
1#N
1tM
1Zd
1Qe
10K
1'L
1}L
1bc
1sa
1l
0z$
1bG
1cG
0m$
1&'
16-
04.
14/
1#'
0.'
16*
0/m
0m"
08m
19m
0:m
06m
0z"
01
15$
17$
04$
1:$
0>
1*'
1_&
0^&
1]&
1I"
1G"
0J"
1D"
0.
1-
1+
1(
#250000
0%
0!"
0`%
#260000
1%
1!"
1`%
0$'
04-
12.
02/
1cJ
0dJ
19i
08i
1Mj
0Sj
1Wj
1Dj
0&'
06-
14.
04/
0h%
1b%
1~%
1!&
1#&
1*&
0dG
0vH
1j%
0a%
1f%
1g%
1o%
1u%
1v%
0{%
1%&
0Kl
1Vl
0Gl
0Ql
0Ol
0Rl
0Pl
0*m
1Ul
1Wl
0=l
0Ml
0@l
0Nl
10m
18m
09m
1:m
16m
0?$
1@$
1h%
0b%
1c%
0*'
0_&
1^&
0]&
0cG
1tH
1KI
1&'
18,
1-7
1=J
1DJ
1t&
1{&
0fG
0oG
1mG
0n%
0v&
05.
1:*
1:J
1wH
0|%
0eG
0.m
00m
0h"
1g"
0c%
1;i
1Dl
0El
0Jj
1{i
1Pj
1+m
1=i
1:i
0Gj
0Rj
0-k
0^j
06m
0vl
03m
0l
1k
18$
1;$
1^$
0w$
0|$
1r$
1b$
1k$
1n$
1u$
0bG
1l%
1cG
1r%
1t%
1.m
0`$
1*'
1:,
106
1u&
1|&
0t%
0mG
1uH
1LI
1[I
1eI
1oI
1~I
06*
1=)
13&
160
115
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
1i&
1''
0:*
1;+
17-
15.
15/
140
121
122
113
104
1/5
1-6
1,8
0=J
0DJ
1fG
0-m
1/m
1F"
1C"
1+#
0p"
0k"
1u"
1'#
1|"
1y"
1r"
0:i
03k
0$k
0#k
0|j
0wj
0rj
0ij
0hj
0Oj
0{i
0Yj
0cj
1Jj
0#j
0ti
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
0ci
0mi
05j
0~i
0Fj
0Qj
0bi
0vi
0)#
1*
1'
1M
1I
1@
1=
19
16
04
0/
0x$
09$
1@%
0B%
05$
07$
1M%
1D%
0K
1<$
0-'
1C'
0M)
14,
00.
1(7
1v&
16*
1.:
1.1
1)6
1.8
1:&
1/;
08<
1:=
11<
09?
1<?
1;@
1>@
1HA
1DA
1@A
0KD
1PE
1UF
1pG
1pH
1VG
0)'
1?*
1<+
18-
17/
151
142
133
1L&
1/7
1mG
0uH
0LI
0[I
0eI
0oI
0~I
0o"
0E"
1k#
0i#
0I"
0G"
1^#
1g#
0`i
0hi
0ii
0ji
0li
0|i
0xi
0ui
0qi
1!j
0Bi
0kh
0@i
0Ci
0,l
14`
0Ii
0Li
0Pi
0Qi
0fk
0Ri
18`
0Vi
0Wi
1:`
0Yi
0^i
0_i
0Zi
0Pj
1pd
1Sc
0R`
1Z`
1B"
03
0-
0+
0)
1O!
0M!
1K!
1B!
0M%
0D%
1B%
1?%
1!$
1z#
1s#
1~$
1"%
1"$
1w#
1&
0<$
1&;
1&9
1.9
1'<
1:<
12>
1:>
14@
0IA
16A
1DB
1WG
1DC
1XG
1LC
1IE
1QE
1IF
1iH
1}H
1RG
1|H
18)
1{H
05*
17+
0~-
100
13-
0C'
12)
0S)
11/
1.2
1-3
1,4
124
1'8
0^#
0g#
1i#
1l#
14"
19"
1@"
1K#
1I#
13"
1<"
0fi
1Mc
0;`
1R`
1"e
1kb
0Di
0Gi
0Ji
0Mi
16`
0Ti
0Xi
0\i
0B"
1P!
1M!
0K!
0B!
1o!
1k!
1h!
1c!
1b!
1/!
1-!
1#$
1}#
1|#
1{#
1t#
1v#
1x#
1y#
11$
1,$
1+$
1)$
1'$
1$$
1&$
0&
1&:
12=
12?
1DD
1+5
12"
16"
17"
18"
1?"
1="
1;"
1:"
1$"
1)"
1*"
1,"
1."
11"
1/"
1n!
1l!
1j!
1i!
1g!
1f!
1e!
1a!
1`!
1^!
1]!
1[!
1Y!
1X!
1S!
1~#
1r#
12$
13$
10$
1/$
1.$
1-$
1*$
1($
1%$
15"
1A"
1#"
1""
1%"
1&"
1'"
1("
1+"
1-"
10"
1p!
1d!
1_!
1\!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
#270000
0%
0!"
0`%
#280000
1%
1!"
1`%
1$'
18+
15,
14-
12/
110
1/1
1/2
1.3
1-4
1,5
1*6
1)7
1(8
1'9
1':
1';
1(<
13=
13>
13?
15@
17A
1EB
1EC
1ED
1JE
1JF
1WF
1dJ
1jH
0'j
09i
0>l
06l
0/l
0'l
0~k
0wk
0pk
0ik
0ak
0Zk
0Sk
0Lk
0Fk
0>k
07k
01k
0+k
0'k
0!k
0zj
0uj
0pj
0lj
0fj
0Mj
0Wj
0\j
0aj
0Dj
0j%
1a%
0g%
1q%
1s%
0u%
0v%
1w%
0Fl
1Gl
1Ql
0Il
0Jl
1Rl
1*m
1?$
0h%
1b%
0mG
1bG
0l%
0r%
1m%
0x%
0wH
10m
1h"
1c%
1El
1)j
1-m
0/m
1l
0^$
1_$
0bG
0cG
1n%
1r%
0m%
0.m
0z%
0=)
0<+
0:,
08-
07/
051
042
033
006
0/7
0.8
0.:
0/;
09<
0:=
0<?
0>@
0UF
03&
0i&
0v&
1)'
1:*
1<*
0;+
08,
07-
05/
040
060
021
022
013
004
0/5
015
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
0-m
0+m
1/m
0+#
1*#
0r%
1m%
1t%
0n%
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
1ci
1#k
1|j
1wj
1rj
1ij
1mi
1hj
1Oj
1Yj
1^j
1cj
0?j
0Jj
0!j
1Pj
1ti
15j
1Ci
1Qi
1Ri
1Wi
19`
1Yi
1Zi
1_i
1`i
1bi
1ii
1ji
1li
1|i
1xi
1vi
1ui
1~i
1si
0M
1L
1+m
1-m
0DB
0DC
0IE
0QE
0RG
0WG
0XG
0iH
0|H
0}H
06*
07+
1M)
04,
03-
1E(
02)
01/
0.2
0-3
0,4
0(7
0'8
0&9
0&;
0'<
02>
04@
06A
0IF
08)
0{H
1=)
16/
0?*
0.1
024
0L&
0)6
0.9
0:&
0:<
0:>
01<
19?
0;@
1IA
0HA
0DA
0LC
0@A
1KD
0PE
0pG
0pH
0VG
1n%
0+m
1Bi
1kh
1@i
1,l
04`
1Ii
1Gi
1Li
1Pi
06`
1fk
08`
1Vi
1Ti
1Xi
1^i
1\i
1hi
1fi
1qi
0}i
0~i
1;`
0X`
0Sc
1Ji
1Mi
1Di
0!$
0z#
01$
0,$
0+$
0)$
0'$
0&$
0$$
0#$
0"$
0}#
0|#
0{#
0t#
0v#
0w#
0x#
0s#
1S)
16*
1-'
0E(
1~-
000
0+5
0&:
02=
02?
0DD
04"
09"
0$"
0)"
0*"
0,"
0."
0/"
01"
02"
03"
06"
07"
08"
0?"
0="
0<"
0;"
0@"
0"e
1X`
0Z`
0Mc
0o!
0n!
0l!
0k!
0j!
0h!
0g!
0f!
0e!
0c!
0b!
0a!
0`!
0^!
0]!
0[!
0Y!
0X!
0S!
0/$
0*$
0($
0%$
0~#
0y#
1s#
0r#
03$
02$
0.$
0-$
00$
15*
10.
0&"
0+"
0-"
00"
05"
0:"
1@"
0A"
0""
0#"
0'"
0("
0%"
0pd
0kb
0p!
1o!
0i!
0d!
0_!
0\!
0Z!
0W!
0V!
0U!
0T!
0R!
0Q!
#290000
0%
0!"
0`%
#300000
1%
1!"
1`%
1bJ
0$'
08+
05,
04-
02/
010
0/1
0/2
0.3
0-4
0,5
0*6
0)7
0(8
0'9
0':
0';
0(<
03=
03>
03?
05@
07A
0EB
0EC
0ED
0JE
0JF
0WF
0cJ
0dJ
0jH
1'j
19i
18i
1>l
16l
1/l
1'l
1~k
1wk
1pk
1ik
1ak
1Zk
1Sk
1Lk
1Fk
1>k
17k
11k
1+k
1'k
1!k
1zj
1uj
1pj
1lj
1fj
1Mj
1Wj
1\j
1aj
1Dj
07i
0c%
1d%
1h%
0b%
1y%
1j%
0a%
1i%
0Hl
0*m
02`
00m
1.m
0?$
0@$
1A$
0h%
1c%
0d%
1e%
1r%
0m%
0t%
1bG
1cG
0)'
1k%
1mG
0,m
0.m
10m
0h"
0g"
1f"
0e%
1!j
0/m
0-m
0l
0k
1j
1]$
0cG
0r%
1m%
1t%
1p%
1,m
18)
1pH
1{H
1-m
1,#
0p%
0kh
1N
1r#
1A"
1p!
#310000
0%
0!"
0`%
#320000
1%
1!"
1`%
1$'
1dJ
09i
0Dj
0j%
1a%
0f%
1g%
0i%
0o%
0q%
0s%
1u%
1v%
0w%
1Fl
0Gl
0Ql
1Il
1Jl
1Ol
1Hl
0Rl
1Pl
1*m
1?$
1h%
0n%
1iG
0bG
1l%
0k%
0mG
1r%
0m%
1x%
1wH
00m
1h"
0El
0)j
0-m
1/m
1+m
1l
1^$
0_$
0]$
1cG
1n%
0iG
0r%
1m%
1jG
1`$
0=)
19<
13&
1i&
1v&
1)'
0:*
0<*
1;+
18,
17-
07.
15/
140
121
122
113
104
1/5
1-6
1-7
1,8
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
01m
1-m
0+m
1+#
0*#
0,#
0n%
1iG
0jG
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
03k
0-k
0$k
0#k
0|j
0wj
0rj
0ij
0hj
0Oj
1yi
0Yj
0^j
0cj
1?j
1Jj
0!j
0Pj
0ti
05j
09`
1~i
1)#
0N
1M
0L
11m
1+m
1K
06*
08)
0{H
06/
0-'
0S)
01.
18.
1YG
1L&
1:&
11<
09?
1;@
1HA
1DA
1@A
0KD
1PE
1"'
1pG
1VG
1jG
01m
0Bi
0@i
0$j
0,l
14`
0Ii
0Li
0Pi
0fk
18`
0Vi
0^i
0hi
0th
0z`
1Mc
1Z`
1}i
0u#
0s#
05*
1ZG
0IA
18)
1{H
0>"
0@"
16`
0sh
1kb
0o!
0m!
0r#
1[G
0A"
0rh
0p!
1r#
1\G
1A"
0qh
1p!
1]G
0ph
1^G
0oh
1_G
0nh
1`G
0mh
0aG
1lh
#330000
0%
0!"
0`%
#340000
1%
1!"
1`%
07*
02.
1cJ
0dJ
19i
08i
1Sj
1Hj
0h%
1b%
0y%
0!&
0*&
1j%
0a%
1f%
0g%
1o%
0u%
1Ql
0Ol
1Rl
0Pl
0*m
1=l
1@l
12`
10m
0?$
1@$
1h%
0b%
0c%
1d%
0cG
1z%
0"'
0)'
1=)
1<+
1:,
18-
17.
17/
160
151
142
133
115
106
1/7
1.8
1.:
1/;
1:<
1:=
1<?
1>@
1UF
0t&
0{&
1:)
1mG
1n%
0iG
0l%
0wH
1.m
00m
0h"
1g"
1e%
1c%
0d%
1El
0+m
0Cj
1Gj
1Rj
0Ci
0Qi
0Ri
0Wi
0Xi
0Yi
0Zi
0_i
0`i
0bi
0ci
0ii
0ji
0li
0mi
0|i
0yi
0xi
0vi
0ui
0~i
1!j
1$j
0si
0l
1k
0^$
0r$
1bG
1cG
0t%
0m%
0jG
0.m
0,m
0`$
1?*
124
1.9
1:>
1DB
1DC
1LC
1IE
1QE
1RG
1WG
1XG
1iH
1|H
1}H
16*
17+
0~-
0ZG
0M)
14,
13-
00.
1((
11.
08.
11/
0YG
1.1
1.2
1-3
1,4
0[G
1)6
1(7
0\G
1'8
1&9
0]G
1&;
1'<
12=
12>
0^G
14@
16A
0_G
1IF
1aG
0u&
0|&
1;)
03&
0i&
0v&
1:*
1<*
0;+
08,
07-
07.
05/
040
060
021
022
013
004
0/5
015
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
0e%
11m
0/m
0+#
0u"
1p%
1r%
1t%
1,m
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
1ci
1#k
1|j
1wj
1rj
1ij
1mi
1hj
1Oj
1yi
1Yj
1^j
1cj
0?j
0Jj
1Pj
1ti
15j
0Bj
1Fj
1Qj
0lh
1nh
1oh
1ph
1qh
1rh
1th
1z`
0=`
1pd
1Sc
1sh
1"e
0Ji
0Mi
0Di
0Gi
0Ti
0\i
0fi
0qi
0)#
0M
09
11$
1,$
1+$
1)$
1($
1'$
1&$
1$$
1#$
1"$
1!$
1}#
1|#
1{#
1z#
1t#
1u#
1v#
1w#
1x#
1s#
0-m
0K
100
1+5
1&:
12?
1DD
0`G
1v&
0<*
17.
1)'
1<)
0.:
0?*
0<+
0:,
0((
1,)
01.
07/
0.1
051
042
033
0L&
0)6
006
0/7
0.8
0:&
0/;
18<
0:=
01<
19?
0<?
0;@
0>@
1IA
0HA
0DA
0@A
1KD
0PE
0UF
0pG
0VG
0n%
0p%
1$"
1)"
1*"
1,"
1-"
1."
1/"
11"
12"
13"
14"
16"
17"
18"
19"
1?"
1>"
1="
1<"
1;"
1@"
1+m
1Bi
1@i
1Ci
1,l
04`
1Ii
1Li
1Pi
06`
1Qi
1fk
1Ri
08`
1Vi
1Wi
0:`
1Yi
1^i
1_i
1`i
1bi
1hi
1ii
1ji
1li
1|i
0[`
1=`
1vi
1ui
1qi
1Zi
0Aj
0!j
0yi
1?j
0Pj
1mh
1o!
1n!
1m!
1l!
1k!
1j!
1h!
1g!
1f!
1e!
1c!
1b!
1a!
1`!
1^!
1]!
1\!
1[!
1Y!
1X!
1S!
0!$
0z#
0u#
1}$
0~$
0"%
13$
12$
1.$
1-$
10$
1/$
1*$
1%$
1~#
1y#
08-
08)
0pH
0{H
0=)
16/
0&;
07+
1~-
000
04,
16'
0,)
11.
01/
0.2
0-3
0,4
024
0(7
0'8
0&9
0.9
0'<
0:<
02>
0:>
04@
06A
0DB
0WG
0DC
0XG
0LC
0IE
0QE
0IF
0iH
0}H
0RG
0|H
04"
09"
0>"
1L#
0K#
0I#
1""
1#"
1'"
1("
1%"
1&"
1+"
10"
15"
1:"
1Di
1Gi
1Ji
1Mi
1Ti
1Xi
1\i
1fi
1[`
0V`
0"e
0}i
1~i
1kh
1xi
0m!
1i!
0h!
1d!
0c!
1_!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
10!
0/!
0-!
01$
0,$
0+$
0)$
0'$
0$$
0#$
0"$
0}#
0|#
0{#
0t#
0w#
0x#
0y#
0&$
1u#
1-'
06'
1M)
03-
06*
17/
10.
0+5
0&:
02=
02?
0DD
0$"
0)"
0*"
0,"
0."
01"
02"
03"
06"
07"
08"
0?"
0<"
0;"
0:"
0/"
1>"
0pd
0|i
0Sc
1V`
0Z`
0n!
1m!
0k!
0j!
0i!
0g!
0f!
0e!
0b!
0a!
0`!
0^!
0]!
0[!
0Y!
0X!
0S!
02$
03$
00$
0/$
0.$
0-$
0*$
0($
0%$
0~#
0s#
0r#
0v#
0-'
10'
11/
0#"
0""
0%"
0&"
0'"
0("
0+"
0-"
00"
05"
0@"
0A"
0="
0J`
1Z`
0p!
0o!
0l!
0d!
0_!
0\!
0Z!
0W!
0V!
0U!
0T!
0R!
0Q!
1t#
1?"
1n!
#350000
0%
0!"
0`%
#360000
1%
1!"
1`%
0$'
12.
12/
1dJ
09i
0Mj
0Sj
1Dj
0:)
1t&
1x&
0j%
1a%
0f%
1g%
0o%
1q%
1s%
1u%
0v%
0"&
0%&
1&&
1lG
0Sl
0Tl
1Kl
1yh
1Gl
0Ql
0Il
0Jl
1Ol
0Rl
1Pl
1*m
0Lj
0Rj
1Cj
1?$
0h%
1b%
0;)
1u&
1y&
1n%
0bG
1l%
0r%
1m%
1%'
18*
19+
16,
15-
13.
13/
120
101
102
1/3
1.4
1-5
1+6
1*7
1)8
1(9
1(:
1(;
1)<
14=
14>
14?
16@
18A
1FB
1FC
1FD
1KE
1LF
1XF
1kH
0#'
0'&
1jG
1#I
1(I
1-I
12I
17I
1<I
1AI
1FI
1PI
1UI
1ZI
1_I
1dI
1iI
1nI
1sI
1xI
1}I
1$J
1)J
1.J
13J
18J
0mG
1wH
10m
1h"
0c%
1d%
0El
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
1<i
0ra
0ih
0qg
0yf
0#f
0:_
0B^
0J]
0R\
0Z[
0bZ
0jY
0rX
0zW
0$W
0,V
0FT
0(U
0DS
0LR
0TQ
0\P
0dO
0#N
0tM
0Zd
0Qe
00K
0'L
0}L
0bc
0sa
1-m
1/m
0+m
0Kj
0Qj
1Bj
1l
16$
1a$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1l$
1y$
08$
0;$
1^$
1_$
1bG
0l%
0cG
0n%
1iG
1r%
1.m
1`$
1m$
1;*
16.
07/
0&'
09*
14/
13&
1i&
0)'
0<)
0:*
1;+
18,
17-
15/
140
160
121
122
113
104
1/5
115
1-6
1-7
1,8
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
1e%
0-m
1+m
0/m
1H"
1(#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1{"
1n"
0F"
0C"
1+#
1*#
0t%
0jG
1sH
0m%
0,m
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
03k
0-k
0$k
0ci
0#k
0|j
0wj
0rj
0ij
0mi
0hj
0Oj
0Yj
0^j
0cj
1Jj
1Aj
1!j
0ti
05j
08m
17m
16m
1|i
0zi
0@j
1)#
1z"
1,
0*
0'
1M
1L
1J
1H
1G
1F
1E
1D
1C
1B
1A
1?
12
0:$
1!%
1"%
0}$
11m
1K
1>
07.
1-'
00'
1S)
01/
0''
0*'
1<)
0>)
1:*
0:J
1]&
05/
1;J
1.:
18)
1{H
06/
1?*
1<+
1:,
0=*
09,
17/
1.1
151
142
133
1L&
1)6
106
1/7
1.8
1:&
1/;
08<
1:=
11<
09?
1<?
1;@
1>@
1HA
1DA
1@A
0KD
1PE
1UF
1pG
1pH
1VG
1p%
0tH
1"I
0D"
1J#
1I#
0L#
13m
0Bi
0kh
0@i
0Ci
0,l
14`
0Ii
0Li
0Pi
0Qi
0fk
0Ri
18`
0Vi
0Wi
1:`
0Yi
0^i
0_i
0`i
0bi
0hi
0ii
0ji
0li
0|i
1wi
1>j
0vi
0ui
0qi
1}i
0Zi
1Oj
0Jj
0Aj
1#j
0Mc
1J`
0Z`
1yi
0(
00!
1.!
1-!
1!$
1z#
0t#
0#I
1'I
1)'
16/
1&;
17+
0~-
100
0M)
14,
00.
0?*
0<+
150
131
0:,
0-'
1}(
0S)
01.
11/
1.2
1-3
1,4
124
1(7
1'8
1&9
1.9
1'<
1:<
12>
1:>
14@
0IA
16A
1DB
1WG
1DC
1XG
1LC
1IE
1QE
1IF
1iH
1}H
1RG
1|H
1(m
14"
19"
0?"
0(I
1,I
0Di
0Gi
0Ji
0Mi
16`
0Ti
0Xi
0\i
0fi
1Mc
0_`
1Z`
1vi
0=j
0ni
1ui
1qi
1pd
1Sc
1"e
0}i
0!j
0n!
1h!
1c!
11$
1,$
1+$
1)$
1'$
1$$
1#$
1"$
1}#
1|#
1{#
1t#
1w#
1x#
1y#
1r#
1&$
1A%
0@%
0?%
0u#
1&m
08)
0{H
07/
07+
1~-
000
060
051
032
023
0}(
1M)
04,
19-
1+5
1&:
12=
12?
1DD
0-I
11I
1$"
1)"
1*"
1,"
1."
11"
12"
13"
16"
17"
18"
1?"
1<"
1;"
1:"
1A"
1/"
1j#
0k#
0l#
0>"
1$m
0j`
0Sc
1_`
1;j
1ki
1li
1mi
0"e
1|i
1p!
1n!
0m!
1k!
1j!
1i!
1g!
1f!
1e!
1b!
1a!
1`!
1^!
1]!
1[!
1Y!
1X!
1S!
0P!
0O!
1N!
12$
13$
10$
1/$
1.$
1-$
1*$
1($
1%$
1~#
0w#
0x#
0y#
02I
16I
09-
18.
01/
1YG
10.
0.1
0.2
042
033
024
105
1.6
1"m
1#"
1""
1%"
1&"
1'"
1("
1+"
1-"
10"
15"
0<"
0;"
0:"
07I
1;I
0:j
0di
1fi
1ii
1ji
0pd
0th
0z`
1j`
0k!
0j!
0i!
1d!
1_!
1\!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
0{#
0z#
0t#
0r#
1~l
1ZG
0-3
0,4
0+5
015
006
0.7
0-8
0<I
1@I
08"
09"
0?"
0A"
1|l
17j
1ai
1bi
1ci
0sh
0p!
0n!
0h!
0g!
0~#
0}#
0|#
0AI
1EI
1[G
0)6
0(7
0/7
0.8
0.9
1-:
1-;
1zl
05"
06"
07"
0FI
1JI
06j
0[i
1\i
1_i
1`i
0rh
0f!
0e!
0d!
0"$
0!$
1xl
1\G
0'8
0&9
0&:
0.:
0/;
0:<
09=
1;?
0KI
1OI
03"
04"
1vl
0Si
13j
1Xi
1Yi
1Zi
0qh
0c!
0b!
0%$
0$$
0#$
0PI
1TI
1]G
0&;
0'<
02=
0:=
0:>
1<@
1KA
0<?
1tl
00"
01"
02"
0UI
1YI
1Ri
0Oi
02j
1Ti
1Wi
0ph
0a!
0`!
0_!
0($
0'$
0&$
1rl
02>
1^G
02?
0>@
0KB
1MD
0DB
0WG
04@
0ZI
1^I
0-"
0."
0/"
1pl
1Mi
0Fi
10j
1Qi
0oh
0^!
0]!
0\!
0+$
0*$
0)$
0_I
1cI
06A
1_G
0DC
0LC
1SF
0XG
0IE
0QE
1nl
0*"
0+"
0,"
0dI
1hI
1Di
1Ji
0/j
1Gi
0nh
0[!
0Z!
0Y!
0-$
0,$
1ll
0DD
0UF
0VG
0zH
1`G
0iI
1mI
0("
0)"
1jl
0mh
1-j
1Bi
1Ci
0X!
0W!
00$
0.$
0/$
0nI
1rI
0IF
0RG
0|H
0iH
0pH
0}H
0aG
1hl
0%"
0'"
0&"
0sI
1wI
1lh
1kh
0V!
0U!
0T!
01$
1fl
0p%
1t%
1cG
1tI
1yI
1~I
1%J
1*J
1/J
14J
19J
0FJ
0xI
1|I
0$"
0tI
1dl
1jh
0S!
03$
02$
0}I
1#J
0yI
1bl
0""
0#"
0$J
1(J
0R!
0Q!
0~I
1`l
1_%
0)J
1-J
0%J
1^l
1m#
0.J
12J
1q!
0*J
1\l
03J
17J
0/J
1Zl
08J
04J
1Xl
09J
#370000
0%
0!"
0`%
#380000
1%
1!"
1`%
0dJ
19i
1j%
0a%
1f%
0g%
1o%
0q%
0s%
0u%
1v%
1"&
1%&
0&&
0lG
1Sl
1Tl
0Kl
0yh
0Gl
1Ql
1Il
1Jl
0Ol
1Rl
0Pl
0*m
0?$
1h%
0b%
1n%
0iG
0bG
0r%
0%'
08*
09+
06,
05-
03.
03/
020
001
002
0/3
0.4
0-5
0+6
0*7
0)8
0(9
0(:
0(;
0)<
04=
04>
04?
06@
08A
0FB
0FC
0FD
0KE
0LF
0XF
0kH
1'&
1jG
0sH
1#I
0'I
1(I
0,I
1-I
01I
12I
06I
17I
0;I
1<I
0@I
1AI
0EI
1FI
0JI
1PI
0TI
1UI
0YI
1ZI
0^I
1_I
0cI
1dI
0hI
1iI
0mI
1nI
0rI
1sI
0wI
1xI
0|I
1}I
0#J
1$J
0(J
1)J
0-J
1.J
02J
13J
07J
18J
1p%
0t%
0cG
1mG
0wH
00m
0h"
1c%
0d%
1El
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
0<i
1ra
1ih
1qg
1yf
1#f
1:_
1B^
1J]
1R\
1Z[
1bZ
1jY
1rX
1zW
1$W
1,V
1FT
1(U
1DS
1LR
1TQ
1\P
1dO
1#N
1tM
1Zd
1Qe
10K
1'L
1}L
1bc
1sa
1-m
1/m
0+m
0l
06$
0a$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0l$
0y$
18$
1;$
0^$
0_$
1bG
1cG
08J
03J
0.J
0)J
0$J
0}I
0xI
0sI
0nI
0iI
0dI
0_I
0ZI
0UI
1KI
0OI
0FI
0AI
0<I
07I
02I
0-I
0(I
1tH
0"I
0jG
0.m
0`$
0m$
1&'
19*
04/
1#'
03&
0i&
0v&
0<)
0:*
1<*
0;+
08,
07-
17.
15/
040
160
021
022
013
004
0/5
115
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
0e%
11m
03m
1&m
1$m
1"m
1~l
1|l
1zl
1xl
0vl
1rl
1pl
1nl
1ll
1jl
1hl
1fl
1dl
1bl
1`l
1^l
1\l
1Zl
1Xl
0/m
0H"
0(#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0{"
0n"
1F"
1C"
0+#
0*#
1r%
1t%
0#I
0PI
1,m
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
0ci
1#k
1|j
1wj
1rj
1ij
0mi
1hj
0Oj
0yi
1Yj
1^j
1cj
0?j
1Jj
1Aj
1Pj
1ti
15j
18m
07m
06m
0)#
0z"
0,
1*
1'
0M
0L
0J
0H
0G
0F
0E
0D
0C
0B
0A
0?
02
1:$
1tl
1(m
0-m
0K
0>
1''
1*'
1>)
1:*
1:J
0]&
05/
0;J
1.:
06/
1<+
1:,
1=*
19,
18-
1-'
1S)
11.
08.
0YG
0;*
17/
050
1.1
0[G
031
151
132
142
123
133
124
0L&
005
1)6
0\G
0.6
106
1.7
1/7
1-8
1.8
1.9
0:&
0-:
0-;
1/;
1:<
0;?
18<
19=
1:=
1:>
0KA
01<
19?
0<@
1<?
0;@
1>@
1IA
0MD
0HA
1KB
0DA
1LC
0@A
1KD
0SF
0PE
1UF
0pG
1pH
1zH
0n%
0p%
1D"
1+m
0-j
0kh
1@i
0Ci
1,l
1/j
04`
1Ii
0Gi
1Li
00j
1Pi
1Fi
06`
0Qi
1fk
0Ri
12j
08`
1Vi
1Oi
0Ti
0Wi
03j
0:`
1Si
0Xi
0Yi
16j
1[i
1^i
0\i
0_i
07j
0`i
0ai
0bi
1:j
1qh
1di
1hi
0fi
0ii
0;j
0ji
0ki
0li
1=j
1rh
1ni
0|i
1@j
1th
1z`
0Mc
0Z`
0xi
0wi
0>j
0vi
0ui
1}i
0Zi
1Oj
0Jj
0#j
1(
1!$
1z#
1u#
0)'
1=)
06.
1&;
17+
0~-
0<+
0:,
0M)
14,
13-
00.
0ZG
0-'
1((
0S)
11/
060
051
1.2
042
1-3
033
1,4
1+5
024
015
006
1(7
0/7
1'8
0.8
1&9
1&:
0]G
0.9
0.:
0/;
1'<
12=
0<?
0:<
0:=
12>
0^G
12?
0:>
0>@
14@
16A
0_G
1DD
0`G
0LC
0UF
1IF
1aG
1FJ
0pH
14"
19"
1>"
1kh
0jh
0lh
1Ci
1Gi
1mh
1nh
1Qi
1Ti
1oh
1Wi
1Xi
1Ri
1Yi
1Zi
1\i
1ph
1_i
1`i
1bi
1ci
1fi
1ii
1ji
1li
1mi
1Mc
0=`
1Z`
1sh
1pd
1Sc
1vi
1ui
1"e
1zi
0~i
1!j
1m!
1h!
1c!
11$
1/$
1,$
1+$
1*$
1)$
1($
1'$
1%$
1$$
1#$
1"$
1~#
1}#
1|#
1{#
1t#
1v#
1w#
1x#
1&$
0A%
1@%
1?%
18)
1pH
1{H
16*
07.
07+
1~-
19'
0((
04,
0.1
0.2
0-3
0,4
0+5
0)6
0(7
0'8
0&9
0&:
0&;
0'<
04@
02=
02>
02?
06A
0DD
0IF
1$"
1&"
1)"
1*"
1+"
1,"
1-"
1."
10"
11"
12"
13"
15"
16"
17"
18"
1?"
1="
1<"
1;"
1/"
0j#
1k#
1l#
1=`
0F`
0"e
1yi
0kh
1n!
1l!
1k!
1j!
1g!
1f!
1e!
1d!
1b!
1a!
1`!
1_!
1^!
1]!
1\!
1[!
1Z!
1Y!
1X!
1U!
1S!
1P!
1O!
0N!
01$
0/$
0,$
0*$
0)$
0($
0+$
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0w#
0x#
1s#
0_%
09'
1=+
01.
0$"
0&"
0)"
0+"
0,"
0-"
0*"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0<"
0;"
1@"
0f`
1F`
0m#
1o!
0k!
0j!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0U!
0S!
0u#
1r#
0q!
0>"
1A"
1p!
0m!
#390000
0%
0!"
0`%
#400000
1%
1!"
1`%
1$'
17*
14-
02.
1dJ
09i
1Sj
0Wj
0Hj
0Dj
1:)
1{&
1q&
0t&
0j%
1a%
0f%
1g%
0o%
1q%
1s%
1u%
0v%
0"&
0%&
1&&
1lG
0Sl
0Tl
1Kl
1yh
1Gl
0Ql
0Il
0Jl
1Ol
0Rl
1Pl
1*m
1Rj
0Vj
0Gj
0Cj
1?$
0h%
1b%
1;)
1|&
1r&
0u&
1n%
0bG
1l%
0r%
1m%
1%'
18*
19+
16,
15-
13.
13/
120
101
102
1/3
1.4
1-5
1+6
1*7
1)8
1(9
1(:
1(;
1)<
14=
14>
14?
16@
18A
1FB
1FC
1FD
1KE
1LF
1XF
1kH
0#'
0'&
1jG
1#I
1(I
1-I
12I
17I
1<I
1AI
1FI
1PI
1UI
1ZI
1_I
1dI
1iI
1nI
1sI
1xI
1}I
1$J
1)J
1.J
13J
18J
0mG
1wH
10m
1h"
0c%
1d%
0El
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
1<i
0ra
0ih
0qg
0yf
0#f
0:_
0B^
0J]
0R\
0Z[
0bZ
0jY
0rX
0zW
0$W
0,V
0FT
0(U
0DS
0LR
0TQ
0\P
0dO
0#N
0tM
0Zd
0Qe
00K
0'L
0}L
0bc
0sa
1-m
1/m
0+m
1Qj
0Uj
0Fj
0Bj
1l
16$
1a$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1l$
1y$
08$
0;$
1^$
1_$
1bG
0l%
0cG
0n%
1iG
1r%
1.m
1`$
1m$
0=)
16.
16/
09,
08-
0&'
09*
14/
13&
1i&
1)'
1<)
0:*
0<*
1;+
18,
17-
15/
140
160
121
122
113
104
1/5
115
1-6
1-7
1,8
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
1e%
0-m
1+m
0/m
1H"
1(#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1{"
1n"
0F"
0C"
1+#
1*#
0t%
0jG
1sH
0m%
0,m
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
03k
0-k
0$k
0ci
0#k
0|j
0wj
0rj
0ij
0mi
0hj
0Oj
0Yj
0^j
0cj
1?j
1Jj
0Aj
0!j
0ti
05j
08m
17m
16m
1xi
1wi
0}i
0zi
1~i
1)#
1z"
1,
0*
0'
1M
1L
1J
1H
1G
1F
1E
1D
1C
1B
1A
1?
12
0:$
0"%
1#%
1~$
1}$
11m
1K
1>
06*
17.
1M)
0=+
03-
19-
10.
0''
0*'
0>)
1:*
0:J
1]&
05/
1;J
1.:
08)
0{H
1?*
1<+
0=*
1.1
151
142
133
1L&
1)6
106
1/7
1.8
1:&
1/;
08<
1:=
11<
09?
1<?
1;@
1>@
1HA
1DA
1@A
0KD
1PE
1UF
1pG
1VG
1p%
0tH
1"I
0D"
0I#
1H#
1K#
1L#
13m
0Bi
0@i
0Ci
0,l
14`
0Ii
0Li
0Pi
0Qi
0fk
0Ri
18`
0Vi
0Wi
1:`
0Yi
0^i
0_i
0`i
0bi
0hi
0ii
0ji
0li
1>j
0ui
0qi
0Zi
1Oj
0Jj
1#j
0pd
0j`
1f`
0Sc
0yi
0(
10!
1/!
0-!
1,!
1!$
1z#
0v#
0s#
0#I
1'I
11.
0)'
1=)
07/
1&;
1i(
17+
09-
0~-
100
0?*
0<+
150
131
1.2
1-3
1,4
124
1(7
1'8
1&9
1.9
1'<
1:<
12>
1:>
14@
0IA
16A
1DB
1WG
1DC
1XG
1LC
1IE
1QE
1IF
1iH
1}H
1RG
1|H
1(m
14"
19"
0="
0@"
0(I
1,I
0Di
0Gi
0Ji
0Mi
16`
0Ti
0Xi
0\i
0fi
0=j
0ni
1ui
1qi
1"e
1j`
0G`
1|i
0~i
1!j
0o!
0l!
1h!
1c!
11$
1,$
1+$
1)$
1'$
1$$
1#$
1"$
1}#
1|#
1{#
1x#
1y#
0r#
1&$
1A%
0@%
0?%
1u#
1&m
18)
1{H
16*
1S)
01/
00.
1-'
0i(
07+
1~-
000
060
051
032
023
1+5
1&:
12=
12?
1DD
0-I
11I
1$"
1)"
1*"
1,"
1."
11"
12"
13"
16"
17"
18"
1;"
1:"
0A"
1/"
1j#
0k#
0l#
1>"
1$m
1;j
1ki
1li
1mi
0"e
1G`
0Z`
1pd
0Mc
0p!
1m!
1j!
1i!
1g!
1f!
1e!
1b!
1a!
1`!
1^!
1]!
1[!
1Y!
1X!
1S!
0P!
0O!
1N!
12$
13$
10$
1/$
1.$
1-$
1*$
1($
1%$
1~#
0x#
0y#
0t#
1s#
02I
16I
15*
10.
0.1
0.2
042
033
024
105
1.6
1"m
1#"
1""
1%"
1&"
1'"
1("
1+"
1-"
10"
15"
0;"
0:"
0?"
1@"
07I
1;I
0:j
0di
1fi
1ii
1ji
0pd
0kb
1o!
0n!
0j!
0i!
1d!
1_!
1\!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
0{#
0z#
1r#
1~l
0-3
0,4
0+5
015
006
0.7
0-8
0<I
1@I
08"
09"
1A"
1|l
17j
1ai
1bi
1ci
1p!
0h!
0g!
0~#
0}#
0|#
0AI
1EI
0)6
0(7
0/7
0.8
0.9
1-:
1-;
1zl
05"
06"
07"
0FI
1JI
06j
0[i
1\i
1_i
1`i
0f!
0e!
0d!
0"$
0!$
1xl
0'8
0&9
0&:
0.:
0/;
0:<
09=
1;?
0KI
1OI
03"
04"
1vl
0Si
13j
1Xi
1Yi
1Zi
0c!
0b!
0%$
0$$
0#$
0PI
1TI
0&;
0'<
02=
0:=
0:>
1<@
1KA
0<?
1tl
00"
01"
02"
0UI
1YI
1Ri
0Oi
02j
1Ti
1Wi
0a!
0`!
0_!
0($
0'$
0&$
1rl
02>
02?
0>@
0KB
1MD
0DB
0WG
04@
0ZI
1^I
0-"
0."
0/"
1pl
1Mi
0Fi
10j
1Qi
0^!
0]!
0\!
0+$
0*$
0)$
0_I
1cI
06A
0DC
0LC
1SF
0XG
0IE
0QE
1nl
0*"
0+"
0,"
0dI
1hI
1Di
1Ji
0/j
1Gi
0[!
0Z!
0Y!
0-$
0,$
1ll
0DD
0UF
0VG
0zH
0iI
1mI
0("
0)"
1jl
1-j
1Bi
1Ci
0X!
0W!
00$
0.$
0/$
0nI
1rI
0IF
0RG
0|H
0iH
0}H
1hl
0%"
0'"
0&"
0sI
1wI
0V!
0U!
0T!
01$
1fl
0xI
1|I
0$"
1dl
0S!
03$
02$
0}I
1#J
1bl
0""
0#"
0$J
1(J
0R!
0Q!
1`l
0)J
1-J
1^l
0.J
12J
1\l
03J
17J
1Zl
08J
1Xl
#410000
0%
0!"
0`%
#420000
1%
1!"
1`%
1aJ
0bJ
0cJ
0dJ
19i
18i
17i
06i
0e%
1gG
0}%
0$&
1c%
0d%
1h%
0b%
0~%
0#&
1j%
0a%
1f%
0g%
1o%
0q%
0s%
0u%
1{%
1"&
0&&
0lG
1Sl
1Tl
0yh
0Vl
1Ql
1Il
1Jl
0Ol
1Rl
0Pl
0*m
1Ml
1Nl
00m
0.m
1xh
11`
1,m
0?$
0@$
0A$
1B$
0h%
0c%
1e%
0gG
1hG
0]&
0^&
0r&
0y&
0|&
0;)
1tH
0"I
1KI
0OI
0q&
0x&
0{&
1&'
0:)
19*
1:+
17,
16-
130
111
112
103
1/4
1.5
1,6
1+7
1*8
1)9
1):
1);
1*<
15=
15>
15?
17@
19A
1GB
1GC
1GD
1LE
1MF
1YF
1lH
0iG
1v&
05.
15/
0;J
1eG
0%'
08*
09+
06,
05-
03.
03/
020
001
002
0/3
0.4
0-5
0+6
0*7
0)8
0(9
0(:
0(;
0)<
04=
04>
04?
06@
08A
0FB
0FC
0FD
0KE
0LF
0XF
0kH
1jG
0sH
1#I
0'I
1(I
0,I
1-I
01I
12I
06I
17I
0;I
1<I
0@I
1AI
0EI
1FI
0JI
1PI
0TI
1UI
0YI
1ZI
0^I
1_I
0cI
1dI
0hI
1iI
0mI
1nI
0rI
1sI
0wI
1xI
0|I
1}I
0#J
1$J
0(J
1)J
0-J
1.J
02J
13J
07J
18J
0p%
1t%
0x%
1cG
1mG
0wH
02m
0,m
1.m
10m
0h"
0g"
0f"
1e"
0hG
1El
1)j
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
1ra
1ih
1qg
1yf
1#f
1:_
1B^
1J]
1R\
1Z[
1bZ
1jY
1rX
1zW
1$W
1,V
1FT
1(U
1DS
1LR
1TQ
1\P
1dO
1#N
1tM
1Zd
1Qe
10K
1'L
1}L
1bc
1sa
0;i
0Oj
1{i
0Pj
05m
0Tm
0Sm
0Rm
0Qm
0Pm
0Om
0Nm
0Mm
0Lm
0Km
0Jm
0Im
0Hm
0Gm
0Fm
0Em
0Dm
0Cm
0Bm
0Am
0@m
0?m
0>m
0=m
0:m
0;m
0<m
07m
1Cj
06m
1Gj
1Lj
1Vj
0vl
03m
1Bj
1Fj
1Kj
1Uj
0l
0k
0j
1i
06$
0a$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0l$
0y$
0^$
0_$
0b$
0k$
0n$
0u$
0p$
0bG
0cG
0r%
0t%
1n%
1p%
1kG
08J
03J
0.J
0)J
0$J
0}I
0xI
0sI
0nI
0iI
0dI
0_I
0ZI
0UI
0KI
0FI
0AI
0<I
07I
02I
0-I
0(I
0tH
0PI
0#I
12m
0`$
0m$
1=*
19,
1;*
0fG
0&'
09*
0:+
07,
06-
04.
04/
030
011
012
003
0/4
0.5
0,6
0+7
0*8
0)9
0):
0);
0*<
05=
05>
05?
07@
09A
0GB
0GC
0GD
0LE
0MF
0YF
0lH
0z%
0=)
09<
03&
0i&
0v&
1)'
0<)
0:*
0;+
08,
07-
07.
05/
040
021
022
013
004
0/5
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
1(m
1tl
13m
1&m
1$m
1"m
1~l
1|l
1zl
1xl
1vl
1rl
1pl
1nl
1ll
1jl
1hl
1fl
1dl
1bl
1`l
1^l
1\l
1Zl
1Xl
0+m
1-m
1/m
0H"
0(#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0{"
0n"
0+#
0*#
0'#
0|"
0y"
0r"
0w"
0jG
0kG
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
1#k
1|j
1wj
1rj
1ij
1hj
1Oj
1yi
1Yj
1^j
1cj
1Jj
1Aj
0!j
1Pj
1ti
15j
19`
1~i
1si
15m
1Tm
1Sm
1Rm
1Qm
1Pm
1Om
1Nm
1Mm
1Lm
1Km
1Jm
1Im
1Hm
1Gm
1Fm
1Em
1Dm
1Cm
1Bm
1Am
1@m
1?m
1>m
1=m
18m
19m
1:m
1;m
1<m
17m
16m
1:i
0@j
0wi
0>j
0)#
0z"
0,
0M
0L
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0=
0;
06
02
1x$
0A%
0B%
0}$
0~$
0!%
0#%
11m
0K
0>
0p%
0mG
06*
08)
0{H
06/
0-'
0S)
01.
18.
1YG
0;*
06.
050
031
132
123
0L&
005
0.6
1.7
1-8
0:&
0-:
0-;
0;?
19=
0KA
01<
19?
0<@
0;@
1IA
0MD
0HA
1KB
0DA
0@A
1KD
0SF
0PE
0pG
0pH
1zH
1o"
0j#
0i#
0L#
0K#
0J#
0H#
0-j
1kh
1@i
1,l
1/j
04`
1Ii
1Li
00j
1Pi
1Fi
06`
1fk
12j
08`
1Vi
1Oi
03j
1Si
16j
1[i
1^i
07j
0ai
1:j
1di
1hi
0;j
0ki
1=j
1ni
1zi
1@j
0th
0z`
1Mc
1Z`
1}i
13
0N!
0M!
00!
0/!
0.!
0,!
0u#
0s#
1<$
05*
1ZG
0>"
0@"
0sh
1kb
1B"
0o!
0m!
0r#
1&
1[G
0A"
0rh
0p!
1\G
0qh
1]G
0ph
1^G
0oh
1_G
0nh
1`G
0mh
0aG
1lh
0FJ
1jh
1_%
1m#
1q!
#430000
0%
0!"
0`%
#440000
1%
1!"
1`%
0aJ
16i
0e%
0f%
0o%
1}%
0"&
1$&
1dG
1nG
1vH
0Ul
0Ll
0Wl
0xh
1yh
01`
1Ol
1Pl
1,m
0B$
1%'
1&'
18*
19*
19+
16,
15-
16-
13.
13/
14/
120
101
102
1/3
1.4
1-5
1+6
1*7
1)8
1(9
1(:
1(;
1)<
14=
14>
14?
16@
18A
1FB
1FC
1FD
1KE
1LF
1XF
1kH
1|%
1\&
1fG
1x%
0e"
1p%
1VI
1eI
0)j
0:i
0>i
0Dl
0ra
0ih
0qg
0yf
0#f
0:_
0B^
0J]
0R\
0Z[
0bZ
0jY
0rX
0zW
0$W
0,V
0FT
0(U
0DS
0LR
0TQ
0\P
0dO
0#N
0tM
08m
0Zd
0Qe
0:m
00K
0'L
0}L
07m
0bc
06m
0sa
0i
1z$
1w$
1|$
1p$
1`$
1m$
0&'
1*'
1>)
06-
1_&
14.
04/
1]&
1v&
15.
19.
0p%
1mG
0VI
0eI
1z%
18<
19<
1m"
1p"
1k"
1w"
09`
0:`
0si
0{i
0Pj
18m
09m
1:m
16m
1)#
1z"
1;
14
11
1/
14$
19$
1K
1>
0<$
0*'
0_&
1^&
0]&
17.
1J"
1E"
0yi
0B"
1.
1)
1B%
0&
1-'
1S)
11.
08.
0YG
1i#
1th
1z`
0Mc
0Z`
1M!
1u#
1.'
15*
09.
0ZG
1>"
1sh
0kb
1m!
0[G
1rh
0\G
1qh
0]G
1ph
0^G
1oh
0_G
1nh
0`G
1mh
1aG
0lh
1FJ
0jh
0_%
0m#
0q!
#450000
0%
0!"
0`%
#460000
1%
1!"
1`%
1dJ
09i
0j%
1a%
1"&
0nG
1Ll
0yh
1*m
1?$
1h%
0mG
0%'
08*
09+
06,
05-
03.
03/
020
001
002
0/3
0.4
0-5
0+6
0*7
0)8
0(9
0(:
0(;
0)<
04=
04>
04?
06@
08A
0FB
0FC
0FD
0KE
0LF
0XF
0kH
1'&
0\&
1oG
00m
1h"
0=i
1>i
0<i
1ra
1ih
1qg
1yf
1#f
1:_
1B^
1J]
1R\
1Z[
1bZ
1jY
1rX
1zW
1$W
1,V
1FT
1(U
1DS
1LR
1TQ
1\P
1dO
1#N
1tM
1Zd
1Qe
10K
1'L
1}L
1bc
1sa
1l
0z$
1bG
1cG
0m$
1&'
16-
04.
14/
1#'
0.'
16*
0/m
0m"
08m
19m
0:m
06m
0z"
01
15$
17$
04$
1:$
0>
1*'
1_&
0^&
1]&
1I"
1G"
0J"
1D"
0.
1-
1+
1(
#470000
0%
0!"
0`%
#480000
1%
1!"
1`%
0$'
04-
12.
02/
1cJ
0dJ
19i
08i
1Mj
0Sj
1Wj
1Dj
0&'
06-
14.
04/
0h%
1b%
1~%
1!&
1#&
1*&
0dG
0vH
1j%
0a%
1f%
1g%
1o%
1u%
1v%
0{%
1%&
0Kl
1Vl
0Gl
0Ql
0Ol
0Rl
0Pl
0*m
1Ul
1Wl
0=l
0Ml
0@l
0Nl
10m
18m
09m
1:m
16m
0?$
1@$
1h%
0b%
1c%
0*'
0_&
1^&
0]&
0cG
1tH
1KI
1&'
18,
1-7
1=J
1DJ
1t&
1{&
0fG
0oG
1mG
0n%
0v&
05.
1:*
1:J
1wH
0|%
0eG
0.m
00m
0h"
1g"
0c%
1;i
1Dl
0El
0Jj
1{i
1Pj
1+m
1=i
1:i
0Gj
0Rj
0-k
0^j
06m
0vl
03m
0l
1k
18$
1;$
1^$
0w$
0|$
1r$
1b$
1k$
1n$
1u$
0bG
1l%
1cG
1r%
1t%
1.m
0`$
1*'
1:,
106
1u&
1|&
0t%
0mG
1uH
1LI
1[I
1eI
1oI
1~I
06*
1=)
13&
160
115
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
1i&
1''
0:*
1;+
17-
15.
15/
140
121
122
113
104
1/5
1-6
1,8
0=J
0DJ
1fG
0-m
1/m
1F"
1C"
1+#
0p"
0k"
1u"
1'#
1|"
1y"
1r"
0:i
03k
0$k
0#k
0|j
0wj
0rj
0ij
0hj
0Oj
0{i
0Yj
0cj
1Jj
0#j
0ti
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
0ci
0mi
05j
0~i
0Fj
0Qj
0bi
0vi
0)#
1*
1'
1M
1I
1@
1=
19
16
04
0/
0x$
09$
1@%
0B%
05$
07$
1M%
1D%
0K
1<$
0-'
1C'
0M)
14,
00.
1(7
1v&
16*
1.:
1.1
1)6
1.8
1:&
1/;
08<
1:=
11<
09?
1<?
1;@
1>@
1HA
1DA
1@A
0KD
1PE
1UF
1pG
1pH
1VG
0)'
1?*
1<+
18-
17/
151
142
133
1L&
1/7
1mG
0uH
0LI
0[I
0eI
0oI
0~I
0o"
0E"
1k#
0i#
0I"
0G"
1^#
1g#
0`i
0hi
0ii
0ji
0li
0|i
0xi
0ui
0qi
1!j
0Bi
0kh
0@i
0Ci
0,l
14`
0Ii
0Li
0Pi
0Qi
0fk
0Ri
18`
0Vi
0Wi
1:`
0Yi
0^i
0_i
0Zi
0Pj
1pd
1Sc
0R`
1Z`
1B"
03
0-
0+
0)
1O!
0M!
1K!
1B!
0M%
0D%
1B%
1?%
1!$
1z#
1s#
1~$
1"%
1"$
1w#
1&
0<$
1&;
1&9
1.9
1'<
1:<
12>
1:>
14@
0IA
16A
1DB
1WG
1DC
1XG
1LC
1IE
1QE
1IF
1iH
1}H
1RG
1|H
18)
1{H
05*
17+
0~-
100
13-
0C'
12)
0S)
11/
1.2
1-3
1,4
124
1'8
0^#
0g#
1i#
1l#
14"
19"
1@"
1K#
1I#
13"
1<"
0fi
1Mc
0;`
1R`
1"e
1kb
0Di
0Gi
0Ji
0Mi
16`
0Ti
0Xi
0\i
0B"
1P!
1M!
0K!
0B!
1o!
1k!
1h!
1c!
1b!
1/!
1-!
1#$
1}#
1|#
1{#
1t#
1v#
1x#
1y#
11$
1,$
1+$
1)$
1'$
1$$
1&$
0&
1&:
12=
12?
1DD
1+5
12"
16"
17"
18"
1?"
1="
1;"
1:"
1$"
1)"
1*"
1,"
1."
11"
1/"
1n!
1l!
1j!
1i!
1g!
1f!
1e!
1a!
1`!
1^!
1]!
1[!
1Y!
1X!
1S!
1~#
1r#
12$
13$
10$
1/$
1.$
1-$
1*$
1($
1%$
15"
1A"
1#"
1""
1%"
1&"
1'"
1("
1+"
1-"
10"
1p!
1d!
1_!
1\!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
#490000
0%
0!"
0`%
#500000
1%
1!"
1`%
1$'
18+
15,
14-
12/
110
1/1
1/2
1.3
1-4
1,5
1*6
1)7
1(8
1'9
1':
1';
1(<
13=
13>
13?
15@
17A
1EB
1EC
1ED
1JE
1JF
1WF
1dJ
1jH
0'j
09i
0>l
06l
0/l
0'l
0~k
0wk
0pk
0ik
0ak
0Zk
0Sk
0Lk
0Fk
0>k
07k
01k
0+k
0'k
0!k
0zj
0uj
0pj
0lj
0fj
0Mj
0Wj
0\j
0aj
0Dj
0j%
1a%
0g%
1q%
1s%
0u%
0v%
1w%
0Fl
1Gl
1Ql
0Il
0Jl
1Rl
1*m
1?$
0h%
1b%
0mG
1bG
0l%
0r%
1m%
0x%
0wH
10m
1h"
1c%
1El
1)j
1-m
0/m
1l
0^$
1_$
0bG
0cG
1n%
1r%
0m%
0.m
0z%
0=)
0<+
0:,
08-
07/
051
042
033
006
0/7
0.8
0.:
0/;
09<
0:=
0<?
0>@
0UF
03&
0i&
0v&
1)'
1:*
1<*
0;+
08,
07-
05/
040
060
021
022
013
004
0/5
015
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
0-m
0+m
1/m
0+#
1*#
0r%
1m%
1t%
0n%
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
1ci
1#k
1|j
1wj
1rj
1ij
1mi
1hj
1Oj
1Yj
1^j
1cj
0?j
0Jj
0!j
1Pj
1ti
15j
1Ci
1Qi
1Ri
1Wi
19`
1Yi
1Zi
1_i
1`i
1bi
1ii
1ji
1li
1|i
1xi
1vi
1ui
1~i
1si
0M
1L
1+m
1-m
0DB
0DC
0IE
0QE
0RG
0WG
0XG
0iH
0|H
0}H
06*
07+
1M)
04,
03-
1E(
02)
01/
0.2
0-3
0,4
0(7
0'8
0&9
0&;
0'<
02>
04@
06A
0IF
08)
0{H
1=)
16/
0?*
0.1
024
0L&
0)6
0.9
0:&
0:<
0:>
01<
19?
0;@
1IA
0HA
0DA
0LC
0@A
1KD
0PE
0pG
0pH
0VG
1n%
0+m
1Bi
1kh
1@i
1,l
04`
1Ii
1Gi
1Li
1Pi
06`
1fk
08`
1Vi
1Ti
1Xi
1^i
1\i
1hi
1fi
1qi
0}i
0~i
1;`
0X`
0Sc
1Ji
1Mi
1Di
0!$
0z#
01$
0,$
0+$
0)$
0'$
0&$
0$$
0#$
0"$
0}#
0|#
0{#
0t#
0v#
0w#
0x#
0s#
1S)
16*
1-'
0E(
1~-
000
0+5
0&:
02=
02?
0DD
04"
09"
0$"
0)"
0*"
0,"
0."
0/"
01"
02"
03"
06"
07"
08"
0?"
0="
0<"
0;"
0@"
0"e
1X`
0Z`
0Mc
0o!
0n!
0l!
0k!
0j!
0h!
0g!
0f!
0e!
0c!
0b!
0a!
0`!
0^!
0]!
0[!
0Y!
0X!
0S!
0/$
0*$
0($
0%$
0~#
0y#
1s#
0r#
03$
02$
0.$
0-$
00$
15*
10.
0&"
0+"
0-"
00"
05"
0:"
1@"
0A"
0""
0#"
0'"
0("
0%"
0pd
0kb
0p!
1o!
0i!
0d!
0_!
0\!
0Z!
0W!
0V!
0U!
0T!
0R!
0Q!
#510000
0%
0!"
0`%
#520000
1%
1!"
1`%
1bJ
0$'
08+
05,
04-
02/
010
0/1
0/2
0.3
0-4
0,5
0*6
0)7
0(8
0'9
0':
0';
0(<
03=
03>
03?
05@
07A
0EB
0EC
0ED
0JE
0JF
0WF
0cJ
0dJ
0jH
1'j
19i
18i
1>l
16l
1/l
1'l
1~k
1wk
1pk
1ik
1ak
1Zk
1Sk
1Lk
1Fk
1>k
17k
11k
1+k
1'k
1!k
1zj
1uj
1pj
1lj
1fj
1Mj
1Wj
1\j
1aj
1Dj
07i
0c%
1d%
1h%
0b%
1y%
1j%
0a%
1i%
0Hl
0*m
02`
00m
1.m
0?$
0@$
1A$
0h%
1c%
0d%
1e%
1r%
0m%
0t%
1bG
1cG
0)'
1k%
1mG
0,m
0.m
10m
0h"
0g"
1f"
0e%
1!j
0/m
0-m
0l
0k
1j
1]$
0cG
0r%
1m%
1t%
1p%
1,m
18)
1pH
1{H
1-m
1,#
0p%
0kh
1N
1r#
1A"
1p!
#530000
0%
0!"
0`%
#540000
1%
1!"
1`%
1$'
1dJ
09i
0Dj
0j%
1a%
0f%
1g%
0i%
0o%
0q%
0s%
1u%
1v%
0w%
1Fl
0Gl
0Ql
1Il
1Jl
1Ol
1Hl
0Rl
1Pl
1*m
1?$
1h%
0n%
1iG
0bG
1l%
0k%
0mG
1r%
0m%
1x%
1wH
00m
1h"
0El
0)j
0-m
1/m
1+m
1l
1^$
0_$
0]$
1cG
1n%
0iG
0r%
1m%
1jG
1`$
0=)
19<
13&
1i&
1v&
1)'
0:*
0<*
1;+
18,
17-
07.
15/
140
121
122
113
104
1/5
1-6
1-7
1,8
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
01m
1-m
0+m
1+#
0*#
0,#
0n%
1iG
0jG
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
03k
0-k
0$k
0#k
0|j
0wj
0rj
0ij
0hj
0Oj
1yi
0Yj
0^j
0cj
1?j
1Jj
0!j
0Pj
0ti
05j
09`
1~i
1)#
0N
1M
0L
11m
1+m
1K
06*
08)
0{H
06/
0-'
0S)
01.
18.
1YG
1L&
1:&
11<
09?
1;@
1HA
1DA
1@A
0KD
1PE
1"'
1pG
1VG
1jG
01m
0Bi
0@i
0$j
0,l
14`
0Ii
0Li
0Pi
0fk
18`
0Vi
0^i
0hi
0th
0z`
1Mc
1Z`
1}i
0u#
0s#
05*
1ZG
0IA
18)
1{H
0>"
0@"
16`
0sh
1kb
0o!
0m!
0r#
1[G
0A"
0rh
0p!
1r#
1\G
1A"
0qh
1p!
1]G
0ph
1^G
0oh
1_G
0nh
1`G
0mh
0aG
1lh
#550000
0%
0!"
0`%
#560000
1%
1!"
1`%
07*
02.
1cJ
0dJ
19i
08i
1Sj
1Hj
0h%
1b%
0y%
0!&
0*&
1j%
0a%
1f%
0g%
1o%
0u%
1Ql
0Ol
1Rl
0Pl
0*m
1=l
1@l
12`
10m
0?$
1@$
1h%
0b%
0c%
1d%
0cG
1z%
0"'
0)'
1=)
1<+
1:,
18-
17.
17/
160
151
142
133
115
106
1/7
1.8
1.:
1/;
1:<
1:=
1<?
1>@
1UF
0t&
0{&
1:)
1mG
1n%
0iG
0l%
0wH
1.m
00m
0h"
1g"
1e%
1c%
0d%
1El
0+m
0Cj
1Gj
1Rj
0Ci
0Qi
0Ri
0Wi
0Xi
0Yi
0Zi
0_i
0`i
0bi
0ci
0ii
0ji
0li
0mi
0|i
0yi
0xi
0vi
0ui
0~i
1!j
1$j
0si
0l
1k
0^$
0r$
1bG
1cG
0t%
0m%
0jG
0.m
0,m
0`$
1?*
124
1.9
1:>
1DB
1DC
1LC
1IE
1QE
1RG
1WG
1XG
1iH
1|H
1}H
16*
17+
0~-
0ZG
0M)
14,
13-
00.
1((
11.
08.
11/
0YG
1.1
1.2
1-3
1,4
0[G
1)6
1(7
0\G
1'8
1&9
0]G
1&;
1'<
12=
12>
0^G
14@
16A
0_G
1IF
1aG
0u&
0|&
1;)
03&
0i&
0v&
1:*
1<*
0;+
08,
07-
07.
05/
040
060
021
022
013
004
0/5
015
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
0e%
11m
0/m
0+#
0u"
1p%
1r%
1t%
1,m
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
1ci
1#k
1|j
1wj
1rj
1ij
1mi
1hj
1Oj
1yi
1Yj
1^j
1cj
0?j
0Jj
1Pj
1ti
15j
0Bj
1Fj
1Qj
0lh
1nh
1oh
1ph
1qh
1rh
1th
1z`
0=`
1pd
1Sc
1sh
1"e
0Ji
0Mi
0Di
0Gi
0Ti
0\i
0fi
0qi
0)#
0M
09
11$
1,$
1+$
1)$
1($
1'$
1&$
1$$
1#$
1"$
1!$
1}#
1|#
1{#
1z#
1t#
1u#
1v#
1w#
1x#
1s#
0-m
0K
100
1+5
1&:
12?
1DD
0`G
1v&
0<*
17.
1)'
1<)
0.:
0?*
0<+
0:,
0((
1,)
01.
07/
0.1
051
042
033
0L&
0)6
006
0/7
0.8
0:&
0/;
18<
0:=
01<
19?
0<?
0;@
0>@
1IA
0HA
0DA
0@A
1KD
0PE
0UF
0pG
0VG
0n%
0p%
1$"
1)"
1*"
1,"
1-"
1."
1/"
11"
12"
13"
14"
16"
17"
18"
19"
1?"
1>"
1="
1<"
1;"
1@"
1+m
1Bi
1@i
1Ci
1,l
04`
1Ii
1Li
1Pi
06`
1Qi
1fk
1Ri
08`
1Vi
1Wi
0:`
1Yi
1^i
1_i
1`i
1bi
1hi
1ii
1ji
1li
1|i
0[`
1=`
1vi
1ui
1qi
1Zi
0Aj
0!j
0yi
1?j
0Pj
1mh
1o!
1n!
1m!
1l!
1k!
1j!
1h!
1g!
1f!
1e!
1c!
1b!
1a!
1`!
1^!
1]!
1\!
1[!
1Y!
1X!
1S!
0!$
0z#
0u#
1}$
0~$
0"%
13$
12$
1.$
1-$
10$
1/$
1*$
1%$
1~#
1y#
08-
08)
0pH
0{H
0=)
16/
0&;
07+
1~-
000
04,
16'
0,)
11.
01/
0.2
0-3
0,4
024
0(7
0'8
0&9
0.9
0'<
0:<
02>
0:>
04@
06A
0DB
0WG
0DC
0XG
0LC
0IE
0QE
0IF
0iH
0}H
0RG
0|H
04"
09"
0>"
1L#
0K#
0I#
1""
1#"
1'"
1("
1%"
1&"
1+"
10"
15"
1:"
1Di
1Gi
1Ji
1Mi
1Ti
1Xi
1\i
1fi
1[`
0V`
0"e
0}i
1~i
1kh
1xi
0m!
1i!
0h!
1d!
0c!
1_!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
10!
0/!
0-!
01$
0,$
0+$
0)$
0'$
0$$
0#$
0"$
0}#
0|#
0{#
0t#
0w#
0x#
0y#
0&$
1u#
1-'
06'
1M)
03-
06*
17/
10.
0+5
0&:
02=
02?
0DD
0$"
0)"
0*"
0,"
0."
01"
02"
03"
06"
07"
08"
0?"
0<"
0;"
0:"
0/"
1>"
0pd
0|i
0Sc
1V`
0Z`
0n!
1m!
0k!
0j!
0i!
0g!
0f!
0e!
0b!
0a!
0`!
0^!
0]!
0[!
0Y!
0X!
0S!
02$
03$
00$
0/$
0.$
0-$
0*$
0($
0%$
0~#
0s#
0r#
0v#
0-'
10'
11/
0#"
0""
0%"
0&"
0'"
0("
0+"
0-"
00"
05"
0@"
0A"
0="
0J`
1Z`
0p!
0o!
0l!
0d!
0_!
0\!
0Z!
0W!
0V!
0U!
0T!
0R!
0Q!
1t#
1?"
1n!
#570000
0%
0!"
0`%
#580000
1%
1!"
1`%
0$'
12.
12/
1dJ
09i
0Mj
0Sj
1Dj
0:)
1t&
1x&
0j%
1a%
0f%
1g%
0o%
1q%
1s%
1u%
0v%
0"&
0%&
1&&
1lG
0Sl
0Tl
1Kl
1yh
1Gl
0Ql
0Il
0Jl
1Ol
0Rl
1Pl
1*m
0Lj
0Rj
1Cj
1?$
0h%
1b%
0;)
1u&
1y&
1n%
0bG
1l%
0r%
1m%
1%'
18*
19+
16,
15-
13.
13/
120
101
102
1/3
1.4
1-5
1+6
1*7
1)8
1(9
1(:
1(;
1)<
14=
14>
14?
16@
18A
1FB
1FC
1FD
1KE
1LF
1XF
1kH
0#'
0'&
1jG
1#I
1(I
1-I
12I
17I
1<I
1AI
1FI
1PI
1UI
1ZI
1_I
1dI
1iI
1nI
1sI
1xI
1}I
1$J
1)J
1.J
13J
18J
0mG
1wH
10m
1h"
0c%
1d%
0El
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
1<i
0ra
0ih
0qg
0yf
0#f
0:_
0B^
0J]
0R\
0Z[
0bZ
0jY
0rX
0zW
0$W
0,V
0FT
0(U
0DS
0LR
0TQ
0\P
0dO
0#N
0tM
0Zd
0Qe
00K
0'L
0}L
0bc
0sa
1-m
1/m
0+m
0Kj
0Qj
1Bj
1l
16$
1a$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1l$
1y$
08$
0;$
1^$
1_$
1bG
0l%
0cG
0n%
1iG
1r%
1.m
1`$
1m$
1;*
16.
07/
0&'
09*
14/
13&
1i&
0)'
0<)
0:*
1;+
18,
17-
15/
140
160
121
122
113
104
1/5
115
1-6
1-7
1,8
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
1e%
0-m
1+m
0/m
1H"
1(#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1{"
1n"
0F"
0C"
1+#
1*#
0t%
0jG
1sH
0m%
0,m
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
03k
0-k
0$k
0ci
0#k
0|j
0wj
0rj
0ij
0mi
0hj
0Oj
0Yj
0^j
0cj
1Jj
1Aj
1!j
0ti
05j
08m
17m
16m
1|i
0zi
0@j
1)#
1z"
1,
0*
0'
1M
1L
1J
1H
1G
1F
1E
1D
1C
1B
1A
1?
12
0:$
1!%
1"%
0}$
11m
1K
1>
07.
1-'
00'
1S)
01/
0''
0*'
1<)
0>)
1:*
0:J
1]&
05/
1;J
1.:
18)
1{H
06/
1?*
1<+
1:,
0=*
09,
17/
1.1
151
142
133
1L&
1)6
106
1/7
1.8
1:&
1/;
08<
1:=
11<
09?
1<?
1;@
1>@
1HA
1DA
1@A
0KD
1PE
1UF
1pG
1pH
1VG
1p%
0tH
1"I
0D"
1J#
1I#
0L#
13m
0Bi
0kh
0@i
0Ci
0,l
14`
0Ii
0Li
0Pi
0Qi
0fk
0Ri
18`
0Vi
0Wi
1:`
0Yi
0^i
0_i
0`i
0bi
0hi
0ii
0ji
0li
0|i
1wi
1>j
0vi
0ui
0qi
1}i
0Zi
1Oj
0Jj
0Aj
1#j
0Mc
1J`
0Z`
1yi
0(
00!
1.!
1-!
1!$
1z#
0t#
0#I
1'I
1)'
16/
1&;
17+
0~-
100
0M)
14,
00.
0?*
0<+
150
131
0:,
0-'
1}(
0S)
01.
11/
1.2
1-3
1,4
124
1(7
1'8
1&9
1.9
1'<
1:<
12>
1:>
14@
0IA
16A
1DB
1WG
1DC
1XG
1LC
1IE
1QE
1IF
1iH
1}H
1RG
1|H
1(m
14"
19"
0?"
0(I
1,I
0Di
0Gi
0Ji
0Mi
16`
0Ti
0Xi
0\i
0fi
1Mc
0_`
1Z`
1vi
0=j
0ni
1ui
1qi
1pd
1Sc
1"e
0}i
0!j
0n!
1h!
1c!
11$
1,$
1+$
1)$
1'$
1$$
1#$
1"$
1}#
1|#
1{#
1t#
1w#
1x#
1y#
1r#
1&$
1A%
0@%
0?%
0u#
1&m
08)
0{H
07/
07+
1~-
000
060
051
032
023
0}(
1M)
04,
19-
1+5
1&:
12=
12?
1DD
0-I
11I
1$"
1)"
1*"
1,"
1."
11"
12"
13"
16"
17"
18"
1?"
1<"
1;"
1:"
1A"
1/"
1j#
0k#
0l#
0>"
1$m
0j`
0Sc
1_`
1;j
1ki
1li
1mi
0"e
1|i
1p!
1n!
0m!
1k!
1j!
1i!
1g!
1f!
1e!
1b!
1a!
1`!
1^!
1]!
1[!
1Y!
1X!
1S!
0P!
0O!
1N!
12$
13$
10$
1/$
1.$
1-$
1*$
1($
1%$
1~#
0w#
0x#
0y#
02I
16I
09-
18.
01/
1YG
10.
0.1
0.2
042
033
024
105
1.6
1"m
1#"
1""
1%"
1&"
1'"
1("
1+"
1-"
10"
15"
0<"
0;"
0:"
07I
1;I
0:j
0di
1fi
1ii
1ji
0pd
0th
0z`
1j`
0k!
0j!
0i!
1d!
1_!
1\!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
0{#
0z#
0t#
0r#
1~l
1ZG
0-3
0,4
0+5
015
006
0.7
0-8
0<I
1@I
08"
09"
0?"
0A"
1|l
17j
1ai
1bi
1ci
0sh
0p!
0n!
0h!
0g!
0~#
0}#
0|#
0AI
1EI
1[G
0)6
0(7
0/7
0.8
0.9
1-:
1-;
1zl
05"
06"
07"
0FI
1JI
06j
0[i
1\i
1_i
1`i
0rh
0f!
0e!
0d!
0"$
0!$
1xl
1\G
0'8
0&9
0&:
0.:
0/;
0:<
09=
1;?
0KI
1OI
03"
04"
1vl
0Si
13j
1Xi
1Yi
1Zi
0qh
0c!
0b!
0%$
0$$
0#$
0PI
1TI
1]G
0&;
0'<
02=
0:=
0:>
1<@
1KA
0<?
1tl
00"
01"
02"
0UI
1YI
1Ri
0Oi
02j
1Ti
1Wi
0ph
0a!
0`!
0_!
0($
0'$
0&$
1rl
02>
1^G
02?
0>@
0KB
1MD
0DB
0WG
04@
0ZI
1^I
0-"
0."
0/"
1pl
1Mi
0Fi
10j
1Qi
0oh
0^!
0]!
0\!
0+$
0*$
0)$
0_I
1cI
06A
1_G
0DC
0LC
1SF
0XG
0IE
0QE
1nl
0*"
0+"
0,"
0dI
1hI
1Di
1Ji
0/j
1Gi
0nh
0[!
0Z!
0Y!
0-$
0,$
1ll
0DD
0UF
0VG
0zH
1`G
0iI
1mI
0("
0)"
1jl
0mh
1-j
1Bi
1Ci
0X!
0W!
00$
0.$
0/$
0nI
1rI
0IF
0RG
0|H
0iH
0pH
0}H
0aG
1hl
0%"
0'"
0&"
0sI
1wI
1lh
1kh
0V!
0U!
0T!
01$
1fl
0p%
1t%
1cG
1tI
1yI
1~I
1%J
1*J
1/J
14J
19J
0FJ
0xI
1|I
0$"
0tI
1dl
1jh
0S!
03$
02$
0}I
1#J
0yI
1bl
0""
0#"
0$J
1(J
0R!
0Q!
0~I
1`l
1_%
0)J
1-J
0%J
1^l
1m#
0.J
12J
1q!
0*J
1\l
03J
17J
0/J
1Zl
08J
04J
1Xl
09J
#590000
0%
0!"
0`%
#600000
1%
1!"
1`%
0dJ
19i
1j%
0a%
1f%
0g%
1o%
0q%
0s%
0u%
1v%
1"&
1%&
0&&
0lG
1Sl
1Tl
0Kl
0yh
0Gl
1Ql
1Il
1Jl
0Ol
1Rl
0Pl
0*m
0?$
1h%
0b%
1n%
0iG
0bG
0r%
0%'
08*
09+
06,
05-
03.
03/
020
001
002
0/3
0.4
0-5
0+6
0*7
0)8
0(9
0(:
0(;
0)<
04=
04>
04?
06@
08A
0FB
0FC
0FD
0KE
0LF
0XF
0kH
1'&
1jG
0sH
1#I
0'I
1(I
0,I
1-I
01I
12I
06I
17I
0;I
1<I
0@I
1AI
0EI
1FI
0JI
1PI
0TI
1UI
0YI
1ZI
0^I
1_I
0cI
1dI
0hI
1iI
0mI
1nI
0rI
1sI
0wI
1xI
0|I
1}I
0#J
1$J
0(J
1)J
0-J
1.J
02J
13J
07J
18J
1p%
0t%
0cG
1mG
0wH
00m
0h"
1c%
0d%
1El
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
0<i
1ra
1ih
1qg
1yf
1#f
1:_
1B^
1J]
1R\
1Z[
1bZ
1jY
1rX
1zW
1$W
1,V
1FT
1(U
1DS
1LR
1TQ
1\P
1dO
1#N
1tM
1Zd
1Qe
10K
1'L
1}L
1bc
1sa
1-m
1/m
0+m
0l
06$
0a$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0l$
0y$
18$
1;$
0^$
0_$
1bG
1cG
08J
03J
0.J
0)J
0$J
0}I
0xI
0sI
0nI
0iI
0dI
0_I
0ZI
0UI
1KI
0OI
0FI
0AI
0<I
07I
02I
0-I
0(I
1tH
0"I
0jG
0.m
0`$
0m$
1&'
19*
04/
1#'
03&
0i&
0v&
0<)
0:*
1<*
0;+
08,
07-
17.
15/
040
160
021
022
013
004
0/5
115
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
0e%
11m
03m
1&m
1$m
1"m
1~l
1|l
1zl
1xl
0vl
1rl
1pl
1nl
1ll
1jl
1hl
1fl
1dl
1bl
1`l
1^l
1\l
1Zl
1Xl
0/m
0H"
0(#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0{"
0n"
1F"
1C"
0+#
0*#
1r%
1t%
0#I
0PI
1,m
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
0ci
1#k
1|j
1wj
1rj
1ij
0mi
1hj
0Oj
0yi
1Yj
1^j
1cj
0?j
1Jj
1Aj
1Pj
1ti
15j
18m
07m
06m
0)#
0z"
0,
1*
1'
0M
0L
0J
0H
0G
0F
0E
0D
0C
0B
0A
0?
02
1:$
1tl
1(m
0-m
0K
0>
1''
1*'
1>)
1:*
1:J
0]&
05/
0;J
1.:
06/
1<+
1:,
1=*
19,
18-
1-'
1S)
11.
08.
0YG
0;*
17/
050
1.1
0[G
031
151
132
142
123
133
124
0L&
005
1)6
0\G
0.6
106
1.7
1/7
1-8
1.8
1.9
0:&
0-:
0-;
1/;
1:<
0;?
18<
19=
1:=
1:>
0KA
01<
19?
0<@
1<?
0;@
1>@
1IA
0MD
0HA
1KB
0DA
1LC
0@A
1KD
0SF
0PE
1UF
0pG
1pH
1zH
0n%
0p%
1D"
1+m
0-j
0kh
1@i
0Ci
1,l
1/j
04`
1Ii
0Gi
1Li
00j
1Pi
1Fi
06`
0Qi
1fk
0Ri
12j
08`
1Vi
1Oi
0Ti
0Wi
03j
0:`
1Si
0Xi
0Yi
16j
1[i
1^i
0\i
0_i
07j
0`i
0ai
0bi
1:j
1qh
1di
1hi
0fi
0ii
0;j
0ji
0ki
0li
1=j
1rh
1ni
0|i
1@j
1th
1z`
0Mc
0Z`
0xi
0wi
0>j
0vi
0ui
1}i
0Zi
1Oj
0Jj
0#j
1(
1!$
1z#
1u#
0)'
1=)
06.
1&;
17+
0~-
0<+
0:,
0M)
14,
13-
00.
0ZG
0-'
1((
0S)
11/
060
051
1.2
042
1-3
033
1,4
1+5
024
015
006
1(7
0/7
1'8
0.8
1&9
1&:
0]G
0.9
0.:
0/;
1'<
12=
0<?
0:<
0:=
12>
0^G
12?
0:>
0>@
14@
16A
0_G
1DD
0`G
0LC
0UF
1IF
1aG
1FJ
0pH
14"
19"
1>"
1kh
0jh
0lh
1Ci
1Gi
1mh
1nh
1Qi
1Ti
1oh
1Wi
1Xi
1Ri
1Yi
1Zi
1\i
1ph
1_i
1`i
1bi
1ci
1fi
1ii
1ji
1li
1mi
1Mc
0=`
1Z`
1sh
1pd
1Sc
1vi
1ui
1"e
1zi
0~i
1!j
1m!
1h!
1c!
11$
1/$
1,$
1+$
1*$
1)$
1($
1'$
1%$
1$$
1#$
1"$
1~#
1}#
1|#
1{#
1t#
1v#
1w#
1x#
1&$
0A%
1@%
1?%
18)
1pH
1{H
16*
07.
07+
1~-
19'
0((
04,
0.1
0.2
0-3
0,4
0+5
0)6
0(7
0'8
0&9
0&:
0&;
0'<
04@
02=
02>
02?
06A
0DD
0IF
1$"
1&"
1)"
1*"
1+"
1,"
1-"
1."
10"
11"
12"
13"
15"
16"
17"
18"
1?"
1="
1<"
1;"
1/"
0j#
1k#
1l#
1=`
0F`
0"e
1yi
0kh
1n!
1l!
1k!
1j!
1g!
1f!
1e!
1d!
1b!
1a!
1`!
1_!
1^!
1]!
1\!
1[!
1Z!
1Y!
1X!
1U!
1S!
1P!
1O!
0N!
01$
0/$
0,$
0*$
0)$
0($
0+$
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0w#
0x#
1s#
0_%
09'
1=+
01.
0$"
0&"
0)"
0+"
0,"
0-"
0*"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0<"
0;"
1@"
0f`
1F`
0m#
1o!
0k!
0j!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0U!
0S!
0u#
1r#
0q!
0>"
1A"
1p!
0m!
#610000
0%
0!"
0`%
#620000
1%
1!"
1`%
1$'
17*
14-
02.
1dJ
09i
1Sj
0Wj
0Hj
0Dj
1:)
1{&
1q&
0t&
0j%
1a%
0f%
1g%
0o%
1q%
1s%
1u%
0v%
0"&
0%&
1&&
1lG
0Sl
0Tl
1Kl
1yh
1Gl
0Ql
0Il
0Jl
1Ol
0Rl
1Pl
1*m
1Rj
0Vj
0Gj
0Cj
1?$
0h%
1b%
1;)
1|&
1r&
0u&
1n%
0bG
1l%
0r%
1m%
1%'
18*
19+
16,
15-
13.
13/
120
101
102
1/3
1.4
1-5
1+6
1*7
1)8
1(9
1(:
1(;
1)<
14=
14>
14?
16@
18A
1FB
1FC
1FD
1KE
1LF
1XF
1kH
0#'
0'&
1jG
1#I
1(I
1-I
12I
17I
1<I
1AI
1FI
1PI
1UI
1ZI
1_I
1dI
1iI
1nI
1sI
1xI
1}I
1$J
1)J
1.J
13J
18J
0mG
1wH
10m
1h"
0c%
1d%
0El
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
1<i
0ra
0ih
0qg
0yf
0#f
0:_
0B^
0J]
0R\
0Z[
0bZ
0jY
0rX
0zW
0$W
0,V
0FT
0(U
0DS
0LR
0TQ
0\P
0dO
0#N
0tM
0Zd
0Qe
00K
0'L
0}L
0bc
0sa
1-m
1/m
0+m
1Qj
0Uj
0Fj
0Bj
1l
16$
1a$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1l$
1y$
08$
0;$
1^$
1_$
1bG
0l%
0cG
0n%
1iG
1r%
1.m
1`$
1m$
0=)
16.
16/
09,
08-
0&'
09*
14/
13&
1i&
1)'
1<)
0:*
0<*
1;+
18,
17-
15/
140
160
121
122
113
104
1/5
115
1-6
1-7
1,8
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
1e%
0-m
1+m
0/m
1H"
1(#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1{"
1n"
0F"
0C"
1+#
1*#
0t%
0jG
1sH
0m%
0,m
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
03k
0-k
0$k
0ci
0#k
0|j
0wj
0rj
0ij
0mi
0hj
0Oj
0Yj
0^j
0cj
1?j
1Jj
0Aj
0!j
0ti
05j
08m
17m
16m
1xi
1wi
0}i
0zi
1~i
1)#
1z"
1,
0*
0'
1M
1L
1J
1H
1G
1F
1E
1D
1C
1B
1A
1?
12
0:$
0"%
1#%
1~$
1}$
11m
1K
1>
06*
17.
1M)
0=+
03-
19-
10.
0''
0*'
0>)
1:*
0:J
1]&
05/
1;J
1.:
08)
0{H
1?*
1<+
0=*
1.1
151
142
133
1L&
1)6
106
1/7
1.8
1:&
1/;
08<
1:=
11<
09?
1<?
1;@
1>@
1HA
1DA
1@A
0KD
1PE
1UF
1pG
1VG
1p%
0tH
1"I
0D"
0I#
1H#
1K#
1L#
13m
0Bi
0@i
0Ci
0,l
14`
0Ii
0Li
0Pi
0Qi
0fk
0Ri
18`
0Vi
0Wi
1:`
0Yi
0^i
0_i
0`i
0bi
0hi
0ii
0ji
0li
1>j
0ui
0qi
0Zi
1Oj
0Jj
1#j
0pd
0j`
1f`
0Sc
0yi
0(
10!
1/!
0-!
1,!
1!$
1z#
0v#
0s#
0#I
1'I
11.
0)'
1=)
07/
1&;
1i(
17+
09-
0~-
100
0?*
0<+
150
131
1.2
1-3
1,4
124
1(7
1'8
1&9
1.9
1'<
1:<
12>
1:>
14@
0IA
16A
1DB
1WG
1DC
1XG
1LC
1IE
1QE
1IF
1iH
1}H
1RG
1|H
1(m
14"
19"
0="
0@"
0(I
1,I
0Di
0Gi
0Ji
0Mi
16`
0Ti
0Xi
0\i
0fi
0=j
0ni
1ui
1qi
1"e
1j`
0G`
1|i
0~i
1!j
0o!
0l!
1h!
1c!
11$
1,$
1+$
1)$
1'$
1$$
1#$
1"$
1}#
1|#
1{#
1x#
1y#
0r#
1&$
1A%
0@%
0?%
1u#
1&m
18)
1{H
16*
1S)
01/
00.
1-'
0i(
07+
1~-
000
060
051
032
023
1+5
1&:
12=
12?
1DD
0-I
11I
1$"
1)"
1*"
1,"
1."
11"
12"
13"
16"
17"
18"
1;"
1:"
0A"
1/"
1j#
0k#
0l#
1>"
1$m
1;j
1ki
1li
1mi
0"e
1G`
0Z`
1pd
0Mc
0p!
1m!
1j!
1i!
1g!
1f!
1e!
1b!
1a!
1`!
1^!
1]!
1[!
1Y!
1X!
1S!
0P!
0O!
1N!
12$
13$
10$
1/$
1.$
1-$
1*$
1($
1%$
1~#
0x#
0y#
0t#
1s#
02I
16I
15*
10.
0.1
0.2
042
033
024
105
1.6
1"m
1#"
1""
1%"
1&"
1'"
1("
1+"
1-"
10"
15"
0;"
0:"
0?"
1@"
07I
1;I
0:j
0di
1fi
1ii
1ji
0pd
0kb
1o!
0n!
0j!
0i!
1d!
1_!
1\!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
0{#
0z#
1r#
1~l
0-3
0,4
0+5
015
006
0.7
0-8
0<I
1@I
08"
09"
1A"
1|l
17j
1ai
1bi
1ci
1p!
0h!
0g!
0~#
0}#
0|#
0AI
1EI
0)6
0(7
0/7
0.8
0.9
1-:
1-;
1zl
05"
06"
07"
0FI
1JI
06j
0[i
1\i
1_i
1`i
0f!
0e!
0d!
0"$
0!$
1xl
0'8
0&9
0&:
0.:
0/;
0:<
09=
1;?
0KI
1OI
03"
04"
1vl
0Si
13j
1Xi
1Yi
1Zi
0c!
0b!
0%$
0$$
0#$
0PI
1TI
0&;
0'<
02=
0:=
0:>
1<@
1KA
0<?
1tl
00"
01"
02"
0UI
1YI
1Ri
0Oi
02j
1Ti
1Wi
0a!
0`!
0_!
0($
0'$
0&$
1rl
02>
02?
0>@
0KB
1MD
0DB
0WG
04@
0ZI
1^I
0-"
0."
0/"
1pl
1Mi
0Fi
10j
1Qi
0^!
0]!
0\!
0+$
0*$
0)$
0_I
1cI
06A
0DC
0LC
1SF
0XG
0IE
0QE
1nl
0*"
0+"
0,"
0dI
1hI
1Di
1Ji
0/j
1Gi
0[!
0Z!
0Y!
0-$
0,$
1ll
0DD
0UF
0VG
0zH
0iI
1mI
0("
0)"
1jl
1-j
1Bi
1Ci
0X!
0W!
00$
0.$
0/$
0nI
1rI
0IF
0RG
0|H
0iH
0}H
1hl
0%"
0'"
0&"
0sI
1wI
0V!
0U!
0T!
01$
1fl
0xI
1|I
0$"
1dl
0S!
03$
02$
0}I
1#J
1bl
0""
0#"
0$J
1(J
0R!
0Q!
1`l
0)J
1-J
1^l
0.J
12J
1\l
03J
17J
1Zl
08J
1Xl
#630000
0%
0!"
0`%
#640000
1%
1!"
1`%
1aJ
0bJ
0cJ
0dJ
19i
18i
17i
06i
0e%
1gG
0}%
0$&
1c%
0d%
1h%
0b%
0~%
0#&
1j%
0a%
1f%
0g%
1o%
0q%
0s%
0u%
1{%
1"&
0&&
0lG
1Sl
1Tl
0yh
0Vl
1Ql
1Il
1Jl
0Ol
1Rl
0Pl
0*m
1Ml
1Nl
00m
0.m
1xh
11`
1,m
0?$
0@$
0A$
1B$
0h%
0c%
1e%
0gG
1hG
0]&
0^&
0r&
0y&
0|&
0;)
1tH
0"I
1KI
0OI
0q&
0x&
0{&
1&'
0:)
19*
1:+
17,
16-
130
111
112
103
1/4
1.5
1,6
1+7
1*8
1)9
1):
1);
1*<
15=
15>
15?
17@
19A
1GB
1GC
1GD
1LE
1MF
1YF
1lH
0iG
1v&
05.
15/
0;J
1eG
0%'
08*
09+
06,
05-
03.
03/
020
001
002
0/3
0.4
0-5
0+6
0*7
0)8
0(9
0(:
0(;
0)<
04=
04>
04?
06@
08A
0FB
0FC
0FD
0KE
0LF
0XF
0kH
1jG
0sH
1#I
0'I
1(I
0,I
1-I
01I
12I
06I
17I
0;I
1<I
0@I
1AI
0EI
1FI
0JI
1PI
0TI
1UI
0YI
1ZI
0^I
1_I
0cI
1dI
0hI
1iI
0mI
1nI
0rI
1sI
0wI
1xI
0|I
1}I
0#J
1$J
0(J
1)J
0-J
1.J
02J
13J
07J
18J
0p%
1t%
0x%
1cG
1mG
0wH
02m
0,m
1.m
10m
0h"
0g"
0f"
1e"
0hG
1El
1)j
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
1ra
1ih
1qg
1yf
1#f
1:_
1B^
1J]
1R\
1Z[
1bZ
1jY
1rX
1zW
1$W
1,V
1FT
1(U
1DS
1LR
1TQ
1\P
1dO
1#N
1tM
1Zd
1Qe
10K
1'L
1}L
1bc
1sa
0;i
0Oj
1{i
0Pj
05m
0Tm
0Sm
0Rm
0Qm
0Pm
0Om
0Nm
0Mm
0Lm
0Km
0Jm
0Im
0Hm
0Gm
0Fm
0Em
0Dm
0Cm
0Bm
0Am
0@m
0?m
0>m
0=m
0:m
0;m
0<m
07m
1Cj
06m
1Gj
1Lj
1Vj
0vl
03m
1Bj
1Fj
1Kj
1Uj
0l
0k
0j
1i
06$
0a$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0l$
0y$
0^$
0_$
0b$
0k$
0n$
0u$
0p$
0bG
0cG
0r%
0t%
1n%
1p%
1kG
08J
03J
0.J
0)J
0$J
0}I
0xI
0sI
0nI
0iI
0dI
0_I
0ZI
0UI
0KI
0FI
0AI
0<I
07I
02I
0-I
0(I
0tH
0PI
0#I
12m
0`$
0m$
1=*
19,
1;*
0fG
0&'
09*
0:+
07,
06-
04.
04/
030
011
012
003
0/4
0.5
0,6
0+7
0*8
0)9
0):
0);
0*<
05=
05>
05?
07@
09A
0GB
0GC
0GD
0LE
0MF
0YF
0lH
0z%
0=)
09<
03&
0i&
0v&
1)'
0<)
0:*
0;+
08,
07-
07.
05/
040
021
022
013
004
0/5
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
1(m
1tl
13m
1&m
1$m
1"m
1~l
1|l
1zl
1xl
1vl
1rl
1pl
1nl
1ll
1jl
1hl
1fl
1dl
1bl
1`l
1^l
1\l
1Zl
1Xl
0+m
1-m
1/m
0H"
0(#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0{"
0n"
0+#
0*#
0'#
0|"
0y"
0r"
0w"
0jG
0kG
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
1#k
1|j
1wj
1rj
1ij
1hj
1Oj
1yi
1Yj
1^j
1cj
1Jj
1Aj
0!j
1Pj
1ti
15j
19`
1~i
1si
15m
1Tm
1Sm
1Rm
1Qm
1Pm
1Om
1Nm
1Mm
1Lm
1Km
1Jm
1Im
1Hm
1Gm
1Fm
1Em
1Dm
1Cm
1Bm
1Am
1@m
1?m
1>m
1=m
18m
19m
1:m
1;m
1<m
17m
16m
1:i
0@j
0wi
0>j
0)#
0z"
0,
0M
0L
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0=
0;
06
02
1x$
0A%
0B%
0}$
0~$
0!%
0#%
11m
0K
0>
0p%
0mG
06*
08)
0{H
06/
0-'
0S)
01.
18.
1YG
0;*
06.
050
031
132
123
0L&
005
0.6
1.7
1-8
0:&
0-:
0-;
0;?
19=
0KA
01<
19?
0<@
0;@
1IA
0MD
0HA
1KB
0DA
0@A
1KD
0SF
0PE
0pG
0pH
1zH
1o"
0j#
0i#
0L#
0K#
0J#
0H#
0-j
1kh
1@i
1,l
1/j
04`
1Ii
1Li
00j
1Pi
1Fi
06`
1fk
12j
08`
1Vi
1Oi
03j
1Si
16j
1[i
1^i
07j
0ai
1:j
1di
1hi
0;j
0ki
1=j
1ni
1zi
1@j
0th
0z`
1Mc
1Z`
1}i
13
0N!
0M!
00!
0/!
0.!
0,!
0u#
0s#
1<$
05*
1ZG
0>"
0@"
0sh
1kb
1B"
0o!
0m!
0r#
1&
1[G
0A"
0rh
0p!
1\G
0qh
1]G
0ph
1^G
0oh
1_G
0nh
1`G
0mh
0aG
1lh
0FJ
1jh
1_%
1m#
1q!
#650000
0%
0!"
0`%
#660000
1%
1!"
1`%
0aJ
16i
0e%
0f%
0o%
1}%
0"&
1$&
1dG
1nG
1vH
0Ul
0Ll
0Wl
0xh
1yh
01`
1Ol
1Pl
1,m
0B$
1%'
1&'
18*
19*
19+
16,
15-
16-
13.
13/
14/
120
101
102
1/3
1.4
1-5
1+6
1*7
1)8
1(9
1(:
1(;
1)<
14=
14>
14?
16@
18A
1FB
1FC
1FD
1KE
1LF
1XF
1kH
1|%
1\&
1fG
1x%
0e"
1p%
1VI
1eI
0)j
0:i
0>i
0Dl
0ra
0ih
0qg
0yf
0#f
0:_
0B^
0J]
0R\
0Z[
0bZ
0jY
0rX
0zW
0$W
0,V
0FT
0(U
0DS
0LR
0TQ
0\P
0dO
0#N
0tM
08m
0Zd
0Qe
0:m
00K
0'L
0}L
07m
0bc
06m
0sa
0i
1z$
1w$
1|$
1p$
1`$
1m$
0&'
1*'
1>)
06-
1_&
14.
04/
1]&
1v&
15.
19.
0p%
1mG
0VI
0eI
1z%
18<
19<
1m"
1p"
1k"
1w"
09`
0:`
0si
0{i
0Pj
18m
09m
1:m
16m
1)#
1z"
1;
14
11
1/
14$
19$
1K
1>
0<$
0*'
0_&
1^&
0]&
17.
1J"
1E"
0yi
0B"
1.
1)
1B%
0&
1-'
1S)
11.
08.
0YG
1i#
1th
1z`
0Mc
0Z`
1M!
1u#
1.'
15*
09.
0ZG
1>"
1sh
0kb
1m!
0[G
1rh
0\G
1qh
0]G
1ph
0^G
1oh
0_G
1nh
0`G
1mh
1aG
0lh
1FJ
0jh
0_%
0m#
0q!
#670000
0%
0!"
0`%
#680000
1%
1!"
1`%
1dJ
09i
0j%
1a%
1"&
0nG
1Ll
0yh
1*m
1?$
1h%
0mG
0%'
08*
09+
06,
05-
03.
03/
020
001
002
0/3
0.4
0-5
0+6
0*7
0)8
0(9
0(:
0(;
0)<
04=
04>
04?
06@
08A
0FB
0FC
0FD
0KE
0LF
0XF
0kH
1'&
0\&
1oG
00m
1h"
0=i
1>i
0<i
1ra
1ih
1qg
1yf
1#f
1:_
1B^
1J]
1R\
1Z[
1bZ
1jY
1rX
1zW
1$W
1,V
1FT
1(U
1DS
1LR
1TQ
1\P
1dO
1#N
1tM
1Zd
1Qe
10K
1'L
1}L
1bc
1sa
1l
0z$
1bG
1cG
0m$
1&'
16-
04.
14/
1#'
0.'
16*
0/m
0m"
08m
19m
0:m
06m
0z"
01
15$
17$
04$
1:$
0>
1*'
1_&
0^&
1]&
1I"
1G"
0J"
1D"
0.
1-
1+
1(
#690000
0%
0!"
0`%
#700000
1%
1!"
1`%
0$'
04-
12.
02/
1cJ
0dJ
19i
08i
1Mj
0Sj
1Wj
1Dj
0&'
06-
14.
04/
0h%
1b%
1~%
1!&
1#&
1*&
0dG
0vH
1j%
0a%
1f%
1g%
1o%
1u%
1v%
0{%
1%&
0Kl
1Vl
0Gl
0Ql
0Ol
0Rl
0Pl
0*m
1Ul
1Wl
0=l
0Ml
0@l
0Nl
10m
18m
09m
1:m
16m
0?$
1@$
1h%
0b%
1c%
0*'
0_&
1^&
0]&
0cG
1tH
1KI
1&'
18,
1-7
1=J
1DJ
1t&
1{&
0fG
0oG
1mG
0n%
0v&
05.
1:*
1:J
1wH
0|%
0eG
0.m
00m
0h"
1g"
0c%
1;i
1Dl
0El
0Jj
1{i
1Pj
1+m
1=i
1:i
0Gj
0Rj
0-k
0^j
06m
0vl
03m
0l
1k
18$
1;$
1^$
0w$
0|$
1r$
1b$
1k$
1n$
1u$
0bG
1l%
1cG
1r%
1t%
1.m
0`$
1*'
1:,
106
1u&
1|&
0t%
0mG
1uH
1LI
1[I
1eI
1oI
1~I
06*
1=)
13&
160
115
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
1i&
1''
0:*
1;+
17-
15.
15/
140
121
122
113
104
1/5
1-6
1,8
0=J
0DJ
1fG
0-m
1/m
1F"
1C"
1+#
0p"
0k"
1u"
1'#
1|"
1y"
1r"
0:i
03k
0$k
0#k
0|j
0wj
0rj
0ij
0hj
0Oj
0{i
0Yj
0cj
1Jj
0#j
0ti
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
0ci
0mi
05j
0~i
0Fj
0Qj
0bi
0vi
0)#
1*
1'
1M
1I
1@
1=
19
16
04
0/
0x$
09$
1@%
0B%
05$
07$
1M%
1D%
0K
1<$
0-'
1C'
0M)
14,
00.
1(7
1v&
16*
1.:
1.1
1)6
1.8
1:&
1/;
08<
1:=
11<
09?
1<?
1;@
1>@
1HA
1DA
1@A
0KD
1PE
1UF
1pG
1pH
1VG
0)'
1?*
1<+
18-
17/
151
142
133
1L&
1/7
1mG
0uH
0LI
0[I
0eI
0oI
0~I
0o"
0E"
1k#
0i#
0I"
0G"
1^#
1g#
0`i
0hi
0ii
0ji
0li
0|i
0xi
0ui
0qi
1!j
0Bi
0kh
0@i
0Ci
0,l
14`
0Ii
0Li
0Pi
0Qi
0fk
0Ri
18`
0Vi
0Wi
1:`
0Yi
0^i
0_i
0Zi
0Pj
1pd
1Sc
0R`
1Z`
1B"
03
0-
0+
0)
1O!
0M!
1K!
1B!
0M%
0D%
1B%
1?%
1!$
1z#
1s#
1~$
1"%
1"$
1w#
1&
0<$
1&;
1&9
1.9
1'<
1:<
12>
1:>
14@
0IA
16A
1DB
1WG
1DC
1XG
1LC
1IE
1QE
1IF
1iH
1}H
1RG
1|H
18)
1{H
05*
17+
0~-
100
13-
0C'
12)
0S)
11/
1.2
1-3
1,4
124
1'8
0^#
0g#
1i#
1l#
14"
19"
1@"
1K#
1I#
13"
1<"
0fi
1Mc
0;`
1R`
1"e
1kb
0Di
0Gi
0Ji
0Mi
16`
0Ti
0Xi
0\i
0B"
1P!
1M!
0K!
0B!
1o!
1k!
1h!
1c!
1b!
1/!
1-!
1#$
1}#
1|#
1{#
1t#
1v#
1x#
1y#
11$
1,$
1+$
1)$
1'$
1$$
1&$
0&
1&:
12=
12?
1DD
1+5
12"
16"
17"
18"
1?"
1="
1;"
1:"
1$"
1)"
1*"
1,"
1."
11"
1/"
1n!
1l!
1j!
1i!
1g!
1f!
1e!
1a!
1`!
1^!
1]!
1[!
1Y!
1X!
1S!
1~#
1r#
12$
13$
10$
1/$
1.$
1-$
1*$
1($
1%$
15"
1A"
1#"
1""
1%"
1&"
1'"
1("
1+"
1-"
10"
1p!
1d!
1_!
1\!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
#710000
0%
0!"
0`%
#720000
1%
1!"
1`%
1$'
18+
15,
14-
12/
110
1/1
1/2
1.3
1-4
1,5
1*6
1)7
1(8
1'9
1':
1';
1(<
13=
13>
13?
15@
17A
1EB
1EC
1ED
1JE
1JF
1WF
1dJ
1jH
0'j
09i
0>l
06l
0/l
0'l
0~k
0wk
0pk
0ik
0ak
0Zk
0Sk
0Lk
0Fk
0>k
07k
01k
0+k
0'k
0!k
0zj
0uj
0pj
0lj
0fj
0Mj
0Wj
0\j
0aj
0Dj
0j%
1a%
0g%
1q%
1s%
0u%
0v%
1w%
0Fl
1Gl
1Ql
0Il
0Jl
1Rl
1*m
1?$
0h%
1b%
0mG
1bG
0l%
0r%
1m%
0x%
0wH
10m
1h"
1c%
1El
1)j
1-m
0/m
1l
0^$
1_$
0bG
0cG
1n%
1r%
0m%
0.m
0z%
0=)
0<+
0:,
08-
07/
051
042
033
006
0/7
0.8
0.:
0/;
09<
0:=
0<?
0>@
0UF
03&
0i&
0v&
1)'
1:*
1<*
0;+
08,
07-
05/
040
060
021
022
013
004
0/5
015
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
0-m
0+m
1/m
0+#
1*#
0r%
1m%
1t%
0n%
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
1ci
1#k
1|j
1wj
1rj
1ij
1mi
1hj
1Oj
1Yj
1^j
1cj
0?j
0Jj
0!j
1Pj
1ti
15j
1Ci
1Qi
1Ri
1Wi
19`
1Yi
1Zi
1_i
1`i
1bi
1ii
1ji
1li
1|i
1xi
1vi
1ui
1~i
1si
0M
1L
1+m
1-m
0DB
0DC
0IE
0QE
0RG
0WG
0XG
0iH
0|H
0}H
06*
07+
1M)
04,
03-
1E(
02)
01/
0.2
0-3
0,4
0(7
0'8
0&9
0&;
0'<
02>
04@
06A
0IF
08)
0{H
1=)
16/
0?*
0.1
024
0L&
0)6
0.9
0:&
0:<
0:>
01<
19?
0;@
1IA
0HA
0DA
0LC
0@A
1KD
0PE
0pG
0pH
0VG
1n%
0+m
1Bi
1kh
1@i
1,l
04`
1Ii
1Gi
1Li
1Pi
06`
1fk
08`
1Vi
1Ti
1Xi
1^i
1\i
1hi
1fi
1qi
0}i
0~i
1;`
0X`
0Sc
1Ji
1Mi
1Di
0!$
0z#
01$
0,$
0+$
0)$
0'$
0&$
0$$
0#$
0"$
0}#
0|#
0{#
0t#
0v#
0w#
0x#
0s#
1S)
16*
1-'
0E(
1~-
000
0+5
0&:
02=
02?
0DD
04"
09"
0$"
0)"
0*"
0,"
0."
0/"
01"
02"
03"
06"
07"
08"
0?"
0="
0<"
0;"
0@"
0"e
1X`
0Z`
0Mc
0o!
0n!
0l!
0k!
0j!
0h!
0g!
0f!
0e!
0c!
0b!
0a!
0`!
0^!
0]!
0[!
0Y!
0X!
0S!
0/$
0*$
0($
0%$
0~#
0y#
1s#
0r#
03$
02$
0.$
0-$
00$
15*
10.
0&"
0+"
0-"
00"
05"
0:"
1@"
0A"
0""
0#"
0'"
0("
0%"
0pd
0kb
0p!
1o!
0i!
0d!
0_!
0\!
0Z!
0W!
0V!
0U!
0T!
0R!
0Q!
#730000
0%
0!"
0`%
#740000
1%
1!"
1`%
1bJ
0$'
08+
05,
04-
02/
010
0/1
0/2
0.3
0-4
0,5
0*6
0)7
0(8
0'9
0':
0';
0(<
03=
03>
03?
05@
07A
0EB
0EC
0ED
0JE
0JF
0WF
0cJ
0dJ
0jH
1'j
19i
18i
1>l
16l
1/l
1'l
1~k
1wk
1pk
1ik
1ak
1Zk
1Sk
1Lk
1Fk
1>k
17k
11k
1+k
1'k
1!k
1zj
1uj
1pj
1lj
1fj
1Mj
1Wj
1\j
1aj
1Dj
07i
0c%
1d%
1h%
0b%
1y%
1j%
0a%
1i%
0Hl
0*m
02`
00m
1.m
0?$
0@$
1A$
0h%
1c%
0d%
1e%
1r%
0m%
0t%
1bG
1cG
0)'
1k%
1mG
0,m
0.m
10m
0h"
0g"
1f"
0e%
1!j
0/m
0-m
0l
0k
1j
1]$
0cG
0r%
1m%
1t%
1p%
1,m
18)
1pH
1{H
1-m
1,#
0p%
0kh
1N
1r#
1A"
1p!
#750000
0%
0!"
0`%
#760000
1%
1!"
1`%
1$'
1dJ
09i
0Dj
0j%
1a%
0f%
1g%
0i%
0o%
0q%
0s%
1u%
1v%
0w%
1Fl
0Gl
0Ql
1Il
1Jl
1Ol
1Hl
0Rl
1Pl
1*m
1?$
1h%
0n%
1iG
0bG
1l%
0k%
0mG
1r%
0m%
1x%
1wH
00m
1h"
0El
0)j
0-m
1/m
1+m
1l
1^$
0_$
0]$
1cG
1n%
0iG
0r%
1m%
1jG
1`$
0=)
19<
13&
1i&
1v&
1)'
0:*
0<*
1;+
18,
17-
07.
15/
140
121
122
113
104
1/5
1-6
1-7
1,8
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
01m
1-m
0+m
1+#
0*#
0,#
0n%
1iG
0jG
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
03k
0-k
0$k
0#k
0|j
0wj
0rj
0ij
0hj
0Oj
1yi
0Yj
0^j
0cj
1?j
1Jj
0!j
0Pj
0ti
05j
09`
1~i
1)#
0N
1M
0L
11m
1+m
1K
06*
08)
0{H
06/
0-'
0S)
01.
18.
1YG
1L&
1:&
11<
09?
1;@
1HA
1DA
1@A
0KD
1PE
1"'
1pG
1VG
1jG
01m
0Bi
0@i
0$j
0,l
14`
0Ii
0Li
0Pi
0fk
18`
0Vi
0^i
0hi
0th
0z`
1Mc
1Z`
1}i
0u#
0s#
05*
1ZG
0IA
18)
1{H
0>"
0@"
16`
0sh
1kb
0o!
0m!
0r#
1[G
0A"
0rh
0p!
1r#
1\G
1A"
0qh
1p!
1]G
0ph
1^G
0oh
1_G
0nh
1`G
0mh
0aG
1lh
#770000
0%
0!"
0`%
#780000
1%
1!"
1`%
07*
02.
1cJ
0dJ
19i
08i
1Sj
1Hj
0h%
1b%
0y%
0!&
0*&
1j%
0a%
1f%
0g%
1o%
0u%
1Ql
0Ol
1Rl
0Pl
0*m
1=l
1@l
12`
10m
0?$
1@$
1h%
0b%
0c%
1d%
0cG
1z%
0"'
0)'
1=)
1<+
1:,
18-
17.
17/
160
151
142
133
115
106
1/7
1.8
1.:
1/;
1:<
1:=
1<?
1>@
1UF
0t&
0{&
1:)
1mG
1n%
0iG
0l%
0wH
1.m
00m
0h"
1g"
1e%
1c%
0d%
1El
0+m
0Cj
1Gj
1Rj
0Ci
0Qi
0Ri
0Wi
0Xi
0Yi
0Zi
0_i
0`i
0bi
0ci
0ii
0ji
0li
0mi
0|i
0yi
0xi
0vi
0ui
0~i
1!j
1$j
0si
0l
1k
0^$
0r$
1bG
1cG
0t%
0m%
0jG
0.m
0,m
0`$
1?*
124
1.9
1:>
1DB
1DC
1LC
1IE
1QE
1RG
1WG
1XG
1iH
1|H
1}H
16*
17+
0~-
0ZG
0M)
14,
13-
00.
1((
11.
08.
11/
0YG
1.1
1.2
1-3
1,4
0[G
1)6
1(7
0\G
1'8
1&9
0]G
1&;
1'<
12=
12>
0^G
14@
16A
0_G
1IF
1aG
0u&
0|&
1;)
03&
0i&
0v&
1:*
1<*
0;+
08,
07-
07.
05/
040
060
021
022
013
004
0/5
015
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
0e%
11m
0/m
0+#
0u"
1p%
1r%
1t%
1,m
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
1ci
1#k
1|j
1wj
1rj
1ij
1mi
1hj
1Oj
1yi
1Yj
1^j
1cj
0?j
0Jj
1Pj
1ti
15j
0Bj
1Fj
1Qj
0lh
1nh
1oh
1ph
1qh
1rh
1th
1z`
0=`
1pd
1Sc
1sh
1"e
0Ji
0Mi
0Di
0Gi
0Ti
0\i
0fi
0qi
0)#
0M
09
11$
1,$
1+$
1)$
1($
1'$
1&$
1$$
1#$
1"$
1!$
1}#
1|#
1{#
1z#
1t#
1u#
1v#
1w#
1x#
1s#
0-m
0K
100
1+5
1&:
12?
1DD
0`G
1v&
0<*
17.
1)'
1<)
0.:
0?*
0<+
0:,
0((
1,)
01.
07/
0.1
051
042
033
0L&
0)6
006
0/7
0.8
0:&
0/;
18<
0:=
01<
19?
0<?
0;@
0>@
1IA
0HA
0DA
0@A
1KD
0PE
0UF
0pG
0VG
0n%
0p%
1$"
1)"
1*"
1,"
1-"
1."
1/"
11"
12"
13"
14"
16"
17"
18"
19"
1?"
1>"
1="
1<"
1;"
1@"
1+m
1Bi
1@i
1Ci
1,l
04`
1Ii
1Li
1Pi
06`
1Qi
1fk
1Ri
08`
1Vi
1Wi
0:`
1Yi
1^i
1_i
1`i
1bi
1hi
1ii
1ji
1li
1|i
0[`
1=`
1vi
1ui
1qi
1Zi
0Aj
0!j
0yi
1?j
0Pj
1mh
1o!
1n!
1m!
1l!
1k!
1j!
1h!
1g!
1f!
1e!
1c!
1b!
1a!
1`!
1^!
1]!
1\!
1[!
1Y!
1X!
1S!
0!$
0z#
0u#
1}$
0~$
0"%
13$
12$
1.$
1-$
10$
1/$
1*$
1%$
1~#
1y#
08-
08)
0pH
0{H
0=)
16/
0&;
07+
1~-
000
04,
16'
0,)
11.
01/
0.2
0-3
0,4
024
0(7
0'8
0&9
0.9
0'<
0:<
02>
0:>
04@
06A
0DB
0WG
0DC
0XG
0LC
0IE
0QE
0IF
0iH
0}H
0RG
0|H
04"
09"
0>"
1L#
0K#
0I#
1""
1#"
1'"
1("
1%"
1&"
1+"
10"
15"
1:"
1Di
1Gi
1Ji
1Mi
1Ti
1Xi
1\i
1fi
1[`
0V`
0"e
0}i
1~i
1kh
1xi
0m!
1i!
0h!
1d!
0c!
1_!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
10!
0/!
0-!
01$
0,$
0+$
0)$
0'$
0$$
0#$
0"$
0}#
0|#
0{#
0t#
0w#
0x#
0y#
0&$
1u#
1-'
06'
1M)
03-
06*
17/
10.
0+5
0&:
02=
02?
0DD
0$"
0)"
0*"
0,"
0."
01"
02"
03"
06"
07"
08"
0?"
0<"
0;"
0:"
0/"
1>"
0pd
0|i
0Sc
1V`
0Z`
0n!
1m!
0k!
0j!
0i!
0g!
0f!
0e!
0b!
0a!
0`!
0^!
0]!
0[!
0Y!
0X!
0S!
02$
03$
00$
0/$
0.$
0-$
0*$
0($
0%$
0~#
0s#
0r#
0v#
0-'
10'
11/
0#"
0""
0%"
0&"
0'"
0("
0+"
0-"
00"
05"
0@"
0A"
0="
0J`
1Z`
0p!
0o!
0l!
0d!
0_!
0\!
0Z!
0W!
0V!
0U!
0T!
0R!
0Q!
1t#
1?"
1n!
#790000
0%
0!"
0`%
#800000
1%
1!"
1`%
0$'
12.
12/
1dJ
09i
0Mj
0Sj
1Dj
0:)
1t&
1x&
0j%
1a%
0f%
1g%
0o%
1q%
1s%
1u%
0v%
0"&
0%&
1&&
1lG
0Sl
0Tl
1Kl
1yh
1Gl
0Ql
0Il
0Jl
1Ol
0Rl
1Pl
1*m
0Lj
0Rj
1Cj
1?$
0h%
1b%
0;)
1u&
1y&
1n%
0bG
1l%
0r%
1m%
1%'
18*
19+
16,
15-
13.
13/
120
101
102
1/3
1.4
1-5
1+6
1*7
1)8
1(9
1(:
1(;
1)<
14=
14>
14?
16@
18A
1FB
1FC
1FD
1KE
1LF
1XF
1kH
0#'
0'&
1jG
1#I
1(I
1-I
12I
17I
1<I
1AI
1FI
1PI
1UI
1ZI
1_I
1dI
1iI
1nI
1sI
1xI
1}I
1$J
1)J
1.J
13J
18J
0mG
1wH
10m
1h"
0c%
1d%
0El
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
1<i
0ra
0ih
0qg
0yf
0#f
0:_
0B^
0J]
0R\
0Z[
0bZ
0jY
0rX
0zW
0$W
0,V
0FT
0(U
0DS
0LR
0TQ
0\P
0dO
0#N
0tM
0Zd
0Qe
00K
0'L
0}L
0bc
0sa
1-m
1/m
0+m
0Kj
0Qj
1Bj
1l
16$
1a$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1l$
1y$
08$
0;$
1^$
1_$
1bG
0l%
0cG
0n%
1iG
1r%
1.m
1`$
1m$
1;*
16.
07/
0&'
09*
14/
13&
1i&
0)'
0<)
0:*
1;+
18,
17-
15/
140
160
121
122
113
104
1/5
115
1-6
1-7
1,8
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
1e%
0-m
1+m
0/m
1H"
1(#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1{"
1n"
0F"
0C"
1+#
1*#
0t%
0jG
1sH
0m%
0,m
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
03k
0-k
0$k
0ci
0#k
0|j
0wj
0rj
0ij
0mi
0hj
0Oj
0Yj
0^j
0cj
1Jj
1Aj
1!j
0ti
05j
08m
17m
16m
1|i
0zi
0@j
1)#
1z"
1,
0*
0'
1M
1L
1J
1H
1G
1F
1E
1D
1C
1B
1A
1?
12
0:$
1!%
1"%
0}$
11m
1K
1>
07.
1-'
00'
1S)
01/
0''
0*'
1<)
0>)
1:*
0:J
1]&
05/
1;J
1.:
18)
1{H
06/
1?*
1<+
1:,
0=*
09,
17/
1.1
151
142
133
1L&
1)6
106
1/7
1.8
1:&
1/;
08<
1:=
11<
09?
1<?
1;@
1>@
1HA
1DA
1@A
0KD
1PE
1UF
1pG
1pH
1VG
1p%
0tH
1"I
0D"
1J#
1I#
0L#
13m
0Bi
0kh
0@i
0Ci
0,l
14`
0Ii
0Li
0Pi
0Qi
0fk
0Ri
18`
0Vi
0Wi
1:`
0Yi
0^i
0_i
0`i
0bi
0hi
0ii
0ji
0li
0|i
1wi
1>j
0vi
0ui
0qi
1}i
0Zi
1Oj
0Jj
0Aj
1#j
0Mc
1J`
0Z`
1yi
0(
00!
1.!
1-!
1!$
1z#
0t#
0#I
1'I
1)'
16/
1&;
17+
0~-
100
0M)
14,
00.
0?*
0<+
150
131
0:,
0-'
1}(
0S)
01.
11/
1.2
1-3
1,4
124
1(7
1'8
1&9
1.9
1'<
1:<
12>
1:>
14@
0IA
16A
1DB
1WG
1DC
1XG
1LC
1IE
1QE
1IF
1iH
1}H
1RG
1|H
1(m
14"
19"
0?"
0(I
1,I
0Di
0Gi
0Ji
0Mi
16`
0Ti
0Xi
0\i
0fi
1Mc
0_`
1Z`
1vi
0=j
0ni
1ui
1qi
1pd
1Sc
1"e
0}i
0!j
0n!
1h!
1c!
11$
1,$
1+$
1)$
1'$
1$$
1#$
1"$
1}#
1|#
1{#
1t#
1w#
1x#
1y#
1r#
1&$
1A%
0@%
0?%
0u#
1&m
08)
0{H
07/
07+
1~-
000
060
051
032
023
0}(
1M)
04,
19-
1+5
1&:
12=
12?
1DD
0-I
11I
1$"
1)"
1*"
1,"
1."
11"
12"
13"
16"
17"
18"
1?"
1<"
1;"
1:"
1A"
1/"
1j#
0k#
0l#
0>"
1$m
0j`
0Sc
1_`
1;j
1ki
1li
1mi
0"e
1|i
1p!
1n!
0m!
1k!
1j!
1i!
1g!
1f!
1e!
1b!
1a!
1`!
1^!
1]!
1[!
1Y!
1X!
1S!
0P!
0O!
1N!
12$
13$
10$
1/$
1.$
1-$
1*$
1($
1%$
1~#
0w#
0x#
0y#
02I
16I
09-
18.
01/
1YG
10.
0.1
0.2
042
033
024
105
1.6
1"m
1#"
1""
1%"
1&"
1'"
1("
1+"
1-"
10"
15"
0<"
0;"
0:"
07I
1;I
0:j
0di
1fi
1ii
1ji
0pd
0th
0z`
1j`
0k!
0j!
0i!
1d!
1_!
1\!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
0{#
0z#
0t#
0r#
1~l
1ZG
0-3
0,4
0+5
015
006
0.7
0-8
0<I
1@I
08"
09"
0?"
0A"
1|l
17j
1ai
1bi
1ci
0sh
0p!
0n!
0h!
0g!
0~#
0}#
0|#
0AI
1EI
1[G
0)6
0(7
0/7
0.8
0.9
1-:
1-;
1zl
05"
06"
07"
0FI
1JI
06j
0[i
1\i
1_i
1`i
0rh
0f!
0e!
0d!
0"$
0!$
1xl
1\G
0'8
0&9
0&:
0.:
0/;
0:<
09=
1;?
0KI
1OI
03"
04"
1vl
0Si
13j
1Xi
1Yi
1Zi
0qh
0c!
0b!
0%$
0$$
0#$
0PI
1TI
1]G
0&;
0'<
02=
0:=
0:>
1<@
1KA
0<?
1tl
00"
01"
02"
0UI
1YI
1Ri
0Oi
02j
1Ti
1Wi
0ph
0a!
0`!
0_!
0($
0'$
0&$
1rl
02>
1^G
02?
0>@
0KB
1MD
0DB
0WG
04@
0ZI
1^I
0-"
0."
0/"
1pl
1Mi
0Fi
10j
1Qi
0oh
0^!
0]!
0\!
0+$
0*$
0)$
0_I
1cI
06A
1_G
0DC
0LC
1SF
0XG
0IE
0QE
1nl
0*"
0+"
0,"
0dI
1hI
1Di
1Ji
0/j
1Gi
0nh
0[!
0Z!
0Y!
0-$
0,$
1ll
0DD
0UF
0VG
0zH
1`G
0iI
1mI
0("
0)"
1jl
0mh
1-j
1Bi
1Ci
0X!
0W!
00$
0.$
0/$
0nI
1rI
0IF
0RG
0|H
0iH
0pH
0}H
0aG
1hl
0%"
0'"
0&"
0sI
1wI
1lh
1kh
0V!
0U!
0T!
01$
1fl
0p%
1t%
1cG
1tI
1yI
1~I
1%J
1*J
1/J
14J
19J
0FJ
0xI
1|I
0$"
0tI
1dl
1jh
0S!
03$
02$
0}I
1#J
0yI
1bl
0""
0#"
0$J
1(J
0R!
0Q!
0~I
1`l
1_%
0)J
1-J
0%J
1^l
1m#
0.J
12J
1q!
0*J
1\l
03J
17J
0/J
1Zl
08J
04J
1Xl
09J
#810000
0%
0!"
0`%
#820000
1%
1!"
1`%
0dJ
19i
1j%
0a%
1f%
0g%
1o%
0q%
0s%
0u%
1v%
1"&
1%&
0&&
0lG
1Sl
1Tl
0Kl
0yh
0Gl
1Ql
1Il
1Jl
0Ol
1Rl
0Pl
0*m
0?$
1h%
0b%
1n%
0iG
0bG
0r%
0%'
08*
09+
06,
05-
03.
03/
020
001
002
0/3
0.4
0-5
0+6
0*7
0)8
0(9
0(:
0(;
0)<
04=
04>
04?
06@
08A
0FB
0FC
0FD
0KE
0LF
0XF
0kH
1'&
1jG
0sH
1#I
0'I
1(I
0,I
1-I
01I
12I
06I
17I
0;I
1<I
0@I
1AI
0EI
1FI
0JI
1PI
0TI
1UI
0YI
1ZI
0^I
1_I
0cI
1dI
0hI
1iI
0mI
1nI
0rI
1sI
0wI
1xI
0|I
1}I
0#J
1$J
0(J
1)J
0-J
1.J
02J
13J
07J
18J
1p%
0t%
0cG
1mG
0wH
00m
0h"
1c%
0d%
1El
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
0<i
1ra
1ih
1qg
1yf
1#f
1:_
1B^
1J]
1R\
1Z[
1bZ
1jY
1rX
1zW
1$W
1,V
1FT
1(U
1DS
1LR
1TQ
1\P
1dO
1#N
1tM
1Zd
1Qe
10K
1'L
1}L
1bc
1sa
1-m
1/m
0+m
0l
06$
0a$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0l$
0y$
18$
1;$
0^$
0_$
1bG
1cG
08J
03J
0.J
0)J
0$J
0}I
0xI
0sI
0nI
0iI
0dI
0_I
0ZI
0UI
1KI
0OI
0FI
0AI
0<I
07I
02I
0-I
0(I
1tH
0"I
0jG
0.m
0`$
0m$
1&'
19*
04/
1#'
03&
0i&
0v&
0<)
0:*
1<*
0;+
08,
07-
17.
15/
040
160
021
022
013
004
0/5
115
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
0e%
11m
03m
1&m
1$m
1"m
1~l
1|l
1zl
1xl
0vl
1rl
1pl
1nl
1ll
1jl
1hl
1fl
1dl
1bl
1`l
1^l
1\l
1Zl
1Xl
0/m
0H"
0(#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0{"
0n"
1F"
1C"
0+#
0*#
1r%
1t%
0#I
0PI
1,m
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
0ci
1#k
1|j
1wj
1rj
1ij
0mi
1hj
0Oj
0yi
1Yj
1^j
1cj
0?j
1Jj
1Aj
1Pj
1ti
15j
18m
07m
06m
0)#
0z"
0,
1*
1'
0M
0L
0J
0H
0G
0F
0E
0D
0C
0B
0A
0?
02
1:$
1tl
1(m
0-m
0K
0>
1''
1*'
1>)
1:*
1:J
0]&
05/
0;J
1.:
06/
1<+
1:,
1=*
19,
18-
1-'
1S)
11.
08.
0YG
0;*
17/
050
1.1
0[G
031
151
132
142
123
133
124
0L&
005
1)6
0\G
0.6
106
1.7
1/7
1-8
1.8
1.9
0:&
0-:
0-;
1/;
1:<
0;?
18<
19=
1:=
1:>
0KA
01<
19?
0<@
1<?
0;@
1>@
1IA
0MD
0HA
1KB
0DA
1LC
0@A
1KD
0SF
0PE
1UF
0pG
1pH
1zH
0n%
0p%
1D"
1+m
0-j
0kh
1@i
0Ci
1,l
1/j
04`
1Ii
0Gi
1Li
00j
1Pi
1Fi
06`
0Qi
1fk
0Ri
12j
08`
1Vi
1Oi
0Ti
0Wi
03j
0:`
1Si
0Xi
0Yi
16j
1[i
1^i
0\i
0_i
07j
0`i
0ai
0bi
1:j
1qh
1di
1hi
0fi
0ii
0;j
0ji
0ki
0li
1=j
1rh
1ni
0|i
1@j
1th
1z`
0Mc
0Z`
0xi
0wi
0>j
0vi
0ui
1}i
0Zi
1Oj
0Jj
0#j
1(
1!$
1z#
1u#
0)'
1=)
06.
1&;
17+
0~-
0<+
0:,
0M)
14,
13-
00.
0ZG
0-'
1((
0S)
11/
060
051
1.2
042
1-3
033
1,4
1+5
024
015
006
1(7
0/7
1'8
0.8
1&9
1&:
0]G
0.9
0.:
0/;
1'<
12=
0<?
0:<
0:=
12>
0^G
12?
0:>
0>@
14@
16A
0_G
1DD
0`G
0LC
0UF
1IF
1aG
1FJ
0pH
14"
19"
1>"
1kh
0jh
0lh
1Ci
1Gi
1mh
1nh
1Qi
1Ti
1oh
1Wi
1Xi
1Ri
1Yi
1Zi
1\i
1ph
1_i
1`i
1bi
1ci
1fi
1ii
1ji
1li
1mi
1Mc
0=`
1Z`
1sh
1pd
1Sc
1vi
1ui
1"e
1zi
0~i
1!j
1m!
1h!
1c!
11$
1/$
1,$
1+$
1*$
1)$
1($
1'$
1%$
1$$
1#$
1"$
1~#
1}#
1|#
1{#
1t#
1v#
1w#
1x#
1&$
0A%
1@%
1?%
18)
1pH
1{H
16*
07.
07+
1~-
19'
0((
04,
0.1
0.2
0-3
0,4
0+5
0)6
0(7
0'8
0&9
0&:
0&;
0'<
04@
02=
02>
02?
06A
0DD
0IF
1$"
1&"
1)"
1*"
1+"
1,"
1-"
1."
10"
11"
12"
13"
15"
16"
17"
18"
1?"
1="
1<"
1;"
1/"
0j#
1k#
1l#
1=`
0F`
0"e
1yi
0kh
1n!
1l!
1k!
1j!
1g!
1f!
1e!
1d!
1b!
1a!
1`!
1_!
1^!
1]!
1\!
1[!
1Z!
1Y!
1X!
1U!
1S!
1P!
1O!
0N!
01$
0/$
0,$
0*$
0)$
0($
0+$
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0w#
0x#
1s#
0_%
09'
1=+
01.
0$"
0&"
0)"
0+"
0,"
0-"
0*"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0<"
0;"
1@"
0f`
1F`
0m#
1o!
0k!
0j!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0U!
0S!
0u#
1r#
0q!
0>"
1A"
1p!
0m!
#830000
0%
0!"
0`%
#840000
1%
1!"
1`%
1$'
17*
14-
02.
1dJ
09i
1Sj
0Wj
0Hj
0Dj
1:)
1{&
1q&
0t&
0j%
1a%
0f%
1g%
0o%
1q%
1s%
1u%
0v%
0"&
0%&
1&&
1lG
0Sl
0Tl
1Kl
1yh
1Gl
0Ql
0Il
0Jl
1Ol
0Rl
1Pl
1*m
1Rj
0Vj
0Gj
0Cj
1?$
0h%
1b%
1;)
1|&
1r&
0u&
1n%
0bG
1l%
0r%
1m%
1%'
18*
19+
16,
15-
13.
13/
120
101
102
1/3
1.4
1-5
1+6
1*7
1)8
1(9
1(:
1(;
1)<
14=
14>
14?
16@
18A
1FB
1FC
1FD
1KE
1LF
1XF
1kH
0#'
0'&
1jG
1#I
1(I
1-I
12I
17I
1<I
1AI
1FI
1PI
1UI
1ZI
1_I
1dI
1iI
1nI
1sI
1xI
1}I
1$J
1)J
1.J
13J
18J
0mG
1wH
10m
1h"
0c%
1d%
0El
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
1<i
0ra
0ih
0qg
0yf
0#f
0:_
0B^
0J]
0R\
0Z[
0bZ
0jY
0rX
0zW
0$W
0,V
0FT
0(U
0DS
0LR
0TQ
0\P
0dO
0#N
0tM
0Zd
0Qe
00K
0'L
0}L
0bc
0sa
1-m
1/m
0+m
1Qj
0Uj
0Fj
0Bj
1l
16$
1a$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1l$
1y$
08$
0;$
1^$
1_$
1bG
0l%
0cG
0n%
1iG
1r%
1.m
1`$
1m$
0=)
16.
16/
09,
08-
0&'
09*
14/
13&
1i&
1)'
1<)
0:*
0<*
1;+
18,
17-
15/
140
160
121
122
113
104
1/5
115
1-6
1-7
1,8
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
1e%
0-m
1+m
0/m
1H"
1(#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1{"
1n"
0F"
0C"
1+#
1*#
0t%
0jG
1sH
0m%
0,m
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
03k
0-k
0$k
0ci
0#k
0|j
0wj
0rj
0ij
0mi
0hj
0Oj
0Yj
0^j
0cj
1?j
1Jj
0Aj
0!j
0ti
05j
08m
17m
16m
1xi
1wi
0}i
0zi
1~i
1)#
1z"
1,
0*
0'
1M
1L
1J
1H
1G
1F
1E
1D
1C
1B
1A
1?
12
0:$
0"%
1#%
1~$
1}$
11m
1K
1>
06*
17.
1M)
0=+
03-
19-
10.
0''
0*'
0>)
1:*
0:J
1]&
05/
1;J
1.:
08)
0{H
1?*
1<+
0=*
1.1
151
142
133
1L&
1)6
106
1/7
1.8
1:&
1/;
08<
1:=
11<
09?
1<?
1;@
1>@
1HA
1DA
1@A
0KD
1PE
1UF
1pG
1VG
1p%
0tH
1"I
0D"
0I#
1H#
1K#
1L#
13m
0Bi
0@i
0Ci
0,l
14`
0Ii
0Li
0Pi
0Qi
0fk
0Ri
18`
0Vi
0Wi
1:`
0Yi
0^i
0_i
0`i
0bi
0hi
0ii
0ji
0li
1>j
0ui
0qi
0Zi
1Oj
0Jj
1#j
0pd
0j`
1f`
0Sc
0yi
0(
10!
1/!
0-!
1,!
1!$
1z#
0v#
0s#
0#I
1'I
11.
0)'
1=)
07/
1&;
1i(
17+
09-
0~-
100
0?*
0<+
150
131
1.2
1-3
1,4
124
1(7
1'8
1&9
1.9
1'<
1:<
12>
1:>
14@
0IA
16A
1DB
1WG
1DC
1XG
1LC
1IE
1QE
1IF
1iH
1}H
1RG
1|H
1(m
14"
19"
0="
0@"
0(I
1,I
0Di
0Gi
0Ji
0Mi
16`
0Ti
0Xi
0\i
0fi
0=j
0ni
1ui
1qi
1"e
1j`
0G`
1|i
0~i
1!j
0o!
0l!
1h!
1c!
11$
1,$
1+$
1)$
1'$
1$$
1#$
1"$
1}#
1|#
1{#
1x#
1y#
0r#
1&$
1A%
0@%
0?%
1u#
1&m
18)
1{H
16*
1S)
01/
00.
1-'
0i(
07+
1~-
000
060
051
032
023
1+5
1&:
12=
12?
1DD
0-I
11I
1$"
1)"
1*"
1,"
1."
11"
12"
13"
16"
17"
18"
1;"
1:"
0A"
1/"
1j#
0k#
0l#
1>"
1$m
1;j
1ki
1li
1mi
0"e
1G`
0Z`
1pd
0Mc
0p!
1m!
1j!
1i!
1g!
1f!
1e!
1b!
1a!
1`!
1^!
1]!
1[!
1Y!
1X!
1S!
0P!
0O!
1N!
12$
13$
10$
1/$
1.$
1-$
1*$
1($
1%$
1~#
0x#
0y#
0t#
1s#
02I
16I
15*
10.
0.1
0.2
042
033
024
105
1.6
1"m
1#"
1""
1%"
1&"
1'"
1("
1+"
1-"
10"
15"
0;"
0:"
0?"
1@"
07I
1;I
0:j
0di
1fi
1ii
1ji
0pd
0kb
1o!
0n!
0j!
0i!
1d!
1_!
1\!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
0{#
0z#
1r#
1~l
0-3
0,4
0+5
015
006
0.7
0-8
0<I
1@I
08"
09"
1A"
1|l
17j
1ai
1bi
1ci
1p!
0h!
0g!
0~#
0}#
0|#
0AI
1EI
0)6
0(7
0/7
0.8
0.9
1-:
1-;
1zl
05"
06"
07"
0FI
1JI
06j
0[i
1\i
1_i
1`i
0f!
0e!
0d!
0"$
0!$
1xl
0'8
0&9
0&:
0.:
0/;
0:<
09=
1;?
0KI
1OI
03"
04"
1vl
0Si
13j
1Xi
1Yi
1Zi
0c!
0b!
0%$
0$$
0#$
0PI
1TI
0&;
0'<
02=
0:=
0:>
1<@
1KA
0<?
1tl
00"
01"
02"
0UI
1YI
1Ri
0Oi
02j
1Ti
1Wi
0a!
0`!
0_!
0($
0'$
0&$
1rl
02>
02?
0>@
0KB
1MD
0DB
0WG
04@
0ZI
1^I
0-"
0."
0/"
1pl
1Mi
0Fi
10j
1Qi
0^!
0]!
0\!
0+$
0*$
0)$
0_I
1cI
06A
0DC
0LC
1SF
0XG
0IE
0QE
1nl
0*"
0+"
0,"
0dI
1hI
1Di
1Ji
0/j
1Gi
0[!
0Z!
0Y!
0-$
0,$
1ll
0DD
0UF
0VG
0zH
0iI
1mI
0("
0)"
1jl
1-j
1Bi
1Ci
0X!
0W!
00$
0.$
0/$
0nI
1rI
0IF
0RG
0|H
0iH
0}H
1hl
0%"
0'"
0&"
0sI
1wI
0V!
0U!
0T!
01$
1fl
0xI
1|I
0$"
1dl
0S!
03$
02$
0}I
1#J
1bl
0""
0#"
0$J
1(J
0R!
0Q!
1`l
0)J
1-J
1^l
0.J
12J
1\l
03J
17J
1Zl
08J
1Xl
#850000
0%
0!"
0`%
#860000
1%
1!"
1`%
1aJ
0bJ
0cJ
0dJ
19i
18i
17i
06i
0e%
1gG
0}%
0$&
1c%
0d%
1h%
0b%
0~%
0#&
1j%
0a%
1f%
0g%
1o%
0q%
0s%
0u%
1{%
1"&
0&&
0lG
1Sl
1Tl
0yh
0Vl
1Ql
1Il
1Jl
0Ol
1Rl
0Pl
0*m
1Ml
1Nl
00m
0.m
1xh
11`
1,m
0?$
0@$
0A$
1B$
0h%
0c%
1e%
0gG
1hG
0]&
0^&
0r&
0y&
0|&
0;)
1tH
0"I
1KI
0OI
0q&
0x&
0{&
1&'
0:)
19*
1:+
17,
16-
130
111
112
103
1/4
1.5
1,6
1+7
1*8
1)9
1):
1);
1*<
15=
15>
15?
17@
19A
1GB
1GC
1GD
1LE
1MF
1YF
1lH
0iG
1v&
05.
15/
0;J
1eG
0%'
08*
09+
06,
05-
03.
03/
020
001
002
0/3
0.4
0-5
0+6
0*7
0)8
0(9
0(:
0(;
0)<
04=
04>
04?
06@
08A
0FB
0FC
0FD
0KE
0LF
0XF
0kH
1jG
0sH
1#I
0'I
1(I
0,I
1-I
01I
12I
06I
17I
0;I
1<I
0@I
1AI
0EI
1FI
0JI
1PI
0TI
1UI
0YI
1ZI
0^I
1_I
0cI
1dI
0hI
1iI
0mI
1nI
0rI
1sI
0wI
1xI
0|I
1}I
0#J
1$J
0(J
1)J
0-J
1.J
02J
13J
07J
18J
0p%
1t%
0x%
1cG
1mG
0wH
02m
0,m
1.m
10m
0h"
0g"
0f"
1e"
0hG
1El
1)j
0Xl
0Zl
0\l
0^l
0`l
0bl
0dl
0fl
0hl
0jl
0ll
0nl
0pl
0rl
0tl
0xl
0zl
0|l
0~l
0"m
0$m
0&m
0(m
01m
1ra
1ih
1qg
1yf
1#f
1:_
1B^
1J]
1R\
1Z[
1bZ
1jY
1rX
1zW
1$W
1,V
1FT
1(U
1DS
1LR
1TQ
1\P
1dO
1#N
1tM
1Zd
1Qe
10K
1'L
1}L
1bc
1sa
0;i
0Oj
1{i
0Pj
05m
0Tm
0Sm
0Rm
0Qm
0Pm
0Om
0Nm
0Mm
0Lm
0Km
0Jm
0Im
0Hm
0Gm
0Fm
0Em
0Dm
0Cm
0Bm
0Am
0@m
0?m
0>m
0=m
0:m
0;m
0<m
07m
1Cj
06m
1Gj
1Lj
1Vj
0vl
03m
1Bj
1Fj
1Kj
1Uj
0l
0k
0j
1i
06$
0a$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0l$
0y$
0^$
0_$
0b$
0k$
0n$
0u$
0p$
0bG
0cG
0r%
0t%
1n%
1p%
1kG
08J
03J
0.J
0)J
0$J
0}I
0xI
0sI
0nI
0iI
0dI
0_I
0ZI
0UI
0KI
0FI
0AI
0<I
07I
02I
0-I
0(I
0tH
0PI
0#I
12m
0`$
0m$
1=*
19,
1;*
0fG
0&'
09*
0:+
07,
06-
04.
04/
030
011
012
003
0/4
0.5
0,6
0+7
0*8
0)9
0):
0);
0*<
05=
05>
05?
07@
09A
0GB
0GC
0GD
0LE
0MF
0YF
0lH
0z%
0=)
09<
03&
0i&
0v&
1)'
0<)
0:*
0;+
08,
07-
07.
05/
040
021
022
013
004
0/5
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
1(m
1tl
13m
1&m
1$m
1"m
1~l
1|l
1zl
1xl
1vl
1rl
1pl
1nl
1ll
1jl
1hl
1fl
1dl
1bl
1`l
1^l
1\l
1Zl
1Xl
0+m
1-m
1/m
0H"
0(#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0{"
0n"
0+#
0*#
0'#
0|"
0y"
0r"
0w"
0jG
0kG
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
1#k
1|j
1wj
1rj
1ij
1hj
1Oj
1yi
1Yj
1^j
1cj
1Jj
1Aj
0!j
1Pj
1ti
15j
19`
1~i
1si
15m
1Tm
1Sm
1Rm
1Qm
1Pm
1Om
1Nm
1Mm
1Lm
1Km
1Jm
1Im
1Hm
1Gm
1Fm
1Em
1Dm
1Cm
1Bm
1Am
1@m
1?m
1>m
1=m
18m
19m
1:m
1;m
1<m
17m
16m
1:i
0@j
0wi
0>j
0)#
0z"
0,
0M
0L
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0=
0;
06
02
1x$
0A%
0B%
0}$
0~$
0!%
0#%
11m
0K
0>
0p%
0mG
06*
08)
0{H
06/
0-'
0S)
01.
18.
1YG
0;*
06.
050
031
132
123
0L&
005
0.6
1.7
1-8
0:&
0-:
0-;
0;?
19=
0KA
01<
19?
0<@
0;@
1IA
0MD
0HA
1KB
0DA
0@A
1KD
0SF
0PE
0pG
0pH
1zH
1o"
0j#
0i#
0L#
0K#
0J#
0H#
0-j
1kh
1@i
1,l
1/j
04`
1Ii
1Li
00j
1Pi
1Fi
06`
1fk
12j
08`
1Vi
1Oi
03j
1Si
16j
1[i
1^i
07j
0ai
1:j
1di
1hi
0;j
0ki
1=j
1ni
1zi
1@j
0th
0z`
1Mc
1Z`
1}i
13
0N!
0M!
00!
0/!
0.!
0,!
0u#
0s#
1<$
05*
1ZG
0>"
0@"
0sh
1kb
1B"
0o!
0m!
0r#
1&
1[G
0A"
0rh
0p!
1\G
0qh
1]G
0ph
1^G
0oh
1_G
0nh
1`G
0mh
0aG
1lh
0FJ
1jh
1_%
1m#
1q!
#870000
0%
0!"
0`%
#880000
1%
1!"
1`%
0aJ
16i
0e%
0f%
0o%
1}%
0"&
1$&
1dG
1nG
1vH
0Ul
0Ll
0Wl
0xh
1yh
01`
1Ol
1Pl
1,m
0B$
1%'
1&'
18*
19*
19+
16,
15-
16-
13.
13/
14/
120
101
102
1/3
1.4
1-5
1+6
1*7
1)8
1(9
1(:
1(;
1)<
14=
14>
14?
16@
18A
1FB
1FC
1FD
1KE
1LF
1XF
1kH
1|%
1\&
1fG
1x%
0e"
1p%
1VI
1eI
0)j
0:i
0>i
0Dl
0ra
0ih
0qg
0yf
0#f
0:_
0B^
0J]
0R\
0Z[
0bZ
0jY
0rX
0zW
0$W
0,V
0FT
0(U
0DS
0LR
0TQ
0\P
0dO
0#N
0tM
08m
0Zd
0Qe
0:m
00K
0'L
0}L
07m
0bc
06m
0sa
0i
1z$
1w$
1|$
1p$
1`$
1m$
0&'
1*'
1>)
06-
1_&
14.
04/
1]&
1v&
15.
19.
0p%
1mG
0VI
0eI
1z%
18<
19<
1m"
1p"
1k"
1w"
09`
0:`
0si
0{i
0Pj
18m
09m
1:m
16m
1)#
1z"
1;
14
11
1/
14$
19$
1K
1>
0<$
0*'
0_&
1^&
0]&
17.
1J"
1E"
0yi
0B"
1.
1)
1B%
0&
1-'
1S)
11.
08.
0YG
1i#
1th
1z`
0Mc
0Z`
1M!
1u#
1.'
15*
09.
0ZG
1>"
1sh
0kb
1m!
0[G
1rh
0\G
1qh
0]G
1ph
0^G
1oh
0_G
1nh
0`G
1mh
1aG
0lh
1FJ
0jh
0_%
0m#
0q!
#890000
0%
0!"
0`%
#900000
1%
1!"
1`%
1dJ
09i
0j%
1a%
1"&
0nG
1Ll
0yh
1*m
1?$
1h%
0mG
0%'
08*
09+
06,
05-
03.
03/
020
001
002
0/3
0.4
0-5
0+6
0*7
0)8
0(9
0(:
0(;
0)<
04=
04>
04?
06@
08A
0FB
0FC
0FD
0KE
0LF
0XF
0kH
1'&
0\&
1oG
00m
1h"
0=i
1>i
0<i
1ra
1ih
1qg
1yf
1#f
1:_
1B^
1J]
1R\
1Z[
1bZ
1jY
1rX
1zW
1$W
1,V
1FT
1(U
1DS
1LR
1TQ
1\P
1dO
1#N
1tM
1Zd
1Qe
10K
1'L
1}L
1bc
1sa
1l
0z$
1bG
1cG
0m$
1&'
16-
04.
14/
1#'
0.'
16*
0/m
0m"
08m
19m
0:m
06m
0z"
01
15$
17$
04$
1:$
0>
1*'
1_&
0^&
1]&
1I"
1G"
0J"
1D"
0.
1-
1+
1(
#910000
0%
0!"
0`%
#920000
1%
1!"
1`%
0$'
04-
12.
02/
1cJ
0dJ
19i
08i
1Mj
0Sj
1Wj
1Dj
0&'
06-
14.
04/
0h%
1b%
1~%
1!&
1#&
1*&
0dG
0vH
1j%
0a%
1f%
1g%
1o%
1u%
1v%
0{%
1%&
0Kl
1Vl
0Gl
0Ql
0Ol
0Rl
0Pl
0*m
1Ul
1Wl
0=l
0Ml
0@l
0Nl
10m
18m
09m
1:m
16m
0?$
1@$
1h%
0b%
1c%
0*'
0_&
1^&
0]&
0cG
1tH
1KI
1&'
18,
1-7
1=J
1DJ
1t&
1{&
0fG
0oG
1mG
0n%
0v&
05.
1:*
1:J
1wH
0|%
0eG
0.m
00m
0h"
1g"
0c%
1;i
1Dl
0El
0Jj
1{i
1Pj
1+m
1=i
1:i
0Gj
0Rj
0-k
0^j
06m
0vl
03m
0l
1k
18$
1;$
1^$
0w$
0|$
1r$
1b$
1k$
1n$
1u$
0bG
1l%
1cG
1r%
1t%
1.m
0`$
1*'
1:,
106
1u&
1|&
0t%
0mG
1uH
1LI
1[I
1eI
1oI
1~I
06*
1=)
13&
160
115
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
1i&
1''
0:*
1;+
17-
15.
15/
140
121
122
113
104
1/5
1-6
1,8
0=J
0DJ
1fG
0-m
1/m
1F"
1C"
1+#
0p"
0k"
1u"
1'#
1|"
1y"
1r"
0:i
03k
0$k
0#k
0|j
0wj
0rj
0ij
0hj
0Oj
0{i
0Yj
0cj
1Jj
0#j
0ti
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
0ci
0mi
05j
0~i
0Fj
0Qj
0bi
0vi
0)#
1*
1'
1M
1I
1@
1=
19
16
04
0/
0x$
09$
1@%
0B%
05$
07$
1M%
1D%
0K
1<$
0-'
1C'
0M)
14,
00.
1(7
1v&
16*
1.:
1.1
1)6
1.8
1:&
1/;
08<
1:=
11<
09?
1<?
1;@
1>@
1HA
1DA
1@A
0KD
1PE
1UF
1pG
1pH
1VG
0)'
1?*
1<+
18-
17/
151
142
133
1L&
1/7
1mG
0uH
0LI
0[I
0eI
0oI
0~I
0o"
0E"
1k#
0i#
0I"
0G"
1^#
1g#
0`i
0hi
0ii
0ji
0li
0|i
0xi
0ui
0qi
1!j
0Bi
0kh
0@i
0Ci
0,l
14`
0Ii
0Li
0Pi
0Qi
0fk
0Ri
18`
0Vi
0Wi
1:`
0Yi
0^i
0_i
0Zi
0Pj
1pd
1Sc
0R`
1Z`
1B"
03
0-
0+
0)
1O!
0M!
1K!
1B!
0M%
0D%
1B%
1?%
1!$
1z#
1s#
1~$
1"%
1"$
1w#
1&
0<$
1&;
1&9
1.9
1'<
1:<
12>
1:>
14@
0IA
16A
1DB
1WG
1DC
1XG
1LC
1IE
1QE
1IF
1iH
1}H
1RG
1|H
18)
1{H
05*
17+
0~-
100
13-
0C'
12)
0S)
11/
1.2
1-3
1,4
124
1'8
0^#
0g#
1i#
1l#
14"
19"
1@"
1K#
1I#
13"
1<"
0fi
1Mc
0;`
1R`
1"e
1kb
0Di
0Gi
0Ji
0Mi
16`
0Ti
0Xi
0\i
0B"
1P!
1M!
0K!
0B!
1o!
1k!
1h!
1c!
1b!
1/!
1-!
1#$
1}#
1|#
1{#
1t#
1v#
1x#
1y#
11$
1,$
1+$
1)$
1'$
1$$
1&$
0&
1&:
12=
12?
1DD
1+5
12"
16"
17"
18"
1?"
1="
1;"
1:"
1$"
1)"
1*"
1,"
1."
11"
1/"
1n!
1l!
1j!
1i!
1g!
1f!
1e!
1a!
1`!
1^!
1]!
1[!
1Y!
1X!
1S!
1~#
1r#
12$
13$
10$
1/$
1.$
1-$
1*$
1($
1%$
15"
1A"
1#"
1""
1%"
1&"
1'"
1("
1+"
1-"
10"
1p!
1d!
1_!
1\!
1Z!
1W!
1V!
1U!
1T!
1R!
1Q!
#930000
0%
0!"
0`%
#940000
1%
1!"
1`%
1$'
18+
15,
14-
12/
110
1/1
1/2
1.3
1-4
1,5
1*6
1)7
1(8
1'9
1':
1';
1(<
13=
13>
13?
15@
17A
1EB
1EC
1ED
1JE
1JF
1WF
1dJ
1jH
0'j
09i
0>l
06l
0/l
0'l
0~k
0wk
0pk
0ik
0ak
0Zk
0Sk
0Lk
0Fk
0>k
07k
01k
0+k
0'k
0!k
0zj
0uj
0pj
0lj
0fj
0Mj
0Wj
0\j
0aj
0Dj
0j%
1a%
0g%
1q%
1s%
0u%
0v%
1w%
0Fl
1Gl
1Ql
0Il
0Jl
1Rl
1*m
1?$
0h%
1b%
0mG
1bG
0l%
0r%
1m%
0x%
0wH
10m
1h"
1c%
1El
1)j
1-m
0/m
1l
0^$
1_$
0bG
0cG
1n%
1r%
0m%
0.m
0z%
0=)
0<+
0:,
08-
07/
051
042
033
006
0/7
0.8
0.:
0/;
09<
0:=
0<?
0>@
0UF
03&
0i&
0v&
1)'
1:*
1<*
0;+
08,
07-
05/
040
060
021
022
013
004
0/5
015
0-6
0-7
0,8
0,9
0,:
0,;
0-<
08=
08>
08?
0:@
0<A
0JB
0JC
0JD
0OE
0PF
0oH
0yH
0-m
0+m
1/m
0+#
1*#
0r%
1m%
1t%
0n%
1Al
1*j
18l
11l
1)l
1"l
1yk
1rk
1kk
1ck
1\k
1Uk
1Nk
1Ck
1@k
19k
13k
1-k
1$k
1ci
1#k
1|j
1wj
1rj
1ij
1mi
1hj
1Oj
1Yj
1^j
1cj
0?j
0Jj
0!j
1Pj
1ti
15j
1Ci
1Qi
1Ri
1Wi
19`
1Yi
1Zi
1_i
1`i
1bi
1ii
1ji
1li
1|i
1xi
1vi
1ui
1~i
1si
0M
1L
1+m
1-m
0DB
0DC
0IE
0QE
0RG
0WG
0XG
0iH
0|H
0}H
06*
07+
1M)
04,
03-
1E(
02)
01/
0.2
0-3
0,4
0(7
0'8
0&9
0&;
0'<
02>
04@
06A
0IF
08)
0{H
1=)
16/
0?*
0.1
024
0L&
0)6
0.9
0:&
0:<
0:>
01<
19?
0;@
1IA
0HA
0DA
0LC
0@A
1KD
0PE
0pG
0pH
0VG
1n%
0+m
1Bi
1kh
1@i
1,l
04`
1Ii
1Gi
1Li
1Pi
06`
1fk
08`
1Vi
1Ti
1Xi
1^i
1\i
1hi
1fi
1qi
0}i
0~i
1;`
0X`
0Sc
1Ji
1Mi
1Di
0!$
0z#
01$
0,$
0+$
0)$
0'$
0&$
0$$
0#$
0"$
0}#
0|#
0{#
0t#
0v#
0w#
0x#
0s#
1S)
16*
1-'
0E(
1~-
000
0+5
0&:
02=
02?
0DD
04"
09"
0$"
0)"
0*"
0,"
0."
0/"
01"
02"
03"
06"
07"
08"
0?"
0="
0<"
0;"
0@"
0"e
1X`
0Z`
0Mc
0o!
0n!
0l!
0k!
0j!
0h!
0g!
0f!
0e!
0c!
0b!
0a!
0`!
0^!
0]!
0[!
0Y!
0X!
0S!
0/$
0*$
0($
0%$
0~#
0y#
1s#
0r#
03$
02$
0.$
0-$
00$
15*
10.
0&"
0+"
0-"
00"
05"
0:"
1@"
0A"
0""
0#"
0'"
0("
0%"
0pd
0kb
0p!
1o!
0i!
0d!
0_!
0\!
0Z!
0W!
0V!
0U!
0T!
0R!
0Q!
#950000
0%
0!"
0`%
#960000
1%
1!"
1`%
1bJ
0$'
08+
05,
04-
02/
010
0/1
0/2
0.3
0-4
0,5
0*6
0)7
0(8
0'9
0':
0';
0(<
03=
03>
03?
05@
07A
0EB
0EC
0ED
0JE
0JF
0WF
0cJ
0dJ
0jH
1'j
19i
18i
1>l
16l
1/l
1'l
1~k
1wk
1pk
1ik
1ak
1Zk
1Sk
1Lk
1Fk
1>k
17k
11k
1+k
1'k
1!k
1zj
1uj
1pj
1lj
1fj
1Mj
1Wj
1\j
1aj
1Dj
07i
0c%
1d%
1h%
0b%
1y%
1j%
0a%
1i%
0Hl
0*m
02`
00m
1.m
0?$
0@$
1A$
0h%
1c%
0d%
1e%
1r%
0m%
0t%
1bG
1cG
0)'
1k%
1mG
0,m
0.m
10m
0h"
0g"
1f"
0e%
1!j
0/m
0-m
0l
0k
1j
1]$
0cG
0r%
1m%
1t%
1p%
1,m
18)
1pH
1{H
1-m
1,#
0p%
0kh
1N
1r#
1A"
1p!
#970000
0%
0!"
0`%
#980000
1%
1!"
1`%
1$'
1dJ
09i
0Dj
0j%
1a%
0f%
1g%
0i%
0o%
0q%
0s%
1u%
1v%
0w%
1Fl
0Gl
0Ql
1Il
1Jl
1Ol
1Hl
0Rl
1Pl
1*m
1?$
1h%
0n%
1iG
0bG
1l%
0k%
0mG
1r%
0m%
1x%
1wH
00m
1h"
0El
0)j
0-m
1/m
1+m
1l
1^$
0_$
0]$
1cG
1n%
0iG
0r%
1m%
1jG
1`$
0=)
19<
13&
1i&
1v&
1)'
0:*
0<*
1;+
18,
17-
07.
15/
140
121
122
113
104
1/5
1-6
1-7
1,8
1,9
1,:
1,;
1-<
18=
18>
18?
1:@
1<A
1JB
1JC
1JD
1OE
1PF
1oH
1yH
01m
1-m
0+m
1+#
0*#
0,#
0n%
1iG
0jG
0Al
0*j
08l
01l
0)l
0"l
0yk
0rk
0kk
0ck
0\k
0Uk
0Nk
0Ck
0@k
09k
03k
0-k
0$k
0#k
0|j
0wj
0rj
0ij
0hj
0Oj
1yi
0Yj
0^j
0cj
1?j
1Jj
0!j
0Pj
0ti
05j
09`
1~i
1)#
0N
1M
0L
11m
1+m
1K
06*
08)
0{H
06/
0-'
0S)
01.
18.
1YG
1L&
1:&
11<
09?
1;@
1HA
1DA
1@A
0KD
1PE
1"'
1pG
1VG
1jG
01m
0Bi
0@i
0$j
0,l
14`
0Ii
0Li
0Pi
0fk
18`
0Vi
0^i
0hi
0th
0z`
1Mc
1Z`
1}i
0u#
0s#
05*
1ZG
0IA
18)
1{H
0>"
0@"
16`
0sh
1kb
0o!
0m!
0r#
1[G
0A"
0rh
0p!
1r#
1\G
1A"
0qh
1p!
1]G
0ph
1^G
0oh
1_G
0nh
1`G
0mh
0aG
1lh
#990000
0%
0!"
0`%
#1000000
