

================================================================
== Vitis HLS Report for 'CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3'
================================================================
* Date:           Wed Sep 14 20:25:41 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.212 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_2_VITIS_LOOP_56_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     144|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     123|    -|
|Register         |        -|     -|     161|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|     161|     267|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |in_r_V_U  |CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_in_r_V  |        1|  0|   0|    0|    64|   22|     1|         1408|
    |in_i_V_U  |CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_in_r_V  |        1|  0|   0|    0|    64|   22|     1|         1408|
    +----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                                              |        2|  0|   0|    0|   128|   44|     2|         2816|
    +----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln55_fu_249_p2                |         +|   0|  0|  46|          39|           1|
    |add_ln56_fu_333_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_176                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op82_write_state3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln55_fu_244_p2               |      icmp|   0|  0|  20|          39|          39|
    |icmp_ln56_fu_258_p2               |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln57_fu_296_p2               |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln68_fu_328_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |select_ln12_fu_264_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 144|         137|          93|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_in_TDATA_blk_n      |   9|          2|    1|          2|
    |data_out_TDATA           |  14|          3|   64|        192|
    |data_out_TDATA_blk_n     |   9|          2|    1|          2|
    |in_i_V_address0          |  14|          3|    6|         18|
    |in_r_V_address0          |  14|          3|    6|         18|
    |indvar_flatten_fu_106    |   9|          2|   39|         78|
    |p_Val2_1_fu_114          |   9|          2|   32|         64|
    |p_Val2_s_fu_110          |   9|          2|   32|         64|
    |t_fu_102                 |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 123|         27|  192|        460|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |icmp_ln57_reg_474        |   1|   0|    1|          0|
    |icmp_ln68_reg_498        |   1|   0|    1|          0|
    |indvar_flatten_fu_106    |  39|   0|   39|          0|
    |p_Result_10_reg_493      |  22|   0|   22|          0|
    |p_Result_9_reg_488       |  22|   0|   22|          0|
    |p_Val2_1_fu_114          |  32|   0|   32|          0|
    |p_Val2_s_fu_110          |  32|   0|   32|          0|
    |t_fu_102                 |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 161|   0|  161|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|data_in_TVALID   |   in|    1|        axis|                                       data_in_V_data_V|       pointer|
|data_in_TDATA    |   in|   64|        axis|                                       data_in_V_data_V|       pointer|
|data_out_TREADY  |   in|    1|        axis|                                      data_out_V_data_V|       pointer|
|data_out_TDATA   |  out|   64|        axis|                                      data_out_V_data_V|       pointer|
|bound            |   in|   39|     ap_none|                                                  bound|        scalar|
|data_out_TVALID  |  out|    1|        axis|                                      data_out_V_dest_V|       pointer|
|data_out_TDEST   |  out|    1|        axis|                                      data_out_V_dest_V|       pointer|
|data_out_TKEEP   |  out|    8|        axis|                                      data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|        axis|                                      data_out_V_strb_V|       pointer|
|data_out_TUSER   |  out|    1|        axis|                                      data_out_V_user_V|       pointer|
|data_out_TLAST   |  out|    1|        axis|                                      data_out_V_last_V|       pointer|
|data_out_TID     |  out|    1|        axis|                                        data_out_V_id_V|       pointer|
|data_in_TREADY   |  out|    1|        axis|                                       data_in_V_dest_V|       pointer|
|data_in_TDEST    |   in|    1|        axis|                                       data_in_V_dest_V|       pointer|
|data_in_TKEEP    |   in|    8|        axis|                                       data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|        axis|                                       data_in_V_strb_V|       pointer|
|data_in_TUSER    |   in|    1|        axis|                                       data_in_V_user_V|       pointer|
|data_in_TLAST    |   in|    1|        axis|                                       data_in_V_last_V|       pointer|
|data_in_TID      |   in|    1|        axis|                                         data_in_V_id_V|       pointer|
|sub50            |   in|   32|     ap_none|                                                  sub50|        scalar|
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+

