[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_N|Full_Adder",
    "duplicate":"~Adder_N|Adder_N/Full_Adder:Full_Adder",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_N|Full_Adder_1",
    "duplicate":"~Adder_N|Adder_N/Full_Adder_1:Full_Adder",
    "index":0.125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_N|Full_Adder_2",
    "duplicate":"~Adder_N|Adder_N/Full_Adder_2:Full_Adder",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_N|Full_Adder_3",
    "duplicate":"~Adder_N|Adder_N/Full_Adder_3:Full_Adder",
    "index":0.375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_N|Full_Adder_4",
    "duplicate":"~Adder_N|Adder_N/Full_Adder_4:Full_Adder",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_N|Full_Adder_5",
    "duplicate":"~Adder_N|Adder_N/Full_Adder_5:Full_Adder",
    "index":0.625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_N|Full_Adder_6",
    "duplicate":"~Adder_N|Adder_N/Full_Adder_6:Full_Adder",
    "index":0.75
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_N|Full_Adder_7",
    "duplicate":"~Adder_N|Adder_N/Full_Adder_7:Full_Adder",
    "index":0.875
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generate"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder_N|Adder_N>io_Sum",
    "sources":[
      "~Adder_N|Adder_N>io_A",
      "~Adder_N|Adder_N>io_B",
      "~Adder_N|Adder_N>io_Cin"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder_N|Adder_N>io_Cout",
    "sources":[
      "~Adder_N|Adder_N>io_A",
      "~Adder_N|Adder_N>io_B",
      "~Adder_N|Adder_N>io_Cin"
    ]
  }
]