<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='341'/>
<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='699' ll='727'/>
<size>24</size>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='696'>/// MCRegUnitMaskIterator enumerates a list of register units and their
/// associated lane masks for Reg. The register units are in ascending
/// numerical order.</doc>
<mbr r='llvm::MCRegUnitMaskIterator::RUIter' o='0' t='llvm::MCRegUnitIterator'/>
<mbr r='llvm::MCRegUnitMaskIterator::MaskListIter' o='128' t='const llvm::LaneBitmask *'/>
<fun r='_ZN4llvm21MCRegUnitMaskIteratorC1Ev'/>
<fun r='_ZN4llvm21MCRegUnitMaskIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE'/>
<fun r='_ZNK4llvm21MCRegUnitMaskIteratordeEv'/>
<fun r='_ZNK4llvm21MCRegUnitMaskIterator7isValidEv'/>
<fun r='_ZN4llvm21MCRegUnitMaskIteratorppEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='94' c='_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE'/>
<size>24</size>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='84' c='_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalENS_10MCRegisterET_'/>
<size>24</size>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1451' c='_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_'/>
<size>24</size>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='59' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='140' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='141' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='249' c='_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='264' c='_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='279' c='_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='352' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<size>24</size>
