LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY fulladder4 IS
PORT (Cin, x, y : IN STD_LOGIC;
		s, Cout : OUT STD_LOGIC ) ;
END fulladder4;

ARCHITECTURE alu OF fulladder4 IS
BEGIN
	s <= x XOR y XOR Cin;
	Cout <= (x AND y) OR (Cin AND x) OR (Cin AND y);
END fulladder4;
