{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700211372506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700211372507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 09:56:12 2023 " "Processing started: Fri Nov 17 09:56:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700211372507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700211372507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spacewire_top -c spacewire_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off spacewire_top -c spacewire_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700211372507 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700211372677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bench/vhdl/streamtest_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bench/vhdl/streamtest_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 streamtest_tb-tb_arch " "Found design unit 1: streamtest_tb-tb_arch" {  } { { "bench/vhdl/streamtest_tb.vhd" "" { Text "/home/quartus/spacewire_top/bench/vhdl/streamtest_tb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373044 ""} { "Info" "ISGN_ENTITY_NAME" "1 streamtest_tb " "Found entity 1: streamtest_tb" {  } { { "bench/vhdl/streamtest_tb.vhd" "" { Text "/home/quartus/spacewire_top/bench/vhdl/streamtest_tb.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bench/vhdl/spwlink_tb_all.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bench/vhdl/spwlink_tb_all.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwlink_tb_all-tb_arch " "Found design unit 1: spwlink_tb_all-tb_arch" {  } { { "bench/vhdl/spwlink_tb_all.vhd" "" { Text "/home/quartus/spacewire_top/bench/vhdl/spwlink_tb_all.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373045 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwlink_tb_all " "Found entity 1: spwlink_tb_all" {  } { { "bench/vhdl/spwlink_tb_all.vhd" "" { Text "/home/quartus/spacewire_top/bench/vhdl/spwlink_tb_all.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bench/vhdl/spwlink_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bench/vhdl/spwlink_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwlink_tb-tb_arch " "Found design unit 1: spwlink_tb-tb_arch" {  } { { "bench/vhdl/spwlink_tb.vhd" "" { Text "/home/quartus/spacewire_top/bench/vhdl/spwlink_tb.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373047 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwlink_tb " "Found entity 1: spwlink_tb" {  } { { "bench/vhdl/spwlink_tb.vhd" "" { Text "/home/quartus/spacewire_top/bench/vhdl/spwlink_tb.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373047 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "REGISTER_DUPLICATION rtl/vhdl/syncdff.vhd(27) " "Unrecognized synthesis attribute \"REGISTER_DUPLICATION\" at rtl/vhdl/syncdff.vhd(27)" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700211373048 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHIFT_EXTRACT rtl/vhdl/syncdff.vhd(39) " "Unrecognized synthesis attribute \"SHIFT_EXTRACT\" at rtl/vhdl/syncdff.vhd(39)" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700211373048 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHIFT_EXTRACT rtl/vhdl/syncdff.vhd(40) " "Unrecognized synthesis attribute \"SHIFT_EXTRACT\" at rtl/vhdl/syncdff.vhd(40)" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 40 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700211373048 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC rtl/vhdl/syncdff.vhd(44) " "Unrecognized synthesis attribute \"RLOC\" at rtl/vhdl/syncdff.vhd(44)" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 44 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700211373048 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC rtl/vhdl/syncdff.vhd(45) " "Unrecognized synthesis attribute \"RLOC\" at rtl/vhdl/syncdff.vhd(45)" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 45 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700211373048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/syncdff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/syncdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 syncdff-syncdff_arch " "Found design unit 1: syncdff-syncdff_arch" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373048 ""} { "Info" "ISGN_ENTITY_NAME" "1 syncdff " "Found entity 1: syncdff" {  } { { "rtl/vhdl/syncdff.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/syncdff.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/streamtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/streamtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 streamtest-streamtest_arch " "Found design unit 1: streamtest-streamtest_arch" {  } { { "rtl/vhdl/streamtest.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/streamtest.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373049 ""} { "Info" "ISGN_ENTITY_NAME" "1 streamtest " "Found entity 1: streamtest" {  } { { "rtl/vhdl/streamtest.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/streamtest.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373049 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "FSM_EXTRACT rtl/vhdl/spwxmit_fast.vhd(184) " "Unrecognized synthesis attribute \"FSM_EXTRACT\" at rtl/vhdl/spwxmit_fast.vhd(184)" {  } { { "rtl/vhdl/spwxmit_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit_fast.vhd" 184 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700211373050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB rtl/vhdl/spwxmit_fast.vhd(325) " "Unrecognized synthesis attribute \"IOB\" at rtl/vhdl/spwxmit_fast.vhd(325)" {  } { { "rtl/vhdl/spwxmit_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit_fast.vhd" 325 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700211373050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB rtl/vhdl/spwxmit_fast.vhd(326) " "Unrecognized synthesis attribute \"IOB\" at rtl/vhdl/spwxmit_fast.vhd(326)" {  } { { "rtl/vhdl/spwxmit_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit_fast.vhd" 326 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700211373050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwxmit_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwxmit_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwxmit_fast-spwxmit_fast_arch " "Found design unit 1: spwxmit_fast-spwxmit_fast_arch" {  } { { "rtl/vhdl/spwxmit_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit_fast.vhd" 188 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373051 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwxmit_fast " "Found entity 1: spwxmit_fast" {  } { { "rtl/vhdl/spwxmit_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit_fast.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwxmit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwxmit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwxmit-spwxmit_arch " "Found design unit 1: spwxmit-spwxmit_arch" {  } { { "rtl/vhdl/spwxmit.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373052 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwxmit " "Found entity 1: spwxmit" {  } { { "rtl/vhdl/spwxmit.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwxmit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwstream-spwstream_arch " "Found design unit 1: spwstream-spwstream_arch" {  } { { "rtl/vhdl/spwstream.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373053 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwstream " "Found entity 1: spwstream" {  } { { "rtl/vhdl/spwstream.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwrecvfront_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwrecvfront_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwrecvfront_generic-spwrecvfront_arch " "Found design unit 1: spwrecvfront_generic-spwrecvfront_arch" {  } { { "rtl/vhdl/spwrecvfront_generic.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_generic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373053 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwrecvfront_generic " "Found entity 1: spwrecvfront_generic" {  } { { "rtl/vhdl/spwrecvfront_generic.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_generic.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373053 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "FSM_EXTRACT rtl/vhdl/spwrecvfront_fast.vhd(106) " "Unrecognized synthesis attribute \"FSM_EXTRACT\" at rtl/vhdl/spwrecvfront_fast.vhd(106)" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 106 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700211373054 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB rtl/vhdl/spwrecvfront_fast.vhd(194) " "Unrecognized synthesis attribute \"IOB\" at rtl/vhdl/spwrecvfront_fast.vhd(194)" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 194 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700211373054 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB rtl/vhdl/spwrecvfront_fast.vhd(195) " "Unrecognized synthesis attribute \"IOB\" at rtl/vhdl/spwrecvfront_fast.vhd(195)" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 195 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700211373054 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB rtl/vhdl/spwrecvfront_fast.vhd(196) " "Unrecognized synthesis attribute \"IOB\" at rtl/vhdl/spwrecvfront_fast.vhd(196)" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 196 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700211373054 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB rtl/vhdl/spwrecvfront_fast.vhd(197) " "Unrecognized synthesis attribute \"IOB\" at rtl/vhdl/spwrecvfront_fast.vhd(197)" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 197 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700211373054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwrecvfront_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwrecvfront_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwrecvfront_fast-spwrecvfront_arch " "Found design unit 1: spwrecvfront_fast-spwrecvfront_arch" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373055 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwrecvfront_fast " "Found entity 1: spwrecvfront_fast" {  } { { "rtl/vhdl/spwrecvfront_fast.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecvfront_fast.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwrecv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwrecv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwrecv-spwrecv_arch " "Found design unit 1: spwrecv-spwrecv_arch" {  } { { "rtl/vhdl/spwrecv.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecv.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373055 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwrecv " "Found entity 1: spwrecv" {  } { { "rtl/vhdl/spwrecv.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwrecv.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwram-spwram_arch " "Found design unit 1: spwram-spwram_arch" {  } { { "rtl/vhdl/spwram.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwram.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373056 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwram " "Found entity 1: spwram" {  } { { "rtl/vhdl/spwram.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwram.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwpkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rtl/vhdl/spwpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwpkg " "Found design unit 1: spwpkg" {  } { { "rtl/vhdl/spwpkg.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwpkg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/spwlink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/spwlink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwlink-spwlink_arch " "Found design unit 1: spwlink-spwlink_arch" {  } { { "rtl/vhdl/spwlink.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwlink.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373058 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwlink " "Found entity 1: spwlink" {  } { { "rtl/vhdl/spwlink.vhd" "" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwlink.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700211373058 ""}
{ "Warning" "WSGN_SEARCH_FILE" "streamtest_top.vhd 2 1 " "Using design file streamtest_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 streamtest_top-streamtest_top_arch " "Found design unit 1: streamtest_top-streamtest_top_arch" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373121 ""} { "Info" "ISGN_ENTITY_NAME" "1 streamtest_top " "Found entity 1: streamtest_top" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700211373121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1700211373121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "streamtest_top " "Elaborating entity \"streamtest_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700211373124 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spw_do streamtest_top.vhd(55) " "VHDL Signal Declaration warning at streamtest_top.vhd(55): used implicit default value for signal \"spw_do\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700211373125 "|streamtest_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spw_so streamtest_top.vhd(56) " "VHDL Signal Declaration warning at streamtest_top.vhd(56): used implicit default value for signal \"spw_so\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700211373125 "|streamtest_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sysclk streamtest_top.vhd(63) " "VHDL Signal Declaration warning at streamtest_top.vhd(63): used implicit default value for signal \"sysclk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700211373125 "|streamtest_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_linkstarted streamtest_top.vhd(80) " "Verilog HDL or VHDL warning at streamtest_top.vhd(80): object \"s_linkstarted\" assigned a value but never read" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700211373125 "|streamtest_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_linkconnecting streamtest_top.vhd(81) " "Verilog HDL or VHDL warning at streamtest_top.vhd(81): object \"s_linkconnecting\" assigned a value but never read" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700211373125 "|streamtest_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_spwdi streamtest_top.vhd(87) " "VHDL Signal Declaration warning at streamtest_top.vhd(87): used implicit default value for signal \"s_spwdi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700211373125 "|streamtest_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_spwsi streamtest_top.vhd(88) " "VHDL Signal Declaration warning at streamtest_top.vhd(88): used implicit default value for signal \"s_spwsi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700211373126 "|streamtest_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_spwdo streamtest_top.vhd(89) " "Verilog HDL or VHDL warning at streamtest_top.vhd(89): object \"s_spwdo\" assigned a value but never read" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700211373126 "|streamtest_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_spwso streamtest_top.vhd(90) " "Verilog HDL or VHDL warning at streamtest_top.vhd(90): object \"s_spwso\" assigned a value but never read" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700211373126 "|streamtest_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamtest streamtest:streamtest_inst " "Elaborating entity \"streamtest\" for hierarchy \"streamtest:streamtest_inst\"" {  } { { "streamtest_top.vhd" "streamtest_inst" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700211373128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwstream streamtest:streamtest_inst\|spwstream:spwstream_inst " "Elaborating entity \"spwstream\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\"" {  } { { "rtl/vhdl/streamtest.vhd" "spwstream_inst" { Text "/home/quartus/spacewire_top/rtl/vhdl/streamtest.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700211373131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwlink streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwlink:link_inst " "Elaborating entity \"spwlink\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwlink:link_inst\"" {  } { { "rtl/vhdl/spwstream.vhd" "link_inst" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700211373134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwrecv streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwrecv:recv_inst " "Elaborating entity \"spwrecv\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwrecv:recv_inst\"" {  } { { "rtl/vhdl/spwstream.vhd" "recv_inst" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700211373136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwxmit streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwxmit:\\xmit_sel0:xmit_inst " "Elaborating entity \"spwxmit\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwxmit:\\xmit_sel0:xmit_inst\"" {  } { { "rtl/vhdl/spwstream.vhd" "\\xmit_sel0:xmit_inst" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700211373138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwrecvfront_generic streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwrecvfront_generic:\\recvfront_sel0:recvfront_generic_inst " "Elaborating entity \"spwrecvfront_generic\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwrecvfront_generic:\\recvfront_sel0:recvfront_generic_inst\"" {  } { { "rtl/vhdl/spwstream.vhd" "\\recvfront_sel0:recvfront_generic_inst" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700211373139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwram streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwram:rxmem " "Elaborating entity \"spwram\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwram:rxmem\"" {  } { { "rtl/vhdl/spwstream.vhd" "rxmem" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700211373140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwram streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwram:txmem " "Elaborating entity \"spwram\" for hierarchy \"streamtest:streamtest_inst\|spwstream:spwstream_inst\|spwram:txmem\"" {  } { { "rtl/vhdl/spwstream.vhd" "txmem" { Text "/home/quartus/spacewire_top/rtl/vhdl/spwstream.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700211373142 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700211373583 "|streamtest_top|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700211373583 "|streamtest_top|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700211373583 "|streamtest_top|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700211373583 "|streamtest_top|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spw_do GND " "Pin \"spw_do\" is stuck at GND" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700211373583 "|streamtest_top|spw_do"} { "Warning" "WMLS_MLS_STUCK_PIN" "spw_so GND " "Pin \"spw_so\" is stuck at GND" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700211373583 "|streamtest_top|spw_so"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700211373583 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "190 " "190 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1700211373589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700211373692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700211373692 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700211373730 "|streamtest_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_reset " "No output dependent on input pin \"btn_reset\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700211373730 "|streamtest_top|btn_reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_clear " "No output dependent on input pin \"btn_clear\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700211373730 "|streamtest_top|btn_clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "No output dependent on input pin \"switch\[0\]\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700211373730 "|streamtest_top|switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700211373730 "|streamtest_top|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "No output dependent on input pin \"switch\[2\]\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700211373730 "|streamtest_top|switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "No output dependent on input pin \"switch\[3\]\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700211373730 "|streamtest_top|switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spw_di " "No output dependent on input pin \"spw_di\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700211373730 "|streamtest_top|spw_di"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spw_si " "No output dependent on input pin \"spw_si\"" {  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700211373730 "|streamtest_top|spw_si"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1700211373730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700211373731 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700211373731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700211373731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700211373739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 09:56:13 2023 " "Processing ended: Fri Nov 17 09:56:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700211373739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700211373739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700211373739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700211373739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700211375009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700211375010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 09:56:14 2023 " "Processing started: Fri Nov 17 09:56:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700211375010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700211375010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off spacewire_top -c spacewire_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off spacewire_top -c spacewire_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700211375010 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700211375032 ""}
{ "Info" "0" "" "Project  = spacewire_top" {  } {  } 0 0 "Project  = spacewire_top" 0 0 "Fitter" 0 0 1700211375033 ""}
{ "Info" "0" "" "Revision = spacewire_top" {  } {  } 0 0 "Revision = spacewire_top" 0 0 "Fitter" 0 0 1700211375033 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1700211375103 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spacewire_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"spacewire_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700211375106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700211375149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700211375150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700211375150 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700211375326 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700211375338 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700211375519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700211375519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700211375519 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700211375519 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700211375525 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700211375525 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700211375525 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700211375525 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700211375525 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700211375525 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700211375527 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 15 " "No exact pin location assignment(s) for 1 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 48 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1700211376020 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1700211376020 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock_constraints.sdc " "Synopsys Design Constraints File file not found: 'clock_constraints.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700211376192 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700211376193 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1700211376193 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1700211376193 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700211376194 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1700211376194 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700211376194 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700211376196 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700211376197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700211376197 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700211376197 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700211376198 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700211376198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700211376198 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700211376198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700211376198 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1700211376198 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700211376198 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1700211376200 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1700211376200 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1700211376200 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1700211376201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1700211376201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1700211376201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 19 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1700211376201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 3 15 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1700211376201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 2 11 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1700211376201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 5 19 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1700211376201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1700211376201 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1700211376201 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1700211376201 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "clk50 " "Ignored I/O standard assignment to node \"clk50\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700211376209 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1700211376209 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk50 " "Node \"clk50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1700211376209 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1700211376209 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700211376209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700211377082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700211377148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700211377157 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700211377310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700211377310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700211377559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "/home/quartus/spacewire_top/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1700211378089 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700211378089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700211378178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1700211378179 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1700211378179 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700211378179 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1700211378186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700211378230 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700211378399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700211378443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700211378731 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700211378997 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1700211379333 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V F9 " "Pin clk uses I/O standard 2.5 V at F9" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 48 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700211379336 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_reset 3.3-V LVTTL J15 " "Pin btn_reset uses I/O standard 3.3-V LVTTL at J15" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { btn_reset } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "btn_reset" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 49 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { btn_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700211379336 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_clear 3.3-V LVTTL E1 " "Pin btn_clear uses I/O standard 3.3-V LVTTL at E1" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { btn_clear } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "btn_clear" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 50 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { btn_clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700211379336 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[0\] 3.3-V LVTTL M1 " "Pin switch\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { switch[0] } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[0\]" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switch[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700211379336 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[1\] 3.3-V LVTTL T8 " "Pin switch\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { switch[1] } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[1\]" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switch[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700211379336 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[2\] 3.3-V LVTTL B9 " "Pin switch\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { switch[2] } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[2\]" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switch[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700211379336 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[3\] 3.3-V LVTTL M15 " "Pin switch\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { switch[3] } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[3\]" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switch[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700211379336 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spw_di 3.3-V LVTTL B6 " "Pin spw_di uses I/O standard 3.3-V LVTTL at B6" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { spw_di } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spw_di" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 53 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spw_di } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700211379336 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spw_si 3.3-V LVTTL R11 " "Pin spw_si uses I/O standard 3.3-V LVTTL at R11" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { spw_si } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spw_si" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 54 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spw_si } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700211379336 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1700211379336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/quartus/spacewire_top/output_files/spacewire_top.fit.smsg " "Generated suppressed messages file /home/quartus/spacewire_top/output_files/spacewire_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700211379388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700211379550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 09:56:19 2023 " "Processing ended: Fri Nov 17 09:56:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700211379550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700211379550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700211379550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700211379550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700211380848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700211380849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 09:56:20 2023 " "Processing started: Fri Nov 17 09:56:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700211380849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700211380849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off spacewire_top -c spacewire_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off spacewire_top -c spacewire_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700211380850 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700211381747 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700211381774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700211381967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 09:56:21 2023 " "Processing ended: Fri Nov 17 09:56:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700211381967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700211381967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700211381967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700211381967 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700211382128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700211383133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700211383133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 09:56:22 2023 " "Processing started: Fri Nov 17 09:56:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700211383133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700211383133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spacewire_top -c spacewire_top " "Command: quartus_sta spacewire_top -c spacewire_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700211383134 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1700211383156 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700211383275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1700211383276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1700211383319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1700211383319 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock_constraints.sdc " "Synopsys Design Constraints File file not found: 'clock_constraints.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1700211383502 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1700211383502 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1700211383502 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1700211383503 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1700211383503 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1700211383503 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1700211383503 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1700211383507 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1700211383507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211383508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211383510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211383510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211383511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211383511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211383511 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1700211383515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1700211383535 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1700211384010 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1700211384025 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1700211384025 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1700211384025 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1700211384025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211384025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211384026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211384026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211384026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211384027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211384027 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1700211384029 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1700211384130 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1700211384130 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1700211384130 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1700211384130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211384131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211384131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211384131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211384132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700211384132 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1700211384367 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1700211384367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700211384382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 09:56:24 2023 " "Processing ended: Fri Nov 17 09:56:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700211384382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700211384382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700211384382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700211384382 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus II Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700211384500 ""}
