
HeartbeatMonitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083dc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000264  0800857c  0800857c  0000957c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087e0  080087e0  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080087e0  080087e0  000097e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080087e8  080087e8  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080087e8  080087e8  000097e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080087ec  080087ec  000097ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080087f0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004cfc  2000006c  0800885c  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d68  0800885c  0000ad68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001869c  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003783  00000000  00000000  00022738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b8  00000000  00000000  00025ec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010d2  00000000  00000000  00027478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004721  00000000  00000000  0002854a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001887a  00000000  00000000  0002cc6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a23d  00000000  00000000  000454e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df722  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064cc  00000000  00000000  000df768  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000e5c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008564 	.word	0x08008564

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08008564 	.word	0x08008564

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <lcd_send_cmd>:
#include "i2c-lcd.h"

static I2C_HandleTypeDef *lcd_i2c;

void lcd_send_cmd(char cmd) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af02      	add	r7, sp, #8
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];
    data_u = (cmd & 0xf0);
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	f023 030f 	bic.w	r3, r3, #15
 80005bc:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd << 4) & 0xf0);
 80005be:	79fb      	ldrb	r3, [r7, #7]
 80005c0:	011b      	lsls	r3, r3, #4
 80005c2:	73bb      	strb	r3, [r7, #14]
    data_t[0] = data_u | 0x0C;  // en=1, rs=0
 80005c4:	7bfb      	ldrb	r3, [r7, #15]
 80005c6:	f043 030c 	orr.w	r3, r3, #12
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x08;  // en=0, rs=0
 80005ce:	7bfb      	ldrb	r3, [r7, #15]
 80005d0:	f043 0308 	orr.w	r3, r3, #8
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0C;  // en=1, rs=0
 80005d8:	7bbb      	ldrb	r3, [r7, #14]
 80005da:	f043 030c 	orr.w	r3, r3, #12
 80005de:	b2db      	uxtb	r3, r3
 80005e0:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x08;  // en=0, rs=0
 80005e2:	7bbb      	ldrb	r3, [r7, #14]
 80005e4:	f043 0308 	orr.w	r3, r3, #8
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit(lcd_i2c, SLAVE_ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 80005ec:	4b06      	ldr	r3, [pc, #24]	@ (8000608 <lcd_send_cmd+0x5c>)
 80005ee:	6818      	ldr	r0, [r3, #0]
 80005f0:	f107 0208 	add.w	r2, r7, #8
 80005f4:	2364      	movs	r3, #100	@ 0x64
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2304      	movs	r3, #4
 80005fa:	214e      	movs	r1, #78	@ 0x4e
 80005fc:	f001 fb24 	bl	8001c48 <HAL_I2C_Master_Transmit>
}
 8000600:	bf00      	nop
 8000602:	3710      	adds	r7, #16
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000088 	.word	0x20000088

0800060c <lcd_send_data>:

void lcd_send_data(char data) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af02      	add	r7, sp, #8
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];
    data_u = (data & 0xf0);
 8000616:	79fb      	ldrb	r3, [r7, #7]
 8000618:	f023 030f 	bic.w	r3, r3, #15
 800061c:	73fb      	strb	r3, [r7, #15]
    data_l = ((data << 4) & 0xf0);
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	011b      	lsls	r3, r3, #4
 8000622:	73bb      	strb	r3, [r7, #14]
    data_t[0] = data_u | 0x0D;  // en=1, rs=1
 8000624:	7bfb      	ldrb	r3, [r7, #15]
 8000626:	f043 030d 	orr.w	r3, r3, #13
 800062a:	b2db      	uxtb	r3, r3
 800062c:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x09;  // en=0, rs=1
 800062e:	7bfb      	ldrb	r3, [r7, #15]
 8000630:	f043 0309 	orr.w	r3, r3, #9
 8000634:	b2db      	uxtb	r3, r3
 8000636:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0D;  // en=1, rs=1
 8000638:	7bbb      	ldrb	r3, [r7, #14]
 800063a:	f043 030d 	orr.w	r3, r3, #13
 800063e:	b2db      	uxtb	r3, r3
 8000640:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x09;  // en=0, rs=1
 8000642:	7bbb      	ldrb	r3, [r7, #14]
 8000644:	f043 0309 	orr.w	r3, r3, #9
 8000648:	b2db      	uxtb	r3, r3
 800064a:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit(lcd_i2c, SLAVE_ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 800064c:	4b06      	ldr	r3, [pc, #24]	@ (8000668 <lcd_send_data+0x5c>)
 800064e:	6818      	ldr	r0, [r3, #0]
 8000650:	f107 0208 	add.w	r2, r7, #8
 8000654:	2364      	movs	r3, #100	@ 0x64
 8000656:	9300      	str	r3, [sp, #0]
 8000658:	2304      	movs	r3, #4
 800065a:	214e      	movs	r1, #78	@ 0x4e
 800065c:	f001 faf4 	bl	8001c48 <HAL_I2C_Master_Transmit>
}
 8000660:	bf00      	nop
 8000662:	3710      	adds	r7, #16
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	20000088 	.word	0x20000088

0800066c <lcd_clear>:

void lcd_clear(void) {
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01); // Clear display
 8000670:	2001      	movs	r0, #1
 8000672:	f7ff ff9b 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(2);
 8000676:	2002      	movs	r0, #2
 8000678:	f000 fee4 	bl	8001444 <HAL_Delay>
}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}

08000680 <lcd_put_cur>:

void lcd_put_cur(int row, int col) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	6039      	str	r1, [r7, #0]
    switch (row) {
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d003      	beq.n	8000698 <lcd_put_cur+0x18>
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	2b01      	cmp	r3, #1
 8000694:	d005      	beq.n	80006a2 <lcd_put_cur+0x22>
 8000696:	e009      	b.n	80006ac <lcd_put_cur+0x2c>
        case 0:
            col |= 0x80;
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800069e:	603b      	str	r3, [r7, #0]
            break;
 80006a0:	e004      	b.n	80006ac <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80006a8:	603b      	str	r3, [r7, #0]
            break;
 80006aa:	bf00      	nop
    }
    lcd_send_cmd(col);
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff ff7b 	bl	80005ac <lcd_send_cmd>
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
	...

080006c0 <lcd_init>:

void lcd_init(I2C_HandleTypeDef *hi2c) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
    lcd_i2c = hi2c;
 80006c8:	4a1f      	ldr	r2, [pc, #124]	@ (8000748 <lcd_init+0x88>)
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	6013      	str	r3, [r2, #0]
    
    // 4-bit initialization
    HAL_Delay(50);
 80006ce:	2032      	movs	r0, #50	@ 0x32
 80006d0:	f000 feb8 	bl	8001444 <HAL_Delay>
    lcd_send_cmd(0x30);
 80006d4:	2030      	movs	r0, #48	@ 0x30
 80006d6:	f7ff ff69 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(5);
 80006da:	2005      	movs	r0, #5
 80006dc:	f000 feb2 	bl	8001444 <HAL_Delay>
    lcd_send_cmd(0x30);
 80006e0:	2030      	movs	r0, #48	@ 0x30
 80006e2:	f7ff ff63 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(1);
 80006e6:	2001      	movs	r0, #1
 80006e8:	f000 feac 	bl	8001444 <HAL_Delay>
    lcd_send_cmd(0x30);
 80006ec:	2030      	movs	r0, #48	@ 0x30
 80006ee:	f7ff ff5d 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(10);
 80006f2:	200a      	movs	r0, #10
 80006f4:	f000 fea6 	bl	8001444 <HAL_Delay>
    lcd_send_cmd(0x20); // 4-bit mode
 80006f8:	2020      	movs	r0, #32
 80006fa:	f7ff ff57 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(10);
 80006fe:	200a      	movs	r0, #10
 8000700:	f000 fea0 	bl	8001444 <HAL_Delay>

    // Function set: 4-bit, 2 line, 5x8 dots
    lcd_send_cmd(0x28);
 8000704:	2028      	movs	r0, #40	@ 0x28
 8000706:	f7ff ff51 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(1);
 800070a:	2001      	movs	r0, #1
 800070c:	f000 fe9a 	bl	8001444 <HAL_Delay>
    
    // Display control: Display off, Cursor off, Blink off
    lcd_send_cmd(0x08);
 8000710:	2008      	movs	r0, #8
 8000712:	f7ff ff4b 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(1);
 8000716:	2001      	movs	r0, #1
 8000718:	f000 fe94 	bl	8001444 <HAL_Delay>
    
    // Clear display
    lcd_send_cmd(0x01);
 800071c:	2001      	movs	r0, #1
 800071e:	f7ff ff45 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(1);
 8000722:	2001      	movs	r0, #1
 8000724:	f000 fe8e 	bl	8001444 <HAL_Delay>
    HAL_Delay(1);
 8000728:	2001      	movs	r0, #1
 800072a:	f000 fe8b 	bl	8001444 <HAL_Delay>
    
    // Entry mode set: Increment cursor
    lcd_send_cmd(0x06);
 800072e:	2006      	movs	r0, #6
 8000730:	f7ff ff3c 	bl	80005ac <lcd_send_cmd>
    HAL_Delay(1);
 8000734:	2001      	movs	r0, #1
 8000736:	f000 fe85 	bl	8001444 <HAL_Delay>
    
    // Display control: Display on, Cursor off, Blink off
    lcd_send_cmd(0x0C);
 800073a:	200c      	movs	r0, #12
 800073c:	f7ff ff36 	bl	80005ac <lcd_send_cmd>
}
 8000740:	bf00      	nop
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	20000088 	.word	0x20000088

0800074c <lcd_send_string>:

void lcd_send_string(char *str) {
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data(*str++);
 8000754:	e006      	b.n	8000764 <lcd_send_string+0x18>
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	1c5a      	adds	r2, r3, #1
 800075a:	607a      	str	r2, [r7, #4]
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff ff54 	bl	800060c <lcd_send_data>
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d1f4      	bne.n	8000756 <lcd_send_string+0xa>
}
 800076c:	bf00      	nop
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800077e:	f000 fe1f 	bl	80013c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000782:	f000 f895 	bl	80008b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000786:	f000 f92b 	bl	80009e0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800078a:	f000 f8fb 	bl	8000984 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  // I2C Scanner
  printf("Scanning I2C bus...\r\n");
 800078e:	4834      	ldr	r0, [pc, #208]	@ (8000860 <main+0xe8>)
 8000790:	f006 fe3c 	bl	800740c <puts>
  HAL_StatusTypeDef result;
  uint8_t i;
  for (i=1; i<128; i++) {
 8000794:	2301      	movs	r3, #1
 8000796:	71fb      	strb	r3, [r7, #7]
 8000798:	e015      	b.n	80007c6 <main+0x4e>
      result = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 2, 2);
 800079a:	79fb      	ldrb	r3, [r7, #7]
 800079c:	b29b      	uxth	r3, r3
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	b299      	uxth	r1, r3
 80007a2:	2302      	movs	r3, #2
 80007a4:	2202      	movs	r2, #2
 80007a6:	482f      	ldr	r0, [pc, #188]	@ (8000864 <main+0xec>)
 80007a8:	f001 fd7e 	bl	80022a8 <HAL_I2C_IsDeviceReady>
 80007ac:	4603      	mov	r3, r0
 80007ae:	71bb      	strb	r3, [r7, #6]
      if (result == HAL_OK) {
 80007b0:	79bb      	ldrb	r3, [r7, #6]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d104      	bne.n	80007c0 <main+0x48>
          printf("I2C device found at address 0x%02X\r\n", i);
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	4619      	mov	r1, r3
 80007ba:	482b      	ldr	r0, [pc, #172]	@ (8000868 <main+0xf0>)
 80007bc:	f006 fdbe 	bl	800733c <iprintf>
  for (i=1; i<128; i++) {
 80007c0:	79fb      	ldrb	r3, [r7, #7]
 80007c2:	3301      	adds	r3, #1
 80007c4:	71fb      	strb	r3, [r7, #7]
 80007c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	dae5      	bge.n	800079a <main+0x22>
      }
  }

  MAX30102_Init(&hi2c1);
 80007ce:	4825      	ldr	r0, [pc, #148]	@ (8000864 <main+0xec>)
 80007d0:	f000 fbae 	bl	8000f30 <MAX30102_Init>
  lcd_init(&hi2c1);
 80007d4:	4823      	ldr	r0, [pc, #140]	@ (8000864 <main+0xec>)
 80007d6:	f7ff ff73 	bl	80006c0 <lcd_init>
  lcd_clear();
 80007da:	f7ff ff47 	bl	800066c <lcd_clear>
  lcd_put_cur(0, 0);
 80007de:	2100      	movs	r1, #0
 80007e0:	2000      	movs	r0, #0
 80007e2:	f7ff ff4d 	bl	8000680 <lcd_put_cur>
  lcd_send_string("Heartbeat Init");
 80007e6:	4821      	ldr	r0, [pc, #132]	@ (800086c <main+0xf4>)
 80007e8:	f7ff ffb0 	bl	800074c <lcd_send_string>
  HAL_Delay(1000);
 80007ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007f0:	f000 fe28 	bl	8001444 <HAL_Delay>
  lcd_clear();
 80007f4:	f7ff ff3a 	bl	800066c <lcd_clear>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007f8:	f003 f946 	bl	8003a88 <osKernelInitialize>
  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the Queue */
  rawDataQueueHandle = osMessageQueueNew(16, sizeof(uint32_t), &rawDataQueue_attributes);
 80007fc:	4a1c      	ldr	r2, [pc, #112]	@ (8000870 <main+0xf8>)
 80007fe:	2104      	movs	r1, #4
 8000800:	2010      	movs	r0, #16
 8000802:	f003 fb46 	bl	8003e92 <osMessageQueueNew>
 8000806:	4603      	mov	r3, r0
 8000808:	4a1a      	ldr	r2, [pc, #104]	@ (8000874 <main+0xfc>)
 800080a:	6013      	str	r3, [r2, #0]

  /* Create the Mutex */
  bpmMutexHandle = osMutexNew(&bpmMutex_attributes);
 800080c:	481a      	ldr	r0, [pc, #104]	@ (8000878 <main+0x100>)
 800080e:	f003 fa32 	bl	8003c76 <osMutexNew>
 8000812:	4603      	mov	r3, r0
 8000814:	4a19      	ldr	r2, [pc, #100]	@ (800087c <main+0x104>)
 8000816:	6013      	str	r3, [r2, #0]

  /* Create the thread(s) */
  /* Step 2: Architecture - Separate Tasks */
  AcquisitionTaskHandle = osThreadNew(StartAcquisitionTask, NULL, &AcquisitionTask_attributes);
 8000818:	4a19      	ldr	r2, [pc, #100]	@ (8000880 <main+0x108>)
 800081a:	2100      	movs	r1, #0
 800081c:	4819      	ldr	r0, [pc, #100]	@ (8000884 <main+0x10c>)
 800081e:	f003 f97d 	bl	8003b1c <osThreadNew>
 8000822:	4603      	mov	r3, r0
 8000824:	4a18      	ldr	r2, [pc, #96]	@ (8000888 <main+0x110>)
 8000826:	6013      	str	r3, [r2, #0]
  ProcessingTaskHandle = osThreadNew(StartProcessingTask, NULL, &ProcessingTask_attributes);
 8000828:	4a18      	ldr	r2, [pc, #96]	@ (800088c <main+0x114>)
 800082a:	2100      	movs	r1, #0
 800082c:	4818      	ldr	r0, [pc, #96]	@ (8000890 <main+0x118>)
 800082e:	f003 f975 	bl	8003b1c <osThreadNew>
 8000832:	4603      	mov	r3, r0
 8000834:	4a17      	ldr	r2, [pc, #92]	@ (8000894 <main+0x11c>)
 8000836:	6013      	str	r3, [r2, #0]
  DisplayTaskHandle = osThreadNew(StartDisplayTask, NULL, &DisplayTask_attributes);
 8000838:	4a17      	ldr	r2, [pc, #92]	@ (8000898 <main+0x120>)
 800083a:	2100      	movs	r1, #0
 800083c:	4817      	ldr	r0, [pc, #92]	@ (800089c <main+0x124>)
 800083e:	f003 f96d 	bl	8003b1c <osThreadNew>
 8000842:	4603      	mov	r3, r0
 8000844:	4a16      	ldr	r2, [pc, #88]	@ (80008a0 <main+0x128>)
 8000846:	6013      	str	r3, [r2, #0]

  /* Legacy Handles (Unused but kept to match generated code footprint if needed) */
  HeartbeatTaskHandle = osThreadNew(StartDefaultTask, NULL, &HeartbeatTask_attributes); // Kept minimal
 8000848:	4a16      	ldr	r2, [pc, #88]	@ (80008a4 <main+0x12c>)
 800084a:	2100      	movs	r1, #0
 800084c:	4816      	ldr	r0, [pc, #88]	@ (80008a8 <main+0x130>)
 800084e:	f003 f965 	bl	8003b1c <osThreadNew>
 8000852:	4603      	mov	r3, r0
 8000854:	4a15      	ldr	r2, [pc, #84]	@ (80008ac <main+0x134>)
 8000856:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000858:	f003 f93a 	bl	8003ad0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800085c:	bf00      	nop
 800085e:	e7fd      	b.n	800085c <main+0xe4>
 8000860:	080085d4 	.word	0x080085d4
 8000864:	2000008c 	.word	0x2000008c
 8000868:	080085ec 	.word	0x080085ec
 800086c:	08008614 	.word	0x08008614
 8000870:	0800876c 	.word	0x0800876c
 8000874:	200000f0 	.word	0x200000f0
 8000878:	08008784 	.word	0x08008784
 800087c:	200000f4 	.word	0x200000f4
 8000880:	08008724 	.word	0x08008724
 8000884:	08000a4d 	.word	0x08000a4d
 8000888:	200000e8 	.word	0x200000e8
 800088c:	08008748 	.word	0x08008748
 8000890:	08000a81 	.word	0x08000a81
 8000894:	200000ec 	.word	0x200000ec
 8000898:	08008700 	.word	0x08008700
 800089c:	08000d31 	.word	0x08000d31
 80008a0:	200000e4 	.word	0x200000e4
 80008a4:	080086dc 	.word	0x080086dc
 80008a8:	08000d1d 	.word	0x08000d1d
 80008ac:	200000e0 	.word	0x200000e0

080008b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b094      	sub	sp, #80	@ 0x50
 80008b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b6:	f107 0320 	add.w	r3, r7, #32
 80008ba:	2230      	movs	r2, #48	@ 0x30
 80008bc:	2100      	movs	r1, #0
 80008be:	4618      	mov	r0, r3
 80008c0:	f006 feba 	bl	8007638 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c4:	f107 030c 	add.w	r3, r7, #12
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d4:	2300      	movs	r3, #0
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	4b28      	ldr	r3, [pc, #160]	@ (800097c <SystemClock_Config+0xcc>)
 80008da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008dc:	4a27      	ldr	r2, [pc, #156]	@ (800097c <SystemClock_Config+0xcc>)
 80008de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80008e4:	4b25      	ldr	r3, [pc, #148]	@ (800097c <SystemClock_Config+0xcc>)
 80008e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ec:	60bb      	str	r3, [r7, #8]
 80008ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80008f0:	2300      	movs	r3, #0
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	4b22      	ldr	r3, [pc, #136]	@ (8000980 <SystemClock_Config+0xd0>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008fc:	4a20      	ldr	r2, [pc, #128]	@ (8000980 <SystemClock_Config+0xd0>)
 80008fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000902:	6013      	str	r3, [r2, #0]
 8000904:	4b1e      	ldr	r3, [pc, #120]	@ (8000980 <SystemClock_Config+0xd0>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800090c:	607b      	str	r3, [r7, #4]
 800090e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000910:	2302      	movs	r3, #2
 8000912:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000914:	2301      	movs	r3, #1
 8000916:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000918:	2310      	movs	r3, #16
 800091a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800091c:	2302      	movs	r3, #2
 800091e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000920:	2300      	movs	r3, #0
 8000922:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000924:	2308      	movs	r3, #8
 8000926:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000928:	2354      	movs	r3, #84	@ 0x54
 800092a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800092c:	2302      	movs	r3, #2
 800092e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000930:	2304      	movs	r3, #4
 8000932:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000934:	f107 0320 	add.w	r3, r7, #32
 8000938:	4618      	mov	r0, r3
 800093a:	f002 f969 	bl	8002c10 <HAL_RCC_OscConfig>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000944:	f000 faae 	bl	8000ea4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000948:	230f      	movs	r3, #15
 800094a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800094c:	2302      	movs	r3, #2
 800094e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000954:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000958:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800095a:	2300      	movs	r3, #0
 800095c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800095e:	f107 030c 	add.w	r3, r7, #12
 8000962:	2102      	movs	r1, #2
 8000964:	4618      	mov	r0, r3
 8000966:	f002 fbcb 	bl	8003100 <HAL_RCC_ClockConfig>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000970:	f000 fa98 	bl	8000ea4 <Error_Handler>
  }
}
 8000974:	bf00      	nop
 8000976:	3750      	adds	r7, #80	@ 0x50
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40023800 	.word	0x40023800
 8000980:	40007000 	.word	0x40007000

08000984 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000988:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <MX_I2C1_Init+0x50>)
 800098a:	4a13      	ldr	r2, [pc, #76]	@ (80009d8 <MX_I2C1_Init+0x54>)
 800098c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800098e:	4b11      	ldr	r3, [pc, #68]	@ (80009d4 <MX_I2C1_Init+0x50>)
 8000990:	4a12      	ldr	r2, [pc, #72]	@ (80009dc <MX_I2C1_Init+0x58>)
 8000992:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000994:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <MX_I2C1_Init+0x50>)
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800099a:	4b0e      	ldr	r3, [pc, #56]	@ (80009d4 <MX_I2C1_Init+0x50>)
 800099c:	2200      	movs	r2, #0
 800099e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009a0:	4b0c      	ldr	r3, [pc, #48]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009a8:	4b0a      	ldr	r3, [pc, #40]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009ae:	4b09      	ldr	r3, [pc, #36]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009b4:	4b07      	ldr	r3, [pc, #28]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009ba:	4b06      	ldr	r3, [pc, #24]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009bc:	2200      	movs	r2, #0
 80009be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009c0:	4804      	ldr	r0, [pc, #16]	@ (80009d4 <MX_I2C1_Init+0x50>)
 80009c2:	f000 fffd 	bl	80019c0 <HAL_I2C_Init>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009cc:	f000 fa6a 	bl	8000ea4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	2000008c 	.word	0x2000008c
 80009d8:	40005400 	.word	0x40005400
 80009dc:	000186a0 	.word	0x000186a0

080009e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b085      	sub	sp, #20
 80009e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009e6:	2300      	movs	r3, #0
 80009e8:	60fb      	str	r3, [r7, #12]
 80009ea:	4b17      	ldr	r3, [pc, #92]	@ (8000a48 <MX_GPIO_Init+0x68>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	4a16      	ldr	r2, [pc, #88]	@ (8000a48 <MX_GPIO_Init+0x68>)
 80009f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009f6:	4b14      	ldr	r3, [pc, #80]	@ (8000a48 <MX_GPIO_Init+0x68>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	60bb      	str	r3, [r7, #8]
 8000a06:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <MX_GPIO_Init+0x68>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000a48 <MX_GPIO_Init+0x68>)
 8000a0c:	f043 0301 	orr.w	r3, r3, #1
 8000a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a12:	4b0d      	ldr	r3, [pc, #52]	@ (8000a48 <MX_GPIO_Init+0x68>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a16:	f003 0301 	and.w	r3, r3, #1
 8000a1a:	60bb      	str	r3, [r7, #8]
 8000a1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	607b      	str	r3, [r7, #4]
 8000a22:	4b09      	ldr	r3, [pc, #36]	@ (8000a48 <MX_GPIO_Init+0x68>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	4a08      	ldr	r2, [pc, #32]	@ (8000a48 <MX_GPIO_Init+0x68>)
 8000a28:	f043 0302 	orr.w	r3, r3, #2
 8000a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a2e:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <MX_GPIO_Init+0x68>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	f003 0302 	and.w	r3, r3, #2
 8000a36:	607b      	str	r3, [r7, #4]
 8000a38:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a3a:	bf00      	nop
 8000a3c:	3714      	adds	r7, #20
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	40023800 	.word	0x40023800

08000a4c <StartAcquisitionTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartAcquisitionTask(void *argument)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  /* Step 1: Pulse Acquisition Task */
  for(;;)
  {
    MAX30102_ReadFIFO(&red_val, &ir_val);
 8000a54:	4907      	ldr	r1, [pc, #28]	@ (8000a74 <StartAcquisitionTask+0x28>)
 8000a56:	4808      	ldr	r0, [pc, #32]	@ (8000a78 <StartAcquisitionTask+0x2c>)
 8000a58:	f000 fa9e 	bl	8000f98 <MAX30102_ReadFIFO>
    
    // Add raw sample to Queue (Wait 0, drop if full to be real-time safe)
    osMessageQueuePut(rawDataQueueHandle, &ir_val, 0, 0);
 8000a5c:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <StartAcquisitionTask+0x30>)
 8000a5e:	6818      	ldr	r0, [r3, #0]
 8000a60:	2300      	movs	r3, #0
 8000a62:	2200      	movs	r2, #0
 8000a64:	4903      	ldr	r1, [pc, #12]	@ (8000a74 <StartAcquisitionTask+0x28>)
 8000a66:	f003 fa87 	bl	8003f78 <osMessageQueuePut>

    osDelay(20); // 50Hz Sampling
 8000a6a:	2014      	movs	r0, #20
 8000a6c:	f003 f8e8 	bl	8003c40 <osDelay>
    MAX30102_ReadFIFO(&red_val, &ir_val);
 8000a70:	bf00      	nop
 8000a72:	e7ef      	b.n	8000a54 <StartAcquisitionTask+0x8>
 8000a74:	200000f8 	.word	0x200000f8
 8000a78:	200000fc 	.word	0x200000fc
 8000a7c:	200000f0 	.word	0x200000f0

08000a80 <StartProcessingTask>:
  }
}

void StartProcessingTask(void *argument)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b08c      	sub	sp, #48	@ 0x30
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  uint32_t raw_ir;
  
  for(;;)
  {
    // Wait for new sample
    if (osMessageQueueGet(rawDataQueueHandle, &raw_ir, NULL, 100) == osOK) {
 8000a88:	4b92      	ldr	r3, [pc, #584]	@ (8000cd4 <StartProcessingTask+0x254>)
 8000a8a:	6818      	ldr	r0, [r3, #0]
 8000a8c:	f107 010c 	add.w	r1, r7, #12
 8000a90:	2364      	movs	r3, #100	@ 0x64
 8000a92:	2200      	movs	r2, #0
 8000a94:	f003 fad0 	bl	8004038 <osMessageQueueGet>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d1f4      	bne.n	8000a88 <StartProcessingTask+0x8>
        
        // --- 1. Signal Processing ---
        // 1. Add to Circular Buffer
        ir_buffer[buffer_idx] = raw_ir;
 8000a9e:	4b8e      	ldr	r3, [pc, #568]	@ (8000cd8 <StartProcessingTask+0x258>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	68fa      	ldr	r2, [r7, #12]
 8000aa4:	498d      	ldr	r1, [pc, #564]	@ (8000cdc <StartProcessingTask+0x25c>)
 8000aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        buffer_idx = (buffer_idx + 1) % BUFFER_SIZE;
 8000aaa:	4b8b      	ldr	r3, [pc, #556]	@ (8000cd8 <StartProcessingTask+0x258>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	1c5a      	adds	r2, r3, #1
 8000ab0:	4b8b      	ldr	r3, [pc, #556]	@ (8000ce0 <StartProcessingTask+0x260>)
 8000ab2:	fb83 1302 	smull	r1, r3, r3, r2
 8000ab6:	1119      	asrs	r1, r3, #4
 8000ab8:	17d3      	asrs	r3, r2, #31
 8000aba:	1acb      	subs	r3, r1, r3
 8000abc:	2132      	movs	r1, #50	@ 0x32
 8000abe:	fb01 f303 	mul.w	r3, r1, r3
 8000ac2:	1ad3      	subs	r3, r2, r3
 8000ac4:	4a84      	ldr	r2, [pc, #528]	@ (8000cd8 <StartProcessingTask+0x258>)
 8000ac6:	6013      	str	r3, [r2, #0]
    
        // 2. Dynamic Threshold
        uint32_t min_val = 0xFFFFFFFF;
 8000ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8000acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint32_t max_val = 0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
        for(int i=0; i<BUFFER_SIZE; i++) {
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ad6:	e01a      	b.n	8000b0e <StartProcessingTask+0x8e>
            if(ir_buffer[i] < min_val) min_val = ir_buffer[i];
 8000ad8:	4a80      	ldr	r2, [pc, #512]	@ (8000cdc <StartProcessingTask+0x25c>)
 8000ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000adc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ae0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	d904      	bls.n	8000af0 <StartProcessingTask+0x70>
 8000ae6:	4a7d      	ldr	r2, [pc, #500]	@ (8000cdc <StartProcessingTask+0x25c>)
 8000ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if(ir_buffer[i] > max_val) max_val = ir_buffer[i];
 8000af0:	4a7a      	ldr	r2, [pc, #488]	@ (8000cdc <StartProcessingTask+0x25c>)
 8000af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000af4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000af8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d204      	bcs.n	8000b08 <StartProcessingTask+0x88>
 8000afe:	4a77      	ldr	r2, [pc, #476]	@ (8000cdc <StartProcessingTask+0x25c>)
 8000b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b06:	62bb      	str	r3, [r7, #40]	@ 0x28
        for(int i=0; i<BUFFER_SIZE; i++) {
 8000b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b10:	2b31      	cmp	r3, #49	@ 0x31
 8000b12:	dde1      	ble.n	8000ad8 <StartProcessingTask+0x58>
        }
        
        // AC Amplitude (Min/Max Difference)
        amplitude = max_val - min_val;
 8000b14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	4a72      	ldr	r2, [pc, #456]	@ (8000ce4 <StartProcessingTask+0x264>)
 8000b1c:	6013      	str	r3, [r2, #0]
        uint32_t threshold = min_val + (amplitude * 8 / 10); // Strict 80% Threshold
 8000b1e:	4b71      	ldr	r3, [pc, #452]	@ (8000ce4 <StartProcessingTask+0x264>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	00db      	lsls	r3, r3, #3
 8000b24:	4a70      	ldr	r2, [pc, #448]	@ (8000ce8 <StartProcessingTask+0x268>)
 8000b26:	fba2 2303 	umull	r2, r3, r2, r3
 8000b2a:	08db      	lsrs	r3, r3, #3
 8000b2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000b2e:	4413      	add	r3, r2
 8000b30:	61fb      	str	r3, [r7, #28]

        // 3. Finger Detection
        if (raw_ir > 10000 && amplitude > 500) { // Ultra-Strict: Strong pulse only
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d908      	bls.n	8000b4e <StartProcessingTask+0xce>
 8000b3c:	4b69      	ldr	r3, [pc, #420]	@ (8000ce4 <StartProcessingTask+0x264>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000b44:	d903      	bls.n	8000b4e <StartProcessingTask+0xce>
            finger_on_counter = 50; 
 8000b46:	4b69      	ldr	r3, [pc, #420]	@ (8000cec <StartProcessingTask+0x26c>)
 8000b48:	2232      	movs	r2, #50	@ 0x32
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	e008      	b.n	8000b60 <StartProcessingTask+0xe0>
        } else {
            if(finger_on_counter > 0) finger_on_counter--;
 8000b4e:	4b67      	ldr	r3, [pc, #412]	@ (8000cec <StartProcessingTask+0x26c>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	dd04      	ble.n	8000b60 <StartProcessingTask+0xe0>
 8000b56:	4b65      	ldr	r3, [pc, #404]	@ (8000cec <StartProcessingTask+0x26c>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	3b01      	subs	r3, #1
 8000b5c:	4a63      	ldr	r2, [pc, #396]	@ (8000cec <StartProcessingTask+0x26c>)
 8000b5e:	6013      	str	r3, [r2, #0]
        }
    
        float computed_bpm = 0.0f;
 8000b60:	f04f 0300 	mov.w	r3, #0
 8000b64:	623b      	str	r3, [r7, #32]

        if (finger_on_counter > 0) { 
 8000b66:	4b61      	ldr	r3, [pc, #388]	@ (8000cec <StartProcessingTask+0x26c>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	dd52      	ble.n	8000c14 <StartProcessingTask+0x194>
            static uint8_t is_above = 0;
            uint32_t hyst = amplitude / 20; 
 8000b6e:	4b5d      	ldr	r3, [pc, #372]	@ (8000ce4 <StartProcessingTask+0x264>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a5d      	ldr	r2, [pc, #372]	@ (8000ce8 <StartProcessingTask+0x268>)
 8000b74:	fba2 2303 	umull	r2, r3, r2, r3
 8000b78:	091b      	lsrs	r3, r3, #4
 8000b7a:	61bb      	str	r3, [r7, #24]
            
            if (raw_ir > threshold + hyst) { 
 8000b7c:	69fa      	ldr	r2, [r7, #28]
 8000b7e:	69bb      	ldr	r3, [r7, #24]
 8000b80:	441a      	add	r2, r3
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	429a      	cmp	r2, r3
 8000b86:	d23c      	bcs.n	8000c02 <StartProcessingTask+0x182>
                // Lockout 650ms -> Max ~92 BPM. 
                // Ultra-Strict Resting Mode.
                if (is_above == 0 && (HAL_GetTick() - last_beat_time > 650)) { 
 8000b88:	4b59      	ldr	r3, [pc, #356]	@ (8000cf0 <StartProcessingTask+0x270>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d141      	bne.n	8000c14 <StartProcessingTask+0x194>
 8000b90:	f000 fc4c 	bl	800142c <HAL_GetTick>
 8000b94:	4602      	mov	r2, r0
 8000b96:	4b57      	ldr	r3, [pc, #348]	@ (8000cf4 <StartProcessingTask+0x274>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	1ad3      	subs	r3, r2, r3
 8000b9c:	f240 228a 	movw	r2, #650	@ 0x28a
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d937      	bls.n	8000c14 <StartProcessingTask+0x194>
                    is_above = 1;
 8000ba4:	4b52      	ldr	r3, [pc, #328]	@ (8000cf0 <StartProcessingTask+0x270>)
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	701a      	strb	r2, [r3, #0]
                    
                    uint32_t delta = HAL_GetTick() - last_beat_time;
 8000baa:	f000 fc3f 	bl	800142c <HAL_GetTick>
 8000bae:	4602      	mov	r2, r0
 8000bb0:	4b50      	ldr	r3, [pc, #320]	@ (8000cf4 <StartProcessingTask+0x274>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	1ad3      	subs	r3, r2, r3
 8000bb6:	617b      	str	r3, [r7, #20]
                    float instant_bpm = 60000.0f / delta;
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	ee07 3a90 	vmov	s15, r3
 8000bbe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bc2:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8000cf8 <StartProcessingTask+0x278>
 8000bc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000bca:	edc7 7a04 	vstr	s15, [r7, #16]
                    
                    // Strict Range: 40 to 95 BPM. 
                    if (instant_bpm > 40 && instant_bpm <= 95) {
 8000bce:	edd7 7a04 	vldr	s15, [r7, #16]
 8000bd2:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8000cfc <StartProcessingTask+0x27c>
 8000bd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bde:	dd0a      	ble.n	8000bf6 <StartProcessingTask+0x176>
 8000be0:	edd7 7a04 	vldr	s15, [r7, #16]
 8000be4:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8000d00 <StartProcessingTask+0x280>
 8000be8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bf0:	d801      	bhi.n	8000bf6 <StartProcessingTask+0x176>
                         computed_bpm = instant_bpm;
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	623b      	str	r3, [r7, #32]
                    }
                    last_beat_time = HAL_GetTick();
 8000bf6:	f000 fc19 	bl	800142c <HAL_GetTick>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	4a3d      	ldr	r2, [pc, #244]	@ (8000cf4 <StartProcessingTask+0x274>)
 8000bfe:	6013      	str	r3, [r2, #0]
 8000c00:	e008      	b.n	8000c14 <StartProcessingTask+0x194>
                }
            } else if (raw_ir < threshold - hyst) {
 8000c02:	69fa      	ldr	r2, [r7, #28]
 8000c04:	69bb      	ldr	r3, [r7, #24]
 8000c06:	1ad2      	subs	r2, r2, r3
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d902      	bls.n	8000c14 <StartProcessingTask+0x194>
                is_above = 0;
 8000c0e:	4b38      	ldr	r3, [pc, #224]	@ (8000cf0 <StartProcessingTask+0x270>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	701a      	strb	r2, [r3, #0]
            }
        }
        
        // --- 4. Shared Data Update (Mutex) ---
        osMutexAcquire(bpmMutexHandle, osWaitForever);
 8000c14:	4b3b      	ldr	r3, [pc, #236]	@ (8000d04 <StartProcessingTask+0x284>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f04f 31ff 	mov.w	r1, #4294967295
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f003 f8b0 	bl	8003d82 <osMutexAcquire>
        if (finger_on_counter > 0 && computed_bpm > 0) {
 8000c22:	4b32      	ldr	r3, [pc, #200]	@ (8000cec <StartProcessingTask+0x26c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	dd40      	ble.n	8000cac <StartProcessingTask+0x22c>
 8000c2a:	edd7 7a08 	vldr	s15, [r7, #32]
 8000c2e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c36:	dd39      	ble.n	8000cac <StartProcessingTask+0x22c>
             if (bpm < 10.0f) { 
 8000c38:	4b33      	ldr	r3, [pc, #204]	@ (8000d08 <StartProcessingTask+0x288>)
 8000c3a:	edd3 7a00 	vldr	s15, [r3]
 8000c3e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000c42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c4a:	d503      	bpl.n	8000c54 <StartProcessingTask+0x1d4>
                bpm = computed_bpm; 
 8000c4c:	4a2e      	ldr	r2, [pc, #184]	@ (8000d08 <StartProcessingTask+0x288>)
 8000c4e:	6a3b      	ldr	r3, [r7, #32]
 8000c50:	6013      	str	r3, [r2, #0]
 8000c52:	e011      	b.n	8000c78 <StartProcessingTask+0x1f8>
            } else {
                // Slower smoothing: 95% old, 5% new
                bpm = (bpm * 0.95f) + (computed_bpm * 0.05f); 
 8000c54:	4b2c      	ldr	r3, [pc, #176]	@ (8000d08 <StartProcessingTask+0x288>)
 8000c56:	edd3 7a00 	vldr	s15, [r3]
 8000c5a:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8000d0c <StartProcessingTask+0x28c>
 8000c5e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000c62:	edd7 7a08 	vldr	s15, [r7, #32]
 8000c66:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8000d10 <StartProcessingTask+0x290>
 8000c6a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000c6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c72:	4b25      	ldr	r3, [pc, #148]	@ (8000d08 <StartProcessingTask+0x288>)
 8000c74:	edc3 7a00 	vstr	s15, [r3]
            }
            
            /* Step 5: Alerts (Check Thresholds) */
            if (bpm > 100.0f) {
 8000c78:	4b23      	ldr	r3, [pc, #140]	@ (8000d08 <StartProcessingTask+0x288>)
 8000c7a:	edd3 7a00 	vldr	s15, [r3]
 8000c7e:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8000d14 <StartProcessingTask+0x294>
 8000c82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c8a:	dd05      	ble.n	8000c98 <StartProcessingTask+0x218>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // Alert Logic
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	2120      	movs	r1, #32
 8000c90:	4821      	ldr	r0, [pc, #132]	@ (8000d18 <StartProcessingTask+0x298>)
 8000c92:	f000 fe61 	bl	8001958 <HAL_GPIO_WritePin>
            if (bpm > 100.0f) {
 8000c96:	e016      	b.n	8000cc6 <StartProcessingTask+0x246>
            } else {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	2120      	movs	r1, #32
 8000c9c:	481e      	ldr	r0, [pc, #120]	@ (8000d18 <StartProcessingTask+0x298>)
 8000c9e:	f000 fe5b 	bl	8001958 <HAL_GPIO_WritePin>
                HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // Normal Heartbeat Blink
 8000ca2:	2120      	movs	r1, #32
 8000ca4:	481c      	ldr	r0, [pc, #112]	@ (8000d18 <StartProcessingTask+0x298>)
 8000ca6:	f000 fe70 	bl	800198a <HAL_GPIO_TogglePin>
            if (bpm > 100.0f) {
 8000caa:	e00c      	b.n	8000cc6 <StartProcessingTask+0x246>
            }

        } else if (finger_on_counter == 0) {
 8000cac:	4b0f      	ldr	r3, [pc, #60]	@ (8000cec <StartProcessingTask+0x26c>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d108      	bne.n	8000cc6 <StartProcessingTask+0x246>
             bpm = 0.0f;
 8000cb4:	4b14      	ldr	r3, [pc, #80]	@ (8000d08 <StartProcessingTask+0x288>)
 8000cb6:	f04f 0200 	mov.w	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	2120      	movs	r1, #32
 8000cc0:	4815      	ldr	r0, [pc, #84]	@ (8000d18 <StartProcessingTask+0x298>)
 8000cc2:	f000 fe49 	bl	8001958 <HAL_GPIO_WritePin>
        }
        osMutexRelease(bpmMutexHandle);
 8000cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d04 <StartProcessingTask+0x284>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f003 f8a4 	bl	8003e18 <osMutexRelease>
    if (osMessageQueueGet(rawDataQueueHandle, &raw_ir, NULL, 100) == osOK) {
 8000cd0:	e6da      	b.n	8000a88 <StartProcessingTask+0x8>
 8000cd2:	bf00      	nop
 8000cd4:	200000f0 	.word	0x200000f0
 8000cd8:	200001d4 	.word	0x200001d4
 8000cdc:	2000010c 	.word	0x2000010c
 8000ce0:	51eb851f 	.word	0x51eb851f
 8000ce4:	200001d8 	.word	0x200001d8
 8000ce8:	cccccccd 	.word	0xcccccccd
 8000cec:	20000108 	.word	0x20000108
 8000cf0:	200001dc 	.word	0x200001dc
 8000cf4:	20000104 	.word	0x20000104
 8000cf8:	476a6000 	.word	0x476a6000
 8000cfc:	42200000 	.word	0x42200000
 8000d00:	42be0000 	.word	0x42be0000
 8000d04:	200000f4 	.word	0x200000f4
 8000d08:	20000100 	.word	0x20000100
 8000d0c:	3f733333 	.word	0x3f733333
 8000d10:	3d4ccccd 	.word	0x3d4ccccd
 8000d14:	42c80000 	.word	0x42c80000
 8000d18:	40020000 	.word	0x40020000

08000d1c <StartDefaultTask>:
    } // End Queue Get
  }
}

void StartDefaultTask(void *argument)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;) { osDelay(1000); }
 8000d24:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d28:	f002 ff8a 	bl	8003c40 <osDelay>
 8000d2c:	e7fa      	b.n	8000d24 <StartDefaultTask+0x8>
	...

08000d30 <StartDisplayTask>:
* @retval None
*/
/* USER CODE END Header_StartTask02 */
/* USER CODE END Header_StartTask02 */
void StartDisplayTask(void *argument)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08c      	sub	sp, #48	@ 0x30
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  char buf[32]; 
  /* Infinite loop */
  for(;;)
  {
    // Securely read BPM first to use for both rows
    float display_bpm = 0.0f;
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    osMutexAcquire(bpmMutexHandle, osWaitForever);
 8000d3e:	4b44      	ldr	r3, [pc, #272]	@ (8000e50 <StartDisplayTask+0x120>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f04f 31ff 	mov.w	r1, #4294967295
 8000d46:	4618      	mov	r0, r3
 8000d48:	f003 f81b 	bl	8003d82 <osMutexAcquire>
    display_bpm = bpm;
 8000d4c:	4b41      	ldr	r3, [pc, #260]	@ (8000e54 <StartDisplayTask+0x124>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	62bb      	str	r3, [r7, #40]	@ 0x28
    osMutexRelease(bpmMutexHandle);
 8000d52:	4b3f      	ldr	r3, [pc, #252]	@ (8000e50 <StartDisplayTask+0x120>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4618      	mov	r0, r3
 8000d58:	f003 f85e 	bl	8003e18 <osMutexRelease>

    uint32_t bpm_int = (uint32_t)display_bpm;
 8000d5c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000d60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d64:	ee17 3a90 	vmov	r3, s15
 8000d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (bpm_int > 250) bpm_int = 0;
 8000d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d6c:	2bfa      	cmp	r3, #250	@ 0xfa
 8000d6e:	d901      	bls.n	8000d74 <StartDisplayTask+0x44>
 8000d70:	2300      	movs	r3, #0
 8000d72:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // --- Top Row: Status ---
    lcd_put_cur(0, 0);
 8000d74:	2100      	movs	r1, #0
 8000d76:	2000      	movs	r0, #0
 8000d78:	f7ff fc82 	bl	8000680 <lcd_put_cur>
    if (finger_on_counter > 0) {
 8000d7c:	4b36      	ldr	r3, [pc, #216]	@ (8000e58 <StartDisplayTask+0x128>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	dd2b      	ble.n	8000ddc <StartDisplayTask+0xac>
        if (bpm_int > 100) {
 8000d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d86:	2b64      	cmp	r3, #100	@ 0x64
 8000d88:	d907      	bls.n	8000d9a <StartDisplayTask+0x6a>
            snprintf(buf, 32, "Status: High    ");
 8000d8a:	f107 0308 	add.w	r3, r7, #8
 8000d8e:	4a33      	ldr	r2, [pc, #204]	@ (8000e5c <StartDisplayTask+0x12c>)
 8000d90:	2120      	movs	r1, #32
 8000d92:	4618      	mov	r0, r3
 8000d94:	f006 fb42 	bl	800741c <sniprintf>
 8000d98:	e027      	b.n	8000dea <StartDisplayTask+0xba>
        } else if (bpm_int < 60 && bpm_int > 10) { // >10 to avoid "Low" when just starting
 8000d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d9c:	2b3b      	cmp	r3, #59	@ 0x3b
 8000d9e:	d80a      	bhi.n	8000db6 <StartDisplayTask+0x86>
 8000da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000da2:	2b0a      	cmp	r3, #10
 8000da4:	d907      	bls.n	8000db6 <StartDisplayTask+0x86>
            snprintf(buf, 32, "Status: Low     ");
 8000da6:	f107 0308 	add.w	r3, r7, #8
 8000daa:	4a2d      	ldr	r2, [pc, #180]	@ (8000e60 <StartDisplayTask+0x130>)
 8000dac:	2120      	movs	r1, #32
 8000dae:	4618      	mov	r0, r3
 8000db0:	f006 fb34 	bl	800741c <sniprintf>
 8000db4:	e019      	b.n	8000dea <StartDisplayTask+0xba>
        } else if (bpm_int <= 10) {
 8000db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000db8:	2b0a      	cmp	r3, #10
 8000dba:	d807      	bhi.n	8000dcc <StartDisplayTask+0x9c>
             snprintf(buf, 32, "Status: Calc... "); // Initializing
 8000dbc:	f107 0308 	add.w	r3, r7, #8
 8000dc0:	4a28      	ldr	r2, [pc, #160]	@ (8000e64 <StartDisplayTask+0x134>)
 8000dc2:	2120      	movs	r1, #32
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f006 fb29 	bl	800741c <sniprintf>
 8000dca:	e00e      	b.n	8000dea <StartDisplayTask+0xba>
        } else {
             snprintf(buf, 32, "Status: Normal  ");
 8000dcc:	f107 0308 	add.w	r3, r7, #8
 8000dd0:	4a25      	ldr	r2, [pc, #148]	@ (8000e68 <StartDisplayTask+0x138>)
 8000dd2:	2120      	movs	r1, #32
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f006 fb21 	bl	800741c <sniprintf>
 8000dda:	e006      	b.n	8000dea <StartDisplayTask+0xba>
        }
    } else {
         snprintf(buf, 32, "Status: Idle    ");
 8000ddc:	f107 0308 	add.w	r3, r7, #8
 8000de0:	4a22      	ldr	r2, [pc, #136]	@ (8000e6c <StartDisplayTask+0x13c>)
 8000de2:	2120      	movs	r1, #32
 8000de4:	4618      	mov	r0, r3
 8000de6:	f006 fb19 	bl	800741c <sniprintf>
    }
    lcd_send_string(buf);
 8000dea:	f107 0308 	add.w	r3, r7, #8
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff fcac 	bl	800074c <lcd_send_string>
    
    // --- Bottom Row: BPM Value ---
    lcd_put_cur(1, 0);
 8000df4:	2100      	movs	r1, #0
 8000df6:	2001      	movs	r0, #1
 8000df8:	f7ff fc42 	bl	8000680 <lcd_put_cur>

    if (finger_on_counter > 0) {
 8000dfc:	4b16      	ldr	r3, [pc, #88]	@ (8000e58 <StartDisplayTask+0x128>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	dd14      	ble.n	8000e2e <StartDisplayTask+0xfe>
        if (amplitude < 300) {
 8000e04:	4b1a      	ldr	r3, [pc, #104]	@ (8000e70 <StartDisplayTask+0x140>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000e0c:	d207      	bcs.n	8000e1e <StartDisplayTask+0xee>
             snprintf(buf, 32, "Weak Signal...  ");
 8000e0e:	f107 0308 	add.w	r3, r7, #8
 8000e12:	4a18      	ldr	r2, [pc, #96]	@ (8000e74 <StartDisplayTask+0x144>)
 8000e14:	2120      	movs	r1, #32
 8000e16:	4618      	mov	r0, r3
 8000e18:	f006 fb00 	bl	800741c <sniprintf>
 8000e1c:	e00e      	b.n	8000e3c <StartDisplayTask+0x10c>
        } else {
             snprintf(buf, 32, "BPM: %lu        ", bpm_int);
 8000e1e:	f107 0008 	add.w	r0, r7, #8
 8000e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e24:	4a14      	ldr	r2, [pc, #80]	@ (8000e78 <StartDisplayTask+0x148>)
 8000e26:	2120      	movs	r1, #32
 8000e28:	f006 faf8 	bl	800741c <sniprintf>
 8000e2c:	e006      	b.n	8000e3c <StartDisplayTask+0x10c>
        }
    } else {
        snprintf(buf, 32, "No Finger       "); 
 8000e2e:	f107 0308 	add.w	r3, r7, #8
 8000e32:	4a12      	ldr	r2, [pc, #72]	@ (8000e7c <StartDisplayTask+0x14c>)
 8000e34:	2120      	movs	r1, #32
 8000e36:	4618      	mov	r0, r3
 8000e38:	f006 faf0 	bl	800741c <sniprintf>
    }
    lcd_send_string(buf);
 8000e3c:	f107 0308 	add.w	r3, r7, #8
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fc83 	bl	800074c <lcd_send_string>
    
    osDelay(200); // 5Hz Update
 8000e46:	20c8      	movs	r0, #200	@ 0xc8
 8000e48:	f002 fefa 	bl	8003c40 <osDelay>
  {
 8000e4c:	e774      	b.n	8000d38 <StartDisplayTask+0x8>
 8000e4e:	bf00      	nop
 8000e50:	200000f4 	.word	0x200000f4
 8000e54:	20000100 	.word	0x20000100
 8000e58:	20000108 	.word	0x20000108
 8000e5c:	08008624 	.word	0x08008624
 8000e60:	08008638 	.word	0x08008638
 8000e64:	0800864c 	.word	0x0800864c
 8000e68:	08008660 	.word	0x08008660
 8000e6c:	08008674 	.word	0x08008674
 8000e70:	200001d8 	.word	0x200001d8
 8000e74:	08008688 	.word	0x08008688
 8000e78:	0800869c 	.word	0x0800869c
 8000e7c:	080086b0 	.word	0x080086b0

08000e80 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a04      	ldr	r2, [pc, #16]	@ (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d101      	bne.n	8000e96 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000e92:	f000 fab7 	bl	8001404 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40010000 	.word	0x40010000

08000ea4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea8:	b672      	cpsid	i
}
 8000eaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <Error_Handler+0x8>

08000eb0 <MAX30102_WriteReg>:
#include "max30102.h"

static I2C_HandleTypeDef *msg_i2c;

static void MAX30102_WriteReg(uint8_t reg, uint8_t value) {
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b086      	sub	sp, #24
 8000eb4:	af02      	add	r7, sp, #8
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	460a      	mov	r2, r1
 8000eba:	71fb      	strb	r3, [r7, #7]
 8000ebc:	4613      	mov	r3, r2
 8000ebe:	71bb      	strb	r3, [r7, #6]
    uint8_t data[2] = {reg, value};
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	733b      	strb	r3, [r7, #12]
 8000ec4:	79bb      	ldrb	r3, [r7, #6]
 8000ec6:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(msg_i2c, MAX30102_I2C_ADDR, data, 2, HAL_MAX_DELAY);
 8000ec8:	4b07      	ldr	r3, [pc, #28]	@ (8000ee8 <MAX30102_WriteReg+0x38>)
 8000eca:	6818      	ldr	r0, [r3, #0]
 8000ecc:	f107 020c 	add.w	r2, r7, #12
 8000ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ed4:	9300      	str	r3, [sp, #0]
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	21ae      	movs	r1, #174	@ 0xae
 8000eda:	f000 feb5 	bl	8001c48 <HAL_I2C_Master_Transmit>
}
 8000ede:	bf00      	nop
 8000ee0:	3710      	adds	r7, #16
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	200001e0 	.word	0x200001e0

08000eec <MAX30102_ReadRegs>:

static void MAX30102_ReadRegs(uint8_t reg, uint8_t *data, uint16_t len) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af02      	add	r7, sp, #8
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	6039      	str	r1, [r7, #0]
 8000ef6:	71fb      	strb	r3, [r7, #7]
 8000ef8:	4613      	mov	r3, r2
 8000efa:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Master_Transmit(msg_i2c, MAX30102_I2C_ADDR, &reg, 1, HAL_MAX_DELAY);
 8000efc:	4b0b      	ldr	r3, [pc, #44]	@ (8000f2c <MAX30102_ReadRegs+0x40>)
 8000efe:	6818      	ldr	r0, [r3, #0]
 8000f00:	1dfa      	adds	r2, r7, #7
 8000f02:	f04f 33ff 	mov.w	r3, #4294967295
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	2301      	movs	r3, #1
 8000f0a:	21ae      	movs	r1, #174	@ 0xae
 8000f0c:	f000 fe9c 	bl	8001c48 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(msg_i2c, MAX30102_I2C_ADDR, data, len, HAL_MAX_DELAY);
 8000f10:	4b06      	ldr	r3, [pc, #24]	@ (8000f2c <MAX30102_ReadRegs+0x40>)
 8000f12:	6818      	ldr	r0, [r3, #0]
 8000f14:	88bb      	ldrh	r3, [r7, #4]
 8000f16:	f04f 32ff 	mov.w	r2, #4294967295
 8000f1a:	9200      	str	r2, [sp, #0]
 8000f1c:	683a      	ldr	r2, [r7, #0]
 8000f1e:	21ae      	movs	r1, #174	@ 0xae
 8000f20:	f000 ff90 	bl	8001e44 <HAL_I2C_Master_Receive>
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	200001e0 	.word	0x200001e0

08000f30 <MAX30102_Init>:

void MAX30102_Init(I2C_HandleTypeDef *hi2c) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
    msg_i2c = hi2c;
 8000f38:	4a16      	ldr	r2, [pc, #88]	@ (8000f94 <MAX30102_Init+0x64>)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6013      	str	r3, [r2, #0]

    // Reset
    MAX30102_WriteReg(REG_MODE_CONFIG, 0x40);
 8000f3e:	2140      	movs	r1, #64	@ 0x40
 8000f40:	2009      	movs	r0, #9
 8000f42:	f7ff ffb5 	bl	8000eb0 <MAX30102_WriteReg>
    HAL_Delay(100);
 8000f46:	2064      	movs	r0, #100	@ 0x64
 8000f48:	f000 fa7c 	bl	8001444 <HAL_Delay>

    // Interrupt enable (FIFO almost full)
    MAX30102_WriteReg(REG_INTR_ENABLE_1, 0xC0); // A_FULL_EN, PPG_RDY_EN
 8000f4c:	21c0      	movs	r1, #192	@ 0xc0
 8000f4e:	2002      	movs	r0, #2
 8000f50:	f7ff ffae 	bl	8000eb0 <MAX30102_WriteReg>
    MAX30102_WriteReg(REG_INTR_ENABLE_2, 0x00);
 8000f54:	2100      	movs	r1, #0
 8000f56:	2003      	movs	r0, #3
 8000f58:	f7ff ffaa 	bl	8000eb0 <MAX30102_WriteReg>

    // FIFO Config
    // SMP_AVE = 010 (4 samples avg), FIRO_ROLLOVER_EN = 1, FIFO_A_FULL = 15
    MAX30102_WriteReg(REG_FIFO_CONFIG, 0x4F);
 8000f5c:	214f      	movs	r1, #79	@ 0x4f
 8000f5e:	2008      	movs	r0, #8
 8000f60:	f7ff ffa6 	bl	8000eb0 <MAX30102_WriteReg>

    // Mode Config (SpO2 mode)
    MAX30102_WriteReg(REG_MODE_CONFIG, 0x03);
 8000f64:	2103      	movs	r1, #3
 8000f66:	2009      	movs	r0, #9
 8000f68:	f7ff ffa2 	bl	8000eb0 <MAX30102_WriteReg>

    // SpO2 Config
    // ADC Range = 4096nA, Sample Rate = 100Hz, LED Pulse Width = 411us
    MAX30102_WriteReg(REG_SPO2_CONFIG, 0x27);
 8000f6c:	2127      	movs	r1, #39	@ 0x27
 8000f6e:	200a      	movs	r0, #10
 8000f70:	f7ff ff9e 	bl	8000eb0 <MAX30102_WriteReg>

    // LED Pulse Amplitude
    // Lowered to avoid saturation. 
    // 0x1F = ~6.4mA. (Old was 0x24 = ~7.2mA). 
    // If signal is still clipped, go lower (e.g. 0x10).
    MAX30102_WriteReg(REG_LED1_PA, 0x1F); // Red
 8000f74:	211f      	movs	r1, #31
 8000f76:	200c      	movs	r0, #12
 8000f78:	f7ff ff9a 	bl	8000eb0 <MAX30102_WriteReg>
    MAX30102_WriteReg(REG_LED2_PA, 0x1F); // IR
 8000f7c:	211f      	movs	r1, #31
 8000f7e:	200d      	movs	r0, #13
 8000f80:	f7ff ff96 	bl	8000eb0 <MAX30102_WriteReg>
    MAX30102_WriteReg(REG_PILOT_PA, 0x7F);
 8000f84:	217f      	movs	r1, #127	@ 0x7f
 8000f86:	2010      	movs	r0, #16
 8000f88:	f7ff ff92 	bl	8000eb0 <MAX30102_WriteReg>
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	200001e0 	.word	0x200001e0

08000f98 <MAX30102_ReadFIFO>:

void MAX30102_ReadFIFO(uint32_t *red_led, uint32_t *ir_led) {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
    
    // Check write/read pointers to see if we have data?
    // For simplicity, we just read one sample if called.
    // In a real app, you might check interrupt or pointers.
    
    MAX30102_ReadRegs(REG_FIFO_DATA, data, 6);
 8000fa2:	f107 0308 	add.w	r3, r7, #8
 8000fa6:	2206      	movs	r2, #6
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2007      	movs	r0, #7
 8000fac:	f7ff ff9e 	bl	8000eec <MAX30102_ReadRegs>
      [3] IR[17:16]
      [4] IR[15:8]
      [5] IR[7:0]
    */

    *red_led = ((data[0] & 0x03) << 16) | (data[1] << 8) | data[2];
 8000fb0:	7a3b      	ldrb	r3, [r7, #8]
 8000fb2:	041b      	lsls	r3, r3, #16
 8000fb4:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8000fb8:	7a7b      	ldrb	r3, [r7, #9]
 8000fba:	021b      	lsls	r3, r3, #8
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	7aba      	ldrb	r2, [r7, #10]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	601a      	str	r2, [r3, #0]
    *ir_led  = ((data[3] & 0x03) << 16) | (data[4] << 8) | data[5];
 8000fc8:	7afb      	ldrb	r3, [r7, #11]
 8000fca:	041b      	lsls	r3, r3, #16
 8000fcc:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8000fd0:	7b3b      	ldrb	r3, [r7, #12]
 8000fd2:	021b      	lsls	r3, r3, #8
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	7b7a      	ldrb	r2, [r7, #13]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	461a      	mov	r2, r3
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	601a      	str	r2, [r3, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	4b12      	ldr	r3, [pc, #72]	@ (800103c <HAL_MspInit+0x54>)
 8000ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ff6:	4a11      	ldr	r2, [pc, #68]	@ (800103c <HAL_MspInit+0x54>)
 8000ff8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ffc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ffe:	4b0f      	ldr	r3, [pc, #60]	@ (800103c <HAL_MspInit+0x54>)
 8001000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001002:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800100a:	2300      	movs	r3, #0
 800100c:	603b      	str	r3, [r7, #0]
 800100e:	4b0b      	ldr	r3, [pc, #44]	@ (800103c <HAL_MspInit+0x54>)
 8001010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001012:	4a0a      	ldr	r2, [pc, #40]	@ (800103c <HAL_MspInit+0x54>)
 8001014:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001018:	6413      	str	r3, [r2, #64]	@ 0x40
 800101a:	4b08      	ldr	r3, [pc, #32]	@ (800103c <HAL_MspInit+0x54>)
 800101c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001022:	603b      	str	r3, [r7, #0]
 8001024:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	210f      	movs	r1, #15
 800102a:	f06f 0001 	mvn.w	r0, #1
 800102e:	f000 fae5 	bl	80015fc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40023800 	.word	0x40023800

08001040 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	@ 0x28
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a19      	ldr	r2, [pc, #100]	@ (80010c4 <HAL_I2C_MspInit+0x84>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d12b      	bne.n	80010ba <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	613b      	str	r3, [r7, #16]
 8001066:	4b18      	ldr	r3, [pc, #96]	@ (80010c8 <HAL_I2C_MspInit+0x88>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	4a17      	ldr	r2, [pc, #92]	@ (80010c8 <HAL_I2C_MspInit+0x88>)
 800106c:	f043 0302 	orr.w	r3, r3, #2
 8001070:	6313      	str	r3, [r2, #48]	@ 0x30
 8001072:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <HAL_I2C_MspInit+0x88>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	f003 0302 	and.w	r3, r3, #2
 800107a:	613b      	str	r3, [r7, #16]
 800107c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800107e:	23c0      	movs	r3, #192	@ 0xc0
 8001080:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001082:	2312      	movs	r3, #18
 8001084:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001086:	2301      	movs	r3, #1
 8001088:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800108a:	2303      	movs	r3, #3
 800108c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800108e:	2304      	movs	r3, #4
 8001090:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001092:	f107 0314 	add.w	r3, r7, #20
 8001096:	4619      	mov	r1, r3
 8001098:	480c      	ldr	r0, [pc, #48]	@ (80010cc <HAL_I2C_MspInit+0x8c>)
 800109a:	f000 fad9 	bl	8001650 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
 80010a2:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <HAL_I2C_MspInit+0x88>)
 80010a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a6:	4a08      	ldr	r2, [pc, #32]	@ (80010c8 <HAL_I2C_MspInit+0x88>)
 80010a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ae:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <HAL_I2C_MspInit+0x88>)
 80010b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80010ba:	bf00      	nop
 80010bc:	3728      	adds	r7, #40	@ 0x28
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40005400 	.word	0x40005400
 80010c8:	40023800 	.word	0x40023800
 80010cc:	40020400 	.word	0x40020400

080010d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08c      	sub	sp, #48	@ 0x30
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80010d8:	2300      	movs	r3, #0
 80010da:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80010dc:	2300      	movs	r3, #0
 80010de:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80010e0:	2300      	movs	r3, #0
 80010e2:	60bb      	str	r3, [r7, #8]
 80010e4:	4b2e      	ldr	r3, [pc, #184]	@ (80011a0 <HAL_InitTick+0xd0>)
 80010e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010e8:	4a2d      	ldr	r2, [pc, #180]	@ (80011a0 <HAL_InitTick+0xd0>)
 80010ea:	f043 0301 	orr.w	r3, r3, #1
 80010ee:	6453      	str	r3, [r2, #68]	@ 0x44
 80010f0:	4b2b      	ldr	r3, [pc, #172]	@ (80011a0 <HAL_InitTick+0xd0>)
 80010f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010f4:	f003 0301 	and.w	r3, r3, #1
 80010f8:	60bb      	str	r3, [r7, #8]
 80010fa:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010fc:	f107 020c 	add.w	r2, r7, #12
 8001100:	f107 0310 	add.w	r3, r7, #16
 8001104:	4611      	mov	r1, r2
 8001106:	4618      	mov	r0, r3
 8001108:	f002 f9da 	bl	80034c0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800110c:	f002 f9c4 	bl	8003498 <HAL_RCC_GetPCLK2Freq>
 8001110:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001114:	4a23      	ldr	r2, [pc, #140]	@ (80011a4 <HAL_InitTick+0xd4>)
 8001116:	fba2 2303 	umull	r2, r3, r2, r3
 800111a:	0c9b      	lsrs	r3, r3, #18
 800111c:	3b01      	subs	r3, #1
 800111e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001120:	4b21      	ldr	r3, [pc, #132]	@ (80011a8 <HAL_InitTick+0xd8>)
 8001122:	4a22      	ldr	r2, [pc, #136]	@ (80011ac <HAL_InitTick+0xdc>)
 8001124:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001126:	4b20      	ldr	r3, [pc, #128]	@ (80011a8 <HAL_InitTick+0xd8>)
 8001128:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800112c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800112e:	4a1e      	ldr	r2, [pc, #120]	@ (80011a8 <HAL_InitTick+0xd8>)
 8001130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001132:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001134:	4b1c      	ldr	r3, [pc, #112]	@ (80011a8 <HAL_InitTick+0xd8>)
 8001136:	2200      	movs	r2, #0
 8001138:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800113a:	4b1b      	ldr	r3, [pc, #108]	@ (80011a8 <HAL_InitTick+0xd8>)
 800113c:	2200      	movs	r2, #0
 800113e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001140:	4b19      	ldr	r3, [pc, #100]	@ (80011a8 <HAL_InitTick+0xd8>)
 8001142:	2200      	movs	r2, #0
 8001144:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001146:	4818      	ldr	r0, [pc, #96]	@ (80011a8 <HAL_InitTick+0xd8>)
 8001148:	f002 f9ec 	bl	8003524 <HAL_TIM_Base_Init>
 800114c:	4603      	mov	r3, r0
 800114e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001152:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001156:	2b00      	cmp	r3, #0
 8001158:	d11b      	bne.n	8001192 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800115a:	4813      	ldr	r0, [pc, #76]	@ (80011a8 <HAL_InitTick+0xd8>)
 800115c:	f002 fa3c 	bl	80035d8 <HAL_TIM_Base_Start_IT>
 8001160:	4603      	mov	r3, r0
 8001162:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001166:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800116a:	2b00      	cmp	r3, #0
 800116c:	d111      	bne.n	8001192 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800116e:	2019      	movs	r0, #25
 8001170:	f000 fa60 	bl	8001634 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b0f      	cmp	r3, #15
 8001178:	d808      	bhi.n	800118c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800117a:	2200      	movs	r2, #0
 800117c:	6879      	ldr	r1, [r7, #4]
 800117e:	2019      	movs	r0, #25
 8001180:	f000 fa3c 	bl	80015fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001184:	4a0a      	ldr	r2, [pc, #40]	@ (80011b0 <HAL_InitTick+0xe0>)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6013      	str	r3, [r2, #0]
 800118a:	e002      	b.n	8001192 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 800118c:	2301      	movs	r3, #1
 800118e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001192:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001196:	4618      	mov	r0, r3
 8001198:	3730      	adds	r7, #48	@ 0x30
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	40023800 	.word	0x40023800
 80011a4:	431bde83 	.word	0x431bde83
 80011a8:	200001e4 	.word	0x200001e4
 80011ac:	40010000 	.word	0x40010000
 80011b0:	20000004 	.word	0x20000004

080011b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011b8:	bf00      	nop
 80011ba:	e7fd      	b.n	80011b8 <NMI_Handler+0x4>

080011bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011c0:	bf00      	nop
 80011c2:	e7fd      	b.n	80011c0 <HardFault_Handler+0x4>

080011c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011c8:	bf00      	nop
 80011ca:	e7fd      	b.n	80011c8 <MemManage_Handler+0x4>

080011cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011d0:	bf00      	nop
 80011d2:	e7fd      	b.n	80011d0 <BusFault_Handler+0x4>

080011d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011d8:	bf00      	nop
 80011da:	e7fd      	b.n	80011d8 <UsageFault_Handler+0x4>

080011dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80011f0:	4802      	ldr	r0, [pc, #8]	@ (80011fc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80011f2:	f002 fa53 	bl	800369c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200001e4 	.word	0x200001e4

08001200 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800120c:	2300      	movs	r3, #0
 800120e:	617b      	str	r3, [r7, #20]
 8001210:	e00a      	b.n	8001228 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001212:	f3af 8000 	nop.w
 8001216:	4601      	mov	r1, r0
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	1c5a      	adds	r2, r3, #1
 800121c:	60ba      	str	r2, [r7, #8]
 800121e:	b2ca      	uxtb	r2, r1
 8001220:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	3301      	adds	r3, #1
 8001226:	617b      	str	r3, [r7, #20]
 8001228:	697a      	ldr	r2, [r7, #20]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	429a      	cmp	r2, r3
 800122e:	dbf0      	blt.n	8001212 <_read+0x12>
  }

  return len;
 8001230:	687b      	ldr	r3, [r7, #4]
}
 8001232:	4618      	mov	r0, r3
 8001234:	3718      	adds	r7, #24
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b086      	sub	sp, #24
 800123e:	af00      	add	r7, sp, #0
 8001240:	60f8      	str	r0, [r7, #12]
 8001242:	60b9      	str	r1, [r7, #8]
 8001244:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001246:	2300      	movs	r3, #0
 8001248:	617b      	str	r3, [r7, #20]
 800124a:	e009      	b.n	8001260 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	1c5a      	adds	r2, r3, #1
 8001250:	60ba      	str	r2, [r7, #8]
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	4618      	mov	r0, r3
 8001256:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	3301      	adds	r3, #1
 800125e:	617b      	str	r3, [r7, #20]
 8001260:	697a      	ldr	r2, [r7, #20]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	429a      	cmp	r2, r3
 8001266:	dbf1      	blt.n	800124c <_write+0x12>
  }
  return len;
 8001268:	687b      	ldr	r3, [r7, #4]
}
 800126a:	4618      	mov	r0, r3
 800126c:	3718      	adds	r7, #24
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <_close>:

int _close(int file)
{
 8001272:	b480      	push	{r7}
 8001274:	b083      	sub	sp, #12
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800127a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800127e:	4618      	mov	r0, r3
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800128a:	b480      	push	{r7}
 800128c:	b083      	sub	sp, #12
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
 8001292:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800129a:	605a      	str	r2, [r3, #4]
  return 0;
 800129c:	2300      	movs	r3, #0
}
 800129e:	4618      	mov	r0, r3
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr

080012aa <_isatty>:

int _isatty(int file)
{
 80012aa:	b480      	push	{r7}
 80012ac:	b083      	sub	sp, #12
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012b2:	2301      	movs	r3, #1
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	60b9      	str	r1, [r7, #8]
 80012ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3714      	adds	r7, #20
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
	...

080012dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012e4:	4a14      	ldr	r2, [pc, #80]	@ (8001338 <_sbrk+0x5c>)
 80012e6:	4b15      	ldr	r3, [pc, #84]	@ (800133c <_sbrk+0x60>)
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012f0:	4b13      	ldr	r3, [pc, #76]	@ (8001340 <_sbrk+0x64>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d102      	bne.n	80012fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012f8:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <_sbrk+0x64>)
 80012fa:	4a12      	ldr	r2, [pc, #72]	@ (8001344 <_sbrk+0x68>)
 80012fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012fe:	4b10      	ldr	r3, [pc, #64]	@ (8001340 <_sbrk+0x64>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4413      	add	r3, r2
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	429a      	cmp	r2, r3
 800130a:	d207      	bcs.n	800131c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800130c:	f006 fa40 	bl	8007790 <__errno>
 8001310:	4603      	mov	r3, r0
 8001312:	220c      	movs	r2, #12
 8001314:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001316:	f04f 33ff 	mov.w	r3, #4294967295
 800131a:	e009      	b.n	8001330 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800131c:	4b08      	ldr	r3, [pc, #32]	@ (8001340 <_sbrk+0x64>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001322:	4b07      	ldr	r3, [pc, #28]	@ (8001340 <_sbrk+0x64>)
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4413      	add	r3, r2
 800132a:	4a05      	ldr	r2, [pc, #20]	@ (8001340 <_sbrk+0x64>)
 800132c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800132e:	68fb      	ldr	r3, [r7, #12]
}
 8001330:	4618      	mov	r0, r3
 8001332:	3718      	adds	r7, #24
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20010000 	.word	0x20010000
 800133c:	00000400 	.word	0x00000400
 8001340:	2000022c 	.word	0x2000022c
 8001344:	20004d68 	.word	0x20004d68

08001348 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800134c:	4b06      	ldr	r3, [pc, #24]	@ (8001368 <SystemInit+0x20>)
 800134e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001352:	4a05      	ldr	r2, [pc, #20]	@ (8001368 <SystemInit+0x20>)
 8001354:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001358:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800136c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013a4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001370:	f7ff ffea 	bl	8001348 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001374:	480c      	ldr	r0, [pc, #48]	@ (80013a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001376:	490d      	ldr	r1, [pc, #52]	@ (80013ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001378:	4a0d      	ldr	r2, [pc, #52]	@ (80013b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800137a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800137c:	e002      	b.n	8001384 <LoopCopyDataInit>

0800137e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800137e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001380:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001382:	3304      	adds	r3, #4

08001384 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001384:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001386:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001388:	d3f9      	bcc.n	800137e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800138a:	4a0a      	ldr	r2, [pc, #40]	@ (80013b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800138c:	4c0a      	ldr	r4, [pc, #40]	@ (80013b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800138e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001390:	e001      	b.n	8001396 <LoopFillZerobss>

08001392 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001392:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001394:	3204      	adds	r2, #4

08001396 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001396:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001398:	d3fb      	bcc.n	8001392 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800139a:	f006 f9ff 	bl	800779c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800139e:	f7ff f9eb 	bl	8000778 <main>
  bx  lr    
 80013a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013a4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80013a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013ac:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80013b0:	080087f0 	.word	0x080087f0
  ldr r2, =_sbss
 80013b4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80013b8:	20004d68 	.word	0x20004d68

080013bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013bc:	e7fe      	b.n	80013bc <ADC_IRQHandler>
	...

080013c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001400 <HAL_Init+0x40>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001400 <HAL_Init+0x40>)
 80013ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <HAL_Init+0x40>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001400 <HAL_Init+0x40>)
 80013d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013dc:	4b08      	ldr	r3, [pc, #32]	@ (8001400 <HAL_Init+0x40>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a07      	ldr	r2, [pc, #28]	@ (8001400 <HAL_Init+0x40>)
 80013e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013e8:	2003      	movs	r0, #3
 80013ea:	f000 f8fc 	bl	80015e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013ee:	200f      	movs	r0, #15
 80013f0:	f7ff fe6e 	bl	80010d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013f4:	f7ff fdf8 	bl	8000fe8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013f8:	2300      	movs	r3, #0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40023c00 	.word	0x40023c00

08001404 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <HAL_IncTick+0x20>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	461a      	mov	r2, r3
 800140e:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <HAL_IncTick+0x24>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4413      	add	r3, r2
 8001414:	4a04      	ldr	r2, [pc, #16]	@ (8001428 <HAL_IncTick+0x24>)
 8001416:	6013      	str	r3, [r2, #0]
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	20000008 	.word	0x20000008
 8001428:	20000230 	.word	0x20000230

0800142c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  return uwTick;
 8001430:	4b03      	ldr	r3, [pc, #12]	@ (8001440 <HAL_GetTick+0x14>)
 8001432:	681b      	ldr	r3, [r3, #0]
}
 8001434:	4618      	mov	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	20000230 	.word	0x20000230

08001444 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800144c:	f7ff ffee 	bl	800142c <HAL_GetTick>
 8001450:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800145c:	d005      	beq.n	800146a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800145e:	4b0a      	ldr	r3, [pc, #40]	@ (8001488 <HAL_Delay+0x44>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	461a      	mov	r2, r3
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	4413      	add	r3, r2
 8001468:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800146a:	bf00      	nop
 800146c:	f7ff ffde 	bl	800142c <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	429a      	cmp	r2, r3
 800147a:	d8f7      	bhi.n	800146c <HAL_Delay+0x28>
  {
  }
}
 800147c:	bf00      	nop
 800147e:	bf00      	nop
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000008 	.word	0x20000008

0800148c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800149c:	4b0c      	ldr	r3, [pc, #48]	@ (80014d0 <__NVIC_SetPriorityGrouping+0x44>)
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014a2:	68ba      	ldr	r2, [r7, #8]
 80014a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014a8:	4013      	ands	r3, r2
 80014aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014be:	4a04      	ldr	r2, [pc, #16]	@ (80014d0 <__NVIC_SetPriorityGrouping+0x44>)
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	60d3      	str	r3, [r2, #12]
}
 80014c4:	bf00      	nop
 80014c6:	3714      	adds	r7, #20
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014d8:	4b04      	ldr	r3, [pc, #16]	@ (80014ec <__NVIC_GetPriorityGrouping+0x18>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	0a1b      	lsrs	r3, r3, #8
 80014de:	f003 0307 	and.w	r3, r3, #7
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	e000ed00 	.word	0xe000ed00

080014f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	db0b      	blt.n	800151a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	f003 021f 	and.w	r2, r3, #31
 8001508:	4907      	ldr	r1, [pc, #28]	@ (8001528 <__NVIC_EnableIRQ+0x38>)
 800150a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150e:	095b      	lsrs	r3, r3, #5
 8001510:	2001      	movs	r0, #1
 8001512:	fa00 f202 	lsl.w	r2, r0, r2
 8001516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	e000e100 	.word	0xe000e100

0800152c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	6039      	str	r1, [r7, #0]
 8001536:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153c:	2b00      	cmp	r3, #0
 800153e:	db0a      	blt.n	8001556 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	b2da      	uxtb	r2, r3
 8001544:	490c      	ldr	r1, [pc, #48]	@ (8001578 <__NVIC_SetPriority+0x4c>)
 8001546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154a:	0112      	lsls	r2, r2, #4
 800154c:	b2d2      	uxtb	r2, r2
 800154e:	440b      	add	r3, r1
 8001550:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001554:	e00a      	b.n	800156c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	b2da      	uxtb	r2, r3
 800155a:	4908      	ldr	r1, [pc, #32]	@ (800157c <__NVIC_SetPriority+0x50>)
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	f003 030f 	and.w	r3, r3, #15
 8001562:	3b04      	subs	r3, #4
 8001564:	0112      	lsls	r2, r2, #4
 8001566:	b2d2      	uxtb	r2, r2
 8001568:	440b      	add	r3, r1
 800156a:	761a      	strb	r2, [r3, #24]
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	e000e100 	.word	0xe000e100
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001580:	b480      	push	{r7}
 8001582:	b089      	sub	sp, #36	@ 0x24
 8001584:	af00      	add	r7, sp, #0
 8001586:	60f8      	str	r0, [r7, #12]
 8001588:	60b9      	str	r1, [r7, #8]
 800158a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	f1c3 0307 	rsb	r3, r3, #7
 800159a:	2b04      	cmp	r3, #4
 800159c:	bf28      	it	cs
 800159e:	2304      	movcs	r3, #4
 80015a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	3304      	adds	r3, #4
 80015a6:	2b06      	cmp	r3, #6
 80015a8:	d902      	bls.n	80015b0 <NVIC_EncodePriority+0x30>
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	3b03      	subs	r3, #3
 80015ae:	e000      	b.n	80015b2 <NVIC_EncodePriority+0x32>
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b4:	f04f 32ff 	mov.w	r2, #4294967295
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	43da      	mvns	r2, r3
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	401a      	ands	r2, r3
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015c8:	f04f 31ff 	mov.w	r1, #4294967295
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	fa01 f303 	lsl.w	r3, r1, r3
 80015d2:	43d9      	mvns	r1, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d8:	4313      	orrs	r3, r2
         );
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3724      	adds	r7, #36	@ 0x24
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr

080015e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e6:	b580      	push	{r7, lr}
 80015e8:	b082      	sub	sp, #8
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff ff4c 	bl	800148c <__NVIC_SetPriorityGrouping>
}
 80015f4:	bf00      	nop
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b086      	sub	sp, #24
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
 8001608:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800160a:	2300      	movs	r3, #0
 800160c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800160e:	f7ff ff61 	bl	80014d4 <__NVIC_GetPriorityGrouping>
 8001612:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	68b9      	ldr	r1, [r7, #8]
 8001618:	6978      	ldr	r0, [r7, #20]
 800161a:	f7ff ffb1 	bl	8001580 <NVIC_EncodePriority>
 800161e:	4602      	mov	r2, r0
 8001620:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001624:	4611      	mov	r1, r2
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff ff80 	bl	800152c <__NVIC_SetPriority>
}
 800162c:	bf00      	nop
 800162e:	3718      	adds	r7, #24
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff ff54 	bl	80014f0 <__NVIC_EnableIRQ>
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001650:	b480      	push	{r7}
 8001652:	b089      	sub	sp, #36	@ 0x24
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800165a:	2300      	movs	r3, #0
 800165c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800165e:	2300      	movs	r3, #0
 8001660:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001662:	2300      	movs	r3, #0
 8001664:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001666:	2300      	movs	r3, #0
 8001668:	61fb      	str	r3, [r7, #28]
 800166a:	e159      	b.n	8001920 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800166c:	2201      	movs	r2, #1
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	697a      	ldr	r2, [r7, #20]
 800167c:	4013      	ands	r3, r2
 800167e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001680:	693a      	ldr	r2, [r7, #16]
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	429a      	cmp	r2, r3
 8001686:	f040 8148 	bne.w	800191a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	f003 0303 	and.w	r3, r3, #3
 8001692:	2b01      	cmp	r3, #1
 8001694:	d005      	beq.n	80016a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d130      	bne.n	8001704 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	2203      	movs	r2, #3
 80016ae:	fa02 f303 	lsl.w	r3, r2, r3
 80016b2:	43db      	mvns	r3, r3
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	4013      	ands	r3, r2
 80016b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	68da      	ldr	r2, [r3, #12]
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	fa02 f303 	lsl.w	r3, r2, r3
 80016c6:	69ba      	ldr	r2, [r7, #24]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	69ba      	ldr	r2, [r7, #24]
 80016d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016d8:	2201      	movs	r2, #1
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	43db      	mvns	r3, r3
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	4013      	ands	r3, r2
 80016e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	091b      	lsrs	r3, r3, #4
 80016ee:	f003 0201 	and.w	r2, r3, #1
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f003 0303 	and.w	r3, r3, #3
 800170c:	2b03      	cmp	r3, #3
 800170e:	d017      	beq.n	8001740 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	2203      	movs	r2, #3
 800171c:	fa02 f303 	lsl.w	r3, r2, r3
 8001720:	43db      	mvns	r3, r3
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	4013      	ands	r3, r2
 8001726:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	689a      	ldr	r2, [r3, #8]
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	4313      	orrs	r3, r2
 8001738:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f003 0303 	and.w	r3, r3, #3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d123      	bne.n	8001794 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800174c:	69fb      	ldr	r3, [r7, #28]
 800174e:	08da      	lsrs	r2, r3, #3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	3208      	adds	r2, #8
 8001754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001758:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	f003 0307 	and.w	r3, r3, #7
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	220f      	movs	r2, #15
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	43db      	mvns	r3, r3
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	4013      	ands	r3, r2
 800176e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	691a      	ldr	r2, [r3, #16]
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	4313      	orrs	r3, r2
 8001784:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	08da      	lsrs	r2, r3, #3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	3208      	adds	r2, #8
 800178e:	69b9      	ldr	r1, [r7, #24]
 8001790:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	2203      	movs	r2, #3
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	43db      	mvns	r3, r3
 80017a6:	69ba      	ldr	r2, [r7, #24]
 80017a8:	4013      	ands	r3, r2
 80017aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f003 0203 	and.w	r2, r3, #3
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	fa02 f303 	lsl.w	r3, r2, r3
 80017bc:	69ba      	ldr	r2, [r7, #24]
 80017be:	4313      	orrs	r3, r2
 80017c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f000 80a2 	beq.w	800191a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	4b57      	ldr	r3, [pc, #348]	@ (8001938 <HAL_GPIO_Init+0x2e8>)
 80017dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017de:	4a56      	ldr	r2, [pc, #344]	@ (8001938 <HAL_GPIO_Init+0x2e8>)
 80017e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80017e6:	4b54      	ldr	r3, [pc, #336]	@ (8001938 <HAL_GPIO_Init+0x2e8>)
 80017e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017f2:	4a52      	ldr	r2, [pc, #328]	@ (800193c <HAL_GPIO_Init+0x2ec>)
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	089b      	lsrs	r3, r3, #2
 80017f8:	3302      	adds	r3, #2
 80017fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	f003 0303 	and.w	r3, r3, #3
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	220f      	movs	r2, #15
 800180a:	fa02 f303 	lsl.w	r3, r2, r3
 800180e:	43db      	mvns	r3, r3
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	4013      	ands	r3, r2
 8001814:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a49      	ldr	r2, [pc, #292]	@ (8001940 <HAL_GPIO_Init+0x2f0>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d019      	beq.n	8001852 <HAL_GPIO_Init+0x202>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a48      	ldr	r2, [pc, #288]	@ (8001944 <HAL_GPIO_Init+0x2f4>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d013      	beq.n	800184e <HAL_GPIO_Init+0x1fe>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4a47      	ldr	r2, [pc, #284]	@ (8001948 <HAL_GPIO_Init+0x2f8>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d00d      	beq.n	800184a <HAL_GPIO_Init+0x1fa>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a46      	ldr	r2, [pc, #280]	@ (800194c <HAL_GPIO_Init+0x2fc>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d007      	beq.n	8001846 <HAL_GPIO_Init+0x1f6>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4a45      	ldr	r2, [pc, #276]	@ (8001950 <HAL_GPIO_Init+0x300>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d101      	bne.n	8001842 <HAL_GPIO_Init+0x1f2>
 800183e:	2304      	movs	r3, #4
 8001840:	e008      	b.n	8001854 <HAL_GPIO_Init+0x204>
 8001842:	2307      	movs	r3, #7
 8001844:	e006      	b.n	8001854 <HAL_GPIO_Init+0x204>
 8001846:	2303      	movs	r3, #3
 8001848:	e004      	b.n	8001854 <HAL_GPIO_Init+0x204>
 800184a:	2302      	movs	r3, #2
 800184c:	e002      	b.n	8001854 <HAL_GPIO_Init+0x204>
 800184e:	2301      	movs	r3, #1
 8001850:	e000      	b.n	8001854 <HAL_GPIO_Init+0x204>
 8001852:	2300      	movs	r3, #0
 8001854:	69fa      	ldr	r2, [r7, #28]
 8001856:	f002 0203 	and.w	r2, r2, #3
 800185a:	0092      	lsls	r2, r2, #2
 800185c:	4093      	lsls	r3, r2
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	4313      	orrs	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001864:	4935      	ldr	r1, [pc, #212]	@ (800193c <HAL_GPIO_Init+0x2ec>)
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	089b      	lsrs	r3, r3, #2
 800186a:	3302      	adds	r3, #2
 800186c:	69ba      	ldr	r2, [r7, #24]
 800186e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001872:	4b38      	ldr	r3, [pc, #224]	@ (8001954 <HAL_GPIO_Init+0x304>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	43db      	mvns	r3, r3
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	4013      	ands	r3, r2
 8001880:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d003      	beq.n	8001896 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	4313      	orrs	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001896:	4a2f      	ldr	r2, [pc, #188]	@ (8001954 <HAL_GPIO_Init+0x304>)
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800189c:	4b2d      	ldr	r3, [pc, #180]	@ (8001954 <HAL_GPIO_Init+0x304>)
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	43db      	mvns	r3, r3
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4013      	ands	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d003      	beq.n	80018c0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	4313      	orrs	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018c0:	4a24      	ldr	r2, [pc, #144]	@ (8001954 <HAL_GPIO_Init+0x304>)
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80018c6:	4b23      	ldr	r3, [pc, #140]	@ (8001954 <HAL_GPIO_Init+0x304>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	43db      	mvns	r3, r3
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4013      	ands	r3, r2
 80018d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d003      	beq.n	80018ea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80018ea:	4a1a      	ldr	r2, [pc, #104]	@ (8001954 <HAL_GPIO_Init+0x304>)
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018f0:	4b18      	ldr	r3, [pc, #96]	@ (8001954 <HAL_GPIO_Init+0x304>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	43db      	mvns	r3, r3
 80018fa:	69ba      	ldr	r2, [r7, #24]
 80018fc:	4013      	ands	r3, r2
 80018fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d003      	beq.n	8001914 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	4313      	orrs	r3, r2
 8001912:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001914:	4a0f      	ldr	r2, [pc, #60]	@ (8001954 <HAL_GPIO_Init+0x304>)
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	3301      	adds	r3, #1
 800191e:	61fb      	str	r3, [r7, #28]
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	2b0f      	cmp	r3, #15
 8001924:	f67f aea2 	bls.w	800166c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001928:	bf00      	nop
 800192a:	bf00      	nop
 800192c:	3724      	adds	r7, #36	@ 0x24
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	40023800 	.word	0x40023800
 800193c:	40013800 	.word	0x40013800
 8001940:	40020000 	.word	0x40020000
 8001944:	40020400 	.word	0x40020400
 8001948:	40020800 	.word	0x40020800
 800194c:	40020c00 	.word	0x40020c00
 8001950:	40021000 	.word	0x40021000
 8001954:	40013c00 	.word	0x40013c00

08001958 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	460b      	mov	r3, r1
 8001962:	807b      	strh	r3, [r7, #2]
 8001964:	4613      	mov	r3, r2
 8001966:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001968:	787b      	ldrb	r3, [r7, #1]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d003      	beq.n	8001976 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800196e:	887a      	ldrh	r2, [r7, #2]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001974:	e003      	b.n	800197e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001976:	887b      	ldrh	r3, [r7, #2]
 8001978:	041a      	lsls	r2, r3, #16
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	619a      	str	r2, [r3, #24]
}
 800197e:	bf00      	nop
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr

0800198a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800198a:	b480      	push	{r7}
 800198c:	b085      	sub	sp, #20
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
 8001992:	460b      	mov	r3, r1
 8001994:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800199c:	887a      	ldrh	r2, [r7, #2]
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	4013      	ands	r3, r2
 80019a2:	041a      	lsls	r2, r3, #16
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	43d9      	mvns	r1, r3
 80019a8:	887b      	ldrh	r3, [r7, #2]
 80019aa:	400b      	ands	r3, r1
 80019ac:	431a      	orrs	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	619a      	str	r2, [r3, #24]
}
 80019b2:	bf00      	nop
 80019b4:	3714      	adds	r7, #20
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
	...

080019c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e12b      	b.n	8001c2a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d106      	bne.n	80019ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f7ff fb2a 	bl	8001040 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2224      	movs	r2, #36	@ 0x24
 80019f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f022 0201 	bic.w	r2, r2, #1
 8001a02:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001a12:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a22:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001a24:	f001 fd24 	bl	8003470 <HAL_RCC_GetPCLK1Freq>
 8001a28:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	4a81      	ldr	r2, [pc, #516]	@ (8001c34 <HAL_I2C_Init+0x274>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d807      	bhi.n	8001a44 <HAL_I2C_Init+0x84>
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	4a80      	ldr	r2, [pc, #512]	@ (8001c38 <HAL_I2C_Init+0x278>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	bf94      	ite	ls
 8001a3c:	2301      	movls	r3, #1
 8001a3e:	2300      	movhi	r3, #0
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	e006      	b.n	8001a52 <HAL_I2C_Init+0x92>
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	4a7d      	ldr	r2, [pc, #500]	@ (8001c3c <HAL_I2C_Init+0x27c>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	bf94      	ite	ls
 8001a4c:	2301      	movls	r3, #1
 8001a4e:	2300      	movhi	r3, #0
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e0e7      	b.n	8001c2a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	4a78      	ldr	r2, [pc, #480]	@ (8001c40 <HAL_I2C_Init+0x280>)
 8001a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a62:	0c9b      	lsrs	r3, r3, #18
 8001a64:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	68ba      	ldr	r2, [r7, #8]
 8001a76:	430a      	orrs	r2, r1
 8001a78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6a1b      	ldr	r3, [r3, #32]
 8001a80:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	4a6a      	ldr	r2, [pc, #424]	@ (8001c34 <HAL_I2C_Init+0x274>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d802      	bhi.n	8001a94 <HAL_I2C_Init+0xd4>
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	3301      	adds	r3, #1
 8001a92:	e009      	b.n	8001aa8 <HAL_I2C_Init+0xe8>
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001a9a:	fb02 f303 	mul.w	r3, r2, r3
 8001a9e:	4a69      	ldr	r2, [pc, #420]	@ (8001c44 <HAL_I2C_Init+0x284>)
 8001aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa4:	099b      	lsrs	r3, r3, #6
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	687a      	ldr	r2, [r7, #4]
 8001aaa:	6812      	ldr	r2, [r2, #0]
 8001aac:	430b      	orrs	r3, r1
 8001aae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	69db      	ldr	r3, [r3, #28]
 8001ab6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001aba:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	495c      	ldr	r1, [pc, #368]	@ (8001c34 <HAL_I2C_Init+0x274>)
 8001ac4:	428b      	cmp	r3, r1
 8001ac6:	d819      	bhi.n	8001afc <HAL_I2C_Init+0x13c>
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	1e59      	subs	r1, r3, #1
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ad6:	1c59      	adds	r1, r3, #1
 8001ad8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001adc:	400b      	ands	r3, r1
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d00a      	beq.n	8001af8 <HAL_I2C_Init+0x138>
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	1e59      	subs	r1, r3, #1
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	005b      	lsls	r3, r3, #1
 8001aec:	fbb1 f3f3 	udiv	r3, r1, r3
 8001af0:	3301      	adds	r3, #1
 8001af2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001af6:	e051      	b.n	8001b9c <HAL_I2C_Init+0x1dc>
 8001af8:	2304      	movs	r3, #4
 8001afa:	e04f      	b.n	8001b9c <HAL_I2C_Init+0x1dc>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d111      	bne.n	8001b28 <HAL_I2C_Init+0x168>
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	1e58      	subs	r0, r3, #1
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6859      	ldr	r1, [r3, #4]
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	440b      	add	r3, r1
 8001b12:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b16:	3301      	adds	r3, #1
 8001b18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	bf0c      	ite	eq
 8001b20:	2301      	moveq	r3, #1
 8001b22:	2300      	movne	r3, #0
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	e012      	b.n	8001b4e <HAL_I2C_Init+0x18e>
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	1e58      	subs	r0, r3, #1
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6859      	ldr	r1, [r3, #4]
 8001b30:	460b      	mov	r3, r1
 8001b32:	009b      	lsls	r3, r3, #2
 8001b34:	440b      	add	r3, r1
 8001b36:	0099      	lsls	r1, r3, #2
 8001b38:	440b      	add	r3, r1
 8001b3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b3e:	3301      	adds	r3, #1
 8001b40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	bf0c      	ite	eq
 8001b48:	2301      	moveq	r3, #1
 8001b4a:	2300      	movne	r3, #0
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <HAL_I2C_Init+0x196>
 8001b52:	2301      	movs	r3, #1
 8001b54:	e022      	b.n	8001b9c <HAL_I2C_Init+0x1dc>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d10e      	bne.n	8001b7c <HAL_I2C_Init+0x1bc>
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	1e58      	subs	r0, r3, #1
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6859      	ldr	r1, [r3, #4]
 8001b66:	460b      	mov	r3, r1
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	440b      	add	r3, r1
 8001b6c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b70:	3301      	adds	r3, #1
 8001b72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b7a:	e00f      	b.n	8001b9c <HAL_I2C_Init+0x1dc>
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	1e58      	subs	r0, r3, #1
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6859      	ldr	r1, [r3, #4]
 8001b84:	460b      	mov	r3, r1
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	440b      	add	r3, r1
 8001b8a:	0099      	lsls	r1, r3, #2
 8001b8c:	440b      	add	r3, r1
 8001b8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b92:	3301      	adds	r3, #1
 8001b94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b98:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b9c:	6879      	ldr	r1, [r7, #4]
 8001b9e:	6809      	ldr	r1, [r1, #0]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	69da      	ldr	r2, [r3, #28]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a1b      	ldr	r3, [r3, #32]
 8001bb6:	431a      	orrs	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001bca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	6911      	ldr	r1, [r2, #16]
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	68d2      	ldr	r2, [r2, #12]
 8001bd6:	4311      	orrs	r1, r2
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	6812      	ldr	r2, [r2, #0]
 8001bdc:	430b      	orrs	r3, r1
 8001bde:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	695a      	ldr	r2, [r3, #20]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f042 0201 	orr.w	r2, r2, #1
 8001c0a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2220      	movs	r2, #32
 8001c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	000186a0 	.word	0x000186a0
 8001c38:	001e847f 	.word	0x001e847f
 8001c3c:	003d08ff 	.word	0x003d08ff
 8001c40:	431bde83 	.word	0x431bde83
 8001c44:	10624dd3 	.word	0x10624dd3

08001c48 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b088      	sub	sp, #32
 8001c4c:	af02      	add	r7, sp, #8
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	607a      	str	r2, [r7, #4]
 8001c52:	461a      	mov	r2, r3
 8001c54:	460b      	mov	r3, r1
 8001c56:	817b      	strh	r3, [r7, #10]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001c5c:	f7ff fbe6 	bl	800142c <HAL_GetTick>
 8001c60:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	2b20      	cmp	r3, #32
 8001c6c:	f040 80e0 	bne.w	8001e30 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	9300      	str	r3, [sp, #0]
 8001c74:	2319      	movs	r3, #25
 8001c76:	2201      	movs	r2, #1
 8001c78:	4970      	ldr	r1, [pc, #448]	@ (8001e3c <HAL_I2C_Master_Transmit+0x1f4>)
 8001c7a:	68f8      	ldr	r0, [r7, #12]
 8001c7c:	f000 fd92 	bl	80027a4 <I2C_WaitOnFlagUntilTimeout>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001c86:	2302      	movs	r3, #2
 8001c88:	e0d3      	b.n	8001e32 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d101      	bne.n	8001c98 <HAL_I2C_Master_Transmit+0x50>
 8001c94:	2302      	movs	r3, #2
 8001c96:	e0cc      	b.n	8001e32 <HAL_I2C_Master_Transmit+0x1ea>
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d007      	beq.n	8001cbe <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f042 0201 	orr.w	r2, r2, #1
 8001cbc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ccc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	2221      	movs	r2, #33	@ 0x21
 8001cd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2210      	movs	r2, #16
 8001cda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	893a      	ldrh	r2, [r7, #8]
 8001cee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cf4:	b29a      	uxth	r2, r3
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	4a50      	ldr	r2, [pc, #320]	@ (8001e40 <HAL_I2C_Master_Transmit+0x1f8>)
 8001cfe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001d00:	8979      	ldrh	r1, [r7, #10]
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	6a3a      	ldr	r2, [r7, #32]
 8001d06:	68f8      	ldr	r0, [r7, #12]
 8001d08:	f000 fbfc 	bl	8002504 <I2C_MasterRequestWrite>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e08d      	b.n	8001e32 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	695b      	ldr	r3, [r3, #20]
 8001d20:	613b      	str	r3, [r7, #16]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	613b      	str	r3, [r7, #16]
 8001d2a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001d2c:	e066      	b.n	8001dfc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	6a39      	ldr	r1, [r7, #32]
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f000 fe50 	bl	80029d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d00d      	beq.n	8001d5a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	d107      	bne.n	8001d56 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d54:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e06b      	b.n	8001e32 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d5e:	781a      	ldrb	r2, [r3, #0]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d6a:	1c5a      	adds	r2, r3, #1
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d74:	b29b      	uxth	r3, r3
 8001d76:	3b01      	subs	r3, #1
 8001d78:	b29a      	uxth	r2, r3
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d82:	3b01      	subs	r3, #1
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	695b      	ldr	r3, [r3, #20]
 8001d90:	f003 0304 	and.w	r3, r3, #4
 8001d94:	2b04      	cmp	r3, #4
 8001d96:	d11b      	bne.n	8001dd0 <HAL_I2C_Master_Transmit+0x188>
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d017      	beq.n	8001dd0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da4:	781a      	ldrb	r2, [r3, #0]
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db0:	1c5a      	adds	r2, r3, #1
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	3b01      	subs	r3, #1
 8001dbe:	b29a      	uxth	r2, r3
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dc8:	3b01      	subs	r3, #1
 8001dca:	b29a      	uxth	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001dd0:	697a      	ldr	r2, [r7, #20]
 8001dd2:	6a39      	ldr	r1, [r7, #32]
 8001dd4:	68f8      	ldr	r0, [r7, #12]
 8001dd6:	f000 fe47 	bl	8002a68 <I2C_WaitOnBTFFlagUntilTimeout>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d00d      	beq.n	8001dfc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de4:	2b04      	cmp	r3, #4
 8001de6:	d107      	bne.n	8001df8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001df6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e01a      	b.n	8001e32 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d194      	bne.n	8001d2e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	2220      	movs	r2, #32
 8001e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2200      	movs	r2, #0
 8001e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	e000      	b.n	8001e32 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001e30:	2302      	movs	r3, #2
  }
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3718      	adds	r7, #24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	00100002 	.word	0x00100002
 8001e40:	ffff0000 	.word	0xffff0000

08001e44 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b08c      	sub	sp, #48	@ 0x30
 8001e48:	af02      	add	r7, sp, #8
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	607a      	str	r2, [r7, #4]
 8001e4e:	461a      	mov	r2, r3
 8001e50:	460b      	mov	r3, r1
 8001e52:	817b      	strh	r3, [r7, #10]
 8001e54:	4613      	mov	r3, r2
 8001e56:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e58:	f7ff fae8 	bl	800142c <HAL_GetTick>
 8001e5c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b20      	cmp	r3, #32
 8001e68:	f040 8217 	bne.w	800229a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	2319      	movs	r3, #25
 8001e72:	2201      	movs	r2, #1
 8001e74:	497c      	ldr	r1, [pc, #496]	@ (8002068 <HAL_I2C_Master_Receive+0x224>)
 8001e76:	68f8      	ldr	r0, [r7, #12]
 8001e78:	f000 fc94 	bl	80027a4 <I2C_WaitOnFlagUntilTimeout>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001e82:	2302      	movs	r3, #2
 8001e84:	e20a      	b.n	800229c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d101      	bne.n	8001e94 <HAL_I2C_Master_Receive+0x50>
 8001e90:	2302      	movs	r3, #2
 8001e92:	e203      	b.n	800229c <HAL_I2C_Master_Receive+0x458>
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2201      	movs	r2, #1
 8001e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d007      	beq.n	8001eba <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f042 0201 	orr.w	r2, r2, #1
 8001eb8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ec8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2222      	movs	r2, #34	@ 0x22
 8001ece:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2210      	movs	r2, #16
 8001ed6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2200      	movs	r2, #0
 8001ede:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	893a      	ldrh	r2, [r7, #8]
 8001eea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	4a5c      	ldr	r2, [pc, #368]	@ (800206c <HAL_I2C_Master_Receive+0x228>)
 8001efa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001efc:	8979      	ldrh	r1, [r7, #10]
 8001efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f02:	68f8      	ldr	r0, [r7, #12]
 8001f04:	f000 fb80 	bl	8002608 <I2C_MasterRequestRead>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e1c4      	b.n	800229c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d113      	bne.n	8001f42 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	623b      	str	r3, [r7, #32]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	695b      	ldr	r3, [r3, #20]
 8001f24:	623b      	str	r3, [r7, #32]
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	623b      	str	r3, [r7, #32]
 8001f2e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	e198      	b.n	8002274 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d11b      	bne.n	8001f82 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	61fb      	str	r3, [r7, #28]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	695b      	ldr	r3, [r3, #20]
 8001f64:	61fb      	str	r3, [r7, #28]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	699b      	ldr	r3, [r3, #24]
 8001f6c:	61fb      	str	r3, [r7, #28]
 8001f6e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	e178      	b.n	8002274 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d11b      	bne.n	8001fc2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f98:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fa8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001faa:	2300      	movs	r3, #0
 8001fac:	61bb      	str	r3, [r7, #24]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	695b      	ldr	r3, [r3, #20]
 8001fb4:	61bb      	str	r3, [r7, #24]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	61bb      	str	r3, [r7, #24]
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	e158      	b.n	8002274 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001fd0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	695b      	ldr	r3, [r3, #20]
 8001fdc:	617b      	str	r3, [r7, #20]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	617b      	str	r3, [r7, #20]
 8001fe6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001fe8:	e144      	b.n	8002274 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fee:	2b03      	cmp	r3, #3
 8001ff0:	f200 80f1 	bhi.w	80021d6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d123      	bne.n	8002044 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ffc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ffe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002000:	68f8      	ldr	r0, [r7, #12]
 8002002:	f000 fd79 	bl	8002af8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e145      	b.n	800229c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	691a      	ldr	r2, [r3, #16]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800201a:	b2d2      	uxtb	r2, r2
 800201c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002022:	1c5a      	adds	r2, r3, #1
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800202c:	3b01      	subs	r3, #1
 800202e:	b29a      	uxth	r2, r3
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002038:	b29b      	uxth	r3, r3
 800203a:	3b01      	subs	r3, #1
 800203c:	b29a      	uxth	r2, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002042:	e117      	b.n	8002274 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002048:	2b02      	cmp	r3, #2
 800204a:	d14e      	bne.n	80020ea <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800204c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204e:	9300      	str	r3, [sp, #0]
 8002050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002052:	2200      	movs	r2, #0
 8002054:	4906      	ldr	r1, [pc, #24]	@ (8002070 <HAL_I2C_Master_Receive+0x22c>)
 8002056:	68f8      	ldr	r0, [r7, #12]
 8002058:	f000 fba4 	bl	80027a4 <I2C_WaitOnFlagUntilTimeout>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d008      	beq.n	8002074 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e11a      	b.n	800229c <HAL_I2C_Master_Receive+0x458>
 8002066:	bf00      	nop
 8002068:	00100002 	.word	0x00100002
 800206c:	ffff0000 	.word	0xffff0000
 8002070:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002082:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	691a      	ldr	r2, [r3, #16]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800208e:	b2d2      	uxtb	r2, r2
 8002090:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002096:	1c5a      	adds	r2, r3, #1
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020a0:	3b01      	subs	r3, #1
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	3b01      	subs	r3, #1
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	691a      	ldr	r2, [r3, #16]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c0:	b2d2      	uxtb	r2, r2
 80020c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c8:	1c5a      	adds	r2, r3, #1
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020d2:	3b01      	subs	r3, #1
 80020d4:	b29a      	uxth	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020de:	b29b      	uxth	r3, r3
 80020e0:	3b01      	subs	r3, #1
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80020e8:	e0c4      	b.n	8002274 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80020ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020f0:	2200      	movs	r2, #0
 80020f2:	496c      	ldr	r1, [pc, #432]	@ (80022a4 <HAL_I2C_Master_Receive+0x460>)
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f000 fb55 	bl	80027a4 <I2C_WaitOnFlagUntilTimeout>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e0cb      	b.n	800229c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002112:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	691a      	ldr	r2, [r3, #16]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800211e:	b2d2      	uxtb	r2, r2
 8002120:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002126:	1c5a      	adds	r2, r3, #1
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002130:	3b01      	subs	r3, #1
 8002132:	b29a      	uxth	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800213c:	b29b      	uxth	r3, r3
 800213e:	3b01      	subs	r3, #1
 8002140:	b29a      	uxth	r2, r3
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002148:	9300      	str	r3, [sp, #0]
 800214a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800214c:	2200      	movs	r2, #0
 800214e:	4955      	ldr	r1, [pc, #340]	@ (80022a4 <HAL_I2C_Master_Receive+0x460>)
 8002150:	68f8      	ldr	r0, [r7, #12]
 8002152:	f000 fb27 	bl	80027a4 <I2C_WaitOnFlagUntilTimeout>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e09d      	b.n	800229c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800216e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	691a      	ldr	r2, [r3, #16]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002182:	1c5a      	adds	r2, r3, #1
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800218c:	3b01      	subs	r3, #1
 800218e:	b29a      	uxth	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002198:	b29b      	uxth	r3, r3
 800219a:	3b01      	subs	r3, #1
 800219c:	b29a      	uxth	r2, r3
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	691a      	ldr	r2, [r3, #16]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ac:	b2d2      	uxtb	r2, r2
 80021ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b4:	1c5a      	adds	r2, r3, #1
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021be:	3b01      	subs	r3, #1
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ca:	b29b      	uxth	r3, r3
 80021cc:	3b01      	subs	r3, #1
 80021ce:	b29a      	uxth	r2, r3
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80021d4:	e04e      	b.n	8002274 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f000 fc8c 	bl	8002af8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e058      	b.n	800229c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	691a      	ldr	r2, [r3, #16]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f4:	b2d2      	uxtb	r2, r2
 80021f6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021fc:	1c5a      	adds	r2, r3, #1
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002206:	3b01      	subs	r3, #1
 8002208:	b29a      	uxth	r2, r3
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002212:	b29b      	uxth	r3, r3
 8002214:	3b01      	subs	r3, #1
 8002216:	b29a      	uxth	r2, r3
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	f003 0304 	and.w	r3, r3, #4
 8002226:	2b04      	cmp	r3, #4
 8002228:	d124      	bne.n	8002274 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800222e:	2b03      	cmp	r3, #3
 8002230:	d107      	bne.n	8002242 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002240:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	691a      	ldr	r2, [r3, #16]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800224c:	b2d2      	uxtb	r2, r2
 800224e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002254:	1c5a      	adds	r2, r3, #1
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800225e:	3b01      	subs	r3, #1
 8002260:	b29a      	uxth	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800226a:	b29b      	uxth	r3, r3
 800226c:	3b01      	subs	r3, #1
 800226e:	b29a      	uxth	r2, r3
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002278:	2b00      	cmp	r3, #0
 800227a:	f47f aeb6 	bne.w	8001fea <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2220      	movs	r2, #32
 8002282:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2200      	movs	r2, #0
 800228a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2200      	movs	r2, #0
 8002292:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002296:	2300      	movs	r3, #0
 8002298:	e000      	b.n	800229c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800229a:	2302      	movs	r3, #2
  }
}
 800229c:	4618      	mov	r0, r3
 800229e:	3728      	adds	r7, #40	@ 0x28
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	00010004 	.word	0x00010004

080022a8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08a      	sub	sp, #40	@ 0x28
 80022ac:	af02      	add	r7, sp, #8
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	607a      	str	r2, [r7, #4]
 80022b2:	603b      	str	r3, [r7, #0]
 80022b4:	460b      	mov	r3, r1
 80022b6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80022b8:	f7ff f8b8 	bl	800142c <HAL_GetTick>
 80022bc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80022be:	2300      	movs	r3, #0
 80022c0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	2b20      	cmp	r3, #32
 80022cc:	f040 8111 	bne.w	80024f2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	9300      	str	r3, [sp, #0]
 80022d4:	2319      	movs	r3, #25
 80022d6:	2201      	movs	r2, #1
 80022d8:	4988      	ldr	r1, [pc, #544]	@ (80024fc <HAL_I2C_IsDeviceReady+0x254>)
 80022da:	68f8      	ldr	r0, [r7, #12]
 80022dc:	f000 fa62 	bl	80027a4 <I2C_WaitOnFlagUntilTimeout>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80022e6:	2302      	movs	r3, #2
 80022e8:	e104      	b.n	80024f4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d101      	bne.n	80022f8 <HAL_I2C_IsDeviceReady+0x50>
 80022f4:	2302      	movs	r3, #2
 80022f6:	e0fd      	b.n	80024f4 <HAL_I2C_IsDeviceReady+0x24c>
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	2b01      	cmp	r3, #1
 800230c:	d007      	beq.n	800231e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f042 0201 	orr.w	r2, r2, #1
 800231c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800232c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2224      	movs	r2, #36	@ 0x24
 8002332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2200      	movs	r2, #0
 800233a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	4a70      	ldr	r2, [pc, #448]	@ (8002500 <HAL_I2C_IsDeviceReady+0x258>)
 8002340:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002350:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	2200      	movs	r2, #0
 800235a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f000 fa20 	bl	80027a4 <I2C_WaitOnFlagUntilTimeout>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d00d      	beq.n	8002386 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002374:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002378:	d103      	bne.n	8002382 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002380:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e0b6      	b.n	80024f4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002386:	897b      	ldrh	r3, [r7, #10]
 8002388:	b2db      	uxtb	r3, r3
 800238a:	461a      	mov	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002394:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002396:	f7ff f849 	bl	800142c <HAL_GetTick>
 800239a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	695b      	ldr	r3, [r3, #20]
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	bf0c      	ite	eq
 80023aa:	2301      	moveq	r3, #1
 80023ac:	2300      	movne	r3, #0
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	695b      	ldr	r3, [r3, #20]
 80023b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023c0:	bf0c      	ite	eq
 80023c2:	2301      	moveq	r3, #1
 80023c4:	2300      	movne	r3, #0
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80023ca:	e025      	b.n	8002418 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80023cc:	f7ff f82e 	bl	800142c <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	683a      	ldr	r2, [r7, #0]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d302      	bcc.n	80023e2 <HAL_I2C_IsDeviceReady+0x13a>
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d103      	bne.n	80023ea <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	22a0      	movs	r2, #160	@ 0xa0
 80023e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	695b      	ldr	r3, [r3, #20]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	bf0c      	ite	eq
 80023f8:	2301      	moveq	r3, #1
 80023fa:	2300      	movne	r3, #0
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800240a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800240e:	bf0c      	ite	eq
 8002410:	2301      	moveq	r3, #1
 8002412:	2300      	movne	r3, #0
 8002414:	b2db      	uxtb	r3, r3
 8002416:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800241e:	b2db      	uxtb	r3, r3
 8002420:	2ba0      	cmp	r3, #160	@ 0xa0
 8002422:	d005      	beq.n	8002430 <HAL_I2C_IsDeviceReady+0x188>
 8002424:	7dfb      	ldrb	r3, [r7, #23]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d102      	bne.n	8002430 <HAL_I2C_IsDeviceReady+0x188>
 800242a:	7dbb      	ldrb	r3, [r7, #22]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d0cd      	beq.n	80023cc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2220      	movs	r2, #32
 8002434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b02      	cmp	r3, #2
 8002444:	d129      	bne.n	800249a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002454:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002456:	2300      	movs	r3, #0
 8002458:	613b      	str	r3, [r7, #16]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	695b      	ldr	r3, [r3, #20]
 8002460:	613b      	str	r3, [r7, #16]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	613b      	str	r3, [r7, #16]
 800246a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	2319      	movs	r3, #25
 8002472:	2201      	movs	r2, #1
 8002474:	4921      	ldr	r1, [pc, #132]	@ (80024fc <HAL_I2C_IsDeviceReady+0x254>)
 8002476:	68f8      	ldr	r0, [r7, #12]
 8002478:	f000 f994 	bl	80027a4 <I2C_WaitOnFlagUntilTimeout>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e036      	b.n	80024f4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2220      	movs	r2, #32
 800248a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2200      	movs	r2, #0
 8002492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002496:	2300      	movs	r3, #0
 8002498:	e02c      	b.n	80024f4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024a8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80024b2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	9300      	str	r3, [sp, #0]
 80024b8:	2319      	movs	r3, #25
 80024ba:	2201      	movs	r2, #1
 80024bc:	490f      	ldr	r1, [pc, #60]	@ (80024fc <HAL_I2C_IsDeviceReady+0x254>)
 80024be:	68f8      	ldr	r0, [r7, #12]
 80024c0:	f000 f970 	bl	80027a4 <I2C_WaitOnFlagUntilTimeout>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e012      	b.n	80024f4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	3301      	adds	r3, #1
 80024d2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80024d4:	69ba      	ldr	r2, [r7, #24]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	429a      	cmp	r2, r3
 80024da:	f4ff af32 	bcc.w	8002342 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2220      	movs	r2, #32
 80024e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e000      	b.n	80024f4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80024f2:	2302      	movs	r3, #2
  }
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3720      	adds	r7, #32
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	00100002 	.word	0x00100002
 8002500:	ffff0000 	.word	0xffff0000

08002504 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b088      	sub	sp, #32
 8002508:	af02      	add	r7, sp, #8
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	607a      	str	r2, [r7, #4]
 800250e:	603b      	str	r3, [r7, #0]
 8002510:	460b      	mov	r3, r1
 8002512:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002518:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	2b08      	cmp	r3, #8
 800251e:	d006      	beq.n	800252e <I2C_MasterRequestWrite+0x2a>
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d003      	beq.n	800252e <I2C_MasterRequestWrite+0x2a>
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800252c:	d108      	bne.n	8002540 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	e00b      	b.n	8002558 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002544:	2b12      	cmp	r3, #18
 8002546:	d107      	bne.n	8002558 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002556:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f000 f91d 	bl	80027a4 <I2C_WaitOnFlagUntilTimeout>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00d      	beq.n	800258c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800257a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800257e:	d103      	bne.n	8002588 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002586:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e035      	b.n	80025f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002594:	d108      	bne.n	80025a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002596:	897b      	ldrh	r3, [r7, #10]
 8002598:	b2db      	uxtb	r3, r3
 800259a:	461a      	mov	r2, r3
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80025a4:	611a      	str	r2, [r3, #16]
 80025a6:	e01b      	b.n	80025e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80025a8:	897b      	ldrh	r3, [r7, #10]
 80025aa:	11db      	asrs	r3, r3, #7
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	f003 0306 	and.w	r3, r3, #6
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	f063 030f 	orn	r3, r3, #15
 80025b8:	b2da      	uxtb	r2, r3
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	490e      	ldr	r1, [pc, #56]	@ (8002600 <I2C_MasterRequestWrite+0xfc>)
 80025c6:	68f8      	ldr	r0, [r7, #12]
 80025c8:	f000 f966 	bl	8002898 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e010      	b.n	80025f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80025d6:	897b      	ldrh	r3, [r7, #10]
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	4907      	ldr	r1, [pc, #28]	@ (8002604 <I2C_MasterRequestWrite+0x100>)
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f000 f956 	bl	8002898 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e000      	b.n	80025f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3718      	adds	r7, #24
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	00010008 	.word	0x00010008
 8002604:	00010002 	.word	0x00010002

08002608 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b088      	sub	sp, #32
 800260c:	af02      	add	r7, sp, #8
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	607a      	str	r2, [r7, #4]
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	460b      	mov	r3, r1
 8002616:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800261c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800262c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2b08      	cmp	r3, #8
 8002632:	d006      	beq.n	8002642 <I2C_MasterRequestRead+0x3a>
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d003      	beq.n	8002642 <I2C_MasterRequestRead+0x3a>
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002640:	d108      	bne.n	8002654 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	e00b      	b.n	800266c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002658:	2b11      	cmp	r3, #17
 800265a:	d107      	bne.n	800266c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800266a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	9300      	str	r3, [sp, #0]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f000 f893 	bl	80027a4 <I2C_WaitOnFlagUntilTimeout>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d00d      	beq.n	80026a0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800268e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002692:	d103      	bne.n	800269c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800269a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e079      	b.n	8002794 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026a8:	d108      	bne.n	80026bc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80026aa:	897b      	ldrh	r3, [r7, #10]
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	f043 0301 	orr.w	r3, r3, #1
 80026b2:	b2da      	uxtb	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	611a      	str	r2, [r3, #16]
 80026ba:	e05f      	b.n	800277c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80026bc:	897b      	ldrh	r3, [r7, #10]
 80026be:	11db      	asrs	r3, r3, #7
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	f003 0306 	and.w	r3, r3, #6
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	f063 030f 	orn	r3, r3, #15
 80026cc:	b2da      	uxtb	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	4930      	ldr	r1, [pc, #192]	@ (800279c <I2C_MasterRequestRead+0x194>)
 80026da:	68f8      	ldr	r0, [r7, #12]
 80026dc:	f000 f8dc 	bl	8002898 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e054      	b.n	8002794 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80026ea:	897b      	ldrh	r3, [r7, #10]
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	4929      	ldr	r1, [pc, #164]	@ (80027a0 <I2C_MasterRequestRead+0x198>)
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f000 f8cc 	bl	8002898 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e044      	b.n	8002794 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800270a:	2300      	movs	r3, #0
 800270c:	613b      	str	r3, [r7, #16]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	695b      	ldr	r3, [r3, #20]
 8002714:	613b      	str	r3, [r7, #16]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800272e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f000 f831 	bl	80027a4 <I2C_WaitOnFlagUntilTimeout>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00d      	beq.n	8002764 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002752:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002756:	d103      	bne.n	8002760 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800275e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e017      	b.n	8002794 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002764:	897b      	ldrh	r3, [r7, #10]
 8002766:	11db      	asrs	r3, r3, #7
 8002768:	b2db      	uxtb	r3, r3
 800276a:	f003 0306 	and.w	r3, r3, #6
 800276e:	b2db      	uxtb	r3, r3
 8002770:	f063 030e 	orn	r3, r3, #14
 8002774:	b2da      	uxtb	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	4907      	ldr	r1, [pc, #28]	@ (80027a0 <I2C_MasterRequestRead+0x198>)
 8002782:	68f8      	ldr	r0, [r7, #12]
 8002784:	f000 f888 	bl	8002898 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e000      	b.n	8002794 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	00010008 	.word	0x00010008
 80027a0:	00010002 	.word	0x00010002

080027a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	603b      	str	r3, [r7, #0]
 80027b0:	4613      	mov	r3, r2
 80027b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027b4:	e048      	b.n	8002848 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027bc:	d044      	beq.n	8002848 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027be:	f7fe fe35 	bl	800142c <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d302      	bcc.n	80027d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d139      	bne.n	8002848 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	0c1b      	lsrs	r3, r3, #16
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d10d      	bne.n	80027fa <I2C_WaitOnFlagUntilTimeout+0x56>
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	695b      	ldr	r3, [r3, #20]
 80027e4:	43da      	mvns	r2, r3
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	4013      	ands	r3, r2
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	bf0c      	ite	eq
 80027f0:	2301      	moveq	r3, #1
 80027f2:	2300      	movne	r3, #0
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	461a      	mov	r2, r3
 80027f8:	e00c      	b.n	8002814 <I2C_WaitOnFlagUntilTimeout+0x70>
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	43da      	mvns	r2, r3
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	4013      	ands	r3, r2
 8002806:	b29b      	uxth	r3, r3
 8002808:	2b00      	cmp	r3, #0
 800280a:	bf0c      	ite	eq
 800280c:	2301      	moveq	r3, #1
 800280e:	2300      	movne	r3, #0
 8002810:	b2db      	uxtb	r3, r3
 8002812:	461a      	mov	r2, r3
 8002814:	79fb      	ldrb	r3, [r7, #7]
 8002816:	429a      	cmp	r2, r3
 8002818:	d116      	bne.n	8002848 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2200      	movs	r2, #0
 800281e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2220      	movs	r2, #32
 8002824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2200      	movs	r2, #0
 800282c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002834:	f043 0220 	orr.w	r2, r3, #32
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2200      	movs	r2, #0
 8002840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e023      	b.n	8002890 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	0c1b      	lsrs	r3, r3, #16
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2b01      	cmp	r3, #1
 8002850:	d10d      	bne.n	800286e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	43da      	mvns	r2, r3
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	4013      	ands	r3, r2
 800285e:	b29b      	uxth	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	bf0c      	ite	eq
 8002864:	2301      	moveq	r3, #1
 8002866:	2300      	movne	r3, #0
 8002868:	b2db      	uxtb	r3, r3
 800286a:	461a      	mov	r2, r3
 800286c:	e00c      	b.n	8002888 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	43da      	mvns	r2, r3
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	4013      	ands	r3, r2
 800287a:	b29b      	uxth	r3, r3
 800287c:	2b00      	cmp	r3, #0
 800287e:	bf0c      	ite	eq
 8002880:	2301      	moveq	r3, #1
 8002882:	2300      	movne	r3, #0
 8002884:	b2db      	uxtb	r3, r3
 8002886:	461a      	mov	r2, r3
 8002888:	79fb      	ldrb	r3, [r7, #7]
 800288a:	429a      	cmp	r2, r3
 800288c:	d093      	beq.n	80027b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800288e:	2300      	movs	r3, #0
}
 8002890:	4618      	mov	r0, r3
 8002892:	3710      	adds	r7, #16
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
 80028a4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028a6:	e071      	b.n	800298c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028b6:	d123      	bne.n	8002900 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028c6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80028d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2220      	movs	r2, #32
 80028dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ec:	f043 0204 	orr.w	r2, r3, #4
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e067      	b.n	80029d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002906:	d041      	beq.n	800298c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002908:	f7fe fd90 	bl	800142c <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	429a      	cmp	r2, r3
 8002916:	d302      	bcc.n	800291e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d136      	bne.n	800298c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	0c1b      	lsrs	r3, r3, #16
 8002922:	b2db      	uxtb	r3, r3
 8002924:	2b01      	cmp	r3, #1
 8002926:	d10c      	bne.n	8002942 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	695b      	ldr	r3, [r3, #20]
 800292e:	43da      	mvns	r2, r3
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	4013      	ands	r3, r2
 8002934:	b29b      	uxth	r3, r3
 8002936:	2b00      	cmp	r3, #0
 8002938:	bf14      	ite	ne
 800293a:	2301      	movne	r3, #1
 800293c:	2300      	moveq	r3, #0
 800293e:	b2db      	uxtb	r3, r3
 8002940:	e00b      	b.n	800295a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	43da      	mvns	r2, r3
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	4013      	ands	r3, r2
 800294e:	b29b      	uxth	r3, r3
 8002950:	2b00      	cmp	r3, #0
 8002952:	bf14      	ite	ne
 8002954:	2301      	movne	r3, #1
 8002956:	2300      	moveq	r3, #0
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	d016      	beq.n	800298c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2200      	movs	r2, #0
 8002962:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2220      	movs	r2, #32
 8002968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2200      	movs	r2, #0
 8002970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002978:	f043 0220 	orr.w	r2, r3, #32
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e021      	b.n	80029d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	0c1b      	lsrs	r3, r3, #16
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b01      	cmp	r3, #1
 8002994:	d10c      	bne.n	80029b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	695b      	ldr	r3, [r3, #20]
 800299c:	43da      	mvns	r2, r3
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	4013      	ands	r3, r2
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	bf14      	ite	ne
 80029a8:	2301      	movne	r3, #1
 80029aa:	2300      	moveq	r3, #0
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	e00b      	b.n	80029c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	43da      	mvns	r2, r3
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	4013      	ands	r3, r2
 80029bc:	b29b      	uxth	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	bf14      	ite	ne
 80029c2:	2301      	movne	r3, #1
 80029c4:	2300      	moveq	r3, #0
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	f47f af6d 	bne.w	80028a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3710      	adds	r7, #16
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	60f8      	str	r0, [r7, #12]
 80029e0:	60b9      	str	r1, [r7, #8]
 80029e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029e4:	e034      	b.n	8002a50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029e6:	68f8      	ldr	r0, [r7, #12]
 80029e8:	f000 f8e3 	bl	8002bb2 <I2C_IsAcknowledgeFailed>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e034      	b.n	8002a60 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029fc:	d028      	beq.n	8002a50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029fe:	f7fe fd15 	bl	800142c <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	68ba      	ldr	r2, [r7, #8]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d302      	bcc.n	8002a14 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d11d      	bne.n	8002a50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a1e:	2b80      	cmp	r3, #128	@ 0x80
 8002a20:	d016      	beq.n	8002a50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2200      	movs	r2, #0
 8002a26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2220      	movs	r2, #32
 8002a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3c:	f043 0220 	orr.w	r2, r3, #32
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e007      	b.n	8002a60 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a5a:	2b80      	cmp	r3, #128	@ 0x80
 8002a5c:	d1c3      	bne.n	80029e6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a5e:	2300      	movs	r3, #0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3710      	adds	r7, #16
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}

08002a68 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	60b9      	str	r1, [r7, #8]
 8002a72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a74:	e034      	b.n	8002ae0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f000 f89b 	bl	8002bb2 <I2C_IsAcknowledgeFailed>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e034      	b.n	8002af0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a8c:	d028      	beq.n	8002ae0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a8e:	f7fe fccd 	bl	800142c <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	68ba      	ldr	r2, [r7, #8]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d302      	bcc.n	8002aa4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d11d      	bne.n	8002ae0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	f003 0304 	and.w	r3, r3, #4
 8002aae:	2b04      	cmp	r3, #4
 8002ab0:	d016      	beq.n	8002ae0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2220      	movs	r2, #32
 8002abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002acc:	f043 0220 	orr.w	r2, r3, #32
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e007      	b.n	8002af0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	f003 0304 	and.w	r3, r3, #4
 8002aea:	2b04      	cmp	r3, #4
 8002aec:	d1c3      	bne.n	8002a76 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b04:	e049      	b.n	8002b9a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	695b      	ldr	r3, [r3, #20]
 8002b0c:	f003 0310 	and.w	r3, r3, #16
 8002b10:	2b10      	cmp	r3, #16
 8002b12:	d119      	bne.n	8002b48 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f06f 0210 	mvn.w	r2, #16
 8002b1c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2220      	movs	r2, #32
 8002b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e030      	b.n	8002baa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b48:	f7fe fc70 	bl	800142c <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	68ba      	ldr	r2, [r7, #8]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d302      	bcc.n	8002b5e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d11d      	bne.n	8002b9a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b68:	2b40      	cmp	r3, #64	@ 0x40
 8002b6a:	d016      	beq.n	8002b9a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2220      	movs	r2, #32
 8002b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b86:	f043 0220 	orr.w	r2, r3, #32
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e007      	b.n	8002baa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	695b      	ldr	r3, [r3, #20]
 8002ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ba4:	2b40      	cmp	r3, #64	@ 0x40
 8002ba6:	d1ae      	bne.n	8002b06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	b083      	sub	sp, #12
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	695b      	ldr	r3, [r3, #20]
 8002bc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bc8:	d11b      	bne.n	8002c02 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002bd2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2220      	movs	r2, #32
 8002bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bee:	f043 0204 	orr.w	r2, r3, #4
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e000      	b.n	8002c04 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b086      	sub	sp, #24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e267      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d075      	beq.n	8002d1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c2e:	4b88      	ldr	r3, [pc, #544]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f003 030c 	and.w	r3, r3, #12
 8002c36:	2b04      	cmp	r3, #4
 8002c38:	d00c      	beq.n	8002c54 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c3a:	4b85      	ldr	r3, [pc, #532]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c42:	2b08      	cmp	r3, #8
 8002c44:	d112      	bne.n	8002c6c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c46:	4b82      	ldr	r3, [pc, #520]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c52:	d10b      	bne.n	8002c6c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c54:	4b7e      	ldr	r3, [pc, #504]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d05b      	beq.n	8002d18 <HAL_RCC_OscConfig+0x108>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d157      	bne.n	8002d18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e242      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c74:	d106      	bne.n	8002c84 <HAL_RCC_OscConfig+0x74>
 8002c76:	4b76      	ldr	r3, [pc, #472]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a75      	ldr	r2, [pc, #468]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002c7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c80:	6013      	str	r3, [r2, #0]
 8002c82:	e01d      	b.n	8002cc0 <HAL_RCC_OscConfig+0xb0>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c8c:	d10c      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x98>
 8002c8e:	4b70      	ldr	r3, [pc, #448]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a6f      	ldr	r2, [pc, #444]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002c94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c98:	6013      	str	r3, [r2, #0]
 8002c9a:	4b6d      	ldr	r3, [pc, #436]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a6c      	ldr	r2, [pc, #432]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002ca0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ca4:	6013      	str	r3, [r2, #0]
 8002ca6:	e00b      	b.n	8002cc0 <HAL_RCC_OscConfig+0xb0>
 8002ca8:	4b69      	ldr	r3, [pc, #420]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a68      	ldr	r2, [pc, #416]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002cae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cb2:	6013      	str	r3, [r2, #0]
 8002cb4:	4b66      	ldr	r3, [pc, #408]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a65      	ldr	r2, [pc, #404]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002cba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002cbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d013      	beq.n	8002cf0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc8:	f7fe fbb0 	bl	800142c <HAL_GetTick>
 8002ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cce:	e008      	b.n	8002ce2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cd0:	f7fe fbac 	bl	800142c <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b64      	cmp	r3, #100	@ 0x64
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e207      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ce2:	4b5b      	ldr	r3, [pc, #364]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d0f0      	beq.n	8002cd0 <HAL_RCC_OscConfig+0xc0>
 8002cee:	e014      	b.n	8002d1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf0:	f7fe fb9c 	bl	800142c <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cf6:	e008      	b.n	8002d0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cf8:	f7fe fb98 	bl	800142c <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b64      	cmp	r3, #100	@ 0x64
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e1f3      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d0a:	4b51      	ldr	r3, [pc, #324]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1f0      	bne.n	8002cf8 <HAL_RCC_OscConfig+0xe8>
 8002d16:	e000      	b.n	8002d1a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d063      	beq.n	8002dee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d26:	4b4a      	ldr	r3, [pc, #296]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f003 030c 	and.w	r3, r3, #12
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d00b      	beq.n	8002d4a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d32:	4b47      	ldr	r3, [pc, #284]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d3a:	2b08      	cmp	r3, #8
 8002d3c:	d11c      	bne.n	8002d78 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d3e:	4b44      	ldr	r3, [pc, #272]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d116      	bne.n	8002d78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d4a:	4b41      	ldr	r3, [pc, #260]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d005      	beq.n	8002d62 <HAL_RCC_OscConfig+0x152>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d001      	beq.n	8002d62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e1c7      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d62:	4b3b      	ldr	r3, [pc, #236]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	4937      	ldr	r1, [pc, #220]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d76:	e03a      	b.n	8002dee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d020      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d80:	4b34      	ldr	r3, [pc, #208]	@ (8002e54 <HAL_RCC_OscConfig+0x244>)
 8002d82:	2201      	movs	r2, #1
 8002d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d86:	f7fe fb51 	bl	800142c <HAL_GetTick>
 8002d8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d8c:	e008      	b.n	8002da0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d8e:	f7fe fb4d 	bl	800142c <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e1a8      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002da0:	4b2b      	ldr	r3, [pc, #172]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0302 	and.w	r3, r3, #2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d0f0      	beq.n	8002d8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dac:	4b28      	ldr	r3, [pc, #160]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	691b      	ldr	r3, [r3, #16]
 8002db8:	00db      	lsls	r3, r3, #3
 8002dba:	4925      	ldr	r1, [pc, #148]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	600b      	str	r3, [r1, #0]
 8002dc0:	e015      	b.n	8002dee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dc2:	4b24      	ldr	r3, [pc, #144]	@ (8002e54 <HAL_RCC_OscConfig+0x244>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc8:	f7fe fb30 	bl	800142c <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dce:	e008      	b.n	8002de2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dd0:	f7fe fb2c 	bl	800142c <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e187      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002de2:	4b1b      	ldr	r3, [pc, #108]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0302 	and.w	r3, r3, #2
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1f0      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0308 	and.w	r3, r3, #8
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d036      	beq.n	8002e68 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d016      	beq.n	8002e30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e02:	4b15      	ldr	r3, [pc, #84]	@ (8002e58 <HAL_RCC_OscConfig+0x248>)
 8002e04:	2201      	movs	r2, #1
 8002e06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e08:	f7fe fb10 	bl	800142c <HAL_GetTick>
 8002e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e0e:	e008      	b.n	8002e22 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e10:	f7fe fb0c 	bl	800142c <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e167      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e22:	4b0b      	ldr	r3, [pc, #44]	@ (8002e50 <HAL_RCC_OscConfig+0x240>)
 8002e24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d0f0      	beq.n	8002e10 <HAL_RCC_OscConfig+0x200>
 8002e2e:	e01b      	b.n	8002e68 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e30:	4b09      	ldr	r3, [pc, #36]	@ (8002e58 <HAL_RCC_OscConfig+0x248>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e36:	f7fe faf9 	bl	800142c <HAL_GetTick>
 8002e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e3c:	e00e      	b.n	8002e5c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e3e:	f7fe faf5 	bl	800142c <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d907      	bls.n	8002e5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e150      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
 8002e50:	40023800 	.word	0x40023800
 8002e54:	42470000 	.word	0x42470000
 8002e58:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e5c:	4b88      	ldr	r3, [pc, #544]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002e5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e60:	f003 0302 	and.w	r3, r3, #2
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d1ea      	bne.n	8002e3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0304 	and.w	r3, r3, #4
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f000 8097 	beq.w	8002fa4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e76:	2300      	movs	r3, #0
 8002e78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e7a:	4b81      	ldr	r3, [pc, #516]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d10f      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e86:	2300      	movs	r3, #0
 8002e88:	60bb      	str	r3, [r7, #8]
 8002e8a:	4b7d      	ldr	r3, [pc, #500]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8e:	4a7c      	ldr	r2, [pc, #496]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002e90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e94:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e96:	4b7a      	ldr	r3, [pc, #488]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e9e:	60bb      	str	r3, [r7, #8]
 8002ea0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ea6:	4b77      	ldr	r3, [pc, #476]	@ (8003084 <HAL_RCC_OscConfig+0x474>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d118      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eb2:	4b74      	ldr	r3, [pc, #464]	@ (8003084 <HAL_RCC_OscConfig+0x474>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a73      	ldr	r2, [pc, #460]	@ (8003084 <HAL_RCC_OscConfig+0x474>)
 8002eb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ebc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ebe:	f7fe fab5 	bl	800142c <HAL_GetTick>
 8002ec2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ec4:	e008      	b.n	8002ed8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ec6:	f7fe fab1 	bl	800142c <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e10c      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ed8:	4b6a      	ldr	r3, [pc, #424]	@ (8003084 <HAL_RCC_OscConfig+0x474>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d0f0      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d106      	bne.n	8002efa <HAL_RCC_OscConfig+0x2ea>
 8002eec:	4b64      	ldr	r3, [pc, #400]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002eee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ef0:	4a63      	ldr	r2, [pc, #396]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002ef2:	f043 0301 	orr.w	r3, r3, #1
 8002ef6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ef8:	e01c      	b.n	8002f34 <HAL_RCC_OscConfig+0x324>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	2b05      	cmp	r3, #5
 8002f00:	d10c      	bne.n	8002f1c <HAL_RCC_OscConfig+0x30c>
 8002f02:	4b5f      	ldr	r3, [pc, #380]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f06:	4a5e      	ldr	r2, [pc, #376]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002f08:	f043 0304 	orr.w	r3, r3, #4
 8002f0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f0e:	4b5c      	ldr	r3, [pc, #368]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002f10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f12:	4a5b      	ldr	r2, [pc, #364]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002f14:	f043 0301 	orr.w	r3, r3, #1
 8002f18:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f1a:	e00b      	b.n	8002f34 <HAL_RCC_OscConfig+0x324>
 8002f1c:	4b58      	ldr	r3, [pc, #352]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002f1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f20:	4a57      	ldr	r2, [pc, #348]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002f22:	f023 0301 	bic.w	r3, r3, #1
 8002f26:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f28:	4b55      	ldr	r3, [pc, #340]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002f2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f2c:	4a54      	ldr	r2, [pc, #336]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002f2e:	f023 0304 	bic.w	r3, r3, #4
 8002f32:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d015      	beq.n	8002f68 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f3c:	f7fe fa76 	bl	800142c <HAL_GetTick>
 8002f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f42:	e00a      	b.n	8002f5a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f44:	f7fe fa72 	bl	800142c <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e0cb      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f5a:	4b49      	ldr	r3, [pc, #292]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002f5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f5e:	f003 0302 	and.w	r3, r3, #2
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d0ee      	beq.n	8002f44 <HAL_RCC_OscConfig+0x334>
 8002f66:	e014      	b.n	8002f92 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f68:	f7fe fa60 	bl	800142c <HAL_GetTick>
 8002f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f6e:	e00a      	b.n	8002f86 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f70:	f7fe fa5c 	bl	800142c <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e0b5      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f86:	4b3e      	ldr	r3, [pc, #248]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1ee      	bne.n	8002f70 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f92:	7dfb      	ldrb	r3, [r7, #23]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d105      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f98:	4b39      	ldr	r3, [pc, #228]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9c:	4a38      	ldr	r2, [pc, #224]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002f9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fa2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	f000 80a1 	beq.w	80030f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fae:	4b34      	ldr	r3, [pc, #208]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f003 030c 	and.w	r3, r3, #12
 8002fb6:	2b08      	cmp	r3, #8
 8002fb8:	d05c      	beq.n	8003074 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d141      	bne.n	8003046 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fc2:	4b31      	ldr	r3, [pc, #196]	@ (8003088 <HAL_RCC_OscConfig+0x478>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc8:	f7fe fa30 	bl	800142c <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fd0:	f7fe fa2c 	bl	800142c <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e087      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fe2:	4b27      	ldr	r3, [pc, #156]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1f0      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	69da      	ldr	r2, [r3, #28]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	431a      	orrs	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffc:	019b      	lsls	r3, r3, #6
 8002ffe:	431a      	orrs	r2, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003004:	085b      	lsrs	r3, r3, #1
 8003006:	3b01      	subs	r3, #1
 8003008:	041b      	lsls	r3, r3, #16
 800300a:	431a      	orrs	r2, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003010:	061b      	lsls	r3, r3, #24
 8003012:	491b      	ldr	r1, [pc, #108]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8003014:	4313      	orrs	r3, r2
 8003016:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003018:	4b1b      	ldr	r3, [pc, #108]	@ (8003088 <HAL_RCC_OscConfig+0x478>)
 800301a:	2201      	movs	r2, #1
 800301c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800301e:	f7fe fa05 	bl	800142c <HAL_GetTick>
 8003022:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003024:	e008      	b.n	8003038 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003026:	f7fe fa01 	bl	800142c <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	2b02      	cmp	r3, #2
 8003032:	d901      	bls.n	8003038 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e05c      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003038:	4b11      	ldr	r3, [pc, #68]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d0f0      	beq.n	8003026 <HAL_RCC_OscConfig+0x416>
 8003044:	e054      	b.n	80030f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003046:	4b10      	ldr	r3, [pc, #64]	@ (8003088 <HAL_RCC_OscConfig+0x478>)
 8003048:	2200      	movs	r2, #0
 800304a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800304c:	f7fe f9ee 	bl	800142c <HAL_GetTick>
 8003050:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003054:	f7fe f9ea 	bl	800142c <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b02      	cmp	r3, #2
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e045      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003066:	4b06      	ldr	r3, [pc, #24]	@ (8003080 <HAL_RCC_OscConfig+0x470>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1f0      	bne.n	8003054 <HAL_RCC_OscConfig+0x444>
 8003072:	e03d      	b.n	80030f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d107      	bne.n	800308c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e038      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
 8003080:	40023800 	.word	0x40023800
 8003084:	40007000 	.word	0x40007000
 8003088:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800308c:	4b1b      	ldr	r3, [pc, #108]	@ (80030fc <HAL_RCC_OscConfig+0x4ec>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	699b      	ldr	r3, [r3, #24]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d028      	beq.n	80030ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d121      	bne.n	80030ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d11a      	bne.n	80030ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80030bc:	4013      	ands	r3, r2
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80030c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d111      	bne.n	80030ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d2:	085b      	lsrs	r3, r3, #1
 80030d4:	3b01      	subs	r3, #1
 80030d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030d8:	429a      	cmp	r2, r3
 80030da:	d107      	bne.n	80030ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d001      	beq.n	80030f0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e000      	b.n	80030f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3718      	adds	r7, #24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	40023800 	.word	0x40023800

08003100 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e0cc      	b.n	80032ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003114:	4b68      	ldr	r3, [pc, #416]	@ (80032b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0307 	and.w	r3, r3, #7
 800311c:	683a      	ldr	r2, [r7, #0]
 800311e:	429a      	cmp	r2, r3
 8003120:	d90c      	bls.n	800313c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003122:	4b65      	ldr	r3, [pc, #404]	@ (80032b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003124:	683a      	ldr	r2, [r7, #0]
 8003126:	b2d2      	uxtb	r2, r2
 8003128:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800312a:	4b63      	ldr	r3, [pc, #396]	@ (80032b8 <HAL_RCC_ClockConfig+0x1b8>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0307 	and.w	r3, r3, #7
 8003132:	683a      	ldr	r2, [r7, #0]
 8003134:	429a      	cmp	r2, r3
 8003136:	d001      	beq.n	800313c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e0b8      	b.n	80032ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0302 	and.w	r3, r3, #2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d020      	beq.n	800318a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0304 	and.w	r3, r3, #4
 8003150:	2b00      	cmp	r3, #0
 8003152:	d005      	beq.n	8003160 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003154:	4b59      	ldr	r3, [pc, #356]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	4a58      	ldr	r2, [pc, #352]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 800315a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800315e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0308 	and.w	r3, r3, #8
 8003168:	2b00      	cmp	r3, #0
 800316a:	d005      	beq.n	8003178 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800316c:	4b53      	ldr	r3, [pc, #332]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	4a52      	ldr	r2, [pc, #328]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 8003172:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003176:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003178:	4b50      	ldr	r3, [pc, #320]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	494d      	ldr	r1, [pc, #308]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 8003186:	4313      	orrs	r3, r2
 8003188:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b00      	cmp	r3, #0
 8003194:	d044      	beq.n	8003220 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d107      	bne.n	80031ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800319e:	4b47      	ldr	r3, [pc, #284]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d119      	bne.n	80031de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e07f      	b.n	80032ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d003      	beq.n	80031be <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031ba:	2b03      	cmp	r3, #3
 80031bc:	d107      	bne.n	80031ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031be:	4b3f      	ldr	r3, [pc, #252]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d109      	bne.n	80031de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e06f      	b.n	80032ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031ce:	4b3b      	ldr	r3, [pc, #236]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d101      	bne.n	80031de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e067      	b.n	80032ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031de:	4b37      	ldr	r3, [pc, #220]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f023 0203 	bic.w	r2, r3, #3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	4934      	ldr	r1, [pc, #208]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031f0:	f7fe f91c 	bl	800142c <HAL_GetTick>
 80031f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031f6:	e00a      	b.n	800320e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031f8:	f7fe f918 	bl	800142c <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003206:	4293      	cmp	r3, r2
 8003208:	d901      	bls.n	800320e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e04f      	b.n	80032ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800320e:	4b2b      	ldr	r3, [pc, #172]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f003 020c 	and.w	r2, r3, #12
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	429a      	cmp	r2, r3
 800321e:	d1eb      	bne.n	80031f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003220:	4b25      	ldr	r3, [pc, #148]	@ (80032b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	683a      	ldr	r2, [r7, #0]
 800322a:	429a      	cmp	r2, r3
 800322c:	d20c      	bcs.n	8003248 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800322e:	4b22      	ldr	r3, [pc, #136]	@ (80032b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003230:	683a      	ldr	r2, [r7, #0]
 8003232:	b2d2      	uxtb	r2, r2
 8003234:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003236:	4b20      	ldr	r3, [pc, #128]	@ (80032b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0307 	and.w	r3, r3, #7
 800323e:	683a      	ldr	r2, [r7, #0]
 8003240:	429a      	cmp	r2, r3
 8003242:	d001      	beq.n	8003248 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e032      	b.n	80032ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0304 	and.w	r3, r3, #4
 8003250:	2b00      	cmp	r3, #0
 8003252:	d008      	beq.n	8003266 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003254:	4b19      	ldr	r3, [pc, #100]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	4916      	ldr	r1, [pc, #88]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 8003262:	4313      	orrs	r3, r2
 8003264:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0308 	and.w	r3, r3, #8
 800326e:	2b00      	cmp	r3, #0
 8003270:	d009      	beq.n	8003286 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003272:	4b12      	ldr	r3, [pc, #72]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	490e      	ldr	r1, [pc, #56]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 8003282:	4313      	orrs	r3, r2
 8003284:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003286:	f000 f821 	bl	80032cc <HAL_RCC_GetSysClockFreq>
 800328a:	4602      	mov	r2, r0
 800328c:	4b0b      	ldr	r3, [pc, #44]	@ (80032bc <HAL_RCC_ClockConfig+0x1bc>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	091b      	lsrs	r3, r3, #4
 8003292:	f003 030f 	and.w	r3, r3, #15
 8003296:	490a      	ldr	r1, [pc, #40]	@ (80032c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003298:	5ccb      	ldrb	r3, [r1, r3]
 800329a:	fa22 f303 	lsr.w	r3, r2, r3
 800329e:	4a09      	ldr	r2, [pc, #36]	@ (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 80032a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80032a2:	4b09      	ldr	r3, [pc, #36]	@ (80032c8 <HAL_RCC_ClockConfig+0x1c8>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7fd ff12 	bl	80010d0 <HAL_InitTick>

  return HAL_OK;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	40023c00 	.word	0x40023c00
 80032bc:	40023800 	.word	0x40023800
 80032c0:	08008794 	.word	0x08008794
 80032c4:	20000000 	.word	0x20000000
 80032c8:	20000004 	.word	0x20000004

080032cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032d0:	b090      	sub	sp, #64	@ 0x40
 80032d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80032d4:	2300      	movs	r3, #0
 80032d6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80032d8:	2300      	movs	r3, #0
 80032da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80032dc:	2300      	movs	r3, #0
 80032de:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80032e0:	2300      	movs	r3, #0
 80032e2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032e4:	4b59      	ldr	r3, [pc, #356]	@ (800344c <HAL_RCC_GetSysClockFreq+0x180>)
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	f003 030c 	and.w	r3, r3, #12
 80032ec:	2b08      	cmp	r3, #8
 80032ee:	d00d      	beq.n	800330c <HAL_RCC_GetSysClockFreq+0x40>
 80032f0:	2b08      	cmp	r3, #8
 80032f2:	f200 80a1 	bhi.w	8003438 <HAL_RCC_GetSysClockFreq+0x16c>
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d002      	beq.n	8003300 <HAL_RCC_GetSysClockFreq+0x34>
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d003      	beq.n	8003306 <HAL_RCC_GetSysClockFreq+0x3a>
 80032fe:	e09b      	b.n	8003438 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003300:	4b53      	ldr	r3, [pc, #332]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x184>)
 8003302:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003304:	e09b      	b.n	800343e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003306:	4b53      	ldr	r3, [pc, #332]	@ (8003454 <HAL_RCC_GetSysClockFreq+0x188>)
 8003308:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800330a:	e098      	b.n	800343e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800330c:	4b4f      	ldr	r3, [pc, #316]	@ (800344c <HAL_RCC_GetSysClockFreq+0x180>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003314:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003316:	4b4d      	ldr	r3, [pc, #308]	@ (800344c <HAL_RCC_GetSysClockFreq+0x180>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d028      	beq.n	8003374 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003322:	4b4a      	ldr	r3, [pc, #296]	@ (800344c <HAL_RCC_GetSysClockFreq+0x180>)
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	099b      	lsrs	r3, r3, #6
 8003328:	2200      	movs	r2, #0
 800332a:	623b      	str	r3, [r7, #32]
 800332c:	627a      	str	r2, [r7, #36]	@ 0x24
 800332e:	6a3b      	ldr	r3, [r7, #32]
 8003330:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003334:	2100      	movs	r1, #0
 8003336:	4b47      	ldr	r3, [pc, #284]	@ (8003454 <HAL_RCC_GetSysClockFreq+0x188>)
 8003338:	fb03 f201 	mul.w	r2, r3, r1
 800333c:	2300      	movs	r3, #0
 800333e:	fb00 f303 	mul.w	r3, r0, r3
 8003342:	4413      	add	r3, r2
 8003344:	4a43      	ldr	r2, [pc, #268]	@ (8003454 <HAL_RCC_GetSysClockFreq+0x188>)
 8003346:	fba0 1202 	umull	r1, r2, r0, r2
 800334a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800334c:	460a      	mov	r2, r1
 800334e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003350:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003352:	4413      	add	r3, r2
 8003354:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003358:	2200      	movs	r2, #0
 800335a:	61bb      	str	r3, [r7, #24]
 800335c:	61fa      	str	r2, [r7, #28]
 800335e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003362:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003366:	f7fc ff8b 	bl	8000280 <__aeabi_uldivmod>
 800336a:	4602      	mov	r2, r0
 800336c:	460b      	mov	r3, r1
 800336e:	4613      	mov	r3, r2
 8003370:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003372:	e053      	b.n	800341c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003374:	4b35      	ldr	r3, [pc, #212]	@ (800344c <HAL_RCC_GetSysClockFreq+0x180>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	099b      	lsrs	r3, r3, #6
 800337a:	2200      	movs	r2, #0
 800337c:	613b      	str	r3, [r7, #16]
 800337e:	617a      	str	r2, [r7, #20]
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003386:	f04f 0b00 	mov.w	fp, #0
 800338a:	4652      	mov	r2, sl
 800338c:	465b      	mov	r3, fp
 800338e:	f04f 0000 	mov.w	r0, #0
 8003392:	f04f 0100 	mov.w	r1, #0
 8003396:	0159      	lsls	r1, r3, #5
 8003398:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800339c:	0150      	lsls	r0, r2, #5
 800339e:	4602      	mov	r2, r0
 80033a0:	460b      	mov	r3, r1
 80033a2:	ebb2 080a 	subs.w	r8, r2, sl
 80033a6:	eb63 090b 	sbc.w	r9, r3, fp
 80033aa:	f04f 0200 	mov.w	r2, #0
 80033ae:	f04f 0300 	mov.w	r3, #0
 80033b2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80033b6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80033ba:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80033be:	ebb2 0408 	subs.w	r4, r2, r8
 80033c2:	eb63 0509 	sbc.w	r5, r3, r9
 80033c6:	f04f 0200 	mov.w	r2, #0
 80033ca:	f04f 0300 	mov.w	r3, #0
 80033ce:	00eb      	lsls	r3, r5, #3
 80033d0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033d4:	00e2      	lsls	r2, r4, #3
 80033d6:	4614      	mov	r4, r2
 80033d8:	461d      	mov	r5, r3
 80033da:	eb14 030a 	adds.w	r3, r4, sl
 80033de:	603b      	str	r3, [r7, #0]
 80033e0:	eb45 030b 	adc.w	r3, r5, fp
 80033e4:	607b      	str	r3, [r7, #4]
 80033e6:	f04f 0200 	mov.w	r2, #0
 80033ea:	f04f 0300 	mov.w	r3, #0
 80033ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80033f2:	4629      	mov	r1, r5
 80033f4:	028b      	lsls	r3, r1, #10
 80033f6:	4621      	mov	r1, r4
 80033f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80033fc:	4621      	mov	r1, r4
 80033fe:	028a      	lsls	r2, r1, #10
 8003400:	4610      	mov	r0, r2
 8003402:	4619      	mov	r1, r3
 8003404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003406:	2200      	movs	r2, #0
 8003408:	60bb      	str	r3, [r7, #8]
 800340a:	60fa      	str	r2, [r7, #12]
 800340c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003410:	f7fc ff36 	bl	8000280 <__aeabi_uldivmod>
 8003414:	4602      	mov	r2, r0
 8003416:	460b      	mov	r3, r1
 8003418:	4613      	mov	r3, r2
 800341a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800341c:	4b0b      	ldr	r3, [pc, #44]	@ (800344c <HAL_RCC_GetSysClockFreq+0x180>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	0c1b      	lsrs	r3, r3, #16
 8003422:	f003 0303 	and.w	r3, r3, #3
 8003426:	3301      	adds	r3, #1
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800342c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800342e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003430:	fbb2 f3f3 	udiv	r3, r2, r3
 8003434:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003436:	e002      	b.n	800343e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003438:	4b05      	ldr	r3, [pc, #20]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x184>)
 800343a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800343c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800343e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003440:	4618      	mov	r0, r3
 8003442:	3740      	adds	r7, #64	@ 0x40
 8003444:	46bd      	mov	sp, r7
 8003446:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800344a:	bf00      	nop
 800344c:	40023800 	.word	0x40023800
 8003450:	00f42400 	.word	0x00f42400
 8003454:	017d7840 	.word	0x017d7840

08003458 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003458:	b480      	push	{r7}
 800345a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800345c:	4b03      	ldr	r3, [pc, #12]	@ (800346c <HAL_RCC_GetHCLKFreq+0x14>)
 800345e:	681b      	ldr	r3, [r3, #0]
}
 8003460:	4618      	mov	r0, r3
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	20000000 	.word	0x20000000

08003470 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003474:	f7ff fff0 	bl	8003458 <HAL_RCC_GetHCLKFreq>
 8003478:	4602      	mov	r2, r0
 800347a:	4b05      	ldr	r3, [pc, #20]	@ (8003490 <HAL_RCC_GetPCLK1Freq+0x20>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	0a9b      	lsrs	r3, r3, #10
 8003480:	f003 0307 	and.w	r3, r3, #7
 8003484:	4903      	ldr	r1, [pc, #12]	@ (8003494 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003486:	5ccb      	ldrb	r3, [r1, r3]
 8003488:	fa22 f303 	lsr.w	r3, r2, r3
}
 800348c:	4618      	mov	r0, r3
 800348e:	bd80      	pop	{r7, pc}
 8003490:	40023800 	.word	0x40023800
 8003494:	080087a4 	.word	0x080087a4

08003498 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800349c:	f7ff ffdc 	bl	8003458 <HAL_RCC_GetHCLKFreq>
 80034a0:	4602      	mov	r2, r0
 80034a2:	4b05      	ldr	r3, [pc, #20]	@ (80034b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	0b5b      	lsrs	r3, r3, #13
 80034a8:	f003 0307 	and.w	r3, r3, #7
 80034ac:	4903      	ldr	r1, [pc, #12]	@ (80034bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80034ae:	5ccb      	ldrb	r3, [r1, r3]
 80034b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	40023800 	.word	0x40023800
 80034bc:	080087a4 	.word	0x080087a4

080034c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	220f      	movs	r2, #15
 80034ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80034d0:	4b12      	ldr	r3, [pc, #72]	@ (800351c <HAL_RCC_GetClockConfig+0x5c>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 0203 	and.w	r2, r3, #3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80034dc:	4b0f      	ldr	r3, [pc, #60]	@ (800351c <HAL_RCC_GetClockConfig+0x5c>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80034e8:	4b0c      	ldr	r3, [pc, #48]	@ (800351c <HAL_RCC_GetClockConfig+0x5c>)
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80034f4:	4b09      	ldr	r3, [pc, #36]	@ (800351c <HAL_RCC_GetClockConfig+0x5c>)
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	08db      	lsrs	r3, r3, #3
 80034fa:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003502:	4b07      	ldr	r3, [pc, #28]	@ (8003520 <HAL_RCC_GetClockConfig+0x60>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0207 	and.w	r2, r3, #7
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	601a      	str	r2, [r3, #0]
}
 800350e:	bf00      	nop
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	40023800 	.word	0x40023800
 8003520:	40023c00 	.word	0x40023c00

08003524 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d101      	bne.n	8003536 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e041      	b.n	80035ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d106      	bne.n	8003550 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 f839 	bl	80035c2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2202      	movs	r2, #2
 8003554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	3304      	adds	r3, #4
 8003560:	4619      	mov	r1, r3
 8003562:	4610      	mov	r0, r2
 8003564:	f000 f9b2 	bl	80038cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}

080035c2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80035c2:	b480      	push	{r7}
 80035c4:	b083      	sub	sp, #12
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80035ca:	bf00      	nop
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
	...

080035d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d001      	beq.n	80035f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e044      	b.n	800367a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2202      	movs	r2, #2
 80035f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	68da      	ldr	r2, [r3, #12]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f042 0201 	orr.w	r2, r2, #1
 8003606:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a1e      	ldr	r2, [pc, #120]	@ (8003688 <HAL_TIM_Base_Start_IT+0xb0>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d018      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x6c>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800361a:	d013      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x6c>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a1a      	ldr	r2, [pc, #104]	@ (800368c <HAL_TIM_Base_Start_IT+0xb4>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d00e      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x6c>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a19      	ldr	r2, [pc, #100]	@ (8003690 <HAL_TIM_Base_Start_IT+0xb8>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d009      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x6c>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a17      	ldr	r2, [pc, #92]	@ (8003694 <HAL_TIM_Base_Start_IT+0xbc>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d004      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x6c>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a16      	ldr	r2, [pc, #88]	@ (8003698 <HAL_TIM_Base_Start_IT+0xc0>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d111      	bne.n	8003668 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 0307 	and.w	r3, r3, #7
 800364e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2b06      	cmp	r3, #6
 8003654:	d010      	beq.n	8003678 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f042 0201 	orr.w	r2, r2, #1
 8003664:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003666:	e007      	b.n	8003678 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f042 0201 	orr.w	r2, r2, #1
 8003676:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3714      	adds	r7, #20
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	40010000 	.word	0x40010000
 800368c:	40000400 	.word	0x40000400
 8003690:	40000800 	.word	0x40000800
 8003694:	40000c00 	.word	0x40000c00
 8003698:	40014000 	.word	0x40014000

0800369c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	f003 0302 	and.w	r3, r3, #2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d020      	beq.n	8003700 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f003 0302 	and.w	r3, r3, #2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d01b      	beq.n	8003700 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f06f 0202 	mvn.w	r2, #2
 80036d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2201      	movs	r2, #1
 80036d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	f003 0303 	and.w	r3, r3, #3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d003      	beq.n	80036ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 f8d2 	bl	8003890 <HAL_TIM_IC_CaptureCallback>
 80036ec:	e005      	b.n	80036fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 f8c4 	bl	800387c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 f8d5 	bl	80038a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	f003 0304 	and.w	r3, r3, #4
 8003706:	2b00      	cmp	r3, #0
 8003708:	d020      	beq.n	800374c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d01b      	beq.n	800374c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f06f 0204 	mvn.w	r2, #4
 800371c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2202      	movs	r2, #2
 8003722:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 f8ac 	bl	8003890 <HAL_TIM_IC_CaptureCallback>
 8003738:	e005      	b.n	8003746 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 f89e 	bl	800387c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f000 f8af 	bl	80038a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	f003 0308 	and.w	r3, r3, #8
 8003752:	2b00      	cmp	r3, #0
 8003754:	d020      	beq.n	8003798 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f003 0308 	and.w	r3, r3, #8
 800375c:	2b00      	cmp	r3, #0
 800375e:	d01b      	beq.n	8003798 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f06f 0208 	mvn.w	r2, #8
 8003768:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2204      	movs	r2, #4
 800376e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	69db      	ldr	r3, [r3, #28]
 8003776:	f003 0303 	and.w	r3, r3, #3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d003      	beq.n	8003786 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 f886 	bl	8003890 <HAL_TIM_IC_CaptureCallback>
 8003784:	e005      	b.n	8003792 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 f878 	bl	800387c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f000 f889 	bl	80038a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	f003 0310 	and.w	r3, r3, #16
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d020      	beq.n	80037e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f003 0310 	and.w	r3, r3, #16
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d01b      	beq.n	80037e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f06f 0210 	mvn.w	r2, #16
 80037b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2208      	movs	r2, #8
 80037ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	69db      	ldr	r3, [r3, #28]
 80037c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d003      	beq.n	80037d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 f860 	bl	8003890 <HAL_TIM_IC_CaptureCallback>
 80037d0:	e005      	b.n	80037de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 f852 	bl	800387c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f000 f863 	bl	80038a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	f003 0301 	and.w	r3, r3, #1
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00c      	beq.n	8003808 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d007      	beq.n	8003808 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f06f 0201 	mvn.w	r2, #1
 8003800:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f7fd fb3c 	bl	8000e80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00c      	beq.n	800382c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003818:	2b00      	cmp	r3, #0
 800381a:	d007      	beq.n	800382c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003824:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f000 f8e0 	bl	80039ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00c      	beq.n	8003850 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800383c:	2b00      	cmp	r3, #0
 800383e:	d007      	beq.n	8003850 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003848:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f834 	bl	80038b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	f003 0320 	and.w	r3, r3, #32
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00c      	beq.n	8003874 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f003 0320 	and.w	r3, r3, #32
 8003860:	2b00      	cmp	r3, #0
 8003862:	d007      	beq.n	8003874 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f06f 0220 	mvn.w	r2, #32
 800386c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f000 f8b2 	bl	80039d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003874:	bf00      	nop
 8003876:	3710      	adds	r7, #16
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003884:	bf00      	nop
 8003886:	370c      	adds	r7, #12
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003898:	bf00      	nop
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038ac:	bf00      	nop
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b085      	sub	sp, #20
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	4a37      	ldr	r2, [pc, #220]	@ (80039bc <TIM_Base_SetConfig+0xf0>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d00f      	beq.n	8003904 <TIM_Base_SetConfig+0x38>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038ea:	d00b      	beq.n	8003904 <TIM_Base_SetConfig+0x38>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	4a34      	ldr	r2, [pc, #208]	@ (80039c0 <TIM_Base_SetConfig+0xf4>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d007      	beq.n	8003904 <TIM_Base_SetConfig+0x38>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	4a33      	ldr	r2, [pc, #204]	@ (80039c4 <TIM_Base_SetConfig+0xf8>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d003      	beq.n	8003904 <TIM_Base_SetConfig+0x38>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	4a32      	ldr	r2, [pc, #200]	@ (80039c8 <TIM_Base_SetConfig+0xfc>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d108      	bne.n	8003916 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800390a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	68fa      	ldr	r2, [r7, #12]
 8003912:	4313      	orrs	r3, r2
 8003914:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a28      	ldr	r2, [pc, #160]	@ (80039bc <TIM_Base_SetConfig+0xf0>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d01b      	beq.n	8003956 <TIM_Base_SetConfig+0x8a>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003924:	d017      	beq.n	8003956 <TIM_Base_SetConfig+0x8a>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a25      	ldr	r2, [pc, #148]	@ (80039c0 <TIM_Base_SetConfig+0xf4>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d013      	beq.n	8003956 <TIM_Base_SetConfig+0x8a>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a24      	ldr	r2, [pc, #144]	@ (80039c4 <TIM_Base_SetConfig+0xf8>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d00f      	beq.n	8003956 <TIM_Base_SetConfig+0x8a>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a23      	ldr	r2, [pc, #140]	@ (80039c8 <TIM_Base_SetConfig+0xfc>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d00b      	beq.n	8003956 <TIM_Base_SetConfig+0x8a>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a22      	ldr	r2, [pc, #136]	@ (80039cc <TIM_Base_SetConfig+0x100>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d007      	beq.n	8003956 <TIM_Base_SetConfig+0x8a>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a21      	ldr	r2, [pc, #132]	@ (80039d0 <TIM_Base_SetConfig+0x104>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d003      	beq.n	8003956 <TIM_Base_SetConfig+0x8a>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a20      	ldr	r2, [pc, #128]	@ (80039d4 <TIM_Base_SetConfig+0x108>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d108      	bne.n	8003968 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800395c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	4313      	orrs	r3, r2
 8003966:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	4313      	orrs	r3, r2
 8003974:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	689a      	ldr	r2, [r3, #8]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a0c      	ldr	r2, [pc, #48]	@ (80039bc <TIM_Base_SetConfig+0xf0>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d103      	bne.n	8003996 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	691a      	ldr	r2, [r3, #16]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f043 0204 	orr.w	r2, r3, #4
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2201      	movs	r2, #1
 80039a6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	601a      	str	r2, [r3, #0]
}
 80039ae:	bf00      	nop
 80039b0:	3714      	adds	r7, #20
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	40010000 	.word	0x40010000
 80039c0:	40000400 	.word	0x40000400
 80039c4:	40000800 	.word	0x40000800
 80039c8:	40000c00 	.word	0x40000c00
 80039cc:	40014000 	.word	0x40014000
 80039d0:	40014400 	.word	0x40014400
 80039d4:	40014800 	.word	0x40014800

080039d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <__NVIC_SetPriority>:
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	4603      	mov	r3, r0
 8003a08:	6039      	str	r1, [r7, #0]
 8003a0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	db0a      	blt.n	8003a2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	490c      	ldr	r1, [pc, #48]	@ (8003a4c <__NVIC_SetPriority+0x4c>)
 8003a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a1e:	0112      	lsls	r2, r2, #4
 8003a20:	b2d2      	uxtb	r2, r2
 8003a22:	440b      	add	r3, r1
 8003a24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003a28:	e00a      	b.n	8003a40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	b2da      	uxtb	r2, r3
 8003a2e:	4908      	ldr	r1, [pc, #32]	@ (8003a50 <__NVIC_SetPriority+0x50>)
 8003a30:	79fb      	ldrb	r3, [r7, #7]
 8003a32:	f003 030f 	and.w	r3, r3, #15
 8003a36:	3b04      	subs	r3, #4
 8003a38:	0112      	lsls	r2, r2, #4
 8003a3a:	b2d2      	uxtb	r2, r2
 8003a3c:	440b      	add	r3, r1
 8003a3e:	761a      	strb	r2, [r3, #24]
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	e000e100 	.word	0xe000e100
 8003a50:	e000ed00 	.word	0xe000ed00

08003a54 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003a58:	4b05      	ldr	r3, [pc, #20]	@ (8003a70 <SysTick_Handler+0x1c>)
 8003a5a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003a5c:	f002 fa32 	bl	8005ec4 <xTaskGetSchedulerState>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d001      	beq.n	8003a6a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003a66:	f003 f927 	bl	8006cb8 <xPortSysTickHandler>
  }
}
 8003a6a:	bf00      	nop
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	e000e010 	.word	0xe000e010

08003a74 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003a74:	b580      	push	{r7, lr}
 8003a76:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003a78:	2100      	movs	r1, #0
 8003a7a:	f06f 0004 	mvn.w	r0, #4
 8003a7e:	f7ff ffbf 	bl	8003a00 <__NVIC_SetPriority>
#endif
}
 8003a82:	bf00      	nop
 8003a84:	bd80      	pop	{r7, pc}
	...

08003a88 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a8e:	f3ef 8305 	mrs	r3, IPSR
 8003a92:	603b      	str	r3, [r7, #0]
  return(result);
 8003a94:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d003      	beq.n	8003aa2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003a9a:	f06f 0305 	mvn.w	r3, #5
 8003a9e:	607b      	str	r3, [r7, #4]
 8003aa0:	e00c      	b.n	8003abc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8003acc <osKernelInitialize+0x44>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d105      	bne.n	8003ab6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003aaa:	4b08      	ldr	r3, [pc, #32]	@ (8003acc <osKernelInitialize+0x44>)
 8003aac:	2201      	movs	r2, #1
 8003aae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	607b      	str	r3, [r7, #4]
 8003ab4:	e002      	b.n	8003abc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8003aba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003abc:	687b      	ldr	r3, [r7, #4]
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	20000234 	.word	0x20000234

08003ad0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ad6:	f3ef 8305 	mrs	r3, IPSR
 8003ada:	603b      	str	r3, [r7, #0]
  return(result);
 8003adc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <osKernelStart+0x1a>
    stat = osErrorISR;
 8003ae2:	f06f 0305 	mvn.w	r3, #5
 8003ae6:	607b      	str	r3, [r7, #4]
 8003ae8:	e010      	b.n	8003b0c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003aea:	4b0b      	ldr	r3, [pc, #44]	@ (8003b18 <osKernelStart+0x48>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d109      	bne.n	8003b06 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003af2:	f7ff ffbf 	bl	8003a74 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003af6:	4b08      	ldr	r3, [pc, #32]	@ (8003b18 <osKernelStart+0x48>)
 8003af8:	2202      	movs	r2, #2
 8003afa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003afc:	f001 fd6e 	bl	80055dc <vTaskStartScheduler>
      stat = osOK;
 8003b00:	2300      	movs	r3, #0
 8003b02:	607b      	str	r3, [r7, #4]
 8003b04:	e002      	b.n	8003b0c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003b06:	f04f 33ff 	mov.w	r3, #4294967295
 8003b0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003b0c:	687b      	ldr	r3, [r7, #4]
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3708      	adds	r7, #8
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	20000234 	.word	0x20000234

08003b1c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b08e      	sub	sp, #56	@ 0x38
 8003b20:	af04      	add	r7, sp, #16
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b2c:	f3ef 8305 	mrs	r3, IPSR
 8003b30:	617b      	str	r3, [r7, #20]
  return(result);
 8003b32:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d17e      	bne.n	8003c36 <osThreadNew+0x11a>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d07b      	beq.n	8003c36 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003b3e:	2380      	movs	r3, #128	@ 0x80
 8003b40:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003b42:	2318      	movs	r3, #24
 8003b44:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003b46:	2300      	movs	r3, #0
 8003b48:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003b4e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d045      	beq.n	8003be2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <osThreadNew+0x48>
        name = attr->name;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d002      	beq.n	8003b72 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d008      	beq.n	8003b8a <osThreadNew+0x6e>
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	2b38      	cmp	r3, #56	@ 0x38
 8003b7c:	d805      	bhi.n	8003b8a <osThreadNew+0x6e>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f003 0301 	and.w	r3, r3, #1
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d001      	beq.n	8003b8e <osThreadNew+0x72>
        return (NULL);
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	e054      	b.n	8003c38 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	089b      	lsrs	r3, r3, #2
 8003b9c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00e      	beq.n	8003bc4 <osThreadNew+0xa8>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	2ba7      	cmp	r3, #167	@ 0xa7
 8003bac:	d90a      	bls.n	8003bc4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d006      	beq.n	8003bc4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d002      	beq.n	8003bc4 <osThreadNew+0xa8>
        mem = 1;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	61bb      	str	r3, [r7, #24]
 8003bc2:	e010      	b.n	8003be6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d10c      	bne.n	8003be6 <osThreadNew+0xca>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d108      	bne.n	8003be6 <osThreadNew+0xca>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d104      	bne.n	8003be6 <osThreadNew+0xca>
          mem = 0;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	61bb      	str	r3, [r7, #24]
 8003be0:	e001      	b.n	8003be6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003be2:	2300      	movs	r3, #0
 8003be4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d110      	bne.n	8003c0e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003bf4:	9202      	str	r2, [sp, #8]
 8003bf6:	9301      	str	r3, [sp, #4]
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	9300      	str	r3, [sp, #0]
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	6a3a      	ldr	r2, [r7, #32]
 8003c00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c02:	68f8      	ldr	r0, [r7, #12]
 8003c04:	f001 faf6 	bl	80051f4 <xTaskCreateStatic>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	613b      	str	r3, [r7, #16]
 8003c0c:	e013      	b.n	8003c36 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d110      	bne.n	8003c36 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003c14:	6a3b      	ldr	r3, [r7, #32]
 8003c16:	b29a      	uxth	r2, r3
 8003c18:	f107 0310 	add.w	r3, r7, #16
 8003c1c:	9301      	str	r3, [sp, #4]
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	9300      	str	r3, [sp, #0]
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c26:	68f8      	ldr	r0, [r7, #12]
 8003c28:	f001 fb44 	bl	80052b4 <xTaskCreate>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d001      	beq.n	8003c36 <osThreadNew+0x11a>
            hTask = NULL;
 8003c32:	2300      	movs	r3, #0
 8003c34:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003c36:	693b      	ldr	r3, [r7, #16]
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3728      	adds	r7, #40	@ 0x28
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b084      	sub	sp, #16
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c48:	f3ef 8305 	mrs	r3, IPSR
 8003c4c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c4e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d003      	beq.n	8003c5c <osDelay+0x1c>
    stat = osErrorISR;
 8003c54:	f06f 0305 	mvn.w	r3, #5
 8003c58:	60fb      	str	r3, [r7, #12]
 8003c5a:	e007      	b.n	8003c6c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d002      	beq.n	8003c6c <osDelay+0x2c>
      vTaskDelay(ticks);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f001 fc82 	bl	8005570 <vTaskDelay>
    }
  }

  return (stat);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8003c76:	b580      	push	{r7, lr}
 8003c78:	b088      	sub	sp, #32
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c82:	f3ef 8305 	mrs	r3, IPSR
 8003c86:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c88:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d174      	bne.n	8003d78 <osMutexNew+0x102>
    if (attr != NULL) {
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d003      	beq.n	8003c9c <osMutexNew+0x26>
      type = attr->attr_bits;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	61bb      	str	r3, [r7, #24]
 8003c9a:	e001      	b.n	8003ca0 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d002      	beq.n	8003cb0 <osMutexNew+0x3a>
      rmtx = 1U;
 8003caa:	2301      	movs	r3, #1
 8003cac:	617b      	str	r3, [r7, #20]
 8003cae:	e001      	b.n	8003cb4 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	f003 0308 	and.w	r3, r3, #8
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d15c      	bne.n	8003d78 <osMutexNew+0x102>
      mem = -1;
 8003cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc2:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d015      	beq.n	8003cf6 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d006      	beq.n	8003ce0 <osMutexNew+0x6a>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	2b4f      	cmp	r3, #79	@ 0x4f
 8003cd8:	d902      	bls.n	8003ce0 <osMutexNew+0x6a>
          mem = 1;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	613b      	str	r3, [r7, #16]
 8003cde:	e00c      	b.n	8003cfa <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d108      	bne.n	8003cfa <osMutexNew+0x84>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d104      	bne.n	8003cfa <osMutexNew+0x84>
            mem = 0;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	613b      	str	r3, [r7, #16]
 8003cf4:	e001      	b.n	8003cfa <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d112      	bne.n	8003d26 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d007      	beq.n	8003d16 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	2004      	movs	r0, #4
 8003d0e:	f000 fc50 	bl	80045b2 <xQueueCreateMutexStatic>
 8003d12:	61f8      	str	r0, [r7, #28]
 8003d14:	e016      	b.n	8003d44 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	4619      	mov	r1, r3
 8003d1c:	2001      	movs	r0, #1
 8003d1e:	f000 fc48 	bl	80045b2 <xQueueCreateMutexStatic>
 8003d22:	61f8      	str	r0, [r7, #28]
 8003d24:	e00e      	b.n	8003d44 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d10b      	bne.n	8003d44 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d004      	beq.n	8003d3c <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8003d32:	2004      	movs	r0, #4
 8003d34:	f000 fc25 	bl	8004582 <xQueueCreateMutex>
 8003d38:	61f8      	str	r0, [r7, #28]
 8003d3a:	e003      	b.n	8003d44 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8003d3c:	2001      	movs	r0, #1
 8003d3e:	f000 fc20 	bl	8004582 <xQueueCreateMutex>
 8003d42:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00c      	beq.n	8003d64 <osMutexNew+0xee>
        if (attr != NULL) {
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d003      	beq.n	8003d58 <osMutexNew+0xe2>
          name = attr->name;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	60fb      	str	r3, [r7, #12]
 8003d56:	e001      	b.n	8003d5c <osMutexNew+0xe6>
        } else {
          name = NULL;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8003d5c:	68f9      	ldr	r1, [r7, #12]
 8003d5e:	69f8      	ldr	r0, [r7, #28]
 8003d60:	f001 f9ea 	bl	8005138 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d006      	beq.n	8003d78 <osMutexNew+0x102>
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d003      	beq.n	8003d78 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	f043 0301 	orr.w	r3, r3, #1
 8003d76:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8003d78:	69fb      	ldr	r3, [r7, #28]
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3720      	adds	r7, #32
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b086      	sub	sp, #24
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
 8003d8a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f023 0301 	bic.w	r3, r3, #1
 8003d92:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003da0:	f3ef 8305 	mrs	r3, IPSR
 8003da4:	60bb      	str	r3, [r7, #8]
  return(result);
 8003da6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d003      	beq.n	8003db4 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8003dac:	f06f 0305 	mvn.w	r3, #5
 8003db0:	617b      	str	r3, [r7, #20]
 8003db2:	e02c      	b.n	8003e0e <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d103      	bne.n	8003dc2 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8003dba:	f06f 0303 	mvn.w	r3, #3
 8003dbe:	617b      	str	r3, [r7, #20]
 8003dc0:	e025      	b.n	8003e0e <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d011      	beq.n	8003dec <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8003dc8:	6839      	ldr	r1, [r7, #0]
 8003dca:	6938      	ldr	r0, [r7, #16]
 8003dcc:	f000 fc41 	bl	8004652 <xQueueTakeMutexRecursive>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d01b      	beq.n	8003e0e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d003      	beq.n	8003de4 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8003ddc:	f06f 0301 	mvn.w	r3, #1
 8003de0:	617b      	str	r3, [r7, #20]
 8003de2:	e014      	b.n	8003e0e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8003de4:	f06f 0302 	mvn.w	r3, #2
 8003de8:	617b      	str	r3, [r7, #20]
 8003dea:	e010      	b.n	8003e0e <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8003dec:	6839      	ldr	r1, [r7, #0]
 8003dee:	6938      	ldr	r0, [r7, #16]
 8003df0:	f000 fee8 	bl	8004bc4 <xQueueSemaphoreTake>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d009      	beq.n	8003e0e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d003      	beq.n	8003e08 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8003e00:	f06f 0301 	mvn.w	r3, #1
 8003e04:	617b      	str	r3, [r7, #20]
 8003e06:	e002      	b.n	8003e0e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8003e08:	f06f 0302 	mvn.w	r3, #2
 8003e0c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8003e0e:	697b      	ldr	r3, [r7, #20]
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3718      	adds	r7, #24
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f023 0301 	bic.w	r3, r3, #1
 8003e26:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8003e30:	2300      	movs	r3, #0
 8003e32:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e34:	f3ef 8305 	mrs	r3, IPSR
 8003e38:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e3a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d003      	beq.n	8003e48 <osMutexRelease+0x30>
    stat = osErrorISR;
 8003e40:	f06f 0305 	mvn.w	r3, #5
 8003e44:	617b      	str	r3, [r7, #20]
 8003e46:	e01f      	b.n	8003e88 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d103      	bne.n	8003e56 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8003e4e:	f06f 0303 	mvn.w	r3, #3
 8003e52:	617b      	str	r3, [r7, #20]
 8003e54:	e018      	b.n	8003e88 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d009      	beq.n	8003e70 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8003e5c:	6938      	ldr	r0, [r7, #16]
 8003e5e:	f000 fbc3 	bl	80045e8 <xQueueGiveMutexRecursive>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d00f      	beq.n	8003e88 <osMutexRelease+0x70>
        stat = osErrorResource;
 8003e68:	f06f 0302 	mvn.w	r3, #2
 8003e6c:	617b      	str	r3, [r7, #20]
 8003e6e:	e00b      	b.n	8003e88 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8003e70:	2300      	movs	r3, #0
 8003e72:	2200      	movs	r2, #0
 8003e74:	2100      	movs	r1, #0
 8003e76:	6938      	ldr	r0, [r7, #16]
 8003e78:	f000 fc22 	bl	80046c0 <xQueueGenericSend>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d002      	beq.n	8003e88 <osMutexRelease+0x70>
        stat = osErrorResource;
 8003e82:	f06f 0302 	mvn.w	r3, #2
 8003e86:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8003e88:	697b      	ldr	r3, [r7, #20]
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3718      	adds	r7, #24
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b08a      	sub	sp, #40	@ 0x28
 8003e96:	af02      	add	r7, sp, #8
 8003e98:	60f8      	str	r0, [r7, #12]
 8003e9a:	60b9      	str	r1, [r7, #8]
 8003e9c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ea2:	f3ef 8305 	mrs	r3, IPSR
 8003ea6:	613b      	str	r3, [r7, #16]
  return(result);
 8003ea8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d15f      	bne.n	8003f6e <osMessageQueueNew+0xdc>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d05c      	beq.n	8003f6e <osMessageQueueNew+0xdc>
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d059      	beq.n	8003f6e <osMessageQueueNew+0xdc>
    mem = -1;
 8003eba:	f04f 33ff 	mov.w	r3, #4294967295
 8003ebe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d029      	beq.n	8003f1a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d012      	beq.n	8003ef4 <osMessageQueueNew+0x62>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	68db      	ldr	r3, [r3, #12]
 8003ed2:	2b4f      	cmp	r3, #79	@ 0x4f
 8003ed4:	d90e      	bls.n	8003ef4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00a      	beq.n	8003ef4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	695a      	ldr	r2, [r3, #20]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	68b9      	ldr	r1, [r7, #8]
 8003ee6:	fb01 f303 	mul.w	r3, r1, r3
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d302      	bcc.n	8003ef4 <osMessageQueueNew+0x62>
        mem = 1;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	61bb      	str	r3, [r7, #24]
 8003ef2:	e014      	b.n	8003f1e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d110      	bne.n	8003f1e <osMessageQueueNew+0x8c>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10c      	bne.n	8003f1e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d108      	bne.n	8003f1e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	695b      	ldr	r3, [r3, #20]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d104      	bne.n	8003f1e <osMessageQueueNew+0x8c>
          mem = 0;
 8003f14:	2300      	movs	r3, #0
 8003f16:	61bb      	str	r3, [r7, #24]
 8003f18:	e001      	b.n	8003f1e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d10b      	bne.n	8003f3c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	691a      	ldr	r2, [r3, #16]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	2100      	movs	r1, #0
 8003f2e:	9100      	str	r1, [sp, #0]
 8003f30:	68b9      	ldr	r1, [r7, #8]
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f000 fa30 	bl	8004398 <xQueueGenericCreateStatic>
 8003f38:	61f8      	str	r0, [r7, #28]
 8003f3a:	e008      	b.n	8003f4e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d105      	bne.n	8003f4e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8003f42:	2200      	movs	r2, #0
 8003f44:	68b9      	ldr	r1, [r7, #8]
 8003f46:	68f8      	ldr	r0, [r7, #12]
 8003f48:	f000 faa3 	bl	8004492 <xQueueGenericCreate>
 8003f4c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00c      	beq.n	8003f6e <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d003      	beq.n	8003f62 <osMessageQueueNew+0xd0>
        name = attr->name;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	617b      	str	r3, [r7, #20]
 8003f60:	e001      	b.n	8003f66 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8003f62:	2300      	movs	r3, #0
 8003f64:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8003f66:	6979      	ldr	r1, [r7, #20]
 8003f68:	69f8      	ldr	r0, [r7, #28]
 8003f6a:	f001 f8e5 	bl	8005138 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003f6e:	69fb      	ldr	r3, [r7, #28]
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3720      	adds	r7, #32
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b088      	sub	sp, #32
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	603b      	str	r3, [r7, #0]
 8003f84:	4613      	mov	r3, r2
 8003f86:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f90:	f3ef 8305 	mrs	r3, IPSR
 8003f94:	617b      	str	r3, [r7, #20]
  return(result);
 8003f96:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d028      	beq.n	8003fee <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d005      	beq.n	8003fae <osMessageQueuePut+0x36>
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d002      	beq.n	8003fae <osMessageQueuePut+0x36>
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d003      	beq.n	8003fb6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8003fae:	f06f 0303 	mvn.w	r3, #3
 8003fb2:	61fb      	str	r3, [r7, #28]
 8003fb4:	e038      	b.n	8004028 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8003fba:	f107 0210 	add.w	r2, r7, #16
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	68b9      	ldr	r1, [r7, #8]
 8003fc2:	69b8      	ldr	r0, [r7, #24]
 8003fc4:	f000 fc7e 	bl	80048c4 <xQueueGenericSendFromISR>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d003      	beq.n	8003fd6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8003fce:	f06f 0302 	mvn.w	r3, #2
 8003fd2:	61fb      	str	r3, [r7, #28]
 8003fd4:	e028      	b.n	8004028 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d025      	beq.n	8004028 <osMessageQueuePut+0xb0>
 8003fdc:	4b15      	ldr	r3, [pc, #84]	@ (8004034 <osMessageQueuePut+0xbc>)
 8003fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fe2:	601a      	str	r2, [r3, #0]
 8003fe4:	f3bf 8f4f 	dsb	sy
 8003fe8:	f3bf 8f6f 	isb	sy
 8003fec:	e01c      	b.n	8004028 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d002      	beq.n	8003ffa <osMessageQueuePut+0x82>
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d103      	bne.n	8004002 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8003ffa:	f06f 0303 	mvn.w	r3, #3
 8003ffe:	61fb      	str	r3, [r7, #28]
 8004000:	e012      	b.n	8004028 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004002:	2300      	movs	r3, #0
 8004004:	683a      	ldr	r2, [r7, #0]
 8004006:	68b9      	ldr	r1, [r7, #8]
 8004008:	69b8      	ldr	r0, [r7, #24]
 800400a:	f000 fb59 	bl	80046c0 <xQueueGenericSend>
 800400e:	4603      	mov	r3, r0
 8004010:	2b01      	cmp	r3, #1
 8004012:	d009      	beq.n	8004028 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800401a:	f06f 0301 	mvn.w	r3, #1
 800401e:	61fb      	str	r3, [r7, #28]
 8004020:	e002      	b.n	8004028 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8004022:	f06f 0302 	mvn.w	r3, #2
 8004026:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004028:	69fb      	ldr	r3, [r7, #28]
}
 800402a:	4618      	mov	r0, r3
 800402c:	3720      	adds	r7, #32
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	e000ed04 	.word	0xe000ed04

08004038 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004038:	b580      	push	{r7, lr}
 800403a:	b088      	sub	sp, #32
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
 8004044:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800404a:	2300      	movs	r3, #0
 800404c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800404e:	f3ef 8305 	mrs	r3, IPSR
 8004052:	617b      	str	r3, [r7, #20]
  return(result);
 8004054:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004056:	2b00      	cmp	r3, #0
 8004058:	d028      	beq.n	80040ac <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d005      	beq.n	800406c <osMessageQueueGet+0x34>
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d002      	beq.n	800406c <osMessageQueueGet+0x34>
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800406c:	f06f 0303 	mvn.w	r3, #3
 8004070:	61fb      	str	r3, [r7, #28]
 8004072:	e037      	b.n	80040e4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004074:	2300      	movs	r3, #0
 8004076:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004078:	f107 0310 	add.w	r3, r7, #16
 800407c:	461a      	mov	r2, r3
 800407e:	68b9      	ldr	r1, [r7, #8]
 8004080:	69b8      	ldr	r0, [r7, #24]
 8004082:	f000 feaf 	bl	8004de4 <xQueueReceiveFromISR>
 8004086:	4603      	mov	r3, r0
 8004088:	2b01      	cmp	r3, #1
 800408a:	d003      	beq.n	8004094 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800408c:	f06f 0302 	mvn.w	r3, #2
 8004090:	61fb      	str	r3, [r7, #28]
 8004092:	e027      	b.n	80040e4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d024      	beq.n	80040e4 <osMessageQueueGet+0xac>
 800409a:	4b15      	ldr	r3, [pc, #84]	@ (80040f0 <osMessageQueueGet+0xb8>)
 800409c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040a0:	601a      	str	r2, [r3, #0]
 80040a2:	f3bf 8f4f 	dsb	sy
 80040a6:	f3bf 8f6f 	isb	sy
 80040aa:	e01b      	b.n	80040e4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d002      	beq.n	80040b8 <osMessageQueueGet+0x80>
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d103      	bne.n	80040c0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80040b8:	f06f 0303 	mvn.w	r3, #3
 80040bc:	61fb      	str	r3, [r7, #28]
 80040be:	e011      	b.n	80040e4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80040c0:	683a      	ldr	r2, [r7, #0]
 80040c2:	68b9      	ldr	r1, [r7, #8]
 80040c4:	69b8      	ldr	r0, [r7, #24]
 80040c6:	f000 fc9b 	bl	8004a00 <xQueueReceive>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d009      	beq.n	80040e4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80040d6:	f06f 0301 	mvn.w	r3, #1
 80040da:	61fb      	str	r3, [r7, #28]
 80040dc:	e002      	b.n	80040e4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80040de:	f06f 0302 	mvn.w	r3, #2
 80040e2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80040e4:	69fb      	ldr	r3, [r7, #28]
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3720      	adds	r7, #32
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	e000ed04 	.word	0xe000ed04

080040f4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80040f4:	b480      	push	{r7}
 80040f6:	b085      	sub	sp, #20
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	4a07      	ldr	r2, [pc, #28]	@ (8004120 <vApplicationGetIdleTaskMemory+0x2c>)
 8004104:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	4a06      	ldr	r2, [pc, #24]	@ (8004124 <vApplicationGetIdleTaskMemory+0x30>)
 800410a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2280      	movs	r2, #128	@ 0x80
 8004110:	601a      	str	r2, [r3, #0]
}
 8004112:	bf00      	nop
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	20000238 	.word	0x20000238
 8004124:	200002e0 	.word	0x200002e0

08004128 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004128:	b480      	push	{r7}
 800412a:	b085      	sub	sp, #20
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	4a07      	ldr	r2, [pc, #28]	@ (8004154 <vApplicationGetTimerTaskMemory+0x2c>)
 8004138:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	4a06      	ldr	r2, [pc, #24]	@ (8004158 <vApplicationGetTimerTaskMemory+0x30>)
 800413e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004146:	601a      	str	r2, [r3, #0]
}
 8004148:	bf00      	nop
 800414a:	3714      	adds	r7, #20
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr
 8004154:	200004e0 	.word	0x200004e0
 8004158:	20000588 	.word	0x20000588

0800415c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f103 0208 	add.w	r2, r3, #8
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f04f 32ff 	mov.w	r2, #4294967295
 8004174:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f103 0208 	add.w	r2, r3, #8
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f103 0208 	add.w	r2, r3, #8
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004190:	bf00      	nop
 8004192:	370c      	adds	r7, #12
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr

0800419c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80041aa:	bf00      	nop
 80041ac:	370c      	adds	r7, #12
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr

080041b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80041b6:	b480      	push	{r7}
 80041b8:	b085      	sub	sp, #20
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	6078      	str	r0, [r7, #4]
 80041be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	68fa      	ldr	r2, [r7, #12]
 80041ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	689a      	ldr	r2, [r3, #8]
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	683a      	ldr	r2, [r7, #0]
 80041da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	683a      	ldr	r2, [r7, #0]
 80041e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	1c5a      	adds	r2, r3, #1
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	601a      	str	r2, [r3, #0]
}
 80041f2:	bf00      	nop
 80041f4:	3714      	adds	r7, #20
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr

080041fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80041fe:	b480      	push	{r7}
 8004200:	b085      	sub	sp, #20
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
 8004206:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004214:	d103      	bne.n	800421e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	60fb      	str	r3, [r7, #12]
 800421c:	e00c      	b.n	8004238 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	3308      	adds	r3, #8
 8004222:	60fb      	str	r3, [r7, #12]
 8004224:	e002      	b.n	800422c <vListInsert+0x2e>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	60fb      	str	r3, [r7, #12]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68ba      	ldr	r2, [r7, #8]
 8004234:	429a      	cmp	r2, r3
 8004236:	d2f6      	bcs.n	8004226 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	685a      	ldr	r2, [r3, #4]
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	683a      	ldr	r2, [r7, #0]
 8004246:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	68fa      	ldr	r2, [r7, #12]
 800424c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	683a      	ldr	r2, [r7, #0]
 8004252:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	1c5a      	adds	r2, r3, #1
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	601a      	str	r2, [r3, #0]
}
 8004264:	bf00      	nop
 8004266:	3714      	adds	r7, #20
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004270:	b480      	push	{r7}
 8004272:	b085      	sub	sp, #20
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	6892      	ldr	r2, [r2, #8]
 8004286:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	6852      	ldr	r2, [r2, #4]
 8004290:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	429a      	cmp	r2, r3
 800429a:	d103      	bne.n	80042a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689a      	ldr	r2, [r3, #8]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	1e5a      	subs	r2, r3, #1
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3714      	adds	r7, #20
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d10b      	bne.n	80042f0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80042d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042dc:	f383 8811 	msr	BASEPRI, r3
 80042e0:	f3bf 8f6f 	isb	sy
 80042e4:	f3bf 8f4f 	dsb	sy
 80042e8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80042ea:	bf00      	nop
 80042ec:	bf00      	nop
 80042ee:	e7fd      	b.n	80042ec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80042f0:	f002 fc52 	bl	8006b98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042fc:	68f9      	ldr	r1, [r7, #12]
 80042fe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004300:	fb01 f303 	mul.w	r3, r1, r3
 8004304:	441a      	add	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004320:	3b01      	subs	r3, #1
 8004322:	68f9      	ldr	r1, [r7, #12]
 8004324:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004326:	fb01 f303 	mul.w	r3, r1, r3
 800432a:	441a      	add	r2, r3
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	22ff      	movs	r2, #255	@ 0xff
 8004334:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	22ff      	movs	r2, #255	@ 0xff
 800433c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d114      	bne.n	8004370 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d01a      	beq.n	8004384 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	3310      	adds	r3, #16
 8004352:	4618      	mov	r0, r3
 8004354:	f001 fbe0 	bl	8005b18 <xTaskRemoveFromEventList>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d012      	beq.n	8004384 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800435e:	4b0d      	ldr	r3, [pc, #52]	@ (8004394 <xQueueGenericReset+0xd0>)
 8004360:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	f3bf 8f4f 	dsb	sy
 800436a:	f3bf 8f6f 	isb	sy
 800436e:	e009      	b.n	8004384 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	3310      	adds	r3, #16
 8004374:	4618      	mov	r0, r3
 8004376:	f7ff fef1 	bl	800415c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	3324      	adds	r3, #36	@ 0x24
 800437e:	4618      	mov	r0, r3
 8004380:	f7ff feec 	bl	800415c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004384:	f002 fc3a 	bl	8006bfc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004388:	2301      	movs	r3, #1
}
 800438a:	4618      	mov	r0, r3
 800438c:	3710      	adds	r7, #16
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	e000ed04 	.word	0xe000ed04

08004398 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004398:	b580      	push	{r7, lr}
 800439a:	b08e      	sub	sp, #56	@ 0x38
 800439c:	af02      	add	r7, sp, #8
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
 80043a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d10b      	bne.n	80043c4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80043ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043b0:	f383 8811 	msr	BASEPRI, r3
 80043b4:	f3bf 8f6f 	isb	sy
 80043b8:	f3bf 8f4f 	dsb	sy
 80043bc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80043be:	bf00      	nop
 80043c0:	bf00      	nop
 80043c2:	e7fd      	b.n	80043c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d10b      	bne.n	80043e2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80043ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043ce:	f383 8811 	msr	BASEPRI, r3
 80043d2:	f3bf 8f6f 	isb	sy
 80043d6:	f3bf 8f4f 	dsb	sy
 80043da:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80043dc:	bf00      	nop
 80043de:	bf00      	nop
 80043e0:	e7fd      	b.n	80043de <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d002      	beq.n	80043ee <xQueueGenericCreateStatic+0x56>
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <xQueueGenericCreateStatic+0x5a>
 80043ee:	2301      	movs	r3, #1
 80043f0:	e000      	b.n	80043f4 <xQueueGenericCreateStatic+0x5c>
 80043f2:	2300      	movs	r3, #0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d10b      	bne.n	8004410 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80043f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043fc:	f383 8811 	msr	BASEPRI, r3
 8004400:	f3bf 8f6f 	isb	sy
 8004404:	f3bf 8f4f 	dsb	sy
 8004408:	623b      	str	r3, [r7, #32]
}
 800440a:	bf00      	nop
 800440c:	bf00      	nop
 800440e:	e7fd      	b.n	800440c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d102      	bne.n	800441c <xQueueGenericCreateStatic+0x84>
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <xQueueGenericCreateStatic+0x88>
 800441c:	2301      	movs	r3, #1
 800441e:	e000      	b.n	8004422 <xQueueGenericCreateStatic+0x8a>
 8004420:	2300      	movs	r3, #0
 8004422:	2b00      	cmp	r3, #0
 8004424:	d10b      	bne.n	800443e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800442a:	f383 8811 	msr	BASEPRI, r3
 800442e:	f3bf 8f6f 	isb	sy
 8004432:	f3bf 8f4f 	dsb	sy
 8004436:	61fb      	str	r3, [r7, #28]
}
 8004438:	bf00      	nop
 800443a:	bf00      	nop
 800443c:	e7fd      	b.n	800443a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800443e:	2350      	movs	r3, #80	@ 0x50
 8004440:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	2b50      	cmp	r3, #80	@ 0x50
 8004446:	d00b      	beq.n	8004460 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800444c:	f383 8811 	msr	BASEPRI, r3
 8004450:	f3bf 8f6f 	isb	sy
 8004454:	f3bf 8f4f 	dsb	sy
 8004458:	61bb      	str	r3, [r7, #24]
}
 800445a:	bf00      	nop
 800445c:	bf00      	nop
 800445e:	e7fd      	b.n	800445c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004460:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004468:	2b00      	cmp	r3, #0
 800446a:	d00d      	beq.n	8004488 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800446c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004474:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	4613      	mov	r3, r2
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	68b9      	ldr	r1, [r7, #8]
 8004482:	68f8      	ldr	r0, [r7, #12]
 8004484:	f000 f840 	bl	8004508 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800448a:	4618      	mov	r0, r3
 800448c:	3730      	adds	r7, #48	@ 0x30
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}

08004492 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004492:	b580      	push	{r7, lr}
 8004494:	b08a      	sub	sp, #40	@ 0x28
 8004496:	af02      	add	r7, sp, #8
 8004498:	60f8      	str	r0, [r7, #12]
 800449a:	60b9      	str	r1, [r7, #8]
 800449c:	4613      	mov	r3, r2
 800449e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d10b      	bne.n	80044be <xQueueGenericCreate+0x2c>
	__asm volatile
 80044a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044aa:	f383 8811 	msr	BASEPRI, r3
 80044ae:	f3bf 8f6f 	isb	sy
 80044b2:	f3bf 8f4f 	dsb	sy
 80044b6:	613b      	str	r3, [r7, #16]
}
 80044b8:	bf00      	nop
 80044ba:	bf00      	nop
 80044bc:	e7fd      	b.n	80044ba <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	68ba      	ldr	r2, [r7, #8]
 80044c2:	fb02 f303 	mul.w	r3, r2, r3
 80044c6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	3350      	adds	r3, #80	@ 0x50
 80044cc:	4618      	mov	r0, r3
 80044ce:	f002 fc85 	bl	8006ddc <pvPortMalloc>
 80044d2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d011      	beq.n	80044fe <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	3350      	adds	r3, #80	@ 0x50
 80044e2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80044ec:	79fa      	ldrb	r2, [r7, #7]
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	9300      	str	r3, [sp, #0]
 80044f2:	4613      	mov	r3, r2
 80044f4:	697a      	ldr	r2, [r7, #20]
 80044f6:	68b9      	ldr	r1, [r7, #8]
 80044f8:	68f8      	ldr	r0, [r7, #12]
 80044fa:	f000 f805 	bl	8004508 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80044fe:	69bb      	ldr	r3, [r7, #24]
	}
 8004500:	4618      	mov	r0, r3
 8004502:	3720      	adds	r7, #32
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
 8004514:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d103      	bne.n	8004524 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800451c:	69bb      	ldr	r3, [r7, #24]
 800451e:	69ba      	ldr	r2, [r7, #24]
 8004520:	601a      	str	r2, [r3, #0]
 8004522:	e002      	b.n	800452a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004524:	69bb      	ldr	r3, [r7, #24]
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004530:	69bb      	ldr	r3, [r7, #24]
 8004532:	68ba      	ldr	r2, [r7, #8]
 8004534:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004536:	2101      	movs	r1, #1
 8004538:	69b8      	ldr	r0, [r7, #24]
 800453a:	f7ff fec3 	bl	80042c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	78fa      	ldrb	r2, [r7, #3]
 8004542:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004546:	bf00      	nop
 8004548:	3710      	adds	r7, #16
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}

0800454e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800454e:	b580      	push	{r7, lr}
 8004550:	b082      	sub	sp, #8
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d00e      	beq.n	800457a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800456e:	2300      	movs	r3, #0
 8004570:	2200      	movs	r2, #0
 8004572:	2100      	movs	r1, #0
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f000 f8a3 	bl	80046c0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800457a:	bf00      	nop
 800457c:	3708      	adds	r7, #8
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}

08004582 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004582:	b580      	push	{r7, lr}
 8004584:	b086      	sub	sp, #24
 8004586:	af00      	add	r7, sp, #0
 8004588:	4603      	mov	r3, r0
 800458a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800458c:	2301      	movs	r3, #1
 800458e:	617b      	str	r3, [r7, #20]
 8004590:	2300      	movs	r3, #0
 8004592:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004594:	79fb      	ldrb	r3, [r7, #7]
 8004596:	461a      	mov	r2, r3
 8004598:	6939      	ldr	r1, [r7, #16]
 800459a:	6978      	ldr	r0, [r7, #20]
 800459c:	f7ff ff79 	bl	8004492 <xQueueGenericCreate>
 80045a0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80045a2:	68f8      	ldr	r0, [r7, #12]
 80045a4:	f7ff ffd3 	bl	800454e <prvInitialiseMutex>

		return xNewQueue;
 80045a8:	68fb      	ldr	r3, [r7, #12]
	}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80045b2:	b580      	push	{r7, lr}
 80045b4:	b088      	sub	sp, #32
 80045b6:	af02      	add	r7, sp, #8
 80045b8:	4603      	mov	r3, r0
 80045ba:	6039      	str	r1, [r7, #0]
 80045bc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80045be:	2301      	movs	r3, #1
 80045c0:	617b      	str	r3, [r7, #20]
 80045c2:	2300      	movs	r3, #0
 80045c4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80045c6:	79fb      	ldrb	r3, [r7, #7]
 80045c8:	9300      	str	r3, [sp, #0]
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	2200      	movs	r2, #0
 80045ce:	6939      	ldr	r1, [r7, #16]
 80045d0:	6978      	ldr	r0, [r7, #20]
 80045d2:	f7ff fee1 	bl	8004398 <xQueueGenericCreateStatic>
 80045d6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80045d8:	68f8      	ldr	r0, [r7, #12]
 80045da:	f7ff ffb8 	bl	800454e <prvInitialiseMutex>

		return xNewQueue;
 80045de:	68fb      	ldr	r3, [r7, #12]
	}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3718      	adds	r7, #24
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80045e8:	b590      	push	{r4, r7, lr}
 80045ea:	b087      	sub	sp, #28
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d10b      	bne.n	8004612 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80045fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045fe:	f383 8811 	msr	BASEPRI, r3
 8004602:	f3bf 8f6f 	isb	sy
 8004606:	f3bf 8f4f 	dsb	sy
 800460a:	60fb      	str	r3, [r7, #12]
}
 800460c:	bf00      	nop
 800460e:	bf00      	nop
 8004610:	e7fd      	b.n	800460e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	689c      	ldr	r4, [r3, #8]
 8004616:	f001 fc45 	bl	8005ea4 <xTaskGetCurrentTaskHandle>
 800461a:	4603      	mov	r3, r0
 800461c:	429c      	cmp	r4, r3
 800461e:	d111      	bne.n	8004644 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	1e5a      	subs	r2, r3, #1
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d105      	bne.n	800463e <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8004632:	2300      	movs	r3, #0
 8004634:	2200      	movs	r2, #0
 8004636:	2100      	movs	r1, #0
 8004638:	6938      	ldr	r0, [r7, #16]
 800463a:	f000 f841 	bl	80046c0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800463e:	2301      	movs	r3, #1
 8004640:	617b      	str	r3, [r7, #20]
 8004642:	e001      	b.n	8004648 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8004644:	2300      	movs	r3, #0
 8004646:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8004648:	697b      	ldr	r3, [r7, #20]
	}
 800464a:	4618      	mov	r0, r3
 800464c:	371c      	adds	r7, #28
 800464e:	46bd      	mov	sp, r7
 8004650:	bd90      	pop	{r4, r7, pc}

08004652 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8004652:	b590      	push	{r4, r7, lr}
 8004654:	b087      	sub	sp, #28
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
 800465a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d10b      	bne.n	800467e <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8004666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800466a:	f383 8811 	msr	BASEPRI, r3
 800466e:	f3bf 8f6f 	isb	sy
 8004672:	f3bf 8f4f 	dsb	sy
 8004676:	60fb      	str	r3, [r7, #12]
}
 8004678:	bf00      	nop
 800467a:	bf00      	nop
 800467c:	e7fd      	b.n	800467a <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	689c      	ldr	r4, [r3, #8]
 8004682:	f001 fc0f 	bl	8005ea4 <xTaskGetCurrentTaskHandle>
 8004686:	4603      	mov	r3, r0
 8004688:	429c      	cmp	r4, r3
 800468a:	d107      	bne.n	800469c <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	1c5a      	adds	r2, r3, #1
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8004696:	2301      	movs	r3, #1
 8004698:	617b      	str	r3, [r7, #20]
 800469a:	e00c      	b.n	80046b6 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800469c:	6839      	ldr	r1, [r7, #0]
 800469e:	6938      	ldr	r0, [r7, #16]
 80046a0:	f000 fa90 	bl	8004bc4 <xQueueSemaphoreTake>
 80046a4:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d004      	beq.n	80046b6 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	1c5a      	adds	r2, r3, #1
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80046b6:	697b      	ldr	r3, [r7, #20]
	}
 80046b8:	4618      	mov	r0, r3
 80046ba:	371c      	adds	r7, #28
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd90      	pop	{r4, r7, pc}

080046c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b08e      	sub	sp, #56	@ 0x38
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	607a      	str	r2, [r7, #4]
 80046cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80046ce:	2300      	movs	r3, #0
 80046d0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80046d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d10b      	bne.n	80046f4 <xQueueGenericSend+0x34>
	__asm volatile
 80046dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046e0:	f383 8811 	msr	BASEPRI, r3
 80046e4:	f3bf 8f6f 	isb	sy
 80046e8:	f3bf 8f4f 	dsb	sy
 80046ec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80046ee:	bf00      	nop
 80046f0:	bf00      	nop
 80046f2:	e7fd      	b.n	80046f0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d103      	bne.n	8004702 <xQueueGenericSend+0x42>
 80046fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d101      	bne.n	8004706 <xQueueGenericSend+0x46>
 8004702:	2301      	movs	r3, #1
 8004704:	e000      	b.n	8004708 <xQueueGenericSend+0x48>
 8004706:	2300      	movs	r3, #0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10b      	bne.n	8004724 <xQueueGenericSend+0x64>
	__asm volatile
 800470c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004710:	f383 8811 	msr	BASEPRI, r3
 8004714:	f3bf 8f6f 	isb	sy
 8004718:	f3bf 8f4f 	dsb	sy
 800471c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800471e:	bf00      	nop
 8004720:	bf00      	nop
 8004722:	e7fd      	b.n	8004720 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	2b02      	cmp	r3, #2
 8004728:	d103      	bne.n	8004732 <xQueueGenericSend+0x72>
 800472a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800472e:	2b01      	cmp	r3, #1
 8004730:	d101      	bne.n	8004736 <xQueueGenericSend+0x76>
 8004732:	2301      	movs	r3, #1
 8004734:	e000      	b.n	8004738 <xQueueGenericSend+0x78>
 8004736:	2300      	movs	r3, #0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d10b      	bne.n	8004754 <xQueueGenericSend+0x94>
	__asm volatile
 800473c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004740:	f383 8811 	msr	BASEPRI, r3
 8004744:	f3bf 8f6f 	isb	sy
 8004748:	f3bf 8f4f 	dsb	sy
 800474c:	623b      	str	r3, [r7, #32]
}
 800474e:	bf00      	nop
 8004750:	bf00      	nop
 8004752:	e7fd      	b.n	8004750 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004754:	f001 fbb6 	bl	8005ec4 <xTaskGetSchedulerState>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d102      	bne.n	8004764 <xQueueGenericSend+0xa4>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <xQueueGenericSend+0xa8>
 8004764:	2301      	movs	r3, #1
 8004766:	e000      	b.n	800476a <xQueueGenericSend+0xaa>
 8004768:	2300      	movs	r3, #0
 800476a:	2b00      	cmp	r3, #0
 800476c:	d10b      	bne.n	8004786 <xQueueGenericSend+0xc6>
	__asm volatile
 800476e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004772:	f383 8811 	msr	BASEPRI, r3
 8004776:	f3bf 8f6f 	isb	sy
 800477a:	f3bf 8f4f 	dsb	sy
 800477e:	61fb      	str	r3, [r7, #28]
}
 8004780:	bf00      	nop
 8004782:	bf00      	nop
 8004784:	e7fd      	b.n	8004782 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004786:	f002 fa07 	bl	8006b98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800478a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800478c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800478e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004792:	429a      	cmp	r2, r3
 8004794:	d302      	bcc.n	800479c <xQueueGenericSend+0xdc>
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	2b02      	cmp	r3, #2
 800479a:	d129      	bne.n	80047f0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	68b9      	ldr	r1, [r7, #8]
 80047a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047a2:	f000 fbb9 	bl	8004f18 <prvCopyDataToQueue>
 80047a6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d010      	beq.n	80047d2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b2:	3324      	adds	r3, #36	@ 0x24
 80047b4:	4618      	mov	r0, r3
 80047b6:	f001 f9af 	bl	8005b18 <xTaskRemoveFromEventList>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d013      	beq.n	80047e8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80047c0:	4b3f      	ldr	r3, [pc, #252]	@ (80048c0 <xQueueGenericSend+0x200>)
 80047c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047c6:	601a      	str	r2, [r3, #0]
 80047c8:	f3bf 8f4f 	dsb	sy
 80047cc:	f3bf 8f6f 	isb	sy
 80047d0:	e00a      	b.n	80047e8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80047d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d007      	beq.n	80047e8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80047d8:	4b39      	ldr	r3, [pc, #228]	@ (80048c0 <xQueueGenericSend+0x200>)
 80047da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	f3bf 8f4f 	dsb	sy
 80047e4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80047e8:	f002 fa08 	bl	8006bfc <vPortExitCritical>
				return pdPASS;
 80047ec:	2301      	movs	r3, #1
 80047ee:	e063      	b.n	80048b8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d103      	bne.n	80047fe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80047f6:	f002 fa01 	bl	8006bfc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80047fa:	2300      	movs	r3, #0
 80047fc:	e05c      	b.n	80048b8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80047fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004800:	2b00      	cmp	r3, #0
 8004802:	d106      	bne.n	8004812 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004804:	f107 0314 	add.w	r3, r7, #20
 8004808:	4618      	mov	r0, r3
 800480a:	f001 f9e9 	bl	8005be0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800480e:	2301      	movs	r3, #1
 8004810:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004812:	f002 f9f3 	bl	8006bfc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004816:	f000 ff51 	bl	80056bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800481a:	f002 f9bd 	bl	8006b98 <vPortEnterCritical>
 800481e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004820:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004824:	b25b      	sxtb	r3, r3
 8004826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800482a:	d103      	bne.n	8004834 <xQueueGenericSend+0x174>
 800482c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800482e:	2200      	movs	r2, #0
 8004830:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004836:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800483a:	b25b      	sxtb	r3, r3
 800483c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004840:	d103      	bne.n	800484a <xQueueGenericSend+0x18a>
 8004842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004844:	2200      	movs	r2, #0
 8004846:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800484a:	f002 f9d7 	bl	8006bfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800484e:	1d3a      	adds	r2, r7, #4
 8004850:	f107 0314 	add.w	r3, r7, #20
 8004854:	4611      	mov	r1, r2
 8004856:	4618      	mov	r0, r3
 8004858:	f001 f9d8 	bl	8005c0c <xTaskCheckForTimeOut>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d124      	bne.n	80048ac <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004862:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004864:	f000 fc50 	bl	8005108 <prvIsQueueFull>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d018      	beq.n	80048a0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800486e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004870:	3310      	adds	r3, #16
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	4611      	mov	r1, r2
 8004876:	4618      	mov	r0, r3
 8004878:	f001 f8fc 	bl	8005a74 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800487c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800487e:	f000 fbdb 	bl	8005038 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004882:	f000 ff29 	bl	80056d8 <xTaskResumeAll>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	f47f af7c 	bne.w	8004786 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800488e:	4b0c      	ldr	r3, [pc, #48]	@ (80048c0 <xQueueGenericSend+0x200>)
 8004890:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004894:	601a      	str	r2, [r3, #0]
 8004896:	f3bf 8f4f 	dsb	sy
 800489a:	f3bf 8f6f 	isb	sy
 800489e:	e772      	b.n	8004786 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80048a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048a2:	f000 fbc9 	bl	8005038 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048a6:	f000 ff17 	bl	80056d8 <xTaskResumeAll>
 80048aa:	e76c      	b.n	8004786 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80048ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048ae:	f000 fbc3 	bl	8005038 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80048b2:	f000 ff11 	bl	80056d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80048b6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3738      	adds	r7, #56	@ 0x38
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	e000ed04 	.word	0xe000ed04

080048c4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b090      	sub	sp, #64	@ 0x40
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
 80048d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80048d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10b      	bne.n	80048f4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80048dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e0:	f383 8811 	msr	BASEPRI, r3
 80048e4:	f3bf 8f6f 	isb	sy
 80048e8:	f3bf 8f4f 	dsb	sy
 80048ec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048ee:	bf00      	nop
 80048f0:	bf00      	nop
 80048f2:	e7fd      	b.n	80048f0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d103      	bne.n	8004902 <xQueueGenericSendFromISR+0x3e>
 80048fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d101      	bne.n	8004906 <xQueueGenericSendFromISR+0x42>
 8004902:	2301      	movs	r3, #1
 8004904:	e000      	b.n	8004908 <xQueueGenericSendFromISR+0x44>
 8004906:	2300      	movs	r3, #0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d10b      	bne.n	8004924 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800490c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004910:	f383 8811 	msr	BASEPRI, r3
 8004914:	f3bf 8f6f 	isb	sy
 8004918:	f3bf 8f4f 	dsb	sy
 800491c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800491e:	bf00      	nop
 8004920:	bf00      	nop
 8004922:	e7fd      	b.n	8004920 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	2b02      	cmp	r3, #2
 8004928:	d103      	bne.n	8004932 <xQueueGenericSendFromISR+0x6e>
 800492a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800492c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800492e:	2b01      	cmp	r3, #1
 8004930:	d101      	bne.n	8004936 <xQueueGenericSendFromISR+0x72>
 8004932:	2301      	movs	r3, #1
 8004934:	e000      	b.n	8004938 <xQueueGenericSendFromISR+0x74>
 8004936:	2300      	movs	r3, #0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d10b      	bne.n	8004954 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800493c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004940:	f383 8811 	msr	BASEPRI, r3
 8004944:	f3bf 8f6f 	isb	sy
 8004948:	f3bf 8f4f 	dsb	sy
 800494c:	623b      	str	r3, [r7, #32]
}
 800494e:	bf00      	nop
 8004950:	bf00      	nop
 8004952:	e7fd      	b.n	8004950 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004954:	f002 fa00 	bl	8006d58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004958:	f3ef 8211 	mrs	r2, BASEPRI
 800495c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004960:	f383 8811 	msr	BASEPRI, r3
 8004964:	f3bf 8f6f 	isb	sy
 8004968:	f3bf 8f4f 	dsb	sy
 800496c:	61fa      	str	r2, [r7, #28]
 800496e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004970:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004972:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004976:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800497a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800497c:	429a      	cmp	r2, r3
 800497e:	d302      	bcc.n	8004986 <xQueueGenericSendFromISR+0xc2>
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	2b02      	cmp	r3, #2
 8004984:	d12f      	bne.n	80049e6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004988:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800498c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004994:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004996:	683a      	ldr	r2, [r7, #0]
 8004998:	68b9      	ldr	r1, [r7, #8]
 800499a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800499c:	f000 fabc 	bl	8004f18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80049a0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80049a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a8:	d112      	bne.n	80049d0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d016      	beq.n	80049e0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b4:	3324      	adds	r3, #36	@ 0x24
 80049b6:	4618      	mov	r0, r3
 80049b8:	f001 f8ae 	bl	8005b18 <xTaskRemoveFromEventList>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00e      	beq.n	80049e0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d00b      	beq.n	80049e0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	601a      	str	r2, [r3, #0]
 80049ce:	e007      	b.n	80049e0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80049d0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80049d4:	3301      	adds	r3, #1
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	b25a      	sxtb	r2, r3
 80049da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80049e0:	2301      	movs	r3, #1
 80049e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80049e4:	e001      	b.n	80049ea <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80049e6:	2300      	movs	r3, #0
 80049e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049ec:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80049f4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80049f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3740      	adds	r7, #64	@ 0x40
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b08c      	sub	sp, #48	@ 0x30
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d10b      	bne.n	8004a32 <xQueueReceive+0x32>
	__asm volatile
 8004a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a1e:	f383 8811 	msr	BASEPRI, r3
 8004a22:	f3bf 8f6f 	isb	sy
 8004a26:	f3bf 8f4f 	dsb	sy
 8004a2a:	623b      	str	r3, [r7, #32]
}
 8004a2c:	bf00      	nop
 8004a2e:	bf00      	nop
 8004a30:	e7fd      	b.n	8004a2e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d103      	bne.n	8004a40 <xQueueReceive+0x40>
 8004a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d101      	bne.n	8004a44 <xQueueReceive+0x44>
 8004a40:	2301      	movs	r3, #1
 8004a42:	e000      	b.n	8004a46 <xQueueReceive+0x46>
 8004a44:	2300      	movs	r3, #0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d10b      	bne.n	8004a62 <xQueueReceive+0x62>
	__asm volatile
 8004a4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a4e:	f383 8811 	msr	BASEPRI, r3
 8004a52:	f3bf 8f6f 	isb	sy
 8004a56:	f3bf 8f4f 	dsb	sy
 8004a5a:	61fb      	str	r3, [r7, #28]
}
 8004a5c:	bf00      	nop
 8004a5e:	bf00      	nop
 8004a60:	e7fd      	b.n	8004a5e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a62:	f001 fa2f 	bl	8005ec4 <xTaskGetSchedulerState>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d102      	bne.n	8004a72 <xQueueReceive+0x72>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d101      	bne.n	8004a76 <xQueueReceive+0x76>
 8004a72:	2301      	movs	r3, #1
 8004a74:	e000      	b.n	8004a78 <xQueueReceive+0x78>
 8004a76:	2300      	movs	r3, #0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d10b      	bne.n	8004a94 <xQueueReceive+0x94>
	__asm volatile
 8004a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a80:	f383 8811 	msr	BASEPRI, r3
 8004a84:	f3bf 8f6f 	isb	sy
 8004a88:	f3bf 8f4f 	dsb	sy
 8004a8c:	61bb      	str	r3, [r7, #24]
}
 8004a8e:	bf00      	nop
 8004a90:	bf00      	nop
 8004a92:	e7fd      	b.n	8004a90 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a94:	f002 f880 	bl	8006b98 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a9c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d01f      	beq.n	8004ae4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004aa4:	68b9      	ldr	r1, [r7, #8]
 8004aa6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004aa8:	f000 faa0 	bl	8004fec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aae:	1e5a      	subs	r2, r3, #1
 8004ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00f      	beq.n	8004adc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004abe:	3310      	adds	r3, #16
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f001 f829 	bl	8005b18 <xTaskRemoveFromEventList>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d007      	beq.n	8004adc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004acc:	4b3c      	ldr	r3, [pc, #240]	@ (8004bc0 <xQueueReceive+0x1c0>)
 8004ace:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ad2:	601a      	str	r2, [r3, #0]
 8004ad4:	f3bf 8f4f 	dsb	sy
 8004ad8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004adc:	f002 f88e 	bl	8006bfc <vPortExitCritical>
				return pdPASS;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e069      	b.n	8004bb8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d103      	bne.n	8004af2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004aea:	f002 f887 	bl	8006bfc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004aee:	2300      	movs	r3, #0
 8004af0:	e062      	b.n	8004bb8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004af2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d106      	bne.n	8004b06 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004af8:	f107 0310 	add.w	r3, r7, #16
 8004afc:	4618      	mov	r0, r3
 8004afe:	f001 f86f 	bl	8005be0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b02:	2301      	movs	r3, #1
 8004b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b06:	f002 f879 	bl	8006bfc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b0a:	f000 fdd7 	bl	80056bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b0e:	f002 f843 	bl	8006b98 <vPortEnterCritical>
 8004b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b18:	b25b      	sxtb	r3, r3
 8004b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b1e:	d103      	bne.n	8004b28 <xQueueReceive+0x128>
 8004b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b2a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b2e:	b25b      	sxtb	r3, r3
 8004b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b34:	d103      	bne.n	8004b3e <xQueueReceive+0x13e>
 8004b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b3e:	f002 f85d 	bl	8006bfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b42:	1d3a      	adds	r2, r7, #4
 8004b44:	f107 0310 	add.w	r3, r7, #16
 8004b48:	4611      	mov	r1, r2
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f001 f85e 	bl	8005c0c <xTaskCheckForTimeOut>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d123      	bne.n	8004b9e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b58:	f000 fac0 	bl	80050dc <prvIsQueueEmpty>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d017      	beq.n	8004b92 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b64:	3324      	adds	r3, #36	@ 0x24
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	4611      	mov	r1, r2
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f000 ff82 	bl	8005a74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b70:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b72:	f000 fa61 	bl	8005038 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004b76:	f000 fdaf 	bl	80056d8 <xTaskResumeAll>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d189      	bne.n	8004a94 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004b80:	4b0f      	ldr	r3, [pc, #60]	@ (8004bc0 <xQueueReceive+0x1c0>)
 8004b82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b86:	601a      	str	r2, [r3, #0]
 8004b88:	f3bf 8f4f 	dsb	sy
 8004b8c:	f3bf 8f6f 	isb	sy
 8004b90:	e780      	b.n	8004a94 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004b92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b94:	f000 fa50 	bl	8005038 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b98:	f000 fd9e 	bl	80056d8 <xTaskResumeAll>
 8004b9c:	e77a      	b.n	8004a94 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004b9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ba0:	f000 fa4a 	bl	8005038 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ba4:	f000 fd98 	bl	80056d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ba8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004baa:	f000 fa97 	bl	80050dc <prvIsQueueEmpty>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	f43f af6f 	beq.w	8004a94 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004bb6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3730      	adds	r7, #48	@ 0x30
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	e000ed04 	.word	0xe000ed04

08004bc4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b08e      	sub	sp, #56	@ 0x38
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d10b      	bne.n	8004bf8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004be4:	f383 8811 	msr	BASEPRI, r3
 8004be8:	f3bf 8f6f 	isb	sy
 8004bec:	f3bf 8f4f 	dsb	sy
 8004bf0:	623b      	str	r3, [r7, #32]
}
 8004bf2:	bf00      	nop
 8004bf4:	bf00      	nop
 8004bf6:	e7fd      	b.n	8004bf4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d00b      	beq.n	8004c18 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c04:	f383 8811 	msr	BASEPRI, r3
 8004c08:	f3bf 8f6f 	isb	sy
 8004c0c:	f3bf 8f4f 	dsb	sy
 8004c10:	61fb      	str	r3, [r7, #28]
}
 8004c12:	bf00      	nop
 8004c14:	bf00      	nop
 8004c16:	e7fd      	b.n	8004c14 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c18:	f001 f954 	bl	8005ec4 <xTaskGetSchedulerState>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d102      	bne.n	8004c28 <xQueueSemaphoreTake+0x64>
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d101      	bne.n	8004c2c <xQueueSemaphoreTake+0x68>
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e000      	b.n	8004c2e <xQueueSemaphoreTake+0x6a>
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d10b      	bne.n	8004c4a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c36:	f383 8811 	msr	BASEPRI, r3
 8004c3a:	f3bf 8f6f 	isb	sy
 8004c3e:	f3bf 8f4f 	dsb	sy
 8004c42:	61bb      	str	r3, [r7, #24]
}
 8004c44:	bf00      	nop
 8004c46:	bf00      	nop
 8004c48:	e7fd      	b.n	8004c46 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c4a:	f001 ffa5 	bl	8006b98 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c52:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d024      	beq.n	8004ca4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c5c:	1e5a      	subs	r2, r3, #1
 8004c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c60:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d104      	bne.n	8004c74 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004c6a:	f001 faa5 	bl	80061b8 <pvTaskIncrementMutexHeldCount>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c72:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c76:	691b      	ldr	r3, [r3, #16]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00f      	beq.n	8004c9c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c7e:	3310      	adds	r3, #16
 8004c80:	4618      	mov	r0, r3
 8004c82:	f000 ff49 	bl	8005b18 <xTaskRemoveFromEventList>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d007      	beq.n	8004c9c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004c8c:	4b54      	ldr	r3, [pc, #336]	@ (8004de0 <xQueueSemaphoreTake+0x21c>)
 8004c8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	f3bf 8f4f 	dsb	sy
 8004c98:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004c9c:	f001 ffae 	bl	8006bfc <vPortExitCritical>
				return pdPASS;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e098      	b.n	8004dd6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d112      	bne.n	8004cd0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d00b      	beq.n	8004cc8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cb4:	f383 8811 	msr	BASEPRI, r3
 8004cb8:	f3bf 8f6f 	isb	sy
 8004cbc:	f3bf 8f4f 	dsb	sy
 8004cc0:	617b      	str	r3, [r7, #20]
}
 8004cc2:	bf00      	nop
 8004cc4:	bf00      	nop
 8004cc6:	e7fd      	b.n	8004cc4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004cc8:	f001 ff98 	bl	8006bfc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	e082      	b.n	8004dd6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004cd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d106      	bne.n	8004ce4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004cd6:	f107 030c 	add.w	r3, r7, #12
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 ff80 	bl	8005be0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ce4:	f001 ff8a 	bl	8006bfc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ce8:	f000 fce8 	bl	80056bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004cec:	f001 ff54 	bl	8006b98 <vPortEnterCritical>
 8004cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cf2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004cf6:	b25b      	sxtb	r3, r3
 8004cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cfc:	d103      	bne.n	8004d06 <xQueueSemaphoreTake+0x142>
 8004cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d08:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d0c:	b25b      	sxtb	r3, r3
 8004d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d12:	d103      	bne.n	8004d1c <xQueueSemaphoreTake+0x158>
 8004d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d1c:	f001 ff6e 	bl	8006bfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d20:	463a      	mov	r2, r7
 8004d22:	f107 030c 	add.w	r3, r7, #12
 8004d26:	4611      	mov	r1, r2
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f000 ff6f 	bl	8005c0c <xTaskCheckForTimeOut>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d132      	bne.n	8004d9a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d34:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004d36:	f000 f9d1 	bl	80050dc <prvIsQueueEmpty>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d026      	beq.n	8004d8e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d109      	bne.n	8004d5c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004d48:	f001 ff26 	bl	8006b98 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f001 f8d5 	bl	8005f00 <xTaskPriorityInherit>
 8004d56:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004d58:	f001 ff50 	bl	8006bfc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d5e:	3324      	adds	r3, #36	@ 0x24
 8004d60:	683a      	ldr	r2, [r7, #0]
 8004d62:	4611      	mov	r1, r2
 8004d64:	4618      	mov	r0, r3
 8004d66:	f000 fe85 	bl	8005a74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d6a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004d6c:	f000 f964 	bl	8005038 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004d70:	f000 fcb2 	bl	80056d8 <xTaskResumeAll>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	f47f af67 	bne.w	8004c4a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004d7c:	4b18      	ldr	r3, [pc, #96]	@ (8004de0 <xQueueSemaphoreTake+0x21c>)
 8004d7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d82:	601a      	str	r2, [r3, #0]
 8004d84:	f3bf 8f4f 	dsb	sy
 8004d88:	f3bf 8f6f 	isb	sy
 8004d8c:	e75d      	b.n	8004c4a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004d8e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004d90:	f000 f952 	bl	8005038 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d94:	f000 fca0 	bl	80056d8 <xTaskResumeAll>
 8004d98:	e757      	b.n	8004c4a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004d9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004d9c:	f000 f94c 	bl	8005038 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004da0:	f000 fc9a 	bl	80056d8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004da4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004da6:	f000 f999 	bl	80050dc <prvIsQueueEmpty>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f43f af4c 	beq.w	8004c4a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d00d      	beq.n	8004dd4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004db8:	f001 feee 	bl	8006b98 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004dbc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004dbe:	f000 f893 	bl	8004ee8 <prvGetDisinheritPriorityAfterTimeout>
 8004dc2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f001 f970 	bl	80060b0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004dd0:	f001 ff14 	bl	8006bfc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004dd4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3738      	adds	r7, #56	@ 0x38
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop
 8004de0:	e000ed04 	.word	0xe000ed04

08004de4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b08e      	sub	sp, #56	@ 0x38
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10b      	bne.n	8004e12 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8004dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dfe:	f383 8811 	msr	BASEPRI, r3
 8004e02:	f3bf 8f6f 	isb	sy
 8004e06:	f3bf 8f4f 	dsb	sy
 8004e0a:	623b      	str	r3, [r7, #32]
}
 8004e0c:	bf00      	nop
 8004e0e:	bf00      	nop
 8004e10:	e7fd      	b.n	8004e0e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d103      	bne.n	8004e20 <xQueueReceiveFromISR+0x3c>
 8004e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d101      	bne.n	8004e24 <xQueueReceiveFromISR+0x40>
 8004e20:	2301      	movs	r3, #1
 8004e22:	e000      	b.n	8004e26 <xQueueReceiveFromISR+0x42>
 8004e24:	2300      	movs	r3, #0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10b      	bne.n	8004e42 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8004e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e2e:	f383 8811 	msr	BASEPRI, r3
 8004e32:	f3bf 8f6f 	isb	sy
 8004e36:	f3bf 8f4f 	dsb	sy
 8004e3a:	61fb      	str	r3, [r7, #28]
}
 8004e3c:	bf00      	nop
 8004e3e:	bf00      	nop
 8004e40:	e7fd      	b.n	8004e3e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004e42:	f001 ff89 	bl	8006d58 <vPortValidateInterruptPriority>
	__asm volatile
 8004e46:	f3ef 8211 	mrs	r2, BASEPRI
 8004e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e4e:	f383 8811 	msr	BASEPRI, r3
 8004e52:	f3bf 8f6f 	isb	sy
 8004e56:	f3bf 8f4f 	dsb	sy
 8004e5a:	61ba      	str	r2, [r7, #24]
 8004e5c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004e5e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e66:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d02f      	beq.n	8004ece <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004e78:	68b9      	ldr	r1, [r7, #8]
 8004e7a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e7c:	f000 f8b6 	bl	8004fec <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e82:	1e5a      	subs	r2, r3, #1
 8004e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e86:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004e88:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e90:	d112      	bne.n	8004eb8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d016      	beq.n	8004ec8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e9c:	3310      	adds	r3, #16
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f000 fe3a 	bl	8005b18 <xTaskRemoveFromEventList>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00e      	beq.n	8004ec8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00b      	beq.n	8004ec8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	e007      	b.n	8004ec8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	b25a      	sxtb	r2, r3
 8004ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ecc:	e001      	b.n	8004ed2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ed4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	f383 8811 	msr	BASEPRI, r3
}
 8004edc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3738      	adds	r7, #56	@ 0x38
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004ee8:	b480      	push	{r7}
 8004eea:	b085      	sub	sp, #20
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d006      	beq.n	8004f06 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8004f02:	60fb      	str	r3, [r7, #12]
 8004f04:	e001      	b.n	8004f0a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004f06:	2300      	movs	r3, #0
 8004f08:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
	}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3714      	adds	r7, #20
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b086      	sub	sp, #24
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004f24:	2300      	movs	r3, #0
 8004f26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d10d      	bne.n	8004f52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d14d      	bne.n	8004fda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	4618      	mov	r0, r3
 8004f44:	f001 f844 	bl	8005fd0 <xTaskPriorityDisinherit>
 8004f48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	609a      	str	r2, [r3, #8]
 8004f50:	e043      	b.n	8004fda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d119      	bne.n	8004f8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6858      	ldr	r0, [r3, #4]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f60:	461a      	mov	r2, r3
 8004f62:	68b9      	ldr	r1, [r7, #8]
 8004f64:	f002 fc41 	bl	80077ea <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f70:	441a      	add	r2, r3
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	685a      	ldr	r2, [r3, #4]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d32b      	bcc.n	8004fda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	605a      	str	r2, [r3, #4]
 8004f8a:	e026      	b.n	8004fda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	68d8      	ldr	r0, [r3, #12]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f94:	461a      	mov	r2, r3
 8004f96:	68b9      	ldr	r1, [r7, #8]
 8004f98:	f002 fc27 	bl	80077ea <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	68da      	ldr	r2, [r3, #12]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa4:	425b      	negs	r3, r3
 8004fa6:	441a      	add	r2, r3
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	68da      	ldr	r2, [r3, #12]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d207      	bcs.n	8004fc8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	689a      	ldr	r2, [r3, #8]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc0:	425b      	negs	r3, r3
 8004fc2:	441a      	add	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d105      	bne.n	8004fda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d002      	beq.n	8004fda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	1c5a      	adds	r2, r3, #1
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004fe2:	697b      	ldr	r3, [r7, #20]
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3718      	adds	r7, #24
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d018      	beq.n	8005030 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	68da      	ldr	r2, [r3, #12]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005006:	441a      	add	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	68da      	ldr	r2, [r3, #12]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	429a      	cmp	r2, r3
 8005016:	d303      	bcc.n	8005020 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	68d9      	ldr	r1, [r3, #12]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005028:	461a      	mov	r2, r3
 800502a:	6838      	ldr	r0, [r7, #0]
 800502c:	f002 fbdd 	bl	80077ea <memcpy>
	}
}
 8005030:	bf00      	nop
 8005032:	3708      	adds	r7, #8
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005040:	f001 fdaa 	bl	8006b98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800504a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800504c:	e011      	b.n	8005072 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005052:	2b00      	cmp	r3, #0
 8005054:	d012      	beq.n	800507c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	3324      	adds	r3, #36	@ 0x24
 800505a:	4618      	mov	r0, r3
 800505c:	f000 fd5c 	bl	8005b18 <xTaskRemoveFromEventList>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d001      	beq.n	800506a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005066:	f000 fe35 	bl	8005cd4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800506a:	7bfb      	ldrb	r3, [r7, #15]
 800506c:	3b01      	subs	r3, #1
 800506e:	b2db      	uxtb	r3, r3
 8005070:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005076:	2b00      	cmp	r3, #0
 8005078:	dce9      	bgt.n	800504e <prvUnlockQueue+0x16>
 800507a:	e000      	b.n	800507e <prvUnlockQueue+0x46>
					break;
 800507c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	22ff      	movs	r2, #255	@ 0xff
 8005082:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005086:	f001 fdb9 	bl	8006bfc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800508a:	f001 fd85 	bl	8006b98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005094:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005096:	e011      	b.n	80050bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	691b      	ldr	r3, [r3, #16]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d012      	beq.n	80050c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	3310      	adds	r3, #16
 80050a4:	4618      	mov	r0, r3
 80050a6:	f000 fd37 	bl	8005b18 <xTaskRemoveFromEventList>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d001      	beq.n	80050b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80050b0:	f000 fe10 	bl	8005cd4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80050b4:	7bbb      	ldrb	r3, [r7, #14]
 80050b6:	3b01      	subs	r3, #1
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80050bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	dce9      	bgt.n	8005098 <prvUnlockQueue+0x60>
 80050c4:	e000      	b.n	80050c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80050c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	22ff      	movs	r2, #255	@ 0xff
 80050cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80050d0:	f001 fd94 	bl	8006bfc <vPortExitCritical>
}
 80050d4:	bf00      	nop
 80050d6:	3710      	adds	r7, #16
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80050e4:	f001 fd58 	bl	8006b98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d102      	bne.n	80050f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80050f0:	2301      	movs	r3, #1
 80050f2:	60fb      	str	r3, [r7, #12]
 80050f4:	e001      	b.n	80050fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80050f6:	2300      	movs	r3, #0
 80050f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80050fa:	f001 fd7f 	bl	8006bfc <vPortExitCritical>

	return xReturn;
 80050fe:	68fb      	ldr	r3, [r7, #12]
}
 8005100:	4618      	mov	r0, r3
 8005102:	3710      	adds	r7, #16
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}

08005108 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005110:	f001 fd42 	bl	8006b98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800511c:	429a      	cmp	r2, r3
 800511e:	d102      	bne.n	8005126 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005120:	2301      	movs	r3, #1
 8005122:	60fb      	str	r3, [r7, #12]
 8005124:	e001      	b.n	800512a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005126:	2300      	movs	r3, #0
 8005128:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800512a:	f001 fd67 	bl	8006bfc <vPortExitCritical>

	return xReturn;
 800512e:	68fb      	ldr	r3, [r7, #12]
}
 8005130:	4618      	mov	r0, r3
 8005132:	3710      	adds	r7, #16
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005138:	b480      	push	{r7}
 800513a:	b085      	sub	sp, #20
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005142:	2300      	movs	r3, #0
 8005144:	60fb      	str	r3, [r7, #12]
 8005146:	e014      	b.n	8005172 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005148:	4a0f      	ldr	r2, [pc, #60]	@ (8005188 <vQueueAddToRegistry+0x50>)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d10b      	bne.n	800516c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005154:	490c      	ldr	r1, [pc, #48]	@ (8005188 <vQueueAddToRegistry+0x50>)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	683a      	ldr	r2, [r7, #0]
 800515a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800515e:	4a0a      	ldr	r2, [pc, #40]	@ (8005188 <vQueueAddToRegistry+0x50>)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	00db      	lsls	r3, r3, #3
 8005164:	4413      	add	r3, r2
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800516a:	e006      	b.n	800517a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	3301      	adds	r3, #1
 8005170:	60fb      	str	r3, [r7, #12]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2b07      	cmp	r3, #7
 8005176:	d9e7      	bls.n	8005148 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005178:	bf00      	nop
 800517a:	bf00      	nop
 800517c:	3714      	adds	r7, #20
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr
 8005186:	bf00      	nop
 8005188:	20000988 	.word	0x20000988

0800518c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800519c:	f001 fcfc 	bl	8006b98 <vPortEnterCritical>
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80051a6:	b25b      	sxtb	r3, r3
 80051a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ac:	d103      	bne.n	80051b6 <vQueueWaitForMessageRestricted+0x2a>
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	2200      	movs	r2, #0
 80051b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80051bc:	b25b      	sxtb	r3, r3
 80051be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c2:	d103      	bne.n	80051cc <vQueueWaitForMessageRestricted+0x40>
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051cc:	f001 fd16 	bl	8006bfc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d106      	bne.n	80051e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	3324      	adds	r3, #36	@ 0x24
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	68b9      	ldr	r1, [r7, #8]
 80051e0:	4618      	mov	r0, r3
 80051e2:	f000 fc6d 	bl	8005ac0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80051e6:	6978      	ldr	r0, [r7, #20]
 80051e8:	f7ff ff26 	bl	8005038 <prvUnlockQueue>
	}
 80051ec:	bf00      	nop
 80051ee:	3718      	adds	r7, #24
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}

080051f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b08e      	sub	sp, #56	@ 0x38
 80051f8:	af04      	add	r7, sp, #16
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]
 8005200:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005202:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005204:	2b00      	cmp	r3, #0
 8005206:	d10b      	bne.n	8005220 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800520c:	f383 8811 	msr	BASEPRI, r3
 8005210:	f3bf 8f6f 	isb	sy
 8005214:	f3bf 8f4f 	dsb	sy
 8005218:	623b      	str	r3, [r7, #32]
}
 800521a:	bf00      	nop
 800521c:	bf00      	nop
 800521e:	e7fd      	b.n	800521c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005222:	2b00      	cmp	r3, #0
 8005224:	d10b      	bne.n	800523e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800522a:	f383 8811 	msr	BASEPRI, r3
 800522e:	f3bf 8f6f 	isb	sy
 8005232:	f3bf 8f4f 	dsb	sy
 8005236:	61fb      	str	r3, [r7, #28]
}
 8005238:	bf00      	nop
 800523a:	bf00      	nop
 800523c:	e7fd      	b.n	800523a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800523e:	23a8      	movs	r3, #168	@ 0xa8
 8005240:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	2ba8      	cmp	r3, #168	@ 0xa8
 8005246:	d00b      	beq.n	8005260 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800524c:	f383 8811 	msr	BASEPRI, r3
 8005250:	f3bf 8f6f 	isb	sy
 8005254:	f3bf 8f4f 	dsb	sy
 8005258:	61bb      	str	r3, [r7, #24]
}
 800525a:	bf00      	nop
 800525c:	bf00      	nop
 800525e:	e7fd      	b.n	800525c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005260:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005264:	2b00      	cmp	r3, #0
 8005266:	d01e      	beq.n	80052a6 <xTaskCreateStatic+0xb2>
 8005268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800526a:	2b00      	cmp	r3, #0
 800526c:	d01b      	beq.n	80052a6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800526e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005270:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005274:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005276:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527a:	2202      	movs	r2, #2
 800527c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005280:	2300      	movs	r3, #0
 8005282:	9303      	str	r3, [sp, #12]
 8005284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005286:	9302      	str	r3, [sp, #8]
 8005288:	f107 0314 	add.w	r3, r7, #20
 800528c:	9301      	str	r3, [sp, #4]
 800528e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	68b9      	ldr	r1, [r7, #8]
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f000 f851 	bl	8005340 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800529e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80052a0:	f000 f8f6 	bl	8005490 <prvAddNewTaskToReadyList>
 80052a4:	e001      	b.n	80052aa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80052a6:	2300      	movs	r3, #0
 80052a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80052aa:	697b      	ldr	r3, [r7, #20]
	}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3728      	adds	r7, #40	@ 0x28
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b08c      	sub	sp, #48	@ 0x30
 80052b8:	af04      	add	r7, sp, #16
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	60b9      	str	r1, [r7, #8]
 80052be:	603b      	str	r3, [r7, #0]
 80052c0:	4613      	mov	r3, r2
 80052c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80052c4:	88fb      	ldrh	r3, [r7, #6]
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	4618      	mov	r0, r3
 80052ca:	f001 fd87 	bl	8006ddc <pvPortMalloc>
 80052ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d00e      	beq.n	80052f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80052d6:	20a8      	movs	r0, #168	@ 0xa8
 80052d8:	f001 fd80 	bl	8006ddc <pvPortMalloc>
 80052dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d003      	beq.n	80052ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	697a      	ldr	r2, [r7, #20]
 80052e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80052ea:	e005      	b.n	80052f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80052ec:	6978      	ldr	r0, [r7, #20]
 80052ee:	f001 fe43 	bl	8006f78 <vPortFree>
 80052f2:	e001      	b.n	80052f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80052f4:	2300      	movs	r3, #0
 80052f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d017      	beq.n	800532e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	2200      	movs	r2, #0
 8005302:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005306:	88fa      	ldrh	r2, [r7, #6]
 8005308:	2300      	movs	r3, #0
 800530a:	9303      	str	r3, [sp, #12]
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	9302      	str	r3, [sp, #8]
 8005310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005312:	9301      	str	r3, [sp, #4]
 8005314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005316:	9300      	str	r3, [sp, #0]
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	68b9      	ldr	r1, [r7, #8]
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 f80f 	bl	8005340 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005322:	69f8      	ldr	r0, [r7, #28]
 8005324:	f000 f8b4 	bl	8005490 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005328:	2301      	movs	r3, #1
 800532a:	61bb      	str	r3, [r7, #24]
 800532c:	e002      	b.n	8005334 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800532e:	f04f 33ff 	mov.w	r3, #4294967295
 8005332:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005334:	69bb      	ldr	r3, [r7, #24]
	}
 8005336:	4618      	mov	r0, r3
 8005338:	3720      	adds	r7, #32
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
	...

08005340 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b088      	sub	sp, #32
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	607a      	str	r2, [r7, #4]
 800534c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800534e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005350:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	461a      	mov	r2, r3
 8005358:	21a5      	movs	r1, #165	@ 0xa5
 800535a:	f002 f96d 	bl	8007638 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800535e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005360:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005368:	3b01      	subs	r3, #1
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	4413      	add	r3, r2
 800536e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005370:	69bb      	ldr	r3, [r7, #24]
 8005372:	f023 0307 	bic.w	r3, r3, #7
 8005376:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	f003 0307 	and.w	r3, r3, #7
 800537e:	2b00      	cmp	r3, #0
 8005380:	d00b      	beq.n	800539a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005386:	f383 8811 	msr	BASEPRI, r3
 800538a:	f3bf 8f6f 	isb	sy
 800538e:	f3bf 8f4f 	dsb	sy
 8005392:	617b      	str	r3, [r7, #20]
}
 8005394:	bf00      	nop
 8005396:	bf00      	nop
 8005398:	e7fd      	b.n	8005396 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d01f      	beq.n	80053e0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80053a0:	2300      	movs	r3, #0
 80053a2:	61fb      	str	r3, [r7, #28]
 80053a4:	e012      	b.n	80053cc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	4413      	add	r3, r2
 80053ac:	7819      	ldrb	r1, [r3, #0]
 80053ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	4413      	add	r3, r2
 80053b4:	3334      	adds	r3, #52	@ 0x34
 80053b6:	460a      	mov	r2, r1
 80053b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80053ba:	68ba      	ldr	r2, [r7, #8]
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	4413      	add	r3, r2
 80053c0:	781b      	ldrb	r3, [r3, #0]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d006      	beq.n	80053d4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	3301      	adds	r3, #1
 80053ca:	61fb      	str	r3, [r7, #28]
 80053cc:	69fb      	ldr	r3, [r7, #28]
 80053ce:	2b0f      	cmp	r3, #15
 80053d0:	d9e9      	bls.n	80053a6 <prvInitialiseNewTask+0x66>
 80053d2:	e000      	b.n	80053d6 <prvInitialiseNewTask+0x96>
			{
				break;
 80053d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80053d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d8:	2200      	movs	r2, #0
 80053da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053de:	e003      	b.n	80053e8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80053e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e2:	2200      	movs	r2, #0
 80053e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80053e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ea:	2b37      	cmp	r3, #55	@ 0x37
 80053ec:	d901      	bls.n	80053f2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80053ee:	2337      	movs	r3, #55	@ 0x37
 80053f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80053f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80053f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053fc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80053fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005400:	2200      	movs	r2, #0
 8005402:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005406:	3304      	adds	r3, #4
 8005408:	4618      	mov	r0, r3
 800540a:	f7fe fec7 	bl	800419c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800540e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005410:	3318      	adds	r3, #24
 8005412:	4618      	mov	r0, r3
 8005414:	f7fe fec2 	bl	800419c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800541a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800541c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800541e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005420:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005426:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800542a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800542c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800542e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005430:	2200      	movs	r2, #0
 8005432:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005438:	2200      	movs	r2, #0
 800543a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800543e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005440:	3354      	adds	r3, #84	@ 0x54
 8005442:	224c      	movs	r2, #76	@ 0x4c
 8005444:	2100      	movs	r1, #0
 8005446:	4618      	mov	r0, r3
 8005448:	f002 f8f6 	bl	8007638 <memset>
 800544c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800544e:	4a0d      	ldr	r2, [pc, #52]	@ (8005484 <prvInitialiseNewTask+0x144>)
 8005450:	659a      	str	r2, [r3, #88]	@ 0x58
 8005452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005454:	4a0c      	ldr	r2, [pc, #48]	@ (8005488 <prvInitialiseNewTask+0x148>)
 8005456:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800545a:	4a0c      	ldr	r2, [pc, #48]	@ (800548c <prvInitialiseNewTask+0x14c>)
 800545c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800545e:	683a      	ldr	r2, [r7, #0]
 8005460:	68f9      	ldr	r1, [r7, #12]
 8005462:	69b8      	ldr	r0, [r7, #24]
 8005464:	f001 fa6a 	bl	800693c <pxPortInitialiseStack>
 8005468:	4602      	mov	r2, r0
 800546a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800546c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800546e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005470:	2b00      	cmp	r3, #0
 8005472:	d002      	beq.n	800547a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005476:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005478:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800547a:	bf00      	nop
 800547c:	3720      	adds	r7, #32
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	20004c1c 	.word	0x20004c1c
 8005488:	20004c84 	.word	0x20004c84
 800548c:	20004cec 	.word	0x20004cec

08005490 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b082      	sub	sp, #8
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005498:	f001 fb7e 	bl	8006b98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800549c:	4b2d      	ldr	r3, [pc, #180]	@ (8005554 <prvAddNewTaskToReadyList+0xc4>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	3301      	adds	r3, #1
 80054a2:	4a2c      	ldr	r2, [pc, #176]	@ (8005554 <prvAddNewTaskToReadyList+0xc4>)
 80054a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80054a6:	4b2c      	ldr	r3, [pc, #176]	@ (8005558 <prvAddNewTaskToReadyList+0xc8>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d109      	bne.n	80054c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80054ae:	4a2a      	ldr	r2, [pc, #168]	@ (8005558 <prvAddNewTaskToReadyList+0xc8>)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80054b4:	4b27      	ldr	r3, [pc, #156]	@ (8005554 <prvAddNewTaskToReadyList+0xc4>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d110      	bne.n	80054de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80054bc:	f000 fc2e 	bl	8005d1c <prvInitialiseTaskLists>
 80054c0:	e00d      	b.n	80054de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80054c2:	4b26      	ldr	r3, [pc, #152]	@ (800555c <prvAddNewTaskToReadyList+0xcc>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d109      	bne.n	80054de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80054ca:	4b23      	ldr	r3, [pc, #140]	@ (8005558 <prvAddNewTaskToReadyList+0xc8>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d802      	bhi.n	80054de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80054d8:	4a1f      	ldr	r2, [pc, #124]	@ (8005558 <prvAddNewTaskToReadyList+0xc8>)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80054de:	4b20      	ldr	r3, [pc, #128]	@ (8005560 <prvAddNewTaskToReadyList+0xd0>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	3301      	adds	r3, #1
 80054e4:	4a1e      	ldr	r2, [pc, #120]	@ (8005560 <prvAddNewTaskToReadyList+0xd0>)
 80054e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80054e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005560 <prvAddNewTaskToReadyList+0xd0>)
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054f4:	4b1b      	ldr	r3, [pc, #108]	@ (8005564 <prvAddNewTaskToReadyList+0xd4>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d903      	bls.n	8005504 <prvAddNewTaskToReadyList+0x74>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005500:	4a18      	ldr	r2, [pc, #96]	@ (8005564 <prvAddNewTaskToReadyList+0xd4>)
 8005502:	6013      	str	r3, [r2, #0]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005508:	4613      	mov	r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	4413      	add	r3, r2
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	4a15      	ldr	r2, [pc, #84]	@ (8005568 <prvAddNewTaskToReadyList+0xd8>)
 8005512:	441a      	add	r2, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	3304      	adds	r3, #4
 8005518:	4619      	mov	r1, r3
 800551a:	4610      	mov	r0, r2
 800551c:	f7fe fe4b 	bl	80041b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005520:	f001 fb6c 	bl	8006bfc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005524:	4b0d      	ldr	r3, [pc, #52]	@ (800555c <prvAddNewTaskToReadyList+0xcc>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d00e      	beq.n	800554a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800552c:	4b0a      	ldr	r3, [pc, #40]	@ (8005558 <prvAddNewTaskToReadyList+0xc8>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005536:	429a      	cmp	r2, r3
 8005538:	d207      	bcs.n	800554a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800553a:	4b0c      	ldr	r3, [pc, #48]	@ (800556c <prvAddNewTaskToReadyList+0xdc>)
 800553c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005540:	601a      	str	r2, [r3, #0]
 8005542:	f3bf 8f4f 	dsb	sy
 8005546:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800554a:	bf00      	nop
 800554c:	3708      	adds	r7, #8
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	20000e9c 	.word	0x20000e9c
 8005558:	200009c8 	.word	0x200009c8
 800555c:	20000ea8 	.word	0x20000ea8
 8005560:	20000eb8 	.word	0x20000eb8
 8005564:	20000ea4 	.word	0x20000ea4
 8005568:	200009cc 	.word	0x200009cc
 800556c:	e000ed04 	.word	0xe000ed04

08005570 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005578:	2300      	movs	r3, #0
 800557a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d018      	beq.n	80055b4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005582:	4b14      	ldr	r3, [pc, #80]	@ (80055d4 <vTaskDelay+0x64>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00b      	beq.n	80055a2 <vTaskDelay+0x32>
	__asm volatile
 800558a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800558e:	f383 8811 	msr	BASEPRI, r3
 8005592:	f3bf 8f6f 	isb	sy
 8005596:	f3bf 8f4f 	dsb	sy
 800559a:	60bb      	str	r3, [r7, #8]
}
 800559c:	bf00      	nop
 800559e:	bf00      	nop
 80055a0:	e7fd      	b.n	800559e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80055a2:	f000 f88b 	bl	80056bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80055a6:	2100      	movs	r1, #0
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f000 fe19 	bl	80061e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80055ae:	f000 f893 	bl	80056d8 <xTaskResumeAll>
 80055b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d107      	bne.n	80055ca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80055ba:	4b07      	ldr	r3, [pc, #28]	@ (80055d8 <vTaskDelay+0x68>)
 80055bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	f3bf 8f4f 	dsb	sy
 80055c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80055ca:	bf00      	nop
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	20000ec4 	.word	0x20000ec4
 80055d8:	e000ed04 	.word	0xe000ed04

080055dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b08a      	sub	sp, #40	@ 0x28
 80055e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80055e2:	2300      	movs	r3, #0
 80055e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80055e6:	2300      	movs	r3, #0
 80055e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80055ea:	463a      	mov	r2, r7
 80055ec:	1d39      	adds	r1, r7, #4
 80055ee:	f107 0308 	add.w	r3, r7, #8
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7fe fd7e 	bl	80040f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80055f8:	6839      	ldr	r1, [r7, #0]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	68ba      	ldr	r2, [r7, #8]
 80055fe:	9202      	str	r2, [sp, #8]
 8005600:	9301      	str	r3, [sp, #4]
 8005602:	2300      	movs	r3, #0
 8005604:	9300      	str	r3, [sp, #0]
 8005606:	2300      	movs	r3, #0
 8005608:	460a      	mov	r2, r1
 800560a:	4924      	ldr	r1, [pc, #144]	@ (800569c <vTaskStartScheduler+0xc0>)
 800560c:	4824      	ldr	r0, [pc, #144]	@ (80056a0 <vTaskStartScheduler+0xc4>)
 800560e:	f7ff fdf1 	bl	80051f4 <xTaskCreateStatic>
 8005612:	4603      	mov	r3, r0
 8005614:	4a23      	ldr	r2, [pc, #140]	@ (80056a4 <vTaskStartScheduler+0xc8>)
 8005616:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005618:	4b22      	ldr	r3, [pc, #136]	@ (80056a4 <vTaskStartScheduler+0xc8>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d002      	beq.n	8005626 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005620:	2301      	movs	r3, #1
 8005622:	617b      	str	r3, [r7, #20]
 8005624:	e001      	b.n	800562a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005626:	2300      	movs	r3, #0
 8005628:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	2b01      	cmp	r3, #1
 800562e:	d102      	bne.n	8005636 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005630:	f000 fe2a 	bl	8006288 <xTimerCreateTimerTask>
 8005634:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	2b01      	cmp	r3, #1
 800563a:	d11b      	bne.n	8005674 <vTaskStartScheduler+0x98>
	__asm volatile
 800563c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005640:	f383 8811 	msr	BASEPRI, r3
 8005644:	f3bf 8f6f 	isb	sy
 8005648:	f3bf 8f4f 	dsb	sy
 800564c:	613b      	str	r3, [r7, #16]
}
 800564e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005650:	4b15      	ldr	r3, [pc, #84]	@ (80056a8 <vTaskStartScheduler+0xcc>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	3354      	adds	r3, #84	@ 0x54
 8005656:	4a15      	ldr	r2, [pc, #84]	@ (80056ac <vTaskStartScheduler+0xd0>)
 8005658:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800565a:	4b15      	ldr	r3, [pc, #84]	@ (80056b0 <vTaskStartScheduler+0xd4>)
 800565c:	f04f 32ff 	mov.w	r2, #4294967295
 8005660:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005662:	4b14      	ldr	r3, [pc, #80]	@ (80056b4 <vTaskStartScheduler+0xd8>)
 8005664:	2201      	movs	r2, #1
 8005666:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005668:	4b13      	ldr	r3, [pc, #76]	@ (80056b8 <vTaskStartScheduler+0xdc>)
 800566a:	2200      	movs	r2, #0
 800566c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800566e:	f001 f9ef 	bl	8006a50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005672:	e00f      	b.n	8005694 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800567a:	d10b      	bne.n	8005694 <vTaskStartScheduler+0xb8>
	__asm volatile
 800567c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005680:	f383 8811 	msr	BASEPRI, r3
 8005684:	f3bf 8f6f 	isb	sy
 8005688:	f3bf 8f4f 	dsb	sy
 800568c:	60fb      	str	r3, [r7, #12]
}
 800568e:	bf00      	nop
 8005690:	bf00      	nop
 8005692:	e7fd      	b.n	8005690 <vTaskStartScheduler+0xb4>
}
 8005694:	bf00      	nop
 8005696:	3718      	adds	r7, #24
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	080086c4 	.word	0x080086c4
 80056a0:	08005ced 	.word	0x08005ced
 80056a4:	20000ec0 	.word	0x20000ec0
 80056a8:	200009c8 	.word	0x200009c8
 80056ac:	2000001c 	.word	0x2000001c
 80056b0:	20000ebc 	.word	0x20000ebc
 80056b4:	20000ea8 	.word	0x20000ea8
 80056b8:	20000ea0 	.word	0x20000ea0

080056bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80056bc:	b480      	push	{r7}
 80056be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80056c0:	4b04      	ldr	r3, [pc, #16]	@ (80056d4 <vTaskSuspendAll+0x18>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	3301      	adds	r3, #1
 80056c6:	4a03      	ldr	r2, [pc, #12]	@ (80056d4 <vTaskSuspendAll+0x18>)
 80056c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80056ca:	bf00      	nop
 80056cc:	46bd      	mov	sp, r7
 80056ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d2:	4770      	bx	lr
 80056d4:	20000ec4 	.word	0x20000ec4

080056d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80056de:	2300      	movs	r3, #0
 80056e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80056e2:	2300      	movs	r3, #0
 80056e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80056e6:	4b42      	ldr	r3, [pc, #264]	@ (80057f0 <xTaskResumeAll+0x118>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d10b      	bne.n	8005706 <xTaskResumeAll+0x2e>
	__asm volatile
 80056ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f2:	f383 8811 	msr	BASEPRI, r3
 80056f6:	f3bf 8f6f 	isb	sy
 80056fa:	f3bf 8f4f 	dsb	sy
 80056fe:	603b      	str	r3, [r7, #0]
}
 8005700:	bf00      	nop
 8005702:	bf00      	nop
 8005704:	e7fd      	b.n	8005702 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005706:	f001 fa47 	bl	8006b98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800570a:	4b39      	ldr	r3, [pc, #228]	@ (80057f0 <xTaskResumeAll+0x118>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	3b01      	subs	r3, #1
 8005710:	4a37      	ldr	r2, [pc, #220]	@ (80057f0 <xTaskResumeAll+0x118>)
 8005712:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005714:	4b36      	ldr	r3, [pc, #216]	@ (80057f0 <xTaskResumeAll+0x118>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d162      	bne.n	80057e2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800571c:	4b35      	ldr	r3, [pc, #212]	@ (80057f4 <xTaskResumeAll+0x11c>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d05e      	beq.n	80057e2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005724:	e02f      	b.n	8005786 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005726:	4b34      	ldr	r3, [pc, #208]	@ (80057f8 <xTaskResumeAll+0x120>)
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	3318      	adds	r3, #24
 8005732:	4618      	mov	r0, r3
 8005734:	f7fe fd9c 	bl	8004270 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	3304      	adds	r3, #4
 800573c:	4618      	mov	r0, r3
 800573e:	f7fe fd97 	bl	8004270 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005746:	4b2d      	ldr	r3, [pc, #180]	@ (80057fc <xTaskResumeAll+0x124>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	429a      	cmp	r2, r3
 800574c:	d903      	bls.n	8005756 <xTaskResumeAll+0x7e>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005752:	4a2a      	ldr	r2, [pc, #168]	@ (80057fc <xTaskResumeAll+0x124>)
 8005754:	6013      	str	r3, [r2, #0]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800575a:	4613      	mov	r3, r2
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	4413      	add	r3, r2
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	4a27      	ldr	r2, [pc, #156]	@ (8005800 <xTaskResumeAll+0x128>)
 8005764:	441a      	add	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	3304      	adds	r3, #4
 800576a:	4619      	mov	r1, r3
 800576c:	4610      	mov	r0, r2
 800576e:	f7fe fd22 	bl	80041b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005776:	4b23      	ldr	r3, [pc, #140]	@ (8005804 <xTaskResumeAll+0x12c>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800577c:	429a      	cmp	r2, r3
 800577e:	d302      	bcc.n	8005786 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005780:	4b21      	ldr	r3, [pc, #132]	@ (8005808 <xTaskResumeAll+0x130>)
 8005782:	2201      	movs	r2, #1
 8005784:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005786:	4b1c      	ldr	r3, [pc, #112]	@ (80057f8 <xTaskResumeAll+0x120>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1cb      	bne.n	8005726 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d001      	beq.n	8005798 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005794:	f000 fb66 	bl	8005e64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005798:	4b1c      	ldr	r3, [pc, #112]	@ (800580c <xTaskResumeAll+0x134>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d010      	beq.n	80057c6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80057a4:	f000 f846 	bl	8005834 <xTaskIncrementTick>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d002      	beq.n	80057b4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80057ae:	4b16      	ldr	r3, [pc, #88]	@ (8005808 <xTaskResumeAll+0x130>)
 80057b0:	2201      	movs	r2, #1
 80057b2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	3b01      	subs	r3, #1
 80057b8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d1f1      	bne.n	80057a4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80057c0:	4b12      	ldr	r3, [pc, #72]	@ (800580c <xTaskResumeAll+0x134>)
 80057c2:	2200      	movs	r2, #0
 80057c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80057c6:	4b10      	ldr	r3, [pc, #64]	@ (8005808 <xTaskResumeAll+0x130>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d009      	beq.n	80057e2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80057ce:	2301      	movs	r3, #1
 80057d0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80057d2:	4b0f      	ldr	r3, [pc, #60]	@ (8005810 <xTaskResumeAll+0x138>)
 80057d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057d8:	601a      	str	r2, [r3, #0]
 80057da:	f3bf 8f4f 	dsb	sy
 80057de:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80057e2:	f001 fa0b 	bl	8006bfc <vPortExitCritical>

	return xAlreadyYielded;
 80057e6:	68bb      	ldr	r3, [r7, #8]
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3710      	adds	r7, #16
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	20000ec4 	.word	0x20000ec4
 80057f4:	20000e9c 	.word	0x20000e9c
 80057f8:	20000e5c 	.word	0x20000e5c
 80057fc:	20000ea4 	.word	0x20000ea4
 8005800:	200009cc 	.word	0x200009cc
 8005804:	200009c8 	.word	0x200009c8
 8005808:	20000eb0 	.word	0x20000eb0
 800580c:	20000eac 	.word	0x20000eac
 8005810:	e000ed04 	.word	0xe000ed04

08005814 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800581a:	4b05      	ldr	r3, [pc, #20]	@ (8005830 <xTaskGetTickCount+0x1c>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005820:	687b      	ldr	r3, [r7, #4]
}
 8005822:	4618      	mov	r0, r3
 8005824:	370c      	adds	r7, #12
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	20000ea0 	.word	0x20000ea0

08005834 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b086      	sub	sp, #24
 8005838:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800583a:	2300      	movs	r3, #0
 800583c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800583e:	4b4f      	ldr	r3, [pc, #316]	@ (800597c <xTaskIncrementTick+0x148>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2b00      	cmp	r3, #0
 8005844:	f040 8090 	bne.w	8005968 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005848:	4b4d      	ldr	r3, [pc, #308]	@ (8005980 <xTaskIncrementTick+0x14c>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	3301      	adds	r3, #1
 800584e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005850:	4a4b      	ldr	r2, [pc, #300]	@ (8005980 <xTaskIncrementTick+0x14c>)
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d121      	bne.n	80058a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800585c:	4b49      	ldr	r3, [pc, #292]	@ (8005984 <xTaskIncrementTick+0x150>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00b      	beq.n	800587e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800586a:	f383 8811 	msr	BASEPRI, r3
 800586e:	f3bf 8f6f 	isb	sy
 8005872:	f3bf 8f4f 	dsb	sy
 8005876:	603b      	str	r3, [r7, #0]
}
 8005878:	bf00      	nop
 800587a:	bf00      	nop
 800587c:	e7fd      	b.n	800587a <xTaskIncrementTick+0x46>
 800587e:	4b41      	ldr	r3, [pc, #260]	@ (8005984 <xTaskIncrementTick+0x150>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	60fb      	str	r3, [r7, #12]
 8005884:	4b40      	ldr	r3, [pc, #256]	@ (8005988 <xTaskIncrementTick+0x154>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a3e      	ldr	r2, [pc, #248]	@ (8005984 <xTaskIncrementTick+0x150>)
 800588a:	6013      	str	r3, [r2, #0]
 800588c:	4a3e      	ldr	r2, [pc, #248]	@ (8005988 <xTaskIncrementTick+0x154>)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6013      	str	r3, [r2, #0]
 8005892:	4b3e      	ldr	r3, [pc, #248]	@ (800598c <xTaskIncrementTick+0x158>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	3301      	adds	r3, #1
 8005898:	4a3c      	ldr	r2, [pc, #240]	@ (800598c <xTaskIncrementTick+0x158>)
 800589a:	6013      	str	r3, [r2, #0]
 800589c:	f000 fae2 	bl	8005e64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80058a0:	4b3b      	ldr	r3, [pc, #236]	@ (8005990 <xTaskIncrementTick+0x15c>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d349      	bcc.n	800593e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058aa:	4b36      	ldr	r3, [pc, #216]	@ (8005984 <xTaskIncrementTick+0x150>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d104      	bne.n	80058be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058b4:	4b36      	ldr	r3, [pc, #216]	@ (8005990 <xTaskIncrementTick+0x15c>)
 80058b6:	f04f 32ff 	mov.w	r2, #4294967295
 80058ba:	601a      	str	r2, [r3, #0]
					break;
 80058bc:	e03f      	b.n	800593e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058be:	4b31      	ldr	r3, [pc, #196]	@ (8005984 <xTaskIncrementTick+0x150>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d203      	bcs.n	80058de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80058d6:	4a2e      	ldr	r2, [pc, #184]	@ (8005990 <xTaskIncrementTick+0x15c>)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80058dc:	e02f      	b.n	800593e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	3304      	adds	r3, #4
 80058e2:	4618      	mov	r0, r3
 80058e4:	f7fe fcc4 	bl	8004270 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d004      	beq.n	80058fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	3318      	adds	r3, #24
 80058f4:	4618      	mov	r0, r3
 80058f6:	f7fe fcbb 	bl	8004270 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058fe:	4b25      	ldr	r3, [pc, #148]	@ (8005994 <xTaskIncrementTick+0x160>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	429a      	cmp	r2, r3
 8005904:	d903      	bls.n	800590e <xTaskIncrementTick+0xda>
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800590a:	4a22      	ldr	r2, [pc, #136]	@ (8005994 <xTaskIncrementTick+0x160>)
 800590c:	6013      	str	r3, [r2, #0]
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005912:	4613      	mov	r3, r2
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	4413      	add	r3, r2
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	4a1f      	ldr	r2, [pc, #124]	@ (8005998 <xTaskIncrementTick+0x164>)
 800591c:	441a      	add	r2, r3
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	3304      	adds	r3, #4
 8005922:	4619      	mov	r1, r3
 8005924:	4610      	mov	r0, r2
 8005926:	f7fe fc46 	bl	80041b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800592e:	4b1b      	ldr	r3, [pc, #108]	@ (800599c <xTaskIncrementTick+0x168>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005934:	429a      	cmp	r2, r3
 8005936:	d3b8      	bcc.n	80058aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005938:	2301      	movs	r3, #1
 800593a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800593c:	e7b5      	b.n	80058aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800593e:	4b17      	ldr	r3, [pc, #92]	@ (800599c <xTaskIncrementTick+0x168>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005944:	4914      	ldr	r1, [pc, #80]	@ (8005998 <xTaskIncrementTick+0x164>)
 8005946:	4613      	mov	r3, r2
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	4413      	add	r3, r2
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	440b      	add	r3, r1
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	2b01      	cmp	r3, #1
 8005954:	d901      	bls.n	800595a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005956:	2301      	movs	r3, #1
 8005958:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800595a:	4b11      	ldr	r3, [pc, #68]	@ (80059a0 <xTaskIncrementTick+0x16c>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d007      	beq.n	8005972 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005962:	2301      	movs	r3, #1
 8005964:	617b      	str	r3, [r7, #20]
 8005966:	e004      	b.n	8005972 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005968:	4b0e      	ldr	r3, [pc, #56]	@ (80059a4 <xTaskIncrementTick+0x170>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	3301      	adds	r3, #1
 800596e:	4a0d      	ldr	r2, [pc, #52]	@ (80059a4 <xTaskIncrementTick+0x170>)
 8005970:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005972:	697b      	ldr	r3, [r7, #20]
}
 8005974:	4618      	mov	r0, r3
 8005976:	3718      	adds	r7, #24
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	20000ec4 	.word	0x20000ec4
 8005980:	20000ea0 	.word	0x20000ea0
 8005984:	20000e54 	.word	0x20000e54
 8005988:	20000e58 	.word	0x20000e58
 800598c:	20000eb4 	.word	0x20000eb4
 8005990:	20000ebc 	.word	0x20000ebc
 8005994:	20000ea4 	.word	0x20000ea4
 8005998:	200009cc 	.word	0x200009cc
 800599c:	200009c8 	.word	0x200009c8
 80059a0:	20000eb0 	.word	0x20000eb0
 80059a4:	20000eac 	.word	0x20000eac

080059a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80059a8:	b480      	push	{r7}
 80059aa:	b085      	sub	sp, #20
 80059ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80059ae:	4b2b      	ldr	r3, [pc, #172]	@ (8005a5c <vTaskSwitchContext+0xb4>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d003      	beq.n	80059be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80059b6:	4b2a      	ldr	r3, [pc, #168]	@ (8005a60 <vTaskSwitchContext+0xb8>)
 80059b8:	2201      	movs	r2, #1
 80059ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80059bc:	e047      	b.n	8005a4e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80059be:	4b28      	ldr	r3, [pc, #160]	@ (8005a60 <vTaskSwitchContext+0xb8>)
 80059c0:	2200      	movs	r2, #0
 80059c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059c4:	4b27      	ldr	r3, [pc, #156]	@ (8005a64 <vTaskSwitchContext+0xbc>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	60fb      	str	r3, [r7, #12]
 80059ca:	e011      	b.n	80059f0 <vTaskSwitchContext+0x48>
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d10b      	bne.n	80059ea <vTaskSwitchContext+0x42>
	__asm volatile
 80059d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d6:	f383 8811 	msr	BASEPRI, r3
 80059da:	f3bf 8f6f 	isb	sy
 80059de:	f3bf 8f4f 	dsb	sy
 80059e2:	607b      	str	r3, [r7, #4]
}
 80059e4:	bf00      	nop
 80059e6:	bf00      	nop
 80059e8:	e7fd      	b.n	80059e6 <vTaskSwitchContext+0x3e>
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	3b01      	subs	r3, #1
 80059ee:	60fb      	str	r3, [r7, #12]
 80059f0:	491d      	ldr	r1, [pc, #116]	@ (8005a68 <vTaskSwitchContext+0xc0>)
 80059f2:	68fa      	ldr	r2, [r7, #12]
 80059f4:	4613      	mov	r3, r2
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	4413      	add	r3, r2
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	440b      	add	r3, r1
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d0e3      	beq.n	80059cc <vTaskSwitchContext+0x24>
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	4613      	mov	r3, r2
 8005a08:	009b      	lsls	r3, r3, #2
 8005a0a:	4413      	add	r3, r2
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	4a16      	ldr	r2, [pc, #88]	@ (8005a68 <vTaskSwitchContext+0xc0>)
 8005a10:	4413      	add	r3, r2
 8005a12:	60bb      	str	r3, [r7, #8]
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	685a      	ldr	r2, [r3, #4]
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	605a      	str	r2, [r3, #4]
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	685a      	ldr	r2, [r3, #4]
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	3308      	adds	r3, #8
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d104      	bne.n	8005a34 <vTaskSwitchContext+0x8c>
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	685a      	ldr	r2, [r3, #4]
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	605a      	str	r2, [r3, #4]
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	4a0c      	ldr	r2, [pc, #48]	@ (8005a6c <vTaskSwitchContext+0xc4>)
 8005a3c:	6013      	str	r3, [r2, #0]
 8005a3e:	4a09      	ldr	r2, [pc, #36]	@ (8005a64 <vTaskSwitchContext+0xbc>)
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005a44:	4b09      	ldr	r3, [pc, #36]	@ (8005a6c <vTaskSwitchContext+0xc4>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	3354      	adds	r3, #84	@ 0x54
 8005a4a:	4a09      	ldr	r2, [pc, #36]	@ (8005a70 <vTaskSwitchContext+0xc8>)
 8005a4c:	6013      	str	r3, [r2, #0]
}
 8005a4e:	bf00      	nop
 8005a50:	3714      	adds	r7, #20
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr
 8005a5a:	bf00      	nop
 8005a5c:	20000ec4 	.word	0x20000ec4
 8005a60:	20000eb0 	.word	0x20000eb0
 8005a64:	20000ea4 	.word	0x20000ea4
 8005a68:	200009cc 	.word	0x200009cc
 8005a6c:	200009c8 	.word	0x200009c8
 8005a70:	2000001c 	.word	0x2000001c

08005a74 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d10b      	bne.n	8005a9c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005a84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a88:	f383 8811 	msr	BASEPRI, r3
 8005a8c:	f3bf 8f6f 	isb	sy
 8005a90:	f3bf 8f4f 	dsb	sy
 8005a94:	60fb      	str	r3, [r7, #12]
}
 8005a96:	bf00      	nop
 8005a98:	bf00      	nop
 8005a9a:	e7fd      	b.n	8005a98 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a9c:	4b07      	ldr	r3, [pc, #28]	@ (8005abc <vTaskPlaceOnEventList+0x48>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	3318      	adds	r3, #24
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f7fe fbaa 	bl	80041fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005aaa:	2101      	movs	r1, #1
 8005aac:	6838      	ldr	r0, [r7, #0]
 8005aae:	f000 fb97 	bl	80061e0 <prvAddCurrentTaskToDelayedList>
}
 8005ab2:	bf00      	nop
 8005ab4:	3710      	adds	r7, #16
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	200009c8 	.word	0x200009c8

08005ac0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b086      	sub	sp, #24
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10b      	bne.n	8005aea <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ad6:	f383 8811 	msr	BASEPRI, r3
 8005ada:	f3bf 8f6f 	isb	sy
 8005ade:	f3bf 8f4f 	dsb	sy
 8005ae2:	617b      	str	r3, [r7, #20]
}
 8005ae4:	bf00      	nop
 8005ae6:	bf00      	nop
 8005ae8:	e7fd      	b.n	8005ae6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005aea:	4b0a      	ldr	r3, [pc, #40]	@ (8005b14 <vTaskPlaceOnEventListRestricted+0x54>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	3318      	adds	r3, #24
 8005af0:	4619      	mov	r1, r3
 8005af2:	68f8      	ldr	r0, [r7, #12]
 8005af4:	f7fe fb5f 	bl	80041b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d002      	beq.n	8005b04 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005afe:	f04f 33ff 	mov.w	r3, #4294967295
 8005b02:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005b04:	6879      	ldr	r1, [r7, #4]
 8005b06:	68b8      	ldr	r0, [r7, #8]
 8005b08:	f000 fb6a 	bl	80061e0 <prvAddCurrentTaskToDelayedList>
	}
 8005b0c:	bf00      	nop
 8005b0e:	3718      	adds	r7, #24
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	200009c8 	.word	0x200009c8

08005b18 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b086      	sub	sp, #24
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d10b      	bne.n	8005b46 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b32:	f383 8811 	msr	BASEPRI, r3
 8005b36:	f3bf 8f6f 	isb	sy
 8005b3a:	f3bf 8f4f 	dsb	sy
 8005b3e:	60fb      	str	r3, [r7, #12]
}
 8005b40:	bf00      	nop
 8005b42:	bf00      	nop
 8005b44:	e7fd      	b.n	8005b42 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	3318      	adds	r3, #24
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f7fe fb90 	bl	8004270 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b50:	4b1d      	ldr	r3, [pc, #116]	@ (8005bc8 <xTaskRemoveFromEventList+0xb0>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d11d      	bne.n	8005b94 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	3304      	adds	r3, #4
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f7fe fb87 	bl	8004270 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b66:	4b19      	ldr	r3, [pc, #100]	@ (8005bcc <xTaskRemoveFromEventList+0xb4>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d903      	bls.n	8005b76 <xTaskRemoveFromEventList+0x5e>
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b72:	4a16      	ldr	r2, [pc, #88]	@ (8005bcc <xTaskRemoveFromEventList+0xb4>)
 8005b74:	6013      	str	r3, [r2, #0]
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	4413      	add	r3, r2
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	4a13      	ldr	r2, [pc, #76]	@ (8005bd0 <xTaskRemoveFromEventList+0xb8>)
 8005b84:	441a      	add	r2, r3
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	3304      	adds	r3, #4
 8005b8a:	4619      	mov	r1, r3
 8005b8c:	4610      	mov	r0, r2
 8005b8e:	f7fe fb12 	bl	80041b6 <vListInsertEnd>
 8005b92:	e005      	b.n	8005ba0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	3318      	adds	r3, #24
 8005b98:	4619      	mov	r1, r3
 8005b9a:	480e      	ldr	r0, [pc, #56]	@ (8005bd4 <xTaskRemoveFromEventList+0xbc>)
 8005b9c:	f7fe fb0b 	bl	80041b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8005bd8 <xTaskRemoveFromEventList+0xc0>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d905      	bls.n	8005bba <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8005bdc <xTaskRemoveFromEventList+0xc4>)
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	601a      	str	r2, [r3, #0]
 8005bb8:	e001      	b.n	8005bbe <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005bbe:	697b      	ldr	r3, [r7, #20]
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3718      	adds	r7, #24
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	20000ec4 	.word	0x20000ec4
 8005bcc:	20000ea4 	.word	0x20000ea4
 8005bd0:	200009cc 	.word	0x200009cc
 8005bd4:	20000e5c 	.word	0x20000e5c
 8005bd8:	200009c8 	.word	0x200009c8
 8005bdc:	20000eb0 	.word	0x20000eb0

08005be0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005be8:	4b06      	ldr	r3, [pc, #24]	@ (8005c04 <vTaskInternalSetTimeOutState+0x24>)
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005bf0:	4b05      	ldr	r3, [pc, #20]	@ (8005c08 <vTaskInternalSetTimeOutState+0x28>)
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	605a      	str	r2, [r3, #4]
}
 8005bf8:	bf00      	nop
 8005bfa:	370c      	adds	r7, #12
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr
 8005c04:	20000eb4 	.word	0x20000eb4
 8005c08:	20000ea0 	.word	0x20000ea0

08005c0c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b088      	sub	sp, #32
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d10b      	bne.n	8005c34 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c20:	f383 8811 	msr	BASEPRI, r3
 8005c24:	f3bf 8f6f 	isb	sy
 8005c28:	f3bf 8f4f 	dsb	sy
 8005c2c:	613b      	str	r3, [r7, #16]
}
 8005c2e:	bf00      	nop
 8005c30:	bf00      	nop
 8005c32:	e7fd      	b.n	8005c30 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d10b      	bne.n	8005c52 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c3e:	f383 8811 	msr	BASEPRI, r3
 8005c42:	f3bf 8f6f 	isb	sy
 8005c46:	f3bf 8f4f 	dsb	sy
 8005c4a:	60fb      	str	r3, [r7, #12]
}
 8005c4c:	bf00      	nop
 8005c4e:	bf00      	nop
 8005c50:	e7fd      	b.n	8005c4e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005c52:	f000 ffa1 	bl	8006b98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005c56:	4b1d      	ldr	r3, [pc, #116]	@ (8005ccc <xTaskCheckForTimeOut+0xc0>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	69ba      	ldr	r2, [r7, #24]
 8005c62:	1ad3      	subs	r3, r2, r3
 8005c64:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c6e:	d102      	bne.n	8005c76 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005c70:	2300      	movs	r3, #0
 8005c72:	61fb      	str	r3, [r7, #28]
 8005c74:	e023      	b.n	8005cbe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	4b15      	ldr	r3, [pc, #84]	@ (8005cd0 <xTaskCheckForTimeOut+0xc4>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d007      	beq.n	8005c92 <xTaskCheckForTimeOut+0x86>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	69ba      	ldr	r2, [r7, #24]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d302      	bcc.n	8005c92 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	61fb      	str	r3, [r7, #28]
 8005c90:	e015      	b.n	8005cbe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d20b      	bcs.n	8005cb4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	1ad2      	subs	r2, r2, r3
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f7ff ff99 	bl	8005be0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	61fb      	str	r3, [r7, #28]
 8005cb2:	e004      	b.n	8005cbe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005cbe:	f000 ff9d 	bl	8006bfc <vPortExitCritical>

	return xReturn;
 8005cc2:	69fb      	ldr	r3, [r7, #28]
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3720      	adds	r7, #32
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}
 8005ccc:	20000ea0 	.word	0x20000ea0
 8005cd0:	20000eb4 	.word	0x20000eb4

08005cd4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005cd8:	4b03      	ldr	r3, [pc, #12]	@ (8005ce8 <vTaskMissedYield+0x14>)
 8005cda:	2201      	movs	r2, #1
 8005cdc:	601a      	str	r2, [r3, #0]
}
 8005cde:	bf00      	nop
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr
 8005ce8:	20000eb0 	.word	0x20000eb0

08005cec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005cf4:	f000 f852 	bl	8005d9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005cf8:	4b06      	ldr	r3, [pc, #24]	@ (8005d14 <prvIdleTask+0x28>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d9f9      	bls.n	8005cf4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005d00:	4b05      	ldr	r3, [pc, #20]	@ (8005d18 <prvIdleTask+0x2c>)
 8005d02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d06:	601a      	str	r2, [r3, #0]
 8005d08:	f3bf 8f4f 	dsb	sy
 8005d0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005d10:	e7f0      	b.n	8005cf4 <prvIdleTask+0x8>
 8005d12:	bf00      	nop
 8005d14:	200009cc 	.word	0x200009cc
 8005d18:	e000ed04 	.word	0xe000ed04

08005d1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b082      	sub	sp, #8
 8005d20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d22:	2300      	movs	r3, #0
 8005d24:	607b      	str	r3, [r7, #4]
 8005d26:	e00c      	b.n	8005d42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	009b      	lsls	r3, r3, #2
 8005d2e:	4413      	add	r3, r2
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	4a12      	ldr	r2, [pc, #72]	@ (8005d7c <prvInitialiseTaskLists+0x60>)
 8005d34:	4413      	add	r3, r2
 8005d36:	4618      	mov	r0, r3
 8005d38:	f7fe fa10 	bl	800415c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	3301      	adds	r3, #1
 8005d40:	607b      	str	r3, [r7, #4]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2b37      	cmp	r3, #55	@ 0x37
 8005d46:	d9ef      	bls.n	8005d28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005d48:	480d      	ldr	r0, [pc, #52]	@ (8005d80 <prvInitialiseTaskLists+0x64>)
 8005d4a:	f7fe fa07 	bl	800415c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005d4e:	480d      	ldr	r0, [pc, #52]	@ (8005d84 <prvInitialiseTaskLists+0x68>)
 8005d50:	f7fe fa04 	bl	800415c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005d54:	480c      	ldr	r0, [pc, #48]	@ (8005d88 <prvInitialiseTaskLists+0x6c>)
 8005d56:	f7fe fa01 	bl	800415c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005d5a:	480c      	ldr	r0, [pc, #48]	@ (8005d8c <prvInitialiseTaskLists+0x70>)
 8005d5c:	f7fe f9fe 	bl	800415c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005d60:	480b      	ldr	r0, [pc, #44]	@ (8005d90 <prvInitialiseTaskLists+0x74>)
 8005d62:	f7fe f9fb 	bl	800415c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005d66:	4b0b      	ldr	r3, [pc, #44]	@ (8005d94 <prvInitialiseTaskLists+0x78>)
 8005d68:	4a05      	ldr	r2, [pc, #20]	@ (8005d80 <prvInitialiseTaskLists+0x64>)
 8005d6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d98 <prvInitialiseTaskLists+0x7c>)
 8005d6e:	4a05      	ldr	r2, [pc, #20]	@ (8005d84 <prvInitialiseTaskLists+0x68>)
 8005d70:	601a      	str	r2, [r3, #0]
}
 8005d72:	bf00      	nop
 8005d74:	3708      	adds	r7, #8
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	200009cc 	.word	0x200009cc
 8005d80:	20000e2c 	.word	0x20000e2c
 8005d84:	20000e40 	.word	0x20000e40
 8005d88:	20000e5c 	.word	0x20000e5c
 8005d8c:	20000e70 	.word	0x20000e70
 8005d90:	20000e88 	.word	0x20000e88
 8005d94:	20000e54 	.word	0x20000e54
 8005d98:	20000e58 	.word	0x20000e58

08005d9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b082      	sub	sp, #8
 8005da0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005da2:	e019      	b.n	8005dd8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005da4:	f000 fef8 	bl	8006b98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005da8:	4b10      	ldr	r3, [pc, #64]	@ (8005dec <prvCheckTasksWaitingTermination+0x50>)
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	68db      	ldr	r3, [r3, #12]
 8005dae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	3304      	adds	r3, #4
 8005db4:	4618      	mov	r0, r3
 8005db6:	f7fe fa5b 	bl	8004270 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005dba:	4b0d      	ldr	r3, [pc, #52]	@ (8005df0 <prvCheckTasksWaitingTermination+0x54>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	3b01      	subs	r3, #1
 8005dc0:	4a0b      	ldr	r2, [pc, #44]	@ (8005df0 <prvCheckTasksWaitingTermination+0x54>)
 8005dc2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8005df4 <prvCheckTasksWaitingTermination+0x58>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	3b01      	subs	r3, #1
 8005dca:	4a0a      	ldr	r2, [pc, #40]	@ (8005df4 <prvCheckTasksWaitingTermination+0x58>)
 8005dcc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005dce:	f000 ff15 	bl	8006bfc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 f810 	bl	8005df8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005dd8:	4b06      	ldr	r3, [pc, #24]	@ (8005df4 <prvCheckTasksWaitingTermination+0x58>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1e1      	bne.n	8005da4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005de0:	bf00      	nop
 8005de2:	bf00      	nop
 8005de4:	3708      	adds	r7, #8
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
 8005dea:	bf00      	nop
 8005dec:	20000e70 	.word	0x20000e70
 8005df0:	20000e9c 	.word	0x20000e9c
 8005df4:	20000e84 	.word	0x20000e84

08005df8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	3354      	adds	r3, #84	@ 0x54
 8005e04:	4618      	mov	r0, r3
 8005e06:	f001 fc2f 	bl	8007668 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d108      	bne.n	8005e26 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f001 f8ad 	bl	8006f78 <vPortFree>
				vPortFree( pxTCB );
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f001 f8aa 	bl	8006f78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005e24:	e019      	b.n	8005e5a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d103      	bne.n	8005e38 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f001 f8a1 	bl	8006f78 <vPortFree>
	}
 8005e36:	e010      	b.n	8005e5a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d00b      	beq.n	8005e5a <prvDeleteTCB+0x62>
	__asm volatile
 8005e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e46:	f383 8811 	msr	BASEPRI, r3
 8005e4a:	f3bf 8f6f 	isb	sy
 8005e4e:	f3bf 8f4f 	dsb	sy
 8005e52:	60fb      	str	r3, [r7, #12]
}
 8005e54:	bf00      	nop
 8005e56:	bf00      	nop
 8005e58:	e7fd      	b.n	8005e56 <prvDeleteTCB+0x5e>
	}
 8005e5a:	bf00      	nop
 8005e5c:	3710      	adds	r7, #16
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
	...

08005e64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8005e9c <prvResetNextTaskUnblockTime+0x38>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d104      	bne.n	8005e7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005e74:	4b0a      	ldr	r3, [pc, #40]	@ (8005ea0 <prvResetNextTaskUnblockTime+0x3c>)
 8005e76:	f04f 32ff 	mov.w	r2, #4294967295
 8005e7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005e7c:	e008      	b.n	8005e90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e7e:	4b07      	ldr	r3, [pc, #28]	@ (8005e9c <prvResetNextTaskUnblockTime+0x38>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	4a04      	ldr	r2, [pc, #16]	@ (8005ea0 <prvResetNextTaskUnblockTime+0x3c>)
 8005e8e:	6013      	str	r3, [r2, #0]
}
 8005e90:	bf00      	nop
 8005e92:	370c      	adds	r7, #12
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr
 8005e9c:	20000e54 	.word	0x20000e54
 8005ea0:	20000ebc 	.word	0x20000ebc

08005ea4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8005eaa:	4b05      	ldr	r3, [pc, #20]	@ (8005ec0 <xTaskGetCurrentTaskHandle+0x1c>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	607b      	str	r3, [r7, #4]

		return xReturn;
 8005eb0:	687b      	ldr	r3, [r7, #4]
	}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	370c      	adds	r7, #12
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr
 8005ebe:	bf00      	nop
 8005ec0:	200009c8 	.word	0x200009c8

08005ec4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005eca:	4b0b      	ldr	r3, [pc, #44]	@ (8005ef8 <xTaskGetSchedulerState+0x34>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d102      	bne.n	8005ed8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	607b      	str	r3, [r7, #4]
 8005ed6:	e008      	b.n	8005eea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ed8:	4b08      	ldr	r3, [pc, #32]	@ (8005efc <xTaskGetSchedulerState+0x38>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d102      	bne.n	8005ee6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005ee0:	2302      	movs	r3, #2
 8005ee2:	607b      	str	r3, [r7, #4]
 8005ee4:	e001      	b.n	8005eea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005eea:	687b      	ldr	r3, [r7, #4]
	}
 8005eec:	4618      	mov	r0, r3
 8005eee:	370c      	adds	r7, #12
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr
 8005ef8:	20000ea8 	.word	0x20000ea8
 8005efc:	20000ec4 	.word	0x20000ec4

08005f00 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b084      	sub	sp, #16
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d051      	beq.n	8005fba <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f1a:	4b2a      	ldr	r3, [pc, #168]	@ (8005fc4 <xTaskPriorityInherit+0xc4>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d241      	bcs.n	8005fa8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	699b      	ldr	r3, [r3, #24]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	db06      	blt.n	8005f3a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f2c:	4b25      	ldr	r3, [pc, #148]	@ (8005fc4 <xTaskPriorityInherit+0xc4>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f32:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	6959      	ldr	r1, [r3, #20]
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f42:	4613      	mov	r3, r2
 8005f44:	009b      	lsls	r3, r3, #2
 8005f46:	4413      	add	r3, r2
 8005f48:	009b      	lsls	r3, r3, #2
 8005f4a:	4a1f      	ldr	r2, [pc, #124]	@ (8005fc8 <xTaskPriorityInherit+0xc8>)
 8005f4c:	4413      	add	r3, r2
 8005f4e:	4299      	cmp	r1, r3
 8005f50:	d122      	bne.n	8005f98 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	3304      	adds	r3, #4
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7fe f98a 	bl	8004270 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005f5c:	4b19      	ldr	r3, [pc, #100]	@ (8005fc4 <xTaskPriorityInherit+0xc4>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f6a:	4b18      	ldr	r3, [pc, #96]	@ (8005fcc <xTaskPriorityInherit+0xcc>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d903      	bls.n	8005f7a <xTaskPriorityInherit+0x7a>
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f76:	4a15      	ldr	r2, [pc, #84]	@ (8005fcc <xTaskPriorityInherit+0xcc>)
 8005f78:	6013      	str	r3, [r2, #0]
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f7e:	4613      	mov	r3, r2
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	4413      	add	r3, r2
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	4a10      	ldr	r2, [pc, #64]	@ (8005fc8 <xTaskPriorityInherit+0xc8>)
 8005f88:	441a      	add	r2, r3
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	3304      	adds	r3, #4
 8005f8e:	4619      	mov	r1, r3
 8005f90:	4610      	mov	r0, r2
 8005f92:	f7fe f910 	bl	80041b6 <vListInsertEnd>
 8005f96:	e004      	b.n	8005fa2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005f98:	4b0a      	ldr	r3, [pc, #40]	@ (8005fc4 <xTaskPriorityInherit+0xc4>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	60fb      	str	r3, [r7, #12]
 8005fa6:	e008      	b.n	8005fba <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005fac:	4b05      	ldr	r3, [pc, #20]	@ (8005fc4 <xTaskPriorityInherit+0xc4>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d201      	bcs.n	8005fba <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005fba:	68fb      	ldr	r3, [r7, #12]
	}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3710      	adds	r7, #16
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	200009c8 	.word	0x200009c8
 8005fc8:	200009cc 	.word	0x200009cc
 8005fcc:	20000ea4 	.word	0x20000ea4

08005fd0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d058      	beq.n	8006098 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005fe6:	4b2f      	ldr	r3, [pc, #188]	@ (80060a4 <xTaskPriorityDisinherit+0xd4>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d00b      	beq.n	8006008 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff4:	f383 8811 	msr	BASEPRI, r3
 8005ff8:	f3bf 8f6f 	isb	sy
 8005ffc:	f3bf 8f4f 	dsb	sy
 8006000:	60fb      	str	r3, [r7, #12]
}
 8006002:	bf00      	nop
 8006004:	bf00      	nop
 8006006:	e7fd      	b.n	8006004 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800600c:	2b00      	cmp	r3, #0
 800600e:	d10b      	bne.n	8006028 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006014:	f383 8811 	msr	BASEPRI, r3
 8006018:	f3bf 8f6f 	isb	sy
 800601c:	f3bf 8f4f 	dsb	sy
 8006020:	60bb      	str	r3, [r7, #8]
}
 8006022:	bf00      	nop
 8006024:	bf00      	nop
 8006026:	e7fd      	b.n	8006024 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800602c:	1e5a      	subs	r2, r3, #1
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800603a:	429a      	cmp	r2, r3
 800603c:	d02c      	beq.n	8006098 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006042:	2b00      	cmp	r3, #0
 8006044:	d128      	bne.n	8006098 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	3304      	adds	r3, #4
 800604a:	4618      	mov	r0, r3
 800604c:	f7fe f910 	bl	8004270 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800605c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006068:	4b0f      	ldr	r3, [pc, #60]	@ (80060a8 <xTaskPriorityDisinherit+0xd8>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	429a      	cmp	r2, r3
 800606e:	d903      	bls.n	8006078 <xTaskPriorityDisinherit+0xa8>
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006074:	4a0c      	ldr	r2, [pc, #48]	@ (80060a8 <xTaskPriorityDisinherit+0xd8>)
 8006076:	6013      	str	r3, [r2, #0]
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800607c:	4613      	mov	r3, r2
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	4413      	add	r3, r2
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	4a09      	ldr	r2, [pc, #36]	@ (80060ac <xTaskPriorityDisinherit+0xdc>)
 8006086:	441a      	add	r2, r3
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	3304      	adds	r3, #4
 800608c:	4619      	mov	r1, r3
 800608e:	4610      	mov	r0, r2
 8006090:	f7fe f891 	bl	80041b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006094:	2301      	movs	r3, #1
 8006096:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006098:	697b      	ldr	r3, [r7, #20]
	}
 800609a:	4618      	mov	r0, r3
 800609c:	3718      	adds	r7, #24
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	200009c8 	.word	0x200009c8
 80060a8:	20000ea4 	.word	0x20000ea4
 80060ac:	200009cc 	.word	0x200009cc

080060b0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b088      	sub	sp, #32
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80060be:	2301      	movs	r3, #1
 80060c0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d06c      	beq.n	80061a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d10b      	bne.n	80060e8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80060d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d4:	f383 8811 	msr	BASEPRI, r3
 80060d8:	f3bf 8f6f 	isb	sy
 80060dc:	f3bf 8f4f 	dsb	sy
 80060e0:	60fb      	str	r3, [r7, #12]
}
 80060e2:	bf00      	nop
 80060e4:	bf00      	nop
 80060e6:	e7fd      	b.n	80060e4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060ec:	683a      	ldr	r2, [r7, #0]
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d902      	bls.n	80060f8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	61fb      	str	r3, [r7, #28]
 80060f6:	e002      	b.n	80060fe <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060fc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006102:	69fa      	ldr	r2, [r7, #28]
 8006104:	429a      	cmp	r2, r3
 8006106:	d04c      	beq.n	80061a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800610c:	697a      	ldr	r2, [r7, #20]
 800610e:	429a      	cmp	r2, r3
 8006110:	d147      	bne.n	80061a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006112:	4b26      	ldr	r3, [pc, #152]	@ (80061ac <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	69ba      	ldr	r2, [r7, #24]
 8006118:	429a      	cmp	r2, r3
 800611a:	d10b      	bne.n	8006134 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800611c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006120:	f383 8811 	msr	BASEPRI, r3
 8006124:	f3bf 8f6f 	isb	sy
 8006128:	f3bf 8f4f 	dsb	sy
 800612c:	60bb      	str	r3, [r7, #8]
}
 800612e:	bf00      	nop
 8006130:	bf00      	nop
 8006132:	e7fd      	b.n	8006130 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006134:	69bb      	ldr	r3, [r7, #24]
 8006136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006138:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	69fa      	ldr	r2, [r7, #28]
 800613e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006140:	69bb      	ldr	r3, [r7, #24]
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	2b00      	cmp	r3, #0
 8006146:	db04      	blt.n	8006152 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	6959      	ldr	r1, [r3, #20]
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	4613      	mov	r3, r2
 800615a:	009b      	lsls	r3, r3, #2
 800615c:	4413      	add	r3, r2
 800615e:	009b      	lsls	r3, r3, #2
 8006160:	4a13      	ldr	r2, [pc, #76]	@ (80061b0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006162:	4413      	add	r3, r2
 8006164:	4299      	cmp	r1, r3
 8006166:	d11c      	bne.n	80061a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	3304      	adds	r3, #4
 800616c:	4618      	mov	r0, r3
 800616e:	f7fe f87f 	bl	8004270 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006176:	4b0f      	ldr	r3, [pc, #60]	@ (80061b4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	429a      	cmp	r2, r3
 800617c:	d903      	bls.n	8006186 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800617e:	69bb      	ldr	r3, [r7, #24]
 8006180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006182:	4a0c      	ldr	r2, [pc, #48]	@ (80061b4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006184:	6013      	str	r3, [r2, #0]
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800618a:	4613      	mov	r3, r2
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	4413      	add	r3, r2
 8006190:	009b      	lsls	r3, r3, #2
 8006192:	4a07      	ldr	r2, [pc, #28]	@ (80061b0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006194:	441a      	add	r2, r3
 8006196:	69bb      	ldr	r3, [r7, #24]
 8006198:	3304      	adds	r3, #4
 800619a:	4619      	mov	r1, r3
 800619c:	4610      	mov	r0, r2
 800619e:	f7fe f80a 	bl	80041b6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80061a2:	bf00      	nop
 80061a4:	3720      	adds	r7, #32
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
 80061aa:	bf00      	nop
 80061ac:	200009c8 	.word	0x200009c8
 80061b0:	200009cc 	.word	0x200009cc
 80061b4:	20000ea4 	.word	0x20000ea4

080061b8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80061b8:	b480      	push	{r7}
 80061ba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80061bc:	4b07      	ldr	r3, [pc, #28]	@ (80061dc <pvTaskIncrementMutexHeldCount+0x24>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d004      	beq.n	80061ce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80061c4:	4b05      	ldr	r3, [pc, #20]	@ (80061dc <pvTaskIncrementMutexHeldCount+0x24>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80061ca:	3201      	adds	r2, #1
 80061cc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80061ce:	4b03      	ldr	r3, [pc, #12]	@ (80061dc <pvTaskIncrementMutexHeldCount+0x24>)
 80061d0:	681b      	ldr	r3, [r3, #0]
	}
 80061d2:	4618      	mov	r0, r3
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr
 80061dc:	200009c8 	.word	0x200009c8

080061e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80061ea:	4b21      	ldr	r3, [pc, #132]	@ (8006270 <prvAddCurrentTaskToDelayedList+0x90>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061f0:	4b20      	ldr	r3, [pc, #128]	@ (8006274 <prvAddCurrentTaskToDelayedList+0x94>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	3304      	adds	r3, #4
 80061f6:	4618      	mov	r0, r3
 80061f8:	f7fe f83a 	bl	8004270 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006202:	d10a      	bne.n	800621a <prvAddCurrentTaskToDelayedList+0x3a>
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d007      	beq.n	800621a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800620a:	4b1a      	ldr	r3, [pc, #104]	@ (8006274 <prvAddCurrentTaskToDelayedList+0x94>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	3304      	adds	r3, #4
 8006210:	4619      	mov	r1, r3
 8006212:	4819      	ldr	r0, [pc, #100]	@ (8006278 <prvAddCurrentTaskToDelayedList+0x98>)
 8006214:	f7fd ffcf 	bl	80041b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006218:	e026      	b.n	8006268 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800621a:	68fa      	ldr	r2, [r7, #12]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4413      	add	r3, r2
 8006220:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006222:	4b14      	ldr	r3, [pc, #80]	@ (8006274 <prvAddCurrentTaskToDelayedList+0x94>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	68ba      	ldr	r2, [r7, #8]
 8006228:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800622a:	68ba      	ldr	r2, [r7, #8]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	429a      	cmp	r2, r3
 8006230:	d209      	bcs.n	8006246 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006232:	4b12      	ldr	r3, [pc, #72]	@ (800627c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	4b0f      	ldr	r3, [pc, #60]	@ (8006274 <prvAddCurrentTaskToDelayedList+0x94>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	3304      	adds	r3, #4
 800623c:	4619      	mov	r1, r3
 800623e:	4610      	mov	r0, r2
 8006240:	f7fd ffdd 	bl	80041fe <vListInsert>
}
 8006244:	e010      	b.n	8006268 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006246:	4b0e      	ldr	r3, [pc, #56]	@ (8006280 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	4b0a      	ldr	r3, [pc, #40]	@ (8006274 <prvAddCurrentTaskToDelayedList+0x94>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	3304      	adds	r3, #4
 8006250:	4619      	mov	r1, r3
 8006252:	4610      	mov	r0, r2
 8006254:	f7fd ffd3 	bl	80041fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006258:	4b0a      	ldr	r3, [pc, #40]	@ (8006284 <prvAddCurrentTaskToDelayedList+0xa4>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	68ba      	ldr	r2, [r7, #8]
 800625e:	429a      	cmp	r2, r3
 8006260:	d202      	bcs.n	8006268 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006262:	4a08      	ldr	r2, [pc, #32]	@ (8006284 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	6013      	str	r3, [r2, #0]
}
 8006268:	bf00      	nop
 800626a:	3710      	adds	r7, #16
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	20000ea0 	.word	0x20000ea0
 8006274:	200009c8 	.word	0x200009c8
 8006278:	20000e88 	.word	0x20000e88
 800627c:	20000e58 	.word	0x20000e58
 8006280:	20000e54 	.word	0x20000e54
 8006284:	20000ebc 	.word	0x20000ebc

08006288 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b08a      	sub	sp, #40	@ 0x28
 800628c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800628e:	2300      	movs	r3, #0
 8006290:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006292:	f000 fb13 	bl	80068bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006296:	4b1d      	ldr	r3, [pc, #116]	@ (800630c <xTimerCreateTimerTask+0x84>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d021      	beq.n	80062e2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800629e:	2300      	movs	r3, #0
 80062a0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80062a2:	2300      	movs	r3, #0
 80062a4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80062a6:	1d3a      	adds	r2, r7, #4
 80062a8:	f107 0108 	add.w	r1, r7, #8
 80062ac:	f107 030c 	add.w	r3, r7, #12
 80062b0:	4618      	mov	r0, r3
 80062b2:	f7fd ff39 	bl	8004128 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80062b6:	6879      	ldr	r1, [r7, #4]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	68fa      	ldr	r2, [r7, #12]
 80062bc:	9202      	str	r2, [sp, #8]
 80062be:	9301      	str	r3, [sp, #4]
 80062c0:	2302      	movs	r3, #2
 80062c2:	9300      	str	r3, [sp, #0]
 80062c4:	2300      	movs	r3, #0
 80062c6:	460a      	mov	r2, r1
 80062c8:	4911      	ldr	r1, [pc, #68]	@ (8006310 <xTimerCreateTimerTask+0x88>)
 80062ca:	4812      	ldr	r0, [pc, #72]	@ (8006314 <xTimerCreateTimerTask+0x8c>)
 80062cc:	f7fe ff92 	bl	80051f4 <xTaskCreateStatic>
 80062d0:	4603      	mov	r3, r0
 80062d2:	4a11      	ldr	r2, [pc, #68]	@ (8006318 <xTimerCreateTimerTask+0x90>)
 80062d4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80062d6:	4b10      	ldr	r3, [pc, #64]	@ (8006318 <xTimerCreateTimerTask+0x90>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d001      	beq.n	80062e2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80062de:	2301      	movs	r3, #1
 80062e0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d10b      	bne.n	8006300 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80062e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ec:	f383 8811 	msr	BASEPRI, r3
 80062f0:	f3bf 8f6f 	isb	sy
 80062f4:	f3bf 8f4f 	dsb	sy
 80062f8:	613b      	str	r3, [r7, #16]
}
 80062fa:	bf00      	nop
 80062fc:	bf00      	nop
 80062fe:	e7fd      	b.n	80062fc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006300:	697b      	ldr	r3, [r7, #20]
}
 8006302:	4618      	mov	r0, r3
 8006304:	3718      	adds	r7, #24
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}
 800630a:	bf00      	nop
 800630c:	20000ef8 	.word	0x20000ef8
 8006310:	080086cc 	.word	0x080086cc
 8006314:	08006455 	.word	0x08006455
 8006318:	20000efc 	.word	0x20000efc

0800631c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b08a      	sub	sp, #40	@ 0x28
 8006320:	af00      	add	r7, sp, #0
 8006322:	60f8      	str	r0, [r7, #12]
 8006324:	60b9      	str	r1, [r7, #8]
 8006326:	607a      	str	r2, [r7, #4]
 8006328:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800632a:	2300      	movs	r3, #0
 800632c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d10b      	bne.n	800634c <xTimerGenericCommand+0x30>
	__asm volatile
 8006334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006338:	f383 8811 	msr	BASEPRI, r3
 800633c:	f3bf 8f6f 	isb	sy
 8006340:	f3bf 8f4f 	dsb	sy
 8006344:	623b      	str	r3, [r7, #32]
}
 8006346:	bf00      	nop
 8006348:	bf00      	nop
 800634a:	e7fd      	b.n	8006348 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800634c:	4b19      	ldr	r3, [pc, #100]	@ (80063b4 <xTimerGenericCommand+0x98>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d02a      	beq.n	80063aa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	2b05      	cmp	r3, #5
 8006364:	dc18      	bgt.n	8006398 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006366:	f7ff fdad 	bl	8005ec4 <xTaskGetSchedulerState>
 800636a:	4603      	mov	r3, r0
 800636c:	2b02      	cmp	r3, #2
 800636e:	d109      	bne.n	8006384 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006370:	4b10      	ldr	r3, [pc, #64]	@ (80063b4 <xTimerGenericCommand+0x98>)
 8006372:	6818      	ldr	r0, [r3, #0]
 8006374:	f107 0110 	add.w	r1, r7, #16
 8006378:	2300      	movs	r3, #0
 800637a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800637c:	f7fe f9a0 	bl	80046c0 <xQueueGenericSend>
 8006380:	6278      	str	r0, [r7, #36]	@ 0x24
 8006382:	e012      	b.n	80063aa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006384:	4b0b      	ldr	r3, [pc, #44]	@ (80063b4 <xTimerGenericCommand+0x98>)
 8006386:	6818      	ldr	r0, [r3, #0]
 8006388:	f107 0110 	add.w	r1, r7, #16
 800638c:	2300      	movs	r3, #0
 800638e:	2200      	movs	r2, #0
 8006390:	f7fe f996 	bl	80046c0 <xQueueGenericSend>
 8006394:	6278      	str	r0, [r7, #36]	@ 0x24
 8006396:	e008      	b.n	80063aa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006398:	4b06      	ldr	r3, [pc, #24]	@ (80063b4 <xTimerGenericCommand+0x98>)
 800639a:	6818      	ldr	r0, [r3, #0]
 800639c:	f107 0110 	add.w	r1, r7, #16
 80063a0:	2300      	movs	r3, #0
 80063a2:	683a      	ldr	r2, [r7, #0]
 80063a4:	f7fe fa8e 	bl	80048c4 <xQueueGenericSendFromISR>
 80063a8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80063aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3728      	adds	r7, #40	@ 0x28
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}
 80063b4:	20000ef8 	.word	0x20000ef8

080063b8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b088      	sub	sp, #32
 80063bc:	af02      	add	r7, sp, #8
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063c2:	4b23      	ldr	r3, [pc, #140]	@ (8006450 <prvProcessExpiredTimer+0x98>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	68db      	ldr	r3, [r3, #12]
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	3304      	adds	r3, #4
 80063d0:	4618      	mov	r0, r3
 80063d2:	f7fd ff4d 	bl	8004270 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063dc:	f003 0304 	and.w	r3, r3, #4
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d023      	beq.n	800642c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	699a      	ldr	r2, [r3, #24]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	18d1      	adds	r1, r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	683a      	ldr	r2, [r7, #0]
 80063f0:	6978      	ldr	r0, [r7, #20]
 80063f2:	f000 f8d5 	bl	80065a0 <prvInsertTimerInActiveList>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d020      	beq.n	800643e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80063fc:	2300      	movs	r3, #0
 80063fe:	9300      	str	r3, [sp, #0]
 8006400:	2300      	movs	r3, #0
 8006402:	687a      	ldr	r2, [r7, #4]
 8006404:	2100      	movs	r1, #0
 8006406:	6978      	ldr	r0, [r7, #20]
 8006408:	f7ff ff88 	bl	800631c <xTimerGenericCommand>
 800640c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d114      	bne.n	800643e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006418:	f383 8811 	msr	BASEPRI, r3
 800641c:	f3bf 8f6f 	isb	sy
 8006420:	f3bf 8f4f 	dsb	sy
 8006424:	60fb      	str	r3, [r7, #12]
}
 8006426:	bf00      	nop
 8006428:	bf00      	nop
 800642a:	e7fd      	b.n	8006428 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006432:	f023 0301 	bic.w	r3, r3, #1
 8006436:	b2da      	uxtb	r2, r3
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	6a1b      	ldr	r3, [r3, #32]
 8006442:	6978      	ldr	r0, [r7, #20]
 8006444:	4798      	blx	r3
}
 8006446:	bf00      	nop
 8006448:	3718      	adds	r7, #24
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	20000ef0 	.word	0x20000ef0

08006454 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b084      	sub	sp, #16
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800645c:	f107 0308 	add.w	r3, r7, #8
 8006460:	4618      	mov	r0, r3
 8006462:	f000 f859 	bl	8006518 <prvGetNextExpireTime>
 8006466:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	4619      	mov	r1, r3
 800646c:	68f8      	ldr	r0, [r7, #12]
 800646e:	f000 f805 	bl	800647c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006472:	f000 f8d7 	bl	8006624 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006476:	bf00      	nop
 8006478:	e7f0      	b.n	800645c <prvTimerTask+0x8>
	...

0800647c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006486:	f7ff f919 	bl	80056bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800648a:	f107 0308 	add.w	r3, r7, #8
 800648e:	4618      	mov	r0, r3
 8006490:	f000 f866 	bl	8006560 <prvSampleTimeNow>
 8006494:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d130      	bne.n	80064fe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d10a      	bne.n	80064b8 <prvProcessTimerOrBlockTask+0x3c>
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d806      	bhi.n	80064b8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80064aa:	f7ff f915 	bl	80056d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80064ae:	68f9      	ldr	r1, [r7, #12]
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f7ff ff81 	bl	80063b8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80064b6:	e024      	b.n	8006502 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d008      	beq.n	80064d0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80064be:	4b13      	ldr	r3, [pc, #76]	@ (800650c <prvProcessTimerOrBlockTask+0x90>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d101      	bne.n	80064cc <prvProcessTimerOrBlockTask+0x50>
 80064c8:	2301      	movs	r3, #1
 80064ca:	e000      	b.n	80064ce <prvProcessTimerOrBlockTask+0x52>
 80064cc:	2300      	movs	r3, #0
 80064ce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80064d0:	4b0f      	ldr	r3, [pc, #60]	@ (8006510 <prvProcessTimerOrBlockTask+0x94>)
 80064d2:	6818      	ldr	r0, [r3, #0]
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	1ad3      	subs	r3, r2, r3
 80064da:	683a      	ldr	r2, [r7, #0]
 80064dc:	4619      	mov	r1, r3
 80064de:	f7fe fe55 	bl	800518c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80064e2:	f7ff f8f9 	bl	80056d8 <xTaskResumeAll>
 80064e6:	4603      	mov	r3, r0
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d10a      	bne.n	8006502 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80064ec:	4b09      	ldr	r3, [pc, #36]	@ (8006514 <prvProcessTimerOrBlockTask+0x98>)
 80064ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064f2:	601a      	str	r2, [r3, #0]
 80064f4:	f3bf 8f4f 	dsb	sy
 80064f8:	f3bf 8f6f 	isb	sy
}
 80064fc:	e001      	b.n	8006502 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80064fe:	f7ff f8eb 	bl	80056d8 <xTaskResumeAll>
}
 8006502:	bf00      	nop
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
 800650a:	bf00      	nop
 800650c:	20000ef4 	.word	0x20000ef4
 8006510:	20000ef8 	.word	0x20000ef8
 8006514:	e000ed04 	.word	0xe000ed04

08006518 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006520:	4b0e      	ldr	r3, [pc, #56]	@ (800655c <prvGetNextExpireTime+0x44>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d101      	bne.n	800652e <prvGetNextExpireTime+0x16>
 800652a:	2201      	movs	r2, #1
 800652c:	e000      	b.n	8006530 <prvGetNextExpireTime+0x18>
 800652e:	2200      	movs	r2, #0
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d105      	bne.n	8006548 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800653c:	4b07      	ldr	r3, [pc, #28]	@ (800655c <prvGetNextExpireTime+0x44>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	60fb      	str	r3, [r7, #12]
 8006546:	e001      	b.n	800654c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006548:	2300      	movs	r3, #0
 800654a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800654c:	68fb      	ldr	r3, [r7, #12]
}
 800654e:	4618      	mov	r0, r3
 8006550:	3714      	adds	r7, #20
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	20000ef0 	.word	0x20000ef0

08006560 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b084      	sub	sp, #16
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006568:	f7ff f954 	bl	8005814 <xTaskGetTickCount>
 800656c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800656e:	4b0b      	ldr	r3, [pc, #44]	@ (800659c <prvSampleTimeNow+0x3c>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	429a      	cmp	r2, r3
 8006576:	d205      	bcs.n	8006584 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006578:	f000 f93a 	bl	80067f0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2201      	movs	r2, #1
 8006580:	601a      	str	r2, [r3, #0]
 8006582:	e002      	b.n	800658a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800658a:	4a04      	ldr	r2, [pc, #16]	@ (800659c <prvSampleTimeNow+0x3c>)
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006590:	68fb      	ldr	r3, [r7, #12]
}
 8006592:	4618      	mov	r0, r3
 8006594:	3710      	adds	r7, #16
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	20000f00 	.word	0x20000f00

080065a0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b086      	sub	sp, #24
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	607a      	str	r2, [r7, #4]
 80065ac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80065ae:	2300      	movs	r3, #0
 80065b0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	68ba      	ldr	r2, [r7, #8]
 80065b6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80065be:	68ba      	ldr	r2, [r7, #8]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	429a      	cmp	r2, r3
 80065c4:	d812      	bhi.n	80065ec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	1ad2      	subs	r2, r2, r3
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	699b      	ldr	r3, [r3, #24]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d302      	bcc.n	80065da <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80065d4:	2301      	movs	r3, #1
 80065d6:	617b      	str	r3, [r7, #20]
 80065d8:	e01b      	b.n	8006612 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80065da:	4b10      	ldr	r3, [pc, #64]	@ (800661c <prvInsertTimerInActiveList+0x7c>)
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	3304      	adds	r3, #4
 80065e2:	4619      	mov	r1, r3
 80065e4:	4610      	mov	r0, r2
 80065e6:	f7fd fe0a 	bl	80041fe <vListInsert>
 80065ea:	e012      	b.n	8006612 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d206      	bcs.n	8006602 <prvInsertTimerInActiveList+0x62>
 80065f4:	68ba      	ldr	r2, [r7, #8]
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d302      	bcc.n	8006602 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80065fc:	2301      	movs	r3, #1
 80065fe:	617b      	str	r3, [r7, #20]
 8006600:	e007      	b.n	8006612 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006602:	4b07      	ldr	r3, [pc, #28]	@ (8006620 <prvInsertTimerInActiveList+0x80>)
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	3304      	adds	r3, #4
 800660a:	4619      	mov	r1, r3
 800660c:	4610      	mov	r0, r2
 800660e:	f7fd fdf6 	bl	80041fe <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006612:	697b      	ldr	r3, [r7, #20]
}
 8006614:	4618      	mov	r0, r3
 8006616:	3718      	adds	r7, #24
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}
 800661c:	20000ef4 	.word	0x20000ef4
 8006620:	20000ef0 	.word	0x20000ef0

08006624 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b08e      	sub	sp, #56	@ 0x38
 8006628:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800662a:	e0ce      	b.n	80067ca <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2b00      	cmp	r3, #0
 8006630:	da19      	bge.n	8006666 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006632:	1d3b      	adds	r3, r7, #4
 8006634:	3304      	adds	r3, #4
 8006636:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800663a:	2b00      	cmp	r3, #0
 800663c:	d10b      	bne.n	8006656 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800663e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006642:	f383 8811 	msr	BASEPRI, r3
 8006646:	f3bf 8f6f 	isb	sy
 800664a:	f3bf 8f4f 	dsb	sy
 800664e:	61fb      	str	r3, [r7, #28]
}
 8006650:	bf00      	nop
 8006652:	bf00      	nop
 8006654:	e7fd      	b.n	8006652 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800665c:	6850      	ldr	r0, [r2, #4]
 800665e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006660:	6892      	ldr	r2, [r2, #8]
 8006662:	4611      	mov	r1, r2
 8006664:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2b00      	cmp	r3, #0
 800666a:	f2c0 80ae 	blt.w	80067ca <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006674:	695b      	ldr	r3, [r3, #20]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d004      	beq.n	8006684 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800667a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800667c:	3304      	adds	r3, #4
 800667e:	4618      	mov	r0, r3
 8006680:	f7fd fdf6 	bl	8004270 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006684:	463b      	mov	r3, r7
 8006686:	4618      	mov	r0, r3
 8006688:	f7ff ff6a 	bl	8006560 <prvSampleTimeNow>
 800668c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2b09      	cmp	r3, #9
 8006692:	f200 8097 	bhi.w	80067c4 <prvProcessReceivedCommands+0x1a0>
 8006696:	a201      	add	r2, pc, #4	@ (adr r2, 800669c <prvProcessReceivedCommands+0x78>)
 8006698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800669c:	080066c5 	.word	0x080066c5
 80066a0:	080066c5 	.word	0x080066c5
 80066a4:	080066c5 	.word	0x080066c5
 80066a8:	0800673b 	.word	0x0800673b
 80066ac:	0800674f 	.word	0x0800674f
 80066b0:	0800679b 	.word	0x0800679b
 80066b4:	080066c5 	.word	0x080066c5
 80066b8:	080066c5 	.word	0x080066c5
 80066bc:	0800673b 	.word	0x0800673b
 80066c0:	0800674f 	.word	0x0800674f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80066c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80066ca:	f043 0301 	orr.w	r3, r3, #1
 80066ce:	b2da      	uxtb	r2, r3
 80066d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80066d6:	68ba      	ldr	r2, [r7, #8]
 80066d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066da:	699b      	ldr	r3, [r3, #24]
 80066dc:	18d1      	adds	r1, r2, r3
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066e4:	f7ff ff5c 	bl	80065a0 <prvInsertTimerInActiveList>
 80066e8:	4603      	mov	r3, r0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d06c      	beq.n	80067c8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80066ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f0:	6a1b      	ldr	r3, [r3, #32]
 80066f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066f4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80066f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80066fc:	f003 0304 	and.w	r3, r3, #4
 8006700:	2b00      	cmp	r3, #0
 8006702:	d061      	beq.n	80067c8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006704:	68ba      	ldr	r2, [r7, #8]
 8006706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006708:	699b      	ldr	r3, [r3, #24]
 800670a:	441a      	add	r2, r3
 800670c:	2300      	movs	r3, #0
 800670e:	9300      	str	r3, [sp, #0]
 8006710:	2300      	movs	r3, #0
 8006712:	2100      	movs	r1, #0
 8006714:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006716:	f7ff fe01 	bl	800631c <xTimerGenericCommand>
 800671a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800671c:	6a3b      	ldr	r3, [r7, #32]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d152      	bne.n	80067c8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006726:	f383 8811 	msr	BASEPRI, r3
 800672a:	f3bf 8f6f 	isb	sy
 800672e:	f3bf 8f4f 	dsb	sy
 8006732:	61bb      	str	r3, [r7, #24]
}
 8006734:	bf00      	nop
 8006736:	bf00      	nop
 8006738:	e7fd      	b.n	8006736 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800673a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800673c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006740:	f023 0301 	bic.w	r3, r3, #1
 8006744:	b2da      	uxtb	r2, r3
 8006746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006748:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800674c:	e03d      	b.n	80067ca <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800674e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006750:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006754:	f043 0301 	orr.w	r3, r3, #1
 8006758:	b2da      	uxtb	r2, r3
 800675a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800675c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006760:	68ba      	ldr	r2, [r7, #8]
 8006762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006764:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006768:	699b      	ldr	r3, [r3, #24]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d10b      	bne.n	8006786 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800676e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006772:	f383 8811 	msr	BASEPRI, r3
 8006776:	f3bf 8f6f 	isb	sy
 800677a:	f3bf 8f4f 	dsb	sy
 800677e:	617b      	str	r3, [r7, #20]
}
 8006780:	bf00      	nop
 8006782:	bf00      	nop
 8006784:	e7fd      	b.n	8006782 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006788:	699a      	ldr	r2, [r3, #24]
 800678a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800678c:	18d1      	adds	r1, r2, r3
 800678e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006790:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006792:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006794:	f7ff ff04 	bl	80065a0 <prvInsertTimerInActiveList>
					break;
 8006798:	e017      	b.n	80067ca <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800679a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800679c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80067a0:	f003 0302 	and.w	r3, r3, #2
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d103      	bne.n	80067b0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80067a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80067aa:	f000 fbe5 	bl	8006f78 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80067ae:	e00c      	b.n	80067ca <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80067b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80067b6:	f023 0301 	bic.w	r3, r3, #1
 80067ba:	b2da      	uxtb	r2, r3
 80067bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80067c2:	e002      	b.n	80067ca <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80067c4:	bf00      	nop
 80067c6:	e000      	b.n	80067ca <prvProcessReceivedCommands+0x1a6>
					break;
 80067c8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80067ca:	4b08      	ldr	r3, [pc, #32]	@ (80067ec <prvProcessReceivedCommands+0x1c8>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	1d39      	adds	r1, r7, #4
 80067d0:	2200      	movs	r2, #0
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7fe f914 	bl	8004a00 <xQueueReceive>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	f47f af26 	bne.w	800662c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80067e0:	bf00      	nop
 80067e2:	bf00      	nop
 80067e4:	3730      	adds	r7, #48	@ 0x30
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop
 80067ec:	20000ef8 	.word	0x20000ef8

080067f0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b088      	sub	sp, #32
 80067f4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80067f6:	e049      	b.n	800688c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80067f8:	4b2e      	ldr	r3, [pc, #184]	@ (80068b4 <prvSwitchTimerLists+0xc4>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006802:	4b2c      	ldr	r3, [pc, #176]	@ (80068b4 <prvSwitchTimerLists+0xc4>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	68db      	ldr	r3, [r3, #12]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	3304      	adds	r3, #4
 8006810:	4618      	mov	r0, r3
 8006812:	f7fd fd2d 	bl	8004270 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6a1b      	ldr	r3, [r3, #32]
 800681a:	68f8      	ldr	r0, [r7, #12]
 800681c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006824:	f003 0304 	and.w	r3, r3, #4
 8006828:	2b00      	cmp	r3, #0
 800682a:	d02f      	beq.n	800688c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	693a      	ldr	r2, [r7, #16]
 8006832:	4413      	add	r3, r2
 8006834:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006836:	68ba      	ldr	r2, [r7, #8]
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	429a      	cmp	r2, r3
 800683c:	d90e      	bls.n	800685c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	68ba      	ldr	r2, [r7, #8]
 8006842:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	68fa      	ldr	r2, [r7, #12]
 8006848:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800684a:	4b1a      	ldr	r3, [pc, #104]	@ (80068b4 <prvSwitchTimerLists+0xc4>)
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	3304      	adds	r3, #4
 8006852:	4619      	mov	r1, r3
 8006854:	4610      	mov	r0, r2
 8006856:	f7fd fcd2 	bl	80041fe <vListInsert>
 800685a:	e017      	b.n	800688c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800685c:	2300      	movs	r3, #0
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	2300      	movs	r3, #0
 8006862:	693a      	ldr	r2, [r7, #16]
 8006864:	2100      	movs	r1, #0
 8006866:	68f8      	ldr	r0, [r7, #12]
 8006868:	f7ff fd58 	bl	800631c <xTimerGenericCommand>
 800686c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d10b      	bne.n	800688c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006878:	f383 8811 	msr	BASEPRI, r3
 800687c:	f3bf 8f6f 	isb	sy
 8006880:	f3bf 8f4f 	dsb	sy
 8006884:	603b      	str	r3, [r7, #0]
}
 8006886:	bf00      	nop
 8006888:	bf00      	nop
 800688a:	e7fd      	b.n	8006888 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800688c:	4b09      	ldr	r3, [pc, #36]	@ (80068b4 <prvSwitchTimerLists+0xc4>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d1b0      	bne.n	80067f8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006896:	4b07      	ldr	r3, [pc, #28]	@ (80068b4 <prvSwitchTimerLists+0xc4>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800689c:	4b06      	ldr	r3, [pc, #24]	@ (80068b8 <prvSwitchTimerLists+0xc8>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a04      	ldr	r2, [pc, #16]	@ (80068b4 <prvSwitchTimerLists+0xc4>)
 80068a2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80068a4:	4a04      	ldr	r2, [pc, #16]	@ (80068b8 <prvSwitchTimerLists+0xc8>)
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	6013      	str	r3, [r2, #0]
}
 80068aa:	bf00      	nop
 80068ac:	3718      	adds	r7, #24
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	20000ef0 	.word	0x20000ef0
 80068b8:	20000ef4 	.word	0x20000ef4

080068bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80068c2:	f000 f969 	bl	8006b98 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80068c6:	4b15      	ldr	r3, [pc, #84]	@ (800691c <prvCheckForValidListAndQueue+0x60>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d120      	bne.n	8006910 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80068ce:	4814      	ldr	r0, [pc, #80]	@ (8006920 <prvCheckForValidListAndQueue+0x64>)
 80068d0:	f7fd fc44 	bl	800415c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80068d4:	4813      	ldr	r0, [pc, #76]	@ (8006924 <prvCheckForValidListAndQueue+0x68>)
 80068d6:	f7fd fc41 	bl	800415c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80068da:	4b13      	ldr	r3, [pc, #76]	@ (8006928 <prvCheckForValidListAndQueue+0x6c>)
 80068dc:	4a10      	ldr	r2, [pc, #64]	@ (8006920 <prvCheckForValidListAndQueue+0x64>)
 80068de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80068e0:	4b12      	ldr	r3, [pc, #72]	@ (800692c <prvCheckForValidListAndQueue+0x70>)
 80068e2:	4a10      	ldr	r2, [pc, #64]	@ (8006924 <prvCheckForValidListAndQueue+0x68>)
 80068e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80068e6:	2300      	movs	r3, #0
 80068e8:	9300      	str	r3, [sp, #0]
 80068ea:	4b11      	ldr	r3, [pc, #68]	@ (8006930 <prvCheckForValidListAndQueue+0x74>)
 80068ec:	4a11      	ldr	r2, [pc, #68]	@ (8006934 <prvCheckForValidListAndQueue+0x78>)
 80068ee:	2110      	movs	r1, #16
 80068f0:	200a      	movs	r0, #10
 80068f2:	f7fd fd51 	bl	8004398 <xQueueGenericCreateStatic>
 80068f6:	4603      	mov	r3, r0
 80068f8:	4a08      	ldr	r2, [pc, #32]	@ (800691c <prvCheckForValidListAndQueue+0x60>)
 80068fa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80068fc:	4b07      	ldr	r3, [pc, #28]	@ (800691c <prvCheckForValidListAndQueue+0x60>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d005      	beq.n	8006910 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006904:	4b05      	ldr	r3, [pc, #20]	@ (800691c <prvCheckForValidListAndQueue+0x60>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	490b      	ldr	r1, [pc, #44]	@ (8006938 <prvCheckForValidListAndQueue+0x7c>)
 800690a:	4618      	mov	r0, r3
 800690c:	f7fe fc14 	bl	8005138 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006910:	f000 f974 	bl	8006bfc <vPortExitCritical>
}
 8006914:	bf00      	nop
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	20000ef8 	.word	0x20000ef8
 8006920:	20000ec8 	.word	0x20000ec8
 8006924:	20000edc 	.word	0x20000edc
 8006928:	20000ef0 	.word	0x20000ef0
 800692c:	20000ef4 	.word	0x20000ef4
 8006930:	20000fa4 	.word	0x20000fa4
 8006934:	20000f04 	.word	0x20000f04
 8006938:	080086d4 	.word	0x080086d4

0800693c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800693c:	b480      	push	{r7}
 800693e:	b085      	sub	sp, #20
 8006940:	af00      	add	r7, sp, #0
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	3b04      	subs	r3, #4
 800694c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006954:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	3b04      	subs	r3, #4
 800695a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	f023 0201 	bic.w	r2, r3, #1
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	3b04      	subs	r3, #4
 800696a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800696c:	4a0c      	ldr	r2, [pc, #48]	@ (80069a0 <pxPortInitialiseStack+0x64>)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	3b14      	subs	r3, #20
 8006976:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	3b04      	subs	r3, #4
 8006982:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f06f 0202 	mvn.w	r2, #2
 800698a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	3b20      	subs	r3, #32
 8006990:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006992:	68fb      	ldr	r3, [r7, #12]
}
 8006994:	4618      	mov	r0, r3
 8006996:	3714      	adds	r7, #20
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr
 80069a0:	080069a5 	.word	0x080069a5

080069a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80069a4:	b480      	push	{r7}
 80069a6:	b085      	sub	sp, #20
 80069a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80069aa:	2300      	movs	r3, #0
 80069ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80069ae:	4b13      	ldr	r3, [pc, #76]	@ (80069fc <prvTaskExitError+0x58>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b6:	d00b      	beq.n	80069d0 <prvTaskExitError+0x2c>
	__asm volatile
 80069b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069bc:	f383 8811 	msr	BASEPRI, r3
 80069c0:	f3bf 8f6f 	isb	sy
 80069c4:	f3bf 8f4f 	dsb	sy
 80069c8:	60fb      	str	r3, [r7, #12]
}
 80069ca:	bf00      	nop
 80069cc:	bf00      	nop
 80069ce:	e7fd      	b.n	80069cc <prvTaskExitError+0x28>
	__asm volatile
 80069d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d4:	f383 8811 	msr	BASEPRI, r3
 80069d8:	f3bf 8f6f 	isb	sy
 80069dc:	f3bf 8f4f 	dsb	sy
 80069e0:	60bb      	str	r3, [r7, #8]
}
 80069e2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80069e4:	bf00      	nop
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d0fc      	beq.n	80069e6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80069ec:	bf00      	nop
 80069ee:	bf00      	nop
 80069f0:	3714      	adds	r7, #20
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr
 80069fa:	bf00      	nop
 80069fc:	2000000c 	.word	0x2000000c

08006a00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006a00:	4b07      	ldr	r3, [pc, #28]	@ (8006a20 <pxCurrentTCBConst2>)
 8006a02:	6819      	ldr	r1, [r3, #0]
 8006a04:	6808      	ldr	r0, [r1, #0]
 8006a06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a0a:	f380 8809 	msr	PSP, r0
 8006a0e:	f3bf 8f6f 	isb	sy
 8006a12:	f04f 0000 	mov.w	r0, #0
 8006a16:	f380 8811 	msr	BASEPRI, r0
 8006a1a:	4770      	bx	lr
 8006a1c:	f3af 8000 	nop.w

08006a20 <pxCurrentTCBConst2>:
 8006a20:	200009c8 	.word	0x200009c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006a24:	bf00      	nop
 8006a26:	bf00      	nop

08006a28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006a28:	4808      	ldr	r0, [pc, #32]	@ (8006a4c <prvPortStartFirstTask+0x24>)
 8006a2a:	6800      	ldr	r0, [r0, #0]
 8006a2c:	6800      	ldr	r0, [r0, #0]
 8006a2e:	f380 8808 	msr	MSP, r0
 8006a32:	f04f 0000 	mov.w	r0, #0
 8006a36:	f380 8814 	msr	CONTROL, r0
 8006a3a:	b662      	cpsie	i
 8006a3c:	b661      	cpsie	f
 8006a3e:	f3bf 8f4f 	dsb	sy
 8006a42:	f3bf 8f6f 	isb	sy
 8006a46:	df00      	svc	0
 8006a48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006a4a:	bf00      	nop
 8006a4c:	e000ed08 	.word	0xe000ed08

08006a50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b086      	sub	sp, #24
 8006a54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006a56:	4b47      	ldr	r3, [pc, #284]	@ (8006b74 <xPortStartScheduler+0x124>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a47      	ldr	r2, [pc, #284]	@ (8006b78 <xPortStartScheduler+0x128>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d10b      	bne.n	8006a78 <xPortStartScheduler+0x28>
	__asm volatile
 8006a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a64:	f383 8811 	msr	BASEPRI, r3
 8006a68:	f3bf 8f6f 	isb	sy
 8006a6c:	f3bf 8f4f 	dsb	sy
 8006a70:	60fb      	str	r3, [r7, #12]
}
 8006a72:	bf00      	nop
 8006a74:	bf00      	nop
 8006a76:	e7fd      	b.n	8006a74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006a78:	4b3e      	ldr	r3, [pc, #248]	@ (8006b74 <xPortStartScheduler+0x124>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a3f      	ldr	r2, [pc, #252]	@ (8006b7c <xPortStartScheduler+0x12c>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d10b      	bne.n	8006a9a <xPortStartScheduler+0x4a>
	__asm volatile
 8006a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a86:	f383 8811 	msr	BASEPRI, r3
 8006a8a:	f3bf 8f6f 	isb	sy
 8006a8e:	f3bf 8f4f 	dsb	sy
 8006a92:	613b      	str	r3, [r7, #16]
}
 8006a94:	bf00      	nop
 8006a96:	bf00      	nop
 8006a98:	e7fd      	b.n	8006a96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006a9a:	4b39      	ldr	r3, [pc, #228]	@ (8006b80 <xPortStartScheduler+0x130>)
 8006a9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	22ff      	movs	r2, #255	@ 0xff
 8006aaa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	b2db      	uxtb	r3, r3
 8006ab2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006ab4:	78fb      	ldrb	r3, [r7, #3]
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006abc:	b2da      	uxtb	r2, r3
 8006abe:	4b31      	ldr	r3, [pc, #196]	@ (8006b84 <xPortStartScheduler+0x134>)
 8006ac0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006ac2:	4b31      	ldr	r3, [pc, #196]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006ac4:	2207      	movs	r2, #7
 8006ac6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ac8:	e009      	b.n	8006ade <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006aca:	4b2f      	ldr	r3, [pc, #188]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	3b01      	subs	r3, #1
 8006ad0:	4a2d      	ldr	r2, [pc, #180]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006ad2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006ad4:	78fb      	ldrb	r3, [r7, #3]
 8006ad6:	b2db      	uxtb	r3, r3
 8006ad8:	005b      	lsls	r3, r3, #1
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ade:	78fb      	ldrb	r3, [r7, #3]
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ae6:	2b80      	cmp	r3, #128	@ 0x80
 8006ae8:	d0ef      	beq.n	8006aca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006aea:	4b27      	ldr	r3, [pc, #156]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f1c3 0307 	rsb	r3, r3, #7
 8006af2:	2b04      	cmp	r3, #4
 8006af4:	d00b      	beq.n	8006b0e <xPortStartScheduler+0xbe>
	__asm volatile
 8006af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afa:	f383 8811 	msr	BASEPRI, r3
 8006afe:	f3bf 8f6f 	isb	sy
 8006b02:	f3bf 8f4f 	dsb	sy
 8006b06:	60bb      	str	r3, [r7, #8]
}
 8006b08:	bf00      	nop
 8006b0a:	bf00      	nop
 8006b0c:	e7fd      	b.n	8006b0a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006b0e:	4b1e      	ldr	r3, [pc, #120]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	021b      	lsls	r3, r3, #8
 8006b14:	4a1c      	ldr	r2, [pc, #112]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006b16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006b18:	4b1b      	ldr	r3, [pc, #108]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b20:	4a19      	ldr	r2, [pc, #100]	@ (8006b88 <xPortStartScheduler+0x138>)
 8006b22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	b2da      	uxtb	r2, r3
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006b2c:	4b17      	ldr	r3, [pc, #92]	@ (8006b8c <xPortStartScheduler+0x13c>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a16      	ldr	r2, [pc, #88]	@ (8006b8c <xPortStartScheduler+0x13c>)
 8006b32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006b36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006b38:	4b14      	ldr	r3, [pc, #80]	@ (8006b8c <xPortStartScheduler+0x13c>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a13      	ldr	r2, [pc, #76]	@ (8006b8c <xPortStartScheduler+0x13c>)
 8006b3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006b42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006b44:	f000 f8da 	bl	8006cfc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006b48:	4b11      	ldr	r3, [pc, #68]	@ (8006b90 <xPortStartScheduler+0x140>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006b4e:	f000 f8f9 	bl	8006d44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006b52:	4b10      	ldr	r3, [pc, #64]	@ (8006b94 <xPortStartScheduler+0x144>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a0f      	ldr	r2, [pc, #60]	@ (8006b94 <xPortStartScheduler+0x144>)
 8006b58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006b5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006b5e:	f7ff ff63 	bl	8006a28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006b62:	f7fe ff21 	bl	80059a8 <vTaskSwitchContext>
	prvTaskExitError();
 8006b66:	f7ff ff1d 	bl	80069a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006b6a:	2300      	movs	r3, #0
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3718      	adds	r7, #24
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	e000ed00 	.word	0xe000ed00
 8006b78:	410fc271 	.word	0x410fc271
 8006b7c:	410fc270 	.word	0x410fc270
 8006b80:	e000e400 	.word	0xe000e400
 8006b84:	20000ff4 	.word	0x20000ff4
 8006b88:	20000ff8 	.word	0x20000ff8
 8006b8c:	e000ed20 	.word	0xe000ed20
 8006b90:	2000000c 	.word	0x2000000c
 8006b94:	e000ef34 	.word	0xe000ef34

08006b98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
	__asm volatile
 8006b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba2:	f383 8811 	msr	BASEPRI, r3
 8006ba6:	f3bf 8f6f 	isb	sy
 8006baa:	f3bf 8f4f 	dsb	sy
 8006bae:	607b      	str	r3, [r7, #4]
}
 8006bb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006bb2:	4b10      	ldr	r3, [pc, #64]	@ (8006bf4 <vPortEnterCritical+0x5c>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	4a0e      	ldr	r2, [pc, #56]	@ (8006bf4 <vPortEnterCritical+0x5c>)
 8006bba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006bbc:	4b0d      	ldr	r3, [pc, #52]	@ (8006bf4 <vPortEnterCritical+0x5c>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d110      	bne.n	8006be6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf8 <vPortEnterCritical+0x60>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	b2db      	uxtb	r3, r3
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d00b      	beq.n	8006be6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd2:	f383 8811 	msr	BASEPRI, r3
 8006bd6:	f3bf 8f6f 	isb	sy
 8006bda:	f3bf 8f4f 	dsb	sy
 8006bde:	603b      	str	r3, [r7, #0]
}
 8006be0:	bf00      	nop
 8006be2:	bf00      	nop
 8006be4:	e7fd      	b.n	8006be2 <vPortEnterCritical+0x4a>
	}
}
 8006be6:	bf00      	nop
 8006be8:	370c      	adds	r7, #12
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	2000000c 	.word	0x2000000c
 8006bf8:	e000ed04 	.word	0xe000ed04

08006bfc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006c02:	4b12      	ldr	r3, [pc, #72]	@ (8006c4c <vPortExitCritical+0x50>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d10b      	bne.n	8006c22 <vPortExitCritical+0x26>
	__asm volatile
 8006c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c0e:	f383 8811 	msr	BASEPRI, r3
 8006c12:	f3bf 8f6f 	isb	sy
 8006c16:	f3bf 8f4f 	dsb	sy
 8006c1a:	607b      	str	r3, [r7, #4]
}
 8006c1c:	bf00      	nop
 8006c1e:	bf00      	nop
 8006c20:	e7fd      	b.n	8006c1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006c22:	4b0a      	ldr	r3, [pc, #40]	@ (8006c4c <vPortExitCritical+0x50>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	3b01      	subs	r3, #1
 8006c28:	4a08      	ldr	r2, [pc, #32]	@ (8006c4c <vPortExitCritical+0x50>)
 8006c2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006c2c:	4b07      	ldr	r3, [pc, #28]	@ (8006c4c <vPortExitCritical+0x50>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d105      	bne.n	8006c40 <vPortExitCritical+0x44>
 8006c34:	2300      	movs	r3, #0
 8006c36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	f383 8811 	msr	BASEPRI, r3
}
 8006c3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006c40:	bf00      	nop
 8006c42:	370c      	adds	r7, #12
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr
 8006c4c:	2000000c 	.word	0x2000000c

08006c50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006c50:	f3ef 8009 	mrs	r0, PSP
 8006c54:	f3bf 8f6f 	isb	sy
 8006c58:	4b15      	ldr	r3, [pc, #84]	@ (8006cb0 <pxCurrentTCBConst>)
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	f01e 0f10 	tst.w	lr, #16
 8006c60:	bf08      	it	eq
 8006c62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006c66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c6a:	6010      	str	r0, [r2, #0]
 8006c6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006c70:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006c74:	f380 8811 	msr	BASEPRI, r0
 8006c78:	f3bf 8f4f 	dsb	sy
 8006c7c:	f3bf 8f6f 	isb	sy
 8006c80:	f7fe fe92 	bl	80059a8 <vTaskSwitchContext>
 8006c84:	f04f 0000 	mov.w	r0, #0
 8006c88:	f380 8811 	msr	BASEPRI, r0
 8006c8c:	bc09      	pop	{r0, r3}
 8006c8e:	6819      	ldr	r1, [r3, #0]
 8006c90:	6808      	ldr	r0, [r1, #0]
 8006c92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c96:	f01e 0f10 	tst.w	lr, #16
 8006c9a:	bf08      	it	eq
 8006c9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006ca0:	f380 8809 	msr	PSP, r0
 8006ca4:	f3bf 8f6f 	isb	sy
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop
 8006cac:	f3af 8000 	nop.w

08006cb0 <pxCurrentTCBConst>:
 8006cb0:	200009c8 	.word	0x200009c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006cb4:	bf00      	nop
 8006cb6:	bf00      	nop

08006cb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
	__asm volatile
 8006cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc2:	f383 8811 	msr	BASEPRI, r3
 8006cc6:	f3bf 8f6f 	isb	sy
 8006cca:	f3bf 8f4f 	dsb	sy
 8006cce:	607b      	str	r3, [r7, #4]
}
 8006cd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006cd2:	f7fe fdaf 	bl	8005834 <xTaskIncrementTick>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d003      	beq.n	8006ce4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006cdc:	4b06      	ldr	r3, [pc, #24]	@ (8006cf8 <xPortSysTickHandler+0x40>)
 8006cde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ce2:	601a      	str	r2, [r3, #0]
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	f383 8811 	msr	BASEPRI, r3
}
 8006cee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006cf0:	bf00      	nop
 8006cf2:	3708      	adds	r7, #8
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}
 8006cf8:	e000ed04 	.word	0xe000ed04

08006cfc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006d00:	4b0b      	ldr	r3, [pc, #44]	@ (8006d30 <vPortSetupTimerInterrupt+0x34>)
 8006d02:	2200      	movs	r2, #0
 8006d04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006d06:	4b0b      	ldr	r3, [pc, #44]	@ (8006d34 <vPortSetupTimerInterrupt+0x38>)
 8006d08:	2200      	movs	r2, #0
 8006d0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8006d38 <vPortSetupTimerInterrupt+0x3c>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a0a      	ldr	r2, [pc, #40]	@ (8006d3c <vPortSetupTimerInterrupt+0x40>)
 8006d12:	fba2 2303 	umull	r2, r3, r2, r3
 8006d16:	099b      	lsrs	r3, r3, #6
 8006d18:	4a09      	ldr	r2, [pc, #36]	@ (8006d40 <vPortSetupTimerInterrupt+0x44>)
 8006d1a:	3b01      	subs	r3, #1
 8006d1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006d1e:	4b04      	ldr	r3, [pc, #16]	@ (8006d30 <vPortSetupTimerInterrupt+0x34>)
 8006d20:	2207      	movs	r2, #7
 8006d22:	601a      	str	r2, [r3, #0]
}
 8006d24:	bf00      	nop
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr
 8006d2e:	bf00      	nop
 8006d30:	e000e010 	.word	0xe000e010
 8006d34:	e000e018 	.word	0xe000e018
 8006d38:	20000000 	.word	0x20000000
 8006d3c:	10624dd3 	.word	0x10624dd3
 8006d40:	e000e014 	.word	0xe000e014

08006d44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006d44:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006d54 <vPortEnableVFP+0x10>
 8006d48:	6801      	ldr	r1, [r0, #0]
 8006d4a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006d4e:	6001      	str	r1, [r0, #0]
 8006d50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006d52:	bf00      	nop
 8006d54:	e000ed88 	.word	0xe000ed88

08006d58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006d58:	b480      	push	{r7}
 8006d5a:	b085      	sub	sp, #20
 8006d5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006d5e:	f3ef 8305 	mrs	r3, IPSR
 8006d62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2b0f      	cmp	r3, #15
 8006d68:	d915      	bls.n	8006d96 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006d6a:	4a18      	ldr	r2, [pc, #96]	@ (8006dcc <vPortValidateInterruptPriority+0x74>)
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	4413      	add	r3, r2
 8006d70:	781b      	ldrb	r3, [r3, #0]
 8006d72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006d74:	4b16      	ldr	r3, [pc, #88]	@ (8006dd0 <vPortValidateInterruptPriority+0x78>)
 8006d76:	781b      	ldrb	r3, [r3, #0]
 8006d78:	7afa      	ldrb	r2, [r7, #11]
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d20b      	bcs.n	8006d96 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d82:	f383 8811 	msr	BASEPRI, r3
 8006d86:	f3bf 8f6f 	isb	sy
 8006d8a:	f3bf 8f4f 	dsb	sy
 8006d8e:	607b      	str	r3, [r7, #4]
}
 8006d90:	bf00      	nop
 8006d92:	bf00      	nop
 8006d94:	e7fd      	b.n	8006d92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006d96:	4b0f      	ldr	r3, [pc, #60]	@ (8006dd4 <vPortValidateInterruptPriority+0x7c>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8006dd8 <vPortValidateInterruptPriority+0x80>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d90b      	bls.n	8006dbe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006daa:	f383 8811 	msr	BASEPRI, r3
 8006dae:	f3bf 8f6f 	isb	sy
 8006db2:	f3bf 8f4f 	dsb	sy
 8006db6:	603b      	str	r3, [r7, #0]
}
 8006db8:	bf00      	nop
 8006dba:	bf00      	nop
 8006dbc:	e7fd      	b.n	8006dba <vPortValidateInterruptPriority+0x62>
	}
 8006dbe:	bf00      	nop
 8006dc0:	3714      	adds	r7, #20
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr
 8006dca:	bf00      	nop
 8006dcc:	e000e3f0 	.word	0xe000e3f0
 8006dd0:	20000ff4 	.word	0x20000ff4
 8006dd4:	e000ed0c 	.word	0xe000ed0c
 8006dd8:	20000ff8 	.word	0x20000ff8

08006ddc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b08a      	sub	sp, #40	@ 0x28
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006de4:	2300      	movs	r3, #0
 8006de6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006de8:	f7fe fc68 	bl	80056bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006dec:	4b5c      	ldr	r3, [pc, #368]	@ (8006f60 <pvPortMalloc+0x184>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d101      	bne.n	8006df8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006df4:	f000 f924 	bl	8007040 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006df8:	4b5a      	ldr	r3, [pc, #360]	@ (8006f64 <pvPortMalloc+0x188>)
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	4013      	ands	r3, r2
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	f040 8095 	bne.w	8006f30 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d01e      	beq.n	8006e4a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006e0c:	2208      	movs	r2, #8
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	4413      	add	r3, r2
 8006e12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f003 0307 	and.w	r3, r3, #7
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d015      	beq.n	8006e4a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f023 0307 	bic.w	r3, r3, #7
 8006e24:	3308      	adds	r3, #8
 8006e26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f003 0307 	and.w	r3, r3, #7
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00b      	beq.n	8006e4a <pvPortMalloc+0x6e>
	__asm volatile
 8006e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e36:	f383 8811 	msr	BASEPRI, r3
 8006e3a:	f3bf 8f6f 	isb	sy
 8006e3e:	f3bf 8f4f 	dsb	sy
 8006e42:	617b      	str	r3, [r7, #20]
}
 8006e44:	bf00      	nop
 8006e46:	bf00      	nop
 8006e48:	e7fd      	b.n	8006e46 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d06f      	beq.n	8006f30 <pvPortMalloc+0x154>
 8006e50:	4b45      	ldr	r3, [pc, #276]	@ (8006f68 <pvPortMalloc+0x18c>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d86a      	bhi.n	8006f30 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006e5a:	4b44      	ldr	r3, [pc, #272]	@ (8006f6c <pvPortMalloc+0x190>)
 8006e5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006e5e:	4b43      	ldr	r3, [pc, #268]	@ (8006f6c <pvPortMalloc+0x190>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e64:	e004      	b.n	8006e70 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d903      	bls.n	8006e82 <pvPortMalloc+0xa6>
 8006e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1f1      	bne.n	8006e66 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006e82:	4b37      	ldr	r3, [pc, #220]	@ (8006f60 <pvPortMalloc+0x184>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d051      	beq.n	8006f30 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006e8c:	6a3b      	ldr	r3, [r7, #32]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2208      	movs	r2, #8
 8006e92:	4413      	add	r3, r2
 8006e94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	6a3b      	ldr	r3, [r7, #32]
 8006e9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea0:	685a      	ldr	r2, [r3, #4]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	1ad2      	subs	r2, r2, r3
 8006ea6:	2308      	movs	r3, #8
 8006ea8:	005b      	lsls	r3, r3, #1
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d920      	bls.n	8006ef0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006eae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	f003 0307 	and.w	r3, r3, #7
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d00b      	beq.n	8006ed8 <pvPortMalloc+0xfc>
	__asm volatile
 8006ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec4:	f383 8811 	msr	BASEPRI, r3
 8006ec8:	f3bf 8f6f 	isb	sy
 8006ecc:	f3bf 8f4f 	dsb	sy
 8006ed0:	613b      	str	r3, [r7, #16]
}
 8006ed2:	bf00      	nop
 8006ed4:	bf00      	nop
 8006ed6:	e7fd      	b.n	8006ed4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	1ad2      	subs	r2, r2, r3
 8006ee0:	69bb      	ldr	r3, [r7, #24]
 8006ee2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006eea:	69b8      	ldr	r0, [r7, #24]
 8006eec:	f000 f90a 	bl	8007104 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8006f68 <pvPortMalloc+0x18c>)
 8006ef2:	681a      	ldr	r2, [r3, #0]
 8006ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	1ad3      	subs	r3, r2, r3
 8006efa:	4a1b      	ldr	r2, [pc, #108]	@ (8006f68 <pvPortMalloc+0x18c>)
 8006efc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006efe:	4b1a      	ldr	r3, [pc, #104]	@ (8006f68 <pvPortMalloc+0x18c>)
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	4b1b      	ldr	r3, [pc, #108]	@ (8006f70 <pvPortMalloc+0x194>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	429a      	cmp	r2, r3
 8006f08:	d203      	bcs.n	8006f12 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006f0a:	4b17      	ldr	r3, [pc, #92]	@ (8006f68 <pvPortMalloc+0x18c>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a18      	ldr	r2, [pc, #96]	@ (8006f70 <pvPortMalloc+0x194>)
 8006f10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f14:	685a      	ldr	r2, [r3, #4]
 8006f16:	4b13      	ldr	r3, [pc, #76]	@ (8006f64 <pvPortMalloc+0x188>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	431a      	orrs	r2, r3
 8006f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f22:	2200      	movs	r2, #0
 8006f24:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006f26:	4b13      	ldr	r3, [pc, #76]	@ (8006f74 <pvPortMalloc+0x198>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	4a11      	ldr	r2, [pc, #68]	@ (8006f74 <pvPortMalloc+0x198>)
 8006f2e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006f30:	f7fe fbd2 	bl	80056d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	f003 0307 	and.w	r3, r3, #7
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00b      	beq.n	8006f56 <pvPortMalloc+0x17a>
	__asm volatile
 8006f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f42:	f383 8811 	msr	BASEPRI, r3
 8006f46:	f3bf 8f6f 	isb	sy
 8006f4a:	f3bf 8f4f 	dsb	sy
 8006f4e:	60fb      	str	r3, [r7, #12]
}
 8006f50:	bf00      	nop
 8006f52:	bf00      	nop
 8006f54:	e7fd      	b.n	8006f52 <pvPortMalloc+0x176>
	return pvReturn;
 8006f56:	69fb      	ldr	r3, [r7, #28]
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3728      	adds	r7, #40	@ 0x28
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}
 8006f60:	20004c04 	.word	0x20004c04
 8006f64:	20004c18 	.word	0x20004c18
 8006f68:	20004c08 	.word	0x20004c08
 8006f6c:	20004bfc 	.word	0x20004bfc
 8006f70:	20004c0c 	.word	0x20004c0c
 8006f74:	20004c10 	.word	0x20004c10

08006f78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b086      	sub	sp, #24
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d04f      	beq.n	800702a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006f8a:	2308      	movs	r3, #8
 8006f8c:	425b      	negs	r3, r3
 8006f8e:	697a      	ldr	r2, [r7, #20]
 8006f90:	4413      	add	r3, r2
 8006f92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	685a      	ldr	r2, [r3, #4]
 8006f9c:	4b25      	ldr	r3, [pc, #148]	@ (8007034 <vPortFree+0xbc>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d10b      	bne.n	8006fbe <vPortFree+0x46>
	__asm volatile
 8006fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006faa:	f383 8811 	msr	BASEPRI, r3
 8006fae:	f3bf 8f6f 	isb	sy
 8006fb2:	f3bf 8f4f 	dsb	sy
 8006fb6:	60fb      	str	r3, [r7, #12]
}
 8006fb8:	bf00      	nop
 8006fba:	bf00      	nop
 8006fbc:	e7fd      	b.n	8006fba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d00b      	beq.n	8006fde <vPortFree+0x66>
	__asm volatile
 8006fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fca:	f383 8811 	msr	BASEPRI, r3
 8006fce:	f3bf 8f6f 	isb	sy
 8006fd2:	f3bf 8f4f 	dsb	sy
 8006fd6:	60bb      	str	r3, [r7, #8]
}
 8006fd8:	bf00      	nop
 8006fda:	bf00      	nop
 8006fdc:	e7fd      	b.n	8006fda <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006fde:	693b      	ldr	r3, [r7, #16]
 8006fe0:	685a      	ldr	r2, [r3, #4]
 8006fe2:	4b14      	ldr	r3, [pc, #80]	@ (8007034 <vPortFree+0xbc>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4013      	ands	r3, r2
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d01e      	beq.n	800702a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d11a      	bne.n	800702a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	685a      	ldr	r2, [r3, #4]
 8006ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8007034 <vPortFree+0xbc>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	43db      	mvns	r3, r3
 8006ffe:	401a      	ands	r2, r3
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007004:	f7fe fb5a 	bl	80056bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	685a      	ldr	r2, [r3, #4]
 800700c:	4b0a      	ldr	r3, [pc, #40]	@ (8007038 <vPortFree+0xc0>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4413      	add	r3, r2
 8007012:	4a09      	ldr	r2, [pc, #36]	@ (8007038 <vPortFree+0xc0>)
 8007014:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007016:	6938      	ldr	r0, [r7, #16]
 8007018:	f000 f874 	bl	8007104 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800701c:	4b07      	ldr	r3, [pc, #28]	@ (800703c <vPortFree+0xc4>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	3301      	adds	r3, #1
 8007022:	4a06      	ldr	r2, [pc, #24]	@ (800703c <vPortFree+0xc4>)
 8007024:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007026:	f7fe fb57 	bl	80056d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800702a:	bf00      	nop
 800702c:	3718      	adds	r7, #24
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}
 8007032:	bf00      	nop
 8007034:	20004c18 	.word	0x20004c18
 8007038:	20004c08 	.word	0x20004c08
 800703c:	20004c14 	.word	0x20004c14

08007040 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007040:	b480      	push	{r7}
 8007042:	b085      	sub	sp, #20
 8007044:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007046:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800704a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800704c:	4b27      	ldr	r3, [pc, #156]	@ (80070ec <prvHeapInit+0xac>)
 800704e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f003 0307 	and.w	r3, r3, #7
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00c      	beq.n	8007074 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	3307      	adds	r3, #7
 800705e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f023 0307 	bic.w	r3, r3, #7
 8007066:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007068:	68ba      	ldr	r2, [r7, #8]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	1ad3      	subs	r3, r2, r3
 800706e:	4a1f      	ldr	r2, [pc, #124]	@ (80070ec <prvHeapInit+0xac>)
 8007070:	4413      	add	r3, r2
 8007072:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007078:	4a1d      	ldr	r2, [pc, #116]	@ (80070f0 <prvHeapInit+0xb0>)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800707e:	4b1c      	ldr	r3, [pc, #112]	@ (80070f0 <prvHeapInit+0xb0>)
 8007080:	2200      	movs	r2, #0
 8007082:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	68ba      	ldr	r2, [r7, #8]
 8007088:	4413      	add	r3, r2
 800708a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800708c:	2208      	movs	r2, #8
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	1a9b      	subs	r3, r3, r2
 8007092:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f023 0307 	bic.w	r3, r3, #7
 800709a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	4a15      	ldr	r2, [pc, #84]	@ (80070f4 <prvHeapInit+0xb4>)
 80070a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80070a2:	4b14      	ldr	r3, [pc, #80]	@ (80070f4 <prvHeapInit+0xb4>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2200      	movs	r2, #0
 80070a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80070aa:	4b12      	ldr	r3, [pc, #72]	@ (80070f4 <prvHeapInit+0xb4>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	2200      	movs	r2, #0
 80070b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	68fa      	ldr	r2, [r7, #12]
 80070ba:	1ad2      	subs	r2, r2, r3
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80070c0:	4b0c      	ldr	r3, [pc, #48]	@ (80070f4 <prvHeapInit+0xb4>)
 80070c2:	681a      	ldr	r2, [r3, #0]
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	4a0a      	ldr	r2, [pc, #40]	@ (80070f8 <prvHeapInit+0xb8>)
 80070ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	4a09      	ldr	r2, [pc, #36]	@ (80070fc <prvHeapInit+0xbc>)
 80070d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80070d8:	4b09      	ldr	r3, [pc, #36]	@ (8007100 <prvHeapInit+0xc0>)
 80070da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80070de:	601a      	str	r2, [r3, #0]
}
 80070e0:	bf00      	nop
 80070e2:	3714      	adds	r7, #20
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	20000ffc 	.word	0x20000ffc
 80070f0:	20004bfc 	.word	0x20004bfc
 80070f4:	20004c04 	.word	0x20004c04
 80070f8:	20004c0c 	.word	0x20004c0c
 80070fc:	20004c08 	.word	0x20004c08
 8007100:	20004c18 	.word	0x20004c18

08007104 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007104:	b480      	push	{r7}
 8007106:	b085      	sub	sp, #20
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800710c:	4b28      	ldr	r3, [pc, #160]	@ (80071b0 <prvInsertBlockIntoFreeList+0xac>)
 800710e:	60fb      	str	r3, [r7, #12]
 8007110:	e002      	b.n	8007118 <prvInsertBlockIntoFreeList+0x14>
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	60fb      	str	r3, [r7, #12]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	687a      	ldr	r2, [r7, #4]
 800711e:	429a      	cmp	r2, r3
 8007120:	d8f7      	bhi.n	8007112 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	68ba      	ldr	r2, [r7, #8]
 800712c:	4413      	add	r3, r2
 800712e:	687a      	ldr	r2, [r7, #4]
 8007130:	429a      	cmp	r2, r3
 8007132:	d108      	bne.n	8007146 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	685a      	ldr	r2, [r3, #4]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	441a      	add	r2, r3
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	68ba      	ldr	r2, [r7, #8]
 8007150:	441a      	add	r2, r3
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	429a      	cmp	r2, r3
 8007158:	d118      	bne.n	800718c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	4b15      	ldr	r3, [pc, #84]	@ (80071b4 <prvInsertBlockIntoFreeList+0xb0>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	429a      	cmp	r2, r3
 8007164:	d00d      	beq.n	8007182 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	685a      	ldr	r2, [r3, #4]
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	441a      	add	r2, r3
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	601a      	str	r2, [r3, #0]
 8007180:	e008      	b.n	8007194 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007182:	4b0c      	ldr	r3, [pc, #48]	@ (80071b4 <prvInsertBlockIntoFreeList+0xb0>)
 8007184:	681a      	ldr	r2, [r3, #0]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	601a      	str	r2, [r3, #0]
 800718a:	e003      	b.n	8007194 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007194:	68fa      	ldr	r2, [r7, #12]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	429a      	cmp	r2, r3
 800719a:	d002      	beq.n	80071a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80071a2:	bf00      	nop
 80071a4:	3714      	adds	r7, #20
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	20004bfc 	.word	0x20004bfc
 80071b4:	20004c04 	.word	0x20004c04

080071b8 <std>:
 80071b8:	2300      	movs	r3, #0
 80071ba:	b510      	push	{r4, lr}
 80071bc:	4604      	mov	r4, r0
 80071be:	e9c0 3300 	strd	r3, r3, [r0]
 80071c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80071c6:	6083      	str	r3, [r0, #8]
 80071c8:	8181      	strh	r1, [r0, #12]
 80071ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80071cc:	81c2      	strh	r2, [r0, #14]
 80071ce:	6183      	str	r3, [r0, #24]
 80071d0:	4619      	mov	r1, r3
 80071d2:	2208      	movs	r2, #8
 80071d4:	305c      	adds	r0, #92	@ 0x5c
 80071d6:	f000 fa2f 	bl	8007638 <memset>
 80071da:	4b0d      	ldr	r3, [pc, #52]	@ (8007210 <std+0x58>)
 80071dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80071de:	4b0d      	ldr	r3, [pc, #52]	@ (8007214 <std+0x5c>)
 80071e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80071e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007218 <std+0x60>)
 80071e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80071e6:	4b0d      	ldr	r3, [pc, #52]	@ (800721c <std+0x64>)
 80071e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80071ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007220 <std+0x68>)
 80071ec:	6224      	str	r4, [r4, #32]
 80071ee:	429c      	cmp	r4, r3
 80071f0:	d006      	beq.n	8007200 <std+0x48>
 80071f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80071f6:	4294      	cmp	r4, r2
 80071f8:	d002      	beq.n	8007200 <std+0x48>
 80071fa:	33d0      	adds	r3, #208	@ 0xd0
 80071fc:	429c      	cmp	r4, r3
 80071fe:	d105      	bne.n	800720c <std+0x54>
 8007200:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007208:	f000 baec 	b.w	80077e4 <__retarget_lock_init_recursive>
 800720c:	bd10      	pop	{r4, pc}
 800720e:	bf00      	nop
 8007210:	08007489 	.word	0x08007489
 8007214:	080074ab 	.word	0x080074ab
 8007218:	080074e3 	.word	0x080074e3
 800721c:	08007507 	.word	0x08007507
 8007220:	20004c1c 	.word	0x20004c1c

08007224 <stdio_exit_handler>:
 8007224:	4a02      	ldr	r2, [pc, #8]	@ (8007230 <stdio_exit_handler+0xc>)
 8007226:	4903      	ldr	r1, [pc, #12]	@ (8007234 <stdio_exit_handler+0x10>)
 8007228:	4803      	ldr	r0, [pc, #12]	@ (8007238 <stdio_exit_handler+0x14>)
 800722a:	f000 b869 	b.w	8007300 <_fwalk_sglue>
 800722e:	bf00      	nop
 8007230:	20000010 	.word	0x20000010
 8007234:	0800834d 	.word	0x0800834d
 8007238:	20000020 	.word	0x20000020

0800723c <cleanup_stdio>:
 800723c:	6841      	ldr	r1, [r0, #4]
 800723e:	4b0c      	ldr	r3, [pc, #48]	@ (8007270 <cleanup_stdio+0x34>)
 8007240:	4299      	cmp	r1, r3
 8007242:	b510      	push	{r4, lr}
 8007244:	4604      	mov	r4, r0
 8007246:	d001      	beq.n	800724c <cleanup_stdio+0x10>
 8007248:	f001 f880 	bl	800834c <_fflush_r>
 800724c:	68a1      	ldr	r1, [r4, #8]
 800724e:	4b09      	ldr	r3, [pc, #36]	@ (8007274 <cleanup_stdio+0x38>)
 8007250:	4299      	cmp	r1, r3
 8007252:	d002      	beq.n	800725a <cleanup_stdio+0x1e>
 8007254:	4620      	mov	r0, r4
 8007256:	f001 f879 	bl	800834c <_fflush_r>
 800725a:	68e1      	ldr	r1, [r4, #12]
 800725c:	4b06      	ldr	r3, [pc, #24]	@ (8007278 <cleanup_stdio+0x3c>)
 800725e:	4299      	cmp	r1, r3
 8007260:	d004      	beq.n	800726c <cleanup_stdio+0x30>
 8007262:	4620      	mov	r0, r4
 8007264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007268:	f001 b870 	b.w	800834c <_fflush_r>
 800726c:	bd10      	pop	{r4, pc}
 800726e:	bf00      	nop
 8007270:	20004c1c 	.word	0x20004c1c
 8007274:	20004c84 	.word	0x20004c84
 8007278:	20004cec 	.word	0x20004cec

0800727c <global_stdio_init.part.0>:
 800727c:	b510      	push	{r4, lr}
 800727e:	4b0b      	ldr	r3, [pc, #44]	@ (80072ac <global_stdio_init.part.0+0x30>)
 8007280:	4c0b      	ldr	r4, [pc, #44]	@ (80072b0 <global_stdio_init.part.0+0x34>)
 8007282:	4a0c      	ldr	r2, [pc, #48]	@ (80072b4 <global_stdio_init.part.0+0x38>)
 8007284:	601a      	str	r2, [r3, #0]
 8007286:	4620      	mov	r0, r4
 8007288:	2200      	movs	r2, #0
 800728a:	2104      	movs	r1, #4
 800728c:	f7ff ff94 	bl	80071b8 <std>
 8007290:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007294:	2201      	movs	r2, #1
 8007296:	2109      	movs	r1, #9
 8007298:	f7ff ff8e 	bl	80071b8 <std>
 800729c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80072a0:	2202      	movs	r2, #2
 80072a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072a6:	2112      	movs	r1, #18
 80072a8:	f7ff bf86 	b.w	80071b8 <std>
 80072ac:	20004d54 	.word	0x20004d54
 80072b0:	20004c1c 	.word	0x20004c1c
 80072b4:	08007225 	.word	0x08007225

080072b8 <__sfp_lock_acquire>:
 80072b8:	4801      	ldr	r0, [pc, #4]	@ (80072c0 <__sfp_lock_acquire+0x8>)
 80072ba:	f000 ba94 	b.w	80077e6 <__retarget_lock_acquire_recursive>
 80072be:	bf00      	nop
 80072c0:	20004d5d 	.word	0x20004d5d

080072c4 <__sfp_lock_release>:
 80072c4:	4801      	ldr	r0, [pc, #4]	@ (80072cc <__sfp_lock_release+0x8>)
 80072c6:	f000 ba8f 	b.w	80077e8 <__retarget_lock_release_recursive>
 80072ca:	bf00      	nop
 80072cc:	20004d5d 	.word	0x20004d5d

080072d0 <__sinit>:
 80072d0:	b510      	push	{r4, lr}
 80072d2:	4604      	mov	r4, r0
 80072d4:	f7ff fff0 	bl	80072b8 <__sfp_lock_acquire>
 80072d8:	6a23      	ldr	r3, [r4, #32]
 80072da:	b11b      	cbz	r3, 80072e4 <__sinit+0x14>
 80072dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072e0:	f7ff bff0 	b.w	80072c4 <__sfp_lock_release>
 80072e4:	4b04      	ldr	r3, [pc, #16]	@ (80072f8 <__sinit+0x28>)
 80072e6:	6223      	str	r3, [r4, #32]
 80072e8:	4b04      	ldr	r3, [pc, #16]	@ (80072fc <__sinit+0x2c>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d1f5      	bne.n	80072dc <__sinit+0xc>
 80072f0:	f7ff ffc4 	bl	800727c <global_stdio_init.part.0>
 80072f4:	e7f2      	b.n	80072dc <__sinit+0xc>
 80072f6:	bf00      	nop
 80072f8:	0800723d 	.word	0x0800723d
 80072fc:	20004d54 	.word	0x20004d54

08007300 <_fwalk_sglue>:
 8007300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007304:	4607      	mov	r7, r0
 8007306:	4688      	mov	r8, r1
 8007308:	4614      	mov	r4, r2
 800730a:	2600      	movs	r6, #0
 800730c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007310:	f1b9 0901 	subs.w	r9, r9, #1
 8007314:	d505      	bpl.n	8007322 <_fwalk_sglue+0x22>
 8007316:	6824      	ldr	r4, [r4, #0]
 8007318:	2c00      	cmp	r4, #0
 800731a:	d1f7      	bne.n	800730c <_fwalk_sglue+0xc>
 800731c:	4630      	mov	r0, r6
 800731e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007322:	89ab      	ldrh	r3, [r5, #12]
 8007324:	2b01      	cmp	r3, #1
 8007326:	d907      	bls.n	8007338 <_fwalk_sglue+0x38>
 8007328:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800732c:	3301      	adds	r3, #1
 800732e:	d003      	beq.n	8007338 <_fwalk_sglue+0x38>
 8007330:	4629      	mov	r1, r5
 8007332:	4638      	mov	r0, r7
 8007334:	47c0      	blx	r8
 8007336:	4306      	orrs	r6, r0
 8007338:	3568      	adds	r5, #104	@ 0x68
 800733a:	e7e9      	b.n	8007310 <_fwalk_sglue+0x10>

0800733c <iprintf>:
 800733c:	b40f      	push	{r0, r1, r2, r3}
 800733e:	b507      	push	{r0, r1, r2, lr}
 8007340:	4906      	ldr	r1, [pc, #24]	@ (800735c <iprintf+0x20>)
 8007342:	ab04      	add	r3, sp, #16
 8007344:	6808      	ldr	r0, [r1, #0]
 8007346:	f853 2b04 	ldr.w	r2, [r3], #4
 800734a:	6881      	ldr	r1, [r0, #8]
 800734c:	9301      	str	r3, [sp, #4]
 800734e:	f000 fcd5 	bl	8007cfc <_vfiprintf_r>
 8007352:	b003      	add	sp, #12
 8007354:	f85d eb04 	ldr.w	lr, [sp], #4
 8007358:	b004      	add	sp, #16
 800735a:	4770      	bx	lr
 800735c:	2000001c 	.word	0x2000001c

08007360 <_puts_r>:
 8007360:	6a03      	ldr	r3, [r0, #32]
 8007362:	b570      	push	{r4, r5, r6, lr}
 8007364:	6884      	ldr	r4, [r0, #8]
 8007366:	4605      	mov	r5, r0
 8007368:	460e      	mov	r6, r1
 800736a:	b90b      	cbnz	r3, 8007370 <_puts_r+0x10>
 800736c:	f7ff ffb0 	bl	80072d0 <__sinit>
 8007370:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007372:	07db      	lsls	r3, r3, #31
 8007374:	d405      	bmi.n	8007382 <_puts_r+0x22>
 8007376:	89a3      	ldrh	r3, [r4, #12]
 8007378:	0598      	lsls	r0, r3, #22
 800737a:	d402      	bmi.n	8007382 <_puts_r+0x22>
 800737c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800737e:	f000 fa32 	bl	80077e6 <__retarget_lock_acquire_recursive>
 8007382:	89a3      	ldrh	r3, [r4, #12]
 8007384:	0719      	lsls	r1, r3, #28
 8007386:	d502      	bpl.n	800738e <_puts_r+0x2e>
 8007388:	6923      	ldr	r3, [r4, #16]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d135      	bne.n	80073fa <_puts_r+0x9a>
 800738e:	4621      	mov	r1, r4
 8007390:	4628      	mov	r0, r5
 8007392:	f000 f8fb 	bl	800758c <__swsetup_r>
 8007396:	b380      	cbz	r0, 80073fa <_puts_r+0x9a>
 8007398:	f04f 35ff 	mov.w	r5, #4294967295
 800739c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800739e:	07da      	lsls	r2, r3, #31
 80073a0:	d405      	bmi.n	80073ae <_puts_r+0x4e>
 80073a2:	89a3      	ldrh	r3, [r4, #12]
 80073a4:	059b      	lsls	r3, r3, #22
 80073a6:	d402      	bmi.n	80073ae <_puts_r+0x4e>
 80073a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073aa:	f000 fa1d 	bl	80077e8 <__retarget_lock_release_recursive>
 80073ae:	4628      	mov	r0, r5
 80073b0:	bd70      	pop	{r4, r5, r6, pc}
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	da04      	bge.n	80073c0 <_puts_r+0x60>
 80073b6:	69a2      	ldr	r2, [r4, #24]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	dc17      	bgt.n	80073ec <_puts_r+0x8c>
 80073bc:	290a      	cmp	r1, #10
 80073be:	d015      	beq.n	80073ec <_puts_r+0x8c>
 80073c0:	6823      	ldr	r3, [r4, #0]
 80073c2:	1c5a      	adds	r2, r3, #1
 80073c4:	6022      	str	r2, [r4, #0]
 80073c6:	7019      	strb	r1, [r3, #0]
 80073c8:	68a3      	ldr	r3, [r4, #8]
 80073ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80073ce:	3b01      	subs	r3, #1
 80073d0:	60a3      	str	r3, [r4, #8]
 80073d2:	2900      	cmp	r1, #0
 80073d4:	d1ed      	bne.n	80073b2 <_puts_r+0x52>
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	da11      	bge.n	80073fe <_puts_r+0x9e>
 80073da:	4622      	mov	r2, r4
 80073dc:	210a      	movs	r1, #10
 80073de:	4628      	mov	r0, r5
 80073e0:	f000 f895 	bl	800750e <__swbuf_r>
 80073e4:	3001      	adds	r0, #1
 80073e6:	d0d7      	beq.n	8007398 <_puts_r+0x38>
 80073e8:	250a      	movs	r5, #10
 80073ea:	e7d7      	b.n	800739c <_puts_r+0x3c>
 80073ec:	4622      	mov	r2, r4
 80073ee:	4628      	mov	r0, r5
 80073f0:	f000 f88d 	bl	800750e <__swbuf_r>
 80073f4:	3001      	adds	r0, #1
 80073f6:	d1e7      	bne.n	80073c8 <_puts_r+0x68>
 80073f8:	e7ce      	b.n	8007398 <_puts_r+0x38>
 80073fa:	3e01      	subs	r6, #1
 80073fc:	e7e4      	b.n	80073c8 <_puts_r+0x68>
 80073fe:	6823      	ldr	r3, [r4, #0]
 8007400:	1c5a      	adds	r2, r3, #1
 8007402:	6022      	str	r2, [r4, #0]
 8007404:	220a      	movs	r2, #10
 8007406:	701a      	strb	r2, [r3, #0]
 8007408:	e7ee      	b.n	80073e8 <_puts_r+0x88>
	...

0800740c <puts>:
 800740c:	4b02      	ldr	r3, [pc, #8]	@ (8007418 <puts+0xc>)
 800740e:	4601      	mov	r1, r0
 8007410:	6818      	ldr	r0, [r3, #0]
 8007412:	f7ff bfa5 	b.w	8007360 <_puts_r>
 8007416:	bf00      	nop
 8007418:	2000001c 	.word	0x2000001c

0800741c <sniprintf>:
 800741c:	b40c      	push	{r2, r3}
 800741e:	b530      	push	{r4, r5, lr}
 8007420:	4b18      	ldr	r3, [pc, #96]	@ (8007484 <sniprintf+0x68>)
 8007422:	1e0c      	subs	r4, r1, #0
 8007424:	681d      	ldr	r5, [r3, #0]
 8007426:	b09d      	sub	sp, #116	@ 0x74
 8007428:	da08      	bge.n	800743c <sniprintf+0x20>
 800742a:	238b      	movs	r3, #139	@ 0x8b
 800742c:	602b      	str	r3, [r5, #0]
 800742e:	f04f 30ff 	mov.w	r0, #4294967295
 8007432:	b01d      	add	sp, #116	@ 0x74
 8007434:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007438:	b002      	add	sp, #8
 800743a:	4770      	bx	lr
 800743c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007440:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007444:	f04f 0300 	mov.w	r3, #0
 8007448:	931b      	str	r3, [sp, #108]	@ 0x6c
 800744a:	bf14      	ite	ne
 800744c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007450:	4623      	moveq	r3, r4
 8007452:	9304      	str	r3, [sp, #16]
 8007454:	9307      	str	r3, [sp, #28]
 8007456:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800745a:	9002      	str	r0, [sp, #8]
 800745c:	9006      	str	r0, [sp, #24]
 800745e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007462:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007464:	ab21      	add	r3, sp, #132	@ 0x84
 8007466:	a902      	add	r1, sp, #8
 8007468:	4628      	mov	r0, r5
 800746a:	9301      	str	r3, [sp, #4]
 800746c:	f000 fb20 	bl	8007ab0 <_svfiprintf_r>
 8007470:	1c43      	adds	r3, r0, #1
 8007472:	bfbc      	itt	lt
 8007474:	238b      	movlt	r3, #139	@ 0x8b
 8007476:	602b      	strlt	r3, [r5, #0]
 8007478:	2c00      	cmp	r4, #0
 800747a:	d0da      	beq.n	8007432 <sniprintf+0x16>
 800747c:	9b02      	ldr	r3, [sp, #8]
 800747e:	2200      	movs	r2, #0
 8007480:	701a      	strb	r2, [r3, #0]
 8007482:	e7d6      	b.n	8007432 <sniprintf+0x16>
 8007484:	2000001c 	.word	0x2000001c

08007488 <__sread>:
 8007488:	b510      	push	{r4, lr}
 800748a:	460c      	mov	r4, r1
 800748c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007490:	f000 f95a 	bl	8007748 <_read_r>
 8007494:	2800      	cmp	r0, #0
 8007496:	bfab      	itete	ge
 8007498:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800749a:	89a3      	ldrhlt	r3, [r4, #12]
 800749c:	181b      	addge	r3, r3, r0
 800749e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80074a2:	bfac      	ite	ge
 80074a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80074a6:	81a3      	strhlt	r3, [r4, #12]
 80074a8:	bd10      	pop	{r4, pc}

080074aa <__swrite>:
 80074aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074ae:	461f      	mov	r7, r3
 80074b0:	898b      	ldrh	r3, [r1, #12]
 80074b2:	05db      	lsls	r3, r3, #23
 80074b4:	4605      	mov	r5, r0
 80074b6:	460c      	mov	r4, r1
 80074b8:	4616      	mov	r6, r2
 80074ba:	d505      	bpl.n	80074c8 <__swrite+0x1e>
 80074bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074c0:	2302      	movs	r3, #2
 80074c2:	2200      	movs	r2, #0
 80074c4:	f000 f92e 	bl	8007724 <_lseek_r>
 80074c8:	89a3      	ldrh	r3, [r4, #12]
 80074ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80074d2:	81a3      	strh	r3, [r4, #12]
 80074d4:	4632      	mov	r2, r6
 80074d6:	463b      	mov	r3, r7
 80074d8:	4628      	mov	r0, r5
 80074da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074de:	f000 b945 	b.w	800776c <_write_r>

080074e2 <__sseek>:
 80074e2:	b510      	push	{r4, lr}
 80074e4:	460c      	mov	r4, r1
 80074e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074ea:	f000 f91b 	bl	8007724 <_lseek_r>
 80074ee:	1c43      	adds	r3, r0, #1
 80074f0:	89a3      	ldrh	r3, [r4, #12]
 80074f2:	bf15      	itete	ne
 80074f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80074f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80074fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80074fe:	81a3      	strheq	r3, [r4, #12]
 8007500:	bf18      	it	ne
 8007502:	81a3      	strhne	r3, [r4, #12]
 8007504:	bd10      	pop	{r4, pc}

08007506 <__sclose>:
 8007506:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800750a:	f000 b89d 	b.w	8007648 <_close_r>

0800750e <__swbuf_r>:
 800750e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007510:	460e      	mov	r6, r1
 8007512:	4614      	mov	r4, r2
 8007514:	4605      	mov	r5, r0
 8007516:	b118      	cbz	r0, 8007520 <__swbuf_r+0x12>
 8007518:	6a03      	ldr	r3, [r0, #32]
 800751a:	b90b      	cbnz	r3, 8007520 <__swbuf_r+0x12>
 800751c:	f7ff fed8 	bl	80072d0 <__sinit>
 8007520:	69a3      	ldr	r3, [r4, #24]
 8007522:	60a3      	str	r3, [r4, #8]
 8007524:	89a3      	ldrh	r3, [r4, #12]
 8007526:	071a      	lsls	r2, r3, #28
 8007528:	d501      	bpl.n	800752e <__swbuf_r+0x20>
 800752a:	6923      	ldr	r3, [r4, #16]
 800752c:	b943      	cbnz	r3, 8007540 <__swbuf_r+0x32>
 800752e:	4621      	mov	r1, r4
 8007530:	4628      	mov	r0, r5
 8007532:	f000 f82b 	bl	800758c <__swsetup_r>
 8007536:	b118      	cbz	r0, 8007540 <__swbuf_r+0x32>
 8007538:	f04f 37ff 	mov.w	r7, #4294967295
 800753c:	4638      	mov	r0, r7
 800753e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007540:	6823      	ldr	r3, [r4, #0]
 8007542:	6922      	ldr	r2, [r4, #16]
 8007544:	1a98      	subs	r0, r3, r2
 8007546:	6963      	ldr	r3, [r4, #20]
 8007548:	b2f6      	uxtb	r6, r6
 800754a:	4283      	cmp	r3, r0
 800754c:	4637      	mov	r7, r6
 800754e:	dc05      	bgt.n	800755c <__swbuf_r+0x4e>
 8007550:	4621      	mov	r1, r4
 8007552:	4628      	mov	r0, r5
 8007554:	f000 fefa 	bl	800834c <_fflush_r>
 8007558:	2800      	cmp	r0, #0
 800755a:	d1ed      	bne.n	8007538 <__swbuf_r+0x2a>
 800755c:	68a3      	ldr	r3, [r4, #8]
 800755e:	3b01      	subs	r3, #1
 8007560:	60a3      	str	r3, [r4, #8]
 8007562:	6823      	ldr	r3, [r4, #0]
 8007564:	1c5a      	adds	r2, r3, #1
 8007566:	6022      	str	r2, [r4, #0]
 8007568:	701e      	strb	r6, [r3, #0]
 800756a:	6962      	ldr	r2, [r4, #20]
 800756c:	1c43      	adds	r3, r0, #1
 800756e:	429a      	cmp	r2, r3
 8007570:	d004      	beq.n	800757c <__swbuf_r+0x6e>
 8007572:	89a3      	ldrh	r3, [r4, #12]
 8007574:	07db      	lsls	r3, r3, #31
 8007576:	d5e1      	bpl.n	800753c <__swbuf_r+0x2e>
 8007578:	2e0a      	cmp	r6, #10
 800757a:	d1df      	bne.n	800753c <__swbuf_r+0x2e>
 800757c:	4621      	mov	r1, r4
 800757e:	4628      	mov	r0, r5
 8007580:	f000 fee4 	bl	800834c <_fflush_r>
 8007584:	2800      	cmp	r0, #0
 8007586:	d0d9      	beq.n	800753c <__swbuf_r+0x2e>
 8007588:	e7d6      	b.n	8007538 <__swbuf_r+0x2a>
	...

0800758c <__swsetup_r>:
 800758c:	b538      	push	{r3, r4, r5, lr}
 800758e:	4b29      	ldr	r3, [pc, #164]	@ (8007634 <__swsetup_r+0xa8>)
 8007590:	4605      	mov	r5, r0
 8007592:	6818      	ldr	r0, [r3, #0]
 8007594:	460c      	mov	r4, r1
 8007596:	b118      	cbz	r0, 80075a0 <__swsetup_r+0x14>
 8007598:	6a03      	ldr	r3, [r0, #32]
 800759a:	b90b      	cbnz	r3, 80075a0 <__swsetup_r+0x14>
 800759c:	f7ff fe98 	bl	80072d0 <__sinit>
 80075a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075a4:	0719      	lsls	r1, r3, #28
 80075a6:	d422      	bmi.n	80075ee <__swsetup_r+0x62>
 80075a8:	06da      	lsls	r2, r3, #27
 80075aa:	d407      	bmi.n	80075bc <__swsetup_r+0x30>
 80075ac:	2209      	movs	r2, #9
 80075ae:	602a      	str	r2, [r5, #0]
 80075b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075b4:	81a3      	strh	r3, [r4, #12]
 80075b6:	f04f 30ff 	mov.w	r0, #4294967295
 80075ba:	e033      	b.n	8007624 <__swsetup_r+0x98>
 80075bc:	0758      	lsls	r0, r3, #29
 80075be:	d512      	bpl.n	80075e6 <__swsetup_r+0x5a>
 80075c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075c2:	b141      	cbz	r1, 80075d6 <__swsetup_r+0x4a>
 80075c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075c8:	4299      	cmp	r1, r3
 80075ca:	d002      	beq.n	80075d2 <__swsetup_r+0x46>
 80075cc:	4628      	mov	r0, r5
 80075ce:	f000 f91b 	bl	8007808 <_free_r>
 80075d2:	2300      	movs	r3, #0
 80075d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80075d6:	89a3      	ldrh	r3, [r4, #12]
 80075d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80075dc:	81a3      	strh	r3, [r4, #12]
 80075de:	2300      	movs	r3, #0
 80075e0:	6063      	str	r3, [r4, #4]
 80075e2:	6923      	ldr	r3, [r4, #16]
 80075e4:	6023      	str	r3, [r4, #0]
 80075e6:	89a3      	ldrh	r3, [r4, #12]
 80075e8:	f043 0308 	orr.w	r3, r3, #8
 80075ec:	81a3      	strh	r3, [r4, #12]
 80075ee:	6923      	ldr	r3, [r4, #16]
 80075f0:	b94b      	cbnz	r3, 8007606 <__swsetup_r+0x7a>
 80075f2:	89a3      	ldrh	r3, [r4, #12]
 80075f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80075f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075fc:	d003      	beq.n	8007606 <__swsetup_r+0x7a>
 80075fe:	4621      	mov	r1, r4
 8007600:	4628      	mov	r0, r5
 8007602:	f000 fef1 	bl	80083e8 <__smakebuf_r>
 8007606:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800760a:	f013 0201 	ands.w	r2, r3, #1
 800760e:	d00a      	beq.n	8007626 <__swsetup_r+0x9a>
 8007610:	2200      	movs	r2, #0
 8007612:	60a2      	str	r2, [r4, #8]
 8007614:	6962      	ldr	r2, [r4, #20]
 8007616:	4252      	negs	r2, r2
 8007618:	61a2      	str	r2, [r4, #24]
 800761a:	6922      	ldr	r2, [r4, #16]
 800761c:	b942      	cbnz	r2, 8007630 <__swsetup_r+0xa4>
 800761e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007622:	d1c5      	bne.n	80075b0 <__swsetup_r+0x24>
 8007624:	bd38      	pop	{r3, r4, r5, pc}
 8007626:	0799      	lsls	r1, r3, #30
 8007628:	bf58      	it	pl
 800762a:	6962      	ldrpl	r2, [r4, #20]
 800762c:	60a2      	str	r2, [r4, #8]
 800762e:	e7f4      	b.n	800761a <__swsetup_r+0x8e>
 8007630:	2000      	movs	r0, #0
 8007632:	e7f7      	b.n	8007624 <__swsetup_r+0x98>
 8007634:	2000001c 	.word	0x2000001c

08007638 <memset>:
 8007638:	4402      	add	r2, r0
 800763a:	4603      	mov	r3, r0
 800763c:	4293      	cmp	r3, r2
 800763e:	d100      	bne.n	8007642 <memset+0xa>
 8007640:	4770      	bx	lr
 8007642:	f803 1b01 	strb.w	r1, [r3], #1
 8007646:	e7f9      	b.n	800763c <memset+0x4>

08007648 <_close_r>:
 8007648:	b538      	push	{r3, r4, r5, lr}
 800764a:	4d06      	ldr	r5, [pc, #24]	@ (8007664 <_close_r+0x1c>)
 800764c:	2300      	movs	r3, #0
 800764e:	4604      	mov	r4, r0
 8007650:	4608      	mov	r0, r1
 8007652:	602b      	str	r3, [r5, #0]
 8007654:	f7f9 fe0d 	bl	8001272 <_close>
 8007658:	1c43      	adds	r3, r0, #1
 800765a:	d102      	bne.n	8007662 <_close_r+0x1a>
 800765c:	682b      	ldr	r3, [r5, #0]
 800765e:	b103      	cbz	r3, 8007662 <_close_r+0x1a>
 8007660:	6023      	str	r3, [r4, #0]
 8007662:	bd38      	pop	{r3, r4, r5, pc}
 8007664:	20004d58 	.word	0x20004d58

08007668 <_reclaim_reent>:
 8007668:	4b2d      	ldr	r3, [pc, #180]	@ (8007720 <_reclaim_reent+0xb8>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4283      	cmp	r3, r0
 800766e:	b570      	push	{r4, r5, r6, lr}
 8007670:	4604      	mov	r4, r0
 8007672:	d053      	beq.n	800771c <_reclaim_reent+0xb4>
 8007674:	69c3      	ldr	r3, [r0, #28]
 8007676:	b31b      	cbz	r3, 80076c0 <_reclaim_reent+0x58>
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	b163      	cbz	r3, 8007696 <_reclaim_reent+0x2e>
 800767c:	2500      	movs	r5, #0
 800767e:	69e3      	ldr	r3, [r4, #28]
 8007680:	68db      	ldr	r3, [r3, #12]
 8007682:	5959      	ldr	r1, [r3, r5]
 8007684:	b9b1      	cbnz	r1, 80076b4 <_reclaim_reent+0x4c>
 8007686:	3504      	adds	r5, #4
 8007688:	2d80      	cmp	r5, #128	@ 0x80
 800768a:	d1f8      	bne.n	800767e <_reclaim_reent+0x16>
 800768c:	69e3      	ldr	r3, [r4, #28]
 800768e:	4620      	mov	r0, r4
 8007690:	68d9      	ldr	r1, [r3, #12]
 8007692:	f000 f8b9 	bl	8007808 <_free_r>
 8007696:	69e3      	ldr	r3, [r4, #28]
 8007698:	6819      	ldr	r1, [r3, #0]
 800769a:	b111      	cbz	r1, 80076a2 <_reclaim_reent+0x3a>
 800769c:	4620      	mov	r0, r4
 800769e:	f000 f8b3 	bl	8007808 <_free_r>
 80076a2:	69e3      	ldr	r3, [r4, #28]
 80076a4:	689d      	ldr	r5, [r3, #8]
 80076a6:	b15d      	cbz	r5, 80076c0 <_reclaim_reent+0x58>
 80076a8:	4629      	mov	r1, r5
 80076aa:	4620      	mov	r0, r4
 80076ac:	682d      	ldr	r5, [r5, #0]
 80076ae:	f000 f8ab 	bl	8007808 <_free_r>
 80076b2:	e7f8      	b.n	80076a6 <_reclaim_reent+0x3e>
 80076b4:	680e      	ldr	r6, [r1, #0]
 80076b6:	4620      	mov	r0, r4
 80076b8:	f000 f8a6 	bl	8007808 <_free_r>
 80076bc:	4631      	mov	r1, r6
 80076be:	e7e1      	b.n	8007684 <_reclaim_reent+0x1c>
 80076c0:	6961      	ldr	r1, [r4, #20]
 80076c2:	b111      	cbz	r1, 80076ca <_reclaim_reent+0x62>
 80076c4:	4620      	mov	r0, r4
 80076c6:	f000 f89f 	bl	8007808 <_free_r>
 80076ca:	69e1      	ldr	r1, [r4, #28]
 80076cc:	b111      	cbz	r1, 80076d4 <_reclaim_reent+0x6c>
 80076ce:	4620      	mov	r0, r4
 80076d0:	f000 f89a 	bl	8007808 <_free_r>
 80076d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80076d6:	b111      	cbz	r1, 80076de <_reclaim_reent+0x76>
 80076d8:	4620      	mov	r0, r4
 80076da:	f000 f895 	bl	8007808 <_free_r>
 80076de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076e0:	b111      	cbz	r1, 80076e8 <_reclaim_reent+0x80>
 80076e2:	4620      	mov	r0, r4
 80076e4:	f000 f890 	bl	8007808 <_free_r>
 80076e8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80076ea:	b111      	cbz	r1, 80076f2 <_reclaim_reent+0x8a>
 80076ec:	4620      	mov	r0, r4
 80076ee:	f000 f88b 	bl	8007808 <_free_r>
 80076f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80076f4:	b111      	cbz	r1, 80076fc <_reclaim_reent+0x94>
 80076f6:	4620      	mov	r0, r4
 80076f8:	f000 f886 	bl	8007808 <_free_r>
 80076fc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80076fe:	b111      	cbz	r1, 8007706 <_reclaim_reent+0x9e>
 8007700:	4620      	mov	r0, r4
 8007702:	f000 f881 	bl	8007808 <_free_r>
 8007706:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007708:	b111      	cbz	r1, 8007710 <_reclaim_reent+0xa8>
 800770a:	4620      	mov	r0, r4
 800770c:	f000 f87c 	bl	8007808 <_free_r>
 8007710:	6a23      	ldr	r3, [r4, #32]
 8007712:	b11b      	cbz	r3, 800771c <_reclaim_reent+0xb4>
 8007714:	4620      	mov	r0, r4
 8007716:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800771a:	4718      	bx	r3
 800771c:	bd70      	pop	{r4, r5, r6, pc}
 800771e:	bf00      	nop
 8007720:	2000001c 	.word	0x2000001c

08007724 <_lseek_r>:
 8007724:	b538      	push	{r3, r4, r5, lr}
 8007726:	4d07      	ldr	r5, [pc, #28]	@ (8007744 <_lseek_r+0x20>)
 8007728:	4604      	mov	r4, r0
 800772a:	4608      	mov	r0, r1
 800772c:	4611      	mov	r1, r2
 800772e:	2200      	movs	r2, #0
 8007730:	602a      	str	r2, [r5, #0]
 8007732:	461a      	mov	r2, r3
 8007734:	f7f9 fdc4 	bl	80012c0 <_lseek>
 8007738:	1c43      	adds	r3, r0, #1
 800773a:	d102      	bne.n	8007742 <_lseek_r+0x1e>
 800773c:	682b      	ldr	r3, [r5, #0]
 800773e:	b103      	cbz	r3, 8007742 <_lseek_r+0x1e>
 8007740:	6023      	str	r3, [r4, #0]
 8007742:	bd38      	pop	{r3, r4, r5, pc}
 8007744:	20004d58 	.word	0x20004d58

08007748 <_read_r>:
 8007748:	b538      	push	{r3, r4, r5, lr}
 800774a:	4d07      	ldr	r5, [pc, #28]	@ (8007768 <_read_r+0x20>)
 800774c:	4604      	mov	r4, r0
 800774e:	4608      	mov	r0, r1
 8007750:	4611      	mov	r1, r2
 8007752:	2200      	movs	r2, #0
 8007754:	602a      	str	r2, [r5, #0]
 8007756:	461a      	mov	r2, r3
 8007758:	f7f9 fd52 	bl	8001200 <_read>
 800775c:	1c43      	adds	r3, r0, #1
 800775e:	d102      	bne.n	8007766 <_read_r+0x1e>
 8007760:	682b      	ldr	r3, [r5, #0]
 8007762:	b103      	cbz	r3, 8007766 <_read_r+0x1e>
 8007764:	6023      	str	r3, [r4, #0]
 8007766:	bd38      	pop	{r3, r4, r5, pc}
 8007768:	20004d58 	.word	0x20004d58

0800776c <_write_r>:
 800776c:	b538      	push	{r3, r4, r5, lr}
 800776e:	4d07      	ldr	r5, [pc, #28]	@ (800778c <_write_r+0x20>)
 8007770:	4604      	mov	r4, r0
 8007772:	4608      	mov	r0, r1
 8007774:	4611      	mov	r1, r2
 8007776:	2200      	movs	r2, #0
 8007778:	602a      	str	r2, [r5, #0]
 800777a:	461a      	mov	r2, r3
 800777c:	f7f9 fd5d 	bl	800123a <_write>
 8007780:	1c43      	adds	r3, r0, #1
 8007782:	d102      	bne.n	800778a <_write_r+0x1e>
 8007784:	682b      	ldr	r3, [r5, #0]
 8007786:	b103      	cbz	r3, 800778a <_write_r+0x1e>
 8007788:	6023      	str	r3, [r4, #0]
 800778a:	bd38      	pop	{r3, r4, r5, pc}
 800778c:	20004d58 	.word	0x20004d58

08007790 <__errno>:
 8007790:	4b01      	ldr	r3, [pc, #4]	@ (8007798 <__errno+0x8>)
 8007792:	6818      	ldr	r0, [r3, #0]
 8007794:	4770      	bx	lr
 8007796:	bf00      	nop
 8007798:	2000001c 	.word	0x2000001c

0800779c <__libc_init_array>:
 800779c:	b570      	push	{r4, r5, r6, lr}
 800779e:	4d0d      	ldr	r5, [pc, #52]	@ (80077d4 <__libc_init_array+0x38>)
 80077a0:	4c0d      	ldr	r4, [pc, #52]	@ (80077d8 <__libc_init_array+0x3c>)
 80077a2:	1b64      	subs	r4, r4, r5
 80077a4:	10a4      	asrs	r4, r4, #2
 80077a6:	2600      	movs	r6, #0
 80077a8:	42a6      	cmp	r6, r4
 80077aa:	d109      	bne.n	80077c0 <__libc_init_array+0x24>
 80077ac:	4d0b      	ldr	r5, [pc, #44]	@ (80077dc <__libc_init_array+0x40>)
 80077ae:	4c0c      	ldr	r4, [pc, #48]	@ (80077e0 <__libc_init_array+0x44>)
 80077b0:	f000 fed8 	bl	8008564 <_init>
 80077b4:	1b64      	subs	r4, r4, r5
 80077b6:	10a4      	asrs	r4, r4, #2
 80077b8:	2600      	movs	r6, #0
 80077ba:	42a6      	cmp	r6, r4
 80077bc:	d105      	bne.n	80077ca <__libc_init_array+0x2e>
 80077be:	bd70      	pop	{r4, r5, r6, pc}
 80077c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80077c4:	4798      	blx	r3
 80077c6:	3601      	adds	r6, #1
 80077c8:	e7ee      	b.n	80077a8 <__libc_init_array+0xc>
 80077ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80077ce:	4798      	blx	r3
 80077d0:	3601      	adds	r6, #1
 80077d2:	e7f2      	b.n	80077ba <__libc_init_array+0x1e>
 80077d4:	080087e8 	.word	0x080087e8
 80077d8:	080087e8 	.word	0x080087e8
 80077dc:	080087e8 	.word	0x080087e8
 80077e0:	080087ec 	.word	0x080087ec

080077e4 <__retarget_lock_init_recursive>:
 80077e4:	4770      	bx	lr

080077e6 <__retarget_lock_acquire_recursive>:
 80077e6:	4770      	bx	lr

080077e8 <__retarget_lock_release_recursive>:
 80077e8:	4770      	bx	lr

080077ea <memcpy>:
 80077ea:	440a      	add	r2, r1
 80077ec:	4291      	cmp	r1, r2
 80077ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80077f2:	d100      	bne.n	80077f6 <memcpy+0xc>
 80077f4:	4770      	bx	lr
 80077f6:	b510      	push	{r4, lr}
 80077f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007800:	4291      	cmp	r1, r2
 8007802:	d1f9      	bne.n	80077f8 <memcpy+0xe>
 8007804:	bd10      	pop	{r4, pc}
	...

08007808 <_free_r>:
 8007808:	b538      	push	{r3, r4, r5, lr}
 800780a:	4605      	mov	r5, r0
 800780c:	2900      	cmp	r1, #0
 800780e:	d041      	beq.n	8007894 <_free_r+0x8c>
 8007810:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007814:	1f0c      	subs	r4, r1, #4
 8007816:	2b00      	cmp	r3, #0
 8007818:	bfb8      	it	lt
 800781a:	18e4      	addlt	r4, r4, r3
 800781c:	f000 f8e0 	bl	80079e0 <__malloc_lock>
 8007820:	4a1d      	ldr	r2, [pc, #116]	@ (8007898 <_free_r+0x90>)
 8007822:	6813      	ldr	r3, [r2, #0]
 8007824:	b933      	cbnz	r3, 8007834 <_free_r+0x2c>
 8007826:	6063      	str	r3, [r4, #4]
 8007828:	6014      	str	r4, [r2, #0]
 800782a:	4628      	mov	r0, r5
 800782c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007830:	f000 b8dc 	b.w	80079ec <__malloc_unlock>
 8007834:	42a3      	cmp	r3, r4
 8007836:	d908      	bls.n	800784a <_free_r+0x42>
 8007838:	6820      	ldr	r0, [r4, #0]
 800783a:	1821      	adds	r1, r4, r0
 800783c:	428b      	cmp	r3, r1
 800783e:	bf01      	itttt	eq
 8007840:	6819      	ldreq	r1, [r3, #0]
 8007842:	685b      	ldreq	r3, [r3, #4]
 8007844:	1809      	addeq	r1, r1, r0
 8007846:	6021      	streq	r1, [r4, #0]
 8007848:	e7ed      	b.n	8007826 <_free_r+0x1e>
 800784a:	461a      	mov	r2, r3
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	b10b      	cbz	r3, 8007854 <_free_r+0x4c>
 8007850:	42a3      	cmp	r3, r4
 8007852:	d9fa      	bls.n	800784a <_free_r+0x42>
 8007854:	6811      	ldr	r1, [r2, #0]
 8007856:	1850      	adds	r0, r2, r1
 8007858:	42a0      	cmp	r0, r4
 800785a:	d10b      	bne.n	8007874 <_free_r+0x6c>
 800785c:	6820      	ldr	r0, [r4, #0]
 800785e:	4401      	add	r1, r0
 8007860:	1850      	adds	r0, r2, r1
 8007862:	4283      	cmp	r3, r0
 8007864:	6011      	str	r1, [r2, #0]
 8007866:	d1e0      	bne.n	800782a <_free_r+0x22>
 8007868:	6818      	ldr	r0, [r3, #0]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	6053      	str	r3, [r2, #4]
 800786e:	4408      	add	r0, r1
 8007870:	6010      	str	r0, [r2, #0]
 8007872:	e7da      	b.n	800782a <_free_r+0x22>
 8007874:	d902      	bls.n	800787c <_free_r+0x74>
 8007876:	230c      	movs	r3, #12
 8007878:	602b      	str	r3, [r5, #0]
 800787a:	e7d6      	b.n	800782a <_free_r+0x22>
 800787c:	6820      	ldr	r0, [r4, #0]
 800787e:	1821      	adds	r1, r4, r0
 8007880:	428b      	cmp	r3, r1
 8007882:	bf04      	itt	eq
 8007884:	6819      	ldreq	r1, [r3, #0]
 8007886:	685b      	ldreq	r3, [r3, #4]
 8007888:	6063      	str	r3, [r4, #4]
 800788a:	bf04      	itt	eq
 800788c:	1809      	addeq	r1, r1, r0
 800788e:	6021      	streq	r1, [r4, #0]
 8007890:	6054      	str	r4, [r2, #4]
 8007892:	e7ca      	b.n	800782a <_free_r+0x22>
 8007894:	bd38      	pop	{r3, r4, r5, pc}
 8007896:	bf00      	nop
 8007898:	20004d64 	.word	0x20004d64

0800789c <sbrk_aligned>:
 800789c:	b570      	push	{r4, r5, r6, lr}
 800789e:	4e0f      	ldr	r6, [pc, #60]	@ (80078dc <sbrk_aligned+0x40>)
 80078a0:	460c      	mov	r4, r1
 80078a2:	6831      	ldr	r1, [r6, #0]
 80078a4:	4605      	mov	r5, r0
 80078a6:	b911      	cbnz	r1, 80078ae <sbrk_aligned+0x12>
 80078a8:	f000 fe16 	bl	80084d8 <_sbrk_r>
 80078ac:	6030      	str	r0, [r6, #0]
 80078ae:	4621      	mov	r1, r4
 80078b0:	4628      	mov	r0, r5
 80078b2:	f000 fe11 	bl	80084d8 <_sbrk_r>
 80078b6:	1c43      	adds	r3, r0, #1
 80078b8:	d103      	bne.n	80078c2 <sbrk_aligned+0x26>
 80078ba:	f04f 34ff 	mov.w	r4, #4294967295
 80078be:	4620      	mov	r0, r4
 80078c0:	bd70      	pop	{r4, r5, r6, pc}
 80078c2:	1cc4      	adds	r4, r0, #3
 80078c4:	f024 0403 	bic.w	r4, r4, #3
 80078c8:	42a0      	cmp	r0, r4
 80078ca:	d0f8      	beq.n	80078be <sbrk_aligned+0x22>
 80078cc:	1a21      	subs	r1, r4, r0
 80078ce:	4628      	mov	r0, r5
 80078d0:	f000 fe02 	bl	80084d8 <_sbrk_r>
 80078d4:	3001      	adds	r0, #1
 80078d6:	d1f2      	bne.n	80078be <sbrk_aligned+0x22>
 80078d8:	e7ef      	b.n	80078ba <sbrk_aligned+0x1e>
 80078da:	bf00      	nop
 80078dc:	20004d60 	.word	0x20004d60

080078e0 <_malloc_r>:
 80078e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078e4:	1ccd      	adds	r5, r1, #3
 80078e6:	f025 0503 	bic.w	r5, r5, #3
 80078ea:	3508      	adds	r5, #8
 80078ec:	2d0c      	cmp	r5, #12
 80078ee:	bf38      	it	cc
 80078f0:	250c      	movcc	r5, #12
 80078f2:	2d00      	cmp	r5, #0
 80078f4:	4606      	mov	r6, r0
 80078f6:	db01      	blt.n	80078fc <_malloc_r+0x1c>
 80078f8:	42a9      	cmp	r1, r5
 80078fa:	d904      	bls.n	8007906 <_malloc_r+0x26>
 80078fc:	230c      	movs	r3, #12
 80078fe:	6033      	str	r3, [r6, #0]
 8007900:	2000      	movs	r0, #0
 8007902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007906:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80079dc <_malloc_r+0xfc>
 800790a:	f000 f869 	bl	80079e0 <__malloc_lock>
 800790e:	f8d8 3000 	ldr.w	r3, [r8]
 8007912:	461c      	mov	r4, r3
 8007914:	bb44      	cbnz	r4, 8007968 <_malloc_r+0x88>
 8007916:	4629      	mov	r1, r5
 8007918:	4630      	mov	r0, r6
 800791a:	f7ff ffbf 	bl	800789c <sbrk_aligned>
 800791e:	1c43      	adds	r3, r0, #1
 8007920:	4604      	mov	r4, r0
 8007922:	d158      	bne.n	80079d6 <_malloc_r+0xf6>
 8007924:	f8d8 4000 	ldr.w	r4, [r8]
 8007928:	4627      	mov	r7, r4
 800792a:	2f00      	cmp	r7, #0
 800792c:	d143      	bne.n	80079b6 <_malloc_r+0xd6>
 800792e:	2c00      	cmp	r4, #0
 8007930:	d04b      	beq.n	80079ca <_malloc_r+0xea>
 8007932:	6823      	ldr	r3, [r4, #0]
 8007934:	4639      	mov	r1, r7
 8007936:	4630      	mov	r0, r6
 8007938:	eb04 0903 	add.w	r9, r4, r3
 800793c:	f000 fdcc 	bl	80084d8 <_sbrk_r>
 8007940:	4581      	cmp	r9, r0
 8007942:	d142      	bne.n	80079ca <_malloc_r+0xea>
 8007944:	6821      	ldr	r1, [r4, #0]
 8007946:	1a6d      	subs	r5, r5, r1
 8007948:	4629      	mov	r1, r5
 800794a:	4630      	mov	r0, r6
 800794c:	f7ff ffa6 	bl	800789c <sbrk_aligned>
 8007950:	3001      	adds	r0, #1
 8007952:	d03a      	beq.n	80079ca <_malloc_r+0xea>
 8007954:	6823      	ldr	r3, [r4, #0]
 8007956:	442b      	add	r3, r5
 8007958:	6023      	str	r3, [r4, #0]
 800795a:	f8d8 3000 	ldr.w	r3, [r8]
 800795e:	685a      	ldr	r2, [r3, #4]
 8007960:	bb62      	cbnz	r2, 80079bc <_malloc_r+0xdc>
 8007962:	f8c8 7000 	str.w	r7, [r8]
 8007966:	e00f      	b.n	8007988 <_malloc_r+0xa8>
 8007968:	6822      	ldr	r2, [r4, #0]
 800796a:	1b52      	subs	r2, r2, r5
 800796c:	d420      	bmi.n	80079b0 <_malloc_r+0xd0>
 800796e:	2a0b      	cmp	r2, #11
 8007970:	d917      	bls.n	80079a2 <_malloc_r+0xc2>
 8007972:	1961      	adds	r1, r4, r5
 8007974:	42a3      	cmp	r3, r4
 8007976:	6025      	str	r5, [r4, #0]
 8007978:	bf18      	it	ne
 800797a:	6059      	strne	r1, [r3, #4]
 800797c:	6863      	ldr	r3, [r4, #4]
 800797e:	bf08      	it	eq
 8007980:	f8c8 1000 	streq.w	r1, [r8]
 8007984:	5162      	str	r2, [r4, r5]
 8007986:	604b      	str	r3, [r1, #4]
 8007988:	4630      	mov	r0, r6
 800798a:	f000 f82f 	bl	80079ec <__malloc_unlock>
 800798e:	f104 000b 	add.w	r0, r4, #11
 8007992:	1d23      	adds	r3, r4, #4
 8007994:	f020 0007 	bic.w	r0, r0, #7
 8007998:	1ac2      	subs	r2, r0, r3
 800799a:	bf1c      	itt	ne
 800799c:	1a1b      	subne	r3, r3, r0
 800799e:	50a3      	strne	r3, [r4, r2]
 80079a0:	e7af      	b.n	8007902 <_malloc_r+0x22>
 80079a2:	6862      	ldr	r2, [r4, #4]
 80079a4:	42a3      	cmp	r3, r4
 80079a6:	bf0c      	ite	eq
 80079a8:	f8c8 2000 	streq.w	r2, [r8]
 80079ac:	605a      	strne	r2, [r3, #4]
 80079ae:	e7eb      	b.n	8007988 <_malloc_r+0xa8>
 80079b0:	4623      	mov	r3, r4
 80079b2:	6864      	ldr	r4, [r4, #4]
 80079b4:	e7ae      	b.n	8007914 <_malloc_r+0x34>
 80079b6:	463c      	mov	r4, r7
 80079b8:	687f      	ldr	r7, [r7, #4]
 80079ba:	e7b6      	b.n	800792a <_malloc_r+0x4a>
 80079bc:	461a      	mov	r2, r3
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	42a3      	cmp	r3, r4
 80079c2:	d1fb      	bne.n	80079bc <_malloc_r+0xdc>
 80079c4:	2300      	movs	r3, #0
 80079c6:	6053      	str	r3, [r2, #4]
 80079c8:	e7de      	b.n	8007988 <_malloc_r+0xa8>
 80079ca:	230c      	movs	r3, #12
 80079cc:	6033      	str	r3, [r6, #0]
 80079ce:	4630      	mov	r0, r6
 80079d0:	f000 f80c 	bl	80079ec <__malloc_unlock>
 80079d4:	e794      	b.n	8007900 <_malloc_r+0x20>
 80079d6:	6005      	str	r5, [r0, #0]
 80079d8:	e7d6      	b.n	8007988 <_malloc_r+0xa8>
 80079da:	bf00      	nop
 80079dc:	20004d64 	.word	0x20004d64

080079e0 <__malloc_lock>:
 80079e0:	4801      	ldr	r0, [pc, #4]	@ (80079e8 <__malloc_lock+0x8>)
 80079e2:	f7ff bf00 	b.w	80077e6 <__retarget_lock_acquire_recursive>
 80079e6:	bf00      	nop
 80079e8:	20004d5c 	.word	0x20004d5c

080079ec <__malloc_unlock>:
 80079ec:	4801      	ldr	r0, [pc, #4]	@ (80079f4 <__malloc_unlock+0x8>)
 80079ee:	f7ff befb 	b.w	80077e8 <__retarget_lock_release_recursive>
 80079f2:	bf00      	nop
 80079f4:	20004d5c 	.word	0x20004d5c

080079f8 <__ssputs_r>:
 80079f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079fc:	688e      	ldr	r6, [r1, #8]
 80079fe:	461f      	mov	r7, r3
 8007a00:	42be      	cmp	r6, r7
 8007a02:	680b      	ldr	r3, [r1, #0]
 8007a04:	4682      	mov	sl, r0
 8007a06:	460c      	mov	r4, r1
 8007a08:	4690      	mov	r8, r2
 8007a0a:	d82d      	bhi.n	8007a68 <__ssputs_r+0x70>
 8007a0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a10:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007a14:	d026      	beq.n	8007a64 <__ssputs_r+0x6c>
 8007a16:	6965      	ldr	r5, [r4, #20]
 8007a18:	6909      	ldr	r1, [r1, #16]
 8007a1a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007a1e:	eba3 0901 	sub.w	r9, r3, r1
 8007a22:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007a26:	1c7b      	adds	r3, r7, #1
 8007a28:	444b      	add	r3, r9
 8007a2a:	106d      	asrs	r5, r5, #1
 8007a2c:	429d      	cmp	r5, r3
 8007a2e:	bf38      	it	cc
 8007a30:	461d      	movcc	r5, r3
 8007a32:	0553      	lsls	r3, r2, #21
 8007a34:	d527      	bpl.n	8007a86 <__ssputs_r+0x8e>
 8007a36:	4629      	mov	r1, r5
 8007a38:	f7ff ff52 	bl	80078e0 <_malloc_r>
 8007a3c:	4606      	mov	r6, r0
 8007a3e:	b360      	cbz	r0, 8007a9a <__ssputs_r+0xa2>
 8007a40:	6921      	ldr	r1, [r4, #16]
 8007a42:	464a      	mov	r2, r9
 8007a44:	f7ff fed1 	bl	80077ea <memcpy>
 8007a48:	89a3      	ldrh	r3, [r4, #12]
 8007a4a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007a4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a52:	81a3      	strh	r3, [r4, #12]
 8007a54:	6126      	str	r6, [r4, #16]
 8007a56:	6165      	str	r5, [r4, #20]
 8007a58:	444e      	add	r6, r9
 8007a5a:	eba5 0509 	sub.w	r5, r5, r9
 8007a5e:	6026      	str	r6, [r4, #0]
 8007a60:	60a5      	str	r5, [r4, #8]
 8007a62:	463e      	mov	r6, r7
 8007a64:	42be      	cmp	r6, r7
 8007a66:	d900      	bls.n	8007a6a <__ssputs_r+0x72>
 8007a68:	463e      	mov	r6, r7
 8007a6a:	6820      	ldr	r0, [r4, #0]
 8007a6c:	4632      	mov	r2, r6
 8007a6e:	4641      	mov	r1, r8
 8007a70:	f000 fcf6 	bl	8008460 <memmove>
 8007a74:	68a3      	ldr	r3, [r4, #8]
 8007a76:	1b9b      	subs	r3, r3, r6
 8007a78:	60a3      	str	r3, [r4, #8]
 8007a7a:	6823      	ldr	r3, [r4, #0]
 8007a7c:	4433      	add	r3, r6
 8007a7e:	6023      	str	r3, [r4, #0]
 8007a80:	2000      	movs	r0, #0
 8007a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a86:	462a      	mov	r2, r5
 8007a88:	f000 fd36 	bl	80084f8 <_realloc_r>
 8007a8c:	4606      	mov	r6, r0
 8007a8e:	2800      	cmp	r0, #0
 8007a90:	d1e0      	bne.n	8007a54 <__ssputs_r+0x5c>
 8007a92:	6921      	ldr	r1, [r4, #16]
 8007a94:	4650      	mov	r0, sl
 8007a96:	f7ff feb7 	bl	8007808 <_free_r>
 8007a9a:	230c      	movs	r3, #12
 8007a9c:	f8ca 3000 	str.w	r3, [sl]
 8007aa0:	89a3      	ldrh	r3, [r4, #12]
 8007aa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007aa6:	81a3      	strh	r3, [r4, #12]
 8007aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8007aac:	e7e9      	b.n	8007a82 <__ssputs_r+0x8a>
	...

08007ab0 <_svfiprintf_r>:
 8007ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ab4:	4698      	mov	r8, r3
 8007ab6:	898b      	ldrh	r3, [r1, #12]
 8007ab8:	061b      	lsls	r3, r3, #24
 8007aba:	b09d      	sub	sp, #116	@ 0x74
 8007abc:	4607      	mov	r7, r0
 8007abe:	460d      	mov	r5, r1
 8007ac0:	4614      	mov	r4, r2
 8007ac2:	d510      	bpl.n	8007ae6 <_svfiprintf_r+0x36>
 8007ac4:	690b      	ldr	r3, [r1, #16]
 8007ac6:	b973      	cbnz	r3, 8007ae6 <_svfiprintf_r+0x36>
 8007ac8:	2140      	movs	r1, #64	@ 0x40
 8007aca:	f7ff ff09 	bl	80078e0 <_malloc_r>
 8007ace:	6028      	str	r0, [r5, #0]
 8007ad0:	6128      	str	r0, [r5, #16]
 8007ad2:	b930      	cbnz	r0, 8007ae2 <_svfiprintf_r+0x32>
 8007ad4:	230c      	movs	r3, #12
 8007ad6:	603b      	str	r3, [r7, #0]
 8007ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8007adc:	b01d      	add	sp, #116	@ 0x74
 8007ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ae2:	2340      	movs	r3, #64	@ 0x40
 8007ae4:	616b      	str	r3, [r5, #20]
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007aea:	2320      	movs	r3, #32
 8007aec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007af0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007af4:	2330      	movs	r3, #48	@ 0x30
 8007af6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007c94 <_svfiprintf_r+0x1e4>
 8007afa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007afe:	f04f 0901 	mov.w	r9, #1
 8007b02:	4623      	mov	r3, r4
 8007b04:	469a      	mov	sl, r3
 8007b06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b0a:	b10a      	cbz	r2, 8007b10 <_svfiprintf_r+0x60>
 8007b0c:	2a25      	cmp	r2, #37	@ 0x25
 8007b0e:	d1f9      	bne.n	8007b04 <_svfiprintf_r+0x54>
 8007b10:	ebba 0b04 	subs.w	fp, sl, r4
 8007b14:	d00b      	beq.n	8007b2e <_svfiprintf_r+0x7e>
 8007b16:	465b      	mov	r3, fp
 8007b18:	4622      	mov	r2, r4
 8007b1a:	4629      	mov	r1, r5
 8007b1c:	4638      	mov	r0, r7
 8007b1e:	f7ff ff6b 	bl	80079f8 <__ssputs_r>
 8007b22:	3001      	adds	r0, #1
 8007b24:	f000 80a7 	beq.w	8007c76 <_svfiprintf_r+0x1c6>
 8007b28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b2a:	445a      	add	r2, fp
 8007b2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b2e:	f89a 3000 	ldrb.w	r3, [sl]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	f000 809f 	beq.w	8007c76 <_svfiprintf_r+0x1c6>
 8007b38:	2300      	movs	r3, #0
 8007b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b42:	f10a 0a01 	add.w	sl, sl, #1
 8007b46:	9304      	str	r3, [sp, #16]
 8007b48:	9307      	str	r3, [sp, #28]
 8007b4a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007b4e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007b50:	4654      	mov	r4, sl
 8007b52:	2205      	movs	r2, #5
 8007b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b58:	484e      	ldr	r0, [pc, #312]	@ (8007c94 <_svfiprintf_r+0x1e4>)
 8007b5a:	f7f8 fb41 	bl	80001e0 <memchr>
 8007b5e:	9a04      	ldr	r2, [sp, #16]
 8007b60:	b9d8      	cbnz	r0, 8007b9a <_svfiprintf_r+0xea>
 8007b62:	06d0      	lsls	r0, r2, #27
 8007b64:	bf44      	itt	mi
 8007b66:	2320      	movmi	r3, #32
 8007b68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b6c:	0711      	lsls	r1, r2, #28
 8007b6e:	bf44      	itt	mi
 8007b70:	232b      	movmi	r3, #43	@ 0x2b
 8007b72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b76:	f89a 3000 	ldrb.w	r3, [sl]
 8007b7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b7c:	d015      	beq.n	8007baa <_svfiprintf_r+0xfa>
 8007b7e:	9a07      	ldr	r2, [sp, #28]
 8007b80:	4654      	mov	r4, sl
 8007b82:	2000      	movs	r0, #0
 8007b84:	f04f 0c0a 	mov.w	ip, #10
 8007b88:	4621      	mov	r1, r4
 8007b8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b8e:	3b30      	subs	r3, #48	@ 0x30
 8007b90:	2b09      	cmp	r3, #9
 8007b92:	d94b      	bls.n	8007c2c <_svfiprintf_r+0x17c>
 8007b94:	b1b0      	cbz	r0, 8007bc4 <_svfiprintf_r+0x114>
 8007b96:	9207      	str	r2, [sp, #28]
 8007b98:	e014      	b.n	8007bc4 <_svfiprintf_r+0x114>
 8007b9a:	eba0 0308 	sub.w	r3, r0, r8
 8007b9e:	fa09 f303 	lsl.w	r3, r9, r3
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	9304      	str	r3, [sp, #16]
 8007ba6:	46a2      	mov	sl, r4
 8007ba8:	e7d2      	b.n	8007b50 <_svfiprintf_r+0xa0>
 8007baa:	9b03      	ldr	r3, [sp, #12]
 8007bac:	1d19      	adds	r1, r3, #4
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	9103      	str	r1, [sp, #12]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	bfbb      	ittet	lt
 8007bb6:	425b      	neglt	r3, r3
 8007bb8:	f042 0202 	orrlt.w	r2, r2, #2
 8007bbc:	9307      	strge	r3, [sp, #28]
 8007bbe:	9307      	strlt	r3, [sp, #28]
 8007bc0:	bfb8      	it	lt
 8007bc2:	9204      	strlt	r2, [sp, #16]
 8007bc4:	7823      	ldrb	r3, [r4, #0]
 8007bc6:	2b2e      	cmp	r3, #46	@ 0x2e
 8007bc8:	d10a      	bne.n	8007be0 <_svfiprintf_r+0x130>
 8007bca:	7863      	ldrb	r3, [r4, #1]
 8007bcc:	2b2a      	cmp	r3, #42	@ 0x2a
 8007bce:	d132      	bne.n	8007c36 <_svfiprintf_r+0x186>
 8007bd0:	9b03      	ldr	r3, [sp, #12]
 8007bd2:	1d1a      	adds	r2, r3, #4
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	9203      	str	r2, [sp, #12]
 8007bd8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007bdc:	3402      	adds	r4, #2
 8007bde:	9305      	str	r3, [sp, #20]
 8007be0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007ca4 <_svfiprintf_r+0x1f4>
 8007be4:	7821      	ldrb	r1, [r4, #0]
 8007be6:	2203      	movs	r2, #3
 8007be8:	4650      	mov	r0, sl
 8007bea:	f7f8 faf9 	bl	80001e0 <memchr>
 8007bee:	b138      	cbz	r0, 8007c00 <_svfiprintf_r+0x150>
 8007bf0:	9b04      	ldr	r3, [sp, #16]
 8007bf2:	eba0 000a 	sub.w	r0, r0, sl
 8007bf6:	2240      	movs	r2, #64	@ 0x40
 8007bf8:	4082      	lsls	r2, r0
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	3401      	adds	r4, #1
 8007bfe:	9304      	str	r3, [sp, #16]
 8007c00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c04:	4824      	ldr	r0, [pc, #144]	@ (8007c98 <_svfiprintf_r+0x1e8>)
 8007c06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007c0a:	2206      	movs	r2, #6
 8007c0c:	f7f8 fae8 	bl	80001e0 <memchr>
 8007c10:	2800      	cmp	r0, #0
 8007c12:	d036      	beq.n	8007c82 <_svfiprintf_r+0x1d2>
 8007c14:	4b21      	ldr	r3, [pc, #132]	@ (8007c9c <_svfiprintf_r+0x1ec>)
 8007c16:	bb1b      	cbnz	r3, 8007c60 <_svfiprintf_r+0x1b0>
 8007c18:	9b03      	ldr	r3, [sp, #12]
 8007c1a:	3307      	adds	r3, #7
 8007c1c:	f023 0307 	bic.w	r3, r3, #7
 8007c20:	3308      	adds	r3, #8
 8007c22:	9303      	str	r3, [sp, #12]
 8007c24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c26:	4433      	add	r3, r6
 8007c28:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c2a:	e76a      	b.n	8007b02 <_svfiprintf_r+0x52>
 8007c2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c30:	460c      	mov	r4, r1
 8007c32:	2001      	movs	r0, #1
 8007c34:	e7a8      	b.n	8007b88 <_svfiprintf_r+0xd8>
 8007c36:	2300      	movs	r3, #0
 8007c38:	3401      	adds	r4, #1
 8007c3a:	9305      	str	r3, [sp, #20]
 8007c3c:	4619      	mov	r1, r3
 8007c3e:	f04f 0c0a 	mov.w	ip, #10
 8007c42:	4620      	mov	r0, r4
 8007c44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c48:	3a30      	subs	r2, #48	@ 0x30
 8007c4a:	2a09      	cmp	r2, #9
 8007c4c:	d903      	bls.n	8007c56 <_svfiprintf_r+0x1a6>
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d0c6      	beq.n	8007be0 <_svfiprintf_r+0x130>
 8007c52:	9105      	str	r1, [sp, #20]
 8007c54:	e7c4      	b.n	8007be0 <_svfiprintf_r+0x130>
 8007c56:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c5a:	4604      	mov	r4, r0
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e7f0      	b.n	8007c42 <_svfiprintf_r+0x192>
 8007c60:	ab03      	add	r3, sp, #12
 8007c62:	9300      	str	r3, [sp, #0]
 8007c64:	462a      	mov	r2, r5
 8007c66:	4b0e      	ldr	r3, [pc, #56]	@ (8007ca0 <_svfiprintf_r+0x1f0>)
 8007c68:	a904      	add	r1, sp, #16
 8007c6a:	4638      	mov	r0, r7
 8007c6c:	f3af 8000 	nop.w
 8007c70:	1c42      	adds	r2, r0, #1
 8007c72:	4606      	mov	r6, r0
 8007c74:	d1d6      	bne.n	8007c24 <_svfiprintf_r+0x174>
 8007c76:	89ab      	ldrh	r3, [r5, #12]
 8007c78:	065b      	lsls	r3, r3, #25
 8007c7a:	f53f af2d 	bmi.w	8007ad8 <_svfiprintf_r+0x28>
 8007c7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c80:	e72c      	b.n	8007adc <_svfiprintf_r+0x2c>
 8007c82:	ab03      	add	r3, sp, #12
 8007c84:	9300      	str	r3, [sp, #0]
 8007c86:	462a      	mov	r2, r5
 8007c88:	4b05      	ldr	r3, [pc, #20]	@ (8007ca0 <_svfiprintf_r+0x1f0>)
 8007c8a:	a904      	add	r1, sp, #16
 8007c8c:	4638      	mov	r0, r7
 8007c8e:	f000 f9bb 	bl	8008008 <_printf_i>
 8007c92:	e7ed      	b.n	8007c70 <_svfiprintf_r+0x1c0>
 8007c94:	080087ac 	.word	0x080087ac
 8007c98:	080087b6 	.word	0x080087b6
 8007c9c:	00000000 	.word	0x00000000
 8007ca0:	080079f9 	.word	0x080079f9
 8007ca4:	080087b2 	.word	0x080087b2

08007ca8 <__sfputc_r>:
 8007ca8:	6893      	ldr	r3, [r2, #8]
 8007caa:	3b01      	subs	r3, #1
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	b410      	push	{r4}
 8007cb0:	6093      	str	r3, [r2, #8]
 8007cb2:	da08      	bge.n	8007cc6 <__sfputc_r+0x1e>
 8007cb4:	6994      	ldr	r4, [r2, #24]
 8007cb6:	42a3      	cmp	r3, r4
 8007cb8:	db01      	blt.n	8007cbe <__sfputc_r+0x16>
 8007cba:	290a      	cmp	r1, #10
 8007cbc:	d103      	bne.n	8007cc6 <__sfputc_r+0x1e>
 8007cbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cc2:	f7ff bc24 	b.w	800750e <__swbuf_r>
 8007cc6:	6813      	ldr	r3, [r2, #0]
 8007cc8:	1c58      	adds	r0, r3, #1
 8007cca:	6010      	str	r0, [r2, #0]
 8007ccc:	7019      	strb	r1, [r3, #0]
 8007cce:	4608      	mov	r0, r1
 8007cd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cd4:	4770      	bx	lr

08007cd6 <__sfputs_r>:
 8007cd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cd8:	4606      	mov	r6, r0
 8007cda:	460f      	mov	r7, r1
 8007cdc:	4614      	mov	r4, r2
 8007cde:	18d5      	adds	r5, r2, r3
 8007ce0:	42ac      	cmp	r4, r5
 8007ce2:	d101      	bne.n	8007ce8 <__sfputs_r+0x12>
 8007ce4:	2000      	movs	r0, #0
 8007ce6:	e007      	b.n	8007cf8 <__sfputs_r+0x22>
 8007ce8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cec:	463a      	mov	r2, r7
 8007cee:	4630      	mov	r0, r6
 8007cf0:	f7ff ffda 	bl	8007ca8 <__sfputc_r>
 8007cf4:	1c43      	adds	r3, r0, #1
 8007cf6:	d1f3      	bne.n	8007ce0 <__sfputs_r+0xa>
 8007cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007cfc <_vfiprintf_r>:
 8007cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d00:	460d      	mov	r5, r1
 8007d02:	b09d      	sub	sp, #116	@ 0x74
 8007d04:	4614      	mov	r4, r2
 8007d06:	4698      	mov	r8, r3
 8007d08:	4606      	mov	r6, r0
 8007d0a:	b118      	cbz	r0, 8007d14 <_vfiprintf_r+0x18>
 8007d0c:	6a03      	ldr	r3, [r0, #32]
 8007d0e:	b90b      	cbnz	r3, 8007d14 <_vfiprintf_r+0x18>
 8007d10:	f7ff fade 	bl	80072d0 <__sinit>
 8007d14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d16:	07d9      	lsls	r1, r3, #31
 8007d18:	d405      	bmi.n	8007d26 <_vfiprintf_r+0x2a>
 8007d1a:	89ab      	ldrh	r3, [r5, #12]
 8007d1c:	059a      	lsls	r2, r3, #22
 8007d1e:	d402      	bmi.n	8007d26 <_vfiprintf_r+0x2a>
 8007d20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d22:	f7ff fd60 	bl	80077e6 <__retarget_lock_acquire_recursive>
 8007d26:	89ab      	ldrh	r3, [r5, #12]
 8007d28:	071b      	lsls	r3, r3, #28
 8007d2a:	d501      	bpl.n	8007d30 <_vfiprintf_r+0x34>
 8007d2c:	692b      	ldr	r3, [r5, #16]
 8007d2e:	b99b      	cbnz	r3, 8007d58 <_vfiprintf_r+0x5c>
 8007d30:	4629      	mov	r1, r5
 8007d32:	4630      	mov	r0, r6
 8007d34:	f7ff fc2a 	bl	800758c <__swsetup_r>
 8007d38:	b170      	cbz	r0, 8007d58 <_vfiprintf_r+0x5c>
 8007d3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d3c:	07dc      	lsls	r4, r3, #31
 8007d3e:	d504      	bpl.n	8007d4a <_vfiprintf_r+0x4e>
 8007d40:	f04f 30ff 	mov.w	r0, #4294967295
 8007d44:	b01d      	add	sp, #116	@ 0x74
 8007d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d4a:	89ab      	ldrh	r3, [r5, #12]
 8007d4c:	0598      	lsls	r0, r3, #22
 8007d4e:	d4f7      	bmi.n	8007d40 <_vfiprintf_r+0x44>
 8007d50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d52:	f7ff fd49 	bl	80077e8 <__retarget_lock_release_recursive>
 8007d56:	e7f3      	b.n	8007d40 <_vfiprintf_r+0x44>
 8007d58:	2300      	movs	r3, #0
 8007d5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d5c:	2320      	movs	r3, #32
 8007d5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d62:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d66:	2330      	movs	r3, #48	@ 0x30
 8007d68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007f18 <_vfiprintf_r+0x21c>
 8007d6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d70:	f04f 0901 	mov.w	r9, #1
 8007d74:	4623      	mov	r3, r4
 8007d76:	469a      	mov	sl, r3
 8007d78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d7c:	b10a      	cbz	r2, 8007d82 <_vfiprintf_r+0x86>
 8007d7e:	2a25      	cmp	r2, #37	@ 0x25
 8007d80:	d1f9      	bne.n	8007d76 <_vfiprintf_r+0x7a>
 8007d82:	ebba 0b04 	subs.w	fp, sl, r4
 8007d86:	d00b      	beq.n	8007da0 <_vfiprintf_r+0xa4>
 8007d88:	465b      	mov	r3, fp
 8007d8a:	4622      	mov	r2, r4
 8007d8c:	4629      	mov	r1, r5
 8007d8e:	4630      	mov	r0, r6
 8007d90:	f7ff ffa1 	bl	8007cd6 <__sfputs_r>
 8007d94:	3001      	adds	r0, #1
 8007d96:	f000 80a7 	beq.w	8007ee8 <_vfiprintf_r+0x1ec>
 8007d9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d9c:	445a      	add	r2, fp
 8007d9e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007da0:	f89a 3000 	ldrb.w	r3, [sl]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	f000 809f 	beq.w	8007ee8 <_vfiprintf_r+0x1ec>
 8007daa:	2300      	movs	r3, #0
 8007dac:	f04f 32ff 	mov.w	r2, #4294967295
 8007db0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007db4:	f10a 0a01 	add.w	sl, sl, #1
 8007db8:	9304      	str	r3, [sp, #16]
 8007dba:	9307      	str	r3, [sp, #28]
 8007dbc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007dc0:	931a      	str	r3, [sp, #104]	@ 0x68
 8007dc2:	4654      	mov	r4, sl
 8007dc4:	2205      	movs	r2, #5
 8007dc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dca:	4853      	ldr	r0, [pc, #332]	@ (8007f18 <_vfiprintf_r+0x21c>)
 8007dcc:	f7f8 fa08 	bl	80001e0 <memchr>
 8007dd0:	9a04      	ldr	r2, [sp, #16]
 8007dd2:	b9d8      	cbnz	r0, 8007e0c <_vfiprintf_r+0x110>
 8007dd4:	06d1      	lsls	r1, r2, #27
 8007dd6:	bf44      	itt	mi
 8007dd8:	2320      	movmi	r3, #32
 8007dda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dde:	0713      	lsls	r3, r2, #28
 8007de0:	bf44      	itt	mi
 8007de2:	232b      	movmi	r3, #43	@ 0x2b
 8007de4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007de8:	f89a 3000 	ldrb.w	r3, [sl]
 8007dec:	2b2a      	cmp	r3, #42	@ 0x2a
 8007dee:	d015      	beq.n	8007e1c <_vfiprintf_r+0x120>
 8007df0:	9a07      	ldr	r2, [sp, #28]
 8007df2:	4654      	mov	r4, sl
 8007df4:	2000      	movs	r0, #0
 8007df6:	f04f 0c0a 	mov.w	ip, #10
 8007dfa:	4621      	mov	r1, r4
 8007dfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e00:	3b30      	subs	r3, #48	@ 0x30
 8007e02:	2b09      	cmp	r3, #9
 8007e04:	d94b      	bls.n	8007e9e <_vfiprintf_r+0x1a2>
 8007e06:	b1b0      	cbz	r0, 8007e36 <_vfiprintf_r+0x13a>
 8007e08:	9207      	str	r2, [sp, #28]
 8007e0a:	e014      	b.n	8007e36 <_vfiprintf_r+0x13a>
 8007e0c:	eba0 0308 	sub.w	r3, r0, r8
 8007e10:	fa09 f303 	lsl.w	r3, r9, r3
 8007e14:	4313      	orrs	r3, r2
 8007e16:	9304      	str	r3, [sp, #16]
 8007e18:	46a2      	mov	sl, r4
 8007e1a:	e7d2      	b.n	8007dc2 <_vfiprintf_r+0xc6>
 8007e1c:	9b03      	ldr	r3, [sp, #12]
 8007e1e:	1d19      	adds	r1, r3, #4
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	9103      	str	r1, [sp, #12]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	bfbb      	ittet	lt
 8007e28:	425b      	neglt	r3, r3
 8007e2a:	f042 0202 	orrlt.w	r2, r2, #2
 8007e2e:	9307      	strge	r3, [sp, #28]
 8007e30:	9307      	strlt	r3, [sp, #28]
 8007e32:	bfb8      	it	lt
 8007e34:	9204      	strlt	r2, [sp, #16]
 8007e36:	7823      	ldrb	r3, [r4, #0]
 8007e38:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e3a:	d10a      	bne.n	8007e52 <_vfiprintf_r+0x156>
 8007e3c:	7863      	ldrb	r3, [r4, #1]
 8007e3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e40:	d132      	bne.n	8007ea8 <_vfiprintf_r+0x1ac>
 8007e42:	9b03      	ldr	r3, [sp, #12]
 8007e44:	1d1a      	adds	r2, r3, #4
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	9203      	str	r2, [sp, #12]
 8007e4a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e4e:	3402      	adds	r4, #2
 8007e50:	9305      	str	r3, [sp, #20]
 8007e52:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007f28 <_vfiprintf_r+0x22c>
 8007e56:	7821      	ldrb	r1, [r4, #0]
 8007e58:	2203      	movs	r2, #3
 8007e5a:	4650      	mov	r0, sl
 8007e5c:	f7f8 f9c0 	bl	80001e0 <memchr>
 8007e60:	b138      	cbz	r0, 8007e72 <_vfiprintf_r+0x176>
 8007e62:	9b04      	ldr	r3, [sp, #16]
 8007e64:	eba0 000a 	sub.w	r0, r0, sl
 8007e68:	2240      	movs	r2, #64	@ 0x40
 8007e6a:	4082      	lsls	r2, r0
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	3401      	adds	r4, #1
 8007e70:	9304      	str	r3, [sp, #16]
 8007e72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e76:	4829      	ldr	r0, [pc, #164]	@ (8007f1c <_vfiprintf_r+0x220>)
 8007e78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e7c:	2206      	movs	r2, #6
 8007e7e:	f7f8 f9af 	bl	80001e0 <memchr>
 8007e82:	2800      	cmp	r0, #0
 8007e84:	d03f      	beq.n	8007f06 <_vfiprintf_r+0x20a>
 8007e86:	4b26      	ldr	r3, [pc, #152]	@ (8007f20 <_vfiprintf_r+0x224>)
 8007e88:	bb1b      	cbnz	r3, 8007ed2 <_vfiprintf_r+0x1d6>
 8007e8a:	9b03      	ldr	r3, [sp, #12]
 8007e8c:	3307      	adds	r3, #7
 8007e8e:	f023 0307 	bic.w	r3, r3, #7
 8007e92:	3308      	adds	r3, #8
 8007e94:	9303      	str	r3, [sp, #12]
 8007e96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e98:	443b      	add	r3, r7
 8007e9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e9c:	e76a      	b.n	8007d74 <_vfiprintf_r+0x78>
 8007e9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ea2:	460c      	mov	r4, r1
 8007ea4:	2001      	movs	r0, #1
 8007ea6:	e7a8      	b.n	8007dfa <_vfiprintf_r+0xfe>
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	3401      	adds	r4, #1
 8007eac:	9305      	str	r3, [sp, #20]
 8007eae:	4619      	mov	r1, r3
 8007eb0:	f04f 0c0a 	mov.w	ip, #10
 8007eb4:	4620      	mov	r0, r4
 8007eb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007eba:	3a30      	subs	r2, #48	@ 0x30
 8007ebc:	2a09      	cmp	r2, #9
 8007ebe:	d903      	bls.n	8007ec8 <_vfiprintf_r+0x1cc>
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d0c6      	beq.n	8007e52 <_vfiprintf_r+0x156>
 8007ec4:	9105      	str	r1, [sp, #20]
 8007ec6:	e7c4      	b.n	8007e52 <_vfiprintf_r+0x156>
 8007ec8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ecc:	4604      	mov	r4, r0
 8007ece:	2301      	movs	r3, #1
 8007ed0:	e7f0      	b.n	8007eb4 <_vfiprintf_r+0x1b8>
 8007ed2:	ab03      	add	r3, sp, #12
 8007ed4:	9300      	str	r3, [sp, #0]
 8007ed6:	462a      	mov	r2, r5
 8007ed8:	4b12      	ldr	r3, [pc, #72]	@ (8007f24 <_vfiprintf_r+0x228>)
 8007eda:	a904      	add	r1, sp, #16
 8007edc:	4630      	mov	r0, r6
 8007ede:	f3af 8000 	nop.w
 8007ee2:	4607      	mov	r7, r0
 8007ee4:	1c78      	adds	r0, r7, #1
 8007ee6:	d1d6      	bne.n	8007e96 <_vfiprintf_r+0x19a>
 8007ee8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007eea:	07d9      	lsls	r1, r3, #31
 8007eec:	d405      	bmi.n	8007efa <_vfiprintf_r+0x1fe>
 8007eee:	89ab      	ldrh	r3, [r5, #12]
 8007ef0:	059a      	lsls	r2, r3, #22
 8007ef2:	d402      	bmi.n	8007efa <_vfiprintf_r+0x1fe>
 8007ef4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ef6:	f7ff fc77 	bl	80077e8 <__retarget_lock_release_recursive>
 8007efa:	89ab      	ldrh	r3, [r5, #12]
 8007efc:	065b      	lsls	r3, r3, #25
 8007efe:	f53f af1f 	bmi.w	8007d40 <_vfiprintf_r+0x44>
 8007f02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f04:	e71e      	b.n	8007d44 <_vfiprintf_r+0x48>
 8007f06:	ab03      	add	r3, sp, #12
 8007f08:	9300      	str	r3, [sp, #0]
 8007f0a:	462a      	mov	r2, r5
 8007f0c:	4b05      	ldr	r3, [pc, #20]	@ (8007f24 <_vfiprintf_r+0x228>)
 8007f0e:	a904      	add	r1, sp, #16
 8007f10:	4630      	mov	r0, r6
 8007f12:	f000 f879 	bl	8008008 <_printf_i>
 8007f16:	e7e4      	b.n	8007ee2 <_vfiprintf_r+0x1e6>
 8007f18:	080087ac 	.word	0x080087ac
 8007f1c:	080087b6 	.word	0x080087b6
 8007f20:	00000000 	.word	0x00000000
 8007f24:	08007cd7 	.word	0x08007cd7
 8007f28:	080087b2 	.word	0x080087b2

08007f2c <_printf_common>:
 8007f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f30:	4616      	mov	r6, r2
 8007f32:	4698      	mov	r8, r3
 8007f34:	688a      	ldr	r2, [r1, #8]
 8007f36:	690b      	ldr	r3, [r1, #16]
 8007f38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	bfb8      	it	lt
 8007f40:	4613      	movlt	r3, r2
 8007f42:	6033      	str	r3, [r6, #0]
 8007f44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007f48:	4607      	mov	r7, r0
 8007f4a:	460c      	mov	r4, r1
 8007f4c:	b10a      	cbz	r2, 8007f52 <_printf_common+0x26>
 8007f4e:	3301      	adds	r3, #1
 8007f50:	6033      	str	r3, [r6, #0]
 8007f52:	6823      	ldr	r3, [r4, #0]
 8007f54:	0699      	lsls	r1, r3, #26
 8007f56:	bf42      	ittt	mi
 8007f58:	6833      	ldrmi	r3, [r6, #0]
 8007f5a:	3302      	addmi	r3, #2
 8007f5c:	6033      	strmi	r3, [r6, #0]
 8007f5e:	6825      	ldr	r5, [r4, #0]
 8007f60:	f015 0506 	ands.w	r5, r5, #6
 8007f64:	d106      	bne.n	8007f74 <_printf_common+0x48>
 8007f66:	f104 0a19 	add.w	sl, r4, #25
 8007f6a:	68e3      	ldr	r3, [r4, #12]
 8007f6c:	6832      	ldr	r2, [r6, #0]
 8007f6e:	1a9b      	subs	r3, r3, r2
 8007f70:	42ab      	cmp	r3, r5
 8007f72:	dc26      	bgt.n	8007fc2 <_printf_common+0x96>
 8007f74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007f78:	6822      	ldr	r2, [r4, #0]
 8007f7a:	3b00      	subs	r3, #0
 8007f7c:	bf18      	it	ne
 8007f7e:	2301      	movne	r3, #1
 8007f80:	0692      	lsls	r2, r2, #26
 8007f82:	d42b      	bmi.n	8007fdc <_printf_common+0xb0>
 8007f84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007f88:	4641      	mov	r1, r8
 8007f8a:	4638      	mov	r0, r7
 8007f8c:	47c8      	blx	r9
 8007f8e:	3001      	adds	r0, #1
 8007f90:	d01e      	beq.n	8007fd0 <_printf_common+0xa4>
 8007f92:	6823      	ldr	r3, [r4, #0]
 8007f94:	6922      	ldr	r2, [r4, #16]
 8007f96:	f003 0306 	and.w	r3, r3, #6
 8007f9a:	2b04      	cmp	r3, #4
 8007f9c:	bf02      	ittt	eq
 8007f9e:	68e5      	ldreq	r5, [r4, #12]
 8007fa0:	6833      	ldreq	r3, [r6, #0]
 8007fa2:	1aed      	subeq	r5, r5, r3
 8007fa4:	68a3      	ldr	r3, [r4, #8]
 8007fa6:	bf0c      	ite	eq
 8007fa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fac:	2500      	movne	r5, #0
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	bfc4      	itt	gt
 8007fb2:	1a9b      	subgt	r3, r3, r2
 8007fb4:	18ed      	addgt	r5, r5, r3
 8007fb6:	2600      	movs	r6, #0
 8007fb8:	341a      	adds	r4, #26
 8007fba:	42b5      	cmp	r5, r6
 8007fbc:	d11a      	bne.n	8007ff4 <_printf_common+0xc8>
 8007fbe:	2000      	movs	r0, #0
 8007fc0:	e008      	b.n	8007fd4 <_printf_common+0xa8>
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	4652      	mov	r2, sl
 8007fc6:	4641      	mov	r1, r8
 8007fc8:	4638      	mov	r0, r7
 8007fca:	47c8      	blx	r9
 8007fcc:	3001      	adds	r0, #1
 8007fce:	d103      	bne.n	8007fd8 <_printf_common+0xac>
 8007fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fd8:	3501      	adds	r5, #1
 8007fda:	e7c6      	b.n	8007f6a <_printf_common+0x3e>
 8007fdc:	18e1      	adds	r1, r4, r3
 8007fde:	1c5a      	adds	r2, r3, #1
 8007fe0:	2030      	movs	r0, #48	@ 0x30
 8007fe2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007fe6:	4422      	add	r2, r4
 8007fe8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007fec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007ff0:	3302      	adds	r3, #2
 8007ff2:	e7c7      	b.n	8007f84 <_printf_common+0x58>
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	4622      	mov	r2, r4
 8007ff8:	4641      	mov	r1, r8
 8007ffa:	4638      	mov	r0, r7
 8007ffc:	47c8      	blx	r9
 8007ffe:	3001      	adds	r0, #1
 8008000:	d0e6      	beq.n	8007fd0 <_printf_common+0xa4>
 8008002:	3601      	adds	r6, #1
 8008004:	e7d9      	b.n	8007fba <_printf_common+0x8e>
	...

08008008 <_printf_i>:
 8008008:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800800c:	7e0f      	ldrb	r7, [r1, #24]
 800800e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008010:	2f78      	cmp	r7, #120	@ 0x78
 8008012:	4691      	mov	r9, r2
 8008014:	4680      	mov	r8, r0
 8008016:	460c      	mov	r4, r1
 8008018:	469a      	mov	sl, r3
 800801a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800801e:	d807      	bhi.n	8008030 <_printf_i+0x28>
 8008020:	2f62      	cmp	r7, #98	@ 0x62
 8008022:	d80a      	bhi.n	800803a <_printf_i+0x32>
 8008024:	2f00      	cmp	r7, #0
 8008026:	f000 80d1 	beq.w	80081cc <_printf_i+0x1c4>
 800802a:	2f58      	cmp	r7, #88	@ 0x58
 800802c:	f000 80b8 	beq.w	80081a0 <_printf_i+0x198>
 8008030:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008034:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008038:	e03a      	b.n	80080b0 <_printf_i+0xa8>
 800803a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800803e:	2b15      	cmp	r3, #21
 8008040:	d8f6      	bhi.n	8008030 <_printf_i+0x28>
 8008042:	a101      	add	r1, pc, #4	@ (adr r1, 8008048 <_printf_i+0x40>)
 8008044:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008048:	080080a1 	.word	0x080080a1
 800804c:	080080b5 	.word	0x080080b5
 8008050:	08008031 	.word	0x08008031
 8008054:	08008031 	.word	0x08008031
 8008058:	08008031 	.word	0x08008031
 800805c:	08008031 	.word	0x08008031
 8008060:	080080b5 	.word	0x080080b5
 8008064:	08008031 	.word	0x08008031
 8008068:	08008031 	.word	0x08008031
 800806c:	08008031 	.word	0x08008031
 8008070:	08008031 	.word	0x08008031
 8008074:	080081b3 	.word	0x080081b3
 8008078:	080080df 	.word	0x080080df
 800807c:	0800816d 	.word	0x0800816d
 8008080:	08008031 	.word	0x08008031
 8008084:	08008031 	.word	0x08008031
 8008088:	080081d5 	.word	0x080081d5
 800808c:	08008031 	.word	0x08008031
 8008090:	080080df 	.word	0x080080df
 8008094:	08008031 	.word	0x08008031
 8008098:	08008031 	.word	0x08008031
 800809c:	08008175 	.word	0x08008175
 80080a0:	6833      	ldr	r3, [r6, #0]
 80080a2:	1d1a      	adds	r2, r3, #4
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	6032      	str	r2, [r6, #0]
 80080a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80080b0:	2301      	movs	r3, #1
 80080b2:	e09c      	b.n	80081ee <_printf_i+0x1e6>
 80080b4:	6833      	ldr	r3, [r6, #0]
 80080b6:	6820      	ldr	r0, [r4, #0]
 80080b8:	1d19      	adds	r1, r3, #4
 80080ba:	6031      	str	r1, [r6, #0]
 80080bc:	0606      	lsls	r6, r0, #24
 80080be:	d501      	bpl.n	80080c4 <_printf_i+0xbc>
 80080c0:	681d      	ldr	r5, [r3, #0]
 80080c2:	e003      	b.n	80080cc <_printf_i+0xc4>
 80080c4:	0645      	lsls	r5, r0, #25
 80080c6:	d5fb      	bpl.n	80080c0 <_printf_i+0xb8>
 80080c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80080cc:	2d00      	cmp	r5, #0
 80080ce:	da03      	bge.n	80080d8 <_printf_i+0xd0>
 80080d0:	232d      	movs	r3, #45	@ 0x2d
 80080d2:	426d      	negs	r5, r5
 80080d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080d8:	4858      	ldr	r0, [pc, #352]	@ (800823c <_printf_i+0x234>)
 80080da:	230a      	movs	r3, #10
 80080dc:	e011      	b.n	8008102 <_printf_i+0xfa>
 80080de:	6821      	ldr	r1, [r4, #0]
 80080e0:	6833      	ldr	r3, [r6, #0]
 80080e2:	0608      	lsls	r0, r1, #24
 80080e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80080e8:	d402      	bmi.n	80080f0 <_printf_i+0xe8>
 80080ea:	0649      	lsls	r1, r1, #25
 80080ec:	bf48      	it	mi
 80080ee:	b2ad      	uxthmi	r5, r5
 80080f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80080f2:	4852      	ldr	r0, [pc, #328]	@ (800823c <_printf_i+0x234>)
 80080f4:	6033      	str	r3, [r6, #0]
 80080f6:	bf14      	ite	ne
 80080f8:	230a      	movne	r3, #10
 80080fa:	2308      	moveq	r3, #8
 80080fc:	2100      	movs	r1, #0
 80080fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008102:	6866      	ldr	r6, [r4, #4]
 8008104:	60a6      	str	r6, [r4, #8]
 8008106:	2e00      	cmp	r6, #0
 8008108:	db05      	blt.n	8008116 <_printf_i+0x10e>
 800810a:	6821      	ldr	r1, [r4, #0]
 800810c:	432e      	orrs	r6, r5
 800810e:	f021 0104 	bic.w	r1, r1, #4
 8008112:	6021      	str	r1, [r4, #0]
 8008114:	d04b      	beq.n	80081ae <_printf_i+0x1a6>
 8008116:	4616      	mov	r6, r2
 8008118:	fbb5 f1f3 	udiv	r1, r5, r3
 800811c:	fb03 5711 	mls	r7, r3, r1, r5
 8008120:	5dc7      	ldrb	r7, [r0, r7]
 8008122:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008126:	462f      	mov	r7, r5
 8008128:	42bb      	cmp	r3, r7
 800812a:	460d      	mov	r5, r1
 800812c:	d9f4      	bls.n	8008118 <_printf_i+0x110>
 800812e:	2b08      	cmp	r3, #8
 8008130:	d10b      	bne.n	800814a <_printf_i+0x142>
 8008132:	6823      	ldr	r3, [r4, #0]
 8008134:	07df      	lsls	r7, r3, #31
 8008136:	d508      	bpl.n	800814a <_printf_i+0x142>
 8008138:	6923      	ldr	r3, [r4, #16]
 800813a:	6861      	ldr	r1, [r4, #4]
 800813c:	4299      	cmp	r1, r3
 800813e:	bfde      	ittt	le
 8008140:	2330      	movle	r3, #48	@ 0x30
 8008142:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008146:	f106 36ff 	addle.w	r6, r6, #4294967295
 800814a:	1b92      	subs	r2, r2, r6
 800814c:	6122      	str	r2, [r4, #16]
 800814e:	f8cd a000 	str.w	sl, [sp]
 8008152:	464b      	mov	r3, r9
 8008154:	aa03      	add	r2, sp, #12
 8008156:	4621      	mov	r1, r4
 8008158:	4640      	mov	r0, r8
 800815a:	f7ff fee7 	bl	8007f2c <_printf_common>
 800815e:	3001      	adds	r0, #1
 8008160:	d14a      	bne.n	80081f8 <_printf_i+0x1f0>
 8008162:	f04f 30ff 	mov.w	r0, #4294967295
 8008166:	b004      	add	sp, #16
 8008168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800816c:	6823      	ldr	r3, [r4, #0]
 800816e:	f043 0320 	orr.w	r3, r3, #32
 8008172:	6023      	str	r3, [r4, #0]
 8008174:	4832      	ldr	r0, [pc, #200]	@ (8008240 <_printf_i+0x238>)
 8008176:	2778      	movs	r7, #120	@ 0x78
 8008178:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800817c:	6823      	ldr	r3, [r4, #0]
 800817e:	6831      	ldr	r1, [r6, #0]
 8008180:	061f      	lsls	r7, r3, #24
 8008182:	f851 5b04 	ldr.w	r5, [r1], #4
 8008186:	d402      	bmi.n	800818e <_printf_i+0x186>
 8008188:	065f      	lsls	r7, r3, #25
 800818a:	bf48      	it	mi
 800818c:	b2ad      	uxthmi	r5, r5
 800818e:	6031      	str	r1, [r6, #0]
 8008190:	07d9      	lsls	r1, r3, #31
 8008192:	bf44      	itt	mi
 8008194:	f043 0320 	orrmi.w	r3, r3, #32
 8008198:	6023      	strmi	r3, [r4, #0]
 800819a:	b11d      	cbz	r5, 80081a4 <_printf_i+0x19c>
 800819c:	2310      	movs	r3, #16
 800819e:	e7ad      	b.n	80080fc <_printf_i+0xf4>
 80081a0:	4826      	ldr	r0, [pc, #152]	@ (800823c <_printf_i+0x234>)
 80081a2:	e7e9      	b.n	8008178 <_printf_i+0x170>
 80081a4:	6823      	ldr	r3, [r4, #0]
 80081a6:	f023 0320 	bic.w	r3, r3, #32
 80081aa:	6023      	str	r3, [r4, #0]
 80081ac:	e7f6      	b.n	800819c <_printf_i+0x194>
 80081ae:	4616      	mov	r6, r2
 80081b0:	e7bd      	b.n	800812e <_printf_i+0x126>
 80081b2:	6833      	ldr	r3, [r6, #0]
 80081b4:	6825      	ldr	r5, [r4, #0]
 80081b6:	6961      	ldr	r1, [r4, #20]
 80081b8:	1d18      	adds	r0, r3, #4
 80081ba:	6030      	str	r0, [r6, #0]
 80081bc:	062e      	lsls	r6, r5, #24
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	d501      	bpl.n	80081c6 <_printf_i+0x1be>
 80081c2:	6019      	str	r1, [r3, #0]
 80081c4:	e002      	b.n	80081cc <_printf_i+0x1c4>
 80081c6:	0668      	lsls	r0, r5, #25
 80081c8:	d5fb      	bpl.n	80081c2 <_printf_i+0x1ba>
 80081ca:	8019      	strh	r1, [r3, #0]
 80081cc:	2300      	movs	r3, #0
 80081ce:	6123      	str	r3, [r4, #16]
 80081d0:	4616      	mov	r6, r2
 80081d2:	e7bc      	b.n	800814e <_printf_i+0x146>
 80081d4:	6833      	ldr	r3, [r6, #0]
 80081d6:	1d1a      	adds	r2, r3, #4
 80081d8:	6032      	str	r2, [r6, #0]
 80081da:	681e      	ldr	r6, [r3, #0]
 80081dc:	6862      	ldr	r2, [r4, #4]
 80081de:	2100      	movs	r1, #0
 80081e0:	4630      	mov	r0, r6
 80081e2:	f7f7 fffd 	bl	80001e0 <memchr>
 80081e6:	b108      	cbz	r0, 80081ec <_printf_i+0x1e4>
 80081e8:	1b80      	subs	r0, r0, r6
 80081ea:	6060      	str	r0, [r4, #4]
 80081ec:	6863      	ldr	r3, [r4, #4]
 80081ee:	6123      	str	r3, [r4, #16]
 80081f0:	2300      	movs	r3, #0
 80081f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081f6:	e7aa      	b.n	800814e <_printf_i+0x146>
 80081f8:	6923      	ldr	r3, [r4, #16]
 80081fa:	4632      	mov	r2, r6
 80081fc:	4649      	mov	r1, r9
 80081fe:	4640      	mov	r0, r8
 8008200:	47d0      	blx	sl
 8008202:	3001      	adds	r0, #1
 8008204:	d0ad      	beq.n	8008162 <_printf_i+0x15a>
 8008206:	6823      	ldr	r3, [r4, #0]
 8008208:	079b      	lsls	r3, r3, #30
 800820a:	d413      	bmi.n	8008234 <_printf_i+0x22c>
 800820c:	68e0      	ldr	r0, [r4, #12]
 800820e:	9b03      	ldr	r3, [sp, #12]
 8008210:	4298      	cmp	r0, r3
 8008212:	bfb8      	it	lt
 8008214:	4618      	movlt	r0, r3
 8008216:	e7a6      	b.n	8008166 <_printf_i+0x15e>
 8008218:	2301      	movs	r3, #1
 800821a:	4632      	mov	r2, r6
 800821c:	4649      	mov	r1, r9
 800821e:	4640      	mov	r0, r8
 8008220:	47d0      	blx	sl
 8008222:	3001      	adds	r0, #1
 8008224:	d09d      	beq.n	8008162 <_printf_i+0x15a>
 8008226:	3501      	adds	r5, #1
 8008228:	68e3      	ldr	r3, [r4, #12]
 800822a:	9903      	ldr	r1, [sp, #12]
 800822c:	1a5b      	subs	r3, r3, r1
 800822e:	42ab      	cmp	r3, r5
 8008230:	dcf2      	bgt.n	8008218 <_printf_i+0x210>
 8008232:	e7eb      	b.n	800820c <_printf_i+0x204>
 8008234:	2500      	movs	r5, #0
 8008236:	f104 0619 	add.w	r6, r4, #25
 800823a:	e7f5      	b.n	8008228 <_printf_i+0x220>
 800823c:	080087bd 	.word	0x080087bd
 8008240:	080087ce 	.word	0x080087ce

08008244 <__sflush_r>:
 8008244:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800824c:	0716      	lsls	r6, r2, #28
 800824e:	4605      	mov	r5, r0
 8008250:	460c      	mov	r4, r1
 8008252:	d454      	bmi.n	80082fe <__sflush_r+0xba>
 8008254:	684b      	ldr	r3, [r1, #4]
 8008256:	2b00      	cmp	r3, #0
 8008258:	dc02      	bgt.n	8008260 <__sflush_r+0x1c>
 800825a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800825c:	2b00      	cmp	r3, #0
 800825e:	dd48      	ble.n	80082f2 <__sflush_r+0xae>
 8008260:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008262:	2e00      	cmp	r6, #0
 8008264:	d045      	beq.n	80082f2 <__sflush_r+0xae>
 8008266:	2300      	movs	r3, #0
 8008268:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800826c:	682f      	ldr	r7, [r5, #0]
 800826e:	6a21      	ldr	r1, [r4, #32]
 8008270:	602b      	str	r3, [r5, #0]
 8008272:	d030      	beq.n	80082d6 <__sflush_r+0x92>
 8008274:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008276:	89a3      	ldrh	r3, [r4, #12]
 8008278:	0759      	lsls	r1, r3, #29
 800827a:	d505      	bpl.n	8008288 <__sflush_r+0x44>
 800827c:	6863      	ldr	r3, [r4, #4]
 800827e:	1ad2      	subs	r2, r2, r3
 8008280:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008282:	b10b      	cbz	r3, 8008288 <__sflush_r+0x44>
 8008284:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008286:	1ad2      	subs	r2, r2, r3
 8008288:	2300      	movs	r3, #0
 800828a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800828c:	6a21      	ldr	r1, [r4, #32]
 800828e:	4628      	mov	r0, r5
 8008290:	47b0      	blx	r6
 8008292:	1c43      	adds	r3, r0, #1
 8008294:	89a3      	ldrh	r3, [r4, #12]
 8008296:	d106      	bne.n	80082a6 <__sflush_r+0x62>
 8008298:	6829      	ldr	r1, [r5, #0]
 800829a:	291d      	cmp	r1, #29
 800829c:	d82b      	bhi.n	80082f6 <__sflush_r+0xb2>
 800829e:	4a2a      	ldr	r2, [pc, #168]	@ (8008348 <__sflush_r+0x104>)
 80082a0:	40ca      	lsrs	r2, r1
 80082a2:	07d6      	lsls	r6, r2, #31
 80082a4:	d527      	bpl.n	80082f6 <__sflush_r+0xb2>
 80082a6:	2200      	movs	r2, #0
 80082a8:	6062      	str	r2, [r4, #4]
 80082aa:	04d9      	lsls	r1, r3, #19
 80082ac:	6922      	ldr	r2, [r4, #16]
 80082ae:	6022      	str	r2, [r4, #0]
 80082b0:	d504      	bpl.n	80082bc <__sflush_r+0x78>
 80082b2:	1c42      	adds	r2, r0, #1
 80082b4:	d101      	bne.n	80082ba <__sflush_r+0x76>
 80082b6:	682b      	ldr	r3, [r5, #0]
 80082b8:	b903      	cbnz	r3, 80082bc <__sflush_r+0x78>
 80082ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80082bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082be:	602f      	str	r7, [r5, #0]
 80082c0:	b1b9      	cbz	r1, 80082f2 <__sflush_r+0xae>
 80082c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082c6:	4299      	cmp	r1, r3
 80082c8:	d002      	beq.n	80082d0 <__sflush_r+0x8c>
 80082ca:	4628      	mov	r0, r5
 80082cc:	f7ff fa9c 	bl	8007808 <_free_r>
 80082d0:	2300      	movs	r3, #0
 80082d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80082d4:	e00d      	b.n	80082f2 <__sflush_r+0xae>
 80082d6:	2301      	movs	r3, #1
 80082d8:	4628      	mov	r0, r5
 80082da:	47b0      	blx	r6
 80082dc:	4602      	mov	r2, r0
 80082de:	1c50      	adds	r0, r2, #1
 80082e0:	d1c9      	bne.n	8008276 <__sflush_r+0x32>
 80082e2:	682b      	ldr	r3, [r5, #0]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d0c6      	beq.n	8008276 <__sflush_r+0x32>
 80082e8:	2b1d      	cmp	r3, #29
 80082ea:	d001      	beq.n	80082f0 <__sflush_r+0xac>
 80082ec:	2b16      	cmp	r3, #22
 80082ee:	d11e      	bne.n	800832e <__sflush_r+0xea>
 80082f0:	602f      	str	r7, [r5, #0]
 80082f2:	2000      	movs	r0, #0
 80082f4:	e022      	b.n	800833c <__sflush_r+0xf8>
 80082f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082fa:	b21b      	sxth	r3, r3
 80082fc:	e01b      	b.n	8008336 <__sflush_r+0xf2>
 80082fe:	690f      	ldr	r7, [r1, #16]
 8008300:	2f00      	cmp	r7, #0
 8008302:	d0f6      	beq.n	80082f2 <__sflush_r+0xae>
 8008304:	0793      	lsls	r3, r2, #30
 8008306:	680e      	ldr	r6, [r1, #0]
 8008308:	bf08      	it	eq
 800830a:	694b      	ldreq	r3, [r1, #20]
 800830c:	600f      	str	r7, [r1, #0]
 800830e:	bf18      	it	ne
 8008310:	2300      	movne	r3, #0
 8008312:	eba6 0807 	sub.w	r8, r6, r7
 8008316:	608b      	str	r3, [r1, #8]
 8008318:	f1b8 0f00 	cmp.w	r8, #0
 800831c:	dde9      	ble.n	80082f2 <__sflush_r+0xae>
 800831e:	6a21      	ldr	r1, [r4, #32]
 8008320:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008322:	4643      	mov	r3, r8
 8008324:	463a      	mov	r2, r7
 8008326:	4628      	mov	r0, r5
 8008328:	47b0      	blx	r6
 800832a:	2800      	cmp	r0, #0
 800832c:	dc08      	bgt.n	8008340 <__sflush_r+0xfc>
 800832e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008332:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008336:	81a3      	strh	r3, [r4, #12]
 8008338:	f04f 30ff 	mov.w	r0, #4294967295
 800833c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008340:	4407      	add	r7, r0
 8008342:	eba8 0800 	sub.w	r8, r8, r0
 8008346:	e7e7      	b.n	8008318 <__sflush_r+0xd4>
 8008348:	20400001 	.word	0x20400001

0800834c <_fflush_r>:
 800834c:	b538      	push	{r3, r4, r5, lr}
 800834e:	690b      	ldr	r3, [r1, #16]
 8008350:	4605      	mov	r5, r0
 8008352:	460c      	mov	r4, r1
 8008354:	b913      	cbnz	r3, 800835c <_fflush_r+0x10>
 8008356:	2500      	movs	r5, #0
 8008358:	4628      	mov	r0, r5
 800835a:	bd38      	pop	{r3, r4, r5, pc}
 800835c:	b118      	cbz	r0, 8008366 <_fflush_r+0x1a>
 800835e:	6a03      	ldr	r3, [r0, #32]
 8008360:	b90b      	cbnz	r3, 8008366 <_fflush_r+0x1a>
 8008362:	f7fe ffb5 	bl	80072d0 <__sinit>
 8008366:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d0f3      	beq.n	8008356 <_fflush_r+0xa>
 800836e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008370:	07d0      	lsls	r0, r2, #31
 8008372:	d404      	bmi.n	800837e <_fflush_r+0x32>
 8008374:	0599      	lsls	r1, r3, #22
 8008376:	d402      	bmi.n	800837e <_fflush_r+0x32>
 8008378:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800837a:	f7ff fa34 	bl	80077e6 <__retarget_lock_acquire_recursive>
 800837e:	4628      	mov	r0, r5
 8008380:	4621      	mov	r1, r4
 8008382:	f7ff ff5f 	bl	8008244 <__sflush_r>
 8008386:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008388:	07da      	lsls	r2, r3, #31
 800838a:	4605      	mov	r5, r0
 800838c:	d4e4      	bmi.n	8008358 <_fflush_r+0xc>
 800838e:	89a3      	ldrh	r3, [r4, #12]
 8008390:	059b      	lsls	r3, r3, #22
 8008392:	d4e1      	bmi.n	8008358 <_fflush_r+0xc>
 8008394:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008396:	f7ff fa27 	bl	80077e8 <__retarget_lock_release_recursive>
 800839a:	e7dd      	b.n	8008358 <_fflush_r+0xc>

0800839c <__swhatbuf_r>:
 800839c:	b570      	push	{r4, r5, r6, lr}
 800839e:	460c      	mov	r4, r1
 80083a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083a4:	2900      	cmp	r1, #0
 80083a6:	b096      	sub	sp, #88	@ 0x58
 80083a8:	4615      	mov	r5, r2
 80083aa:	461e      	mov	r6, r3
 80083ac:	da0d      	bge.n	80083ca <__swhatbuf_r+0x2e>
 80083ae:	89a3      	ldrh	r3, [r4, #12]
 80083b0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80083b4:	f04f 0100 	mov.w	r1, #0
 80083b8:	bf14      	ite	ne
 80083ba:	2340      	movne	r3, #64	@ 0x40
 80083bc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80083c0:	2000      	movs	r0, #0
 80083c2:	6031      	str	r1, [r6, #0]
 80083c4:	602b      	str	r3, [r5, #0]
 80083c6:	b016      	add	sp, #88	@ 0x58
 80083c8:	bd70      	pop	{r4, r5, r6, pc}
 80083ca:	466a      	mov	r2, sp
 80083cc:	f000 f862 	bl	8008494 <_fstat_r>
 80083d0:	2800      	cmp	r0, #0
 80083d2:	dbec      	blt.n	80083ae <__swhatbuf_r+0x12>
 80083d4:	9901      	ldr	r1, [sp, #4]
 80083d6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80083da:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80083de:	4259      	negs	r1, r3
 80083e0:	4159      	adcs	r1, r3
 80083e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80083e6:	e7eb      	b.n	80083c0 <__swhatbuf_r+0x24>

080083e8 <__smakebuf_r>:
 80083e8:	898b      	ldrh	r3, [r1, #12]
 80083ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083ec:	079d      	lsls	r5, r3, #30
 80083ee:	4606      	mov	r6, r0
 80083f0:	460c      	mov	r4, r1
 80083f2:	d507      	bpl.n	8008404 <__smakebuf_r+0x1c>
 80083f4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80083f8:	6023      	str	r3, [r4, #0]
 80083fa:	6123      	str	r3, [r4, #16]
 80083fc:	2301      	movs	r3, #1
 80083fe:	6163      	str	r3, [r4, #20]
 8008400:	b003      	add	sp, #12
 8008402:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008404:	ab01      	add	r3, sp, #4
 8008406:	466a      	mov	r2, sp
 8008408:	f7ff ffc8 	bl	800839c <__swhatbuf_r>
 800840c:	9f00      	ldr	r7, [sp, #0]
 800840e:	4605      	mov	r5, r0
 8008410:	4639      	mov	r1, r7
 8008412:	4630      	mov	r0, r6
 8008414:	f7ff fa64 	bl	80078e0 <_malloc_r>
 8008418:	b948      	cbnz	r0, 800842e <__smakebuf_r+0x46>
 800841a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800841e:	059a      	lsls	r2, r3, #22
 8008420:	d4ee      	bmi.n	8008400 <__smakebuf_r+0x18>
 8008422:	f023 0303 	bic.w	r3, r3, #3
 8008426:	f043 0302 	orr.w	r3, r3, #2
 800842a:	81a3      	strh	r3, [r4, #12]
 800842c:	e7e2      	b.n	80083f4 <__smakebuf_r+0xc>
 800842e:	89a3      	ldrh	r3, [r4, #12]
 8008430:	6020      	str	r0, [r4, #0]
 8008432:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008436:	81a3      	strh	r3, [r4, #12]
 8008438:	9b01      	ldr	r3, [sp, #4]
 800843a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800843e:	b15b      	cbz	r3, 8008458 <__smakebuf_r+0x70>
 8008440:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008444:	4630      	mov	r0, r6
 8008446:	f000 f837 	bl	80084b8 <_isatty_r>
 800844a:	b128      	cbz	r0, 8008458 <__smakebuf_r+0x70>
 800844c:	89a3      	ldrh	r3, [r4, #12]
 800844e:	f023 0303 	bic.w	r3, r3, #3
 8008452:	f043 0301 	orr.w	r3, r3, #1
 8008456:	81a3      	strh	r3, [r4, #12]
 8008458:	89a3      	ldrh	r3, [r4, #12]
 800845a:	431d      	orrs	r5, r3
 800845c:	81a5      	strh	r5, [r4, #12]
 800845e:	e7cf      	b.n	8008400 <__smakebuf_r+0x18>

08008460 <memmove>:
 8008460:	4288      	cmp	r0, r1
 8008462:	b510      	push	{r4, lr}
 8008464:	eb01 0402 	add.w	r4, r1, r2
 8008468:	d902      	bls.n	8008470 <memmove+0x10>
 800846a:	4284      	cmp	r4, r0
 800846c:	4623      	mov	r3, r4
 800846e:	d807      	bhi.n	8008480 <memmove+0x20>
 8008470:	1e43      	subs	r3, r0, #1
 8008472:	42a1      	cmp	r1, r4
 8008474:	d008      	beq.n	8008488 <memmove+0x28>
 8008476:	f811 2b01 	ldrb.w	r2, [r1], #1
 800847a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800847e:	e7f8      	b.n	8008472 <memmove+0x12>
 8008480:	4402      	add	r2, r0
 8008482:	4601      	mov	r1, r0
 8008484:	428a      	cmp	r2, r1
 8008486:	d100      	bne.n	800848a <memmove+0x2a>
 8008488:	bd10      	pop	{r4, pc}
 800848a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800848e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008492:	e7f7      	b.n	8008484 <memmove+0x24>

08008494 <_fstat_r>:
 8008494:	b538      	push	{r3, r4, r5, lr}
 8008496:	4d07      	ldr	r5, [pc, #28]	@ (80084b4 <_fstat_r+0x20>)
 8008498:	2300      	movs	r3, #0
 800849a:	4604      	mov	r4, r0
 800849c:	4608      	mov	r0, r1
 800849e:	4611      	mov	r1, r2
 80084a0:	602b      	str	r3, [r5, #0]
 80084a2:	f7f8 fef2 	bl	800128a <_fstat>
 80084a6:	1c43      	adds	r3, r0, #1
 80084a8:	d102      	bne.n	80084b0 <_fstat_r+0x1c>
 80084aa:	682b      	ldr	r3, [r5, #0]
 80084ac:	b103      	cbz	r3, 80084b0 <_fstat_r+0x1c>
 80084ae:	6023      	str	r3, [r4, #0]
 80084b0:	bd38      	pop	{r3, r4, r5, pc}
 80084b2:	bf00      	nop
 80084b4:	20004d58 	.word	0x20004d58

080084b8 <_isatty_r>:
 80084b8:	b538      	push	{r3, r4, r5, lr}
 80084ba:	4d06      	ldr	r5, [pc, #24]	@ (80084d4 <_isatty_r+0x1c>)
 80084bc:	2300      	movs	r3, #0
 80084be:	4604      	mov	r4, r0
 80084c0:	4608      	mov	r0, r1
 80084c2:	602b      	str	r3, [r5, #0]
 80084c4:	f7f8 fef1 	bl	80012aa <_isatty>
 80084c8:	1c43      	adds	r3, r0, #1
 80084ca:	d102      	bne.n	80084d2 <_isatty_r+0x1a>
 80084cc:	682b      	ldr	r3, [r5, #0]
 80084ce:	b103      	cbz	r3, 80084d2 <_isatty_r+0x1a>
 80084d0:	6023      	str	r3, [r4, #0]
 80084d2:	bd38      	pop	{r3, r4, r5, pc}
 80084d4:	20004d58 	.word	0x20004d58

080084d8 <_sbrk_r>:
 80084d8:	b538      	push	{r3, r4, r5, lr}
 80084da:	4d06      	ldr	r5, [pc, #24]	@ (80084f4 <_sbrk_r+0x1c>)
 80084dc:	2300      	movs	r3, #0
 80084de:	4604      	mov	r4, r0
 80084e0:	4608      	mov	r0, r1
 80084e2:	602b      	str	r3, [r5, #0]
 80084e4:	f7f8 fefa 	bl	80012dc <_sbrk>
 80084e8:	1c43      	adds	r3, r0, #1
 80084ea:	d102      	bne.n	80084f2 <_sbrk_r+0x1a>
 80084ec:	682b      	ldr	r3, [r5, #0]
 80084ee:	b103      	cbz	r3, 80084f2 <_sbrk_r+0x1a>
 80084f0:	6023      	str	r3, [r4, #0]
 80084f2:	bd38      	pop	{r3, r4, r5, pc}
 80084f4:	20004d58 	.word	0x20004d58

080084f8 <_realloc_r>:
 80084f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084fc:	4607      	mov	r7, r0
 80084fe:	4614      	mov	r4, r2
 8008500:	460d      	mov	r5, r1
 8008502:	b921      	cbnz	r1, 800850e <_realloc_r+0x16>
 8008504:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008508:	4611      	mov	r1, r2
 800850a:	f7ff b9e9 	b.w	80078e0 <_malloc_r>
 800850e:	b92a      	cbnz	r2, 800851c <_realloc_r+0x24>
 8008510:	f7ff f97a 	bl	8007808 <_free_r>
 8008514:	4625      	mov	r5, r4
 8008516:	4628      	mov	r0, r5
 8008518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800851c:	f000 f81a 	bl	8008554 <_malloc_usable_size_r>
 8008520:	4284      	cmp	r4, r0
 8008522:	4606      	mov	r6, r0
 8008524:	d802      	bhi.n	800852c <_realloc_r+0x34>
 8008526:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800852a:	d8f4      	bhi.n	8008516 <_realloc_r+0x1e>
 800852c:	4621      	mov	r1, r4
 800852e:	4638      	mov	r0, r7
 8008530:	f7ff f9d6 	bl	80078e0 <_malloc_r>
 8008534:	4680      	mov	r8, r0
 8008536:	b908      	cbnz	r0, 800853c <_realloc_r+0x44>
 8008538:	4645      	mov	r5, r8
 800853a:	e7ec      	b.n	8008516 <_realloc_r+0x1e>
 800853c:	42b4      	cmp	r4, r6
 800853e:	4622      	mov	r2, r4
 8008540:	4629      	mov	r1, r5
 8008542:	bf28      	it	cs
 8008544:	4632      	movcs	r2, r6
 8008546:	f7ff f950 	bl	80077ea <memcpy>
 800854a:	4629      	mov	r1, r5
 800854c:	4638      	mov	r0, r7
 800854e:	f7ff f95b 	bl	8007808 <_free_r>
 8008552:	e7f1      	b.n	8008538 <_realloc_r+0x40>

08008554 <_malloc_usable_size_r>:
 8008554:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008558:	1f18      	subs	r0, r3, #4
 800855a:	2b00      	cmp	r3, #0
 800855c:	bfbc      	itt	lt
 800855e:	580b      	ldrlt	r3, [r1, r0]
 8008560:	18c0      	addlt	r0, r0, r3
 8008562:	4770      	bx	lr

08008564 <_init>:
 8008564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008566:	bf00      	nop
 8008568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800856a:	bc08      	pop	{r3}
 800856c:	469e      	mov	lr, r3
 800856e:	4770      	bx	lr

08008570 <_fini>:
 8008570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008572:	bf00      	nop
 8008574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008576:	bc08      	pop	{r3}
 8008578:	469e      	mov	lr, r3
 800857a:	4770      	bx	lr
