
<!--
This XML file (created on Thu Feb 23 23:02:36 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>5.1</ver>
<schema>quartus_version_5.1_build_176.xsd</schema><license>
	<host_id>0013d4851278</host_id>
	<nic_id>0013d4851278</nic_id>
	<cdrive_id>7413850f</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>5.1</version>
	<build>Build 176</build>
	<binary_type>32</binary_type>
	<acs_patches>
		<acs_patch>.15</acs_patch>
	</acs_patches>
	<module>quartus_sim.exe</module>
	<edition>Web Edition</edition>
	<compilation_end_time>Thu Feb 23 23:02:37 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1802</cpu_freq>
	</cpu>
	<ram units="MB">1024</ram>
</machine>
<top_file>C:/altera/elektuur/livedesign_eval/T8052test/T8052test</top_file>
<mep_data>
	<command_line>quartus_sim --read_settings_files=on --write_settings_files=off T8052test -c T8052test</command_line>
</mep_data>
<messages>
	<warning>Warning: Compiler packed, optimized or synthesized away node &quot;T8052:inst|T51:core51|ROM_Addr[0]&quot;. Ignored vector source file node.</warning>
	<warning>Warning: Compiler packed, optimized or synthesized away node &quot;T8052:inst|T51:core51|ROM_Addr[1]&quot;. Ignored vector source file node.</warning>
	<warning>Warning: Compiler packed, optimized or synthesized away node &quot;T8052:inst|T51:core51|ROM_Addr[2]&quot;. Ignored vector source file node.</warning>
	<warning>Warning: Compiler packed, optimized or synthesized away node &quot;T8052:inst|T51:core51|ROM_Addr[3]&quot;. Ignored vector source file node.</warning>
	<warning>Warning: Compiler packed, optimized or synthesized away node &quot;T8052:inst|T51:core51|ROM_Addr[4]&quot;. Ignored vector source file node.</warning>
	<info>Info: Quartus II Simulator was successful. 0 errors, 17 warnings</info>
	<info>Info: Elapsed time: 00:00:20</info>
	<info>Info: Processing ended: Thu Feb 23 23:02:36 2006</info>
	<info>Info: Number of transitions in simulation is 240043</info>
	<info>Info: Simulation coverage is       7.16 %</info>
</messages>
<simulator_settings>
	<row>
		<option>Simulation mode</option>
		<setting>Timing</setting>
		<default_value>Timing</default_value>
	</row>
	<row>
		<option>Start time</option>
		<setting units="ns">0</setting>
		<default_value units="ns">0</default_value>
	</row>
	<row>
		<option>Add pins automatically to simulation output waveforms</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Check outputs</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Report simulation coverage</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Detect setup and hold time violations</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Detect glitches</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Automatically save/load simulation netlist</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Disable timing delays in Timing Simulation</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Generate Signal Activity File</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Group bus channels in simulation results</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Preserve fewer signal transitions to reduce memory requirements</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Overwrite Waveform Inputs With Simulation Outputs</option>
		<setting>Off</setting>
	</row>
</simulator_settings>
<simulator_summary>
	<simulation_start_time>0 ps</simulation_start_time>
	<simulation_end_time>100.0 us</simulation_end_time>
	<simulation_netlist_size>2783 nodes</simulation_netlist_size>
	<simulation_coverage>      7.16 %</simulation_coverage>
	<total_number_of_transitions>240043</total_number_of_transitions>
	<family>Cyclone</family>
	<device>EP1C12F324C8</device>
</simulator_summary>
<compile_id>CFDCCADD</compile_id>
</talkback>
