Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50
Design : system
Version: O-2018.06-SP1
Date   : Tue Aug 26 08:01:04 2025
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: transmitter/enc/data_ff/q_reg[3]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/curr_dis_ff/q_reg[0]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max
  enc_5b             8000                  saed90nm_max
  enc_3b             8000                  saed90nm_max
  control_enc        8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/data_ff/q_reg[3]/CLK (DFFARX1)          0.00       0.00 r
  transmitter/enc/data_ff/q_reg[3]/Q (DFFARX1)            0.68       0.68 f
  transmitter/enc/data_ff/q[3] (dff_enc_WIDTH8)           0.00       0.68 f
  transmitter/enc/U26/Z (DELLN2X2)                        2.10       2.77 f
  transmitter/enc/enc_inst_5b/datain[3] (enc_5b)          0.00       2.77 f
  transmitter/enc/enc_inst_5b/U128/Z (DELLN2X2)           2.17       4.94 f
  transmitter/enc/enc_inst_5b/U142/Z (DELLN2X2)           2.17       7.11 f
  transmitter/enc/enc_inst_5b/U106/ZN (INVX0)             0.14       7.25 r
  transmitter/enc/enc_inst_5b/U720/ZN (INVX0)             0.13       7.38 f
  transmitter/enc/enc_inst_5b/U625/ZN (INVX0)             0.11       7.49 r
  transmitter/enc/enc_inst_5b/U408/Z (DELLN2X2)           1.88       9.37 r
  transmitter/enc/enc_inst_5b/U626/ZN (INVX0)             0.18       9.55 f
  transmitter/enc/enc_inst_5b/U402/Z (DELLN2X2)           2.11      11.65 f
  transmitter/enc/enc_inst_5b/U721/ZN (INVX0)             0.14      11.80 r
  transmitter/enc/enc_inst_5b/U529/ZN (INVX0)             0.13      11.93 f
  transmitter/enc/enc_inst_5b/U483/Z (DELLN2X2)           2.09      14.02 f
  transmitter/enc/enc_inst_5b/U530/ZN (INVX0)             0.15      14.17 r
  transmitter/enc/enc_inst_5b/U91/QN (NOR2X0)             0.18      14.34 f
  transmitter/enc/enc_inst_5b/U687/ZN (INVX0)             0.12      14.46 r
  transmitter/enc/enc_inst_5b/U362/Z (DELLN2X2)           1.88      16.34 r
  transmitter/enc/enc_inst_5b/U688/ZN (INVX0)             0.18      16.52 f
  transmitter/enc/enc_inst_5b/U311/Z (DELLN2X2)           2.11      18.63 f
  transmitter/enc/enc_inst_5b/U90/ZN (INVX0)              0.14      18.77 r
  transmitter/enc/enc_inst_5b/U608/ZN (INVX0)             0.13      18.90 f
  transmitter/enc/enc_inst_5b/U426/Z (DELLN2X2)           2.09      20.99 f
  transmitter/enc/enc_inst_5b/U609/ZN (INVX0)             0.15      21.14 r
  transmitter/enc/enc_inst_5b/U89/QN (NOR2X0)             0.16      21.30 f
  transmitter/enc/enc_inst_5b/U593/ZN (INVX0)             0.13      21.43 r
  transmitter/enc/enc_inst_5b/U440/Z (DELLN2X2)           1.89      23.32 r
  transmitter/enc/enc_inst_5b/U594/ZN (INVX0)             0.17      23.49 f
  transmitter/enc/enc_inst_5b/U76/ZN (INVX0)              0.12      23.61 r
  transmitter/enc/enc_inst_5b/U651/ZN (INVX0)             0.12      23.72 f
  transmitter/enc/enc_inst_5b/U381/Z (DELLN2X2)           2.08      25.81 f
  transmitter/enc/enc_inst_5b/U652/ZN (INVX0)             0.14      25.95 r
  transmitter/enc/enc_inst_5b/U517/ZN (INVX0)             0.13      26.08 f
  transmitter/enc/enc_inst_5b/U485/Z (DELLN2X2)           2.09      28.17 f
  transmitter/enc/enc_inst_5b/U518/ZN (INVX0)             0.15      28.32 r
  transmitter/enc/enc_inst_5b/U60/QN (NOR2X0)             0.18      28.50 f
  transmitter/enc/enc_inst_5b/U654/ZN (INVX0)             0.12      28.61 r
  transmitter/enc/enc_inst_5b/U383/Z (DELLN2X2)           1.88      30.50 r
  transmitter/enc/enc_inst_5b/U656/ZN (INVX0)             0.18      30.67 f
  transmitter/enc/enc_inst_5b/U322/Z (DELLN2X2)           2.11      32.78 f
  transmitter/enc/enc_inst_5b/U30/ZN (INVX0)              0.14      32.92 r
  transmitter/enc/enc_inst_5b/U29/Q (OA22X1)              0.26      33.18 r
  transmitter/enc/enc_inst_5b/U28/Q (AND3X1)              0.31      33.49 r
  transmitter/enc/enc_inst_5b/U535/ZN (INVX0)             0.13      33.62 f
  transmitter/enc/enc_inst_5b/U480/Z (DELLN2X2)           2.09      35.70 f
  transmitter/enc/enc_inst_5b/U537/ZN (INVX0)             0.15      35.85 r
  transmitter/enc/enc_inst_5b/U22/QN (NAND4X0)            0.18      36.02 f
  transmitter/enc/enc_inst_5b/U645/ZN (INVX0)             0.13      36.15 r
  transmitter/enc/enc_inst_5b/U385/Z (DELLN2X2)           1.89      38.04 r
  transmitter/enc/enc_inst_5b/U646/ZN (INVX0)             0.19      38.24 f
  transmitter/enc/enc_inst_5b/U456/Q (XOR2X2)             0.36      38.60 r
  transmitter/enc/enc_inst_5b/U567/ZN (INVX0)             0.12      38.72 f
  transmitter/enc/enc_inst_5b/U455/Z (DELLN2X2)           2.09      40.80 f
  transmitter/enc/enc_inst_5b/U569/ZN (INVX0)             0.14      40.94 r
  transmitter/enc/enc_inst_5b/U190/Q (AO22X1)             0.29      41.23 r
  transmitter/enc/enc_inst_5b/U573/ZN (INVX0)             0.12      41.36 f
  transmitter/enc/enc_inst_5b/U450/Z (DELLN2X2)           2.09      43.44 f
  transmitter/enc/enc_inst_5b/U574/ZN (INVX0)             0.17      43.61 r
  transmitter/enc/enc_inst_5b/U471/Q (XOR2X2)             0.34      43.94 r
  transmitter/enc/enc_inst_5b/U547/ZN (INVX0)             0.12      44.06 f
  transmitter/enc/enc_inst_5b/U469/Z (DELLN2X2)           2.09      46.15 f
  transmitter/enc/enc_inst_5b/U548/ZN (INVX0)             0.17      46.32 r
  transmitter/enc/enc_inst_5b/U227/Q (XOR2X2)             0.41      46.72 f
  transmitter/enc/enc_inst_5b/U717/ZN (INVX0)             0.11      46.83 r
  transmitter/enc/enc_inst_5b/U623/ZN (INVX0)             0.11      46.95 f
  transmitter/enc/enc_inst_5b/U413/Z (DELLN2X2)           2.08      49.03 f
  transmitter/enc/enc_inst_5b/U624/ZN (INVX0)             0.15      49.18 r
  transmitter/enc/enc_inst_5b/U406/Z (DELLN2X2)           1.90      51.08 r
  transmitter/enc/enc_inst_5b/U719/ZN (INVX0)             0.18      51.26 f
  transmitter/enc/enc_inst_5b/U321/Z (DELLN2X2)           2.11      53.37 f
  transmitter/enc/enc_inst_5b/U749/ZN (INVX0)             0.15      53.52 r
  transmitter/enc/enc_inst_5b/U658/Z (DELLN2X2)           1.90      55.42 r
  transmitter/enc/enc_inst_5b/U182/Q (AND2X1)             0.32      55.74 r
  transmitter/enc/enc_inst_5b/U162/Q (XNOR3X2)            0.44      56.18 f
  transmitter/enc/enc_inst_5b/U163/ZN (INVX0)             0.14      56.31 r
  transmitter/enc/enc_inst_5b/disparity_6b[2] (enc_5b)
                                                          0.00      56.31 r
  transmitter/enc/enc_inst_3b/disparity_6b[2] (enc_3b)
                                                          0.00      56.31 r
  transmitter/enc/enc_inst_3b/U49/QN (NOR3X0)             0.18      56.50 f
  transmitter/enc/enc_inst_3b/U321/ZN (INVX0)             0.12      56.61 r
  transmitter/enc/enc_inst_3b/U265/ZN (INVX0)             0.12      56.73 f
  transmitter/enc/enc_inst_3b/U164/Z (DELLN2X2)           2.08      58.81 f
  transmitter/enc/enc_inst_3b/U266/ZN (INVX0)             0.15      58.96 r
  transmitter/enc/enc_inst_3b/U165/Z (DELLN2X2)           1.90      60.87 r
  transmitter/enc/enc_inst_3b/U322/ZN (INVX0)             0.18      61.05 f
  transmitter/enc/enc_inst_3b/U123/Z (DELLN2X2)           2.10      63.15 f
  transmitter/enc/enc_inst_3b/U48/QN (NAND2X0)            0.19      63.34 r
  transmitter/enc/enc_inst_3b/U309/ZN (INVX0)             0.15      63.48 f
  transmitter/enc/enc_inst_3b/U268/ZN (INVX0)             0.11      63.60 r
  transmitter/enc/enc_inst_3b/U159/Z (DELLN2X2)           1.88      65.48 r
  transmitter/enc/enc_inst_3b/U269/ZN (INVX0)             0.18      65.65 f
  transmitter/enc/enc_inst_3b/U161/Z (DELLN2X2)           2.11      67.76 f
  transmitter/enc/enc_inst_3b/U310/ZN (INVX0)             0.14      67.90 r
  transmitter/enc/enc_inst_3b/U47/ZN (INVX0)              0.13      68.03 f
  transmitter/enc/enc_inst_3b/U313/ZN (INVX0)             0.10      68.13 r
  transmitter/enc/enc_inst_3b/U271/ZN (INVX0)             0.11      68.24 f
  transmitter/enc/enc_inst_3b/U155/Z (DELLN2X2)           2.08      70.33 f
  transmitter/enc/enc_inst_3b/U272/ZN (INVX0)             0.15      70.48 r
  transmitter/enc/enc_inst_3b/U157/Z (DELLN2X2)           1.90      72.38 r
  transmitter/enc/enc_inst_3b/U314/ZN (INVX0)             0.18      72.56 f
  transmitter/enc/enc_inst_3b/U227/Z (DELLN2X2)           2.11      74.67 f
  transmitter/enc/enc_inst_3b/U11/Q (AO221X2)             0.37      75.04 f
  transmitter/enc/enc_inst_3b/U117/Q (AO22X1)             0.34      75.38 f
  transmitter/enc/enc_inst_3b/U29/QN (NAND2X0)            0.14      75.52 r
  transmitter/enc/enc_inst_3b/U220/ZN (INVX0)             0.15      75.67 f
  transmitter/enc/enc_inst_3b/U196/Z (DELLN2X2)           2.09      77.76 f
  transmitter/enc/enc_inst_3b/U222/ZN (INVX0)             0.15      77.91 r
  transmitter/enc/enc_inst_3b/U34/QN (NAND4X0)            0.20      78.11 f
  transmitter/enc/enc_inst_3b/U280/ZN (INVX0)             0.13      78.24 r
  transmitter/enc/enc_inst_3b/U147/Z (DELLN2X2)           1.89      80.13 r
  transmitter/enc/enc_inst_3b/U281/ZN (INVX0)             0.19      80.33 f
  transmitter/enc/enc_inst_3b/U194/Q (XOR2X2)             0.36      80.69 r
  transmitter/enc/enc_inst_3b/U232/ZN (INVX0)             0.12      80.81 f
  transmitter/enc/enc_inst_3b/U191/Z (DELLN2X2)           2.09      82.89 f
  transmitter/enc/enc_inst_3b/U233/ZN (INVX0)             0.17      83.06 r
  transmitter/enc/enc_inst_3b/U188/Q (XOR2X2)             0.37      83.43 r
  transmitter/enc/enc_inst_3b/U238/ZN (INVX0)             0.12      83.55 f
  transmitter/enc/enc_inst_3b/U186/Z (DELLN2X2)           2.09      85.64 f
  transmitter/enc/enc_inst_3b/U239/ZN (INVX0)             0.14      85.78 r
  transmitter/enc/enc_inst_3b/U72/Q (AND2X1)              0.26      86.04 r
  transmitter/enc/enc_inst_3b/U106/Q (XOR2X2)             0.39      86.43 f
  transmitter/enc/enc_inst_3b/U317/ZN (INVX0)             0.11      86.55 r
  transmitter/enc/enc_inst_3b/U262/ZN (INVX0)             0.11      86.66 f
  transmitter/enc/enc_inst_3b/U167/Z (DELLN2X2)           2.08      88.74 f
  transmitter/enc/enc_inst_3b/U263/ZN (INVX0)             0.15      88.89 r
  transmitter/enc/enc_inst_3b/U169/Z (DELLN2X2)           1.90      90.80 r
  transmitter/enc/enc_inst_3b/U318/ZN (INVX0)             0.18      90.97 f
  transmitter/enc/enc_inst_3b/ones_counter_4b[1] (enc_3b)
                                                          0.00      90.97 f
  transmitter/enc/controller/ones_counter_4b[1] (control_enc)
                                                          0.00      90.97 f
  transmitter/enc/controller/U15/Z (DELLN2X2)             2.10      93.08 f
  transmitter/enc/controller/U43/QN (OAI222X2)            0.69      93.76 r
  transmitter/enc/controller/U44/ZN (INVX0)               0.12      93.88 f
  transmitter/enc/controller/U41/Z (DELLN2X2)             2.09      95.97 f
  transmitter/enc/controller/U76/Q (AO21X2)               0.44      96.41 f
  transmitter/enc/controller/U3/QN (NAND2X0)              0.14      96.55 r
  transmitter/enc/controller/rdispout (control_enc)       0.00      96.55 r
  transmitter/enc/curr_dis_ff/d[0] (dff_enc_1)            0.00      96.55 r
  transmitter/enc/curr_dis_ff/q_reg[0]/D (DFFARX1)        0.03      96.58 r
  data arrival time                                                 96.58

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/curr_dis_ff/q_reg[0]/CLK (DFFARX1)      0.00     249.90 r
  library setup time                                     -0.36     249.54
  data required time                                               249.54
  --------------------------------------------------------------------------
  data required time                                               249.54
  data arrival time                                                -96.58
  --------------------------------------------------------------------------
  slack (MET)                                                      152.96


  Startpoint: transmitter/enc/data_ff/q_reg[3]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/dataout_ff/q_reg[1]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max
  enc_5b             8000                  saed90nm_max
  enc_3b             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/data_ff/q_reg[3]/CLK (DFFARX1)          0.00       0.00 r
  transmitter/enc/data_ff/q_reg[3]/Q (DFFARX1)            0.68       0.68 f
  transmitter/enc/data_ff/q[3] (dff_enc_WIDTH8)           0.00       0.68 f
  transmitter/enc/U26/Z (DELLN2X2)                        2.10       2.77 f
  transmitter/enc/enc_inst_5b/datain[3] (enc_5b)          0.00       2.77 f
  transmitter/enc/enc_inst_5b/U128/Z (DELLN2X2)           2.17       4.94 f
  transmitter/enc/enc_inst_5b/U142/Z (DELLN2X2)           2.17       7.11 f
  transmitter/enc/enc_inst_5b/U106/ZN (INVX0)             0.14       7.25 r
  transmitter/enc/enc_inst_5b/U720/ZN (INVX0)             0.13       7.38 f
  transmitter/enc/enc_inst_5b/U625/ZN (INVX0)             0.11       7.49 r
  transmitter/enc/enc_inst_5b/U408/Z (DELLN2X2)           1.88       9.37 r
  transmitter/enc/enc_inst_5b/U626/ZN (INVX0)             0.18       9.55 f
  transmitter/enc/enc_inst_5b/U402/Z (DELLN2X2)           2.11      11.65 f
  transmitter/enc/enc_inst_5b/U721/ZN (INVX0)             0.14      11.80 r
  transmitter/enc/enc_inst_5b/U529/ZN (INVX0)             0.13      11.93 f
  transmitter/enc/enc_inst_5b/U483/Z (DELLN2X2)           2.09      14.02 f
  transmitter/enc/enc_inst_5b/U530/ZN (INVX0)             0.15      14.17 r
  transmitter/enc/enc_inst_5b/U91/QN (NOR2X0)             0.18      14.34 f
  transmitter/enc/enc_inst_5b/U687/ZN (INVX0)             0.12      14.46 r
  transmitter/enc/enc_inst_5b/U362/Z (DELLN2X2)           1.88      16.34 r
  transmitter/enc/enc_inst_5b/U688/ZN (INVX0)             0.18      16.52 f
  transmitter/enc/enc_inst_5b/U311/Z (DELLN2X2)           2.11      18.63 f
  transmitter/enc/enc_inst_5b/U90/ZN (INVX0)              0.14      18.77 r
  transmitter/enc/enc_inst_5b/U608/ZN (INVX0)             0.13      18.90 f
  transmitter/enc/enc_inst_5b/U426/Z (DELLN2X2)           2.09      20.99 f
  transmitter/enc/enc_inst_5b/U609/ZN (INVX0)             0.15      21.14 r
  transmitter/enc/enc_inst_5b/U89/QN (NOR2X0)             0.16      21.30 f
  transmitter/enc/enc_inst_5b/U593/ZN (INVX0)             0.13      21.43 r
  transmitter/enc/enc_inst_5b/U440/Z (DELLN2X2)           1.89      23.32 r
  transmitter/enc/enc_inst_5b/U594/ZN (INVX0)             0.17      23.49 f
  transmitter/enc/enc_inst_5b/U76/ZN (INVX0)              0.12      23.61 r
  transmitter/enc/enc_inst_5b/U651/ZN (INVX0)             0.12      23.72 f
  transmitter/enc/enc_inst_5b/U381/Z (DELLN2X2)           2.08      25.81 f
  transmitter/enc/enc_inst_5b/U652/ZN (INVX0)             0.14      25.95 r
  transmitter/enc/enc_inst_5b/U517/ZN (INVX0)             0.13      26.08 f
  transmitter/enc/enc_inst_5b/U485/Z (DELLN2X2)           2.09      28.17 f
  transmitter/enc/enc_inst_5b/U518/ZN (INVX0)             0.15      28.32 r
  transmitter/enc/enc_inst_5b/U60/QN (NOR2X0)             0.18      28.50 f
  transmitter/enc/enc_inst_5b/U654/ZN (INVX0)             0.12      28.61 r
  transmitter/enc/enc_inst_5b/U383/Z (DELLN2X2)           1.88      30.50 r
  transmitter/enc/enc_inst_5b/U656/ZN (INVX0)             0.18      30.67 f
  transmitter/enc/enc_inst_5b/U322/Z (DELLN2X2)           2.11      32.78 f
  transmitter/enc/enc_inst_5b/U30/ZN (INVX0)              0.14      32.92 r
  transmitter/enc/enc_inst_5b/U29/Q (OA22X1)              0.26      33.18 r
  transmitter/enc/enc_inst_5b/U28/Q (AND3X1)              0.31      33.49 r
  transmitter/enc/enc_inst_5b/U535/ZN (INVX0)             0.13      33.62 f
  transmitter/enc/enc_inst_5b/U480/Z (DELLN2X2)           2.09      35.70 f
  transmitter/enc/enc_inst_5b/U537/ZN (INVX0)             0.15      35.85 r
  transmitter/enc/enc_inst_5b/U22/QN (NAND4X0)            0.18      36.02 f
  transmitter/enc/enc_inst_5b/U645/ZN (INVX0)             0.13      36.15 r
  transmitter/enc/enc_inst_5b/U385/Z (DELLN2X2)           1.89      38.04 r
  transmitter/enc/enc_inst_5b/U646/ZN (INVX0)             0.19      38.24 f
  transmitter/enc/enc_inst_5b/U456/Q (XOR2X2)             0.36      38.60 r
  transmitter/enc/enc_inst_5b/U567/ZN (INVX0)             0.12      38.72 f
  transmitter/enc/enc_inst_5b/U455/Z (DELLN2X2)           2.09      40.80 f
  transmitter/enc/enc_inst_5b/U569/ZN (INVX0)             0.14      40.94 r
  transmitter/enc/enc_inst_5b/U190/Q (AO22X1)             0.29      41.23 r
  transmitter/enc/enc_inst_5b/U573/ZN (INVX0)             0.12      41.36 f
  transmitter/enc/enc_inst_5b/U450/Z (DELLN2X2)           2.09      43.44 f
  transmitter/enc/enc_inst_5b/U574/ZN (INVX0)             0.17      43.61 r
  transmitter/enc/enc_inst_5b/U471/Q (XOR2X2)             0.34      43.94 r
  transmitter/enc/enc_inst_5b/U547/ZN (INVX0)             0.12      44.06 f
  transmitter/enc/enc_inst_5b/U469/Z (DELLN2X2)           2.09      46.15 f
  transmitter/enc/enc_inst_5b/U548/ZN (INVX0)             0.17      46.32 r
  transmitter/enc/enc_inst_5b/U227/Q (XOR2X2)             0.41      46.72 f
  transmitter/enc/enc_inst_5b/U717/ZN (INVX0)             0.11      46.83 r
  transmitter/enc/enc_inst_5b/U623/ZN (INVX0)             0.11      46.95 f
  transmitter/enc/enc_inst_5b/U413/Z (DELLN2X2)           2.08      49.03 f
  transmitter/enc/enc_inst_5b/U624/ZN (INVX0)             0.15      49.18 r
  transmitter/enc/enc_inst_5b/U406/Z (DELLN2X2)           1.90      51.08 r
  transmitter/enc/enc_inst_5b/U719/ZN (INVX0)             0.18      51.26 f
  transmitter/enc/enc_inst_5b/U321/Z (DELLN2X2)           2.11      53.37 f
  transmitter/enc/enc_inst_5b/U749/ZN (INVX0)             0.15      53.52 r
  transmitter/enc/enc_inst_5b/U658/Z (DELLN2X2)           1.90      55.42 r
  transmitter/enc/enc_inst_5b/U182/Q (AND2X1)             0.32      55.74 r
  transmitter/enc/enc_inst_5b/U162/Q (XNOR3X2)            0.44      56.18 f
  transmitter/enc/enc_inst_5b/U163/ZN (INVX0)             0.14      56.31 r
  transmitter/enc/enc_inst_5b/disparity_6b[2] (enc_5b)
                                                          0.00      56.31 r
  transmitter/enc/enc_inst_3b/disparity_6b[2] (enc_3b)
                                                          0.00      56.31 r
  transmitter/enc/enc_inst_3b/U49/QN (NOR3X0)             0.18      56.50 f
  transmitter/enc/enc_inst_3b/U321/ZN (INVX0)             0.12      56.61 r
  transmitter/enc/enc_inst_3b/U265/ZN (INVX0)             0.12      56.73 f
  transmitter/enc/enc_inst_3b/U164/Z (DELLN2X2)           2.08      58.81 f
  transmitter/enc/enc_inst_3b/U266/ZN (INVX0)             0.15      58.96 r
  transmitter/enc/enc_inst_3b/U165/Z (DELLN2X2)           1.90      60.87 r
  transmitter/enc/enc_inst_3b/U322/ZN (INVX0)             0.18      61.05 f
  transmitter/enc/enc_inst_3b/U123/Z (DELLN2X2)           2.10      63.15 f
  transmitter/enc/enc_inst_3b/U48/QN (NAND2X0)            0.19      63.34 r
  transmitter/enc/enc_inst_3b/U309/ZN (INVX0)             0.15      63.48 f
  transmitter/enc/enc_inst_3b/U268/ZN (INVX0)             0.11      63.60 r
  transmitter/enc/enc_inst_3b/U159/Z (DELLN2X2)           1.88      65.48 r
  transmitter/enc/enc_inst_3b/U269/ZN (INVX0)             0.18      65.65 f
  transmitter/enc/enc_inst_3b/U161/Z (DELLN2X2)           2.11      67.76 f
  transmitter/enc/enc_inst_3b/U310/ZN (INVX0)             0.14      67.90 r
  transmitter/enc/enc_inst_3b/U47/ZN (INVX0)              0.13      68.03 f
  transmitter/enc/enc_inst_3b/U313/ZN (INVX0)             0.10      68.13 r
  transmitter/enc/enc_inst_3b/U271/ZN (INVX0)             0.11      68.24 f
  transmitter/enc/enc_inst_3b/U155/Z (DELLN2X2)           2.08      70.33 f
  transmitter/enc/enc_inst_3b/U272/ZN (INVX0)             0.15      70.48 r
  transmitter/enc/enc_inst_3b/U157/Z (DELLN2X2)           1.90      72.38 r
  transmitter/enc/enc_inst_3b/U314/ZN (INVX0)             0.18      72.56 f
  transmitter/enc/enc_inst_3b/U227/Z (DELLN2X2)           2.11      74.67 f
  transmitter/enc/enc_inst_3b/U11/Q (AO221X2)             0.37      75.04 f
  transmitter/enc/enc_inst_3b/U117/Q (AO22X1)             0.34      75.38 f
  transmitter/enc/enc_inst_3b/U29/QN (NAND2X0)            0.14      75.52 r
  transmitter/enc/enc_inst_3b/U220/ZN (INVX0)             0.15      75.67 f
  transmitter/enc/enc_inst_3b/U195/Z (DELLN2X2)           2.09      77.76 f
  transmitter/enc/enc_inst_3b/U221/ZN (INVX0)             0.15      77.91 r
  transmitter/enc/enc_inst_3b/U30/QN (NAND4X0)            0.22      78.13 f
  transmitter/enc/enc_inst_3b/U283/ZN (INVX0)             0.13      78.26 r
  transmitter/enc/enc_inst_3b/U98/Z (DELLN2X2)            1.89      80.15 r
  transmitter/enc/enc_inst_3b/U284/ZN (INVX0)             0.18      80.33 f
  transmitter/enc/enc_inst_3b/U80/Z (DELLN2X2)            2.10      82.43 f
  transmitter/enc/enc_inst_3b/dataout[1] (enc_3b)         0.00      82.43 f
  transmitter/enc/controller/data_4b[1] (control_enc)     0.00      82.43 f
  transmitter/enc/controller/U85/Z (DELLN2X2)             2.08      84.51 f
  transmitter/enc/controller/dataout[1] (control_enc)     0.00      84.51 f
  transmitter/enc/dataout_ff/d[1] (dff_enc_WIDTH10)       0.00      84.51 f
  transmitter/enc/dataout_ff/q_reg[1]/D (DFFARX1)         0.03      84.54 f
  data arrival time                                                 84.54

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/dataout_ff/q_reg[1]/CLK (DFFARX1)       0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                -84.54
  --------------------------------------------------------------------------
  slack (MET)                                                      165.01


  Startpoint: transmitter/enc/data_ff/q_reg[3]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/dataout_ff/q_reg[2]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max
  enc_5b             8000                  saed90nm_max
  enc_3b             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/data_ff/q_reg[3]/CLK (DFFARX1)          0.00       0.00 r
  transmitter/enc/data_ff/q_reg[3]/Q (DFFARX1)            0.68       0.68 f
  transmitter/enc/data_ff/q[3] (dff_enc_WIDTH8)           0.00       0.68 f
  transmitter/enc/U26/Z (DELLN2X2)                        2.10       2.77 f
  transmitter/enc/enc_inst_5b/datain[3] (enc_5b)          0.00       2.77 f
  transmitter/enc/enc_inst_5b/U128/Z (DELLN2X2)           2.17       4.94 f
  transmitter/enc/enc_inst_5b/U142/Z (DELLN2X2)           2.17       7.11 f
  transmitter/enc/enc_inst_5b/U106/ZN (INVX0)             0.14       7.25 r
  transmitter/enc/enc_inst_5b/U720/ZN (INVX0)             0.13       7.38 f
  transmitter/enc/enc_inst_5b/U625/ZN (INVX0)             0.11       7.49 r
  transmitter/enc/enc_inst_5b/U408/Z (DELLN2X2)           1.88       9.37 r
  transmitter/enc/enc_inst_5b/U626/ZN (INVX0)             0.18       9.55 f
  transmitter/enc/enc_inst_5b/U402/Z (DELLN2X2)           2.11      11.65 f
  transmitter/enc/enc_inst_5b/U721/ZN (INVX0)             0.14      11.80 r
  transmitter/enc/enc_inst_5b/U529/ZN (INVX0)             0.13      11.93 f
  transmitter/enc/enc_inst_5b/U483/Z (DELLN2X2)           2.09      14.02 f
  transmitter/enc/enc_inst_5b/U530/ZN (INVX0)             0.15      14.17 r
  transmitter/enc/enc_inst_5b/U91/QN (NOR2X0)             0.18      14.34 f
  transmitter/enc/enc_inst_5b/U687/ZN (INVX0)             0.12      14.46 r
  transmitter/enc/enc_inst_5b/U362/Z (DELLN2X2)           1.88      16.34 r
  transmitter/enc/enc_inst_5b/U688/ZN (INVX0)             0.18      16.52 f
  transmitter/enc/enc_inst_5b/U311/Z (DELLN2X2)           2.11      18.63 f
  transmitter/enc/enc_inst_5b/U90/ZN (INVX0)              0.14      18.77 r
  transmitter/enc/enc_inst_5b/U608/ZN (INVX0)             0.13      18.90 f
  transmitter/enc/enc_inst_5b/U426/Z (DELLN2X2)           2.09      20.99 f
  transmitter/enc/enc_inst_5b/U609/ZN (INVX0)             0.15      21.14 r
  transmitter/enc/enc_inst_5b/U89/QN (NOR2X0)             0.16      21.30 f
  transmitter/enc/enc_inst_5b/U593/ZN (INVX0)             0.13      21.43 r
  transmitter/enc/enc_inst_5b/U440/Z (DELLN2X2)           1.89      23.32 r
  transmitter/enc/enc_inst_5b/U594/ZN (INVX0)             0.17      23.49 f
  transmitter/enc/enc_inst_5b/U76/ZN (INVX0)              0.12      23.61 r
  transmitter/enc/enc_inst_5b/U651/ZN (INVX0)             0.12      23.72 f
  transmitter/enc/enc_inst_5b/U381/Z (DELLN2X2)           2.08      25.81 f
  transmitter/enc/enc_inst_5b/U652/ZN (INVX0)             0.14      25.95 r
  transmitter/enc/enc_inst_5b/U517/ZN (INVX0)             0.13      26.08 f
  transmitter/enc/enc_inst_5b/U485/Z (DELLN2X2)           2.09      28.17 f
  transmitter/enc/enc_inst_5b/U518/ZN (INVX0)             0.15      28.32 r
  transmitter/enc/enc_inst_5b/U60/QN (NOR2X0)             0.18      28.50 f
  transmitter/enc/enc_inst_5b/U654/ZN (INVX0)             0.12      28.61 r
  transmitter/enc/enc_inst_5b/U383/Z (DELLN2X2)           1.88      30.50 r
  transmitter/enc/enc_inst_5b/U656/ZN (INVX0)             0.18      30.67 f
  transmitter/enc/enc_inst_5b/U322/Z (DELLN2X2)           2.11      32.78 f
  transmitter/enc/enc_inst_5b/U30/ZN (INVX0)              0.14      32.92 r
  transmitter/enc/enc_inst_5b/U29/Q (OA22X1)              0.26      33.18 r
  transmitter/enc/enc_inst_5b/U28/Q (AND3X1)              0.31      33.49 r
  transmitter/enc/enc_inst_5b/U535/ZN (INVX0)             0.13      33.62 f
  transmitter/enc/enc_inst_5b/U480/Z (DELLN2X2)           2.09      35.70 f
  transmitter/enc/enc_inst_5b/U537/ZN (INVX0)             0.15      35.85 r
  transmitter/enc/enc_inst_5b/U22/QN (NAND4X0)            0.18      36.02 f
  transmitter/enc/enc_inst_5b/U645/ZN (INVX0)             0.13      36.15 r
  transmitter/enc/enc_inst_5b/U385/Z (DELLN2X2)           1.89      38.04 r
  transmitter/enc/enc_inst_5b/U646/ZN (INVX0)             0.19      38.24 f
  transmitter/enc/enc_inst_5b/U456/Q (XOR2X2)             0.36      38.60 r
  transmitter/enc/enc_inst_5b/U567/ZN (INVX0)             0.12      38.72 f
  transmitter/enc/enc_inst_5b/U455/Z (DELLN2X2)           2.09      40.80 f
  transmitter/enc/enc_inst_5b/U569/ZN (INVX0)             0.14      40.94 r
  transmitter/enc/enc_inst_5b/U190/Q (AO22X1)             0.29      41.23 r
  transmitter/enc/enc_inst_5b/U573/ZN (INVX0)             0.12      41.36 f
  transmitter/enc/enc_inst_5b/U450/Z (DELLN2X2)           2.09      43.44 f
  transmitter/enc/enc_inst_5b/U574/ZN (INVX0)             0.17      43.61 r
  transmitter/enc/enc_inst_5b/U471/Q (XOR2X2)             0.34      43.94 r
  transmitter/enc/enc_inst_5b/U547/ZN (INVX0)             0.12      44.06 f
  transmitter/enc/enc_inst_5b/U469/Z (DELLN2X2)           2.09      46.15 f
  transmitter/enc/enc_inst_5b/U548/ZN (INVX0)             0.17      46.32 r
  transmitter/enc/enc_inst_5b/U227/Q (XOR2X2)             0.41      46.72 f
  transmitter/enc/enc_inst_5b/U717/ZN (INVX0)             0.11      46.83 r
  transmitter/enc/enc_inst_5b/U623/ZN (INVX0)             0.11      46.95 f
  transmitter/enc/enc_inst_5b/U413/Z (DELLN2X2)           2.08      49.03 f
  transmitter/enc/enc_inst_5b/U624/ZN (INVX0)             0.15      49.18 r
  transmitter/enc/enc_inst_5b/U406/Z (DELLN2X2)           1.90      51.08 r
  transmitter/enc/enc_inst_5b/U719/ZN (INVX0)             0.18      51.26 f
  transmitter/enc/enc_inst_5b/U321/Z (DELLN2X2)           2.11      53.37 f
  transmitter/enc/enc_inst_5b/U749/ZN (INVX0)             0.15      53.52 r
  transmitter/enc/enc_inst_5b/U658/Z (DELLN2X2)           1.90      55.42 r
  transmitter/enc/enc_inst_5b/U182/Q (AND2X1)             0.32      55.74 r
  transmitter/enc/enc_inst_5b/U162/Q (XNOR3X2)            0.44      56.18 f
  transmitter/enc/enc_inst_5b/U163/ZN (INVX0)             0.14      56.31 r
  transmitter/enc/enc_inst_5b/disparity_6b[2] (enc_5b)
                                                          0.00      56.31 r
  transmitter/enc/enc_inst_3b/disparity_6b[2] (enc_3b)
                                                          0.00      56.31 r
  transmitter/enc/enc_inst_3b/U49/QN (NOR3X0)             0.18      56.50 f
  transmitter/enc/enc_inst_3b/U321/ZN (INVX0)             0.12      56.61 r
  transmitter/enc/enc_inst_3b/U265/ZN (INVX0)             0.12      56.73 f
  transmitter/enc/enc_inst_3b/U164/Z (DELLN2X2)           2.08      58.81 f
  transmitter/enc/enc_inst_3b/U266/ZN (INVX0)             0.15      58.96 r
  transmitter/enc/enc_inst_3b/U165/Z (DELLN2X2)           1.90      60.87 r
  transmitter/enc/enc_inst_3b/U322/ZN (INVX0)             0.18      61.05 f
  transmitter/enc/enc_inst_3b/U123/Z (DELLN2X2)           2.10      63.15 f
  transmitter/enc/enc_inst_3b/U48/QN (NAND2X0)            0.19      63.34 r
  transmitter/enc/enc_inst_3b/U309/ZN (INVX0)             0.15      63.48 f
  transmitter/enc/enc_inst_3b/U268/ZN (INVX0)             0.11      63.60 r
  transmitter/enc/enc_inst_3b/U159/Z (DELLN2X2)           1.88      65.48 r
  transmitter/enc/enc_inst_3b/U269/ZN (INVX0)             0.18      65.65 f
  transmitter/enc/enc_inst_3b/U161/Z (DELLN2X2)           2.11      67.76 f
  transmitter/enc/enc_inst_3b/U310/ZN (INVX0)             0.14      67.90 r
  transmitter/enc/enc_inst_3b/U47/ZN (INVX0)              0.13      68.03 f
  transmitter/enc/enc_inst_3b/U313/ZN (INVX0)             0.10      68.13 r
  transmitter/enc/enc_inst_3b/U271/ZN (INVX0)             0.11      68.24 f
  transmitter/enc/enc_inst_3b/U155/Z (DELLN2X2)           2.08      70.33 f
  transmitter/enc/enc_inst_3b/U272/ZN (INVX0)             0.15      70.48 r
  transmitter/enc/enc_inst_3b/U157/Z (DELLN2X2)           1.90      72.38 r
  transmitter/enc/enc_inst_3b/U314/ZN (INVX0)             0.18      72.56 f
  transmitter/enc/enc_inst_3b/U227/Z (DELLN2X2)           2.11      74.67 f
  transmitter/enc/enc_inst_3b/U11/Q (AO221X2)             0.37      75.04 f
  transmitter/enc/enc_inst_3b/U117/Q (AO22X1)             0.34      75.38 f
  transmitter/enc/enc_inst_3b/U29/QN (NAND2X0)            0.14      75.52 r
  transmitter/enc/enc_inst_3b/U220/ZN (INVX0)             0.15      75.67 f
  transmitter/enc/enc_inst_3b/U196/Z (DELLN2X2)           2.09      77.76 f
  transmitter/enc/enc_inst_3b/U222/ZN (INVX0)             0.15      77.91 r
  transmitter/enc/enc_inst_3b/U34/QN (NAND4X0)            0.20      78.11 f
  transmitter/enc/enc_inst_3b/U280/ZN (INVX0)             0.13      78.24 r
  transmitter/enc/enc_inst_3b/U148/Z (DELLN2X2)           1.89      80.13 r
  transmitter/enc/enc_inst_3b/U282/ZN (INVX0)             0.18      80.31 f
  transmitter/enc/enc_inst_3b/U75/Z (DELLN2X2)            2.10      82.41 f
  transmitter/enc/enc_inst_3b/dataout[2] (enc_3b)         0.00      82.41 f
  transmitter/enc/controller/data_4b[2] (control_enc)     0.00      82.41 f
  transmitter/enc/controller/U84/Z (DELLN2X2)             2.08      84.49 f
  transmitter/enc/controller/dataout[2] (control_enc)     0.00      84.49 f
  transmitter/enc/dataout_ff/d[2] (dff_enc_WIDTH10)       0.00      84.49 f
  transmitter/enc/dataout_ff/q_reg[2]/D (DFFARX1)         0.03      84.52 f
  data arrival time                                                 84.52

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/dataout_ff/q_reg[2]/CLK (DFFARX1)       0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                -84.52
  --------------------------------------------------------------------------
  slack (MET)                                                      165.03


  Startpoint: transmitter/enc/data_ff/q_reg[3]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/dataout_ff/q_reg[3]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max
  enc_5b             8000                  saed90nm_max
  enc_3b             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/data_ff/q_reg[3]/CLK (DFFARX1)          0.00       0.00 r
  transmitter/enc/data_ff/q_reg[3]/Q (DFFARX1)            0.68       0.68 f
  transmitter/enc/data_ff/q[3] (dff_enc_WIDTH8)           0.00       0.68 f
  transmitter/enc/U26/Z (DELLN2X2)                        2.10       2.77 f
  transmitter/enc/enc_inst_5b/datain[3] (enc_5b)          0.00       2.77 f
  transmitter/enc/enc_inst_5b/U128/Z (DELLN2X2)           2.17       4.94 f
  transmitter/enc/enc_inst_5b/U142/Z (DELLN2X2)           2.17       7.11 f
  transmitter/enc/enc_inst_5b/U106/ZN (INVX0)             0.14       7.25 r
  transmitter/enc/enc_inst_5b/U720/ZN (INVX0)             0.13       7.38 f
  transmitter/enc/enc_inst_5b/U625/ZN (INVX0)             0.11       7.49 r
  transmitter/enc/enc_inst_5b/U408/Z (DELLN2X2)           1.88       9.37 r
  transmitter/enc/enc_inst_5b/U626/ZN (INVX0)             0.18       9.55 f
  transmitter/enc/enc_inst_5b/U402/Z (DELLN2X2)           2.11      11.65 f
  transmitter/enc/enc_inst_5b/U721/ZN (INVX0)             0.14      11.80 r
  transmitter/enc/enc_inst_5b/U529/ZN (INVX0)             0.13      11.93 f
  transmitter/enc/enc_inst_5b/U483/Z (DELLN2X2)           2.09      14.02 f
  transmitter/enc/enc_inst_5b/U530/ZN (INVX0)             0.15      14.17 r
  transmitter/enc/enc_inst_5b/U91/QN (NOR2X0)             0.18      14.34 f
  transmitter/enc/enc_inst_5b/U687/ZN (INVX0)             0.12      14.46 r
  transmitter/enc/enc_inst_5b/U362/Z (DELLN2X2)           1.88      16.34 r
  transmitter/enc/enc_inst_5b/U688/ZN (INVX0)             0.18      16.52 f
  transmitter/enc/enc_inst_5b/U311/Z (DELLN2X2)           2.11      18.63 f
  transmitter/enc/enc_inst_5b/U90/ZN (INVX0)              0.14      18.77 r
  transmitter/enc/enc_inst_5b/U608/ZN (INVX0)             0.13      18.90 f
  transmitter/enc/enc_inst_5b/U426/Z (DELLN2X2)           2.09      20.99 f
  transmitter/enc/enc_inst_5b/U609/ZN (INVX0)             0.15      21.14 r
  transmitter/enc/enc_inst_5b/U89/QN (NOR2X0)             0.16      21.30 f
  transmitter/enc/enc_inst_5b/U593/ZN (INVX0)             0.13      21.43 r
  transmitter/enc/enc_inst_5b/U440/Z (DELLN2X2)           1.89      23.32 r
  transmitter/enc/enc_inst_5b/U594/ZN (INVX0)             0.17      23.49 f
  transmitter/enc/enc_inst_5b/U76/ZN (INVX0)              0.12      23.61 r
  transmitter/enc/enc_inst_5b/U651/ZN (INVX0)             0.12      23.72 f
  transmitter/enc/enc_inst_5b/U381/Z (DELLN2X2)           2.08      25.81 f
  transmitter/enc/enc_inst_5b/U652/ZN (INVX0)             0.14      25.95 r
  transmitter/enc/enc_inst_5b/U517/ZN (INVX0)             0.13      26.08 f
  transmitter/enc/enc_inst_5b/U485/Z (DELLN2X2)           2.09      28.17 f
  transmitter/enc/enc_inst_5b/U518/ZN (INVX0)             0.15      28.32 r
  transmitter/enc/enc_inst_5b/U60/QN (NOR2X0)             0.18      28.50 f
  transmitter/enc/enc_inst_5b/U654/ZN (INVX0)             0.12      28.61 r
  transmitter/enc/enc_inst_5b/U383/Z (DELLN2X2)           1.88      30.50 r
  transmitter/enc/enc_inst_5b/U656/ZN (INVX0)             0.18      30.67 f
  transmitter/enc/enc_inst_5b/U322/Z (DELLN2X2)           2.11      32.78 f
  transmitter/enc/enc_inst_5b/U30/ZN (INVX0)              0.14      32.92 r
  transmitter/enc/enc_inst_5b/U29/Q (OA22X1)              0.26      33.18 r
  transmitter/enc/enc_inst_5b/U28/Q (AND3X1)              0.31      33.49 r
  transmitter/enc/enc_inst_5b/U535/ZN (INVX0)             0.13      33.62 f
  transmitter/enc/enc_inst_5b/U480/Z (DELLN2X2)           2.09      35.70 f
  transmitter/enc/enc_inst_5b/U537/ZN (INVX0)             0.15      35.85 r
  transmitter/enc/enc_inst_5b/U22/QN (NAND4X0)            0.18      36.02 f
  transmitter/enc/enc_inst_5b/U645/ZN (INVX0)             0.13      36.15 r
  transmitter/enc/enc_inst_5b/U385/Z (DELLN2X2)           1.89      38.04 r
  transmitter/enc/enc_inst_5b/U646/ZN (INVX0)             0.19      38.24 f
  transmitter/enc/enc_inst_5b/U456/Q (XOR2X2)             0.36      38.60 r
  transmitter/enc/enc_inst_5b/U567/ZN (INVX0)             0.12      38.72 f
  transmitter/enc/enc_inst_5b/U455/Z (DELLN2X2)           2.09      40.80 f
  transmitter/enc/enc_inst_5b/U569/ZN (INVX0)             0.14      40.94 r
  transmitter/enc/enc_inst_5b/U190/Q (AO22X1)             0.29      41.23 r
  transmitter/enc/enc_inst_5b/U573/ZN (INVX0)             0.12      41.36 f
  transmitter/enc/enc_inst_5b/U450/Z (DELLN2X2)           2.09      43.44 f
  transmitter/enc/enc_inst_5b/U574/ZN (INVX0)             0.17      43.61 r
  transmitter/enc/enc_inst_5b/U471/Q (XOR2X2)             0.34      43.94 r
  transmitter/enc/enc_inst_5b/U547/ZN (INVX0)             0.12      44.06 f
  transmitter/enc/enc_inst_5b/U469/Z (DELLN2X2)           2.09      46.15 f
  transmitter/enc/enc_inst_5b/U548/ZN (INVX0)             0.17      46.32 r
  transmitter/enc/enc_inst_5b/U227/Q (XOR2X2)             0.41      46.72 f
  transmitter/enc/enc_inst_5b/U717/ZN (INVX0)             0.11      46.83 r
  transmitter/enc/enc_inst_5b/U623/ZN (INVX0)             0.11      46.95 f
  transmitter/enc/enc_inst_5b/U413/Z (DELLN2X2)           2.08      49.03 f
  transmitter/enc/enc_inst_5b/U624/ZN (INVX0)             0.15      49.18 r
  transmitter/enc/enc_inst_5b/U406/Z (DELLN2X2)           1.90      51.08 r
  transmitter/enc/enc_inst_5b/U719/ZN (INVX0)             0.18      51.26 f
  transmitter/enc/enc_inst_5b/U321/Z (DELLN2X2)           2.11      53.37 f
  transmitter/enc/enc_inst_5b/U749/ZN (INVX0)             0.15      53.52 r
  transmitter/enc/enc_inst_5b/U658/Z (DELLN2X2)           1.90      55.42 r
  transmitter/enc/enc_inst_5b/U182/Q (AND2X1)             0.32      55.74 r
  transmitter/enc/enc_inst_5b/U162/Q (XNOR3X2)            0.44      56.18 f
  transmitter/enc/enc_inst_5b/U163/ZN (INVX0)             0.14      56.31 r
  transmitter/enc/enc_inst_5b/disparity_6b[2] (enc_5b)
                                                          0.00      56.31 r
  transmitter/enc/enc_inst_3b/disparity_6b[2] (enc_3b)
                                                          0.00      56.31 r
  transmitter/enc/enc_inst_3b/U49/QN (NOR3X0)             0.18      56.50 f
  transmitter/enc/enc_inst_3b/U321/ZN (INVX0)             0.12      56.61 r
  transmitter/enc/enc_inst_3b/U265/ZN (INVX0)             0.12      56.73 f
  transmitter/enc/enc_inst_3b/U164/Z (DELLN2X2)           2.08      58.81 f
  transmitter/enc/enc_inst_3b/U266/ZN (INVX0)             0.15      58.96 r
  transmitter/enc/enc_inst_3b/U165/Z (DELLN2X2)           1.90      60.87 r
  transmitter/enc/enc_inst_3b/U322/ZN (INVX0)             0.18      61.05 f
  transmitter/enc/enc_inst_3b/U123/Z (DELLN2X2)           2.10      63.15 f
  transmitter/enc/enc_inst_3b/U48/QN (NAND2X0)            0.19      63.34 r
  transmitter/enc/enc_inst_3b/U309/ZN (INVX0)             0.15      63.48 f
  transmitter/enc/enc_inst_3b/U268/ZN (INVX0)             0.11      63.60 r
  transmitter/enc/enc_inst_3b/U159/Z (DELLN2X2)           1.88      65.48 r
  transmitter/enc/enc_inst_3b/U269/ZN (INVX0)             0.18      65.65 f
  transmitter/enc/enc_inst_3b/U161/Z (DELLN2X2)           2.11      67.76 f
  transmitter/enc/enc_inst_3b/U310/ZN (INVX0)             0.14      67.90 r
  transmitter/enc/enc_inst_3b/U47/ZN (INVX0)              0.13      68.03 f
  transmitter/enc/enc_inst_3b/U313/ZN (INVX0)             0.10      68.13 r
  transmitter/enc/enc_inst_3b/U271/ZN (INVX0)             0.11      68.24 f
  transmitter/enc/enc_inst_3b/U155/Z (DELLN2X2)           2.08      70.33 f
  transmitter/enc/enc_inst_3b/U272/ZN (INVX0)             0.15      70.48 r
  transmitter/enc/enc_inst_3b/U157/Z (DELLN2X2)           1.90      72.38 r
  transmitter/enc/enc_inst_3b/U314/ZN (INVX0)             0.18      72.56 f
  transmitter/enc/enc_inst_3b/U226/Z (DELLN2X2)           2.10      74.66 f
  transmitter/enc/enc_inst_3b/U228/QN (NAND3X4)           0.48      75.15 r
  transmitter/enc/enc_inst_3b/U12/QN (NAND2X0)            0.15      75.30 f
  transmitter/enc/enc_inst_3b/U209/ZN (INVX0)             0.12      75.42 r
  transmitter/enc/enc_inst_3b/U203/Z (DELLN2X2)           1.88      77.30 r
  transmitter/enc/enc_inst_3b/U210/ZN (INVX0)             0.18      77.47 f
  transmitter/enc/enc_inst_3b/U37/QN (NOR2X0)             0.15      77.63 r
  transmitter/enc/enc_inst_3b/U38/QN (NAND4X0)            0.22      77.85 f
  transmitter/enc/enc_inst_3b/U288/ZN (INVX0)             0.14      77.99 r
  transmitter/enc/enc_inst_3b/U150/Z (DELLN2X2)           1.89      79.88 r
  transmitter/enc/enc_inst_3b/U290/ZN (INVX0)             0.18      80.06 f
  transmitter/enc/enc_inst_3b/U82/Z (DELLN2X2)            2.10      82.16 f
  transmitter/enc/enc_inst_3b/dataout[3] (enc_3b)         0.00      82.16 f
  transmitter/enc/controller/data_4b[3] (control_enc)     0.00      82.16 f
  transmitter/enc/controller/U83/Z (DELLN2X2)             2.08      84.24 f
  transmitter/enc/controller/dataout[3] (control_enc)     0.00      84.24 f
  transmitter/enc/dataout_ff/d[3] (dff_enc_WIDTH10)       0.00      84.24 f
  transmitter/enc/dataout_ff/q_reg[3]/D (DFFARX1)         0.03      84.28 f
  data arrival time                                                 84.28

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/dataout_ff/q_reg[3]/CLK (DFFARX1)       0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                -84.28
  --------------------------------------------------------------------------
  slack (MET)                                                      165.28


  Startpoint: transmitter/enc/data_ff/q_reg[3]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/dataout_ff/q_reg[0]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max
  enc_5b             8000                  saed90nm_max
  enc_3b             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/data_ff/q_reg[3]/CLK (DFFARX1)          0.00       0.00 r
  transmitter/enc/data_ff/q_reg[3]/Q (DFFARX1)            0.68       0.68 f
  transmitter/enc/data_ff/q[3] (dff_enc_WIDTH8)           0.00       0.68 f
  transmitter/enc/U26/Z (DELLN2X2)                        2.10       2.77 f
  transmitter/enc/enc_inst_5b/datain[3] (enc_5b)          0.00       2.77 f
  transmitter/enc/enc_inst_5b/U128/Z (DELLN2X2)           2.17       4.94 f
  transmitter/enc/enc_inst_5b/U142/Z (DELLN2X2)           2.17       7.11 f
  transmitter/enc/enc_inst_5b/U106/ZN (INVX0)             0.14       7.25 r
  transmitter/enc/enc_inst_5b/U720/ZN (INVX0)             0.13       7.38 f
  transmitter/enc/enc_inst_5b/U625/ZN (INVX0)             0.11       7.49 r
  transmitter/enc/enc_inst_5b/U408/Z (DELLN2X2)           1.88       9.37 r
  transmitter/enc/enc_inst_5b/U626/ZN (INVX0)             0.18       9.55 f
  transmitter/enc/enc_inst_5b/U402/Z (DELLN2X2)           2.11      11.65 f
  transmitter/enc/enc_inst_5b/U721/ZN (INVX0)             0.14      11.80 r
  transmitter/enc/enc_inst_5b/U529/ZN (INVX0)             0.13      11.93 f
  transmitter/enc/enc_inst_5b/U483/Z (DELLN2X2)           2.09      14.02 f
  transmitter/enc/enc_inst_5b/U530/ZN (INVX0)             0.15      14.17 r
  transmitter/enc/enc_inst_5b/U91/QN (NOR2X0)             0.18      14.34 f
  transmitter/enc/enc_inst_5b/U687/ZN (INVX0)             0.12      14.46 r
  transmitter/enc/enc_inst_5b/U362/Z (DELLN2X2)           1.88      16.34 r
  transmitter/enc/enc_inst_5b/U688/ZN (INVX0)             0.18      16.52 f
  transmitter/enc/enc_inst_5b/U311/Z (DELLN2X2)           2.11      18.63 f
  transmitter/enc/enc_inst_5b/U90/ZN (INVX0)              0.14      18.77 r
  transmitter/enc/enc_inst_5b/U608/ZN (INVX0)             0.13      18.90 f
  transmitter/enc/enc_inst_5b/U426/Z (DELLN2X2)           2.09      20.99 f
  transmitter/enc/enc_inst_5b/U609/ZN (INVX0)             0.15      21.14 r
  transmitter/enc/enc_inst_5b/U89/QN (NOR2X0)             0.16      21.30 f
  transmitter/enc/enc_inst_5b/U593/ZN (INVX0)             0.13      21.43 r
  transmitter/enc/enc_inst_5b/U440/Z (DELLN2X2)           1.89      23.32 r
  transmitter/enc/enc_inst_5b/U594/ZN (INVX0)             0.17      23.49 f
  transmitter/enc/enc_inst_5b/U76/ZN (INVX0)              0.12      23.61 r
  transmitter/enc/enc_inst_5b/U651/ZN (INVX0)             0.12      23.72 f
  transmitter/enc/enc_inst_5b/U381/Z (DELLN2X2)           2.08      25.81 f
  transmitter/enc/enc_inst_5b/U652/ZN (INVX0)             0.14      25.95 r
  transmitter/enc/enc_inst_5b/U517/ZN (INVX0)             0.13      26.08 f
  transmitter/enc/enc_inst_5b/U485/Z (DELLN2X2)           2.09      28.17 f
  transmitter/enc/enc_inst_5b/U518/ZN (INVX0)             0.15      28.32 r
  transmitter/enc/enc_inst_5b/U60/QN (NOR2X0)             0.18      28.50 f
  transmitter/enc/enc_inst_5b/U654/ZN (INVX0)             0.12      28.61 r
  transmitter/enc/enc_inst_5b/U383/Z (DELLN2X2)           1.88      30.50 r
  transmitter/enc/enc_inst_5b/U656/ZN (INVX0)             0.18      30.67 f
  transmitter/enc/enc_inst_5b/U322/Z (DELLN2X2)           2.11      32.78 f
  transmitter/enc/enc_inst_5b/U30/ZN (INVX0)              0.14      32.92 r
  transmitter/enc/enc_inst_5b/U29/Q (OA22X1)              0.26      33.18 r
  transmitter/enc/enc_inst_5b/U28/Q (AND3X1)              0.31      33.49 r
  transmitter/enc/enc_inst_5b/U535/ZN (INVX0)             0.13      33.62 f
  transmitter/enc/enc_inst_5b/U480/Z (DELLN2X2)           2.09      35.70 f
  transmitter/enc/enc_inst_5b/U537/ZN (INVX0)             0.15      35.85 r
  transmitter/enc/enc_inst_5b/U22/QN (NAND4X0)            0.18      36.02 f
  transmitter/enc/enc_inst_5b/U645/ZN (INVX0)             0.13      36.15 r
  transmitter/enc/enc_inst_5b/U385/Z (DELLN2X2)           1.89      38.04 r
  transmitter/enc/enc_inst_5b/U646/ZN (INVX0)             0.19      38.24 f
  transmitter/enc/enc_inst_5b/U456/Q (XOR2X2)             0.36      38.60 r
  transmitter/enc/enc_inst_5b/U567/ZN (INVX0)             0.12      38.72 f
  transmitter/enc/enc_inst_5b/U455/Z (DELLN2X2)           2.09      40.80 f
  transmitter/enc/enc_inst_5b/U569/ZN (INVX0)             0.14      40.94 r
  transmitter/enc/enc_inst_5b/U190/Q (AO22X1)             0.29      41.23 r
  transmitter/enc/enc_inst_5b/U573/ZN (INVX0)             0.12      41.36 f
  transmitter/enc/enc_inst_5b/U450/Z (DELLN2X2)           2.09      43.44 f
  transmitter/enc/enc_inst_5b/U574/ZN (INVX0)             0.17      43.61 r
  transmitter/enc/enc_inst_5b/U471/Q (XOR2X2)             0.34      43.94 r
  transmitter/enc/enc_inst_5b/U547/ZN (INVX0)             0.12      44.06 f
  transmitter/enc/enc_inst_5b/U469/Z (DELLN2X2)           2.09      46.15 f
  transmitter/enc/enc_inst_5b/U548/ZN (INVX0)             0.17      46.32 r
  transmitter/enc/enc_inst_5b/U227/Q (XOR2X2)             0.41      46.72 f
  transmitter/enc/enc_inst_5b/U717/ZN (INVX0)             0.11      46.83 r
  transmitter/enc/enc_inst_5b/U623/ZN (INVX0)             0.11      46.95 f
  transmitter/enc/enc_inst_5b/U413/Z (DELLN2X2)           2.08      49.03 f
  transmitter/enc/enc_inst_5b/U624/ZN (INVX0)             0.15      49.18 r
  transmitter/enc/enc_inst_5b/U406/Z (DELLN2X2)           1.90      51.08 r
  transmitter/enc/enc_inst_5b/U719/ZN (INVX0)             0.18      51.26 f
  transmitter/enc/enc_inst_5b/U321/Z (DELLN2X2)           2.11      53.37 f
  transmitter/enc/enc_inst_5b/U749/ZN (INVX0)             0.15      53.52 r
  transmitter/enc/enc_inst_5b/U658/Z (DELLN2X2)           1.90      55.42 r
  transmitter/enc/enc_inst_5b/U182/Q (AND2X1)             0.32      55.74 r
  transmitter/enc/enc_inst_5b/U162/Q (XNOR3X2)            0.44      56.18 f
  transmitter/enc/enc_inst_5b/U163/ZN (INVX0)             0.14      56.31 r
  transmitter/enc/enc_inst_5b/disparity_6b[2] (enc_5b)
                                                          0.00      56.31 r
  transmitter/enc/enc_inst_3b/disparity_6b[2] (enc_3b)
                                                          0.00      56.31 r
  transmitter/enc/enc_inst_3b/U49/QN (NOR3X0)             0.18      56.50 f
  transmitter/enc/enc_inst_3b/U321/ZN (INVX0)             0.12      56.61 r
  transmitter/enc/enc_inst_3b/U265/ZN (INVX0)             0.12      56.73 f
  transmitter/enc/enc_inst_3b/U164/Z (DELLN2X2)           2.08      58.81 f
  transmitter/enc/enc_inst_3b/U266/ZN (INVX0)             0.15      58.96 r
  transmitter/enc/enc_inst_3b/U165/Z (DELLN2X2)           1.90      60.87 r
  transmitter/enc/enc_inst_3b/U322/ZN (INVX0)             0.18      61.05 f
  transmitter/enc/enc_inst_3b/U123/Z (DELLN2X2)           2.10      63.15 f
  transmitter/enc/enc_inst_3b/U48/QN (NAND2X0)            0.19      63.34 r
  transmitter/enc/enc_inst_3b/U309/ZN (INVX0)             0.15      63.48 f
  transmitter/enc/enc_inst_3b/U268/ZN (INVX0)             0.11      63.60 r
  transmitter/enc/enc_inst_3b/U159/Z (DELLN2X2)           1.88      65.48 r
  transmitter/enc/enc_inst_3b/U269/ZN (INVX0)             0.18      65.65 f
  transmitter/enc/enc_inst_3b/U161/Z (DELLN2X2)           2.11      67.76 f
  transmitter/enc/enc_inst_3b/U310/ZN (INVX0)             0.14      67.90 r
  transmitter/enc/enc_inst_3b/U47/ZN (INVX0)              0.13      68.03 f
  transmitter/enc/enc_inst_3b/U313/ZN (INVX0)             0.10      68.13 r
  transmitter/enc/enc_inst_3b/U271/ZN (INVX0)             0.11      68.24 f
  transmitter/enc/enc_inst_3b/U155/Z (DELLN2X2)           2.08      70.33 f
  transmitter/enc/enc_inst_3b/U272/ZN (INVX0)             0.15      70.48 r
  transmitter/enc/enc_inst_3b/U157/Z (DELLN2X2)           1.90      72.38 r
  transmitter/enc/enc_inst_3b/U314/ZN (INVX0)             0.18      72.56 f
  transmitter/enc/enc_inst_3b/U226/Z (DELLN2X2)           2.10      74.66 f
  transmitter/enc/enc_inst_3b/U228/QN (NAND3X4)           0.48      75.15 r
  transmitter/enc/enc_inst_3b/U12/QN (NAND2X0)            0.15      75.30 f
  transmitter/enc/enc_inst_3b/U209/ZN (INVX0)             0.12      75.42 r
  transmitter/enc/enc_inst_3b/U204/Z (DELLN2X2)           1.88      77.30 r
  transmitter/enc/enc_inst_3b/U211/ZN (INVX0)             0.17      77.47 f
  transmitter/enc/enc_inst_3b/U13/ZN (INVX0)              0.12      77.59 r
  transmitter/enc/enc_inst_3b/U20/QN (NAND4X0)            0.19      77.78 f
  transmitter/enc/enc_inst_3b/U291/ZN (INVX0)             0.13      77.91 r
  transmitter/enc/enc_inst_3b/U144/Z (DELLN2X2)           1.89      79.80 r
  transmitter/enc/enc_inst_3b/U293/ZN (INVX0)             0.18      79.97 f
  transmitter/enc/enc_inst_3b/U78/Z (DELLN2X2)            2.10      82.07 f
  transmitter/enc/enc_inst_3b/dataout[0] (enc_3b)         0.00      82.07 f
  transmitter/enc/controller/data_4b[0] (control_enc)     0.00      82.07 f
  transmitter/enc/controller/U86/Z (DELLN2X2)             2.08      84.16 f
  transmitter/enc/controller/dataout[0] (control_enc)     0.00      84.16 f
  transmitter/enc/dataout_ff/d[0] (dff_enc_WIDTH10)       0.00      84.16 f
  transmitter/enc/dataout_ff/q_reg[0]/D (DFFARX1)         0.03      84.19 f
  data arrival time                                                 84.19

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/dataout_ff/q_reg[0]/CLK (DFFARX1)       0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                -84.19
  --------------------------------------------------------------------------
  slack (MET)                                                      165.36


  Startpoint: transmitter/enc/data_ff/q_reg[3]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/dataout_ff/q_reg[7]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max
  enc_5b             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/data_ff/q_reg[3]/CLK (DFFARX1)          0.00       0.00 r
  transmitter/enc/data_ff/q_reg[3]/Q (DFFARX1)            0.68       0.68 f
  transmitter/enc/data_ff/q[3] (dff_enc_WIDTH8)           0.00       0.68 f
  transmitter/enc/U26/Z (DELLN2X2)                        2.10       2.77 f
  transmitter/enc/enc_inst_5b/datain[3] (enc_5b)          0.00       2.77 f
  transmitter/enc/enc_inst_5b/U128/Z (DELLN2X2)           2.17       4.94 f
  transmitter/enc/enc_inst_5b/U142/Z (DELLN2X2)           2.17       7.11 f
  transmitter/enc/enc_inst_5b/U106/ZN (INVX0)             0.14       7.25 r
  transmitter/enc/enc_inst_5b/U720/ZN (INVX0)             0.13       7.38 f
  transmitter/enc/enc_inst_5b/U625/ZN (INVX0)             0.11       7.49 r
  transmitter/enc/enc_inst_5b/U408/Z (DELLN2X2)           1.88       9.37 r
  transmitter/enc/enc_inst_5b/U626/ZN (INVX0)             0.18       9.55 f
  transmitter/enc/enc_inst_5b/U402/Z (DELLN2X2)           2.11      11.65 f
  transmitter/enc/enc_inst_5b/U721/ZN (INVX0)             0.14      11.80 r
  transmitter/enc/enc_inst_5b/U529/ZN (INVX0)             0.13      11.93 f
  transmitter/enc/enc_inst_5b/U483/Z (DELLN2X2)           2.09      14.02 f
  transmitter/enc/enc_inst_5b/U530/ZN (INVX0)             0.15      14.17 r
  transmitter/enc/enc_inst_5b/U91/QN (NOR2X0)             0.18      14.34 f
  transmitter/enc/enc_inst_5b/U687/ZN (INVX0)             0.12      14.46 r
  transmitter/enc/enc_inst_5b/U362/Z (DELLN2X2)           1.88      16.34 r
  transmitter/enc/enc_inst_5b/U688/ZN (INVX0)             0.18      16.52 f
  transmitter/enc/enc_inst_5b/U311/Z (DELLN2X2)           2.11      18.63 f
  transmitter/enc/enc_inst_5b/U90/ZN (INVX0)              0.14      18.77 r
  transmitter/enc/enc_inst_5b/U608/ZN (INVX0)             0.13      18.90 f
  transmitter/enc/enc_inst_5b/U426/Z (DELLN2X2)           2.09      20.99 f
  transmitter/enc/enc_inst_5b/U609/ZN (INVX0)             0.15      21.14 r
  transmitter/enc/enc_inst_5b/U89/QN (NOR2X0)             0.16      21.30 f
  transmitter/enc/enc_inst_5b/U593/ZN (INVX0)             0.13      21.43 r
  transmitter/enc/enc_inst_5b/U440/Z (DELLN2X2)           1.89      23.32 r
  transmitter/enc/enc_inst_5b/U594/ZN (INVX0)             0.17      23.49 f
  transmitter/enc/enc_inst_5b/U76/ZN (INVX0)              0.12      23.61 r
  transmitter/enc/enc_inst_5b/U651/ZN (INVX0)             0.12      23.72 f
  transmitter/enc/enc_inst_5b/U381/Z (DELLN2X2)           2.08      25.81 f
  transmitter/enc/enc_inst_5b/U652/ZN (INVX0)             0.14      25.95 r
  transmitter/enc/enc_inst_5b/U517/ZN (INVX0)             0.13      26.08 f
  transmitter/enc/enc_inst_5b/U485/Z (DELLN2X2)           2.09      28.17 f
  transmitter/enc/enc_inst_5b/U518/ZN (INVX0)             0.15      28.32 r
  transmitter/enc/enc_inst_5b/U60/QN (NOR2X0)             0.18      28.50 f
  transmitter/enc/enc_inst_5b/U654/ZN (INVX0)             0.12      28.61 r
  transmitter/enc/enc_inst_5b/U383/Z (DELLN2X2)           1.88      30.50 r
  transmitter/enc/enc_inst_5b/U656/ZN (INVX0)             0.18      30.67 f
  transmitter/enc/enc_inst_5b/U322/Z (DELLN2X2)           2.11      32.78 f
  transmitter/enc/enc_inst_5b/U30/ZN (INVX0)              0.14      32.92 r
  transmitter/enc/enc_inst_5b/U29/Q (OA22X1)              0.26      33.18 r
  transmitter/enc/enc_inst_5b/U28/Q (AND3X1)              0.31      33.49 r
  transmitter/enc/enc_inst_5b/U535/ZN (INVX0)             0.13      33.62 f
  transmitter/enc/enc_inst_5b/U479/Z (DELLN2X2)           2.09      35.70 f
  transmitter/enc/enc_inst_5b/U536/ZN (INVX0)             0.15      35.85 r
  transmitter/enc/enc_inst_5b/U18/QN (NAND4X0)            0.22      36.07 f
  transmitter/enc/enc_inst_5b/U669/ZN (INVX0)             0.14      36.20 r
  transmitter/enc/enc_inst_5b/U374/Z (DELLN2X2)           1.89      38.10 r
  transmitter/enc/enc_inst_5b/U670/ZN (INVX0)             0.18      38.28 f
  transmitter/enc/enc_inst_5b/U194/Z (DELLN2X2)           2.10      40.38 f
  transmitter/enc/enc_inst_5b/dout[3] (enc_5b)            0.00      40.38 f
  transmitter/enc/controller/data_6b[3] (control_enc)     0.00      40.38 f
  transmitter/enc/controller/U79/Z (DELLN2X2)             2.08      42.46 f
  transmitter/enc/controller/dataout[7] (control_enc)     0.00      42.46 f
  transmitter/enc/dataout_ff/d[7] (dff_enc_WIDTH10)       0.00      42.46 f
  transmitter/enc/dataout_ff/q_reg[7]/D (DFFARX1)         0.03      42.49 f
  data arrival time                                                 42.49

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/dataout_ff/q_reg[7]/CLK (DFFARX1)       0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                -42.49
  --------------------------------------------------------------------------
  slack (MET)                                                      207.06


  Startpoint: transmitter/enc/data_ff/q_reg[3]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/dataout_ff/q_reg[6]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max
  enc_5b             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/data_ff/q_reg[3]/CLK (DFFARX1)          0.00       0.00 r
  transmitter/enc/data_ff/q_reg[3]/Q (DFFARX1)            0.68       0.68 f
  transmitter/enc/data_ff/q[3] (dff_enc_WIDTH8)           0.00       0.68 f
  transmitter/enc/U26/Z (DELLN2X2)                        2.10       2.77 f
  transmitter/enc/enc_inst_5b/datain[3] (enc_5b)          0.00       2.77 f
  transmitter/enc/enc_inst_5b/U128/Z (DELLN2X2)           2.17       4.94 f
  transmitter/enc/enc_inst_5b/U142/Z (DELLN2X2)           2.17       7.11 f
  transmitter/enc/enc_inst_5b/U106/ZN (INVX0)             0.14       7.25 r
  transmitter/enc/enc_inst_5b/U720/ZN (INVX0)             0.13       7.38 f
  transmitter/enc/enc_inst_5b/U625/ZN (INVX0)             0.11       7.49 r
  transmitter/enc/enc_inst_5b/U408/Z (DELLN2X2)           1.88       9.37 r
  transmitter/enc/enc_inst_5b/U626/ZN (INVX0)             0.18       9.55 f
  transmitter/enc/enc_inst_5b/U402/Z (DELLN2X2)           2.11      11.65 f
  transmitter/enc/enc_inst_5b/U721/ZN (INVX0)             0.14      11.80 r
  transmitter/enc/enc_inst_5b/U529/ZN (INVX0)             0.13      11.93 f
  transmitter/enc/enc_inst_5b/U483/Z (DELLN2X2)           2.09      14.02 f
  transmitter/enc/enc_inst_5b/U530/ZN (INVX0)             0.15      14.17 r
  transmitter/enc/enc_inst_5b/U91/QN (NOR2X0)             0.18      14.34 f
  transmitter/enc/enc_inst_5b/U687/ZN (INVX0)             0.12      14.46 r
  transmitter/enc/enc_inst_5b/U362/Z (DELLN2X2)           1.88      16.34 r
  transmitter/enc/enc_inst_5b/U688/ZN (INVX0)             0.18      16.52 f
  transmitter/enc/enc_inst_5b/U311/Z (DELLN2X2)           2.11      18.63 f
  transmitter/enc/enc_inst_5b/U90/ZN (INVX0)              0.14      18.77 r
  transmitter/enc/enc_inst_5b/U608/ZN (INVX0)             0.13      18.90 f
  transmitter/enc/enc_inst_5b/U426/Z (DELLN2X2)           2.09      20.99 f
  transmitter/enc/enc_inst_5b/U609/ZN (INVX0)             0.15      21.14 r
  transmitter/enc/enc_inst_5b/U89/QN (NOR2X0)             0.16      21.30 f
  transmitter/enc/enc_inst_5b/U593/ZN (INVX0)             0.13      21.43 r
  transmitter/enc/enc_inst_5b/U440/Z (DELLN2X2)           1.89      23.32 r
  transmitter/enc/enc_inst_5b/U594/ZN (INVX0)             0.17      23.49 f
  transmitter/enc/enc_inst_5b/U76/ZN (INVX0)              0.12      23.61 r
  transmitter/enc/enc_inst_5b/U651/ZN (INVX0)             0.12      23.72 f
  transmitter/enc/enc_inst_5b/U381/Z (DELLN2X2)           2.08      25.81 f
  transmitter/enc/enc_inst_5b/U652/ZN (INVX0)             0.14      25.95 r
  transmitter/enc/enc_inst_5b/U517/ZN (INVX0)             0.13      26.08 f
  transmitter/enc/enc_inst_5b/U485/Z (DELLN2X2)           2.09      28.17 f
  transmitter/enc/enc_inst_5b/U518/ZN (INVX0)             0.15      28.32 r
  transmitter/enc/enc_inst_5b/U60/QN (NOR2X0)             0.18      28.50 f
  transmitter/enc/enc_inst_5b/U654/ZN (INVX0)             0.12      28.61 r
  transmitter/enc/enc_inst_5b/U383/Z (DELLN2X2)           1.88      30.50 r
  transmitter/enc/enc_inst_5b/U656/ZN (INVX0)             0.18      30.67 f
  transmitter/enc/enc_inst_5b/U322/Z (DELLN2X2)           2.11      32.78 f
  transmitter/enc/enc_inst_5b/U30/ZN (INVX0)              0.14      32.92 r
  transmitter/enc/enc_inst_5b/U29/Q (OA22X1)              0.26      33.18 r
  transmitter/enc/enc_inst_5b/U28/Q (AND3X1)              0.31      33.49 r
  transmitter/enc/enc_inst_5b/U535/ZN (INVX0)             0.13      33.62 f
  transmitter/enc/enc_inst_5b/U480/Z (DELLN2X2)           2.09      35.70 f
  transmitter/enc/enc_inst_5b/U537/ZN (INVX0)             0.15      35.85 r
  transmitter/enc/enc_inst_5b/U22/QN (NAND4X0)            0.18      36.02 f
  transmitter/enc/enc_inst_5b/U645/ZN (INVX0)             0.13      36.15 r
  transmitter/enc/enc_inst_5b/U386/Z (DELLN2X2)           1.89      38.04 r
  transmitter/enc/enc_inst_5b/U647/ZN (INVX0)             0.18      38.22 f
  transmitter/enc/enc_inst_5b/U208/Z (DELLN2X2)           2.10      40.32 f
  transmitter/enc/enc_inst_5b/dout[2] (enc_5b)            0.00      40.32 f
  transmitter/enc/controller/data_6b[2] (control_enc)     0.00      40.32 f
  transmitter/enc/controller/U80/Z (DELLN2X2)             2.08      42.40 f
  transmitter/enc/controller/dataout[6] (control_enc)     0.00      42.40 f
  transmitter/enc/dataout_ff/d[6] (dff_enc_WIDTH10)       0.00      42.40 f
  transmitter/enc/dataout_ff/q_reg[6]/D (DFFARX1)         0.03      42.43 f
  data arrival time                                                 42.43

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/dataout_ff/q_reg[6]/CLK (DFFARX1)       0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                -42.43
  --------------------------------------------------------------------------
  slack (MET)                                                      207.12


  Startpoint: transmitter/enc/data_ff/q_reg[0]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/dataout_ff/q_reg[5]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max
  enc_5b             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/data_ff/q_reg[0]/CLK (DFFARX1)          0.00       0.00 r
  transmitter/enc/data_ff/q_reg[0]/Q (DFFARX1)            0.68       0.68 f
  transmitter/enc/data_ff/q[0] (dff_enc_WIDTH8)           0.00       0.68 f
  transmitter/enc/U10/Z (DELLN2X2)                        2.10       2.77 f
  transmitter/enc/enc_inst_5b/datain[0] (enc_5b)          0.00       2.77 f
  transmitter/enc/enc_inst_5b/U130/Z (DELLN2X2)           2.17       4.94 f
  transmitter/enc/enc_inst_5b/U146/Z (DELLN2X2)           2.17       7.11 f
  transmitter/enc/enc_inst_5b/U86/Z (DELLN2X2)            2.17       9.28 f
  transmitter/enc/enc_inst_5b/U97/ZN (INVX0)              0.14       9.43 r
  transmitter/enc/enc_inst_5b/U708/ZN (INVX0)             0.13       9.56 f
  transmitter/enc/enc_inst_5b/U346/Z (DELLN2X2)           2.09      11.65 f
  transmitter/enc/enc_inst_5b/U709/ZN (INVX0)             0.15      11.80 r
  transmitter/enc/enc_inst_5b/U316/Z (DELLN2X2)           1.90      13.70 r
  transmitter/enc/enc_inst_5b/U564/ZN (INVX0)             0.18      13.88 f
  transmitter/enc/enc_inst_5b/U452/Z (DELLN2X2)           2.11      15.98 f
  transmitter/enc/enc_inst_5b/U565/ZN (INVX0)             0.15      16.13 r
  transmitter/enc/enc_inst_5b/U88/QN (NOR2X0)             0.18      16.31 f
  transmitter/enc/enc_inst_5b/U705/ZN (INVX0)             0.12      16.43 r
  transmitter/enc/enc_inst_5b/U344/Z (DELLN2X2)           1.88      18.31 r
  transmitter/enc/enc_inst_5b/U706/ZN (INVX0)             0.17      18.48 f
  transmitter/enc/enc_inst_5b/U596/ZN (INVX0)             0.12      18.60 r
  transmitter/enc/enc_inst_5b/U434/Z (DELLN2X2)           1.88      20.49 r
  transmitter/enc/enc_inst_5b/U597/ZN (INVX0)             0.17      20.66 f
  transmitter/enc/enc_inst_5b/U85/ZN (INVX0)              0.12      20.77 r
  transmitter/enc/enc_inst_5b/U639/ZN (INVX0)             0.12      20.89 f
  transmitter/enc/enc_inst_5b/U389/Z (DELLN2X2)           2.08      22.97 f
  transmitter/enc/enc_inst_5b/U640/ZN (INVX0)             0.15      23.12 r
  transmitter/enc/enc_inst_5b/U84/QN (NOR2X0)             0.18      23.30 f
  transmitter/enc/enc_inst_5b/U684/ZN (INVX0)             0.12      23.42 r
  transmitter/enc/enc_inst_5b/U360/Z (DELLN2X2)           1.88      25.30 r
  transmitter/enc/enc_inst_5b/U686/ZN (INVX0)             0.18      25.48 f
  transmitter/enc/enc_inst_5b/U274/Z (DELLN2X2)           2.10      27.58 f
  transmitter/enc/enc_inst_5b/U172/Q (AND3X4)             0.53      28.11 f
  transmitter/enc/enc_inst_5b/U173/ZN (INVX0)             0.13      28.24 r
  transmitter/enc/enc_inst_5b/U168/Z (DELLN2X2)           1.89      30.12 r
  transmitter/enc/enc_inst_5b/U287/QN (NAND3X1)           0.43      30.56 f
  transmitter/enc/enc_inst_5b/U285/Z (DELLN2X2)           2.09      32.64 f
  transmitter/enc/enc_inst_5b/U41/QN (NAND2X0)            0.18      32.82 r
  transmitter/enc/enc_inst_5b/U476/Q (AND4X4)             0.56      33.38 r
  transmitter/enc/enc_inst_5b/U541/ZN (INVX0)             0.15      33.53 f
  transmitter/enc/enc_inst_5b/U475/Z (DELLN2X2)           2.10      35.63 f
  transmitter/enc/enc_inst_5b/U543/ZN (INVX0)             0.15      35.78 r
  transmitter/enc/enc_inst_5b/U32/QN (NAND4X0)            0.22      36.00 f
  transmitter/enc/enc_inst_5b/U663/ZN (INVX0)             0.13      36.12 r
  transmitter/enc/enc_inst_5b/U379/Z (DELLN2X2)           1.89      38.01 r
  transmitter/enc/enc_inst_5b/U665/ZN (INVX0)             0.18      38.19 f
  transmitter/enc/enc_inst_5b/U188/Z (DELLN2X2)           2.10      40.29 f
  transmitter/enc/enc_inst_5b/dout[1] (enc_5b)            0.00      40.29 f
  transmitter/enc/controller/data_6b[1] (control_enc)     0.00      40.29 f
  transmitter/enc/controller/U81/Z (DELLN2X2)             2.08      42.37 f
  transmitter/enc/controller/dataout[5] (control_enc)     0.00      42.37 f
  transmitter/enc/dataout_ff/d[5] (dff_enc_WIDTH10)       0.00      42.37 f
  transmitter/enc/dataout_ff/q_reg[5]/D (DFFARX1)         0.03      42.41 f
  data arrival time                                                 42.41

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/dataout_ff/q_reg[5]/CLK (DFFARX1)       0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                -42.41
  --------------------------------------------------------------------------
  slack (MET)                                                      207.15


  Startpoint: transmitter/enc/data_ff/q_reg[3]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/dataout_ff/q_reg[9]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max
  enc_5b             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/data_ff/q_reg[3]/CLK (DFFARX1)          0.00       0.00 r
  transmitter/enc/data_ff/q_reg[3]/Q (DFFARX1)            0.68       0.68 f
  transmitter/enc/data_ff/q[3] (dff_enc_WIDTH8)           0.00       0.68 f
  transmitter/enc/U26/Z (DELLN2X2)                        2.10       2.77 f
  transmitter/enc/enc_inst_5b/datain[3] (enc_5b)          0.00       2.77 f
  transmitter/enc/enc_inst_5b/U128/Z (DELLN2X2)           2.17       4.94 f
  transmitter/enc/enc_inst_5b/U142/Z (DELLN2X2)           2.17       7.11 f
  transmitter/enc/enc_inst_5b/U106/ZN (INVX0)             0.14       7.25 r
  transmitter/enc/enc_inst_5b/U720/ZN (INVX0)             0.13       7.38 f
  transmitter/enc/enc_inst_5b/U625/ZN (INVX0)             0.11       7.49 r
  transmitter/enc/enc_inst_5b/U408/Z (DELLN2X2)           1.88       9.37 r
  transmitter/enc/enc_inst_5b/U626/ZN (INVX0)             0.18       9.55 f
  transmitter/enc/enc_inst_5b/U402/Z (DELLN2X2)           2.11      11.65 f
  transmitter/enc/enc_inst_5b/U721/ZN (INVX0)             0.14      11.80 r
  transmitter/enc/enc_inst_5b/U529/ZN (INVX0)             0.13      11.93 f
  transmitter/enc/enc_inst_5b/U483/Z (DELLN2X2)           2.09      14.02 f
  transmitter/enc/enc_inst_5b/U530/ZN (INVX0)             0.15      14.17 r
  transmitter/enc/enc_inst_5b/U91/QN (NOR2X0)             0.18      14.34 f
  transmitter/enc/enc_inst_5b/U687/ZN (INVX0)             0.12      14.46 r
  transmitter/enc/enc_inst_5b/U362/Z (DELLN2X2)           1.88      16.34 r
  transmitter/enc/enc_inst_5b/U688/ZN (INVX0)             0.18      16.52 f
  transmitter/enc/enc_inst_5b/U311/Z (DELLN2X2)           2.11      18.63 f
  transmitter/enc/enc_inst_5b/U90/ZN (INVX0)              0.14      18.77 r
  transmitter/enc/enc_inst_5b/U608/ZN (INVX0)             0.13      18.90 f
  transmitter/enc/enc_inst_5b/U426/Z (DELLN2X2)           2.09      20.99 f
  transmitter/enc/enc_inst_5b/U609/ZN (INVX0)             0.15      21.14 r
  transmitter/enc/enc_inst_5b/U89/QN (NOR2X0)             0.16      21.30 f
  transmitter/enc/enc_inst_5b/U593/ZN (INVX0)             0.13      21.43 r
  transmitter/enc/enc_inst_5b/U440/Z (DELLN2X2)           1.89      23.32 r
  transmitter/enc/enc_inst_5b/U594/ZN (INVX0)             0.17      23.49 f
  transmitter/enc/enc_inst_5b/U76/ZN (INVX0)              0.12      23.61 r
  transmitter/enc/enc_inst_5b/U651/ZN (INVX0)             0.12      23.72 f
  transmitter/enc/enc_inst_5b/U381/Z (DELLN2X2)           2.08      25.81 f
  transmitter/enc/enc_inst_5b/U652/ZN (INVX0)             0.14      25.95 r
  transmitter/enc/enc_inst_5b/U517/ZN (INVX0)             0.13      26.08 f
  transmitter/enc/enc_inst_5b/U485/Z (DELLN2X2)           2.09      28.17 f
  transmitter/enc/enc_inst_5b/U518/ZN (INVX0)             0.15      28.32 r
  transmitter/enc/enc_inst_5b/U60/QN (NOR2X0)             0.18      28.50 f
  transmitter/enc/enc_inst_5b/U654/ZN (INVX0)             0.12      28.61 r
  transmitter/enc/enc_inst_5b/U384/Z (DELLN2X2)           1.88      30.50 r
  transmitter/enc/enc_inst_5b/U655/ZN (INVX0)             0.18      30.67 f
  transmitter/enc/enc_inst_5b/U166/QN (NOR4X1)            0.35      31.02 r
  transmitter/enc/enc_inst_5b/U54/Q (OA22X1)              0.27      31.30 r
  transmitter/enc/enc_inst_5b/U235/Q (AND4X4)             0.53      31.83 r
  transmitter/enc/enc_inst_5b/U178/Z (DELLN2X2)           1.92      33.75 r
  transmitter/enc/enc_inst_5b/U5/Q (OA21X1)               0.32      34.07 r
  transmitter/enc/enc_inst_5b/U4/Q (OA221X1)              0.27      34.34 r
  transmitter/enc/enc_inst_5b/U3/QN (NAND4X0)             0.22      34.56 f
  transmitter/enc/enc_inst_5b/U648/ZN (INVX0)             0.14      34.70 r
  transmitter/enc/enc_inst_5b/U388/Z (DELLN2X2)           1.89      36.59 r
  transmitter/enc/enc_inst_5b/U650/ZN (INVX0)             0.18      36.77 f
  transmitter/enc/enc_inst_5b/U206/Z (DELLN2X2)           2.10      38.87 f
  transmitter/enc/enc_inst_5b/dout[5] (enc_5b)            0.00      38.87 f
  transmitter/enc/controller/data_6b[5] (control_enc)     0.00      38.87 f
  transmitter/enc/controller/U77/Z (DELLN2X2)             2.08      40.95 f
  transmitter/enc/controller/dataout[9] (control_enc)     0.00      40.95 f
  transmitter/enc/dataout_ff/d[9] (dff_enc_WIDTH10)       0.00      40.95 f
  transmitter/enc/dataout_ff/q_reg[9]/D (DFFARX1)         0.03      40.98 f
  data arrival time                                                 40.98

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/dataout_ff/q_reg[9]/CLK (DFFARX1)       0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                -40.98
  --------------------------------------------------------------------------
  slack (MET)                                                      208.57


  Startpoint: transmitter/enc/data_ff/q_reg[3]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/dataout_ff/q_reg[4]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max
  enc_5b             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/data_ff/q_reg[3]/CLK (DFFARX1)          0.00       0.00 r
  transmitter/enc/data_ff/q_reg[3]/Q (DFFARX1)            0.68       0.68 f
  transmitter/enc/data_ff/q[3] (dff_enc_WIDTH8)           0.00       0.68 f
  transmitter/enc/U26/Z (DELLN2X2)                        2.10       2.77 f
  transmitter/enc/enc_inst_5b/datain[3] (enc_5b)          0.00       2.77 f
  transmitter/enc/enc_inst_5b/U128/Z (DELLN2X2)           2.17       4.94 f
  transmitter/enc/enc_inst_5b/U142/Z (DELLN2X2)           2.17       7.11 f
  transmitter/enc/enc_inst_5b/U106/ZN (INVX0)             0.14       7.25 r
  transmitter/enc/enc_inst_5b/U720/ZN (INVX0)             0.13       7.38 f
  transmitter/enc/enc_inst_5b/U625/ZN (INVX0)             0.11       7.49 r
  transmitter/enc/enc_inst_5b/U408/Z (DELLN2X2)           1.88       9.37 r
  transmitter/enc/enc_inst_5b/U626/ZN (INVX0)             0.18       9.55 f
  transmitter/enc/enc_inst_5b/U402/Z (DELLN2X2)           2.11      11.65 f
  transmitter/enc/enc_inst_5b/U721/ZN (INVX0)             0.14      11.80 r
  transmitter/enc/enc_inst_5b/U529/ZN (INVX0)             0.13      11.93 f
  transmitter/enc/enc_inst_5b/U483/Z (DELLN2X2)           2.09      14.02 f
  transmitter/enc/enc_inst_5b/U530/ZN (INVX0)             0.15      14.17 r
  transmitter/enc/enc_inst_5b/U91/QN (NOR2X0)             0.18      14.34 f
  transmitter/enc/enc_inst_5b/U687/ZN (INVX0)             0.12      14.46 r
  transmitter/enc/enc_inst_5b/U362/Z (DELLN2X2)           1.88      16.34 r
  transmitter/enc/enc_inst_5b/U688/ZN (INVX0)             0.18      16.52 f
  transmitter/enc/enc_inst_5b/U311/Z (DELLN2X2)           2.11      18.63 f
  transmitter/enc/enc_inst_5b/U90/ZN (INVX0)              0.14      18.77 r
  transmitter/enc/enc_inst_5b/U608/ZN (INVX0)             0.13      18.90 f
  transmitter/enc/enc_inst_5b/U426/Z (DELLN2X2)           2.09      20.99 f
  transmitter/enc/enc_inst_5b/U609/ZN (INVX0)             0.15      21.14 r
  transmitter/enc/enc_inst_5b/U89/QN (NOR2X0)             0.16      21.30 f
  transmitter/enc/enc_inst_5b/U593/ZN (INVX0)             0.13      21.43 r
  transmitter/enc/enc_inst_5b/U440/Z (DELLN2X2)           1.89      23.32 r
  transmitter/enc/enc_inst_5b/U594/ZN (INVX0)             0.17      23.49 f
  transmitter/enc/enc_inst_5b/U76/ZN (INVX0)              0.12      23.61 r
  transmitter/enc/enc_inst_5b/U651/ZN (INVX0)             0.12      23.72 f
  transmitter/enc/enc_inst_5b/U381/Z (DELLN2X2)           2.08      25.81 f
  transmitter/enc/enc_inst_5b/U652/ZN (INVX0)             0.14      25.95 r
  transmitter/enc/enc_inst_5b/U517/ZN (INVX0)             0.13      26.08 f
  transmitter/enc/enc_inst_5b/U485/Z (DELLN2X2)           2.09      28.17 f
  transmitter/enc/enc_inst_5b/U518/ZN (INVX0)             0.15      28.32 r
  transmitter/enc/enc_inst_5b/U60/QN (NOR2X0)             0.18      28.50 f
  transmitter/enc/enc_inst_5b/U654/ZN (INVX0)             0.12      28.61 r
  transmitter/enc/enc_inst_5b/U384/Z (DELLN2X2)           1.88      30.50 r
  transmitter/enc/enc_inst_5b/U655/ZN (INVX0)             0.18      30.67 f
  transmitter/enc/enc_inst_5b/U166/QN (NOR4X1)            0.35      31.02 r
  transmitter/enc/enc_inst_5b/U54/Q (OA22X1)              0.27      31.30 r
  transmitter/enc/enc_inst_5b/U235/Q (AND4X4)             0.53      31.83 r
  transmitter/enc/enc_inst_5b/U179/Z (DELLN2X2)           1.92      33.75 r
  transmitter/enc/enc_inst_5b/U52/Q (OA221X1)             0.34      34.09 r
  transmitter/enc/enc_inst_5b/U51/QN (NAND4X0)            0.22      34.31 f
  transmitter/enc/enc_inst_5b/U666/ZN (INVX0)             0.14      34.44 r
  transmitter/enc/enc_inst_5b/U372/Z (DELLN2X2)           1.89      36.34 r
  transmitter/enc/enc_inst_5b/U667/ZN (INVX0)             0.18      36.52 f
  transmitter/enc/enc_inst_5b/U192/Z (DELLN2X2)           2.10      38.62 f
  transmitter/enc/enc_inst_5b/dout[0] (enc_5b)            0.00      38.62 f
  transmitter/enc/controller/data_6b[0] (control_enc)     0.00      38.62 f
  transmitter/enc/controller/U82/Z (DELLN2X2)             2.08      40.70 f
  transmitter/enc/controller/dataout[4] (control_enc)     0.00      40.70 f
  transmitter/enc/dataout_ff/d[4] (dff_enc_WIDTH10)       0.00      40.70 f
  transmitter/enc/dataout_ff/q_reg[4]/D (DFFARX1)         0.03      40.73 f
  data arrival time                                                 40.73

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/dataout_ff/q_reg[4]/CLK (DFFARX1)       0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                -40.73
  --------------------------------------------------------------------------
  slack (MET)                                                      208.82


  Startpoint: transmitter/enc/data_ff/q_reg[3]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/dataout_ff/q_reg[8]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max
  enc_5b             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/data_ff/q_reg[3]/CLK (DFFARX1)          0.00       0.00 r
  transmitter/enc/data_ff/q_reg[3]/Q (DFFARX1)            0.68       0.68 f
  transmitter/enc/data_ff/q[3] (dff_enc_WIDTH8)           0.00       0.68 f
  transmitter/enc/U26/Z (DELLN2X2)                        2.10       2.77 f
  transmitter/enc/enc_inst_5b/datain[3] (enc_5b)          0.00       2.77 f
  transmitter/enc/enc_inst_5b/U128/Z (DELLN2X2)           2.17       4.94 f
  transmitter/enc/enc_inst_5b/U142/Z (DELLN2X2)           2.17       7.11 f
  transmitter/enc/enc_inst_5b/U106/ZN (INVX0)             0.14       7.25 r
  transmitter/enc/enc_inst_5b/U720/ZN (INVX0)             0.13       7.38 f
  transmitter/enc/enc_inst_5b/U625/ZN (INVX0)             0.11       7.49 r
  transmitter/enc/enc_inst_5b/U408/Z (DELLN2X2)           1.88       9.37 r
  transmitter/enc/enc_inst_5b/U626/ZN (INVX0)             0.18       9.55 f
  transmitter/enc/enc_inst_5b/U402/Z (DELLN2X2)           2.11      11.65 f
  transmitter/enc/enc_inst_5b/U721/ZN (INVX0)             0.14      11.80 r
  transmitter/enc/enc_inst_5b/U529/ZN (INVX0)             0.13      11.93 f
  transmitter/enc/enc_inst_5b/U483/Z (DELLN2X2)           2.09      14.02 f
  transmitter/enc/enc_inst_5b/U530/ZN (INVX0)             0.15      14.17 r
  transmitter/enc/enc_inst_5b/U91/QN (NOR2X0)             0.18      14.34 f
  transmitter/enc/enc_inst_5b/U687/ZN (INVX0)             0.12      14.46 r
  transmitter/enc/enc_inst_5b/U362/Z (DELLN2X2)           1.88      16.34 r
  transmitter/enc/enc_inst_5b/U688/ZN (INVX0)             0.18      16.52 f
  transmitter/enc/enc_inst_5b/U311/Z (DELLN2X2)           2.11      18.63 f
  transmitter/enc/enc_inst_5b/U90/ZN (INVX0)              0.14      18.77 r
  transmitter/enc/enc_inst_5b/U608/ZN (INVX0)             0.13      18.90 f
  transmitter/enc/enc_inst_5b/U426/Z (DELLN2X2)           2.09      20.99 f
  transmitter/enc/enc_inst_5b/U609/ZN (INVX0)             0.15      21.14 r
  transmitter/enc/enc_inst_5b/U89/QN (NOR2X0)             0.16      21.30 f
  transmitter/enc/enc_inst_5b/U593/ZN (INVX0)             0.13      21.43 r
  transmitter/enc/enc_inst_5b/U440/Z (DELLN2X2)           1.89      23.32 r
  transmitter/enc/enc_inst_5b/U594/ZN (INVX0)             0.17      23.49 f
  transmitter/enc/enc_inst_5b/U76/ZN (INVX0)              0.12      23.61 r
  transmitter/enc/enc_inst_5b/U651/ZN (INVX0)             0.12      23.72 f
  transmitter/enc/enc_inst_5b/U381/Z (DELLN2X2)           2.08      25.81 f
  transmitter/enc/enc_inst_5b/U652/ZN (INVX0)             0.14      25.95 r
  transmitter/enc/enc_inst_5b/U517/ZN (INVX0)             0.13      26.08 f
  transmitter/enc/enc_inst_5b/U486/Z (DELLN2X2)           2.09      28.17 f
  transmitter/enc/enc_inst_5b/U519/ZN (INVX0)             0.14      28.31 r
  transmitter/enc/enc_inst_5b/U10/Q (OA222X1)             0.37      28.68 r
  transmitter/enc/enc_inst_5b/U380/QN (OAI22X2)           0.44      29.12 f
  transmitter/enc/enc_inst_5b/U660/ZN (INVX0)             0.11      29.23 r
  transmitter/enc/enc_inst_5b/U377/Z (DELLN2X2)           1.88      31.10 r
  transmitter/enc/enc_inst_5b/U662/ZN (INVX0)             0.18      31.28 f
  transmitter/enc/enc_inst_5b/U186/Z (DELLN2X2)           2.10      33.38 f
  transmitter/enc/enc_inst_5b/dout[4] (enc_5b)            0.00      33.38 f
  transmitter/enc/controller/data_6b[4] (control_enc)     0.00      33.38 f
  transmitter/enc/controller/U78/Z (DELLN2X2)             2.08      35.46 f
  transmitter/enc/controller/dataout[8] (control_enc)     0.00      35.46 f
  transmitter/enc/dataout_ff/d[8] (dff_enc_WIDTH10)       0.00      35.46 f
  transmitter/enc/dataout_ff/q_reg[8]/D (DFFARX1)         0.03      35.50 f
  data arrival time                                                 35.50

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/dataout_ff/q_reg[8]/CLK (DFFARX1)       0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                -35.50
  --------------------------------------------------------------------------
  slack (MET)                                                      214.06


  Startpoint: receiver/dec/dff_data_in/q_reg[6]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dec_6b_5b/datout_reg[1]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  dec6b              8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dff_data_in/q_reg[6]/CLK (DFFARX1)         0.00       0.00 r
  receiver/dec/dff_data_in/q_reg[6]/Q (DFFARX1)           0.65       0.65 r
  receiver/dec/dff_data_in/q[6] (dff_width10)             0.00       0.65 r
  receiver/dec/dec_6b_5b/datin[2] (dec6b)                 0.00       0.65 r
  receiver/dec/dec_6b_5b/U101/Z (DELLN2X2)                1.90       2.54 r
  receiver/dec/dec_6b_5b/U126/Z (DELLN2X2)                1.96       4.50 r
  receiver/dec/dec_6b_5b/U428/ZN (INVX0)                  0.18       4.68 f
  receiver/dec/dec_6b_5b/U614/Z (DELLN2X2)                2.11       6.79 f
  receiver/dec/dec_6b_5b/U404/Z (DELLN2X2)                2.17       8.96 f
  receiver/dec/dec_6b_5b/U142/Z (DELLN2X2)                2.17      11.12 f
  receiver/dec/dec_6b_5b/U144/ZN (INVX0)                  0.15      11.27 r
  receiver/dec/dec_6b_5b/U93/QN (NOR2X0)                  0.18      11.45 f
  receiver/dec/dec_6b_5b/U508/ZN (INVX0)                  0.12      11.57 r
  receiver/dec/dec_6b_5b/U338/Z (DELLN2X2)                1.89      13.46 r
  receiver/dec/dec_6b_5b/U509/ZN (INVX0)                  0.18      13.64 f
  receiver/dec/dec_6b_5b/U202/Z (DELLN2X2)                2.10      15.74 f
  receiver/dec/dec_6b_5b/U89/QN (NAND2X0)                 0.19      15.93 r
  receiver/dec/dec_6b_5b/U586/ZN (INVX0)                  0.15      16.08 f
  receiver/dec/dec_6b_5b/U270/Z (DELLN2X2)                2.09      18.17 f
  receiver/dec/dec_6b_5b/U587/ZN (INVX0)                  0.15      18.32 r
  receiver/dec/dec_6b_5b/U231/Z (DELLN2X2)                1.91      20.23 r
  receiver/dec/dec_6b_5b/U77/QN (NOR2X0)                  0.22      20.45 f
  receiver/dec/dec_6b_5b/U475/Z (DELLN2X2)                2.12      22.56 f
  receiver/dec/dec_6b_5b/U75/QN (NOR3X0)                  0.27      22.83 r
  receiver/dec/dec_6b_5b/U226/Z (DELLN2X2)                1.94      24.77 r
  receiver/dec/dec_6b_5b/U74/Q (OA21X1)                   0.33      25.09 r
  receiver/dec/dec_6b_5b/U256/Z (DELLN2X2)                1.88      26.98 r
  receiver/dec/dec_6b_5b/U49/Q (OA21X1)                   0.32      27.30 r
  receiver/dec/dec_6b_5b/U48/Q (OA221X1)                  0.27      27.57 r
  receiver/dec/dec_6b_5b/U450/ZN (INVX0)                  0.13      27.69 f
  receiver/dec/dec_6b_5b/U376/Z (DELLN2X2)                2.09      29.78 f
  receiver/dec/dec_6b_5b/U452/ZN (INVX0)                  0.15      29.93 r
  receiver/dec/dec_6b_5b/U45/QN (NAND4X0)                 0.20      30.13 f
  receiver/dec/dec_6b_5b/datout_reg[1]/D (DFFARX1)        0.03      30.16 f
  data arrival time                                                 30.16

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dec_6b_5b/datout_reg[1]/CLK (DFFARX1)      0.00     249.90 r
  library setup time                                     -0.31     249.59
  data required time                                               249.59
  --------------------------------------------------------------------------
  data required time                                               249.59
  data arrival time                                                -30.16
  --------------------------------------------------------------------------
  slack (MET)                                                      219.43


  Startpoint: receiver/dec/dff_data_in/q_reg[6]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dec_6b_5b/datout_reg[2]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  dec6b              8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dff_data_in/q_reg[6]/CLK (DFFARX1)         0.00       0.00 r
  receiver/dec/dff_data_in/q_reg[6]/Q (DFFARX1)           0.65       0.65 r
  receiver/dec/dff_data_in/q[6] (dff_width10)             0.00       0.65 r
  receiver/dec/dec_6b_5b/datin[2] (dec6b)                 0.00       0.65 r
  receiver/dec/dec_6b_5b/U101/Z (DELLN2X2)                1.90       2.54 r
  receiver/dec/dec_6b_5b/U126/Z (DELLN2X2)                1.96       4.50 r
  receiver/dec/dec_6b_5b/U428/ZN (INVX0)                  0.18       4.68 f
  receiver/dec/dec_6b_5b/U614/Z (DELLN2X2)                2.11       6.79 f
  receiver/dec/dec_6b_5b/U404/Z (DELLN2X2)                2.17       8.96 f
  receiver/dec/dec_6b_5b/U142/Z (DELLN2X2)                2.17      11.12 f
  receiver/dec/dec_6b_5b/U144/ZN (INVX0)                  0.15      11.27 r
  receiver/dec/dec_6b_5b/U93/QN (NOR2X0)                  0.18      11.45 f
  receiver/dec/dec_6b_5b/U508/ZN (INVX0)                  0.12      11.57 r
  receiver/dec/dec_6b_5b/U338/Z (DELLN2X2)                1.89      13.46 r
  receiver/dec/dec_6b_5b/U509/ZN (INVX0)                  0.18      13.64 f
  receiver/dec/dec_6b_5b/U202/Z (DELLN2X2)                2.10      15.74 f
  receiver/dec/dec_6b_5b/U89/QN (NAND2X0)                 0.19      15.93 r
  receiver/dec/dec_6b_5b/U586/ZN (INVX0)                  0.15      16.08 f
  receiver/dec/dec_6b_5b/U270/Z (DELLN2X2)                2.09      18.17 f
  receiver/dec/dec_6b_5b/U587/ZN (INVX0)                  0.15      18.32 r
  receiver/dec/dec_6b_5b/U231/Z (DELLN2X2)                1.91      20.23 r
  receiver/dec/dec_6b_5b/U77/QN (NOR2X0)                  0.22      20.45 f
  receiver/dec/dec_6b_5b/U475/Z (DELLN2X2)                2.12      22.56 f
  receiver/dec/dec_6b_5b/U75/QN (NOR3X0)                  0.27      22.83 r
  receiver/dec/dec_6b_5b/U226/Z (DELLN2X2)                1.94      24.77 r
  receiver/dec/dec_6b_5b/U74/Q (OA21X1)                   0.33      25.09 r
  receiver/dec/dec_6b_5b/U256/Z (DELLN2X2)                1.88      26.98 r
  receiver/dec/dec_6b_5b/U49/Q (OA21X1)                   0.32      27.30 r
  receiver/dec/dec_6b_5b/U48/Q (OA221X1)                  0.27      27.57 r
  receiver/dec/dec_6b_5b/U450/ZN (INVX0)                  0.13      27.69 f
  receiver/dec/dec_6b_5b/U377/Z (DELLN2X2)                2.09      29.78 f
  receiver/dec/dec_6b_5b/U451/ZN (INVX0)                  0.15      29.93 r
  receiver/dec/dec_6b_5b/U40/QN (NAND4X0)                 0.17      30.10 f
  receiver/dec/dec_6b_5b/datout_reg[2]/D (DFFARX1)        0.03      30.13 f
  data arrival time                                                 30.13

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dec_6b_5b/datout_reg[2]/CLK (DFFARX1)      0.00     249.90 r
  library setup time                                     -0.29     249.61
  data required time                                               249.61
  --------------------------------------------------------------------------
  data required time                                               249.61
  data arrival time                                                -30.13
  --------------------------------------------------------------------------
  slack (MET)                                                      219.48


  Startpoint: receiver/dec/dff_data_in/q_reg[4]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dec_6b_5b/datout_reg[3]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  dec6b              8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dff_data_in/q_reg[4]/CLK (DFFARX1)         0.00       0.00 r
  receiver/dec/dff_data_in/q_reg[4]/Q (DFFARX1)           0.65       0.65 r
  receiver/dec/dff_data_in/q[4] (dff_width10)             0.00       0.65 r
  receiver/dec/dec_6b_5b/datin[0] (dec6b)                 0.00       0.65 r
  receiver/dec/dec_6b_5b/U109/Z (DELLN2X2)                1.90       2.54 r
  receiver/dec/dec_6b_5b/U12/Z (DELLN2X2)                 1.96       4.50 r
  receiver/dec/dec_6b_5b/U95/ZN (INVX0)                   0.18       4.68 f
  receiver/dec/dec_6b_5b/U435/Z (DELLN2X2)                2.11       6.79 f
  receiver/dec/dec_6b_5b/U437/Q (OR2X4)                   0.43       7.22 f
  receiver/dec/dec_6b_5b/U626/ZN (INVX0)                  0.11       7.33 r
  receiver/dec/dec_6b_5b/U577/ZN (INVX0)                  0.11       7.44 f
  receiver/dec/dec_6b_5b/U287/Z (DELLN2X2)                2.08       9.53 f
  receiver/dec/dec_6b_5b/U578/ZN (INVX0)                  0.15       9.68 r
  receiver/dec/dec_6b_5b/U281/Z (DELLN2X2)                1.90      11.58 r
  receiver/dec/dec_6b_5b/U627/ZN (INVX0)                  0.17      11.75 f
  receiver/dec/dec_6b_5b/U520/ZN (INVX0)                  0.12      11.88 r
  receiver/dec/dec_6b_5b/U330/Z (DELLN2X2)                1.88      13.76 r
  receiver/dec/dec_6b_5b/U521/ZN (INVX0)                  0.18      13.94 f
  receiver/dec/dec_6b_5b/U209/Z (DELLN2X2)                2.10      16.04 f
  receiver/dec/dec_6b_5b/U68/QN (NAND2X0)                 0.20      16.24 r
  receiver/dec/dec_6b_5b/U499/ZN (INVX0)                  0.15      16.39 f
  receiver/dec/dec_6b_5b/U348/Z (DELLN2X2)                2.09      18.48 f
  receiver/dec/dec_6b_5b/U500/ZN (INVX0)                  0.14      18.63 r
  receiver/dec/dec_6b_5b/U67/ZN (INVX0)                   0.13      18.75 f
  receiver/dec/dec_6b_5b/U598/ZN (INVX0)                  0.10      18.86 r
  receiver/dec/dec_6b_5b/U538/ZN (INVX0)                  0.11      18.97 f
  receiver/dec/dec_6b_5b/U314/Z (DELLN2X2)                2.08      21.05 f
  receiver/dec/dec_6b_5b/U539/ZN (INVX0)                  0.15      21.20 r
  receiver/dec/dec_6b_5b/U316/Z (DELLN2X2)                1.90      23.10 r
  receiver/dec/dec_6b_5b/U601/ZN (INVX0)                  0.18      23.28 f
  receiver/dec/dec_6b_5b/U233/Z (DELLN2X2)                2.10      25.39 f
  receiver/dec/dec_6b_5b/U197/Q (OA221X2)                 0.46      25.84 f
  receiver/dec/dec_6b_5b/U465/ZN (INVX0)                  0.12      25.96 r
  receiver/dec/dec_6b_5b/U363/Z (DELLN2X2)                1.88      27.85 r
  receiver/dec/dec_6b_5b/U466/ZN (INVX0)                  0.18      28.03 f
  receiver/dec/dec_6b_5b/U34/QN (NAND4X0)                 0.18      28.20 r
  receiver/dec/dec_6b_5b/datout_reg[3]/D (DFFARX1)        0.03      28.23 r
  data arrival time                                                 28.23

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dec_6b_5b/datout_reg[3]/CLK (DFFARX1)      0.00     249.90 r
  library setup time                                     -0.39     249.51
  data required time                                               249.51
  --------------------------------------------------------------------------
  data required time                                               249.51
  data arrival time                                                -28.23
  --------------------------------------------------------------------------
  slack (MET)                                                      221.28


  Startpoint: receiver/dec/dff_data_in/q_reg[4]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dec_6b_5b/datout_reg[0]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  dec6b              8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dff_data_in/q_reg[4]/CLK (DFFARX1)         0.00       0.00 r
  receiver/dec/dff_data_in/q_reg[4]/Q (DFFARX1)           0.65       0.65 r
  receiver/dec/dff_data_in/q[4] (dff_width10)             0.00       0.65 r
  receiver/dec/dec_6b_5b/datin[0] (dec6b)                 0.00       0.65 r
  receiver/dec/dec_6b_5b/U109/Z (DELLN2X2)                1.90       2.54 r
  receiver/dec/dec_6b_5b/U12/Z (DELLN2X2)                 1.96       4.50 r
  receiver/dec/dec_6b_5b/U95/ZN (INVX0)                   0.18       4.68 f
  receiver/dec/dec_6b_5b/U435/Z (DELLN2X2)                2.11       6.79 f
  receiver/dec/dec_6b_5b/U437/Q (OR2X4)                   0.43       7.22 f
  receiver/dec/dec_6b_5b/U626/ZN (INVX0)                  0.11       7.33 r
  receiver/dec/dec_6b_5b/U577/ZN (INVX0)                  0.11       7.44 f
  receiver/dec/dec_6b_5b/U287/Z (DELLN2X2)                2.08       9.53 f
  receiver/dec/dec_6b_5b/U578/ZN (INVX0)                  0.15       9.68 r
  receiver/dec/dec_6b_5b/U281/Z (DELLN2X2)                1.90      11.58 r
  receiver/dec/dec_6b_5b/U627/ZN (INVX0)                  0.17      11.75 f
  receiver/dec/dec_6b_5b/U520/ZN (INVX0)                  0.12      11.88 r
  receiver/dec/dec_6b_5b/U330/Z (DELLN2X2)                1.88      13.76 r
  receiver/dec/dec_6b_5b/U521/ZN (INVX0)                  0.18      13.94 f
  receiver/dec/dec_6b_5b/U209/Z (DELLN2X2)                2.10      16.04 f
  receiver/dec/dec_6b_5b/U68/QN (NAND2X0)                 0.20      16.24 r
  receiver/dec/dec_6b_5b/U499/ZN (INVX0)                  0.15      16.39 f
  receiver/dec/dec_6b_5b/U348/Z (DELLN2X2)                2.09      18.48 f
  receiver/dec/dec_6b_5b/U500/ZN (INVX0)                  0.14      18.63 r
  receiver/dec/dec_6b_5b/U67/ZN (INVX0)                   0.13      18.75 f
  receiver/dec/dec_6b_5b/U598/ZN (INVX0)                  0.10      18.86 r
  receiver/dec/dec_6b_5b/U538/ZN (INVX0)                  0.11      18.97 f
  receiver/dec/dec_6b_5b/U314/Z (DELLN2X2)                2.08      21.05 f
  receiver/dec/dec_6b_5b/U539/ZN (INVX0)                  0.15      21.20 r
  receiver/dec/dec_6b_5b/U316/Z (DELLN2X2)                1.90      23.10 r
  receiver/dec/dec_6b_5b/U601/ZN (INVX0)                  0.18      23.28 f
  receiver/dec/dec_6b_5b/U234/Z (DELLN2X2)                2.10      25.39 f
  receiver/dec/dec_6b_5b/U66/Q (OA22X1)                   0.33      25.72 f
  receiver/dec/dec_6b_5b/U453/ZN (INVX0)                  0.11      25.83 r
  receiver/dec/dec_6b_5b/U370/Z (DELLN2X2)                1.88      27.71 r
  receiver/dec/dec_6b_5b/U454/ZN (INVX0)                  0.18      27.89 f
  receiver/dec/dec_6b_5b/U52/QN (NAND4X0)                 0.19      28.08 r
  receiver/dec/dec_6b_5b/datout_reg[0]/D (DFFARX1)        0.03      28.11 r
  data arrival time                                                 28.11

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dec_6b_5b/datout_reg[0]/CLK (DFFARX1)      0.00     249.90 r
  library setup time                                     -0.39     249.51
  data required time                                               249.51
  --------------------------------------------------------------------------
  data required time                                               249.51
  data arrival time                                                -28.11
  --------------------------------------------------------------------------
  slack (MET)                                                      221.40


  Startpoint: receiver/dec/dff_data_in/q_reg[6]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dec_6b_5b/datout_reg[4]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  dec6b              8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dff_data_in/q_reg[6]/CLK (DFFARX1)         0.00       0.00 r
  receiver/dec/dff_data_in/q_reg[6]/Q (DFFARX1)           0.65       0.65 r
  receiver/dec/dff_data_in/q[6] (dff_width10)             0.00       0.65 r
  receiver/dec/dec_6b_5b/datin[2] (dec6b)                 0.00       0.65 r
  receiver/dec/dec_6b_5b/U101/Z (DELLN2X2)                1.90       2.54 r
  receiver/dec/dec_6b_5b/U126/Z (DELLN2X2)                1.96       4.50 r
  receiver/dec/dec_6b_5b/U428/ZN (INVX0)                  0.18       4.68 f
  receiver/dec/dec_6b_5b/U427/Z (DELLN2X2)                2.11       6.79 f
  receiver/dec/dec_6b_5b/U615/Z (DELLN2X2)                2.17       8.96 f
  receiver/dec/dec_6b_5b/U406/Z (DELLN2X2)                2.17      11.13 f
  receiver/dec/dec_6b_5b/U86/QN (NOR2X0)                  0.20      11.33 r
  receiver/dec/dec_6b_5b/U556/ZN (INVX0)                  0.15      11.48 f
  receiver/dec/dec_6b_5b/U299/Z (DELLN2X2)                2.09      13.57 f
  receiver/dec/dec_6b_5b/U558/ZN (INVX0)                  0.15      13.72 r
  receiver/dec/dec_6b_5b/U177/Z (DELLN2X2)                1.90      15.62 r
  receiver/dec/dec_6b_5b/U43/QN (NAND2X0)                 0.22      15.84 f
  receiver/dec/dec_6b_5b/U574/ZN (INVX0)                  0.13      15.97 r
  receiver/dec/dec_6b_5b/U285/Z (DELLN2X2)                1.89      17.87 r
  receiver/dec/dec_6b_5b/U575/ZN (INVX0)                  0.18      18.04 f
  receiver/dec/dec_6b_5b/U399/Z (DELLN2X2)                2.11      20.15 f
  receiver/dec/dec_6b_5b/U42/Q (OA22X1)                   0.34      20.49 f
  receiver/dec/dec_6b_5b/U196/Z (DELLN2X2)                2.10      22.59 f
  receiver/dec/dec_6b_5b/U29/ZN (INVX0)                   0.15      22.74 r
  receiver/dec/dec_6b_5b/U412/Z (DELLN2X2)                1.91      24.64 r
  receiver/dec/dec_6b_5b/U477/QN (NOR4X1)                 0.40      25.04 f
  receiver/dec/dec_6b_5b/U26/QN (NAND4X0)                 0.18      25.22 r
  receiver/dec/dec_6b_5b/datout_reg[4]/D (DFFARX1)        0.03      25.25 r
  data arrival time                                                 25.25

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dec_6b_5b/datout_reg[4]/CLK (DFFARX1)      0.00     249.90 r
  library setup time                                     -0.38     249.52
  data required time                                               249.52
  --------------------------------------------------------------------------
  data required time                                               249.52
  data arrival time                                                -25.25
  --------------------------------------------------------------------------
  slack (MET)                                                      224.27


  Startpoint: receiver/dec/dff_data_in/q_reg[6]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dec_6b_5b/kout2_reg
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  dec6b              8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dff_data_in/q_reg[6]/CLK (DFFARX1)         0.00       0.00 r
  receiver/dec/dff_data_in/q_reg[6]/Q (DFFARX1)           0.65       0.65 r
  receiver/dec/dff_data_in/q[6] (dff_width10)             0.00       0.65 r
  receiver/dec/dec_6b_5b/datin[2] (dec6b)                 0.00       0.65 r
  receiver/dec/dec_6b_5b/U101/Z (DELLN2X2)                1.90       2.54 r
  receiver/dec/dec_6b_5b/U126/Z (DELLN2X2)                1.96       4.50 r
  receiver/dec/dec_6b_5b/U428/ZN (INVX0)                  0.18       4.68 f
  receiver/dec/dec_6b_5b/U427/Z (DELLN2X2)                2.11       6.79 f
  receiver/dec/dec_6b_5b/U615/Z (DELLN2X2)                2.17       8.96 f
  receiver/dec/dec_6b_5b/U406/Z (DELLN2X2)                2.17      11.13 f
  receiver/dec/dec_6b_5b/U86/QN (NOR2X0)                  0.20      11.33 r
  receiver/dec/dec_6b_5b/U556/ZN (INVX0)                  0.15      11.48 f
  receiver/dec/dec_6b_5b/U299/Z (DELLN2X2)                2.09      13.57 f
  receiver/dec/dec_6b_5b/U558/ZN (INVX0)                  0.15      13.72 r
  receiver/dec/dec_6b_5b/U177/Z (DELLN2X2)                1.90      15.62 r
  receiver/dec/dec_6b_5b/U43/QN (NAND2X0)                 0.22      15.84 f
  receiver/dec/dec_6b_5b/U574/ZN (INVX0)                  0.13      15.97 r
  receiver/dec/dec_6b_5b/U285/Z (DELLN2X2)                1.89      17.87 r
  receiver/dec/dec_6b_5b/U575/ZN (INVX0)                  0.18      18.04 f
  receiver/dec/dec_6b_5b/U399/Z (DELLN2X2)                2.11      20.15 f
  receiver/dec/dec_6b_5b/U42/Q (OA22X1)                   0.34      20.49 f
  receiver/dec/dec_6b_5b/U196/Z (DELLN2X2)                2.10      22.59 f
  receiver/dec/dec_6b_5b/U29/ZN (INVX0)                   0.15      22.74 r
  receiver/dec/dec_6b_5b/U413/Z (DELLN2X2)                1.90      24.64 r
  receiver/dec/dec_6b_5b/kout2_reg/D (DFFARX1)            0.03      24.67 r
  data arrival time                                                 24.67

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dec_6b_5b/kout2_reg/CLK (DFFARX1)          0.00     249.90 r
  library setup time                                     -0.44     249.46
  data required time                                               249.46
  --------------------------------------------------------------------------
  data required time                                               249.46
  data arrival time                                                -24.67
  --------------------------------------------------------------------------
  slack (MET)                                                      224.79


  Startpoint: receiver/dec/dec_6b_5b/datout_reg[2]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/ctrl/rdispout_reg
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  control            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dec_6b_5b/datout_reg[2]/CLK (DFFARX1)      0.00       0.00 r
  receiver/dec/dec_6b_5b/datout_reg[2]/Q (DFFARX1)        0.68       0.68 f
  receiver/dec/dec_6b_5b/datout[2] (dec6b)                0.00       0.68 f
  receiver/dec/U18/Z (DELLN2X2)                           2.10       2.77 f
  receiver/dec/ctrl/data[2] (control)                     0.00       2.77 f
  receiver/dec/ctrl/U19/Z (DELLN2X2)                      2.18       4.95 f
  receiver/dec/ctrl/U110/Q (XOR2X2)                       0.42       5.37 r
  receiver/dec/ctrl/U87/ZN (INVX0)                        0.12       5.49 f
  receiver/dec/ctrl/U48/Z (DELLN2X2)                      2.09       7.58 f
  receiver/dec/ctrl/U88/ZN (INVX0)                        0.17       7.75 r
  receiver/dec/ctrl/U115/Q (XOR2X2)                       0.37       8.12 r
  receiver/dec/ctrl/U93/ZN (INVX0)                        0.12       8.24 f
  receiver/dec/ctrl/U43/Z (DELLN2X2)                      2.09      10.33 f
  receiver/dec/ctrl/U94/ZN (INVX0)                        0.17      10.50 r
  receiver/dec/ctrl/U108/Q (XOR2X2)                       0.37      10.87 r
  receiver/dec/ctrl/U90/ZN (INVX0)                        0.12      10.99 f
  receiver/dec/ctrl/U50/Z (DELLN2X2)                      2.09      13.08 f
  receiver/dec/ctrl/U91/ZN (INVX0)                        0.17      13.24 r
  receiver/dec/ctrl/U111/Q (XOR2X2)                       0.38      13.62 r
  receiver/dec/ctrl/U99/Z (DELLN2X2)                      1.89      15.51 r
  receiver/dec/ctrl/U42/Q (AND2X1)                        0.31      15.81 r
  receiver/dec/ctrl/U116/ZN (INVX0)                       0.12      15.93 f
  receiver/dec/ctrl/U40/Z (DELLN2X2)                      2.08      18.02 f
  receiver/dec/ctrl/U118/ZN (INVX0)                       0.14      18.16 r
  receiver/dec/ctrl/U69/ZN (INVX0)                        0.13      18.29 f
  receiver/dec/ctrl/U60/Z (DELLN2X2)                      2.09      20.38 f
  receiver/dec/ctrl/U70/ZN (INVX0)                        0.14      20.52 r
  receiver/dec/ctrl/U122/Q (AO22X1)                       0.33      20.85 r
  receiver/dec/ctrl/U81/ZN (INVX0)                        0.12      20.98 f
  receiver/dec/ctrl/U52/Z (DELLN2X2)                      2.09      23.06 f
  receiver/dec/ctrl/U82/ZN (INVX0)                        0.17      23.23 r
  receiver/dec/ctrl/U33/Q (XOR2X2)                        0.37      23.60 r
  receiver/dec/ctrl/U5/QN (NAND2X0)                       0.16      23.77 f
  receiver/dec/ctrl/U3/QN (NOR3X0)                        0.18      23.94 r
  receiver/dec/ctrl/rdispout_reg/D (DFFARX1)              0.03      23.98 r
  data arrival time                                                 23.98

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/ctrl/rdispout_reg/CLK (DFFARX1)            0.00     249.90 r
  library setup time                                     -0.40     249.50
  data required time                                               249.50
  --------------------------------------------------------------------------
  data required time                                               249.50
  data arrival time                                                -23.98
  --------------------------------------------------------------------------
  slack (MET)                                                      225.53


  Startpoint: receiver/dec/dff_data_in/q_reg[8]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dec_6b_5b/disp_err_reg
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  dec6b              8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dff_data_in/q_reg[8]/CLK (DFFARX1)         0.00       0.00 r
  receiver/dec/dff_data_in/q_reg[8]/Q (DFFARX1)           0.68       0.68 f
  receiver/dec/dff_data_in/q[8] (dff_width10)             0.00       0.68 f
  receiver/dec/dec_6b_5b/datin[4] (dec6b)                 0.00       0.68 f
  receiver/dec/dec_6b_5b/U105/Z (DELLN2X2)                2.10       2.77 f
  receiver/dec/dec_6b_5b/U136/Z (DELLN2X2)                2.18       4.95 f
  receiver/dec/dec_6b_5b/U471/Q (XNOR2X2)                 0.53       5.48 f
  receiver/dec/dec_6b_5b/U396/Z (DELLN2X2)                2.10       7.58 f
  receiver/dec/dec_6b_5b/U472/ZN (INVX0)                  0.17       7.75 r
  receiver/dec/dec_6b_5b/U474/Q (XOR2X2)                  0.41       8.15 f
  receiver/dec/dec_6b_5b/U610/ZN (INVX0)                  0.11       8.26 r
  receiver/dec/dec_6b_5b/U535/ZN (INVX0)                  0.11       8.38 f
  receiver/dec/dec_6b_5b/U318/Z (DELLN2X2)                2.08      10.46 f
  receiver/dec/dec_6b_5b/U536/ZN (INVX0)                  0.15      10.61 r
  receiver/dec/dec_6b_5b/U320/Z (DELLN2X2)                1.90      12.51 r
  receiver/dec/dec_6b_5b/U611/ZN (INVX0)                  0.18      12.69 f
  receiver/dec/dec_6b_5b/U200/Z (DELLN2X2)                2.11      14.80 f
  receiver/dec/dec_6b_5b/U21/ZN (INVX0)                   0.14      14.94 r
  receiver/dec/dec_6b_5b/U595/ZN (INVX0)                  0.13      15.07 f
  receiver/dec/dec_6b_5b/U267/Z (DELLN2X2)                2.09      17.16 f
  receiver/dec/dec_6b_5b/U596/ZN (INVX0)                  0.14      17.31 r
  receiver/dec/dec_6b_5b/U502/ZN (INVX0)                  0.13      17.44 f
  receiver/dec/dec_6b_5b/U342/Z (DELLN2X2)                2.09      19.53 f
  receiver/dec/dec_6b_5b/U503/ZN (INVX0)                  0.14      19.67 r
  receiver/dec/dec_6b_5b/U620/QN (NAND3X4)                0.53      20.20 f
  receiver/dec/dec_6b_5b/U13/QN (NAND2X0)                 0.16      20.35 r
  receiver/dec/dec_6b_5b/U210/Z (DELLN2X2)                1.90      22.26 r
  receiver/dec/dec_6b_5b/U9/Q (AO22X1)                    0.40      22.65 r
  receiver/dec/dec_6b_5b/U3/Q (AO22X1)                    0.32      22.97 r
  receiver/dec/dec_6b_5b/disp_err_reg/D (DFFARX1)         0.03      23.00 r
  data arrival time                                                 23.00

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dec_6b_5b/disp_err_reg/CLK (DFFARX1)       0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                -23.00
  --------------------------------------------------------------------------
  slack (MET)                                                      226.54


  Startpoint: receiver/dec/dff_data_in/q_reg[0]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dec_4b_3b/kout1_reg
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  dec4b              8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dff_data_in/q_reg[0]/CLK (DFFARX1)         0.00       0.00 r
  receiver/dec/dff_data_in/q_reg[0]/Q (DFFARX1)           0.68       0.68 f
  receiver/dec/dff_data_in/q[0] (dff_width10)             0.00       0.68 f
  receiver/dec/dec_4b_3b/datin[0] (dec4b)                 0.00       0.68 f
  receiver/dec/dec_4b_3b/U26/Z (DELLN2X2)                 2.10       2.77 f
  receiver/dec/dec_4b_3b/U43/Z (DELLN2X2)                 2.17       4.94 f
  receiver/dec/dec_4b_3b/U27/ZN (INVX0)                   0.14       5.08 r
  receiver/dec/dec_4b_3b/U134/ZN (INVX0)                  0.13       5.22 f
  receiver/dec/dec_4b_3b/U102/Z (DELLN2X2)                2.09       7.31 f
  receiver/dec/dec_4b_3b/U135/ZN (INVX0)                  0.15       7.46 r
  receiver/dec/dec_4b_3b/U63/Z (DELLN2X2)                 1.90       9.36 r
  receiver/dec/dec_4b_3b/U22/QN (NAND2X0)                 0.23       9.58 f
  receiver/dec/dec_4b_3b/U74/Z (DELLN2X2)                 2.13      11.71 f
  receiver/dec/dec_4b_3b/U61/QN (OAI21X1)                 0.43      12.14 r
  receiver/dec/dec_4b_3b/U137/ZN (INVX0)                  0.11      12.25 f
  receiver/dec/dec_4b_3b/U97/Z (DELLN2X2)                 2.08      14.33 f
  receiver/dec/dec_4b_3b/U139/ZN (INVX0)                  0.14      14.48 r
  receiver/dec/dec_4b_3b/U120/ZN (INVX0)                  0.13      14.61 f
  receiver/dec/dec_4b_3b/U109/Z (DELLN2X2)                2.09      16.70 f
  receiver/dec/dec_4b_3b/U121/ZN (INVX0)                  0.17      16.86 r
  receiver/dec/dec_4b_3b/U144/Q (XOR2X2)                  0.37      17.24 r
  receiver/dec/dec_4b_3b/U126/ZN (INVX0)                  0.12      17.36 f
  receiver/dec/dec_4b_3b/U105/Z (DELLN2X2)                2.09      19.45 f
  receiver/dec/dec_4b_3b/U127/ZN (INVX0)                  0.14      19.59 r
  receiver/dec/dec_4b_3b/U9/ZN (INVX0)                    0.13      19.72 f
  receiver/dec/dec_4b_3b/U81/Z (DELLN2X2)                 2.09      21.81 f
  receiver/dec/dec_4b_3b/U70/QN (NAND3X1)                 0.40      22.22 r
  receiver/dec/dec_4b_3b/U3/QN (NAND2X0)                  0.14      22.36 f
  receiver/dec/dec_4b_3b/kout1_reg/D (DFFARX1)            0.03      22.39 f
  data arrival time                                                 22.39

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dec_4b_3b/kout1_reg/CLK (DFFARX1)          0.00     249.90 r
  library setup time                                     -0.28     249.62
  data required time                                               249.62
  --------------------------------------------------------------------------
  data required time                                               249.62
  data arrival time                                                -22.39
  --------------------------------------------------------------------------
  slack (MET)                                                      227.23


  Startpoint: receiver/dec/dff_data_in/q_reg[0]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dec_4b_3b/code_err1_reg
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  dec4b              8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dff_data_in/q_reg[0]/CLK (DFFARX1)         0.00       0.00 r
  receiver/dec/dff_data_in/q_reg[0]/Q (DFFARX1)           0.68       0.68 f
  receiver/dec/dff_data_in/q[0] (dff_width10)             0.00       0.68 f
  receiver/dec/dec_4b_3b/datin[0] (dec4b)                 0.00       0.68 f
  receiver/dec/dec_4b_3b/U26/Z (DELLN2X2)                 2.10       2.77 f
  receiver/dec/dec_4b_3b/U43/Z (DELLN2X2)                 2.17       4.94 f
  receiver/dec/dec_4b_3b/U27/ZN (INVX0)                   0.14       5.08 r
  receiver/dec/dec_4b_3b/U134/ZN (INVX0)                  0.13       5.22 f
  receiver/dec/dec_4b_3b/U102/Z (DELLN2X2)                2.09       7.31 f
  receiver/dec/dec_4b_3b/U135/ZN (INVX0)                  0.15       7.46 r
  receiver/dec/dec_4b_3b/U63/Z (DELLN2X2)                 1.90       9.36 r
  receiver/dec/dec_4b_3b/U22/QN (NAND2X0)                 0.23       9.58 f
  receiver/dec/dec_4b_3b/U74/Z (DELLN2X2)                 2.13      11.71 f
  receiver/dec/dec_4b_3b/U61/QN (OAI21X1)                 0.43      12.14 r
  receiver/dec/dec_4b_3b/U137/ZN (INVX0)                  0.11      12.25 f
  receiver/dec/dec_4b_3b/U97/Z (DELLN2X2)                 2.08      14.33 f
  receiver/dec/dec_4b_3b/U139/ZN (INVX0)                  0.14      14.48 r
  receiver/dec/dec_4b_3b/U120/ZN (INVX0)                  0.13      14.61 f
  receiver/dec/dec_4b_3b/U109/Z (DELLN2X2)                2.09      16.70 f
  receiver/dec/dec_4b_3b/U121/ZN (INVX0)                  0.17      16.86 r
  receiver/dec/dec_4b_3b/U144/Q (XOR2X2)                  0.37      17.24 r
  receiver/dec/dec_4b_3b/U126/ZN (INVX0)                  0.12      17.36 f
  receiver/dec/dec_4b_3b/U105/Z (DELLN2X2)                2.09      19.45 f
  receiver/dec/dec_4b_3b/U127/ZN (INVX0)                  0.14      19.59 r
  receiver/dec/dec_4b_3b/U9/ZN (INVX0)                    0.13      19.72 f
  receiver/dec/dec_4b_3b/U82/Z (DELLN2X2)                 2.09      21.81 f
  receiver/dec/dec_4b_3b/U83/QN (NAND3X1)                 0.38      22.19 r
  receiver/dec/dec_4b_3b/U6/QN (NAND2X0)                  0.14      22.33 f
  receiver/dec/dec_4b_3b/code_err1_reg/D (DFFARX1)        0.03      22.36 f
  data arrival time                                                 22.36

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dec_4b_3b/code_err1_reg/CLK (DFFARX1)      0.00     249.90 r
  library setup time                                     -0.28     249.62
  data required time                                               249.62
  --------------------------------------------------------------------------
  data required time                                               249.62
  data arrival time                                                -22.36
  --------------------------------------------------------------------------
  slack (MET)                                                      227.26


  Startpoint: receiver/dec/dff_data_in/q_reg[8]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dec_6b_5b/code_err2_reg
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  dec6b              8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dff_data_in/q_reg[8]/CLK (DFFARX1)         0.00       0.00 r
  receiver/dec/dff_data_in/q_reg[8]/Q (DFFARX1)           0.68       0.68 f
  receiver/dec/dff_data_in/q[8] (dff_width10)             0.00       0.68 f
  receiver/dec/dec_6b_5b/datin[4] (dec6b)                 0.00       0.68 f
  receiver/dec/dec_6b_5b/U105/Z (DELLN2X2)                2.10       2.77 f
  receiver/dec/dec_6b_5b/U136/Z (DELLN2X2)                2.18       4.95 f
  receiver/dec/dec_6b_5b/U471/Q (XNOR2X2)                 0.53       5.48 f
  receiver/dec/dec_6b_5b/U396/Z (DELLN2X2)                2.10       7.58 f
  receiver/dec/dec_6b_5b/U472/ZN (INVX0)                  0.17       7.75 r
  receiver/dec/dec_6b_5b/U474/Q (XOR2X2)                  0.41       8.15 f
  receiver/dec/dec_6b_5b/U610/ZN (INVX0)                  0.11       8.26 r
  receiver/dec/dec_6b_5b/U535/ZN (INVX0)                  0.11       8.38 f
  receiver/dec/dec_6b_5b/U318/Z (DELLN2X2)                2.08      10.46 f
  receiver/dec/dec_6b_5b/U536/ZN (INVX0)                  0.15      10.61 r
  receiver/dec/dec_6b_5b/U320/Z (DELLN2X2)                1.90      12.51 r
  receiver/dec/dec_6b_5b/U611/ZN (INVX0)                  0.18      12.69 f
  receiver/dec/dec_6b_5b/U200/Z (DELLN2X2)                2.11      14.80 f
  receiver/dec/dec_6b_5b/U21/ZN (INVX0)                   0.14      14.94 r
  receiver/dec/dec_6b_5b/U595/ZN (INVX0)                  0.13      15.07 f
  receiver/dec/dec_6b_5b/U267/Z (DELLN2X2)                2.09      17.16 f
  receiver/dec/dec_6b_5b/U596/ZN (INVX0)                  0.14      17.31 r
  receiver/dec/dec_6b_5b/U502/ZN (INVX0)                  0.13      17.44 f
  receiver/dec/dec_6b_5b/U343/Z (DELLN2X2)                2.09      19.53 f
  receiver/dec/dec_6b_5b/U504/ZN (INVX0)                  0.15      19.68 r
  receiver/dec/dec_6b_5b/U213/Z (DELLN2X2)                1.90      21.58 r
  receiver/dec/dec_6b_5b/U17/Q (OA22X1)                   0.33      21.91 r
  receiver/dec/dec_6b_5b/U16/QN (OAI22X1)                 0.41      22.31 f
  receiver/dec/dec_6b_5b/code_err2_reg/D (DFFARX1)        0.03      22.35 f
  data arrival time                                                 22.35

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dec_6b_5b/code_err2_reg/CLK (DFFARX1)      0.00     249.90 r
  library setup time                                     -0.27     249.63
  data required time                                               249.63
  --------------------------------------------------------------------------
  data required time                                               249.63
  data arrival time                                                -22.35
  --------------------------------------------------------------------------
  slack (MET)                                                      227.29


  Startpoint: receiver/dec/dff_data_in/q_reg[0]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dec_4b_3b/datout_reg[1]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  dec4b              8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dff_data_in/q_reg[0]/CLK (DFFARX1)         0.00       0.00 r
  receiver/dec/dff_data_in/q_reg[0]/Q (DFFARX1)           0.68       0.68 f
  receiver/dec/dff_data_in/q[0] (dff_width10)             0.00       0.68 f
  receiver/dec/dec_4b_3b/datin[0] (dec4b)                 0.00       0.68 f
  receiver/dec/dec_4b_3b/U26/Z (DELLN2X2)                 2.10       2.77 f
  receiver/dec/dec_4b_3b/U43/Z (DELLN2X2)                 2.17       4.94 f
  receiver/dec/dec_4b_3b/U27/ZN (INVX0)                   0.14       5.08 r
  receiver/dec/dec_4b_3b/U134/ZN (INVX0)                  0.13       5.22 f
  receiver/dec/dec_4b_3b/U102/Z (DELLN2X2)                2.09       7.31 f
  receiver/dec/dec_4b_3b/U135/ZN (INVX0)                  0.15       7.46 r
  receiver/dec/dec_4b_3b/U63/Z (DELLN2X2)                 1.90       9.36 r
  receiver/dec/dec_4b_3b/U22/QN (NAND2X0)                 0.23       9.58 f
  receiver/dec/dec_4b_3b/U74/Z (DELLN2X2)                 2.13      11.71 f
  receiver/dec/dec_4b_3b/U61/QN (OAI21X1)                 0.43      12.14 r
  receiver/dec/dec_4b_3b/U137/ZN (INVX0)                  0.11      12.25 f
  receiver/dec/dec_4b_3b/U97/Z (DELLN2X2)                 2.08      14.33 f
  receiver/dec/dec_4b_3b/U139/ZN (INVX0)                  0.14      14.48 r
  receiver/dec/dec_4b_3b/U120/ZN (INVX0)                  0.13      14.61 f
  receiver/dec/dec_4b_3b/U110/Z (DELLN2X2)                2.09      16.70 f
  receiver/dec/dec_4b_3b/U122/ZN (INVX0)                  0.14      16.84 r
  receiver/dec/dec_4b_3b/U62/QN (NAND3X1)                 0.38      17.22 f
  receiver/dec/dec_4b_3b/U73/QN (NAND3X1)                 0.32      17.54 r
  receiver/dec/dec_4b_3b/datout_reg[1]/D (DFFARX1)        0.03      17.57 r
  data arrival time                                                 17.57

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dec_4b_3b/datout_reg[1]/CLK (DFFARX1)      0.00     249.90 r
  library setup time                                     -0.33     249.57
  data required time                                               249.57
  --------------------------------------------------------------------------
  data required time                                               249.57
  data arrival time                                                -17.57
  --------------------------------------------------------------------------
  slack (MET)                                                      231.99


  Startpoint: receiver/dec/dff_data_in/q_reg[2]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dec_4b_3b/datout_reg[2]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  dec4b              8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dff_data_in/q_reg[2]/CLK (DFFARX1)         0.00       0.00 r
  receiver/dec/dff_data_in/q_reg[2]/Q (DFFARX1)           0.68       0.68 f
  receiver/dec/dff_data_in/q[2] (dff_width10)             0.00       0.68 f
  receiver/dec/dec_4b_3b/datin[2] (dec4b)                 0.00       0.68 f
  receiver/dec/dec_4b_3b/U32/Z (DELLN2X2)                 2.10       2.77 f
  receiver/dec/dec_4b_3b/U51/Z (DELLN2X2)                 2.17       4.94 f
  receiver/dec/dec_4b_3b/U30/ZN (INVX0)                   0.14       5.08 r
  receiver/dec/dec_4b_3b/U123/ZN (INVX0)                  0.13       5.22 f
  receiver/dec/dec_4b_3b/U103/Z (DELLN2X2)                2.09       7.31 f
  receiver/dec/dec_4b_3b/U124/ZN (INVX0)                  0.15       7.46 r
  receiver/dec/dec_4b_3b/U90/Z (DELLN2X2)                 1.90       9.36 r
  receiver/dec/dec_4b_3b/U92/QN (NAND3X1)                 0.42       9.77 f
  receiver/dec/dec_4b_3b/U84/Z (DELLN2X2)                 2.09      11.86 f
  receiver/dec/dec_4b_3b/U86/Q (AO21X2)                   0.44      12.30 f
  receiver/dec/dec_4b_3b/U23/Q (AND2X1)                   0.23      12.53 f
  receiver/dec/dec_4b_3b/U132/Z (DELLN2X2)                2.09      14.62 f
  receiver/dec/dec_4b_3b/U65/Z (DELLN2X2)                 2.17      16.78 f
  receiver/dec/dec_4b_3b/U67/QN (NAND3X1)                 0.41      17.20 r
  receiver/dec/dec_4b_3b/datout_reg[2]/D (DFFARX1)        0.03      17.23 r
  data arrival time                                                 17.23

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dec_4b_3b/datout_reg[2]/CLK (DFFARX1)      0.00     249.90 r
  library setup time                                     -0.33     249.57
  data required time                                               249.57
  --------------------------------------------------------------------------
  data required time                                               249.57
  data arrival time                                                -17.23
  --------------------------------------------------------------------------
  slack (MET)                                                      232.34


  Startpoint: receiver/dec/dff_data_in/q_reg[2]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dec_4b_3b/datout_reg[0]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  dec4b              8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dff_data_in/q_reg[2]/CLK (DFFARX1)         0.00       0.00 r
  receiver/dec/dff_data_in/q_reg[2]/Q (DFFARX1)           0.68       0.68 f
  receiver/dec/dff_data_in/q[2] (dff_width10)             0.00       0.68 f
  receiver/dec/dec_4b_3b/datin[2] (dec4b)                 0.00       0.68 f
  receiver/dec/dec_4b_3b/U32/Z (DELLN2X2)                 2.10       2.77 f
  receiver/dec/dec_4b_3b/U51/Z (DELLN2X2)                 2.17       4.94 f
  receiver/dec/dec_4b_3b/U30/ZN (INVX0)                   0.14       5.08 r
  receiver/dec/dec_4b_3b/U123/ZN (INVX0)                  0.13       5.22 f
  receiver/dec/dec_4b_3b/U103/Z (DELLN2X2)                2.09       7.31 f
  receiver/dec/dec_4b_3b/U124/ZN (INVX0)                  0.15       7.46 r
  receiver/dec/dec_4b_3b/U90/Z (DELLN2X2)                 1.90       9.36 r
  receiver/dec/dec_4b_3b/U92/QN (NAND3X1)                 0.42       9.77 f
  receiver/dec/dec_4b_3b/U84/Z (DELLN2X2)                 2.09      11.86 f
  receiver/dec/dec_4b_3b/U86/Q (AO21X2)                   0.44      12.30 f
  receiver/dec/dec_4b_3b/U23/Q (AND2X1)                   0.23      12.53 f
  receiver/dec/dec_4b_3b/U132/Z (DELLN2X2)                2.09      14.62 f
  receiver/dec/dec_4b_3b/U66/Z (DELLN2X2)                 2.17      16.78 f
  receiver/dec/dec_4b_3b/U59/QN (NAND3X1)                 0.38      17.16 r
  receiver/dec/dec_4b_3b/datout_reg[0]/D (DFFARX1)        0.03      17.19 r
  data arrival time                                                 17.19

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dec_4b_3b/datout_reg[0]/CLK (DFFARX1)      0.00     249.90 r
  library setup time                                     -0.33     249.57
  data required time                                               249.57
  --------------------------------------------------------------------------
  data required time                                               249.57
  data arrival time                                                -17.19
  --------------------------------------------------------------------------
  slack (MET)                                                      232.38


  Startpoint: transmitter/enc/data_ff/q_reg[2]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/k_err_ff/q_reg[0]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max
  control_enc        8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/data_ff/q_reg[2]/CLK (DFFARX1)          0.00       0.00 r
  transmitter/enc/data_ff/q_reg[2]/Q (DFFARX1)            0.68       0.68 f
  transmitter/enc/data_ff/q[2] (dff_enc_WIDTH8)           0.00       0.68 f
  transmitter/enc/U25/Z (DELLN2X2)                        2.10       2.77 f
  transmitter/enc/controller/datain[2] (control_enc)      0.00       2.77 f
  transmitter/enc/controller/U26/Z (DELLN2X2)             2.17       4.94 f
  transmitter/enc/controller/U22/ZN (INVX0)               0.14       5.08 r
  transmitter/enc/controller/U68/ZN (INVX0)               0.13       5.22 f
  transmitter/enc/controller/U48/Z (DELLN2X2)             2.09       7.31 f
  transmitter/enc/controller/U69/ZN (INVX0)               0.15       7.46 r
  transmitter/enc/controller/U21/QN (NOR2X0)              0.18       7.63 f
  transmitter/enc/controller/U71/ZN (INVX0)               0.12       7.75 r
  transmitter/enc/controller/U50/Z (DELLN2X2)             1.88       9.63 r
  transmitter/enc/controller/U72/ZN (INVX0)               0.18       9.81 f
  transmitter/enc/controller/U58/Z (DELLN2X2)             2.10      11.91 f
  transmitter/enc/controller/U74/QN (NAND3X1)             0.38      12.29 r
  transmitter/enc/controller/U14/QN (NAND4X0)             0.21      12.50 f
  transmitter/enc/controller/U13/QN (NAND4X0)             0.21      12.71 r
  transmitter/enc/controller/U11/Q (AND3X1)               0.33      13.04 r
  transmitter/enc/controller/k_err (control_enc)          0.00      13.04 r
  transmitter/enc/k_err_ff/d[0] (dff_enc_2)               0.00      13.04 r
  transmitter/enc/k_err_ff/q_reg[0]/D (DFFARX1)           0.03      13.07 r
  data arrival time                                                 13.07

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/k_err_ff/q_reg[0]/CLK (DFFARX1)         0.00     249.90 r
  library setup time                                     -0.35     249.54
  data required time                                               249.54
  --------------------------------------------------------------------------
  data required time                                               249.54
  data arrival time                                                -13.07
  --------------------------------------------------------------------------
  slack (MET)                                                      236.48


  Startpoint: transmitter/enc/curr_dis_ff/q_reg[0]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dff_rdispin/q_reg[0]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/curr_dis_ff/q_reg[0]/CLK (DFFARX1)      0.00       0.00 r
  transmitter/enc/curr_dis_ff/q_reg[0]/Q (DFFARX1)        0.68       0.68 f
  transmitter/enc/curr_dis_ff/q[0] (dff_enc_1)            0.00       0.68 f
  transmitter/enc/U23/Z (DELLN2X2)                        2.10       2.77 f
  transmitter/enc/U39/Z (DELLN2X2)                        2.17       4.94 f
  transmitter/enc/rdispout (encoder)                      0.00       4.94 f
  transmitter/rdispout (transmitter)                      0.00       4.94 f
  receiver/rdispin (receiver)                             0.00       4.94 f
  receiver/dec/rdispin (decoder)                          0.00       4.94 f
  receiver/dec/dff_rdispin/d[0] (dff_width1_0)            0.00       4.94 f
  receiver/dec/dff_rdispin/q_reg[0]/D (DFFARX1)           0.03       4.97 f
  data arrival time                                                  4.97

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dff_rdispin/q_reg[0]/CLK (DFFARX1)         0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                 -4.97
  --------------------------------------------------------------------------
  slack (MET)                                                      244.58


  Startpoint: transmitter/enc/valid_reg
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/valid_reg
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/valid_reg/CLK (DFFARX1)                 0.00       0.00 r
  transmitter/enc/valid_reg/Q (DFFARX1)                   0.67       0.67 f
  transmitter/enc/U48/ZN (INVX0)                          0.11       0.78 r
  transmitter/enc/U49/ZN (INVX0)                          0.11       0.89 f
  transmitter/enc/U45/Z (DELLN2X2)                        2.08       2.98 f
  transmitter/enc/U4/ZN (INVX0)                           0.14       3.12 r
  transmitter/enc/U3/QN (NAND2X0)                         0.16       3.28 f
  transmitter/enc/valid_reg/D (DFFARX1)                   0.03       3.31 f
  data arrival time                                                  3.31

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/valid_reg/CLK (DFFARX1)                 0.00     249.90 r
  library setup time                                     -0.28     249.62
  data required time                                               249.62
  --------------------------------------------------------------------------
  data required time                                               249.62
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                      246.31


  Startpoint: transmitter/enc/valid_reg
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: transmitter/enc/counter_reg
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  encoder            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/enc/valid_reg/CLK (DFFARX1)                 0.00       0.00 r
  transmitter/enc/valid_reg/Q (DFFARX1)                   0.67       0.67 f
  transmitter/enc/U48/ZN (INVX0)                          0.11       0.78 r
  transmitter/enc/U49/ZN (INVX0)                          0.11       0.89 f
  transmitter/enc/U46/Z (DELLN2X2)                        2.08       2.98 f
  transmitter/enc/U5/QN (NAND2X0)                         0.18       3.16 r
  transmitter/enc/counter_reg/D (DFFARX1)                 0.03       3.19 r
  data arrival time                                                  3.19

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/counter_reg/CLK (DFFARX1)               0.00     249.90 r
  library setup time                                     -0.39     249.51
  data required time                                               249.51
  --------------------------------------------------------------------------
  data required time                                               249.51
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                      246.33


  Startpoint: receiver/dec/dec_4b_3b/datout_reg[2]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dff_data_out/q_reg[7]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dec_4b_3b/datout_reg[2]/CLK (DFFARX1)      0.00       0.00 r
  receiver/dec/dec_4b_3b/datout_reg[2]/Q (DFFARX1)        0.68       0.68 f
  receiver/dec/dec_4b_3b/datout[2] (dec4b)                0.00       0.68 f
  receiver/dec/U10/Z (DELLN2X2)                           2.09       2.77 f
  receiver/dec/dff_data_out/d[7] (dff_width8)             0.00       2.77 f
  receiver/dec/dff_data_out/q_reg[7]/D (DFFARX1)          0.03       2.80 f
  data arrival time                                                  2.80

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dff_data_out/q_reg[7]/CLK (DFFARX1)        0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      246.75


  Startpoint: receiver/dec/dec_4b_3b/datout_reg[1]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dff_data_out/q_reg[6]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dec_4b_3b/datout_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  receiver/dec/dec_4b_3b/datout_reg[1]/Q (DFFARX1)        0.68       0.68 f
  receiver/dec/dec_4b_3b/datout[1] (dec4b)                0.00       0.68 f
  receiver/dec/U17/Z (DELLN2X2)                           2.09       2.77 f
  receiver/dec/dff_data_out/d[6] (dff_width8)             0.00       2.77 f
  receiver/dec/dff_data_out/q_reg[6]/D (DFFARX1)          0.03       2.80 f
  data arrival time                                                  2.80

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dff_data_out/q_reg[6]/CLK (DFFARX1)        0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      246.75


  Startpoint: receiver/dec/dec_4b_3b/datout_reg[0]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dff_data_out/q_reg[5]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dec_4b_3b/datout_reg[0]/CLK (DFFARX1)      0.00       0.00 r
  receiver/dec/dec_4b_3b/datout_reg[0]/Q (DFFARX1)        0.68       0.68 f
  receiver/dec/dec_4b_3b/datout[0] (dec4b)                0.00       0.68 f
  receiver/dec/U21/Z (DELLN2X2)                           2.09       2.77 f
  receiver/dec/dff_data_out/d[5] (dff_width8)             0.00       2.77 f
  receiver/dec/dff_data_out/q_reg[5]/D (DFFARX1)          0.03       2.80 f
  data arrival time                                                  2.80

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dff_data_out/q_reg[5]/CLK (DFFARX1)        0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      246.75


  Startpoint: receiver/dec/dec_6b_5b/datout_reg[4]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dff_data_out/q_reg[4]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dec_6b_5b/datout_reg[4]/CLK (DFFARX1)      0.00       0.00 r
  receiver/dec/dec_6b_5b/datout_reg[4]/Q (DFFARX1)        0.68       0.68 f
  receiver/dec/dec_6b_5b/datout[4] (dec6b)                0.00       0.68 f
  receiver/dec/U8/Z (DELLN2X2)                            2.09       2.77 f
  receiver/dec/dff_data_out/d[4] (dff_width8)             0.00       2.77 f
  receiver/dec/dff_data_out/q_reg[4]/D (DFFARX1)          0.03       2.80 f
  data arrival time                                                  2.80

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dff_data_out/q_reg[4]/CLK (DFFARX1)        0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      246.75


  Startpoint: receiver/dec/dec_6b_5b/datout_reg[3]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dff_data_out/q_reg[3]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dec_6b_5b/datout_reg[3]/CLK (DFFARX1)      0.00       0.00 r
  receiver/dec/dec_6b_5b/datout_reg[3]/Q (DFFARX1)        0.68       0.68 f
  receiver/dec/dec_6b_5b/datout[3] (dec6b)                0.00       0.68 f
  receiver/dec/U15/Z (DELLN2X2)                           2.09       2.77 f
  receiver/dec/dff_data_out/d[3] (dff_width8)             0.00       2.77 f
  receiver/dec/dff_data_out/q_reg[3]/D (DFFARX1)          0.03       2.80 f
  data arrival time                                                  2.80

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dff_data_out/q_reg[3]/CLK (DFFARX1)        0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      246.75


  Startpoint: receiver/dec/dec_6b_5b/datout_reg[2]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dff_data_out/q_reg[2]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dec_6b_5b/datout_reg[2]/CLK (DFFARX1)      0.00       0.00 r
  receiver/dec/dec_6b_5b/datout_reg[2]/Q (DFFARX1)        0.68       0.68 f
  receiver/dec/dec_6b_5b/datout[2] (dec6b)                0.00       0.68 f
  receiver/dec/U19/Z (DELLN2X2)                           2.09       2.77 f
  receiver/dec/dff_data_out/d[2] (dff_width8)             0.00       2.77 f
  receiver/dec/dff_data_out/q_reg[2]/D (DFFARX1)          0.03       2.80 f
  data arrival time                                                  2.80

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dff_data_out/q_reg[2]/CLK (DFFARX1)        0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      246.75


  Startpoint: receiver/dec/dec_6b_5b/datout_reg[1]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dff_data_out/q_reg[1]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dec_6b_5b/datout_reg[1]/CLK (DFFARX1)      0.00       0.00 r
  receiver/dec/dec_6b_5b/datout_reg[1]/Q (DFFARX1)        0.68       0.68 f
  receiver/dec/dec_6b_5b/datout[1] (dec6b)                0.00       0.68 f
  receiver/dec/U6/Z (DELLN2X2)                            2.09       2.77 f
  receiver/dec/dff_data_out/d[1] (dff_width8)             0.00       2.77 f
  receiver/dec/dff_data_out/q_reg[1]/D (DFFARX1)          0.03       2.80 f
  data arrival time                                                  2.80

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dff_data_out/q_reg[1]/CLK (DFFARX1)        0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      246.75


  Startpoint: receiver/dec/dec_6b_5b/datout_reg[0]
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dff_data_out/q_reg[0]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dec_6b_5b/datout_reg[0]/CLK (DFFARX1)      0.00       0.00 r
  receiver/dec/dec_6b_5b/datout_reg[0]/Q (DFFARX1)        0.68       0.68 f
  receiver/dec/dec_6b_5b/datout[0] (dec6b)                0.00       0.68 f
  receiver/dec/U13/Z (DELLN2X2)                           2.09       2.77 f
  receiver/dec/dff_data_out/d[0] (dff_width8)             0.00       2.77 f
  receiver/dec/dff_data_out/q_reg[0]/D (DFFARX1)          0.03       2.80 f
  data arrival time                                                  2.80

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dff_data_out/q_reg[0]/CLK (DFFARX1)        0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      246.75


  Startpoint: receiver/dec/dec_6b_5b/kout2_reg
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/ctrl/kout_reg
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  control            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dec_6b_5b/kout2_reg/CLK (DFFARX1)          0.00       0.00 r
  receiver/dec/dec_6b_5b/kout2_reg/Q (DFFARX1)            0.68       0.68 f
  receiver/dec/dec_6b_5b/kout2 (dec6b)                    0.00       0.68 f
  receiver/dec/ctrl/kout2 (control)                       0.00       0.68 f
  receiver/dec/ctrl/U35/Q (OR2X4)                         0.38       1.06 f
  receiver/dec/ctrl/kout_reg/D (DFFARX1)                  0.03       1.09 f
  data arrival time                                                  1.09

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/ctrl/kout_reg/CLK (DFFARX1)                0.00     249.90 r
  library setup time                                     -0.28     249.62
  data required time                                               249.62
  --------------------------------------------------------------------------
  data required time                                               249.62
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                      248.54


  Startpoint: receiver/dec/dec_6b_5b/code_err2_reg
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/ctrl/code_err_reg
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max
  control            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dec_6b_5b/code_err2_reg/CLK (DFFARX1)      0.00       0.00 r
  receiver/dec/dec_6b_5b/code_err2_reg/Q (DFFARX1)        0.68       0.68 f
  receiver/dec/dec_6b_5b/code_err2 (dec6b)                0.00       0.68 f
  receiver/dec/ctrl/code_err2 (control)                   0.00       0.68 f
  receiver/dec/ctrl/U34/Q (OR2X4)                         0.38       1.06 f
  receiver/dec/ctrl/code_err_reg/D (DFFARX1)              0.03       1.09 f
  data arrival time                                                  1.09

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/ctrl/code_err_reg/CLK (DFFARX1)            0.00     249.90 r
  library setup time                                     -0.28     249.62
  data required time                                               249.62
  --------------------------------------------------------------------------
  data required time                                               249.62
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                      248.54


  Startpoint: receiver/dec/dec_6b_5b/disp_err_reg
              (rising edge-triggered flip-flop clocked by fun_pclk)
  Endpoint: receiver/dec/dff_disp_err/q_reg[0]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  decoder            8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/dec/dec_6b_5b/disp_err_reg/CLK (DFFARX1)       0.00       0.00 r
  receiver/dec/dec_6b_5b/disp_err_reg/Q (DFFARX1)         0.64       0.64 r
  receiver/dec/dec_6b_5b/disp_err (dec6b)                 0.00       0.64 r
  receiver/dec/dff_disp_err/d[0] (dff_width1_1)           0.00       0.64 r
  receiver/dec/dff_disp_err/q_reg[0]/D (DFFARX1)          0.03       0.67 r
  data arrival time                                                  0.67

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  receiver/dec/dff_disp_err/q_reg[0]/CLK (DFFARX1)        0.00     249.90 r
  library setup time                                     -0.35     249.55
  data required time                                               249.55
  --------------------------------------------------------------------------
  data required time                                               249.55
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                      248.87


  Startpoint: kin (input port clocked by fun_pclk)
  Endpoint: transmitter/enc/kin_ff/q_reg[0]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 r
  kin (in)                                                0.00       0.40 r
  transmitter/kin (transmitter)                           0.00       0.40 r
  transmitter/enc/kin (encoder)                           0.00       0.40 r
  transmitter/enc/kin_ff/d[0] (dff_enc_0)                 0.00       0.40 r
  transmitter/enc/kin_ff/q_reg[0]/D (DFFARX1)             0.03       0.43 r
  data arrival time                                                  0.43

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/kin_ff/q_reg[0]/CLK (DFFARX1)           0.00     249.90 r
  library setup time                                     -0.33     249.57
  data required time                                               249.57
  --------------------------------------------------------------------------
  data required time                                               249.57
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                      249.14


  Startpoint: data_in_8b[7]
              (input port clocked by fun_pclk)
  Endpoint: transmitter/enc/data_ff/q_reg[7]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 r
  data_in_8b[7] (in)                                      0.00       0.40 r
  transmitter/data_in_8b[7] (transmitter)                 0.00       0.40 r
  transmitter/enc/datain_8b[7] (encoder)                  0.00       0.40 r
  transmitter/enc/data_ff/d[7] (dff_enc_WIDTH8)           0.00       0.40 r
  transmitter/enc/data_ff/q_reg[7]/D (DFFARX1)            0.03       0.43 r
  data arrival time                                                  0.43

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/data_ff/q_reg[7]/CLK (DFFARX1)          0.00     249.90 r
  library setup time                                     -0.33     249.57
  data required time                                               249.57
  --------------------------------------------------------------------------
  data required time                                               249.57
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                      249.14


  Startpoint: data_in_8b[6]
              (input port clocked by fun_pclk)
  Endpoint: transmitter/enc/data_ff/q_reg[6]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 r
  data_in_8b[6] (in)                                      0.00       0.40 r
  transmitter/data_in_8b[6] (transmitter)                 0.00       0.40 r
  transmitter/enc/datain_8b[6] (encoder)                  0.00       0.40 r
  transmitter/enc/data_ff/d[6] (dff_enc_WIDTH8)           0.00       0.40 r
  transmitter/enc/data_ff/q_reg[6]/D (DFFARX1)            0.03       0.43 r
  data arrival time                                                  0.43

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/data_ff/q_reg[6]/CLK (DFFARX1)          0.00     249.90 r
  library setup time                                     -0.33     249.57
  data required time                                               249.57
  --------------------------------------------------------------------------
  data required time                                               249.57
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                      249.14


  Startpoint: data_in_8b[5]
              (input port clocked by fun_pclk)
  Endpoint: transmitter/enc/data_ff/q_reg[5]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 r
  data_in_8b[5] (in)                                      0.00       0.40 r
  transmitter/data_in_8b[5] (transmitter)                 0.00       0.40 r
  transmitter/enc/datain_8b[5] (encoder)                  0.00       0.40 r
  transmitter/enc/data_ff/d[5] (dff_enc_WIDTH8)           0.00       0.40 r
  transmitter/enc/data_ff/q_reg[5]/D (DFFARX1)            0.03       0.43 r
  data arrival time                                                  0.43

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/data_ff/q_reg[5]/CLK (DFFARX1)          0.00     249.90 r
  library setup time                                     -0.33     249.57
  data required time                                               249.57
  --------------------------------------------------------------------------
  data required time                                               249.57
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                      249.14


  Startpoint: data_in_8b[4]
              (input port clocked by fun_pclk)
  Endpoint: transmitter/enc/data_ff/q_reg[4]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 r
  data_in_8b[4] (in)                                      0.00       0.40 r
  transmitter/data_in_8b[4] (transmitter)                 0.00       0.40 r
  transmitter/enc/datain_8b[4] (encoder)                  0.00       0.40 r
  transmitter/enc/data_ff/d[4] (dff_enc_WIDTH8)           0.00       0.40 r
  transmitter/enc/data_ff/q_reg[4]/D (DFFARX1)            0.03       0.43 r
  data arrival time                                                  0.43

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/data_ff/q_reg[4]/CLK (DFFARX1)          0.00     249.90 r
  library setup time                                     -0.33     249.57
  data required time                                               249.57
  --------------------------------------------------------------------------
  data required time                                               249.57
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                      249.14


  Startpoint: data_in_8b[3]
              (input port clocked by fun_pclk)
  Endpoint: transmitter/enc/data_ff/q_reg[3]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 r
  data_in_8b[3] (in)                                      0.00       0.40 r
  transmitter/data_in_8b[3] (transmitter)                 0.00       0.40 r
  transmitter/enc/datain_8b[3] (encoder)                  0.00       0.40 r
  transmitter/enc/data_ff/d[3] (dff_enc_WIDTH8)           0.00       0.40 r
  transmitter/enc/data_ff/q_reg[3]/D (DFFARX1)            0.03       0.43 r
  data arrival time                                                  0.43

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/data_ff/q_reg[3]/CLK (DFFARX1)          0.00     249.90 r
  library setup time                                     -0.33     249.57
  data required time                                               249.57
  --------------------------------------------------------------------------
  data required time                                               249.57
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                      249.14


  Startpoint: data_in_8b[2]
              (input port clocked by fun_pclk)
  Endpoint: transmitter/enc/data_ff/q_reg[2]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 r
  data_in_8b[2] (in)                                      0.00       0.40 r
  transmitter/data_in_8b[2] (transmitter)                 0.00       0.40 r
  transmitter/enc/datain_8b[2] (encoder)                  0.00       0.40 r
  transmitter/enc/data_ff/d[2] (dff_enc_WIDTH8)           0.00       0.40 r
  transmitter/enc/data_ff/q_reg[2]/D (DFFARX1)            0.03       0.43 r
  data arrival time                                                  0.43

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/data_ff/q_reg[2]/CLK (DFFARX1)          0.00     249.90 r
  library setup time                                     -0.33     249.57
  data required time                                               249.57
  --------------------------------------------------------------------------
  data required time                                               249.57
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                      249.14


  Startpoint: data_in_8b[1]
              (input port clocked by fun_pclk)
  Endpoint: transmitter/enc/data_ff/q_reg[1]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 r
  data_in_8b[1] (in)                                      0.00       0.40 r
  transmitter/data_in_8b[1] (transmitter)                 0.00       0.40 r
  transmitter/enc/datain_8b[1] (encoder)                  0.00       0.40 r
  transmitter/enc/data_ff/d[1] (dff_enc_WIDTH8)           0.00       0.40 r
  transmitter/enc/data_ff/q_reg[1]/D (DFFARX1)            0.03       0.43 r
  data arrival time                                                  0.43

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/data_ff/q_reg[1]/CLK (DFFARX1)          0.00     249.90 r
  library setup time                                     -0.33     249.57
  data required time                                               249.57
  --------------------------------------------------------------------------
  data required time                                               249.57
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                      249.14


  Startpoint: data_in_8b[0]
              (input port clocked by fun_pclk)
  Endpoint: transmitter/enc/data_ff/q_reg[0]
            (rising edge-triggered flip-flop clocked by fun_pclk)
  Path Group: fun_pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_pclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 r
  data_in_8b[0] (in)                                      0.00       0.40 r
  transmitter/data_in_8b[0] (transmitter)                 0.00       0.40 r
  transmitter/enc/datain_8b[0] (encoder)                  0.00       0.40 r
  transmitter/enc/data_ff/d[0] (dff_enc_WIDTH8)           0.00       0.40 r
  transmitter/enc/data_ff/q_reg[0]/D (DFFARX1)            0.03       0.43 r
  data arrival time                                                  0.43

  clock fun_pclk (rise edge)                            250.00     250.00
  clock network delay (ideal)                             0.00     250.00
  clock uncertainty                                      -0.10     249.90
  transmitter/enc/data_ff/q_reg[0]/CLK (DFFARX1)          0.00     249.90 r
  library setup time                                     -0.33     249.57
  data required time                                               249.57
  --------------------------------------------------------------------------
  data required time                                               249.57
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                      249.14


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/datout_reg[6]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.47       0.47 r
  receiver/ds/U177/Z (DELLN2X2)                           1.90       2.37 r
  receiver/ds/U207/ZN (INVX0)                             0.18       2.55 f
  receiver/ds/U241/Z (DELLN2X2)                           2.11       4.65 f
  receiver/ds/U45/QN (NOR2X0)                             0.18       4.83 r
  receiver/ds/U218/ZN (INVX0)                             0.15       4.98 f
  receiver/ds/U163/Z (DELLN2X2)                           2.09       7.08 f
  receiver/ds/U219/ZN (INVX0)                             0.15       7.23 r
  receiver/ds/U44/QN (NOR2X0)                             0.16       7.39 f
  receiver/ds/U224/ZN (INVX0)                             0.12       7.51 r
  receiver/ds/U158/Z (DELLN2X2)                           1.88       9.39 r
  receiver/ds/U225/ZN (INVX0)                             0.17       9.56 f
  receiver/ds/U192/ZN (INVX0)                             0.12       9.68 r
  receiver/ds/U159/Z (DELLN2X2)                           1.88      11.57 r
  receiver/ds/U226/ZN (INVX0)                             0.18      11.74 f
  receiver/ds/U43/QN (NOR2X0)                             0.15      11.89 r
  receiver/ds/U234/ZN (INVX0)                             0.13      12.03 f
  receiver/ds/U156/Z (DELLN2X2)                           2.09      14.11 f
  receiver/ds/U235/ZN (INVX0)                             0.15      14.26 r
  receiver/ds/U129/Z (DELLN2X2)                           1.90      16.17 r
  receiver/ds/U162/Q (AND2X4)                             0.42      16.59 r
  receiver/ds/U227/ZN (INVX0)                             0.13      16.72 f
  receiver/ds/U161/Z (DELLN2X2)                           2.09      18.81 f
  receiver/ds/U229/ZN (INVX0)                             0.15      18.96 r
  receiver/ds/U99/Z (DELLN2X2)                            1.90      20.86 r
  receiver/ds/U101/QN (NAND3X1)                           0.43      21.29 f
  receiver/ds/U150/Z (DELLN2X2)                           2.09      23.38 f
  receiver/ds/U11/ZN (INVX0)                              0.14      23.52 r
  receiver/ds/U10/Q (AO22X1)                              0.33      23.84 r
  receiver/ds/datout_reg[6]/D (DFFARX2)                   0.03      23.88 r
  data arrival time                                                 23.88

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/datout_reg[6]/CLK (DFFARX2)                 0.00      24.90 r
  library setup time                                     -0.36      24.54
  data required time                                                24.54
  --------------------------------------------------------------------------
  data required time                                                24.54
  data arrival time                                                -23.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/datout_reg[4]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.47       0.47 r
  receiver/ds/U177/Z (DELLN2X2)                           1.90       2.37 r
  receiver/ds/U207/ZN (INVX0)                             0.18       2.55 f
  receiver/ds/U241/Z (DELLN2X2)                           2.11       4.65 f
  receiver/ds/U45/QN (NOR2X0)                             0.18       4.83 r
  receiver/ds/U218/ZN (INVX0)                             0.15       4.98 f
  receiver/ds/U163/Z (DELLN2X2)                           2.09       7.08 f
  receiver/ds/U219/ZN (INVX0)                             0.15       7.23 r
  receiver/ds/U44/QN (NOR2X0)                             0.16       7.39 f
  receiver/ds/U224/ZN (INVX0)                             0.12       7.51 r
  receiver/ds/U158/Z (DELLN2X2)                           1.88       9.39 r
  receiver/ds/U225/ZN (INVX0)                             0.17       9.56 f
  receiver/ds/U192/ZN (INVX0)                             0.12       9.68 r
  receiver/ds/U159/Z (DELLN2X2)                           1.88      11.57 r
  receiver/ds/U226/ZN (INVX0)                             0.18      11.74 f
  receiver/ds/U43/QN (NOR2X0)                             0.15      11.89 r
  receiver/ds/U234/ZN (INVX0)                             0.13      12.03 f
  receiver/ds/U156/Z (DELLN2X2)                           2.09      14.11 f
  receiver/ds/U235/ZN (INVX0)                             0.15      14.26 r
  receiver/ds/U129/Z (DELLN2X2)                           1.90      16.17 r
  receiver/ds/U162/Q (AND2X4)                             0.42      16.59 r
  receiver/ds/U227/ZN (INVX0)                             0.13      16.72 f
  receiver/ds/U160/Z (DELLN2X2)                           2.09      18.81 f
  receiver/ds/U228/ZN (INVX0)                             0.15      18.96 r
  receiver/ds/U92/Z (DELLN2X2)                            1.90      20.86 r
  receiver/ds/U147/QN (NAND3X1)                           0.43      21.29 f
  receiver/ds/U143/Z (DELLN2X2)                           2.09      23.38 f
  receiver/ds/U17/ZN (INVX0)                              0.14      23.52 r
  receiver/ds/U16/Q (AO22X1)                              0.33      23.84 r
  receiver/ds/datout_reg[4]/D (DFFARX2)                   0.03      23.88 r
  data arrival time                                                 23.88

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/datout_reg[4]/CLK (DFFARX2)                 0.00      24.90 r
  library setup time                                     -0.36      24.54
  data required time                                                24.54
  --------------------------------------------------------------------------
  data required time                                                24.54
  data arrival time                                                -23.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/datout_reg[0]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.47       0.47 r
  receiver/ds/U177/Z (DELLN2X2)                           1.90       2.37 r
  receiver/ds/U207/ZN (INVX0)                             0.18       2.55 f
  receiver/ds/U241/Z (DELLN2X2)                           2.11       4.65 f
  receiver/ds/U45/QN (NOR2X0)                             0.18       4.83 r
  receiver/ds/U218/ZN (INVX0)                             0.15       4.98 f
  receiver/ds/U163/Z (DELLN2X2)                           2.09       7.08 f
  receiver/ds/U219/ZN (INVX0)                             0.15       7.23 r
  receiver/ds/U44/QN (NOR2X0)                             0.16       7.39 f
  receiver/ds/U224/ZN (INVX0)                             0.12       7.51 r
  receiver/ds/U158/Z (DELLN2X2)                           1.88       9.39 r
  receiver/ds/U225/ZN (INVX0)                             0.17       9.56 f
  receiver/ds/U192/ZN (INVX0)                             0.12       9.68 r
  receiver/ds/U159/Z (DELLN2X2)                           1.88      11.57 r
  receiver/ds/U226/ZN (INVX0)                             0.18      11.74 f
  receiver/ds/U43/QN (NOR2X0)                             0.15      11.89 r
  receiver/ds/U234/ZN (INVX0)                             0.13      12.03 f
  receiver/ds/U156/Z (DELLN2X2)                           2.09      14.11 f
  receiver/ds/U235/ZN (INVX0)                             0.15      14.26 r
  receiver/ds/U129/Z (DELLN2X2)                           1.90      16.17 r
  receiver/ds/U162/Q (AND2X4)                             0.42      16.59 r
  receiver/ds/U227/ZN (INVX0)                             0.13      16.72 f
  receiver/ds/U160/Z (DELLN2X2)                           2.09      18.81 f
  receiver/ds/U228/ZN (INVX0)                             0.15      18.96 r
  receiver/ds/U93/Z (DELLN2X2)                            1.90      20.86 r
  receiver/ds/U30/QN (NAND2X0)                            0.23      21.08 f
  receiver/ds/U145/Z (DELLN2X2)                           2.13      23.21 f
  receiver/ds/U29/ZN (INVX0)                              0.14      23.35 r
  receiver/ds/U28/Q (AO22X1)                              0.33      23.68 r
  receiver/ds/datout_reg[0]/D (DFFARX2)                   0.03      23.71 r
  data arrival time                                                 23.71

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/datout_reg[0]/CLK (DFFARX2)                 0.00      24.90 r
  library setup time                                     -0.36      24.54
  data required time                                                24.54
  --------------------------------------------------------------------------
  data required time                                                24.54
  data arrival time                                                -23.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/datout_reg[2]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.47       0.47 r
  receiver/ds/U177/Z (DELLN2X2)                           1.90       2.37 r
  receiver/ds/U207/ZN (INVX0)                             0.18       2.55 f
  receiver/ds/U241/Z (DELLN2X2)                           2.11       4.65 f
  receiver/ds/U45/QN (NOR2X0)                             0.18       4.83 r
  receiver/ds/U218/ZN (INVX0)                             0.15       4.98 f
  receiver/ds/U163/Z (DELLN2X2)                           2.09       7.08 f
  receiver/ds/U219/ZN (INVX0)                             0.15       7.23 r
  receiver/ds/U44/QN (NOR2X0)                             0.16       7.39 f
  receiver/ds/U224/ZN (INVX0)                             0.12       7.51 r
  receiver/ds/U158/Z (DELLN2X2)                           1.88       9.39 r
  receiver/ds/U225/ZN (INVX0)                             0.17       9.56 f
  receiver/ds/U192/ZN (INVX0)                             0.12       9.68 r
  receiver/ds/U159/Z (DELLN2X2)                           1.88      11.57 r
  receiver/ds/U226/ZN (INVX0)                             0.18      11.74 f
  receiver/ds/U43/QN (NOR2X0)                             0.15      11.89 r
  receiver/ds/U234/ZN (INVX0)                             0.13      12.03 f
  receiver/ds/U156/Z (DELLN2X2)                           2.09      14.11 f
  receiver/ds/U235/ZN (INVX0)                             0.15      14.26 r
  receiver/ds/U129/Z (DELLN2X2)                           1.90      16.17 r
  receiver/ds/U162/Q (AND2X4)                             0.42      16.59 r
  receiver/ds/U227/ZN (INVX0)                             0.13      16.72 f
  receiver/ds/U161/Z (DELLN2X2)                           2.09      18.81 f
  receiver/ds/U229/ZN (INVX0)                             0.15      18.96 r
  receiver/ds/U100/Z (DELLN2X2)                           1.90      20.86 r
  receiver/ds/U24/QN (NAND2X0)                            0.23      21.08 f
  receiver/ds/U141/Z (DELLN2X2)                           2.13      23.21 f
  receiver/ds/U23/ZN (INVX0)                              0.14      23.35 r
  receiver/ds/U22/Q (AO22X1)                              0.33      23.68 r
  receiver/ds/datout_reg[2]/D (DFFARX2)                   0.03      23.71 r
  data arrival time                                                 23.71

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/datout_reg[2]/CLK (DFFARX2)                 0.00      24.90 r
  library setup time                                     -0.36      24.54
  data required time                                                24.54
  --------------------------------------------------------------------------
  data required time                                                24.54
  data arrival time                                                -23.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/datout_reg[7]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.47       0.47 r
  receiver/ds/U177/Z (DELLN2X2)                           1.90       2.37 r
  receiver/ds/U207/ZN (INVX0)                             0.18       2.55 f
  receiver/ds/U241/Z (DELLN2X2)                           2.11       4.65 f
  receiver/ds/U45/QN (NOR2X0)                             0.18       4.83 r
  receiver/ds/U218/ZN (INVX0)                             0.15       4.98 f
  receiver/ds/U163/Z (DELLN2X2)                           2.09       7.08 f
  receiver/ds/U219/ZN (INVX0)                             0.15       7.23 r
  receiver/ds/U44/QN (NOR2X0)                             0.16       7.39 f
  receiver/ds/U224/ZN (INVX0)                             0.12       7.51 r
  receiver/ds/U158/Z (DELLN2X2)                           1.88       9.39 r
  receiver/ds/U225/ZN (INVX0)                             0.17       9.56 f
  receiver/ds/U192/ZN (INVX0)                             0.12       9.68 r
  receiver/ds/U18/Z (DELLN2X2)                            1.88      11.56 r
  receiver/ds/U15/Q (AND2X1)                              0.31      11.87 r
  receiver/ds/U204/ZN (INVX0)                             0.12      11.99 f
  receiver/ds/U175/Z (DELLN2X2)                           2.08      14.07 f
  receiver/ds/U205/ZN (INVX0)                             0.14      14.21 r
  receiver/ds/U3/QN (NAND2X0)                             0.17      14.38 f
  receiver/ds/U154/Z (DELLN2X2)                           2.12      16.50 f
  receiver/ds/U230/ZN (INVX0)                             0.15      16.65 r
  receiver/ds/U36/Z (DELLN2X2)                            1.90      18.55 r
  receiver/ds/U89/QN (NAND3X1)                            0.42      18.97 f
  receiver/ds/U152/Z (DELLN2X2)                           2.09      21.06 f
  receiver/ds/U33/ZN (INVX0)                              0.15      21.20 r
  receiver/ds/U39/Z (DELLN2X2)                            1.90      23.11 r
  receiver/ds/U9/Q (AO22X1)                               0.40      23.50 r
  receiver/ds/datout_reg[7]/D (DFFARX2)                   0.03      23.54 r
  data arrival time                                                 23.54

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/datout_reg[7]/CLK (DFFARX2)                 0.00      24.90 r
  library setup time                                     -0.36      24.54
  data required time                                                24.54
  --------------------------------------------------------------------------
  data required time                                                24.54
  data arrival time                                                -23.54
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.47       0.47 r
  receiver/ds/U177/Z (DELLN2X2)                           1.90       2.37 r
  receiver/ds/U207/ZN (INVX0)                             0.18       2.55 f
  receiver/ds/U241/Z (DELLN2X2)                           2.11       4.65 f
  receiver/ds/U45/QN (NOR2X0)                             0.18       4.83 r
  receiver/ds/U218/ZN (INVX0)                             0.15       4.98 f
  receiver/ds/U163/Z (DELLN2X2)                           2.09       7.08 f
  receiver/ds/U219/ZN (INVX0)                             0.15       7.23 r
  receiver/ds/U44/QN (NOR2X0)                             0.16       7.39 f
  receiver/ds/U224/ZN (INVX0)                             0.12       7.51 r
  receiver/ds/U158/Z (DELLN2X2)                           1.88       9.39 r
  receiver/ds/U225/ZN (INVX0)                             0.17       9.56 f
  receiver/ds/U192/ZN (INVX0)                             0.12       9.68 r
  receiver/ds/U18/Z (DELLN2X2)                            1.88      11.56 r
  receiver/ds/U15/Q (AND2X1)                              0.31      11.87 r
  receiver/ds/U204/ZN (INVX0)                             0.12      11.99 f
  receiver/ds/U175/Z (DELLN2X2)                           2.08      14.07 f
  receiver/ds/U205/ZN (INVX0)                             0.14      14.21 r
  receiver/ds/U3/QN (NAND2X0)                             0.17      14.38 f
  receiver/ds/U154/Z (DELLN2X2)                           2.12      16.50 f
  receiver/ds/U230/ZN (INVX0)                             0.15      16.65 r
  receiver/ds/U36/Z (DELLN2X2)                            1.90      18.55 r
  receiver/ds/U89/QN (NAND3X1)                            0.42      18.97 f
  receiver/ds/U152/Z (DELLN2X2)                           2.09      21.06 f
  receiver/ds/U33/ZN (INVX0)                              0.15      21.20 r
  receiver/ds/U40/Z (DELLN2X2)                            1.91      23.11 r
  receiver/ds/U32/Q (AO21X1)                              0.32      23.43 r
  receiver/ds/bit_count_reg[3]/D (DFFARX2)                0.03      23.46 r
  data arrival time                                                 23.46

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/bit_count_reg[3]/CLK (DFFARX2)              0.00      24.90 r
  library setup time                                     -0.36      24.54
  data required time                                                24.54
  --------------------------------------------------------------------------
  data required time                                                24.54
  data arrival time                                                -23.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/datout_reg[5]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.47       0.47 r
  receiver/ds/U177/Z (DELLN2X2)                           1.90       2.37 r
  receiver/ds/U207/ZN (INVX0)                             0.18       2.55 f
  receiver/ds/U241/Z (DELLN2X2)                           2.11       4.65 f
  receiver/ds/U45/QN (NOR2X0)                             0.18       4.83 r
  receiver/ds/U218/ZN (INVX0)                             0.15       4.98 f
  receiver/ds/U163/Z (DELLN2X2)                           2.09       7.08 f
  receiver/ds/U219/ZN (INVX0)                             0.15       7.23 r
  receiver/ds/U44/QN (NOR2X0)                             0.16       7.39 f
  receiver/ds/U224/ZN (INVX0)                             0.12       7.51 r
  receiver/ds/U158/Z (DELLN2X2)                           1.88       9.39 r
  receiver/ds/U225/ZN (INVX0)                             0.17       9.56 f
  receiver/ds/U192/ZN (INVX0)                             0.12       9.68 r
  receiver/ds/U18/Z (DELLN2X2)                            1.88      11.56 r
  receiver/ds/U15/Q (AND2X1)                              0.31      11.87 r
  receiver/ds/U204/ZN (INVX0)                             0.12      11.99 f
  receiver/ds/U175/Z (DELLN2X2)                           2.08      14.07 f
  receiver/ds/U205/ZN (INVX0)                             0.14      14.21 r
  receiver/ds/U3/QN (NAND2X0)                             0.17      14.38 f
  receiver/ds/U155/Z (DELLN2X2)                           2.12      16.50 f
  receiver/ds/U231/ZN (INVX0)                             0.15      16.65 r
  receiver/ds/U34/Z (DELLN2X2)                            1.90      18.55 r
  receiver/ds/U96/QN (NAND3X4)                            0.56      19.12 f
  receiver/ds/U148/Z (DELLN2X2)                           2.10      21.22 f
  receiver/ds/U14/ZN (INVX0)                              0.14      21.36 r
  receiver/ds/U13/Q (AO22X1)                              0.33      21.69 r
  receiver/ds/datout_reg[5]/D (DFFARX2)                   0.03      21.72 r
  data arrival time                                                 21.72

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/datout_reg[5]/CLK (DFFARX2)                 0.00      24.90 r
  library setup time                                     -0.36      24.54
  data required time                                                24.54
  --------------------------------------------------------------------------
  data required time                                                24.54
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.82


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/datout_reg[1]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.47       0.47 r
  receiver/ds/U177/Z (DELLN2X2)                           1.90       2.37 r
  receiver/ds/U207/ZN (INVX0)                             0.18       2.55 f
  receiver/ds/U241/Z (DELLN2X2)                           2.11       4.65 f
  receiver/ds/U45/QN (NOR2X0)                             0.18       4.83 r
  receiver/ds/U218/ZN (INVX0)                             0.15       4.98 f
  receiver/ds/U163/Z (DELLN2X2)                           2.09       7.08 f
  receiver/ds/U219/ZN (INVX0)                             0.15       7.23 r
  receiver/ds/U44/QN (NOR2X0)                             0.16       7.39 f
  receiver/ds/U224/ZN (INVX0)                             0.12       7.51 r
  receiver/ds/U158/Z (DELLN2X2)                           1.88       9.39 r
  receiver/ds/U225/ZN (INVX0)                             0.17       9.56 f
  receiver/ds/U192/ZN (INVX0)                             0.12       9.68 r
  receiver/ds/U18/Z (DELLN2X2)                            1.88      11.56 r
  receiver/ds/U15/Q (AND2X1)                              0.31      11.87 r
  receiver/ds/U204/ZN (INVX0)                             0.12      11.99 f
  receiver/ds/U175/Z (DELLN2X2)                           2.08      14.07 f
  receiver/ds/U205/ZN (INVX0)                             0.14      14.21 r
  receiver/ds/U3/QN (NAND2X0)                             0.17      14.38 f
  receiver/ds/U154/Z (DELLN2X2)                           2.12      16.50 f
  receiver/ds/U230/ZN (INVX0)                             0.15      16.65 r
  receiver/ds/U37/Z (DELLN2X2)                            1.90      18.55 r
  receiver/ds/U27/QN (NAND2X0)                            0.23      18.78 f
  receiver/ds/U139/Z (DELLN2X2)                           2.13      20.91 f
  receiver/ds/U26/ZN (INVX0)                              0.14      21.04 r
  receiver/ds/U25/Q (AO22X1)                              0.33      21.37 r
  receiver/ds/datout_reg[1]/D (DFFARX2)                   0.03      21.41 r
  data arrival time                                                 21.41

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/datout_reg[1]/CLK (DFFARX2)                 0.00      24.90 r
  library setup time                                     -0.36      24.54
  data required time                                                24.54
  --------------------------------------------------------------------------
  data required time                                                24.54
  data arrival time                                                -21.41
  --------------------------------------------------------------------------
  slack (MET)                                                        3.14


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/datout_reg[3]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.47       0.47 r
  receiver/ds/U177/Z (DELLN2X2)                           1.90       2.37 r
  receiver/ds/U207/ZN (INVX0)                             0.18       2.55 f
  receiver/ds/U241/Z (DELLN2X2)                           2.11       4.65 f
  receiver/ds/U45/QN (NOR2X0)                             0.18       4.83 r
  receiver/ds/U218/ZN (INVX0)                             0.15       4.98 f
  receiver/ds/U163/Z (DELLN2X2)                           2.09       7.08 f
  receiver/ds/U219/ZN (INVX0)                             0.15       7.23 r
  receiver/ds/U44/QN (NOR2X0)                             0.16       7.39 f
  receiver/ds/U224/ZN (INVX0)                             0.12       7.51 r
  receiver/ds/U158/Z (DELLN2X2)                           1.88       9.39 r
  receiver/ds/U225/ZN (INVX0)                             0.17       9.56 f
  receiver/ds/U192/ZN (INVX0)                             0.12       9.68 r
  receiver/ds/U18/Z (DELLN2X2)                            1.88      11.56 r
  receiver/ds/U15/Q (AND2X1)                              0.31      11.87 r
  receiver/ds/U204/ZN (INVX0)                             0.12      11.99 f
  receiver/ds/U175/Z (DELLN2X2)                           2.08      14.07 f
  receiver/ds/U205/ZN (INVX0)                             0.14      14.21 r
  receiver/ds/U3/QN (NAND2X0)                             0.17      14.38 f
  receiver/ds/U155/Z (DELLN2X2)                           2.12      16.50 f
  receiver/ds/U231/ZN (INVX0)                             0.15      16.65 r
  receiver/ds/U35/Z (DELLN2X2)                            1.90      18.55 r
  receiver/ds/U21/QN (NAND2X0)                            0.23      18.78 f
  receiver/ds/U135/Z (DELLN2X2)                           2.13      20.91 f
  receiver/ds/U20/ZN (INVX0)                              0.14      21.04 r
  receiver/ds/U19/Q (AO22X1)                              0.33      21.37 r
  receiver/ds/datout_reg[3]/D (DFFARX2)                   0.03      21.41 r
  data arrival time                                                 21.41

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/datout_reg[3]/CLK (DFFARX2)                 0.00      24.90 r
  library setup time                                     -0.36      24.54
  data required time                                                24.54
  --------------------------------------------------------------------------
  data required time                                                24.54
  data arrival time                                                -21.41
  --------------------------------------------------------------------------
  slack (MET)                                                        3.14


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/datout_reg[8]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.47       0.47 r
  receiver/ds/U177/Z (DELLN2X2)                           1.90       2.37 r
  receiver/ds/U207/ZN (INVX0)                             0.18       2.55 f
  receiver/ds/U241/Z (DELLN2X2)                           2.11       4.65 f
  receiver/ds/U45/QN (NOR2X0)                             0.18       4.83 r
  receiver/ds/U218/ZN (INVX0)                             0.15       4.98 f
  receiver/ds/U163/Z (DELLN2X2)                           2.09       7.08 f
  receiver/ds/U219/ZN (INVX0)                             0.15       7.23 r
  receiver/ds/U44/QN (NOR2X0)                             0.16       7.39 f
  receiver/ds/U224/ZN (INVX0)                             0.12       7.51 r
  receiver/ds/U158/Z (DELLN2X2)                           1.88       9.39 r
  receiver/ds/U225/ZN (INVX0)                             0.17       9.56 f
  receiver/ds/U192/ZN (INVX0)                             0.12       9.68 r
  receiver/ds/U159/Z (DELLN2X2)                           1.88      11.57 r
  receiver/ds/U226/ZN (INVX0)                             0.18      11.74 f
  receiver/ds/U43/QN (NOR2X0)                             0.15      11.89 r
  receiver/ds/U234/ZN (INVX0)                             0.13      12.03 f
  receiver/ds/U157/Z (DELLN2X2)                           2.09      14.11 f
  receiver/ds/U236/ZN (INVX0)                             0.15      14.26 r
  receiver/ds/U120/Z (DELLN2X2)                           1.90      16.17 r
  receiver/ds/U8/QN (NAND2X0)                             0.23      16.39 f
  receiver/ds/U137/Z (DELLN2X2)                           2.12      18.51 f
  receiver/ds/U7/ZN (INVX0)                               0.14      18.65 r
  receiver/ds/U6/Q (AO22X1)                               0.33      18.98 r
  receiver/ds/datout_reg[8]/D (DFFARX2)                   0.03      19.01 r
  data arrival time                                                 19.01

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/datout_reg[8]/CLK (DFFARX2)                 0.00      24.90 r
  library setup time                                     -0.36      24.54
  data required time                                                24.54
  --------------------------------------------------------------------------
  data required time                                                24.54
  data arrival time                                                -19.01
  --------------------------------------------------------------------------
  slack (MET)                                                        5.53


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/datout_reg[9]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.47       0.47 r
  receiver/ds/U177/Z (DELLN2X2)                           1.90       2.37 r
  receiver/ds/U207/ZN (INVX0)                             0.18       2.55 f
  receiver/ds/U241/Z (DELLN2X2)                           2.11       4.65 f
  receiver/ds/U45/QN (NOR2X0)                             0.18       4.83 r
  receiver/ds/U218/ZN (INVX0)                             0.15       4.98 f
  receiver/ds/U163/Z (DELLN2X2)                           2.09       7.08 f
  receiver/ds/U219/ZN (INVX0)                             0.15       7.23 r
  receiver/ds/U44/QN (NOR2X0)                             0.16       7.39 f
  receiver/ds/U224/ZN (INVX0)                             0.12       7.51 r
  receiver/ds/U158/Z (DELLN2X2)                           1.88       9.39 r
  receiver/ds/U225/ZN (INVX0)                             0.17       9.56 f
  receiver/ds/U192/ZN (INVX0)                             0.12       9.68 r
  receiver/ds/U18/Z (DELLN2X2)                            1.88      11.56 r
  receiver/ds/U15/Q (AND2X1)                              0.31      11.87 r
  receiver/ds/U204/ZN (INVX0)                             0.12      11.99 f
  receiver/ds/U176/Z (DELLN2X2)                           2.08      14.07 f
  receiver/ds/U206/ZN (INVX0)                             0.15      14.22 r
  receiver/ds/U131/Z (DELLN2X2)                           1.90      16.13 r
  receiver/ds/U5/QN (NAND2X0)                             0.23      16.35 f
  receiver/ds/U134/Z (DELLN2X2)                           2.13      18.48 f
  receiver/ds/U4/ZN (INVX0)                               0.14      18.62 r
  receiver/ds/U107/Q (AO22X1)                             0.33      18.95 r
  receiver/ds/datout_reg[9]/D (DFFARX2)                   0.03      18.98 r
  data arrival time                                                 18.98

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/datout_reg[9]/CLK (DFFARX2)                 0.00      24.90 r
  library setup time                                     -0.36      24.54
  data required time                                                24.54
  --------------------------------------------------------------------------
  data required time                                                24.54
  data arrival time                                                -18.98
  --------------------------------------------------------------------------
  slack (MET)                                                        5.56


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.48       0.48 f
  receiver/ds/U177/Z (DELLN2X2)                           2.12       2.60 f
  receiver/ds/U207/ZN (INVX0)                             0.15       2.75 r
  receiver/ds/U241/Z (DELLN2X2)                           1.91       4.65 r
  receiver/ds/U45/QN (NOR2X0)                             0.21       4.87 f
  receiver/ds/U218/ZN (INVX0)                             0.12       4.99 r
  receiver/ds/U163/Z (DELLN2X2)                           1.89       6.88 r
  receiver/ds/U219/ZN (INVX0)                             0.18       7.05 f
  receiver/ds/U44/QN (NOR2X0)                             0.15       7.20 r
  receiver/ds/U224/ZN (INVX0)                             0.13       7.33 f
  receiver/ds/U158/Z (DELLN2X2)                           2.09       9.42 f
  receiver/ds/U225/ZN (INVX0)                             0.14       9.57 r
  receiver/ds/U192/ZN (INVX0)                             0.13       9.70 f
  receiver/ds/U159/Z (DELLN2X2)                           2.09      11.79 f
  receiver/ds/U226/ZN (INVX0)                             0.15      11.94 r
  receiver/ds/U43/QN (NOR2X0)                             0.16      12.10 f
  receiver/ds/U234/ZN (INVX0)                             0.11      12.21 r
  receiver/ds/U156/Z (DELLN2X2)                           1.88      14.09 r
  receiver/ds/U235/ZN (INVX0)                             0.18      14.27 f
  receiver/ds/U130/Z (DELLN2X2)                           2.11      16.38 f
  receiver/ds/U128/Q (AO21X1)                             0.28      16.66 f
  receiver/ds/U12/Q (AO22X1)                              0.34      17.00 f
  receiver/ds/bit_count_reg[2]/D (DFFARX2)                0.03      17.04 f
  data arrival time                                                 17.04

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00      24.90 r
  library setup time                                     -0.29      24.61
  data required time                                                24.61
  --------------------------------------------------------------------------
  data required time                                                24.61
  data arrival time                                                -17.04
  --------------------------------------------------------------------------
  slack (MET)                                                        7.57


  Startpoint: transmitter/serial/counter_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: transmitter/serial/data_out_reg
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  serializer         8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/serial/counter_reg[2]/CLK (DFFARX2)         0.00       0.00 r
  transmitter/serial/counter_reg[2]/Q (DFFARX2)           0.81       0.81 r
  transmitter/serial/U174/ZN (INVX0)                      0.13       0.93 f
  transmitter/serial/U134/ZN (INVX0)                      0.11       1.04 r
  transmitter/serial/U86/Z (DELLN2X2)                     1.88       2.92 r
  transmitter/serial/U135/ZN (INVX0)                      0.18       3.10 f
  transmitter/serial/U88/Z (DELLN2X2)                     2.11       5.20 f
  transmitter/serial/U175/ZN (INVX0)                      0.14       5.34 r
  transmitter/serial/U128/ZN (INVX0)                      0.13       5.48 f
  transmitter/serial/U96/Z (DELLN2X2)                     2.09       7.57 f
  transmitter/serial/U129/ZN (INVX0)                      0.15       7.71 r
  transmitter/serial/U45/Z (DELLN2X2)                     1.90       9.62 r
  transmitter/serial/U29/QN (NAND2X0)                     0.23       9.84 f
  transmitter/serial/U41/Z (DELLN2X2)                     2.13      11.97 f
  transmitter/serial/U34/QN (NAND3X1)                     0.38      12.35 r
  transmitter/serial/U63/Z (DELLN2X2)                     1.87      14.22 r
  transmitter/serial/U27/ZN (INVX0)                       0.18      14.40 f
  transmitter/serial/U57/Z (DELLN2X2)                     2.10      16.50 f
  transmitter/serial/U65/Q (AO22X2)                       0.40      16.91 f
  transmitter/serial/data_out_reg/D (DFFARX2)             0.03      16.94 f
  data arrival time                                                 16.94

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  transmitter/serial/data_out_reg/CLK (DFFARX2)           0.00      24.90 r
  library setup time                                     -0.30      24.60
  data required time                                                24.60
  --------------------------------------------------------------------------
  data required time                                                24.60
  data arrival time                                                -16.94
  --------------------------------------------------------------------------
  slack (MET)                                                        7.66


  Startpoint: transmitter/serial/counter_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: transmitter/serial/counter_reg[0]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  serializer         8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/serial/counter_reg[2]/CLK (DFFARX2)         0.00       0.00 r
  transmitter/serial/counter_reg[2]/Q (DFFARX2)           0.81       0.81 r
  transmitter/serial/U174/ZN (INVX0)                      0.13       0.93 f
  transmitter/serial/U134/ZN (INVX0)                      0.11       1.04 r
  transmitter/serial/U86/Z (DELLN2X2)                     1.88       2.92 r
  transmitter/serial/U135/ZN (INVX0)                      0.18       3.10 f
  transmitter/serial/U88/Z (DELLN2X2)                     2.11       5.20 f
  transmitter/serial/U175/ZN (INVX0)                      0.14       5.34 r
  transmitter/serial/U128/ZN (INVX0)                      0.13       5.48 f
  transmitter/serial/U96/Z (DELLN2X2)                     2.09       7.57 f
  transmitter/serial/U129/ZN (INVX0)                      0.15       7.71 r
  transmitter/serial/U45/Z (DELLN2X2)                     1.90       9.62 r
  transmitter/serial/U29/QN (NAND2X0)                     0.23       9.84 f
  transmitter/serial/U41/Z (DELLN2X2)                     2.13      11.97 f
  transmitter/serial/U34/QN (NAND3X1)                     0.38      12.35 r
  transmitter/serial/U63/Z (DELLN2X2)                     1.87      14.22 r
  transmitter/serial/U27/ZN (INVX0)                       0.18      14.40 f
  transmitter/serial/U58/Z (DELLN2X2)                     2.10      16.50 f
  transmitter/serial/U40/Q (AO22X1)                       0.34      16.85 f
  transmitter/serial/counter_reg[0]/D (DFFARX2)           0.03      16.88 f
  data arrival time                                                 16.88

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  transmitter/serial/counter_reg[0]/CLK (DFFARX2)         0.00      24.90 r
  library setup time                                     -0.29      24.61
  data required time                                                24.61
  --------------------------------------------------------------------------
  data required time                                                24.61
  data arrival time                                                -16.88
  --------------------------------------------------------------------------
  slack (MET)                                                        7.73


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.48       0.48 f
  receiver/ds/U177/Z (DELLN2X2)                           2.12       2.60 f
  receiver/ds/U207/ZN (INVX0)                             0.15       2.75 r
  receiver/ds/U241/Z (DELLN2X2)                           1.91       4.65 r
  receiver/ds/U45/QN (NOR2X0)                             0.21       4.87 f
  receiver/ds/U218/ZN (INVX0)                             0.12       4.99 r
  receiver/ds/U163/Z (DELLN2X2)                           1.89       6.88 r
  receiver/ds/U219/ZN (INVX0)                             0.18       7.05 f
  receiver/ds/U44/QN (NOR2X0)                             0.15       7.20 r
  receiver/ds/U224/ZN (INVX0)                             0.13       7.33 f
  receiver/ds/U158/Z (DELLN2X2)                           2.09       9.42 f
  receiver/ds/U225/ZN (INVX0)                             0.14       9.57 r
  receiver/ds/U192/ZN (INVX0)                             0.13       9.70 f
  receiver/ds/U159/Z (DELLN2X2)                           2.09      11.79 f
  receiver/ds/U226/ZN (INVX0)                             0.15      11.94 r
  receiver/ds/U43/QN (NOR2X0)                             0.16      12.10 f
  receiver/ds/U234/ZN (INVX0)                             0.11      12.21 r
  receiver/ds/U157/Z (DELLN2X2)                           1.88      14.09 r
  receiver/ds/U236/ZN (INVX0)                             0.18      14.27 f
  receiver/ds/U119/Z (DELLN2X2)                           2.10      16.38 f
  receiver/ds/bit_count_reg[0]/D (DFFARX2)                0.03      16.41 f
  data arrival time                                                 16.41

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/bit_count_reg[0]/CLK (DFFARX2)              0.00      24.90 r
  library setup time                                     -0.36      24.54
  data required time                                                24.54
  --------------------------------------------------------------------------
  data required time                                                24.54
  data arrival time                                                -16.41
  --------------------------------------------------------------------------
  slack (MET)                                                        8.13


  Startpoint: receiver/ds/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  deserializer       8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  receiver/ds/bit_count_reg[2]/CLK (DFFARX2)              0.00       0.00 r
  receiver/ds/bit_count_reg[2]/QN (DFFARX2)               0.47       0.47 r
  receiver/ds/U177/Z (DELLN2X2)                           1.90       2.37 r
  receiver/ds/U207/ZN (INVX0)                             0.18       2.55 f
  receiver/ds/U241/Z (DELLN2X2)                           2.11       4.65 f
  receiver/ds/U45/QN (NOR2X0)                             0.18       4.83 r
  receiver/ds/U218/ZN (INVX0)                             0.15       4.98 f
  receiver/ds/U163/Z (DELLN2X2)                           2.09       7.08 f
  receiver/ds/U219/ZN (INVX0)                             0.15       7.23 r
  receiver/ds/U44/QN (NOR2X0)                             0.16       7.39 f
  receiver/ds/U224/ZN (INVX0)                             0.12       7.51 r
  receiver/ds/U183/Z (DELLN2X2)                           1.88       9.39 r
  receiver/ds/U212/ZN (INVX0)                             0.18       9.57 f
  receiver/ds/U173/Z (DELLN2X2)                           2.11      11.67 f
  receiver/ds/U213/ZN (INVX0)                             0.15      11.82 r
  receiver/ds/U184/Z (DELLN2X2)                           1.90      13.73 r
  receiver/ds/U193/ZN (INVX0)                             0.18      13.90 f
  receiver/ds/U41/QN (NOR2X0)                             0.15      14.05 r
  receiver/ds/bit_count_reg[1]/D (DFFARX2)                0.03      14.08 r
  data arrival time                                                 14.08

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  receiver/ds/bit_count_reg[1]/CLK (DFFARX2)              0.00      24.90 r
  library setup time                                     -0.37      24.53
  data required time                                                24.53
  --------------------------------------------------------------------------
  data required time                                                24.53
  data arrival time                                                -14.08
  --------------------------------------------------------------------------
  slack (MET)                                                       10.45


  Startpoint: transmitter/serial/counter_reg[3]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: transmitter/serial/counter_reg[2]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  serializer         8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/serial/counter_reg[3]/CLK (DFFARX2)         0.00       0.00 r
  transmitter/serial/counter_reg[3]/Q (DFFARX2)           0.81       0.81 r
  transmitter/serial/U170/ZN (INVX0)                      0.13       0.93 f
  transmitter/serial/U131/ZN (INVX0)                      0.11       1.04 r
  transmitter/serial/U90/Z (DELLN2X2)                     1.88       2.92 r
  transmitter/serial/U132/ZN (INVX0)                      0.18       3.10 f
  transmitter/serial/U92/Z (DELLN2X2)                     2.11       5.20 f
  transmitter/serial/U171/ZN (INVX0)                      0.14       5.34 r
  transmitter/serial/U143/ZN (INVX0)                      0.13       5.48 f
  transmitter/serial/U74/Z (DELLN2X2)                     2.09       7.57 f
  transmitter/serial/U144/ZN (INVX0)                      0.15       7.71 r
  transmitter/serial/U24/QN (NOR2X0)                      0.18       7.89 f
  transmitter/serial/U146/Z (DELLN2X2)                    2.10      10.00 f
  transmitter/serial/U114/Z (DELLN2X2)                    2.17      12.17 f
  transmitter/serial/U148/Q (OR2X4)                       0.41      12.58 f
  transmitter/serial/U3/Q (AO22X1)                        0.28      12.86 f
  transmitter/serial/counter_reg[2]/D (DFFARX2)           0.03      12.90 f
  data arrival time                                                 12.90

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  transmitter/serial/counter_reg[2]/CLK (DFFARX2)         0.00      24.90 r
  library setup time                                     -0.29      24.61
  data required time                                                24.61
  --------------------------------------------------------------------------
  data required time                                                24.61
  data arrival time                                                -12.90
  --------------------------------------------------------------------------
  slack (MET)                                                       11.71


  Startpoint: transmitter/serial/counter_reg[2]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: transmitter/serial/counter_reg[1]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  serializer         8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/serial/counter_reg[2]/CLK (DFFARX2)         0.00       0.00 r
  transmitter/serial/counter_reg[2]/Q (DFFARX2)           0.81       0.81 r
  transmitter/serial/U174/ZN (INVX0)                      0.13       0.93 f
  transmitter/serial/U134/ZN (INVX0)                      0.11       1.04 r
  transmitter/serial/U86/Z (DELLN2X2)                     1.88       2.92 r
  transmitter/serial/U135/ZN (INVX0)                      0.18       3.10 f
  transmitter/serial/U88/Z (DELLN2X2)                     2.11       5.20 f
  transmitter/serial/U175/ZN (INVX0)                      0.14       5.34 r
  transmitter/serial/U128/ZN (INVX0)                      0.13       5.48 f
  transmitter/serial/U96/Z (DELLN2X2)                     2.09       7.57 f
  transmitter/serial/U129/ZN (INVX0)                      0.15       7.71 r
  transmitter/serial/U45/Z (DELLN2X2)                     1.90       9.62 r
  transmitter/serial/U29/QN (NAND2X0)                     0.23       9.84 f
  transmitter/serial/U42/Z (DELLN2X2)                     2.12      11.97 f
  transmitter/serial/U162/Q (AND4X4)                      0.57      12.54 f
  transmitter/serial/U5/Q (AO21X1)                        0.25      12.79 f
  transmitter/serial/counter_reg[1]/D (DFFARX2)           0.03      12.83 f
  data arrival time                                                 12.83

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  transmitter/serial/counter_reg[1]/CLK (DFFARX2)         0.00      24.90 r
  library setup time                                     -0.29      24.61
  data required time                                                24.61
  --------------------------------------------------------------------------
  data required time                                                24.61
  data arrival time                                                -12.83
  --------------------------------------------------------------------------
  slack (MET)                                                       11.78


  Startpoint: transmitter/serial/counter_reg[3]
              (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: transmitter/serial/counter_reg[3]
            (rising edge-triggered flip-flop clocked by fun_sclk)
  Path Group: fun_sclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             8000                  saed90nm_max
  serializer         8000                  saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fun_sclk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  transmitter/serial/counter_reg[3]/CLK (DFFARX2)         0.00       0.00 r
  transmitter/serial/counter_reg[3]/Q (DFFARX2)           0.81       0.81 r
  transmitter/serial/U170/ZN (INVX0)                      0.13       0.93 f
  transmitter/serial/U131/ZN (INVX0)                      0.11       1.04 r
  transmitter/serial/U90/Z (DELLN2X2)                     1.88       2.92 r
  transmitter/serial/U132/ZN (INVX0)                      0.18       3.10 f
  transmitter/serial/U93/Z (DELLN2X2)                     2.11       5.20 f
  transmitter/serial/U173/ZN (INVX0)                      0.14       5.34 r
  transmitter/serial/U110/ZN (INVX0)                      0.13       5.48 f
  transmitter/serial/U103/Z (DELLN2X2)                    2.09       7.57 f
  transmitter/serial/U111/ZN (INVX0)                      0.15       7.72 r
  transmitter/serial/U165/QN (NOR4X1)                     0.34       8.05 f
  transmitter/serial/U55/Z (DELLN2X2)                     2.09      10.14 f
  transmitter/serial/U8/Q (AO22X1)                        0.39      10.53 f
  transmitter/serial/counter_reg[3]/D (DFFARX2)           0.03      10.57 f
  data arrival time                                                 10.57

  clock fun_sclk (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.10      24.90
  transmitter/serial/counter_reg[3]/CLK (DFFARX2)         0.00      24.90 r
  library setup time                                     -0.29      24.61
  data required time                                                24.61
  --------------------------------------------------------------------------
  data required time                                                24.61
  data arrival time                                                -10.57
  --------------------------------------------------------------------------
  slack (MET)                                                       14.04


1
