{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591273340711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591273340712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:22:20 2020 " "Processing started: Fri Jun 05 00:22:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591273340712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591273340712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 305_miniproject_Cecil -c 305_miniproject_Cecil " "Command: quartus_map --read_settings_files=on --write_settings_files=off 305_miniproject_Cecil -c 305_miniproject_Cecil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591273340712 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591273340979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bcd4digit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bcd4digit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd4digit_counter-behaviour " "Found design unit 1: bcd4digit_counter-behaviour" {  } { { "VHDL Files/bcd4digit_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd4digit_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341587 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd4digit_counter " "Found entity 1: bcd4digit_counter" {  } { { "VHDL Files/bcd4digit_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd4digit_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_counter-behaviour " "Found design unit 1: bcd_counter-behaviour" {  } { { "VHDL Files/bcd_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341589 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "VHDL Files/bcd_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/difficulty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/difficulty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 difficulty-behaviour " "Found design unit 1: difficulty-behaviour" {  } { { "VHDL Files/difficulty.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/difficulty.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341592 ""} { "Info" "ISGN_ENTITY_NAME" "1 difficulty " "Found entity 1: difficulty" {  } { { "VHDL Files/difficulty.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/difficulty.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/lifepoint_tracker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/lifepoint_tracker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lifepoint_tracker-behaviour " "Found design unit 1: lifepoint_tracker-behaviour" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341594 ""} { "Info" "ISGN_ENTITY_NAME" "1 lifepoint_tracker " "Found entity 1: lifepoint_tracker" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/environment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/environment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 environment-behaviour " "Found design unit 1: environment-behaviour" {  } { { "VHDL Files/environment.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/environment.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341596 ""} { "Info" "ISGN_ENTITY_NAME" "1 environment " "Found entity 1: environment" {  } { { "VHDL Files/environment.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/environment.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/hex_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/hex_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_counter-behaviour " "Found design unit 1: hex_counter-behaviour" {  } { { "VHDL Files/hex_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/hex_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341598 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_counter " "Found entity 1: hex_counter" {  } { { "VHDL Files/hex_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/hex_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behaviour " "Found design unit 1: debouncer-behaviour" {  } { { "VHDL Files/debouncer.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/debouncer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341600 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "VHDL Files/debouncer.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/debouncer.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/gamestate_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/gamestate_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gamestate_controller-behaviour " "Found design unit 1: gamestate_controller-behaviour" {  } { { "VHDL Files/gamestate_controller.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/gamestate_controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341602 ""} { "Info" "ISGN_ENTITY_NAME" "1 gamestate_controller " "Found entity 1: gamestate_controller" {  } { { "VHDL Files/gamestate_controller.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/gamestate_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/text_display.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl files/text_display.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341606 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bcd_sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bcd_sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_sevenseg-behaviour " "Found design unit 1: bcd_sevenseg-behaviour" {  } { { "VHDL Files/bcd_sevenseg.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd_sevenseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341609 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_sevenseg " "Found entity 1: bcd_sevenseg" {  } { { "VHDL Files/bcd_sevenseg.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd_sevenseg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341611 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341614 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341616 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "MiniprojectResources/altpll0.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341619 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "MiniprojectResources/altpll0.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "305_miniproject_cecil.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 305_miniproject_cecil.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 305_miniproject_Cecil " "Found entity 1: 305_miniproject_Cecil" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "305_miniproject_Cecil " "Elaborating entity \"305_miniproject_Cecil\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591273341665 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "led4 " "Pin \"led4\" is missing source" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 848 1120 1296 864 "led4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1591273341666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:VGA_Sync_1 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:VGA_Sync_1\"" {  } { { "305_miniproject_Cecil.bdf" "VGA_Sync_1" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 232 -216 8 408 "VGA_Sync_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "305_miniproject_Cecil.bdf" "inst" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { -136 152 416 16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "MiniprojectResources/altpll0.vhd" "altpll_component" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/altpll0.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "MiniprojectResources/altpll0.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/altpll0.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341705 ""}  } { { "MiniprojectResources/altpll0.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/altpll0.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591273341705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:BALL " "Elaborating entity \"ball\" for hierarchy \"ball:BALL\"" {  } { { "305_miniproject_Cecil.bdf" "BALL" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 40 -16 184 184 "BALL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341774 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gravity ball.vhd(43) " "VHDL Signal Declaration warning at ball.vhd(43): used explicit default value for signal \"gravity\" because signal was never assigned a value" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591273341775 "|305_miniproject_Cecil|ball:BALL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "jump_momentum ball.vhd(54) " "VHDL Signal Declaration warning at ball.vhd(54): used explicit default value for signal \"jump_momentum\" because signal was never assigned a value" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591273341775 "|305_miniproject_Cecil|ball:BALL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom ball:BALL\|char_rom:rom_port_thing " "Elaborating entity \"char_rom\" for hierarchy \"ball:BALL\|char_rom:rom_port_thing\"" {  } { { "MiniprojectResources/ball.vhd" "rom_port_thing" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ball:BALL\|char_rom:rom_port_thing\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ball:BALL\|char_rom:rom_port_thing\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "altsyncram_component" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:BALL\|char_rom:rom_port_thing\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ball:BALL\|char_rom:rom_port_thing\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:BALL\|char_rom:rom_port_thing\|altsyncram:altsyncram_component " "Instantiated megafunction \"ball:BALL\|char_rom:rom_port_thing\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341829 ""}  } { { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591273341829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591273341883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591273341883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 ball:BALL\|char_rom:rom_port_thing\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"ball:BALL\|char_rom:rom_port_thing\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:Mouse " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:Mouse\"" {  } { { "305_miniproject_Cecil.bdf" "Mouse" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { -128 760 1024 16 "Mouse" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1591273341894 "|305_miniproject_Cecil|MOUSE:Mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273341894 "|305_miniproject_Cecil|MOUSE:Mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273341894 "|305_miniproject_Cecil|MOUSE:Mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273341894 "|305_miniproject_Cecil|MOUSE:Mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273341894 "|305_miniproject_Cecil|MOUSE:Mouse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_sevenseg bcd_sevenseg:Sevenseg0 " "Elaborating entity \"bcd_sevenseg\" for hierarchy \"bcd_sevenseg:Sevenseg0\"" {  } { { "305_miniproject_Cecil.bdf" "Sevenseg0" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 56 968 1160 136 "Sevenseg0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty difficulty:inst5 " "Elaborating entity \"difficulty\" for hierarchy \"difficulty:inst5\"" {  } { { "305_miniproject_Cecil.bdf" "inst5" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 808 -160 56 952 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341899 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "difficulty_int difficulty.vhd(54) " "VHDL Process Statement warning at difficulty.vhd(54): signal \"difficulty_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL Files/difficulty.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/difficulty.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273341900 "|305_miniproject_Cecil|difficulty:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd4digit_counter difficulty:inst5\|bcd4digit_counter:cntr " "Elaborating entity \"bcd4digit_counter\" for hierarchy \"difficulty:inst5\|bcd4digit_counter:cntr\"" {  } { { "VHDL Files/difficulty.vhd" "cntr" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/difficulty.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter difficulty:inst5\|bcd4digit_counter:cntr\|bcd_counter:cntr0 " "Elaborating entity \"bcd_counter\" for hierarchy \"difficulty:inst5\|bcd4digit_counter:cntr\|bcd_counter:cntr0\"" {  } { { "VHDL Files/bcd4digit_counter.vhd" "cntr0" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd4digit_counter.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:CHAR_ROM " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:CHAR_ROM\"" {  } { { "305_miniproject_Cecil.bdf" "CHAR_ROM" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:DEBOUNCER " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:DEBOUNCER\"" {  } { { "305_miniproject_Cecil.bdf" "DEBOUNCER" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 640 704 880 752 "DEBOUNCER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341918 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "push0_reg debouncer.vhd(80) " "VHDL Process Statement warning at debouncer.vhd(80): signal \"push0_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL Files/debouncer.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/debouncer.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273341920 "|305_miniproject_Cecil|debouncer:DEBOUNCER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "push1_reg debouncer.vhd(81) " "VHDL Process Statement warning at debouncer.vhd(81): signal \"push1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL Files/debouncer.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/debouncer.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273341920 "|305_miniproject_Cecil|debouncer:DEBOUNCER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "push2_reg debouncer.vhd(82) " "VHDL Process Statement warning at debouncer.vhd(82): signal \"push2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL Files/debouncer.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/debouncer.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273341920 "|305_miniproject_Cecil|debouncer:DEBOUNCER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamestate_controller gamestate_controller:GAMESTATE_CONTROLLER " "Elaborating entity \"gamestate_controller\" for hierarchy \"gamestate_controller:GAMESTATE_CONTROLLER\"" {  } { { "305_miniproject_Cecil.bdf" "GAMESTATE_CONTROLLER" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 448 672 904 624 "GAMESTATE_CONTROLLER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_counter hex_counter:inst3 " "Elaborating entity \"hex_counter\" for hierarchy \"hex_counter:inst3\"" {  } { { "305_miniproject_Cecil.bdf" "inst3" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 528 1056 1216 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lifepoint_tracker lifepoint_tracker:LIFEPOINT_TRACKER " "Elaborating entity \"lifepoint_tracker\" for hierarchy \"lifepoint_tracker:LIFEPOINT_TRACKER\"" {  } { { "305_miniproject_Cecil.bdf" "LIFEPOINT_TRACKER" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591273341924 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "empty_address lifepoint_tracker.vhd(42) " "VHDL Signal Declaration warning at lifepoint_tracker.vhd(42): used explicit default value for signal \"empty_address\" because signal was never assigned a value" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591273341926 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "full_address lifepoint_tracker.vhd(43) " "VHDL Signal Declaration warning at lifepoint_tracker.vhd(43): used explicit default value for signal \"full_address\" because signal was never assigned a value" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591273341926 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adjust_row lifepoint_tracker.vhd(57) " "VHDL Signal Declaration warning at lifepoint_tracker.vhd(57): used explicit default value for signal \"adjust_row\" because signal was never assigned a value" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591273341926 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adjust_col1 lifepoint_tracker.vhd(58) " "VHDL Signal Declaration warning at lifepoint_tracker.vhd(58): used explicit default value for signal \"adjust_col1\" because signal was never assigned a value" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591273341926 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lifepoints lifepoint_tracker.vhd(146) " "VHDL Process Statement warning at lifepoint_tracker.vhd(146): signal \"lifepoints\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273341926 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_mux_output lifepoint_tracker.vhd(213) " "VHDL Process Statement warning at lifepoint_tracker.vhd(213): signal \"rom_mux_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591273341926 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\] " "Synthesized away node \"lifepoint_tracker:LIFEPOINT_TRACKER\|char_rom:symbol_rom\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "VHDL Files/lifepoint_tracker.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/lifepoint_tracker.vhd" 90 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 480 1456 1760 624 "LIFEPOINT_TRACKER" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|lifepoint_tracker:LIFEPOINT_TRACKER|char_rom:symbol_rom|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\] " "Synthesized away node \"char_rom:CHAR_ROM\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altsyncram_kt91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus ii v13.0 web edition free/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 224 448 712 336 "CHAR_ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273342058 "|305_miniproject_Cecil|char_rom:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1591273342058 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1591273342058 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 37 -1 0 } } { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1591273342705 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1591273342705 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led4 GND " "Pin \"led4\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 848 1120 1296 864 "led4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273342820 "|305_miniproject_Cecil|led4"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] GND " "Pin \"blue\[3\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 208 384 504 "blue\[0\]" "" } { 520 208 384 536 "blue\[1\]" "" } { 552 208 384 568 "blue\[2\]" "" } { 584 208 384 600 "blue\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273342820 "|305_miniproject_Cecil|blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 208 384 504 "blue\[0\]" "" } { 520 208 384 536 "blue\[1\]" "" } { 552 208 384 568 "blue\[2\]" "" } { 584 208 384 600 "blue\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273342820 "|305_miniproject_Cecil|blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 208 384 504 "blue\[0\]" "" } { 520 208 384 536 "blue\[1\]" "" } { 552 208 384 568 "blue\[2\]" "" } { 584 208 384 600 "blue\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273342820 "|305_miniproject_Cecil|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 208 384 504 "blue\[0\]" "" } { 520 208 384 536 "blue\[1\]" "" } { 552 208 384 568 "blue\[2\]" "" } { 584 208 384 600 "blue\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273342820 "|305_miniproject_Cecil|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 -88 88 504 "green\[0\]" "" } { 520 -88 88 536 "green\[1\]" "" } { 552 -88 88 568 "green\[2\]" "" } { 584 -88 88 600 "green\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273342820 "|305_miniproject_Cecil|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 -88 88 504 "green\[0\]" "" } { 520 -88 88 536 "green\[1\]" "" } { 552 -88 88 568 "green\[2\]" "" } { 584 -88 88 600 "green\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273342820 "|305_miniproject_Cecil|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 -88 88 504 "green\[0\]" "" } { 520 -88 88 536 "green\[1\]" "" } { 552 -88 88 568 "green\[2\]" "" } { 584 -88 88 600 "green\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273342820 "|305_miniproject_Cecil|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 488 -88 88 504 "green\[0\]" "" } { 520 -88 88 536 "green\[1\]" "" } { 552 -88 88 568 "green\[2\]" "" } { 584 -88 88 600 "green\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591273342820 "|305_miniproject_Cecil|green[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1591273342820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591273342932 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "106 " "106 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1591273343159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591273343359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273343359 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb0 " "No output dependent on input pin \"pb0\"" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 680 464 640 696 "pb0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273343448 "|305_miniproject_Cecil|pb0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb1 " "No output dependent on input pin \"pb1\"" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 696 464 640 712 "pb1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273343448 "|305_miniproject_Cecil|pb1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb2 " "No output dependent on input pin \"pb2\"" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 712 464 640 728 "pb2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591273343448 "|305_miniproject_Cecil|pb2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1591273343448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "366 " "Implemented 366 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591273343449 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591273343449 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1591273343449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "309 " "Implemented 309 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591273343449 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1591273343449 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1591273343449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591273343449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591273343498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:22:23 2020 " "Processing ended: Fri Jun 05 00:22:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591273343498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591273343498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591273343498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591273343498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591273344441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591273344442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:22:24 2020 " "Processing started: Fri Jun 05 00:22:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591273344442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1591273344442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 305_miniproject_Cecil -c 305_miniproject_Cecil " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 305_miniproject_Cecil -c 305_miniproject_Cecil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1591273344442 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1591273344497 ""}
{ "Info" "0" "" "Project  = 305_miniproject_Cecil" {  } {  } 0 0 "Project  = 305_miniproject_Cecil" 0 0 "Fitter" 0 0 1591273344498 ""}
{ "Info" "0" "" "Revision = 305_miniproject_Cecil" {  } {  } 0 0 "Revision = 305_miniproject_Cecil" 0 0 "Fitter" 0 0 1591273344498 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1591273344560 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "305_miniproject_Cecil EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"305_miniproject_Cecil\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1591273344567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591273344610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591273344610 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altpll0_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1591273344666 ""}  } { { "db/altpll0_altpll.v" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altpll0_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1591273344666 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1591273344688 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1591273344697 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591273344915 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591273344915 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591273344915 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1591273344915 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 869 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591273344918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 871 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591273344918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 873 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591273344918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 875 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591273344918 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1591273344918 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1591273344920 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1591273344921 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "305_miniproject_Cecil.sdc " "Synopsys Design Constraints File file not found: '305_miniproject_Cecil.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1591273345884 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1591273345885 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1591273345886 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1591273345890 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1591273345891 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1591273345891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591273345911 ""}  } { { "db/altpll0_altpll.v" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altpll0_altpll.v" 92 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591273345911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:Mouse\|MOUSE_CLK_FILTER  " "Automatically promoted node MOUSE:Mouse\|MOUSE_CLK_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591273345911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:Mouse\|MOUSE_CLK_FILTER~1 " "Destination node MOUSE:Mouse\|MOUSE_CLK_FILTER~1" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 40 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:Mouse|MOUSE_CLK_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273345911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:Mouse\|MOUSE_CLK_FILTER~2 " "Destination node MOUSE:Mouse\|MOUSE_CLK_FILTER~2" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 40 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:Mouse|MOUSE_CLK_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273345911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:Mouse\|MOUSE_CLK_FILTER~3 " "Destination node MOUSE:Mouse\|MOUSE_CLK_FILTER~3" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 40 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:Mouse|MOUSE_CLK_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273345911 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591273345911 ""}  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 40 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:Mouse|MOUSE_CLK_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591273345911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:VGA_Sync_1\|vert_sync_out  " "Automatically promoted node VGA_SYNC:VGA_Sync_1\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591273345912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vert_sync_out~output " "Destination node vert_sync_out~output" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 432 -152 24 448 "vert_sync_out" "" } } } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vert_sync_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 816 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273345912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591273345912 ""}  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/vga_sync.vhd" 11 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:VGA_Sync_1|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591273345912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:Mouse\|left_button  " "Automatically promoted node MOUSE:Mouse\|left_button " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591273345912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:BALL\|y_motion\[1\]~10 " "Destination node ball:BALL\|y_motion\[1\]~10" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 82 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:BALL|y_motion[1]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 657 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273345912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:BALL\|y_motion\[0\]~15 " "Destination node ball:BALL\|y_motion\[0\]~15" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 82 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:BALL|y_motion[0]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 666 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273345912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:BALL\|prev_jump~0 " "Destination node ball:BALL\|prev_jump~0" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 46 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:BALL|prev_jump~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 700 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273345912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg0_dec~output " "Destination node seg0_dec~output" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { -64 1400 1576 -48 "seg0_dec" "" } } } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0_dec~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 817 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273345912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591273345912 ""}  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 13 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:Mouse|left_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591273345912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "difficulty:inst5\|bcd4digit_counter:cntr\|clk1  " "Automatically promoted node difficulty:inst5\|bcd4digit_counter:cntr\|clk1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591273345912 ""}  } { { "VHDL Files/bcd4digit_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd4digit_counter.vhd" 25 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { difficulty:inst5|bcd4digit_counter:cntr|clk1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591273345912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1591273346126 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591273346126 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591273346127 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591273346127 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591273346128 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1591273346129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1591273346129 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1591273346129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1591273346147 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1591273346149 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1591273346149 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw7 " "Node \"sw7\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus ii v13.0 web edition free/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591273346189 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw8 " "Node \"sw8\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus ii v13.0 web edition free/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591273346189 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw9 " "Node \"sw9\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus ii v13.0 web edition free/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591273346189 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1591273346189 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591273346190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1591273347369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591273347499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1591273347508 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1591273348133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591273348133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1591273348382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1591273349143 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1591273349143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591273350178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1591273350180 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1591273350180 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1591273350192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591273350230 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591273350527 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591273350566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591273350704 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591273351101 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1591273351815 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cecil/Coding/305 Miniproject Cecil Quartus/output_files/305_miniproject_Cecil.fit.smsg " "Generated suppressed messages file D:/Cecil/Coding/305 Miniproject Cecil Quartus/output_files/305_miniproject_Cecil.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1591273351902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591273352225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:22:32 2020 " "Processing ended: Fri Jun 05 00:22:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591273352225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591273352225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591273352225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1591273352225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1591273353095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591273353095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:22:32 2020 " "Processing started: Fri Jun 05 00:22:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591273353095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1591273353095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 305_miniproject_Cecil -c 305_miniproject_Cecil " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 305_miniproject_Cecil -c 305_miniproject_Cecil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1591273353095 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1591273353816 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1591273353844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591273354129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:22:34 2020 " "Processing ended: Fri Jun 05 00:22:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591273354129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591273354129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591273354129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1591273354129 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1591273354735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1591273355148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:22:34 2020 " "Processing started: Fri Jun 05 00:22:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591273355149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591273355149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 305_miniproject_Cecil -c 305_miniproject_Cecil " "Command: quartus_sta 305_miniproject_Cecil -c 305_miniproject_Cecil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591273355149 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1591273355217 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591273355344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1591273355395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1591273355395 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "305_miniproject_Cecil.sdc " "Synopsys Design Constraints File file not found: '305_miniproject_Cecil.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1591273355631 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1591273355632 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355634 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355634 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355634 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1591273355634 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:VGA_Sync_1\|vert_sync_out VGA_SYNC:VGA_Sync_1\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:VGA_Sync_1\|vert_sync_out VGA_SYNC:VGA_Sync_1\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:Mouse\|MOUSE_CLK_FILTER MOUSE:Mouse\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:Mouse\|MOUSE_CLK_FILTER MOUSE:Mouse\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:Mouse\|left_button MOUSE:Mouse\|left_button " "create_clock -period 1.000 -name MOUSE:Mouse\|left_button MOUSE:Mouse\|left_button" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name difficulty:inst5\|bcd4digit_counter:cntr\|clk1 difficulty:inst5\|bcd4digit_counter:cntr\|clk1 " "create_clock -period 1.000 -name difficulty:inst5\|bcd4digit_counter:cntr\|clk1 difficulty:inst5\|bcd4digit_counter:cntr\|clk1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355635 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355635 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1591273355753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355755 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1591273355756 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1591273355764 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1591273355793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1591273355793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.559 " "Worst-case setup slack is -4.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.559       -17.209 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.559       -17.209 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.100       -78.112 VGA_SYNC:VGA_Sync_1\|vert_sync_out  " "   -4.100       -78.112 VGA_SYNC:VGA_Sync_1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.659       -48.814 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "   -1.659       -48.814 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211        -0.435 MOUSE:Mouse\|left_button  " "   -0.211        -0.435 MOUSE:Mouse\|left_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115        -0.313 difficulty:inst5\|bcd4digit_counter:cntr\|clk1  " "   -0.115        -0.313 difficulty:inst5\|bcd4digit_counter:cntr\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273355800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.384 " "Worst-case hold slack is -0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384        -0.384 VGA_SYNC:VGA_Sync_1\|vert_sync_out  " "   -0.384        -0.384 VGA_SYNC:VGA_Sync_1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183        -0.183 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.183        -0.183 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121        -0.254 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "   -0.121        -0.254 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 MOUSE:Mouse\|left_button  " "    0.358         0.000 MOUSE:Mouse\|left_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1  " "    0.359         0.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273355809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273355809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.127 " "Worst-case recovery slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127         0.000 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "    0.127         0.000 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273356040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.152 " "Worst-case removal slack is -0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152        -2.360 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "   -0.152        -2.360 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273356076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -37.000 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "   -1.000       -37.000 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -21.000 VGA_SYNC:VGA_Sync_1\|vert_sync_out  " "   -1.000       -21.000 VGA_SYNC:VGA_Sync_1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -5.000 MOUSE:Mouse\|left_button  " "   -1.000        -5.000 MOUSE:Mouse\|left_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1  " "   -1.000        -4.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.825         0.000 clk  " "    9.825         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.731         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.731         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273356093 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1591273356339 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1591273356360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1591273356737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356787 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1591273356801 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1591273356801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.851 " "Worst-case setup slack is -3.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.851       -14.202 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.851       -14.202 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.515       -66.927 VGA_SYNC:VGA_Sync_1\|vert_sync_out  " "   -3.515       -66.927 VGA_SYNC:VGA_Sync_1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.408       -40.553 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "   -1.408       -40.553 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083        -0.083 MOUSE:Mouse\|left_button  " "   -0.083        -0.083 MOUSE:Mouse\|left_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011         0.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1  " "    0.011         0.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273356810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.303 " "Worst-case hold slack is -0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303        -0.303 VGA_SYNC:VGA_Sync_1\|vert_sync_out  " "   -0.303        -0.303 VGA_SYNC:VGA_Sync_1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289        -0.289 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.289        -0.289 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072         0.000 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "    0.072         0.000 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 MOUSE:Mouse\|left_button  " "    0.313         0.000 MOUSE:Mouse\|left_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1  " "    0.313         0.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273356821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.018 " "Worst-case recovery slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018         0.000 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "    0.018         0.000 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273356830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.074 " "Worst-case removal slack is 0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074         0.000 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "    0.074         0.000 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273356839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -37.000 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "   -1.000       -37.000 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -21.000 VGA_SYNC:VGA_Sync_1\|vert_sync_out  " "   -1.000       -21.000 VGA_SYNC:VGA_Sync_1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -5.000 MOUSE:Mouse\|left_button  " "   -1.000        -5.000 MOUSE:Mouse\|left_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1  " "   -1.000        -4.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785         0.000 clk  " "    9.785         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.742         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.742         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273356847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273356847 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1591273357124 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357219 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1591273357221 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1591273357221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.241 " "Worst-case setup slack is -2.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.241        -8.592 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.241        -8.592 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.875       -35.045 VGA_SYNC:VGA_Sync_1\|vert_sync_out  " "   -1.875       -35.045 VGA_SYNC:VGA_Sync_1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484       -10.738 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "   -0.484       -10.738 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 MOUSE:Mouse\|left_button  " "    0.312         0.000 MOUSE:Mouse\|left_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368         0.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1  " "    0.368         0.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273357232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.302 " "Worst-case hold slack is -0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302        -0.302 VGA_SYNC:VGA_Sync_1\|vert_sync_out  " "   -0.302        -0.302 VGA_SYNC:VGA_Sync_1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135        -0.135 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.135        -0.135 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041        -0.041 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "   -0.041        -0.041 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 MOUSE:Mouse\|left_button  " "    0.187         0.000 MOUSE:Mouse\|left_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1  " "    0.188         0.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273357245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.272 " "Worst-case recovery slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272         0.000 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "    0.272         0.000 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273357256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.014 " "Worst-case removal slack is 0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014         0.000 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "    0.014         0.000 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273357267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -37.000 MOUSE:Mouse\|MOUSE_CLK_FILTER  " "   -1.000       -37.000 MOUSE:Mouse\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -21.000 VGA_SYNC:VGA_Sync_1\|vert_sync_out  " "   -1.000       -21.000 VGA_SYNC:VGA_Sync_1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -5.000 MOUSE:Mouse\|left_button  " "   -1.000        -5.000 MOUSE:Mouse\|left_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1  " "   -1.000        -4.000 difficulty:inst5\|bcd4digit_counter:cntr\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585         0.000 clk  " "    9.585         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.746         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.746         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591273357278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591273357278 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1591273357834 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1591273357834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591273357999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:22:37 2020 " "Processing ended: Fri Jun 05 00:22:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591273357999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591273357999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591273357999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591273357999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591273358986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591273358987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:22:38 2020 " "Processing started: Fri Jun 05 00:22:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591273358987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591273358987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 305_miniproject_Cecil -c 305_miniproject_Cecil " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 305_miniproject_Cecil -c 305_miniproject_Cecil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591273358987 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_6_1200mv_85c_slow.vho D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_6_1200mv_85c_slow.vho in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273359386 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_6_1200mv_0c_slow.vho D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_6_1200mv_0c_slow.vho in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273359460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_min_1200mv_0c_fast.vho D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_min_1200mv_0c_fast.vho in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273359537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil.vho D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil.vho in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273359605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_6_1200mv_85c_vhd_slow.sdo D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_6_1200mv_85c_vhd_slow.sdo in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273359677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_6_1200mv_0c_vhd_slow.sdo D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_6_1200mv_0c_vhd_slow.sdo in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273359742 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_min_1200mv_0c_vhd_fast.sdo D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273359810 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "305_miniproject_Cecil_vhd.sdo D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/ simulation " "Generated file 305_miniproject_Cecil_vhd.sdo in folder \"D:/Cecil/Coding/305 Miniproject Cecil Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591273359882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4533 " "Peak virtual memory: 4533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591273359953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:22:39 2020 " "Processing ended: Fri Jun 05 00:22:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591273359953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591273359953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591273359953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591273359953 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus II Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591273360566 ""}
