library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
Entity enc is
port(
W: in std_logic_vector (7 downto 0);
Y: out std_logic_vector(3 downto 0));
end enc;
architecture arch of enc is
begin 
Y<="1000" when W(8)='1'else
   "0111" when W(7)='1'else
   "0110" when W(6)='1'else 
	"0101" when W(5)='1'else
	"0100" when W(4)='1'else
	"0011" when W(3)='1'else
	"0010" when W(2)='1'else
	"0001" when W(1)='1'else
	"0000";
end arch;