#===== verilog-compile.sh =====#
%Warning-TIMESCALEMOD: core/enums.sv:1:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | package enums;
      |         ^~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
                       ... For warning description see https://verilator.org/warn/TIMESCALEMOD?v=5.006
                       ... Use "/* verilator lint_off TIMESCALEMOD */" and lint_on around source to disable this message.
%Warning-TIMESCALEMOD: core/cpu.sv:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    3 | module cpu(input var logic clk,
      |        ^~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/adder.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module adder
      |        ^~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/alu.sv:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    3 | module alu(input var logic signed[31:0] lhs,
      |        ^~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/counter.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module counter
      |        ^~~~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/csr.sv:4:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    4 | module csr(input var csr_t csr_id,
      |        ^~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/cu.sv:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    3 | module cu(input var proc_state_t proc_state,
      |        ^~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/cu.sv:154:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  154 | module instr_decoder(input var proc_state_t proc_state,
      |        ^~~~~~~~~~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/cu.sv:435:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  435 | module csr_decoder(input var logic[11:0] csr,
      |        ^~~~~~~~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/cu.sv:494:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  494 | module alu_decoder(input var proc_state_t proc_state,
      |        ^~~~~~~~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/cu.sv:563:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  563 | module trap_handler(input var proc_state_t proc_state,
      |        ^~~~~~~~~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/register.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module register
      |        ^~~~~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/datapath.sv:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    3 | module datapath(input var logic clk, reset,
      |        ^~~~~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/datapath.sv:344:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  344 | module imm_decoder(input var logic[31:7] instr,
      |        ^~~~~~~~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/datapath.sv:365:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  365 | module mem_extender(input var logic[31:0] in,
      |        ^~~~~~~~~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/io.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module word_mmap
      |        ^~~~~~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/io.sv:25:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   25 | module led_mmap(input var logic clk, reset,
      |        ^~~~~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/le_to_be.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module le_to_be
      |        ^~~~~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/mem.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module ram
      |        ^~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/mem.sv:20:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   20 | module rom
      |        ^~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/mmu.sv:17:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   17 | module mmu #(parameter integer DEVICE_COUNT = 0)
      |        ^~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/mux.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module mux
      |        ^~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: core/regfile.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module regfile(input logic clk,
      |        ^~~~~~~
                       sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Error: sim/rv32_tb.sv:68:10: Interface port 'dev_ifs' is not connected to interface/modport pin expression
                            : ... In instance rv32_tb
   68 |         .dev_ifs('{
      |          ^~~~~~~
%Error: core/mem.sv:31:9: Loop unrolling took too long; probably this is an infinite loop, or set --unroll-count above 1024
                        : ... In instance rv32_tb.rom
   31 |         for (genvar i = 0; i < WORDS; ++i) begin
      |         ^~~
%Warning-WIDTH: core/register.sv:3:38: Operator VAR 'RESET_VALUE' expects 5 bits on the Initial value, but Initial value's CONST '32'h0' generates 32 bits.
                                     : ... In instance rv32_tb.dut.datapath.mcause_reg
    3 |       parameter logic[WIDTH - 1 : 0] RESET_VALUE = 0)
      |                                      ^~~~~~~~~~~
%Warning-WIDTH: core/register.sv:3:38: Operator VAR 'RESET_VALUE' expects 64 bits on the Initial value, but Initial value's CONST '1'h0' generates 1 bits.
                                     : ... In instance rv32_tb.dut.datapath.mcycle_ctr.ctr_reg
    3 |       parameter logic[WIDTH - 1 : 0] RESET_VALUE = 0)
      |                                      ^~~~~~~~~~~
%Error: core/mmu.sv:27:17: Parent instance's interface is not found: 'mmap_dev'
                         : ... In instance rv32_tb.mmu
   27 |                 mmap_dev.master dev_ifs[DEVICE_COUNT]);
      |                 ^~~~~~~~
%Error: core/mmu.sv:48:43: Can't find definition of 'RW' in dotted signal: 'dev_ifs.RW'
                         : ... In instance rv32_tb.mmu
   48 |             assign dev_rw[i] = dev_ifs[i].RW;
      |                                           ^~
        ... Known scopes under 'RW': <no instances found>
%Error: core/mmu.sv:49:51: Can't find definition of 'ADDR_START' in dotted signal: 'dev_ifs.ADDR_START'
                         : ... In instance rv32_tb.mmu
   49 |             assign dev_addr_start[i] = dev_ifs[i].ADDR_START;
      |                                                   ^~~~~~~~~~
        ... Known scopes under 'ADDR_START': <no instances found>
%Error: core/mmu.sv:50:49: Can't find definition of 'ADDR_END' in dotted signal: 'dev_ifs.ADDR_END'
                         : ... In instance rv32_tb.mmu
   50 |             assign dev_addr_end[i] = dev_ifs[i].ADDR_END;
      |                                                 ^~~~~~~~
        ... Known scopes under 'ADDR_END': <no instances found>
        ... Known scopes under 'RW': <no instances found>
        ... Known scopes under 'ADDR_START': <no instances found>
        ... Known scopes under 'ADDR_END': <no instances found>
        ... Known scopes under 'RW': <no instances found>
        ... Known scopes under 'ADDR_START': <no instances found>
        ... Known scopes under 'ADDR_END': <no instances found>
        ... Known scopes under 'RW': <no instances found>
        ... Known scopes under 'ADDR_START': <no instances found>
        ... Known scopes under 'ADDR_END': <no instances found>
        ... Known scopes under 'RW': <no instances found>
        ... Known scopes under 'ADDR_START': <no instances found>
        ... Known scopes under 'ADDR_END': <no instances found>
        ... Known scopes under 'RW': <no instances found>
        ... Known scopes under 'ADDR_START': <no instances found>
        ... Known scopes under 'ADDR_END': <no instances found>
%Error: Exiting due to 6 error(s), 25 warning(s)

#===== circt-sim-run.sh =====#
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/enums.sv:1:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | package enums;
      |         ^~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
                       ... For warning description see https://verilator.org/warn/TIMESCALEMOD?v=5.006
                       ... Use "/* verilator lint_off TIMESCALEMOD */" and lint_on around source to disable this message.
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/cpu.sv:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    3 | module cpu(input var logic clk,
      |        ^~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/adder.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module adder
      |        ^~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/alu.sv:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    3 | module alu(input var logic signed[31:0] lhs,
      |        ^~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/counter.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module counter
      |        ^~~~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/csr.sv:4:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    4 | module csr(input var csr_t csr_id,
      |        ^~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/cu.sv:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    3 | module cu(input var proc_state_t proc_state,
      |        ^~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/cu.sv:154:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  154 | module instr_decoder(input var proc_state_t proc_state,
      |        ^~~~~~~~~~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/cu.sv:435:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  435 | module csr_decoder(input var logic[11:0] csr,
      |        ^~~~~~~~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/cu.sv:494:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  494 | module alu_decoder(input var proc_state_t proc_state,
      |        ^~~~~~~~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/cu.sv:563:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  563 | module trap_handler(input var proc_state_t proc_state,
      |        ^~~~~~~~~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/register.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module register
      |        ^~~~~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/datapath.sv:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    3 | module datapath(input var logic clk, reset,
      |        ^~~~~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/datapath.sv:344:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  344 | module imm_decoder(input var logic[31:7] instr,
      |        ^~~~~~~~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/datapath.sv:365:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  365 | module mem_extender(input var logic[31:0] in,
      |        ^~~~~~~~~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/io.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module word_mmap
      |        ^~~~~~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/io.sv:25:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   25 | module led_mmap(input var logic clk, reset,
      |        ^~~~~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/le_to_be.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module le_to_be
      |        ^~~~~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mem.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module ram
      |        ^~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mem.sv:20:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   20 | module rom
      |        ^~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mmu.sv:17:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   17 | module mmu #(parameter integer DEVICE_COUNT = 0)
      |        ^~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mux.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module mux
      |        ^~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Warning-TIMESCALEMOD: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/regfile.sv:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module regfile(input logic clk,
      |        ^~~~~~~
                       /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:3:8: ... Location of module with timescale
    3 | module rv32_tb();
      |        ^~~~~~~
%Error: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv:68:10: Interface port 'dev_ifs' is not connected to interface/modport pin expression
                                                                     : ... In instance rv32_tb
   68 |         .dev_ifs('{
      |          ^~~~~~~
%Error: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mem.sv:31:9: Loop unrolling took too long; probably this is an infinite loop, or set --unroll-count above 1024
                                                                 : ... In instance rv32_tb.rom
   31 |         for (genvar i = 0; i < WORDS; ++i) begin
      |         ^~~
%Warning-WIDTH: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/register.sv:3:38: Operator VAR 'RESET_VALUE' expects 5 bits on the Initial value, but Initial value's CONST '32'h0' generates 32 bits.
                                                                              : ... In instance rv32_tb.dut.datapath.mcause_reg
    3 |       parameter logic[WIDTH - 1 : 0] RESET_VALUE = 0)
      |                                      ^~~~~~~~~~~
%Warning-WIDTH: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/register.sv:3:38: Operator VAR 'RESET_VALUE' expects 64 bits on the Initial value, but Initial value's CONST '1'h0' generates 1 bits.
                                                                              : ... In instance rv32_tb.dut.datapath.mcycle_ctr.ctr_reg
    3 |       parameter logic[WIDTH - 1 : 0] RESET_VALUE = 0)
      |                                      ^~~~~~~~~~~
%Error: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mmu.sv:27:17: Parent instance's interface is not found: 'mmap_dev'
                                                                  : ... In instance rv32_tb.mmu
   27 |                 mmap_dev.master dev_ifs[DEVICE_COUNT]);
      |                 ^~~~~~~~
%Error: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mmu.sv:48:43: Can't find definition of 'RW' in dotted signal: 'dev_ifs.RW'
                                                                  : ... In instance rv32_tb.mmu
   48 |             assign dev_rw[i] = dev_ifs[i].RW;
      |                                           ^~
        ... Known scopes under 'RW': <no instances found>
%Error: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mmu.sv:49:51: Can't find definition of 'ADDR_START' in dotted signal: 'dev_ifs.ADDR_START'
                                                                  : ... In instance rv32_tb.mmu
   49 |             assign dev_addr_start[i] = dev_ifs[i].ADDR_START;
      |                                                   ^~~~~~~~~~
        ... Known scopes under 'ADDR_START': <no instances found>
%Error: /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mmu.sv:50:49: Can't find definition of 'ADDR_END' in dotted signal: 'dev_ifs.ADDR_END'
                                                                  : ... In instance rv32_tb.mmu
   50 |             assign dev_addr_end[i] = dev_ifs[i].ADDR_END;
      |                                                 ^~~~~~~~
        ... Known scopes under 'ADDR_END': <no instances found>
        ... Known scopes under 'RW': <no instances found>
        ... Known scopes under 'ADDR_START': <no instances found>
        ... Known scopes under 'ADDR_END': <no instances found>
        ... Known scopes under 'RW': <no instances found>
        ... Known scopes under 'ADDR_START': <no instances found>
        ... Known scopes under 'ADDR_END': <no instances found>
        ... Known scopes under 'RW': <no instances found>
        ... Known scopes under 'ADDR_START': <no instances found>
        ... Known scopes under 'ADDR_END': <no instances found>
        ... Known scopes under 'RW': <no instances found>
        ... Known scopes under 'ADDR_START': <no instances found>
        ... Known scopes under 'ADDR_END': <no instances found>
        ... Known scopes under 'RW': <no instances found>
        ... Known scopes under 'ADDR_START': <no instances found>
        ... Known scopes under 'ADDR_END': <no instances found>
%Error: Exiting due to 6 error(s), 25 warning(s)
Running: /usr/bin/verilator --cc --top-module rv32_tb -sv --build --exe --assert /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/enums.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/cpu.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/adder.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/alu.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/counter.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/csr.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/cu.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/register.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/datapath.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/io.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/le_to_be.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mem.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mmu.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mux.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/regfile.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv /home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/dut_bus.sv /home/artjom/Desktop/CIRCT/circt/build/bin/driver.cpp
CompletedProcess(args=['/usr/bin/verilator', '--cc', '--top-module', 'rv32_tb', '-sv', '--build', '--exe', '--assert', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/enums.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/cpu.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/adder.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/alu.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/counter.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/csr.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/cu.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/register.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/datapath.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/io.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/le_to_be.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mem.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mmu.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/mux.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/core/regfile.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/rv32_tb.sv', '/home/artjom/Desktop/Uni/1sem_NIR/risc-v/sim/dut_bus.sv', '/home/artjom/Desktop/CIRCT/circt/build/bin/driver.cpp'], returncode=1)
