<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="12" Path="C:/snickerdoodle_black_PWM/snickerdoodle_black_PWM.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="bbdb2b95936847188025341fb17f2aed"/>
    <Option Name="Part" Val="xc7z020clg400-3"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/snickerdoodle_black_PWM.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/snickerdoodle_black_PWM.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="1"/>
    <Option Name="WTModelSimExportSim" Val="1"/>
    <Option Name="WTQuestaExportSim" Val="1"/>
    <Option Name="WTIesExportSim" Val="1"/>
    <Option Name="WTVcsExportSim" Val="1"/>
    <Option Name="WTRivieraExportSim" Val="1"/>
    <Option Name="WTActivehdlExportSim" Val="1"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/base_block_design/base_block_design.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/base_block_design.bd"/>
          <Attr Name="ImportTime" Val="1458510266"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_processing_system7_0_axi_periph_2/base_block_design_processing_system7_0_axi_periph_2.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_17/base_block_design_axi_timer_0_17.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_16/base_block_design_axi_timer_0_16.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_15/base_block_design_axi_timer_0_15.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_13/base_block_design_axi_timer_0_13.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_12/base_block_design_axi_timer_0_12.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_11/base_block_design_axi_timer_0_11.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_10/base_block_design_axi_timer_0_10.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_14/base_block_design_axi_timer_0_14.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_8/base_block_design_axi_timer_0_8.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_7/base_block_design_axi_timer_0_7.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_6/base_block_design_axi_timer_0_6.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_9/base_block_design_axi_timer_0_9.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_5/base_block_design_axi_timer_0_5.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_4/base_block_design_axi_timer_0_4.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_27/base_block_design_axi_timer_0_27.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_26/base_block_design_axi_timer_0_26.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_25/base_block_design_axi_timer_0_25.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_24/base_block_design_axi_timer_0_24.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_23/base_block_design_axi_timer_0_23.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_22/base_block_design_axi_timer_0_22.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_21/base_block_design_axi_timer_0_21.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_20/base_block_design_axi_timer_0_20.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_19/base_block_design_axi_timer_0_19.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_axi_timer_0_18/base_block_design_axi_timer_0_18.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_xbar_0/base_block_design_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_tier2_xbar_2_0/base_block_design_tier2_xbar_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_auto_pc_4/base_block_design_auto_pc_4.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_auto_pc_3/base_block_design_auto_pc_3.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_auto_pc_2/base_block_design_auto_pc_2.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_auto_pc_1/base_block_design_auto_pc_1.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_auto_pc_0/base_block_design_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_tier2_xbar_3_0/base_block_design_tier2_xbar_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_tier2_xbar_1_0/base_block_design_tier2_xbar_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="base_block_design_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="ip/base_block_design_tier2_xbar_0_0/base_block_design_tier2_xbar_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="hdl/base_block_design.v"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="hw_handoff/base_block_design_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="hdl/base_block_design.hwdef"/>
        <CompFileExtendedInfo CompFileName="base_block_design.bd" FileRelPathName="hw_handoff/base_block_design.hwh"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/base_block_design/hdl/base_block_design_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/hdl/base_block_design_wrapper.v"/>
          <Attr Name="ImportTime" Val="1458510266"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/base_block_design/ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1458162296"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../snickerdoodle_black_timer/snickerdoodle_black_timer.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1460494760"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="base_block_design_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/snickerdoodle_constraints.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../snickerdoodle_base/snickerdoodle_base.srcs/constrs_1/new/snickerdoodle_constraints.xdc"/>
          <Attr Name="ImportTime" Val="1458510251"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/snickerdoodle_constraints.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="base_block_design_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg400-3" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-3" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
