

================================================================
== Vivado HLS Report for 'gradient_kernel'
================================================================
* Date:           Thu Sep 14 03:29:48 2017

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        gradient_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+------+-----+------+---------+
        |                    |         |   Latency  |  Interval  | Pipeline|
        |      Instance      |  Module | min |  max | min |  max |   Type  |
        +--------------------+---------+-----+------+-----+------+---------+
        |grp_compute_fu_745  |compute  |    1|  6325|    1|  6325|   none  |
        |grp_store_fu_850    |store    |    1|  6379|    1|  6379|   none  |
        |grp_load_fu_876     |load     |    1|  6381|    1|  6381|   none  |
        +--------------------+---------+-----+------+-----+------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- burst   |    ?|    ?| 5 ~ 6385 |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1026|
|FIFO             |        -|      -|       -|       -|
|Instance         |       60|    416|   84007|   69391|
|Memory           |     1056|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    4274|
|Register         |        -|      -|    2978|       -|
+-----------------+---------+-------+--------+--------+
|Total            |     1116|    416|   86985|   74691|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       37|     11|      10|      17|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-------+-------+
    |             Instance            |             Module            | BRAM_18K| DSP48E|   FF  |  LUT  |
    +---------------------------------+-------------------------------+---------+-------+-------+-------+
    |grp_compute_fu_745               |compute                        |        0|    416|  79204|  63804|
    |gradient_kernel_control_s_axi_U  |gradient_kernel_control_s_axi  |        0|      0|    500|    872|
    |gradient_kernel_gmem1_m_axi_U    |gradient_kernel_gmem1_m_axi    |       30|      0|   1415|   1585|
    |gradient_kernel_gmem2_m_axi_U    |gradient_kernel_gmem2_m_axi    |       30|      0|   1415|   1585|
    |grp_load_fu_876                  |load                           |        0|      0|    750|    784|
    |grp_store_fu_850                 |store                          |        0|      0|    723|    761|
    +---------------------------------+-------------------------------+---------+-------+-------+-------+
    |Total                            |                               |       60|    416|  84007|  69391|
    +---------------------------------+-------------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+------------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |            Module            | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+------------------------------+---------+---+----+------+-----+------+-------------+
    |FIFO_124_0_0_U   |gradient_kernel_FIFO_124_0_0  |        1|  0|   0|   124|   32|     1|         3968|
    |FIFO_124_0_1_U   |gradient_kernel_FIFO_124_0_0  |        1|  0|   0|   124|   32|     1|         3968|
    |FIFO_125_0_0_U   |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_1_U   |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_2_U   |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_3_U   |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_4_U   |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_5_U   |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_6_U   |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_7_U   |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_8_U   |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_9_U   |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_10_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_11_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_12_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_13_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_14_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_15_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_16_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_17_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_18_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_19_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_20_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_21_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_22_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_23_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_24_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_25_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_26_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_27_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_28_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |FIFO_125_0_29_U  |gradient_kernel_FIFO_125_0_0  |        1|  0|   0|   125|   32|     1|         4000|
    |input_0_0_0_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_1_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_2_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_3_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_4_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_5_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_6_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_7_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_8_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_9_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_10_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_11_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_12_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_13_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_14_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_0_0_15_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_0_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_1_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_2_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_3_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_4_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_5_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_6_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_7_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_8_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_9_U    |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_10_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_11_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_12_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_13_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_14_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |input_1_0_15_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_0_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_1_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_2_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_3_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_4_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_5_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_6_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_7_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_8_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_9_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_10_U  |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_11_U  |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_12_U  |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_13_U  |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_14_U  |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_0_0_15_U  |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_0_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_1_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_2_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_3_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_4_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_5_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_6_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_7_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_8_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_9_U   |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_10_U  |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_11_U  |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_12_U  |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_13_U  |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_14_U  |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    |output_1_0_15_U  |gradient_kernel_input_0_0_0   |       16|  0|   0|  6252|   32|     1|       200064|
    +-----------------+------------------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                              |     1056|  0|   0|404126| 3072|    96|     12932032|
    +-----------------+------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |burst_index_in_total_1_fu_1435_p2  |     +    |      0|  0|  38|           1|          31|
    |burst_index_load_1_fu_1581_p2      |     +    |      0|  0|  39|          32|           1|
    |burst_index_store_1_fu_1611_p2     |     +    |      0|  0|  39|          32|           1|
    |p_01_idx2_01_idx1_fu_1647_p2       |     +    |      0|  0|  71|          64|          64|
    |p_0_idx2_0_idx1_fu_1666_p2         |     +    |      0|  0|  71|          64|          64|
    |tmp_8_fu_1228_p2                   |     +    |      0|  0|  39|          32|           2|
    |tmp_9_fu_1234_p2                   |     +    |      0|  0|  39|          32|           1|
    |p_sum4_fu_1240_p2                  |     -    |      0|  0|  71|          13|          64|
    |p_sum_fu_1246_p2                   |     -    |      0|  0|  71|          13|          64|
    |compute_flag_fu_1457_p2            |    and   |      0|  0|   8|           1|           1|
    |load_flag_fu_1441_p2               |   icmp   |      0|  0|  18|          32|          32|
    |store_flag_fu_1473_p2              |   icmp   |      0|  0|  18|          30|           1|
    |tmp_1_fu_1430_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_1446_p2                   |   icmp   |      0|  0|  18|          31|           1|
    |tmp_3_fu_1452_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_4_fu_1621_p2                   |   icmp   |      0|  0|  29|          64|          64|
    |tmp_7_fu_1591_p2                   |   icmp   |      0|  0|  29|          64|          64|
    |ap_block_state4_on_subcall_done    |    or    |      0|  0|   8|           1|           1|
    |burst_index_load_2_fu_1604_p3      |  select  |      0|  0|  32|           1|          32|
    |burst_index_store_2_fu_1634_p3     |  select  |      0|  0|  32|           1|          32|
    |p_01_idx2_01_idx1_v_fu_1641_p3     |  select  |      0|  0|  64|           1|          64|
    |p_0_idx2_0_idx1_v_fu_1660_p3       |  select  |      0|  0|  64|           1|          64|
    |p_23_idx_fu_1653_p3                |  select  |      0|  0|  64|           1|          64|
    |p_2_idx_fu_1672_p3                 |  select  |      0|  0|  64|           1|          64|
    |p_burst_index_load_1_fu_1596_p3    |  select  |      0|  0|  32|           1|           1|
    |p_burst_index_store_1_fu_1626_p3   |  select  |      0|  0|  32|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1026|         578|         842|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |FIFO_124_0_0_ce0                |   9|          2|    1|          2|
    |FIFO_124_0_0_ce1                |   9|          2|    1|          2|
    |FIFO_124_0_0_we1                |   9|          2|    1|          2|
    |FIFO_124_0_1_ce0                |   9|          2|    1|          2|
    |FIFO_124_0_1_ce1                |   9|          2|    1|          2|
    |FIFO_124_0_1_we1                |   9|          2|    1|          2|
    |FIFO_125_0_0_ce0                |   9|          2|    1|          2|
    |FIFO_125_0_0_ce1                |   9|          2|    1|          2|
    |FIFO_125_0_0_we1                |   9|          2|    1|          2|
    |FIFO_125_0_10_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_10_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_10_we1               |   9|          2|    1|          2|
    |FIFO_125_0_11_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_11_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_11_we1               |   9|          2|    1|          2|
    |FIFO_125_0_12_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_12_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_12_we1               |   9|          2|    1|          2|
    |FIFO_125_0_13_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_13_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_13_we1               |   9|          2|    1|          2|
    |FIFO_125_0_14_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_14_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_14_we1               |   9|          2|    1|          2|
    |FIFO_125_0_15_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_15_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_15_we1               |   9|          2|    1|          2|
    |FIFO_125_0_16_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_16_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_16_we1               |   9|          2|    1|          2|
    |FIFO_125_0_17_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_17_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_17_we1               |   9|          2|    1|          2|
    |FIFO_125_0_18_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_18_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_18_we1               |   9|          2|    1|          2|
    |FIFO_125_0_19_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_19_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_19_we1               |   9|          2|    1|          2|
    |FIFO_125_0_1_ce0                |   9|          2|    1|          2|
    |FIFO_125_0_1_ce1                |   9|          2|    1|          2|
    |FIFO_125_0_1_we1                |   9|          2|    1|          2|
    |FIFO_125_0_20_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_20_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_20_we1               |   9|          2|    1|          2|
    |FIFO_125_0_21_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_21_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_21_we1               |   9|          2|    1|          2|
    |FIFO_125_0_22_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_22_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_22_we1               |   9|          2|    1|          2|
    |FIFO_125_0_23_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_23_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_23_we1               |   9|          2|    1|          2|
    |FIFO_125_0_24_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_24_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_24_we1               |   9|          2|    1|          2|
    |FIFO_125_0_25_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_25_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_25_we1               |   9|          2|    1|          2|
    |FIFO_125_0_26_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_26_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_26_we1               |   9|          2|    1|          2|
    |FIFO_125_0_27_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_27_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_27_we1               |   9|          2|    1|          2|
    |FIFO_125_0_28_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_28_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_28_we1               |   9|          2|    1|          2|
    |FIFO_125_0_29_ce0               |   9|          2|    1|          2|
    |FIFO_125_0_29_ce1               |   9|          2|    1|          2|
    |FIFO_125_0_29_we1               |   9|          2|    1|          2|
    |FIFO_125_0_2_ce0                |   9|          2|    1|          2|
    |FIFO_125_0_2_ce1                |   9|          2|    1|          2|
    |FIFO_125_0_2_we1                |   9|          2|    1|          2|
    |FIFO_125_0_3_ce0                |   9|          2|    1|          2|
    |FIFO_125_0_3_ce1                |   9|          2|    1|          2|
    |FIFO_125_0_3_we1                |   9|          2|    1|          2|
    |FIFO_125_0_4_ce0                |   9|          2|    1|          2|
    |FIFO_125_0_4_ce1                |   9|          2|    1|          2|
    |FIFO_125_0_4_we1                |   9|          2|    1|          2|
    |FIFO_125_0_5_ce0                |   9|          2|    1|          2|
    |FIFO_125_0_5_ce1                |   9|          2|    1|          2|
    |FIFO_125_0_5_we1                |   9|          2|    1|          2|
    |FIFO_125_0_6_ce0                |   9|          2|    1|          2|
    |FIFO_125_0_6_ce1                |   9|          2|    1|          2|
    |FIFO_125_0_6_we1                |   9|          2|    1|          2|
    |FIFO_125_0_7_ce0                |   9|          2|    1|          2|
    |FIFO_125_0_7_ce1                |   9|          2|    1|          2|
    |FIFO_125_0_7_we1                |   9|          2|    1|          2|
    |FIFO_125_0_8_ce0                |   9|          2|    1|          2|
    |FIFO_125_0_8_ce1                |   9|          2|    1|          2|
    |FIFO_125_0_8_we1                |   9|          2|    1|          2|
    |FIFO_125_0_9_ce0                |   9|          2|    1|          2|
    |FIFO_125_0_9_ce1                |   9|          2|    1|          2|
    |FIFO_125_0_9_we1                |   9|          2|    1|          2|
    |FIFO_ptrs_0_2_fu_122            |   9|          2|   32|         64|
    |FIFO_ptrs_1_2_fu_126            |   9|          2|   32|         64|
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |burst_index_in_total_reg_710    |   9|          2|   31|         62|
    |burst_index_load_reg_686        |   9|          2|   32|         64|
    |burst_index_store_reg_698       |   9|          2|   32|         64|
    |gmem1_AWVALID                   |   9|          2|    1|          2|
    |gmem1_BREADY                    |   9|          2|    1|          2|
    |gmem1_WVALID                    |   9|          2|    1|          2|
    |gmem2_ARVALID                   |   9|          2|    1|          2|
    |gmem2_RREADY                    |   9|          2|    1|          2|
    |grp_compute_fu_745_input_0_q0   |  15|          3|   32|         96|
    |grp_compute_fu_745_input_10_q0  |  15|          3|   32|         96|
    |grp_compute_fu_745_input_11_q0  |  15|          3|   32|         96|
    |grp_compute_fu_745_input_12_q0  |  15|          3|   32|         96|
    |grp_compute_fu_745_input_13_q0  |  15|          3|   32|         96|
    |grp_compute_fu_745_input_14_q0  |  15|          3|   32|         96|
    |grp_compute_fu_745_input_15_q0  |  15|          3|   32|         96|
    |grp_compute_fu_745_input_1_q0   |  15|          3|   32|         96|
    |grp_compute_fu_745_input_2_q0   |  15|          3|   32|         96|
    |grp_compute_fu_745_input_3_q0   |  15|          3|   32|         96|
    |grp_compute_fu_745_input_4_q0   |  15|          3|   32|         96|
    |grp_compute_fu_745_input_5_q0   |  15|          3|   32|         96|
    |grp_compute_fu_745_input_6_q0   |  15|          3|   32|         96|
    |grp_compute_fu_745_input_7_q0   |  15|          3|   32|         96|
    |grp_compute_fu_745_input_8_q0   |  15|          3|   32|         96|
    |grp_compute_fu_745_input_9_q0   |  15|          3|   32|         96|
    |grp_store_fu_850_from_0_q0      |  15|          3|   32|         96|
    |grp_store_fu_850_from_10_q0     |  15|          3|   32|         96|
    |grp_store_fu_850_from_11_q0     |  15|          3|   32|         96|
    |grp_store_fu_850_from_12_q0     |  15|          3|   32|         96|
    |grp_store_fu_850_from_13_q0     |  15|          3|   32|         96|
    |grp_store_fu_850_from_14_q0     |  15|          3|   32|         96|
    |grp_store_fu_850_from_15_q0     |  15|          3|   32|         96|
    |grp_store_fu_850_from_1_q0      |  15|          3|   32|         96|
    |grp_store_fu_850_from_2_q0      |  15|          3|   32|         96|
    |grp_store_fu_850_from_3_q0      |  15|          3|   32|         96|
    |grp_store_fu_850_from_4_q0      |  15|          3|   32|         96|
    |grp_store_fu_850_from_5_q0      |  15|          3|   32|         96|
    |grp_store_fu_850_from_6_q0      |  15|          3|   32|         96|
    |grp_store_fu_850_from_7_q0      |  15|          3|   32|         96|
    |grp_store_fu_850_from_8_q0      |  15|          3|   32|         96|
    |grp_store_fu_850_from_9_q0      |  15|          3|   32|         96|
    |i_base_0_2_fu_130               |   9|          2|   32|         64|
    |i_base_10_2_fu_170              |   9|          2|   32|         64|
    |i_base_11_2_fu_174              |   9|          2|   32|         64|
    |i_base_12_2_fu_178              |   9|          2|   32|         64|
    |i_base_13_2_fu_182              |   9|          2|   32|         64|
    |i_base_14_2_fu_186              |   9|          2|   32|         64|
    |i_base_15_2_fu_190              |   9|          2|   32|         64|
    |i_base_1_2_fu_134               |   9|          2|   32|         64|
    |i_base_2_2_fu_138               |   9|          2|   32|         64|
    |i_base_3_2_fu_142               |   9|          2|   32|         64|
    |i_base_4_2_fu_146               |   9|          2|   32|         64|
    |i_base_5_2_fu_150               |   9|          2|   32|         64|
    |i_base_6_2_fu_154               |   9|          2|   32|         64|
    |i_base_7_2_fu_158               |   9|          2|   32|         64|
    |i_base_8_2_fu_162               |   9|          2|   32|         64|
    |i_base_9_2_fu_166               |   9|          2|   32|         64|
    |input_0_0_0_address0            |  15|          3|   13|         39|
    |input_0_0_0_ce0                 |  15|          3|    1|          3|
    |input_0_0_0_we0                 |   9|          2|    1|          2|
    |input_0_0_10_address0           |  15|          3|   13|         39|
    |input_0_0_10_ce0                |  15|          3|    1|          3|
    |input_0_0_10_we0                |   9|          2|    1|          2|
    |input_0_0_11_address0           |  15|          3|   13|         39|
    |input_0_0_11_ce0                |  15|          3|    1|          3|
    |input_0_0_11_we0                |   9|          2|    1|          2|
    |input_0_0_12_address0           |  15|          3|   13|         39|
    |input_0_0_12_ce0                |  15|          3|    1|          3|
    |input_0_0_12_we0                |   9|          2|    1|          2|
    |input_0_0_13_address0           |  15|          3|   13|         39|
    |input_0_0_13_ce0                |  15|          3|    1|          3|
    |input_0_0_13_we0                |   9|          2|    1|          2|
    |input_0_0_14_address0           |  15|          3|   13|         39|
    |input_0_0_14_ce0                |  15|          3|    1|          3|
    |input_0_0_14_we0                |   9|          2|    1|          2|
    |input_0_0_15_address0           |  15|          3|   13|         39|
    |input_0_0_15_ce0                |  15|          3|    1|          3|
    |input_0_0_15_we0                |   9|          2|    1|          2|
    |input_0_0_1_address0            |  15|          3|   13|         39|
    |input_0_0_1_ce0                 |  15|          3|    1|          3|
    |input_0_0_1_we0                 |   9|          2|    1|          2|
    |input_0_0_2_address0            |  15|          3|   13|         39|
    |input_0_0_2_ce0                 |  15|          3|    1|          3|
    |input_0_0_2_we0                 |   9|          2|    1|          2|
    |input_0_0_3_address0            |  15|          3|   13|         39|
    |input_0_0_3_ce0                 |  15|          3|    1|          3|
    |input_0_0_3_we0                 |   9|          2|    1|          2|
    |input_0_0_4_address0            |  15|          3|   13|         39|
    |input_0_0_4_ce0                 |  15|          3|    1|          3|
    |input_0_0_4_we0                 |   9|          2|    1|          2|
    |input_0_0_5_address0            |  15|          3|   13|         39|
    |input_0_0_5_ce0                 |  15|          3|    1|          3|
    |input_0_0_5_we0                 |   9|          2|    1|          2|
    |input_0_0_6_address0            |  15|          3|   13|         39|
    |input_0_0_6_ce0                 |  15|          3|    1|          3|
    |input_0_0_6_we0                 |   9|          2|    1|          2|
    |input_0_0_7_address0            |  15|          3|   13|         39|
    |input_0_0_7_ce0                 |  15|          3|    1|          3|
    |input_0_0_7_we0                 |   9|          2|    1|          2|
    |input_0_0_8_address0            |  15|          3|   13|         39|
    |input_0_0_8_ce0                 |  15|          3|    1|          3|
    |input_0_0_8_we0                 |   9|          2|    1|          2|
    |input_0_0_9_address0            |  15|          3|   13|         39|
    |input_0_0_9_ce0                 |  15|          3|    1|          3|
    |input_0_0_9_we0                 |   9|          2|    1|          2|
    |input_1_0_0_address0            |  15|          3|   13|         39|
    |input_1_0_0_ce0                 |  15|          3|    1|          3|
    |input_1_0_0_we0                 |   9|          2|    1|          2|
    |input_1_0_10_address0           |  15|          3|   13|         39|
    |input_1_0_10_ce0                |  15|          3|    1|          3|
    |input_1_0_10_we0                |   9|          2|    1|          2|
    |input_1_0_11_address0           |  15|          3|   13|         39|
    |input_1_0_11_ce0                |  15|          3|    1|          3|
    |input_1_0_11_we0                |   9|          2|    1|          2|
    |input_1_0_12_address0           |  15|          3|   13|         39|
    |input_1_0_12_ce0                |  15|          3|    1|          3|
    |input_1_0_12_we0                |   9|          2|    1|          2|
    |input_1_0_13_address0           |  15|          3|   13|         39|
    |input_1_0_13_ce0                |  15|          3|    1|          3|
    |input_1_0_13_we0                |   9|          2|    1|          2|
    |input_1_0_14_address0           |  15|          3|   13|         39|
    |input_1_0_14_ce0                |  15|          3|    1|          3|
    |input_1_0_14_we0                |   9|          2|    1|          2|
    |input_1_0_15_address0           |  15|          3|   13|         39|
    |input_1_0_15_ce0                |  15|          3|    1|          3|
    |input_1_0_15_we0                |   9|          2|    1|          2|
    |input_1_0_1_address0            |  15|          3|   13|         39|
    |input_1_0_1_ce0                 |  15|          3|    1|          3|
    |input_1_0_1_we0                 |   9|          2|    1|          2|
    |input_1_0_2_address0            |  15|          3|   13|         39|
    |input_1_0_2_ce0                 |  15|          3|    1|          3|
    |input_1_0_2_we0                 |   9|          2|    1|          2|
    |input_1_0_3_address0            |  15|          3|   13|         39|
    |input_1_0_3_ce0                 |  15|          3|    1|          3|
    |input_1_0_3_we0                 |   9|          2|    1|          2|
    |input_1_0_4_address0            |  15|          3|   13|         39|
    |input_1_0_4_ce0                 |  15|          3|    1|          3|
    |input_1_0_4_we0                 |   9|          2|    1|          2|
    |input_1_0_5_address0            |  15|          3|   13|         39|
    |input_1_0_5_ce0                 |  15|          3|    1|          3|
    |input_1_0_5_we0                 |   9|          2|    1|          2|
    |input_1_0_6_address0            |  15|          3|   13|         39|
    |input_1_0_6_ce0                 |  15|          3|    1|          3|
    |input_1_0_6_we0                 |   9|          2|    1|          2|
    |input_1_0_7_address0            |  15|          3|   13|         39|
    |input_1_0_7_ce0                 |  15|          3|    1|          3|
    |input_1_0_7_we0                 |   9|          2|    1|          2|
    |input_1_0_8_address0            |  15|          3|   13|         39|
    |input_1_0_8_ce0                 |  15|          3|    1|          3|
    |input_1_0_8_we0                 |   9|          2|    1|          2|
    |input_1_0_9_address0            |  15|          3|   13|         39|
    |input_1_0_9_ce0                 |  15|          3|    1|          3|
    |input_1_0_9_we0                 |   9|          2|    1|          2|
    |j_base_0_2_fu_194               |   9|          2|   32|         64|
    |j_base_10_2_fu_234              |   9|          2|   32|         64|
    |j_base_11_2_fu_238              |   9|          2|   32|         64|
    |j_base_12_2_fu_242              |   9|          2|   32|         64|
    |j_base_13_2_fu_246              |   9|          2|   32|         64|
    |j_base_14_2_fu_250              |   9|          2|   32|         64|
    |j_base_15_2_fu_254              |   9|          2|   32|         64|
    |j_base_1_2_fu_198               |   9|          2|   32|         64|
    |j_base_2_2_fu_202               |   9|          2|   32|         64|
    |j_base_3_2_fu_206               |   9|          2|   32|         64|
    |j_base_4_2_fu_210               |   9|          2|   32|         64|
    |j_base_5_2_fu_214               |   9|          2|   32|         64|
    |j_base_6_2_fu_218               |   9|          2|   32|         64|
    |j_base_7_2_fu_222               |   9|          2|   32|         64|
    |j_base_8_2_fu_226               |   9|          2|   32|         64|
    |j_base_9_2_fu_230               |   9|          2|   32|         64|
    |output_0_0_0_address0           |  15|          3|   13|         39|
    |output_0_0_0_ce0                |  15|          3|    1|          3|
    |output_0_0_0_we0                |   9|          2|    1|          2|
    |output_0_0_10_address0          |  15|          3|   13|         39|
    |output_0_0_10_ce0               |  15|          3|    1|          3|
    |output_0_0_10_we0               |   9|          2|    1|          2|
    |output_0_0_11_address0          |  15|          3|   13|         39|
    |output_0_0_11_ce0               |  15|          3|    1|          3|
    |output_0_0_11_we0               |   9|          2|    1|          2|
    |output_0_0_12_address0          |  15|          3|   13|         39|
    |output_0_0_12_ce0               |  15|          3|    1|          3|
    |output_0_0_12_we0               |   9|          2|    1|          2|
    |output_0_0_13_address0          |  15|          3|   13|         39|
    |output_0_0_13_ce0               |  15|          3|    1|          3|
    |output_0_0_13_we0               |   9|          2|    1|          2|
    |output_0_0_14_address0          |  15|          3|   13|         39|
    |output_0_0_14_ce0               |  15|          3|    1|          3|
    |output_0_0_14_we0               |   9|          2|    1|          2|
    |output_0_0_15_address0          |  15|          3|   13|         39|
    |output_0_0_15_ce0               |  15|          3|    1|          3|
    |output_0_0_15_we0               |   9|          2|    1|          2|
    |output_0_0_1_address0           |  15|          3|   13|         39|
    |output_0_0_1_ce0                |  15|          3|    1|          3|
    |output_0_0_1_we0                |   9|          2|    1|          2|
    |output_0_0_2_address0           |  15|          3|   13|         39|
    |output_0_0_2_ce0                |  15|          3|    1|          3|
    |output_0_0_2_we0                |   9|          2|    1|          2|
    |output_0_0_3_address0           |  15|          3|   13|         39|
    |output_0_0_3_ce0                |  15|          3|    1|          3|
    |output_0_0_3_we0                |   9|          2|    1|          2|
    |output_0_0_4_address0           |  15|          3|   13|         39|
    |output_0_0_4_ce0                |  15|          3|    1|          3|
    |output_0_0_4_we0                |   9|          2|    1|          2|
    |output_0_0_5_address0           |  15|          3|   13|         39|
    |output_0_0_5_ce0                |  15|          3|    1|          3|
    |output_0_0_5_we0                |   9|          2|    1|          2|
    |output_0_0_6_address0           |  15|          3|   13|         39|
    |output_0_0_6_ce0                |  15|          3|    1|          3|
    |output_0_0_6_we0                |   9|          2|    1|          2|
    |output_0_0_7_address0           |  15|          3|   13|         39|
    |output_0_0_7_ce0                |  15|          3|    1|          3|
    |output_0_0_7_we0                |   9|          2|    1|          2|
    |output_0_0_8_address0           |  15|          3|   13|         39|
    |output_0_0_8_ce0                |  15|          3|    1|          3|
    |output_0_0_8_we0                |   9|          2|    1|          2|
    |output_0_0_9_address0           |  15|          3|   13|         39|
    |output_0_0_9_ce0                |  15|          3|    1|          3|
    |output_0_0_9_we0                |   9|          2|    1|          2|
    |output_1_0_0_address0           |  15|          3|   13|         39|
    |output_1_0_0_ce0                |  15|          3|    1|          3|
    |output_1_0_0_we0                |   9|          2|    1|          2|
    |output_1_0_10_address0          |  15|          3|   13|         39|
    |output_1_0_10_ce0               |  15|          3|    1|          3|
    |output_1_0_10_we0               |   9|          2|    1|          2|
    |output_1_0_11_address0          |  15|          3|   13|         39|
    |output_1_0_11_ce0               |  15|          3|    1|          3|
    |output_1_0_11_we0               |   9|          2|    1|          2|
    |output_1_0_12_address0          |  15|          3|   13|         39|
    |output_1_0_12_ce0               |  15|          3|    1|          3|
    |output_1_0_12_we0               |   9|          2|    1|          2|
    |output_1_0_13_address0          |  15|          3|   13|         39|
    |output_1_0_13_ce0               |  15|          3|    1|          3|
    |output_1_0_13_we0               |   9|          2|    1|          2|
    |output_1_0_14_address0          |  15|          3|   13|         39|
    |output_1_0_14_ce0               |  15|          3|    1|          3|
    |output_1_0_14_we0               |   9|          2|    1|          2|
    |output_1_0_15_address0          |  15|          3|   13|         39|
    |output_1_0_15_ce0               |  15|          3|    1|          3|
    |output_1_0_15_we0               |   9|          2|    1|          2|
    |output_1_0_1_address0           |  15|          3|   13|         39|
    |output_1_0_1_ce0                |  15|          3|    1|          3|
    |output_1_0_1_we0                |   9|          2|    1|          2|
    |output_1_0_2_address0           |  15|          3|   13|         39|
    |output_1_0_2_ce0                |  15|          3|    1|          3|
    |output_1_0_2_we0                |   9|          2|    1|          2|
    |output_1_0_3_address0           |  15|          3|   13|         39|
    |output_1_0_3_ce0                |  15|          3|    1|          3|
    |output_1_0_3_we0                |   9|          2|    1|          2|
    |output_1_0_4_address0           |  15|          3|   13|         39|
    |output_1_0_4_ce0                |  15|          3|    1|          3|
    |output_1_0_4_we0                |   9|          2|    1|          2|
    |output_1_0_5_address0           |  15|          3|   13|         39|
    |output_1_0_5_ce0                |  15|          3|    1|          3|
    |output_1_0_5_we0                |   9|          2|    1|          2|
    |output_1_0_6_address0           |  15|          3|   13|         39|
    |output_1_0_6_ce0                |  15|          3|    1|          3|
    |output_1_0_6_we0                |   9|          2|    1|          2|
    |output_1_0_7_address0           |  15|          3|   13|         39|
    |output_1_0_7_ce0                |  15|          3|    1|          3|
    |output_1_0_7_we0                |   9|          2|    1|          2|
    |output_1_0_8_address0           |  15|          3|   13|         39|
    |output_1_0_8_ce0                |  15|          3|    1|          3|
    |output_1_0_8_we0                |   9|          2|    1|          2|
    |output_1_0_9_address0           |  15|          3|   13|         39|
    |output_1_0_9_ce0                |  15|          3|    1|          3|
    |output_1_0_9_we0                |   9|          2|    1|          2|
    |p_01_idx_reg_721                |   9|          2|   64|        128|
    |p_0_idx_reg_733                 |   9|          2|   64|        128|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |4274|        895| 3397|       8719|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |FF_0_0_fu_514                       |  32|   0|   32|          0|
    |FF_0_1_fu_518                       |  32|   0|   32|          0|
    |FIFO_ptrs_0_2_fu_122                |  32|   0|   32|          0|
    |FIFO_ptrs_0_2_load_reg_1999         |  32|   0|   32|          0|
    |FIFO_ptrs_1_2_fu_126                |  32|   0|   32|          0|
    |FIFO_ptrs_1_2_load_reg_2004         |  32|   0|   32|          0|
    |ap_CS_fsm                           |   6|   0|    6|          0|
    |ap_reg_grp_compute_fu_745_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_load_fu_876_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_store_fu_850_ap_start    |   1|   0|    1|          0|
    |ap_rst_n_inv                        |   1|   0|    1|          0|
    |burst_index_in_total_1_reg_1975     |  31|   0|   31|          0|
    |burst_index_in_total_reg_710        |  31|   0|   31|          0|
    |burst_index_load_2_reg_2174         |  32|   0|   32|          0|
    |burst_index_load_reg_686            |  32|   0|   32|          0|
    |burst_index_store_2_reg_2184        |  32|   0|   32|          0|
    |burst_index_store_reg_698           |  32|   0|   32|          0|
    |compute_flag_reg_1987               |   1|   0|    1|          0|
    |i_base_0_2_fu_130                   |  32|   0|   32|          0|
    |i_base_0_2_load_reg_2009            |  32|   0|   32|          0|
    |i_base_10_2_fu_170                  |  32|   0|   32|          0|
    |i_base_10_2_load_reg_2059           |  32|   0|   32|          0|
    |i_base_11_2_fu_174                  |  32|   0|   32|          0|
    |i_base_11_2_load_reg_2064           |  32|   0|   32|          0|
    |i_base_12_2_fu_178                  |  32|   0|   32|          0|
    |i_base_12_2_load_reg_2069           |  32|   0|   32|          0|
    |i_base_13_2_fu_182                  |  32|   0|   32|          0|
    |i_base_13_2_load_reg_2074           |  32|   0|   32|          0|
    |i_base_14_2_fu_186                  |  32|   0|   32|          0|
    |i_base_14_2_load_reg_2079           |  32|   0|   32|          0|
    |i_base_15_2_fu_190                  |  32|   0|   32|          0|
    |i_base_15_2_load_reg_2084           |  32|   0|   32|          0|
    |i_base_1_2_fu_134                   |  32|   0|   32|          0|
    |i_base_1_2_load_reg_2014            |  32|   0|   32|          0|
    |i_base_2_2_fu_138                   |  32|   0|   32|          0|
    |i_base_2_2_load_reg_2019            |  32|   0|   32|          0|
    |i_base_3_2_fu_142                   |  32|   0|   32|          0|
    |i_base_3_2_load_reg_2024            |  32|   0|   32|          0|
    |i_base_4_2_fu_146                   |  32|   0|   32|          0|
    |i_base_4_2_load_reg_2029            |  32|   0|   32|          0|
    |i_base_5_2_fu_150                   |  32|   0|   32|          0|
    |i_base_5_2_load_reg_2034            |  32|   0|   32|          0|
    |i_base_6_2_fu_154                   |  32|   0|   32|          0|
    |i_base_6_2_load_reg_2039            |  32|   0|   32|          0|
    |i_base_7_2_fu_158                   |  32|   0|   32|          0|
    |i_base_7_2_load_reg_2044            |  32|   0|   32|          0|
    |i_base_8_2_fu_162                   |  32|   0|   32|          0|
    |i_base_8_2_load_reg_2049            |  32|   0|   32|          0|
    |i_base_9_2_fu_166                   |  32|   0|   32|          0|
    |i_base_9_2_load_reg_2054            |  32|   0|   32|          0|
    |j_base_0_2_fu_194                   |  32|   0|   32|          0|
    |j_base_0_2_load_reg_2089            |  32|   0|   32|          0|
    |j_base_10_2_fu_234                  |  32|   0|   32|          0|
    |j_base_10_2_load_reg_2139           |  32|   0|   32|          0|
    |j_base_11_2_fu_238                  |  32|   0|   32|          0|
    |j_base_11_2_load_reg_2144           |  32|   0|   32|          0|
    |j_base_12_2_fu_242                  |  32|   0|   32|          0|
    |j_base_12_2_load_reg_2149           |  32|   0|   32|          0|
    |j_base_13_2_fu_246                  |  32|   0|   32|          0|
    |j_base_13_2_load_reg_2154           |  32|   0|   32|          0|
    |j_base_14_2_fu_250                  |  32|   0|   32|          0|
    |j_base_14_2_load_reg_2159           |  32|   0|   32|          0|
    |j_base_15_2_fu_254                  |  32|   0|   32|          0|
    |j_base_15_2_load_reg_2164           |  32|   0|   32|          0|
    |j_base_1_2_fu_198                   |  32|   0|   32|          0|
    |j_base_1_2_load_reg_2094            |  32|   0|   32|          0|
    |j_base_2_2_fu_202                   |  32|   0|   32|          0|
    |j_base_2_2_load_reg_2099            |  32|   0|   32|          0|
    |j_base_3_2_fu_206                   |  32|   0|   32|          0|
    |j_base_3_2_load_reg_2104            |  32|   0|   32|          0|
    |j_base_4_2_fu_210                   |  32|   0|   32|          0|
    |j_base_4_2_load_reg_2109            |  32|   0|   32|          0|
    |j_base_5_2_fu_214                   |  32|   0|   32|          0|
    |j_base_5_2_load_reg_2114            |  32|   0|   32|          0|
    |j_base_6_2_fu_218                   |  32|   0|   32|          0|
    |j_base_6_2_load_reg_2119            |  32|   0|   32|          0|
    |j_base_7_2_fu_222                   |  32|   0|   32|          0|
    |j_base_7_2_load_reg_2124            |  32|   0|   32|          0|
    |j_base_8_2_fu_226                   |  32|   0|   32|          0|
    |j_base_8_2_load_reg_2129            |  32|   0|   32|          0|
    |j_base_9_2_fu_230                   |  32|   0|   32|          0|
    |j_base_9_2_load_reg_2134            |  32|   0|   32|          0|
    |load_flag_reg_1980                  |   1|   0|    1|          0|
    |p_01_idx_reg_721                    |  64|   0|   64|          0|
    |p_0_idx_reg_733                     |  64|   0|   64|          0|
    |p_sum4_reg_1958                     |  64|   0|   64|          0|
    |p_sum_reg_1963                      |  64|   0|   64|          0|
    |store_flag_reg_1992                 |   1|   0|    1|          0|
    |tile_burst_num_read_reg_1922        |  64|   0|   64|          0|
    |tmp_4_reg_2179                      |   1|   0|    1|          0|
    |tmp_7_reg_2169                      |   1|   0|    1|          0|
    |tmp_8_reg_1948                      |  32|   0|   32|          0|
    |tmp_9_reg_1953                      |  32|   0|   32|          0|
    |tmp_reg_1968                        |   1|   0|    1|          0|
    |total_burst_num_read_reg_1917       |  32|   0|   32|          0|
    |var_input_V3_reg_1928               |  58|   0|   58|          0|
    |var_output_V1_reg_1933              |  58|   0|   58|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |2978|   0| 2978|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |     control     |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |     control     |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |     control     |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |     control     |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |     control     |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | gradient_kernel | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | gradient_kernel | return value |
|interrupt              | out |    1| ap_ctrl_hs | gradient_kernel | return value |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WDATA      | out |  512|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WSTRB      | out |   64|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RDATA      |  in |  512|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WDATA      | out |  512|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WSTRB      | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WID        | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RDATA      |  in |  512|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+

