  logic _0000_;
  logic _0000__T ;
  logic _0000__R ;
  logic _0000__C ;
  logic _0000__X ;
  logic [13:0] _0000__S ;
  logic _0001_;
  logic _0001__T ;
  logic _0001__R ;
  logic _0001__C ;
  logic _0001__X ;
  logic [13:0] _0001__S ;
  logic [9:0] _0002_;
  logic [9:0] _0002__T ;
  logic [9:0] _0002__R ;
  logic [9:0] _0002__C ;
  logic [9:0] _0002__X ;
  logic [13:0] _0002__S ;
  logic [9:0] _0003_;
  logic [9:0] _0003__T ;
  logic [9:0] _0003__R ;
  logic [9:0] _0003__C ;
  logic [9:0] _0003__X ;
  logic [13:0] _0003__S ;
  logic [13:0] _0004_;
  logic [13:0] _0004__T ;
  logic [13:0] _0004__R ;
  logic [13:0] _0004__C ;
  logic [13:0] _0004__X ;
  logic [13:0] _0004__S ;
  logic [13:0] _0005_;
  logic [13:0] _0005__T ;
  logic [13:0] _0005__R ;
  logic [13:0] _0005__C ;
  logic [13:0] _0005__X ;
  logic [13:0] _0005__S ;
  logic [5:0] _0006_;
  logic [5:0] _0006__T ;
  logic [5:0] _0006__R ;
  logic [5:0] _0006__C ;
  logic [5:0] _0006__X ;
  logic [13:0] _0006__S ;
  logic [5:0] _0007_;
  logic [5:0] _0007__T ;
  logic [5:0] _0007__R ;
  logic [5:0] _0007__C ;
  logic [5:0] _0007__X ;
  logic [13:0] _0007__S ;
  logic [5:0] _0008_;
  logic [5:0] _0008__T ;
  logic [5:0] _0008__R ;
  logic [5:0] _0008__C ;
  logic [5:0] _0008__X ;
  logic [13:0] _0008__S ;
  logic _0009_;
  logic _0009__T ;
  logic _0009__R ;
  logic _0009__C ;
  logic _0009__X ;
  logic [13:0] _0009__S ;
  logic _0010_;
  logic _0010__T ;
  logic _0010__R ;
  logic _0010__C ;
  logic _0010__X ;
  logic [13:0] _0010__S ;
  logic _0011_;
  logic _0011__T ;
  logic _0011__R ;
  logic _0011__C ;
  logic _0011__X ;
  logic [13:0] _0011__S ;
  logic _0012_;
  logic _0012__T ;
  logic _0012__R ;
  logic _0012__C ;
  logic _0012__X ;
  logic [13:0] _0012__S ;
  logic _0013_;
  logic _0013__T ;
  logic _0013__R ;
  logic _0013__C ;
  logic _0013__X ;
  logic [13:0] _0013__S ;
  logic _0014_;
  logic _0014__T ;
  logic _0014__R ;
  logic _0014__C ;
  logic _0014__X ;
  logic [13:0] _0014__S ;
  logic _0015_;
  logic _0015__T ;
  logic _0015__R ;
  logic _0015__C ;
  logic _0015__X ;
  logic [13:0] _0015__S ;
  logic _0016_;
  logic _0016__T ;
  logic _0016__R ;
  logic _0016__C ;
  logic _0016__X ;
  logic [13:0] _0016__S ;
  logic _0017_;
  logic _0017__T ;
  logic _0017__R ;
  logic _0017__C ;
  logic _0017__X ;
  logic [13:0] _0017__S ;
  logic _0018_;
  logic _0018__T ;
  logic _0018__R ;
  logic _0018__C ;
  logic _0018__X ;
  logic [13:0] _0018__S ;
  logic _0019_;
  logic _0019__T ;
  logic _0019__R ;
  logic _0019__C ;
  logic _0019__X ;
  logic [13:0] _0019__S ;
  logic _0020_;
  logic _0020__T ;
  logic _0020__R ;
  logic _0020__C ;
  logic _0020__X ;
  logic [13:0] _0020__S ;
  logic _0021_;
  logic _0021__T ;
  logic _0021__R ;
  logic _0021__C ;
  logic _0021__X ;
  logic [13:0] _0021__S ;
  logic _0022_;
  logic _0022__T ;
  logic _0022__R ;
  logic _0022__C ;
  logic _0022__X ;
  logic [13:0] _0022__S ;
  logic _0023_;
  logic _0023__T ;
  logic _0023__R ;
  logic _0023__C ;
  logic _0023__X ;
  logic [13:0] _0023__S ;
  logic _0024_;
  logic _0024__T ;
  logic _0024__R ;
  logic _0024__C ;
  logic _0024__X ;
  logic [13:0] _0024__S ;
  logic [10:0] _0025_;
  logic [10:0] _0025__T ;
  logic [10:0] _0025__R ;
  logic [10:0] _0025__C ;
  logic [10:0] _0025__X ;
  logic [13:0] _0025__S ;
  logic [9:0] _0026_;
  logic [9:0] _0026__T ;
  logic [9:0] _0026__R ;
  logic [9:0] _0026__C ;
  logic [9:0] _0026__X ;
  logic [13:0] _0026__S ;
  logic _0027_;
  logic _0027__T ;
  logic _0027__R ;
  logic _0027__C ;
  logic _0027__X ;
  logic [13:0] _0027__S ;
  logic [41:0] _0028_;
  logic [41:0] _0028__T ;
  logic [41:0] _0028__R ;
  logic [41:0] _0028__C ;
  logic [41:0] _0028__X ;
  logic [13:0] _0028__S ;
  logic [49:0] _0029_;
  logic [49:0] _0029__T ;
  logic [49:0] _0029__R ;
  logic [49:0] _0029__C ;
  logic [49:0] _0029__X ;
  logic [13:0] _0029__S ;
  logic [41:0] _0030_;
  logic [41:0] _0030__T ;
  logic [41:0] _0030__R ;
  logic [41:0] _0030__C ;
  logic [41:0] _0030__X ;
  logic [13:0] _0030__S ;
  logic _0031_;
  logic _0031__T ;
  logic _0031__R ;
  logic _0031__C ;
  logic _0031__X ;
  logic [13:0] _0031__S ;
  logic [41:0] _0032_;
  logic [41:0] _0032__T ;
  logic [41:0] _0032__R ;
  logic [41:0] _0032__C ;
  logic [41:0] _0032__X ;
  logic [13:0] _0032__S ;
  logic _0033_;
  logic _0033__T ;
  logic _0033__R ;
  logic _0033__C ;
  logic _0033__X ;
  logic [13:0] _0033__S ;
  logic _0034_;
  logic _0034__T ;
  logic _0034__R ;
  logic _0034__C ;
  logic _0034__X ;
  logic [13:0] _0034__S ;
  logic _0035_;
  logic _0035__T ;
  logic _0035__R ;
  logic _0035__C ;
  logic _0035__X ;
  logic [13:0] _0035__S ;
  logic _0036_;
  logic _0036__T ;
  logic _0036__R ;
  logic _0036__C ;
  logic _0036__X ;
  logic [13:0] _0036__S ;
  logic _0037_;
  logic _0037__T ;
  logic _0037__R ;
  logic _0037__C ;
  logic _0037__X ;
  logic [13:0] _0037__S ;
  logic _0038_;
  logic _0038__T ;
  logic _0038__R ;
  logic _0038__C ;
  logic _0038__X ;
  logic [13:0] _0038__S ;
  logic _0039_;
  logic _0039__T ;
  logic _0039__R ;
  logic _0039__C ;
  logic _0039__X ;
  logic [13:0] _0039__S ;
  logic _0040_;
  logic _0040__T ;
  logic _0040__R ;
  logic _0040__C ;
  logic _0040__X ;
  logic [13:0] _0040__S ;
  logic _0041_;
  logic _0041__T ;
  logic _0041__R ;
  logic _0041__C ;
  logic _0041__X ;
  logic [13:0] _0041__S ;
  logic _0042_;
  logic _0042__T ;
  logic _0042__R ;
  logic _0042__C ;
  logic _0042__X ;
  logic [13:0] _0042__S ;
  logic _0043_;
  logic _0043__T ;
  logic _0043__R ;
  logic _0043__C ;
  logic _0043__X ;
  logic [13:0] _0043__S ;
  logic _0044_;
  logic _0044__T ;
  logic _0044__R ;
  logic _0044__C ;
  logic _0044__X ;
  logic [13:0] _0044__S ;
  logic _0045_;
  logic _0045__T ;
  logic _0045__R ;
  logic _0045__C ;
  logic _0045__X ;
  logic [13:0] _0045__S ;
  logic [5:0] _0046_;
  logic [5:0] _0046__T ;
  logic [5:0] _0046__R ;
  logic [5:0] _0046__C ;
  logic [5:0] _0046__X ;
  logic [13:0] _0046__S ;
  logic _0047_;
  logic _0047__T ;
  logic _0047__R ;
  logic _0047__C ;
  logic _0047__X ;
  logic [13:0] _0047__S ;
  logic [25:0] _0048_;
  logic [25:0] _0048__T ;
  logic [25:0] _0048__R ;
  logic [25:0] _0048__C ;
  logic [25:0] _0048__X ;
  logic [13:0] _0048__S ;
  logic [25:0] _0049_;
  logic [25:0] _0049__T ;
  logic [25:0] _0049__R ;
  logic [25:0] _0049__C ;
  logic [25:0] _0049__X ;
  logic [13:0] _0049__S ;
  logic _0050_;
  logic _0050__T ;
  logic _0050__R ;
  logic _0050__C ;
  logic _0050__X ;
  logic [13:0] _0050__S ;
  logic _0051_;
  logic _0051__T ;
  logic _0051__R ;
  logic _0051__C ;
  logic _0051__X ;
  logic [13:0] _0051__S ;
  logic _0052_;
  logic _0052__T ;
  logic _0052__R ;
  logic _0052__C ;
  logic _0052__X ;
  logic [13:0] _0052__S ;
  logic _0053_;
  logic _0053__T ;
  logic _0053__R ;
  logic _0053__C ;
  logic _0053__X ;
  logic [13:0] _0053__S ;
  logic [15:0] _0054_;
  logic [15:0] _0054__T ;
  logic [15:0] _0054__R ;
  logic [15:0] _0054__C ;
  logic [15:0] _0054__X ;
  logic [13:0] _0054__S ;
  logic [5:0] _0055_;
  logic [5:0] _0055__T ;
  logic [5:0] _0055__R ;
  logic [5:0] _0055__C ;
  logic [5:0] _0055__X ;
  logic [13:0] _0055__S ;
  logic [5:0] _0056_;
  logic [5:0] _0056__T ;
  logic [5:0] _0056__R ;
  logic [5:0] _0056__C ;
  logic [5:0] _0056__X ;
  logic [13:0] _0056__S ;
  logic _0057_;
  logic _0057__T ;
  logic _0057__R ;
  logic _0057__C ;
  logic _0057__X ;
  logic [13:0] _0057__S ;
  logic _0058_;
  logic _0058__T ;
  logic _0058__R ;
  logic _0058__C ;
  logic _0058__X ;
  logic [13:0] _0058__S ;
  logic _0059_;
  logic _0059__T ;
  logic _0059__R ;
  logic _0059__C ;
  logic _0059__X ;
  logic [13:0] _0059__S ;
  logic [3:0] _0060_;
  logic [3:0] _0060__T ;
  logic [3:0] _0060__R ;
  logic [3:0] _0060__C ;
  logic [3:0] _0060__X ;
  logic [13:0] _0060__S ;
  logic _0061_;
  logic _0061__T ;
  logic _0061__R ;
  logic _0061__C ;
  logic _0061__X ;
  logic [13:0] _0061__S ;
  logic _0062_;
  logic _0062__T ;
  logic _0062__R ;
  logic _0062__C ;
  logic _0062__X ;
  logic [13:0] _0062__S ;
  logic _0063_;
  logic _0063__T ;
  logic _0063__R ;
  logic _0063__C ;
  logic _0063__X ;
  logic [13:0] _0063__S ;
  logic _0064_;
  logic _0064__T ;
  logic _0064__R ;
  logic _0064__C ;
  logic _0064__X ;
  logic [13:0] _0064__S ;
  logic [5:0] _0065_;
  logic [5:0] _0065__T ;
  logic [5:0] _0065__R ;
  logic [5:0] _0065__C ;
  logic [5:0] _0065__X ;
  logic [13:0] _0065__S ;
  logic _0066_;
  logic _0066__T ;
  logic _0066__R ;
  logic _0066__C ;
  logic _0066__X ;
  logic [13:0] _0066__S ;
  logic _0067_;
  logic _0067__T ;
  logic _0067__R ;
  logic _0067__C ;
  logic _0067__X ;
  logic [13:0] _0067__S ;
  logic _0068_;
  logic _0068__T ;
  logic _0068__R ;
  logic _0068__C ;
  logic _0068__X ;
  logic [13:0] _0068__S ;
  logic _0069_;
  logic _0069__T ;
  logic _0069__R ;
  logic _0069__C ;
  logic _0069__X ;
  logic [13:0] _0069__S ;
  logic _0070_;
  logic _0070__T ;
  logic _0070__R ;
  logic _0070__C ;
  logic _0070__X ;
  logic [13:0] _0070__S ;
  logic [16:0] _0071_;
  logic [16:0] _0071__T ;
  logic [16:0] _0071__R ;
  logic [16:0] _0071__C ;
  logic [16:0] _0071__X ;
  logic [13:0] _0071__S ;
  logic [14:0] _0072_;
  logic [14:0] _0072__T ;
  logic [14:0] _0072__R ;
  logic [14:0] _0072__C ;
  logic [14:0] _0072__X ;
  logic [13:0] _0072__S ;
  logic _0073_;
  logic _0073__T ;
  logic _0073__R ;
  logic _0073__C ;
  logic _0073__X ;
  logic [13:0] _0073__S ;
  logic [1:0] _0074_;
  logic [1:0] _0074__T ;
  logic [1:0] _0074__R ;
  logic [1:0] _0074__C ;
  logic [1:0] _0074__X ;
  logic [13:0] _0074__S ;
  logic [1:0] _0075_;
  logic [1:0] _0075__T ;
  logic [1:0] _0075__R ;
  logic [1:0] _0075__C ;
  logic [1:0] _0075__X ;
  logic [13:0] _0075__S ;
  logic [1:0] _0076_;
  logic [1:0] _0076__T ;
  logic [1:0] _0076__R ;
  logic [1:0] _0076__C ;
  logic [1:0] _0076__X ;
  logic [13:0] _0076__S ;
  logic _0077_;
  logic _0077__T ;
  logic _0077__R ;
  logic _0077__C ;
  logic _0077__X ;
  logic [13:0] _0077__S ;
  logic _0078_;
  logic _0078__T ;
  logic _0078__R ;
  logic _0078__C ;
  logic _0078__X ;
  logic [13:0] _0078__S ;
  logic _0079_;
  logic _0079__T ;
  logic _0079__R ;
  logic _0079__C ;
  logic _0079__X ;
  logic [13:0] _0079__S ;
  logic _0080_;
  logic _0080__T ;
  logic _0080__R ;
  logic _0080__C ;
  logic _0080__X ;
  logic [13:0] _0080__S ;
  logic _0081_;
  logic _0081__T ;
  logic _0081__R ;
  logic _0081__C ;
  logic _0081__X ;
  logic [13:0] _0081__S ;
  logic [41:0] _0082_;
  logic [41:0] _0082__T ;
  logic [41:0] _0082__R ;
  logic [41:0] _0082__C ;
  logic [41:0] _0082__X ;
  logic [13:0] _0082__S ;
  logic [7:0] _0083_;
  logic [7:0] _0083__T ;
  logic [7:0] _0083__R ;
  logic [7:0] _0083__C ;
  logic [7:0] _0083__X ;
  logic [13:0] _0083__S ;
  logic _0084_;
  logic _0084__T ;
  logic _0084__R ;
  logic _0084__C ;
  logic _0084__X ;
  logic [13:0] _0084__S ;
  logic [2:0] _0085_;
  logic [2:0] _0085__T ;
  logic [2:0] _0085__R ;
  logic [2:0] _0085__C ;
  logic [2:0] _0085__X ;
  logic [13:0] _0085__S ;
  logic [10:0] _0086_;
  logic [10:0] _0086__T ;
  logic [10:0] _0086__R ;
  logic [10:0] _0086__C ;
  logic [10:0] _0086__X ;
  logic [13:0] _0086__S ;
  logic [9:0] _0087_;
  logic [9:0] _0087__T ;
  logic [9:0] _0087__R ;
  logic [9:0] _0087__C ;
  logic [9:0] _0087__X ;
  logic [13:0] _0087__S ;
  logic [2:0] _0088_;
  logic [2:0] _0088__T ;
  logic [2:0] _0088__R ;
  logic [2:0] _0088__C ;
  logic [2:0] _0088__X ;
  logic [13:0] _0088__S ;
  logic [3:0] _0089_;
  logic [3:0] _0089__T ;
  logic [3:0] _0089__R ;
  logic [3:0] _0089__C ;
  logic [3:0] _0089__X ;
  logic [13:0] _0089__S ;
  logic [1:0] _0090_;
  logic [1:0] _0090__T ;
  logic [1:0] _0090__R ;
  logic [1:0] _0090__C ;
  logic [1:0] _0090__X ;
  logic [13:0] _0090__S ;
  logic _0091_;
  logic _0091__T ;
  logic _0091__R ;
  logic _0091__C ;
  logic _0091__X ;
  logic [13:0] _0091__S ;
  logic _0092_;
  logic _0092__T ;
  logic _0092__R ;
  logic _0092__C ;
  logic _0092__X ;
  logic [13:0] _0092__S ;
  logic _0093_;
  logic _0093__T ;
  logic _0093__R ;
  logic _0093__C ;
  logic _0093__X ;
  logic [13:0] _0093__S ;
  logic _0094_;
  logic _0094__T ;
  logic _0094__R ;
  logic _0094__C ;
  logic _0094__X ;
  logic [13:0] _0094__S ;
  logic _0095_;
  logic _0095__T ;
  logic _0095__R ;
  logic _0095__C ;
  logic _0095__X ;
  logic [13:0] _0095__S ;
  logic _0096_;
  logic _0096__T ;
  logic _0096__R ;
  logic _0096__C ;
  logic _0096__X ;
  logic [13:0] _0096__S ;
  logic _0097_;
  logic _0097__T ;
  logic _0097__R ;
  logic _0097__C ;
  logic _0097__X ;
  logic [13:0] _0097__S ;
  logic [5:0] _0098_;
  logic [5:0] _0098__T ;
  logic [5:0] _0098__R ;
  logic [5:0] _0098__C ;
  logic [5:0] _0098__X ;
  logic [13:0] _0098__S ;
  logic _0099_;
  logic _0099__T ;
  logic _0099__R ;
  logic _0099__C ;
  logic _0099__X ;
  logic [13:0] _0099__S ;
  logic _0100_;
  logic _0100__T ;
  logic _0100__R ;
  logic _0100__C ;
  logic _0100__X ;
  logic [13:0] _0100__S ;
  logic _0101_;
  logic _0101__T ;
  logic _0101__R ;
  logic _0101__C ;
  logic _0101__X ;
  logic [13:0] _0101__S ;
  logic _0102_;
  logic _0102__T ;
  logic _0102__R ;
  logic _0102__C ;
  logic _0102__X ;
  logic [13:0] _0102__S ;
  logic _0103_;
  logic _0103__T ;
  logic _0103__R ;
  logic _0103__C ;
  logic _0103__X ;
  logic [13:0] _0103__S ;
  logic _0104_;
  logic _0104__T ;
  logic _0104__R ;
  logic _0104__C ;
  logic _0104__X ;
  logic [13:0] _0104__S ;
  logic _0105_;
  logic _0105__T ;
  logic _0105__R ;
  logic _0105__C ;
  logic _0105__X ;
  logic [13:0] _0105__S ;
  logic _0106_;
  logic _0106__T ;
  logic _0106__R ;
  logic _0106__C ;
  logic _0106__X ;
  logic [13:0] _0106__S ;
  logic _0107_;
  logic _0107__T ;
  logic _0107__R ;
  logic _0107__C ;
  logic _0107__X ;
  logic [13:0] _0107__S ;
  logic _0108_;
  logic _0108__T ;
  logic _0108__R ;
  logic _0108__C ;
  logic _0108__X ;
  logic [13:0] _0108__S ;
  logic _0109_;
  logic _0109__T ;
  logic _0109__R ;
  logic _0109__C ;
  logic _0109__X ;
  logic [13:0] _0109__S ;
  logic _0110_;
  logic _0110__T ;
  logic _0110__R ;
  logic _0110__C ;
  logic _0110__X ;
  logic [13:0] _0110__S ;
  logic _0111_;
  logic _0111__T ;
  logic _0111__R ;
  logic _0111__C ;
  logic _0111__X ;
  logic [13:0] _0111__S ;
  logic _0112_;
  logic _0112__T ;
  logic _0112__R ;
  logic _0112__C ;
  logic _0112__X ;
  logic [13:0] _0112__S ;
  logic _0113_;
  logic _0113__T ;
  logic _0113__R ;
  logic _0113__C ;
  logic _0113__X ;
  logic [13:0] _0113__S ;
  logic _0114_;
  logic _0114__T ;
  logic _0114__R ;
  logic _0114__C ;
  logic _0114__X ;
  logic [13:0] _0114__S ;
  logic _0115_;
  logic _0115__T ;
  logic _0115__R ;
  logic _0115__C ;
  logic _0115__X ;
  logic [13:0] _0115__S ;
  logic _0116_;
  logic _0116__T ;
  logic _0116__R ;
  logic _0116__C ;
  logic _0116__X ;
  logic [13:0] _0116__S ;
  logic _0117_;
  logic _0117__T ;
  logic _0117__R ;
  logic _0117__C ;
  logic _0117__X ;
  logic [13:0] _0117__S ;
  logic _0118_;
  logic _0118__T ;
  logic _0118__R ;
  logic _0118__C ;
  logic _0118__X ;
  logic [13:0] _0118__S ;
  logic _0119_;
  logic _0119__T ;
  logic _0119__R ;
  logic _0119__C ;
  logic _0119__X ;
  logic [13:0] _0119__S ;
  logic _0120_;
  logic _0120__T ;
  logic _0120__R ;
  logic _0120__C ;
  logic _0120__X ;
  logic [13:0] _0120__S ;
  logic _0121_;
  logic _0121__T ;
  logic _0121__R ;
  logic _0121__C ;
  logic _0121__X ;
  logic [13:0] _0121__S ;
  logic _0122_;
  logic _0122__T ;
  logic _0122__R ;
  logic _0122__C ;
  logic _0122__X ;
  logic [13:0] _0122__S ;
  logic _0123_;
  logic _0123__T ;
  logic _0123__R ;
  logic _0123__C ;
  logic _0123__X ;
  logic [13:0] _0123__S ;
  logic _0124_;
  logic _0124__T ;
  logic _0124__R ;
  logic _0124__C ;
  logic _0124__X ;
  logic [13:0] _0124__S ;
  logic _0125_;
  logic _0125__T ;
  logic _0125__R ;
  logic _0125__C ;
  logic _0125__X ;
  logic [13:0] _0125__S ;
  logic _0126_;
  logic _0126__T ;
  logic _0126__R ;
  logic _0126__C ;
  logic _0126__X ;
  logic [13:0] _0126__S ;
  logic _0127_;
  logic _0127__T ;
  logic _0127__R ;
  logic _0127__C ;
  logic _0127__X ;
  logic [13:0] _0127__S ;
  logic _0128_;
  logic _0128__T ;
  logic _0128__R ;
  logic _0128__C ;
  logic _0128__X ;
  logic [13:0] _0128__S ;
  logic _0129_;
  logic _0129__T ;
  logic _0129__R ;
  logic _0129__C ;
  logic _0129__X ;
  logic [13:0] _0129__S ;
  logic _0130_;
  logic _0130__T ;
  logic _0130__R ;
  logic _0130__C ;
  logic _0130__X ;
  logic [13:0] _0130__S ;
  logic _0131_;
  logic _0131__T ;
  logic _0131__R ;
  logic _0131__C ;
  logic _0131__X ;
  logic [13:0] _0131__S ;
  logic _0132_;
  logic _0132__T ;
  logic _0132__R ;
  logic _0132__C ;
  logic _0132__X ;
  logic [13:0] _0132__S ;
  logic _0133_;
  logic _0133__T ;
  logic _0133__R ;
  logic _0133__C ;
  logic _0133__X ;
  logic [13:0] _0133__S ;
  logic _0134_;
  logic _0134__T ;
  logic _0134__R ;
  logic _0134__C ;
  logic _0134__X ;
  logic [13:0] _0134__S ;
  logic _0135_;
  logic _0135__T ;
  logic _0135__R ;
  logic _0135__C ;
  logic _0135__X ;
  logic [13:0] _0135__S ;
  logic _0136_;
  logic _0136__T ;
  logic _0136__R ;
  logic _0136__C ;
  logic _0136__X ;
  logic [13:0] _0136__S ;
  logic _0137_;
  logic _0137__T ;
  logic _0137__R ;
  logic _0137__C ;
  logic _0137__X ;
  logic [13:0] _0137__S ;
  logic _0138_;
  logic _0138__T ;
  logic _0138__R ;
  logic _0138__C ;
  logic _0138__X ;
  logic [13:0] _0138__S ;
  logic _0139_;
  logic _0139__T ;
  logic _0139__R ;
  logic _0139__C ;
  logic _0139__X ;
  logic [13:0] _0139__S ;
  logic _0140_;
  logic _0140__T ;
  logic _0140__R ;
  logic _0140__C ;
  logic _0140__X ;
  logic [13:0] _0140__S ;
  logic _0141_;
  logic _0141__T ;
  logic _0141__R ;
  logic _0141__C ;
  logic _0141__X ;
  logic [13:0] _0141__S ;
  logic _0142_;
  logic _0142__T ;
  logic _0142__R ;
  logic _0142__C ;
  logic _0142__X ;
  logic [13:0] _0142__S ;
  logic _0143_;
  logic _0143__T ;
  logic _0143__R ;
  logic _0143__C ;
  logic _0143__X ;
  logic [13:0] _0143__S ;
  logic _0144_;
  logic _0144__T ;
  logic _0144__R ;
  logic _0144__C ;
  logic _0144__X ;
  logic [13:0] _0144__S ;
  logic _0145_;
  logic _0145__T ;
  logic _0145__R ;
  logic _0145__C ;
  logic _0145__X ;
  logic [13:0] _0145__S ;
  logic _0146_;
  logic _0146__T ;
  logic _0146__R ;
  logic _0146__C ;
  logic _0146__X ;
  logic [13:0] _0146__S ;
  logic _0147_;
  logic _0147__T ;
  logic _0147__R ;
  logic _0147__C ;
  logic _0147__X ;
  logic [13:0] _0147__S ;
  logic _0148_;
  logic _0148__T ;
  logic _0148__R ;
  logic _0148__C ;
  logic _0148__X ;
  logic [13:0] _0148__S ;
  logic _0149_;
  logic _0149__T ;
  logic _0149__R ;
  logic _0149__C ;
  logic _0149__X ;
  logic [13:0] _0149__S ;
  logic _0150_;
  logic _0150__T ;
  logic _0150__R ;
  logic _0150__C ;
  logic _0150__X ;
  logic [13:0] _0150__S ;
  logic _0151_;
  logic _0151__T ;
  logic _0151__R ;
  logic _0151__C ;
  logic _0151__X ;
  logic [13:0] _0151__S ;
  logic _0152_;
  logic _0152__T ;
  logic _0152__R ;
  logic _0152__C ;
  logic _0152__X ;
  logic [13:0] _0152__S ;
  logic _0153_;
  logic _0153__T ;
  logic _0153__R ;
  logic _0153__C ;
  logic _0153__X ;
  logic [13:0] _0153__S ;
  logic _0154_;
  logic _0154__T ;
  logic _0154__R ;
  logic _0154__C ;
  logic _0154__X ;
  logic [13:0] _0154__S ;
  logic _0155_;
  logic _0155__T ;
  logic _0155__R ;
  logic _0155__C ;
  logic _0155__X ;
  logic [13:0] _0155__S ;
  logic _0156_;
  logic _0156__T ;
  logic _0156__R ;
  logic _0156__C ;
  logic _0156__X ;
  logic [13:0] _0156__S ;
  logic _0157_;
  logic _0157__T ;
  logic _0157__R ;
  logic _0157__C ;
  logic _0157__X ;
  logic [13:0] _0157__S ;
  logic _0158_;
  logic _0158__T ;
  logic _0158__R ;
  logic _0158__C ;
  logic _0158__X ;
  logic [13:0] _0158__S ;
  logic _0159_;
  logic _0159__T ;
  logic _0159__R ;
  logic _0159__C ;
  logic _0159__X ;
  logic [13:0] _0159__S ;
  logic _0160_;
  logic _0160__T ;
  logic _0160__R ;
  logic _0160__C ;
  logic _0160__X ;
  logic [13:0] _0160__S ;
  logic _0161_;
  logic _0161__T ;
  logic _0161__R ;
  logic _0161__C ;
  logic _0161__X ;
  logic [13:0] _0161__S ;
  logic _0162_;
  logic _0162__T ;
  logic _0162__R ;
  logic _0162__C ;
  logic _0162__X ;
  logic [13:0] _0162__S ;
  logic [9:0] _0163_;
  logic [9:0] _0163__T ;
  logic [9:0] _0163__R ;
  logic [9:0] _0163__C ;
  logic [9:0] _0163__X ;
  logic [13:0] _0163__S ;
  logic _0164_;
  logic _0164__T ;
  logic _0164__R ;
  logic _0164__C ;
  logic _0164__X ;
  logic [13:0] _0164__S ;
  logic _0165_;
  logic _0165__T ;
  logic _0165__R ;
  logic _0165__C ;
  logic _0165__X ;
  logic [13:0] _0165__S ;
  logic _0166_;
  logic _0166__T ;
  logic _0166__R ;
  logic _0166__C ;
  logic _0166__X ;
  logic [13:0] _0166__S ;
  logic _0167_;
  logic _0167__T ;
  logic _0167__R ;
  logic _0167__C ;
  logic _0167__X ;
  logic [13:0] _0167__S ;
  logic _0168_;
  logic _0168__T ;
  logic _0168__R ;
  logic _0168__C ;
  logic _0168__X ;
  logic [13:0] _0168__S ;
  logic _0169_;
  logic _0169__T ;
  logic _0169__R ;
  logic _0169__C ;
  logic _0169__X ;
  logic [13:0] _0169__S ;
  logic _0170_;
  logic _0170__T ;
  logic _0170__R ;
  logic _0170__C ;
  logic _0170__X ;
  logic [13:0] _0170__S ;
  logic _0171_;
  logic _0171__T ;
  logic _0171__R ;
  logic _0171__C ;
  logic _0171__X ;
  logic [13:0] _0171__S ;
  logic _0172_;
  logic _0172__T ;
  logic _0172__R ;
  logic _0172__C ;
  logic _0172__X ;
  logic [13:0] _0172__S ;
  logic _0173_;
  logic _0173__T ;
  logic _0173__R ;
  logic _0173__C ;
  logic _0173__X ;
  logic [13:0] _0173__S ;
  logic _0174_;
  logic _0174__T ;
  logic _0174__R ;
  logic _0174__C ;
  logic _0174__X ;
  logic [13:0] _0174__S ;
  logic _0175_;
  logic _0175__T ;
  logic _0175__R ;
  logic _0175__C ;
  logic _0175__X ;
  logic [13:0] _0175__S ;
  logic _0176_;
  logic _0176__T ;
  logic _0176__R ;
  logic _0176__C ;
  logic _0176__X ;
  logic [13:0] _0176__S ;
  logic _0177_;
  logic _0177__T ;
  logic _0177__R ;
  logic _0177__C ;
  logic _0177__X ;
  logic [13:0] _0177__S ;
  logic _0178_;
  logic _0178__T ;
  logic _0178__R ;
  logic _0178__C ;
  logic _0178__X ;
  logic [13:0] _0178__S ;
  logic _0179_;
  logic _0179__T ;
  logic _0179__R ;
  logic _0179__C ;
  logic _0179__X ;
  logic [13:0] _0179__S ;
  logic _0180_;
  logic _0180__T ;
  logic _0180__R ;
  logic _0180__C ;
  logic _0180__X ;
  logic [13:0] _0180__S ;
  logic _0181_;
  logic _0181__T ;
  logic _0181__R ;
  logic _0181__C ;
  logic _0181__X ;
  logic [13:0] _0181__S ;
  logic _0182_;
  logic _0182__T ;
  logic _0182__R ;
  logic _0182__C ;
  logic _0182__X ;
  logic [13:0] _0182__S ;
  logic _0183_;
  logic _0183__T ;
  logic _0183__R ;
  logic _0183__C ;
  logic _0183__X ;
  logic [13:0] _0183__S ;
  logic _0184_;
  logic _0184__T ;
  logic _0184__R ;
  logic _0184__C ;
  logic _0184__X ;
  logic [13:0] _0184__S ;
  logic _0185_;
  logic _0185__T ;
  logic _0185__R ;
  logic _0185__C ;
  logic _0185__X ;
  logic [13:0] _0185__S ;
  logic _0186_;
  logic _0186__T ;
  logic _0186__R ;
  logic _0186__C ;
  logic _0186__X ;
  logic [13:0] _0186__S ;
  logic _0187_;
  logic _0187__T ;
  logic _0187__R ;
  logic _0187__C ;
  logic _0187__X ;
  logic [13:0] _0187__S ;
  logic _0188_;
  logic _0188__T ;
  logic _0188__R ;
  logic _0188__C ;
  logic _0188__X ;
  logic [13:0] _0188__S ;
  logic _0189_;
  logic _0189__T ;
  logic _0189__R ;
  logic _0189__C ;
  logic _0189__X ;
  logic [13:0] _0189__S ;
  logic _0190_;
  logic _0190__T ;
  logic _0190__R ;
  logic _0190__C ;
  logic _0190__X ;
  logic [13:0] _0190__S ;
  logic _0191_;
  logic _0191__T ;
  logic _0191__R ;
  logic _0191__C ;
  logic _0191__X ;
  logic [13:0] _0191__S ;
  logic _0192_;
  logic _0192__T ;
  logic _0192__R ;
  logic _0192__C ;
  logic _0192__X ;
  logic [13:0] _0192__S ;
  logic _0193_;
  logic _0193__T ;
  logic _0193__R ;
  logic _0193__C ;
  logic _0193__X ;
  logic [13:0] _0193__S ;
  logic _0194_;
  logic _0194__T ;
  logic _0194__R ;
  logic _0194__C ;
  logic _0194__X ;
  logic [13:0] _0194__S ;
  logic _0195_;
  logic _0195__T ;
  logic _0195__R ;
  logic _0195__C ;
  logic _0195__X ;
  logic [13:0] _0195__S ;
  logic _0196_;
  logic _0196__T ;
  logic _0196__R ;
  logic _0196__C ;
  logic _0196__X ;
  logic [13:0] _0196__S ;
  logic _0197_;
  logic _0197__T ;
  logic _0197__R ;
  logic _0197__C ;
  logic _0197__X ;
  logic [13:0] _0197__S ;
  logic _0198_;
  logic _0198__T ;
  logic _0198__R ;
  logic _0198__C ;
  logic _0198__X ;
  logic [13:0] _0198__S ;
  logic _0199_;
  logic _0199__T ;
  logic _0199__R ;
  logic _0199__C ;
  logic _0199__X ;
  logic [13:0] _0199__S ;
  logic _0200_;
  logic _0200__T ;
  logic _0200__R ;
  logic _0200__C ;
  logic _0200__X ;
  logic [13:0] _0200__S ;
  logic _0201_;
  logic _0201__T ;
  logic _0201__R ;
  logic _0201__C ;
  logic _0201__X ;
  logic [13:0] _0201__S ;
  logic [9:0] _0202_;
  logic [9:0] _0202__T ;
  logic [9:0] _0202__R ;
  logic [9:0] _0202__C ;
  logic [9:0] _0202__X ;
  logic [13:0] _0202__S ;
  logic [9:0] _0203_;
  logic [9:0] _0203__T ;
  logic [9:0] _0203__R ;
  logic [9:0] _0203__C ;
  logic [9:0] _0203__X ;
  logic [13:0] _0203__S ;
  logic [9:0] _0204_;
  logic [9:0] _0204__T ;
  logic [9:0] _0204__R ;
  logic [9:0] _0204__C ;
  logic [9:0] _0204__X ;
  logic [13:0] _0204__S ;
  logic [3:0] _0205_;
  logic [3:0] _0205__T ;
  logic [3:0] _0205__R ;
  logic [3:0] _0205__C ;
  logic [3:0] _0205__X ;
  logic [13:0] _0205__S ;
  logic [3:0] _0206_;
  logic [3:0] _0206__T ;
  logic [3:0] _0206__R ;
  logic [3:0] _0206__C ;
  logic [3:0] _0206__X ;
  logic [13:0] _0206__S ;
  logic [3:0] _0207_;
  logic [3:0] _0207__T ;
  logic [3:0] _0207__R ;
  logic [3:0] _0207__C ;
  logic [3:0] _0207__X ;
  logic [13:0] _0207__S ;
  logic [5:0] _0208_;
  logic [5:0] _0208__T ;
  logic [5:0] _0208__R ;
  logic [5:0] _0208__C ;
  logic [5:0] _0208__X ;
  logic [13:0] _0208__S ;
  logic [5:0] _0209_;
  logic [5:0] _0209__T ;
  logic [5:0] _0209__R ;
  logic [5:0] _0209__C ;
  logic [5:0] _0209__X ;
  logic [13:0] _0209__S ;
  logic [5:0] _0210_;
  logic [5:0] _0210__T ;
  logic [5:0] _0210__R ;
  logic [5:0] _0210__C ;
  logic [5:0] _0210__X ;
  logic [13:0] _0210__S ;
  logic [5:0] _0211_;
  logic [5:0] _0211__T ;
  logic [5:0] _0211__R ;
  logic [5:0] _0211__C ;
  logic [5:0] _0211__X ;
  logic [13:0] _0211__S ;
  logic _0212_;
  logic _0212__T ;
  logic _0212__R ;
  logic _0212__C ;
  logic _0212__X ;
  logic [13:0] _0212__S ;
  logic _0213_;
  logic _0213__T ;
  logic _0213__R ;
  logic _0213__C ;
  logic _0213__X ;
  logic [13:0] _0213__S ;
  logic _0214_;
  logic _0214__T ;
  logic _0214__R ;
  logic _0214__C ;
  logic _0214__X ;
  logic [13:0] _0214__S ;
  logic _0215_;
  logic _0215__T ;
  logic _0215__R ;
  logic _0215__C ;
  logic _0215__X ;
  logic [13:0] _0215__S ;
  logic _0216_;
  logic _0216__T ;
  logic _0216__R ;
  logic _0216__C ;
  logic _0216__X ;
  logic [13:0] _0216__S ;
  logic _0217_;
  logic _0217__T ;
  logic _0217__R ;
  logic _0217__C ;
  logic _0217__X ;
  logic [13:0] _0217__S ;
  logic _0218_;
  logic _0218__T ;
  logic _0218__R ;
  logic _0218__C ;
  logic _0218__X ;
  logic [13:0] _0218__S ;
  logic _0219_;
  logic _0219__T ;
  logic _0219__R ;
  logic _0219__C ;
  logic _0219__X ;
  logic [13:0] _0219__S ;
  logic _0220_;
  logic _0220__T ;
  logic _0220__R ;
  logic _0220__C ;
  logic _0220__X ;
  logic [13:0] _0220__S ;
  logic _0221_;
  logic _0221__T ;
  logic _0221__R ;
  logic _0221__C ;
  logic _0221__X ;
  logic [13:0] _0221__S ;
  logic _0222_;
  logic _0222__T ;
  logic _0222__R ;
  logic _0222__C ;
  logic _0222__X ;
  logic [13:0] _0222__S ;
  logic _0223_;
  logic _0223__T ;
  logic _0223__R ;
  logic _0223__C ;
  logic _0223__X ;
  logic [13:0] _0223__S ;
  logic _0224_;
  logic _0224__T ;
  logic _0224__R ;
  logic _0224__C ;
  logic _0224__X ;
  logic [13:0] _0224__S ;
  logic [49:0] _0225_;
  logic [49:0] _0225__T ;
  logic [49:0] _0225__R ;
  logic [49:0] _0225__C ;
  logic [49:0] _0225__X ;
  logic [13:0] _0225__S ;
  logic [41:0] _0226_;
  logic [41:0] _0226__T ;
  logic [41:0] _0226__R ;
  logic [41:0] _0226__C ;
  logic [41:0] _0226__X ;
  logic [13:0] _0226__S ;
  logic _0227_;
  logic _0227__T ;
  logic _0227__R ;
  logic _0227__C ;
  logic _0227__X ;
  logic [13:0] _0227__S ;
  logic _0228_;
  logic _0228__T ;
  logic _0228__R ;
  logic _0228__C ;
  logic _0228__X ;
  logic [13:0] _0228__S ;
  logic _0229_;
  logic _0229__T ;
  logic _0229__R ;
  logic _0229__C ;
  logic _0229__X ;
  logic [13:0] _0229__S ;
  logic _0230_;
  logic _0230__T ;
  logic _0230__R ;
  logic _0230__C ;
  logic _0230__X ;
  logic [13:0] _0230__S ;
  logic _0231_;
  logic _0231__T ;
  logic _0231__R ;
  logic _0231__C ;
  logic _0231__X ;
  logic [13:0] _0231__S ;
  logic _0232_;
  logic _0232__T ;
  logic _0232__R ;
  logic _0232__C ;
  logic _0232__X ;
  logic [13:0] _0232__S ;
  logic _0233_;
  logic _0233__T ;
  logic _0233__R ;
  logic _0233__C ;
  logic _0233__X ;
  logic [13:0] _0233__S ;
  logic _0234_;
  logic _0234__T ;
  logic _0234__R ;
  logic _0234__C ;
  logic _0234__X ;
  logic [13:0] _0234__S ;
  logic _0235_;
  logic _0235__T ;
  logic _0235__R ;
  logic _0235__C ;
  logic _0235__X ;
  logic [13:0] _0235__S ;
  logic _0236_;
  logic _0236__T ;
  logic _0236__R ;
  logic _0236__C ;
  logic _0236__X ;
  logic [13:0] _0236__S ;
  logic _0237_;
  logic _0237__T ;
  logic _0237__R ;
  logic _0237__C ;
  logic _0237__X ;
  logic [13:0] _0237__S ;
  logic _0238_;
  logic _0238__T ;
  logic _0238__R ;
  logic _0238__C ;
  logic _0238__X ;
  logic [13:0] _0238__S ;
  logic _0239_;
  logic _0239__T ;
  logic _0239__R ;
  logic _0239__C ;
  logic _0239__X ;
  logic [13:0] _0239__S ;
  logic _0240_;
  logic _0240__T ;
  logic _0240__R ;
  logic _0240__C ;
  logic _0240__X ;
  logic [13:0] _0240__S ;
  logic _0241_;
  logic _0241__T ;
  logic _0241__R ;
  logic _0241__C ;
  logic _0241__X ;
  logic [13:0] _0241__S ;
  logic _0242_;
  logic _0242__T ;
  logic _0242__R ;
  logic _0242__C ;
  logic _0242__X ;
  logic [13:0] _0242__S ;
  logic _0243_;
  logic _0243__T ;
  logic _0243__R ;
  logic _0243__C ;
  logic _0243__X ;
  logic [13:0] _0243__S ;
  logic _0244_;
  logic _0244__T ;
  logic _0244__R ;
  logic _0244__C ;
  logic _0244__X ;
  logic [13:0] _0244__S ;
  logic _0245_;
  logic _0245__T ;
  logic _0245__R ;
  logic _0245__C ;
  logic _0245__X ;
  logic [13:0] _0245__S ;
  logic _0246_;
  logic _0246__T ;
  logic _0246__R ;
  logic _0246__C ;
  logic _0246__X ;
  logic [13:0] _0246__S ;
  logic _0247_;
  logic _0247__T ;
  logic _0247__R ;
  logic _0247__C ;
  logic _0247__X ;
  logic [13:0] _0247__S ;
  logic _0248_;
  logic _0248__T ;
  logic _0248__R ;
  logic _0248__C ;
  logic _0248__X ;
  logic [13:0] _0248__S ;
  logic _0249_;
  logic _0249__T ;
  logic _0249__R ;
  logic _0249__C ;
  logic _0249__X ;
  logic [13:0] _0249__S ;
  logic _0250_;
  logic _0250__T ;
  logic _0250__R ;
  logic _0250__C ;
  logic _0250__X ;
  logic [13:0] _0250__S ;
  logic _0251_;
  logic _0251__T ;
  logic _0251__R ;
  logic _0251__C ;
  logic _0251__X ;
  logic [13:0] _0251__S ;
  logic _0252_;
  logic _0252__T ;
  logic _0252__R ;
  logic _0252__C ;
  logic _0252__X ;
  logic [13:0] _0252__S ;
  logic _0253_;
  logic _0253__T ;
  logic _0253__R ;
  logic _0253__C ;
  logic _0253__X ;
  logic [13:0] _0253__S ;
  logic _0254_;
  logic _0254__T ;
  logic _0254__R ;
  logic _0254__C ;
  logic _0254__X ;
  logic [13:0] _0254__S ;
  logic _0255_;
  logic _0255__T ;
  logic _0255__R ;
  logic _0255__C ;
  logic _0255__X ;
  logic [13:0] _0255__S ;
  logic _0256_;
  logic _0256__T ;
  logic _0256__R ;
  logic _0256__C ;
  logic _0256__X ;
  logic [13:0] _0256__S ;
  logic [5:0] _0257_;
  logic [5:0] _0257__T ;
  logic [5:0] _0257__R ;
  logic [5:0] _0257__C ;
  logic [5:0] _0257__X ;
  logic [13:0] _0257__S ;
  logic _0258_;
  logic _0258__T ;
  logic _0258__R ;
  logic _0258__C ;
  logic _0258__X ;
  logic [13:0] _0258__S ;
  logic _0259_;
  logic _0259__T ;
  logic _0259__R ;
  logic _0259__C ;
  logic _0259__X ;
  logic [13:0] _0259__S ;
  logic _0260_;
  logic _0260__T ;
  logic _0260__R ;
  logic _0260__C ;
  logic _0260__X ;
  logic [13:0] _0260__S ;
  logic _0261_;
  logic _0261__T ;
  logic _0261__R ;
  logic _0261__C ;
  logic _0261__X ;
  logic [13:0] _0261__S ;
  logic _0262_;
  logic _0262__T ;
  logic _0262__R ;
  logic _0262__C ;
  logic _0262__X ;
  logic [13:0] _0262__S ;
  logic _0263_;
  logic _0263__T ;
  logic _0263__R ;
  logic _0263__C ;
  logic _0263__X ;
  logic [13:0] _0263__S ;
  logic _0264_;
  logic _0264__T ;
  logic _0264__R ;
  logic _0264__C ;
  logic _0264__X ;
  logic [13:0] _0264__S ;
  logic _0265_;
  logic _0265__T ;
  logic _0265__R ;
  logic _0265__C ;
  logic _0265__X ;
  logic [13:0] _0265__S ;
  logic _0266_;
  logic _0266__T ;
  logic _0266__R ;
  logic _0266__C ;
  logic _0266__X ;
  logic [13:0] _0266__S ;
  logic _0267_;
  logic _0267__T ;
  logic _0267__R ;
  logic _0267__C ;
  logic _0267__X ;
  logic [13:0] _0267__S ;
  logic _0268_;
  logic _0268__T ;
  logic _0268__R ;
  logic _0268__C ;
  logic _0268__X ;
  logic [13:0] _0268__S ;
  logic _0269_;
  logic _0269__T ;
  logic _0269__R ;
  logic _0269__C ;
  logic _0269__X ;
  logic [13:0] _0269__S ;
  logic _0270_;
  logic _0270__T ;
  logic _0270__R ;
  logic _0270__C ;
  logic _0270__X ;
  logic [13:0] _0270__S ;
  logic _0271_;
  logic _0271__T ;
  logic _0271__R ;
  logic _0271__C ;
  logic _0271__X ;
  logic [13:0] _0271__S ;
  logic _0272_;
  logic _0272__T ;
  logic _0272__R ;
  logic _0272__C ;
  logic _0272__X ;
  logic [13:0] _0272__S ;
  logic _0273_;
  logic _0273__T ;
  logic _0273__R ;
  logic _0273__C ;
  logic _0273__X ;
  logic [13:0] _0273__S ;
  logic _0274_;
  logic _0274__T ;
  logic _0274__R ;
  logic _0274__C ;
  logic _0274__X ;
  logic [13:0] _0274__S ;
  logic _0275_;
  logic _0275__T ;
  logic _0275__R ;
  logic _0275__C ;
  logic _0275__X ;
  logic [13:0] _0275__S ;
  logic _0276_;
  logic _0276__T ;
  logic _0276__R ;
  logic _0276__C ;
  logic _0276__X ;
  logic [13:0] _0276__S ;
  logic _0277_;
  logic _0277__T ;
  logic _0277__R ;
  logic _0277__C ;
  logic _0277__X ;
  logic [13:0] _0277__S ;
  logic _0278_;
  logic _0278__T ;
  logic _0278__R ;
  logic _0278__C ;
  logic _0278__X ;
  logic [13:0] _0278__S ;
  logic _0279_;
  logic _0279__T ;
  logic _0279__R ;
  logic _0279__C ;
  logic _0279__X ;
  logic [13:0] _0279__S ;
  logic _0280_;
  logic _0280__T ;
  logic _0280__R ;
  logic _0280__C ;
  logic _0280__X ;
  logic [13:0] _0280__S ;
  logic _0281_;
  logic _0281__T ;
  logic _0281__R ;
  logic _0281__C ;
  logic _0281__X ;
  logic [13:0] _0281__S ;
  logic _0282_;
  logic _0282__T ;
  logic _0282__R ;
  logic _0282__C ;
  logic _0282__X ;
  logic [13:0] _0282__S ;
  logic _0283_;
  logic _0283__T ;
  logic _0283__R ;
  logic _0283__C ;
  logic _0283__X ;
  logic [13:0] _0283__S ;
  logic _0284_;
  logic _0284__T ;
  logic _0284__R ;
  logic _0284__C ;
  logic _0284__X ;
  logic [13:0] _0284__S ;
  logic _0285_;
  logic _0285__T ;
  logic _0285__R ;
  logic _0285__C ;
  logic _0285__X ;
  logic [13:0] _0285__S ;
  logic _0286_;
  logic _0286__T ;
  logic _0286__R ;
  logic _0286__C ;
  logic _0286__X ;
  logic [13:0] _0286__S ;
  logic _0287_;
  logic _0287__T ;
  logic _0287__R ;
  logic _0287__C ;
  logic _0287__X ;
  logic [13:0] _0287__S ;
  logic _0288_;
  logic _0288__T ;
  logic _0288__R ;
  logic _0288__C ;
  logic _0288__X ;
  logic [13:0] _0288__S ;
  logic _0289_;
  logic _0289__T ;
  logic _0289__R ;
  logic _0289__C ;
  logic _0289__X ;
  logic [13:0] _0289__S ;
  logic _0290_;
  logic _0290__T ;
  logic _0290__R ;
  logic _0290__C ;
  logic _0290__X ;
  logic [13:0] _0290__S ;
  logic _0291_;
  logic _0291__T ;
  logic _0291__R ;
  logic _0291__C ;
  logic _0291__X ;
  logic [13:0] _0291__S ;
  logic _0292_;
  logic _0292__T ;
  logic _0292__R ;
  logic _0292__C ;
  logic _0292__X ;
  logic [13:0] _0292__S ;
  logic _0293_;
  logic _0293__T ;
  logic _0293__R ;
  logic _0293__C ;
  logic _0293__X ;
  logic [13:0] _0293__S ;
  logic [5:0] _0294_;
  logic [5:0] _0294__T ;
  logic [5:0] _0294__R ;
  logic [5:0] _0294__C ;
  logic [5:0] _0294__X ;
  logic [13:0] _0294__S ;
  logic _0295_;
  logic _0295__T ;
  logic _0295__R ;
  logic _0295__C ;
  logic _0295__X ;
  logic [13:0] _0295__S ;
  logic _0296_;
  logic _0296__T ;
  logic _0296__R ;
  logic _0296__C ;
  logic _0296__X ;
  logic [13:0] _0296__S ;
  logic _0297_;
  logic _0297__T ;
  logic _0297__R ;
  logic _0297__C ;
  logic _0297__X ;
  logic [13:0] _0297__S ;
  logic _0298_;
  logic _0298__T ;
  logic _0298__R ;
  logic _0298__C ;
  logic _0298__X ;
  logic [13:0] _0298__S ;
  logic _0299_;
  logic _0299__T ;
  logic _0299__R ;
  logic _0299__C ;
  logic _0299__X ;
  logic [13:0] _0299__S ;
  logic _0300_;
  logic _0300__T ;
  logic _0300__R ;
  logic _0300__C ;
  logic _0300__X ;
  logic [13:0] _0300__S ;
  logic _0301_;
  logic _0301__T ;
  logic _0301__R ;
  logic _0301__C ;
  logic _0301__X ;
  logic [13:0] _0301__S ;
  logic _0302_;
  logic _0302__T ;
  logic _0302__R ;
  logic _0302__C ;
  logic _0302__X ;
  logic [13:0] _0302__S ;
  logic _0303_;
  logic _0303__T ;
  logic _0303__R ;
  logic _0303__C ;
  logic _0303__X ;
  logic [13:0] _0303__S ;
  logic _0304_;
  logic _0304__T ;
  logic _0304__R ;
  logic _0304__C ;
  logic _0304__X ;
  logic [13:0] _0304__S ;
  logic _0305_;
  logic _0305__T ;
  logic _0305__R ;
  logic _0305__C ;
  logic _0305__X ;
  logic [13:0] _0305__S ;
  logic _0306_;
  logic _0306__T ;
  logic _0306__R ;
  logic _0306__C ;
  logic _0306__X ;
  logic [13:0] _0306__S ;
  logic _0307_;
  logic _0307__T ;
  logic _0307__R ;
  logic _0307__C ;
  logic _0307__X ;
  logic [13:0] _0307__S ;
  logic _0308_;
  logic _0308__T ;
  logic _0308__R ;
  logic _0308__C ;
  logic _0308__X ;
  logic [13:0] _0308__S ;
  logic _0309_;
  logic _0309__T ;
  logic _0309__R ;
  logic _0309__C ;
  logic _0309__X ;
  logic [13:0] _0309__S ;
  logic _0310_;
  logic _0310__T ;
  logic _0310__R ;
  logic _0310__C ;
  logic _0310__X ;
  logic [13:0] _0310__S ;
  logic _0311_;
  logic _0311__T ;
  logic _0311__R ;
  logic _0311__C ;
  logic _0311__X ;
  logic [13:0] _0311__S ;
  logic _0312_;
  logic _0312__T ;
  logic _0312__R ;
  logic _0312__C ;
  logic _0312__X ;
  logic [13:0] _0312__S ;
  logic _0313_;
  logic _0313__T ;
  logic _0313__R ;
  logic _0313__C ;
  logic _0313__X ;
  logic [13:0] _0313__S ;
  logic _0314_;
  logic _0314__T ;
  logic _0314__R ;
  logic _0314__C ;
  logic _0314__X ;
  logic [13:0] _0314__S ;
  logic _0315_;
  logic _0315__T ;
  logic _0315__R ;
  logic _0315__C ;
  logic _0315__X ;
  logic [13:0] _0315__S ;
  logic _0316_;
  logic _0316__T ;
  logic _0316__R ;
  logic _0316__C ;
  logic _0316__X ;
  logic [13:0] _0316__S ;
  logic _0317_;
  logic _0317__T ;
  logic _0317__R ;
  logic _0317__C ;
  logic _0317__X ;
  logic [13:0] _0317__S ;
  logic _0318_;
  logic _0318__T ;
  logic _0318__R ;
  logic _0318__C ;
  logic _0318__X ;
  logic [13:0] _0318__S ;
  logic _0319_;
  logic _0319__T ;
  logic _0319__R ;
  logic _0319__C ;
  logic _0319__X ;
  logic [13:0] _0319__S ;
  logic _0320_;
  logic _0320__T ;
  logic _0320__R ;
  logic _0320__C ;
  logic _0320__X ;
  logic [13:0] _0320__S ;
  logic _0321_;
  logic _0321__T ;
  logic _0321__R ;
  logic _0321__C ;
  logic _0321__X ;
  logic [13:0] _0321__S ;
  logic _0322_;
  logic _0322__T ;
  logic _0322__R ;
  logic _0322__C ;
  logic _0322__X ;
  logic [13:0] _0322__S ;
  logic _0323_;
  logic _0323__T ;
  logic _0323__R ;
  logic _0323__C ;
  logic _0323__X ;
  logic [13:0] _0323__S ;
  logic _0324_;
  logic _0324__T ;
  logic _0324__R ;
  logic _0324__C ;
  logic _0324__X ;
  logic [13:0] _0324__S ;
  logic _0325_;
  logic _0325__T ;
  logic _0325__R ;
  logic _0325__C ;
  logic _0325__X ;
  logic [13:0] _0325__S ;
  logic _0326_;
  logic _0326__T ;
  logic _0326__R ;
  logic _0326__C ;
  logic _0326__X ;
  logic [13:0] _0326__S ;
  logic _0327_;
  logic _0327__T ;
  logic _0327__R ;
  logic _0327__C ;
  logic _0327__X ;
  logic [13:0] _0327__S ;
  logic _0328_;
  logic _0328__T ;
  logic _0328__R ;
  logic _0328__C ;
  logic _0328__X ;
  logic [13:0] _0328__S ;
  logic _0329_;
  logic _0329__T ;
  logic _0329__R ;
  logic _0329__C ;
  logic _0329__X ;
  logic [13:0] _0329__S ;
  logic _0330_;
  logic _0330__T ;
  logic _0330__R ;
  logic _0330__C ;
  logic _0330__X ;
  logic [13:0] _0330__S ;
  logic _0331_;
  logic _0331__T ;
  logic _0331__R ;
  logic _0331__C ;
  logic _0331__X ;
  logic [13:0] _0331__S ;
  logic _0332_;
  logic _0332__T ;
  logic _0332__R ;
  logic _0332__C ;
  logic _0332__X ;
  logic [13:0] _0332__S ;
  logic _0333_;
  logic _0333__T ;
  logic _0333__R ;
  logic _0333__C ;
  logic _0333__X ;
  logic [13:0] _0333__S ;
  logic _0334_;
  logic _0334__T ;
  logic _0334__R ;
  logic _0334__C ;
  logic _0334__X ;
  logic [13:0] _0334__S ;
  logic _0335_;
  logic _0335__T ;
  logic _0335__R ;
  logic _0335__C ;
  logic _0335__X ;
  logic [13:0] _0335__S ;
  logic _0336_;
  logic _0336__T ;
  logic _0336__R ;
  logic _0336__C ;
  logic _0336__X ;
  logic [13:0] _0336__S ;
  logic _0337_;
  logic _0337__T ;
  logic _0337__R ;
  logic _0337__C ;
  logic _0337__X ;
  logic [13:0] _0337__S ;
  logic _0338_;
  logic _0338__T ;
  logic _0338__R ;
  logic _0338__C ;
  logic _0338__X ;
  logic [13:0] _0338__S ;
  logic _0339_;
  logic _0339__T ;
  logic _0339__R ;
  logic _0339__C ;
  logic _0339__X ;
  logic [13:0] _0339__S ;
  logic _0340_;
  logic _0340__T ;
  logic _0340__R ;
  logic _0340__C ;
  logic _0340__X ;
  logic [13:0] _0340__S ;
  logic _0341_;
  logic _0341__T ;
  logic _0341__R ;
  logic _0341__C ;
  logic _0341__X ;
  logic [13:0] _0341__S ;
  logic _0342_;
  logic _0342__T ;
  logic _0342__R ;
  logic _0342__C ;
  logic _0342__X ;
  logic [13:0] _0342__S ;
  logic _0343_;
  logic _0343__T ;
  logic _0343__R ;
  logic _0343__C ;
  logic _0343__X ;
  logic [13:0] _0343__S ;
  logic _0344_;
  logic _0344__T ;
  logic _0344__R ;
  logic _0344__C ;
  logic _0344__X ;
  logic [13:0] _0344__S ;
  logic _0345_;
  logic _0345__T ;
  logic _0345__R ;
  logic _0345__C ;
  logic _0345__X ;
  logic [13:0] _0345__S ;
  logic _0346_;
  logic _0346__T ;
  logic _0346__R ;
  logic _0346__C ;
  logic _0346__X ;
  logic [13:0] _0346__S ;
  logic _0347_;
  logic _0347__T ;
  logic _0347__R ;
  logic _0347__C ;
  logic _0347__X ;
  logic [13:0] _0347__S ;
  logic _0348_;
  logic _0348__T ;
  logic _0348__R ;
  logic _0348__C ;
  logic _0348__X ;
  logic [13:0] _0348__S ;
  logic _0349_;
  logic _0349__T ;
  logic _0349__R ;
  logic _0349__C ;
  logic _0349__X ;
  logic [13:0] _0349__S ;
  logic _0350_;
  logic _0350__T ;
  logic _0350__R ;
  logic _0350__C ;
  logic _0350__X ;
  logic [13:0] _0350__S ;
  logic _0351_;
  logic _0351__T ;
  logic _0351__R ;
  logic _0351__C ;
  logic _0351__X ;
  logic [13:0] _0351__S ;
  logic _0352_;
  logic _0352__T ;
  logic _0352__R ;
  logic _0352__C ;
  logic _0352__X ;
  logic [13:0] _0352__S ;
  logic _0353_;
  logic _0353__T ;
  logic _0353__R ;
  logic _0353__C ;
  logic _0353__X ;
  logic [13:0] _0353__S ;
  logic _0354_;
  logic _0354__T ;
  logic _0354__R ;
  logic _0354__C ;
  logic _0354__X ;
  logic [13:0] _0354__S ;
  logic _0355_;
  logic _0355__T ;
  logic _0355__R ;
  logic _0355__C ;
  logic _0355__X ;
  logic [13:0] _0355__S ;
  logic _0356_;
  logic _0356__T ;
  logic _0356__R ;
  logic _0356__C ;
  logic _0356__X ;
  logic [13:0] _0356__S ;
  logic _0357_;
  logic _0357__T ;
  logic _0357__R ;
  logic _0357__C ;
  logic _0357__X ;
  logic [13:0] _0357__S ;
  logic _0358_;
  logic _0358__T ;
  logic _0358__R ;
  logic _0358__C ;
  logic _0358__X ;
  logic [13:0] _0358__S ;
  logic _0359_;
  logic _0359__T ;
  logic _0359__R ;
  logic _0359__C ;
  logic _0359__X ;
  logic [13:0] _0359__S ;
  logic _0360_;
  logic _0360__T ;
  logic _0360__R ;
  logic _0360__C ;
  logic _0360__X ;
  logic [13:0] _0360__S ;
  logic _0361_;
  logic _0361__T ;
  logic _0361__R ;
  logic _0361__C ;
  logic _0361__X ;
  logic [13:0] _0361__S ;
  logic _0362_;
  logic _0362__T ;
  logic _0362__R ;
  logic _0362__C ;
  logic _0362__X ;
  logic [13:0] _0362__S ;
  logic _0363_;
  logic _0363__T ;
  logic _0363__R ;
  logic _0363__C ;
  logic _0363__X ;
  logic [13:0] _0363__S ;
  logic _0364_;
  logic _0364__T ;
  logic _0364__R ;
  logic _0364__C ;
  logic _0364__X ;
  logic [13:0] _0364__S ;
  logic _0365_;
  logic _0365__T ;
  logic _0365__R ;
  logic _0365__C ;
  logic _0365__X ;
  logic [13:0] _0365__S ;
  logic _0366_;
  logic _0366__T ;
  logic _0366__R ;
  logic _0366__C ;
  logic _0366__X ;
  logic [13:0] _0366__S ;
  logic _0367_;
  logic _0367__T ;
  logic _0367__R ;
  logic _0367__C ;
  logic _0367__X ;
  logic [13:0] _0367__S ;
  logic _0368_;
  logic _0368__T ;
  logic _0368__R ;
  logic _0368__C ;
  logic _0368__X ;
  logic [13:0] _0368__S ;
  logic _0369_;
  logic _0369__T ;
  logic _0369__R ;
  logic _0369__C ;
  logic _0369__X ;
  logic [13:0] _0369__S ;
  logic _0370_;
  logic _0370__T ;
  logic _0370__R ;
  logic _0370__C ;
  logic _0370__X ;
  logic [13:0] _0370__S ;
  logic _0371_;
  logic _0371__T ;
  logic _0371__R ;
  logic _0371__C ;
  logic _0371__X ;
  logic [13:0] _0371__S ;
  logic _0372_;
  logic _0372__T ;
  logic _0372__R ;
  logic _0372__C ;
  logic _0372__X ;
  logic [13:0] _0372__S ;
  logic _0373_;
  logic _0373__T ;
  logic _0373__R ;
  logic _0373__C ;
  logic _0373__X ;
  logic [13:0] _0373__S ;
  logic _0374_;
  logic _0374__T ;
  logic _0374__R ;
  logic _0374__C ;
  logic _0374__X ;
  logic [13:0] _0374__S ;
  logic _0375_;
  logic _0375__T ;
  logic _0375__R ;
  logic _0375__C ;
  logic _0375__X ;
  logic [13:0] _0375__S ;
  logic _0376_;
  logic _0376__T ;
  logic _0376__R ;
  logic _0376__C ;
  logic _0376__X ;
  logic [13:0] _0376__S ;
  logic _0377_;
  logic _0377__T ;
  logic _0377__R ;
  logic _0377__C ;
  logic _0377__X ;
  logic [13:0] _0377__S ;
  logic _0378_;
  logic _0378__T ;
  logic _0378__R ;
  logic _0378__C ;
  logic _0378__X ;
  logic [13:0] _0378__S ;
  logic _0379_;
  logic _0379__T ;
  logic _0379__R ;
  logic _0379__C ;
  logic _0379__X ;
  logic [13:0] _0379__S ;
  logic _0380_;
  logic _0380__T ;
  logic _0380__R ;
  logic _0380__C ;
  logic _0380__X ;
  logic [13:0] _0380__S ;
  logic _0381_;
  logic _0381__T ;
  logic _0381__R ;
  logic _0381__C ;
  logic _0381__X ;
  logic [13:0] _0381__S ;
  logic _0382_;
  logic _0382__T ;
  logic _0382__R ;
  logic _0382__C ;
  logic _0382__X ;
  logic [13:0] _0382__S ;
  logic _0383_;
  logic _0383__T ;
  logic _0383__R ;
  logic _0383__C ;
  logic _0383__X ;
  logic [13:0] _0383__S ;
  logic _0384_;
  logic _0384__T ;
  logic _0384__R ;
  logic _0384__C ;
  logic _0384__X ;
  logic [13:0] _0384__S ;
  logic _0385_;
  logic _0385__T ;
  logic _0385__R ;
  logic _0385__C ;
  logic _0385__X ;
  logic [13:0] _0385__S ;
  logic _0386_;
  logic _0386__T ;
  logic _0386__R ;
  logic _0386__C ;
  logic _0386__X ;
  logic [13:0] _0386__S ;
  logic _0387_;
  logic _0387__T ;
  logic _0387__R ;
  logic _0387__C ;
  logic _0387__X ;
  logic [13:0] _0387__S ;
  logic _0388_;
  logic _0388__T ;
  logic _0388__R ;
  logic _0388__C ;
  logic _0388__X ;
  logic [13:0] _0388__S ;
  logic _0389_;
  logic _0389__T ;
  logic _0389__R ;
  logic _0389__C ;
  logic _0389__X ;
  logic [13:0] _0389__S ;
  logic _0390_;
  logic _0390__T ;
  logic _0390__R ;
  logic _0390__C ;
  logic _0390__X ;
  logic [13:0] _0390__S ;
  logic _0391_;
  logic _0391__T ;
  logic _0391__R ;
  logic _0391__C ;
  logic _0391__X ;
  logic [13:0] _0391__S ;
  logic _0392_;
  logic _0392__T ;
  logic _0392__R ;
  logic _0392__C ;
  logic _0392__X ;
  logic [13:0] _0392__S ;
  logic _0393_;
  logic _0393__T ;
  logic _0393__R ;
  logic _0393__C ;
  logic _0393__X ;
  logic [13:0] _0393__S ;
  logic _0394_;
  logic _0394__T ;
  logic _0394__R ;
  logic _0394__C ;
  logic _0394__X ;
  logic [13:0] _0394__S ;
  logic _0395_;
  logic _0395__T ;
  logic _0395__R ;
  logic _0395__C ;
  logic _0395__X ;
  logic [13:0] _0395__S ;
  logic _0396_;
  logic _0396__T ;
  logic _0396__R ;
  logic _0396__C ;
  logic _0396__X ;
  logic [13:0] _0396__S ;
  logic _0397_;
  logic _0397__T ;
  logic _0397__R ;
  logic _0397__C ;
  logic _0397__X ;
  logic [13:0] _0397__S ;
  logic _0398_;
  logic _0398__T ;
  logic _0398__R ;
  logic _0398__C ;
  logic _0398__X ;
  logic [13:0] _0398__S ;
  logic _0399_;
  logic _0399__T ;
  logic _0399__R ;
  logic _0399__C ;
  logic _0399__X ;
  logic [13:0] _0399__S ;
  logic _0400_;
  logic _0400__T ;
  logic _0400__R ;
  logic _0400__C ;
  logic _0400__X ;
  logic [13:0] _0400__S ;
  logic _0401_;
  logic _0401__T ;
  logic _0401__R ;
  logic _0401__C ;
  logic _0401__X ;
  logic [13:0] _0401__S ;
  logic _0402_;
  logic _0402__T ;
  logic _0402__R ;
  logic _0402__C ;
  logic _0402__X ;
  logic [13:0] _0402__S ;
  logic _0403_;
  logic _0403__T ;
  logic _0403__R ;
  logic _0403__C ;
  logic _0403__X ;
  logic [13:0] _0403__S ;
  logic _0404_;
  logic _0404__T ;
  logic _0404__R ;
  logic _0404__C ;
  logic _0404__X ;
  logic [13:0] _0404__S ;
  logic _0405_;
  logic _0405__T ;
  logic _0405__R ;
  logic _0405__C ;
  logic _0405__X ;
  logic [13:0] _0405__S ;
  logic _0406_;
  logic _0406__T ;
  logic _0406__R ;
  logic _0406__C ;
  logic _0406__X ;
  logic [13:0] _0406__S ;
  logic _0407_;
  logic _0407__T ;
  logic _0407__R ;
  logic _0407__C ;
  logic _0407__X ;
  logic [13:0] _0407__S ;
  logic _0408_;
  logic _0408__T ;
  logic _0408__R ;
  logic _0408__C ;
  logic _0408__X ;
  logic [13:0] _0408__S ;
  logic _0409_;
  logic _0409__T ;
  logic _0409__R ;
  logic _0409__C ;
  logic _0409__X ;
  logic [13:0] _0409__S ;
  logic _0410_;
  logic _0410__T ;
  logic _0410__R ;
  logic _0410__C ;
  logic _0410__X ;
  logic [13:0] _0410__S ;
  logic _0411_;
  logic _0411__T ;
  logic _0411__R ;
  logic _0411__C ;
  logic _0411__X ;
  logic [13:0] _0411__S ;
  logic _0412_;
  logic _0412__T ;
  logic _0412__R ;
  logic _0412__C ;
  logic _0412__X ;
  logic [13:0] _0412__S ;
  logic _0413_;
  logic _0413__T ;
  logic _0413__R ;
  logic _0413__C ;
  logic _0413__X ;
  logic [13:0] _0413__S ;
  logic _0414_;
  logic _0414__T ;
  logic _0414__R ;
  logic _0414__C ;
  logic _0414__X ;
  logic [13:0] _0414__S ;
  logic _0415_;
  logic _0415__T ;
  logic _0415__R ;
  logic _0415__C ;
  logic _0415__X ;
  logic [13:0] _0415__S ;
  logic _0416_;
  logic _0416__T ;
  logic _0416__R ;
  logic _0416__C ;
  logic _0416__X ;
  logic [13:0] _0416__S ;
  logic _0417_;
  logic _0417__T ;
  logic _0417__R ;
  logic _0417__C ;
  logic _0417__X ;
  logic [13:0] _0417__S ;
  logic _0418_;
  logic _0418__T ;
  logic _0418__R ;
  logic _0418__C ;
  logic _0418__X ;
  logic [13:0] _0418__S ;
  logic _0419_;
  logic _0419__T ;
  logic _0419__R ;
  logic _0419__C ;
  logic _0419__X ;
  logic [13:0] _0419__S ;
  logic _0420_;
  logic _0420__T ;
  logic _0420__R ;
  logic _0420__C ;
  logic _0420__X ;
  logic [13:0] _0420__S ;
  logic _0421_;
  logic _0421__T ;
  logic _0421__R ;
  logic _0421__C ;
  logic _0421__X ;
  logic [13:0] _0421__S ;
  logic _0422_;
  logic _0422__T ;
  logic _0422__R ;
  logic _0422__C ;
  logic _0422__X ;
  logic [13:0] _0422__S ;
  logic _0423_;
  logic _0423__T ;
  logic _0423__R ;
  logic _0423__C ;
  logic _0423__X ;
  logic [13:0] _0423__S ;
  logic _0424_;
  logic _0424__T ;
  logic _0424__R ;
  logic _0424__C ;
  logic _0424__X ;
  logic [13:0] _0424__S ;
  logic _0425_;
  logic _0425__T ;
  logic _0425__R ;
  logic _0425__C ;
  logic _0425__X ;
  logic [13:0] _0425__S ;
  logic _0426_;
  logic _0426__T ;
  logic _0426__R ;
  logic _0426__C ;
  logic _0426__X ;
  logic [13:0] _0426__S ;
  logic _0427_;
  logic _0427__T ;
  logic _0427__R ;
  logic _0427__C ;
  logic _0427__X ;
  logic [13:0] _0427__S ;
  logic _0428_;
  logic _0428__T ;
  logic _0428__R ;
  logic _0428__C ;
  logic _0428__X ;
  logic [13:0] _0428__S ;
  logic _0429_;
  logic _0429__T ;
  logic _0429__R ;
  logic _0429__C ;
  logic _0429__X ;
  logic [13:0] _0429__S ;
  logic _0430_;
  logic _0430__T ;
  logic _0430__R ;
  logic _0430__C ;
  logic _0430__X ;
  logic [13:0] _0430__S ;
  logic _0431_;
  logic _0431__T ;
  logic _0431__R ;
  logic _0431__C ;
  logic _0431__X ;
  logic [13:0] _0431__S ;
  logic _0432_;
  logic _0432__T ;
  logic _0432__R ;
  logic _0432__C ;
  logic _0432__X ;
  logic [13:0] _0432__S ;
  logic _0433_;
  logic _0433__T ;
  logic _0433__R ;
  logic _0433__C ;
  logic _0433__X ;
  logic [13:0] _0433__S ;
  logic _0434_;
  logic _0434__T ;
  logic _0434__R ;
  logic _0434__C ;
  logic _0434__X ;
  logic [13:0] _0434__S ;
  logic _0435_;
  logic _0435__T ;
  logic _0435__R ;
  logic _0435__C ;
  logic _0435__X ;
  logic [13:0] _0435__S ;
  logic _0436_;
  logic _0436__T ;
  logic _0436__R ;
  logic _0436__C ;
  logic _0436__X ;
  logic [13:0] _0436__S ;
  logic _0437_;
  logic _0437__T ;
  logic _0437__R ;
  logic _0437__C ;
  logic _0437__X ;
  logic [13:0] _0437__S ;
  logic _0438_;
  logic _0438__T ;
  logic _0438__R ;
  logic _0438__C ;
  logic _0438__X ;
  logic [13:0] _0438__S ;
  logic _0439_;
  logic _0439__T ;
  logic _0439__R ;
  logic _0439__C ;
  logic _0439__X ;
  logic [13:0] _0439__S ;
  logic _0440_;
  logic _0440__T ;
  logic _0440__R ;
  logic _0440__C ;
  logic _0440__X ;
  logic [13:0] _0440__S ;
  logic _0441_;
  logic _0441__T ;
  logic _0441__R ;
  logic _0441__C ;
  logic _0441__X ;
  logic [13:0] _0441__S ;
  logic _0442_;
  logic _0442__T ;
  logic _0442__R ;
  logic _0442__C ;
  logic _0442__X ;
  logic [13:0] _0442__S ;
  logic _0443_;
  logic _0443__T ;
  logic _0443__R ;
  logic _0443__C ;
  logic _0443__X ;
  logic [13:0] _0443__S ;
  logic _0444_;
  logic _0444__T ;
  logic _0444__R ;
  logic _0444__C ;
  logic _0444__X ;
  logic [13:0] _0444__S ;
  logic _0445_;
  logic _0445__T ;
  logic _0445__R ;
  logic _0445__C ;
  logic _0445__X ;
  logic [13:0] _0445__S ;
  logic _0446_;
  logic _0446__T ;
  logic _0446__R ;
  logic _0446__C ;
  logic _0446__X ;
  logic [13:0] _0446__S ;
  logic _0447_;
  logic _0447__T ;
  logic _0447__R ;
  logic _0447__C ;
  logic _0447__X ;
  logic [13:0] _0447__S ;
  logic _0448_;
  logic _0448__T ;
  logic _0448__R ;
  logic _0448__C ;
  logic _0448__X ;
  logic [13:0] _0448__S ;
  logic _0449_;
  logic _0449__T ;
  logic _0449__R ;
  logic _0449__C ;
  logic _0449__X ;
  logic [13:0] _0449__S ;
  logic _0450_;
  logic _0450__T ;
  logic _0450__R ;
  logic _0450__C ;
  logic _0450__X ;
  logic [13:0] _0450__S ;
  logic _0451_;
  logic _0451__T ;
  logic _0451__R ;
  logic _0451__C ;
  logic _0451__X ;
  logic [13:0] _0451__S ;
  logic _0452_;
  logic _0452__T ;
  logic _0452__R ;
  logic _0452__C ;
  logic _0452__X ;
  logic [13:0] _0452__S ;
  logic _0453_;
  logic _0453__T ;
  logic _0453__R ;
  logic _0453__C ;
  logic _0453__X ;
  logic [13:0] _0453__S ;
  logic _0454_;
  logic _0454__T ;
  logic _0454__R ;
  logic _0454__C ;
  logic _0454__X ;
  logic [13:0] _0454__S ;
  logic _0455_;
  logic _0455__T ;
  logic _0455__R ;
  logic _0455__C ;
  logic _0455__X ;
  logic [13:0] _0455__S ;
  logic _0456_;
  logic _0456__T ;
  logic _0456__R ;
  logic _0456__C ;
  logic _0456__X ;
  logic [13:0] _0456__S ;
  logic _0457_;
  logic _0457__T ;
  logic _0457__R ;
  logic _0457__C ;
  logic _0457__X ;
  logic [13:0] _0457__S ;
  logic _0458_;
  logic _0458__T ;
  logic _0458__R ;
  logic _0458__C ;
  logic _0458__X ;
  logic [13:0] _0458__S ;
  logic _0459_;
  logic _0459__T ;
  logic _0459__R ;
  logic _0459__C ;
  logic _0459__X ;
  logic [13:0] _0459__S ;
  logic _0460_;
  logic _0460__T ;
  logic _0460__R ;
  logic _0460__C ;
  logic _0460__X ;
  logic [13:0] _0460__S ;
  logic _0461_;
  logic _0461__T ;
  logic _0461__R ;
  logic _0461__C ;
  logic _0461__X ;
  logic [13:0] _0461__S ;
  logic _0462_;
  logic _0462__T ;
  logic _0462__R ;
  logic _0462__C ;
  logic _0462__X ;
  logic [13:0] _0462__S ;
  logic _0463_;
  logic _0463__T ;
  logic _0463__R ;
  logic _0463__C ;
  logic _0463__X ;
  logic [13:0] _0463__S ;
  logic _0464_;
  logic _0464__T ;
  logic _0464__R ;
  logic _0464__C ;
  logic _0464__X ;
  logic [13:0] _0464__S ;
  logic _0465_;
  logic _0465__T ;
  logic _0465__R ;
  logic _0465__C ;
  logic _0465__X ;
  logic [13:0] _0465__S ;
  logic _0466_;
  logic _0466__T ;
  logic _0466__R ;
  logic _0466__C ;
  logic _0466__X ;
  logic [13:0] _0466__S ;
  logic _0467_;
  logic _0467__T ;
  logic _0467__R ;
  logic _0467__C ;
  logic _0467__X ;
  logic [13:0] _0467__S ;
  logic _0468_;
  logic _0468__T ;
  logic _0468__R ;
  logic _0468__C ;
  logic _0468__X ;
  logic [13:0] _0468__S ;
  logic _0469_;
  logic _0469__T ;
  logic _0469__R ;
  logic _0469__C ;
  logic _0469__X ;
  logic [13:0] _0469__S ;
  logic _0470_;
  logic _0470__T ;
  logic _0470__R ;
  logic _0470__C ;
  logic _0470__X ;
  logic [13:0] _0470__S ;
  logic _0471_;
  logic _0471__T ;
  logic _0471__R ;
  logic _0471__C ;
  logic _0471__X ;
  logic [13:0] _0471__S ;
  logic _0472_;
  logic _0472__T ;
  logic _0472__R ;
  logic _0472__C ;
  logic _0472__X ;
  logic [13:0] _0472__S ;
  logic _0473_;
  logic _0473__T ;
  logic _0473__R ;
  logic _0473__C ;
  logic _0473__X ;
  logic [13:0] _0473__S ;
  logic _0474_;
  logic _0474__T ;
  logic _0474__R ;
  logic _0474__C ;
  logic _0474__X ;
  logic [13:0] _0474__S ;
  logic _0475_;
  logic _0475__T ;
  logic _0475__R ;
  logic _0475__C ;
  logic _0475__X ;
  logic [13:0] _0475__S ;
  logic _0476_;
  logic _0476__T ;
  logic _0476__R ;
  logic _0476__C ;
  logic _0476__X ;
  logic [13:0] _0476__S ;
  logic _0477_;
  logic _0477__T ;
  logic _0477__R ;
  logic _0477__C ;
  logic _0477__X ;
  logic [13:0] _0477__S ;
  logic _0478_;
  logic _0478__T ;
  logic _0478__R ;
  logic _0478__C ;
  logic _0478__X ;
  logic [13:0] _0478__S ;
  logic _0479_;
  logic _0479__T ;
  logic _0479__R ;
  logic _0479__C ;
  logic _0479__X ;
  logic [13:0] _0479__S ;
  logic _0480_;
  logic _0480__T ;
  logic _0480__R ;
  logic _0480__C ;
  logic _0480__X ;
  logic [13:0] _0480__S ;
  logic _0481_;
  logic _0481__T ;
  logic _0481__R ;
  logic _0481__C ;
  logic _0481__X ;
  logic [13:0] _0481__S ;
  logic _0482_;
  logic _0482__T ;
  logic _0482__R ;
  logic _0482__C ;
  logic _0482__X ;
  logic [13:0] _0482__S ;
  logic _0483_;
  logic _0483__T ;
  logic _0483__R ;
  logic _0483__C ;
  logic _0483__X ;
  logic [13:0] _0483__S ;
  logic _0484_;
  logic _0484__T ;
  logic _0484__R ;
  logic _0484__C ;
  logic _0484__X ;
  logic [13:0] _0484__S ;
  logic _0485_;
  logic _0485__T ;
  logic _0485__R ;
  logic _0485__C ;
  logic _0485__X ;
  logic [13:0] _0485__S ;
  logic _0486_;
  logic _0486__T ;
  logic _0486__R ;
  logic _0486__C ;
  logic _0486__X ;
  logic [13:0] _0486__S ;
  logic _0487_;
  logic _0487__T ;
  logic _0487__R ;
  logic _0487__C ;
  logic _0487__X ;
  logic [13:0] _0487__S ;
  logic _0488_;
  logic _0488__T ;
  logic _0488__R ;
  logic _0488__C ;
  logic _0488__X ;
  logic [13:0] _0488__S ;
  logic _0489_;
  logic _0489__T ;
  logic _0489__R ;
  logic _0489__C ;
  logic _0489__X ;
  logic [13:0] _0489__S ;
  logic _0490_;
  logic _0490__T ;
  logic _0490__R ;
  logic _0490__C ;
  logic _0490__X ;
  logic [13:0] _0490__S ;
  logic _0491_;
  logic _0491__T ;
  logic _0491__R ;
  logic _0491__C ;
  logic _0491__X ;
  logic [13:0] _0491__S ;
  logic _0492_;
  logic _0492__T ;
  logic _0492__R ;
  logic _0492__C ;
  logic _0492__X ;
  logic [13:0] _0492__S ;
  logic _0493_;
  logic _0493__T ;
  logic _0493__R ;
  logic _0493__C ;
  logic _0493__X ;
  logic [13:0] _0493__S ;
  logic _0494_;
  logic _0494__T ;
  logic _0494__R ;
  logic _0494__C ;
  logic _0494__X ;
  logic [13:0] _0494__S ;
  logic _0495_;
  logic _0495__T ;
  logic _0495__R ;
  logic _0495__C ;
  logic _0495__X ;
  logic [13:0] _0495__S ;
  logic _0496_;
  logic _0496__T ;
  logic _0496__R ;
  logic _0496__C ;
  logic _0496__X ;
  logic [13:0] _0496__S ;
  logic _0497_;
  logic _0497__T ;
  logic _0497__R ;
  logic _0497__C ;
  logic _0497__X ;
  logic [13:0] _0497__S ;
  logic _0498_;
  logic _0498__T ;
  logic _0498__R ;
  logic _0498__C ;
  logic _0498__X ;
  logic [13:0] _0498__S ;
  logic _0499_;
  logic _0499__T ;
  logic _0499__R ;
  logic _0499__C ;
  logic _0499__X ;
  logic [13:0] _0499__S ;
  logic _0500_;
  logic _0500__T ;
  logic _0500__R ;
  logic _0500__C ;
  logic _0500__X ;
  logic [13:0] _0500__S ;
  logic _0501_;
  logic _0501__T ;
  logic _0501__R ;
  logic _0501__C ;
  logic _0501__X ;
  logic [13:0] _0501__S ;
  logic _0502_;
  logic _0502__T ;
  logic _0502__R ;
  logic _0502__C ;
  logic _0502__X ;
  logic [13:0] _0502__S ;
  logic _0503_;
  logic _0503__T ;
  logic _0503__R ;
  logic _0503__C ;
  logic _0503__X ;
  logic [13:0] _0503__S ;
  logic _0504_;
  logic _0504__T ;
  logic _0504__R ;
  logic _0504__C ;
  logic _0504__X ;
  logic [13:0] _0504__S ;
  logic _0505_;
  logic _0505__T ;
  logic _0505__R ;
  logic _0505__C ;
  logic _0505__X ;
  logic [13:0] _0505__S ;
  logic _0506_;
  logic _0506__T ;
  logic _0506__R ;
  logic _0506__C ;
  logic _0506__X ;
  logic [13:0] _0506__S ;
  logic _0507_;
  logic _0507__T ;
  logic _0507__R ;
  logic _0507__C ;
  logic _0507__X ;
  logic [13:0] _0507__S ;
  logic _0508_;
  logic _0508__T ;
  logic _0508__R ;
  logic _0508__C ;
  logic _0508__X ;
  logic [13:0] _0508__S ;
  logic _0509_;
  logic _0509__T ;
  logic _0509__R ;
  logic _0509__C ;
  logic _0509__X ;
  logic [13:0] _0509__S ;
  logic _0510_;
  logic _0510__T ;
  logic _0510__R ;
  logic _0510__C ;
  logic _0510__X ;
  logic [13:0] _0510__S ;
  logic _0511_;
  logic _0511__T ;
  logic _0511__R ;
  logic _0511__C ;
  logic _0511__X ;
  logic [13:0] _0511__S ;
  logic _0512_;
  logic _0512__T ;
  logic _0512__R ;
  logic _0512__C ;
  logic _0512__X ;
  logic [13:0] _0512__S ;
  logic _0513_;
  logic _0513__T ;
  logic _0513__R ;
  logic _0513__C ;
  logic _0513__X ;
  logic [13:0] _0513__S ;
  logic _0514_;
  logic _0514__T ;
  logic _0514__R ;
  logic _0514__C ;
  logic _0514__X ;
  logic [13:0] _0514__S ;
  logic _0515_;
  logic _0515__T ;
  logic _0515__R ;
  logic _0515__C ;
  logic _0515__X ;
  logic [13:0] _0515__S ;
  logic _0516_;
  logic _0516__T ;
  logic _0516__R ;
  logic _0516__C ;
  logic _0516__X ;
  logic [13:0] _0516__S ;
  logic _0517_;
  logic _0517__T ;
  logic _0517__R ;
  logic _0517__C ;
  logic _0517__X ;
  logic [13:0] _0517__S ;
  logic _0518_;
  logic _0518__T ;
  logic _0518__R ;
  logic _0518__C ;
  logic _0518__X ;
  logic [13:0] _0518__S ;
  logic _0519_;
  logic _0519__T ;
  logic _0519__R ;
  logic _0519__C ;
  logic _0519__X ;
  logic [13:0] _0519__S ;
  logic _0520_;
  logic _0520__T ;
  logic _0520__R ;
  logic _0520__C ;
  logic _0520__X ;
  logic [13:0] _0520__S ;
  logic _0521_;
  logic _0521__T ;
  logic _0521__R ;
  logic _0521__C ;
  logic _0521__X ;
  logic [13:0] _0521__S ;
  logic _0522_;
  logic _0522__T ;
  logic _0522__R ;
  logic _0522__C ;
  logic _0522__X ;
  logic [13:0] _0522__S ;
  logic _0523_;
  logic _0523__T ;
  logic _0523__R ;
  logic _0523__C ;
  logic _0523__X ;
  logic [13:0] _0523__S ;
  logic _0524_;
  logic _0524__T ;
  logic _0524__R ;
  logic _0524__C ;
  logic _0524__X ;
  logic [13:0] _0524__S ;
  logic _0525_;
  logic _0525__T ;
  logic _0525__R ;
  logic _0525__C ;
  logic _0525__X ;
  logic [13:0] _0525__S ;
  logic _0526_;
  logic _0526__T ;
  logic _0526__R ;
  logic _0526__C ;
  logic _0526__X ;
  logic [13:0] _0526__S ;
  logic _0527_;
  logic _0527__T ;
  logic _0527__R ;
  logic _0527__C ;
  logic _0527__X ;
  logic [13:0] _0527__S ;
  logic _0528_;
  logic _0528__T ;
  logic _0528__R ;
  logic _0528__C ;
  logic _0528__X ;
  logic [13:0] _0528__S ;
  logic _0529_;
  logic _0529__T ;
  logic _0529__R ;
  logic _0529__C ;
  logic _0529__X ;
  logic [13:0] _0529__S ;
  logic _0530_;
  logic _0530__T ;
  logic _0530__R ;
  logic _0530__C ;
  logic _0530__X ;
  logic [13:0] _0530__S ;
  logic _0531_;
  logic _0531__T ;
  logic _0531__R ;
  logic _0531__C ;
  logic _0531__X ;
  logic [13:0] _0531__S ;
  logic _0532_;
  logic _0532__T ;
  logic _0532__R ;
  logic _0532__C ;
  logic _0532__X ;
  logic [13:0] _0532__S ;
  logic _0533_;
  logic _0533__T ;
  logic _0533__R ;
  logic _0533__C ;
  logic _0533__X ;
  logic [13:0] _0533__S ;
  logic _0534_;
  logic _0534__T ;
  logic _0534__R ;
  logic _0534__C ;
  logic _0534__X ;
  logic [13:0] _0534__S ;
  logic _0535_;
  logic _0535__T ;
  logic _0535__R ;
  logic _0535__C ;
  logic _0535__X ;
  logic [13:0] _0535__S ;
  logic _0536_;
  logic _0536__T ;
  logic _0536__R ;
  logic _0536__C ;
  logic _0536__X ;
  logic [13:0] _0536__S ;
  logic _0537_;
  logic _0537__T ;
  logic _0537__R ;
  logic _0537__C ;
  logic _0537__X ;
  logic [13:0] _0537__S ;
  logic _0538_;
  logic _0538__T ;
  logic _0538__R ;
  logic _0538__C ;
  logic _0538__X ;
  logic [13:0] _0538__S ;
  logic _0539_;
  logic _0539__T ;
  logic _0539__R ;
  logic _0539__C ;
  logic _0539__X ;
  logic [13:0] _0539__S ;
  logic _0540_;
  logic _0540__T ;
  logic _0540__R ;
  logic _0540__C ;
  logic _0540__X ;
  logic [13:0] _0540__S ;
  logic _0541_;
  logic _0541__T ;
  logic _0541__R ;
  logic _0541__C ;
  logic _0541__X ;
  logic [13:0] _0541__S ;
  logic _0542_;
  logic _0542__T ;
  logic _0542__R ;
  logic _0542__C ;
  logic _0542__X ;
  logic [13:0] _0542__S ;
  logic _0543_;
  logic _0543__T ;
  logic _0543__R ;
  logic _0543__C ;
  logic _0543__X ;
  logic [13:0] _0543__S ;
  logic _0544_;
  logic _0544__T ;
  logic _0544__R ;
  logic _0544__C ;
  logic _0544__X ;
  logic [13:0] _0544__S ;
  logic _0545_;
  logic _0545__T ;
  logic _0545__R ;
  logic _0545__C ;
  logic _0545__X ;
  logic [13:0] _0545__S ;
  logic _0546_;
  logic _0546__T ;
  logic _0546__R ;
  logic _0546__C ;
  logic _0546__X ;
  logic [13:0] _0546__S ;
  logic _0547_;
  logic _0547__T ;
  logic _0547__R ;
  logic _0547__C ;
  logic _0547__X ;
  logic [13:0] _0547__S ;
  logic _0548_;
  logic _0548__T ;
  logic _0548__R ;
  logic _0548__C ;
  logic _0548__X ;
  logic [13:0] _0548__S ;
  logic _0549_;
  logic _0549__T ;
  logic _0549__R ;
  logic _0549__C ;
  logic _0549__X ;
  logic [13:0] _0549__S ;
  logic _0550_;
  logic _0550__T ;
  logic _0550__R ;
  logic _0550__C ;
  logic _0550__X ;
  logic [13:0] _0550__S ;
  logic _0551_;
  logic _0551__T ;
  logic _0551__R ;
  logic _0551__C ;
  logic _0551__X ;
  logic [13:0] _0551__S ;
  logic _0552_;
  logic _0552__T ;
  logic _0552__R ;
  logic _0552__C ;
  logic _0552__X ;
  logic [13:0] _0552__S ;
  logic _0553_;
  logic _0553__T ;
  logic _0553__R ;
  logic _0553__C ;
  logic _0553__X ;
  logic [13:0] _0553__S ;
  logic _0554_;
  logic _0554__T ;
  logic _0554__R ;
  logic _0554__C ;
  logic _0554__X ;
  logic [13:0] _0554__S ;
  logic _0555_;
  logic _0555__T ;
  logic _0555__R ;
  logic _0555__C ;
  logic _0555__X ;
  logic [13:0] _0555__S ;
  logic _0556_;
  logic _0556__T ;
  logic _0556__R ;
  logic _0556__C ;
  logic _0556__X ;
  logic [13:0] _0556__S ;
  logic _0557_;
  logic _0557__T ;
  logic _0557__R ;
  logic _0557__C ;
  logic _0557__X ;
  logic [13:0] _0557__S ;
  logic _0558_;
  logic _0558__T ;
  logic _0558__R ;
  logic _0558__C ;
  logic _0558__X ;
  logic [13:0] _0558__S ;
  logic _0559_;
  logic _0559__T ;
  logic _0559__R ;
  logic _0559__C ;
  logic _0559__X ;
  logic [13:0] _0559__S ;
  logic _0560_;
  logic _0560__T ;
  logic _0560__R ;
  logic _0560__C ;
  logic _0560__X ;
  logic [13:0] _0560__S ;
  logic _0561_;
  logic _0561__T ;
  logic _0561__R ;
  logic _0561__C ;
  logic _0561__X ;
  logic [13:0] _0561__S ;
  logic _0562_;
  logic _0562__T ;
  logic _0562__R ;
  logic _0562__C ;
  logic _0562__X ;
  logic [13:0] _0562__S ;
  logic _0563_;
  logic _0563__T ;
  logic _0563__R ;
  logic _0563__C ;
  logic _0563__X ;
  logic [13:0] _0563__S ;
  logic _0564_;
  logic _0564__T ;
  logic _0564__R ;
  logic _0564__C ;
  logic _0564__X ;
  logic [13:0] _0564__S ;
  logic _0565_;
  logic _0565__T ;
  logic _0565__R ;
  logic _0565__C ;
  logic _0565__X ;
  logic [13:0] _0565__S ;
  logic _0566_;
  logic _0566__T ;
  logic _0566__R ;
  logic _0566__C ;
  logic _0566__X ;
  logic [13:0] _0566__S ;
  logic _0567_;
  logic _0567__T ;
  logic _0567__R ;
  logic _0567__C ;
  logic _0567__X ;
  logic [13:0] _0567__S ;
  logic _0568_;
  logic _0568__T ;
  logic _0568__R ;
  logic _0568__C ;
  logic _0568__X ;
  logic [13:0] _0568__S ;
  logic _0569_;
  logic _0569__T ;
  logic _0569__R ;
  logic _0569__C ;
  logic _0569__X ;
  logic [13:0] _0569__S ;
  logic _0570_;
  logic _0570__T ;
  logic _0570__R ;
  logic _0570__C ;
  logic _0570__X ;
  logic [13:0] _0570__S ;
  logic _0571_;
  logic _0571__T ;
  logic _0571__R ;
  logic _0571__C ;
  logic _0571__X ;
  logic [13:0] _0571__S ;
  logic _0572_;
  logic _0572__T ;
  logic _0572__R ;
  logic _0572__C ;
  logic _0572__X ;
  logic [13:0] _0572__S ;
  logic _0573_;
  logic _0573__T ;
  logic _0573__R ;
  logic _0573__C ;
  logic _0573__X ;
  logic [13:0] _0573__S ;
  logic _0574_;
  logic _0574__T ;
  logic _0574__R ;
  logic _0574__C ;
  logic _0574__X ;
  logic [13:0] _0574__S ;
  logic _0575_;
  logic _0575__T ;
  logic _0575__R ;
  logic _0575__C ;
  logic _0575__X ;
  logic [13:0] _0575__S ;
  logic _0576_;
  logic _0576__T ;
  logic _0576__R ;
  logic _0576__C ;
  logic _0576__X ;
  logic [13:0] _0576__S ;
  logic _0577_;
  logic _0577__T ;
  logic _0577__R ;
  logic _0577__C ;
  logic _0577__X ;
  logic [13:0] _0577__S ;
  logic _0578_;
  logic _0578__T ;
  logic _0578__R ;
  logic _0578__C ;
  logic _0578__X ;
  logic [13:0] _0578__S ;
  logic _0579_;
  logic _0579__T ;
  logic _0579__R ;
  logic _0579__C ;
  logic _0579__X ;
  logic [13:0] _0579__S ;
  logic _0580_;
  logic _0580__T ;
  logic _0580__R ;
  logic _0580__C ;
  logic _0580__X ;
  logic [13:0] _0580__S ;
  logic _0581_;
  logic _0581__T ;
  logic _0581__R ;
  logic _0581__C ;
  logic _0581__X ;
  logic [13:0] _0581__S ;
  logic _0582_;
  logic _0582__T ;
  logic _0582__R ;
  logic _0582__C ;
  logic _0582__X ;
  logic [13:0] _0582__S ;
  logic _0583_;
  logic _0583__T ;
  logic _0583__R ;
  logic _0583__C ;
  logic _0583__X ;
  logic [13:0] _0583__S ;
  logic _0584_;
  logic _0584__T ;
  logic _0584__R ;
  logic _0584__C ;
  logic _0584__X ;
  logic [13:0] _0584__S ;
  logic _0585_;
  logic _0585__T ;
  logic _0585__R ;
  logic _0585__C ;
  logic _0585__X ;
  logic [13:0] _0585__S ;
  logic _0586_;
  logic _0586__T ;
  logic _0586__R ;
  logic _0586__C ;
  logic _0586__X ;
  logic [13:0] _0586__S ;
  logic _0587_;
  logic _0587__T ;
  logic _0587__R ;
  logic _0587__C ;
  logic _0587__X ;
  logic [13:0] _0587__S ;
  logic _0588_;
  logic _0588__T ;
  logic _0588__R ;
  logic _0588__C ;
  logic _0588__X ;
  logic [13:0] _0588__S ;
  logic _0589_;
  logic _0589__T ;
  logic _0589__R ;
  logic _0589__C ;
  logic _0589__X ;
  logic [13:0] _0589__S ;
  logic _0590_;
  logic _0590__T ;
  logic _0590__R ;
  logic _0590__C ;
  logic _0590__X ;
  logic [13:0] _0590__S ;
  logic _0591_;
  logic _0591__T ;
  logic _0591__R ;
  logic _0591__C ;
  logic _0591__X ;
  logic [13:0] _0591__S ;
  logic _0592_;
  logic _0592__T ;
  logic _0592__R ;
  logic _0592__C ;
  logic _0592__X ;
  logic [13:0] _0592__S ;
  logic _0593_;
  logic _0593__T ;
  logic _0593__R ;
  logic _0593__C ;
  logic _0593__X ;
  logic [13:0] _0593__S ;
  logic _0594_;
  logic _0594__T ;
  logic _0594__R ;
  logic _0594__C ;
  logic _0594__X ;
  logic [13:0] _0594__S ;
  logic _0595_;
  logic _0595__T ;
  logic _0595__R ;
  logic _0595__C ;
  logic _0595__X ;
  logic [13:0] _0595__S ;
  logic _0596_;
  logic _0596__T ;
  logic _0596__R ;
  logic _0596__C ;
  logic _0596__X ;
  logic [13:0] _0596__S ;
  logic _0597_;
  logic _0597__T ;
  logic _0597__R ;
  logic _0597__C ;
  logic _0597__X ;
  logic [13:0] _0597__S ;
  logic _0598_;
  logic _0598__T ;
  logic _0598__R ;
  logic _0598__C ;
  logic _0598__X ;
  logic [13:0] _0598__S ;
  logic _0599_;
  logic _0599__T ;
  logic _0599__R ;
  logic _0599__C ;
  logic _0599__X ;
  logic [13:0] _0599__S ;
  logic _0600_;
  logic _0600__T ;
  logic _0600__R ;
  logic _0600__C ;
  logic _0600__X ;
  logic [13:0] _0600__S ;
  logic _0601_;
  logic _0601__T ;
  logic _0601__R ;
  logic _0601__C ;
  logic _0601__X ;
  logic [13:0] _0601__S ;
  logic _0602_;
  logic _0602__T ;
  logic _0602__R ;
  logic _0602__C ;
  logic _0602__X ;
  logic [13:0] _0602__S ;
  logic _0603_;
  logic _0603__T ;
  logic _0603__R ;
  logic _0603__C ;
  logic _0603__X ;
  logic [13:0] _0603__S ;
  logic _0604_;
  logic _0604__T ;
  logic _0604__R ;
  logic _0604__C ;
  logic _0604__X ;
  logic [13:0] _0604__S ;
  logic _0605_;
  logic _0605__T ;
  logic _0605__R ;
  logic _0605__C ;
  logic _0605__X ;
  logic [13:0] _0605__S ;
  logic _0606_;
  logic _0606__T ;
  logic _0606__R ;
  logic _0606__C ;
  logic _0606__X ;
  logic [13:0] _0606__S ;
  logic _0607_;
  logic _0607__T ;
  logic _0607__R ;
  logic _0607__C ;
  logic _0607__X ;
  logic [13:0] _0607__S ;
  logic _0608_;
  logic _0608__T ;
  logic _0608__R ;
  logic _0608__C ;
  logic _0608__X ;
  logic [13:0] _0608__S ;
  logic _0609_;
  logic _0609__T ;
  logic _0609__R ;
  logic _0609__C ;
  logic _0609__X ;
  logic [13:0] _0609__S ;
  logic _0610_;
  logic _0610__T ;
  logic _0610__R ;
  logic _0610__C ;
  logic _0610__X ;
  logic [13:0] _0610__S ;
  logic _0611_;
  logic _0611__T ;
  logic _0611__R ;
  logic _0611__C ;
  logic _0611__X ;
  logic [13:0] _0611__S ;
  logic _0612_;
  logic _0612__T ;
  logic _0612__R ;
  logic _0612__C ;
  logic _0612__X ;
  logic [13:0] _0612__S ;
  logic _0613_;
  logic _0613__T ;
  logic _0613__R ;
  logic _0613__C ;
  logic _0613__X ;
  logic [13:0] _0613__S ;
  logic _0614_;
  logic _0614__T ;
  logic _0614__R ;
  logic _0614__C ;
  logic _0614__X ;
  logic [13:0] _0614__S ;
  logic _0615_;
  logic _0615__T ;
  logic _0615__R ;
  logic _0615__C ;
  logic _0615__X ;
  logic [13:0] _0615__S ;
  logic _0616_;
  logic _0616__T ;
  logic _0616__R ;
  logic _0616__C ;
  logic _0616__X ;
  logic [13:0] _0616__S ;
  logic _0617_;
  logic _0617__T ;
  logic _0617__R ;
  logic _0617__C ;
  logic _0617__X ;
  logic [13:0] _0617__S ;
  logic _0618_;
  logic _0618__T ;
  logic _0618__R ;
  logic _0618__C ;
  logic _0618__X ;
  logic [13:0] _0618__S ;
  logic _0619_;
  logic _0619__T ;
  logic _0619__R ;
  logic _0619__C ;
  logic _0619__X ;
  logic [13:0] _0619__S ;
  logic _0620_;
  logic _0620__T ;
  logic _0620__R ;
  logic _0620__C ;
  logic _0620__X ;
  logic [13:0] _0620__S ;
  logic [9:0] _0621_;
  logic [9:0] _0621__T ;
  logic [9:0] _0621__R ;
  logic [9:0] _0621__C ;
  logic [9:0] _0621__X ;
  logic [13:0] _0621__S ;
  logic [9:0] _0622_;
  logic [9:0] _0622__T ;
  logic [9:0] _0622__R ;
  logic [9:0] _0622__C ;
  logic [9:0] _0622__X ;
  logic [13:0] _0622__S ;
  logic [3:0] _0623_;
  logic [3:0] _0623__T ;
  logic [3:0] _0623__R ;
  logic [3:0] _0623__C ;
  logic [3:0] _0623__X ;
  logic [13:0] _0623__S ;
  logic [3:0] _0624_;
  logic [3:0] _0624__T ;
  logic [3:0] _0624__R ;
  logic [3:0] _0624__C ;
  logic [3:0] _0624__X ;
  logic [13:0] _0624__S ;
  logic [5:0] _0625_;
  logic [5:0] _0625__T ;
  logic [5:0] _0625__R ;
  logic [5:0] _0625__C ;
  logic [5:0] _0625__X ;
  logic [13:0] _0625__S ;
  logic [5:0] _0626_;
  logic [5:0] _0626__T ;
  logic [5:0] _0626__R ;
  logic [5:0] _0626__C ;
  logic [5:0] _0626__X ;
  logic [13:0] _0626__S ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_T ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_R ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_C ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_S = 291 ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_T ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_R ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_C ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1_T ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1_R ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1_C ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1_S ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_T ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_S ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_T ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_R ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_C ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_T ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_R ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_C ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_S ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_T ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_T ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_R ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_C ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_S ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_T ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_S = 292 ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_S = 293 ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_S = 294 ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_S = 295 ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_S = 296 ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_T ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_R ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_C ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_S ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_T ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_R ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_C ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1_T ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1_R ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1_C ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1_S ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_S = 297 ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_S = 298 ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_S = 299 ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_S = 300 ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_S = 301 ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_T ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_R ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_C ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_S = 302 ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_S = 303 ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_S = 304 ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_T ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_PREV_VAL1 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_PREV_VAL2 ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X ;
  logic  FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_S ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_t_flag ;
  logic FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_r_flag ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_S = 305 ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_T ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_R ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_C ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_S ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_T ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_R ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_C ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X ;
  logic [13:0] FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_S ;
  logic FpMantDecShiftRight_10U_6U_10U_carry_and_nl;
  logic FpMantDecShiftRight_10U_6U_10U_carry_and_nl_T ;
  logic FpMantDecShiftRight_10U_6U_10U_carry_and_nl_R ;
  logic FpMantDecShiftRight_10U_6U_10U_carry_and_nl_C ;
  logic FpMantDecShiftRight_10U_6U_10U_carry_and_nl_X ;
  logic [13:0] FpMantDecShiftRight_10U_6U_10U_carry_and_nl_S ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_T ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_R ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_C ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_X ;
  logic [13:0] FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_S ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_T ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_R ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_C ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_X ;
  logic [13:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_S ;
  logic FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2;
  logic  FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_T ;
  logic  FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_PREV_VAL1 ;
  logic  FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_PREV_VAL2 ;
  logic  FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_R ;
  logic  FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_X ;
  logic  FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_C ;
  logic [13:0] FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_S ;
  logic FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_t_flag ;
  logic FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_r_flag ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_S = 306 ;
  logic FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse;
  logic FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T ;
  logic FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R ;
  logic FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C ;
  logic FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X ;
  logic [13:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_S ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_T ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_R ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_C ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_X ;
  logic [13:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_S ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2;
  logic [10:0]  FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_T ;
  logic [10:0]  FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_PREV_VAL1 ;
  logic [10:0]  FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_PREV_VAL2 ;
  logic [10:0]  FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_R ;
  logic [10:0]  FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_X ;
  logic [10:0]  FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_C ;
  logic [13:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_S ;
  logic FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_t_flag ;
  logic FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_r_flag ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_S = 307 ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2;
  logic [9:0]  FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_T ;
  logic [9:0]  FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_PREV_VAL1 ;
  logic [9:0]  FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_PREV_VAL2 ;
  logic [9:0]  FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_R ;
  logic [9:0]  FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_X ;
  logic [9:0]  FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_C ;
  logic [13:0] FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_S ;
  logic FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_t_flag ;
  logic FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_r_flag ;
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_S = 308 ;
  logic FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2;
  logic  FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_T ;
  logic  FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_PREV_VAL1 ;
  logic  FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_PREV_VAL2 ;
  logic  FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_R ;
  logic  FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_X ;
  logic  FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_C ;
  logic [13:0] FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_S ;
  logic FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_t_flag ;
  logic FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_r_flag ;
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_S = 309 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_least_mask_sva;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_least_mask_sva_T ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_least_mask_sva_R ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_least_mask_sva_C ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_least_mask_sva_X ;
  logic [13:0] FpMantDecShiftRight_10U_6U_10U_least_mask_sva_S ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_T ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X ;
  logic [13:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_S ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_T ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_R ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_C ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_X ;
  logic [13:0] FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_S ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_T ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_R ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_C ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X ;
  logic [13:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_S ;
  logic [41:0] IntMulExt_26U_16U_42U_1_o_mul_nl;
  logic [41:0] IntMulExt_26U_16U_42U_1_o_mul_nl_T ;
  logic [41:0] IntMulExt_26U_16U_42U_1_o_mul_nl_R ;
  logic [41:0] IntMulExt_26U_16U_42U_1_o_mul_nl_C ;
  logic [41:0] IntMulExt_26U_16U_42U_1_o_mul_nl_X ;
  logic [13:0] IntMulExt_26U_16U_42U_1_o_mul_nl_S ;
  logic [41:0] IntMulExt_26U_16U_42U_return_sva_2;
  logic [41:0]  IntMulExt_26U_16U_42U_return_sva_2_T ;
  logic [41:0]  IntMulExt_26U_16U_42U_return_sva_2_PREV_VAL1 ;
  logic [41:0]  IntMulExt_26U_16U_42U_return_sva_2_PREV_VAL2 ;
  logic [41:0]  IntMulExt_26U_16U_42U_return_sva_2_R ;
  logic [41:0]  IntMulExt_26U_16U_42U_return_sva_2_X ;
  logic [41:0]  IntMulExt_26U_16U_42U_return_sva_2_C ;
  logic [13:0] IntMulExt_26U_16U_42U_return_sva_2_S ;
  logic IntMulExt_26U_16U_42U_return_sva_2_t_flag ;
  logic IntMulExt_26U_16U_42U_return_sva_2_r_flag ;
  assign IntMulExt_26U_16U_42U_return_sva_2_S = 310 ;
  logic [49:0] IntMulExt_34U_16U_50U_return_sva_2;
  logic [49:0]  IntMulExt_34U_16U_50U_return_sva_2_T ;
  logic [49:0]  IntMulExt_34U_16U_50U_return_sva_2_PREV_VAL1 ;
  logic [49:0]  IntMulExt_34U_16U_50U_return_sva_2_PREV_VAL2 ;
  logic [49:0]  IntMulExt_34U_16U_50U_return_sva_2_R ;
  logic [49:0]  IntMulExt_34U_16U_50U_return_sva_2_X ;
  logic [49:0]  IntMulExt_34U_16U_50U_return_sva_2_C ;
  logic [13:0] IntMulExt_34U_16U_50U_return_sva_2_S ;
  logic IntMulExt_34U_16U_50U_return_sva_2_t_flag ;
  logic IntMulExt_34U_16U_50U_return_sva_2_r_flag ;
  assign IntMulExt_34U_16U_50U_return_sva_2_S = 311 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_rshift_itm;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_T ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_R ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_C ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_S ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2;
  logic [41:0]  IntShiftRightSat_42U_6U_8U_1_i_sva_2_T ;
  logic [41:0]  IntShiftRightSat_42U_6U_8U_1_i_sva_2_PREV_VAL1 ;
  logic [41:0]  IntShiftRightSat_42U_6U_8U_1_i_sva_2_PREV_VAL2 ;
  logic [41:0]  IntShiftRightSat_42U_6U_8U_1_i_sva_2_R ;
  logic [41:0]  IntShiftRightSat_42U_6U_8U_1_i_sva_2_X ;
  logic [41:0]  IntShiftRightSat_42U_6U_8U_1_i_sva_2_C ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2_S ;
  logic IntShiftRightSat_42U_6U_8U_1_i_sva_2_t_flag ;
  logic IntShiftRightSat_42U_6U_8U_1_i_sva_2_r_flag ;
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_S = 312 ;
  logic IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm;
  logic  IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_T ;
  logic  IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_PREV_VAL1 ;
  logic  IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_PREV_VAL2 ;
  logic  IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_R ;
  logic  IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_X ;
  logic  IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_C ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_S ;
  logic IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_t_flag ;
  logic IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_r_flag ;
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_S = 313 ;
  logic IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0;
  logic IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_T ;
  logic IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_R ;
  logic IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_C ;
  logic IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_S ;
  logic IntShiftRightSat_42U_6U_8U_1_o_0_sva;
  logic IntShiftRightSat_42U_6U_8U_1_o_0_sva_T ;
  logic IntShiftRightSat_42U_6U_8U_1_o_0_sva_R ;
  logic IntShiftRightSat_42U_6U_8U_1_o_0_sva_C ;
  logic IntShiftRightSat_42U_6U_8U_1_o_0_sva_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_1_o_0_sva_S ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_T ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_S ;
  logic IntShiftRightSat_42U_6U_8U_1_o_7_sva;
  logic IntShiftRightSat_42U_6U_8U_1_o_7_sva_T ;
  logic IntShiftRightSat_42U_6U_8U_1_o_7_sva_R ;
  logic IntShiftRightSat_42U_6U_8U_1_o_7_sva_C ;
  logic IntShiftRightSat_42U_6U_8U_1_o_7_sva_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_S ;
  logic IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl;
  logic IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_T ;
  logic IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_R ;
  logic IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_C ;
  logic IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_S ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_S ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_S ;
  logic IntShiftRightSat_42U_6U_8U_i_and_cse;
  logic IntShiftRightSat_42U_6U_8U_i_and_cse_T ;
  logic IntShiftRightSat_42U_6U_8U_i_and_cse_R ;
  logic IntShiftRightSat_42U_6U_8U_i_and_cse_C ;
  logic IntShiftRightSat_42U_6U_8U_i_and_cse_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_i_and_cse_S ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_rshift_itm;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_rshift_itm_T ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_rshift_itm_R ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_rshift_itm_C ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_rshift_itm_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_i_rshift_itm_S ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2;
  logic [41:0]  IntShiftRightSat_42U_6U_8U_i_sva_2_T ;
  logic [41:0]  IntShiftRightSat_42U_6U_8U_i_sva_2_PREV_VAL1 ;
  logic [41:0]  IntShiftRightSat_42U_6U_8U_i_sva_2_PREV_VAL2 ;
  logic [41:0]  IntShiftRightSat_42U_6U_8U_i_sva_2_R ;
  logic [41:0]  IntShiftRightSat_42U_6U_8U_i_sva_2_X ;
  logic [41:0]  IntShiftRightSat_42U_6U_8U_i_sva_2_C ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_i_sva_2_S ;
  logic IntShiftRightSat_42U_6U_8U_i_sva_2_t_flag ;
  logic IntShiftRightSat_42U_6U_8U_i_sva_2_r_flag ;
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_S = 314 ;
  logic IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl;
  logic IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_T ;
  logic IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_R ;
  logic IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_C ;
  logic IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_S ;
  logic IntShiftRightSat_42U_6U_8U_o_0_sva;
  logic IntShiftRightSat_42U_6U_8U_o_0_sva_T ;
  logic IntShiftRightSat_42U_6U_8U_o_0_sva_R ;
  logic IntShiftRightSat_42U_6U_8U_o_0_sva_C ;
  logic IntShiftRightSat_42U_6U_8U_o_0_sva_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_o_0_sva_S ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_T ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_R ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_C ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_S ;
  logic IntShiftRightSat_42U_6U_8U_o_7_sva;
  logic IntShiftRightSat_42U_6U_8U_o_7_sva_T ;
  logic IntShiftRightSat_42U_6U_8U_o_7_sva_R ;
  logic IntShiftRightSat_42U_6U_8U_o_7_sva_C ;
  logic IntShiftRightSat_42U_6U_8U_o_7_sva_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_o_7_sva_S ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_S ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_T ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X ;
  logic [13:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_S ;
  logic IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp;
  logic IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_T ;
  logic IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R ;
  logic IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C ;
  logic IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_S ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_T ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_R ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_C ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_S ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_sva_mx0w0;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_T ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_R ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_C ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_S ;
  logic IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl;
  logic IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_T ;
  logic IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_R ;
  logic IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_C ;
  logic IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_S ;
  logic IntShiftRightSat_50U_6U_16U_o_0_sva_3;
  logic  IntShiftRightSat_50U_6U_16U_o_0_sva_3_T ;
  logic  IntShiftRightSat_50U_6U_16U_o_0_sva_3_PREV_VAL1 ;
  logic  IntShiftRightSat_50U_6U_16U_o_0_sva_3_PREV_VAL2 ;
  logic  IntShiftRightSat_50U_6U_16U_o_0_sva_3_R ;
  logic  IntShiftRightSat_50U_6U_16U_o_0_sva_3_X ;
  logic  IntShiftRightSat_50U_6U_16U_o_0_sva_3_C ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_0_sva_3_S ;
  logic IntShiftRightSat_50U_6U_16U_o_0_sva_3_t_flag ;
  logic IntShiftRightSat_50U_6U_16U_o_0_sva_3_r_flag ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_S = 315 ;
  logic IntShiftRightSat_50U_6U_16U_o_0_sva_4;
  logic  IntShiftRightSat_50U_6U_16U_o_0_sva_4_T ;
  logic  IntShiftRightSat_50U_6U_16U_o_0_sva_4_PREV_VAL1 ;
  logic  IntShiftRightSat_50U_6U_16U_o_0_sva_4_PREV_VAL2 ;
  logic  IntShiftRightSat_50U_6U_16U_o_0_sva_4_R ;
  logic  IntShiftRightSat_50U_6U_16U_o_0_sva_4_X ;
  logic  IntShiftRightSat_50U_6U_16U_o_0_sva_4_C ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_0_sva_4_S ;
  logic IntShiftRightSat_50U_6U_16U_o_0_sva_4_t_flag ;
  logic IntShiftRightSat_50U_6U_16U_o_0_sva_4_r_flag ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_4_S = 316 ;
  logic IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0;
  logic IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_T ;
  logic IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_R ;
  logic IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_C ;
  logic IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_S ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_T ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_R ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_C ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_S ;
  logic IntShiftRightSat_50U_6U_16U_o_15_sva_3;
  logic  IntShiftRightSat_50U_6U_16U_o_15_sva_3_T ;
  logic  IntShiftRightSat_50U_6U_16U_o_15_sva_3_PREV_VAL1 ;
  logic  IntShiftRightSat_50U_6U_16U_o_15_sva_3_PREV_VAL2 ;
  logic  IntShiftRightSat_50U_6U_16U_o_15_sva_3_R ;
  logic  IntShiftRightSat_50U_6U_16U_o_15_sva_3_X ;
  logic  IntShiftRightSat_50U_6U_16U_o_15_sva_3_C ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_S ;
  logic IntShiftRightSat_50U_6U_16U_o_15_sva_3_t_flag ;
  logic IntShiftRightSat_50U_6U_16U_o_15_sva_3_r_flag ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_S = 317 ;
  logic IntShiftRightSat_50U_6U_16U_o_15_sva_4;
  logic  IntShiftRightSat_50U_6U_16U_o_15_sva_4_T ;
  logic  IntShiftRightSat_50U_6U_16U_o_15_sva_4_PREV_VAL1 ;
  logic  IntShiftRightSat_50U_6U_16U_o_15_sva_4_PREV_VAL2 ;
  logic  IntShiftRightSat_50U_6U_16U_o_15_sva_4_R ;
  logic  IntShiftRightSat_50U_6U_16U_o_15_sva_4_X ;
  logic  IntShiftRightSat_50U_6U_16U_o_15_sva_4_C ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_15_sva_4_S ;
  logic IntShiftRightSat_50U_6U_16U_o_15_sva_4_t_flag ;
  logic IntShiftRightSat_50U_6U_16U_o_15_sva_4_r_flag ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_4_S = 318 ;
  logic IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0;
  logic IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T ;
  logic IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R ;
  logic IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C ;
  logic IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_S ;
  logic IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl;
  logic IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_T ;
  logic IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R ;
  logic IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C ;
  logic IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_S ;
  logic IntShiftRightSat_50U_6U_16U_o_and_7_nl;
  logic IntShiftRightSat_50U_6U_16U_o_and_7_nl_T ;
  logic IntShiftRightSat_50U_6U_16U_o_and_7_nl_R ;
  logic IntShiftRightSat_50U_6U_16U_o_and_7_nl_C ;
  logic IntShiftRightSat_50U_6U_16U_o_and_7_nl_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_S ;
  logic IntShiftRightSat_50U_6U_16U_o_and_cse;
  logic IntShiftRightSat_50U_6U_16U_o_and_cse_T ;
  logic IntShiftRightSat_50U_6U_16U_o_and_cse_R ;
  logic IntShiftRightSat_50U_6U_16U_o_and_cse_C ;
  logic IntShiftRightSat_50U_6U_16U_o_and_cse_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_and_cse_S ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_T ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_R ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_C ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_S ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_S ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_T ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_S ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_T ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL1 ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL2 ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_R ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_X ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_C ;
  logic [13:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_S ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_t_flag ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_r_flag ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_S = 319 ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_T ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL1 ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL2 ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_R ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_X ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_C ;
  logic [13:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_S ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_t_flag ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_r_flag ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_S = 320 ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_T ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL1 ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL2 ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_R ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_X ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_C ;
  logic [13:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_S ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_t_flag ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_r_flag ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_S = 321 ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X ;
  logic [13:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_S ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_T ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_R ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_C ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_X ;
  logic [13:0] IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_S ;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T ;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R ;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C ;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X ;
  logic [13:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_S ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_T ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_R ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_C ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_X ;
  logic [13:0] IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_S ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_T ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_PREV_VAL1 ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_PREV_VAL2 ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_R ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_X ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_C ;
  logic [13:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_S ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_t_flag ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_r_flag ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_S = 322 ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_T ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_R ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_C ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_X ;
  logic [13:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_S ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_T ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_R ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_C ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_X ;
  logic [13:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_S ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_T ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_PREV_VAL1 ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_PREV_VAL2 ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_R ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X ;
  logic  IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_C ;
  logic [13:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_S ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_t_flag ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_r_flag ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_S = 323 ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_T ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_R ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_C ;
  logic IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_X ;
  logic [13:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_S ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_T ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL1 ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL2 ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_R ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_X ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_C ;
  logic [13:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_S ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_t_flag ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_r_flag ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_S = 324 ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_T ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL1 ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL2 ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_R ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_X ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_C ;
  logic [13:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_S ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_t_flag ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_r_flag ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_S = 325 ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_T ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL1 ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL2 ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_R ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_X ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_C ;
  logic [13:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_S ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_t_flag ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_r_flag ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_S = 326 ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X ;
  logic [13:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_S ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_and_nl;
  logic IntShiftRight_42U_6U_8U_obits_fixed_and_nl_T ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_and_nl_R ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_and_nl_C ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_and_nl_X ;
  logic [13:0] IntShiftRight_42U_6U_8U_obits_fixed_and_nl_S ;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T ;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R ;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C ;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X ;
  logic [13:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_S ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_T ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_PREV_VAL1 ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_PREV_VAL2 ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_R ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_X ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_C ;
  logic [13:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_S ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_t_flag ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_r_flag ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_S = 327 ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_T ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_R ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_C ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_X ;
  logic [13:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_S ;
  logic [5:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2;
  logic [5:0]  IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_T ;
  logic [5:0]  IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_PREV_VAL1 ;
  logic [5:0]  IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_PREV_VAL2 ;
  logic [5:0]  IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_R ;
  logic [5:0]  IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_X ;
  logic [5:0]  IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_C ;
  logic [13:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_S ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_t_flag ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_r_flag ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_S = 328 ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_T ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_PREV_VAL1 ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_PREV_VAL2 ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_R ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X ;
  logic  IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_C ;
  logic [13:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_S ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_t_flag ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_r_flag ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_S = 329 ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_T ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_R ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_C ;
  logic IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_X ;
  logic [13:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_S ;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T ;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R ;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C ;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X ;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_S ;
  logic IntShiftRight_50U_6U_16U_obits_fixed_and_nl;
  logic IntShiftRight_50U_6U_16U_obits_fixed_and_nl_T ;
  logic IntShiftRight_50U_6U_16U_obits_fixed_and_nl_R ;
  logic IntShiftRight_50U_6U_16U_obits_fixed_and_nl_C ;
  logic IntShiftRight_50U_6U_16U_obits_fixed_and_nl_X ;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_and_nl_S ;
  logic IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva;
  logic IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_T ;
  logic IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_R ;
  logic IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C ;
  logic IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X ;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_S ;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T ;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R ;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C ;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X ;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_S ;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_T ;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_R ;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_C ;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_X ;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_S ;
  logic IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva;
  logic IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_T ;
  logic IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_R ;
  logic IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_C ;
  logic IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_X ;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_S ;
  logic [25:0] IntSubExt_25U_25U_26U_1_o_acc_itm_2;
  logic [25:0]  IntSubExt_25U_25U_26U_1_o_acc_itm_2_T ;
  logic [25:0]  IntSubExt_25U_25U_26U_1_o_acc_itm_2_PREV_VAL1 ;
  logic [25:0]  IntSubExt_25U_25U_26U_1_o_acc_itm_2_PREV_VAL2 ;
  logic [25:0]  IntSubExt_25U_25U_26U_1_o_acc_itm_2_R ;
  logic [25:0]  IntSubExt_25U_25U_26U_1_o_acc_itm_2_X ;
  logic [25:0]  IntSubExt_25U_25U_26U_1_o_acc_itm_2_C ;
  logic [13:0] IntSubExt_25U_25U_26U_1_o_acc_itm_2_S ;
  logic IntSubExt_25U_25U_26U_1_o_acc_itm_2_t_flag ;
  logic IntSubExt_25U_25U_26U_1_o_acc_itm_2_r_flag ;
  assign IntSubExt_25U_25U_26U_1_o_acc_itm_2_S = 330 ;
  logic IntSubExt_25U_25U_26U_1_o_and_cse;
  logic IntSubExt_25U_25U_26U_1_o_and_cse_T ;
  logic IntSubExt_25U_25U_26U_1_o_and_cse_R ;
  logic IntSubExt_25U_25U_26U_1_o_and_cse_C ;
  logic IntSubExt_25U_25U_26U_1_o_and_cse_X ;
  logic [13:0] IntSubExt_25U_25U_26U_1_o_and_cse_S ;
  logic [25:0] IntSubExt_25U_25U_26U_o_acc_itm_2;
  logic [25:0]  IntSubExt_25U_25U_26U_o_acc_itm_2_T ;
  logic [25:0]  IntSubExt_25U_25U_26U_o_acc_itm_2_PREV_VAL1 ;
  logic [25:0]  IntSubExt_25U_25U_26U_o_acc_itm_2_PREV_VAL2 ;
  logic [25:0]  IntSubExt_25U_25U_26U_o_acc_itm_2_R ;
  logic [25:0]  IntSubExt_25U_25U_26U_o_acc_itm_2_X ;
  logic [25:0]  IntSubExt_25U_25U_26U_o_acc_itm_2_C ;
  logic [13:0] IntSubExt_25U_25U_26U_o_acc_itm_2_S ;
  logic IntSubExt_25U_25U_26U_o_acc_itm_2_t_flag ;
  logic IntSubExt_25U_25U_26U_o_acc_itm_2_r_flag ;
  assign IntSubExt_25U_25U_26U_o_acc_itm_2_S = 331 ;
  logic [33:0] IntSubExt_33U_32U_34U_o_acc_nl;
  logic [33:0] IntSubExt_33U_32U_34U_o_acc_nl_T ;
  logic [33:0] IntSubExt_33U_32U_34U_o_acc_nl_R ;
  logic [33:0] IntSubExt_33U_32U_34U_o_acc_nl_C ;
  logic [33:0] IntSubExt_33U_32U_34U_o_acc_nl_X ;
  logic [13:0] IntSubExt_33U_32U_34U_o_acc_nl_S ;
  logic IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2;
  logic  IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_T ;
  logic  IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_PREV_VAL1 ;
  logic  IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_PREV_VAL2 ;
  logic  IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_R ;
  logic  IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_X ;
  logic  IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_C ;
  logic [13:0] IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_S ;
  logic IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_t_flag ;
  logic IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_r_flag ;
  assign IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_S = 332 ;
  logic IsNaN_6U_10U_and_cse;
  logic IsNaN_6U_10U_and_cse_T ;
  logic IsNaN_6U_10U_and_cse_R ;
  logic IsNaN_6U_10U_and_cse_C ;
  logic IsNaN_6U_10U_and_cse_X ;
  logic [13:0] IsNaN_6U_10U_and_cse_S ;
  logic IsNaN_6U_10U_land_lpi_1_dfm_4;
  logic  IsNaN_6U_10U_land_lpi_1_dfm_4_T ;
  logic  IsNaN_6U_10U_land_lpi_1_dfm_4_PREV_VAL1 ;
  logic  IsNaN_6U_10U_land_lpi_1_dfm_4_PREV_VAL2 ;
  logic  IsNaN_6U_10U_land_lpi_1_dfm_4_R ;
  logic  IsNaN_6U_10U_land_lpi_1_dfm_4_X ;
  logic  IsNaN_6U_10U_land_lpi_1_dfm_4_C ;
  logic [13:0] IsNaN_6U_10U_land_lpi_1_dfm_4_S ;
  logic IsNaN_6U_10U_land_lpi_1_dfm_4_t_flag ;
  logic IsNaN_6U_10U_land_lpi_1_dfm_4_r_flag ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_S = 333 ;
  logic IsNaN_6U_10U_land_lpi_1_dfm_5;
  logic  IsNaN_6U_10U_land_lpi_1_dfm_5_T ;
  logic  IsNaN_6U_10U_land_lpi_1_dfm_5_PREV_VAL1 ;
  logic  IsNaN_6U_10U_land_lpi_1_dfm_5_PREV_VAL2 ;
  logic  IsNaN_6U_10U_land_lpi_1_dfm_5_R ;
  logic  IsNaN_6U_10U_land_lpi_1_dfm_5_X ;
  logic  IsNaN_6U_10U_land_lpi_1_dfm_5_C ;
  logic [13:0] IsNaN_6U_10U_land_lpi_1_dfm_5_S ;
  logic IsNaN_6U_10U_land_lpi_1_dfm_5_t_flag ;
  logic IsNaN_6U_10U_land_lpi_1_dfm_5_r_flag ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_5_S = 334 ;
  logic IsNaN_6U_10U_nor_itm_2;
  logic  IsNaN_6U_10U_nor_itm_2_T ;
  logic  IsNaN_6U_10U_nor_itm_2_PREV_VAL1 ;
  logic  IsNaN_6U_10U_nor_itm_2_PREV_VAL2 ;
  logic  IsNaN_6U_10U_nor_itm_2_R ;
  logic  IsNaN_6U_10U_nor_itm_2_X ;
  logic  IsNaN_6U_10U_nor_itm_2_C ;
  logic [13:0] IsNaN_6U_10U_nor_itm_2_S ;
  logic IsNaN_6U_10U_nor_itm_2_t_flag ;
  logic IsNaN_6U_10U_nor_itm_2_r_flag ;
  assign IsNaN_6U_10U_nor_itm_2_S = 335 ;
  logic and_129_nl;
  logic and_129_nl_T ;
  logic and_129_nl_R ;
  logic and_129_nl_C ;
  logic and_129_nl_X ;
  logic [13:0] and_129_nl_S ;
  logic and_130_nl;
  logic and_130_nl_T ;
  logic and_130_nl_R ;
  logic and_130_nl_C ;
  logic and_130_nl_X ;
  logic [13:0] and_130_nl_S ;
  logic and_131_nl;
  logic and_131_nl_T ;
  logic and_131_nl_R ;
  logic and_131_nl_C ;
  logic and_131_nl_X ;
  logic [13:0] and_131_nl_S ;
  logic and_133_cse;
  logic and_133_cse_T ;
  logic and_133_cse_R ;
  logic and_133_cse_C ;
  logic and_133_cse_X ;
  logic [13:0] and_133_cse_S ;
  logic and_135_cse;
  logic and_135_cse_T ;
  logic and_135_cse_R ;
  logic and_135_cse_C ;
  logic and_135_cse_X ;
  logic [13:0] and_135_cse_S ;
  logic and_137_cse;
  logic and_137_cse_T ;
  logic and_137_cse_R ;
  logic and_137_cse_C ;
  logic and_137_cse_X ;
  logic [13:0] and_137_cse_S ;
  logic and_139_nl;
  logic and_139_nl_T ;
  logic and_139_nl_R ;
  logic and_139_nl_C ;
  logic and_139_nl_X ;
  logic [13:0] and_139_nl_S ;
  logic and_142_nl;
  logic and_142_nl_T ;
  logic and_142_nl_R ;
  logic and_142_nl_C ;
  logic and_142_nl_X ;
  logic [13:0] and_142_nl_S ;
  logic and_146_nl;
  logic and_146_nl_T ;
  logic and_146_nl_R ;
  logic and_146_nl_C ;
  logic and_146_nl_X ;
  logic [13:0] and_146_nl_S ;
  logic and_147_nl;
  logic and_147_nl_T ;
  logic and_147_nl_R ;
  logic and_147_nl_C ;
  logic and_147_nl_X ;
  logic [13:0] and_147_nl_S ;
  logic and_148_nl;
  logic and_148_nl_T ;
  logic and_148_nl_R ;
  logic and_148_nl_C ;
  logic and_148_nl_X ;
  logic [13:0] and_148_nl_S ;
  logic and_149_nl;
  logic and_149_nl_T ;
  logic and_149_nl_R ;
  logic and_149_nl_C ;
  logic and_149_nl_X ;
  logic [13:0] and_149_nl_S ;
  logic and_150_nl;
  logic and_150_nl_T ;
  logic and_150_nl_R ;
  logic and_150_nl_C ;
  logic and_150_nl_X ;
  logic [13:0] and_150_nl_S ;
  logic and_151_nl;
  logic and_151_nl_T ;
  logic and_151_nl_R ;
  logic and_151_nl_C ;
  logic and_151_nl_X ;
  logic [13:0] and_151_nl_S ;
  logic and_173_cse;
  logic and_173_cse_T ;
  logic and_173_cse_R ;
  logic and_173_cse_C ;
  logic and_173_cse_X ;
  logic [13:0] and_173_cse_S ;
  logic and_183_cse;
  logic and_183_cse_T ;
  logic and_183_cse_R ;
  logic and_183_cse_C ;
  logic and_183_cse_X ;
  logic [13:0] and_183_cse_S ;
  logic and_187_ssc;
  logic and_187_ssc_T ;
  logic and_187_ssc_R ;
  logic and_187_ssc_C ;
  logic and_187_ssc_X ;
  logic [13:0] and_187_ssc_S ;
  logic and_197_nl;
  logic and_197_nl_T ;
  logic and_197_nl_R ;
  logic and_197_nl_C ;
  logic and_197_nl_X ;
  logic [13:0] and_197_nl_S ;
  logic and_70_cse;
  logic and_70_cse_T ;
  logic and_70_cse_R ;
  logic and_70_cse_C ;
  logic and_70_cse_X ;
  logic [13:0] and_70_cse_S ;
  logic and_83_nl;
  logic and_83_nl_T ;
  logic and_83_nl_R ;
  logic and_83_nl_C ;
  logic and_83_nl_X ;
  logic [13:0] and_83_nl_S ;
  logic and_86_tmp;
  logic and_86_tmp_T ;
  logic and_86_tmp_R ;
  logic and_86_tmp_C ;
  logic and_86_tmp_X ;
  logic [13:0] and_86_tmp_S ;
  logic and_89_rgt;
  logic and_89_rgt_T ;
  logic and_89_rgt_R ;
  logic and_89_rgt_C ;
  logic and_89_rgt_X ;
  logic [13:0] and_89_rgt_S ;
  logic and_92_rgt;
  logic and_92_rgt_T ;
  logic and_92_rgt_R ;
  logic and_92_rgt_C ;
  logic and_92_rgt_X ;
  logic [13:0] and_92_rgt_S ;
  logic and_dcpl_15;
  logic and_dcpl_15_T ;
  logic and_dcpl_15_R ;
  logic and_dcpl_15_C ;
  logic and_dcpl_15_X ;
  logic [13:0] and_dcpl_15_S ;
  logic and_dcpl_16;
  logic and_dcpl_16_T ;
  logic and_dcpl_16_R ;
  logic and_dcpl_16_C ;
  logic and_dcpl_16_X ;
  logic [13:0] and_dcpl_16_S ;
  logic and_dcpl_22;
  logic and_dcpl_22_T ;
  logic and_dcpl_22_R ;
  logic and_dcpl_22_C ;
  logic and_dcpl_22_X ;
  logic [13:0] and_dcpl_22_S ;
  logic and_dcpl_24;
  logic and_dcpl_24_T ;
  logic and_dcpl_24_R ;
  logic and_dcpl_24_C ;
  logic and_dcpl_24_X ;
  logic [13:0] and_dcpl_24_S ;
  logic and_dcpl_25;
  logic and_dcpl_25_T ;
  logic and_dcpl_25_R ;
  logic and_dcpl_25_C ;
  logic and_dcpl_25_X ;
  logic [13:0] and_dcpl_25_S ;
  logic and_dcpl_35;
  logic and_dcpl_35_T ;
  logic and_dcpl_35_R ;
  logic and_dcpl_35_C ;
  logic and_dcpl_35_X ;
  logic [13:0] and_dcpl_35_S ;
  logic and_dcpl_40;
  logic and_dcpl_40_T ;
  logic and_dcpl_40_R ;
  logic and_dcpl_40_C ;
  logic and_dcpl_40_X ;
  logic [13:0] and_dcpl_40_S ;
  logic and_dcpl_41;
  logic and_dcpl_41_T ;
  logic and_dcpl_41_R ;
  logic and_dcpl_41_C ;
  logic and_dcpl_41_X ;
  logic [13:0] and_dcpl_41_S ;
  logic and_dcpl_52;
  logic and_dcpl_52_T ;
  logic and_dcpl_52_R ;
  logic and_dcpl_52_C ;
  logic and_dcpl_52_X ;
  logic [13:0] and_dcpl_52_S ;
  logic and_dcpl_9;
  logic and_dcpl_9_T ;
  logic and_dcpl_9_R ;
  logic and_dcpl_9_C ;
  logic and_dcpl_9_X ;
  logic [13:0] and_dcpl_9_S ;
  logic and_tmp_6;
  logic and_tmp_6_T ;
  logic and_tmp_6_R ;
  logic and_tmp_6_C ;
  logic and_tmp_6_X ;
  logic [13:0] and_tmp_6_S ;
  input [31:0] cfg_alu_in_rsc_z;
  input [31:0] cfg_alu_in_rsc_z_T ;
  input [13:0] cfg_alu_in_rsc_z_S ;
  output [31:0] cfg_alu_in_rsc_z_R ;
  output [31:0] cfg_alu_in_rsc_z_X ;
  output [31:0] cfg_alu_in_rsc_z_C ;
  logic [31:0] cfg_alu_in_rsci_d;
  logic [31:0] cfg_alu_in_rsci_d_T ;
  logic [31:0] cfg_alu_in_rsci_d_R ;
  logic [31:0] cfg_alu_in_rsci_d_C ;
  logic [31:0] cfg_alu_in_rsci_d_X ;
  logic [13:0] cfg_alu_in_rsci_d_S ;
  logic [15:0] cfg_mul_in_1_sva_3;
  logic [15:0]  cfg_mul_in_1_sva_3_T ;
  logic [15:0]  cfg_mul_in_1_sva_3_PREV_VAL1 ;
  logic [15:0]  cfg_mul_in_1_sva_3_PREV_VAL2 ;
  logic [15:0]  cfg_mul_in_1_sva_3_R ;
  logic [15:0]  cfg_mul_in_1_sva_3_X ;
  logic [15:0]  cfg_mul_in_1_sva_3_C ;
  logic [13:0] cfg_mul_in_1_sva_3_S ;
  logic cfg_mul_in_1_sva_3_t_flag ;
  logic cfg_mul_in_1_sva_3_r_flag ;
  assign cfg_mul_in_1_sva_3_S = 336 ;
  input [15:0] cfg_mul_in_rsc_z;
  input [15:0] cfg_mul_in_rsc_z_T ;
  input [13:0] cfg_mul_in_rsc_z_S ;
  output [15:0] cfg_mul_in_rsc_z_R ;
  output [15:0] cfg_mul_in_rsc_z_X ;
  output [15:0] cfg_mul_in_rsc_z_C ;
  logic [15:0] cfg_mul_in_rsci_d;
  logic [15:0] cfg_mul_in_rsci_d_T ;
  logic [15:0] cfg_mul_in_rsci_d_R ;
  logic [15:0] cfg_mul_in_rsci_d_C ;
  logic [15:0] cfg_mul_in_rsci_d_X ;
  logic [13:0] cfg_mul_in_rsci_d_S ;
  input [1:0] cfg_precision_rsc_z;
  input [1:0] cfg_precision_rsc_z_T ;
  input [13:0] cfg_precision_rsc_z_S ;
  output [1:0] cfg_precision_rsc_z_R ;
  output [1:0] cfg_precision_rsc_z_X ;
  output [1:0] cfg_precision_rsc_z_C ;
  logic [1:0] cfg_precision_rsci_d;
  logic [1:0] cfg_precision_rsci_d_T ;
  logic [1:0] cfg_precision_rsci_d_R ;
  logic [1:0] cfg_precision_rsci_d_C ;
  logic [1:0] cfg_precision_rsci_d_X ;
  logic [13:0] cfg_precision_rsci_d_S ;
  logic [5:0] cfg_truncate_1_sva_3;
  logic [5:0]  cfg_truncate_1_sva_3_T ;
  logic [5:0]  cfg_truncate_1_sva_3_PREV_VAL1 ;
  logic [5:0]  cfg_truncate_1_sva_3_PREV_VAL2 ;
  logic [5:0]  cfg_truncate_1_sva_3_R ;
  logic [5:0]  cfg_truncate_1_sva_3_X ;
  logic [5:0]  cfg_truncate_1_sva_3_C ;
  logic [13:0] cfg_truncate_1_sva_3_S ;
  logic cfg_truncate_1_sva_3_t_flag ;
  logic cfg_truncate_1_sva_3_r_flag ;
  assign cfg_truncate_1_sva_3_S = 337 ;
  logic [5:0] cfg_truncate_1_sva_4;
  logic [5:0]  cfg_truncate_1_sva_4_T ;
  logic [5:0]  cfg_truncate_1_sva_4_PREV_VAL1 ;
  logic [5:0]  cfg_truncate_1_sva_4_PREV_VAL2 ;
  logic [5:0]  cfg_truncate_1_sva_4_R ;
  logic [5:0]  cfg_truncate_1_sva_4_X ;
  logic [5:0]  cfg_truncate_1_sva_4_C ;
  logic [13:0] cfg_truncate_1_sva_4_S ;
  logic cfg_truncate_1_sva_4_t_flag ;
  logic cfg_truncate_1_sva_4_r_flag ;
  assign cfg_truncate_1_sva_4_S = 338 ;
  logic cfg_truncate_and_1_cse;
  logic cfg_truncate_and_1_cse_T ;
  logic cfg_truncate_and_1_cse_R ;
  logic cfg_truncate_and_1_cse_C ;
  logic cfg_truncate_and_1_cse_X ;
  logic [13:0] cfg_truncate_and_1_cse_S ;
  input [5:0] cfg_truncate_rsc_z;
  input [5:0] cfg_truncate_rsc_z_T ;
  input [13:0] cfg_truncate_rsc_z_S ;
  output [5:0] cfg_truncate_rsc_z_R ;
  output [5:0] cfg_truncate_rsc_z_X ;
  output [5:0] cfg_truncate_rsc_z_C ;
  logic [5:0] cfg_truncate_rsci_d;
  logic [5:0] cfg_truncate_rsci_d_T ;
  logic [5:0] cfg_truncate_rsci_d_R ;
  logic [5:0] cfg_truncate_rsci_d_C ;
  logic [5:0] cfg_truncate_rsci_d_X ;
  logic [13:0] cfg_truncate_rsci_d_S ;
  output chn_data_in_rsc_lz;
  logic chn_data_in_rsc_lz ;
  output chn_data_in_rsc_lz_T ;
  logic chn_data_in_rsc_lz_T ;
  logic chn_data_in_rsc_lz_R ;
  logic chn_data_in_rsc_lz_C ;
  logic chn_data_in_rsc_lz_X ;
  logic [13:0] chn_data_in_rsc_lz_S ;
  input chn_data_in_rsc_lz_R0 ;
  input chn_data_in_rsc_lz_C0 ;
  input chn_data_in_rsc_lz_X0 ;
  output [13:0] chn_data_in_rsc_lz_S ;
  input chn_data_in_rsc_vz;
  input chn_data_in_rsc_vz_T ;
  input [13:0] chn_data_in_rsc_vz_S ;
  output chn_data_in_rsc_vz_R ;
  output chn_data_in_rsc_vz_X ;
  output chn_data_in_rsc_vz_C ;
  input [49:0] chn_data_in_rsc_z;
  input [49:0] chn_data_in_rsc_z_T ;
  input [13:0] chn_data_in_rsc_z_S ;
  output [49:0] chn_data_in_rsc_z_R ;
  output [49:0] chn_data_in_rsc_z_X ;
  output [49:0] chn_data_in_rsc_z_C ;
  logic chn_data_in_rsci_bawt;
  logic chn_data_in_rsci_bawt_T ;
  logic chn_data_in_rsci_bawt_R ;
  logic chn_data_in_rsci_bawt_C ;
  logic chn_data_in_rsci_bawt_X ;
  logic [13:0] chn_data_in_rsci_bawt_S ;
  logic [49:0] chn_data_in_rsci_d_mxwt;
  logic [49:0] chn_data_in_rsci_d_mxwt_T ;
  logic [49:0] chn_data_in_rsci_d_mxwt_R ;
  logic [49:0] chn_data_in_rsci_d_mxwt_C ;
  logic [49:0] chn_data_in_rsci_d_mxwt_X ;
  logic [13:0] chn_data_in_rsci_d_mxwt_S ;
  logic chn_data_in_rsci_iswt0;
  logic  chn_data_in_rsci_iswt0_T ;
  logic  chn_data_in_rsci_iswt0_PREV_VAL1 ;
  logic  chn_data_in_rsci_iswt0_PREV_VAL2 ;
  logic  chn_data_in_rsci_iswt0_R ;
  logic  chn_data_in_rsci_iswt0_X ;
  logic  chn_data_in_rsci_iswt0_C ;
  logic [13:0] chn_data_in_rsci_iswt0_S ;
  logic chn_data_in_rsci_iswt0_t_flag ;
  logic chn_data_in_rsci_iswt0_r_flag ;
  assign chn_data_in_rsci_iswt0_S = 339 ;
  logic chn_data_in_rsci_ld_core_psct;
  logic  chn_data_in_rsci_ld_core_psct_T ;
  logic  chn_data_in_rsci_ld_core_psct_PREV_VAL1 ;
  logic  chn_data_in_rsci_ld_core_psct_PREV_VAL2 ;
  logic  chn_data_in_rsci_ld_core_psct_R ;
  logic  chn_data_in_rsci_ld_core_psct_X ;
  logic  chn_data_in_rsci_ld_core_psct_C ;
  logic [13:0] chn_data_in_rsci_ld_core_psct_S ;
  logic chn_data_in_rsci_ld_core_psct_t_flag ;
  logic chn_data_in_rsci_ld_core_psct_r_flag ;
  assign chn_data_in_rsci_ld_core_psct_S = 340 ;
  logic chn_data_in_rsci_ld_core_psct_mx0c0;
  logic chn_data_in_rsci_ld_core_psct_mx0c0_T ;
  logic chn_data_in_rsci_ld_core_psct_mx0c0_R ;
  logic chn_data_in_rsci_ld_core_psct_mx0c0_C ;
  logic chn_data_in_rsci_ld_core_psct_mx0c0_X ;
  logic [13:0] chn_data_in_rsci_ld_core_psct_mx0c0_S ;
  input chn_data_in_rsci_oswt;
  input chn_data_in_rsci_oswt_T ;
  input [13:0] chn_data_in_rsci_oswt_S ;
  output chn_data_in_rsci_oswt_R ;
  output chn_data_in_rsci_oswt_X ;
  output chn_data_in_rsci_oswt_C ;
  output chn_data_in_rsci_oswt_unreg;
  logic chn_data_in_rsci_oswt_unreg ;
  output chn_data_in_rsci_oswt_unreg_T ;
  logic chn_data_in_rsci_oswt_unreg_T ;
  logic chn_data_in_rsci_oswt_unreg_R ;
  logic chn_data_in_rsci_oswt_unreg_C ;
  logic chn_data_in_rsci_oswt_unreg_X ;
  logic [13:0] chn_data_in_rsci_oswt_unreg_S ;
  input chn_data_in_rsci_oswt_unreg_R0 ;
  input chn_data_in_rsci_oswt_unreg_C0 ;
  input chn_data_in_rsci_oswt_unreg_X0 ;
  output [13:0] chn_data_in_rsci_oswt_unreg_S ;
  logic chn_data_in_rsci_wen_comp;
  logic chn_data_in_rsci_wen_comp_T ;
  logic chn_data_in_rsci_wen_comp_R ;
  logic chn_data_in_rsci_wen_comp_C ;
  logic chn_data_in_rsci_wen_comp_X ;
  logic [13:0] chn_data_in_rsci_wen_comp_S ;
  logic chn_data_out_and_cse;
  logic chn_data_out_and_cse_T ;
  logic chn_data_out_and_cse_R ;
  logic chn_data_out_and_cse_C ;
  logic chn_data_out_and_cse_X ;
  logic [13:0] chn_data_out_and_cse_S ;
  output chn_data_out_rsc_lz;
  logic chn_data_out_rsc_lz ;
  output chn_data_out_rsc_lz_T ;
  logic chn_data_out_rsc_lz_T ;
  logic chn_data_out_rsc_lz_R ;
  logic chn_data_out_rsc_lz_C ;
  logic chn_data_out_rsc_lz_X ;
  logic [13:0] chn_data_out_rsc_lz_S ;
  input chn_data_out_rsc_lz_R0 ;
  input chn_data_out_rsc_lz_C0 ;
  input chn_data_out_rsc_lz_X0 ;
  output [13:0] chn_data_out_rsc_lz_S ;
  input chn_data_out_rsc_vz;
  input chn_data_out_rsc_vz_T ;
  input [13:0] chn_data_out_rsc_vz_S ;
  output chn_data_out_rsc_vz_R ;
  output chn_data_out_rsc_vz_X ;
  output chn_data_out_rsc_vz_C ;
  output [17:0] chn_data_out_rsc_z;
  logic [17:0] chn_data_out_rsc_z ;
  output [17:0] chn_data_out_rsc_z_T ;
  logic [17:0] chn_data_out_rsc_z_T ;
  logic [17:0] chn_data_out_rsc_z_R ;
  logic [17:0] chn_data_out_rsc_z_C ;
  logic [17:0] chn_data_out_rsc_z_X ;
  logic [13:0] chn_data_out_rsc_z_S ;
  input [17:0] chn_data_out_rsc_z_R0 ;
  input [17:0] chn_data_out_rsc_z_C0 ;
  input [17:0] chn_data_out_rsc_z_X0 ;
  output [13:0] chn_data_out_rsc_z_S ;
  logic chn_data_out_rsci_bawt;
  logic chn_data_out_rsci_bawt_T ;
  logic chn_data_out_rsci_bawt_R ;
  logic chn_data_out_rsci_bawt_C ;
  logic chn_data_out_rsci_bawt_X ;
  logic [13:0] chn_data_out_rsci_bawt_S ;
  logic chn_data_out_rsci_d_0;
  logic  chn_data_out_rsci_d_0_T ;
  logic  chn_data_out_rsci_d_0_PREV_VAL1 ;
  logic  chn_data_out_rsci_d_0_PREV_VAL2 ;
  logic  chn_data_out_rsci_d_0_R ;
  logic  chn_data_out_rsci_d_0_X ;
  logic  chn_data_out_rsci_d_0_C ;
  logic [13:0] chn_data_out_rsci_d_0_S ;
  logic chn_data_out_rsci_d_0_t_flag ;
  logic chn_data_out_rsci_d_0_r_flag ;
  assign chn_data_out_rsci_d_0_S = 341 ;
  logic [3:0] chn_data_out_rsci_d_13_10;
  logic [3:0]  chn_data_out_rsci_d_13_10_T ;
  logic [3:0]  chn_data_out_rsci_d_13_10_PREV_VAL1 ;
  logic [3:0]  chn_data_out_rsci_d_13_10_PREV_VAL2 ;
  logic [3:0]  chn_data_out_rsci_d_13_10_R ;
  logic [3:0]  chn_data_out_rsci_d_13_10_X ;
  logic [3:0]  chn_data_out_rsci_d_13_10_C ;
  logic [13:0] chn_data_out_rsci_d_13_10_S ;
  logic chn_data_out_rsci_d_13_10_t_flag ;
  logic chn_data_out_rsci_d_13_10_r_flag ;
  assign chn_data_out_rsci_d_13_10_S = 342 ;
  logic chn_data_out_rsci_d_14;
  logic  chn_data_out_rsci_d_14_T ;
  logic  chn_data_out_rsci_d_14_PREV_VAL1 ;
  logic  chn_data_out_rsci_d_14_PREV_VAL2 ;
  logic  chn_data_out_rsci_d_14_R ;
  logic  chn_data_out_rsci_d_14_X ;
  logic  chn_data_out_rsci_d_14_C ;
  logic [13:0] chn_data_out_rsci_d_14_S ;
  logic chn_data_out_rsci_d_14_t_flag ;
  logic chn_data_out_rsci_d_14_r_flag ;
  assign chn_data_out_rsci_d_14_S = 343 ;
  logic chn_data_out_rsci_d_15;
  logic  chn_data_out_rsci_d_15_T ;
  logic  chn_data_out_rsci_d_15_PREV_VAL1 ;
  logic  chn_data_out_rsci_d_15_PREV_VAL2 ;
  logic  chn_data_out_rsci_d_15_R ;
  logic  chn_data_out_rsci_d_15_X ;
  logic  chn_data_out_rsci_d_15_C ;
  logic [13:0] chn_data_out_rsci_d_15_S ;
  logic chn_data_out_rsci_d_15_t_flag ;
  logic chn_data_out_rsci_d_15_r_flag ;
  assign chn_data_out_rsci_d_15_S = 344 ;
  logic chn_data_out_rsci_d_16;
  logic  chn_data_out_rsci_d_16_T ;
  logic  chn_data_out_rsci_d_16_PREV_VAL1 ;
  logic  chn_data_out_rsci_d_16_PREV_VAL2 ;
  logic  chn_data_out_rsci_d_16_R ;
  logic  chn_data_out_rsci_d_16_X ;
  logic  chn_data_out_rsci_d_16_C ;
  logic [13:0] chn_data_out_rsci_d_16_S ;
  logic chn_data_out_rsci_d_16_t_flag ;
  logic chn_data_out_rsci_d_16_r_flag ;
  assign chn_data_out_rsci_d_16_S = 345 ;
  logic chn_data_out_rsci_d_17;
  logic  chn_data_out_rsci_d_17_T ;
  logic  chn_data_out_rsci_d_17_PREV_VAL1 ;
  logic  chn_data_out_rsci_d_17_PREV_VAL2 ;
  logic  chn_data_out_rsci_d_17_R ;
  logic  chn_data_out_rsci_d_17_X ;
  logic  chn_data_out_rsci_d_17_C ;
  logic [13:0] chn_data_out_rsci_d_17_S ;
  logic chn_data_out_rsci_d_17_t_flag ;
  logic chn_data_out_rsci_d_17_r_flag ;
  assign chn_data_out_rsci_d_17_S = 346 ;
  logic [5:0] chn_data_out_rsci_d_6_1;
  logic [5:0]  chn_data_out_rsci_d_6_1_T ;
  logic [5:0]  chn_data_out_rsci_d_6_1_PREV_VAL1 ;
  logic [5:0]  chn_data_out_rsci_d_6_1_PREV_VAL2 ;
  logic [5:0]  chn_data_out_rsci_d_6_1_R ;
  logic [5:0]  chn_data_out_rsci_d_6_1_X ;
  logic [5:0]  chn_data_out_rsci_d_6_1_C ;
  logic [13:0] chn_data_out_rsci_d_6_1_S ;
  logic chn_data_out_rsci_d_6_1_t_flag ;
  logic chn_data_out_rsci_d_6_1_r_flag ;
  assign chn_data_out_rsci_d_6_1_S = 347 ;
  logic chn_data_out_rsci_d_7;
  logic  chn_data_out_rsci_d_7_T ;
  logic  chn_data_out_rsci_d_7_PREV_VAL1 ;
  logic  chn_data_out_rsci_d_7_PREV_VAL2 ;
  logic  chn_data_out_rsci_d_7_R ;
  logic  chn_data_out_rsci_d_7_X ;
  logic  chn_data_out_rsci_d_7_C ;
  logic [13:0] chn_data_out_rsci_d_7_S ;
  logic chn_data_out_rsci_d_7_t_flag ;
  logic chn_data_out_rsci_d_7_r_flag ;
  assign chn_data_out_rsci_d_7_S = 348 ;
  logic chn_data_out_rsci_d_8;
  logic  chn_data_out_rsci_d_8_T ;
  logic  chn_data_out_rsci_d_8_PREV_VAL1 ;
  logic  chn_data_out_rsci_d_8_PREV_VAL2 ;
  logic  chn_data_out_rsci_d_8_R ;
  logic  chn_data_out_rsci_d_8_X ;
  logic  chn_data_out_rsci_d_8_C ;
  logic [13:0] chn_data_out_rsci_d_8_S ;
  logic chn_data_out_rsci_d_8_t_flag ;
  logic chn_data_out_rsci_d_8_r_flag ;
  assign chn_data_out_rsci_d_8_S = 349 ;
  logic chn_data_out_rsci_d_9;
  logic  chn_data_out_rsci_d_9_T ;
  logic  chn_data_out_rsci_d_9_PREV_VAL1 ;
  logic  chn_data_out_rsci_d_9_PREV_VAL2 ;
  logic  chn_data_out_rsci_d_9_R ;
  logic  chn_data_out_rsci_d_9_X ;
  logic  chn_data_out_rsci_d_9_C ;
  logic [13:0] chn_data_out_rsci_d_9_S ;
  logic chn_data_out_rsci_d_9_t_flag ;
  logic chn_data_out_rsci_d_9_r_flag ;
  assign chn_data_out_rsci_d_9_S = 350 ;
  logic chn_data_out_rsci_iswt0;
  logic  chn_data_out_rsci_iswt0_T ;
  logic  chn_data_out_rsci_iswt0_PREV_VAL1 ;
  logic  chn_data_out_rsci_iswt0_PREV_VAL2 ;
  logic  chn_data_out_rsci_iswt0_R ;
  logic  chn_data_out_rsci_iswt0_X ;
  logic  chn_data_out_rsci_iswt0_C ;
  logic [13:0] chn_data_out_rsci_iswt0_S ;
  logic chn_data_out_rsci_iswt0_t_flag ;
  logic chn_data_out_rsci_iswt0_r_flag ;
  assign chn_data_out_rsci_iswt0_S = 351 ;
  input chn_data_out_rsci_oswt;
  input chn_data_out_rsci_oswt_T ;
  input [13:0] chn_data_out_rsci_oswt_S ;
  output chn_data_out_rsci_oswt_R ;
  output chn_data_out_rsci_oswt_X ;
  output chn_data_out_rsci_oswt_C ;
  output chn_data_out_rsci_oswt_unreg;
  logic chn_data_out_rsci_oswt_unreg ;
  output chn_data_out_rsci_oswt_unreg_T ;
  logic chn_data_out_rsci_oswt_unreg_T ;
  logic chn_data_out_rsci_oswt_unreg_R ;
  logic chn_data_out_rsci_oswt_unreg_C ;
  logic chn_data_out_rsci_oswt_unreg_X ;
  logic [13:0] chn_data_out_rsci_oswt_unreg_S ;
  input chn_data_out_rsci_oswt_unreg_R0 ;
  input chn_data_out_rsci_oswt_unreg_C0 ;
  input chn_data_out_rsci_oswt_unreg_X0 ;
  output [13:0] chn_data_out_rsci_oswt_unreg_S ;
  logic chn_data_out_rsci_wen_comp;
  logic chn_data_out_rsci_wen_comp_T ;
  logic chn_data_out_rsci_wen_comp_R ;
  logic chn_data_out_rsci_wen_comp_C ;
  logic chn_data_out_rsci_wen_comp_X ;
  logic [13:0] chn_data_out_rsci_wen_comp_S ;
  logic core_wen;
  logic core_wen_T ;
  logic core_wen_R ;
  logic core_wen_C ;
  logic core_wen_X ;
  logic [13:0] core_wen_S ;
  logic core_wten;
  logic core_wten_T ;
  logic core_wten_R ;
  logic core_wten_C ;
  logic core_wten_X ;
  logic [13:0] core_wten_S ;
  logic equal_tmp_2;
  logic  equal_tmp_2_T ;
  logic  equal_tmp_2_PREV_VAL1 ;
  logic  equal_tmp_2_PREV_VAL2 ;
  logic  equal_tmp_2_R ;
  logic  equal_tmp_2_X ;
  logic  equal_tmp_2_C ;
  logic [13:0] equal_tmp_2_S ;
  logic equal_tmp_2_t_flag ;
  logic equal_tmp_2_r_flag ;
  assign equal_tmp_2_S = 352 ;
  logic [1:0] fsm_output;
  logic [1:0] fsm_output_T ;
  logic [1:0] fsm_output_R ;
  logic [1:0] fsm_output_C ;
  logic [1:0] fsm_output_X ;
  logic [13:0] fsm_output_S ;
  logic [16:0] i_data_sva_1_16_0_1;
  logic [16:0]  i_data_sva_1_16_0_1_T ;
  logic [16:0]  i_data_sva_1_16_0_1_PREV_VAL1 ;
  logic [16:0]  i_data_sva_1_16_0_1_PREV_VAL2 ;
  logic [16:0]  i_data_sva_1_16_0_1_R ;
  logic [16:0]  i_data_sva_1_16_0_1_X ;
  logic [16:0]  i_data_sva_1_16_0_1_C ;
  logic [13:0] i_data_sva_1_16_0_1_S ;
  logic i_data_sva_1_16_0_1_t_flag ;
  logic i_data_sva_1_16_0_1_r_flag ;
  assign i_data_sva_1_16_0_1_S = 353 ;
  logic [14:0] i_data_sva_2_14_0_1;
  logic [14:0]  i_data_sva_2_14_0_1_T ;
  logic [14:0]  i_data_sva_2_14_0_1_PREV_VAL1 ;
  logic [14:0]  i_data_sva_2_14_0_1_PREV_VAL2 ;
  logic [14:0]  i_data_sva_2_14_0_1_R ;
  logic [14:0]  i_data_sva_2_14_0_1_X ;
  logic [14:0]  i_data_sva_2_14_0_1_C ;
  logic [13:0] i_data_sva_2_14_0_1_S ;
  logic i_data_sva_2_14_0_1_t_flag ;
  logic i_data_sva_2_14_0_1_r_flag ;
  assign i_data_sva_2_14_0_1_S = 354 ;
  logic i_data_sva_2_16_1;
  logic  i_data_sva_2_16_1_T ;
  logic  i_data_sva_2_16_1_PREV_VAL1 ;
  logic  i_data_sva_2_16_1_PREV_VAL2 ;
  logic  i_data_sva_2_16_1_R ;
  logic  i_data_sva_2_16_1_X ;
  logic  i_data_sva_2_16_1_C ;
  logic [13:0] i_data_sva_2_16_1_S ;
  logic i_data_sva_2_16_1_t_flag ;
  logic i_data_sva_2_16_1_r_flag ;
  assign i_data_sva_2_16_1_S = 355 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_4_T ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_4_PREV_VAL1 ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_4_PREV_VAL2 ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_4_R ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_4_X ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_4_C ;
  logic [13:0] io_read_cfg_precision_rsc_svs_st_4_S ;
  logic io_read_cfg_precision_rsc_svs_st_4_t_flag ;
  logic io_read_cfg_precision_rsc_svs_st_4_r_flag ;
  assign io_read_cfg_precision_rsc_svs_st_4_S = 356 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_5_T ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_5_PREV_VAL1 ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_5_PREV_VAL2 ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_5_R ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_5_X ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_5_C ;
  logic [13:0] io_read_cfg_precision_rsc_svs_st_5_S ;
  logic io_read_cfg_precision_rsc_svs_st_5_t_flag ;
  logic io_read_cfg_precision_rsc_svs_st_5_r_flag ;
  assign io_read_cfg_precision_rsc_svs_st_5_S = 357 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_6;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_6_T ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_6_PREV_VAL1 ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_6_PREV_VAL2 ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_6_R ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_6_X ;
  logic [1:0]  io_read_cfg_precision_rsc_svs_st_6_C ;
  logic [13:0] io_read_cfg_precision_rsc_svs_st_6_S ;
  logic io_read_cfg_precision_rsc_svs_st_6_t_flag ;
  logic io_read_cfg_precision_rsc_svs_st_6_r_flag ;
  assign io_read_cfg_precision_rsc_svs_st_6_S = 358 ;
  logic main_stage_en_1;
  logic main_stage_en_1_T ;
  logic main_stage_en_1_R ;
  logic main_stage_en_1_C ;
  logic main_stage_en_1_X ;
  logic [13:0] main_stage_en_1_S ;
  logic main_stage_v_1;
  logic  main_stage_v_1_T ;
  logic  main_stage_v_1_PREV_VAL1 ;
  logic  main_stage_v_1_PREV_VAL2 ;
  logic  main_stage_v_1_R ;
  logic  main_stage_v_1_X ;
  logic  main_stage_v_1_C ;
  logic [13:0] main_stage_v_1_S ;
  logic main_stage_v_1_t_flag ;
  logic main_stage_v_1_r_flag ;
  assign main_stage_v_1_S = 359 ;
  logic main_stage_v_1_mx0c1;
  logic main_stage_v_1_mx0c1_T ;
  logic main_stage_v_1_mx0c1_R ;
  logic main_stage_v_1_mx0c1_C ;
  logic main_stage_v_1_mx0c1_X ;
  logic [13:0] main_stage_v_1_mx0c1_S ;
  logic main_stage_v_2;
  logic  main_stage_v_2_T ;
  logic  main_stage_v_2_PREV_VAL1 ;
  logic  main_stage_v_2_PREV_VAL2 ;
  logic  main_stage_v_2_R ;
  logic  main_stage_v_2_X ;
  logic  main_stage_v_2_C ;
  logic [13:0] main_stage_v_2_S ;
  logic main_stage_v_2_t_flag ;
  logic main_stage_v_2_r_flag ;
  assign main_stage_v_2_S = 360 ;
  logic main_stage_v_2_mx0c1;
  logic main_stage_v_2_mx0c1_T ;
  logic main_stage_v_2_mx0c1_R ;
  logic main_stage_v_2_mx0c1_C ;
  logic main_stage_v_2_mx0c1_X ;
  logic [13:0] main_stage_v_2_mx0c1_S ;
  logic main_stage_v_3;
  logic  main_stage_v_3_T ;
  logic  main_stage_v_3_PREV_VAL1 ;
  logic  main_stage_v_3_PREV_VAL2 ;
  logic  main_stage_v_3_R ;
  logic  main_stage_v_3_X ;
  logic  main_stage_v_3_C ;
  logic [13:0] main_stage_v_3_S ;
  logic main_stage_v_3_t_flag ;
  logic main_stage_v_3_r_flag ;
  assign main_stage_v_3_S = 361 ;
  logic main_stage_v_3_mx0c1;
  logic main_stage_v_3_mx0c1_T ;
  logic main_stage_v_3_mx0c1_R ;
  logic main_stage_v_3_mx0c1_C ;
  logic main_stage_v_3_mx0c1_X ;
  logic [13:0] main_stage_v_3_mx0c1_S ;
  logic mux_10_nl;
  logic mux_10_nl_T ;
  logic mux_10_nl_R ;
  logic mux_10_nl_C ;
  logic mux_10_nl_X ;
  logic [13:0] mux_10_nl_S ;
  logic mux_11_nl;
  logic mux_11_nl_T ;
  logic mux_11_nl_R ;
  logic mux_11_nl_C ;
  logic mux_11_nl_X ;
  logic [13:0] mux_11_nl_S ;
  logic mux_12_nl;
  logic mux_12_nl_T ;
  logic mux_12_nl_R ;
  logic mux_12_nl_C ;
  logic mux_12_nl_X ;
  logic [13:0] mux_12_nl_S ;
  logic mux_15_nl;
  logic mux_15_nl_T ;
  logic mux_15_nl_R ;
  logic mux_15_nl_C ;
  logic mux_15_nl_X ;
  logic [13:0] mux_15_nl_S ;
  logic mux_16_nl;
  logic mux_16_nl_T ;
  logic mux_16_nl_R ;
  logic mux_16_nl_C ;
  logic mux_16_nl_X ;
  logic [13:0] mux_16_nl_S ;
  logic mux_17_nl;
  logic mux_17_nl_T ;
  logic mux_17_nl_R ;
  logic mux_17_nl_C ;
  logic mux_17_nl_X ;
  logic [13:0] mux_17_nl_S ;
  logic mux_18_nl;
  logic mux_18_nl_T ;
  logic mux_18_nl_R ;
  logic mux_18_nl_C ;
  logic mux_18_nl_X ;
  logic [13:0] mux_18_nl_S ;
  logic mux_19_nl;
  logic mux_19_nl_T ;
  logic mux_19_nl_R ;
  logic mux_19_nl_C ;
  logic mux_19_nl_X ;
  logic [13:0] mux_19_nl_S ;
  logic mux_20_nl;
  logic mux_20_nl_T ;
  logic mux_20_nl_R ;
  logic mux_20_nl_C ;
  logic mux_20_nl_X ;
  logic [13:0] mux_20_nl_S ;
  logic mux_21_nl;
  logic mux_21_nl_T ;
  logic mux_21_nl_R ;
  logic mux_21_nl_C ;
  logic mux_21_nl_X ;
  logic [13:0] mux_21_nl_S ;
  logic mux_22_nl;
  logic mux_22_nl_T ;
  logic mux_22_nl_R ;
  logic mux_22_nl_C ;
  logic mux_22_nl_X ;
  logic [13:0] mux_22_nl_S ;
  logic mux_23_nl;
  logic mux_23_nl_T ;
  logic mux_23_nl_R ;
  logic mux_23_nl_C ;
  logic mux_23_nl_X ;
  logic [13:0] mux_23_nl_S ;
  logic mux_24_nl;
  logic mux_24_nl_T ;
  logic mux_24_nl_R ;
  logic mux_24_nl_C ;
  logic mux_24_nl_X ;
  logic [13:0] mux_24_nl_S ;
  logic mux_28_nl;
  logic mux_28_nl_T ;
  logic mux_28_nl_R ;
  logic mux_28_nl_C ;
  logic mux_28_nl_X ;
  logic [13:0] mux_28_nl_S ;
  logic mux_32_nl;
  logic mux_32_nl_T ;
  logic mux_32_nl_R ;
  logic mux_32_nl_C ;
  logic mux_32_nl_X ;
  logic [13:0] mux_32_nl_S ;
  logic mux_33_nl;
  logic mux_33_nl_T ;
  logic mux_33_nl_R ;
  logic mux_33_nl_C ;
  logic mux_33_nl_X ;
  logic [13:0] mux_33_nl_S ;
  logic mux_39_nl;
  logic mux_39_nl_T ;
  logic mux_39_nl_R ;
  logic mux_39_nl_C ;
  logic mux_39_nl_X ;
  logic [13:0] mux_39_nl_S ;
  logic mux_40_nl;
  logic mux_40_nl_T ;
  logic mux_40_nl_R ;
  logic mux_40_nl_C ;
  logic mux_40_nl_X ;
  logic [13:0] mux_40_nl_S ;
  logic mux_41_nl;
  logic mux_41_nl_T ;
  logic mux_41_nl_R ;
  logic mux_41_nl_C ;
  logic mux_41_nl_X ;
  logic [13:0] mux_41_nl_S ;
  logic mux_42_nl;
  logic mux_42_nl_T ;
  logic mux_42_nl_R ;
  logic mux_42_nl_C ;
  logic mux_42_nl_X ;
  logic [13:0] mux_42_nl_S ;
  logic mux_43_nl;
  logic mux_43_nl_T ;
  logic mux_43_nl_R ;
  logic mux_43_nl_C ;
  logic mux_43_nl_X ;
  logic [13:0] mux_43_nl_S ;
  logic mux_44_nl;
  logic mux_44_nl_T ;
  logic mux_44_nl_R ;
  logic mux_44_nl_C ;
  logic mux_44_nl_X ;
  logic [13:0] mux_44_nl_S ;
  logic mux_45_nl;
  logic mux_45_nl_T ;
  logic mux_45_nl_R ;
  logic mux_45_nl_C ;
  logic mux_45_nl_X ;
  logic [13:0] mux_45_nl_S ;
  logic mux_46_nl;
  logic mux_46_nl_T ;
  logic mux_46_nl_R ;
  logic mux_46_nl_C ;
  logic mux_46_nl_X ;
  logic [13:0] mux_46_nl_S ;
  logic mux_47_nl;
  logic mux_47_nl_T ;
  logic mux_47_nl_R ;
  logic mux_47_nl_C ;
  logic mux_47_nl_X ;
  logic [13:0] mux_47_nl_S ;
  logic mux_48_nl;
  logic mux_48_nl_T ;
  logic mux_48_nl_R ;
  logic mux_48_nl_C ;
  logic mux_48_nl_X ;
  logic [13:0] mux_48_nl_S ;
  logic mux_50_nl;
  logic mux_50_nl_T ;
  logic mux_50_nl_R ;
  logic mux_50_nl_C ;
  logic mux_50_nl_X ;
  logic [13:0] mux_50_nl_S ;
  logic mux_51_nl;
  logic mux_51_nl_T ;
  logic mux_51_nl_R ;
  logic mux_51_nl_C ;
  logic mux_51_nl_X ;
  logic [13:0] mux_51_nl_S ;
  logic mux_52_nl;
  logic mux_52_nl_T ;
  logic mux_52_nl_R ;
  logic mux_52_nl_C ;
  logic mux_52_nl_X ;
  logic [13:0] mux_52_nl_S ;
  logic mux_56_nl;
  logic mux_56_nl_T ;
  logic mux_56_nl_R ;
  logic mux_56_nl_C ;
  logic mux_56_nl_X ;
  logic [13:0] mux_56_nl_S ;
  logic mux_57_nl;
  logic mux_57_nl_T ;
  logic mux_57_nl_R ;
  logic mux_57_nl_C ;
  logic mux_57_nl_X ;
  logic [13:0] mux_57_nl_S ;
  logic mux_59_nl;
  logic mux_59_nl_T ;
  logic mux_59_nl_R ;
  logic mux_59_nl_C ;
  logic mux_59_nl_X ;
  logic [13:0] mux_59_nl_S ;
  logic mux_60_nl;
  logic mux_60_nl_T ;
  logic mux_60_nl_R ;
  logic mux_60_nl_C ;
  logic mux_60_nl_X ;
  logic [13:0] mux_60_nl_S ;
  logic mux_61_nl;
  logic mux_61_nl_T ;
  logic mux_61_nl_R ;
  logic mux_61_nl_C ;
  logic mux_61_nl_X ;
  logic [13:0] mux_61_nl_S ;
  logic mux_62_nl;
  logic mux_62_nl_T ;
  logic mux_62_nl_R ;
  logic mux_62_nl_C ;
  logic mux_62_nl_X ;
  logic [13:0] mux_62_nl_S ;
  logic mux_63_nl;
  logic mux_63_nl_T ;
  logic mux_63_nl_R ;
  logic mux_63_nl_C ;
  logic mux_63_nl_X ;
  logic [13:0] mux_63_nl_S ;
  logic mux_64_nl;
  logic mux_64_nl_T ;
  logic mux_64_nl_R ;
  logic mux_64_nl_C ;
  logic mux_64_nl_X ;
  logic [13:0] mux_64_nl_S ;
  logic mux_65_nl;
  logic mux_65_nl_T ;
  logic mux_65_nl_R ;
  logic mux_65_nl_C ;
  logic mux_65_nl_X ;
  logic [13:0] mux_65_nl_S ;
  logic mux_66_nl;
  logic mux_66_nl_T ;
  logic mux_66_nl_R ;
  logic mux_66_nl_C ;
  logic mux_66_nl_X ;
  logic [13:0] mux_66_nl_S ;
  logic mux_67_nl;
  logic mux_67_nl_T ;
  logic mux_67_nl_R ;
  logic mux_67_nl_C ;
  logic mux_67_nl_X ;
  logic [13:0] mux_67_nl_S ;
  logic mux_68_nl;
  logic mux_68_nl_T ;
  logic mux_68_nl_R ;
  logic mux_68_nl_C ;
  logic mux_68_nl_X ;
  logic [13:0] mux_68_nl_S ;
  logic mux_69_nl;
  logic mux_69_nl_T ;
  logic mux_69_nl_R ;
  logic mux_69_nl_C ;
  logic mux_69_nl_X ;
  logic [13:0] mux_69_nl_S ;
  logic mux_70_nl;
  logic mux_70_nl_T ;
  logic mux_70_nl_R ;
  logic mux_70_nl_C ;
  logic mux_70_nl_X ;
  logic [13:0] mux_70_nl_S ;
  logic mux_71_nl;
  logic mux_71_nl_T ;
  logic mux_71_nl_R ;
  logic mux_71_nl_C ;
  logic mux_71_nl_X ;
  logic [13:0] mux_71_nl_S ;
  logic mux_72_nl;
  logic mux_72_nl_T ;
  logic mux_72_nl_R ;
  logic mux_72_nl_C ;
  logic mux_72_nl_X ;
  logic [13:0] mux_72_nl_S ;
  logic mux_73_nl;
  logic mux_73_nl_T ;
  logic mux_73_nl_R ;
  logic mux_73_nl_C ;
  logic mux_73_nl_X ;
  logic [13:0] mux_73_nl_S ;
  logic mux_75_itm;
  logic mux_75_itm_T ;
  logic mux_75_itm_R ;
  logic mux_75_itm_C ;
  logic mux_75_itm_X ;
  logic [13:0] mux_75_itm_S ;
  logic mux_76_nl;
  logic mux_76_nl_T ;
  logic mux_76_nl_R ;
  logic mux_76_nl_C ;
  logic mux_76_nl_X ;
  logic [13:0] mux_76_nl_S ;
  logic mux_77_nl;
  logic mux_77_nl_T ;
  logic mux_77_nl_R ;
  logic mux_77_nl_C ;
  logic mux_77_nl_X ;
  logic [13:0] mux_77_nl_S ;
  logic mux_78_nl;
  logic mux_78_nl_T ;
  logic mux_78_nl_R ;
  logic mux_78_nl_C ;
  logic mux_78_nl_X ;
  logic [13:0] mux_78_nl_S ;
  logic mux_80_nl;
  logic mux_80_nl_T ;
  logic mux_80_nl_R ;
  logic mux_80_nl_C ;
  logic mux_80_nl_X ;
  logic [13:0] mux_80_nl_S ;
  logic mux_81_nl;
  logic mux_81_nl_T ;
  logic mux_81_nl_R ;
  logic mux_81_nl_C ;
  logic mux_81_nl_X ;
  logic [13:0] mux_81_nl_S ;
  logic mux_82_nl;
  logic mux_82_nl_T ;
  logic mux_82_nl_R ;
  logic mux_82_nl_C ;
  logic mux_82_nl_X ;
  logic [13:0] mux_82_nl_S ;
  logic mux_83_nl;
  logic mux_83_nl_T ;
  logic mux_83_nl_R ;
  logic mux_83_nl_C ;
  logic mux_83_nl_X ;
  logic [13:0] mux_83_nl_S ;
  logic mux_84_tmp;
  logic mux_84_tmp_T ;
  logic mux_84_tmp_R ;
  logic mux_84_tmp_C ;
  logic mux_84_tmp_X ;
  logic [13:0] mux_84_tmp_S ;
  logic mux_85_nl;
  logic mux_85_nl_T ;
  logic mux_85_nl_R ;
  logic mux_85_nl_C ;
  logic mux_85_nl_X ;
  logic [13:0] mux_85_nl_S ;
  logic mux_87_nl;
  logic mux_87_nl_T ;
  logic mux_87_nl_R ;
  logic mux_87_nl_C ;
  logic mux_87_nl_X ;
  logic [13:0] mux_87_nl_S ;
  logic mux_88_nl;
  logic mux_88_nl_T ;
  logic mux_88_nl_R ;
  logic mux_88_nl_C ;
  logic mux_88_nl_X ;
  logic [13:0] mux_88_nl_S ;
  logic mux_8_nl;
  logic mux_8_nl_T ;
  logic mux_8_nl_R ;
  logic mux_8_nl_C ;
  logic mux_8_nl_X ;
  logic [13:0] mux_8_nl_S ;
  logic mux_9_nl;
  logic mux_9_nl_T ;
  logic mux_9_nl_R ;
  logic mux_9_nl_C ;
  logic mux_9_nl_X ;
  logic [13:0] mux_9_nl_S ;
  logic mux_nl;
  logic mux_nl_T ;
  logic mux_nl_R ;
  logic mux_nl_C ;
  logic mux_nl_X ;
  logic [13:0] mux_nl_S ;
  logic mux_tmp_22;
  logic mux_tmp_22_T ;
  logic mux_tmp_22_R ;
  logic mux_tmp_22_C ;
  logic mux_tmp_22_X ;
  logic [13:0] mux_tmp_22_S ;
  logic mux_tmp_41;
  logic mux_tmp_41_T ;
  logic mux_tmp_41_R ;
  logic mux_tmp_41_C ;
  logic mux_tmp_41_X ;
  logic [13:0] mux_tmp_41_S ;
  logic mux_tmp_50;
  logic mux_tmp_50_T ;
  logic mux_tmp_50_R ;
  logic mux_tmp_50_C ;
  logic mux_tmp_50_X ;
  logic [13:0] mux_tmp_50_S ;
  logic mux_tmp_66;
  logic mux_tmp_66_T ;
  logic mux_tmp_66_R ;
  logic mux_tmp_66_C ;
  logic mux_tmp_66_X ;
  logic [13:0] mux_tmp_66_S ;
  logic nand_12_nl;
  logic nand_12_nl_T ;
  logic nand_12_nl_R ;
  logic nand_12_nl_C ;
  logic nand_12_nl_X ;
  logic [13:0] nand_12_nl_S ;
  logic nand_1_nl;
  logic nand_1_nl_T ;
  logic nand_1_nl_R ;
  logic nand_1_nl_C ;
  logic nand_1_nl_X ;
  logic [13:0] nand_1_nl_S ;
  logic nand_7_nl;
  logic nand_7_nl_T ;
  logic nand_7_nl_R ;
  logic nand_7_nl_C ;
  logic nand_7_nl_X ;
  logic [13:0] nand_7_nl_S ;
  logic nand_9_nl;
  logic nand_9_nl_T ;
  logic nand_9_nl_R ;
  logic nand_9_nl_C ;
  logic nand_9_nl_X ;
  logic [13:0] nand_9_nl_S ;
  logic [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl;
  logic [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_T ;
  logic [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R ;
  logic [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C ;
  logic [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X ;
  logic [13:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_S ;
  logic [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl;
  logic [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_T ;
  logic [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R ;
  logic [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C ;
  logic [7:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X ;
  logic [13:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_S ;
  logic [5:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva;
  logic [5:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_T ;
  logic [5:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R ;
  logic [5:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C ;
  logic [5:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X ;
  logic [13:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_S ;
  logic [6:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl;
  logic [6:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T ;
  logic [6:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R ;
  logic [6:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C ;
  logic [6:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X ;
  logic [13:0] nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_S ;
  logic [6:0] nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s;
  logic [6:0] nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_T ;
  logic [6:0] nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_R ;
  logic [6:0] nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_C ;
  logic [6:0] nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_X ;
  logic [13:0] nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_S ;
  logic [9:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a;
  logic [9:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a_T ;
  logic [9:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a_R ;
  logic [9:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a_C ;
  logic [9:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a_X ;
  logic [13:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a_S ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_T ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X ;
  logic [13:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_S ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_T ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_R ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_C ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_X ;
  logic [13:0] nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_S ;
  logic [11:0] nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva;
  logic [11:0] nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_T ;
  logic [11:0] nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R ;
  logic [11:0] nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C ;
  logic [11:0] nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X ;
  logic [13:0] nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_S ;
  logic [11:0] nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva;
  logic [11:0] nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_T ;
  logic [11:0] nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_R ;
  logic [11:0] nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_C ;
  logic [11:0] nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X ;
  logic [13:0] nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_S ;
  logic [17:0] nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d;
  logic [17:0] nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_T ;
  logic [17:0] nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_R ;
  logic [17:0] nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_C ;
  logic [17:0] nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_X ;
  logic [13:0] nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_S ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X ;
  logic [13:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_S ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X ;
  logic [13:0] nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_S ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X ;
  logic [13:0] nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_S ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl_T ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl_R ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl_C ;
  logic [9:0] nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl_X ;
  logic [13:0] nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl_S ;
  logic [17:0] nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl;
  logic [17:0] nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T ;
  logic [17:0] nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R ;
  logic [17:0] nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C ;
  logic [17:0] nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X ;
  logic [13:0] nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_S ;
  logic [17:0] nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl;
  logic [17:0] nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl_T ;
  logic [17:0] nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl_R ;
  logic [17:0] nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl_C ;
  logic [17:0] nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl_X ;
  logic [13:0] nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl_S ;
  logic [104:0] nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a;
  logic [104:0] nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_T ;
  logic [104:0] nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_R ;
  logic [104:0] nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_C ;
  logic [104:0] nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_X ;
  logic [13:0] nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_S ;
  logic [43:0] nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp;
  logic [43:0] nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T ;
  logic [43:0] nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R ;
  logic [43:0] nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C ;
  logic [43:0] nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X ;
  logic [13:0] nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_S ;
  logic [104:0] nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a;
  logic [104:0] nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_T ;
  logic [104:0] nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_R ;
  logic [104:0] nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_C ;
  logic [104:0] nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_X ;
  logic [13:0] nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_S ;
  logic [43:0] nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp;
  logic [43:0] nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T ;
  logic [43:0] nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R ;
  logic [43:0] nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C ;
  logic [43:0] nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X ;
  logic [13:0] nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_S ;
  logic [112:0] nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a;
  logic [112:0] nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_T ;
  logic [112:0] nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_R ;
  logic [112:0] nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_C ;
  logic [112:0] nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_X ;
  logic [13:0] nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_S ;
  logic [51:0] nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva;
  logic [51:0] nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T ;
  logic [51:0] nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R ;
  logic [51:0] nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C ;
  logic [51:0] nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X ;
  logic [13:0] nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_S ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2;
  logic [25:0] nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_T ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_R ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_C ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_X ;
  logic [13:0] nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_S ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_o_acc_itm_2;
  logic [25:0] nl_IntSubExt_25U_25U_26U_o_acc_itm_2_T ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_o_acc_itm_2_R ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_o_acc_itm_2_C ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_o_acc_itm_2_X ;
  logic [13:0] nl_IntSubExt_25U_25U_26U_o_acc_itm_2_S ;
  logic [34:0] nl_IntSubExt_33U_32U_34U_o_acc_nl;
  logic [34:0] nl_IntSubExt_33U_32U_34U_o_acc_nl_T ;
  logic [34:0] nl_IntSubExt_33U_32U_34U_o_acc_nl_R ;
  logic [34:0] nl_IntSubExt_33U_32U_34U_o_acc_nl_C ;
  logic [34:0] nl_IntSubExt_33U_32U_34U_o_acc_nl_X ;
  logic [13:0] nl_IntSubExt_33U_32U_34U_o_acc_nl_S ;
  logic nor_10_cse;
  logic nor_10_cse_T ;
  logic nor_10_cse_R ;
  logic nor_10_cse_C ;
  logic nor_10_cse_X ;
  logic [13:0] nor_10_cse_S ;
  logic nor_43_nl;
  logic nor_43_nl_T ;
  logic nor_43_nl_R ;
  logic nor_43_nl_C ;
  logic nor_43_nl_X ;
  logic [13:0] nor_43_nl_S ;
  logic nor_44_nl;
  logic nor_44_nl_T ;
  logic nor_44_nl_R ;
  logic nor_44_nl_C ;
  logic nor_44_nl_X ;
  logic [13:0] nor_44_nl_S ;
  logic nor_45_nl;
  logic nor_45_nl_T ;
  logic nor_45_nl_R ;
  logic nor_45_nl_C ;
  logic nor_45_nl_X ;
  logic [13:0] nor_45_nl_S ;
  logic nor_46_nl;
  logic nor_46_nl_T ;
  logic nor_46_nl_R ;
  logic nor_46_nl_C ;
  logic nor_46_nl_X ;
  logic [13:0] nor_46_nl_S ;
  logic nor_49_nl;
  logic nor_49_nl_T ;
  logic nor_49_nl_R ;
  logic nor_49_nl_C ;
  logic nor_49_nl_X ;
  logic [13:0] nor_49_nl_S ;
  logic nor_52_nl;
  logic nor_52_nl_T ;
  logic nor_52_nl_R ;
  logic nor_52_nl_C ;
  logic nor_52_nl_X ;
  logic [13:0] nor_52_nl_S ;
  logic nor_53_nl;
  logic nor_53_nl_T ;
  logic nor_53_nl_R ;
  logic nor_53_nl_C ;
  logic nor_53_nl_X ;
  logic [13:0] nor_53_nl_S ;
  logic nor_54_nl;
  logic nor_54_nl_T ;
  logic nor_54_nl_R ;
  logic nor_54_nl_C ;
  logic nor_54_nl_X ;
  logic [13:0] nor_54_nl_S ;
  logic nor_55_nl;
  logic nor_55_nl_T ;
  logic nor_55_nl_R ;
  logic nor_55_nl_C ;
  logic nor_55_nl_X ;
  logic [13:0] nor_55_nl_S ;
  logic nor_60_nl;
  logic nor_60_nl_T ;
  logic nor_60_nl_R ;
  logic nor_60_nl_C ;
  logic nor_60_nl_X ;
  logic [13:0] nor_60_nl_S ;
  logic nor_61_nl;
  logic nor_61_nl_T ;
  logic nor_61_nl_R ;
  logic nor_61_nl_C ;
  logic nor_61_nl_X ;
  logic [13:0] nor_61_nl_S ;
  logic nor_62_nl;
  logic nor_62_nl_T ;
  logic nor_62_nl_R ;
  logic nor_62_nl_C ;
  logic nor_62_nl_X ;
  logic [13:0] nor_62_nl_S ;
  logic nor_63_nl;
  logic nor_63_nl_T ;
  logic nor_63_nl_R ;
  logic nor_63_nl_C ;
  logic nor_63_nl_X ;
  logic [13:0] nor_63_nl_S ;
  logic nor_67_nl;
  logic nor_67_nl_T ;
  logic nor_67_nl_R ;
  logic nor_67_nl_C ;
  logic nor_67_nl_X ;
  logic [13:0] nor_67_nl_S ;
  logic nor_69_nl;
  logic nor_69_nl_T ;
  logic nor_69_nl_R ;
  logic nor_69_nl_C ;
  logic nor_69_nl_X ;
  logic [13:0] nor_69_nl_S ;
  logic nor_70_nl;
  logic nor_70_nl_T ;
  logic nor_70_nl_R ;
  logic nor_70_nl_C ;
  logic nor_70_nl_X ;
  logic [13:0] nor_70_nl_S ;
  logic nor_73_nl;
  logic nor_73_nl_T ;
  logic nor_73_nl_R ;
  logic nor_73_nl_C ;
  logic nor_73_nl_X ;
  logic [13:0] nor_73_nl_S ;
  logic nor_77_cse;
  logic nor_77_cse_T ;
  logic nor_77_cse_R ;
  logic nor_77_cse_C ;
  logic nor_77_cse_X ;
  logic [13:0] nor_77_cse_S ;
  logic nor_78_nl;
  logic nor_78_nl_T ;
  logic nor_78_nl_R ;
  logic nor_78_nl_C ;
  logic nor_78_nl_X ;
  logic [13:0] nor_78_nl_S ;
  logic nor_82_cse;
  logic nor_82_cse_T ;
  logic nor_82_cse_R ;
  logic nor_82_cse_C ;
  logic nor_82_cse_X ;
  logic [13:0] nor_82_cse_S ;
  logic nor_87_nl;
  logic nor_87_nl_T ;
  logic nor_87_nl_R ;
  logic nor_87_nl_C ;
  logic nor_87_nl_X ;
  logic [13:0] nor_87_nl_S ;
  logic nor_93_nl;
  logic nor_93_nl_T ;
  logic nor_93_nl_R ;
  logic nor_93_nl_C ;
  logic nor_93_nl_X ;
  logic [13:0] nor_93_nl_S ;
  logic nor_95_nl;
  logic nor_95_nl_T ;
  logic nor_95_nl_R ;
  logic nor_95_nl_C ;
  logic nor_95_nl_X ;
  logic [13:0] nor_95_nl_S ;
  logic nor_dfs;
  logic nor_dfs_T ;
  logic nor_dfs_R ;
  logic nor_dfs_C ;
  logic nor_dfs_X ;
  logic [13:0] nor_dfs_S ;
  logic nor_nl;
  logic nor_nl_T ;
  logic nor_nl_R ;
  logic nor_nl_C ;
  logic nor_nl_X ;
  logic [13:0] nor_nl_S ;
  logic nor_tmp;
  logic nor_tmp_T ;
  logic nor_tmp_R ;
  logic nor_tmp_C ;
  logic nor_tmp_X ;
  logic [13:0] nor_tmp_S ;
  logic nor_tmp_26;
  logic nor_tmp_26_T ;
  logic nor_tmp_26_R ;
  logic nor_tmp_26_C ;
  logic nor_tmp_26_X ;
  logic [13:0] nor_tmp_26_S ;
  logic nor_tmp_29;
  logic nor_tmp_29_T ;
  logic nor_tmp_29_R ;
  logic nor_tmp_29_C ;
  logic nor_tmp_29_X ;
  logic [13:0] nor_tmp_29_S ;
  logic nor_tmp_42;
  logic  nor_tmp_42_T ;
  logic  nor_tmp_42_PREV_VAL1 ;
  logic  nor_tmp_42_PREV_VAL2 ;
  logic  nor_tmp_42_R ;
  logic  nor_tmp_42_X ;
  logic  nor_tmp_42_C ;
  logic [13:0] nor_tmp_42_S ;
  logic nor_tmp_42_t_flag ;
  logic nor_tmp_42_r_flag ;
  assign nor_tmp_42_S = 362 ;
  logic nor_tmp_43;
  logic  nor_tmp_43_T ;
  logic  nor_tmp_43_PREV_VAL1 ;
  logic  nor_tmp_43_PREV_VAL2 ;
  logic  nor_tmp_43_R ;
  logic  nor_tmp_43_X ;
  logic  nor_tmp_43_C ;
  logic [13:0] nor_tmp_43_S ;
  logic nor_tmp_43_t_flag ;
  logic nor_tmp_43_r_flag ;
  assign nor_tmp_43_S = 363 ;
  logic not_tmp_24;
  logic not_tmp_24_T ;
  logic not_tmp_24_R ;
  logic not_tmp_24_C ;
  logic not_tmp_24_X ;
  logic [13:0] not_tmp_24_S ;
  logic not_tmp_25;
  logic not_tmp_25_T ;
  logic not_tmp_25_R ;
  logic not_tmp_25_C ;
  logic not_tmp_25_X ;
  logic [13:0] not_tmp_25_S ;
  logic not_tmp_42;
  logic not_tmp_42_T ;
  logic not_tmp_42_R ;
  logic not_tmp_42_C ;
  logic not_tmp_42_X ;
  logic [13:0] not_tmp_42_S ;
  logic not_tmp_57;
  logic not_tmp_57_T ;
  logic not_tmp_57_R ;
  logic not_tmp_57_C ;
  logic not_tmp_57_X ;
  logic [13:0] not_tmp_57_S ;
  input nvdla_core_clk;
  input nvdla_core_clk_T ;
  input [13:0] nvdla_core_clk_S ;
  output nvdla_core_clk_R ;
  output nvdla_core_clk_X ;
  output nvdla_core_clk_C ;
  input nvdla_core_rstn;
  input nvdla_core_rstn_T ;
  input [13:0] nvdla_core_rstn_S ;
  output nvdla_core_rstn_R ;
  output nvdla_core_rstn_X ;
  output nvdla_core_rstn_C ;
  logic or_100_nl;
  logic or_100_nl_T ;
  logic or_100_nl_R ;
  logic or_100_nl_C ;
  logic or_100_nl_X ;
  logic [13:0] or_100_nl_S ;
  logic or_112_cse;
  logic or_112_cse_T ;
  logic or_112_cse_R ;
  logic or_112_cse_C ;
  logic or_112_cse_X ;
  logic [13:0] or_112_cse_S ;
  logic or_11_nl;
  logic or_11_nl_T ;
  logic or_11_nl_R ;
  logic or_11_nl_C ;
  logic or_11_nl_X ;
  logic [13:0] or_11_nl_S ;
  logic or_13_nl;
  logic or_13_nl_T ;
  logic or_13_nl_R ;
  logic or_13_nl_C ;
  logic or_13_nl_X ;
  logic [13:0] or_13_nl_S ;
  logic or_144_nl;
  logic or_144_nl_T ;
  logic or_144_nl_R ;
  logic or_144_nl_C ;
  logic or_144_nl_X ;
  logic [13:0] or_144_nl_S ;
  logic or_148_nl;
  logic or_148_nl_T ;
  logic or_148_nl_R ;
  logic or_148_nl_C ;
  logic or_148_nl_X ;
  logic [13:0] or_148_nl_S ;
  logic or_152_nl;
  logic or_152_nl_T ;
  logic or_152_nl_R ;
  logic or_152_nl_C ;
  logic or_152_nl_X ;
  logic [13:0] or_152_nl_S ;
  logic or_153_nl;
  logic or_153_nl_T ;
  logic or_153_nl_R ;
  logic or_153_nl_C ;
  logic or_153_nl_X ;
  logic [13:0] or_153_nl_S ;
  logic or_16_cse;
  logic or_16_cse_T ;
  logic or_16_cse_R ;
  logic or_16_cse_C ;
  logic or_16_cse_X ;
  logic [13:0] or_16_cse_S ;
  logic or_202_nl;
  logic or_202_nl_T ;
  logic or_202_nl_R ;
  logic or_202_nl_C ;
  logic or_202_nl_X ;
  logic [13:0] or_202_nl_S ;
  logic or_209_cse;
  logic or_209_cse_T ;
  logic or_209_cse_R ;
  logic or_209_cse_C ;
  logic or_209_cse_X ;
  logic [13:0] or_209_cse_S ;
  logic or_24_nl;
  logic or_24_nl_T ;
  logic or_24_nl_R ;
  logic or_24_nl_C ;
  logic or_24_nl_X ;
  logic [13:0] or_24_nl_S ;
  logic or_27_cse;
  logic or_27_cse_T ;
  logic or_27_cse_R ;
  logic or_27_cse_C ;
  logic or_27_cse_X ;
  logic [13:0] or_27_cse_S ;
  logic or_28_cse;
  logic or_28_cse_T ;
  logic or_28_cse_R ;
  logic or_28_cse_C ;
  logic or_28_cse_X ;
  logic [13:0] or_28_cse_S ;
  logic or_2_cse;
  logic or_2_cse_T ;
  logic or_2_cse_R ;
  logic or_2_cse_C ;
  logic or_2_cse_X ;
  logic [13:0] or_2_cse_S ;
  logic or_37_nl;
  logic or_37_nl_T ;
  logic or_37_nl_R ;
  logic or_37_nl_C ;
  logic or_37_nl_X ;
  logic [13:0] or_37_nl_S ;
  logic or_64_cse;
  logic or_64_cse_T ;
  logic or_64_cse_R ;
  logic or_64_cse_C ;
  logic or_64_cse_X ;
  logic [13:0] or_64_cse_S ;
  logic or_69_nl;
  logic or_69_nl_T ;
  logic or_69_nl_R ;
  logic or_69_nl_C ;
  logic or_69_nl_X ;
  logic [13:0] or_69_nl_S ;
  logic or_7_cse;
  logic or_7_cse_T ;
  logic or_7_cse_R ;
  logic or_7_cse_C ;
  logic or_7_cse_X ;
  logic [13:0] or_7_cse_S ;
  logic or_80_nl;
  logic or_80_nl_T ;
  logic or_80_nl_R ;
  logic or_80_nl_C ;
  logic or_80_nl_X ;
  logic [13:0] or_80_nl_S ;
  logic or_85_nl;
  logic or_85_nl_T ;
  logic or_85_nl_R ;
  logic or_85_nl_C ;
  logic or_85_nl_X ;
  logic [13:0] or_85_nl_S ;
  logic or_87_nl;
  logic or_87_nl_T ;
  logic or_87_nl_R ;
  logic or_87_nl_C ;
  logic or_87_nl_X ;
  logic [13:0] or_87_nl_S ;
  logic or_89_nl;
  logic or_89_nl_T ;
  logic or_89_nl_R ;
  logic or_89_nl_C ;
  logic or_89_nl_X ;
  logic [13:0] or_89_nl_S ;
  logic or_8_nl;
  logic or_8_nl_T ;
  logic or_8_nl_R ;
  logic or_8_nl_C ;
  logic or_8_nl_X ;
  logic [13:0] or_8_nl_S ;
  logic or_91_nl;
  logic or_91_nl_T ;
  logic or_91_nl_R ;
  logic or_91_nl_C ;
  logic or_91_nl_X ;
  logic [13:0] or_91_nl_S ;
  logic or_94_nl;
  logic or_94_nl_T ;
  logic or_94_nl_R ;
  logic or_94_nl_C ;
  logic or_94_nl_X ;
  logic [13:0] or_94_nl_S ;
  logic or_dcpl_10;
  logic or_dcpl_10_T ;
  logic or_dcpl_10_R ;
  logic or_dcpl_10_C ;
  logic or_dcpl_10_X ;
  logic [13:0] or_dcpl_10_S ;
  logic or_tmp_11;
  logic or_tmp_11_T ;
  logic or_tmp_11_R ;
  logic or_tmp_11_C ;
  logic or_tmp_11_X ;
  logic [13:0] or_tmp_11_S ;
  logic or_tmp_117;
  logic or_tmp_117_T ;
  logic or_tmp_117_R ;
  logic or_tmp_117_C ;
  logic or_tmp_117_X ;
  logic [13:0] or_tmp_117_S ;
  logic or_tmp_146;
  logic or_tmp_146_T ;
  logic or_tmp_146_R ;
  logic or_tmp_146_C ;
  logic or_tmp_146_X ;
  logic [13:0] or_tmp_146_S ;
  logic or_tmp_164;
  logic or_tmp_164_T ;
  logic or_tmp_164_R ;
  logic or_tmp_164_C ;
  logic or_tmp_164_X ;
  logic [13:0] or_tmp_164_S ;
  logic or_tmp_17;
  logic or_tmp_17_T ;
  logic or_tmp_17_R ;
  logic or_tmp_17_C ;
  logic or_tmp_17_X ;
  logic [13:0] or_tmp_17_S ;
  logic or_tmp_25;
  logic or_tmp_25_T ;
  logic or_tmp_25_R ;
  logic or_tmp_25_C ;
  logic or_tmp_25_X ;
  logic [13:0] or_tmp_25_S ;
  logic or_tmp_28;
  logic or_tmp_28_T ;
  logic or_tmp_28_R ;
  logic or_tmp_28_C ;
  logic or_tmp_28_X ;
  logic [13:0] or_tmp_28_S ;
  logic or_tmp_39;
  logic or_tmp_39_T ;
  logic or_tmp_39_R ;
  logic or_tmp_39_C ;
  logic or_tmp_39_X ;
  logic [13:0] or_tmp_39_S ;
  logic or_tmp_59;
  logic or_tmp_59_T ;
  logic or_tmp_59_R ;
  logic or_tmp_59_C ;
  logic or_tmp_59_X ;
  logic [13:0] or_tmp_59_S ;
  logic or_tmp_71;
  logic or_tmp_71_T ;
  logic or_tmp_71_R ;
  logic or_tmp_71_C ;
  logic or_tmp_71_X ;
  logic [13:0] or_tmp_71_S ;
  logic or_tmp_94;
  logic or_tmp_94_T ;
  logic or_tmp_94_R ;
  logic or_tmp_94_C ;
  logic or_tmp_94_X ;
  logic [13:0] or_tmp_94_S ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm;
  logic [41:0]  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_T ;
  logic [41:0]  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_PREV_VAL1 ;
  logic [41:0]  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_PREV_VAL2 ;
  logic [41:0]  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R ;
  logic [41:0]  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X ;
  logic [41:0]  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C ;
  logic [13:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_S ;
  logic reg_IntShiftRightSat_50U_6U_16U_i_1_itm_t_flag ;
  logic reg_IntShiftRightSat_50U_6U_16U_i_1_itm_r_flag ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_S = 364 ;
  logic [7:0] reg_IntShiftRightSat_50U_6U_16U_i_itm;
  logic [7:0]  reg_IntShiftRightSat_50U_6U_16U_i_itm_T ;
  logic [7:0]  reg_IntShiftRightSat_50U_6U_16U_i_itm_PREV_VAL1 ;
  logic [7:0]  reg_IntShiftRightSat_50U_6U_16U_i_itm_PREV_VAL2 ;
  logic [7:0]  reg_IntShiftRightSat_50U_6U_16U_i_itm_R ;
  logic [7:0]  reg_IntShiftRightSat_50U_6U_16U_i_itm_X ;
  logic [7:0]  reg_IntShiftRightSat_50U_6U_16U_i_itm_C ;
  logic [13:0] reg_IntShiftRightSat_50U_6U_16U_i_itm_S ;
  logic reg_IntShiftRightSat_50U_6U_16U_i_itm_t_flag ;
  logic reg_IntShiftRightSat_50U_6U_16U_i_itm_r_flag ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_itm_S = 365 ;
  logic reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0;
  logic  reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_T ;
  logic  reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_PREV_VAL1 ;
  logic  reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_PREV_VAL2 ;
  logic  reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_R ;
  logic  reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_X ;
  logic  reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_C ;
  logic [13:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_S ;
  logic reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_t_flag ;
  logic reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_r_flag ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_S = 366 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1;
  logic [2:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_T ;
  logic [2:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_PREV_VAL1 ;
  logic [2:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_PREV_VAL2 ;
  logic [2:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_R ;
  logic [2:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_X ;
  logic [2:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_C ;
  logic [13:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_S ;
  logic reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_t_flag ;
  logic reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_r_flag ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_S = 367 ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm;
  logic [10:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_T ;
  logic [10:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_PREV_VAL1 ;
  logic [10:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_PREV_VAL2 ;
  logic [10:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R ;
  logic [10:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X ;
  logic [10:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C ;
  logic [13:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_S ;
  logic reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_t_flag ;
  logic reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_r_flag ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_S = 368 ;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm;
  logic [9:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T ;
  logic [9:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_PREV_VAL1 ;
  logic [9:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_PREV_VAL2 ;
  logic [9:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R ;
  logic [9:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X ;
  logic [9:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C ;
  logic [13:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_S ;
  logic reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_t_flag ;
  logic reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_r_flag ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_S = 369 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm;
  logic [2:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_T ;
  logic [2:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_PREV_VAL1 ;
  logic [2:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_PREV_VAL2 ;
  logic [2:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R ;
  logic [2:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X ;
  logic [2:0]  reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C ;
  logic [13:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_S ;
  logic reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_t_flag ;
  logic reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_r_flag ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_S = 370 ;
  logic [3:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm;
  logic [3:0]  reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_T ;
  logic [3:0]  reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_PREV_VAL1 ;
  logic [3:0]  reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_PREV_VAL2 ;
  logic [3:0]  reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_R ;
  logic [3:0]  reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X ;
  logic [3:0]  reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_C ;
  logic [13:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_S ;
  logic reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_t_flag ;
  logic reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_r_flag ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_S = 371 ;
  logic [1:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm;
  logic [1:0]  reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_T ;
  logic [1:0]  reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_PREV_VAL1 ;
  logic [1:0]  reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_PREV_VAL2 ;
  logic [1:0]  reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_R ;
  logic [1:0]  reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_X ;
  logic [1:0]  reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_C ;
  logic [13:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_S ;
  logic reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_t_flag ;
  logic reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_r_flag ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_S = 372 ;
  logic reg_chn_data_out_rsci_ld_core_psct_cse;
  logic  reg_chn_data_out_rsci_ld_core_psct_cse_T ;
  logic  reg_chn_data_out_rsci_ld_core_psct_cse_PREV_VAL1 ;
  logic  reg_chn_data_out_rsci_ld_core_psct_cse_PREV_VAL2 ;
  logic  reg_chn_data_out_rsci_ld_core_psct_cse_R ;
  logic  reg_chn_data_out_rsci_ld_core_psct_cse_X ;
  logic  reg_chn_data_out_rsci_ld_core_psct_cse_C ;
  logic [13:0] reg_chn_data_out_rsci_ld_core_psct_cse_S ;
  logic reg_chn_data_out_rsci_ld_core_psct_cse_t_flag ;
  logic reg_chn_data_out_rsci_ld_core_psct_cse_r_flag ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_S = 373 ;
  logic [5:0] fangyuan0;
  logic [5:0] fangyuan0_T ;
  logic [5:0] fangyuan0_R ;
  logic [5:0] fangyuan0_C ;
  logic [5:0] fangyuan0_X ;
  assign fangyuan0 = { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva, nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] };
  assign fangyuan0_T = {  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_T , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_T [0]  };
  logic [13:0] fangyuan0_S ;
  assign fangyuan0_S = 0 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R0 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X0 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R0 = fangyuan0_R [5:1] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X0 = fangyuan0_X [5:1] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C0 = fangyuan0_C [5:1] ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R0 ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X0 ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C0 ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R0 [0:0] = fangyuan0_R [0:0] ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X0 [0:0] = fangyuan0_X [0:0] ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C0 [0:0] = fangyuan0_C [0:0] ;

  assign nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s = fangyuan0 + 7'b1111111;
  assign nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_S = 0 ;
  logic [5:0] fangyuan0_C0 ;
  logic [5:0] fangyuan0_R0 ;
  logic [5:0] fangyuan0_X0 ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_T = fangyuan0_T ;
  assign fangyuan0_C0 = nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_C ;
  assign fangyuan0_R0 = nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_R ;
  assign fangyuan0_X0 = nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_X ;
  logic [6:0] fangyuan1;
  logic [6:0] fangyuan1_T ;
  logic [6:0] fangyuan1_R ;
  logic [6:0] fangyuan1_C ;
  logic [6:0] fangyuan1_X ;
  assign fangyuan1 = { 1'b1, _0257_ };
  assign fangyuan1_T = {  1'h0 , _0257__T  };
  logic [13:0] fangyuan1_S ;
  assign fangyuan1_S = 0 ;
  logic [5:0] _0257__R0 ;
  logic [5:0] _0257__X0 ;
  logic [5:0] _0257__C0 ;
  assign _0257__R0 = fangyuan1_R [5:0] ;
  assign _0257__X0 = fangyuan1_X [5:0] ;
  assign _0257__C0 = fangyuan1_C [5:0] ;

  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl = fangyuan1 + 5'b10001;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_S = 0 ;
  logic [6:0] fangyuan1_C0 ;
  logic [6:0] fangyuan1_R0 ;
  logic [6:0] fangyuan1_X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_T = fangyuan1_T ;
  assign fangyuan1_C0 = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C ;
  assign fangyuan1_R0 = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R ;
  assign fangyuan1_X0 = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl = chn_data_in_rsci_d_mxwt[15:11] + 6'b111101;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_S = 0 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_C0 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_R0 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T = chn_data_in_rsci_d_mxwt_T [15:11] ;
  assign chn_data_in_rsci_d_mxwt_C0 [15:11] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C ;
  assign chn_data_in_rsci_d_mxwt_R0 [15:11] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R ;
  assign chn_data_in_rsci_d_mxwt_X0 [15:11] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl = chn_data_in_rsci_d_mxwt[15:10] + 7'b1010001;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_S = 0 ;
  assign { chn_data_in_rsci_d_mxwt_R0 [0], chn_data_in_rsci_d_mxwt_R0 [1], chn_data_in_rsci_d_mxwt_R0 [2], chn_data_in_rsci_d_mxwt_R0 [3], chn_data_in_rsci_d_mxwt_R0 [4], chn_data_in_rsci_d_mxwt_R0 [5], chn_data_in_rsci_d_mxwt_R0 [6], chn_data_in_rsci_d_mxwt_R0 [7], chn_data_in_rsci_d_mxwt_R0 [8], chn_data_in_rsci_d_mxwt_R0 [9], chn_data_in_rsci_d_mxwt_R0 [10], chn_data_in_rsci_d_mxwt_R0 [49:16] } = 0;
  assign { chn_data_in_rsci_d_mxwt_X0 [0], chn_data_in_rsci_d_mxwt_X0 [1], chn_data_in_rsci_d_mxwt_X0 [2], chn_data_in_rsci_d_mxwt_X0 [3], chn_data_in_rsci_d_mxwt_X0 [4], chn_data_in_rsci_d_mxwt_X0 [5], chn_data_in_rsci_d_mxwt_X0 [6], chn_data_in_rsci_d_mxwt_X0 [7], chn_data_in_rsci_d_mxwt_X0 [8], chn_data_in_rsci_d_mxwt_X0 [9], chn_data_in_rsci_d_mxwt_X0 [10], chn_data_in_rsci_d_mxwt_X0 [49:16] } = 0;
  assign { chn_data_in_rsci_d_mxwt_C0 [0], chn_data_in_rsci_d_mxwt_C0 [1], chn_data_in_rsci_d_mxwt_C0 [2], chn_data_in_rsci_d_mxwt_C0 [3], chn_data_in_rsci_d_mxwt_C0 [4], chn_data_in_rsci_d_mxwt_C0 [5], chn_data_in_rsci_d_mxwt_C0 [6], chn_data_in_rsci_d_mxwt_C0 [7], chn_data_in_rsci_d_mxwt_C0 [8], chn_data_in_rsci_d_mxwt_C0 [9], chn_data_in_rsci_d_mxwt_C0 [10], chn_data_in_rsci_d_mxwt_C0 [49:16] } = 0;
  logic [49:0] chn_data_in_rsci_d_mxwt_C1 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_R1 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_X1 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_T = chn_data_in_rsci_d_mxwt_T [15:10] ;
  assign chn_data_in_rsci_d_mxwt_C1 [15:10] = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C ;
  assign chn_data_in_rsci_d_mxwt_R1 [15:10] = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R ;
  assign chn_data_in_rsci_d_mxwt_X1 [15:10] = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X ;
  logic [8:0] fangyuan2;
  logic [8:0] fangyuan2_T ;
  logic [8:0] fangyuan2_R ;
  logic [8:0] fangyuan2_C ;
  logic [8:0] fangyuan2_X ;
  assign fangyuan2 = { IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_6_1_sva, IntShiftRightSat_42U_6U_8U_1_o_0_sva };
  assign fangyuan2_T = {  IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_T , IntShiftRightSat_42U_6U_8U_1_o_0_sva_T  };
  logic [13:0] fangyuan2_S ;
  assign fangyuan2_S = 0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C0 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R0 = fangyuan2_R [8:8] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X0 = fangyuan2_X [8:8] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C0 = fangyuan2_C [8:8] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C1 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R1 = fangyuan2_R [7:7] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X1 = fangyuan2_X [7:7] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C1 = fangyuan2_C [7:7] ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R0 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X0 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C0 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R0 = fangyuan2_R [6:1] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X0 = fangyuan2_X [6:1] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C0 = fangyuan2_C [6:1] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_0_sva_R0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_0_sva_X0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_0_sva_C0 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_R0 = fangyuan2_R [0:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_X0 = fangyuan2_X [0:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_C0 = fangyuan2_C [0:0] ;

  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl = fangyuan2 + 1'b1;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_S = 0 ;
  logic [8:0] fangyuan2_C0 ;
  logic [8:0] fangyuan2_R0 ;
  logic [8:0] fangyuan2_X0 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T = fangyuan2_T ;
  assign fangyuan2_C0 = IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C ;
  assign fangyuan2_R0 = IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R ;
  assign fangyuan2_X0 = IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva = _0211_[4:0] + 4'b1001;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_S = 0 ;
  logic [5:0] _0211__C0 ;
  logic [5:0] _0211__R0 ;
  logic [5:0] _0211__X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_T = _0211__T [4:0] ;
  assign _0211__C0 [4:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C ;
  assign _0211__R0 [4:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R ;
  assign _0211__X0 [4:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X ;
  logic [42:0] fangyuan3;
  logic [42:0] fangyuan3_T ;
  logic [42:0] fangyuan3_R ;
  logic [42:0] fangyuan3_C ;
  logic [42:0] fangyuan3_X ;
  assign fangyuan3 = { IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[104], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[104:63] };
  assign fangyuan3_T = {  IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [104] , IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [104:63]  };
  logic [13:0] fangyuan3_S ;
  assign fangyuan3_S = 0 ;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 ;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 ;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [104:104] = fangyuan3_R [42:42] ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [104:104] = fangyuan3_X [42:42] ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [104:104] = fangyuan3_C [42:42] ;
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [0], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [1], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [2], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [3], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [4], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [5], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [6], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [7], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [8], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [9], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [10], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [11], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [12], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [13], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [14], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [15], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [16], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [17], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [18], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [19], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [20], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [21], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [22], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [23], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [24], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [25], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [26], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [27], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [28], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [29], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [30], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [31], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [32], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [33], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [34], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [35], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [36], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [37], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [38], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [39], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [40], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [41], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [42], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [43], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [44], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [45], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [46], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [47], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [48], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [49], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [50], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [51], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [52], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [53], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [54], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [55], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [56], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [57], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [58], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [59], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [60], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [61], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [62], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [63], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [64], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [65], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [66], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [67], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [68], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [69], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [70], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [71], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [72], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [73], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [74], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [75], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [76], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [77], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [78], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [79], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [80], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [81], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [82], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [83], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [84], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [85], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [86], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [87], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [88], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [89], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [90], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [91], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [92], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [93], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [94], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [95], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [96], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [97], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [98], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [99], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [100], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [101], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [102], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 [103] } = 0;
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [0], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [1], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [2], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [3], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [4], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [5], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [6], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [7], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [8], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [9], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [10], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [11], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [12], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [13], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [14], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [15], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [16], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [17], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [18], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [19], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [20], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [21], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [22], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [23], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [24], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [25], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [26], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [27], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [28], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [29], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [30], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [31], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [32], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [33], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [34], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [35], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [36], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [37], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [38], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [39], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [40], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [41], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [42], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [43], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [44], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [45], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [46], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [47], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [48], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [49], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [50], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [51], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [52], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [53], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [54], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [55], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [56], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [57], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [58], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [59], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [60], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [61], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [62], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [63], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [64], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [65], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [66], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [67], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [68], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [69], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [70], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [71], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [72], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [73], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [74], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [75], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [76], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [77], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [78], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [79], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [80], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [81], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [82], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [83], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [84], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [85], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [86], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [87], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [88], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [89], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [90], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [91], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [92], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [93], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [94], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [95], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [96], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [97], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [98], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [99], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [100], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [101], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [102], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 [103] } = 0;
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [0], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [1], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [2], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [3], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [4], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [5], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [6], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [7], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [8], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [9], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [10], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [11], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [12], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [13], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [14], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [15], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [16], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [17], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [18], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [19], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [20], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [21], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [22], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [23], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [24], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [25], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [26], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [27], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [28], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [29], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [30], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [31], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [32], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [33], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [34], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [35], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [36], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [37], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [38], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [39], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [40], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [41], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [42], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [43], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [44], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [45], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [46], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [47], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [48], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [49], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [50], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [51], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [52], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [53], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [54], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [55], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [56], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [57], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [58], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [59], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [60], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [61], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [62], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [63], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [64], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [65], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [66], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [67], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [68], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [69], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [70], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [71], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [72], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [73], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [74], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [75], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [76], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [77], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [78], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [79], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [80], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [81], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [82], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [83], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [84], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [85], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [86], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [87], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [88], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [89], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [90], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [91], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [92], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [93], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [94], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [95], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [96], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [97], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [98], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [99], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [100], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [101], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [102], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 [103] } = 0;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 ;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 ;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [104:63] = fangyuan3_R [41:0] ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [104:63] = fangyuan3_X [41:0] ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [104:63] = fangyuan3_C [41:0] ;

  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp = fangyuan3 + IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_S = 0 ;
  logic [42:0] fangyuan3_C0 ;
  logic [42:0] fangyuan3_R0 ;
  logic [42:0] fangyuan3_X0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_X0 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T = fangyuan3_T | IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_T ;
  assign fangyuan3_C0 = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C ;
  assign fangyuan3_X0 = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_C0 = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_X0 = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X ;
  assign fangyuan3_R0 = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C & IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_T );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_R0 = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C & fangyuan3_T );
  logic [42:0] fangyuan4;
  logic [42:0] fangyuan4_T ;
  logic [42:0] fangyuan4_R ;
  logic [42:0] fangyuan4_C ;
  logic [42:0] fangyuan4_X ;
  assign fangyuan4 = { IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[104], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[104:63] };
  assign fangyuan4_T = {  IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [104] , IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [104:63]  };
  logic [13:0] fangyuan4_S ;
  assign fangyuan4_S = 0 ;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 ;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 ;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [104:104] = fangyuan4_R [42:42] ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [104:104] = fangyuan4_X [42:42] ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [104:104] = fangyuan4_C [42:42] ;
  assign { IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [0], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [1], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [2], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [3], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [4], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [5], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [6], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [7], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [8], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [9], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [10], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [11], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [12], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [13], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [14], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [15], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [16], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [17], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [18], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [19], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [20], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [21], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [22], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [23], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [24], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [25], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [26], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [27], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [28], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [29], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [30], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [31], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [32], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [33], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [34], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [35], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [36], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [37], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [38], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [39], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [40], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [41], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [42], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [43], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [44], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [45], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [46], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [47], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [48], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [49], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [50], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [51], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [52], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [53], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [54], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [55], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [56], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [57], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [58], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [59], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [60], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [61], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [62], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [63], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [64], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [65], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [66], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [67], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [68], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [69], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [70], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [71], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [72], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [73], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [74], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [75], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [76], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [77], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [78], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [79], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [80], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [81], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [82], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [83], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [84], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [85], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [86], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [87], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [88], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [89], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [90], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [91], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [92], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [93], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [94], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [95], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [96], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [97], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [98], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [99], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [100], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [101], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [102], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 [103] } = 0;
  assign { IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [0], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [1], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [2], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [3], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [4], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [5], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [6], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [7], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [8], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [9], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [10], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [11], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [12], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [13], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [14], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [15], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [16], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [17], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [18], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [19], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [20], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [21], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [22], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [23], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [24], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [25], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [26], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [27], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [28], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [29], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [30], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [31], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [32], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [33], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [34], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [35], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [36], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [37], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [38], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [39], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [40], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [41], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [42], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [43], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [44], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [45], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [46], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [47], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [48], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [49], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [50], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [51], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [52], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [53], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [54], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [55], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [56], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [57], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [58], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [59], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [60], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [61], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [62], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [63], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [64], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [65], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [66], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [67], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [68], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [69], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [70], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [71], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [72], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [73], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [74], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [75], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [76], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [77], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [78], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [79], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [80], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [81], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [82], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [83], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [84], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [85], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [86], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [87], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [88], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [89], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [90], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [91], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [92], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [93], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [94], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [95], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [96], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [97], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [98], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [99], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [100], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [101], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [102], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 [103] } = 0;
  assign { IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [0], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [1], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [2], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [3], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [4], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [5], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [6], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [7], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [8], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [9], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [10], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [11], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [12], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [13], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [14], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [15], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [16], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [17], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [18], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [19], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [20], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [21], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [22], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [23], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [24], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [25], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [26], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [27], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [28], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [29], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [30], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [31], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [32], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [33], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [34], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [35], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [36], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [37], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [38], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [39], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [40], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [41], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [42], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [43], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [44], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [45], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [46], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [47], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [48], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [49], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [50], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [51], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [52], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [53], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [54], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [55], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [56], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [57], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [58], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [59], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [60], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [61], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [62], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [63], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [64], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [65], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [66], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [67], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [68], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [69], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [70], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [71], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [72], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [73], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [74], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [75], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [76], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [77], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [78], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [79], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [80], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [81], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [82], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [83], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [84], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [85], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [86], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [87], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [88], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [89], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [90], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [91], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [92], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [93], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [94], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [95], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [96], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [97], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [98], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [99], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [100], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [101], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [102], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 [103] } = 0;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 ;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 ;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [104:63] = fangyuan4_R [41:0] ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [104:63] = fangyuan4_X [41:0] ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [104:63] = fangyuan4_C [41:0] ;

  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp = fangyuan4 + IntShiftRight_42U_6U_8U_obits_fixed_and_nl;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_S = 0 ;
  logic [42:0] fangyuan4_C0 ;
  logic [42:0] fangyuan4_R0 ;
  logic [42:0] fangyuan4_X0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_and_nl_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_and_nl_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_and_nl_X0 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T = fangyuan4_T | IntShiftRight_42U_6U_8U_obits_fixed_and_nl_T ;
  assign fangyuan4_C0 = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C ;
  assign fangyuan4_X0 = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_and_nl_C0 = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_and_nl_X0 = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X ;
  assign fangyuan4_R0 = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C & IntShiftRight_42U_6U_8U_obits_fixed_and_nl_T );
  assign IntShiftRight_42U_6U_8U_obits_fixed_and_nl_R0 = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C & fangyuan4_T );
  logic [50:0] fangyuan5;
  logic [50:0] fangyuan5_T ;
  logic [50:0] fangyuan5_R ;
  logic [50:0] fangyuan5_C ;
  logic [50:0] fangyuan5_X ;
  assign fangyuan5 = { IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[112], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[112:63] };
  assign fangyuan5_T = {  IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [112] , IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [112:63]  };
  logic [13:0] fangyuan5_S ;
  assign fangyuan5_S = 0 ;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 ;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 ;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [112:112] = fangyuan5_R [50:50] ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [112:112] = fangyuan5_X [50:50] ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [112:112] = fangyuan5_C [50:50] ;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [0], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [1], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [2], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [3], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [4], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [5], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [6], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [7], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [8], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [9], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [10], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [11], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [12], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [13], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [14], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [15], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [16], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [17], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [18], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [19], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [20], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [21], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [22], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [23], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [24], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [25], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [26], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [27], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [28], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [29], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [30], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [31], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [32], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [33], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [34], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [35], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [36], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [37], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [38], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [39], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [40], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [41], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [42], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [43], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [44], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [45], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [46], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [47], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [48], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [49], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [50], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [51], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [52], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [53], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [54], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [55], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [56], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [57], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [58], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [59], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [60], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [61], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [62], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [63], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [64], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [65], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [66], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [67], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [68], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [69], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [70], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [71], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [72], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [73], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [74], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [75], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [76], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [77], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [78], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [79], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [80], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [81], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [82], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [83], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [84], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [85], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [86], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [87], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [88], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [89], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [90], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [91], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [92], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [93], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [94], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [95], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [96], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [97], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [98], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [99], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [100], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [101], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [102], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [103], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [104], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [105], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [106], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [107], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [108], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [109], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [110], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 [111] } = 0;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [0], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [1], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [2], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [3], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [4], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [5], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [6], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [7], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [8], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [9], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [10], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [11], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [12], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [13], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [14], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [15], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [16], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [17], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [18], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [19], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [20], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [21], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [22], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [23], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [24], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [25], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [26], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [27], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [28], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [29], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [30], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [31], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [32], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [33], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [34], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [35], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [36], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [37], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [38], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [39], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [40], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [41], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [42], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [43], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [44], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [45], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [46], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [47], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [48], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [49], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [50], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [51], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [52], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [53], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [54], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [55], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [56], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [57], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [58], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [59], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [60], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [61], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [62], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [63], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [64], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [65], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [66], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [67], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [68], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [69], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [70], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [71], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [72], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [73], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [74], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [75], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [76], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [77], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [78], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [79], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [80], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [81], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [82], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [83], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [84], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [85], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [86], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [87], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [88], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [89], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [90], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [91], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [92], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [93], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [94], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [95], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [96], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [97], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [98], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [99], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [100], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [101], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [102], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [103], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [104], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [105], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [106], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [107], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [108], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [109], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [110], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 [111] } = 0;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [0], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [1], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [2], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [3], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [4], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [5], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [6], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [7], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [8], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [9], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [10], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [11], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [12], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [13], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [14], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [15], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [16], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [17], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [18], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [19], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [20], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [21], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [22], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [23], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [24], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [25], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [26], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [27], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [28], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [29], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [30], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [31], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [32], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [33], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [34], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [35], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [36], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [37], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [38], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [39], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [40], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [41], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [42], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [43], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [44], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [45], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [46], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [47], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [48], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [49], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [50], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [51], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [52], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [53], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [54], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [55], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [56], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [57], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [58], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [59], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [60], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [61], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [62], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [63], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [64], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [65], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [66], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [67], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [68], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [69], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [70], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [71], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [72], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [73], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [74], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [75], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [76], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [77], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [78], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [79], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [80], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [81], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [82], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [83], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [84], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [85], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [86], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [87], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [88], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [89], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [90], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [91], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [92], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [93], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [94], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [95], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [96], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [97], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [98], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [99], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [100], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [101], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [102], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [103], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [104], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [105], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [106], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [107], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [108], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [109], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [110], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 [111] } = 0;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 ;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 ;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [112:63] = fangyuan5_R [49:0] ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [112:63] = fangyuan5_X [49:0] ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [112:63] = fangyuan5_C [49:0] ;

  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva = fangyuan5 + IntShiftRight_50U_6U_16U_obits_fixed_and_nl;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_S = 0 ;
  logic [50:0] fangyuan5_C0 ;
  logic [50:0] fangyuan5_R0 ;
  logic [50:0] fangyuan5_X0 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_and_nl_C0 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_and_nl_R0 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_and_nl_X0 ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T = fangyuan5_T | IntShiftRight_50U_6U_16U_obits_fixed_and_nl_T ;
  assign fangyuan5_C0 = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C ;
  assign fangyuan5_X0 = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_nl_C0 = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_nl_X0 = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X ;
  assign fangyuan5_R0 = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R | ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C & IntShiftRight_50U_6U_16U_obits_fixed_and_nl_T );
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_nl_R0 = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R | ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C & fangyuan5_T );
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva = FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2 + FpMantDecShiftRight_10U_6U_10U_carry_and_nl;
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_S = 0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_C0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_R0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_X0 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_carry_and_nl_C0 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_carry_and_nl_R0 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_carry_and_nl_X0 ;
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_T = FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_T | FpMantDecShiftRight_10U_6U_10U_carry_and_nl_T ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_C0 = FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_X0 = FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X ;
  assign FpMantDecShiftRight_10U_6U_10U_carry_and_nl_C0 = FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C ;
  assign FpMantDecShiftRight_10U_6U_10U_carry_and_nl_X0 = FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_R0 = FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R | ( FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C & FpMantDecShiftRight_10U_6U_10U_carry_and_nl_T );
  assign FpMantDecShiftRight_10U_6U_10U_carry_and_nl_R0 = FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R | ( FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C & FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_T );
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva = reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm + 11'b11111111111;
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_S = 0 ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C0 ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R0 ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X0 ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_T = reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_T ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C0 = FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_C ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R0 = FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_R ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X0 = FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X ;
  logic [8:0] fangyuan6;
  logic [8:0] fangyuan6_T ;
  logic [8:0] fangyuan6_R ;
  logic [8:0] fangyuan6_C ;
  logic [8:0] fangyuan6_X ;
  assign fangyuan6 = { IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_6_1_sva, IntShiftRightSat_42U_6U_8U_o_0_sva };
  assign fangyuan6_T = {  IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_6_1_sva_T , IntShiftRightSat_42U_6U_8U_o_0_sva_T  };
  logic [13:0] fangyuan6_S ;
  assign fangyuan6_S = 0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C0 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R0 = fangyuan6_R [8:8] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X0 = fangyuan6_X [8:8] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C0 = fangyuan6_C [8:8] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C1 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R1 = fangyuan6_R [7:7] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X1 = fangyuan6_X [7:7] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C1 = fangyuan6_C [7:7] ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_R0 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_X0 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_C0 ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_R0 = fangyuan6_R [6:1] ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_X0 = fangyuan6_X [6:1] ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_C0 = fangyuan6_C [6:1] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_0_sva_R0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_0_sva_X0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_0_sva_C0 ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_R0 = fangyuan6_R [0:0] ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_X0 = fangyuan6_X [0:0] ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_C0 = fangyuan6_C [0:0] ;

  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl = fangyuan6 + 9'b111111111;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_S = 0 ;
  logic [8:0] fangyuan6_C0 ;
  logic [8:0] fangyuan6_R0 ;
  logic [8:0] fangyuan6_X0 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T = fangyuan6_T ;
  assign fangyuan6_C0 = IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C ;
  assign fangyuan6_R0 = IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R ;
  assign fangyuan6_X0 = IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X ;
  logic [8:0] fangyuan7;
  logic [8:0] fangyuan7_T ;
  logic [8:0] fangyuan7_R ;
  logic [8:0] fangyuan7_C ;
  logic [8:0] fangyuan7_X ;
  assign fangyuan7 = { IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_6_1_sva, IntShiftRightSat_42U_6U_8U_o_0_sva };
  assign fangyuan7_T = {  IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_6_1_sva_T , IntShiftRightSat_42U_6U_8U_o_0_sva_T  };
  logic [13:0] fangyuan7_S ;
  assign fangyuan7_S = 0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R2 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X2 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C2 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R2 = fangyuan7_R [8:8] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X2 = fangyuan7_X [8:8] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C2 = fangyuan7_C [8:8] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R3 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X3 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C3 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R3 = fangyuan7_R [7:7] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X3 = fangyuan7_X [7:7] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C3 = fangyuan7_C [7:7] ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_R1 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_X1 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_C1 ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_R1 = fangyuan7_R [6:1] ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_X1 = fangyuan7_X [6:1] ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_C1 = fangyuan7_C [6:1] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_0_sva_R1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_0_sva_X1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_0_sva_C1 ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_R1 = fangyuan7_R [0:0] ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_X1 = fangyuan7_X [0:0] ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_C1 = fangyuan7_C [0:0] ;

  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl = fangyuan7 + 1'b1;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_S = 0 ;
  logic [8:0] fangyuan7_C0 ;
  logic [8:0] fangyuan7_R0 ;
  logic [8:0] fangyuan7_X0 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_T = fangyuan7_T ;
  assign fangyuan7_C0 = IntShiftRightSat_42U_6U_8U_oif_acc_nl_C ;
  assign fangyuan7_R0 = IntShiftRightSat_42U_6U_8U_oif_acc_nl_R ;
  assign fangyuan7_X0 = IntShiftRightSat_42U_6U_8U_oif_acc_nl_X ;
  logic [8:0] fangyuan8;
  logic [8:0] fangyuan8_T ;
  logic [8:0] fangyuan8_R ;
  logic [8:0] fangyuan8_C ;
  logic [8:0] fangyuan8_X ;
  assign fangyuan8 = { IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_6_1_sva, IntShiftRightSat_42U_6U_8U_1_o_0_sva };
  assign fangyuan8_T = {  IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_T , IntShiftRightSat_42U_6U_8U_1_o_0_sva_T  };
  logic [13:0] fangyuan8_S ;
  assign fangyuan8_S = 0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R2 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X2 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C2 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R2 = fangyuan8_R [8:8] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X2 = fangyuan8_X [8:8] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C2 = fangyuan8_C [8:8] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R3 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X3 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C3 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R3 = fangyuan8_R [7:7] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X3 = fangyuan8_X [7:7] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C3 = fangyuan8_C [7:7] ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R1 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X1 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C1 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R1 = fangyuan8_R [6:1] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X1 = fangyuan8_X [6:1] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C1 = fangyuan8_C [6:1] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_0_sva_R1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_0_sva_X1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_0_sva_C1 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_R1 = fangyuan8_R [0:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_X1 = fangyuan8_X [0:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_C1 = fangyuan8_C [0:0] ;

  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl = fangyuan8 + 9'b111111111;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_S = 0 ;
  logic [8:0] fangyuan8_C0 ;
  logic [8:0] fangyuan8_R0 ;
  logic [8:0] fangyuan8_X0 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T = fangyuan8_T ;
  assign fangyuan8_C0 = IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C ;
  assign fangyuan8_R0 = IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R ;
  assign fangyuan8_X0 = IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X ;
  logic [16:0] fangyuan9;
  logic [16:0] fangyuan9_T ;
  logic [16:0] fangyuan9_R ;
  logic [16:0] fangyuan9_C ;
  logic [16:0] fangyuan9_X ;
  assign fangyuan9 = { IntShiftRightSat_50U_6U_16U_o_15_sva_3, IntShiftRightSat_50U_6U_16U_o_15_sva_3, reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm, reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm, IntShiftRightSat_50U_6U_16U_o_0_sva_3 };
  assign fangyuan9_T = {  IntShiftRightSat_50U_6U_16U_o_15_sva_3_T , IntShiftRightSat_50U_6U_16U_o_15_sva_3_T , reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_T , reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_T , IntShiftRightSat_50U_6U_16U_o_0_sva_3_T  };
  logic [13:0] fangyuan9_S ;
  assign fangyuan9_S = 0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_R0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_X0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_C0 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_R0 = fangyuan9_R [16:16] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_X0 = fangyuan9_X [16:16] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_C0 = fangyuan9_C [16:16] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_R1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_X1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_C1 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_R1 = fangyuan9_R [15:15] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_X1 = fangyuan9_X [15:15] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_C1 = fangyuan9_C [15:15] ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R0 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X0 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C0 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R0 = fangyuan9_R [14:12] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X0 = fangyuan9_X [14:12] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C0 = fangyuan9_C [14:12] ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R1 ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X1 ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C1 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R1 = fangyuan9_R [11:1] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X1 = fangyuan9_X [11:1] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C1 = fangyuan9_C [11:1] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_3_R0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_3_X0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_3_C0 ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_R0 = fangyuan9_R [0:0] ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_X0 = fangyuan9_X [0:0] ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_C0 = fangyuan9_C [0:0] ;

  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl = fangyuan9 + 17'b11111111111111111;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_S = 0 ;
  logic [16:0] fangyuan9_C0 ;
  logic [16:0] fangyuan9_R0 ;
  logic [16:0] fangyuan9_X0 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T = fangyuan9_T ;
  assign fangyuan9_C0 = IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C ;
  assign fangyuan9_R0 = IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R ;
  assign fangyuan9_X0 = IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X ;
  logic [16:0] fangyuan10;
  logic [16:0] fangyuan10_T ;
  logic [16:0] fangyuan10_R ;
  logic [16:0] fangyuan10_C ;
  logic [16:0] fangyuan10_X ;
  assign fangyuan10 = { IntShiftRightSat_50U_6U_16U_o_15_sva_3, IntShiftRightSat_50U_6U_16U_o_15_sva_3, reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm, reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm, IntShiftRightSat_50U_6U_16U_o_0_sva_3 };
  assign fangyuan10_T = {  IntShiftRightSat_50U_6U_16U_o_15_sva_3_T , IntShiftRightSat_50U_6U_16U_o_15_sva_3_T , reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_T , reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_T , IntShiftRightSat_50U_6U_16U_o_0_sva_3_T  };
  logic [13:0] fangyuan10_S ;
  assign fangyuan10_S = 0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_R2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_X2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_C2 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_R2 = fangyuan10_R [16:16] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_X2 = fangyuan10_X [16:16] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_C2 = fangyuan10_C [16:16] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_R3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_X3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_C3 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_R3 = fangyuan10_R [15:15] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_X3 = fangyuan10_X [15:15] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_C3 = fangyuan10_C [15:15] ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R1 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X1 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C1 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R1 = fangyuan10_R [14:12] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X1 = fangyuan10_X [14:12] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C1 = fangyuan10_C [14:12] ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R2 ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X2 ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C2 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R2 = fangyuan10_R [11:1] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X2 = fangyuan10_X [11:1] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C2 = fangyuan10_C [11:1] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_3_R1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_3_X1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_3_C1 ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_R1 = fangyuan10_R [0:0] ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_X1 = fangyuan10_X [0:0] ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_C1 = fangyuan10_C [0:0] ;

  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl = fangyuan10 + 1'b1;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_S = 0 ;
  logic [16:0] fangyuan10_C0 ;
  logic [16:0] fangyuan10_R0 ;
  logic [16:0] fangyuan10_X0 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_T = fangyuan10_T ;
  assign fangyuan10_C0 = IntShiftRightSat_50U_6U_16U_oif_acc_nl_C ;
  assign fangyuan10_R0 = IntShiftRightSat_50U_6U_16U_oif_acc_nl_R ;
  assign fangyuan10_X0 = IntShiftRightSat_50U_6U_16U_oif_acc_nl_X ;
  assign chn_data_out_and_cse = core_wen & _0239_;
  assign chn_data_out_and_cse_S = 0 ;
  logic [0:0] core_wen_C0 ;
  logic [0:0] core_wen_R0 ;
  logic [0:0] core_wen_X0 ;
  logic [0:0] _0239__C0 ;
  logic [0:0] _0239__R0 ;
  logic [0:0] _0239__X0 ;
  assign chn_data_out_and_cse_T = core_wen_T | _0239__T ;
  assign core_wen_C0 = chn_data_out_and_cse_C ;
  assign core_wen_X0 = chn_data_out_and_cse_X ;
  assign _0239__C0 = chn_data_out_and_cse_C ;
  assign _0239__X0 = chn_data_out_and_cse_X ;
  assign core_wen_R0 = ( chn_data_out_and_cse_R | chn_data_out_and_cse_C & _0239__T ) & { 1{ _0239_ != 0 }} ;
  assign _0239__R0 = ( chn_data_out_and_cse_R | chn_data_out_and_cse_C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign and_70_cse = or_2_cse & main_stage_v_1;
  assign and_70_cse_S = 0 ;
  logic [0:0] or_2_cse_C0 ;
  logic [0:0] or_2_cse_R0 ;
  logic [0:0] or_2_cse_X0 ;
  logic [0:0] main_stage_v_1_C0 ;
  logic [0:0] main_stage_v_1_R0 ;
  logic [0:0] main_stage_v_1_X0 ;
  assign and_70_cse_T = or_2_cse_T | main_stage_v_1_T ;
  assign or_2_cse_C0 = and_70_cse_C ;
  assign or_2_cse_X0 = and_70_cse_X ;
  assign main_stage_v_1_C0 = and_70_cse_C ;
  assign main_stage_v_1_X0 = and_70_cse_X ;
  assign or_2_cse_R0 = ( and_70_cse_R | and_70_cse_C & main_stage_v_1_T ) & { 1{ main_stage_v_1 != 0 }} ;
  assign main_stage_v_1_R0 = ( and_70_cse_R | and_70_cse_C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign _0099_ = or_2_cse & _0241_;
  assign _0099__S = 0 ;
  logic [0:0] or_2_cse_C1 ;
  logic [0:0] or_2_cse_R1 ;
  logic [0:0] or_2_cse_X1 ;
  logic [0:0] _0241__C0 ;
  logic [0:0] _0241__R0 ;
  logic [0:0] _0241__X0 ;
  assign _0099__T = or_2_cse_T | _0241__T ;
  assign or_2_cse_C1 = _0099__C ;
  assign or_2_cse_X1 = _0099__X ;
  assign _0241__C0 = _0099__C ;
  assign _0241__X0 = _0099__X ;
  assign or_2_cse_R1 = ( _0099__R | _0099__C & _0241__T ) & { 1{ _0241_ != 0 }} ;
  assign _0241__R0 = ( _0099__R | _0099__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign and_197_nl = and_70_cse & io_read_cfg_precision_rsc_svs_st_4[0];
  assign and_197_nl_S = 0 ;
  logic [0:0] and_70_cse_C0 ;
  logic [0:0] and_70_cse_R0 ;
  logic [0:0] and_70_cse_X0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X0 ;
  assign and_197_nl_T = and_70_cse_T | io_read_cfg_precision_rsc_svs_st_4_T [0] ;
  assign and_70_cse_C0 = and_197_nl_C ;
  assign and_70_cse_X0 = and_197_nl_X ;
  assign io_read_cfg_precision_rsc_svs_st_4_C0 [0] = and_197_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X0 [0] = and_197_nl_X ;
  assign and_70_cse_R0 = ( and_197_nl_R | and_197_nl_C & io_read_cfg_precision_rsc_svs_st_4_T [0] ) & { 1{ io_read_cfg_precision_rsc_svs_st_4[0] != 0 }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R0 [0] = ( and_197_nl_R | and_197_nl_C & and_70_cse_T ) & { 1{ and_70_cse != 0 }} ;
  assign and_142_nl = io_read_cfg_precision_rsc_svs_st_5[0] & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4;
  assign and_142_nl_S = 0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_C0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_R0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X0 ;
  assign and_142_nl_T = io_read_cfg_precision_rsc_svs_st_5_T [0] | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_T ;
  assign io_read_cfg_precision_rsc_svs_st_5_C0 [0] = and_142_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_5_X0 [0] = and_142_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C0 = and_142_nl_C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X0 = and_142_nl_X ;
  assign io_read_cfg_precision_rsc_svs_st_5_R0 [0] = ( and_142_nl_R | and_142_nl_C & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4 != 0 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R0 = ( and_142_nl_R | and_142_nl_C & io_read_cfg_precision_rsc_svs_st_5_T [0] ) & { 1{ io_read_cfg_precision_rsc_svs_st_5[0] != 0 }} ;
  assign IntShiftRightSat_50U_6U_16U_o_and_cse = _0100_ & mux_33_nl;
  assign IntShiftRightSat_50U_6U_16U_o_and_cse_S = 0 ;
  logic [0:0] _0100__C0 ;
  logic [0:0] _0100__R0 ;
  logic [0:0] _0100__X0 ;
  logic [0:0] mux_33_nl_C0 ;
  logic [0:0] mux_33_nl_R0 ;
  logic [0:0] mux_33_nl_X0 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_cse_T = _0100__T | mux_33_nl_T ;
  assign _0100__C0 = IntShiftRightSat_50U_6U_16U_o_and_cse_C ;
  assign _0100__X0 = IntShiftRightSat_50U_6U_16U_o_and_cse_X ;
  assign mux_33_nl_C0 = IntShiftRightSat_50U_6U_16U_o_and_cse_C ;
  assign mux_33_nl_X0 = IntShiftRightSat_50U_6U_16U_o_and_cse_X ;
  assign _0100__R0 = ( IntShiftRightSat_50U_6U_16U_o_and_cse_R | IntShiftRightSat_50U_6U_16U_o_and_cse_C & mux_33_nl_T ) & { 1{ mux_33_nl != 0 }} ;
  assign mux_33_nl_R0 = ( IntShiftRightSat_50U_6U_16U_o_and_cse_R | IntShiftRightSat_50U_6U_16U_o_and_cse_C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign _0101_ = reg_chn_data_out_rsci_ld_core_psct_cse & nor_tmp_42;
  assign _0101__S = 0 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_C0 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_R0 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_X0 ;
  logic [0:0] nor_tmp_42_C0 ;
  logic [0:0] nor_tmp_42_R0 ;
  logic [0:0] nor_tmp_42_X0 ;
  assign _0101__T = reg_chn_data_out_rsci_ld_core_psct_cse_T | nor_tmp_42_T ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_C0 = _0101__C ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_X0 = _0101__X ;
  assign nor_tmp_42_C0 = _0101__C ;
  assign nor_tmp_42_X0 = _0101__X ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_R0 = ( _0101__R | _0101__C & nor_tmp_42_T ) & { 1{ nor_tmp_42 != 0 }} ;
  assign nor_tmp_42_R0 = ( _0101__R | _0101__C & reg_chn_data_out_rsci_ld_core_psct_cse_T ) & { 1{ reg_chn_data_out_rsci_ld_core_psct_cse != 0 }} ;
  assign and_173_cse = _0100_ & mux_39_nl;
  assign and_173_cse_S = 0 ;
  logic [0:0] _0100__C1 ;
  logic [0:0] _0100__R1 ;
  logic [0:0] _0100__X1 ;
  logic [0:0] mux_39_nl_C0 ;
  logic [0:0] mux_39_nl_R0 ;
  logic [0:0] mux_39_nl_X0 ;
  assign and_173_cse_T = _0100__T | mux_39_nl_T ;
  assign _0100__C1 = and_173_cse_C ;
  assign _0100__X1 = and_173_cse_X ;
  assign mux_39_nl_C0 = and_173_cse_C ;
  assign mux_39_nl_X0 = and_173_cse_X ;
  assign _0100__R1 = ( and_173_cse_R | and_173_cse_C & mux_39_nl_T ) & { 1{ mux_39_nl != 0 }} ;
  assign mux_39_nl_R0 = ( and_173_cse_R | and_173_cse_C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse = _0100_ & mux_52_nl;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_S = 0 ;
  logic [0:0] _0100__C2 ;
  logic [0:0] _0100__R2 ;
  logic [0:0] _0100__X2 ;
  logic [0:0] mux_52_nl_C0 ;
  logic [0:0] mux_52_nl_R0 ;
  logic [0:0] mux_52_nl_X0 ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_T = _0100__T | mux_52_nl_T ;
  assign _0100__C2 = IntShiftRightSat_42U_6U_8U_i_and_cse_C ;
  assign _0100__X2 = IntShiftRightSat_42U_6U_8U_i_and_cse_X ;
  assign mux_52_nl_C0 = IntShiftRightSat_42U_6U_8U_i_and_cse_C ;
  assign mux_52_nl_X0 = IntShiftRightSat_42U_6U_8U_i_and_cse_X ;
  assign _0100__R2 = ( IntShiftRightSat_42U_6U_8U_i_and_cse_R | IntShiftRightSat_42U_6U_8U_i_and_cse_C & mux_52_nl_T ) & { 1{ mux_52_nl != 0 }} ;
  assign mux_52_nl_R0 = ( IntShiftRightSat_42U_6U_8U_i_and_cse_R | IntShiftRightSat_42U_6U_8U_i_and_cse_C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign and_137_cse = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1 & IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2;
  assign and_137_cse_S = 0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_X0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_X0 ;
  assign and_137_cse_T = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_T | IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_T ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_C0 = and_137_cse_C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_X0 = and_137_cse_X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_C0 = and_137_cse_C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_X0 = and_137_cse_X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_R0 = ( and_137_cse_R | and_137_cse_C & IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_T ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2 != 0 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_R0 = ( and_137_cse_R | and_137_cse_C & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_T ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1 != 0 }} ;
  assign and_83_nl = io_read_cfg_precision_rsc_svs_st_5[1] & or_2_cse;
  assign and_83_nl_S = 0 ;
  logic [0:0] or_2_cse_C2 ;
  logic [0:0] or_2_cse_R2 ;
  logic [0:0] or_2_cse_X2 ;
  assign and_83_nl_T = io_read_cfg_precision_rsc_svs_st_5_T [1] | or_2_cse_T ;
  assign io_read_cfg_precision_rsc_svs_st_5_C0 [1] = and_83_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_5_X0 [1] = and_83_nl_X ;
  assign or_2_cse_C2 = and_83_nl_C ;
  assign or_2_cse_X2 = and_83_nl_X ;
  assign io_read_cfg_precision_rsc_svs_st_5_R0 [1] = ( and_83_nl_R | and_83_nl_C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R2 = ( and_83_nl_R | and_83_nl_C & io_read_cfg_precision_rsc_svs_st_5_T [1] ) & { 1{ io_read_cfg_precision_rsc_svs_st_5[1] != 0 }} ;
  assign and_133_cse = IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp & IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[42];
  assign and_133_cse_S = 0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_X0 ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C0 ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R0 ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X0 ;
  assign and_133_cse_T = IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_T | IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [42] ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_C0 = and_133_cse_C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_X0 = and_133_cse_X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C0 [42] = and_133_cse_C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X0 [42] = and_133_cse_X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_R0 = ( and_133_cse_R | and_133_cse_C & IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [42] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[42] != 0 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R0 [42] = ( and_133_cse_R | and_133_cse_C & IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_T ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp != 0 }} ;
  assign and_135_cse = IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1 & IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2;
  assign and_135_cse_S = 0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_X0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_X0 ;
  assign and_135_cse_T = IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_T | IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_T ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_C0 = and_135_cse_C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_X0 = and_135_cse_X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_C0 = and_135_cse_C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_X0 = and_135_cse_X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_R0 = ( and_135_cse_R | and_135_cse_C & IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_T ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2 != 0 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_R0 = ( and_135_cse_R | and_135_cse_C & IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_T ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1 != 0 }} ;
  assign and_183_cse = _0100_ & mux_57_nl;
  assign and_183_cse_S = 0 ;
  logic [0:0] _0100__C3 ;
  logic [0:0] _0100__R3 ;
  logic [0:0] _0100__X3 ;
  logic [0:0] mux_57_nl_C0 ;
  logic [0:0] mux_57_nl_R0 ;
  logic [0:0] mux_57_nl_X0 ;
  assign and_183_cse_T = _0100__T | mux_57_nl_T ;
  assign _0100__C3 = and_183_cse_C ;
  assign _0100__X3 = and_183_cse_X ;
  assign mux_57_nl_C0 = and_183_cse_C ;
  assign mux_57_nl_X0 = and_183_cse_X ;
  assign _0100__R3 = ( and_183_cse_R | and_183_cse_C & mux_57_nl_T ) & { 1{ mux_57_nl != 0 }} ;
  assign mux_57_nl_R0 = ( and_183_cse_R | and_183_cse_C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign and_86_tmp = or_2_cse & _0246_;
  assign and_86_tmp_S = 0 ;
  logic [0:0] or_2_cse_C3 ;
  logic [0:0] or_2_cse_R3 ;
  logic [0:0] or_2_cse_X3 ;
  logic [0:0] _0246__C0 ;
  logic [0:0] _0246__R0 ;
  logic [0:0] _0246__X0 ;
  assign and_86_tmp_T = or_2_cse_T | _0246__T ;
  assign or_2_cse_C3 = and_86_tmp_C ;
  assign or_2_cse_X3 = and_86_tmp_X ;
  assign _0246__C0 = and_86_tmp_C ;
  assign _0246__X0 = and_86_tmp_X ;
  assign or_2_cse_R3 = ( and_86_tmp_R | and_86_tmp_C & _0246__T ) & { 1{ _0246_ != 0 }} ;
  assign _0246__R0 = ( and_86_tmp_R | and_86_tmp_C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign _0102_ = core_wen & main_stage_v_2;
  assign _0102__S = 0 ;
  logic [0:0] core_wen_C1 ;
  logic [0:0] core_wen_R1 ;
  logic [0:0] core_wen_X1 ;
  logic [0:0] main_stage_v_2_C0 ;
  logic [0:0] main_stage_v_2_R0 ;
  logic [0:0] main_stage_v_2_X0 ;
  assign _0102__T = core_wen_T | main_stage_v_2_T ;
  assign core_wen_C1 = _0102__C ;
  assign core_wen_X1 = _0102__X ;
  assign main_stage_v_2_C0 = _0102__C ;
  assign main_stage_v_2_X0 = _0102__X ;
  assign core_wen_R1 = ( _0102__R | _0102__C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 0 }} ;
  assign main_stage_v_2_R0 = ( _0102__R | _0102__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0103_ = _0102_ & nor_tmp_42;
  assign _0103__S = 0 ;
  logic [0:0] _0102__C0 ;
  logic [0:0] _0102__R0 ;
  logic [0:0] _0102__X0 ;
  logic [0:0] nor_tmp_42_C1 ;
  logic [0:0] nor_tmp_42_R1 ;
  logic [0:0] nor_tmp_42_X1 ;
  assign _0103__T = _0102__T | nor_tmp_42_T ;
  assign _0102__C0 = _0103__C ;
  assign _0102__X0 = _0103__X ;
  assign nor_tmp_42_C1 = _0103__C ;
  assign nor_tmp_42_X1 = _0103__X ;
  assign _0102__R0 = ( _0103__R | _0103__C & nor_tmp_42_T ) & { 1{ nor_tmp_42 != 0 }} ;
  assign nor_tmp_42_R1 = ( _0103__R | _0103__C & _0102__T ) & { 1{ _0102_ != 0 }} ;
  assign and_187_ssc = _0103_ & or_2_cse;
  assign and_187_ssc_S = 0 ;
  logic [0:0] _0103__C0 ;
  logic [0:0] _0103__R0 ;
  logic [0:0] _0103__X0 ;
  logic [0:0] or_2_cse_C4 ;
  logic [0:0] or_2_cse_R4 ;
  logic [0:0] or_2_cse_X4 ;
  assign and_187_ssc_T = _0103__T | or_2_cse_T ;
  assign _0103__C0 = and_187_ssc_C ;
  assign _0103__X0 = and_187_ssc_X ;
  assign or_2_cse_C4 = and_187_ssc_C ;
  assign or_2_cse_X4 = and_187_ssc_X ;
  assign _0103__R0 = ( and_187_ssc_R | and_187_ssc_C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R4 = ( and_187_ssc_R | and_187_ssc_C & _0103__T ) & { 1{ _0103_ != 0 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse = _0100_ & _0247_;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_S = 0 ;
  logic [0:0] _0100__C4 ;
  logic [0:0] _0100__R4 ;
  logic [0:0] _0100__X4 ;
  logic [0:0] _0247__C0 ;
  logic [0:0] _0247__R0 ;
  logic [0:0] _0247__X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T = _0100__T | _0247__T ;
  assign _0100__C4 = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C ;
  assign _0100__X4 = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X ;
  assign _0247__C0 = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C ;
  assign _0247__X0 = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X ;
  assign _0100__R4 = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R | FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C & _0247__T ) & { 1{ _0247_ != 0 }} ;
  assign _0247__R0 = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R | FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign and_129_nl = or_tmp_39 & _0250_;
  assign and_129_nl_S = 0 ;
  logic [0:0] or_tmp_39_C0 ;
  logic [0:0] or_tmp_39_R0 ;
  logic [0:0] or_tmp_39_X0 ;
  logic [0:0] _0250__C0 ;
  logic [0:0] _0250__R0 ;
  logic [0:0] _0250__X0 ;
  assign and_129_nl_T = or_tmp_39_T | _0250__T ;
  assign or_tmp_39_C0 = and_129_nl_C ;
  assign or_tmp_39_X0 = and_129_nl_X ;
  assign _0250__C0 = and_129_nl_C ;
  assign _0250__X0 = and_129_nl_X ;
  assign or_tmp_39_R0 = ( and_129_nl_R | and_129_nl_C & _0250__T ) & { 1{ _0250_ != 0 }} ;
  assign _0250__R0 = ( and_129_nl_R | and_129_nl_C & or_tmp_39_T ) & { 1{ or_tmp_39 != 0 }} ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse = _0100_ & mux_70_nl;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_S = 0 ;
  logic [0:0] _0100__C5 ;
  logic [0:0] _0100__R5 ;
  logic [0:0] _0100__X5 ;
  logic [0:0] mux_70_nl_C0 ;
  logic [0:0] mux_70_nl_R0 ;
  logic [0:0] mux_70_nl_X0 ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T = _0100__T | mux_70_nl_T ;
  assign _0100__C5 = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C ;
  assign _0100__X5 = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X ;
  assign mux_70_nl_C0 = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C ;
  assign mux_70_nl_X0 = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X ;
  assign _0100__R5 = ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R | FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C & mux_70_nl_T ) & { 1{ mux_70_nl != 0 }} ;
  assign mux_70_nl_R0 = ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R | FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign cfg_truncate_and_1_cse = _0100_ & mux_72_nl;
  assign cfg_truncate_and_1_cse_S = 0 ;
  logic [0:0] _0100__C6 ;
  logic [0:0] _0100__R6 ;
  logic [0:0] _0100__X6 ;
  logic [0:0] mux_72_nl_C0 ;
  logic [0:0] mux_72_nl_R0 ;
  logic [0:0] mux_72_nl_X0 ;
  assign cfg_truncate_and_1_cse_T = _0100__T | mux_72_nl_T ;
  assign _0100__C6 = cfg_truncate_and_1_cse_C ;
  assign _0100__X6 = cfg_truncate_and_1_cse_X ;
  assign mux_72_nl_C0 = cfg_truncate_and_1_cse_C ;
  assign mux_72_nl_X0 = cfg_truncate_and_1_cse_X ;
  assign _0100__R6 = ( cfg_truncate_and_1_cse_R | cfg_truncate_and_1_cse_C & mux_72_nl_T ) & { 1{ mux_72_nl != 0 }} ;
  assign mux_72_nl_R0 = ( cfg_truncate_and_1_cse_R | cfg_truncate_and_1_cse_C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign and_89_rgt = or_2_cse & _0254_;
  assign and_89_rgt_S = 0 ;
  logic [0:0] or_2_cse_C5 ;
  logic [0:0] or_2_cse_R5 ;
  logic [0:0] or_2_cse_X5 ;
  logic [0:0] _0254__C0 ;
  logic [0:0] _0254__R0 ;
  logic [0:0] _0254__X0 ;
  assign and_89_rgt_T = or_2_cse_T | _0254__T ;
  assign or_2_cse_C5 = and_89_rgt_C ;
  assign or_2_cse_X5 = and_89_rgt_X ;
  assign _0254__C0 = and_89_rgt_C ;
  assign _0254__X0 = and_89_rgt_X ;
  assign or_2_cse_R5 = ( and_89_rgt_R | and_89_rgt_C & _0254__T ) & { 1{ _0254_ != 0 }} ;
  assign _0254__R0 = ( and_89_rgt_R | and_89_rgt_C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign and_92_rgt = or_2_cse & _0342_;
  assign and_92_rgt_S = 0 ;
  logic [0:0] or_2_cse_C6 ;
  logic [0:0] or_2_cse_R6 ;
  logic [0:0] or_2_cse_X6 ;
  logic [0:0] _0342__C0 ;
  logic [0:0] _0342__R0 ;
  logic [0:0] _0342__X0 ;
  assign and_92_rgt_T = or_2_cse_T | _0342__T ;
  assign or_2_cse_C6 = and_92_rgt_C ;
  assign or_2_cse_X6 = and_92_rgt_X ;
  assign _0342__C0 = and_92_rgt_C ;
  assign _0342__X0 = and_92_rgt_X ;
  assign or_2_cse_R6 = ( and_92_rgt_R | and_92_rgt_C & _0342__T ) & { 1{ _0342_ != 0 }} ;
  assign _0342__R0 = ( and_92_rgt_R | and_92_rgt_C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign IsNaN_6U_10U_and_cse = _0100_ & _0255_;
  assign IsNaN_6U_10U_and_cse_S = 0 ;
  logic [0:0] _0100__C7 ;
  logic [0:0] _0100__R7 ;
  logic [0:0] _0100__X7 ;
  logic [0:0] _0255__C0 ;
  logic [0:0] _0255__R0 ;
  logic [0:0] _0255__X0 ;
  assign IsNaN_6U_10U_and_cse_T = _0100__T | _0255__T ;
  assign _0100__C7 = IsNaN_6U_10U_and_cse_C ;
  assign _0100__X7 = IsNaN_6U_10U_and_cse_X ;
  assign _0255__C0 = IsNaN_6U_10U_and_cse_C ;
  assign _0255__X0 = IsNaN_6U_10U_and_cse_X ;
  assign _0100__R7 = ( IsNaN_6U_10U_and_cse_R | IsNaN_6U_10U_and_cse_C & _0255__T ) & { 1{ _0255_ != 0 }} ;
  assign _0255__R0 = ( IsNaN_6U_10U_and_cse_R | IsNaN_6U_10U_and_cse_C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign IntSubExt_25U_25U_26U_1_o_and_cse = _0100_ & mux_78_nl;
  assign IntSubExt_25U_25U_26U_1_o_and_cse_S = 0 ;
  logic [0:0] _0100__C8 ;
  logic [0:0] _0100__R8 ;
  logic [0:0] _0100__X8 ;
  logic [0:0] mux_78_nl_C0 ;
  logic [0:0] mux_78_nl_R0 ;
  logic [0:0] mux_78_nl_X0 ;
  assign IntSubExt_25U_25U_26U_1_o_and_cse_T = _0100__T | mux_78_nl_T ;
  assign _0100__C8 = IntSubExt_25U_25U_26U_1_o_and_cse_C ;
  assign _0100__X8 = IntSubExt_25U_25U_26U_1_o_and_cse_X ;
  assign mux_78_nl_C0 = IntSubExt_25U_25U_26U_1_o_and_cse_C ;
  assign mux_78_nl_X0 = IntSubExt_25U_25U_26U_1_o_and_cse_X ;
  assign _0100__R8 = ( IntSubExt_25U_25U_26U_1_o_and_cse_R | IntSubExt_25U_25U_26U_1_o_and_cse_C & mux_78_nl_T ) & { 1{ mux_78_nl != 0 }} ;
  assign mux_78_nl_R0 = ( IntSubExt_25U_25U_26U_1_o_and_cse_R | IntSubExt_25U_25U_26U_1_o_and_cse_C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign main_stage_en_1 = chn_data_in_rsci_bawt & or_2_cse;
  assign main_stage_en_1_S = 0 ;
  logic [0:0] chn_data_in_rsci_bawt_C0 ;
  logic [0:0] chn_data_in_rsci_bawt_R0 ;
  logic [0:0] chn_data_in_rsci_bawt_X0 ;
  logic [0:0] or_2_cse_C7 ;
  logic [0:0] or_2_cse_R7 ;
  logic [0:0] or_2_cse_X7 ;
  assign main_stage_en_1_T = chn_data_in_rsci_bawt_T | or_2_cse_T ;
  assign chn_data_in_rsci_bawt_C0 = main_stage_en_1_C ;
  assign chn_data_in_rsci_bawt_X0 = main_stage_en_1_X ;
  assign or_2_cse_C7 = main_stage_en_1_C ;
  assign or_2_cse_X7 = main_stage_en_1_X ;
  assign chn_data_in_rsci_bawt_R0 = ( main_stage_en_1_R | main_stage_en_1_C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R7 = ( main_stage_en_1_R | main_stage_en_1_C & chn_data_in_rsci_bawt_T ) & { 1{ chn_data_in_rsci_bawt != 0 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl = IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[62] & _0420_;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_S = 0 ;
  logic [0:0] _0420__C0 ;
  logic [0:0] _0420__R0 ;
  logic [0:0] _0420__X0 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_T = IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [62] | _0420__T ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [62] = IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [62] = IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_X ;
  assign _0420__C0 = IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_C ;
  assign _0420__X0 = IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [62] = ( IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_R | IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_C & _0420__T ) & { 1{ _0420_ != 0 }} ;
  assign _0420__R0 = ( IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_R | IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [62] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[62] != 0 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_and_nl = IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[62] & _0482_;
  assign IntShiftRight_42U_6U_8U_obits_fixed_and_nl_S = 0 ;
  logic [0:0] _0482__C0 ;
  logic [0:0] _0482__R0 ;
  logic [0:0] _0482__X0 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_and_nl_T = IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [62] | _0482__T ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [62] = IntShiftRight_42U_6U_8U_obits_fixed_and_nl_C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [62] = IntShiftRight_42U_6U_8U_obits_fixed_and_nl_X ;
  assign _0482__C0 = IntShiftRight_42U_6U_8U_obits_fixed_and_nl_C ;
  assign _0482__X0 = IntShiftRight_42U_6U_8U_obits_fixed_and_nl_X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [62] = ( IntShiftRight_42U_6U_8U_obits_fixed_and_nl_R | IntShiftRight_42U_6U_8U_obits_fixed_and_nl_C & _0482__T ) & { 1{ _0482_ != 0 }} ;
  assign _0482__R0 = ( IntShiftRight_42U_6U_8U_obits_fixed_and_nl_R | IntShiftRight_42U_6U_8U_obits_fixed_and_nl_C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [62] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[62] != 0 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_nl = IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[62] & _0544_;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_nl_S = 0 ;
  logic [0:0] _0544__C0 ;
  logic [0:0] _0544__R0 ;
  logic [0:0] _0544__X0 ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_nl_T = IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [62] | _0544__T ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [62] = IntShiftRight_50U_6U_16U_obits_fixed_and_nl_C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [62] = IntShiftRight_50U_6U_16U_obits_fixed_and_nl_X ;
  assign _0544__C0 = IntShiftRight_50U_6U_16U_obits_fixed_and_nl_C ;
  assign _0544__X0 = IntShiftRight_50U_6U_16U_obits_fixed_and_nl_X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [62] = ( IntShiftRight_50U_6U_16U_obits_fixed_and_nl_R | IntShiftRight_50U_6U_16U_obits_fixed_and_nl_C & _0544__T ) & { 1{ _0544_ != 0 }} ;
  assign _0544__R0 = ( IntShiftRight_50U_6U_16U_obits_fixed_and_nl_R | IntShiftRight_50U_6U_16U_obits_fixed_and_nl_C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [62] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[62] != 0 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[50] & _0269_;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_S = 0 ;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 ;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 ;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 ;
  logic [0:0] _0269__C0 ;
  logic [0:0] _0269__R0 ;
  logic [0:0] _0269__X0 ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_T = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T [50] | _0269__T ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [50] = IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [50] = IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X ;
  assign _0269__C0 = IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C ;
  assign _0269__X0 = IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [50] = ( IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_R | IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C & _0269__T ) & { 1{ _0269_ != 0 }} ;
  assign _0269__R0 = ( IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_R | IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C & IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T [50] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[50] != 0 }} ;
  assign FpMantDecShiftRight_10U_6U_10U_carry_and_nl = FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2 & _0548_;
  assign FpMantDecShiftRight_10U_6U_10U_carry_and_nl_S = 0 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_C0 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_R0 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_X0 ;
  logic [0:0] _0548__C0 ;
  logic [0:0] _0548__R0 ;
  logic [0:0] _0548__X0 ;
  assign FpMantDecShiftRight_10U_6U_10U_carry_and_nl_T = FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_T | _0548__T ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_C0 = FpMantDecShiftRight_10U_6U_10U_carry_and_nl_C ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_X0 = FpMantDecShiftRight_10U_6U_10U_carry_and_nl_X ;
  assign _0548__C0 = FpMantDecShiftRight_10U_6U_10U_carry_and_nl_C ;
  assign _0548__X0 = FpMantDecShiftRight_10U_6U_10U_carry_and_nl_X ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_R0 = ( FpMantDecShiftRight_10U_6U_10U_carry_and_nl_R | FpMantDecShiftRight_10U_6U_10U_carry_and_nl_C & _0548__T ) & { 1{ _0548_ != 0 }} ;
  assign _0548__R0 = ( FpMantDecShiftRight_10U_6U_10U_carry_and_nl_R | FpMantDecShiftRight_10U_6U_10U_carry_and_nl_C & FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_T ) & { 1{ FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2 != 0 }} ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva = i_data_sva_2_14_0_1[9:0] & FpMantDecShiftRight_10U_6U_10U_stick_mask_sva[9:0];
  assign FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_S = 0 ;
  logic [14:0] i_data_sva_2_14_0_1_C0 ;
  logic [14:0] i_data_sva_2_14_0_1_R0 ;
  logic [14:0] i_data_sva_2_14_0_1_X0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_C0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_R0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X0 ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_T = i_data_sva_2_14_0_1_T [9:0] | FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_T [9:0] ;
  assign i_data_sva_2_14_0_1_C0 [9:0] = FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_C ;
  assign i_data_sva_2_14_0_1_X0 [9:0] = FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_X ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_C0 [9:0] = FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_C ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X0 [9:0] = FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_X ;
  assign i_data_sva_2_14_0_1_R0 [9:0] = ( FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_R | FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_C & FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_T [9:0] ) & { 10{ FpMantDecShiftRight_10U_6U_10U_stick_mask_sva[9:0] != 0 }} ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_R0 [9:0] = ( FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_R | FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_C & i_data_sva_2_14_0_1_T [9:0] ) & { 10{ i_data_sva_2_14_0_1[9:0] != 0 }} ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva = i_data_sva_1_16_0_1[9:0] & FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0[9:0];
  assign FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_S = 0 ;
  logic [16:0] i_data_sva_1_16_0_1_C0 ;
  logic [16:0] i_data_sva_1_16_0_1_R0 ;
  logic [16:0] i_data_sva_1_16_0_1_X0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_C0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_R0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_X0 ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_T = i_data_sva_1_16_0_1_T [9:0] | FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_T [9:0] ;
  assign i_data_sva_1_16_0_1_C0 [9:0] = FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_C ;
  assign i_data_sva_1_16_0_1_X0 [9:0] = FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_X ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_C0 [9:0] = FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_C ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_X0 [9:0] = FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_X ;
  assign i_data_sva_1_16_0_1_R0 [9:0] = ( FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_R | FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_C & FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_T [9:0] ) & { 10{ FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0[9:0] != 0 }} ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_R0 [9:0] = ( FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_R | FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_C & i_data_sva_1_16_0_1_T [9:0] ) & { 10{ i_data_sva_1_16_0_1[9:0] != 0 }} ;
  assign and_dcpl_9 = reg_chn_data_out_rsci_ld_core_psct_cse & chn_data_out_rsci_bawt;
  assign and_dcpl_9_S = 0 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_C1 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_R1 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_X1 ;
  logic [0:0] chn_data_out_rsci_bawt_C0 ;
  logic [0:0] chn_data_out_rsci_bawt_R0 ;
  logic [0:0] chn_data_out_rsci_bawt_X0 ;
  assign and_dcpl_9_T = reg_chn_data_out_rsci_ld_core_psct_cse_T | chn_data_out_rsci_bawt_T ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_C1 = and_dcpl_9_C ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_X1 = and_dcpl_9_X ;
  assign chn_data_out_rsci_bawt_C0 = and_dcpl_9_C ;
  assign chn_data_out_rsci_bawt_X0 = and_dcpl_9_X ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_R1 = ( and_dcpl_9_R | and_dcpl_9_C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 0 }} ;
  assign chn_data_out_rsci_bawt_R0 = ( and_dcpl_9_R | and_dcpl_9_C & reg_chn_data_out_rsci_ld_core_psct_cse_T ) & { 1{ reg_chn_data_out_rsci_ld_core_psct_cse != 0 }} ;
  assign and_dcpl_15 = chn_data_in_rsci_bawt & cfg_precision_rsci_d[0];
  assign and_dcpl_15_S = 0 ;
  logic [0:0] chn_data_in_rsci_bawt_C1 ;
  logic [0:0] chn_data_in_rsci_bawt_R1 ;
  logic [0:0] chn_data_in_rsci_bawt_X1 ;
  logic [1:0] cfg_precision_rsci_d_C0 ;
  logic [1:0] cfg_precision_rsci_d_R0 ;
  logic [1:0] cfg_precision_rsci_d_X0 ;
  assign and_dcpl_15_T = chn_data_in_rsci_bawt_T | cfg_precision_rsci_d_T [0] ;
  assign chn_data_in_rsci_bawt_C1 = and_dcpl_15_C ;
  assign chn_data_in_rsci_bawt_X1 = and_dcpl_15_X ;
  assign cfg_precision_rsci_d_C0 [0] = and_dcpl_15_C ;
  assign cfg_precision_rsci_d_X0 [0] = and_dcpl_15_X ;
  assign chn_data_in_rsci_bawt_R1 = ( and_dcpl_15_R | and_dcpl_15_C & cfg_precision_rsci_d_T [0] ) & { 1{ cfg_precision_rsci_d[0] != 0 }} ;
  assign cfg_precision_rsci_d_R0 [0] = ( and_dcpl_15_R | and_dcpl_15_C & chn_data_in_rsci_bawt_T ) & { 1{ chn_data_in_rsci_bawt != 0 }} ;
  assign and_dcpl_16 = or_2_cse & and_dcpl_15;
  assign and_dcpl_16_S = 0 ;
  logic [0:0] or_2_cse_C8 ;
  logic [0:0] or_2_cse_R8 ;
  logic [0:0] or_2_cse_X8 ;
  logic [0:0] and_dcpl_15_C0 ;
  logic [0:0] and_dcpl_15_R0 ;
  logic [0:0] and_dcpl_15_X0 ;
  assign and_dcpl_16_T = or_2_cse_T | and_dcpl_15_T ;
  assign or_2_cse_C8 = and_dcpl_16_C ;
  assign or_2_cse_X8 = and_dcpl_16_X ;
  assign and_dcpl_15_C0 = and_dcpl_16_C ;
  assign and_dcpl_15_X0 = and_dcpl_16_X ;
  assign or_2_cse_R8 = ( and_dcpl_16_R | and_dcpl_16_C & and_dcpl_15_T ) & { 1{ and_dcpl_15 != 0 }} ;
  assign and_dcpl_15_R0 = ( and_dcpl_16_R | and_dcpl_16_C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign _0104_ = reg_chn_data_out_rsci_ld_core_psct_cse & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4;
  assign _0104__S = 0 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_C2 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_R2 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_X2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X1 ;
  assign _0104__T = reg_chn_data_out_rsci_ld_core_psct_cse_T | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_T ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_C2 = _0104__C ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_X2 = _0104__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C1 = _0104__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X1 = _0104__X ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_R2 = ( _0104__R | _0104__C & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4 != 0 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R1 = ( _0104__R | _0104__C & reg_chn_data_out_rsci_ld_core_psct_cse_T ) & { 1{ reg_chn_data_out_rsci_ld_core_psct_cse != 0 }} ;
  assign _0105_ = _0104_ & main_stage_v_2;
  assign _0105__S = 0 ;
  logic [0:0] _0104__C0 ;
  logic [0:0] _0104__R0 ;
  logic [0:0] _0104__X0 ;
  logic [0:0] main_stage_v_2_C1 ;
  logic [0:0] main_stage_v_2_R1 ;
  logic [0:0] main_stage_v_2_X1 ;
  assign _0105__T = _0104__T | main_stage_v_2_T ;
  assign _0104__C0 = _0105__C ;
  assign _0104__X0 = _0105__X ;
  assign main_stage_v_2_C1 = _0105__C ;
  assign main_stage_v_2_X1 = _0105__X ;
  assign _0104__R0 = ( _0105__R | _0105__C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 0 }} ;
  assign main_stage_v_2_R1 = ( _0105__R | _0105__C & _0104__T ) & { 1{ _0104_ != 0 }} ;
  assign _0106_ = reg_chn_data_out_rsci_ld_core_psct_cse & main_stage_v_2;
  assign _0106__S = 0 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_C3 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_R3 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_X3 ;
  logic [0:0] main_stage_v_2_C2 ;
  logic [0:0] main_stage_v_2_R2 ;
  logic [0:0] main_stage_v_2_X2 ;
  assign _0106__T = reg_chn_data_out_rsci_ld_core_psct_cse_T | main_stage_v_2_T ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_C3 = _0106__C ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_X3 = _0106__X ;
  assign main_stage_v_2_C2 = _0106__C ;
  assign main_stage_v_2_X2 = _0106__X ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_R3 = ( _0106__R | _0106__C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 0 }} ;
  assign main_stage_v_2_R2 = ( _0106__R | _0106__C & reg_chn_data_out_rsci_ld_core_psct_cse_T ) & { 1{ reg_chn_data_out_rsci_ld_core_psct_cse != 0 }} ;
  assign not_tmp_42 = main_stage_v_3 & _0273_;
  assign not_tmp_42_S = 0 ;
  logic [0:0] main_stage_v_3_C0 ;
  logic [0:0] main_stage_v_3_R0 ;
  logic [0:0] main_stage_v_3_X0 ;
  logic [0:0] _0273__C0 ;
  logic [0:0] _0273__R0 ;
  logic [0:0] _0273__X0 ;
  assign not_tmp_42_T = main_stage_v_3_T | _0273__T ;
  assign main_stage_v_3_C0 = not_tmp_42_C ;
  assign main_stage_v_3_X0 = not_tmp_42_X ;
  assign _0273__C0 = not_tmp_42_C ;
  assign _0273__X0 = not_tmp_42_X ;
  assign main_stage_v_3_R0 = ( not_tmp_42_R | not_tmp_42_C & _0273__T ) & { 1{ _0273_ != 0 }} ;
  assign _0273__R0 = ( not_tmp_42_R | not_tmp_42_C & main_stage_v_3_T ) & { 1{ main_stage_v_3 != 0 }} ;
  assign nor_tmp_26 = or_209_cse & main_stage_v_2;
  assign nor_tmp_26_S = 0 ;
  logic [0:0] or_209_cse_C0 ;
  logic [0:0] or_209_cse_R0 ;
  logic [0:0] or_209_cse_X0 ;
  logic [0:0] main_stage_v_2_C3 ;
  logic [0:0] main_stage_v_2_R3 ;
  logic [0:0] main_stage_v_2_X3 ;
  assign nor_tmp_26_T = or_209_cse_T | main_stage_v_2_T ;
  assign or_209_cse_C0 = nor_tmp_26_C ;
  assign or_209_cse_X0 = nor_tmp_26_X ;
  assign main_stage_v_2_C3 = nor_tmp_26_C ;
  assign main_stage_v_2_X3 = nor_tmp_26_X ;
  assign or_209_cse_R0 = ( nor_tmp_26_R | nor_tmp_26_C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 0 }} ;
  assign main_stage_v_2_R3 = ( nor_tmp_26_R | nor_tmp_26_C & or_209_cse_T ) & { 1{ or_209_cse != 0 }} ;
  assign nor_tmp_29 = nor_tmp_42 & main_stage_v_2;
  assign nor_tmp_29_S = 0 ;
  logic [0:0] nor_tmp_42_C2 ;
  logic [0:0] nor_tmp_42_R2 ;
  logic [0:0] nor_tmp_42_X2 ;
  logic [0:0] main_stage_v_2_C4 ;
  logic [0:0] main_stage_v_2_R4 ;
  logic [0:0] main_stage_v_2_X4 ;
  assign nor_tmp_29_T = nor_tmp_42_T | main_stage_v_2_T ;
  assign nor_tmp_42_C2 = nor_tmp_29_C ;
  assign nor_tmp_42_X2 = nor_tmp_29_X ;
  assign main_stage_v_2_C4 = nor_tmp_29_C ;
  assign main_stage_v_2_X4 = nor_tmp_29_X ;
  assign nor_tmp_42_R2 = ( nor_tmp_29_R | nor_tmp_29_C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 0 }} ;
  assign main_stage_v_2_R4 = ( nor_tmp_29_R | nor_tmp_29_C & nor_tmp_42_T ) & { 1{ nor_tmp_42 != 0 }} ;
  assign _0107_ = or_28_cse & main_stage_v_2;
  assign _0107__S = 0 ;
  logic [0:0] or_28_cse_C0 ;
  logic [0:0] or_28_cse_R0 ;
  logic [0:0] or_28_cse_X0 ;
  logic [0:0] main_stage_v_2_C5 ;
  logic [0:0] main_stage_v_2_R5 ;
  logic [0:0] main_stage_v_2_X5 ;
  assign _0107__T = or_28_cse_T | main_stage_v_2_T ;
  assign or_28_cse_C0 = _0107__C ;
  assign or_28_cse_X0 = _0107__X ;
  assign main_stage_v_2_C5 = _0107__C ;
  assign main_stage_v_2_X5 = _0107__X ;
  assign or_28_cse_R0 = ( _0107__R | _0107__C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 0 }} ;
  assign main_stage_v_2_R5 = ( _0107__R | _0107__C & or_28_cse_T ) & { 1{ or_28_cse != 0 }} ;
  assign _0108_ = or_16_cse & chn_data_in_rsci_bawt;
  assign _0108__S = 0 ;
  logic [0:0] or_16_cse_C0 ;
  logic [0:0] or_16_cse_R0 ;
  logic [0:0] or_16_cse_X0 ;
  logic [0:0] chn_data_in_rsci_bawt_C2 ;
  logic [0:0] chn_data_in_rsci_bawt_R2 ;
  logic [0:0] chn_data_in_rsci_bawt_X2 ;
  assign _0108__T = or_16_cse_T | chn_data_in_rsci_bawt_T ;
  assign or_16_cse_C0 = _0108__C ;
  assign or_16_cse_X0 = _0108__X ;
  assign chn_data_in_rsci_bawt_C2 = _0108__C ;
  assign chn_data_in_rsci_bawt_X2 = _0108__X ;
  assign or_16_cse_R0 = ( _0108__R | _0108__C & chn_data_in_rsci_bawt_T ) & { 1{ chn_data_in_rsci_bawt != 0 }} ;
  assign chn_data_in_rsci_bawt_R2 = ( _0108__R | _0108__C & or_16_cse_T ) & { 1{ or_16_cse != 0 }} ;
  assign and_tmp_6 = _0108_ & or_2_cse;
  assign and_tmp_6_S = 0 ;
  logic [0:0] _0108__C0 ;
  logic [0:0] _0108__R0 ;
  logic [0:0] _0108__X0 ;
  logic [0:0] or_2_cse_C9 ;
  logic [0:0] or_2_cse_R9 ;
  logic [0:0] or_2_cse_X9 ;
  assign and_tmp_6_T = _0108__T | or_2_cse_T ;
  assign _0108__C0 = and_tmp_6_C ;
  assign _0108__X0 = and_tmp_6_X ;
  assign or_2_cse_C9 = and_tmp_6_C ;
  assign or_2_cse_X9 = and_tmp_6_X ;
  assign _0108__R0 = ( and_tmp_6_R | and_tmp_6_C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R9 = ( and_tmp_6_R | and_tmp_6_C & _0108__T ) & { 1{ _0108_ != 0 }} ;
  assign _0109_ = reg_chn_data_out_rsci_ld_core_psct_cse & or_7_cse;
  assign _0109__S = 0 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_C4 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_R4 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_X4 ;
  logic [0:0] or_7_cse_C0 ;
  logic [0:0] or_7_cse_R0 ;
  logic [0:0] or_7_cse_X0 ;
  assign _0109__T = reg_chn_data_out_rsci_ld_core_psct_cse_T | or_7_cse_T ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_C4 = _0109__C ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_X4 = _0109__X ;
  assign or_7_cse_C0 = _0109__C ;
  assign or_7_cse_X0 = _0109__X ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_R4 = ( _0109__R | _0109__C & or_7_cse_T ) & { 1{ or_7_cse != 0 }} ;
  assign or_7_cse_R0 = ( _0109__R | _0109__C & reg_chn_data_out_rsci_ld_core_psct_cse_T ) & { 1{ reg_chn_data_out_rsci_ld_core_psct_cse != 0 }} ;
  assign and_dcpl_22 = reg_chn_data_out_rsci_ld_core_psct_cse & _0276_;
  assign and_dcpl_22_S = 0 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_C5 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_R5 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_X5 ;
  logic [0:0] _0276__C0 ;
  logic [0:0] _0276__R0 ;
  logic [0:0] _0276__X0 ;
  assign and_dcpl_22_T = reg_chn_data_out_rsci_ld_core_psct_cse_T | _0276__T ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_C5 = and_dcpl_22_C ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_X5 = and_dcpl_22_X ;
  assign _0276__C0 = and_dcpl_22_C ;
  assign _0276__X0 = and_dcpl_22_X ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_R5 = ( and_dcpl_22_R | and_dcpl_22_C & _0276__T ) & { 1{ _0276_ != 0 }} ;
  assign _0276__R0 = ( and_dcpl_22_R | and_dcpl_22_C & reg_chn_data_out_rsci_ld_core_psct_cse_T ) & { 1{ reg_chn_data_out_rsci_ld_core_psct_cse != 0 }} ;
  assign and_dcpl_24 = or_2_cse & main_stage_v_3;
  assign and_dcpl_24_S = 0 ;
  logic [0:0] or_2_cse_C10 ;
  logic [0:0] or_2_cse_R10 ;
  logic [0:0] or_2_cse_X10 ;
  logic [0:0] main_stage_v_3_C1 ;
  logic [0:0] main_stage_v_3_R1 ;
  logic [0:0] main_stage_v_3_X1 ;
  assign and_dcpl_24_T = or_2_cse_T | main_stage_v_3_T ;
  assign or_2_cse_C10 = and_dcpl_24_C ;
  assign or_2_cse_X10 = and_dcpl_24_X ;
  assign main_stage_v_3_C1 = and_dcpl_24_C ;
  assign main_stage_v_3_X1 = and_dcpl_24_X ;
  assign or_2_cse_R10 = ( and_dcpl_24_R | and_dcpl_24_C & main_stage_v_3_T ) & { 1{ main_stage_v_3 != 0 }} ;
  assign main_stage_v_3_R1 = ( and_dcpl_24_R | and_dcpl_24_C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign and_dcpl_25 = and_dcpl_9 & _0238_;
  assign and_dcpl_25_S = 0 ;
  logic [0:0] and_dcpl_9_C0 ;
  logic [0:0] and_dcpl_9_R0 ;
  logic [0:0] and_dcpl_9_X0 ;
  logic [0:0] _0238__C0 ;
  logic [0:0] _0238__R0 ;
  logic [0:0] _0238__X0 ;
  assign and_dcpl_25_T = and_dcpl_9_T | _0238__T ;
  assign and_dcpl_9_C0 = and_dcpl_25_C ;
  assign and_dcpl_9_X0 = and_dcpl_25_X ;
  assign _0238__C0 = and_dcpl_25_C ;
  assign _0238__X0 = and_dcpl_25_X ;
  assign and_dcpl_9_R0 = ( and_dcpl_25_R | and_dcpl_25_C & _0238__T ) & { 1{ _0238_ != 0 }} ;
  assign _0238__R0 = ( and_dcpl_25_R | and_dcpl_25_C & and_dcpl_9_T ) & { 1{ and_dcpl_9 != 0 }} ;
  assign and_dcpl_35 = or_2_cse & io_read_cfg_precision_rsc_svs_st_4[0];
  assign and_dcpl_35_S = 0 ;
  assign { io_read_cfg_precision_rsc_svs_st_4_R0 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X0 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C0 [1:1] } = 0;
  logic [0:0] or_2_cse_C11 ;
  logic [0:0] or_2_cse_R11 ;
  logic [0:0] or_2_cse_X11 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C1 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R1 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X1 ;
  assign and_dcpl_35_T = or_2_cse_T | io_read_cfg_precision_rsc_svs_st_4_T [0] ;
  assign or_2_cse_C11 = and_dcpl_35_C ;
  assign or_2_cse_X11 = and_dcpl_35_X ;
  assign io_read_cfg_precision_rsc_svs_st_4_C1 [0] = and_dcpl_35_C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X1 [0] = and_dcpl_35_X ;
  assign or_2_cse_R11 = ( and_dcpl_35_R | and_dcpl_35_C & io_read_cfg_precision_rsc_svs_st_4_T [0] ) & { 1{ io_read_cfg_precision_rsc_svs_st_4[0] != 0 }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R1 [0] = ( and_dcpl_35_R | and_dcpl_35_C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign and_dcpl_40 = or_2_cse & _0277_;
  assign and_dcpl_40_S = 0 ;
  logic [0:0] or_2_cse_C12 ;
  logic [0:0] or_2_cse_R12 ;
  logic [0:0] or_2_cse_X12 ;
  logic [0:0] _0277__C0 ;
  logic [0:0] _0277__R0 ;
  logic [0:0] _0277__X0 ;
  assign and_dcpl_40_T = or_2_cse_T | _0277__T ;
  assign or_2_cse_C12 = and_dcpl_40_C ;
  assign or_2_cse_X12 = and_dcpl_40_X ;
  assign _0277__C0 = and_dcpl_40_C ;
  assign _0277__X0 = and_dcpl_40_X ;
  assign or_2_cse_R12 = ( and_dcpl_40_R | and_dcpl_40_C & _0277__T ) & { 1{ _0277_ != 0 }} ;
  assign _0277__R0 = ( and_dcpl_40_R | and_dcpl_40_C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign and_dcpl_41 = or_2_cse & nor_tmp_42;
  assign and_dcpl_41_S = 0 ;
  logic [0:0] or_2_cse_C13 ;
  logic [0:0] or_2_cse_R13 ;
  logic [0:0] or_2_cse_X13 ;
  logic [0:0] nor_tmp_42_C3 ;
  logic [0:0] nor_tmp_42_R3 ;
  logic [0:0] nor_tmp_42_X3 ;
  assign and_dcpl_41_T = or_2_cse_T | nor_tmp_42_T ;
  assign or_2_cse_C13 = and_dcpl_41_C ;
  assign or_2_cse_X13 = and_dcpl_41_X ;
  assign nor_tmp_42_C3 = and_dcpl_41_C ;
  assign nor_tmp_42_X3 = and_dcpl_41_X ;
  assign or_2_cse_R13 = ( and_dcpl_41_R | and_dcpl_41_C & nor_tmp_42_T ) & { 1{ nor_tmp_42 != 0 }} ;
  assign nor_tmp_42_R3 = ( and_dcpl_41_R | and_dcpl_41_C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_tmp_146 = main_stage_en_1 & fsm_output[1];
  assign or_tmp_146_S = 0 ;
  logic [0:0] main_stage_en_1_C0 ;
  logic [0:0] main_stage_en_1_R0 ;
  logic [0:0] main_stage_en_1_X0 ;
  logic [1:0] fsm_output_C0 ;
  logic [1:0] fsm_output_R0 ;
  logic [1:0] fsm_output_X0 ;
  assign or_tmp_146_T = main_stage_en_1_T | fsm_output_T [1] ;
  assign main_stage_en_1_C0 = or_tmp_146_C ;
  assign main_stage_en_1_X0 = or_tmp_146_X ;
  assign fsm_output_C0 [1] = or_tmp_146_C ;
  assign fsm_output_X0 [1] = or_tmp_146_X ;
  assign main_stage_en_1_R0 = ( or_tmp_146_R | or_tmp_146_C & fsm_output_T [1] ) & { 1{ fsm_output[1] != 0 }} ;
  assign fsm_output_R0 [1] = ( or_tmp_146_R | or_tmp_146_C & main_stage_en_1_T ) & { 1{ main_stage_en_1 != 0 }} ;
  assign _0110_ = or_2_cse & _0278_;
  assign _0110__S = 0 ;
  logic [0:0] or_2_cse_C14 ;
  logic [0:0] or_2_cse_R14 ;
  logic [0:0] or_2_cse_X14 ;
  logic [0:0] _0278__C0 ;
  logic [0:0] _0278__R0 ;
  logic [0:0] _0278__X0 ;
  assign _0110__T = or_2_cse_T | _0278__T ;
  assign or_2_cse_C14 = _0110__C ;
  assign or_2_cse_X14 = _0110__X ;
  assign _0278__C0 = _0110__C ;
  assign _0278__X0 = _0110__X ;
  assign or_2_cse_R14 = ( _0110__R | _0110__C & _0278__T ) & { 1{ _0278_ != 0 }} ;
  assign _0278__R0 = ( _0110__R | _0110__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign main_stage_v_1_mx0c1 = _0110_ & main_stage_v_1;
  assign main_stage_v_1_mx0c1_S = 0 ;
  logic [0:0] _0110__C0 ;
  logic [0:0] _0110__R0 ;
  logic [0:0] _0110__X0 ;
  logic [0:0] main_stage_v_1_C1 ;
  logic [0:0] main_stage_v_1_R1 ;
  logic [0:0] main_stage_v_1_X1 ;
  assign main_stage_v_1_mx0c1_T = _0110__T | main_stage_v_1_T ;
  assign _0110__C0 = main_stage_v_1_mx0c1_C ;
  assign _0110__X0 = main_stage_v_1_mx0c1_X ;
  assign main_stage_v_1_C1 = main_stage_v_1_mx0c1_C ;
  assign main_stage_v_1_X1 = main_stage_v_1_mx0c1_X ;
  assign _0110__R0 = ( main_stage_v_1_mx0c1_R | main_stage_v_1_mx0c1_C & main_stage_v_1_T ) & { 1{ main_stage_v_1 != 0 }} ;
  assign main_stage_v_1_R1 = ( main_stage_v_1_mx0c1_R | main_stage_v_1_mx0c1_C & _0110__T ) & { 1{ _0110_ != 0 }} ;
  assign _0111_ = or_2_cse & main_stage_v_2;
  assign _0111__S = 0 ;
  logic [0:0] or_2_cse_C15 ;
  logic [0:0] or_2_cse_R15 ;
  logic [0:0] or_2_cse_X15 ;
  logic [0:0] main_stage_v_2_C6 ;
  logic [0:0] main_stage_v_2_R6 ;
  logic [0:0] main_stage_v_2_X6 ;
  assign _0111__T = or_2_cse_T | main_stage_v_2_T ;
  assign or_2_cse_C15 = _0111__C ;
  assign or_2_cse_X15 = _0111__X ;
  assign main_stage_v_2_C6 = _0111__C ;
  assign main_stage_v_2_X6 = _0111__X ;
  assign or_2_cse_R15 = ( _0111__R | _0111__C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 0 }} ;
  assign main_stage_v_2_R6 = ( _0111__R | _0111__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign main_stage_v_2_mx0c1 = _0111_ & _0248_;
  assign main_stage_v_2_mx0c1_S = 0 ;
  logic [0:0] _0111__C0 ;
  logic [0:0] _0111__R0 ;
  logic [0:0] _0111__X0 ;
  logic [0:0] _0248__C0 ;
  logic [0:0] _0248__R0 ;
  logic [0:0] _0248__X0 ;
  assign main_stage_v_2_mx0c1_T = _0111__T | _0248__T ;
  assign _0111__C0 = main_stage_v_2_mx0c1_C ;
  assign _0111__X0 = main_stage_v_2_mx0c1_X ;
  assign _0248__C0 = main_stage_v_2_mx0c1_C ;
  assign _0248__X0 = main_stage_v_2_mx0c1_X ;
  assign _0111__R0 = ( main_stage_v_2_mx0c1_R | main_stage_v_2_mx0c1_C & _0248__T ) & { 1{ _0248_ != 0 }} ;
  assign _0248__R0 = ( main_stage_v_2_mx0c1_R | main_stage_v_2_mx0c1_C & _0111__T ) & { 1{ _0111_ != 0 }} ;
  assign _0112_ = or_2_cse & _0251_;
  assign _0112__S = 0 ;
  logic [0:0] or_2_cse_C16 ;
  logic [0:0] or_2_cse_R16 ;
  logic [0:0] or_2_cse_X16 ;
  logic [0:0] _0251__C0 ;
  logic [0:0] _0251__R0 ;
  logic [0:0] _0251__X0 ;
  assign _0112__T = or_2_cse_T | _0251__T ;
  assign or_2_cse_C16 = _0112__C ;
  assign or_2_cse_X16 = _0112__X ;
  assign _0251__C0 = _0112__C ;
  assign _0251__X0 = _0112__X ;
  assign or_2_cse_R16 = ( _0112__R | _0112__C & _0251__T ) & { 1{ _0251_ != 0 }} ;
  assign _0251__R0 = ( _0112__R | _0112__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign main_stage_v_3_mx0c1 = _0112_ & main_stage_v_3;
  assign main_stage_v_3_mx0c1_S = 0 ;
  logic [0:0] _0112__C0 ;
  logic [0:0] _0112__R0 ;
  logic [0:0] _0112__X0 ;
  logic [0:0] main_stage_v_3_C2 ;
  logic [0:0] main_stage_v_3_R2 ;
  logic [0:0] main_stage_v_3_X2 ;
  assign main_stage_v_3_mx0c1_T = _0112__T | main_stage_v_3_T ;
  assign _0112__C0 = main_stage_v_3_mx0c1_C ;
  assign _0112__X0 = main_stage_v_3_mx0c1_X ;
  assign main_stage_v_3_C2 = main_stage_v_3_mx0c1_C ;
  assign main_stage_v_3_X2 = main_stage_v_3_mx0c1_X ;
  assign _0112__R0 = ( main_stage_v_3_mx0c1_R | main_stage_v_3_mx0c1_C & main_stage_v_3_T ) & { 1{ main_stage_v_3 != 0 }} ;
  assign main_stage_v_3_R2 = ( main_stage_v_3_mx0c1_R | main_stage_v_3_mx0c1_C & _0112__T ) & { 1{ _0112_ != 0 }} ;
  assign and_dcpl_52 = core_wen & main_stage_v_1;
  assign and_dcpl_52_S = 0 ;
  logic [0:0] core_wen_C2 ;
  logic [0:0] core_wen_R2 ;
  logic [0:0] core_wen_X2 ;
  logic [0:0] main_stage_v_1_C2 ;
  logic [0:0] main_stage_v_1_R2 ;
  logic [0:0] main_stage_v_1_X2 ;
  assign and_dcpl_52_T = core_wen_T | main_stage_v_1_T ;
  assign core_wen_C2 = and_dcpl_52_C ;
  assign core_wen_X2 = and_dcpl_52_X ;
  assign main_stage_v_1_C2 = and_dcpl_52_C ;
  assign main_stage_v_1_X2 = and_dcpl_52_X ;
  assign core_wen_R2 = ( and_dcpl_52_R | and_dcpl_52_C & main_stage_v_1_T ) & { 1{ main_stage_v_1 != 0 }} ;
  assign main_stage_v_1_R2 = ( and_dcpl_52_R | and_dcpl_52_C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign nor_tmp = IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[42];
  assign nor_tmp_S = 0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_X0 ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C0 ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R0 ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X0 ;
  assign nor_tmp_T = IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_T | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [42] ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_C0 = nor_tmp_C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_X0 = nor_tmp_X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C0 [42] = nor_tmp_C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X0 [42] = nor_tmp_X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_R0 = ( nor_tmp_R | nor_tmp_C & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [42] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[42] != 0 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R0 [42] = ( nor_tmp_R | nor_tmp_C & IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_T ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp != 0 }} ;
  assign _0113_ = _0256_ & fsm_output[1];
  assign _0113__S = 0 ;
  assign { fsm_output_R0 [0] } = 0;
  assign { fsm_output_X0 [0] } = 0;
  assign { fsm_output_C0 [0] } = 0;
  logic [0:0] _0256__C0 ;
  logic [0:0] _0256__R0 ;
  logic [0:0] _0256__X0 ;
  logic [1:0] fsm_output_C1 ;
  logic [1:0] fsm_output_R1 ;
  logic [1:0] fsm_output_X1 ;
  assign _0113__T = _0256__T | fsm_output_T [1] ;
  assign _0256__C0 = _0113__C ;
  assign _0256__X0 = _0113__X ;
  assign fsm_output_C1 [1] = _0113__C ;
  assign fsm_output_X1 [1] = _0113__X ;
  assign _0256__R0 = ( _0113__R | _0113__C & fsm_output_T [1] ) & { 1{ fsm_output[1] != 0 }} ;
  assign fsm_output_R1 [1] = ( _0113__R | _0113__C & _0256__T ) & { 1{ _0256_ != 0 }} ;
  assign _0114_ = core_wen & chn_data_in_rsci_ld_core_psct_mx0c0;
  assign _0114__S = 0 ;
  logic [0:0] core_wen_C3 ;
  logic [0:0] core_wen_R3 ;
  logic [0:0] core_wen_X3 ;
  logic [0:0] chn_data_in_rsci_ld_core_psct_mx0c0_C0 ;
  logic [0:0] chn_data_in_rsci_ld_core_psct_mx0c0_R0 ;
  logic [0:0] chn_data_in_rsci_ld_core_psct_mx0c0_X0 ;
  assign _0114__T = core_wen_T | chn_data_in_rsci_ld_core_psct_mx0c0_T ;
  assign core_wen_C3 = _0114__C ;
  assign core_wen_X3 = _0114__X ;
  assign chn_data_in_rsci_ld_core_psct_mx0c0_C0 = _0114__C ;
  assign chn_data_in_rsci_ld_core_psct_mx0c0_X0 = _0114__X ;
  assign core_wen_R3 = ( _0114__R | _0114__C & chn_data_in_rsci_ld_core_psct_mx0c0_T ) & { 1{ chn_data_in_rsci_ld_core_psct_mx0c0 != 0 }} ;
  assign chn_data_in_rsci_ld_core_psct_mx0c0_R0 = ( _0114__R | _0114__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0115_ = core_wen & _0565_;
  assign _0115__S = 0 ;
  logic [0:0] core_wen_C4 ;
  logic [0:0] core_wen_R4 ;
  logic [0:0] core_wen_X4 ;
  logic [0:0] _0565__C0 ;
  logic [0:0] _0565__R0 ;
  logic [0:0] _0565__X0 ;
  assign _0115__T = core_wen_T | _0565__T ;
  assign core_wen_C4 = _0115__C ;
  assign core_wen_X4 = _0115__X ;
  assign _0565__C0 = _0115__C ;
  assign _0565__X0 = _0115__X ;
  assign core_wen_R4 = ( _0115__R | _0115__C & _0565__T ) & { 1{ _0565_ != 0 }} ;
  assign _0565__R0 = ( _0115__R | _0115__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0116_ = core_wen & _0566_;
  assign _0116__S = 0 ;
  logic [0:0] core_wen_C5 ;
  logic [0:0] core_wen_R5 ;
  logic [0:0] core_wen_X5 ;
  logic [0:0] _0566__C0 ;
  logic [0:0] _0566__R0 ;
  logic [0:0] _0566__X0 ;
  assign _0116__T = core_wen_T | _0566__T ;
  assign core_wen_C5 = _0116__C ;
  assign core_wen_X5 = _0116__X ;
  assign _0566__C0 = _0116__C ;
  assign _0566__X0 = _0116__X ;
  assign core_wen_R5 = ( _0116__R | _0116__C & _0566__T ) & { 1{ _0566_ != 0 }} ;
  assign _0566__R0 = ( _0116__R | _0116__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0117_ = _0100_ & mux_8_nl;
  assign _0117__S = 0 ;
  logic [0:0] _0100__C9 ;
  logic [0:0] _0100__R9 ;
  logic [0:0] _0100__X9 ;
  logic [0:0] mux_8_nl_C0 ;
  logic [0:0] mux_8_nl_R0 ;
  logic [0:0] mux_8_nl_X0 ;
  assign _0117__T = _0100__T | mux_8_nl_T ;
  assign _0100__C9 = _0117__C ;
  assign _0100__X9 = _0117__X ;
  assign mux_8_nl_C0 = _0117__C ;
  assign mux_8_nl_X0 = _0117__X ;
  assign _0100__R9 = ( _0117__R | _0117__C & mux_8_nl_T ) & { 1{ mux_8_nl != 0 }} ;
  assign mux_8_nl_R0 = ( _0117__R | _0117__C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign _0118_ = _0100_ & mux_10_nl;
  assign _0118__S = 0 ;
  logic [0:0] _0100__C10 ;
  logic [0:0] _0100__R10 ;
  logic [0:0] _0100__X10 ;
  logic [0:0] mux_10_nl_C0 ;
  logic [0:0] mux_10_nl_R0 ;
  logic [0:0] mux_10_nl_X0 ;
  assign _0118__T = _0100__T | mux_10_nl_T ;
  assign _0100__C10 = _0118__C ;
  assign _0100__X10 = _0118__X ;
  assign mux_10_nl_C0 = _0118__C ;
  assign mux_10_nl_X0 = _0118__X ;
  assign _0100__R10 = ( _0118__R | _0118__C & mux_10_nl_T ) & { 1{ mux_10_nl != 0 }} ;
  assign mux_10_nl_R0 = ( _0118__R | _0118__C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign _0119_ = _0100_ & mux_12_nl;
  assign _0119__S = 0 ;
  logic [0:0] _0100__C11 ;
  logic [0:0] _0100__R11 ;
  logic [0:0] _0100__X11 ;
  logic [0:0] mux_12_nl_C0 ;
  logic [0:0] mux_12_nl_R0 ;
  logic [0:0] mux_12_nl_X0 ;
  assign _0119__T = _0100__T | mux_12_nl_T ;
  assign _0100__C11 = _0119__C ;
  assign _0100__X11 = _0119__X ;
  assign mux_12_nl_C0 = _0119__C ;
  assign mux_12_nl_X0 = _0119__X ;
  assign _0100__R11 = ( _0119__R | _0119__C & mux_12_nl_T ) & { 1{ mux_12_nl != 0 }} ;
  assign mux_12_nl_R0 = ( _0119__R | _0119__C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign _0120_ = _0100_ & mux_15_nl;
  assign _0120__S = 0 ;
  logic [0:0] _0100__C12 ;
  logic [0:0] _0100__R12 ;
  logic [0:0] _0100__X12 ;
  logic [0:0] mux_15_nl_C0 ;
  logic [0:0] mux_15_nl_R0 ;
  logic [0:0] mux_15_nl_X0 ;
  assign _0120__T = _0100__T | mux_15_nl_T ;
  assign _0100__C12 = _0120__C ;
  assign _0100__X12 = _0120__X ;
  assign mux_15_nl_C0 = _0120__C ;
  assign mux_15_nl_X0 = _0120__X ;
  assign _0100__R12 = ( _0120__R | _0120__C & mux_15_nl_T ) & { 1{ mux_15_nl != 0 }} ;
  assign mux_15_nl_R0 = ( _0120__R | _0120__C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign _0121_ = core_wen & _0567_;
  assign _0121__S = 0 ;
  logic [0:0] core_wen_C6 ;
  logic [0:0] core_wen_R6 ;
  logic [0:0] core_wen_X6 ;
  logic [0:0] _0567__C0 ;
  logic [0:0] _0567__R0 ;
  logic [0:0] _0567__X0 ;
  assign _0121__T = core_wen_T | _0567__T ;
  assign core_wen_C6 = _0121__C ;
  assign core_wen_X6 = _0121__X ;
  assign _0567__C0 = _0121__C ;
  assign _0567__X0 = _0121__X ;
  assign core_wen_R6 = ( _0121__R | _0121__C & _0567__T ) & { 1{ _0567_ != 0 }} ;
  assign _0567__R0 = ( _0121__R | _0121__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0122_ = core_wen & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse;
  assign _0122__S = 0 ;
  logic [0:0] core_wen_C7 ;
  logic [0:0] core_wen_R7 ;
  logic [0:0] core_wen_X7 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_X0 ;
  assign _0122__T = core_wen_T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_T ;
  assign core_wen_C7 = _0122__C ;
  assign core_wen_X7 = _0122__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_C0 = _0122__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_X0 = _0122__X ;
  assign core_wen_R7 = ( _0122__R | _0122__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse != 0 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_R0 = ( _0122__R | _0122__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0123_ = _0122_ & mux_18_nl;
  assign _0123__S = 0 ;
  logic [0:0] _0122__C0 ;
  logic [0:0] _0122__R0 ;
  logic [0:0] _0122__X0 ;
  logic [0:0] mux_18_nl_C0 ;
  logic [0:0] mux_18_nl_R0 ;
  logic [0:0] mux_18_nl_X0 ;
  assign _0123__T = _0122__T | mux_18_nl_T ;
  assign _0122__C0 = _0123__C ;
  assign _0122__X0 = _0123__X ;
  assign mux_18_nl_C0 = _0123__C ;
  assign mux_18_nl_X0 = _0123__X ;
  assign _0122__R0 = ( _0123__R | _0123__C & mux_18_nl_T ) & { 1{ mux_18_nl != 0 }} ;
  assign mux_18_nl_R0 = ( _0123__R | _0123__C & _0122__T ) & { 1{ _0122_ != 0 }} ;
  assign _0124_ = _0100_ & _0285_;
  assign _0124__S = 0 ;
  logic [0:0] _0100__C13 ;
  logic [0:0] _0100__R13 ;
  logic [0:0] _0100__X13 ;
  logic [0:0] _0285__C0 ;
  logic [0:0] _0285__R0 ;
  logic [0:0] _0285__X0 ;
  assign _0124__T = _0100__T | _0285__T ;
  assign _0100__C13 = _0124__C ;
  assign _0100__X13 = _0124__X ;
  assign _0285__C0 = _0124__C ;
  assign _0285__X0 = _0124__X ;
  assign _0100__R13 = ( _0124__R | _0124__C & _0285__T ) & { 1{ _0285_ != 0 }} ;
  assign _0285__R0 = ( _0124__R | _0124__C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign _0125_ = _0122_ & mux_24_nl;
  assign _0125__S = 0 ;
  logic [0:0] _0122__C1 ;
  logic [0:0] _0122__R1 ;
  logic [0:0] _0122__X1 ;
  logic [0:0] mux_24_nl_C0 ;
  logic [0:0] mux_24_nl_R0 ;
  logic [0:0] mux_24_nl_X0 ;
  assign _0125__T = _0122__T | mux_24_nl_T ;
  assign _0122__C1 = _0125__C ;
  assign _0122__X1 = _0125__X ;
  assign mux_24_nl_C0 = _0125__C ;
  assign mux_24_nl_X0 = _0125__X ;
  assign _0122__R1 = ( _0125__R | _0125__C & mux_24_nl_T ) & { 1{ mux_24_nl != 0 }} ;
  assign mux_24_nl_R0 = ( _0125__R | _0125__C & _0122__T ) & { 1{ _0122_ != 0 }} ;
  assign _0126_ = and_dcpl_52 & IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp;
  assign _0126__S = 0 ;
  logic [0:0] and_dcpl_52_C0 ;
  logic [0:0] and_dcpl_52_R0 ;
  logic [0:0] and_dcpl_52_X0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X0 ;
  assign _0126__T = and_dcpl_52_T | IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_T ;
  assign and_dcpl_52_C0 = _0126__C ;
  assign and_dcpl_52_X0 = _0126__X ;
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C0 = _0126__C ;
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X0 = _0126__X ;
  assign and_dcpl_52_R0 = ( _0126__R | _0126__C & IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_T ) & { 1{ IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp != 0 }} ;
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R0 = ( _0126__R | _0126__C & and_dcpl_52_T ) & { 1{ and_dcpl_52 != 0 }} ;
  assign _0127_ = _0126_ & or_2_cse;
  assign _0127__S = 0 ;
  logic [0:0] _0126__C0 ;
  logic [0:0] _0126__R0 ;
  logic [0:0] _0126__X0 ;
  logic [0:0] or_2_cse_C17 ;
  logic [0:0] or_2_cse_R17 ;
  logic [0:0] or_2_cse_X17 ;
  assign _0127__T = _0126__T | or_2_cse_T ;
  assign _0126__C0 = _0127__C ;
  assign _0126__X0 = _0127__X ;
  assign or_2_cse_C17 = _0127__C ;
  assign or_2_cse_X17 = _0127__X ;
  assign _0126__R0 = ( _0127__R | _0127__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R17 = ( _0127__R | _0127__C & _0126__T ) & { 1{ _0126_ != 0 }} ;
  assign _0128_ = _0127_ & io_read_cfg_precision_rsc_svs_st_4[0];
  assign _0128__S = 0 ;
  assign { io_read_cfg_precision_rsc_svs_st_4_R1 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X1 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C1 [1:1] } = 0;
  logic [0:0] _0127__C0 ;
  logic [0:0] _0127__R0 ;
  logic [0:0] _0127__X0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C2 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R2 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X2 ;
  assign _0128__T = _0127__T | io_read_cfg_precision_rsc_svs_st_4_T [0] ;
  assign _0127__C0 = _0128__C ;
  assign _0127__X0 = _0128__X ;
  assign io_read_cfg_precision_rsc_svs_st_4_C2 [0] = _0128__C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X2 [0] = _0128__X ;
  assign _0127__R0 = ( _0128__R | _0128__C & io_read_cfg_precision_rsc_svs_st_4_T [0] ) & { 1{ io_read_cfg_precision_rsc_svs_st_4[0] != 0 }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R2 [0] = ( _0128__R | _0128__C & _0127__T ) & { 1{ _0127_ != 0 }} ;
  assign _0129_ = mux_85_nl & core_wen;
  assign _0129__S = 0 ;
  logic [0:0] mux_85_nl_C0 ;
  logic [0:0] mux_85_nl_R0 ;
  logic [0:0] mux_85_nl_X0 ;
  logic [0:0] core_wen_C8 ;
  logic [0:0] core_wen_R8 ;
  logic [0:0] core_wen_X8 ;
  assign _0129__T = mux_85_nl_T | core_wen_T ;
  assign mux_85_nl_C0 = _0129__C ;
  assign mux_85_nl_X0 = _0129__X ;
  assign core_wen_C8 = _0129__C ;
  assign core_wen_X8 = _0129__X ;
  assign mux_85_nl_R0 = ( _0129__R | _0129__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign core_wen_R8 = ( _0129__R | _0129__C & mux_85_nl_T ) & { 1{ mux_85_nl != 0 }} ;
  assign _0130_ = _0129_ & or_2_cse;
  assign _0130__S = 0 ;
  logic [0:0] _0129__C0 ;
  logic [0:0] _0129__R0 ;
  logic [0:0] _0129__X0 ;
  logic [0:0] or_2_cse_C18 ;
  logic [0:0] or_2_cse_R18 ;
  logic [0:0] or_2_cse_X18 ;
  assign _0130__T = _0129__T | or_2_cse_T ;
  assign _0129__C0 = _0130__C ;
  assign _0129__X0 = _0130__X ;
  assign or_2_cse_C18 = _0130__C ;
  assign or_2_cse_X18 = _0130__X ;
  assign _0129__R0 = ( _0130__R | _0130__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R18 = ( _0130__R | _0130__C & _0129__T ) & { 1{ _0129_ != 0 }} ;
  assign _0131_ = _0130_ & main_stage_v_1;
  assign _0131__S = 0 ;
  logic [0:0] _0130__C0 ;
  logic [0:0] _0130__R0 ;
  logic [0:0] _0130__X0 ;
  logic [0:0] main_stage_v_1_C3 ;
  logic [0:0] main_stage_v_1_R3 ;
  logic [0:0] main_stage_v_1_X3 ;
  assign _0131__T = _0130__T | main_stage_v_1_T ;
  assign _0130__C0 = _0131__C ;
  assign _0130__X0 = _0131__X ;
  assign main_stage_v_1_C3 = _0131__C ;
  assign main_stage_v_1_X3 = _0131__X ;
  assign _0130__R0 = ( _0131__R | _0131__C & main_stage_v_1_T ) & { 1{ main_stage_v_1 != 0 }} ;
  assign main_stage_v_1_R3 = ( _0131__R | _0131__C & _0130__T ) & { 1{ _0130_ != 0 }} ;
  assign _0132_ = and_dcpl_52 & or_2_cse;
  assign _0132__S = 0 ;
  logic [0:0] and_dcpl_52_C1 ;
  logic [0:0] and_dcpl_52_R1 ;
  logic [0:0] and_dcpl_52_X1 ;
  logic [0:0] or_2_cse_C19 ;
  logic [0:0] or_2_cse_R19 ;
  logic [0:0] or_2_cse_X19 ;
  assign _0132__T = and_dcpl_52_T | or_2_cse_T ;
  assign and_dcpl_52_C1 = _0132__C ;
  assign and_dcpl_52_X1 = _0132__X ;
  assign or_2_cse_C19 = _0132__C ;
  assign or_2_cse_X19 = _0132__X ;
  assign and_dcpl_52_R1 = ( _0132__R | _0132__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R19 = ( _0132__R | _0132__C & and_dcpl_52_T ) & { 1{ and_dcpl_52 != 0 }} ;
  assign _0133_ = _0132_ & io_read_cfg_precision_rsc_svs_st_4[0];
  assign _0133__S = 0 ;
  assign { io_read_cfg_precision_rsc_svs_st_4_R2 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X2 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C2 [1:1] } = 0;
  logic [0:0] _0132__C0 ;
  logic [0:0] _0132__R0 ;
  logic [0:0] _0132__X0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C3 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R3 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X3 ;
  assign _0133__T = _0132__T | io_read_cfg_precision_rsc_svs_st_4_T [0] ;
  assign _0132__C0 = _0133__C ;
  assign _0132__X0 = _0133__X ;
  assign io_read_cfg_precision_rsc_svs_st_4_C3 [0] = _0133__C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X3 [0] = _0133__X ;
  assign _0132__R0 = ( _0133__R | _0133__C & io_read_cfg_precision_rsc_svs_st_4_T [0] ) & { 1{ io_read_cfg_precision_rsc_svs_st_4[0] != 0 }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R3 [0] = ( _0133__R | _0133__C & _0132__T ) & { 1{ _0132_ != 0 }} ;
  assign _0134_ = _0574_ & and_dcpl_52;
  assign _0134__S = 0 ;
  logic [0:0] _0574__C0 ;
  logic [0:0] _0574__R0 ;
  logic [0:0] _0574__X0 ;
  logic [0:0] and_dcpl_52_C2 ;
  logic [0:0] and_dcpl_52_R2 ;
  logic [0:0] and_dcpl_52_X2 ;
  assign _0134__T = _0574__T | and_dcpl_52_T ;
  assign _0574__C0 = _0134__C ;
  assign _0574__X0 = _0134__X ;
  assign and_dcpl_52_C2 = _0134__C ;
  assign and_dcpl_52_X2 = _0134__X ;
  assign _0574__R0 = ( _0134__R | _0134__C & and_dcpl_52_T ) & { 1{ and_dcpl_52 != 0 }} ;
  assign and_dcpl_52_R2 = ( _0134__R | _0134__C & _0574__T ) & { 1{ _0574_ != 0 }} ;
  assign _0135_ = _0134_ & or_2_cse;
  assign _0135__S = 0 ;
  logic [0:0] _0134__C0 ;
  logic [0:0] _0134__R0 ;
  logic [0:0] _0134__X0 ;
  logic [0:0] or_2_cse_C20 ;
  logic [0:0] or_2_cse_R20 ;
  logic [0:0] or_2_cse_X20 ;
  assign _0135__T = _0134__T | or_2_cse_T ;
  assign _0134__C0 = _0135__C ;
  assign _0134__X0 = _0135__X ;
  assign or_2_cse_C20 = _0135__C ;
  assign or_2_cse_X20 = _0135__X ;
  assign _0134__R0 = ( _0135__R | _0135__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R20 = ( _0135__R | _0135__C & _0134__T ) & { 1{ _0134_ != 0 }} ;
  assign _0136_ = core_wen & _0575_;
  assign _0136__S = 0 ;
  logic [0:0] core_wen_C9 ;
  logic [0:0] core_wen_R9 ;
  logic [0:0] core_wen_X9 ;
  logic [0:0] _0575__C0 ;
  logic [0:0] _0575__R0 ;
  logic [0:0] _0575__X0 ;
  assign _0136__T = core_wen_T | _0575__T ;
  assign core_wen_C9 = _0136__C ;
  assign core_wen_X9 = _0136__X ;
  assign _0575__C0 = _0136__C ;
  assign _0575__X0 = _0136__X ;
  assign core_wen_R9 = ( _0136__R | _0136__C & _0575__T ) & { 1{ _0575_ != 0 }} ;
  assign _0575__R0 = ( _0136__R | _0136__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0137_ = core_wen & FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse;
  assign _0137__S = 0 ;
  logic [0:0] core_wen_C10 ;
  logic [0:0] core_wen_R10 ;
  logic [0:0] core_wen_X10 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_X0 ;
  assign _0137__T = core_wen_T | FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_T ;
  assign core_wen_C10 = _0137__C ;
  assign core_wen_X10 = _0137__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_C0 = _0137__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_X0 = _0137__X ;
  assign core_wen_R10 = ( _0137__R | _0137__C & FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse != 0 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_R0 = ( _0137__R | _0137__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0138_ = _0137_ & mux_41_nl;
  assign _0138__S = 0 ;
  logic [0:0] _0137__C0 ;
  logic [0:0] _0137__R0 ;
  logic [0:0] _0137__X0 ;
  logic [0:0] mux_41_nl_C0 ;
  logic [0:0] mux_41_nl_R0 ;
  logic [0:0] mux_41_nl_X0 ;
  assign _0138__T = _0137__T | mux_41_nl_T ;
  assign _0137__C0 = _0138__C ;
  assign _0137__X0 = _0138__X ;
  assign mux_41_nl_C0 = _0138__C ;
  assign mux_41_nl_X0 = _0138__X ;
  assign _0137__R0 = ( _0138__R | _0138__C & mux_41_nl_T ) & { 1{ mux_41_nl != 0 }} ;
  assign mux_41_nl_R0 = ( _0138__R | _0138__C & _0137__T ) & { 1{ _0137_ != 0 }} ;
  assign _0139_ = _0100_ & mux_42_nl;
  assign _0139__S = 0 ;
  logic [0:0] _0100__C14 ;
  logic [0:0] _0100__R14 ;
  logic [0:0] _0100__X14 ;
  logic [0:0] mux_42_nl_C0 ;
  logic [0:0] mux_42_nl_R0 ;
  logic [0:0] mux_42_nl_X0 ;
  assign _0139__T = _0100__T | mux_42_nl_T ;
  assign _0100__C14 = _0139__C ;
  assign _0100__X14 = _0139__X ;
  assign mux_42_nl_C0 = _0139__C ;
  assign mux_42_nl_X0 = _0139__X ;
  assign _0100__R14 = ( _0139__R | _0139__C & mux_42_nl_T ) & { 1{ mux_42_nl != 0 }} ;
  assign mux_42_nl_R0 = ( _0139__R | _0139__C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign _0140_ = core_wen & _0289_;
  assign _0140__S = 0 ;
  logic [0:0] core_wen_C11 ;
  logic [0:0] core_wen_R11 ;
  logic [0:0] core_wen_X11 ;
  logic [0:0] _0289__C0 ;
  logic [0:0] _0289__R0 ;
  logic [0:0] _0289__X0 ;
  assign _0140__T = core_wen_T | _0289__T ;
  assign core_wen_C11 = _0140__C ;
  assign core_wen_X11 = _0140__X ;
  assign _0289__C0 = _0140__C ;
  assign _0289__X0 = _0140__X ;
  assign core_wen_R11 = ( _0140__R | _0140__C & _0289__T ) & { 1{ _0289_ != 0 }} ;
  assign _0289__R0 = ( _0140__R | _0140__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0141_ = _0140_ & _0290_;
  assign _0141__S = 0 ;
  logic [0:0] _0140__C0 ;
  logic [0:0] _0140__R0 ;
  logic [0:0] _0140__X0 ;
  logic [0:0] _0290__C0 ;
  logic [0:0] _0290__R0 ;
  logic [0:0] _0290__X0 ;
  assign _0141__T = _0140__T | _0290__T ;
  assign _0140__C0 = _0141__C ;
  assign _0140__X0 = _0141__X ;
  assign _0290__C0 = _0141__C ;
  assign _0290__X0 = _0141__X ;
  assign _0140__R0 = ( _0141__R | _0141__C & _0290__T ) & { 1{ _0290_ != 0 }} ;
  assign _0290__R0 = ( _0141__R | _0141__C & _0140__T ) & { 1{ _0140_ != 0 }} ;
  assign _0142_ = _0141_ & mux_48_nl;
  assign _0142__S = 0 ;
  logic [0:0] _0141__C0 ;
  logic [0:0] _0141__R0 ;
  logic [0:0] _0141__X0 ;
  logic [0:0] mux_48_nl_C0 ;
  logic [0:0] mux_48_nl_R0 ;
  logic [0:0] mux_48_nl_X0 ;
  assign _0142__T = _0141__T | mux_48_nl_T ;
  assign _0141__C0 = _0142__C ;
  assign _0141__X0 = _0142__X ;
  assign mux_48_nl_C0 = _0142__C ;
  assign mux_48_nl_X0 = _0142__X ;
  assign _0141__R0 = ( _0142__R | _0142__C & mux_48_nl_T ) & { 1{ mux_48_nl != 0 }} ;
  assign mux_48_nl_R0 = ( _0142__R | _0142__C & _0141__T ) & { 1{ _0141_ != 0 }} ;
  assign _0143_ = core_wen & _0242_;
  assign _0143__S = 0 ;
  logic [0:0] core_wen_C12 ;
  logic [0:0] core_wen_R12 ;
  logic [0:0] core_wen_X12 ;
  logic [0:0] _0242__C0 ;
  logic [0:0] _0242__R0 ;
  logic [0:0] _0242__X0 ;
  assign _0143__T = core_wen_T | _0242__T ;
  assign core_wen_C12 = _0143__C ;
  assign core_wen_X12 = _0143__X ;
  assign _0242__C0 = _0143__C ;
  assign _0242__X0 = _0143__X ;
  assign core_wen_R12 = ( _0143__R | _0143__C & _0242__T ) & { 1{ _0242_ != 0 }} ;
  assign _0242__R0 = ( _0143__R | _0143__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0144_ = _0143_ & _0291_;
  assign _0144__S = 0 ;
  logic [0:0] _0143__C0 ;
  logic [0:0] _0143__R0 ;
  logic [0:0] _0143__X0 ;
  logic [0:0] _0291__C0 ;
  logic [0:0] _0291__R0 ;
  logic [0:0] _0291__X0 ;
  assign _0144__T = _0143__T | _0291__T ;
  assign _0143__C0 = _0144__C ;
  assign _0143__X0 = _0144__X ;
  assign _0291__C0 = _0144__C ;
  assign _0291__X0 = _0144__X ;
  assign _0143__R0 = ( _0144__R | _0144__C & _0291__T ) & { 1{ _0291_ != 0 }} ;
  assign _0291__R0 = ( _0144__R | _0144__C & _0143__T ) & { 1{ _0143_ != 0 }} ;
  assign _0145_ = _0144_ & main_stage_v_2;
  assign _0145__S = 0 ;
  logic [0:0] _0144__C0 ;
  logic [0:0] _0144__R0 ;
  logic [0:0] _0144__X0 ;
  logic [0:0] main_stage_v_2_C7 ;
  logic [0:0] main_stage_v_2_R7 ;
  logic [0:0] main_stage_v_2_X7 ;
  assign _0145__T = _0144__T | main_stage_v_2_T ;
  assign _0144__C0 = _0145__C ;
  assign _0144__X0 = _0145__X ;
  assign main_stage_v_2_C7 = _0145__C ;
  assign main_stage_v_2_X7 = _0145__X ;
  assign _0144__R0 = ( _0145__R | _0145__C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 0 }} ;
  assign main_stage_v_2_R7 = ( _0145__R | _0145__C & _0144__T ) & { 1{ _0144_ != 0 }} ;
  assign _0146_ = _0145_ & _0292_;
  assign _0146__S = 0 ;
  logic [0:0] _0145__C0 ;
  logic [0:0] _0145__R0 ;
  logic [0:0] _0145__X0 ;
  logic [0:0] _0292__C0 ;
  logic [0:0] _0292__R0 ;
  logic [0:0] _0292__X0 ;
  assign _0146__T = _0145__T | _0292__T ;
  assign _0145__C0 = _0146__C ;
  assign _0145__X0 = _0146__X ;
  assign _0292__C0 = _0146__C ;
  assign _0292__X0 = _0146__X ;
  assign _0145__R0 = ( _0146__R | _0146__C & _0292__T ) & { 1{ _0292_ != 0 }} ;
  assign _0292__R0 = ( _0146__R | _0146__C & _0145__T ) & { 1{ _0145_ != 0 }} ;
  assign _0147_ = _0146_ & or_2_cse;
  assign _0147__S = 0 ;
  logic [0:0] _0146__C0 ;
  logic [0:0] _0146__R0 ;
  logic [0:0] _0146__X0 ;
  logic [0:0] or_2_cse_C21 ;
  logic [0:0] or_2_cse_R21 ;
  logic [0:0] or_2_cse_X21 ;
  assign _0147__T = _0146__T | or_2_cse_T ;
  assign _0146__C0 = _0147__C ;
  assign _0146__X0 = _0147__X ;
  assign or_2_cse_C21 = _0147__C ;
  assign or_2_cse_X21 = _0147__X ;
  assign _0146__R0 = ( _0147__R | _0147__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R21 = ( _0147__R | _0147__C & _0146__T ) & { 1{ _0146_ != 0 }} ;
  assign _0148_ = _0293_ & core_wen;
  assign _0148__S = 0 ;
  logic [0:0] _0293__C0 ;
  logic [0:0] _0293__R0 ;
  logic [0:0] _0293__X0 ;
  logic [0:0] core_wen_C13 ;
  logic [0:0] core_wen_R13 ;
  logic [0:0] core_wen_X13 ;
  assign _0148__T = _0293__T | core_wen_T ;
  assign _0293__C0 = _0148__C ;
  assign _0293__X0 = _0148__X ;
  assign core_wen_C13 = _0148__C ;
  assign core_wen_X13 = _0148__X ;
  assign _0293__R0 = ( _0148__R | _0148__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign core_wen_R13 = ( _0148__R | _0148__C & _0293__T ) & { 1{ _0293_ != 0 }} ;
  assign _0149_ = _0148_ & _0242_;
  assign _0149__S = 0 ;
  logic [0:0] _0148__C0 ;
  logic [0:0] _0148__R0 ;
  logic [0:0] _0148__X0 ;
  logic [0:0] _0242__C1 ;
  logic [0:0] _0242__R1 ;
  logic [0:0] _0242__X1 ;
  assign _0149__T = _0148__T | _0242__T ;
  assign _0148__C0 = _0149__C ;
  assign _0148__X0 = _0149__X ;
  assign _0242__C1 = _0149__C ;
  assign _0242__X1 = _0149__X ;
  assign _0148__R0 = ( _0149__R | _0149__C & _0242__T ) & { 1{ _0242_ != 0 }} ;
  assign _0242__R1 = ( _0149__R | _0149__C & _0148__T ) & { 1{ _0148_ != 0 }} ;
  assign _0150_ = _0149_ & main_stage_v_2;
  assign _0150__S = 0 ;
  logic [0:0] _0149__C0 ;
  logic [0:0] _0149__R0 ;
  logic [0:0] _0149__X0 ;
  logic [0:0] main_stage_v_2_C8 ;
  logic [0:0] main_stage_v_2_R8 ;
  logic [0:0] main_stage_v_2_X8 ;
  assign _0150__T = _0149__T | main_stage_v_2_T ;
  assign _0149__C0 = _0150__C ;
  assign _0149__X0 = _0150__X ;
  assign main_stage_v_2_C8 = _0150__C ;
  assign main_stage_v_2_X8 = _0150__X ;
  assign _0149__R0 = ( _0150__R | _0150__C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 0 }} ;
  assign main_stage_v_2_R8 = ( _0150__R | _0150__C & _0149__T ) & { 1{ _0149_ != 0 }} ;
  assign _0151_ = _0150_ & or_2_cse;
  assign _0151__S = 0 ;
  logic [0:0] _0150__C0 ;
  logic [0:0] _0150__R0 ;
  logic [0:0] _0150__X0 ;
  logic [0:0] or_2_cse_C22 ;
  logic [0:0] or_2_cse_R22 ;
  logic [0:0] or_2_cse_X22 ;
  assign _0151__T = _0150__T | or_2_cse_T ;
  assign _0150__C0 = _0151__C ;
  assign _0150__X0 = _0151__X ;
  assign or_2_cse_C22 = _0151__C ;
  assign or_2_cse_X22 = _0151__X ;
  assign _0150__R0 = ( _0151__R | _0151__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R22 = ( _0151__R | _0151__C & _0150__T ) & { 1{ _0150_ != 0 }} ;
  assign _0152_ = _0100_ & mux_56_nl;
  assign _0152__S = 0 ;
  logic [0:0] _0100__C15 ;
  logic [0:0] _0100__R15 ;
  logic [0:0] _0100__X15 ;
  logic [0:0] mux_56_nl_C0 ;
  logic [0:0] mux_56_nl_R0 ;
  logic [0:0] mux_56_nl_X0 ;
  assign _0152__T = _0100__T | mux_56_nl_T ;
  assign _0100__C15 = _0152__C ;
  assign _0100__X15 = _0152__X ;
  assign mux_56_nl_C0 = _0152__C ;
  assign mux_56_nl_X0 = _0152__X ;
  assign _0100__R15 = ( _0152__R | _0152__C & mux_56_nl_T ) & { 1{ mux_56_nl != 0 }} ;
  assign mux_56_nl_R0 = ( _0152__R | _0152__C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign _0153_ = _0137_ & mux_60_nl;
  assign _0153__S = 0 ;
  logic [0:0] _0137__C1 ;
  logic [0:0] _0137__R1 ;
  logic [0:0] _0137__X1 ;
  logic [0:0] mux_60_nl_C0 ;
  logic [0:0] mux_60_nl_R0 ;
  logic [0:0] mux_60_nl_X0 ;
  assign _0153__T = _0137__T | mux_60_nl_T ;
  assign _0137__C1 = _0153__C ;
  assign _0137__X1 = _0153__X ;
  assign mux_60_nl_C0 = _0153__C ;
  assign mux_60_nl_X0 = _0153__X ;
  assign _0137__R1 = ( _0153__R | _0153__C & mux_60_nl_T ) & { 1{ mux_60_nl != 0 }} ;
  assign mux_60_nl_R0 = ( _0153__R | _0153__C & _0137__T ) & { 1{ _0137_ != 0 }} ;
  assign _0154_ = or_209_cse & core_wen;
  assign _0154__S = 0 ;
  logic [0:0] or_209_cse_C1 ;
  logic [0:0] or_209_cse_R1 ;
  logic [0:0] or_209_cse_X1 ;
  logic [0:0] core_wen_C14 ;
  logic [0:0] core_wen_R14 ;
  logic [0:0] core_wen_X14 ;
  assign _0154__T = or_209_cse_T | core_wen_T ;
  assign or_209_cse_C1 = _0154__C ;
  assign or_209_cse_X1 = _0154__X ;
  assign core_wen_C14 = _0154__C ;
  assign core_wen_X14 = _0154__X ;
  assign or_209_cse_R1 = ( _0154__R | _0154__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign core_wen_R14 = ( _0154__R | _0154__C & or_209_cse_T ) & { 1{ or_209_cse != 0 }} ;
  assign _0155_ = _0154_ & or_2_cse;
  assign _0155__S = 0 ;
  logic [0:0] _0154__C0 ;
  logic [0:0] _0154__R0 ;
  logic [0:0] _0154__X0 ;
  logic [0:0] or_2_cse_C23 ;
  logic [0:0] or_2_cse_R23 ;
  logic [0:0] or_2_cse_X23 ;
  assign _0155__T = _0154__T | or_2_cse_T ;
  assign _0154__C0 = _0155__C ;
  assign _0154__X0 = _0155__X ;
  assign or_2_cse_C23 = _0155__C ;
  assign or_2_cse_X23 = _0155__X ;
  assign _0154__R0 = ( _0155__R | _0155__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R23 = ( _0155__R | _0155__C & _0154__T ) & { 1{ _0154_ != 0 }} ;
  assign _0156_ = _0155_ & main_stage_v_2;
  assign _0156__S = 0 ;
  logic [0:0] _0155__C0 ;
  logic [0:0] _0155__R0 ;
  logic [0:0] _0155__X0 ;
  logic [0:0] main_stage_v_2_C9 ;
  logic [0:0] main_stage_v_2_R9 ;
  logic [0:0] main_stage_v_2_X9 ;
  assign _0156__T = _0155__T | main_stage_v_2_T ;
  assign _0155__C0 = _0156__C ;
  assign _0155__X0 = _0156__X ;
  assign main_stage_v_2_C9 = _0156__C ;
  assign main_stage_v_2_X9 = _0156__X ;
  assign _0155__R0 = ( _0156__R | _0156__C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 0 }} ;
  assign main_stage_v_2_R9 = ( _0156__R | _0156__C & _0155__T ) & { 1{ _0155_ != 0 }} ;
  assign _0157_ = _0100_ & mux_62_nl;
  assign _0157__S = 0 ;
  logic [0:0] _0100__C16 ;
  logic [0:0] _0100__R16 ;
  logic [0:0] _0100__X16 ;
  logic [0:0] mux_62_nl_C0 ;
  logic [0:0] mux_62_nl_R0 ;
  logic [0:0] mux_62_nl_X0 ;
  assign _0157__T = _0100__T | mux_62_nl_T ;
  assign _0100__C16 = _0157__C ;
  assign _0100__X16 = _0157__X ;
  assign mux_62_nl_C0 = _0157__C ;
  assign mux_62_nl_X0 = _0157__X ;
  assign _0100__R16 = ( _0157__R | _0157__C & mux_62_nl_T ) & { 1{ mux_62_nl != 0 }} ;
  assign mux_62_nl_R0 = ( _0157__R | _0157__C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign _0158_ = _0100_ & _0295_;
  assign _0158__S = 0 ;
  logic [0:0] _0100__C17 ;
  logic [0:0] _0100__R17 ;
  logic [0:0] _0100__X17 ;
  logic [0:0] _0295__C0 ;
  logic [0:0] _0295__R0 ;
  logic [0:0] _0295__X0 ;
  assign _0158__T = _0100__T | _0295__T ;
  assign _0100__C17 = _0158__C ;
  assign _0100__X17 = _0158__X ;
  assign _0295__C0 = _0158__C ;
  assign _0295__X0 = _0158__X ;
  assign _0100__R17 = ( _0158__R | _0158__C & _0295__T ) & { 1{ _0295_ != 0 }} ;
  assign _0295__R0 = ( _0158__R | _0158__C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign _0159_ = _0296_ & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4;
  assign _0159__S = 0 ;
  logic [0:0] _0296__C0 ;
  logic [0:0] _0296__R0 ;
  logic [0:0] _0296__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X0 ;
  assign _0159__T = _0296__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T ;
  assign _0296__C0 = _0159__C ;
  assign _0296__X0 = _0159__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C0 = _0159__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X0 = _0159__X ;
  assign _0296__R0 = ( _0159__R | _0159__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 != 0 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R0 = ( _0159__R | _0159__C & _0296__T ) & { 1{ _0296_ != 0 }} ;
  assign _0160_ = _0159_ & _0297_;
  assign _0160__S = 0 ;
  logic [0:0] _0159__C0 ;
  logic [0:0] _0159__R0 ;
  logic [0:0] _0159__X0 ;
  logic [0:0] _0297__C0 ;
  logic [0:0] _0297__R0 ;
  logic [0:0] _0297__X0 ;
  assign _0160__T = _0159__T | _0297__T ;
  assign _0159__C0 = _0160__C ;
  assign _0159__X0 = _0160__X ;
  assign _0297__C0 = _0160__C ;
  assign _0297__X0 = _0160__X ;
  assign _0159__R0 = ( _0160__R | _0160__C & _0297__T ) & { 1{ _0297_ != 0 }} ;
  assign _0297__R0 = ( _0160__R | _0160__C & _0159__T ) & { 1{ _0159_ != 0 }} ;
  assign _0100_ = core_wen & _0243_;
  assign _0100__S = 0 ;
  logic [0:0] core_wen_C15 ;
  logic [0:0] core_wen_R15 ;
  logic [0:0] core_wen_X15 ;
  logic [0:0] _0243__C0 ;
  logic [0:0] _0243__R0 ;
  logic [0:0] _0243__X0 ;
  assign _0100__T = core_wen_T | _0243__T ;
  assign core_wen_C15 = _0100__C ;
  assign core_wen_X15 = _0100__X ;
  assign _0243__C0 = _0100__C ;
  assign _0243__X0 = _0100__X ;
  assign core_wen_R15 = ( _0100__R | _0100__C & _0243__T ) & { 1{ _0243_ != 0 }} ;
  assign _0243__R0 = ( _0100__R | _0100__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0161_ = _0100_ & mux_67_nl;
  assign _0161__S = 0 ;
  logic [0:0] _0100__C18 ;
  logic [0:0] _0100__R18 ;
  logic [0:0] _0100__X18 ;
  logic [0:0] mux_67_nl_C0 ;
  logic [0:0] mux_67_nl_R0 ;
  logic [0:0] mux_67_nl_X0 ;
  assign _0161__T = _0100__T | mux_67_nl_T ;
  assign _0100__C18 = _0161__C ;
  assign _0100__X18 = _0161__X ;
  assign mux_67_nl_C0 = _0161__C ;
  assign mux_67_nl_X0 = _0161__X ;
  assign _0100__R18 = ( _0161__R | _0161__C & mux_67_nl_T ) & { 1{ mux_67_nl != 0 }} ;
  assign mux_67_nl_R0 = ( _0161__R | _0161__C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign _0162_ = _0100_ & mux_69_nl;
  assign _0162__S = 0 ;
  logic [0:0] _0100__C19 ;
  logic [0:0] _0100__R19 ;
  logic [0:0] _0100__X19 ;
  logic [0:0] mux_69_nl_C0 ;
  logic [0:0] mux_69_nl_R0 ;
  logic [0:0] mux_69_nl_X0 ;
  assign _0162__T = _0100__T | mux_69_nl_T ;
  assign _0100__C19 = _0162__C ;
  assign _0100__X19 = _0162__X ;
  assign mux_69_nl_C0 = _0162__C ;
  assign mux_69_nl_X0 = _0162__X ;
  assign _0100__R19 = ( _0162__R | _0162__C & mux_69_nl_T ) & { 1{ mux_69_nl != 0 }} ;
  assign mux_69_nl_R0 = ( _0162__R | _0162__C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign _0163_ = i_data_sva_1_16_0_1[9:0] & FpMantDecShiftRight_10U_6U_10U_least_mask_sva[9:0];
  assign _0163__S = 0 ;
  assign { i_data_sva_1_16_0_1_R0 [16:10] } = 0;
  assign { i_data_sva_1_16_0_1_X0 [16:10] } = 0;
  assign { i_data_sva_1_16_0_1_C0 [16:10] } = 0;
  logic [16:0] i_data_sva_1_16_0_1_C1 ;
  logic [16:0] i_data_sva_1_16_0_1_R1 ;
  logic [16:0] i_data_sva_1_16_0_1_X1 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_least_mask_sva_C0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_least_mask_sva_R0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_least_mask_sva_X0 ;
  assign _0163__T = i_data_sva_1_16_0_1_T [9:0] | FpMantDecShiftRight_10U_6U_10U_least_mask_sva_T [9:0] ;
  assign i_data_sva_1_16_0_1_C1 [9:0] = _0163__C ;
  assign i_data_sva_1_16_0_1_X1 [9:0] = _0163__X ;
  assign FpMantDecShiftRight_10U_6U_10U_least_mask_sva_C0 [9:0] = _0163__C ;
  assign FpMantDecShiftRight_10U_6U_10U_least_mask_sva_X0 [9:0] = _0163__X ;
  assign i_data_sva_1_16_0_1_R1 [9:0] = ( _0163__R | _0163__C & FpMantDecShiftRight_10U_6U_10U_least_mask_sva_T [9:0] ) & { 10{ FpMantDecShiftRight_10U_6U_10U_least_mask_sva[9:0] != 0 }} ;
  assign FpMantDecShiftRight_10U_6U_10U_least_mask_sva_R0 [9:0] = ( _0163__R | _0163__C & i_data_sva_1_16_0_1_T [9:0] ) & { 10{ i_data_sva_1_16_0_1[9:0] != 0 }} ;
  assign _0164_ = _0100_ & _0298_;
  assign _0164__S = 0 ;
  logic [0:0] _0100__C20 ;
  logic [0:0] _0100__R20 ;
  logic [0:0] _0100__X20 ;
  logic [0:0] _0298__C0 ;
  logic [0:0] _0298__R0 ;
  logic [0:0] _0298__X0 ;
  assign _0164__T = _0100__T | _0298__T ;
  assign _0100__C20 = _0164__C ;
  assign _0100__X20 = _0164__X ;
  assign _0298__C0 = _0164__C ;
  assign _0298__X0 = _0164__X ;
  assign _0100__R20 = ( _0164__R | _0164__C & _0298__T ) & { 1{ _0298_ != 0 }} ;
  assign _0298__R0 = ( _0164__R | _0164__C & _0100__T ) & { 1{ _0100_ != 0 }} ;
  assign _0165_ = or_2_cse & FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6];
  assign _0165__S = 0 ;
  logic [0:0] or_2_cse_C24 ;
  logic [0:0] or_2_cse_R24 ;
  logic [0:0] or_2_cse_X24 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C0 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R0 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X0 ;
  assign _0165__T = or_2_cse_T | FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_T [6] ;
  assign or_2_cse_C24 = _0165__C ;
  assign or_2_cse_X24 = _0165__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C0 [6] = _0165__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X0 [6] = _0165__X ;
  assign or_2_cse_R24 = ( _0165__R | _0165__C & FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_T [6] ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6] != 0 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R0 [6] = ( _0165__R | _0165__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign _0166_ = core_wen & _0579_;
  assign _0166__S = 0 ;
  logic [0:0] core_wen_C16 ;
  logic [0:0] core_wen_R16 ;
  logic [0:0] core_wen_X16 ;
  logic [0:0] _0579__C0 ;
  logic [0:0] _0579__R0 ;
  logic [0:0] _0579__X0 ;
  assign _0166__T = core_wen_T | _0579__T ;
  assign core_wen_C16 = _0166__C ;
  assign core_wen_X16 = _0166__X ;
  assign _0579__C0 = _0166__C ;
  assign _0579__X0 = _0166__X ;
  assign core_wen_R16 = ( _0166__R | _0166__C & _0579__T ) & { 1{ _0579_ != 0 }} ;
  assign _0579__R0 = ( _0166__R | _0166__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0167_ = _0166_ & _0298_;
  assign _0167__S = 0 ;
  logic [0:0] _0166__C0 ;
  logic [0:0] _0166__R0 ;
  logic [0:0] _0166__X0 ;
  logic [0:0] _0298__C1 ;
  logic [0:0] _0298__R1 ;
  logic [0:0] _0298__X1 ;
  assign _0167__T = _0166__T | _0298__T ;
  assign _0166__C0 = _0167__C ;
  assign _0166__X0 = _0167__X ;
  assign _0298__C1 = _0167__C ;
  assign _0298__X1 = _0167__X ;
  assign _0166__R0 = ( _0167__R | _0167__C & _0298__T ) & { 1{ _0298_ != 0 }} ;
  assign _0298__R1 = ( _0167__R | _0167__C & _0166__T ) & { 1{ _0166_ != 0 }} ;
  assign _0168_ = _0165_ & _0299_;
  assign _0168__S = 0 ;
  logic [0:0] _0165__C0 ;
  logic [0:0] _0165__R0 ;
  logic [0:0] _0165__X0 ;
  logic [0:0] _0299__C0 ;
  logic [0:0] _0299__R0 ;
  logic [0:0] _0299__X0 ;
  assign _0168__T = _0165__T | _0299__T ;
  assign _0165__C0 = _0168__C ;
  assign _0165__X0 = _0168__X ;
  assign _0299__C0 = _0168__C ;
  assign _0299__X0 = _0168__X ;
  assign _0165__R0 = ( _0168__R | _0168__C & _0299__T ) & { 1{ _0299_ != 0 }} ;
  assign _0299__R0 = ( _0168__R | _0168__C & _0165__T ) & { 1{ _0165_ != 0 }} ;
  assign _0169_ = core_wen & _0580_;
  assign _0169__S = 0 ;
  logic [0:0] core_wen_C17 ;
  logic [0:0] core_wen_R17 ;
  logic [0:0] core_wen_X17 ;
  logic [0:0] _0580__C0 ;
  logic [0:0] _0580__R0 ;
  logic [0:0] _0580__X0 ;
  assign _0169__T = core_wen_T | _0580__T ;
  assign core_wen_C17 = _0169__C ;
  assign core_wen_X17 = _0169__X ;
  assign _0580__C0 = _0169__C ;
  assign _0580__X0 = _0169__X ;
  assign core_wen_R17 = ( _0169__R | _0169__C & _0580__T ) & { 1{ _0580_ != 0 }} ;
  assign _0580__R0 = ( _0169__R | _0169__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0170_ = _0169_ & _0298_;
  assign _0170__S = 0 ;
  logic [0:0] _0169__C0 ;
  logic [0:0] _0169__R0 ;
  logic [0:0] _0169__X0 ;
  logic [0:0] _0298__C2 ;
  logic [0:0] _0298__R2 ;
  logic [0:0] _0298__X2 ;
  assign _0170__T = _0169__T | _0298__T ;
  assign _0169__C0 = _0170__C ;
  assign _0169__X0 = _0170__X ;
  assign _0298__C2 = _0170__C ;
  assign _0298__X2 = _0170__X ;
  assign _0169__R0 = ( _0170__R | _0170__C & _0298__T ) & { 1{ _0298_ != 0 }} ;
  assign _0298__R2 = ( _0170__R | _0170__C & _0169__T ) & { 1{ _0169_ != 0 }} ;
  assign _0171_ = core_wen & _0302_;
  assign _0171__S = 0 ;
  logic [0:0] core_wen_C18 ;
  logic [0:0] core_wen_R18 ;
  logic [0:0] core_wen_X18 ;
  logic [0:0] _0302__C0 ;
  logic [0:0] _0302__R0 ;
  logic [0:0] _0302__X0 ;
  assign _0171__T = core_wen_T | _0302__T ;
  assign core_wen_C18 = _0171__C ;
  assign core_wen_X18 = _0171__X ;
  assign _0302__C0 = _0171__C ;
  assign _0302__X0 = _0171__X ;
  assign core_wen_R18 = ( _0171__R | _0171__C & _0302__T ) & { 1{ _0302_ != 0 }} ;
  assign _0302__R0 = ( _0171__R | _0171__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _0172_ = core_wen & _0303_;
  assign _0172__S = 0 ;
  logic [0:0] core_wen_C19 ;
  logic [0:0] core_wen_R19 ;
  logic [0:0] core_wen_X19 ;
  logic [0:0] _0303__C0 ;
  logic [0:0] _0303__R0 ;
  logic [0:0] _0303__X0 ;
  assign _0172__T = core_wen_T | _0303__T ;
  assign core_wen_C19 = _0172__C ;
  assign core_wen_X19 = _0172__X ;
  assign _0303__C0 = _0172__C ;
  assign _0303__X0 = _0172__X ;
  assign core_wen_R19 = ( _0172__R | _0172__C & _0303__T ) & { 1{ _0303_ != 0 }} ;
  assign _0303__R0 = ( _0172__R | _0172__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign and_151_nl = main_stage_v_1 & _0304_;
  assign and_151_nl_S = 0 ;
  logic [0:0] main_stage_v_1_C4 ;
  logic [0:0] main_stage_v_1_R4 ;
  logic [0:0] main_stage_v_1_X4 ;
  logic [0:0] _0304__C0 ;
  logic [0:0] _0304__R0 ;
  logic [0:0] _0304__X0 ;
  assign and_151_nl_T = main_stage_v_1_T | _0304__T ;
  assign main_stage_v_1_C4 = and_151_nl_C ;
  assign main_stage_v_1_X4 = and_151_nl_X ;
  assign _0304__C0 = and_151_nl_C ;
  assign _0304__X0 = and_151_nl_X ;
  assign main_stage_v_1_R4 = ( and_151_nl_R | and_151_nl_C & _0304__T ) & { 1{ _0304_ != 0 }} ;
  assign _0304__R0 = ( and_151_nl_R | and_151_nl_C & main_stage_v_1_T ) & { 1{ main_stage_v_1 != 0 }} ;
  assign _0173_ = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6] & _0222_;
  assign _0173__S = 0 ;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R0 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R0 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R0 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R0 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R0 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R0 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X0 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X0 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X0 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X0 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X0 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X0 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C0 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C0 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C0 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C0 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C0 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C0 [5] } = 0;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C1 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R1 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X1 ;
  logic [0:0] _0222__C0 ;
  logic [0:0] _0222__R0 ;
  logic [0:0] _0222__X0 ;
  assign _0173__T = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_T [6] | _0222__T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C1 [6] = _0173__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X1 [6] = _0173__X ;
  assign _0222__C0 = _0173__C ;
  assign _0222__X0 = _0173__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R1 [6] = ( _0173__R | _0173__C & _0222__T ) & { 1{ _0222_ != 0 }} ;
  assign _0222__R0 = ( _0173__R | _0173__C & FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_T [6] ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6] != 0 }} ;
  assign and_149_nl = _0173_ & main_stage_en_1;
  assign and_149_nl_S = 0 ;
  logic [0:0] _0173__C0 ;
  logic [0:0] _0173__R0 ;
  logic [0:0] _0173__X0 ;
  logic [0:0] main_stage_en_1_C1 ;
  logic [0:0] main_stage_en_1_R1 ;
  logic [0:0] main_stage_en_1_X1 ;
  assign and_149_nl_T = _0173__T | main_stage_en_1_T ;
  assign _0173__C0 = and_149_nl_C ;
  assign _0173__X0 = and_149_nl_X ;
  assign main_stage_en_1_C1 = and_149_nl_C ;
  assign main_stage_en_1_X1 = and_149_nl_X ;
  assign _0173__R0 = ( and_149_nl_R | and_149_nl_C & main_stage_en_1_T ) & { 1{ main_stage_en_1 != 0 }} ;
  assign main_stage_en_1_R1 = ( and_149_nl_R | and_149_nl_C & _0173__T ) & { 1{ _0173_ != 0 }} ;
  assign _0174_ = main_stage_v_1 & _0223_;
  assign _0174__S = 0 ;
  logic [0:0] main_stage_v_1_C5 ;
  logic [0:0] main_stage_v_1_R5 ;
  logic [0:0] main_stage_v_1_X5 ;
  logic [0:0] _0223__C0 ;
  logic [0:0] _0223__R0 ;
  logic [0:0] _0223__X0 ;
  assign _0174__T = main_stage_v_1_T | _0223__T ;
  assign main_stage_v_1_C5 = _0174__C ;
  assign main_stage_v_1_X5 = _0174__X ;
  assign _0223__C0 = _0174__C ;
  assign _0223__X0 = _0174__X ;
  assign main_stage_v_1_R5 = ( _0174__R | _0174__C & _0223__T ) & { 1{ _0223_ != 0 }} ;
  assign _0223__R0 = ( _0174__R | _0174__C & main_stage_v_1_T ) & { 1{ main_stage_v_1 != 0 }} ;
  assign and_150_nl = _0174_ & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4;
  assign and_150_nl_S = 0 ;
  logic [0:0] _0174__C0 ;
  logic [0:0] _0174__R0 ;
  logic [0:0] _0174__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X0 ;
  assign and_150_nl_T = _0174__T | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_T ;
  assign _0174__C0 = and_150_nl_C ;
  assign _0174__X0 = and_150_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C0 = and_150_nl_C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X0 = and_150_nl_X ;
  assign _0174__R0 = ( and_150_nl_R | and_150_nl_C & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4 != 0 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R0 = ( and_150_nl_R | and_150_nl_C & _0174__T ) & { 1{ _0174_ != 0 }} ;
  assign and_146_nl = io_read_cfg_precision_rsc_svs_st_4[1] & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4;
  assign and_146_nl_S = 0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X1 ;
  assign and_146_nl_T = io_read_cfg_precision_rsc_svs_st_4_T [1] | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_T ;
  assign io_read_cfg_precision_rsc_svs_st_4_C3 [1] = and_146_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X3 [1] = and_146_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C1 = and_146_nl_C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X1 = and_146_nl_X ;
  assign io_read_cfg_precision_rsc_svs_st_4_R3 [1] = ( and_146_nl_R | and_146_nl_C & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4 != 0 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R1 = ( and_146_nl_R | and_146_nl_C & io_read_cfg_precision_rsc_svs_st_4_T [1] ) & { 1{ io_read_cfg_precision_rsc_svs_st_4[1] != 0 }} ;
  assign _0175_ = and_146_nl & _0305_;
  assign _0175__S = 0 ;
  logic [0:0] and_146_nl_C0 ;
  logic [0:0] and_146_nl_R0 ;
  logic [0:0] and_146_nl_X0 ;
  logic [0:0] _0305__C0 ;
  logic [0:0] _0305__R0 ;
  logic [0:0] _0305__X0 ;
  assign _0175__T = and_146_nl_T | _0305__T ;
  assign and_146_nl_C0 = _0175__C ;
  assign and_146_nl_X0 = _0175__X ;
  assign _0305__C0 = _0175__C ;
  assign _0305__X0 = _0175__X ;
  assign and_146_nl_R0 = ( _0175__R | _0175__C & _0305__T ) & { 1{ _0305_ != 0 }} ;
  assign _0305__R0 = ( _0175__R | _0175__C & and_146_nl_T ) & { 1{ and_146_nl != 0 }} ;
  assign and_147_nl = _0175_ & main_stage_v_1;
  assign and_147_nl_S = 0 ;
  logic [0:0] _0175__C0 ;
  logic [0:0] _0175__R0 ;
  logic [0:0] _0175__X0 ;
  logic [0:0] main_stage_v_1_C6 ;
  logic [0:0] main_stage_v_1_R6 ;
  logic [0:0] main_stage_v_1_X6 ;
  assign and_147_nl_T = _0175__T | main_stage_v_1_T ;
  assign _0175__C0 = and_147_nl_C ;
  assign _0175__X0 = and_147_nl_X ;
  assign main_stage_v_1_C6 = and_147_nl_C ;
  assign main_stage_v_1_X6 = and_147_nl_X ;
  assign _0175__R0 = ( and_147_nl_R | and_147_nl_C & main_stage_v_1_T ) & { 1{ main_stage_v_1 != 0 }} ;
  assign main_stage_v_1_R6 = ( and_147_nl_R | and_147_nl_C & _0175__T ) & { 1{ _0175_ != 0 }} ;
  assign _0176_ = io_read_cfg_precision_rsc_svs_st_5[1] & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4;
  assign _0176__S = 0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_C1 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_R1 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_X1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X2 ;
  assign _0176__T = io_read_cfg_precision_rsc_svs_st_5_T [1] | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_T ;
  assign io_read_cfg_precision_rsc_svs_st_5_C1 [1] = _0176__C ;
  assign io_read_cfg_precision_rsc_svs_st_5_X1 [1] = _0176__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C2 = _0176__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X2 = _0176__X ;
  assign io_read_cfg_precision_rsc_svs_st_5_R1 [1] = ( _0176__R | _0176__C & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4 != 0 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R2 = ( _0176__R | _0176__C & io_read_cfg_precision_rsc_svs_st_5_T [1] ) & { 1{ io_read_cfg_precision_rsc_svs_st_5[1] != 0 }} ;
  assign _0177_ = _0176_ & _0306_;
  assign _0177__S = 0 ;
  logic [0:0] _0176__C0 ;
  logic [0:0] _0176__R0 ;
  logic [0:0] _0176__X0 ;
  logic [0:0] _0306__C0 ;
  logic [0:0] _0306__R0 ;
  logic [0:0] _0306__X0 ;
  assign _0177__T = _0176__T | _0306__T ;
  assign _0176__C0 = _0177__C ;
  assign _0176__X0 = _0177__X ;
  assign _0306__C0 = _0177__C ;
  assign _0306__X0 = _0177__X ;
  assign _0176__R0 = ( _0177__R | _0177__C & _0306__T ) & { 1{ _0306_ != 0 }} ;
  assign _0306__R0 = ( _0177__R | _0177__C & _0176__T ) & { 1{ _0176_ != 0 }} ;
  assign and_148_nl = _0177_ & main_stage_v_2;
  assign and_148_nl_S = 0 ;
  logic [0:0] _0177__C0 ;
  logic [0:0] _0177__R0 ;
  logic [0:0] _0177__X0 ;
  logic [0:0] main_stage_v_2_C10 ;
  logic [0:0] main_stage_v_2_R10 ;
  logic [0:0] main_stage_v_2_X10 ;
  assign and_148_nl_T = _0177__T | main_stage_v_2_T ;
  assign _0177__C0 = and_148_nl_C ;
  assign _0177__X0 = and_148_nl_X ;
  assign main_stage_v_2_C10 = and_148_nl_C ;
  assign main_stage_v_2_X10 = and_148_nl_X ;
  assign _0177__R0 = ( and_148_nl_R | and_148_nl_C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 0 }} ;
  assign main_stage_v_2_R10 = ( and_148_nl_R | and_148_nl_C & _0177__T ) & { 1{ _0177_ != 0 }} ;
  assign _0178_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4 & main_stage_v_2;
  assign _0178__S = 0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X3 ;
  logic [0:0] main_stage_v_2_C11 ;
  logic [0:0] main_stage_v_2_R11 ;
  logic [0:0] main_stage_v_2_X11 ;
  assign _0178__T = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_T | main_stage_v_2_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C3 = _0178__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X3 = _0178__X ;
  assign main_stage_v_2_C11 = _0178__C ;
  assign main_stage_v_2_X11 = _0178__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R3 = ( _0178__R | _0178__C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 0 }} ;
  assign main_stage_v_2_R11 = ( _0178__R | _0178__C & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4 != 0 }} ;
  assign _0179_ = nor_10_cse & _0307_;
  assign _0179__S = 0 ;
  logic [0:0] nor_10_cse_C0 ;
  logic [0:0] nor_10_cse_R0 ;
  logic [0:0] nor_10_cse_X0 ;
  logic [0:0] _0307__C0 ;
  logic [0:0] _0307__R0 ;
  logic [0:0] _0307__X0 ;
  assign _0179__T = nor_10_cse_T | _0307__T ;
  assign nor_10_cse_C0 = _0179__C ;
  assign nor_10_cse_X0 = _0179__X ;
  assign _0307__C0 = _0179__C ;
  assign _0307__X0 = _0179__X ;
  assign nor_10_cse_R0 = ( _0179__R | _0179__C & _0307__T ) & { 1{ _0307_ != 0 }} ;
  assign _0307__R0 = ( _0179__R | _0179__C & nor_10_cse_T ) & { 1{ nor_10_cse != 0 }} ;
  assign _0180_ = _0236_ & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4;
  assign _0180__S = 0 ;
  logic [0:0] _0236__C0 ;
  logic [0:0] _0236__R0 ;
  logic [0:0] _0236__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X0 ;
  assign _0180__T = _0236__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_T ;
  assign _0236__C0 = _0180__C ;
  assign _0236__X0 = _0180__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_C0 = _0180__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X0 = _0180__X ;
  assign _0236__R0 = ( _0180__R | _0180__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4 != 0 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_R0 = ( _0180__R | _0180__C & _0236__T ) & { 1{ _0236_ != 0 }} ;
  assign and_139_nl = _0594_ & main_stage_v_3;
  assign and_139_nl_S = 0 ;
  logic [0:0] _0594__C0 ;
  logic [0:0] _0594__R0 ;
  logic [0:0] _0594__X0 ;
  logic [0:0] main_stage_v_3_C3 ;
  logic [0:0] main_stage_v_3_R3 ;
  logic [0:0] main_stage_v_3_X3 ;
  assign and_139_nl_T = _0594__T | main_stage_v_3_T ;
  assign _0594__C0 = and_139_nl_C ;
  assign _0594__X0 = and_139_nl_X ;
  assign main_stage_v_3_C3 = and_139_nl_C ;
  assign main_stage_v_3_X3 = and_139_nl_X ;
  assign _0594__R0 = ( and_139_nl_R | and_139_nl_C & main_stage_v_3_T ) & { 1{ main_stage_v_3 != 0 }} ;
  assign main_stage_v_3_R3 = ( and_139_nl_R | and_139_nl_C & _0594__T ) & { 1{ _0594_ != 0 }} ;
  assign _0181_ = _0603_ & or_2_cse;
  assign _0181__S = 0 ;
  logic [0:0] _0603__C0 ;
  logic [0:0] _0603__R0 ;
  logic [0:0] _0603__X0 ;
  logic [0:0] or_2_cse_C25 ;
  logic [0:0] or_2_cse_R25 ;
  logic [0:0] or_2_cse_X25 ;
  assign _0181__T = _0603__T | or_2_cse_T ;
  assign _0603__C0 = _0181__C ;
  assign _0603__X0 = _0181__X ;
  assign or_2_cse_C25 = _0181__C ;
  assign or_2_cse_X25 = _0181__X ;
  assign _0603__R0 = ( _0181__R | _0181__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R25 = ( _0181__R | _0181__C & _0603__T ) & { 1{ _0603_ != 0 }} ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl = and_86_tmp & _0311_;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_S = 0 ;
  logic [0:0] and_86_tmp_C0 ;
  logic [0:0] and_86_tmp_R0 ;
  logic [0:0] and_86_tmp_X0 ;
  logic [0:0] _0311__C0 ;
  logic [0:0] _0311__R0 ;
  logic [0:0] _0311__X0 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_T = and_86_tmp_T | _0311__T ;
  assign and_86_tmp_C0 = IntShiftRightSat_50U_6U_16U_o_and_7_nl_C ;
  assign and_86_tmp_X0 = IntShiftRightSat_50U_6U_16U_o_and_7_nl_X ;
  assign _0311__C0 = IntShiftRightSat_50U_6U_16U_o_and_7_nl_C ;
  assign _0311__X0 = IntShiftRightSat_50U_6U_16U_o_and_7_nl_X ;
  assign and_86_tmp_R0 = ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_R | IntShiftRightSat_50U_6U_16U_o_and_7_nl_C & _0311__T ) & { 1{ _0311_ != 0 }} ;
  assign _0311__R0 = ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_R | IntShiftRightSat_50U_6U_16U_o_and_7_nl_C & and_86_tmp_T ) & { 1{ and_86_tmp != 0 }} ;
  assign and_131_nl = main_stage_v_3 & nor_tmp_43;
  assign and_131_nl_S = 0 ;
  logic [0:0] main_stage_v_3_C4 ;
  logic [0:0] main_stage_v_3_R4 ;
  logic [0:0] main_stage_v_3_X4 ;
  logic [0:0] nor_tmp_43_C0 ;
  logic [0:0] nor_tmp_43_R0 ;
  logic [0:0] nor_tmp_43_X0 ;
  assign and_131_nl_T = main_stage_v_3_T | nor_tmp_43_T ;
  assign main_stage_v_3_C4 = and_131_nl_C ;
  assign main_stage_v_3_X4 = and_131_nl_X ;
  assign nor_tmp_43_C0 = and_131_nl_C ;
  assign nor_tmp_43_X0 = and_131_nl_X ;
  assign main_stage_v_3_R4 = ( and_131_nl_R | and_131_nl_C & nor_tmp_43_T ) & { 1{ nor_tmp_43 != 0 }} ;
  assign nor_tmp_43_R0 = ( and_131_nl_R | and_131_nl_C & main_stage_v_3_T ) & { 1{ main_stage_v_3 != 0 }} ;
  assign _0182_ = _0314_ & or_2_cse;
  assign _0182__S = 0 ;
  logic [0:0] _0314__C0 ;
  logic [0:0] _0314__R0 ;
  logic [0:0] _0314__X0 ;
  logic [0:0] or_2_cse_C26 ;
  logic [0:0] or_2_cse_R26 ;
  logic [0:0] or_2_cse_X26 ;
  assign _0182__T = _0314__T | or_2_cse_T ;
  assign _0314__C0 = _0182__C ;
  assign _0314__X0 = _0182__X ;
  assign or_2_cse_C26 = _0182__C ;
  assign or_2_cse_X26 = _0182__X ;
  assign _0314__R0 = ( _0182__R | _0182__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R26 = ( _0182__R | _0182__C & _0314__T ) & { 1{ _0314_ != 0 }} ;
  assign and_130_nl = main_stage_v_1 & io_read_cfg_precision_rsc_svs_st_4[0];
  assign and_130_nl_S = 0 ;
  logic [0:0] main_stage_v_1_C7 ;
  logic [0:0] main_stage_v_1_R7 ;
  logic [0:0] main_stage_v_1_X7 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C4 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R4 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X4 ;
  assign and_130_nl_T = main_stage_v_1_T | io_read_cfg_precision_rsc_svs_st_4_T [0] ;
  assign main_stage_v_1_C7 = and_130_nl_C ;
  assign main_stage_v_1_X7 = and_130_nl_X ;
  assign io_read_cfg_precision_rsc_svs_st_4_C4 [0] = and_130_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X4 [0] = and_130_nl_X ;
  assign main_stage_v_1_R7 = ( and_130_nl_R | and_130_nl_C & io_read_cfg_precision_rsc_svs_st_4_T [0] ) & { 1{ io_read_cfg_precision_rsc_svs_st_4[0] != 0 }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R4 [0] = ( and_130_nl_R | and_130_nl_C & main_stage_v_1_T ) & { 1{ main_stage_v_1 != 0 }} ;
  assign _0183_ = _0315_ & or_2_cse;
  assign _0183__S = 0 ;
  logic [0:0] _0315__C0 ;
  logic [0:0] _0315__R0 ;
  logic [0:0] _0315__X0 ;
  logic [0:0] or_2_cse_C27 ;
  logic [0:0] or_2_cse_R27 ;
  logic [0:0] or_2_cse_X27 ;
  assign _0183__T = _0315__T | or_2_cse_T ;
  assign _0315__C0 = _0183__C ;
  assign _0315__X0 = _0183__X ;
  assign or_2_cse_C27 = _0183__C ;
  assign or_2_cse_X27 = _0183__X ;
  assign _0315__R0 = ( _0183__R | _0183__C & or_2_cse_T ) & { 1{ or_2_cse != 0 }} ;
  assign or_2_cse_R27 = ( _0183__R | _0183__C & _0315__T ) & { 1{ _0315_ != 0 }} ;
  assign _0184_ = IntShiftRightSat_50U_6U_16U_o_0_sva_4 & nor_tmp_43;
  assign _0184__S = 0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_4_C0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_4_R0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_4_X0 ;
  logic [0:0] nor_tmp_43_C1 ;
  logic [0:0] nor_tmp_43_R1 ;
  logic [0:0] nor_tmp_43_X1 ;
  assign _0184__T = IntShiftRightSat_50U_6U_16U_o_0_sva_4_T | nor_tmp_43_T ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_4_C0 = _0184__C ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_4_X0 = _0184__X ;
  assign nor_tmp_43_C1 = _0184__C ;
  assign nor_tmp_43_X1 = _0184__X ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_4_R0 = ( _0184__R | _0184__C & nor_tmp_43_T ) & { 1{ nor_tmp_43 != 0 }} ;
  assign nor_tmp_43_R1 = ( _0184__R | _0184__C & IntShiftRightSat_50U_6U_16U_o_0_sva_4_T ) & { 1{ IntShiftRightSat_50U_6U_16U_o_0_sva_4 != 0 }} ;
  assign _0185_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[6] & nor_tmp_43;
  assign _0185__S = 0 ;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C0 ;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R0 ;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X0 ;
  logic [0:0] nor_tmp_43_C2 ;
  logic [0:0] nor_tmp_43_R2 ;
  logic [0:0] nor_tmp_43_X2 ;
  assign _0185__T = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [6] | nor_tmp_43_T ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C0 [6] = _0185__C ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X0 [6] = _0185__X ;
  assign nor_tmp_43_C2 = _0185__C ;
  assign nor_tmp_43_X2 = _0185__X ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R0 [6] = ( _0185__R | _0185__C & nor_tmp_43_T ) & { 1{ nor_tmp_43 != 0 }} ;
  assign nor_tmp_43_R2 = ( _0185__R | _0185__C & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [6] ) & { 1{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[6] != 0 }} ;
  assign _0186_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[7] & nor_tmp_43;
  assign _0186__S = 0 ;
  logic [0:0] nor_tmp_43_C3 ;
  logic [0:0] nor_tmp_43_R3 ;
  logic [0:0] nor_tmp_43_X3 ;
  assign _0186__T = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [7] | nor_tmp_43_T ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C0 [7] = _0186__C ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X0 [7] = _0186__X ;
  assign nor_tmp_43_C3 = _0186__C ;
  assign nor_tmp_43_X3 = _0186__X ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R0 [7] = ( _0186__R | _0186__C & nor_tmp_43_T ) & { 1{ nor_tmp_43 != 0 }} ;
  assign nor_tmp_43_R3 = ( _0186__R | _0186__C & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [7] ) & { 1{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[7] != 0 }} ;
  assign _0187_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[8] & nor_tmp_43;
  assign _0187__S = 0 ;
  logic [0:0] nor_tmp_43_C4 ;
  logic [0:0] nor_tmp_43_R4 ;
  logic [0:0] nor_tmp_43_X4 ;
  assign _0187__T = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [8] | nor_tmp_43_T ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C0 [8] = _0187__C ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X0 [8] = _0187__X ;
  assign nor_tmp_43_C4 = _0187__C ;
  assign nor_tmp_43_X4 = _0187__X ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R0 [8] = ( _0187__R | _0187__C & nor_tmp_43_T ) & { 1{ nor_tmp_43 != 0 }} ;
  assign nor_tmp_43_R4 = ( _0187__R | _0187__C & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [8] ) & { 1{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[8] != 0 }} ;
  assign _0188_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1[2] & nor_tmp_43;
  assign _0188__S = 0 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_C0 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_R0 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_X0 ;
  logic [0:0] nor_tmp_43_C5 ;
  logic [0:0] nor_tmp_43_R5 ;
  logic [0:0] nor_tmp_43_X5 ;
  assign _0188__T = reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_T [2] | nor_tmp_43_T ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_C0 [2] = _0188__C ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_X0 [2] = _0188__X ;
  assign nor_tmp_43_C5 = _0188__C ;
  assign nor_tmp_43_X5 = _0188__X ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_R0 [2] = ( _0188__R | _0188__C & nor_tmp_43_T ) & { 1{ nor_tmp_43 != 0 }} ;
  assign nor_tmp_43_R5 = ( _0188__R | _0188__C & reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_T [2] ) & { 1{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1[2] != 0 }} ;
  assign _0189_ = IntShiftRightSat_50U_6U_16U_o_15_sva_4 & nor_tmp_43;
  assign _0189__S = 0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_4_C0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_4_R0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_4_X0 ;
  logic [0:0] nor_tmp_43_C6 ;
  logic [0:0] nor_tmp_43_R6 ;
  logic [0:0] nor_tmp_43_X6 ;
  assign _0189__T = IntShiftRightSat_50U_6U_16U_o_15_sva_4_T | nor_tmp_43_T ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_4_C0 = _0189__C ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_4_X0 = _0189__X ;
  assign nor_tmp_43_C6 = _0189__C ;
  assign nor_tmp_43_X6 = _0189__X ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_4_R0 = ( _0189__R | _0189__C & nor_tmp_43_T ) & { 1{ nor_tmp_43 != 0 }} ;
  assign nor_tmp_43_R6 = ( _0189__R | _0189__C & IntShiftRightSat_50U_6U_16U_o_15_sva_4_T ) & { 1{ IntShiftRightSat_50U_6U_16U_o_15_sva_4 != 0 }} ;
  assign _0190_ = IntShiftRightSat_42U_6U_8U_o_0_sva & equal_tmp_2;
  assign _0190__S = 0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_0_sva_C2 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_0_sva_R2 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_0_sva_X2 ;
  logic [0:0] equal_tmp_2_C0 ;
  logic [0:0] equal_tmp_2_R0 ;
  logic [0:0] equal_tmp_2_X0 ;
  assign _0190__T = IntShiftRightSat_42U_6U_8U_o_0_sva_T | equal_tmp_2_T ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_C2 = _0190__C ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_X2 = _0190__X ;
  assign equal_tmp_2_C0 = _0190__C ;
  assign equal_tmp_2_X0 = _0190__X ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_R2 = ( _0190__R | _0190__C & equal_tmp_2_T ) & { 1{ equal_tmp_2 != 0 }} ;
  assign equal_tmp_2_R0 = ( _0190__R | _0190__C & IntShiftRightSat_42U_6U_8U_o_0_sva_T ) & { 1{ IntShiftRightSat_42U_6U_8U_o_0_sva != 0 }} ;
  assign _0191_ = IntShiftRightSat_42U_6U_8U_o_7_sva & equal_tmp_2;
  assign _0191__S = 0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C4 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R4 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X4 ;
  logic [0:0] equal_tmp_2_C1 ;
  logic [0:0] equal_tmp_2_R1 ;
  logic [0:0] equal_tmp_2_X1 ;
  assign _0191__T = IntShiftRightSat_42U_6U_8U_o_7_sva_T | equal_tmp_2_T ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C4 = _0191__C ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X4 = _0191__X ;
  assign equal_tmp_2_C1 = _0191__C ;
  assign equal_tmp_2_X1 = _0191__X ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R4 = ( _0191__R | _0191__C & equal_tmp_2_T ) & { 1{ equal_tmp_2 != 0 }} ;
  assign equal_tmp_2_R1 = ( _0191__R | _0191__C & IntShiftRightSat_42U_6U_8U_o_7_sva_T ) & { 1{ IntShiftRightSat_42U_6U_8U_o_7_sva != 0 }} ;
  assign _0192_ = IntShiftRightSat_42U_6U_8U_1_o_0_sva & equal_tmp_2;
  assign _0192__S = 0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_0_sva_C2 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_0_sva_R2 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_0_sva_X2 ;
  logic [0:0] equal_tmp_2_C2 ;
  logic [0:0] equal_tmp_2_R2 ;
  logic [0:0] equal_tmp_2_X2 ;
  assign _0192__T = IntShiftRightSat_42U_6U_8U_1_o_0_sva_T | equal_tmp_2_T ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_C2 = _0192__C ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_X2 = _0192__X ;
  assign equal_tmp_2_C2 = _0192__C ;
  assign equal_tmp_2_X2 = _0192__X ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_R2 = ( _0192__R | _0192__C & equal_tmp_2_T ) & { 1{ equal_tmp_2 != 0 }} ;
  assign equal_tmp_2_R2 = ( _0192__R | _0192__C & IntShiftRightSat_42U_6U_8U_1_o_0_sva_T ) & { 1{ IntShiftRightSat_42U_6U_8U_1_o_0_sva != 0 }} ;
  assign _0193_ = IntShiftRightSat_42U_6U_8U_1_o_6_1_sva[0] & equal_tmp_2;
  assign _0193__S = 0 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C2 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R2 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X2 ;
  logic [0:0] equal_tmp_2_C3 ;
  logic [0:0] equal_tmp_2_R3 ;
  logic [0:0] equal_tmp_2_X3 ;
  assign _0193__T = IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_T [0] | equal_tmp_2_T ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C2 [0] = _0193__C ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X2 [0] = _0193__X ;
  assign equal_tmp_2_C3 = _0193__C ;
  assign equal_tmp_2_X3 = _0193__X ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R2 [0] = ( _0193__R | _0193__C & equal_tmp_2_T ) & { 1{ equal_tmp_2 != 0 }} ;
  assign equal_tmp_2_R3 = ( _0193__R | _0193__C & IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_T [0] ) & { 1{ IntShiftRightSat_42U_6U_8U_1_o_6_1_sva[0] != 0 }} ;
  assign _0194_ = IntShiftRightSat_42U_6U_8U_1_o_6_1_sva[5] & equal_tmp_2;
  assign _0194__S = 0 ;
  logic [0:0] equal_tmp_2_C4 ;
  logic [0:0] equal_tmp_2_R4 ;
  logic [0:0] equal_tmp_2_X4 ;
  assign _0194__T = IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_T [5] | equal_tmp_2_T ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C2 [5] = _0194__C ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X2 [5] = _0194__X ;
  assign equal_tmp_2_C4 = _0194__C ;
  assign equal_tmp_2_X4 = _0194__X ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R2 [5] = ( _0194__R | _0194__C & equal_tmp_2_T ) & { 1{ equal_tmp_2 != 0 }} ;
  assign equal_tmp_2_R4 = ( _0194__R | _0194__C & IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_T [5] ) & { 1{ IntShiftRightSat_42U_6U_8U_1_o_6_1_sva[5] != 0 }} ;
  assign _0195_ = IntShiftRightSat_42U_6U_8U_1_o_7_sva & equal_tmp_2;
  assign _0195__S = 0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C4 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R4 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X4 ;
  logic [0:0] equal_tmp_2_C5 ;
  logic [0:0] equal_tmp_2_R5 ;
  logic [0:0] equal_tmp_2_X5 ;
  assign _0195__T = IntShiftRightSat_42U_6U_8U_1_o_7_sva_T | equal_tmp_2_T ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C4 = _0195__C ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X4 = _0195__X ;
  assign equal_tmp_2_C5 = _0195__C ;
  assign equal_tmp_2_X5 = _0195__X ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R4 = ( _0195__R | _0195__C & equal_tmp_2_T ) & { 1{ equal_tmp_2 != 0 }} ;
  assign equal_tmp_2_R5 = ( _0195__R | _0195__C & IntShiftRightSat_42U_6U_8U_1_o_7_sva_T ) & { 1{ IntShiftRightSat_42U_6U_8U_1_o_7_sva != 0 }} ;
  assign _0196_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[0] & nor_dfs;
  assign _0196__S = 0 ;
  logic [0:0] nor_dfs_C0 ;
  logic [0:0] nor_dfs_R0 ;
  logic [0:0] nor_dfs_X0 ;
  assign _0196__T = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [0] | nor_dfs_T ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C0 [0] = _0196__C ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X0 [0] = _0196__X ;
  assign nor_dfs_C0 = _0196__C ;
  assign nor_dfs_X0 = _0196__X ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R0 [0] = ( _0196__R | _0196__C & nor_dfs_T ) & { 1{ nor_dfs != 0 }} ;
  assign nor_dfs_R0 = ( _0196__R | _0196__C & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [0] ) & { 1{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[0] != 0 }} ;
  assign _0197_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[7] & nor_dfs;
  assign _0197__S = 0 ;
  assign { reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R0 [1], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R0 [2], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R0 [3], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R0 [4], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R0 [5], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R0 [9:9] } = 0;
  assign { reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X0 [1], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X0 [2], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X0 [3], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X0 [4], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X0 [5], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X0 [9:9] } = 0;
  assign { reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C0 [1], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C0 [2], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C0 [3], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C0 [4], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C0 [5], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C0 [9:9] } = 0;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C1 ;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R1 ;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X1 ;
  logic [0:0] nor_dfs_C1 ;
  logic [0:0] nor_dfs_R1 ;
  logic [0:0] nor_dfs_X1 ;
  assign _0197__T = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [7] | nor_dfs_T ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C1 [7] = _0197__C ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X1 [7] = _0197__X ;
  assign nor_dfs_C1 = _0197__C ;
  assign nor_dfs_X1 = _0197__X ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R1 [7] = ( _0197__R | _0197__C & nor_dfs_T ) & { 1{ nor_dfs != 0 }} ;
  assign nor_dfs_R1 = ( _0197__R | _0197__C & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [7] ) & { 1{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[7] != 0 }} ;
  assign _0198_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[8] & nor_dfs;
  assign _0198__S = 0 ;
  logic [0:0] nor_dfs_C2 ;
  logic [0:0] nor_dfs_R2 ;
  logic [0:0] nor_dfs_X2 ;
  assign _0198__T = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [8] | nor_dfs_T ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C1 [8] = _0198__C ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X1 [8] = _0198__X ;
  assign nor_dfs_C2 = _0198__C ;
  assign nor_dfs_X2 = _0198__X ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R1 [8] = ( _0198__R | _0198__C & nor_dfs_T ) & { 1{ nor_dfs != 0 }} ;
  assign nor_dfs_R2 = ( _0198__R | _0198__C & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [8] ) & { 1{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[8] != 0 }} ;
  assign _0199_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[9] & nor_dfs;
  assign _0199__S = 0 ;
  logic [0:0] nor_dfs_C3 ;
  logic [0:0] nor_dfs_R3 ;
  logic [0:0] nor_dfs_X3 ;
  assign _0199__T = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [9] | nor_dfs_T ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C1 [9] = _0199__C ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X1 [9] = _0199__X ;
  assign nor_dfs_C3 = _0199__C ;
  assign nor_dfs_X3 = _0199__X ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R1 [9] = ( _0199__R | _0199__C & nor_dfs_T ) & { 1{ nor_dfs != 0 }} ;
  assign nor_dfs_R3 = ( _0199__R | _0199__C & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [9] ) & { 1{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[9] != 0 }} ;
  assign _0200_ = FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2 & nor_dfs;
  assign _0200__S = 0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_X0 ;
  logic [0:0] nor_dfs_C4 ;
  logic [0:0] nor_dfs_R4 ;
  logic [0:0] nor_dfs_X4 ;
  assign _0200__T = FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_T | nor_dfs_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_C0 = _0200__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_X0 = _0200__X ;
  assign nor_dfs_C4 = _0200__C ;
  assign nor_dfs_X4 = _0200__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_R0 = ( _0200__R | _0200__C & nor_dfs_T ) & { 1{ nor_dfs != 0 }} ;
  assign nor_dfs_R4 = ( _0200__R | _0200__C & FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2 != 0 }} ;
  assign _0201_ = IntShiftRightSat_50U_6U_16U_o_0_sva_4 & nor_dfs;
  assign _0201__S = 0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_4_C1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_4_R1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_4_X1 ;
  logic [0:0] nor_dfs_C5 ;
  logic [0:0] nor_dfs_R5 ;
  logic [0:0] nor_dfs_X5 ;
  assign _0201__T = IntShiftRightSat_50U_6U_16U_o_0_sva_4_T | nor_dfs_T ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_4_C1 = _0201__C ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_4_X1 = _0201__X ;
  assign nor_dfs_C5 = _0201__C ;
  assign nor_dfs_X5 = _0201__X ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_4_R1 = ( _0201__R | _0201__C & nor_dfs_T ) & { 1{ nor_dfs != 0 }} ;
  assign nor_dfs_R5 = ( _0201__R | _0201__C & IntShiftRightSat_50U_6U_16U_o_0_sva_4_T ) & { 1{ IntShiftRightSat_50U_6U_16U_o_0_sva_4 != 0 }} ;
  logic [9:0] fangyuan11;
  logic [9:0] fangyuan11_T ;
  logic [9:0] fangyuan11_R ;
  logic [9:0] fangyuan11_C ;
  logic [9:0] fangyuan11_X ;
  assign fangyuan11 = { mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp, mux_84_tmp };
  assign fangyuan11_T = {  mux_84_tmp_T , mux_84_tmp_T , mux_84_tmp_T , mux_84_tmp_T , mux_84_tmp_T , mux_84_tmp_T , mux_84_tmp_T , mux_84_tmp_T , mux_84_tmp_T , mux_84_tmp_T  };
  logic [13:0] fangyuan11_S ;
  assign fangyuan11_S = 0 ;
  logic [0:0] mux_84_tmp_R0 ;
  logic [0:0] mux_84_tmp_X0 ;
  logic [0:0] mux_84_tmp_C0 ;
  assign mux_84_tmp_R0 = fangyuan11_R [9:9] ;
  assign mux_84_tmp_X0 = fangyuan11_X [9:9] ;
  assign mux_84_tmp_C0 = fangyuan11_C [9:9] ;
  logic [0:0] mux_84_tmp_R1 ;
  logic [0:0] mux_84_tmp_X1 ;
  logic [0:0] mux_84_tmp_C1 ;
  assign mux_84_tmp_R1 = fangyuan11_R [8:8] ;
  assign mux_84_tmp_X1 = fangyuan11_X [8:8] ;
  assign mux_84_tmp_C1 = fangyuan11_C [8:8] ;
  logic [0:0] mux_84_tmp_R2 ;
  logic [0:0] mux_84_tmp_X2 ;
  logic [0:0] mux_84_tmp_C2 ;
  assign mux_84_tmp_R2 = fangyuan11_R [7:7] ;
  assign mux_84_tmp_X2 = fangyuan11_X [7:7] ;
  assign mux_84_tmp_C2 = fangyuan11_C [7:7] ;
  logic [0:0] mux_84_tmp_R3 ;
  logic [0:0] mux_84_tmp_X3 ;
  logic [0:0] mux_84_tmp_C3 ;
  assign mux_84_tmp_R3 = fangyuan11_R [6:6] ;
  assign mux_84_tmp_X3 = fangyuan11_X [6:6] ;
  assign mux_84_tmp_C3 = fangyuan11_C [6:6] ;
  logic [0:0] mux_84_tmp_R4 ;
  logic [0:0] mux_84_tmp_X4 ;
  logic [0:0] mux_84_tmp_C4 ;
  assign mux_84_tmp_R4 = fangyuan11_R [5:5] ;
  assign mux_84_tmp_X4 = fangyuan11_X [5:5] ;
  assign mux_84_tmp_C4 = fangyuan11_C [5:5] ;
  logic [0:0] mux_84_tmp_R5 ;
  logic [0:0] mux_84_tmp_X5 ;
  logic [0:0] mux_84_tmp_C5 ;
  assign mux_84_tmp_R5 = fangyuan11_R [4:4] ;
  assign mux_84_tmp_X5 = fangyuan11_X [4:4] ;
  assign mux_84_tmp_C5 = fangyuan11_C [4:4] ;
  logic [0:0] mux_84_tmp_R6 ;
  logic [0:0] mux_84_tmp_X6 ;
  logic [0:0] mux_84_tmp_C6 ;
  assign mux_84_tmp_R6 = fangyuan11_R [3:3] ;
  assign mux_84_tmp_X6 = fangyuan11_X [3:3] ;
  assign mux_84_tmp_C6 = fangyuan11_C [3:3] ;
  logic [0:0] mux_84_tmp_R7 ;
  logic [0:0] mux_84_tmp_X7 ;
  logic [0:0] mux_84_tmp_C7 ;
  assign mux_84_tmp_R7 = fangyuan11_R [2:2] ;
  assign mux_84_tmp_X7 = fangyuan11_X [2:2] ;
  assign mux_84_tmp_C7 = fangyuan11_C [2:2] ;
  logic [0:0] mux_84_tmp_R8 ;
  logic [0:0] mux_84_tmp_X8 ;
  logic [0:0] mux_84_tmp_C8 ;
  assign mux_84_tmp_R8 = fangyuan11_R [1:1] ;
  assign mux_84_tmp_X8 = fangyuan11_X [1:1] ;
  assign mux_84_tmp_C8 = fangyuan11_C [1:1] ;
  logic [0:0] mux_84_tmp_R9 ;
  logic [0:0] mux_84_tmp_X9 ;
  logic [0:0] mux_84_tmp_C9 ;
  assign mux_84_tmp_R9 = fangyuan11_R [0:0] ;
  assign mux_84_tmp_X9 = fangyuan11_X [0:0] ;
  assign mux_84_tmp_C9 = fangyuan11_C [0:0] ;

  assign _0202_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm[9:0] & fangyuan11;
  assign _0202__S = 0 ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C3 ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R3 ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X3 ;
  logic [9:0] fangyuan11_C0 ;
  logic [9:0] fangyuan11_R0 ;
  logic [9:0] fangyuan11_X0 ;
  assign _0202__T = reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_T [9:0] | fangyuan11_T ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C3 [9:0] = _0202__C ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X3 [9:0] = _0202__X ;
  assign fangyuan11_C0 = _0202__C ;
  assign fangyuan11_X0 = _0202__X ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R3 [9:0] = ( _0202__R | _0202__C & fangyuan11_T ) & { 10{ fangyuan11 != 0 }} ;
  assign fangyuan11_R0 = ( _0202__R | _0202__C & reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_T [9:0] ) & { 10{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm[9:0] != 0 }} ;
  logic [9:0] fangyuan12;
  logic [9:0] fangyuan12_T ;
  logic [9:0] fangyuan12_R ;
  logic [9:0] fangyuan12_C ;
  logic [9:0] fangyuan12_X ;
  assign fangyuan12 = { IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl, IntShiftRightSat_50U_6U_16U_o_and_7_nl };
  assign fangyuan12_T = {  IntShiftRightSat_50U_6U_16U_o_and_7_nl_T , IntShiftRightSat_50U_6U_16U_o_and_7_nl_T , IntShiftRightSat_50U_6U_16U_o_and_7_nl_T , IntShiftRightSat_50U_6U_16U_o_and_7_nl_T , IntShiftRightSat_50U_6U_16U_o_and_7_nl_T , IntShiftRightSat_50U_6U_16U_o_and_7_nl_T , IntShiftRightSat_50U_6U_16U_o_and_7_nl_T , IntShiftRightSat_50U_6U_16U_o_and_7_nl_T , IntShiftRightSat_50U_6U_16U_o_and_7_nl_T , IntShiftRightSat_50U_6U_16U_o_and_7_nl_T  };
  logic [13:0] fangyuan12_S ;
  assign fangyuan12_S = 0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_R0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_X0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_C0 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_R0 = fangyuan12_R [9:9] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_X0 = fangyuan12_X [9:9] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_C0 = fangyuan12_C [9:9] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_R1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_X1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_C1 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_R1 = fangyuan12_R [8:8] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_X1 = fangyuan12_X [8:8] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_C1 = fangyuan12_C [8:8] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_R2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_X2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_C2 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_R2 = fangyuan12_R [7:7] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_X2 = fangyuan12_X [7:7] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_C2 = fangyuan12_C [7:7] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_R3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_X3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_C3 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_R3 = fangyuan12_R [6:6] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_X3 = fangyuan12_X [6:6] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_C3 = fangyuan12_C [6:6] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_R4 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_X4 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_C4 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_R4 = fangyuan12_R [5:5] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_X4 = fangyuan12_X [5:5] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_C4 = fangyuan12_C [5:5] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_R5 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_X5 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_C5 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_R5 = fangyuan12_R [4:4] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_X5 = fangyuan12_X [4:4] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_C5 = fangyuan12_C [4:4] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_R6 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_X6 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_C6 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_R6 = fangyuan12_R [3:3] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_X6 = fangyuan12_X [3:3] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_C6 = fangyuan12_C [3:3] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_R7 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_X7 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_C7 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_R7 = fangyuan12_R [2:2] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_X7 = fangyuan12_X [2:2] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_C7 = fangyuan12_C [2:2] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_R8 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_X8 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_C8 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_R8 = fangyuan12_R [1:1] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_X8 = fangyuan12_X [1:1] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_C8 = fangyuan12_C [1:1] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_R9 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_X9 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_7_nl_C9 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_R9 = fangyuan12_R [0:0] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_X9 = fangyuan12_X [0:0] ;
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_C9 = fangyuan12_C [0:0] ;

  assign _0203_ = FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl & fangyuan12;
  assign _0203__S = 0 ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_C0 ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_R0 ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X0 ;
  logic [9:0] fangyuan12_C0 ;
  logic [9:0] fangyuan12_R0 ;
  logic [9:0] fangyuan12_X0 ;
  assign _0203__T = FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_T | fangyuan12_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_C0 = _0203__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X0 = _0203__X ;
  assign fangyuan12_C0 = _0203__C ;
  assign fangyuan12_X0 = _0203__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_R0 = ( _0203__R | _0203__C & fangyuan12_T ) & { 10{ fangyuan12 != 0 }} ;
  assign fangyuan12_R0 = ( _0203__R | _0203__C & FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_T ) & { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl != 0 }} ;
  logic [9:0] fangyuan13;
  logic [9:0] fangyuan13_T ;
  logic [9:0] fangyuan13_R ;
  logic [9:0] fangyuan13_C ;
  logic [9:0] fangyuan13_X ;
  assign fangyuan13 = { IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl, IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl };
  assign fangyuan13_T = {  IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_T , IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_T , IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_T , IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_T , IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_T , IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_T , IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_T , IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_T , IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_T , IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_T  };
  logic [13:0] fangyuan13_S ;
  assign fangyuan13_S = 0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C0 ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R0 = fangyuan13_R [9:9] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X0 = fangyuan13_X [9:9] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C0 = fangyuan13_C [9:9] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C1 ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R1 = fangyuan13_R [8:8] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X1 = fangyuan13_X [8:8] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C1 = fangyuan13_C [8:8] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C2 ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R2 = fangyuan13_R [7:7] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X2 = fangyuan13_X [7:7] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C2 = fangyuan13_C [7:7] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C3 ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R3 = fangyuan13_R [6:6] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X3 = fangyuan13_X [6:6] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C3 = fangyuan13_C [6:6] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R4 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X4 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C4 ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R4 = fangyuan13_R [5:5] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X4 = fangyuan13_X [5:5] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C4 = fangyuan13_C [5:5] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R5 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X5 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C5 ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R5 = fangyuan13_R [4:4] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X5 = fangyuan13_X [4:4] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C5 = fangyuan13_C [4:4] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R6 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X6 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C6 ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R6 = fangyuan13_R [3:3] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X6 = fangyuan13_X [3:3] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C6 = fangyuan13_C [3:3] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R7 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X7 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C7 ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R7 = fangyuan13_R [2:2] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X7 = fangyuan13_X [2:2] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C7 = fangyuan13_C [2:2] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R8 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X8 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C8 ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R8 = fangyuan13_R [1:1] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X8 = fangyuan13_X [1:1] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C8 = fangyuan13_C [1:1] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R9 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X9 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C9 ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R9 = fangyuan13_R [0:0] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X9 = fangyuan13_X [0:0] ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C9 = fangyuan13_C [0:0] ;

  assign _0204_ = i_data_sva_2_14_0_1[9:0] & fangyuan13;
  assign _0204__S = 0 ;
  assign { i_data_sva_2_14_0_1_R0 [14:10] } = 0;
  assign { i_data_sva_2_14_0_1_X0 [14:10] } = 0;
  assign { i_data_sva_2_14_0_1_C0 [14:10] } = 0;
  logic [14:0] i_data_sva_2_14_0_1_C1 ;
  logic [14:0] i_data_sva_2_14_0_1_R1 ;
  logic [14:0] i_data_sva_2_14_0_1_X1 ;
  logic [9:0] fangyuan13_C0 ;
  logic [9:0] fangyuan13_R0 ;
  logic [9:0] fangyuan13_X0 ;
  assign _0204__T = i_data_sva_2_14_0_1_T [9:0] | fangyuan13_T ;
  assign i_data_sva_2_14_0_1_C1 [9:0] = _0204__C ;
  assign i_data_sva_2_14_0_1_X1 [9:0] = _0204__X ;
  assign fangyuan13_C0 = _0204__C ;
  assign fangyuan13_X0 = _0204__X ;
  assign i_data_sva_2_14_0_1_R1 [9:0] = ( _0204__R | _0204__C & fangyuan13_T ) & { 10{ fangyuan13 != 0 }} ;
  assign fangyuan13_R0 = ( _0204__R | _0204__C & i_data_sva_2_14_0_1_T [9:0] ) & { 10{ i_data_sva_2_14_0_1[9:0] != 0 }} ;
  logic [3:0] fangyuan14;
  logic [3:0] fangyuan14_T ;
  logic [3:0] fangyuan14_R ;
  logic [3:0] fangyuan14_C ;
  logic [3:0] fangyuan14_X ;
  assign fangyuan14 = { reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1[1:0], reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0, reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[9] };
  assign fangyuan14_T = {  reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_T [1:0] , reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_T , reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [9]  };
  logic [13:0] fangyuan14_S ;
  assign fangyuan14_S = 0 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_R0 [1:0] = fangyuan14_R [3:2] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_X0 [1:0] = fangyuan14_X [3:2] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_C0 [1:0] = fangyuan14_C [3:2] ;
  logic [0:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_R0 ;
  logic [0:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_X0 ;
  logic [0:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_C0 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_R0 = fangyuan14_R [1:1] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_X0 = fangyuan14_X [1:1] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_C0 = fangyuan14_C [1:1] ;
  assign { reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R1 [0], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R1 [1], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R1 [2], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R1 [3], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R1 [4], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R1 [5], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R1 [6] } = 0;
  assign { reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X1 [0], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X1 [1], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X1 [2], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X1 [3], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X1 [4], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X1 [5], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X1 [6] } = 0;
  assign { reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C1 [0], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C1 [1], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C1 [2], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C1 [3], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C1 [4], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C1 [5], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C1 [6] } = 0;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R2 ;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X2 ;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C2 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R2 [9:9] = fangyuan14_R [0:0] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X2 [9:9] = fangyuan14_X [0:0] ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C2 [9:9] = fangyuan14_C [0:0] ;
  logic [3:0] fangyuan15;
  logic [3:0] fangyuan15_T ;
  logic [3:0] fangyuan15_R ;
  logic [3:0] fangyuan15_C ;
  logic [3:0] fangyuan15_X ;
  assign fangyuan15 = { nor_tmp_43, nor_tmp_43, nor_tmp_43, nor_tmp_43 };
  assign fangyuan15_T = {  nor_tmp_43_T , nor_tmp_43_T , nor_tmp_43_T , nor_tmp_43_T  };
  logic [13:0] fangyuan15_S ;
  assign fangyuan15_S = 0 ;
  logic [0:0] nor_tmp_43_R7 ;
  logic [0:0] nor_tmp_43_X7 ;
  logic [0:0] nor_tmp_43_C7 ;
  assign nor_tmp_43_R7 = fangyuan15_R [3:3] ;
  assign nor_tmp_43_X7 = fangyuan15_X [3:3] ;
  assign nor_tmp_43_C7 = fangyuan15_C [3:3] ;
  logic [0:0] nor_tmp_43_R8 ;
  logic [0:0] nor_tmp_43_X8 ;
  logic [0:0] nor_tmp_43_C8 ;
  assign nor_tmp_43_R8 = fangyuan15_R [2:2] ;
  assign nor_tmp_43_X8 = fangyuan15_X [2:2] ;
  assign nor_tmp_43_C8 = fangyuan15_C [2:2] ;
  logic [0:0] nor_tmp_43_R9 ;
  logic [0:0] nor_tmp_43_X9 ;
  logic [0:0] nor_tmp_43_C9 ;
  assign nor_tmp_43_R9 = fangyuan15_R [1:1] ;
  assign nor_tmp_43_X9 = fangyuan15_X [1:1] ;
  assign nor_tmp_43_C9 = fangyuan15_C [1:1] ;
  logic [0:0] nor_tmp_43_R10 ;
  logic [0:0] nor_tmp_43_X10 ;
  logic [0:0] nor_tmp_43_C10 ;
  assign nor_tmp_43_R10 = fangyuan15_R [0:0] ;
  assign nor_tmp_43_X10 = fangyuan15_X [0:0] ;
  assign nor_tmp_43_C10 = fangyuan15_C [0:0] ;

  assign _0205_ = fangyuan14 & fangyuan15;
  assign _0205__S = 0 ;
  logic [3:0] fangyuan14_C0 ;
  logic [3:0] fangyuan14_R0 ;
  logic [3:0] fangyuan14_X0 ;
  logic [3:0] fangyuan15_C0 ;
  logic [3:0] fangyuan15_R0 ;
  logic [3:0] fangyuan15_X0 ;
  assign _0205__T = fangyuan14_T | fangyuan15_T ;
  assign fangyuan14_C0 = _0205__C ;
  assign fangyuan14_X0 = _0205__X ;
  assign fangyuan15_C0 = _0205__C ;
  assign fangyuan15_X0 = _0205__X ;
  assign fangyuan14_R0 = ( _0205__R | _0205__C & fangyuan15_T ) & { 4{ fangyuan15 != 0 }} ;
  assign fangyuan15_R0 = ( _0205__R | _0205__C & fangyuan14_T ) & { 4{ fangyuan14 != 0 }} ;
  logic [3:0] fangyuan16;
  logic [3:0] fangyuan16_T ;
  logic [3:0] fangyuan16_R ;
  logic [3:0] fangyuan16_C ;
  logic [3:0] fangyuan16_X ;
  assign fangyuan16 = { equal_tmp_2, equal_tmp_2, equal_tmp_2, equal_tmp_2 };
  assign fangyuan16_T = {  equal_tmp_2_T , equal_tmp_2_T , equal_tmp_2_T , equal_tmp_2_T  };
  logic [13:0] fangyuan16_S ;
  assign fangyuan16_S = 0 ;
  logic [0:0] equal_tmp_2_R6 ;
  logic [0:0] equal_tmp_2_X6 ;
  logic [0:0] equal_tmp_2_C6 ;
  assign equal_tmp_2_R6 = fangyuan16_R [3:3] ;
  assign equal_tmp_2_X6 = fangyuan16_X [3:3] ;
  assign equal_tmp_2_C6 = fangyuan16_C [3:3] ;
  logic [0:0] equal_tmp_2_R7 ;
  logic [0:0] equal_tmp_2_X7 ;
  logic [0:0] equal_tmp_2_C7 ;
  assign equal_tmp_2_R7 = fangyuan16_R [2:2] ;
  assign equal_tmp_2_X7 = fangyuan16_X [2:2] ;
  assign equal_tmp_2_C7 = fangyuan16_C [2:2] ;
  logic [0:0] equal_tmp_2_R8 ;
  logic [0:0] equal_tmp_2_X8 ;
  logic [0:0] equal_tmp_2_C8 ;
  assign equal_tmp_2_R8 = fangyuan16_R [1:1] ;
  assign equal_tmp_2_X8 = fangyuan16_X [1:1] ;
  assign equal_tmp_2_C8 = fangyuan16_C [1:1] ;
  logic [0:0] equal_tmp_2_R9 ;
  logic [0:0] equal_tmp_2_X9 ;
  logic [0:0] equal_tmp_2_C9 ;
  assign equal_tmp_2_R9 = fangyuan16_R [0:0] ;
  assign equal_tmp_2_X9 = fangyuan16_X [0:0] ;
  assign equal_tmp_2_C9 = fangyuan16_C [0:0] ;

  assign _0206_ = IntShiftRightSat_42U_6U_8U_1_o_6_1_sva[4:1] & fangyuan16;
  assign _0206__S = 0 ;
  logic [3:0] fangyuan16_C0 ;
  logic [3:0] fangyuan16_R0 ;
  logic [3:0] fangyuan16_X0 ;
  assign _0206__T = IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_T [4:1] | fangyuan16_T ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C2 [4:1] = _0206__C ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X2 [4:1] = _0206__X ;
  assign fangyuan16_C0 = _0206__C ;
  assign fangyuan16_X0 = _0206__X ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R2 [4:1] = ( _0206__R | _0206__C & fangyuan16_T ) & { 4{ fangyuan16 != 0 }} ;
  assign fangyuan16_R0 = ( _0206__R | _0206__C & IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_T [4:1] ) & { 4{ IntShiftRightSat_42U_6U_8U_1_o_6_1_sva[4:1] != 0 }} ;
  logic [3:0] fangyuan17;
  logic [3:0] fangyuan17_T ;
  logic [3:0] fangyuan17_R ;
  logic [3:0] fangyuan17_C ;
  logic [3:0] fangyuan17_X ;
  assign fangyuan17 = { nor_dfs, nor_dfs, nor_dfs, nor_dfs };
  assign fangyuan17_T = {  nor_dfs_T , nor_dfs_T , nor_dfs_T , nor_dfs_T  };
  logic [13:0] fangyuan17_S ;
  assign fangyuan17_S = 0 ;
  logic [0:0] nor_dfs_R6 ;
  logic [0:0] nor_dfs_X6 ;
  logic [0:0] nor_dfs_C6 ;
  assign nor_dfs_R6 = fangyuan17_R [3:3] ;
  assign nor_dfs_X6 = fangyuan17_X [3:3] ;
  assign nor_dfs_C6 = fangyuan17_C [3:3] ;
  logic [0:0] nor_dfs_R7 ;
  logic [0:0] nor_dfs_X7 ;
  logic [0:0] nor_dfs_C7 ;
  assign nor_dfs_R7 = fangyuan17_R [2:2] ;
  assign nor_dfs_X7 = fangyuan17_X [2:2] ;
  assign nor_dfs_C7 = fangyuan17_C [2:2] ;
  logic [0:0] nor_dfs_R8 ;
  logic [0:0] nor_dfs_X8 ;
  logic [0:0] nor_dfs_C8 ;
  assign nor_dfs_R8 = fangyuan17_R [1:1] ;
  assign nor_dfs_X8 = fangyuan17_X [1:1] ;
  assign nor_dfs_C8 = fangyuan17_C [1:1] ;
  logic [0:0] nor_dfs_R9 ;
  logic [0:0] nor_dfs_X9 ;
  logic [0:0] nor_dfs_C9 ;
  assign nor_dfs_R9 = fangyuan17_R [0:0] ;
  assign nor_dfs_X9 = fangyuan17_X [0:0] ;
  assign nor_dfs_C9 = fangyuan17_C [0:0] ;

  assign _0207_ = FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl & fangyuan17;
  assign _0207__S = 0 ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_C0 ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_R0 ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_X0 ;
  logic [3:0] fangyuan17_C0 ;
  logic [3:0] fangyuan17_R0 ;
  logic [3:0] fangyuan17_X0 ;
  assign _0207__T = FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_T | fangyuan17_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_C0 = _0207__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_X0 = _0207__X ;
  assign fangyuan17_C0 = _0207__C ;
  assign fangyuan17_X0 = _0207__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_R0 = ( _0207__R | _0207__C & fangyuan17_T ) & { 4{ fangyuan17 != 0 }} ;
  assign fangyuan17_R0 = ( _0207__R | _0207__C & FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_T ) & { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl != 0 }} ;
  logic [5:0] fangyuan18;
  logic [5:0] fangyuan18_T ;
  logic [5:0] fangyuan18_R ;
  logic [5:0] fangyuan18_C ;
  logic [5:0] fangyuan18_X ;
  assign fangyuan18 = { nor_tmp_43, nor_tmp_43, nor_tmp_43, nor_tmp_43, nor_tmp_43, nor_tmp_43 };
  assign fangyuan18_T = {  nor_tmp_43_T , nor_tmp_43_T , nor_tmp_43_T , nor_tmp_43_T , nor_tmp_43_T , nor_tmp_43_T  };
  logic [13:0] fangyuan18_S ;
  assign fangyuan18_S = 0 ;
  logic [0:0] nor_tmp_43_R11 ;
  logic [0:0] nor_tmp_43_X11 ;
  logic [0:0] nor_tmp_43_C11 ;
  assign nor_tmp_43_R11 = fangyuan18_R [5:5] ;
  assign nor_tmp_43_X11 = fangyuan18_X [5:5] ;
  assign nor_tmp_43_C11 = fangyuan18_C [5:5] ;
  logic [0:0] nor_tmp_43_R12 ;
  logic [0:0] nor_tmp_43_X12 ;
  logic [0:0] nor_tmp_43_C12 ;
  assign nor_tmp_43_R12 = fangyuan18_R [4:4] ;
  assign nor_tmp_43_X12 = fangyuan18_X [4:4] ;
  assign nor_tmp_43_C12 = fangyuan18_C [4:4] ;
  logic [0:0] nor_tmp_43_R13 ;
  logic [0:0] nor_tmp_43_X13 ;
  logic [0:0] nor_tmp_43_C13 ;
  assign nor_tmp_43_R13 = fangyuan18_R [3:3] ;
  assign nor_tmp_43_X13 = fangyuan18_X [3:3] ;
  assign nor_tmp_43_C13 = fangyuan18_C [3:3] ;
  logic [0:0] nor_tmp_43_R14 ;
  logic [0:0] nor_tmp_43_X14 ;
  logic [0:0] nor_tmp_43_C14 ;
  assign nor_tmp_43_R14 = fangyuan18_R [2:2] ;
  assign nor_tmp_43_X14 = fangyuan18_X [2:2] ;
  assign nor_tmp_43_C14 = fangyuan18_C [2:2] ;
  logic [0:0] nor_tmp_43_R15 ;
  logic [0:0] nor_tmp_43_X15 ;
  logic [0:0] nor_tmp_43_C15 ;
  assign nor_tmp_43_R15 = fangyuan18_R [1:1] ;
  assign nor_tmp_43_X15 = fangyuan18_X [1:1] ;
  assign nor_tmp_43_C15 = fangyuan18_C [1:1] ;
  logic [0:0] nor_tmp_43_R16 ;
  logic [0:0] nor_tmp_43_X16 ;
  logic [0:0] nor_tmp_43_C16 ;
  assign nor_tmp_43_R16 = fangyuan18_R [0:0] ;
  assign nor_tmp_43_X16 = fangyuan18_X [0:0] ;
  assign nor_tmp_43_C16 = fangyuan18_C [0:0] ;

  assign _0208_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[5:0] & fangyuan18;
  assign _0208__S = 0 ;
  logic [5:0] fangyuan18_C0 ;
  logic [5:0] fangyuan18_R0 ;
  logic [5:0] fangyuan18_X0 ;
  assign _0208__T = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [5:0] | fangyuan18_T ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C2 [5:0] = _0208__C ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X2 [5:0] = _0208__X ;
  assign fangyuan18_C0 = _0208__C ;
  assign fangyuan18_X0 = _0208__X ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R2 [5:0] = ( _0208__R | _0208__C & fangyuan18_T ) & { 6{ fangyuan18 != 0 }} ;
  assign fangyuan18_R0 = ( _0208__R | _0208__C & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [5:0] ) & { 6{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[5:0] != 0 }} ;
  logic [5:0] fangyuan19;
  logic [5:0] fangyuan19_T ;
  logic [5:0] fangyuan19_R ;
  logic [5:0] fangyuan19_C ;
  logic [5:0] fangyuan19_X ;
  assign fangyuan19 = { equal_tmp_2, equal_tmp_2, equal_tmp_2, equal_tmp_2, equal_tmp_2, equal_tmp_2 };
  assign fangyuan19_T = {  equal_tmp_2_T , equal_tmp_2_T , equal_tmp_2_T , equal_tmp_2_T , equal_tmp_2_T , equal_tmp_2_T  };
  logic [13:0] fangyuan19_S ;
  assign fangyuan19_S = 0 ;
  logic [0:0] equal_tmp_2_R10 ;
  logic [0:0] equal_tmp_2_X10 ;
  logic [0:0] equal_tmp_2_C10 ;
  assign equal_tmp_2_R10 = fangyuan19_R [5:5] ;
  assign equal_tmp_2_X10 = fangyuan19_X [5:5] ;
  assign equal_tmp_2_C10 = fangyuan19_C [5:5] ;
  logic [0:0] equal_tmp_2_R11 ;
  logic [0:0] equal_tmp_2_X11 ;
  logic [0:0] equal_tmp_2_C11 ;
  assign equal_tmp_2_R11 = fangyuan19_R [4:4] ;
  assign equal_tmp_2_X11 = fangyuan19_X [4:4] ;
  assign equal_tmp_2_C11 = fangyuan19_C [4:4] ;
  logic [0:0] equal_tmp_2_R12 ;
  logic [0:0] equal_tmp_2_X12 ;
  logic [0:0] equal_tmp_2_C12 ;
  assign equal_tmp_2_R12 = fangyuan19_R [3:3] ;
  assign equal_tmp_2_X12 = fangyuan19_X [3:3] ;
  assign equal_tmp_2_C12 = fangyuan19_C [3:3] ;
  logic [0:0] equal_tmp_2_R13 ;
  logic [0:0] equal_tmp_2_X13 ;
  logic [0:0] equal_tmp_2_C13 ;
  assign equal_tmp_2_R13 = fangyuan19_R [2:2] ;
  assign equal_tmp_2_X13 = fangyuan19_X [2:2] ;
  assign equal_tmp_2_C13 = fangyuan19_C [2:2] ;
  logic [0:0] equal_tmp_2_R14 ;
  logic [0:0] equal_tmp_2_X14 ;
  logic [0:0] equal_tmp_2_C14 ;
  assign equal_tmp_2_R14 = fangyuan19_R [1:1] ;
  assign equal_tmp_2_X14 = fangyuan19_X [1:1] ;
  assign equal_tmp_2_C14 = fangyuan19_C [1:1] ;
  logic [0:0] equal_tmp_2_R15 ;
  logic [0:0] equal_tmp_2_X15 ;
  logic [0:0] equal_tmp_2_C15 ;
  assign equal_tmp_2_R15 = fangyuan19_R [0:0] ;
  assign equal_tmp_2_X15 = fangyuan19_X [0:0] ;
  assign equal_tmp_2_C15 = fangyuan19_C [0:0] ;

  assign _0209_ = IntShiftRightSat_42U_6U_8U_o_6_1_sva & fangyuan19;
  assign _0209__S = 0 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_C2 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_R2 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_X2 ;
  logic [5:0] fangyuan19_C0 ;
  logic [5:0] fangyuan19_R0 ;
  logic [5:0] fangyuan19_X0 ;
  assign _0209__T = IntShiftRightSat_42U_6U_8U_o_6_1_sva_T | fangyuan19_T ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_C2 = _0209__C ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_X2 = _0209__X ;
  assign fangyuan19_C0 = _0209__C ;
  assign fangyuan19_X0 = _0209__X ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_R2 = ( _0209__R | _0209__C & fangyuan19_T ) & { 6{ fangyuan19 != 0 }} ;
  assign fangyuan19_R0 = ( _0209__R | _0209__C & IntShiftRightSat_42U_6U_8U_o_6_1_sva_T ) & { 6{ IntShiftRightSat_42U_6U_8U_o_6_1_sva != 0 }} ;
  logic [5:0] fangyuan20;
  logic [5:0] fangyuan20_T ;
  logic [5:0] fangyuan20_R ;
  logic [5:0] fangyuan20_C ;
  logic [5:0] fangyuan20_X ;
  assign fangyuan20 = { nor_dfs, nor_dfs, nor_dfs, nor_dfs, nor_dfs, nor_dfs };
  assign fangyuan20_T = {  nor_dfs_T , nor_dfs_T , nor_dfs_T , nor_dfs_T , nor_dfs_T , nor_dfs_T  };
  logic [13:0] fangyuan20_S ;
  assign fangyuan20_S = 0 ;
  logic [0:0] nor_dfs_R10 ;
  logic [0:0] nor_dfs_X10 ;
  logic [0:0] nor_dfs_C10 ;
  assign nor_dfs_R10 = fangyuan20_R [5:5] ;
  assign nor_dfs_X10 = fangyuan20_X [5:5] ;
  assign nor_dfs_C10 = fangyuan20_C [5:5] ;
  logic [0:0] nor_dfs_R11 ;
  logic [0:0] nor_dfs_X11 ;
  logic [0:0] nor_dfs_C11 ;
  assign nor_dfs_R11 = fangyuan20_R [4:4] ;
  assign nor_dfs_X11 = fangyuan20_X [4:4] ;
  assign nor_dfs_C11 = fangyuan20_C [4:4] ;
  logic [0:0] nor_dfs_R12 ;
  logic [0:0] nor_dfs_X12 ;
  logic [0:0] nor_dfs_C12 ;
  assign nor_dfs_R12 = fangyuan20_R [3:3] ;
  assign nor_dfs_X12 = fangyuan20_X [3:3] ;
  assign nor_dfs_C12 = fangyuan20_C [3:3] ;
  logic [0:0] nor_dfs_R13 ;
  logic [0:0] nor_dfs_X13 ;
  logic [0:0] nor_dfs_C13 ;
  assign nor_dfs_R13 = fangyuan20_R [2:2] ;
  assign nor_dfs_X13 = fangyuan20_X [2:2] ;
  assign nor_dfs_C13 = fangyuan20_C [2:2] ;
  logic [0:0] nor_dfs_R14 ;
  logic [0:0] nor_dfs_X14 ;
  logic [0:0] nor_dfs_C14 ;
  assign nor_dfs_R14 = fangyuan20_R [1:1] ;
  assign nor_dfs_X14 = fangyuan20_X [1:1] ;
  assign nor_dfs_C14 = fangyuan20_C [1:1] ;
  logic [0:0] nor_dfs_R15 ;
  logic [0:0] nor_dfs_X15 ;
  logic [0:0] nor_dfs_C15 ;
  assign nor_dfs_R15 = fangyuan20_R [0:0] ;
  assign nor_dfs_X15 = fangyuan20_X [0:0] ;
  assign nor_dfs_C15 = fangyuan20_C [0:0] ;

  assign _0210_ = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[6:1] & fangyuan20;
  assign _0210__S = 0 ;
  assign { reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R2 [6], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R2 [7], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R2 [8] } = 0;
  assign { reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X2 [6], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X2 [7], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X2 [8] } = 0;
  assign { reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C2 [6], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C2 [7], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C2 [8] } = 0;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C3 ;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R3 ;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X3 ;
  logic [5:0] fangyuan20_C0 ;
  logic [5:0] fangyuan20_R0 ;
  logic [5:0] fangyuan20_X0 ;
  assign _0210__T = reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [6:1] | fangyuan20_T ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C3 [6:1] = _0210__C ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X3 [6:1] = _0210__X ;
  assign fangyuan20_C0 = _0210__C ;
  assign fangyuan20_X0 = _0210__X ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R3 [6:1] = ( _0210__R | _0210__C & fangyuan20_T ) & { 6{ fangyuan20 != 0 }} ;
  assign fangyuan20_R0 = ( _0210__R | _0210__C & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T [6:1] ) & { 6{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm[6:1] != 0 }} ;
  logic [41:0] fangyuan21;
  logic [41:0] fangyuan21_T ;
  logic [41:0] fangyuan21_R ;
  logic [41:0] fangyuan21_C ;
  logic [41:0] fangyuan21_X ;
  assign fangyuan21 = { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl };
  assign fangyuan21_T = {  IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T  };
  logic [13:0] fangyuan21_S ;
  assign fangyuan21_S = 0 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R0 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X0 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C0 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R0 [8:8] = fangyuan21_R [41:41] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X0 [8:8] = fangyuan21_X [41:41] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C0 [8:8] = fangyuan21_C [41:41] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R0 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R0 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R0 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R0 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R0 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R0 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R0 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R0 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X0 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X0 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X0 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X0 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X0 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X0 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X0 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X0 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C0 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C0 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C0 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C0 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C0 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C0 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C0 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C0 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R1 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X1 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C1 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R1 [8:8] = fangyuan21_R [40:40] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X1 [8:8] = fangyuan21_X [40:40] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C1 [8:8] = fangyuan21_C [40:40] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R1 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R1 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R1 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R1 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R1 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R1 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R1 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R1 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X1 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X1 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X1 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X1 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X1 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X1 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X1 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X1 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C1 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C1 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C1 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C1 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C1 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C1 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C1 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C1 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R2 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X2 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C2 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R2 [8:8] = fangyuan21_R [39:39] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X2 [8:8] = fangyuan21_X [39:39] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C2 [8:8] = fangyuan21_C [39:39] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R2 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R2 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R2 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R2 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R2 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R2 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R2 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R2 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X2 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X2 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X2 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X2 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X2 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X2 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X2 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X2 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C2 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C2 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C2 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C2 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C2 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C2 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C2 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C2 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R3 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X3 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C3 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R3 [8:8] = fangyuan21_R [38:38] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X3 [8:8] = fangyuan21_X [38:38] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C3 [8:8] = fangyuan21_C [38:38] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R3 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R3 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R3 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R3 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R3 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R3 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R3 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R3 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X3 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X3 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X3 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X3 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X3 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X3 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X3 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X3 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C3 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C3 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C3 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C3 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C3 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C3 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C3 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C3 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R4 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X4 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C4 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R4 [8:8] = fangyuan21_R [37:37] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X4 [8:8] = fangyuan21_X [37:37] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C4 [8:8] = fangyuan21_C [37:37] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R4 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R4 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R4 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R4 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R4 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R4 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R4 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R4 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X4 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X4 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X4 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X4 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X4 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X4 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X4 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X4 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C4 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C4 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C4 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C4 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C4 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C4 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C4 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C4 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R5 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X5 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C5 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R5 [8:8] = fangyuan21_R [36:36] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X5 [8:8] = fangyuan21_X [36:36] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C5 [8:8] = fangyuan21_C [36:36] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R5 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R5 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R5 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R5 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R5 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R5 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R5 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R5 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X5 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X5 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X5 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X5 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X5 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X5 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X5 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X5 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C5 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C5 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C5 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C5 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C5 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C5 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C5 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C5 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R6 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X6 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C6 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R6 [8:8] = fangyuan21_R [35:35] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X6 [8:8] = fangyuan21_X [35:35] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C6 [8:8] = fangyuan21_C [35:35] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R6 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R6 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R6 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R6 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R6 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R6 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R6 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R6 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X6 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X6 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X6 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X6 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X6 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X6 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X6 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X6 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C6 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C6 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C6 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C6 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C6 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C6 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C6 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C6 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R7 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X7 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C7 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R7 [8:8] = fangyuan21_R [34:34] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X7 [8:8] = fangyuan21_X [34:34] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C7 [8:8] = fangyuan21_C [34:34] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R7 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R7 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R7 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R7 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R7 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R7 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R7 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R7 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X7 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X7 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X7 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X7 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X7 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X7 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X7 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X7 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C7 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C7 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C7 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C7 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C7 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C7 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C7 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C7 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R8 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X8 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C8 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R8 [8:8] = fangyuan21_R [33:33] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X8 [8:8] = fangyuan21_X [33:33] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C8 [8:8] = fangyuan21_C [33:33] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R8 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R8 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R8 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R8 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R8 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R8 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R8 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R8 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X8 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X8 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X8 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X8 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X8 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X8 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X8 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X8 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C8 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C8 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C8 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C8 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C8 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C8 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C8 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C8 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R9 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X9 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C9 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R9 [8:8] = fangyuan21_R [32:32] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X9 [8:8] = fangyuan21_X [32:32] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C9 [8:8] = fangyuan21_C [32:32] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R9 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R9 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R9 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R9 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R9 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R9 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R9 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R9 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X9 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X9 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X9 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X9 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X9 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X9 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X9 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X9 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C9 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C9 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C9 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C9 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C9 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C9 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C9 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C9 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R10 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X10 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C10 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R10 [8:8] = fangyuan21_R [31:31] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X10 [8:8] = fangyuan21_X [31:31] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C10 [8:8] = fangyuan21_C [31:31] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R10 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R10 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R10 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R10 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R10 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R10 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R10 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R10 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X10 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X10 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X10 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X10 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X10 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X10 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X10 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X10 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C10 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C10 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C10 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C10 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C10 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C10 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C10 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C10 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R11 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X11 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C11 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R11 [8:8] = fangyuan21_R [30:30] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X11 [8:8] = fangyuan21_X [30:30] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C11 [8:8] = fangyuan21_C [30:30] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R11 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R11 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R11 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R11 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R11 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R11 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R11 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R11 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X11 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X11 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X11 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X11 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X11 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X11 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X11 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X11 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C11 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C11 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C11 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C11 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C11 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C11 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C11 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C11 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R12 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X12 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C12 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R12 [8:8] = fangyuan21_R [29:29] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X12 [8:8] = fangyuan21_X [29:29] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C12 [8:8] = fangyuan21_C [29:29] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R12 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R12 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R12 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R12 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R12 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R12 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R12 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R12 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X12 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X12 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X12 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X12 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X12 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X12 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X12 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X12 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C12 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C12 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C12 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C12 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C12 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C12 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C12 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C12 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R13 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X13 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C13 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R13 [8:8] = fangyuan21_R [28:28] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X13 [8:8] = fangyuan21_X [28:28] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C13 [8:8] = fangyuan21_C [28:28] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R13 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R13 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R13 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R13 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R13 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R13 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R13 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R13 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X13 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X13 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X13 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X13 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X13 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X13 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X13 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X13 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C13 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C13 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C13 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C13 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C13 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C13 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C13 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C13 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R14 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X14 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C14 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R14 [8:8] = fangyuan21_R [27:27] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X14 [8:8] = fangyuan21_X [27:27] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C14 [8:8] = fangyuan21_C [27:27] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R14 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R14 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R14 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R14 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R14 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R14 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R14 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R14 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X14 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X14 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X14 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X14 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X14 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X14 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X14 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X14 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C14 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C14 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C14 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C14 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C14 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C14 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C14 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C14 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R15 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X15 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C15 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R15 [8:8] = fangyuan21_R [26:26] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X15 [8:8] = fangyuan21_X [26:26] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C15 [8:8] = fangyuan21_C [26:26] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R15 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R15 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R15 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R15 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R15 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R15 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R15 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R15 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X15 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X15 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X15 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X15 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X15 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X15 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X15 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X15 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C15 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C15 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C15 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C15 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C15 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C15 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C15 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C15 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R16 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X16 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C16 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R16 [8:8] = fangyuan21_R [25:25] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X16 [8:8] = fangyuan21_X [25:25] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C16 [8:8] = fangyuan21_C [25:25] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R16 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R16 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R16 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R16 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R16 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R16 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R16 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R16 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X16 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X16 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X16 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X16 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X16 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X16 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X16 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X16 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C16 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C16 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C16 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C16 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C16 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C16 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C16 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C16 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R17 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X17 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C17 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R17 [8:8] = fangyuan21_R [24:24] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X17 [8:8] = fangyuan21_X [24:24] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C17 [8:8] = fangyuan21_C [24:24] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R17 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R17 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R17 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R17 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R17 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R17 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R17 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R17 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X17 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X17 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X17 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X17 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X17 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X17 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X17 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X17 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C17 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C17 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C17 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C17 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C17 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C17 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C17 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C17 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R18 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X18 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C18 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R18 [8:8] = fangyuan21_R [23:23] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X18 [8:8] = fangyuan21_X [23:23] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C18 [8:8] = fangyuan21_C [23:23] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R18 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R18 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R18 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R18 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R18 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R18 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R18 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R18 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X18 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X18 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X18 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X18 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X18 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X18 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X18 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X18 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C18 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C18 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C18 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C18 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C18 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C18 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C18 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C18 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R19 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X19 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C19 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R19 [8:8] = fangyuan21_R [22:22] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X19 [8:8] = fangyuan21_X [22:22] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C19 [8:8] = fangyuan21_C [22:22] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R19 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R19 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R19 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R19 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R19 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R19 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R19 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R19 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X19 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X19 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X19 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X19 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X19 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X19 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X19 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X19 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C19 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C19 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C19 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C19 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C19 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C19 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C19 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C19 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R20 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X20 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C20 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R20 [8:8] = fangyuan21_R [21:21] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X20 [8:8] = fangyuan21_X [21:21] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C20 [8:8] = fangyuan21_C [21:21] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R20 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R20 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R20 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R20 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R20 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R20 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R20 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R20 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X20 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X20 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X20 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X20 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X20 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X20 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X20 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X20 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C20 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C20 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C20 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C20 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C20 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C20 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C20 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C20 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R21 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X21 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C21 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R21 [8:8] = fangyuan21_R [20:20] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X21 [8:8] = fangyuan21_X [20:20] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C21 [8:8] = fangyuan21_C [20:20] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R21 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R21 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R21 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R21 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R21 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R21 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R21 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R21 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X21 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X21 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X21 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X21 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X21 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X21 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X21 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X21 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C21 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C21 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C21 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C21 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C21 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C21 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C21 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C21 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R22 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X22 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C22 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R22 [8:8] = fangyuan21_R [19:19] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X22 [8:8] = fangyuan21_X [19:19] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C22 [8:8] = fangyuan21_C [19:19] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R22 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R22 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R22 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R22 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R22 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R22 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R22 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R22 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X22 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X22 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X22 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X22 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X22 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X22 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X22 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X22 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C22 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C22 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C22 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C22 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C22 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C22 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C22 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C22 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R23 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X23 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C23 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R23 [8:8] = fangyuan21_R [18:18] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X23 [8:8] = fangyuan21_X [18:18] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C23 [8:8] = fangyuan21_C [18:18] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R23 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R23 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R23 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R23 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R23 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R23 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R23 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R23 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X23 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X23 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X23 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X23 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X23 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X23 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X23 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X23 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C23 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C23 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C23 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C23 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C23 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C23 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C23 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C23 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R24 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X24 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C24 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R24 [8:8] = fangyuan21_R [17:17] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X24 [8:8] = fangyuan21_X [17:17] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C24 [8:8] = fangyuan21_C [17:17] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R24 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R24 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R24 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R24 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R24 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R24 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R24 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R24 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X24 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X24 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X24 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X24 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X24 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X24 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X24 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X24 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C24 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C24 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C24 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C24 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C24 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C24 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C24 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C24 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R25 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X25 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C25 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R25 [8:8] = fangyuan21_R [16:16] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X25 [8:8] = fangyuan21_X [16:16] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C25 [8:8] = fangyuan21_C [16:16] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R25 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R25 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R25 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R25 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R25 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R25 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R25 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R25 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X25 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X25 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X25 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X25 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X25 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X25 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X25 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X25 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C25 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C25 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C25 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C25 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C25 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C25 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C25 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C25 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R26 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X26 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C26 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R26 [8:8] = fangyuan21_R [15:15] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X26 [8:8] = fangyuan21_X [15:15] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C26 [8:8] = fangyuan21_C [15:15] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R26 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R26 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R26 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R26 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R26 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R26 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R26 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R26 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X26 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X26 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X26 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X26 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X26 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X26 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X26 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X26 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C26 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C26 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C26 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C26 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C26 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C26 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C26 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C26 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R27 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X27 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C27 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R27 [8:8] = fangyuan21_R [14:14] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X27 [8:8] = fangyuan21_X [14:14] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C27 [8:8] = fangyuan21_C [14:14] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R27 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R27 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R27 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R27 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R27 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R27 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R27 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R27 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X27 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X27 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X27 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X27 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X27 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X27 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X27 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X27 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C27 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C27 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C27 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C27 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C27 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C27 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C27 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C27 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R28 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X28 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C28 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R28 [8:8] = fangyuan21_R [13:13] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X28 [8:8] = fangyuan21_X [13:13] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C28 [8:8] = fangyuan21_C [13:13] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R28 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R28 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R28 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R28 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R28 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R28 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R28 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R28 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X28 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X28 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X28 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X28 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X28 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X28 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X28 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X28 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C28 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C28 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C28 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C28 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C28 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C28 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C28 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C28 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R29 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X29 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C29 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R29 [8:8] = fangyuan21_R [12:12] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X29 [8:8] = fangyuan21_X [12:12] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C29 [8:8] = fangyuan21_C [12:12] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R29 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R29 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R29 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R29 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R29 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R29 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R29 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R29 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X29 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X29 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X29 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X29 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X29 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X29 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X29 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X29 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C29 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C29 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C29 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C29 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C29 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C29 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C29 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C29 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R30 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X30 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C30 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R30 [8:8] = fangyuan21_R [11:11] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X30 [8:8] = fangyuan21_X [11:11] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C30 [8:8] = fangyuan21_C [11:11] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R30 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R30 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R30 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R30 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R30 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R30 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R30 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R30 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X30 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X30 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X30 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X30 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X30 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X30 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X30 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X30 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C30 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C30 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C30 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C30 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C30 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C30 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C30 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C30 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R31 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X31 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C31 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R31 [8:8] = fangyuan21_R [10:10] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X31 [8:8] = fangyuan21_X [10:10] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C31 [8:8] = fangyuan21_C [10:10] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R31 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R31 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R31 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R31 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R31 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R31 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R31 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R31 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X31 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X31 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X31 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X31 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X31 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X31 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X31 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X31 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C31 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C31 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C31 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C31 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C31 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C31 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C31 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C31 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R32 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X32 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C32 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R32 [8:8] = fangyuan21_R [9:9] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X32 [8:8] = fangyuan21_X [9:9] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C32 [8:8] = fangyuan21_C [9:9] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R32 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R32 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R32 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R32 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R32 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R32 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R32 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R32 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X32 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X32 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X32 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X32 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X32 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X32 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X32 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X32 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C32 [0], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C32 [1], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C32 [2], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C32 [3], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C32 [4], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C32 [5], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C32 [6], IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C32 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R33 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X33 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C33 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R33 = fangyuan21_R [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X33 = fangyuan21_X [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C33 = fangyuan21_C [8:0] ;

  assign _0212_ = IntShiftRightSat_42U_6U_8U_1_i_sva_2 == fangyuan21;
  assign _0212__S = 0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2_C0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2_R0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2_X0 ;
  logic [41:0] fangyuan21_C0 ;
  logic [41:0] fangyuan21_R0 ;
  logic [41:0] fangyuan21_X0 ;
  assign _0212__T = (| IntShiftRightSat_42U_6U_8U_1_i_sva_2_T ) | (|fangyuan21_T ) ;
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_C0 = { 42{ _0212__C }} ;
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_R0 = { 42{ _0212__R }} | ( { 42{ _0212__C }} & fangyuan21_T );
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_X0 = { 42{ _0212__X }} ;
  assign fangyuan21_C0 = { 42{ _0212__C }} ;
  assign fangyuan21_R0 = { 42{ _0212__R }} | ( { 42{ _0212__C }} & IntShiftRightSat_42U_6U_8U_1_i_sva_2_T );
  assign fangyuan21_X0 = { 42{ _0212__X }} ;
  logic [41:0] fangyuan22;
  logic [41:0] fangyuan22_T ;
  logic [41:0] fangyuan22_R ;
  logic [41:0] fangyuan22_C ;
  logic [41:0] fangyuan22_X ;
  assign fangyuan22 = { IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_7_sva, IntShiftRightSat_42U_6U_8U_1_o_6_1_sva, IntShiftRightSat_42U_6U_8U_1_o_0_sva };
  assign fangyuan22_T = {  IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_7_sva_T , IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_T , IntShiftRightSat_42U_6U_8U_1_o_0_sva_T  };
  logic [13:0] fangyuan22_S ;
  assign fangyuan22_S = 0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R5 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X5 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C5 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R5 = fangyuan22_R [41:41] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X5 = fangyuan22_X [41:41] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C5 = fangyuan22_C [41:41] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R6 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X6 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C6 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R6 = fangyuan22_R [40:40] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X6 = fangyuan22_X [40:40] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C6 = fangyuan22_C [40:40] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R7 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X7 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C7 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R7 = fangyuan22_R [39:39] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X7 = fangyuan22_X [39:39] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C7 = fangyuan22_C [39:39] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R8 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X8 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C8 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R8 = fangyuan22_R [38:38] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X8 = fangyuan22_X [38:38] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C8 = fangyuan22_C [38:38] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R9 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X9 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C9 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R9 = fangyuan22_R [37:37] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X9 = fangyuan22_X [37:37] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C9 = fangyuan22_C [37:37] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R10 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X10 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C10 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R10 = fangyuan22_R [36:36] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X10 = fangyuan22_X [36:36] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C10 = fangyuan22_C [36:36] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R11 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X11 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C11 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R11 = fangyuan22_R [35:35] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X11 = fangyuan22_X [35:35] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C11 = fangyuan22_C [35:35] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R12 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X12 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C12 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R12 = fangyuan22_R [34:34] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X12 = fangyuan22_X [34:34] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C12 = fangyuan22_C [34:34] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R13 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X13 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C13 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R13 = fangyuan22_R [33:33] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X13 = fangyuan22_X [33:33] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C13 = fangyuan22_C [33:33] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R14 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X14 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C14 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R14 = fangyuan22_R [32:32] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X14 = fangyuan22_X [32:32] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C14 = fangyuan22_C [32:32] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R15 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X15 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C15 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R15 = fangyuan22_R [31:31] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X15 = fangyuan22_X [31:31] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C15 = fangyuan22_C [31:31] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R16 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X16 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C16 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R16 = fangyuan22_R [30:30] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X16 = fangyuan22_X [30:30] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C16 = fangyuan22_C [30:30] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R17 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X17 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C17 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R17 = fangyuan22_R [29:29] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X17 = fangyuan22_X [29:29] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C17 = fangyuan22_C [29:29] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R18 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X18 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C18 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R18 = fangyuan22_R [28:28] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X18 = fangyuan22_X [28:28] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C18 = fangyuan22_C [28:28] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R19 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X19 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C19 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R19 = fangyuan22_R [27:27] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X19 = fangyuan22_X [27:27] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C19 = fangyuan22_C [27:27] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R20 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X20 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C20 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R20 = fangyuan22_R [26:26] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X20 = fangyuan22_X [26:26] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C20 = fangyuan22_C [26:26] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R21 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X21 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C21 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R21 = fangyuan22_R [25:25] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X21 = fangyuan22_X [25:25] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C21 = fangyuan22_C [25:25] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R22 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X22 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C22 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R22 = fangyuan22_R [24:24] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X22 = fangyuan22_X [24:24] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C22 = fangyuan22_C [24:24] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R23 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X23 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C23 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R23 = fangyuan22_R [23:23] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X23 = fangyuan22_X [23:23] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C23 = fangyuan22_C [23:23] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R24 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X24 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C24 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R24 = fangyuan22_R [22:22] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X24 = fangyuan22_X [22:22] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C24 = fangyuan22_C [22:22] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R25 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X25 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C25 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R25 = fangyuan22_R [21:21] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X25 = fangyuan22_X [21:21] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C25 = fangyuan22_C [21:21] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R26 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X26 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C26 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R26 = fangyuan22_R [20:20] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X26 = fangyuan22_X [20:20] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C26 = fangyuan22_C [20:20] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R27 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X27 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C27 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R27 = fangyuan22_R [19:19] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X27 = fangyuan22_X [19:19] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C27 = fangyuan22_C [19:19] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R28 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X28 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C28 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R28 = fangyuan22_R [18:18] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X28 = fangyuan22_X [18:18] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C28 = fangyuan22_C [18:18] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R29 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X29 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C29 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R29 = fangyuan22_R [17:17] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X29 = fangyuan22_X [17:17] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C29 = fangyuan22_C [17:17] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R30 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X30 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C30 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R30 = fangyuan22_R [16:16] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X30 = fangyuan22_X [16:16] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C30 = fangyuan22_C [16:16] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R31 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X31 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C31 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R31 = fangyuan22_R [15:15] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X31 = fangyuan22_X [15:15] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C31 = fangyuan22_C [15:15] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R32 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X32 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C32 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R32 = fangyuan22_R [14:14] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X32 = fangyuan22_X [14:14] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C32 = fangyuan22_C [14:14] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R33 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X33 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C33 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R33 = fangyuan22_R [13:13] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X33 = fangyuan22_X [13:13] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C33 = fangyuan22_C [13:13] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R34 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X34 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C34 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R34 = fangyuan22_R [12:12] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X34 = fangyuan22_X [12:12] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C34 = fangyuan22_C [12:12] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R35 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X35 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C35 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R35 = fangyuan22_R [11:11] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X35 = fangyuan22_X [11:11] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C35 = fangyuan22_C [11:11] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R36 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X36 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C36 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R36 = fangyuan22_R [10:10] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X36 = fangyuan22_X [10:10] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C36 = fangyuan22_C [10:10] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R37 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X37 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C37 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R37 = fangyuan22_R [9:9] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X37 = fangyuan22_X [9:9] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C37 = fangyuan22_C [9:9] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R38 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X38 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C38 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R38 = fangyuan22_R [8:8] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X38 = fangyuan22_X [8:8] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C38 = fangyuan22_C [8:8] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_R39 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_X39 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_7_sva_C39 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R39 = fangyuan22_R [7:7] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X39 = fangyuan22_X [7:7] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C39 = fangyuan22_C [7:7] ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R3 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X3 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C3 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R3 = fangyuan22_R [6:1] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X3 = fangyuan22_X [6:1] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C3 = fangyuan22_C [6:1] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_0_sva_R3 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_0_sva_X3 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_o_0_sva_C3 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_R3 = fangyuan22_R [0:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_X3 = fangyuan22_X [0:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_C3 = fangyuan22_C [0:0] ;

  assign _0213_ = IntShiftRightSat_42U_6U_8U_1_i_sva_2 == fangyuan22;
  assign _0213__S = 0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2_C1 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2_R1 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2_X1 ;
  logic [41:0] fangyuan22_C0 ;
  logic [41:0] fangyuan22_R0 ;
  logic [41:0] fangyuan22_X0 ;
  assign _0213__T = (| IntShiftRightSat_42U_6U_8U_1_i_sva_2_T ) | (|fangyuan22_T ) ;
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_C1 = { 42{ _0213__C }} ;
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_R1 = { 42{ _0213__R }} | ( { 42{ _0213__C }} & fangyuan22_T );
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_X1 = { 42{ _0213__X }} ;
  assign fangyuan22_C0 = { 42{ _0213__C }} ;
  assign fangyuan22_R0 = { 42{ _0213__R }} | ( { 42{ _0213__C }} & IntShiftRightSat_42U_6U_8U_1_i_sva_2_T );
  assign fangyuan22_X0 = { 42{ _0213__X }} ;
  assign _0214_ = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[41:7] == 35'b11111111111111111111111111111111111;
  assign _0214__S = 0 ;
  assign _0214__T = | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [41:7] ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C0 [41:7] = { 35{ _0214__C }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R0 [41:7] = { 35{ _0214__R }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X0 [41:7] = { 35{ _0214__X }} ;
  assign _0215_ = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[41:7] == 35'b11111111111111111111111111111111111;
  assign _0215__S = 0 ;
  assign _0215__T = | IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [41:7] ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C0 [41:7] = { 35{ _0215__C }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R0 [41:7] = { 35{ _0215__R }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X0 [41:7] = { 35{ _0215__X }} ;
  assign _0216_ = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[49:15] == 35'b11111111111111111111111111111111111;
  assign _0216__S = 0 ;
  assign _0216__T = | IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T [49:15] ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [49:15] = { 35{ _0216__C }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [49:15] = { 35{ _0216__R }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [49:15] = { 35{ _0216__X }} ;
  logic [41:0] fangyuan23;
  logic [41:0] fangyuan23_T ;
  logic [41:0] fangyuan23_R ;
  logic [41:0] fangyuan23_C ;
  logic [41:0] fangyuan23_X ;
  assign fangyuan23 = { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl };
  assign fangyuan23_T = {  IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T  };
  logic [13:0] fangyuan23_S ;
  assign fangyuan23_S = 0 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R0 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X0 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C0 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R0 [8:8] = fangyuan23_R [41:41] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X0 [8:8] = fangyuan23_X [41:41] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C0 [8:8] = fangyuan23_C [41:41] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R0 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R0 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R0 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R0 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R0 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R0 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R0 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R0 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X0 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X0 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X0 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X0 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X0 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X0 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X0 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X0 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C0 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C0 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C0 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C0 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C0 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C0 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C0 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C0 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R1 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X1 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C1 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R1 [8:8] = fangyuan23_R [40:40] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X1 [8:8] = fangyuan23_X [40:40] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C1 [8:8] = fangyuan23_C [40:40] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R1 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R1 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R1 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R1 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R1 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R1 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R1 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R1 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X1 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X1 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X1 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X1 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X1 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X1 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X1 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X1 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C1 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C1 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C1 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C1 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C1 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C1 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C1 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C1 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R2 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X2 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C2 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R2 [8:8] = fangyuan23_R [39:39] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X2 [8:8] = fangyuan23_X [39:39] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C2 [8:8] = fangyuan23_C [39:39] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R2 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R2 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R2 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R2 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R2 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R2 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R2 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R2 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X2 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X2 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X2 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X2 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X2 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X2 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X2 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X2 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C2 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C2 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C2 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C2 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C2 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C2 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C2 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C2 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R3 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X3 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C3 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R3 [8:8] = fangyuan23_R [38:38] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X3 [8:8] = fangyuan23_X [38:38] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C3 [8:8] = fangyuan23_C [38:38] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R3 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R3 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R3 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R3 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R3 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R3 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R3 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R3 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X3 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X3 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X3 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X3 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X3 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X3 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X3 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X3 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C3 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C3 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C3 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C3 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C3 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C3 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C3 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C3 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R4 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X4 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C4 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R4 [8:8] = fangyuan23_R [37:37] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X4 [8:8] = fangyuan23_X [37:37] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C4 [8:8] = fangyuan23_C [37:37] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R4 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R4 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R4 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R4 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R4 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R4 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R4 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R4 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X4 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X4 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X4 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X4 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X4 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X4 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X4 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X4 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C4 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C4 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C4 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C4 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C4 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C4 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C4 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C4 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R5 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X5 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C5 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R5 [8:8] = fangyuan23_R [36:36] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X5 [8:8] = fangyuan23_X [36:36] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C5 [8:8] = fangyuan23_C [36:36] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R5 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R5 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R5 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R5 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R5 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R5 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R5 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R5 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X5 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X5 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X5 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X5 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X5 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X5 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X5 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X5 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C5 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C5 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C5 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C5 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C5 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C5 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C5 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C5 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R6 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X6 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C6 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R6 [8:8] = fangyuan23_R [35:35] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X6 [8:8] = fangyuan23_X [35:35] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C6 [8:8] = fangyuan23_C [35:35] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R6 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R6 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R6 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R6 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R6 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R6 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R6 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R6 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X6 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X6 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X6 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X6 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X6 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X6 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X6 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X6 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C6 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C6 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C6 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C6 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C6 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C6 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C6 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C6 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R7 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X7 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C7 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R7 [8:8] = fangyuan23_R [34:34] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X7 [8:8] = fangyuan23_X [34:34] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C7 [8:8] = fangyuan23_C [34:34] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R7 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R7 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R7 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R7 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R7 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R7 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R7 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R7 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X7 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X7 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X7 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X7 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X7 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X7 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X7 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X7 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C7 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C7 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C7 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C7 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C7 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C7 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C7 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C7 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R8 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X8 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C8 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R8 [8:8] = fangyuan23_R [33:33] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X8 [8:8] = fangyuan23_X [33:33] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C8 [8:8] = fangyuan23_C [33:33] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R8 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R8 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R8 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R8 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R8 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R8 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R8 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R8 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X8 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X8 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X8 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X8 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X8 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X8 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X8 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X8 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C8 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C8 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C8 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C8 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C8 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C8 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C8 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C8 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R9 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X9 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C9 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R9 [8:8] = fangyuan23_R [32:32] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X9 [8:8] = fangyuan23_X [32:32] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C9 [8:8] = fangyuan23_C [32:32] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R9 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R9 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R9 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R9 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R9 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R9 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R9 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R9 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X9 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X9 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X9 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X9 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X9 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X9 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X9 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X9 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C9 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C9 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C9 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C9 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C9 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C9 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C9 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C9 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R10 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X10 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C10 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R10 [8:8] = fangyuan23_R [31:31] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X10 [8:8] = fangyuan23_X [31:31] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C10 [8:8] = fangyuan23_C [31:31] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R10 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R10 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R10 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R10 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R10 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R10 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R10 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R10 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X10 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X10 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X10 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X10 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X10 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X10 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X10 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X10 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C10 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C10 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C10 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C10 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C10 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C10 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C10 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C10 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R11 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X11 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C11 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R11 [8:8] = fangyuan23_R [30:30] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X11 [8:8] = fangyuan23_X [30:30] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C11 [8:8] = fangyuan23_C [30:30] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R11 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R11 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R11 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R11 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R11 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R11 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R11 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R11 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X11 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X11 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X11 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X11 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X11 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X11 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X11 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X11 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C11 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C11 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C11 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C11 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C11 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C11 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C11 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C11 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R12 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X12 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C12 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R12 [8:8] = fangyuan23_R [29:29] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X12 [8:8] = fangyuan23_X [29:29] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C12 [8:8] = fangyuan23_C [29:29] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R12 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R12 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R12 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R12 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R12 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R12 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R12 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R12 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X12 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X12 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X12 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X12 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X12 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X12 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X12 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X12 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C12 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C12 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C12 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C12 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C12 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C12 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C12 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C12 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R13 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X13 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C13 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R13 [8:8] = fangyuan23_R [28:28] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X13 [8:8] = fangyuan23_X [28:28] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C13 [8:8] = fangyuan23_C [28:28] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R13 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R13 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R13 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R13 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R13 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R13 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R13 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R13 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X13 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X13 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X13 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X13 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X13 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X13 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X13 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X13 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C13 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C13 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C13 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C13 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C13 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C13 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C13 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C13 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R14 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X14 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C14 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R14 [8:8] = fangyuan23_R [27:27] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X14 [8:8] = fangyuan23_X [27:27] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C14 [8:8] = fangyuan23_C [27:27] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R14 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R14 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R14 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R14 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R14 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R14 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R14 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R14 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X14 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X14 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X14 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X14 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X14 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X14 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X14 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X14 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C14 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C14 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C14 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C14 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C14 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C14 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C14 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C14 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R15 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X15 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C15 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R15 [8:8] = fangyuan23_R [26:26] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X15 [8:8] = fangyuan23_X [26:26] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C15 [8:8] = fangyuan23_C [26:26] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R15 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R15 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R15 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R15 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R15 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R15 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R15 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R15 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X15 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X15 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X15 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X15 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X15 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X15 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X15 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X15 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C15 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C15 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C15 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C15 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C15 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C15 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C15 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C15 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R16 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X16 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C16 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R16 [8:8] = fangyuan23_R [25:25] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X16 [8:8] = fangyuan23_X [25:25] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C16 [8:8] = fangyuan23_C [25:25] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R16 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R16 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R16 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R16 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R16 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R16 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R16 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R16 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X16 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X16 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X16 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X16 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X16 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X16 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X16 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X16 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C16 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C16 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C16 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C16 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C16 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C16 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C16 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C16 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R17 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X17 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C17 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R17 [8:8] = fangyuan23_R [24:24] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X17 [8:8] = fangyuan23_X [24:24] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C17 [8:8] = fangyuan23_C [24:24] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R17 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R17 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R17 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R17 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R17 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R17 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R17 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R17 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X17 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X17 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X17 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X17 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X17 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X17 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X17 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X17 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C17 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C17 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C17 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C17 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C17 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C17 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C17 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C17 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R18 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X18 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C18 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R18 [8:8] = fangyuan23_R [23:23] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X18 [8:8] = fangyuan23_X [23:23] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C18 [8:8] = fangyuan23_C [23:23] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R18 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R18 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R18 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R18 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R18 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R18 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R18 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R18 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X18 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X18 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X18 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X18 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X18 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X18 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X18 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X18 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C18 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C18 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C18 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C18 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C18 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C18 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C18 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C18 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R19 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X19 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C19 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R19 [8:8] = fangyuan23_R [22:22] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X19 [8:8] = fangyuan23_X [22:22] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C19 [8:8] = fangyuan23_C [22:22] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R19 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R19 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R19 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R19 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R19 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R19 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R19 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R19 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X19 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X19 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X19 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X19 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X19 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X19 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X19 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X19 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C19 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C19 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C19 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C19 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C19 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C19 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C19 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C19 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R20 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X20 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C20 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R20 [8:8] = fangyuan23_R [21:21] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X20 [8:8] = fangyuan23_X [21:21] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C20 [8:8] = fangyuan23_C [21:21] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R20 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R20 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R20 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R20 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R20 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R20 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R20 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R20 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X20 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X20 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X20 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X20 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X20 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X20 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X20 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X20 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C20 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C20 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C20 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C20 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C20 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C20 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C20 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C20 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R21 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X21 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C21 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R21 [8:8] = fangyuan23_R [20:20] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X21 [8:8] = fangyuan23_X [20:20] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C21 [8:8] = fangyuan23_C [20:20] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R21 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R21 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R21 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R21 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R21 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R21 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R21 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R21 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X21 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X21 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X21 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X21 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X21 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X21 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X21 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X21 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C21 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C21 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C21 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C21 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C21 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C21 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C21 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C21 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R22 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X22 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C22 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R22 [8:8] = fangyuan23_R [19:19] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X22 [8:8] = fangyuan23_X [19:19] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C22 [8:8] = fangyuan23_C [19:19] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R22 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R22 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R22 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R22 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R22 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R22 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R22 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R22 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X22 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X22 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X22 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X22 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X22 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X22 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X22 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X22 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C22 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C22 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C22 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C22 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C22 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C22 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C22 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C22 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R23 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X23 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C23 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R23 [8:8] = fangyuan23_R [18:18] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X23 [8:8] = fangyuan23_X [18:18] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C23 [8:8] = fangyuan23_C [18:18] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R23 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R23 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R23 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R23 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R23 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R23 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R23 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R23 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X23 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X23 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X23 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X23 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X23 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X23 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X23 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X23 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C23 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C23 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C23 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C23 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C23 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C23 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C23 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C23 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R24 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X24 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C24 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R24 [8:8] = fangyuan23_R [17:17] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X24 [8:8] = fangyuan23_X [17:17] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C24 [8:8] = fangyuan23_C [17:17] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R24 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R24 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R24 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R24 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R24 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R24 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R24 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R24 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X24 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X24 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X24 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X24 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X24 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X24 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X24 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X24 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C24 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C24 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C24 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C24 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C24 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C24 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C24 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C24 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R25 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X25 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C25 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R25 [8:8] = fangyuan23_R [16:16] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X25 [8:8] = fangyuan23_X [16:16] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C25 [8:8] = fangyuan23_C [16:16] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R25 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R25 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R25 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R25 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R25 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R25 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R25 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R25 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X25 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X25 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X25 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X25 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X25 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X25 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X25 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X25 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C25 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C25 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C25 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C25 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C25 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C25 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C25 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C25 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R26 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X26 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C26 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R26 [8:8] = fangyuan23_R [15:15] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X26 [8:8] = fangyuan23_X [15:15] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C26 [8:8] = fangyuan23_C [15:15] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R26 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R26 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R26 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R26 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R26 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R26 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R26 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R26 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X26 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X26 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X26 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X26 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X26 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X26 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X26 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X26 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C26 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C26 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C26 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C26 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C26 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C26 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C26 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C26 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R27 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X27 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C27 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R27 [8:8] = fangyuan23_R [14:14] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X27 [8:8] = fangyuan23_X [14:14] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C27 [8:8] = fangyuan23_C [14:14] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R27 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R27 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R27 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R27 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R27 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R27 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R27 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R27 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X27 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X27 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X27 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X27 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X27 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X27 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X27 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X27 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C27 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C27 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C27 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C27 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C27 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C27 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C27 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C27 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R28 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X28 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C28 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R28 [8:8] = fangyuan23_R [13:13] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X28 [8:8] = fangyuan23_X [13:13] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C28 [8:8] = fangyuan23_C [13:13] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R28 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R28 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R28 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R28 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R28 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R28 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R28 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R28 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X28 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X28 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X28 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X28 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X28 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X28 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X28 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X28 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C28 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C28 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C28 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C28 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C28 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C28 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C28 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C28 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R29 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X29 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C29 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R29 [8:8] = fangyuan23_R [12:12] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X29 [8:8] = fangyuan23_X [12:12] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C29 [8:8] = fangyuan23_C [12:12] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R29 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R29 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R29 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R29 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R29 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R29 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R29 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R29 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X29 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X29 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X29 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X29 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X29 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X29 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X29 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X29 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C29 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C29 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C29 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C29 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C29 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C29 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C29 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C29 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R30 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X30 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C30 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R30 [8:8] = fangyuan23_R [11:11] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X30 [8:8] = fangyuan23_X [11:11] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C30 [8:8] = fangyuan23_C [11:11] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R30 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R30 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R30 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R30 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R30 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R30 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R30 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R30 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X30 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X30 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X30 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X30 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X30 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X30 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X30 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X30 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C30 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C30 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C30 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C30 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C30 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C30 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C30 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C30 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R31 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X31 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C31 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R31 [8:8] = fangyuan23_R [10:10] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X31 [8:8] = fangyuan23_X [10:10] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C31 [8:8] = fangyuan23_C [10:10] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R31 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R31 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R31 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R31 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R31 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R31 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R31 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R31 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X31 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X31 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X31 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X31 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X31 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X31 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X31 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X31 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C31 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C31 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C31 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C31 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C31 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C31 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C31 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C31 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R32 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X32 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C32 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R32 [8:8] = fangyuan23_R [9:9] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X32 [8:8] = fangyuan23_X [9:9] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C32 [8:8] = fangyuan23_C [9:9] ;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R32 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R32 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R32 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R32 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R32 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R32 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R32 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R32 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X32 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X32 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X32 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X32 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X32 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X32 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X32 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X32 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C32 [0], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C32 [1], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C32 [2], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C32 [3], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C32 [4], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C32 [5], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C32 [6], IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C32 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R33 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X33 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C33 ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R33 = fangyuan23_R [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X33 = fangyuan23_X [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C33 = fangyuan23_C [8:0] ;

  assign _0217_ = IntShiftRightSat_42U_6U_8U_1_i_sva_2 == fangyuan23;
  assign _0217__S = 0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2_C2 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2_R2 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2_X2 ;
  logic [41:0] fangyuan23_C0 ;
  logic [41:0] fangyuan23_R0 ;
  logic [41:0] fangyuan23_X0 ;
  assign _0217__T = (| IntShiftRightSat_42U_6U_8U_1_i_sva_2_T ) | (|fangyuan23_T ) ;
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_C2 = { 42{ _0217__C }} ;
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_R2 = { 42{ _0217__R }} | ( { 42{ _0217__C }} & fangyuan23_T );
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_X2 = { 42{ _0217__X }} ;
  assign fangyuan23_C0 = { 42{ _0217__C }} ;
  assign fangyuan23_R0 = { 42{ _0217__R }} | ( { 42{ _0217__C }} & IntShiftRightSat_42U_6U_8U_1_i_sva_2_T );
  assign fangyuan23_X0 = { 42{ _0217__X }} ;
  assign _0218_ = chn_data_in_rsci_d_mxwt[15:10] == 6'b111111;
  assign _0218__S = 0 ;
  assign { chn_data_in_rsci_d_mxwt_R1 [0], chn_data_in_rsci_d_mxwt_R1 [1], chn_data_in_rsci_d_mxwt_R1 [2], chn_data_in_rsci_d_mxwt_R1 [3], chn_data_in_rsci_d_mxwt_R1 [4], chn_data_in_rsci_d_mxwt_R1 [5], chn_data_in_rsci_d_mxwt_R1 [6], chn_data_in_rsci_d_mxwt_R1 [7], chn_data_in_rsci_d_mxwt_R1 [8], chn_data_in_rsci_d_mxwt_R1 [9], chn_data_in_rsci_d_mxwt_R1 [49:16] } = 0;
  assign { chn_data_in_rsci_d_mxwt_X1 [0], chn_data_in_rsci_d_mxwt_X1 [1], chn_data_in_rsci_d_mxwt_X1 [2], chn_data_in_rsci_d_mxwt_X1 [3], chn_data_in_rsci_d_mxwt_X1 [4], chn_data_in_rsci_d_mxwt_X1 [5], chn_data_in_rsci_d_mxwt_X1 [6], chn_data_in_rsci_d_mxwt_X1 [7], chn_data_in_rsci_d_mxwt_X1 [8], chn_data_in_rsci_d_mxwt_X1 [9], chn_data_in_rsci_d_mxwt_X1 [49:16] } = 0;
  assign { chn_data_in_rsci_d_mxwt_C1 [0], chn_data_in_rsci_d_mxwt_C1 [1], chn_data_in_rsci_d_mxwt_C1 [2], chn_data_in_rsci_d_mxwt_C1 [3], chn_data_in_rsci_d_mxwt_C1 [4], chn_data_in_rsci_d_mxwt_C1 [5], chn_data_in_rsci_d_mxwt_C1 [6], chn_data_in_rsci_d_mxwt_C1 [7], chn_data_in_rsci_d_mxwt_C1 [8], chn_data_in_rsci_d_mxwt_C1 [9], chn_data_in_rsci_d_mxwt_C1 [49:16] } = 0;
  logic [49:0] chn_data_in_rsci_d_mxwt_C2 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_R2 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_X2 ;
  assign _0218__T = | chn_data_in_rsci_d_mxwt_T [15:10] ;
  assign chn_data_in_rsci_d_mxwt_C2 [15:10] = { 6{ _0218__C }} ;
  assign chn_data_in_rsci_d_mxwt_R2 [15:10] = { 6{ _0218__R }} ;
  assign chn_data_in_rsci_d_mxwt_X2 [15:10] = { 6{ _0218__X }} ;
  logic [41:0] fangyuan24;
  logic [41:0] fangyuan24_T ;
  logic [41:0] fangyuan24_R ;
  logic [41:0] fangyuan24_C ;
  logic [41:0] fangyuan24_X ;
  assign fangyuan24 = { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl };
  assign fangyuan24_T = {  IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T  };
  logic [13:0] fangyuan24_S ;
  assign fangyuan24_S = 0 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R0 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X0 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C0 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R0 [8:8] = fangyuan24_R [41:41] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X0 [8:8] = fangyuan24_X [41:41] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C0 [8:8] = fangyuan24_C [41:41] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R0 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R0 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R0 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R0 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R0 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R0 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R0 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R0 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X0 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X0 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X0 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X0 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X0 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X0 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X0 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X0 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C0 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C0 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C0 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C0 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C0 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C0 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C0 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C0 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R1 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X1 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C1 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R1 [8:8] = fangyuan24_R [40:40] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X1 [8:8] = fangyuan24_X [40:40] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C1 [8:8] = fangyuan24_C [40:40] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R1 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R1 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R1 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R1 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R1 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R1 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R1 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R1 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X1 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X1 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X1 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X1 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X1 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X1 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X1 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X1 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C1 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C1 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C1 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C1 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C1 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C1 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C1 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C1 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R2 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X2 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C2 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R2 [8:8] = fangyuan24_R [39:39] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X2 [8:8] = fangyuan24_X [39:39] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C2 [8:8] = fangyuan24_C [39:39] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R2 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R2 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R2 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R2 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R2 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R2 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R2 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R2 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X2 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X2 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X2 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X2 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X2 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X2 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X2 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X2 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C2 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C2 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C2 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C2 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C2 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C2 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C2 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C2 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R3 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X3 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C3 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R3 [8:8] = fangyuan24_R [38:38] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X3 [8:8] = fangyuan24_X [38:38] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C3 [8:8] = fangyuan24_C [38:38] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R3 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R3 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R3 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R3 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R3 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R3 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R3 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R3 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X3 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X3 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X3 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X3 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X3 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X3 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X3 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X3 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C3 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C3 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C3 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C3 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C3 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C3 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C3 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C3 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R4 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X4 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C4 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R4 [8:8] = fangyuan24_R [37:37] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X4 [8:8] = fangyuan24_X [37:37] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C4 [8:8] = fangyuan24_C [37:37] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R4 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R4 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R4 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R4 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R4 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R4 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R4 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R4 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X4 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X4 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X4 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X4 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X4 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X4 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X4 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X4 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C4 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C4 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C4 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C4 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C4 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C4 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C4 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C4 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R5 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X5 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C5 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R5 [8:8] = fangyuan24_R [36:36] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X5 [8:8] = fangyuan24_X [36:36] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C5 [8:8] = fangyuan24_C [36:36] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R5 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R5 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R5 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R5 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R5 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R5 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R5 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R5 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X5 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X5 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X5 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X5 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X5 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X5 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X5 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X5 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C5 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C5 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C5 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C5 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C5 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C5 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C5 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C5 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R6 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X6 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C6 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R6 [8:8] = fangyuan24_R [35:35] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X6 [8:8] = fangyuan24_X [35:35] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C6 [8:8] = fangyuan24_C [35:35] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R6 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R6 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R6 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R6 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R6 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R6 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R6 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R6 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X6 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X6 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X6 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X6 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X6 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X6 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X6 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X6 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C6 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C6 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C6 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C6 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C6 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C6 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C6 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C6 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R7 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X7 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C7 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R7 [8:8] = fangyuan24_R [34:34] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X7 [8:8] = fangyuan24_X [34:34] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C7 [8:8] = fangyuan24_C [34:34] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R7 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R7 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R7 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R7 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R7 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R7 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R7 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R7 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X7 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X7 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X7 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X7 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X7 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X7 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X7 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X7 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C7 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C7 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C7 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C7 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C7 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C7 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C7 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C7 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R8 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X8 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C8 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R8 [8:8] = fangyuan24_R [33:33] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X8 [8:8] = fangyuan24_X [33:33] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C8 [8:8] = fangyuan24_C [33:33] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R8 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R8 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R8 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R8 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R8 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R8 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R8 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R8 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X8 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X8 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X8 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X8 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X8 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X8 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X8 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X8 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C8 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C8 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C8 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C8 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C8 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C8 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C8 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C8 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R9 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X9 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C9 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R9 [8:8] = fangyuan24_R [32:32] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X9 [8:8] = fangyuan24_X [32:32] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C9 [8:8] = fangyuan24_C [32:32] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R9 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R9 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R9 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R9 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R9 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R9 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R9 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R9 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X9 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X9 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X9 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X9 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X9 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X9 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X9 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X9 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C9 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C9 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C9 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C9 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C9 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C9 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C9 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C9 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R10 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X10 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C10 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R10 [8:8] = fangyuan24_R [31:31] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X10 [8:8] = fangyuan24_X [31:31] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C10 [8:8] = fangyuan24_C [31:31] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R10 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R10 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R10 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R10 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R10 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R10 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R10 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R10 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X10 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X10 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X10 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X10 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X10 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X10 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X10 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X10 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C10 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C10 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C10 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C10 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C10 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C10 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C10 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C10 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R11 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X11 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C11 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R11 [8:8] = fangyuan24_R [30:30] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X11 [8:8] = fangyuan24_X [30:30] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C11 [8:8] = fangyuan24_C [30:30] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R11 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R11 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R11 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R11 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R11 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R11 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R11 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R11 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X11 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X11 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X11 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X11 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X11 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X11 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X11 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X11 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C11 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C11 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C11 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C11 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C11 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C11 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C11 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C11 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R12 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X12 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C12 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R12 [8:8] = fangyuan24_R [29:29] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X12 [8:8] = fangyuan24_X [29:29] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C12 [8:8] = fangyuan24_C [29:29] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R12 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R12 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R12 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R12 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R12 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R12 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R12 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R12 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X12 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X12 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X12 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X12 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X12 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X12 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X12 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X12 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C12 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C12 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C12 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C12 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C12 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C12 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C12 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C12 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R13 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X13 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C13 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R13 [8:8] = fangyuan24_R [28:28] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X13 [8:8] = fangyuan24_X [28:28] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C13 [8:8] = fangyuan24_C [28:28] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R13 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R13 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R13 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R13 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R13 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R13 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R13 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R13 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X13 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X13 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X13 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X13 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X13 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X13 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X13 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X13 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C13 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C13 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C13 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C13 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C13 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C13 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C13 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C13 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R14 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X14 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C14 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R14 [8:8] = fangyuan24_R [27:27] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X14 [8:8] = fangyuan24_X [27:27] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C14 [8:8] = fangyuan24_C [27:27] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R14 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R14 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R14 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R14 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R14 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R14 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R14 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R14 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X14 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X14 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X14 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X14 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X14 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X14 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X14 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X14 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C14 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C14 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C14 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C14 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C14 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C14 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C14 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C14 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R15 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X15 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C15 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R15 [8:8] = fangyuan24_R [26:26] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X15 [8:8] = fangyuan24_X [26:26] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C15 [8:8] = fangyuan24_C [26:26] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R15 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R15 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R15 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R15 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R15 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R15 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R15 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R15 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X15 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X15 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X15 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X15 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X15 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X15 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X15 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X15 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C15 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C15 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C15 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C15 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C15 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C15 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C15 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C15 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R16 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X16 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C16 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R16 [8:8] = fangyuan24_R [25:25] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X16 [8:8] = fangyuan24_X [25:25] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C16 [8:8] = fangyuan24_C [25:25] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R16 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R16 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R16 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R16 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R16 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R16 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R16 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R16 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X16 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X16 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X16 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X16 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X16 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X16 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X16 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X16 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C16 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C16 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C16 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C16 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C16 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C16 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C16 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C16 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R17 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X17 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C17 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R17 [8:8] = fangyuan24_R [24:24] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X17 [8:8] = fangyuan24_X [24:24] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C17 [8:8] = fangyuan24_C [24:24] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R17 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R17 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R17 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R17 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R17 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R17 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R17 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R17 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X17 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X17 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X17 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X17 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X17 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X17 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X17 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X17 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C17 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C17 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C17 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C17 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C17 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C17 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C17 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C17 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R18 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X18 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C18 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R18 [8:8] = fangyuan24_R [23:23] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X18 [8:8] = fangyuan24_X [23:23] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C18 [8:8] = fangyuan24_C [23:23] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R18 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R18 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R18 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R18 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R18 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R18 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R18 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R18 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X18 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X18 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X18 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X18 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X18 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X18 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X18 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X18 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C18 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C18 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C18 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C18 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C18 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C18 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C18 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C18 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R19 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X19 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C19 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R19 [8:8] = fangyuan24_R [22:22] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X19 [8:8] = fangyuan24_X [22:22] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C19 [8:8] = fangyuan24_C [22:22] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R19 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R19 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R19 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R19 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R19 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R19 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R19 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R19 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X19 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X19 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X19 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X19 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X19 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X19 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X19 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X19 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C19 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C19 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C19 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C19 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C19 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C19 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C19 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C19 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R20 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X20 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C20 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R20 [8:8] = fangyuan24_R [21:21] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X20 [8:8] = fangyuan24_X [21:21] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C20 [8:8] = fangyuan24_C [21:21] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R20 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R20 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R20 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R20 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R20 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R20 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R20 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R20 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X20 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X20 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X20 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X20 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X20 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X20 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X20 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X20 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C20 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C20 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C20 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C20 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C20 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C20 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C20 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C20 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R21 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X21 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C21 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R21 [8:8] = fangyuan24_R [20:20] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X21 [8:8] = fangyuan24_X [20:20] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C21 [8:8] = fangyuan24_C [20:20] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R21 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R21 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R21 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R21 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R21 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R21 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R21 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R21 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X21 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X21 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X21 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X21 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X21 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X21 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X21 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X21 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C21 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C21 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C21 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C21 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C21 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C21 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C21 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C21 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R22 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X22 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C22 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R22 [8:8] = fangyuan24_R [19:19] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X22 [8:8] = fangyuan24_X [19:19] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C22 [8:8] = fangyuan24_C [19:19] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R22 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R22 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R22 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R22 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R22 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R22 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R22 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R22 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X22 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X22 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X22 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X22 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X22 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X22 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X22 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X22 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C22 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C22 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C22 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C22 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C22 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C22 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C22 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C22 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R23 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X23 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C23 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R23 [8:8] = fangyuan24_R [18:18] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X23 [8:8] = fangyuan24_X [18:18] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C23 [8:8] = fangyuan24_C [18:18] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R23 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R23 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R23 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R23 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R23 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R23 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R23 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R23 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X23 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X23 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X23 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X23 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X23 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X23 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X23 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X23 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C23 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C23 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C23 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C23 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C23 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C23 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C23 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C23 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R24 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X24 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C24 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R24 [8:8] = fangyuan24_R [17:17] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X24 [8:8] = fangyuan24_X [17:17] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C24 [8:8] = fangyuan24_C [17:17] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R24 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R24 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R24 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R24 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R24 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R24 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R24 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R24 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X24 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X24 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X24 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X24 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X24 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X24 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X24 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X24 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C24 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C24 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C24 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C24 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C24 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C24 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C24 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C24 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R25 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X25 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C25 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R25 [8:8] = fangyuan24_R [16:16] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X25 [8:8] = fangyuan24_X [16:16] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C25 [8:8] = fangyuan24_C [16:16] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R25 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R25 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R25 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R25 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R25 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R25 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R25 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R25 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X25 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X25 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X25 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X25 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X25 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X25 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X25 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X25 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C25 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C25 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C25 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C25 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C25 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C25 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C25 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C25 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R26 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X26 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C26 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R26 [8:8] = fangyuan24_R [15:15] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X26 [8:8] = fangyuan24_X [15:15] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C26 [8:8] = fangyuan24_C [15:15] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R26 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R26 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R26 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R26 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R26 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R26 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R26 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R26 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X26 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X26 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X26 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X26 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X26 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X26 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X26 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X26 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C26 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C26 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C26 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C26 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C26 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C26 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C26 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C26 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R27 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X27 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C27 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R27 [8:8] = fangyuan24_R [14:14] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X27 [8:8] = fangyuan24_X [14:14] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C27 [8:8] = fangyuan24_C [14:14] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R27 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R27 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R27 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R27 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R27 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R27 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R27 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R27 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X27 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X27 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X27 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X27 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X27 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X27 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X27 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X27 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C27 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C27 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C27 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C27 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C27 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C27 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C27 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C27 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R28 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X28 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C28 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R28 [8:8] = fangyuan24_R [13:13] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X28 [8:8] = fangyuan24_X [13:13] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C28 [8:8] = fangyuan24_C [13:13] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R28 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R28 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R28 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R28 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R28 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R28 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R28 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R28 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X28 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X28 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X28 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X28 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X28 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X28 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X28 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X28 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C28 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C28 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C28 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C28 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C28 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C28 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C28 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C28 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R29 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X29 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C29 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R29 [8:8] = fangyuan24_R [12:12] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X29 [8:8] = fangyuan24_X [12:12] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C29 [8:8] = fangyuan24_C [12:12] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R29 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R29 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R29 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R29 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R29 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R29 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R29 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R29 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X29 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X29 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X29 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X29 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X29 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X29 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X29 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X29 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C29 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C29 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C29 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C29 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C29 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C29 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C29 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C29 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R30 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X30 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C30 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R30 [8:8] = fangyuan24_R [11:11] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X30 [8:8] = fangyuan24_X [11:11] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C30 [8:8] = fangyuan24_C [11:11] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R30 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R30 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R30 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R30 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R30 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R30 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R30 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R30 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X30 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X30 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X30 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X30 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X30 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X30 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X30 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X30 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C30 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C30 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C30 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C30 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C30 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C30 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C30 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C30 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R31 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X31 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C31 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R31 [8:8] = fangyuan24_R [10:10] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X31 [8:8] = fangyuan24_X [10:10] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C31 [8:8] = fangyuan24_C [10:10] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R31 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R31 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R31 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R31 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R31 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R31 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R31 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R31 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X31 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X31 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X31 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X31 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X31 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X31 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X31 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X31 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C31 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C31 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C31 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C31 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C31 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C31 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C31 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C31 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R32 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X32 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C32 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R32 [8:8] = fangyuan24_R [9:9] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X32 [8:8] = fangyuan24_X [9:9] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C32 [8:8] = fangyuan24_C [9:9] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R32 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R32 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R32 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R32 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R32 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R32 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R32 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R32 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X32 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X32 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X32 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X32 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X32 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X32 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X32 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X32 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C32 [0], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C32 [1], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C32 [2], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C32 [3], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C32 [4], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C32 [5], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C32 [6], IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C32 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R33 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X33 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C33 ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R33 = fangyuan24_R [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X33 = fangyuan24_X [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C33 = fangyuan24_C [8:0] ;

  assign _0219_ = IntShiftRightSat_42U_6U_8U_i_sva_2 == fangyuan24;
  assign _0219__S = 0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2_C0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2_R0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2_X0 ;
  logic [41:0] fangyuan24_C0 ;
  logic [41:0] fangyuan24_R0 ;
  logic [41:0] fangyuan24_X0 ;
  assign _0219__T = (| IntShiftRightSat_42U_6U_8U_i_sva_2_T ) | (|fangyuan24_T ) ;
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_C0 = { 42{ _0219__C }} ;
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_R0 = { 42{ _0219__R }} | ( { 42{ _0219__C }} & fangyuan24_T );
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_X0 = { 42{ _0219__X }} ;
  assign fangyuan24_C0 = { 42{ _0219__C }} ;
  assign fangyuan24_R0 = { 42{ _0219__R }} | ( { 42{ _0219__C }} & IntShiftRightSat_42U_6U_8U_i_sva_2_T );
  assign fangyuan24_X0 = { 42{ _0219__X }} ;
  logic [41:0] fangyuan25;
  logic [41:0] fangyuan25_T ;
  logic [41:0] fangyuan25_R ;
  logic [41:0] fangyuan25_C ;
  logic [41:0] fangyuan25_X ;
  assign fangyuan25 = { IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl[8], IntShiftRightSat_42U_6U_8U_oif_acc_nl };
  assign fangyuan25_T = {  IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8] , IntShiftRightSat_42U_6U_8U_oif_acc_nl_T  };
  logic [13:0] fangyuan25_S ;
  assign fangyuan25_S = 0 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R0 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X0 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C0 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R0 [8:8] = fangyuan25_R [41:41] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X0 [8:8] = fangyuan25_X [41:41] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C0 [8:8] = fangyuan25_C [41:41] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R0 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R0 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R0 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R0 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R0 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R0 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R0 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R0 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X0 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X0 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X0 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X0 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X0 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X0 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X0 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X0 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C0 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C0 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C0 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C0 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C0 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C0 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C0 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C0 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R1 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X1 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C1 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R1 [8:8] = fangyuan25_R [40:40] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X1 [8:8] = fangyuan25_X [40:40] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C1 [8:8] = fangyuan25_C [40:40] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R1 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R1 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R1 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R1 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R1 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R1 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R1 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R1 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X1 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X1 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X1 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X1 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X1 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X1 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X1 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X1 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C1 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C1 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C1 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C1 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C1 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C1 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C1 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C1 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R2 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X2 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C2 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R2 [8:8] = fangyuan25_R [39:39] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X2 [8:8] = fangyuan25_X [39:39] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C2 [8:8] = fangyuan25_C [39:39] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R2 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R2 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R2 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R2 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R2 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R2 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R2 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R2 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X2 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X2 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X2 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X2 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X2 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X2 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X2 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X2 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C2 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C2 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C2 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C2 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C2 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C2 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C2 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C2 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R3 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X3 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C3 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R3 [8:8] = fangyuan25_R [38:38] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X3 [8:8] = fangyuan25_X [38:38] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C3 [8:8] = fangyuan25_C [38:38] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R3 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R3 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R3 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R3 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R3 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R3 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R3 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R3 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X3 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X3 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X3 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X3 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X3 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X3 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X3 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X3 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C3 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C3 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C3 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C3 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C3 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C3 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C3 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C3 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R4 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X4 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C4 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R4 [8:8] = fangyuan25_R [37:37] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X4 [8:8] = fangyuan25_X [37:37] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C4 [8:8] = fangyuan25_C [37:37] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R4 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R4 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R4 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R4 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R4 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R4 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R4 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R4 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X4 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X4 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X4 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X4 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X4 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X4 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X4 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X4 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C4 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C4 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C4 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C4 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C4 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C4 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C4 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C4 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R5 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X5 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C5 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R5 [8:8] = fangyuan25_R [36:36] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X5 [8:8] = fangyuan25_X [36:36] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C5 [8:8] = fangyuan25_C [36:36] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R5 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R5 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R5 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R5 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R5 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R5 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R5 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R5 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X5 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X5 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X5 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X5 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X5 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X5 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X5 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X5 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C5 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C5 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C5 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C5 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C5 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C5 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C5 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C5 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R6 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X6 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C6 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R6 [8:8] = fangyuan25_R [35:35] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X6 [8:8] = fangyuan25_X [35:35] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C6 [8:8] = fangyuan25_C [35:35] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R6 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R6 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R6 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R6 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R6 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R6 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R6 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R6 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X6 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X6 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X6 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X6 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X6 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X6 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X6 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X6 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C6 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C6 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C6 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C6 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C6 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C6 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C6 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C6 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R7 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X7 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C7 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R7 [8:8] = fangyuan25_R [34:34] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X7 [8:8] = fangyuan25_X [34:34] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C7 [8:8] = fangyuan25_C [34:34] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R7 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R7 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R7 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R7 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R7 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R7 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R7 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R7 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X7 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X7 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X7 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X7 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X7 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X7 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X7 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X7 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C7 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C7 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C7 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C7 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C7 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C7 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C7 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C7 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R8 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X8 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C8 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R8 [8:8] = fangyuan25_R [33:33] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X8 [8:8] = fangyuan25_X [33:33] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C8 [8:8] = fangyuan25_C [33:33] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R8 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R8 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R8 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R8 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R8 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R8 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R8 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R8 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X8 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X8 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X8 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X8 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X8 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X8 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X8 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X8 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C8 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C8 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C8 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C8 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C8 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C8 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C8 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C8 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R9 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X9 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C9 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R9 [8:8] = fangyuan25_R [32:32] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X9 [8:8] = fangyuan25_X [32:32] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C9 [8:8] = fangyuan25_C [32:32] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R9 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R9 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R9 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R9 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R9 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R9 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R9 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R9 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X9 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X9 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X9 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X9 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X9 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X9 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X9 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X9 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C9 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C9 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C9 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C9 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C9 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C9 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C9 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C9 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R10 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X10 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C10 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R10 [8:8] = fangyuan25_R [31:31] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X10 [8:8] = fangyuan25_X [31:31] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C10 [8:8] = fangyuan25_C [31:31] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R10 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R10 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R10 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R10 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R10 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R10 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R10 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R10 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X10 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X10 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X10 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X10 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X10 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X10 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X10 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X10 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C10 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C10 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C10 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C10 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C10 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C10 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C10 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C10 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R11 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X11 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C11 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R11 [8:8] = fangyuan25_R [30:30] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X11 [8:8] = fangyuan25_X [30:30] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C11 [8:8] = fangyuan25_C [30:30] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R11 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R11 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R11 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R11 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R11 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R11 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R11 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R11 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X11 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X11 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X11 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X11 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X11 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X11 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X11 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X11 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C11 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C11 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C11 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C11 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C11 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C11 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C11 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C11 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R12 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X12 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C12 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R12 [8:8] = fangyuan25_R [29:29] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X12 [8:8] = fangyuan25_X [29:29] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C12 [8:8] = fangyuan25_C [29:29] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R12 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R12 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R12 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R12 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R12 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R12 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R12 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R12 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X12 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X12 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X12 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X12 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X12 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X12 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X12 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X12 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C12 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C12 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C12 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C12 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C12 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C12 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C12 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C12 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R13 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X13 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C13 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R13 [8:8] = fangyuan25_R [28:28] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X13 [8:8] = fangyuan25_X [28:28] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C13 [8:8] = fangyuan25_C [28:28] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R13 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R13 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R13 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R13 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R13 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R13 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R13 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R13 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X13 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X13 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X13 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X13 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X13 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X13 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X13 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X13 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C13 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C13 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C13 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C13 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C13 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C13 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C13 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C13 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R14 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X14 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C14 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R14 [8:8] = fangyuan25_R [27:27] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X14 [8:8] = fangyuan25_X [27:27] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C14 [8:8] = fangyuan25_C [27:27] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R14 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R14 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R14 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R14 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R14 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R14 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R14 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R14 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X14 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X14 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X14 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X14 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X14 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X14 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X14 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X14 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C14 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C14 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C14 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C14 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C14 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C14 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C14 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C14 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R15 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X15 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C15 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R15 [8:8] = fangyuan25_R [26:26] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X15 [8:8] = fangyuan25_X [26:26] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C15 [8:8] = fangyuan25_C [26:26] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R15 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R15 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R15 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R15 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R15 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R15 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R15 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R15 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X15 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X15 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X15 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X15 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X15 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X15 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X15 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X15 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C15 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C15 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C15 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C15 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C15 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C15 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C15 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C15 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R16 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X16 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C16 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R16 [8:8] = fangyuan25_R [25:25] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X16 [8:8] = fangyuan25_X [25:25] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C16 [8:8] = fangyuan25_C [25:25] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R16 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R16 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R16 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R16 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R16 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R16 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R16 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R16 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X16 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X16 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X16 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X16 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X16 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X16 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X16 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X16 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C16 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C16 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C16 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C16 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C16 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C16 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C16 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C16 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R17 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X17 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C17 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R17 [8:8] = fangyuan25_R [24:24] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X17 [8:8] = fangyuan25_X [24:24] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C17 [8:8] = fangyuan25_C [24:24] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R17 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R17 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R17 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R17 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R17 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R17 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R17 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R17 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X17 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X17 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X17 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X17 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X17 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X17 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X17 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X17 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C17 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C17 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C17 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C17 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C17 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C17 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C17 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C17 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R18 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X18 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C18 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R18 [8:8] = fangyuan25_R [23:23] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X18 [8:8] = fangyuan25_X [23:23] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C18 [8:8] = fangyuan25_C [23:23] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R18 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R18 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R18 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R18 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R18 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R18 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R18 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R18 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X18 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X18 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X18 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X18 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X18 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X18 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X18 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X18 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C18 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C18 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C18 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C18 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C18 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C18 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C18 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C18 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R19 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X19 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C19 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R19 [8:8] = fangyuan25_R [22:22] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X19 [8:8] = fangyuan25_X [22:22] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C19 [8:8] = fangyuan25_C [22:22] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R19 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R19 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R19 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R19 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R19 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R19 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R19 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R19 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X19 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X19 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X19 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X19 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X19 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X19 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X19 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X19 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C19 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C19 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C19 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C19 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C19 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C19 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C19 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C19 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R20 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X20 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C20 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R20 [8:8] = fangyuan25_R [21:21] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X20 [8:8] = fangyuan25_X [21:21] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C20 [8:8] = fangyuan25_C [21:21] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R20 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R20 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R20 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R20 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R20 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R20 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R20 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R20 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X20 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X20 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X20 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X20 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X20 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X20 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X20 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X20 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C20 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C20 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C20 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C20 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C20 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C20 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C20 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C20 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R21 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X21 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C21 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R21 [8:8] = fangyuan25_R [20:20] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X21 [8:8] = fangyuan25_X [20:20] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C21 [8:8] = fangyuan25_C [20:20] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R21 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R21 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R21 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R21 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R21 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R21 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R21 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R21 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X21 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X21 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X21 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X21 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X21 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X21 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X21 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X21 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C21 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C21 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C21 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C21 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C21 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C21 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C21 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C21 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R22 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X22 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C22 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R22 [8:8] = fangyuan25_R [19:19] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X22 [8:8] = fangyuan25_X [19:19] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C22 [8:8] = fangyuan25_C [19:19] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R22 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R22 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R22 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R22 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R22 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R22 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R22 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R22 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X22 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X22 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X22 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X22 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X22 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X22 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X22 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X22 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C22 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C22 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C22 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C22 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C22 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C22 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C22 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C22 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R23 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X23 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C23 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R23 [8:8] = fangyuan25_R [18:18] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X23 [8:8] = fangyuan25_X [18:18] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C23 [8:8] = fangyuan25_C [18:18] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R23 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R23 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R23 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R23 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R23 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R23 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R23 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R23 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X23 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X23 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X23 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X23 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X23 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X23 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X23 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X23 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C23 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C23 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C23 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C23 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C23 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C23 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C23 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C23 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R24 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X24 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C24 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R24 [8:8] = fangyuan25_R [17:17] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X24 [8:8] = fangyuan25_X [17:17] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C24 [8:8] = fangyuan25_C [17:17] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R24 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R24 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R24 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R24 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R24 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R24 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R24 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R24 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X24 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X24 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X24 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X24 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X24 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X24 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X24 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X24 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C24 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C24 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C24 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C24 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C24 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C24 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C24 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C24 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R25 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X25 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C25 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R25 [8:8] = fangyuan25_R [16:16] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X25 [8:8] = fangyuan25_X [16:16] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C25 [8:8] = fangyuan25_C [16:16] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R25 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R25 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R25 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R25 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R25 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R25 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R25 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R25 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X25 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X25 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X25 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X25 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X25 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X25 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X25 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X25 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C25 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C25 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C25 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C25 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C25 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C25 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C25 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C25 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R26 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X26 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C26 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R26 [8:8] = fangyuan25_R [15:15] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X26 [8:8] = fangyuan25_X [15:15] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C26 [8:8] = fangyuan25_C [15:15] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R26 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R26 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R26 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R26 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R26 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R26 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R26 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R26 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X26 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X26 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X26 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X26 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X26 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X26 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X26 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X26 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C26 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C26 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C26 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C26 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C26 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C26 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C26 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C26 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R27 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X27 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C27 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R27 [8:8] = fangyuan25_R [14:14] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X27 [8:8] = fangyuan25_X [14:14] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C27 [8:8] = fangyuan25_C [14:14] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R27 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R27 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R27 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R27 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R27 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R27 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R27 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R27 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X27 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X27 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X27 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X27 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X27 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X27 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X27 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X27 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C27 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C27 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C27 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C27 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C27 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C27 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C27 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C27 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R28 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X28 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C28 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R28 [8:8] = fangyuan25_R [13:13] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X28 [8:8] = fangyuan25_X [13:13] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C28 [8:8] = fangyuan25_C [13:13] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R28 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R28 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R28 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R28 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R28 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R28 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R28 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R28 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X28 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X28 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X28 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X28 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X28 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X28 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X28 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X28 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C28 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C28 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C28 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C28 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C28 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C28 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C28 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C28 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R29 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X29 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C29 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R29 [8:8] = fangyuan25_R [12:12] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X29 [8:8] = fangyuan25_X [12:12] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C29 [8:8] = fangyuan25_C [12:12] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R29 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R29 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R29 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R29 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R29 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R29 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R29 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R29 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X29 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X29 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X29 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X29 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X29 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X29 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X29 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X29 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C29 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C29 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C29 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C29 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C29 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C29 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C29 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C29 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R30 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X30 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C30 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R30 [8:8] = fangyuan25_R [11:11] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X30 [8:8] = fangyuan25_X [11:11] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C30 [8:8] = fangyuan25_C [11:11] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R30 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R30 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R30 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R30 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R30 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R30 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R30 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R30 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X30 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X30 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X30 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X30 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X30 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X30 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X30 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X30 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C30 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C30 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C30 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C30 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C30 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C30 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C30 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C30 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R31 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X31 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C31 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R31 [8:8] = fangyuan25_R [10:10] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X31 [8:8] = fangyuan25_X [10:10] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C31 [8:8] = fangyuan25_C [10:10] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R31 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R31 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R31 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R31 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R31 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R31 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R31 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R31 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X31 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X31 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X31 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X31 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X31 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X31 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X31 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X31 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C31 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C31 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C31 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C31 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C31 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C31 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C31 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C31 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R32 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X32 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C32 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R32 [8:8] = fangyuan25_R [9:9] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X32 [8:8] = fangyuan25_X [9:9] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C32 [8:8] = fangyuan25_C [9:9] ;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_R32 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R32 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R32 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R32 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R32 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R32 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R32 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_R32 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_X32 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X32 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X32 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X32 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X32 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X32 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X32 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_X32 [7] } = 0;
  assign { IntShiftRightSat_42U_6U_8U_oif_acc_nl_C32 [0], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C32 [1], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C32 [2], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C32 [3], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C32 [4], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C32 [5], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C32 [6], IntShiftRightSat_42U_6U_8U_oif_acc_nl_C32 [7] } = 0;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R33 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X33 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C33 ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R33 = fangyuan25_R [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X33 = fangyuan25_X [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C33 = fangyuan25_C [8:0] ;

  assign _0220_ = IntShiftRightSat_42U_6U_8U_i_sva_2 == fangyuan25;
  assign _0220__S = 0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2_C1 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2_R1 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2_X1 ;
  logic [41:0] fangyuan25_C0 ;
  logic [41:0] fangyuan25_R0 ;
  logic [41:0] fangyuan25_X0 ;
  assign _0220__T = (| IntShiftRightSat_42U_6U_8U_i_sva_2_T ) | (|fangyuan25_T ) ;
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_C1 = { 42{ _0220__C }} ;
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_R1 = { 42{ _0220__R }} | ( { 42{ _0220__C }} & fangyuan25_T );
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_X1 = { 42{ _0220__X }} ;
  assign fangyuan25_C0 = { 42{ _0220__C }} ;
  assign fangyuan25_R0 = { 42{ _0220__R }} | ( { 42{ _0220__C }} & IntShiftRightSat_42U_6U_8U_i_sva_2_T );
  assign fangyuan25_X0 = { 42{ _0220__X }} ;
  logic [41:0] fangyuan26;
  logic [41:0] fangyuan26_T ;
  logic [41:0] fangyuan26_R ;
  logic [41:0] fangyuan26_C ;
  logic [41:0] fangyuan26_X ;
  assign fangyuan26 = { IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_7_sva, IntShiftRightSat_42U_6U_8U_o_6_1_sva, IntShiftRightSat_42U_6U_8U_o_0_sva };
  assign fangyuan26_T = {  IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_7_sva_T , IntShiftRightSat_42U_6U_8U_o_6_1_sva_T , IntShiftRightSat_42U_6U_8U_o_0_sva_T  };
  logic [13:0] fangyuan26_S ;
  assign fangyuan26_S = 0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R5 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X5 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C5 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R5 = fangyuan26_R [41:41] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X5 = fangyuan26_X [41:41] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C5 = fangyuan26_C [41:41] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R6 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X6 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C6 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R6 = fangyuan26_R [40:40] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X6 = fangyuan26_X [40:40] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C6 = fangyuan26_C [40:40] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R7 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X7 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C7 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R7 = fangyuan26_R [39:39] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X7 = fangyuan26_X [39:39] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C7 = fangyuan26_C [39:39] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R8 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X8 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C8 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R8 = fangyuan26_R [38:38] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X8 = fangyuan26_X [38:38] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C8 = fangyuan26_C [38:38] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R9 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X9 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C9 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R9 = fangyuan26_R [37:37] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X9 = fangyuan26_X [37:37] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C9 = fangyuan26_C [37:37] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R10 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X10 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C10 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R10 = fangyuan26_R [36:36] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X10 = fangyuan26_X [36:36] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C10 = fangyuan26_C [36:36] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R11 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X11 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C11 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R11 = fangyuan26_R [35:35] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X11 = fangyuan26_X [35:35] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C11 = fangyuan26_C [35:35] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R12 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X12 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C12 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R12 = fangyuan26_R [34:34] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X12 = fangyuan26_X [34:34] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C12 = fangyuan26_C [34:34] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R13 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X13 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C13 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R13 = fangyuan26_R [33:33] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X13 = fangyuan26_X [33:33] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C13 = fangyuan26_C [33:33] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R14 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X14 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C14 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R14 = fangyuan26_R [32:32] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X14 = fangyuan26_X [32:32] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C14 = fangyuan26_C [32:32] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R15 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X15 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C15 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R15 = fangyuan26_R [31:31] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X15 = fangyuan26_X [31:31] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C15 = fangyuan26_C [31:31] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R16 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X16 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C16 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R16 = fangyuan26_R [30:30] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X16 = fangyuan26_X [30:30] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C16 = fangyuan26_C [30:30] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R17 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X17 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C17 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R17 = fangyuan26_R [29:29] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X17 = fangyuan26_X [29:29] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C17 = fangyuan26_C [29:29] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R18 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X18 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C18 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R18 = fangyuan26_R [28:28] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X18 = fangyuan26_X [28:28] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C18 = fangyuan26_C [28:28] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R19 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X19 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C19 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R19 = fangyuan26_R [27:27] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X19 = fangyuan26_X [27:27] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C19 = fangyuan26_C [27:27] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R20 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X20 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C20 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R20 = fangyuan26_R [26:26] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X20 = fangyuan26_X [26:26] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C20 = fangyuan26_C [26:26] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R21 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X21 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C21 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R21 = fangyuan26_R [25:25] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X21 = fangyuan26_X [25:25] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C21 = fangyuan26_C [25:25] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R22 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X22 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C22 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R22 = fangyuan26_R [24:24] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X22 = fangyuan26_X [24:24] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C22 = fangyuan26_C [24:24] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R23 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X23 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C23 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R23 = fangyuan26_R [23:23] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X23 = fangyuan26_X [23:23] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C23 = fangyuan26_C [23:23] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R24 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X24 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C24 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R24 = fangyuan26_R [22:22] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X24 = fangyuan26_X [22:22] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C24 = fangyuan26_C [22:22] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R25 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X25 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C25 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R25 = fangyuan26_R [21:21] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X25 = fangyuan26_X [21:21] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C25 = fangyuan26_C [21:21] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R26 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X26 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C26 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R26 = fangyuan26_R [20:20] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X26 = fangyuan26_X [20:20] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C26 = fangyuan26_C [20:20] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R27 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X27 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C27 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R27 = fangyuan26_R [19:19] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X27 = fangyuan26_X [19:19] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C27 = fangyuan26_C [19:19] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R28 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X28 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C28 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R28 = fangyuan26_R [18:18] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X28 = fangyuan26_X [18:18] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C28 = fangyuan26_C [18:18] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R29 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X29 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C29 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R29 = fangyuan26_R [17:17] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X29 = fangyuan26_X [17:17] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C29 = fangyuan26_C [17:17] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R30 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X30 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C30 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R30 = fangyuan26_R [16:16] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X30 = fangyuan26_X [16:16] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C30 = fangyuan26_C [16:16] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R31 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X31 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C31 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R31 = fangyuan26_R [15:15] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X31 = fangyuan26_X [15:15] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C31 = fangyuan26_C [15:15] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R32 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X32 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C32 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R32 = fangyuan26_R [14:14] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X32 = fangyuan26_X [14:14] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C32 = fangyuan26_C [14:14] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R33 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X33 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C33 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R33 = fangyuan26_R [13:13] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X33 = fangyuan26_X [13:13] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C33 = fangyuan26_C [13:13] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R34 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X34 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C34 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R34 = fangyuan26_R [12:12] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X34 = fangyuan26_X [12:12] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C34 = fangyuan26_C [12:12] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R35 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X35 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C35 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R35 = fangyuan26_R [11:11] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X35 = fangyuan26_X [11:11] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C35 = fangyuan26_C [11:11] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R36 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X36 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C36 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R36 = fangyuan26_R [10:10] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X36 = fangyuan26_X [10:10] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C36 = fangyuan26_C [10:10] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R37 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X37 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C37 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R37 = fangyuan26_R [9:9] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X37 = fangyuan26_X [9:9] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C37 = fangyuan26_C [9:9] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R38 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X38 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C38 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R38 = fangyuan26_R [8:8] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X38 = fangyuan26_X [8:8] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C38 = fangyuan26_C [8:8] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_R39 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_X39 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_7_sva_C39 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R39 = fangyuan26_R [7:7] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X39 = fangyuan26_X [7:7] ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C39 = fangyuan26_C [7:7] ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_R3 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_X3 ;
  logic [5:0] IntShiftRightSat_42U_6U_8U_o_6_1_sva_C3 ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_R3 = fangyuan26_R [6:1] ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_X3 = fangyuan26_X [6:1] ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_C3 = fangyuan26_C [6:1] ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_0_sva_R3 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_0_sva_X3 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_o_0_sva_C3 ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_R3 = fangyuan26_R [0:0] ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_X3 = fangyuan26_X [0:0] ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_C3 = fangyuan26_C [0:0] ;

  assign _0221_ = IntShiftRightSat_42U_6U_8U_i_sva_2 == fangyuan26;
  assign _0221__S = 0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2_C2 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2_R2 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2_X2 ;
  logic [41:0] fangyuan26_C0 ;
  logic [41:0] fangyuan26_R0 ;
  logic [41:0] fangyuan26_X0 ;
  assign _0221__T = (| IntShiftRightSat_42U_6U_8U_i_sva_2_T ) | (|fangyuan26_T ) ;
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_C2 = { 42{ _0221__C }} ;
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_R2 = { 42{ _0221__R }} | ( { 42{ _0221__C }} & fangyuan26_T );
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_X2 = { 42{ _0221__X }} ;
  assign fangyuan26_C0 = { 42{ _0221__C }} ;
  assign fangyuan26_R0 = { 42{ _0221__R }} | ( { 42{ _0221__C }} & IntShiftRightSat_42U_6U_8U_i_sva_2_T );
  assign fangyuan26_X0 = { 42{ _0221__X }} ;
  assign _0222_ = cfg_precision_rsci_d == 2'b10;
  assign _0222__S = 0 ;
  assign { cfg_precision_rsci_d_R0 [1:1] } = 0;
  assign { cfg_precision_rsci_d_X0 [1:1] } = 0;
  assign { cfg_precision_rsci_d_C0 [1:1] } = 0;
  logic [1:0] cfg_precision_rsci_d_C1 ;
  logic [1:0] cfg_precision_rsci_d_R1 ;
  logic [1:0] cfg_precision_rsci_d_X1 ;
  assign _0222__T = | cfg_precision_rsci_d_T ;
  assign cfg_precision_rsci_d_C1 = { 2{ _0222__C }} ;
  assign cfg_precision_rsci_d_R1 = { 2{ _0222__R }} ;
  assign cfg_precision_rsci_d_X1 = { 2{ _0222__X }} ;
  assign _0223_ = io_read_cfg_precision_rsc_svs_st_4 == 2'b10;
  assign _0223__S = 0 ;
  assign { io_read_cfg_precision_rsc_svs_st_4_R4 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X4 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C4 [1:1] } = 0;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C5 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R5 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X5 ;
  assign _0223__T = | io_read_cfg_precision_rsc_svs_st_4_T ;
  assign io_read_cfg_precision_rsc_svs_st_4_C5 = { 2{ _0223__C }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R5 = { 2{ _0223__R }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_X5 = { 2{ _0223__X }} ;
  logic [49:0] fangyuan27;
  logic [49:0] fangyuan27_T ;
  logic [49:0] fangyuan27_R ;
  logic [49:0] fangyuan27_C ;
  logic [49:0] fangyuan27_X ;
  assign fangyuan27 = { reg_IntShiftRightSat_50U_6U_16U_i_itm, reg_IntShiftRightSat_50U_6U_16U_i_1_itm };
  assign fangyuan27_T = {  reg_IntShiftRightSat_50U_6U_16U_i_itm_T , reg_IntShiftRightSat_50U_6U_16U_i_1_itm_T  };
  logic [13:0] fangyuan27_S ;
  assign fangyuan27_S = 0 ;
  logic [7:0] reg_IntShiftRightSat_50U_6U_16U_i_itm_R0 ;
  logic [7:0] reg_IntShiftRightSat_50U_6U_16U_i_itm_X0 ;
  logic [7:0] reg_IntShiftRightSat_50U_6U_16U_i_itm_C0 ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_itm_R0 = fangyuan27_R [49:42] ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_itm_X0 = fangyuan27_X [49:42] ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_itm_C0 = fangyuan27_C [49:42] ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R0 ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X0 ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C0 ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R0 = fangyuan27_R [41:0] ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X0 = fangyuan27_X [41:0] ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C0 = fangyuan27_C [41:0] ;
  logic [49:0] fangyuan28;
  logic [49:0] fangyuan28_T ;
  logic [49:0] fangyuan28_R ;
  logic [49:0] fangyuan28_C ;
  logic [49:0] fangyuan28_X ;
  assign fangyuan28 = { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl };
  assign fangyuan28_T = {  IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T  };
  logic [13:0] fangyuan28_S ;
  assign fangyuan28_S = 0 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [16:16] = fangyuan28_R [49:49] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [16:16] = fangyuan28_X [49:49] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [16:16] = fangyuan28_C [49:49] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [16:16] = fangyuan28_R [48:48] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [16:16] = fangyuan28_X [48:48] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [16:16] = fangyuan28_C [48:48] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [16:16] = fangyuan28_R [47:47] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [16:16] = fangyuan28_X [47:47] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [16:16] = fangyuan28_C [47:47] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [16:16] = fangyuan28_R [46:46] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [16:16] = fangyuan28_X [46:46] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [16:16] = fangyuan28_C [46:46] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [16:16] = fangyuan28_R [45:45] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [16:16] = fangyuan28_X [45:45] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [16:16] = fangyuan28_C [45:45] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [16:16] = fangyuan28_R [44:44] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [16:16] = fangyuan28_X [44:44] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [16:16] = fangyuan28_C [44:44] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [16:16] = fangyuan28_R [43:43] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [16:16] = fangyuan28_X [43:43] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [16:16] = fangyuan28_C [43:43] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [16:16] = fangyuan28_R [42:42] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [16:16] = fangyuan28_X [42:42] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [16:16] = fangyuan28_C [42:42] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [16:16] = fangyuan28_R [41:41] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [16:16] = fangyuan28_X [41:41] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [16:16] = fangyuan28_C [41:41] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [16:16] = fangyuan28_R [40:40] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [16:16] = fangyuan28_X [40:40] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [16:16] = fangyuan28_C [40:40] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [16:16] = fangyuan28_R [39:39] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [16:16] = fangyuan28_X [39:39] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [16:16] = fangyuan28_C [39:39] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [16:16] = fangyuan28_R [38:38] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [16:16] = fangyuan28_X [38:38] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [16:16] = fangyuan28_C [38:38] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [16:16] = fangyuan28_R [37:37] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [16:16] = fangyuan28_X [37:37] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [16:16] = fangyuan28_C [37:37] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [16:16] = fangyuan28_R [36:36] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [16:16] = fangyuan28_X [36:36] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [16:16] = fangyuan28_C [36:36] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [16:16] = fangyuan28_R [35:35] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [16:16] = fangyuan28_X [35:35] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [16:16] = fangyuan28_C [35:35] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [16:16] = fangyuan28_R [34:34] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [16:16] = fangyuan28_X [34:34] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [16:16] = fangyuan28_C [34:34] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [16:16] = fangyuan28_R [33:33] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [16:16] = fangyuan28_X [33:33] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [16:16] = fangyuan28_C [33:33] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [16:16] = fangyuan28_R [32:32] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [16:16] = fangyuan28_X [32:32] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [16:16] = fangyuan28_C [32:32] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [16:16] = fangyuan28_R [31:31] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [16:16] = fangyuan28_X [31:31] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [16:16] = fangyuan28_C [31:31] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [16:16] = fangyuan28_R [30:30] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [16:16] = fangyuan28_X [30:30] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [16:16] = fangyuan28_C [30:30] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [16:16] = fangyuan28_R [29:29] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [16:16] = fangyuan28_X [29:29] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [16:16] = fangyuan28_C [29:29] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [16:16] = fangyuan28_R [28:28] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [16:16] = fangyuan28_X [28:28] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [16:16] = fangyuan28_C [28:28] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [16:16] = fangyuan28_R [27:27] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [16:16] = fangyuan28_X [27:27] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [16:16] = fangyuan28_C [27:27] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [16:16] = fangyuan28_R [26:26] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [16:16] = fangyuan28_X [26:26] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [16:16] = fangyuan28_C [26:26] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [16:16] = fangyuan28_R [25:25] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [16:16] = fangyuan28_X [25:25] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [16:16] = fangyuan28_C [25:25] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [16:16] = fangyuan28_R [24:24] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [16:16] = fangyuan28_X [24:24] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [16:16] = fangyuan28_C [24:24] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [16:16] = fangyuan28_R [23:23] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [16:16] = fangyuan28_X [23:23] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [16:16] = fangyuan28_C [23:23] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [16:16] = fangyuan28_R [22:22] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [16:16] = fangyuan28_X [22:22] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [16:16] = fangyuan28_C [22:22] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [16:16] = fangyuan28_R [21:21] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [16:16] = fangyuan28_X [21:21] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [16:16] = fangyuan28_C [21:21] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [16:16] = fangyuan28_R [20:20] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [16:16] = fangyuan28_X [20:20] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [16:16] = fangyuan28_C [20:20] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [16:16] = fangyuan28_R [19:19] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [16:16] = fangyuan28_X [19:19] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [16:16] = fangyuan28_C [19:19] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [16:16] = fangyuan28_R [18:18] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [16:16] = fangyuan28_X [18:18] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [16:16] = fangyuan28_C [18:18] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [16:16] = fangyuan28_R [17:17] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [16:16] = fangyuan28_X [17:17] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [16:16] = fangyuan28_C [17:17] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [0], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [1], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [2], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [3], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [4], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [5], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [6], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [7], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [8], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [9], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [10], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [11], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [12], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [13], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [14], IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R33 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X33 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C33 ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R33 = fangyuan28_R [16:0] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X33 = fangyuan28_X [16:0] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C33 = fangyuan28_C [16:0] ;

  assign _0224_ = fangyuan27 == fangyuan28;
  assign _0224__S = 0 ;
  logic [49:0] fangyuan27_C0 ;
  logic [49:0] fangyuan27_R0 ;
  logic [49:0] fangyuan27_X0 ;
  logic [49:0] fangyuan28_C0 ;
  logic [49:0] fangyuan28_R0 ;
  logic [49:0] fangyuan28_X0 ;
  assign _0224__T = (| fangyuan27_T ) | (|fangyuan28_T ) ;
  assign fangyuan27_C0 = { 50{ _0224__C }} ;
  assign fangyuan27_R0 = { 50{ _0224__R }} | ( { 50{ _0224__C }} & fangyuan28_T );
  assign fangyuan27_X0 = { 50{ _0224__X }} ;
  assign fangyuan28_C0 = { 50{ _0224__C }} ;
  assign fangyuan28_R0 = { 50{ _0224__R }} | ( { 50{ _0224__C }} & fangyuan27_T );
  assign fangyuan28_X0 = { 50{ _0224__X }} ;
 assign IntMulExt_26U_16U_42U_1_o_mul_nl = IntSubExt_25U_25U_26U_1_o_acc_itm_2 * cfg_mul_in_1_sva_3;
 assign IntMulExt_26U_16U_42U_1_o_mul_nl_S = 0 ;
 logic [25:0] IntSubExt_25U_25U_26U_1_o_acc_itm_2_C0 ;
 logic [25:0] IntSubExt_25U_25U_26U_1_o_acc_itm_2_R0 ;
 logic [25:0] IntSubExt_25U_25U_26U_1_o_acc_itm_2_X0 ;
 logic [15:0] cfg_mul_in_1_sva_3_C0 ;
 logic [15:0] cfg_mul_in_1_sva_3_R0 ;
 logic [15:0] cfg_mul_in_1_sva_3_X0 ;
 assign IntMulExt_26U_16U_42U_1_o_mul_nl_T = IntSubExt_25U_25U_26U_1_o_acc_itm_2_T | cfg_mul_in_1_sva_3_T ;
 assign IntSubExt_25U_25U_26U_1_o_acc_itm_2_C0 = IntMulExt_26U_16U_42U_1_o_mul_nl_C ;
 assign IntSubExt_25U_25U_26U_1_o_acc_itm_2_X0 = IntMulExt_26U_16U_42U_1_o_mul_nl_X ;
 assign cfg_mul_in_1_sva_3_C0 = IntMulExt_26U_16U_42U_1_o_mul_nl_C ;
 assign cfg_mul_in_1_sva_3_X0 = IntMulExt_26U_16U_42U_1_o_mul_nl_X ;
 assign IntSubExt_25U_25U_26U_1_o_acc_itm_2_R0 = IntMulExt_26U_16U_42U_1_o_mul_nl_R | ( IntMulExt_26U_16U_42U_1_o_mul_nl_C & cfg_mul_in_1_sva_3_T );
 assign cfg_mul_in_1_sva_3_R0 = IntMulExt_26U_16U_42U_1_o_mul_nl_R | ( IntMulExt_26U_16U_42U_1_o_mul_nl_C & IntSubExt_25U_25U_26U_1_o_acc_itm_2_T );
 assign _0225_ = IntSubExt_33U_32U_34U_o_acc_nl * cfg_mul_in_rsci_d;
 assign _0225__S = 0 ;
 logic [33:0] IntSubExt_33U_32U_34U_o_acc_nl_C0 ;
 logic [33:0] IntSubExt_33U_32U_34U_o_acc_nl_R0 ;
 logic [33:0] IntSubExt_33U_32U_34U_o_acc_nl_X0 ;
 logic [15:0] cfg_mul_in_rsci_d_C0 ;
 logic [15:0] cfg_mul_in_rsci_d_R0 ;
 logic [15:0] cfg_mul_in_rsci_d_X0 ;
 assign _0225__T = IntSubExt_33U_32U_34U_o_acc_nl_T | cfg_mul_in_rsci_d_T ;
 assign IntSubExt_33U_32U_34U_o_acc_nl_C0 = _0225__C ;
 assign IntSubExt_33U_32U_34U_o_acc_nl_X0 = _0225__X ;
 assign cfg_mul_in_rsci_d_C0 = _0225__C ;
 assign cfg_mul_in_rsci_d_X0 = _0225__X ;
 assign IntSubExt_33U_32U_34U_o_acc_nl_R0 = _0225__R | ( _0225__C & cfg_mul_in_rsci_d_T );
 assign cfg_mul_in_rsci_d_R0 = _0225__R | ( _0225__C & IntSubExt_33U_32U_34U_o_acc_nl_T );
 assign _0226_ = IntSubExt_25U_25U_26U_o_acc_itm_2 * cfg_mul_in_1_sva_3;
 assign _0226__S = 0 ;
 logic [25:0] IntSubExt_25U_25U_26U_o_acc_itm_2_C0 ;
 logic [25:0] IntSubExt_25U_25U_26U_o_acc_itm_2_R0 ;
 logic [25:0] IntSubExt_25U_25U_26U_o_acc_itm_2_X0 ;
 logic [15:0] cfg_mul_in_1_sva_3_C1 ;
 logic [15:0] cfg_mul_in_1_sva_3_R1 ;
 logic [15:0] cfg_mul_in_1_sva_3_X1 ;
 assign _0226__T = IntSubExt_25U_25U_26U_o_acc_itm_2_T | cfg_mul_in_1_sva_3_T ;
 assign IntSubExt_25U_25U_26U_o_acc_itm_2_C0 = _0226__C ;
 assign IntSubExt_25U_25U_26U_o_acc_itm_2_X0 = _0226__X ;
 assign cfg_mul_in_1_sva_3_C1 = _0226__C ;
 assign cfg_mul_in_1_sva_3_X1 = _0226__X ;
 assign IntSubExt_25U_25U_26U_o_acc_itm_2_R0 = _0226__R | ( _0226__C & cfg_mul_in_1_sva_3_T );
 assign cfg_mul_in_1_sva_3_R1 = _0226__R | ( _0226__C & IntSubExt_25U_25U_26U_o_acc_itm_2_T );
  assign or_27_cse = | io_read_cfg_precision_rsc_svs_st_4;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C6 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R6 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X6 ;
  assign or_27_cse_T = | io_read_cfg_precision_rsc_svs_st_4_T ;
  assign io_read_cfg_precision_rsc_svs_st_4_C6 = { 2{ or_27_cse_C }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_X6 = { 2{ or_27_cse_X }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R6 = { 2{ or_27_cse_R }} & io_read_cfg_precision_rsc_svs_st_4 ;
  assign or_27_cse_S = 0 ;
  assign or_16_cse = cfg_precision_rsci_d != 2'b10;
  assign or_16_cse_S = 0 ;
  logic [1:0] cfg_precision_rsci_d_C2 ;
  logic [1:0] cfg_precision_rsci_d_R2 ;
  logic [1:0] cfg_precision_rsci_d_X2 ;
  assign or_16_cse_T = | cfg_precision_rsci_d_T ;
  assign cfg_precision_rsci_d_C2 = { 2{ or_16_cse_C }} ;
  assign cfg_precision_rsci_d_R2 = { 2{ or_16_cse_R }} ;
  assign cfg_precision_rsci_d_X2 = { 2{ or_16_cse_X }} ;
  assign or_28_cse = | io_read_cfg_precision_rsc_svs_st_5;
  assign { io_read_cfg_precision_rsc_svs_st_5_R1 [0] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_5_X1 [0] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_5_C1 [0] } = 0;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_C2 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_R2 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_X2 ;
  assign or_28_cse_T = | io_read_cfg_precision_rsc_svs_st_5_T ;
  assign io_read_cfg_precision_rsc_svs_st_5_C2 = { 2{ or_28_cse_C }} ;
  assign io_read_cfg_precision_rsc_svs_st_5_X2 = { 2{ or_28_cse_X }} ;
  assign io_read_cfg_precision_rsc_svs_st_5_R2 = { 2{ or_28_cse_R }} & io_read_cfg_precision_rsc_svs_st_5 ;
  assign or_28_cse_S = 0 ;
  assign or_64_cse = | cfg_precision_rsci_d;
  logic [1:0] cfg_precision_rsci_d_C3 ;
  logic [1:0] cfg_precision_rsci_d_R3 ;
  logic [1:0] cfg_precision_rsci_d_X3 ;
  assign or_64_cse_T = | cfg_precision_rsci_d_T ;
  assign cfg_precision_rsci_d_C3 = { 2{ or_64_cse_C }} ;
  assign cfg_precision_rsci_d_X3 = { 2{ or_64_cse_X }} ;
  assign cfg_precision_rsci_d_R3 = { 2{ or_64_cse_R }} & cfg_precision_rsci_d ;
  assign or_64_cse_S = 0 ;
  assign or_dcpl_10 = | io_read_cfg_precision_rsc_svs_st_6;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_6_C0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_6_R0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_6_X0 ;
  assign or_dcpl_10_T = | io_read_cfg_precision_rsc_svs_st_6_T ;
  assign io_read_cfg_precision_rsc_svs_st_6_C0 = { 2{ or_dcpl_10_C }} ;
  assign io_read_cfg_precision_rsc_svs_st_6_X0 = { 2{ or_dcpl_10_X }} ;
  assign io_read_cfg_precision_rsc_svs_st_6_R0 = { 2{ or_dcpl_10_R }} & io_read_cfg_precision_rsc_svs_st_6 ;
  assign or_dcpl_10_S = 0 ;
  assign _0227_ = io_read_cfg_precision_rsc_svs_st_4 != 2'b10;
  assign _0227__S = 0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C7 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R7 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X7 ;
  assign _0227__T = | io_read_cfg_precision_rsc_svs_st_4_T ;
  assign io_read_cfg_precision_rsc_svs_st_4_C7 = { 2{ _0227__C }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R7 = { 2{ _0227__R }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_X7 = { 2{ _0227__X }} ;
  assign _0228_ = io_read_cfg_precision_rsc_svs_st_5 != 2'b10;
  assign _0228__S = 0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_C3 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_R3 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_X3 ;
  assign _0228__T = | io_read_cfg_precision_rsc_svs_st_5_T ;
  assign io_read_cfg_precision_rsc_svs_st_5_C3 = { 2{ _0228__C }} ;
  assign io_read_cfg_precision_rsc_svs_st_5_R3 = { 2{ _0228__R }} ;
  assign io_read_cfg_precision_rsc_svs_st_5_X3 = { 2{ _0228__X }} ;
  logic [49:0] fangyuan29;
  logic [49:0] fangyuan29_T ;
  logic [49:0] fangyuan29_R ;
  logic [49:0] fangyuan29_C ;
  logic [49:0] fangyuan29_X ;
  assign fangyuan29 = { IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0, IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0 };
  assign fangyuan29_T = {  IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_T , IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_T  };
  logic [13:0] fangyuan29_S ;
  assign fangyuan29_S = 0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C0 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R0 = fangyuan29_R [49:49] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X0 = fangyuan29_X [49:49] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C0 = fangyuan29_C [49:49] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C1 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R1 = fangyuan29_R [48:48] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X1 = fangyuan29_X [48:48] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C1 = fangyuan29_C [48:48] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C2 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R2 = fangyuan29_R [47:47] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X2 = fangyuan29_X [47:47] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C2 = fangyuan29_C [47:47] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C3 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R3 = fangyuan29_R [46:46] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X3 = fangyuan29_X [46:46] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C3 = fangyuan29_C [46:46] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R4 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X4 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C4 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R4 = fangyuan29_R [45:45] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X4 = fangyuan29_X [45:45] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C4 = fangyuan29_C [45:45] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R5 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X5 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C5 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R5 = fangyuan29_R [44:44] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X5 = fangyuan29_X [44:44] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C5 = fangyuan29_C [44:44] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R6 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X6 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C6 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R6 = fangyuan29_R [43:43] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X6 = fangyuan29_X [43:43] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C6 = fangyuan29_C [43:43] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R7 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X7 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C7 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R7 = fangyuan29_R [42:42] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X7 = fangyuan29_X [42:42] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C7 = fangyuan29_C [42:42] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R8 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X8 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C8 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R8 = fangyuan29_R [41:41] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X8 = fangyuan29_X [41:41] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C8 = fangyuan29_C [41:41] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R9 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X9 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C9 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R9 = fangyuan29_R [40:40] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X9 = fangyuan29_X [40:40] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C9 = fangyuan29_C [40:40] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R10 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X10 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C10 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R10 = fangyuan29_R [39:39] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X10 = fangyuan29_X [39:39] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C10 = fangyuan29_C [39:39] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R11 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X11 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C11 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R11 = fangyuan29_R [38:38] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X11 = fangyuan29_X [38:38] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C11 = fangyuan29_C [38:38] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R12 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X12 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C12 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R12 = fangyuan29_R [37:37] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X12 = fangyuan29_X [37:37] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C12 = fangyuan29_C [37:37] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R13 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X13 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C13 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R13 = fangyuan29_R [36:36] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X13 = fangyuan29_X [36:36] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C13 = fangyuan29_C [36:36] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R14 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X14 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C14 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R14 = fangyuan29_R [35:35] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X14 = fangyuan29_X [35:35] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C14 = fangyuan29_C [35:35] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R15 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X15 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C15 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R15 = fangyuan29_R [34:34] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X15 = fangyuan29_X [34:34] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C15 = fangyuan29_C [34:34] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R16 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X16 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C16 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R16 = fangyuan29_R [33:33] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X16 = fangyuan29_X [33:33] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C16 = fangyuan29_C [33:33] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R17 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X17 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C17 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R17 = fangyuan29_R [32:32] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X17 = fangyuan29_X [32:32] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C17 = fangyuan29_C [32:32] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R18 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X18 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C18 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R18 = fangyuan29_R [31:31] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X18 = fangyuan29_X [31:31] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C18 = fangyuan29_C [31:31] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R19 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X19 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C19 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R19 = fangyuan29_R [30:30] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X19 = fangyuan29_X [30:30] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C19 = fangyuan29_C [30:30] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R20 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X20 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C20 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R20 = fangyuan29_R [29:29] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X20 = fangyuan29_X [29:29] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C20 = fangyuan29_C [29:29] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R21 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X21 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C21 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R21 = fangyuan29_R [28:28] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X21 = fangyuan29_X [28:28] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C21 = fangyuan29_C [28:28] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R22 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X22 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C22 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R22 = fangyuan29_R [27:27] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X22 = fangyuan29_X [27:27] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C22 = fangyuan29_C [27:27] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R23 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X23 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C23 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R23 = fangyuan29_R [26:26] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X23 = fangyuan29_X [26:26] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C23 = fangyuan29_C [26:26] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R24 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X24 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C24 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R24 = fangyuan29_R [25:25] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X24 = fangyuan29_X [25:25] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C24 = fangyuan29_C [25:25] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R25 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X25 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C25 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R25 = fangyuan29_R [24:24] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X25 = fangyuan29_X [24:24] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C25 = fangyuan29_C [24:24] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R26 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X26 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C26 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R26 = fangyuan29_R [23:23] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X26 = fangyuan29_X [23:23] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C26 = fangyuan29_C [23:23] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R27 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X27 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C27 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R27 = fangyuan29_R [22:22] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X27 = fangyuan29_X [22:22] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C27 = fangyuan29_C [22:22] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R28 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X28 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C28 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R28 = fangyuan29_R [21:21] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X28 = fangyuan29_X [21:21] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C28 = fangyuan29_C [21:21] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R29 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X29 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C29 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R29 = fangyuan29_R [20:20] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X29 = fangyuan29_X [20:20] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C29 = fangyuan29_C [20:20] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R30 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X30 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C30 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R30 = fangyuan29_R [19:19] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X30 = fangyuan29_X [19:19] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C30 = fangyuan29_C [19:19] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R31 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X31 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C31 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R31 = fangyuan29_R [18:18] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X31 = fangyuan29_X [18:18] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C31 = fangyuan29_C [18:18] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R32 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X32 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C32 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R32 = fangyuan29_R [17:17] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X32 = fangyuan29_X [17:17] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C32 = fangyuan29_C [17:17] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R33 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X33 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C33 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R33 = fangyuan29_R [16:16] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X33 = fangyuan29_X [16:16] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C33 = fangyuan29_C [16:16] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R34 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X34 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C34 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R34 = fangyuan29_R [15:15] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X34 = fangyuan29_X [15:15] ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C34 = fangyuan29_C [15:15] ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_R0 ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_X0 ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_C0 ;
  assign IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_R0 = fangyuan29_R [14:1] ;
  assign IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_X0 = fangyuan29_X [14:1] ;
  assign IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_C0 = fangyuan29_C [14:1] ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_R0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_X0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_C0 ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_R0 = fangyuan29_R [0:0] ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_X0 = fangyuan29_X [0:0] ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_C0 = fangyuan29_C [0:0] ;

  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp = IntShiftRightSat_50U_6U_16U_i_sva_mx0w0 != fangyuan29;
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_S = 0 ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_C0 ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_R0 ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_X0 ;
  logic [49:0] fangyuan29_C0 ;
  logic [49:0] fangyuan29_R0 ;
  logic [49:0] fangyuan29_X0 ;
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_T = (| IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_T ) | (|fangyuan29_T ) ;
  assign IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_C0 = { 50{ IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C }} ;
  assign IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_R0 = { 50{ IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R }} | ( { 50{ IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C }} & fangyuan29_T );
  assign IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_X0 = { 50{ IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X }} ;
  assign fangyuan29_C0 = { 50{ IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C }} ;
  assign fangyuan29_R0 = { 50{ IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R }} | ( { 50{ IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C }} & IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_T );
  assign fangyuan29_X0 = { 50{ IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X }} ;
  assign _0229_ = | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[41:7];
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R0 [0], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R0 [1], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R0 [2], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R0 [3], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R0 [4], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R0 [5], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R0 [6] } = 0;
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X0 [0], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X0 [1], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X0 [2], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X0 [3], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X0 [4], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X0 [5], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X0 [6] } = 0;
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C0 [0], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C0 [1], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C0 [2], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C0 [3], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C0 [4], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C0 [5], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C0 [6] } = 0;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C1 ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R1 ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X1 ;
  assign _0229__T = | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [41:7] ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C1 [41:7] = { 35{ _0229__C }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X1 [41:7] = { 35{ _0229__X }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R1 [41:7] = { 35{ _0229__R }} & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[41:7] ;
  assign _0229__S = 0 ;
  assign _0230_ = | IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[41:7];
  assign { IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R0 [0], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R0 [1], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R0 [2], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R0 [3], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R0 [4], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R0 [5], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R0 [6] } = 0;
  assign { IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X0 [0], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X0 [1], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X0 [2], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X0 [3], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X0 [4], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X0 [5], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X0 [6] } = 0;
  assign { IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C0 [0], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C0 [1], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C0 [2], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C0 [3], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C0 [4], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C0 [5], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C0 [6] } = 0;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C1 ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R1 ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X1 ;
  assign _0230__T = | IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [41:7] ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C1 [41:7] = { 35{ _0230__C }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X1 [41:7] = { 35{ _0230__X }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R1 [41:7] = { 35{ _0230__R }} & IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[41:7] ;
  assign _0230__S = 0 ;
  assign _0231_ = | IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[49:15];
  assign { IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [0], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [1], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [2], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [3], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [4], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [5], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [6], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [7], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [8], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [9], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [10], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [11], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [12], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [13], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 [14] } = 0;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [0], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [1], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [2], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [3], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [4], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [5], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [6], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [7], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [8], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [9], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [10], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [11], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [12], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [13], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 [14] } = 0;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [0], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [1], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [2], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [3], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [4], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [5], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [6], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [7], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [8], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [9], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [10], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [11], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [12], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [13], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 [14] } = 0;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 ;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 ;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 ;
  assign _0231__T = | IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T [49:15] ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [49:15] = { 35{ _0231__C }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [49:15] = { 35{ _0231__X }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [49:15] = { 35{ _0231__R }} & IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[49:15] ;
  assign _0231__S = 0 ;
  assign _0232_ = | FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_C0 ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_R0 ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_X0 ;
  assign _0232__T = | FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_T ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_C0 = { 10{ _0232__C }} ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_X0 = { 10{ _0232__X }} ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_R0 = { 10{ _0232__R }} & FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva ;
  assign _0232__S = 0 ;
  assign _0233_ = | FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_C0 ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_R0 ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_X0 ;
  assign _0233__T = | FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_T ;
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_C0 = { 10{ _0233__C }} ;
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_X0 = { 10{ _0233__X }} ;
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_R0 = { 10{ _0233__R }} & FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2 ;
  assign _0233__S = 0 ;
  assign _0234_ = | FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_C0 ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_R0 ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_X0 ;
  assign _0234__T = | FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_T ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_C0 = { 10{ _0234__C }} ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_X0 = { 10{ _0234__X }} ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_R0 = { 10{ _0234__R }} & FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva ;
  assign _0234__S = 0 ;
  assign _0235_ = | chn_data_in_rsci_d_mxwt[9:0];
  assign _0235__T = | chn_data_in_rsci_d_mxwt_T [9:0] ;
  assign chn_data_in_rsci_d_mxwt_C2 [9:0] = { 10{ _0235__C }} ;
  assign chn_data_in_rsci_d_mxwt_X2 [9:0] = { 10{ _0235__X }} ;
  assign chn_data_in_rsci_d_mxwt_R2 [9:0] = { 10{ _0235__R }} & chn_data_in_rsci_d_mxwt[9:0] ;
  assign _0235__S = 0 ;
  logic [49:0] fangyuan30;
  logic [49:0] fangyuan30_T ;
  logic [49:0] fangyuan30_R ;
  logic [49:0] fangyuan30_C ;
  logic [49:0] fangyuan30_X ;
  assign fangyuan30 = { reg_IntShiftRightSat_50U_6U_16U_i_itm, reg_IntShiftRightSat_50U_6U_16U_i_1_itm };
  assign fangyuan30_T = {  reg_IntShiftRightSat_50U_6U_16U_i_itm_T , reg_IntShiftRightSat_50U_6U_16U_i_1_itm_T  };
  logic [13:0] fangyuan30_S ;
  assign fangyuan30_S = 0 ;
  logic [7:0] reg_IntShiftRightSat_50U_6U_16U_i_itm_R1 ;
  logic [7:0] reg_IntShiftRightSat_50U_6U_16U_i_itm_X1 ;
  logic [7:0] reg_IntShiftRightSat_50U_6U_16U_i_itm_C1 ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_itm_R1 = fangyuan30_R [49:42] ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_itm_X1 = fangyuan30_X [49:42] ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_itm_C1 = fangyuan30_C [49:42] ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R1 ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X1 ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C1 ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R1 = fangyuan30_R [41:0] ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X1 = fangyuan30_X [41:0] ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C1 = fangyuan30_C [41:0] ;
  logic [49:0] fangyuan31;
  logic [49:0] fangyuan31_T ;
  logic [49:0] fangyuan31_R ;
  logic [49:0] fangyuan31_C ;
  logic [49:0] fangyuan31_X ;
  assign fangyuan31 = { IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl[16], IntShiftRightSat_50U_6U_16U_oif_acc_nl };
  assign fangyuan31_T = {  IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16] , IntShiftRightSat_50U_6U_16U_oif_acc_nl_T  };
  logic [13:0] fangyuan31_S ;
  assign fangyuan31_S = 0 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [16:16] = fangyuan31_R [49:49] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [16:16] = fangyuan31_X [49:49] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [16:16] = fangyuan31_C [49:49] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [16:16] = fangyuan31_R [48:48] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [16:16] = fangyuan31_X [48:48] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [16:16] = fangyuan31_C [48:48] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [16:16] = fangyuan31_R [47:47] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [16:16] = fangyuan31_X [47:47] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [16:16] = fangyuan31_C [47:47] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [16:16] = fangyuan31_R [46:46] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [16:16] = fangyuan31_X [46:46] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [16:16] = fangyuan31_C [46:46] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [16:16] = fangyuan31_R [45:45] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [16:16] = fangyuan31_X [45:45] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [16:16] = fangyuan31_C [45:45] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [16:16] = fangyuan31_R [44:44] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [16:16] = fangyuan31_X [44:44] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [16:16] = fangyuan31_C [44:44] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [16:16] = fangyuan31_R [43:43] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [16:16] = fangyuan31_X [43:43] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [16:16] = fangyuan31_C [43:43] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [16:16] = fangyuan31_R [42:42] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [16:16] = fangyuan31_X [42:42] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [16:16] = fangyuan31_C [42:42] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [16:16] = fangyuan31_R [41:41] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [16:16] = fangyuan31_X [41:41] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [16:16] = fangyuan31_C [41:41] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [16:16] = fangyuan31_R [40:40] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [16:16] = fangyuan31_X [40:40] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [16:16] = fangyuan31_C [40:40] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [16:16] = fangyuan31_R [39:39] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [16:16] = fangyuan31_X [39:39] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [16:16] = fangyuan31_C [39:39] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [16:16] = fangyuan31_R [38:38] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [16:16] = fangyuan31_X [38:38] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [16:16] = fangyuan31_C [38:38] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [16:16] = fangyuan31_R [37:37] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [16:16] = fangyuan31_X [37:37] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [16:16] = fangyuan31_C [37:37] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [16:16] = fangyuan31_R [36:36] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [16:16] = fangyuan31_X [36:36] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [16:16] = fangyuan31_C [36:36] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [16:16] = fangyuan31_R [35:35] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [16:16] = fangyuan31_X [35:35] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [16:16] = fangyuan31_C [35:35] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [16:16] = fangyuan31_R [34:34] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [16:16] = fangyuan31_X [34:34] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [16:16] = fangyuan31_C [34:34] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [16:16] = fangyuan31_R [33:33] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [16:16] = fangyuan31_X [33:33] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [16:16] = fangyuan31_C [33:33] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [16:16] = fangyuan31_R [32:32] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [16:16] = fangyuan31_X [32:32] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [16:16] = fangyuan31_C [32:32] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [16:16] = fangyuan31_R [31:31] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [16:16] = fangyuan31_X [31:31] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [16:16] = fangyuan31_C [31:31] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [16:16] = fangyuan31_R [30:30] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [16:16] = fangyuan31_X [30:30] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [16:16] = fangyuan31_C [30:30] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [16:16] = fangyuan31_R [29:29] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [16:16] = fangyuan31_X [29:29] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [16:16] = fangyuan31_C [29:29] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [16:16] = fangyuan31_R [28:28] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [16:16] = fangyuan31_X [28:28] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [16:16] = fangyuan31_C [28:28] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [16:16] = fangyuan31_R [27:27] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [16:16] = fangyuan31_X [27:27] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [16:16] = fangyuan31_C [27:27] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [16:16] = fangyuan31_R [26:26] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [16:16] = fangyuan31_X [26:26] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [16:16] = fangyuan31_C [26:26] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [16:16] = fangyuan31_R [25:25] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [16:16] = fangyuan31_X [25:25] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [16:16] = fangyuan31_C [25:25] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [16:16] = fangyuan31_R [24:24] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [16:16] = fangyuan31_X [24:24] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [16:16] = fangyuan31_C [24:24] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [16:16] = fangyuan31_R [23:23] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [16:16] = fangyuan31_X [23:23] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [16:16] = fangyuan31_C [23:23] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [16:16] = fangyuan31_R [22:22] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [16:16] = fangyuan31_X [22:22] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [16:16] = fangyuan31_C [22:22] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [16:16] = fangyuan31_R [21:21] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [16:16] = fangyuan31_X [21:21] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [16:16] = fangyuan31_C [21:21] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [16:16] = fangyuan31_R [20:20] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [16:16] = fangyuan31_X [20:20] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [16:16] = fangyuan31_C [20:20] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [16:16] = fangyuan31_R [19:19] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [16:16] = fangyuan31_X [19:19] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [16:16] = fangyuan31_C [19:19] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [16:16] = fangyuan31_R [18:18] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [16:16] = fangyuan31_X [18:18] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [16:16] = fangyuan31_C [18:18] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [16:16] = fangyuan31_R [17:17] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [16:16] = fangyuan31_X [17:17] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [16:16] = fangyuan31_C [17:17] ;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 [15] } = 0;
  assign { IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [0], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [1], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [2], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [3], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [4], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [5], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [6], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [7], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [8], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [9], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [10], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [11], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [12], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [13], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [14], IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 [15] } = 0;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R33 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X33 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C33 ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R33 = fangyuan31_R [16:0] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X33 = fangyuan31_X [16:0] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C33 = fangyuan31_C [16:0] ;

  assign _0236_ = fangyuan30 != fangyuan31;
  assign _0236__S = 0 ;
  logic [49:0] fangyuan30_C0 ;
  logic [49:0] fangyuan30_R0 ;
  logic [49:0] fangyuan30_X0 ;
  logic [49:0] fangyuan31_C0 ;
  logic [49:0] fangyuan31_R0 ;
  logic [49:0] fangyuan31_X0 ;
  assign _0236__T = (| fangyuan30_T ) | (|fangyuan31_T ) ;
  assign fangyuan30_C0 = { 50{ _0236__C }} ;
  assign fangyuan30_R0 = { 50{ _0236__R }} | ( { 50{ _0236__C }} & fangyuan31_T );
  assign fangyuan30_X0 = { 50{ _0236__X }} ;
  assign fangyuan31_C0 = { 50{ _0236__C }} ;
  assign fangyuan31_R0 = { 50{ _0236__R }} | ( { 50{ _0236__C }} & fangyuan30_T );
  assign fangyuan31_X0 = { 50{ _0236__X }} ;
  assign _0237_ = io_read_cfg_precision_rsc_svs_st_6 != 2'b10;
  assign _0237__S = 0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_6_C1 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_6_R1 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_6_X1 ;
  assign _0237__T = | io_read_cfg_precision_rsc_svs_st_6_T ;
  assign io_read_cfg_precision_rsc_svs_st_6_C1 = { 2{ _0237__C }} ;
  assign io_read_cfg_precision_rsc_svs_st_6_R1 = { 2{ _0237__R }} ;
  assign io_read_cfg_precision_rsc_svs_st_6_X1 = { 2{ _0237__X }} ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] = ~ i_data_sva_1_16_0_1[10];
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_T [0] = i_data_sva_1_16_0_1_T [10] ;
  assign i_data_sva_1_16_0_1_C1 [10] = nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C [0] ;
  assign i_data_sva_1_16_0_1_R1 [10] = nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R [0] ;
  assign i_data_sva_1_16_0_1_X1 [10] = nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X [0] ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_S = 0 ;
  assign _0238_ = ~ main_stage_v_3;
  logic [0:0] main_stage_v_3_C5 ;
  logic [0:0] main_stage_v_3_R5 ;
  logic [0:0] main_stage_v_3_X5 ;
  assign _0238__T = main_stage_v_3_T ;
  assign main_stage_v_3_C5 = _0238__C ;
  assign main_stage_v_3_R5 = _0238__R ;
  assign main_stage_v_3_X5 = _0238__X ;
  assign _0238__S = 0 ;
  assign _0239_ = ~ _0316_;
  logic [0:0] _0316__C0 ;
  logic [0:0] _0316__R0 ;
  logic [0:0] _0316__X0 ;
  assign _0239__T = _0316__T ;
  assign _0316__C0 = _0239__C ;
  assign _0316__R0 = _0239__R ;
  assign _0316__X0 = _0239__X ;
  assign _0239__S = 0 ;
  assign _0240_ = ~ reg_chn_data_out_rsci_ld_core_psct_cse;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_C6 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_R6 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_X6 ;
  assign _0240__T = reg_chn_data_out_rsci_ld_core_psct_cse_T ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_C6 = _0240__C ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_R6 = _0240__R ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_X6 = _0240__X ;
  assign _0240__S = 0 ;
  assign nor_82_cse = ~ or_27_cse;
  logic [0:0] or_27_cse_C0 ;
  logic [0:0] or_27_cse_R0 ;
  logic [0:0] or_27_cse_X0 ;
  assign nor_82_cse_T = or_27_cse_T ;
  assign or_27_cse_C0 = nor_82_cse_C ;
  assign or_27_cse_R0 = nor_82_cse_R ;
  assign or_27_cse_X0 = nor_82_cse_X ;
  assign nor_82_cse_S = 0 ;
  assign _0241_ = ~ io_read_cfg_precision_rsc_svs_st_4[0];
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C8 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R8 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X8 ;
  assign _0241__T = io_read_cfg_precision_rsc_svs_st_4_T [0] ;
  assign io_read_cfg_precision_rsc_svs_st_4_C8 [0] = _0241__C ;
  assign io_read_cfg_precision_rsc_svs_st_4_R8 [0] = _0241__R ;
  assign io_read_cfg_precision_rsc_svs_st_4_X8 [0] = _0241__X ;
  assign _0241__S = 0 ;
  assign nor_10_cse = ~ or_2_cse;
  logic [0:0] or_2_cse_C28 ;
  logic [0:0] or_2_cse_R28 ;
  logic [0:0] or_2_cse_X28 ;
  assign nor_10_cse_T = or_2_cse_T ;
  assign or_2_cse_C28 = nor_10_cse_C ;
  assign or_2_cse_R28 = nor_10_cse_R ;
  assign or_2_cse_X28 = nor_10_cse_X ;
  assign nor_10_cse_S = 0 ;
  assign _0242_ = ~ io_read_cfg_precision_rsc_svs_st_5[0];
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_C4 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_R4 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_X4 ;
  assign _0242__T = io_read_cfg_precision_rsc_svs_st_5_T [0] ;
  assign io_read_cfg_precision_rsc_svs_st_5_C4 [0] = _0242__C ;
  assign io_read_cfg_precision_rsc_svs_st_5_R4 [0] = _0242__R ;
  assign io_read_cfg_precision_rsc_svs_st_5_X4 [0] = _0242__X ;
  assign _0242__S = 0 ;
  assign nor_43_nl = ~ _0319_;
  logic [0:0] _0319__C0 ;
  logic [0:0] _0319__R0 ;
  logic [0:0] _0319__X0 ;
  assign nor_43_nl_T = _0319__T ;
  assign _0319__C0 = nor_43_nl_C ;
  assign _0319__R0 = nor_43_nl_R ;
  assign _0319__X0 = nor_43_nl_X ;
  assign nor_43_nl_S = 0 ;
  assign _0243_ = ~ and_dcpl_22;
  logic [0:0] and_dcpl_22_C0 ;
  logic [0:0] and_dcpl_22_R0 ;
  logic [0:0] and_dcpl_22_X0 ;
  assign _0243__T = and_dcpl_22_T ;
  assign and_dcpl_22_C0 = _0243__C ;
  assign and_dcpl_22_R0 = _0243__R ;
  assign and_dcpl_22_X0 = _0243__X ;
  assign _0243__S = 0 ;
  assign nor_95_nl = ~ _0320_;
  logic [0:0] _0320__C0 ;
  logic [0:0] _0320__R0 ;
  logic [0:0] _0320__X0 ;
  assign nor_95_nl_T = _0320__T ;
  assign _0320__C0 = nor_95_nl_C ;
  assign _0320__R0 = nor_95_nl_R ;
  assign _0320__X0 = nor_95_nl_X ;
  assign nor_95_nl_S = 0 ;
  assign _0244_ = ~ _0101_;
  logic [0:0] _0101__C0 ;
  logic [0:0] _0101__R0 ;
  logic [0:0] _0101__X0 ;
  assign _0244__T = _0101__T ;
  assign _0101__C0 = _0244__C ;
  assign _0101__R0 = _0244__R ;
  assign _0101__X0 = _0244__X ;
  assign _0244__S = 0 ;
  assign nor_73_nl = ~ _0321_;
  logic [0:0] _0321__C0 ;
  logic [0:0] _0321__R0 ;
  logic [0:0] _0321__X0 ;
  assign nor_73_nl_T = _0321__T ;
  assign _0321__C0 = nor_73_nl_C ;
  assign _0321__R0 = nor_73_nl_R ;
  assign _0321__X0 = nor_73_nl_X ;
  assign nor_73_nl_S = 0 ;
  assign nor_60_nl = ~ _0323_;
  logic [0:0] _0323__C0 ;
  logic [0:0] _0323__R0 ;
  logic [0:0] _0323__X0 ;
  assign nor_60_nl_T = _0323__T ;
  assign _0323__C0 = nor_60_nl_C ;
  assign _0323__R0 = nor_60_nl_R ;
  assign _0323__X0 = nor_60_nl_X ;
  assign nor_60_nl_S = 0 ;
  assign _0245_ = ~ mux_tmp_41;
  logic [0:0] mux_tmp_41_C0 ;
  logic [0:0] mux_tmp_41_R0 ;
  logic [0:0] mux_tmp_41_X0 ;
  assign _0245__T = mux_tmp_41_T ;
  assign mux_tmp_41_C0 = _0245__C ;
  assign mux_tmp_41_R0 = _0245__R ;
  assign mux_tmp_41_X0 = _0245__X ;
  assign _0245__S = 0 ;
  assign nor_61_nl = ~ _0324_;
  logic [0:0] _0324__C0 ;
  logic [0:0] _0324__R0 ;
  logic [0:0] _0324__X0 ;
  assign nor_61_nl_T = _0324__T ;
  assign _0324__C0 = nor_61_nl_C ;
  assign _0324__R0 = nor_61_nl_R ;
  assign _0324__X0 = nor_61_nl_X ;
  assign nor_61_nl_S = 0 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl = ~ _0006_;
  logic [5:0] _0006__C0 ;
  logic [5:0] _0006__R0 ;
  logic [5:0] _0006__X0 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_T = _0006__T ;
  assign _0006__C0 = IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_C ;
  assign _0006__R0 = IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_R ;
  assign _0006__X0 = IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_S = 0 ;
  assign nor_77_cse = ~ or_28_cse;
  logic [0:0] or_28_cse_C1 ;
  logic [0:0] or_28_cse_R1 ;
  logic [0:0] or_28_cse_X1 ;
  assign nor_77_cse_T = or_28_cse_T ;
  assign or_28_cse_C1 = nor_77_cse_C ;
  assign or_28_cse_R1 = nor_77_cse_R ;
  assign or_28_cse_X1 = nor_77_cse_X ;
  assign nor_77_cse_S = 0 ;
  assign _0246_ = ~ IsNaN_6U_10U_land_lpi_1_dfm_4;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_C0 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_R0 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_X0 ;
  assign _0246__T = IsNaN_6U_10U_land_lpi_1_dfm_4_T ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_C0 = _0246__C ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_R0 = _0246__R ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_X0 = _0246__X ;
  assign _0246__S = 0 ;
  assign _0247_ = ~ mux_66_nl;
  logic [0:0] mux_66_nl_C0 ;
  logic [0:0] mux_66_nl_R0 ;
  logic [0:0] mux_66_nl_X0 ;
  assign _0247__T = mux_66_nl_T ;
  assign mux_66_nl_C0 = _0247__C ;
  assign mux_66_nl_R0 = _0247__R ;
  assign mux_66_nl_X0 = _0247__X ;
  assign _0247__S = 0 ;
  assign _0248_ = ~ main_stage_v_1;
  logic [0:0] main_stage_v_1_C8 ;
  logic [0:0] main_stage_v_1_R8 ;
  logic [0:0] main_stage_v_1_X8 ;
  assign _0248__T = main_stage_v_1_T ;
  assign main_stage_v_1_C8 = _0248__C ;
  assign main_stage_v_1_R8 = _0248__R ;
  assign main_stage_v_1_X8 = _0248__X ;
  assign _0248__S = 0 ;
  assign _0249_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X2 ;
  assign _0249__T = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C2 = _0249__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R2 = _0249__R ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X2 = _0249__X ;
  assign _0249__S = 0 ;
  assign _0250_ = ~ _0330_;
  logic [0:0] _0330__C0 ;
  logic [0:0] _0330__R0 ;
  logic [0:0] _0330__X0 ;
  assign _0250__T = _0330__T ;
  assign _0330__C0 = _0250__C ;
  assign _0330__R0 = _0250__R ;
  assign _0330__X0 = _0250__X ;
  assign _0250__S = 0 ;
  assign _0251_ = ~ main_stage_v_2;
  logic [0:0] main_stage_v_2_C12 ;
  logic [0:0] main_stage_v_2_R12 ;
  logic [0:0] main_stage_v_2_X12 ;
  assign _0251__T = main_stage_v_2_T ;
  assign main_stage_v_2_C12 = _0251__C ;
  assign main_stage_v_2_R12 = _0251__R ;
  assign main_stage_v_2_X12 = _0251__X ;
  assign _0251__S = 0 ;
  assign _0252_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X4 ;
  assign _0252__T = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C4 = _0252__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R4 = _0252__R ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X4 = _0252__X ;
  assign _0252__S = 0 ;
  assign _0253_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X0 ;
  assign _0253__T = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C0 = _0253__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R0 = _0253__R ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X0 = _0253__X ;
  assign _0253__S = 0 ;
  assign nor_49_nl = ~ _0339_;
  logic [0:0] _0339__C0 ;
  logic [0:0] _0339__R0 ;
  logic [0:0] _0339__X0 ;
  assign nor_49_nl_T = _0339__T ;
  assign _0339__C0 = nor_49_nl_C ;
  assign _0339__R0 = nor_49_nl_R ;
  assign _0339__X0 = nor_49_nl_X ;
  assign nor_49_nl_S = 0 ;
  assign nor_46_nl = ~ _0341_;
  logic [0:0] _0341__C0 ;
  logic [0:0] _0341__R0 ;
  logic [0:0] _0341__X0 ;
  assign nor_46_nl_T = _0341__T ;
  assign _0341__C0 = nor_46_nl_C ;
  assign _0341__R0 = nor_46_nl_R ;
  assign _0341__X0 = nor_46_nl_X ;
  assign nor_46_nl_S = 0 ;
  assign _0254_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6];
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R1 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R1 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R1 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R1 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R1 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R1 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X1 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X1 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X1 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X1 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X1 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X1 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C1 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C1 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C1 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C1 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C1 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C1 [5] } = 0;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C2 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R2 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X2 ;
  assign _0254__T = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_T [6] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C2 [6] = _0254__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R2 [6] = _0254__R ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X2 [6] = _0254__X ;
  assign _0254__S = 0 ;
  assign _0255_ = ~ mux_76_nl;
  logic [0:0] mux_76_nl_C0 ;
  logic [0:0] mux_76_nl_R0 ;
  logic [0:0] mux_76_nl_X0 ;
  assign _0255__T = mux_76_nl_T ;
  assign mux_76_nl_C0 = _0255__C ;
  assign mux_76_nl_R0 = _0255__R ;
  assign mux_76_nl_X0 = _0255__X ;
  assign _0255__S = 0 ;
  assign _0256_ = ~ main_stage_en_1;
  logic [0:0] main_stage_en_1_C2 ;
  logic [0:0] main_stage_en_1_R2 ;
  logic [0:0] main_stage_en_1_X2 ;
  assign _0256__T = main_stage_en_1_T ;
  assign main_stage_en_1_C2 = _0256__C ;
  assign main_stage_en_1_R2 = _0256__R ;
  assign main_stage_en_1_X2 = _0256__X ;
  assign _0256__S = 0 ;
  assign nor_44_nl = ~ _0343_;
  logic [0:0] _0343__C0 ;
  logic [0:0] _0343__R0 ;
  logic [0:0] _0343__X0 ;
  assign nor_44_nl_T = _0343__T ;
  assign _0343__C0 = nor_44_nl_C ;
  assign _0343__R0 = nor_44_nl_R ;
  assign _0343__X0 = nor_44_nl_X ;
  assign nor_44_nl_S = 0 ;
  assign _0257_ = ~ chn_data_in_rsci_d_mxwt[15:10];
  assign { chn_data_in_rsci_d_mxwt_R2 [49:16] } = 0;
  assign { chn_data_in_rsci_d_mxwt_X2 [49:16] } = 0;
  assign { chn_data_in_rsci_d_mxwt_C2 [49:16] } = 0;
  logic [49:0] chn_data_in_rsci_d_mxwt_C3 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_R3 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_X3 ;
  assign _0257__T = chn_data_in_rsci_d_mxwt_T [15:10] ;
  assign chn_data_in_rsci_d_mxwt_C3 [15:10] = _0257__C ;
  assign chn_data_in_rsci_d_mxwt_R3 [15:10] = _0257__R ;
  assign chn_data_in_rsci_d_mxwt_X3 [15:10] = _0257__X ;
  assign _0257__S = 0 ;
  assign _0258_ = ~ _0344_;
  logic [0:0] _0344__C0 ;
  logic [0:0] _0344__R0 ;
  logic [0:0] _0344__X0 ;
  assign _0258__T = _0344__T ;
  assign _0344__C0 = _0258__C ;
  assign _0344__R0 = _0258__R ;
  assign _0344__X0 = _0258__X ;
  assign _0258__S = 0 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0 = ~ _0345_;
  logic [0:0] _0345__C0 ;
  logic [0:0] _0345__R0 ;
  logic [0:0] _0345__X0 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T = _0345__T ;
  assign _0345__C0 = IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C ;
  assign _0345__R0 = IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R ;
  assign _0345__X0 = IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_S = 0 ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl = ~ _0004_;
  logic [13:0] _0004__C0 ;
  logic [13:0] _0004__R0 ;
  logic [13:0] _0004__X0 ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_T = _0004__T ;
  assign _0004__C0 = IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_C ;
  assign _0004__R0 = IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_R ;
  assign _0004__X0 = IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_S = 0 ;
  assign IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0 = ~ _0005_;
  logic [13:0] _0005__C0 ;
  logic [13:0] _0005__R0 ;
  logic [13:0] _0005__X0 ;
  assign IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_T = _0005__T ;
  assign _0005__C0 = IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_C ;
  assign _0005__R0 = IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_R ;
  assign _0005__X0 = IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_X ;
  assign IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_S = 0 ;
  assign _0259_ = ~ _0346_;
  logic [0:0] _0346__C0 ;
  logic [0:0] _0346__R0 ;
  logic [0:0] _0346__X0 ;
  assign _0259__T = _0346__T ;
  assign _0346__C0 = _0259__C ;
  assign _0346__R0 = _0259__R ;
  assign _0346__X0 = _0259__X ;
  assign _0259__S = 0 ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0 = ~ _0347_;
  logic [0:0] _0347__C0 ;
  logic [0:0] _0347__R0 ;
  logic [0:0] _0347__X0 ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_T = _0347__T ;
  assign _0347__C0 = IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_C ;
  assign _0347__R0 = IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_R ;
  assign _0347__X0 = IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_X ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_S = 0 ;
  assign _0260_ = ~ _0229_;
  logic [0:0] _0229__C0 ;
  logic [0:0] _0229__R0 ;
  logic [0:0] _0229__X0 ;
  assign _0260__T = _0229__T ;
  assign _0229__C0 = _0260__C ;
  assign _0229__R0 = _0260__R ;
  assign _0229__X0 = _0260__X ;
  assign _0260__S = 0 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0 = ~ _0348_;
  logic [0:0] _0348__C0 ;
  logic [0:0] _0348__R0 ;
  logic [0:0] _0348__X0 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_T = _0348__T ;
  assign _0348__C0 = IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_C ;
  assign _0348__R0 = IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_R ;
  assign _0348__X0 = IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_S = 0 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp = ~ _0214_;
  logic [0:0] _0214__C0 ;
  logic [0:0] _0214__R0 ;
  logic [0:0] _0214__X0 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_T = _0214__T ;
  assign _0214__C0 = IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_C ;
  assign _0214__R0 = IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_R ;
  assign _0214__X0 = IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_S = 0 ;
  assign _0261_ = ~ _0230_;
  logic [0:0] _0230__C0 ;
  logic [0:0] _0230__R0 ;
  logic [0:0] _0230__X0 ;
  assign _0261__T = _0230__T ;
  assign _0230__C0 = _0261__C ;
  assign _0230__R0 = _0261__R ;
  assign _0230__X0 = _0261__X ;
  assign _0261__S = 0 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0 = ~ _0349_;
  logic [0:0] _0349__C0 ;
  logic [0:0] _0349__R0 ;
  logic [0:0] _0349__X0 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_T = _0349__T ;
  assign _0349__C0 = IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_C ;
  assign _0349__R0 = IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_R ;
  assign _0349__X0 = IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_S = 0 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp = ~ _0215_;
  logic [0:0] _0215__C0 ;
  logic [0:0] _0215__R0 ;
  logic [0:0] _0215__X0 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_T = _0215__T ;
  assign _0215__C0 = IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_C ;
  assign _0215__R0 = IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_R ;
  assign _0215__X0 = IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_S = 0 ;
  assign _0211_[4:0] = ~ i_data_sva_1_16_0_1[15:11];
  assign _0211__T [4:0] = i_data_sva_1_16_0_1_T [15:11] ;
  assign i_data_sva_1_16_0_1_C1 [15:11] = _0211__C [4:0] ;
  assign i_data_sva_1_16_0_1_R1 [15:11] = _0211__R [4:0] ;
  assign i_data_sva_1_16_0_1_X1 [15:11] = _0211__X [4:0] ;
  assign _0211__S = 0 ;
  assign _0262_ = ~ _0350_;
  logic [0:0] _0350__C0 ;
  logic [0:0] _0350__R0 ;
  logic [0:0] _0350__X0 ;
  assign _0262__T = _0350__T ;
  assign _0350__C0 = _0262__C ;
  assign _0350__R0 = _0262__R ;
  assign _0350__X0 = _0262__X ;
  assign _0262__S = 0 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva = ~ _0351_;
  logic [0:0] _0351__C0 ;
  logic [0:0] _0351__R0 ;
  logic [0:0] _0351__X0 ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_T = _0351__T ;
  assign _0351__C0 = IntShiftRightSat_42U_6U_8U_o_7_sva_C ;
  assign _0351__R0 = IntShiftRightSat_42U_6U_8U_o_7_sva_R ;
  assign _0351__X0 = IntShiftRightSat_42U_6U_8U_o_7_sva_X ;
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_S = 0 ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva = ~ _0007_;
  logic [5:0] _0007__C0 ;
  logic [5:0] _0007__R0 ;
  logic [5:0] _0007__X0 ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_T = _0007__T ;
  assign _0007__C0 = IntShiftRightSat_42U_6U_8U_o_6_1_sva_C ;
  assign _0007__R0 = IntShiftRightSat_42U_6U_8U_o_6_1_sva_R ;
  assign _0007__X0 = IntShiftRightSat_42U_6U_8U_o_6_1_sva_X ;
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_S = 0 ;
  assign _0263_ = ~ _0352_;
  logic [0:0] _0352__C0 ;
  logic [0:0] _0352__R0 ;
  logic [0:0] _0352__X0 ;
  assign _0263__T = _0352__T ;
  assign _0352__C0 = _0263__C ;
  assign _0352__R0 = _0263__R ;
  assign _0352__X0 = _0263__X ;
  assign _0263__S = 0 ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva = ~ _0353_;
  logic [0:0] _0353__C0 ;
  logic [0:0] _0353__R0 ;
  logic [0:0] _0353__X0 ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_T = _0353__T ;
  assign _0353__C0 = IntShiftRightSat_42U_6U_8U_o_0_sva_C ;
  assign _0353__R0 = IntShiftRightSat_42U_6U_8U_o_0_sva_R ;
  assign _0353__X0 = IntShiftRightSat_42U_6U_8U_o_0_sva_X ;
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_S = 0 ;
  assign _0264_ = ~ _0354_;
  logic [0:0] _0354__C0 ;
  logic [0:0] _0354__R0 ;
  logic [0:0] _0354__X0 ;
  assign _0264__T = _0354__T ;
  assign _0354__C0 = _0264__C ;
  assign _0354__R0 = _0264__R ;
  assign _0354__X0 = _0264__X ;
  assign _0264__S = 0 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva = ~ _0355_;
  logic [0:0] _0355__C0 ;
  logic [0:0] _0355__R0 ;
  logic [0:0] _0355__X0 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_T = _0355__T ;
  assign _0355__C0 = IntShiftRightSat_42U_6U_8U_1_o_7_sva_C ;
  assign _0355__R0 = IntShiftRightSat_42U_6U_8U_1_o_7_sva_R ;
  assign _0355__X0 = IntShiftRightSat_42U_6U_8U_1_o_7_sva_X ;
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_S = 0 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva = ~ _0008_;
  logic [5:0] _0008__C0 ;
  logic [5:0] _0008__R0 ;
  logic [5:0] _0008__X0 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_T = _0008__T ;
  assign _0008__C0 = IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C ;
  assign _0008__R0 = IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R ;
  assign _0008__X0 = IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X ;
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_S = 0 ;
  assign _0265_ = ~ _0356_;
  logic [0:0] _0356__C0 ;
  logic [0:0] _0356__R0 ;
  logic [0:0] _0356__X0 ;
  assign _0265__T = _0356__T ;
  assign _0356__C0 = _0265__C ;
  assign _0356__R0 = _0265__R ;
  assign _0356__X0 = _0265__X ;
  assign _0265__S = 0 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva = ~ _0357_;
  logic [0:0] _0357__C0 ;
  logic [0:0] _0357__R0 ;
  logic [0:0] _0357__X0 ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_T = _0357__T ;
  assign _0357__C0 = IntShiftRightSat_42U_6U_8U_1_o_0_sva_C ;
  assign _0357__R0 = IntShiftRightSat_42U_6U_8U_1_o_0_sva_R ;
  assign _0357__X0 = IntShiftRightSat_42U_6U_8U_1_o_0_sva_X ;
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_S = 0 ;
  assign nor_dfs = ~ _0358_;
  logic [0:0] _0358__C0 ;
  logic [0:0] _0358__R0 ;
  logic [0:0] _0358__X0 ;
  assign nor_dfs_T = _0358__T ;
  assign _0358__C0 = nor_dfs_C ;
  assign _0358__R0 = nor_dfs_R ;
  assign _0358__X0 = nor_dfs_X ;
  assign nor_dfs_S = 0 ;
  assign _0266_ = ~ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[104];
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [0], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [1], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [2], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [3], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [4], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [5], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [6], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [7], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [8], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [9], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [10], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [11], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [12], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [13], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [14], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [15], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [16], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [17], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [18], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [19], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [20], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [21], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [22], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [23], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [24], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [25], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [26], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [27], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [28], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [29], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [30], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [31], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [32], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [33], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [34], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [35], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [36], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [37], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [38], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [39], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [40], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [41], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [42], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [43], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [44], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [45], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [46], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [47], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [48], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [49], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [50], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [51], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [52], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [53], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [54], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [55], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [56], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [57], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [58], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [59], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [60], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 [61] } = 0;
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [0], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [1], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [2], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [3], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [4], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [5], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [6], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [7], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [8], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [9], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [10], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [11], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [12], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [13], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [14], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [15], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [16], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [17], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [18], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [19], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [20], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [21], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [22], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [23], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [24], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [25], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [26], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [27], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [28], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [29], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [30], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [31], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [32], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [33], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [34], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [35], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [36], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [37], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [38], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [39], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [40], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [41], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [42], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [43], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [44], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [45], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [46], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [47], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [48], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [49], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [50], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [51], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [52], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [53], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [54], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [55], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [56], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [57], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [58], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [59], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [60], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 [61] } = 0;
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [0], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [1], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [2], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [3], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [4], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [5], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [6], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [7], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [8], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [9], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [10], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [11], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [12], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [13], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [14], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [15], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [16], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [17], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [18], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [19], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [20], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [21], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [22], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [23], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [24], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [25], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [26], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [27], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [28], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [29], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [30], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [31], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [32], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [33], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [34], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [35], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [36], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [37], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [38], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [39], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [40], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [41], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [42], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [43], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [44], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [45], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [46], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [47], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [48], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [49], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [50], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [51], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [52], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [53], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [54], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [55], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [56], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [57], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [58], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [59], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [60], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 [61] } = 0;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 ;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 ;
  logic [104:0] IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 ;
  assign _0266__T = IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [104] ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [104] = _0266__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [104] = _0266__R ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [104] = _0266__X ;
  assign _0266__S = 0 ;
  assign _0267_ = ~ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[104];
  assign { IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [0], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [1], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [2], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [3], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [4], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [5], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [6], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [7], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [8], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [9], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [10], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [11], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [12], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [13], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [14], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [15], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [16], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [17], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [18], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [19], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [20], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [21], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [22], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [23], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [24], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [25], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [26], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [27], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [28], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [29], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [30], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [31], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [32], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [33], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [34], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [35], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [36], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [37], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [38], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [39], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [40], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [41], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [42], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [43], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [44], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [45], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [46], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [47], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [48], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [49], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [50], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [51], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [52], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [53], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [54], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [55], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [56], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [57], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [58], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [59], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [60], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 [61] } = 0;
  assign { IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [0], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [1], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [2], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [3], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [4], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [5], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [6], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [7], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [8], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [9], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [10], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [11], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [12], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [13], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [14], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [15], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [16], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [17], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [18], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [19], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [20], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [21], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [22], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [23], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [24], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [25], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [26], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [27], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [28], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [29], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [30], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [31], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [32], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [33], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [34], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [35], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [36], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [37], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [38], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [39], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [40], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [41], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [42], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [43], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [44], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [45], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [46], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [47], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [48], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [49], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [50], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [51], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [52], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [53], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [54], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [55], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [56], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [57], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [58], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [59], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [60], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 [61] } = 0;
  assign { IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [0], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [1], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [2], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [3], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [4], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [5], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [6], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [7], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [8], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [9], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [10], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [11], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [12], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [13], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [14], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [15], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [16], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [17], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [18], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [19], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [20], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [21], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [22], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [23], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [24], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [25], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [26], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [27], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [28], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [29], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [30], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [31], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [32], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [33], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [34], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [35], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [36], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [37], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [38], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [39], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [40], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [41], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [42], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [43], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [44], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [45], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [46], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [47], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [48], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [49], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [50], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [51], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [52], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [53], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [54], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [55], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [56], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [57], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [58], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [59], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [60], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 [61] } = 0;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 ;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 ;
  logic [104:0] IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 ;
  assign _0267__T = IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [104] ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [104] = _0267__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [104] = _0267__R ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [104] = _0267__X ;
  assign _0267__S = 0 ;
  assign _0268_ = ~ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[112];
  assign { IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [0], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [1], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [2], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [3], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [4], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [5], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [6], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [7], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [8], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [9], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [10], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [11], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [12], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [13], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [14], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [15], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [16], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [17], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [18], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [19], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [20], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [21], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [22], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [23], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [24], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [25], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [26], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [27], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [28], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [29], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [30], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [31], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [32], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [33], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [34], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [35], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [36], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [37], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [38], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [39], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [40], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [41], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [42], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [43], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [44], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [45], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [46], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [47], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [48], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [49], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [50], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [51], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [52], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [53], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [54], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [55], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [56], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [57], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [58], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [59], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [60], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 [61] } = 0;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [0], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [1], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [2], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [3], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [4], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [5], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [6], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [7], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [8], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [9], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [10], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [11], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [12], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [13], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [14], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [15], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [16], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [17], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [18], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [19], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [20], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [21], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [22], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [23], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [24], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [25], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [26], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [27], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [28], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [29], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [30], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [31], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [32], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [33], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [34], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [35], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [36], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [37], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [38], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [39], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [40], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [41], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [42], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [43], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [44], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [45], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [46], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [47], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [48], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [49], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [50], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [51], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [52], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [53], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [54], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [55], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [56], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [57], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [58], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [59], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [60], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 [61] } = 0;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [0], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [1], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [2], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [3], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [4], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [5], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [6], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [7], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [8], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [9], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [10], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [11], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [12], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [13], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [14], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [15], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [16], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [17], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [18], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [19], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [20], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [21], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [22], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [23], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [24], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [25], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [26], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [27], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [28], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [29], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [30], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [31], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [32], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [33], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [34], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [35], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [36], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [37], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [38], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [39], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [40], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [41], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [42], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [43], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [44], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [45], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [46], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [47], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [48], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [49], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [50], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [51], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [52], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [53], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [54], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [55], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [56], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [57], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [58], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [59], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [60], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 [61] } = 0;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 ;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 ;
  logic [112:0] IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 ;
  assign _0268__T = IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [112] ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [112] = _0268__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [112] = _0268__R ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [112] = _0268__X ;
  assign _0268__S = 0 ;
  assign _0269_ = ~ _0216_;
  logic [0:0] _0216__C0 ;
  logic [0:0] _0216__R0 ;
  logic [0:0] _0216__X0 ;
  assign _0269__T = _0216__T ;
  assign _0216__C0 = _0269__C ;
  assign _0216__R0 = _0269__R ;
  assign _0216__X0 = _0269__X ;
  assign _0269__S = 0 ;
  assign _0270_ = ~ _0231_;
  logic [0:0] _0231__C0 ;
  logic [0:0] _0231__R0 ;
  logic [0:0] _0231__X0 ;
  assign _0270__T = _0231__T ;
  assign _0231__C0 = _0270__C ;
  assign _0231__R0 = _0270__R ;
  assign _0231__X0 = _0270__X ;
  assign _0270__S = 0 ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva = ~ _0545_;
  logic [0:0] _0545__C0 ;
  logic [0:0] _0545__R0 ;
  logic [0:0] _0545__X0 ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_T = _0545__T ;
  assign _0545__C0 = IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_C ;
  assign _0545__R0 = IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_R ;
  assign _0545__X0 = IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_S = 0 ;
  assign _0271_ = ~ _0105_;
  logic [0:0] _0105__C0 ;
  logic [0:0] _0105__R0 ;
  logic [0:0] _0105__X0 ;
  assign _0271__T = _0105__T ;
  assign _0105__C0 = _0271__C ;
  assign _0105__R0 = _0271__R ;
  assign _0105__X0 = _0271__X ;
  assign _0271__S = 0 ;
  assign not_tmp_24 = ~ _0106_;
  logic [0:0] _0106__C0 ;
  logic [0:0] _0106__R0 ;
  logic [0:0] _0106__X0 ;
  assign not_tmp_24_T = _0106__T ;
  assign _0106__C0 = not_tmp_24_C ;
  assign _0106__R0 = not_tmp_24_R ;
  assign _0106__X0 = not_tmp_24_X ;
  assign not_tmp_24_S = 0 ;
  assign not_tmp_25 = ~ _0551_;
  logic [0:0] _0551__C0 ;
  logic [0:0] _0551__R0 ;
  logic [0:0] _0551__X0 ;
  assign not_tmp_25_T = _0551__T ;
  assign _0551__C0 = not_tmp_25_C ;
  assign _0551__R0 = not_tmp_25_R ;
  assign _0551__X0 = not_tmp_25_X ;
  assign not_tmp_25_S = 0 ;
  assign nor_78_nl = ~ _0553_;
  logic [0:0] _0553__C0 ;
  logic [0:0] _0553__R0 ;
  logic [0:0] _0553__X0 ;
  assign nor_78_nl_T = _0553__T ;
  assign _0553__C0 = nor_78_nl_C ;
  assign _0553__R0 = nor_78_nl_R ;
  assign _0553__X0 = nor_78_nl_X ;
  assign nor_78_nl_S = 0 ;
  assign _0272_ = ~ or_dcpl_10;
  logic [0:0] or_dcpl_10_C0 ;
  logic [0:0] or_dcpl_10_R0 ;
  logic [0:0] or_dcpl_10_X0 ;
  assign _0272__T = or_dcpl_10_T ;
  assign or_dcpl_10_C0 = _0272__C ;
  assign or_dcpl_10_R0 = _0272__R ;
  assign or_dcpl_10_X0 = _0272__X ;
  assign _0272__S = 0 ;
  assign _0273_ = ~ _0556_;
  logic [0:0] _0556__C0 ;
  logic [0:0] _0556__R0 ;
  logic [0:0] _0556__X0 ;
  assign _0273__T = _0556__T ;
  assign _0556__C0 = _0273__C ;
  assign _0556__R0 = _0273__R ;
  assign _0556__X0 = _0273__X ;
  assign _0273__S = 0 ;
  assign nor_62_nl = ~ _0557_;
  logic [0:0] _0557__C0 ;
  logic [0:0] _0557__R0 ;
  logic [0:0] _0557__X0 ;
  assign nor_62_nl_T = _0557__T ;
  assign _0557__C0 = nor_62_nl_C ;
  assign _0557__R0 = nor_62_nl_R ;
  assign _0557__X0 = nor_62_nl_X ;
  assign nor_62_nl_S = 0 ;
  assign _0274_ = ~ nor_tmp_26;
  logic [0:0] nor_tmp_26_C0 ;
  logic [0:0] nor_tmp_26_R0 ;
  logic [0:0] nor_tmp_26_X0 ;
  assign _0274__T = nor_tmp_26_T ;
  assign nor_tmp_26_C0 = _0274__C ;
  assign nor_tmp_26_R0 = _0274__R ;
  assign nor_tmp_26_X0 = _0274__X ;
  assign _0274__S = 0 ;
  assign nor_54_nl = ~ _0558_;
  logic [0:0] _0558__C0 ;
  logic [0:0] _0558__R0 ;
  logic [0:0] _0558__X0 ;
  assign nor_54_nl_T = _0558__T ;
  assign _0558__C0 = nor_54_nl_C ;
  assign _0558__R0 = nor_54_nl_R ;
  assign _0558__X0 = nor_54_nl_X ;
  assign nor_54_nl_S = 0 ;
  assign not_tmp_57 = ~ _0107_;
  logic [0:0] _0107__C0 ;
  logic [0:0] _0107__R0 ;
  logic [0:0] _0107__X0 ;
  assign not_tmp_57_T = _0107__T ;
  assign _0107__C0 = not_tmp_57_C ;
  assign _0107__R0 = not_tmp_57_R ;
  assign _0107__X0 = not_tmp_57_X ;
  assign not_tmp_57_S = 0 ;
  assign _0275_ = ~ _0109_;
  logic [0:0] _0109__C0 ;
  logic [0:0] _0109__R0 ;
  logic [0:0] _0109__X0 ;
  assign _0275__T = _0109__T ;
  assign _0109__C0 = _0275__C ;
  assign _0109__R0 = _0275__R ;
  assign _0109__X0 = _0275__X ;
  assign _0275__S = 0 ;
  assign nor_45_nl = ~ _0560_;
  logic [0:0] _0560__C0 ;
  logic [0:0] _0560__R0 ;
  logic [0:0] _0560__X0 ;
  assign nor_45_nl_T = _0560__T ;
  assign _0560__C0 = nor_45_nl_C ;
  assign _0560__R0 = nor_45_nl_R ;
  assign _0560__X0 = nor_45_nl_X ;
  assign nor_45_nl_S = 0 ;
  assign _0276_ = ~ chn_data_out_rsci_bawt;
  logic [0:0] chn_data_out_rsci_bawt_C1 ;
  logic [0:0] chn_data_out_rsci_bawt_R1 ;
  logic [0:0] chn_data_out_rsci_bawt_X1 ;
  assign _0276__T = chn_data_out_rsci_bawt_T ;
  assign chn_data_out_rsci_bawt_C1 = _0276__C ;
  assign chn_data_out_rsci_bawt_R1 = _0276__R ;
  assign chn_data_out_rsci_bawt_X1 = _0276__X ;
  assign _0276__S = 0 ;
  assign _0277_ = ~ nor_tmp_42;
  logic [0:0] nor_tmp_42_C4 ;
  logic [0:0] nor_tmp_42_R4 ;
  logic [0:0] nor_tmp_42_X4 ;
  assign _0277__T = nor_tmp_42_T ;
  assign nor_tmp_42_C4 = _0277__C ;
  assign nor_tmp_42_R4 = _0277__R ;
  assign nor_tmp_42_X4 = _0277__X ;
  assign _0277__S = 0 ;
  assign _0278_ = ~ chn_data_in_rsci_bawt;
  logic [0:0] chn_data_in_rsci_bawt_C3 ;
  logic [0:0] chn_data_in_rsci_bawt_R3 ;
  logic [0:0] chn_data_in_rsci_bawt_X3 ;
  assign _0278__T = chn_data_in_rsci_bawt_T ;
  assign chn_data_in_rsci_bawt_C3 = _0278__C ;
  assign chn_data_in_rsci_bawt_R3 = _0278__R ;
  assign chn_data_in_rsci_bawt_X3 = _0278__X ;
  assign _0278__S = 0 ;
  assign _0279_ = ~ _0113_;
  logic [0:0] _0113__C0 ;
  logic [0:0] _0113__R0 ;
  logic [0:0] _0113__X0 ;
  assign _0279__T = _0113__T ;
  assign _0113__C0 = _0279__C ;
  assign _0113__R0 = _0279__R ;
  assign _0113__X0 = _0279__X ;
  assign _0279__S = 0 ;
  assign _0280_ = ~ _0561_;
  logic [0:0] _0561__C0 ;
  logic [0:0] _0561__R0 ;
  logic [0:0] _0561__X0 ;
  assign _0280__T = _0561__T ;
  assign _0561__C0 = _0280__C ;
  assign _0561__R0 = _0280__R ;
  assign _0561__X0 = _0280__X ;
  assign _0280__S = 0 ;
  assign _0281_ = ~ _0564_;
  logic [0:0] _0564__C0 ;
  logic [0:0] _0564__R0 ;
  logic [0:0] _0564__X0 ;
  assign _0281__T = _0564__T ;
  assign _0564__C0 = _0281__C ;
  assign _0564__R0 = _0281__R ;
  assign _0564__X0 = _0281__X ;
  assign _0281__S = 0 ;
  assign _0282_ = ~ and_dcpl_25;
  logic [0:0] and_dcpl_25_C0 ;
  logic [0:0] and_dcpl_25_R0 ;
  logic [0:0] and_dcpl_25_X0 ;
  assign _0282__T = and_dcpl_25_T ;
  assign and_dcpl_25_C0 = _0282__C ;
  assign and_dcpl_25_R0 = _0282__R ;
  assign and_dcpl_25_X0 = _0282__X ;
  assign _0282__S = 0 ;
  assign _0283_ = ~ main_stage_v_1_mx0c1;
  logic [0:0] main_stage_v_1_mx0c1_C0 ;
  logic [0:0] main_stage_v_1_mx0c1_R0 ;
  logic [0:0] main_stage_v_1_mx0c1_X0 ;
  assign _0283__T = main_stage_v_1_mx0c1_T ;
  assign main_stage_v_1_mx0c1_C0 = _0283__C ;
  assign main_stage_v_1_mx0c1_R0 = _0283__R ;
  assign main_stage_v_1_mx0c1_X0 = _0283__X ;
  assign _0283__S = 0 ;
  assign _0284_ = ~ main_stage_v_2_mx0c1;
  logic [0:0] main_stage_v_2_mx0c1_C0 ;
  logic [0:0] main_stage_v_2_mx0c1_R0 ;
  logic [0:0] main_stage_v_2_mx0c1_X0 ;
  assign _0284__T = main_stage_v_2_mx0c1_T ;
  assign main_stage_v_2_mx0c1_C0 = _0284__C ;
  assign main_stage_v_2_mx0c1_R0 = _0284__R ;
  assign main_stage_v_2_mx0c1_X0 = _0284__X ;
  assign _0284__S = 0 ;
  assign _0285_ = ~ mux_21_nl;
  logic [0:0] mux_21_nl_C0 ;
  logic [0:0] mux_21_nl_R0 ;
  logic [0:0] mux_21_nl_X0 ;
  assign _0285__T = mux_21_nl_T ;
  assign mux_21_nl_C0 = _0285__C ;
  assign mux_21_nl_R0 = _0285__R ;
  assign mux_21_nl_X0 = _0285__X ;
  assign _0285__S = 0 ;
  assign _0001_ = ~ io_read_cfg_precision_rsc_svs_st_4[1];
  assign _0001__T = io_read_cfg_precision_rsc_svs_st_4_T [1] ;
  assign io_read_cfg_precision_rsc_svs_st_4_C8 [1] = _0001__C ;
  assign io_read_cfg_precision_rsc_svs_st_4_R8 [1] = _0001__R ;
  assign io_read_cfg_precision_rsc_svs_st_4_X8 [1] = _0001__X ;
  assign _0001__S = 0 ;
  assign _0286_ = ~ or_tmp_39;
  logic [0:0] or_tmp_39_C1 ;
  logic [0:0] or_tmp_39_R1 ;
  logic [0:0] or_tmp_39_X1 ;
  assign _0286__T = or_tmp_39_T ;
  assign or_tmp_39_C1 = _0286__C ;
  assign or_tmp_39_R1 = _0286__R ;
  assign or_tmp_39_X1 = _0286__X ;
  assign _0286__S = 0 ;
  assign _0287_ = ~ _0573_;
  logic [0:0] _0573__C0 ;
  logic [0:0] _0573__R0 ;
  logic [0:0] _0573__X0 ;
  assign _0287__T = _0573__T ;
  assign _0573__C0 = _0287__C ;
  assign _0573__R0 = _0287__R ;
  assign _0573__X0 = _0287__X ;
  assign _0287__S = 0 ;
  assign _0288_ = ~ main_stage_v_3_mx0c1;
  logic [0:0] main_stage_v_3_mx0c1_C0 ;
  logic [0:0] main_stage_v_3_mx0c1_R0 ;
  logic [0:0] main_stage_v_3_mx0c1_X0 ;
  assign _0288__T = main_stage_v_3_mx0c1_T ;
  assign main_stage_v_3_mx0c1_C0 = _0288__C ;
  assign main_stage_v_3_mx0c1_R0 = _0288__R ;
  assign main_stage_v_3_mx0c1_X0 = _0288__X ;
  assign _0288__S = 0 ;
  assign _0289_ = ~ fsm_output[0];
  assign _0289__T = fsm_output_T [0] ;
  assign fsm_output_C1 [0] = _0289__C ;
  assign fsm_output_R1 [0] = _0289__R ;
  assign fsm_output_X1 [0] = _0289__X ;
  assign _0289__S = 0 ;
  assign _0290_ = ~ or_69_nl;
  logic [0:0] or_69_nl_C0 ;
  logic [0:0] or_69_nl_R0 ;
  logic [0:0] or_69_nl_X0 ;
  assign _0290__T = or_69_nl_T ;
  assign or_69_nl_C0 = _0290__C ;
  assign or_69_nl_R0 = _0290__R ;
  assign or_69_nl_X0 = _0290__X ;
  assign _0290__S = 0 ;
  assign _0291_ = ~ nor_tmp;
  logic [0:0] nor_tmp_C0 ;
  logic [0:0] nor_tmp_R0 ;
  logic [0:0] nor_tmp_X0 ;
  assign _0291__T = nor_tmp_T ;
  assign nor_tmp_C0 = _0291__C ;
  assign nor_tmp_R0 = _0291__R ;
  assign nor_tmp_X0 = _0291__X ;
  assign _0291__S = 0 ;
  assign _0292_ = ~ io_read_cfg_precision_rsc_svs_st_5[1];
  assign _0292__T = io_read_cfg_precision_rsc_svs_st_5_T [1] ;
  assign io_read_cfg_precision_rsc_svs_st_5_C4 [1] = _0292__C ;
  assign io_read_cfg_precision_rsc_svs_st_5_R4 [1] = _0292__R ;
  assign io_read_cfg_precision_rsc_svs_st_5_X4 [1] = _0292__X ;
  assign _0292__S = 0 ;
  assign _0293_ = ~ mux_88_nl;
  logic [0:0] mux_88_nl_C0 ;
  logic [0:0] mux_88_nl_R0 ;
  logic [0:0] mux_88_nl_X0 ;
  assign _0293__T = mux_88_nl_T ;
  assign mux_88_nl_C0 = _0293__C ;
  assign mux_88_nl_R0 = _0293__R ;
  assign mux_88_nl_X0 = _0293__X ;
  assign _0293__S = 0 ;
  assign _0294_ = ~ _0098_;
  logic [5:0] _0098__C0 ;
  logic [5:0] _0098__R0 ;
  logic [5:0] _0098__X0 ;
  assign _0294__T = _0098__T ;
  assign _0098__C0 = _0294__C ;
  assign _0098__R0 = _0294__R ;
  assign _0098__X0 = _0294__X ;
  assign _0294__S = 0 ;
  assign _0295_ = ~ mux_64_nl;
  logic [0:0] mux_64_nl_C0 ;
  logic [0:0] mux_64_nl_R0 ;
  logic [0:0] mux_64_nl_X0 ;
  assign _0295__T = mux_64_nl_T ;
  assign mux_64_nl_C0 = _0295__C ;
  assign mux_64_nl_R0 = _0295__R ;
  assign mux_64_nl_X0 = _0295__X ;
  assign _0295__S = 0 ;
  assign _0296_ = ~ i_data_sva_2_14_0_1[14];
  assign _0296__T = i_data_sva_2_14_0_1_T [14] ;
  assign i_data_sva_2_14_0_1_C1 [14] = _0296__C ;
  assign i_data_sva_2_14_0_1_R1 [14] = _0296__R ;
  assign i_data_sva_2_14_0_1_X1 [14] = _0296__X ;
  assign _0296__S = 0 ;
  assign _0297_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X0 ;
  assign _0297__T = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C0 = _0297__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R0 = _0297__R ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X0 = _0297__X ;
  assign _0297__S = 0 ;
  assign _0298_ = ~ mux_75_itm;
  logic [0:0] mux_75_itm_C0 ;
  logic [0:0] mux_75_itm_R0 ;
  logic [0:0] mux_75_itm_X0 ;
  assign _0298__T = mux_75_itm_T ;
  assign mux_75_itm_C0 = _0298__C ;
  assign mux_75_itm_R0 = _0298__R ;
  assign mux_75_itm_X0 = _0298__X ;
  assign _0298__S = 0 ;
  assign _0299_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C0 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R0 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X0 ;
  assign _0299__T = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T [5] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C0 [5] = _0299__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R0 [5] = _0299__R ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X0 [5] = _0299__X ;
  assign _0299__S = 0 ;
  assign _0300_ = ~ _0235_;
  logic [0:0] _0235__C0 ;
  logic [0:0] _0235__R0 ;
  logic [0:0] _0235__X0 ;
  assign _0300__T = _0235__T ;
  assign _0235__C0 = _0300__C ;
  assign _0235__R0 = _0300__R ;
  assign _0235__X0 = _0300__X ;
  assign _0300__S = 0 ;
  assign _0301_ = ~ _0218_;
  logic [0:0] _0218__C0 ;
  logic [0:0] _0218__R0 ;
  logic [0:0] _0218__X0 ;
  assign _0301__T = _0218__T ;
  assign _0218__C0 = _0301__C ;
  assign _0218__R0 = _0301__R ;
  assign _0218__X0 = _0301__X ;
  assign _0301__S = 0 ;
  assign _0302_ = ~ _0585_;
  logic [0:0] _0585__C0 ;
  logic [0:0] _0585__R0 ;
  logic [0:0] _0585__X0 ;
  assign _0302__T = _0585__T ;
  assign _0585__C0 = _0302__C ;
  assign _0585__R0 = _0302__R ;
  assign _0585__X0 = _0302__X ;
  assign _0302__S = 0 ;
  assign _0303_ = ~ _0586_;
  logic [0:0] _0586__C0 ;
  logic [0:0] _0586__R0 ;
  logic [0:0] _0586__X0 ;
  assign _0303__T = _0586__T ;
  assign _0586__C0 = _0303__C ;
  assign _0586__R0 = _0303__R ;
  assign _0586__X0 = _0303__X ;
  assign _0303__S = 0 ;
  assign nor_nl = ~ _0588_;
  logic [0:0] _0588__C0 ;
  logic [0:0] _0588__R0 ;
  logic [0:0] _0588__X0 ;
  assign nor_nl_T = _0588__T ;
  assign _0588__C0 = nor_nl_C ;
  assign _0588__R0 = nor_nl_R ;
  assign _0588__X0 = nor_nl_X ;
  assign nor_nl_S = 0 ;
  assign _0304_ = ~ or_7_cse;
  logic [0:0] or_7_cse_C1 ;
  logic [0:0] or_7_cse_R1 ;
  logic [0:0] or_7_cse_X1 ;
  assign _0304__T = or_7_cse_T ;
  assign or_7_cse_C1 = _0304__C ;
  assign or_7_cse_R1 = _0304__R ;
  assign or_7_cse_X1 = _0304__X ;
  assign _0304__S = 0 ;
  assign nor_87_nl = ~ _0589_;
  logic [0:0] _0589__C0 ;
  logic [0:0] _0589__R0 ;
  logic [0:0] _0589__X0 ;
  assign nor_87_nl_T = _0589__T ;
  assign _0589__C0 = nor_87_nl_C ;
  assign _0589__R0 = nor_87_nl_R ;
  assign _0589__X0 = nor_87_nl_X ;
  assign nor_87_nl_S = 0 ;
  assign _0305_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X0 ;
  assign _0305__T = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C0 = _0305__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R0 = _0305__R ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X0 = _0305__X ;
  assign _0305__S = 0 ;
  assign _0306_ = ~ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X0 ;
  assign _0306__T = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_C0 = _0306__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_R0 = _0306__R ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X0 = _0306__X ;
  assign _0306__S = 0 ;
  assign _0307_ = ~ _0178_;
  logic [0:0] _0178__C0 ;
  logic [0:0] _0178__R0 ;
  logic [0:0] _0178__X0 ;
  assign _0307__T = _0178__T ;
  assign _0178__C0 = _0307__C ;
  assign _0178__R0 = _0307__R ;
  assign _0178__X0 = _0307__X ;
  assign _0307__S = 0 ;
  assign nand_1_nl = ~ _0179_;
  logic [0:0] _0179__C0 ;
  logic [0:0] _0179__R0 ;
  logic [0:0] _0179__X0 ;
  assign nand_1_nl_T = _0179__T ;
  assign _0179__C0 = nand_1_nl_C ;
  assign _0179__R0 = nand_1_nl_R ;
  assign _0179__X0 = nand_1_nl_X ;
  assign nand_1_nl_S = 0 ;
  assign _0000_ = ~ mux_19_nl;
  logic [0:0] mux_19_nl_C0 ;
  logic [0:0] mux_19_nl_R0 ;
  logic [0:0] mux_19_nl_X0 ;
  assign _0000__T = mux_19_nl_T ;
  assign mux_19_nl_C0 = _0000__C ;
  assign mux_19_nl_R0 = _0000__R ;
  assign mux_19_nl_X0 = _0000__X ;
  assign _0000__S = 0 ;
  assign _0308_ = ~ _0180_;
  logic [0:0] _0180__C0 ;
  logic [0:0] _0180__R0 ;
  logic [0:0] _0180__X0 ;
  assign _0308__T = _0180__T ;
  assign _0180__C0 = _0308__C ;
  assign _0180__R0 = _0308__R ;
  assign _0180__X0 = _0308__X ;
  assign _0308__S = 0 ;
  assign nor_70_nl = ~ _0591_;
  logic [0:0] _0591__C0 ;
  logic [0:0] _0591__R0 ;
  logic [0:0] _0591__X0 ;
  assign nor_70_nl_T = _0591__T ;
  assign _0591__C0 = nor_70_nl_C ;
  assign _0591__R0 = nor_70_nl_R ;
  assign _0591__X0 = nor_70_nl_X ;
  assign nor_70_nl_S = 0 ;
  assign _0309_ = ~ _0593_;
  logic [0:0] _0593__C0 ;
  logic [0:0] _0593__R0 ;
  logic [0:0] _0593__X0 ;
  assign _0309__T = _0593__T ;
  assign _0593__C0 = _0309__C ;
  assign _0593__R0 = _0309__R ;
  assign _0593__X0 = _0309__X ;
  assign _0309__S = 0 ;
  assign nor_67_nl = ~ _0595_;
  logic [0:0] _0595__C0 ;
  logic [0:0] _0595__R0 ;
  logic [0:0] _0595__X0 ;
  assign nor_67_nl_T = _0595__T ;
  assign _0595__C0 = nor_67_nl_C ;
  assign _0595__R0 = nor_67_nl_R ;
  assign _0595__X0 = nor_67_nl_X ;
  assign nor_67_nl_S = 0 ;
  assign nor_69_nl = ~ _0597_;
  logic [0:0] _0597__C0 ;
  logic [0:0] _0597__R0 ;
  logic [0:0] _0597__X0 ;
  assign nor_69_nl_T = _0597__T ;
  assign _0597__C0 = nor_69_nl_C ;
  assign _0597__R0 = nor_69_nl_R ;
  assign _0597__X0 = nor_69_nl_X ;
  assign nor_69_nl_S = 0 ;
  assign nor_63_nl = ~ _0599_;
  logic [0:0] _0599__C0 ;
  logic [0:0] _0599__R0 ;
  logic [0:0] _0599__X0 ;
  assign nor_63_nl_T = _0599__T ;
  assign _0599__C0 = nor_63_nl_C ;
  assign _0599__R0 = nor_63_nl_R ;
  assign _0599__X0 = nor_63_nl_X ;
  assign nor_63_nl_S = 0 ;
  assign nor_93_nl = ~ _0600_;
  logic [0:0] _0600__C0 ;
  logic [0:0] _0600__R0 ;
  logic [0:0] _0600__X0 ;
  assign nor_93_nl_T = _0600__T ;
  assign _0600__C0 = nor_93_nl_C ;
  assign _0600__R0 = nor_93_nl_R ;
  assign _0600__X0 = nor_93_nl_X ;
  assign nor_93_nl_S = 0 ;
  assign nor_55_nl = ~ _0604_;
  logic [0:0] _0604__C0 ;
  logic [0:0] _0604__R0 ;
  logic [0:0] _0604__X0 ;
  assign nor_55_nl_T = _0604__T ;
  assign _0604__C0 = nor_55_nl_C ;
  assign _0604__R0 = nor_55_nl_R ;
  assign _0604__X0 = nor_55_nl_X ;
  assign nor_55_nl_S = 0 ;
  assign nand_12_nl = ~ _0181_;
  logic [0:0] _0181__C0 ;
  logic [0:0] _0181__R0 ;
  logic [0:0] _0181__X0 ;
  assign nand_12_nl_T = _0181__T ;
  assign _0181__C0 = nand_12_nl_C ;
  assign _0181__R0 = nand_12_nl_R ;
  assign _0181__X0 = nand_12_nl_X ;
  assign nand_12_nl_S = 0 ;
  assign _0310_ = ~ equal_tmp_2;
  logic [0:0] equal_tmp_2_C16 ;
  logic [0:0] equal_tmp_2_R16 ;
  logic [0:0] equal_tmp_2_X16 ;
  assign _0310__T = equal_tmp_2_T ;
  assign equal_tmp_2_C16 = _0310__C ;
  assign equal_tmp_2_R16 = _0310__R ;
  assign equal_tmp_2_X16 = _0310__X ;
  assign _0310__S = 0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl = ~ _0002_;
  logic [9:0] _0002__C0 ;
  logic [9:0] _0002__R0 ;
  logic [9:0] _0002__X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_T = _0002__T ;
  assign _0002__C0 = FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_C ;
  assign _0002__R0 = FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_R ;
  assign _0002__X0 = FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_S = 0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl = ~ _0003_;
  logic [9:0] _0003__C0 ;
  logic [9:0] _0003__R0 ;
  logic [9:0] _0003__X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_T = _0003__T ;
  assign _0003__C0 = FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_C ;
  assign _0003__R0 = FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_R ;
  assign _0003__X0 = FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_S = 0 ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl = ~ _0606_;
  logic [0:0] _0606__C0 ;
  logic [0:0] _0606__R0 ;
  logic [0:0] _0606__X0 ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_T = _0606__T ;
  assign _0606__C0 = IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C ;
  assign _0606__R0 = IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R ;
  assign _0606__X0 = IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X ;
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_S = 0 ;
  assign _0311_ = ~ mux_84_tmp;
  logic [0:0] mux_84_tmp_C10 ;
  logic [0:0] mux_84_tmp_R10 ;
  logic [0:0] mux_84_tmp_X10 ;
  assign _0311__T = mux_84_tmp_T ;
  assign mux_84_tmp_C10 = _0311__C ;
  assign mux_84_tmp_R10 = _0311__R ;
  assign mux_84_tmp_X10 = _0311__X ;
  assign _0311__S = 0 ;
  assign _0312_ = ~ nor_tmp_29;
  logic [0:0] nor_tmp_29_C0 ;
  logic [0:0] nor_tmp_29_R0 ;
  logic [0:0] nor_tmp_29_X0 ;
  assign _0312__T = nor_tmp_29_T ;
  assign nor_tmp_29_C0 = _0312__C ;
  assign nor_tmp_29_R0 = _0312__R ;
  assign nor_tmp_29_X0 = _0312__X ;
  assign _0312__S = 0 ;
  assign nor_53_nl = ~ _0607_;
  logic [0:0] _0607__C0 ;
  logic [0:0] _0607__R0 ;
  logic [0:0] _0607__X0 ;
  assign nor_53_nl_T = _0607__T ;
  assign _0607__C0 = nor_53_nl_C ;
  assign _0607__R0 = nor_53_nl_R ;
  assign _0607__X0 = nor_53_nl_X ;
  assign nor_53_nl_S = 0 ;
  assign _0313_ = ~ or_tmp_94;
  logic [0:0] or_tmp_94_C0 ;
  logic [0:0] or_tmp_94_R0 ;
  logic [0:0] or_tmp_94_X0 ;
  assign _0313__T = or_tmp_94_T ;
  assign or_tmp_94_C0 = _0313__C ;
  assign or_tmp_94_R0 = _0313__R ;
  assign or_tmp_94_X0 = _0313__X ;
  assign _0313__S = 0 ;
  assign nor_52_nl = ~ _0608_;
  logic [0:0] _0608__C0 ;
  logic [0:0] _0608__R0 ;
  logic [0:0] _0608__X0 ;
  assign nor_52_nl_T = _0608__T ;
  assign _0608__C0 = nor_52_nl_C ;
  assign _0608__R0 = nor_52_nl_R ;
  assign _0608__X0 = nor_52_nl_X ;
  assign nor_52_nl_S = 0 ;
  assign _0314_ = ~ and_dcpl_15;
  logic [0:0] and_dcpl_15_C1 ;
  logic [0:0] and_dcpl_15_R1 ;
  logic [0:0] and_dcpl_15_X1 ;
  assign _0314__T = and_dcpl_15_T ;
  assign and_dcpl_15_C1 = _0314__C ;
  assign and_dcpl_15_R1 = _0314__R ;
  assign and_dcpl_15_X1 = _0314__X ;
  assign _0314__S = 0 ;
  assign nand_9_nl = ~ _0182_;
  logic [0:0] _0182__C0 ;
  logic [0:0] _0182__R0 ;
  logic [0:0] _0182__X0 ;
  assign nand_9_nl_T = _0182__T ;
  assign _0182__C0 = nand_9_nl_C ;
  assign _0182__R0 = nand_9_nl_R ;
  assign _0182__X0 = nand_9_nl_X ;
  assign nand_9_nl_S = 0 ;
  assign _0315_ = ~ _0108_;
  logic [0:0] _0108__C1 ;
  logic [0:0] _0108__R1 ;
  logic [0:0] _0108__X1 ;
  assign _0315__T = _0108__T ;
  assign _0108__C1 = _0315__C ;
  assign _0108__R1 = _0315__R ;
  assign _0108__X1 = _0315__X ;
  assign _0315__S = 0 ;
  assign nand_7_nl = ~ _0183_;
  logic [0:0] _0183__C0 ;
  logic [0:0] _0183__R0 ;
  logic [0:0] _0183__X0 ;
  assign nand_7_nl_T = _0183__T ;
  assign _0183__C0 = nand_7_nl_C ;
  assign _0183__R0 = nand_7_nl_R ;
  assign _0183__X0 = nand_7_nl_X ;
  assign nand_7_nl_S = 0 ;
  assign _0316_ = and_dcpl_22 | _0238_;
  assign _0316__S = 0 ;
  logic [0:0] and_dcpl_22_C1 ;
  logic [0:0] and_dcpl_22_R1 ;
  logic [0:0] and_dcpl_22_X1 ;
  logic [0:0] _0238__C1 ;
  logic [0:0] _0238__R1 ;
  logic [0:0] _0238__X1 ;
  assign _0316__T = and_dcpl_22_T | _0238__T ;
  assign and_dcpl_22_C1 = _0316__C ;
  assign and_dcpl_22_X1 = _0316__X ;
  assign _0238__C1 = _0316__C ;
  assign _0238__X1 = _0316__X ;
  assign and_dcpl_22_R1 = ( _0316__R | _0316__C & _0238__T ) & { 1{ _0238_ != 1'b1 }} ;
  assign _0238__R1 = ( _0316__R | _0316__C & and_dcpl_22_T ) & { 1{ and_dcpl_22 != 1'b1 }} ;
  assign or_2_cse = _0240_ | chn_data_out_rsci_bawt;
  assign or_2_cse_S = 0 ;
  logic [0:0] _0240__C0 ;
  logic [0:0] _0240__R0 ;
  logic [0:0] _0240__X0 ;
  logic [0:0] chn_data_out_rsci_bawt_C2 ;
  logic [0:0] chn_data_out_rsci_bawt_R2 ;
  logic [0:0] chn_data_out_rsci_bawt_X2 ;
  assign or_2_cse_T = _0240__T | chn_data_out_rsci_bawt_T ;
  assign _0240__C0 = or_2_cse_C ;
  assign _0240__X0 = or_2_cse_X ;
  assign chn_data_out_rsci_bawt_C2 = or_2_cse_C ;
  assign chn_data_out_rsci_bawt_X2 = or_2_cse_X ;
  assign _0240__R0 = ( or_2_cse_R | or_2_cse_C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign chn_data_out_rsci_bawt_R2 = ( or_2_cse_R | or_2_cse_C & _0240__T ) & { 1{ _0240_ != 1'b1 }} ;
  assign or_7_cse = nor_82_cse | io_read_cfg_precision_rsc_svs_st_4[0];
  assign or_7_cse_S = 0 ;
  logic [0:0] nor_82_cse_C0 ;
  logic [0:0] nor_82_cse_R0 ;
  logic [0:0] nor_82_cse_X0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C9 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R9 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X9 ;
  assign or_7_cse_T = nor_82_cse_T | io_read_cfg_precision_rsc_svs_st_4_T [0] ;
  assign nor_82_cse_C0 = or_7_cse_C ;
  assign nor_82_cse_X0 = or_7_cse_X ;
  assign io_read_cfg_precision_rsc_svs_st_4_C9 [0] = or_7_cse_C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X9 [0] = or_7_cse_X ;
  assign nor_82_cse_R0 = ( or_7_cse_R | or_7_cse_C & io_read_cfg_precision_rsc_svs_st_4_T [0] ) & { 1{ io_read_cfg_precision_rsc_svs_st_4[0] != 1'b1 }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R9 [0] = ( or_7_cse_R | or_7_cse_C & nor_82_cse_T ) & { 1{ nor_82_cse != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse = _0099_ | and_dcpl_35;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_S = 0 ;
  logic [0:0] _0099__C0 ;
  logic [0:0] _0099__R0 ;
  logic [0:0] _0099__X0 ;
  logic [0:0] and_dcpl_35_C0 ;
  logic [0:0] and_dcpl_35_R0 ;
  logic [0:0] and_dcpl_35_X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_T = _0099__T | and_dcpl_35_T ;
  assign _0099__C0 = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_C ;
  assign _0099__X0 = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_X ;
  assign and_dcpl_35_C0 = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_C ;
  assign and_dcpl_35_X0 = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_X ;
  assign _0099__R0 = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_R | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_C & and_dcpl_35_T ) & { 1{ and_dcpl_35 != 1'b1 }} ;
  assign and_dcpl_35_R0 = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_R | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_C & _0099__T ) & { 1{ _0099_ != 1'b1 }} ;
  assign _0317_ = io_read_cfg_precision_rsc_svs_st_5[0] | chn_data_out_rsci_bawt;
  assign _0317__S = 0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_C5 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_R5 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_X5 ;
  logic [0:0] chn_data_out_rsci_bawt_C3 ;
  logic [0:0] chn_data_out_rsci_bawt_R3 ;
  logic [0:0] chn_data_out_rsci_bawt_X3 ;
  assign _0317__T = io_read_cfg_precision_rsc_svs_st_5_T [0] | chn_data_out_rsci_bawt_T ;
  assign io_read_cfg_precision_rsc_svs_st_5_C5 [0] = _0317__C ;
  assign io_read_cfg_precision_rsc_svs_st_5_X5 [0] = _0317__X ;
  assign chn_data_out_rsci_bawt_C3 = _0317__C ;
  assign chn_data_out_rsci_bawt_X3 = _0317__X ;
  assign io_read_cfg_precision_rsc_svs_st_5_R5 [0] = ( _0317__R | _0317__C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign chn_data_out_rsci_bawt_R3 = ( _0317__R | _0317__C & io_read_cfg_precision_rsc_svs_st_5_T [0] ) & { 1{ io_read_cfg_precision_rsc_svs_st_5[0] != 1'b1 }} ;
  assign or_144_nl = _0317_ | _0240_;
  assign or_144_nl_S = 0 ;
  logic [0:0] _0317__C0 ;
  logic [0:0] _0317__R0 ;
  logic [0:0] _0317__X0 ;
  logic [0:0] _0240__C1 ;
  logic [0:0] _0240__R1 ;
  logic [0:0] _0240__X1 ;
  assign or_144_nl_T = _0317__T | _0240__T ;
  assign _0317__C0 = or_144_nl_C ;
  assign _0317__X0 = or_144_nl_X ;
  assign _0240__C1 = or_144_nl_C ;
  assign _0240__X1 = or_144_nl_X ;
  assign _0317__R0 = ( or_144_nl_R | or_144_nl_C & _0240__T ) & { 1{ _0240_ != 1'b1 }} ;
  assign _0240__R1 = ( or_144_nl_R | or_144_nl_C & _0317__T ) & { 1{ _0317_ != 1'b1 }} ;
  assign _0318_ = _0242_ | chn_data_out_rsci_bawt;
  assign _0318__S = 0 ;
  logic [0:0] _0242__C2 ;
  logic [0:0] _0242__R2 ;
  logic [0:0] _0242__X2 ;
  logic [0:0] chn_data_out_rsci_bawt_C4 ;
  logic [0:0] chn_data_out_rsci_bawt_R4 ;
  logic [0:0] chn_data_out_rsci_bawt_X4 ;
  assign _0318__T = _0242__T | chn_data_out_rsci_bawt_T ;
  assign _0242__C2 = _0318__C ;
  assign _0242__X2 = _0318__X ;
  assign chn_data_out_rsci_bawt_C4 = _0318__C ;
  assign chn_data_out_rsci_bawt_X4 = _0318__X ;
  assign _0242__R2 = ( _0318__R | _0318__C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign chn_data_out_rsci_bawt_R4 = ( _0318__R | _0318__C & _0242__T ) & { 1{ _0242_ != 1'b1 }} ;
  assign _0319_ = _0318_ | _0240_;
  assign _0319__S = 0 ;
  logic [0:0] _0318__C0 ;
  logic [0:0] _0318__R0 ;
  logic [0:0] _0318__X0 ;
  logic [0:0] _0240__C2 ;
  logic [0:0] _0240__R2 ;
  logic [0:0] _0240__X2 ;
  assign _0319__T = _0318__T | _0240__T ;
  assign _0318__C0 = _0319__C ;
  assign _0318__X0 = _0319__X ;
  assign _0240__C2 = _0319__C ;
  assign _0240__X2 = _0319__X ;
  assign _0318__R0 = ( _0319__R | _0319__C & _0240__T ) & { 1{ _0240_ != 1'b1 }} ;
  assign _0240__R2 = ( _0319__R | _0319__C & _0318__T ) & { 1{ _0318_ != 1'b1 }} ;
  assign _0320_ = or_144_nl | nor_tmp_42;
  assign _0320__S = 0 ;
  logic [0:0] or_144_nl_C0 ;
  logic [0:0] or_144_nl_R0 ;
  logic [0:0] or_144_nl_X0 ;
  logic [0:0] nor_tmp_42_C5 ;
  logic [0:0] nor_tmp_42_R5 ;
  logic [0:0] nor_tmp_42_X5 ;
  assign _0320__T = or_144_nl_T | nor_tmp_42_T ;
  assign or_144_nl_C0 = _0320__C ;
  assign or_144_nl_X0 = _0320__X ;
  assign nor_tmp_42_C5 = _0320__C ;
  assign nor_tmp_42_X5 = _0320__X ;
  assign or_144_nl_R0 = ( _0320__R | _0320__C & nor_tmp_42_T ) & { 1{ nor_tmp_42 != 1'b1 }} ;
  assign nor_tmp_42_R5 = ( _0320__R | _0320__C & or_144_nl_T ) & { 1{ or_144_nl != 1'b1 }} ;
  assign or_148_nl = chn_data_out_rsci_bawt | _0244_;
  assign or_148_nl_S = 0 ;
  logic [0:0] chn_data_out_rsci_bawt_C5 ;
  logic [0:0] chn_data_out_rsci_bawt_R5 ;
  logic [0:0] chn_data_out_rsci_bawt_X5 ;
  logic [0:0] _0244__C0 ;
  logic [0:0] _0244__R0 ;
  logic [0:0] _0244__X0 ;
  assign or_148_nl_T = chn_data_out_rsci_bawt_T | _0244__T ;
  assign chn_data_out_rsci_bawt_C5 = or_148_nl_C ;
  assign chn_data_out_rsci_bawt_X5 = or_148_nl_X ;
  assign _0244__C0 = or_148_nl_C ;
  assign _0244__X0 = or_148_nl_X ;
  assign chn_data_out_rsci_bawt_R5 = ( or_148_nl_R | or_148_nl_C & _0244__T ) & { 1{ _0244_ != 1'b1 }} ;
  assign _0244__R0 = ( or_148_nl_R | or_148_nl_C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign _0321_ = chn_data_out_rsci_bawt | not_tmp_24;
  assign _0321__S = 0 ;
  logic [0:0] chn_data_out_rsci_bawt_C6 ;
  logic [0:0] chn_data_out_rsci_bawt_R6 ;
  logic [0:0] chn_data_out_rsci_bawt_X6 ;
  logic [0:0] not_tmp_24_C0 ;
  logic [0:0] not_tmp_24_R0 ;
  logic [0:0] not_tmp_24_X0 ;
  assign _0321__T = chn_data_out_rsci_bawt_T | not_tmp_24_T ;
  assign chn_data_out_rsci_bawt_C6 = _0321__C ;
  assign chn_data_out_rsci_bawt_X6 = _0321__X ;
  assign not_tmp_24_C0 = _0321__C ;
  assign not_tmp_24_X0 = _0321__X ;
  assign chn_data_out_rsci_bawt_R6 = ( _0321__R | _0321__C & not_tmp_24_T ) & { 1{ not_tmp_24 != 1'b1 }} ;
  assign not_tmp_24_R0 = ( _0321__R | _0321__C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse = and_dcpl_40 | and_dcpl_41;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_S = 0 ;
  logic [0:0] and_dcpl_40_C0 ;
  logic [0:0] and_dcpl_40_R0 ;
  logic [0:0] and_dcpl_40_X0 ;
  logic [0:0] and_dcpl_41_C0 ;
  logic [0:0] and_dcpl_41_R0 ;
  logic [0:0] and_dcpl_41_X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_T = and_dcpl_40_T | and_dcpl_41_T ;
  assign and_dcpl_40_C0 = FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_C ;
  assign and_dcpl_40_X0 = FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_X ;
  assign and_dcpl_41_C0 = FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_C ;
  assign and_dcpl_41_X0 = FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_X ;
  assign and_dcpl_40_R0 = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_R | FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_C & and_dcpl_41_T ) & { 1{ and_dcpl_41 != 1'b1 }} ;
  assign and_dcpl_41_R0 = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_R | FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_C & and_dcpl_40_T ) & { 1{ and_dcpl_40 != 1'b1 }} ;
  assign or_69_nl = _0238_ | or_dcpl_10;
  assign or_69_nl_S = 0 ;
  logic [0:0] _0238__C2 ;
  logic [0:0] _0238__R2 ;
  logic [0:0] _0238__X2 ;
  logic [0:0] or_dcpl_10_C1 ;
  logic [0:0] or_dcpl_10_R1 ;
  logic [0:0] or_dcpl_10_X1 ;
  assign or_69_nl_T = _0238__T | or_dcpl_10_T ;
  assign _0238__C2 = or_69_nl_C ;
  assign _0238__X2 = or_69_nl_X ;
  assign or_dcpl_10_C1 = or_69_nl_C ;
  assign or_dcpl_10_X1 = or_69_nl_X ;
  assign _0238__R2 = ( or_69_nl_R | or_69_nl_C & or_dcpl_10_T ) & { 1{ or_dcpl_10 != 1'b1 }} ;
  assign or_dcpl_10_R1 = ( or_69_nl_R | or_69_nl_C & _0238__T ) & { 1{ _0238_ != 1'b1 }} ;
  assign _0322_ = or_69_nl | chn_data_out_rsci_bawt;
  assign _0322__S = 0 ;
  logic [0:0] or_69_nl_C1 ;
  logic [0:0] or_69_nl_R1 ;
  logic [0:0] or_69_nl_X1 ;
  logic [0:0] chn_data_out_rsci_bawt_C7 ;
  logic [0:0] chn_data_out_rsci_bawt_R7 ;
  logic [0:0] chn_data_out_rsci_bawt_X7 ;
  assign _0322__T = or_69_nl_T | chn_data_out_rsci_bawt_T ;
  assign or_69_nl_C1 = _0322__C ;
  assign or_69_nl_X1 = _0322__X ;
  assign chn_data_out_rsci_bawt_C7 = _0322__C ;
  assign chn_data_out_rsci_bawt_X7 = _0322__X ;
  assign or_69_nl_R1 = ( _0322__R | _0322__C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign chn_data_out_rsci_bawt_R7 = ( _0322__R | _0322__C & or_69_nl_T ) & { 1{ or_69_nl != 1'b1 }} ;
  assign _0323_ = _0322_ | _0240_;
  assign _0323__S = 0 ;
  logic [0:0] _0322__C0 ;
  logic [0:0] _0322__R0 ;
  logic [0:0] _0322__X0 ;
  logic [0:0] _0240__C3 ;
  logic [0:0] _0240__R3 ;
  logic [0:0] _0240__X3 ;
  assign _0323__T = _0322__T | _0240__T ;
  assign _0322__C0 = _0323__C ;
  assign _0322__X0 = _0323__X ;
  assign _0240__C3 = _0323__C ;
  assign _0240__X3 = _0323__X ;
  assign _0322__R0 = ( _0323__R | _0323__C & _0240__T ) & { 1{ _0240_ != 1'b1 }} ;
  assign _0240__R3 = ( _0323__R | _0323__C & _0322__T ) & { 1{ _0322_ != 1'b1 }} ;
  assign _0324_ = io_read_cfg_precision_rsc_svs_st_5[1] | _0245_;
  assign _0324__S = 0 ;
  logic [0:0] _0245__C0 ;
  logic [0:0] _0245__R0 ;
  logic [0:0] _0245__X0 ;
  assign _0324__T = io_read_cfg_precision_rsc_svs_st_5_T [1] | _0245__T ;
  assign io_read_cfg_precision_rsc_svs_st_5_C5 [1] = _0324__C ;
  assign io_read_cfg_precision_rsc_svs_st_5_X5 [1] = _0324__X ;
  assign _0245__C0 = _0324__C ;
  assign _0245__X0 = _0324__X ;
  assign io_read_cfg_precision_rsc_svs_st_5_R5 [1] = ( _0324__R | _0324__C & _0245__T ) & { 1{ _0245_ != 1'b1 }} ;
  assign _0245__R0 = ( _0324__R | _0324__C & io_read_cfg_precision_rsc_svs_st_5_T [1] ) & { 1{ io_read_cfg_precision_rsc_svs_st_5[1] != 1'b1 }} ;
  assign or_152_nl = io_read_cfg_precision_rsc_svs_st_5[1] | and_dcpl_22;
  assign or_152_nl_S = 0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_C6 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_R6 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_X6 ;
  logic [0:0] and_dcpl_22_C2 ;
  logic [0:0] and_dcpl_22_R2 ;
  logic [0:0] and_dcpl_22_X2 ;
  assign or_152_nl_T = io_read_cfg_precision_rsc_svs_st_5_T [1] | and_dcpl_22_T ;
  assign io_read_cfg_precision_rsc_svs_st_5_C6 [1] = or_152_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_5_X6 [1] = or_152_nl_X ;
  assign and_dcpl_22_C2 = or_152_nl_C ;
  assign and_dcpl_22_X2 = or_152_nl_X ;
  assign io_read_cfg_precision_rsc_svs_st_5_R6 [1] = ( or_152_nl_R | or_152_nl_C & and_dcpl_22_T ) & { 1{ and_dcpl_22 != 1'b1 }} ;
  assign and_dcpl_22_R2 = ( or_152_nl_R | or_152_nl_C & io_read_cfg_precision_rsc_svs_st_5_T [1] ) & { 1{ io_read_cfg_precision_rsc_svs_st_5[1] != 1'b1 }} ;
  assign or_153_nl = nor_10_cse | nor_tmp_42;
  assign or_153_nl_S = 0 ;
  logic [0:0] nor_10_cse_C1 ;
  logic [0:0] nor_10_cse_R1 ;
  logic [0:0] nor_10_cse_X1 ;
  logic [0:0] nor_tmp_42_C6 ;
  logic [0:0] nor_tmp_42_R6 ;
  logic [0:0] nor_tmp_42_X6 ;
  assign or_153_nl_T = nor_10_cse_T | nor_tmp_42_T ;
  assign nor_10_cse_C1 = or_153_nl_C ;
  assign nor_10_cse_X1 = or_153_nl_X ;
  assign nor_tmp_42_C6 = or_153_nl_C ;
  assign nor_tmp_42_X6 = or_153_nl_X ;
  assign nor_10_cse_R1 = ( or_153_nl_R | or_153_nl_C & nor_tmp_42_T ) & { 1{ nor_tmp_42 != 1'b1 }} ;
  assign nor_tmp_42_R6 = ( or_153_nl_R | or_153_nl_C & nor_10_cse_T ) & { 1{ nor_10_cse != 1'b1 }} ;
  assign or_209_cse = nor_tmp_42 | or_28_cse;
  assign or_209_cse_S = 0 ;
  logic [0:0] nor_tmp_42_C7 ;
  logic [0:0] nor_tmp_42_R7 ;
  logic [0:0] nor_tmp_42_X7 ;
  logic [0:0] or_28_cse_C2 ;
  logic [0:0] or_28_cse_R2 ;
  logic [0:0] or_28_cse_X2 ;
  assign or_209_cse_T = nor_tmp_42_T | or_28_cse_T ;
  assign nor_tmp_42_C7 = or_209_cse_C ;
  assign nor_tmp_42_X7 = or_209_cse_X ;
  assign or_28_cse_C2 = or_209_cse_C ;
  assign or_28_cse_X2 = or_209_cse_X ;
  assign nor_tmp_42_R7 = ( or_209_cse_R | or_209_cse_C & or_28_cse_T ) & { 1{ or_28_cse != 1'b1 }} ;
  assign or_28_cse_R2 = ( or_209_cse_R | or_209_cse_C & nor_tmp_42_T ) & { 1{ nor_tmp_42 != 1'b1 }} ;
  assign _0325_ = or_2_cse | nor_tmp_42;
  assign _0325__S = 0 ;
  logic [0:0] or_2_cse_C29 ;
  logic [0:0] or_2_cse_R29 ;
  logic [0:0] or_2_cse_X29 ;
  logic [0:0] nor_tmp_42_C8 ;
  logic [0:0] nor_tmp_42_R8 ;
  logic [0:0] nor_tmp_42_X8 ;
  assign _0325__T = or_2_cse_T | nor_tmp_42_T ;
  assign or_2_cse_C29 = _0325__C ;
  assign or_2_cse_X29 = _0325__X ;
  assign nor_tmp_42_C8 = _0325__C ;
  assign nor_tmp_42_X8 = _0325__X ;
  assign or_2_cse_R29 = ( _0325__R | _0325__C & nor_tmp_42_T ) & { 1{ nor_tmp_42 != 1'b1 }} ;
  assign nor_tmp_42_R8 = ( _0325__R | _0325__C & or_2_cse_T ) & { 1{ or_2_cse != 1'b1 }} ;
  assign or_100_nl = _0325_ | not_tmp_57;
  assign or_100_nl_S = 0 ;
  logic [0:0] _0325__C0 ;
  logic [0:0] _0325__R0 ;
  logic [0:0] _0325__X0 ;
  logic [0:0] not_tmp_57_C0 ;
  logic [0:0] not_tmp_57_R0 ;
  logic [0:0] not_tmp_57_X0 ;
  assign or_100_nl_T = _0325__T | not_tmp_57_T ;
  assign _0325__C0 = or_100_nl_C ;
  assign _0325__X0 = or_100_nl_X ;
  assign not_tmp_57_C0 = or_100_nl_C ;
  assign not_tmp_57_X0 = or_100_nl_X ;
  assign _0325__R0 = ( or_100_nl_R | or_100_nl_C & not_tmp_57_T ) & { 1{ not_tmp_57 != 1'b1 }} ;
  assign not_tmp_57_R0 = ( or_100_nl_R | or_100_nl_C & _0325__T ) & { 1{ _0325_ != 1'b1 }} ;
  assign _0326_ = _0248_ | _0227_;
  assign _0326__S = 0 ;
  logic [0:0] _0248__C1 ;
  logic [0:0] _0248__R1 ;
  logic [0:0] _0248__X1 ;
  logic [0:0] _0227__C0 ;
  logic [0:0] _0227__R0 ;
  logic [0:0] _0227__X0 ;
  assign _0326__T = _0248__T | _0227__T ;
  assign _0248__C1 = _0326__C ;
  assign _0248__X1 = _0326__X ;
  assign _0227__C0 = _0326__C ;
  assign _0227__X0 = _0326__X ;
  assign _0248__R1 = ( _0326__R | _0326__C & _0227__T ) & { 1{ _0227_ != 1'b1 }} ;
  assign _0227__R0 = ( _0326__R | _0326__C & _0248__T ) & { 1{ _0248_ != 1'b1 }} ;
  assign _0327_ = _0326_ | _0249_;
  assign _0327__S = 0 ;
  logic [0:0] _0326__C0 ;
  logic [0:0] _0326__R0 ;
  logic [0:0] _0326__X0 ;
  logic [0:0] _0249__C0 ;
  logic [0:0] _0249__R0 ;
  logic [0:0] _0249__X0 ;
  assign _0327__T = _0326__T | _0249__T ;
  assign _0326__C0 = _0327__C ;
  assign _0326__X0 = _0327__X ;
  assign _0249__C0 = _0327__C ;
  assign _0249__X0 = _0327__X ;
  assign _0326__R0 = ( _0327__R | _0327__C & _0249__T ) & { 1{ _0249_ != 1'b1 }} ;
  assign _0249__R0 = ( _0327__R | _0327__C & _0326__T ) & { 1{ _0326_ != 1'b1 }} ;
  assign or_8_nl = _0327_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3;
  assign or_8_nl_S = 0 ;
  logic [0:0] _0327__C0 ;
  logic [0:0] _0327__R0 ;
  logic [0:0] _0327__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X1 ;
  assign or_8_nl_T = _0327__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_T ;
  assign _0327__C0 = or_8_nl_C ;
  assign _0327__X0 = or_8_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C1 = or_8_nl_C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X1 = or_8_nl_X ;
  assign _0327__R0 = ( or_8_nl_R | or_8_nl_C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3 != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R1 = ( or_8_nl_R | or_8_nl_C & _0327__T ) & { 1{ _0327_ != 1'b1 }} ;
  assign _0328_ = or_8_nl | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3;
  assign _0328__S = 0 ;
  logic [0:0] or_8_nl_C0 ;
  logic [0:0] or_8_nl_R0 ;
  logic [0:0] or_8_nl_X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X0 ;
  assign _0328__T = or_8_nl_T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_T ;
  assign or_8_nl_C0 = _0328__C ;
  assign or_8_nl_X0 = _0328__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C0 = _0328__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X0 = _0328__X ;
  assign or_8_nl_R0 = ( _0328__R | _0328__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3 != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R0 = ( _0328__R | _0328__C & or_8_nl_T ) & { 1{ or_8_nl != 1'b1 }} ;
  assign _0329_ = _0328_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3;
  assign _0329__S = 0 ;
  logic [0:0] _0328__C0 ;
  logic [0:0] _0328__R0 ;
  logic [0:0] _0328__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X0 ;
  assign _0329__T = _0328__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_T ;
  assign _0328__C0 = _0329__C ;
  assign _0328__X0 = _0329__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C0 = _0329__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X0 = _0329__X ;
  assign _0328__R0 = ( _0329__R | _0329__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3 != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R0 = ( _0329__R | _0329__C & _0328__T ) & { 1{ _0328_ != 1'b1 }} ;
  assign _0330_ = _0329_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3;
  assign _0330__S = 0 ;
  logic [0:0] _0329__C0 ;
  logic [0:0] _0329__R0 ;
  logic [0:0] _0329__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X0 ;
  assign _0330__T = _0329__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_T ;
  assign _0329__C0 = _0330__C ;
  assign _0329__X0 = _0330__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C0 = _0330__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X0 = _0330__X ;
  assign _0329__R0 = ( _0330__R | _0330__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3 != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R0 = ( _0330__R | _0330__C & _0329__T ) & { 1{ _0329_ != 1'b1 }} ;
  assign _0331_ = _0251_ | _0228_;
  assign _0331__S = 0 ;
  logic [0:0] _0251__C1 ;
  logic [0:0] _0251__R1 ;
  logic [0:0] _0251__X1 ;
  logic [0:0] _0228__C0 ;
  logic [0:0] _0228__R0 ;
  logic [0:0] _0228__X0 ;
  assign _0331__T = _0251__T | _0228__T ;
  assign _0251__C1 = _0331__C ;
  assign _0251__X1 = _0331__X ;
  assign _0228__C0 = _0331__C ;
  assign _0228__X0 = _0331__X ;
  assign _0251__R1 = ( _0331__R | _0331__C & _0228__T ) & { 1{ _0228_ != 1'b1 }} ;
  assign _0228__R0 = ( _0331__R | _0331__C & _0251__T ) & { 1{ _0251_ != 1'b1 }} ;
  assign _0332_ = _0331_ | _0252_;
  assign _0332__S = 0 ;
  logic [0:0] _0331__C0 ;
  logic [0:0] _0331__R0 ;
  logic [0:0] _0331__X0 ;
  logic [0:0] _0252__C0 ;
  logic [0:0] _0252__R0 ;
  logic [0:0] _0252__X0 ;
  assign _0332__T = _0331__T | _0252__T ;
  assign _0331__C0 = _0332__C ;
  assign _0331__X0 = _0332__X ;
  assign _0252__C0 = _0332__C ;
  assign _0252__X0 = _0332__X ;
  assign _0331__R0 = ( _0332__R | _0332__C & _0252__T ) & { 1{ _0252_ != 1'b1 }} ;
  assign _0252__R0 = ( _0332__R | _0332__C & _0331__T ) & { 1{ _0331_ != 1'b1 }} ;
  assign _0333_ = _0332_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4;
  assign _0333__S = 0 ;
  logic [0:0] _0332__C0 ;
  logic [0:0] _0332__R0 ;
  logic [0:0] _0332__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X1 ;
  assign _0333__T = _0332__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_T ;
  assign _0332__C0 = _0333__C ;
  assign _0332__X0 = _0333__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_C1 = _0333__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X1 = _0333__X ;
  assign _0332__R0 = ( _0333__R | _0333__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4 != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_R1 = ( _0333__R | _0333__C & _0332__T ) & { 1{ _0332_ != 1'b1 }} ;
  assign _0334_ = _0333_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4;
  assign _0334__S = 0 ;
  logic [0:0] _0333__C0 ;
  logic [0:0] _0333__R0 ;
  logic [0:0] _0333__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X1 ;
  assign _0334__T = _0333__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_T ;
  assign _0333__C0 = _0334__C ;
  assign _0333__X0 = _0334__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_C1 = _0334__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X1 = _0334__X ;
  assign _0333__R0 = ( _0334__R | _0334__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4 != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_R1 = ( _0334__R | _0334__C & _0333__T ) & { 1{ _0333_ != 1'b1 }} ;
  assign _0335_ = _0334_ | nor_tmp_42;
  assign _0335__S = 0 ;
  logic [0:0] _0334__C0 ;
  logic [0:0] _0334__R0 ;
  logic [0:0] _0334__X0 ;
  logic [0:0] nor_tmp_42_C9 ;
  logic [0:0] nor_tmp_42_R9 ;
  logic [0:0] nor_tmp_42_X9 ;
  assign _0335__T = _0334__T | nor_tmp_42_T ;
  assign _0334__C0 = _0335__C ;
  assign _0334__X0 = _0335__X ;
  assign nor_tmp_42_C9 = _0335__C ;
  assign nor_tmp_42_X9 = _0335__X ;
  assign _0334__R0 = ( _0335__R | _0335__C & nor_tmp_42_T ) & { 1{ nor_tmp_42 != 1'b1 }} ;
  assign nor_tmp_42_R9 = ( _0335__R | _0335__C & _0334__T ) & { 1{ _0334_ != 1'b1 }} ;
  assign _0336_ = _0335_ | _0253_;
  assign _0336__S = 0 ;
  logic [0:0] _0335__C0 ;
  logic [0:0] _0335__R0 ;
  logic [0:0] _0335__X0 ;
  logic [0:0] _0253__C0 ;
  logic [0:0] _0253__R0 ;
  logic [0:0] _0253__X0 ;
  assign _0336__T = _0335__T | _0253__T ;
  assign _0335__C0 = _0336__C ;
  assign _0335__X0 = _0336__X ;
  assign _0253__C0 = _0336__C ;
  assign _0253__X0 = _0336__X ;
  assign _0335__R0 = ( _0336__R | _0336__C & _0253__T ) & { 1{ _0253_ != 1'b1 }} ;
  assign _0253__R0 = ( _0336__R | _0336__C & _0335__T ) & { 1{ _0335_ != 1'b1 }} ;
  assign _0337_ = _0336_ | IsNaN_6U_10U_land_lpi_1_dfm_4;
  assign _0337__S = 0 ;
  logic [0:0] _0336__C0 ;
  logic [0:0] _0336__R0 ;
  logic [0:0] _0336__X0 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_C1 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_R1 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_X1 ;
  assign _0337__T = _0336__T | IsNaN_6U_10U_land_lpi_1_dfm_4_T ;
  assign _0336__C0 = _0337__C ;
  assign _0336__X0 = _0337__X ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_C1 = _0337__C ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_X1 = _0337__X ;
  assign _0336__R0 = ( _0337__R | _0337__C & IsNaN_6U_10U_land_lpi_1_dfm_4_T ) & { 1{ IsNaN_6U_10U_land_lpi_1_dfm_4 != 1'b1 }} ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_R1 = ( _0337__R | _0337__C & _0336__T ) & { 1{ _0336_ != 1'b1 }} ;
  assign _0338_ = _0337_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4;
  assign _0338__S = 0 ;
  logic [0:0] _0337__C0 ;
  logic [0:0] _0337__R0 ;
  logic [0:0] _0337__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X1 ;
  assign _0338__T = _0337__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_T ;
  assign _0337__C0 = _0338__C ;
  assign _0337__X0 = _0338__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C1 = _0338__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X1 = _0338__X ;
  assign _0337__R0 = ( _0338__R | _0338__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R1 = ( _0338__R | _0338__C & _0337__T ) & { 1{ _0337_ != 1'b1 }} ;
  assign _0339_ = _0338_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4;
  assign _0339__S = 0 ;
  logic [0:0] _0338__C0 ;
  logic [0:0] _0338__R0 ;
  logic [0:0] _0338__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X1 ;
  assign _0339__T = _0338__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T ;
  assign _0338__C0 = _0339__C ;
  assign _0338__X0 = _0339__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C1 = _0339__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X1 = _0339__X ;
  assign _0338__R0 = ( _0339__R | _0339__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R1 = ( _0339__R | _0339__C & _0338__T ) & { 1{ _0338_ != 1'b1 }} ;
  assign _0340_ = or_28_cse | chn_data_out_rsci_bawt;
  assign _0340__S = 0 ;
  logic [0:0] or_28_cse_C3 ;
  logic [0:0] or_28_cse_R3 ;
  logic [0:0] or_28_cse_X3 ;
  logic [0:0] chn_data_out_rsci_bawt_C8 ;
  logic [0:0] chn_data_out_rsci_bawt_R8 ;
  logic [0:0] chn_data_out_rsci_bawt_X8 ;
  assign _0340__T = or_28_cse_T | chn_data_out_rsci_bawt_T ;
  assign or_28_cse_C3 = _0340__C ;
  assign or_28_cse_X3 = _0340__X ;
  assign chn_data_out_rsci_bawt_C8 = _0340__C ;
  assign chn_data_out_rsci_bawt_X8 = _0340__X ;
  assign or_28_cse_R3 = ( _0340__R | _0340__C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign chn_data_out_rsci_bawt_R8 = ( _0340__R | _0340__C & or_28_cse_T ) & { 1{ or_28_cse != 1'b1 }} ;
  assign _0341_ = _0340_ | not_tmp_24;
  assign _0341__S = 0 ;
  logic [0:0] _0340__C0 ;
  logic [0:0] _0340__R0 ;
  logic [0:0] _0340__X0 ;
  logic [0:0] not_tmp_24_C1 ;
  logic [0:0] not_tmp_24_R1 ;
  logic [0:0] not_tmp_24_X1 ;
  assign _0341__T = _0340__T | not_tmp_24_T ;
  assign _0340__C0 = _0341__C ;
  assign _0340__X0 = _0341__X ;
  assign not_tmp_24_C1 = _0341__C ;
  assign not_tmp_24_X1 = _0341__X ;
  assign _0340__R0 = ( _0341__R | _0341__C & not_tmp_24_T ) & { 1{ not_tmp_24 != 1'b1 }} ;
  assign not_tmp_24_R1 = ( _0341__R | _0341__C & _0340__T ) & { 1{ _0340_ != 1'b1 }} ;
  assign _0342_ = _0254_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign _0342__S = 0 ;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R0 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R0 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R0 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R0 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R0 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X0 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X0 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X0 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X0 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X0 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C0 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C0 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C0 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C0 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C0 [4] } = 0;
  logic [0:0] _0254__C1 ;
  logic [0:0] _0254__R1 ;
  logic [0:0] _0254__X1 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C1 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R1 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X1 ;
  assign _0342__T = _0254__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T [5] ;
  assign _0254__C1 = _0342__C ;
  assign _0254__X1 = _0342__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C1 [5] = _0342__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X1 [5] = _0342__X ;
  assign _0254__R1 = ( _0342__R | _0342__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T [5] ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5] != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R1 [5] = ( _0342__R | _0342__C & _0254__T ) & { 1{ _0254_ != 1'b1 }} ;
  assign _0343_ = or_64_cse | _0256_;
  assign _0343__S = 0 ;
  logic [0:0] or_64_cse_C0 ;
  logic [0:0] or_64_cse_R0 ;
  logic [0:0] or_64_cse_X0 ;
  logic [0:0] _0256__C1 ;
  logic [0:0] _0256__R1 ;
  logic [0:0] _0256__X1 ;
  assign _0343__T = or_64_cse_T | _0256__T ;
  assign or_64_cse_C0 = _0343__C ;
  assign or_64_cse_X0 = _0343__X ;
  assign _0256__C1 = _0343__C ;
  assign _0256__X1 = _0343__X ;
  assign or_64_cse_R0 = ( _0343__R | _0343__C & _0256__T ) & { 1{ _0256_ != 1'b1 }} ;
  assign _0256__R1 = ( _0343__R | _0343__C & or_64_cse_T ) & { 1{ or_64_cse != 1'b1 }} ;
  assign _0344_ = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[15] | IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva;
  assign _0344__S = 0 ;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [0], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [1], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [2], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [3], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [4], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [5], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [6], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [7], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [8], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [9], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [10], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [11], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [12], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [13], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [14], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 [50:50] } = 0;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [0], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [1], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [2], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [3], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [4], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [5], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [6], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [7], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [8], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [9], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [10], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [11], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [12], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [13], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [14], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 [50:50] } = 0;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [0], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [1], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [2], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [3], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [4], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [5], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [6], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [7], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [8], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [9], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [10], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [11], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [12], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [13], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [14], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 [50:50] } = 0;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 ;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 ;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C0 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_R0 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X0 ;
  assign _0344__T = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T [15] | IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_T ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [15] = _0344__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [15] = _0344__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C0 = _0344__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X0 = _0344__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [15] = ( _0344__R | _0344__C & IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_T ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_R0 = ( _0344__R | _0344__C & IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T [15] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[15] != 1'b1 }} ;
  assign _0345_ = _0258_ | IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva;
  assign _0345__S = 0 ;
  logic [0:0] _0258__C0 ;
  logic [0:0] _0258__R0 ;
  logic [0:0] _0258__X0 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_C0 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_R0 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_X0 ;
  assign _0345__T = _0258__T | IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_T ;
  assign _0258__C0 = _0345__C ;
  assign _0258__X0 = _0345__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_C0 = _0345__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_X0 = _0345__X ;
  assign _0258__R0 = ( _0345__R | _0345__C & IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_T ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_R0 = ( _0345__R | _0345__C & _0258__T ) & { 1{ _0258_ != 1'b1 }} ;
  assign _0346_ = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[0] | IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva;
  assign _0346__S = 0 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_C1 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_R1 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_X1 ;
  assign _0346__T = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T [0] | IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_T ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [0] = _0346__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [0] = _0346__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_C1 = _0346__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_X1 = _0346__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [0] = ( _0346__R | _0346__C & IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_T ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_R1 = ( _0346__R | _0346__C & IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T [0] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[0] != 1'b1 }} ;
  assign _0347_ = _0259_ | IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva;
  assign _0347__S = 0 ;
  logic [0:0] _0259__C0 ;
  logic [0:0] _0259__R0 ;
  logic [0:0] _0259__X0 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C1 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_R1 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X1 ;
  assign _0347__T = _0259__T | IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_T ;
  assign _0259__C0 = _0347__C ;
  assign _0259__X0 = _0347__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C1 = _0347__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X1 = _0347__X ;
  assign _0259__R0 = ( _0347__R | _0347__C & IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_T ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_R1 = ( _0347__R | _0347__C & _0259__T ) & { 1{ _0259_ != 1'b1 }} ;
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0 = _0212_ | _0213_;
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_S = 0 ;
  logic [0:0] _0212__C0 ;
  logic [0:0] _0212__R0 ;
  logic [0:0] _0212__X0 ;
  logic [0:0] _0213__C0 ;
  logic [0:0] _0213__R0 ;
  logic [0:0] _0213__X0 ;
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_T = _0212__T | _0213__T ;
  assign _0212__C0 = IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_C ;
  assign _0212__X0 = IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_X ;
  assign _0213__C0 = IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_C ;
  assign _0213__X0 = IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_X ;
  assign _0212__R0 = ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_R | IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_C & _0213__T ) & { 1{ _0213_ != 1'b1 }} ;
  assign _0213__R0 = ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_R | IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_C & _0212__T ) & { 1{ _0212_ != 1'b1 }} ;
  assign _0348_ = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[42] | _0260_;
  assign _0348__S = 0 ;
  logic [0:0] _0260__C0 ;
  logic [0:0] _0260__R0 ;
  logic [0:0] _0260__X0 ;
  assign _0348__T = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [42] | _0260__T ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C1 [42] = _0348__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X1 [42] = _0348__X ;
  assign _0260__C0 = _0348__C ;
  assign _0260__X0 = _0348__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R1 [42] = ( _0348__R | _0348__C & _0260__T ) & { 1{ _0260_ != 1'b1 }} ;
  assign _0260__R0 = ( _0348__R | _0348__C & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [42] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[42] != 1'b1 }} ;
  assign _0349_ = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[42] | _0261_;
  assign _0349__S = 0 ;
  logic [0:0] _0261__C0 ;
  logic [0:0] _0261__R0 ;
  logic [0:0] _0261__X0 ;
  assign _0349__T = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [42] | _0261__T ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C1 [42] = _0349__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X1 [42] = _0349__X ;
  assign _0261__C0 = _0349__C ;
  assign _0261__X0 = _0349__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R1 [42] = ( _0349__R | _0349__C & _0261__T ) & { 1{ _0261_ != 1'b1 }} ;
  assign _0261__R0 = ( _0349__R | _0349__C & IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [42] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[42] != 1'b1 }} ;
  assign _0350_ = IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1 | and_135_cse;
  assign _0350__S = 0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_X0 ;
  logic [0:0] and_135_cse_C0 ;
  logic [0:0] and_135_cse_R0 ;
  logic [0:0] and_135_cse_X0 ;
  assign _0350__T = IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_T | and_135_cse_T ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_C0 = _0350__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_X0 = _0350__X ;
  assign and_135_cse_C0 = _0350__C ;
  assign and_135_cse_X0 = _0350__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_R0 = ( _0350__R | _0350__C & and_135_cse_T ) & { 1{ and_135_cse != 1'b1 }} ;
  assign and_135_cse_R0 = ( _0350__R | _0350__C & IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_T ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1 != 1'b1 }} ;
  assign _0351_ = _0262_ | IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2;
  assign _0351__S = 0 ;
  logic [0:0] _0262__C0 ;
  logic [0:0] _0262__R0 ;
  logic [0:0] _0262__X0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X0 ;
  assign _0351__T = _0262__T | IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_T ;
  assign _0262__C0 = _0351__C ;
  assign _0262__X0 = _0351__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_C0 = _0351__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X0 = _0351__X ;
  assign _0262__R0 = ( _0351__R | _0351__C & IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_T ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2 != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_R0 = ( _0351__R | _0351__C & _0262__T ) & { 1{ _0262_ != 1'b1 }} ;
  assign _0352_ = IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1 | IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2;
  assign _0352__S = 0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_X0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_C1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_R1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X1 ;
  assign _0352__T = IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_T | IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_T ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_C0 = _0352__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_X0 = _0352__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_C1 = _0352__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X1 = _0352__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_R0 = ( _0352__R | _0352__C & IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_T ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2 != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_R1 = ( _0352__R | _0352__C & IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_T ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1 != 1'b1 }} ;
  assign _0353_ = _0263_ | and_135_cse;
  assign _0353__S = 0 ;
  logic [0:0] _0263__C0 ;
  logic [0:0] _0263__R0 ;
  logic [0:0] _0263__X0 ;
  logic [0:0] and_135_cse_C1 ;
  logic [0:0] and_135_cse_R1 ;
  logic [0:0] and_135_cse_X1 ;
  assign _0353__T = _0263__T | and_135_cse_T ;
  assign _0263__C0 = _0353__C ;
  assign _0263__X0 = _0353__X ;
  assign and_135_cse_C1 = _0353__C ;
  assign and_135_cse_X1 = _0353__X ;
  assign _0263__R0 = ( _0353__R | _0353__C & and_135_cse_T ) & { 1{ and_135_cse != 1'b1 }} ;
  assign and_135_cse_R1 = ( _0353__R | _0353__C & _0263__T ) & { 1{ _0263_ != 1'b1 }} ;
  assign _0354_ = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1 | and_137_cse;
  assign _0354__S = 0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_X0 ;
  logic [0:0] and_137_cse_C0 ;
  logic [0:0] and_137_cse_R0 ;
  logic [0:0] and_137_cse_X0 ;
  assign _0354__T = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_T | and_137_cse_T ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_C0 = _0354__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_X0 = _0354__X ;
  assign and_137_cse_C0 = _0354__C ;
  assign and_137_cse_X0 = _0354__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_R0 = ( _0354__R | _0354__C & and_137_cse_T ) & { 1{ and_137_cse != 1'b1 }} ;
  assign and_137_cse_R0 = ( _0354__R | _0354__C & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_T ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1 != 1'b1 }} ;
  assign _0355_ = _0264_ | IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2;
  assign _0355__S = 0 ;
  logic [0:0] _0264__C0 ;
  logic [0:0] _0264__R0 ;
  logic [0:0] _0264__X0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X0 ;
  assign _0355__T = _0264__T | IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_T ;
  assign _0264__C0 = _0355__C ;
  assign _0264__X0 = _0355__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_C0 = _0355__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X0 = _0355__X ;
  assign _0264__R0 = ( _0355__R | _0355__C & IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_T ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2 != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_R0 = ( _0355__R | _0355__C & _0264__T ) & { 1{ _0264_ != 1'b1 }} ;
  assign _0356_ = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1 | IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2;
  assign _0356__S = 0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_X0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_C1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_R1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X1 ;
  assign _0356__T = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_T | IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_T ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_C0 = _0356__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_X0 = _0356__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_C1 = _0356__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X1 = _0356__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_R0 = ( _0356__R | _0356__C & IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_T ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2 != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_R1 = ( _0356__R | _0356__C & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_T ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1 != 1'b1 }} ;
  assign _0357_ = _0265_ | and_137_cse;
  assign _0357__S = 0 ;
  logic [0:0] _0265__C0 ;
  logic [0:0] _0265__R0 ;
  logic [0:0] _0265__X0 ;
  logic [0:0] and_137_cse_C1 ;
  logic [0:0] and_137_cse_R1 ;
  logic [0:0] and_137_cse_X1 ;
  assign _0357__T = _0265__T | and_137_cse_T ;
  assign _0265__C0 = _0357__C ;
  assign _0265__X0 = _0357__X ;
  assign and_137_cse_C1 = _0357__C ;
  assign and_137_cse_X1 = _0357__X ;
  assign _0265__R0 = ( _0357__R | _0357__C & and_137_cse_T ) & { 1{ and_137_cse != 1'b1 }} ;
  assign and_137_cse_R1 = ( _0357__R | _0357__C & _0265__T ) & { 1{ _0265_ != 1'b1 }} ;
  assign _0358_ = equal_tmp_2 | nor_tmp_43;
  assign _0358__S = 0 ;
  logic [0:0] equal_tmp_2_C17 ;
  logic [0:0] equal_tmp_2_R17 ;
  logic [0:0] equal_tmp_2_X17 ;
  logic [0:0] nor_tmp_43_C17 ;
  logic [0:0] nor_tmp_43_R17 ;
  logic [0:0] nor_tmp_43_X17 ;
  assign _0358__T = equal_tmp_2_T | nor_tmp_43_T ;
  assign equal_tmp_2_C17 = _0358__C ;
  assign equal_tmp_2_X17 = _0358__X ;
  assign nor_tmp_43_C17 = _0358__C ;
  assign nor_tmp_43_X17 = _0358__X ;
  assign equal_tmp_2_R17 = ( _0358__R | _0358__C & nor_tmp_43_T ) & { 1{ nor_tmp_43 != 1'b1 }} ;
  assign nor_tmp_43_R17 = ( _0358__R | _0358__C & equal_tmp_2_T ) & { 1{ equal_tmp_2 != 1'b1 }} ;
  assign _0359_ = IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[0] | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[1];
  assign _0359__S = 0 ;
  assign _0359__T = IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [0] | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [1] ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [0] = _0359__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [0] = _0359__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [1] = _0359__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [1] = _0359__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [0] = ( _0359__R | _0359__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [1] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[1] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [1] = ( _0359__R | _0359__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [0] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[0] != 1'b1 }} ;
  assign _0360_ = _0359_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[2];
  assign _0360__S = 0 ;
  logic [0:0] _0359__C0 ;
  logic [0:0] _0359__R0 ;
  logic [0:0] _0359__X0 ;
  assign _0360__T = _0359__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [2] ;
  assign _0359__C0 = _0360__C ;
  assign _0359__X0 = _0360__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [2] = _0360__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [2] = _0360__X ;
  assign _0359__R0 = ( _0360__R | _0360__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [2] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[2] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [2] = ( _0360__R | _0360__C & _0359__T ) & { 1{ _0359_ != 1'b1 }} ;
  assign _0361_ = _0360_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[3];
  assign _0361__S = 0 ;
  logic [0:0] _0360__C0 ;
  logic [0:0] _0360__R0 ;
  logic [0:0] _0360__X0 ;
  assign _0361__T = _0360__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [3] ;
  assign _0360__C0 = _0361__C ;
  assign _0360__X0 = _0361__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [3] = _0361__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [3] = _0361__X ;
  assign _0360__R0 = ( _0361__R | _0361__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [3] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[3] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [3] = ( _0361__R | _0361__C & _0360__T ) & { 1{ _0360_ != 1'b1 }} ;
  assign _0362_ = _0361_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[4];
  assign _0362__S = 0 ;
  logic [0:0] _0361__C0 ;
  logic [0:0] _0361__R0 ;
  logic [0:0] _0361__X0 ;
  assign _0362__T = _0361__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [4] ;
  assign _0361__C0 = _0362__C ;
  assign _0361__X0 = _0362__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [4] = _0362__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [4] = _0362__X ;
  assign _0361__R0 = ( _0362__R | _0362__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [4] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[4] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [4] = ( _0362__R | _0362__C & _0361__T ) & { 1{ _0361_ != 1'b1 }} ;
  assign _0363_ = _0362_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[5];
  assign _0363__S = 0 ;
  logic [0:0] _0362__C0 ;
  logic [0:0] _0362__R0 ;
  logic [0:0] _0362__X0 ;
  assign _0363__T = _0362__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [5] ;
  assign _0362__C0 = _0363__C ;
  assign _0362__X0 = _0363__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [5] = _0363__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [5] = _0363__X ;
  assign _0362__R0 = ( _0363__R | _0363__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [5] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[5] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [5] = ( _0363__R | _0363__C & _0362__T ) & { 1{ _0362_ != 1'b1 }} ;
  assign _0364_ = _0363_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[6];
  assign _0364__S = 0 ;
  logic [0:0] _0363__C0 ;
  logic [0:0] _0363__R0 ;
  logic [0:0] _0363__X0 ;
  assign _0364__T = _0363__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [6] ;
  assign _0363__C0 = _0364__C ;
  assign _0363__X0 = _0364__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [6] = _0364__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [6] = _0364__X ;
  assign _0363__R0 = ( _0364__R | _0364__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [6] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[6] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [6] = ( _0364__R | _0364__C & _0363__T ) & { 1{ _0363_ != 1'b1 }} ;
  assign _0365_ = _0364_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[7];
  assign _0365__S = 0 ;
  logic [0:0] _0364__C0 ;
  logic [0:0] _0364__R0 ;
  logic [0:0] _0364__X0 ;
  assign _0365__T = _0364__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [7] ;
  assign _0364__C0 = _0365__C ;
  assign _0364__X0 = _0365__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [7] = _0365__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [7] = _0365__X ;
  assign _0364__R0 = ( _0365__R | _0365__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [7] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[7] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [7] = ( _0365__R | _0365__C & _0364__T ) & { 1{ _0364_ != 1'b1 }} ;
  assign _0366_ = _0365_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[8];
  assign _0366__S = 0 ;
  logic [0:0] _0365__C0 ;
  logic [0:0] _0365__R0 ;
  logic [0:0] _0365__X0 ;
  assign _0366__T = _0365__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [8] ;
  assign _0365__C0 = _0366__C ;
  assign _0365__X0 = _0366__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [8] = _0366__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [8] = _0366__X ;
  assign _0365__R0 = ( _0366__R | _0366__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [8] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[8] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [8] = ( _0366__R | _0366__C & _0365__T ) & { 1{ _0365_ != 1'b1 }} ;
  assign _0367_ = _0366_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[9];
  assign _0367__S = 0 ;
  logic [0:0] _0366__C0 ;
  logic [0:0] _0366__R0 ;
  logic [0:0] _0366__X0 ;
  assign _0367__T = _0366__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [9] ;
  assign _0366__C0 = _0367__C ;
  assign _0366__X0 = _0367__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [9] = _0367__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [9] = _0367__X ;
  assign _0366__R0 = ( _0367__R | _0367__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [9] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[9] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [9] = ( _0367__R | _0367__C & _0366__T ) & { 1{ _0366_ != 1'b1 }} ;
  assign _0368_ = _0367_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[10];
  assign _0368__S = 0 ;
  logic [0:0] _0367__C0 ;
  logic [0:0] _0367__R0 ;
  logic [0:0] _0367__X0 ;
  assign _0368__T = _0367__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [10] ;
  assign _0367__C0 = _0368__C ;
  assign _0367__X0 = _0368__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [10] = _0368__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [10] = _0368__X ;
  assign _0367__R0 = ( _0368__R | _0368__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [10] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[10] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [10] = ( _0368__R | _0368__C & _0367__T ) & { 1{ _0367_ != 1'b1 }} ;
  assign _0369_ = _0368_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[11];
  assign _0369__S = 0 ;
  logic [0:0] _0368__C0 ;
  logic [0:0] _0368__R0 ;
  logic [0:0] _0368__X0 ;
  assign _0369__T = _0368__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [11] ;
  assign _0368__C0 = _0369__C ;
  assign _0368__X0 = _0369__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [11] = _0369__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [11] = _0369__X ;
  assign _0368__R0 = ( _0369__R | _0369__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [11] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[11] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [11] = ( _0369__R | _0369__C & _0368__T ) & { 1{ _0368_ != 1'b1 }} ;
  assign _0370_ = _0369_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[12];
  assign _0370__S = 0 ;
  logic [0:0] _0369__C0 ;
  logic [0:0] _0369__R0 ;
  logic [0:0] _0369__X0 ;
  assign _0370__T = _0369__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [12] ;
  assign _0369__C0 = _0370__C ;
  assign _0369__X0 = _0370__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [12] = _0370__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [12] = _0370__X ;
  assign _0369__R0 = ( _0370__R | _0370__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [12] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[12] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [12] = ( _0370__R | _0370__C & _0369__T ) & { 1{ _0369_ != 1'b1 }} ;
  assign _0371_ = _0370_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[13];
  assign _0371__S = 0 ;
  logic [0:0] _0370__C0 ;
  logic [0:0] _0370__R0 ;
  logic [0:0] _0370__X0 ;
  assign _0371__T = _0370__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [13] ;
  assign _0370__C0 = _0371__C ;
  assign _0370__X0 = _0371__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [13] = _0371__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [13] = _0371__X ;
  assign _0370__R0 = ( _0371__R | _0371__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [13] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[13] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [13] = ( _0371__R | _0371__C & _0370__T ) & { 1{ _0370_ != 1'b1 }} ;
  assign _0372_ = _0371_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[14];
  assign _0372__S = 0 ;
  logic [0:0] _0371__C0 ;
  logic [0:0] _0371__R0 ;
  logic [0:0] _0371__X0 ;
  assign _0372__T = _0371__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [14] ;
  assign _0371__C0 = _0372__C ;
  assign _0371__X0 = _0372__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [14] = _0372__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [14] = _0372__X ;
  assign _0371__R0 = ( _0372__R | _0372__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [14] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[14] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [14] = ( _0372__R | _0372__C & _0371__T ) & { 1{ _0371_ != 1'b1 }} ;
  assign _0373_ = _0372_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[15];
  assign _0373__S = 0 ;
  logic [0:0] _0372__C0 ;
  logic [0:0] _0372__R0 ;
  logic [0:0] _0372__X0 ;
  assign _0373__T = _0372__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [15] ;
  assign _0372__C0 = _0373__C ;
  assign _0372__X0 = _0373__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [15] = _0373__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [15] = _0373__X ;
  assign _0372__R0 = ( _0373__R | _0373__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [15] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[15] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [15] = ( _0373__R | _0373__C & _0372__T ) & { 1{ _0372_ != 1'b1 }} ;
  assign _0374_ = _0373_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[16];
  assign _0374__S = 0 ;
  logic [0:0] _0373__C0 ;
  logic [0:0] _0373__R0 ;
  logic [0:0] _0373__X0 ;
  assign _0374__T = _0373__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [16] ;
  assign _0373__C0 = _0374__C ;
  assign _0373__X0 = _0374__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [16] = _0374__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [16] = _0374__X ;
  assign _0373__R0 = ( _0374__R | _0374__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [16] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[16] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [16] = ( _0374__R | _0374__C & _0373__T ) & { 1{ _0373_ != 1'b1 }} ;
  assign _0375_ = _0374_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[17];
  assign _0375__S = 0 ;
  logic [0:0] _0374__C0 ;
  logic [0:0] _0374__R0 ;
  logic [0:0] _0374__X0 ;
  assign _0375__T = _0374__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [17] ;
  assign _0374__C0 = _0375__C ;
  assign _0374__X0 = _0375__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [17] = _0375__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [17] = _0375__X ;
  assign _0374__R0 = ( _0375__R | _0375__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [17] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[17] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [17] = ( _0375__R | _0375__C & _0374__T ) & { 1{ _0374_ != 1'b1 }} ;
  assign _0376_ = _0375_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[18];
  assign _0376__S = 0 ;
  logic [0:0] _0375__C0 ;
  logic [0:0] _0375__R0 ;
  logic [0:0] _0375__X0 ;
  assign _0376__T = _0375__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [18] ;
  assign _0375__C0 = _0376__C ;
  assign _0375__X0 = _0376__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [18] = _0376__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [18] = _0376__X ;
  assign _0375__R0 = ( _0376__R | _0376__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [18] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[18] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [18] = ( _0376__R | _0376__C & _0375__T ) & { 1{ _0375_ != 1'b1 }} ;
  assign _0377_ = _0376_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[19];
  assign _0377__S = 0 ;
  logic [0:0] _0376__C0 ;
  logic [0:0] _0376__R0 ;
  logic [0:0] _0376__X0 ;
  assign _0377__T = _0376__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [19] ;
  assign _0376__C0 = _0377__C ;
  assign _0376__X0 = _0377__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [19] = _0377__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [19] = _0377__X ;
  assign _0376__R0 = ( _0377__R | _0377__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [19] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[19] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [19] = ( _0377__R | _0377__C & _0376__T ) & { 1{ _0376_ != 1'b1 }} ;
  assign _0378_ = _0377_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[20];
  assign _0378__S = 0 ;
  logic [0:0] _0377__C0 ;
  logic [0:0] _0377__R0 ;
  logic [0:0] _0377__X0 ;
  assign _0378__T = _0377__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [20] ;
  assign _0377__C0 = _0378__C ;
  assign _0377__X0 = _0378__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [20] = _0378__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [20] = _0378__X ;
  assign _0377__R0 = ( _0378__R | _0378__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [20] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[20] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [20] = ( _0378__R | _0378__C & _0377__T ) & { 1{ _0377_ != 1'b1 }} ;
  assign _0379_ = _0378_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[21];
  assign _0379__S = 0 ;
  logic [0:0] _0378__C0 ;
  logic [0:0] _0378__R0 ;
  logic [0:0] _0378__X0 ;
  assign _0379__T = _0378__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [21] ;
  assign _0378__C0 = _0379__C ;
  assign _0378__X0 = _0379__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [21] = _0379__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [21] = _0379__X ;
  assign _0378__R0 = ( _0379__R | _0379__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [21] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[21] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [21] = ( _0379__R | _0379__C & _0378__T ) & { 1{ _0378_ != 1'b1 }} ;
  assign _0380_ = _0379_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[22];
  assign _0380__S = 0 ;
  logic [0:0] _0379__C0 ;
  logic [0:0] _0379__R0 ;
  logic [0:0] _0379__X0 ;
  assign _0380__T = _0379__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [22] ;
  assign _0379__C0 = _0380__C ;
  assign _0379__X0 = _0380__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [22] = _0380__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [22] = _0380__X ;
  assign _0379__R0 = ( _0380__R | _0380__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [22] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[22] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [22] = ( _0380__R | _0380__C & _0379__T ) & { 1{ _0379_ != 1'b1 }} ;
  assign _0381_ = _0380_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[23];
  assign _0381__S = 0 ;
  logic [0:0] _0380__C0 ;
  logic [0:0] _0380__R0 ;
  logic [0:0] _0380__X0 ;
  assign _0381__T = _0380__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [23] ;
  assign _0380__C0 = _0381__C ;
  assign _0380__X0 = _0381__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [23] = _0381__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [23] = _0381__X ;
  assign _0380__R0 = ( _0381__R | _0381__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [23] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[23] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [23] = ( _0381__R | _0381__C & _0380__T ) & { 1{ _0380_ != 1'b1 }} ;
  assign _0382_ = _0381_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[24];
  assign _0382__S = 0 ;
  logic [0:0] _0381__C0 ;
  logic [0:0] _0381__R0 ;
  logic [0:0] _0381__X0 ;
  assign _0382__T = _0381__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [24] ;
  assign _0381__C0 = _0382__C ;
  assign _0381__X0 = _0382__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [24] = _0382__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [24] = _0382__X ;
  assign _0381__R0 = ( _0382__R | _0382__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [24] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[24] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [24] = ( _0382__R | _0382__C & _0381__T ) & { 1{ _0381_ != 1'b1 }} ;
  assign _0383_ = _0382_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[25];
  assign _0383__S = 0 ;
  logic [0:0] _0382__C0 ;
  logic [0:0] _0382__R0 ;
  logic [0:0] _0382__X0 ;
  assign _0383__T = _0382__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [25] ;
  assign _0382__C0 = _0383__C ;
  assign _0382__X0 = _0383__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [25] = _0383__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [25] = _0383__X ;
  assign _0382__R0 = ( _0383__R | _0383__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [25] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[25] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [25] = ( _0383__R | _0383__C & _0382__T ) & { 1{ _0382_ != 1'b1 }} ;
  assign _0384_ = _0383_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[26];
  assign _0384__S = 0 ;
  logic [0:0] _0383__C0 ;
  logic [0:0] _0383__R0 ;
  logic [0:0] _0383__X0 ;
  assign _0384__T = _0383__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [26] ;
  assign _0383__C0 = _0384__C ;
  assign _0383__X0 = _0384__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [26] = _0384__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [26] = _0384__X ;
  assign _0383__R0 = ( _0384__R | _0384__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [26] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[26] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [26] = ( _0384__R | _0384__C & _0383__T ) & { 1{ _0383_ != 1'b1 }} ;
  assign _0385_ = _0384_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[27];
  assign _0385__S = 0 ;
  logic [0:0] _0384__C0 ;
  logic [0:0] _0384__R0 ;
  logic [0:0] _0384__X0 ;
  assign _0385__T = _0384__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [27] ;
  assign _0384__C0 = _0385__C ;
  assign _0384__X0 = _0385__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [27] = _0385__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [27] = _0385__X ;
  assign _0384__R0 = ( _0385__R | _0385__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [27] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[27] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [27] = ( _0385__R | _0385__C & _0384__T ) & { 1{ _0384_ != 1'b1 }} ;
  assign _0386_ = _0385_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[28];
  assign _0386__S = 0 ;
  logic [0:0] _0385__C0 ;
  logic [0:0] _0385__R0 ;
  logic [0:0] _0385__X0 ;
  assign _0386__T = _0385__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [28] ;
  assign _0385__C0 = _0386__C ;
  assign _0385__X0 = _0386__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [28] = _0386__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [28] = _0386__X ;
  assign _0385__R0 = ( _0386__R | _0386__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [28] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[28] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [28] = ( _0386__R | _0386__C & _0385__T ) & { 1{ _0385_ != 1'b1 }} ;
  assign _0387_ = _0386_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[29];
  assign _0387__S = 0 ;
  logic [0:0] _0386__C0 ;
  logic [0:0] _0386__R0 ;
  logic [0:0] _0386__X0 ;
  assign _0387__T = _0386__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [29] ;
  assign _0386__C0 = _0387__C ;
  assign _0386__X0 = _0387__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [29] = _0387__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [29] = _0387__X ;
  assign _0386__R0 = ( _0387__R | _0387__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [29] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[29] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [29] = ( _0387__R | _0387__C & _0386__T ) & { 1{ _0386_ != 1'b1 }} ;
  assign _0388_ = _0387_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[30];
  assign _0388__S = 0 ;
  logic [0:0] _0387__C0 ;
  logic [0:0] _0387__R0 ;
  logic [0:0] _0387__X0 ;
  assign _0388__T = _0387__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [30] ;
  assign _0387__C0 = _0388__C ;
  assign _0387__X0 = _0388__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [30] = _0388__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [30] = _0388__X ;
  assign _0387__R0 = ( _0388__R | _0388__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [30] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[30] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [30] = ( _0388__R | _0388__C & _0387__T ) & { 1{ _0387_ != 1'b1 }} ;
  assign _0389_ = _0388_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[31];
  assign _0389__S = 0 ;
  logic [0:0] _0388__C0 ;
  logic [0:0] _0388__R0 ;
  logic [0:0] _0388__X0 ;
  assign _0389__T = _0388__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [31] ;
  assign _0388__C0 = _0389__C ;
  assign _0388__X0 = _0389__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [31] = _0389__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [31] = _0389__X ;
  assign _0388__R0 = ( _0389__R | _0389__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [31] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[31] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [31] = ( _0389__R | _0389__C & _0388__T ) & { 1{ _0388_ != 1'b1 }} ;
  assign _0390_ = _0389_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[32];
  assign _0390__S = 0 ;
  logic [0:0] _0389__C0 ;
  logic [0:0] _0389__R0 ;
  logic [0:0] _0389__X0 ;
  assign _0390__T = _0389__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [32] ;
  assign _0389__C0 = _0390__C ;
  assign _0389__X0 = _0390__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [32] = _0390__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [32] = _0390__X ;
  assign _0389__R0 = ( _0390__R | _0390__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [32] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[32] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [32] = ( _0390__R | _0390__C & _0389__T ) & { 1{ _0389_ != 1'b1 }} ;
  assign _0391_ = _0390_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[33];
  assign _0391__S = 0 ;
  logic [0:0] _0390__C0 ;
  logic [0:0] _0390__R0 ;
  logic [0:0] _0390__X0 ;
  assign _0391__T = _0390__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [33] ;
  assign _0390__C0 = _0391__C ;
  assign _0390__X0 = _0391__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [33] = _0391__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [33] = _0391__X ;
  assign _0390__R0 = ( _0391__R | _0391__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [33] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[33] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [33] = ( _0391__R | _0391__C & _0390__T ) & { 1{ _0390_ != 1'b1 }} ;
  assign _0392_ = _0391_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[34];
  assign _0392__S = 0 ;
  logic [0:0] _0391__C0 ;
  logic [0:0] _0391__R0 ;
  logic [0:0] _0391__X0 ;
  assign _0392__T = _0391__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [34] ;
  assign _0391__C0 = _0392__C ;
  assign _0391__X0 = _0392__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [34] = _0392__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [34] = _0392__X ;
  assign _0391__R0 = ( _0392__R | _0392__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [34] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[34] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [34] = ( _0392__R | _0392__C & _0391__T ) & { 1{ _0391_ != 1'b1 }} ;
  assign _0393_ = _0392_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[35];
  assign _0393__S = 0 ;
  logic [0:0] _0392__C0 ;
  logic [0:0] _0392__R0 ;
  logic [0:0] _0392__X0 ;
  assign _0393__T = _0392__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [35] ;
  assign _0392__C0 = _0393__C ;
  assign _0392__X0 = _0393__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [35] = _0393__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [35] = _0393__X ;
  assign _0392__R0 = ( _0393__R | _0393__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [35] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[35] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [35] = ( _0393__R | _0393__C & _0392__T ) & { 1{ _0392_ != 1'b1 }} ;
  assign _0394_ = _0393_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[36];
  assign _0394__S = 0 ;
  logic [0:0] _0393__C0 ;
  logic [0:0] _0393__R0 ;
  logic [0:0] _0393__X0 ;
  assign _0394__T = _0393__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [36] ;
  assign _0393__C0 = _0394__C ;
  assign _0393__X0 = _0394__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [36] = _0394__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [36] = _0394__X ;
  assign _0393__R0 = ( _0394__R | _0394__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [36] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[36] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [36] = ( _0394__R | _0394__C & _0393__T ) & { 1{ _0393_ != 1'b1 }} ;
  assign _0395_ = _0394_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[37];
  assign _0395__S = 0 ;
  logic [0:0] _0394__C0 ;
  logic [0:0] _0394__R0 ;
  logic [0:0] _0394__X0 ;
  assign _0395__T = _0394__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [37] ;
  assign _0394__C0 = _0395__C ;
  assign _0394__X0 = _0395__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [37] = _0395__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [37] = _0395__X ;
  assign _0394__R0 = ( _0395__R | _0395__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [37] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[37] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [37] = ( _0395__R | _0395__C & _0394__T ) & { 1{ _0394_ != 1'b1 }} ;
  assign _0396_ = _0395_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[38];
  assign _0396__S = 0 ;
  logic [0:0] _0395__C0 ;
  logic [0:0] _0395__R0 ;
  logic [0:0] _0395__X0 ;
  assign _0396__T = _0395__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [38] ;
  assign _0395__C0 = _0396__C ;
  assign _0395__X0 = _0396__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [38] = _0396__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [38] = _0396__X ;
  assign _0395__R0 = ( _0396__R | _0396__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [38] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[38] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [38] = ( _0396__R | _0396__C & _0395__T ) & { 1{ _0395_ != 1'b1 }} ;
  assign _0397_ = _0396_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[39];
  assign _0397__S = 0 ;
  logic [0:0] _0396__C0 ;
  logic [0:0] _0396__R0 ;
  logic [0:0] _0396__X0 ;
  assign _0397__T = _0396__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [39] ;
  assign _0396__C0 = _0397__C ;
  assign _0396__X0 = _0397__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [39] = _0397__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [39] = _0397__X ;
  assign _0396__R0 = ( _0397__R | _0397__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [39] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[39] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [39] = ( _0397__R | _0397__C & _0396__T ) & { 1{ _0396_ != 1'b1 }} ;
  assign _0398_ = _0397_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[40];
  assign _0398__S = 0 ;
  logic [0:0] _0397__C0 ;
  logic [0:0] _0397__R0 ;
  logic [0:0] _0397__X0 ;
  assign _0398__T = _0397__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [40] ;
  assign _0397__C0 = _0398__C ;
  assign _0397__X0 = _0398__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [40] = _0398__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [40] = _0398__X ;
  assign _0397__R0 = ( _0398__R | _0398__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [40] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[40] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [40] = ( _0398__R | _0398__C & _0397__T ) & { 1{ _0397_ != 1'b1 }} ;
  assign _0399_ = _0398_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[41];
  assign _0399__S = 0 ;
  logic [0:0] _0398__C0 ;
  logic [0:0] _0398__R0 ;
  logic [0:0] _0398__X0 ;
  assign _0399__T = _0398__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [41] ;
  assign _0398__C0 = _0399__C ;
  assign _0398__X0 = _0399__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [41] = _0399__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [41] = _0399__X ;
  assign _0398__R0 = ( _0399__R | _0399__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [41] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[41] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [41] = ( _0399__R | _0399__C & _0398__T ) & { 1{ _0398_ != 1'b1 }} ;
  assign _0400_ = _0399_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[42];
  assign _0400__S = 0 ;
  logic [0:0] _0399__C0 ;
  logic [0:0] _0399__R0 ;
  logic [0:0] _0399__X0 ;
  assign _0400__T = _0399__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [42] ;
  assign _0399__C0 = _0400__C ;
  assign _0399__X0 = _0400__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [42] = _0400__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [42] = _0400__X ;
  assign _0399__R0 = ( _0400__R | _0400__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [42] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[42] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [42] = ( _0400__R | _0400__C & _0399__T ) & { 1{ _0399_ != 1'b1 }} ;
  assign _0401_ = _0400_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[43];
  assign _0401__S = 0 ;
  logic [0:0] _0400__C0 ;
  logic [0:0] _0400__R0 ;
  logic [0:0] _0400__X0 ;
  assign _0401__T = _0400__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [43] ;
  assign _0400__C0 = _0401__C ;
  assign _0400__X0 = _0401__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [43] = _0401__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [43] = _0401__X ;
  assign _0400__R0 = ( _0401__R | _0401__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [43] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[43] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [43] = ( _0401__R | _0401__C & _0400__T ) & { 1{ _0400_ != 1'b1 }} ;
  assign _0402_ = _0401_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[44];
  assign _0402__S = 0 ;
  logic [0:0] _0401__C0 ;
  logic [0:0] _0401__R0 ;
  logic [0:0] _0401__X0 ;
  assign _0402__T = _0401__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [44] ;
  assign _0401__C0 = _0402__C ;
  assign _0401__X0 = _0402__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [44] = _0402__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [44] = _0402__X ;
  assign _0401__R0 = ( _0402__R | _0402__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [44] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[44] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [44] = ( _0402__R | _0402__C & _0401__T ) & { 1{ _0401_ != 1'b1 }} ;
  assign _0403_ = _0402_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[45];
  assign _0403__S = 0 ;
  logic [0:0] _0402__C0 ;
  logic [0:0] _0402__R0 ;
  logic [0:0] _0402__X0 ;
  assign _0403__T = _0402__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [45] ;
  assign _0402__C0 = _0403__C ;
  assign _0402__X0 = _0403__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [45] = _0403__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [45] = _0403__X ;
  assign _0402__R0 = ( _0403__R | _0403__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [45] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[45] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [45] = ( _0403__R | _0403__C & _0402__T ) & { 1{ _0402_ != 1'b1 }} ;
  assign _0404_ = _0403_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[46];
  assign _0404__S = 0 ;
  logic [0:0] _0403__C0 ;
  logic [0:0] _0403__R0 ;
  logic [0:0] _0403__X0 ;
  assign _0404__T = _0403__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [46] ;
  assign _0403__C0 = _0404__C ;
  assign _0403__X0 = _0404__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [46] = _0404__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [46] = _0404__X ;
  assign _0403__R0 = ( _0404__R | _0404__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [46] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[46] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [46] = ( _0404__R | _0404__C & _0403__T ) & { 1{ _0403_ != 1'b1 }} ;
  assign _0405_ = _0404_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[47];
  assign _0405__S = 0 ;
  logic [0:0] _0404__C0 ;
  logic [0:0] _0404__R0 ;
  logic [0:0] _0404__X0 ;
  assign _0405__T = _0404__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [47] ;
  assign _0404__C0 = _0405__C ;
  assign _0404__X0 = _0405__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [47] = _0405__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [47] = _0405__X ;
  assign _0404__R0 = ( _0405__R | _0405__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [47] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[47] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [47] = ( _0405__R | _0405__C & _0404__T ) & { 1{ _0404_ != 1'b1 }} ;
  assign _0406_ = _0405_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[48];
  assign _0406__S = 0 ;
  logic [0:0] _0405__C0 ;
  logic [0:0] _0405__R0 ;
  logic [0:0] _0405__X0 ;
  assign _0406__T = _0405__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [48] ;
  assign _0405__C0 = _0406__C ;
  assign _0405__X0 = _0406__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [48] = _0406__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [48] = _0406__X ;
  assign _0405__R0 = ( _0406__R | _0406__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [48] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[48] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [48] = ( _0406__R | _0406__C & _0405__T ) & { 1{ _0405_ != 1'b1 }} ;
  assign _0407_ = _0406_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[49];
  assign _0407__S = 0 ;
  logic [0:0] _0406__C0 ;
  logic [0:0] _0406__R0 ;
  logic [0:0] _0406__X0 ;
  assign _0407__T = _0406__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [49] ;
  assign _0406__C0 = _0407__C ;
  assign _0406__X0 = _0407__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [49] = _0407__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [49] = _0407__X ;
  assign _0406__R0 = ( _0407__R | _0407__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [49] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[49] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [49] = ( _0407__R | _0407__C & _0406__T ) & { 1{ _0406_ != 1'b1 }} ;
  assign _0408_ = _0407_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[50];
  assign _0408__S = 0 ;
  logic [0:0] _0407__C0 ;
  logic [0:0] _0407__R0 ;
  logic [0:0] _0407__X0 ;
  assign _0408__T = _0407__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [50] ;
  assign _0407__C0 = _0408__C ;
  assign _0407__X0 = _0408__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [50] = _0408__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [50] = _0408__X ;
  assign _0407__R0 = ( _0408__R | _0408__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [50] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[50] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [50] = ( _0408__R | _0408__C & _0407__T ) & { 1{ _0407_ != 1'b1 }} ;
  assign _0409_ = _0408_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[51];
  assign _0409__S = 0 ;
  logic [0:0] _0408__C0 ;
  logic [0:0] _0408__R0 ;
  logic [0:0] _0408__X0 ;
  assign _0409__T = _0408__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [51] ;
  assign _0408__C0 = _0409__C ;
  assign _0408__X0 = _0409__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [51] = _0409__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [51] = _0409__X ;
  assign _0408__R0 = ( _0409__R | _0409__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [51] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[51] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [51] = ( _0409__R | _0409__C & _0408__T ) & { 1{ _0408_ != 1'b1 }} ;
  assign _0410_ = _0409_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[52];
  assign _0410__S = 0 ;
  logic [0:0] _0409__C0 ;
  logic [0:0] _0409__R0 ;
  logic [0:0] _0409__X0 ;
  assign _0410__T = _0409__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [52] ;
  assign _0409__C0 = _0410__C ;
  assign _0409__X0 = _0410__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [52] = _0410__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [52] = _0410__X ;
  assign _0409__R0 = ( _0410__R | _0410__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [52] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[52] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [52] = ( _0410__R | _0410__C & _0409__T ) & { 1{ _0409_ != 1'b1 }} ;
  assign _0411_ = _0410_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[53];
  assign _0411__S = 0 ;
  logic [0:0] _0410__C0 ;
  logic [0:0] _0410__R0 ;
  logic [0:0] _0410__X0 ;
  assign _0411__T = _0410__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [53] ;
  assign _0410__C0 = _0411__C ;
  assign _0410__X0 = _0411__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [53] = _0411__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [53] = _0411__X ;
  assign _0410__R0 = ( _0411__R | _0411__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [53] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[53] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [53] = ( _0411__R | _0411__C & _0410__T ) & { 1{ _0410_ != 1'b1 }} ;
  assign _0412_ = _0411_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[54];
  assign _0412__S = 0 ;
  logic [0:0] _0411__C0 ;
  logic [0:0] _0411__R0 ;
  logic [0:0] _0411__X0 ;
  assign _0412__T = _0411__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [54] ;
  assign _0411__C0 = _0412__C ;
  assign _0411__X0 = _0412__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [54] = _0412__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [54] = _0412__X ;
  assign _0411__R0 = ( _0412__R | _0412__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [54] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[54] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [54] = ( _0412__R | _0412__C & _0411__T ) & { 1{ _0411_ != 1'b1 }} ;
  assign _0413_ = _0412_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[55];
  assign _0413__S = 0 ;
  logic [0:0] _0412__C0 ;
  logic [0:0] _0412__R0 ;
  logic [0:0] _0412__X0 ;
  assign _0413__T = _0412__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [55] ;
  assign _0412__C0 = _0413__C ;
  assign _0412__X0 = _0413__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [55] = _0413__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [55] = _0413__X ;
  assign _0412__R0 = ( _0413__R | _0413__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [55] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[55] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [55] = ( _0413__R | _0413__C & _0412__T ) & { 1{ _0412_ != 1'b1 }} ;
  assign _0414_ = _0413_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[56];
  assign _0414__S = 0 ;
  logic [0:0] _0413__C0 ;
  logic [0:0] _0413__R0 ;
  logic [0:0] _0413__X0 ;
  assign _0414__T = _0413__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [56] ;
  assign _0413__C0 = _0414__C ;
  assign _0413__X0 = _0414__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [56] = _0414__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [56] = _0414__X ;
  assign _0413__R0 = ( _0414__R | _0414__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [56] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[56] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [56] = ( _0414__R | _0414__C & _0413__T ) & { 1{ _0413_ != 1'b1 }} ;
  assign _0415_ = _0414_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[57];
  assign _0415__S = 0 ;
  logic [0:0] _0414__C0 ;
  logic [0:0] _0414__R0 ;
  logic [0:0] _0414__X0 ;
  assign _0415__T = _0414__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [57] ;
  assign _0414__C0 = _0415__C ;
  assign _0414__X0 = _0415__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [57] = _0415__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [57] = _0415__X ;
  assign _0414__R0 = ( _0415__R | _0415__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [57] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[57] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [57] = ( _0415__R | _0415__C & _0414__T ) & { 1{ _0414_ != 1'b1 }} ;
  assign _0416_ = _0415_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[58];
  assign _0416__S = 0 ;
  logic [0:0] _0415__C0 ;
  logic [0:0] _0415__R0 ;
  logic [0:0] _0415__X0 ;
  assign _0416__T = _0415__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [58] ;
  assign _0415__C0 = _0416__C ;
  assign _0415__X0 = _0416__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [58] = _0416__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [58] = _0416__X ;
  assign _0415__R0 = ( _0416__R | _0416__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [58] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[58] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [58] = ( _0416__R | _0416__C & _0415__T ) & { 1{ _0415_ != 1'b1 }} ;
  assign _0417_ = _0416_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[59];
  assign _0417__S = 0 ;
  logic [0:0] _0416__C0 ;
  logic [0:0] _0416__R0 ;
  logic [0:0] _0416__X0 ;
  assign _0417__T = _0416__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [59] ;
  assign _0416__C0 = _0417__C ;
  assign _0416__X0 = _0417__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [59] = _0417__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [59] = _0417__X ;
  assign _0416__R0 = ( _0417__R | _0417__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [59] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[59] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [59] = ( _0417__R | _0417__C & _0416__T ) & { 1{ _0416_ != 1'b1 }} ;
  assign _0418_ = _0417_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[60];
  assign _0418__S = 0 ;
  logic [0:0] _0417__C0 ;
  logic [0:0] _0417__R0 ;
  logic [0:0] _0417__X0 ;
  assign _0418__T = _0417__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [60] ;
  assign _0417__C0 = _0418__C ;
  assign _0417__X0 = _0418__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [60] = _0418__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [60] = _0418__X ;
  assign _0417__R0 = ( _0418__R | _0418__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [60] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[60] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [60] = ( _0418__R | _0418__C & _0417__T ) & { 1{ _0417_ != 1'b1 }} ;
  assign _0419_ = _0418_ | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[61];
  assign _0419__S = 0 ;
  logic [0:0] _0418__C0 ;
  logic [0:0] _0418__R0 ;
  logic [0:0] _0418__X0 ;
  assign _0419__T = _0418__T | IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [61] ;
  assign _0418__C0 = _0419__C ;
  assign _0418__X0 = _0419__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [61] = _0419__C ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [61] = _0419__X ;
  assign _0418__R0 = ( _0419__R | _0419__C & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T [61] ) & { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva[61] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [61] = ( _0419__R | _0419__C & _0418__T ) & { 1{ _0418_ != 1'b1 }} ;
  assign _0420_ = _0419_ | _0266_;
  assign _0420__S = 0 ;
  logic [0:0] _0419__C0 ;
  logic [0:0] _0419__R0 ;
  logic [0:0] _0419__X0 ;
  logic [0:0] _0266__C0 ;
  logic [0:0] _0266__R0 ;
  logic [0:0] _0266__X0 ;
  assign _0420__T = _0419__T | _0266__T ;
  assign _0419__C0 = _0420__C ;
  assign _0419__X0 = _0420__X ;
  assign _0266__C0 = _0420__C ;
  assign _0266__X0 = _0420__X ;
  assign _0419__R0 = ( _0420__R | _0420__C & _0266__T ) & { 1{ _0266_ != 1'b1 }} ;
  assign _0266__R0 = ( _0420__R | _0420__C & _0419__T ) & { 1{ _0419_ != 1'b1 }} ;
  assign _0421_ = IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[0] | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[1];
  assign _0421__S = 0 ;
  assign _0421__T = IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [0] | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [1] ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [0] = _0421__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [0] = _0421__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [1] = _0421__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [1] = _0421__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [0] = ( _0421__R | _0421__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [1] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[1] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [1] = ( _0421__R | _0421__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [0] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[0] != 1'b1 }} ;
  assign _0422_ = _0421_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[2];
  assign _0422__S = 0 ;
  logic [0:0] _0421__C0 ;
  logic [0:0] _0421__R0 ;
  logic [0:0] _0421__X0 ;
  assign _0422__T = _0421__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [2] ;
  assign _0421__C0 = _0422__C ;
  assign _0421__X0 = _0422__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [2] = _0422__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [2] = _0422__X ;
  assign _0421__R0 = ( _0422__R | _0422__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [2] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[2] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [2] = ( _0422__R | _0422__C & _0421__T ) & { 1{ _0421_ != 1'b1 }} ;
  assign _0423_ = _0422_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[3];
  assign _0423__S = 0 ;
  logic [0:0] _0422__C0 ;
  logic [0:0] _0422__R0 ;
  logic [0:0] _0422__X0 ;
  assign _0423__T = _0422__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [3] ;
  assign _0422__C0 = _0423__C ;
  assign _0422__X0 = _0423__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [3] = _0423__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [3] = _0423__X ;
  assign _0422__R0 = ( _0423__R | _0423__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [3] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[3] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [3] = ( _0423__R | _0423__C & _0422__T ) & { 1{ _0422_ != 1'b1 }} ;
  assign _0424_ = _0423_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[4];
  assign _0424__S = 0 ;
  logic [0:0] _0423__C0 ;
  logic [0:0] _0423__R0 ;
  logic [0:0] _0423__X0 ;
  assign _0424__T = _0423__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [4] ;
  assign _0423__C0 = _0424__C ;
  assign _0423__X0 = _0424__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [4] = _0424__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [4] = _0424__X ;
  assign _0423__R0 = ( _0424__R | _0424__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [4] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[4] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [4] = ( _0424__R | _0424__C & _0423__T ) & { 1{ _0423_ != 1'b1 }} ;
  assign _0425_ = _0424_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[5];
  assign _0425__S = 0 ;
  logic [0:0] _0424__C0 ;
  logic [0:0] _0424__R0 ;
  logic [0:0] _0424__X0 ;
  assign _0425__T = _0424__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [5] ;
  assign _0424__C0 = _0425__C ;
  assign _0424__X0 = _0425__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [5] = _0425__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [5] = _0425__X ;
  assign _0424__R0 = ( _0425__R | _0425__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [5] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[5] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [5] = ( _0425__R | _0425__C & _0424__T ) & { 1{ _0424_ != 1'b1 }} ;
  assign _0426_ = _0425_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[6];
  assign _0426__S = 0 ;
  logic [0:0] _0425__C0 ;
  logic [0:0] _0425__R0 ;
  logic [0:0] _0425__X0 ;
  assign _0426__T = _0425__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [6] ;
  assign _0425__C0 = _0426__C ;
  assign _0425__X0 = _0426__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [6] = _0426__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [6] = _0426__X ;
  assign _0425__R0 = ( _0426__R | _0426__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [6] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[6] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [6] = ( _0426__R | _0426__C & _0425__T ) & { 1{ _0425_ != 1'b1 }} ;
  assign _0427_ = _0426_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[7];
  assign _0427__S = 0 ;
  logic [0:0] _0426__C0 ;
  logic [0:0] _0426__R0 ;
  logic [0:0] _0426__X0 ;
  assign _0427__T = _0426__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [7] ;
  assign _0426__C0 = _0427__C ;
  assign _0426__X0 = _0427__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [7] = _0427__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [7] = _0427__X ;
  assign _0426__R0 = ( _0427__R | _0427__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [7] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[7] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [7] = ( _0427__R | _0427__C & _0426__T ) & { 1{ _0426_ != 1'b1 }} ;
  assign _0428_ = _0427_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[8];
  assign _0428__S = 0 ;
  logic [0:0] _0427__C0 ;
  logic [0:0] _0427__R0 ;
  logic [0:0] _0427__X0 ;
  assign _0428__T = _0427__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [8] ;
  assign _0427__C0 = _0428__C ;
  assign _0427__X0 = _0428__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [8] = _0428__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [8] = _0428__X ;
  assign _0427__R0 = ( _0428__R | _0428__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [8] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[8] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [8] = ( _0428__R | _0428__C & _0427__T ) & { 1{ _0427_ != 1'b1 }} ;
  assign _0429_ = _0428_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[9];
  assign _0429__S = 0 ;
  logic [0:0] _0428__C0 ;
  logic [0:0] _0428__R0 ;
  logic [0:0] _0428__X0 ;
  assign _0429__T = _0428__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [9] ;
  assign _0428__C0 = _0429__C ;
  assign _0428__X0 = _0429__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [9] = _0429__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [9] = _0429__X ;
  assign _0428__R0 = ( _0429__R | _0429__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [9] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[9] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [9] = ( _0429__R | _0429__C & _0428__T ) & { 1{ _0428_ != 1'b1 }} ;
  assign _0430_ = _0429_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[10];
  assign _0430__S = 0 ;
  logic [0:0] _0429__C0 ;
  logic [0:0] _0429__R0 ;
  logic [0:0] _0429__X0 ;
  assign _0430__T = _0429__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [10] ;
  assign _0429__C0 = _0430__C ;
  assign _0429__X0 = _0430__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [10] = _0430__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [10] = _0430__X ;
  assign _0429__R0 = ( _0430__R | _0430__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [10] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[10] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [10] = ( _0430__R | _0430__C & _0429__T ) & { 1{ _0429_ != 1'b1 }} ;
  assign _0431_ = _0430_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[11];
  assign _0431__S = 0 ;
  logic [0:0] _0430__C0 ;
  logic [0:0] _0430__R0 ;
  logic [0:0] _0430__X0 ;
  assign _0431__T = _0430__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [11] ;
  assign _0430__C0 = _0431__C ;
  assign _0430__X0 = _0431__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [11] = _0431__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [11] = _0431__X ;
  assign _0430__R0 = ( _0431__R | _0431__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [11] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[11] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [11] = ( _0431__R | _0431__C & _0430__T ) & { 1{ _0430_ != 1'b1 }} ;
  assign _0432_ = _0431_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[12];
  assign _0432__S = 0 ;
  logic [0:0] _0431__C0 ;
  logic [0:0] _0431__R0 ;
  logic [0:0] _0431__X0 ;
  assign _0432__T = _0431__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [12] ;
  assign _0431__C0 = _0432__C ;
  assign _0431__X0 = _0432__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [12] = _0432__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [12] = _0432__X ;
  assign _0431__R0 = ( _0432__R | _0432__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [12] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[12] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [12] = ( _0432__R | _0432__C & _0431__T ) & { 1{ _0431_ != 1'b1 }} ;
  assign _0433_ = _0432_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[13];
  assign _0433__S = 0 ;
  logic [0:0] _0432__C0 ;
  logic [0:0] _0432__R0 ;
  logic [0:0] _0432__X0 ;
  assign _0433__T = _0432__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [13] ;
  assign _0432__C0 = _0433__C ;
  assign _0432__X0 = _0433__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [13] = _0433__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [13] = _0433__X ;
  assign _0432__R0 = ( _0433__R | _0433__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [13] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[13] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [13] = ( _0433__R | _0433__C & _0432__T ) & { 1{ _0432_ != 1'b1 }} ;
  assign _0434_ = _0433_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[14];
  assign _0434__S = 0 ;
  logic [0:0] _0433__C0 ;
  logic [0:0] _0433__R0 ;
  logic [0:0] _0433__X0 ;
  assign _0434__T = _0433__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [14] ;
  assign _0433__C0 = _0434__C ;
  assign _0433__X0 = _0434__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [14] = _0434__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [14] = _0434__X ;
  assign _0433__R0 = ( _0434__R | _0434__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [14] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[14] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [14] = ( _0434__R | _0434__C & _0433__T ) & { 1{ _0433_ != 1'b1 }} ;
  assign _0435_ = _0434_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[15];
  assign _0435__S = 0 ;
  logic [0:0] _0434__C0 ;
  logic [0:0] _0434__R0 ;
  logic [0:0] _0434__X0 ;
  assign _0435__T = _0434__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [15] ;
  assign _0434__C0 = _0435__C ;
  assign _0434__X0 = _0435__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [15] = _0435__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [15] = _0435__X ;
  assign _0434__R0 = ( _0435__R | _0435__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [15] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[15] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [15] = ( _0435__R | _0435__C & _0434__T ) & { 1{ _0434_ != 1'b1 }} ;
  assign _0436_ = _0435_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[16];
  assign _0436__S = 0 ;
  logic [0:0] _0435__C0 ;
  logic [0:0] _0435__R0 ;
  logic [0:0] _0435__X0 ;
  assign _0436__T = _0435__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [16] ;
  assign _0435__C0 = _0436__C ;
  assign _0435__X0 = _0436__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [16] = _0436__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [16] = _0436__X ;
  assign _0435__R0 = ( _0436__R | _0436__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [16] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[16] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [16] = ( _0436__R | _0436__C & _0435__T ) & { 1{ _0435_ != 1'b1 }} ;
  assign _0437_ = _0436_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[17];
  assign _0437__S = 0 ;
  logic [0:0] _0436__C0 ;
  logic [0:0] _0436__R0 ;
  logic [0:0] _0436__X0 ;
  assign _0437__T = _0436__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [17] ;
  assign _0436__C0 = _0437__C ;
  assign _0436__X0 = _0437__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [17] = _0437__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [17] = _0437__X ;
  assign _0436__R0 = ( _0437__R | _0437__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [17] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[17] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [17] = ( _0437__R | _0437__C & _0436__T ) & { 1{ _0436_ != 1'b1 }} ;
  assign _0438_ = _0437_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[18];
  assign _0438__S = 0 ;
  logic [0:0] _0437__C0 ;
  logic [0:0] _0437__R0 ;
  logic [0:0] _0437__X0 ;
  assign _0438__T = _0437__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [18] ;
  assign _0437__C0 = _0438__C ;
  assign _0437__X0 = _0438__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [18] = _0438__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [18] = _0438__X ;
  assign _0437__R0 = ( _0438__R | _0438__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [18] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[18] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [18] = ( _0438__R | _0438__C & _0437__T ) & { 1{ _0437_ != 1'b1 }} ;
  assign _0439_ = _0438_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[19];
  assign _0439__S = 0 ;
  logic [0:0] _0438__C0 ;
  logic [0:0] _0438__R0 ;
  logic [0:0] _0438__X0 ;
  assign _0439__T = _0438__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [19] ;
  assign _0438__C0 = _0439__C ;
  assign _0438__X0 = _0439__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [19] = _0439__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [19] = _0439__X ;
  assign _0438__R0 = ( _0439__R | _0439__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [19] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[19] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [19] = ( _0439__R | _0439__C & _0438__T ) & { 1{ _0438_ != 1'b1 }} ;
  assign _0440_ = _0439_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[20];
  assign _0440__S = 0 ;
  logic [0:0] _0439__C0 ;
  logic [0:0] _0439__R0 ;
  logic [0:0] _0439__X0 ;
  assign _0440__T = _0439__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [20] ;
  assign _0439__C0 = _0440__C ;
  assign _0439__X0 = _0440__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [20] = _0440__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [20] = _0440__X ;
  assign _0439__R0 = ( _0440__R | _0440__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [20] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[20] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [20] = ( _0440__R | _0440__C & _0439__T ) & { 1{ _0439_ != 1'b1 }} ;
  assign _0441_ = _0440_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[21];
  assign _0441__S = 0 ;
  logic [0:0] _0440__C0 ;
  logic [0:0] _0440__R0 ;
  logic [0:0] _0440__X0 ;
  assign _0441__T = _0440__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [21] ;
  assign _0440__C0 = _0441__C ;
  assign _0440__X0 = _0441__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [21] = _0441__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [21] = _0441__X ;
  assign _0440__R0 = ( _0441__R | _0441__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [21] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[21] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [21] = ( _0441__R | _0441__C & _0440__T ) & { 1{ _0440_ != 1'b1 }} ;
  assign _0442_ = _0441_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[22];
  assign _0442__S = 0 ;
  logic [0:0] _0441__C0 ;
  logic [0:0] _0441__R0 ;
  logic [0:0] _0441__X0 ;
  assign _0442__T = _0441__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [22] ;
  assign _0441__C0 = _0442__C ;
  assign _0441__X0 = _0442__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [22] = _0442__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [22] = _0442__X ;
  assign _0441__R0 = ( _0442__R | _0442__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [22] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[22] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [22] = ( _0442__R | _0442__C & _0441__T ) & { 1{ _0441_ != 1'b1 }} ;
  assign _0443_ = _0442_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[23];
  assign _0443__S = 0 ;
  logic [0:0] _0442__C0 ;
  logic [0:0] _0442__R0 ;
  logic [0:0] _0442__X0 ;
  assign _0443__T = _0442__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [23] ;
  assign _0442__C0 = _0443__C ;
  assign _0442__X0 = _0443__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [23] = _0443__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [23] = _0443__X ;
  assign _0442__R0 = ( _0443__R | _0443__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [23] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[23] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [23] = ( _0443__R | _0443__C & _0442__T ) & { 1{ _0442_ != 1'b1 }} ;
  assign _0444_ = _0443_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[24];
  assign _0444__S = 0 ;
  logic [0:0] _0443__C0 ;
  logic [0:0] _0443__R0 ;
  logic [0:0] _0443__X0 ;
  assign _0444__T = _0443__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [24] ;
  assign _0443__C0 = _0444__C ;
  assign _0443__X0 = _0444__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [24] = _0444__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [24] = _0444__X ;
  assign _0443__R0 = ( _0444__R | _0444__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [24] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[24] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [24] = ( _0444__R | _0444__C & _0443__T ) & { 1{ _0443_ != 1'b1 }} ;
  assign _0445_ = _0444_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[25];
  assign _0445__S = 0 ;
  logic [0:0] _0444__C0 ;
  logic [0:0] _0444__R0 ;
  logic [0:0] _0444__X0 ;
  assign _0445__T = _0444__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [25] ;
  assign _0444__C0 = _0445__C ;
  assign _0444__X0 = _0445__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [25] = _0445__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [25] = _0445__X ;
  assign _0444__R0 = ( _0445__R | _0445__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [25] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[25] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [25] = ( _0445__R | _0445__C & _0444__T ) & { 1{ _0444_ != 1'b1 }} ;
  assign _0446_ = _0445_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[26];
  assign _0446__S = 0 ;
  logic [0:0] _0445__C0 ;
  logic [0:0] _0445__R0 ;
  logic [0:0] _0445__X0 ;
  assign _0446__T = _0445__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [26] ;
  assign _0445__C0 = _0446__C ;
  assign _0445__X0 = _0446__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [26] = _0446__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [26] = _0446__X ;
  assign _0445__R0 = ( _0446__R | _0446__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [26] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[26] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [26] = ( _0446__R | _0446__C & _0445__T ) & { 1{ _0445_ != 1'b1 }} ;
  assign _0447_ = _0446_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[27];
  assign _0447__S = 0 ;
  logic [0:0] _0446__C0 ;
  logic [0:0] _0446__R0 ;
  logic [0:0] _0446__X0 ;
  assign _0447__T = _0446__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [27] ;
  assign _0446__C0 = _0447__C ;
  assign _0446__X0 = _0447__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [27] = _0447__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [27] = _0447__X ;
  assign _0446__R0 = ( _0447__R | _0447__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [27] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[27] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [27] = ( _0447__R | _0447__C & _0446__T ) & { 1{ _0446_ != 1'b1 }} ;
  assign _0448_ = _0447_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[28];
  assign _0448__S = 0 ;
  logic [0:0] _0447__C0 ;
  logic [0:0] _0447__R0 ;
  logic [0:0] _0447__X0 ;
  assign _0448__T = _0447__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [28] ;
  assign _0447__C0 = _0448__C ;
  assign _0447__X0 = _0448__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [28] = _0448__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [28] = _0448__X ;
  assign _0447__R0 = ( _0448__R | _0448__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [28] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[28] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [28] = ( _0448__R | _0448__C & _0447__T ) & { 1{ _0447_ != 1'b1 }} ;
  assign _0449_ = _0448_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[29];
  assign _0449__S = 0 ;
  logic [0:0] _0448__C0 ;
  logic [0:0] _0448__R0 ;
  logic [0:0] _0448__X0 ;
  assign _0449__T = _0448__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [29] ;
  assign _0448__C0 = _0449__C ;
  assign _0448__X0 = _0449__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [29] = _0449__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [29] = _0449__X ;
  assign _0448__R0 = ( _0449__R | _0449__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [29] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[29] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [29] = ( _0449__R | _0449__C & _0448__T ) & { 1{ _0448_ != 1'b1 }} ;
  assign _0450_ = _0449_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[30];
  assign _0450__S = 0 ;
  logic [0:0] _0449__C0 ;
  logic [0:0] _0449__R0 ;
  logic [0:0] _0449__X0 ;
  assign _0450__T = _0449__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [30] ;
  assign _0449__C0 = _0450__C ;
  assign _0449__X0 = _0450__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [30] = _0450__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [30] = _0450__X ;
  assign _0449__R0 = ( _0450__R | _0450__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [30] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[30] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [30] = ( _0450__R | _0450__C & _0449__T ) & { 1{ _0449_ != 1'b1 }} ;
  assign _0451_ = _0450_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[31];
  assign _0451__S = 0 ;
  logic [0:0] _0450__C0 ;
  logic [0:0] _0450__R0 ;
  logic [0:0] _0450__X0 ;
  assign _0451__T = _0450__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [31] ;
  assign _0450__C0 = _0451__C ;
  assign _0450__X0 = _0451__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [31] = _0451__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [31] = _0451__X ;
  assign _0450__R0 = ( _0451__R | _0451__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [31] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[31] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [31] = ( _0451__R | _0451__C & _0450__T ) & { 1{ _0450_ != 1'b1 }} ;
  assign _0452_ = _0451_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[32];
  assign _0452__S = 0 ;
  logic [0:0] _0451__C0 ;
  logic [0:0] _0451__R0 ;
  logic [0:0] _0451__X0 ;
  assign _0452__T = _0451__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [32] ;
  assign _0451__C0 = _0452__C ;
  assign _0451__X0 = _0452__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [32] = _0452__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [32] = _0452__X ;
  assign _0451__R0 = ( _0452__R | _0452__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [32] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[32] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [32] = ( _0452__R | _0452__C & _0451__T ) & { 1{ _0451_ != 1'b1 }} ;
  assign _0453_ = _0452_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[33];
  assign _0453__S = 0 ;
  logic [0:0] _0452__C0 ;
  logic [0:0] _0452__R0 ;
  logic [0:0] _0452__X0 ;
  assign _0453__T = _0452__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [33] ;
  assign _0452__C0 = _0453__C ;
  assign _0452__X0 = _0453__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [33] = _0453__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [33] = _0453__X ;
  assign _0452__R0 = ( _0453__R | _0453__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [33] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[33] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [33] = ( _0453__R | _0453__C & _0452__T ) & { 1{ _0452_ != 1'b1 }} ;
  assign _0454_ = _0453_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[34];
  assign _0454__S = 0 ;
  logic [0:0] _0453__C0 ;
  logic [0:0] _0453__R0 ;
  logic [0:0] _0453__X0 ;
  assign _0454__T = _0453__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [34] ;
  assign _0453__C0 = _0454__C ;
  assign _0453__X0 = _0454__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [34] = _0454__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [34] = _0454__X ;
  assign _0453__R0 = ( _0454__R | _0454__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [34] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[34] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [34] = ( _0454__R | _0454__C & _0453__T ) & { 1{ _0453_ != 1'b1 }} ;
  assign _0455_ = _0454_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[35];
  assign _0455__S = 0 ;
  logic [0:0] _0454__C0 ;
  logic [0:0] _0454__R0 ;
  logic [0:0] _0454__X0 ;
  assign _0455__T = _0454__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [35] ;
  assign _0454__C0 = _0455__C ;
  assign _0454__X0 = _0455__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [35] = _0455__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [35] = _0455__X ;
  assign _0454__R0 = ( _0455__R | _0455__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [35] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[35] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [35] = ( _0455__R | _0455__C & _0454__T ) & { 1{ _0454_ != 1'b1 }} ;
  assign _0456_ = _0455_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[36];
  assign _0456__S = 0 ;
  logic [0:0] _0455__C0 ;
  logic [0:0] _0455__R0 ;
  logic [0:0] _0455__X0 ;
  assign _0456__T = _0455__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [36] ;
  assign _0455__C0 = _0456__C ;
  assign _0455__X0 = _0456__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [36] = _0456__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [36] = _0456__X ;
  assign _0455__R0 = ( _0456__R | _0456__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [36] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[36] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [36] = ( _0456__R | _0456__C & _0455__T ) & { 1{ _0455_ != 1'b1 }} ;
  assign _0457_ = _0456_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[37];
  assign _0457__S = 0 ;
  logic [0:0] _0456__C0 ;
  logic [0:0] _0456__R0 ;
  logic [0:0] _0456__X0 ;
  assign _0457__T = _0456__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [37] ;
  assign _0456__C0 = _0457__C ;
  assign _0456__X0 = _0457__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [37] = _0457__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [37] = _0457__X ;
  assign _0456__R0 = ( _0457__R | _0457__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [37] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[37] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [37] = ( _0457__R | _0457__C & _0456__T ) & { 1{ _0456_ != 1'b1 }} ;
  assign _0458_ = _0457_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[38];
  assign _0458__S = 0 ;
  logic [0:0] _0457__C0 ;
  logic [0:0] _0457__R0 ;
  logic [0:0] _0457__X0 ;
  assign _0458__T = _0457__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [38] ;
  assign _0457__C0 = _0458__C ;
  assign _0457__X0 = _0458__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [38] = _0458__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [38] = _0458__X ;
  assign _0457__R0 = ( _0458__R | _0458__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [38] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[38] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [38] = ( _0458__R | _0458__C & _0457__T ) & { 1{ _0457_ != 1'b1 }} ;
  assign _0459_ = _0458_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[39];
  assign _0459__S = 0 ;
  logic [0:0] _0458__C0 ;
  logic [0:0] _0458__R0 ;
  logic [0:0] _0458__X0 ;
  assign _0459__T = _0458__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [39] ;
  assign _0458__C0 = _0459__C ;
  assign _0458__X0 = _0459__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [39] = _0459__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [39] = _0459__X ;
  assign _0458__R0 = ( _0459__R | _0459__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [39] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[39] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [39] = ( _0459__R | _0459__C & _0458__T ) & { 1{ _0458_ != 1'b1 }} ;
  assign _0460_ = _0459_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[40];
  assign _0460__S = 0 ;
  logic [0:0] _0459__C0 ;
  logic [0:0] _0459__R0 ;
  logic [0:0] _0459__X0 ;
  assign _0460__T = _0459__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [40] ;
  assign _0459__C0 = _0460__C ;
  assign _0459__X0 = _0460__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [40] = _0460__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [40] = _0460__X ;
  assign _0459__R0 = ( _0460__R | _0460__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [40] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[40] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [40] = ( _0460__R | _0460__C & _0459__T ) & { 1{ _0459_ != 1'b1 }} ;
  assign _0461_ = _0460_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[41];
  assign _0461__S = 0 ;
  logic [0:0] _0460__C0 ;
  logic [0:0] _0460__R0 ;
  logic [0:0] _0460__X0 ;
  assign _0461__T = _0460__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [41] ;
  assign _0460__C0 = _0461__C ;
  assign _0460__X0 = _0461__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [41] = _0461__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [41] = _0461__X ;
  assign _0460__R0 = ( _0461__R | _0461__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [41] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[41] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [41] = ( _0461__R | _0461__C & _0460__T ) & { 1{ _0460_ != 1'b1 }} ;
  assign _0462_ = _0461_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[42];
  assign _0462__S = 0 ;
  logic [0:0] _0461__C0 ;
  logic [0:0] _0461__R0 ;
  logic [0:0] _0461__X0 ;
  assign _0462__T = _0461__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [42] ;
  assign _0461__C0 = _0462__C ;
  assign _0461__X0 = _0462__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [42] = _0462__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [42] = _0462__X ;
  assign _0461__R0 = ( _0462__R | _0462__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [42] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[42] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [42] = ( _0462__R | _0462__C & _0461__T ) & { 1{ _0461_ != 1'b1 }} ;
  assign _0463_ = _0462_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[43];
  assign _0463__S = 0 ;
  logic [0:0] _0462__C0 ;
  logic [0:0] _0462__R0 ;
  logic [0:0] _0462__X0 ;
  assign _0463__T = _0462__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [43] ;
  assign _0462__C0 = _0463__C ;
  assign _0462__X0 = _0463__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [43] = _0463__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [43] = _0463__X ;
  assign _0462__R0 = ( _0463__R | _0463__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [43] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[43] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [43] = ( _0463__R | _0463__C & _0462__T ) & { 1{ _0462_ != 1'b1 }} ;
  assign _0464_ = _0463_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[44];
  assign _0464__S = 0 ;
  logic [0:0] _0463__C0 ;
  logic [0:0] _0463__R0 ;
  logic [0:0] _0463__X0 ;
  assign _0464__T = _0463__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [44] ;
  assign _0463__C0 = _0464__C ;
  assign _0463__X0 = _0464__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [44] = _0464__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [44] = _0464__X ;
  assign _0463__R0 = ( _0464__R | _0464__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [44] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[44] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [44] = ( _0464__R | _0464__C & _0463__T ) & { 1{ _0463_ != 1'b1 }} ;
  assign _0465_ = _0464_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[45];
  assign _0465__S = 0 ;
  logic [0:0] _0464__C0 ;
  logic [0:0] _0464__R0 ;
  logic [0:0] _0464__X0 ;
  assign _0465__T = _0464__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [45] ;
  assign _0464__C0 = _0465__C ;
  assign _0464__X0 = _0465__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [45] = _0465__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [45] = _0465__X ;
  assign _0464__R0 = ( _0465__R | _0465__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [45] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[45] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [45] = ( _0465__R | _0465__C & _0464__T ) & { 1{ _0464_ != 1'b1 }} ;
  assign _0466_ = _0465_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[46];
  assign _0466__S = 0 ;
  logic [0:0] _0465__C0 ;
  logic [0:0] _0465__R0 ;
  logic [0:0] _0465__X0 ;
  assign _0466__T = _0465__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [46] ;
  assign _0465__C0 = _0466__C ;
  assign _0465__X0 = _0466__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [46] = _0466__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [46] = _0466__X ;
  assign _0465__R0 = ( _0466__R | _0466__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [46] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[46] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [46] = ( _0466__R | _0466__C & _0465__T ) & { 1{ _0465_ != 1'b1 }} ;
  assign _0467_ = _0466_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[47];
  assign _0467__S = 0 ;
  logic [0:0] _0466__C0 ;
  logic [0:0] _0466__R0 ;
  logic [0:0] _0466__X0 ;
  assign _0467__T = _0466__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [47] ;
  assign _0466__C0 = _0467__C ;
  assign _0466__X0 = _0467__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [47] = _0467__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [47] = _0467__X ;
  assign _0466__R0 = ( _0467__R | _0467__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [47] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[47] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [47] = ( _0467__R | _0467__C & _0466__T ) & { 1{ _0466_ != 1'b1 }} ;
  assign _0468_ = _0467_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[48];
  assign _0468__S = 0 ;
  logic [0:0] _0467__C0 ;
  logic [0:0] _0467__R0 ;
  logic [0:0] _0467__X0 ;
  assign _0468__T = _0467__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [48] ;
  assign _0467__C0 = _0468__C ;
  assign _0467__X0 = _0468__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [48] = _0468__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [48] = _0468__X ;
  assign _0467__R0 = ( _0468__R | _0468__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [48] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[48] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [48] = ( _0468__R | _0468__C & _0467__T ) & { 1{ _0467_ != 1'b1 }} ;
  assign _0469_ = _0468_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[49];
  assign _0469__S = 0 ;
  logic [0:0] _0468__C0 ;
  logic [0:0] _0468__R0 ;
  logic [0:0] _0468__X0 ;
  assign _0469__T = _0468__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [49] ;
  assign _0468__C0 = _0469__C ;
  assign _0468__X0 = _0469__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [49] = _0469__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [49] = _0469__X ;
  assign _0468__R0 = ( _0469__R | _0469__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [49] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[49] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [49] = ( _0469__R | _0469__C & _0468__T ) & { 1{ _0468_ != 1'b1 }} ;
  assign _0470_ = _0469_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[50];
  assign _0470__S = 0 ;
  logic [0:0] _0469__C0 ;
  logic [0:0] _0469__R0 ;
  logic [0:0] _0469__X0 ;
  assign _0470__T = _0469__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [50] ;
  assign _0469__C0 = _0470__C ;
  assign _0469__X0 = _0470__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [50] = _0470__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [50] = _0470__X ;
  assign _0469__R0 = ( _0470__R | _0470__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [50] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[50] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [50] = ( _0470__R | _0470__C & _0469__T ) & { 1{ _0469_ != 1'b1 }} ;
  assign _0471_ = _0470_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[51];
  assign _0471__S = 0 ;
  logic [0:0] _0470__C0 ;
  logic [0:0] _0470__R0 ;
  logic [0:0] _0470__X0 ;
  assign _0471__T = _0470__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [51] ;
  assign _0470__C0 = _0471__C ;
  assign _0470__X0 = _0471__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [51] = _0471__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [51] = _0471__X ;
  assign _0470__R0 = ( _0471__R | _0471__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [51] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[51] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [51] = ( _0471__R | _0471__C & _0470__T ) & { 1{ _0470_ != 1'b1 }} ;
  assign _0472_ = _0471_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[52];
  assign _0472__S = 0 ;
  logic [0:0] _0471__C0 ;
  logic [0:0] _0471__R0 ;
  logic [0:0] _0471__X0 ;
  assign _0472__T = _0471__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [52] ;
  assign _0471__C0 = _0472__C ;
  assign _0471__X0 = _0472__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [52] = _0472__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [52] = _0472__X ;
  assign _0471__R0 = ( _0472__R | _0472__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [52] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[52] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [52] = ( _0472__R | _0472__C & _0471__T ) & { 1{ _0471_ != 1'b1 }} ;
  assign _0473_ = _0472_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[53];
  assign _0473__S = 0 ;
  logic [0:0] _0472__C0 ;
  logic [0:0] _0472__R0 ;
  logic [0:0] _0472__X0 ;
  assign _0473__T = _0472__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [53] ;
  assign _0472__C0 = _0473__C ;
  assign _0472__X0 = _0473__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [53] = _0473__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [53] = _0473__X ;
  assign _0472__R0 = ( _0473__R | _0473__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [53] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[53] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [53] = ( _0473__R | _0473__C & _0472__T ) & { 1{ _0472_ != 1'b1 }} ;
  assign _0474_ = _0473_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[54];
  assign _0474__S = 0 ;
  logic [0:0] _0473__C0 ;
  logic [0:0] _0473__R0 ;
  logic [0:0] _0473__X0 ;
  assign _0474__T = _0473__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [54] ;
  assign _0473__C0 = _0474__C ;
  assign _0473__X0 = _0474__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [54] = _0474__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [54] = _0474__X ;
  assign _0473__R0 = ( _0474__R | _0474__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [54] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[54] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [54] = ( _0474__R | _0474__C & _0473__T ) & { 1{ _0473_ != 1'b1 }} ;
  assign _0475_ = _0474_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[55];
  assign _0475__S = 0 ;
  logic [0:0] _0474__C0 ;
  logic [0:0] _0474__R0 ;
  logic [0:0] _0474__X0 ;
  assign _0475__T = _0474__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [55] ;
  assign _0474__C0 = _0475__C ;
  assign _0474__X0 = _0475__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [55] = _0475__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [55] = _0475__X ;
  assign _0474__R0 = ( _0475__R | _0475__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [55] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[55] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [55] = ( _0475__R | _0475__C & _0474__T ) & { 1{ _0474_ != 1'b1 }} ;
  assign _0476_ = _0475_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[56];
  assign _0476__S = 0 ;
  logic [0:0] _0475__C0 ;
  logic [0:0] _0475__R0 ;
  logic [0:0] _0475__X0 ;
  assign _0476__T = _0475__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [56] ;
  assign _0475__C0 = _0476__C ;
  assign _0475__X0 = _0476__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [56] = _0476__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [56] = _0476__X ;
  assign _0475__R0 = ( _0476__R | _0476__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [56] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[56] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [56] = ( _0476__R | _0476__C & _0475__T ) & { 1{ _0475_ != 1'b1 }} ;
  assign _0477_ = _0476_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[57];
  assign _0477__S = 0 ;
  logic [0:0] _0476__C0 ;
  logic [0:0] _0476__R0 ;
  logic [0:0] _0476__X0 ;
  assign _0477__T = _0476__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [57] ;
  assign _0476__C0 = _0477__C ;
  assign _0476__X0 = _0477__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [57] = _0477__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [57] = _0477__X ;
  assign _0476__R0 = ( _0477__R | _0477__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [57] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[57] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [57] = ( _0477__R | _0477__C & _0476__T ) & { 1{ _0476_ != 1'b1 }} ;
  assign _0478_ = _0477_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[58];
  assign _0478__S = 0 ;
  logic [0:0] _0477__C0 ;
  logic [0:0] _0477__R0 ;
  logic [0:0] _0477__X0 ;
  assign _0478__T = _0477__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [58] ;
  assign _0477__C0 = _0478__C ;
  assign _0477__X0 = _0478__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [58] = _0478__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [58] = _0478__X ;
  assign _0477__R0 = ( _0478__R | _0478__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [58] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[58] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [58] = ( _0478__R | _0478__C & _0477__T ) & { 1{ _0477_ != 1'b1 }} ;
  assign _0479_ = _0478_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[59];
  assign _0479__S = 0 ;
  logic [0:0] _0478__C0 ;
  logic [0:0] _0478__R0 ;
  logic [0:0] _0478__X0 ;
  assign _0479__T = _0478__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [59] ;
  assign _0478__C0 = _0479__C ;
  assign _0478__X0 = _0479__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [59] = _0479__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [59] = _0479__X ;
  assign _0478__R0 = ( _0479__R | _0479__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [59] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[59] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [59] = ( _0479__R | _0479__C & _0478__T ) & { 1{ _0478_ != 1'b1 }} ;
  assign _0480_ = _0479_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[60];
  assign _0480__S = 0 ;
  logic [0:0] _0479__C0 ;
  logic [0:0] _0479__R0 ;
  logic [0:0] _0479__X0 ;
  assign _0480__T = _0479__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [60] ;
  assign _0479__C0 = _0480__C ;
  assign _0479__X0 = _0480__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [60] = _0480__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [60] = _0480__X ;
  assign _0479__R0 = ( _0480__R | _0480__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [60] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[60] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [60] = ( _0480__R | _0480__C & _0479__T ) & { 1{ _0479_ != 1'b1 }} ;
  assign _0481_ = _0480_ | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[61];
  assign _0481__S = 0 ;
  logic [0:0] _0480__C0 ;
  logic [0:0] _0480__R0 ;
  logic [0:0] _0480__X0 ;
  assign _0481__T = _0480__T | IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [61] ;
  assign _0480__C0 = _0481__C ;
  assign _0480__X0 = _0481__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [61] = _0481__C ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [61] = _0481__X ;
  assign _0480__R0 = ( _0481__R | _0481__C & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T [61] ) & { 1{ IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva[61] != 1'b1 }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [61] = ( _0481__R | _0481__C & _0480__T ) & { 1{ _0480_ != 1'b1 }} ;
  assign _0482_ = _0481_ | _0267_;
  assign _0482__S = 0 ;
  logic [0:0] _0481__C0 ;
  logic [0:0] _0481__R0 ;
  logic [0:0] _0481__X0 ;
  logic [0:0] _0267__C0 ;
  logic [0:0] _0267__R0 ;
  logic [0:0] _0267__X0 ;
  assign _0482__T = _0481__T | _0267__T ;
  assign _0481__C0 = _0482__C ;
  assign _0481__X0 = _0482__X ;
  assign _0267__C0 = _0482__C ;
  assign _0267__X0 = _0482__X ;
  assign _0481__R0 = ( _0482__R | _0482__C & _0267__T ) & { 1{ _0267_ != 1'b1 }} ;
  assign _0267__R0 = ( _0482__R | _0482__C & _0481__T ) & { 1{ _0481_ != 1'b1 }} ;
  assign _0483_ = IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[0] | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[1];
  assign _0483__S = 0 ;
  assign _0483__T = IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [0] | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [1] ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [0] = _0483__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [0] = _0483__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [1] = _0483__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [1] = _0483__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [0] = ( _0483__R | _0483__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [1] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[1] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [1] = ( _0483__R | _0483__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [0] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[0] != 1'b1 }} ;
  assign _0484_ = _0483_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[2];
  assign _0484__S = 0 ;
  logic [0:0] _0483__C0 ;
  logic [0:0] _0483__R0 ;
  logic [0:0] _0483__X0 ;
  assign _0484__T = _0483__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [2] ;
  assign _0483__C0 = _0484__C ;
  assign _0483__X0 = _0484__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [2] = _0484__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [2] = _0484__X ;
  assign _0483__R0 = ( _0484__R | _0484__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [2] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[2] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [2] = ( _0484__R | _0484__C & _0483__T ) & { 1{ _0483_ != 1'b1 }} ;
  assign _0485_ = _0484_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[3];
  assign _0485__S = 0 ;
  logic [0:0] _0484__C0 ;
  logic [0:0] _0484__R0 ;
  logic [0:0] _0484__X0 ;
  assign _0485__T = _0484__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [3] ;
  assign _0484__C0 = _0485__C ;
  assign _0484__X0 = _0485__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [3] = _0485__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [3] = _0485__X ;
  assign _0484__R0 = ( _0485__R | _0485__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [3] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[3] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [3] = ( _0485__R | _0485__C & _0484__T ) & { 1{ _0484_ != 1'b1 }} ;
  assign _0486_ = _0485_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[4];
  assign _0486__S = 0 ;
  logic [0:0] _0485__C0 ;
  logic [0:0] _0485__R0 ;
  logic [0:0] _0485__X0 ;
  assign _0486__T = _0485__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [4] ;
  assign _0485__C0 = _0486__C ;
  assign _0485__X0 = _0486__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [4] = _0486__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [4] = _0486__X ;
  assign _0485__R0 = ( _0486__R | _0486__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [4] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[4] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [4] = ( _0486__R | _0486__C & _0485__T ) & { 1{ _0485_ != 1'b1 }} ;
  assign _0487_ = _0486_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[5];
  assign _0487__S = 0 ;
  logic [0:0] _0486__C0 ;
  logic [0:0] _0486__R0 ;
  logic [0:0] _0486__X0 ;
  assign _0487__T = _0486__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [5] ;
  assign _0486__C0 = _0487__C ;
  assign _0486__X0 = _0487__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [5] = _0487__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [5] = _0487__X ;
  assign _0486__R0 = ( _0487__R | _0487__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [5] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[5] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [5] = ( _0487__R | _0487__C & _0486__T ) & { 1{ _0486_ != 1'b1 }} ;
  assign _0488_ = _0487_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[6];
  assign _0488__S = 0 ;
  logic [0:0] _0487__C0 ;
  logic [0:0] _0487__R0 ;
  logic [0:0] _0487__X0 ;
  assign _0488__T = _0487__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [6] ;
  assign _0487__C0 = _0488__C ;
  assign _0487__X0 = _0488__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [6] = _0488__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [6] = _0488__X ;
  assign _0487__R0 = ( _0488__R | _0488__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [6] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[6] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [6] = ( _0488__R | _0488__C & _0487__T ) & { 1{ _0487_ != 1'b1 }} ;
  assign _0489_ = _0488_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[7];
  assign _0489__S = 0 ;
  logic [0:0] _0488__C0 ;
  logic [0:0] _0488__R0 ;
  logic [0:0] _0488__X0 ;
  assign _0489__T = _0488__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [7] ;
  assign _0488__C0 = _0489__C ;
  assign _0488__X0 = _0489__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [7] = _0489__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [7] = _0489__X ;
  assign _0488__R0 = ( _0489__R | _0489__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [7] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[7] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [7] = ( _0489__R | _0489__C & _0488__T ) & { 1{ _0488_ != 1'b1 }} ;
  assign _0490_ = _0489_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[8];
  assign _0490__S = 0 ;
  logic [0:0] _0489__C0 ;
  logic [0:0] _0489__R0 ;
  logic [0:0] _0489__X0 ;
  assign _0490__T = _0489__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [8] ;
  assign _0489__C0 = _0490__C ;
  assign _0489__X0 = _0490__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [8] = _0490__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [8] = _0490__X ;
  assign _0489__R0 = ( _0490__R | _0490__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [8] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[8] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [8] = ( _0490__R | _0490__C & _0489__T ) & { 1{ _0489_ != 1'b1 }} ;
  assign _0491_ = _0490_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[9];
  assign _0491__S = 0 ;
  logic [0:0] _0490__C0 ;
  logic [0:0] _0490__R0 ;
  logic [0:0] _0490__X0 ;
  assign _0491__T = _0490__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [9] ;
  assign _0490__C0 = _0491__C ;
  assign _0490__X0 = _0491__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [9] = _0491__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [9] = _0491__X ;
  assign _0490__R0 = ( _0491__R | _0491__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [9] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[9] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [9] = ( _0491__R | _0491__C & _0490__T ) & { 1{ _0490_ != 1'b1 }} ;
  assign _0492_ = _0491_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[10];
  assign _0492__S = 0 ;
  logic [0:0] _0491__C0 ;
  logic [0:0] _0491__R0 ;
  logic [0:0] _0491__X0 ;
  assign _0492__T = _0491__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [10] ;
  assign _0491__C0 = _0492__C ;
  assign _0491__X0 = _0492__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [10] = _0492__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [10] = _0492__X ;
  assign _0491__R0 = ( _0492__R | _0492__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [10] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[10] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [10] = ( _0492__R | _0492__C & _0491__T ) & { 1{ _0491_ != 1'b1 }} ;
  assign _0493_ = _0492_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[11];
  assign _0493__S = 0 ;
  logic [0:0] _0492__C0 ;
  logic [0:0] _0492__R0 ;
  logic [0:0] _0492__X0 ;
  assign _0493__T = _0492__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [11] ;
  assign _0492__C0 = _0493__C ;
  assign _0492__X0 = _0493__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [11] = _0493__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [11] = _0493__X ;
  assign _0492__R0 = ( _0493__R | _0493__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [11] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[11] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [11] = ( _0493__R | _0493__C & _0492__T ) & { 1{ _0492_ != 1'b1 }} ;
  assign _0494_ = _0493_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[12];
  assign _0494__S = 0 ;
  logic [0:0] _0493__C0 ;
  logic [0:0] _0493__R0 ;
  logic [0:0] _0493__X0 ;
  assign _0494__T = _0493__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [12] ;
  assign _0493__C0 = _0494__C ;
  assign _0493__X0 = _0494__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [12] = _0494__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [12] = _0494__X ;
  assign _0493__R0 = ( _0494__R | _0494__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [12] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[12] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [12] = ( _0494__R | _0494__C & _0493__T ) & { 1{ _0493_ != 1'b1 }} ;
  assign _0495_ = _0494_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[13];
  assign _0495__S = 0 ;
  logic [0:0] _0494__C0 ;
  logic [0:0] _0494__R0 ;
  logic [0:0] _0494__X0 ;
  assign _0495__T = _0494__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [13] ;
  assign _0494__C0 = _0495__C ;
  assign _0494__X0 = _0495__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [13] = _0495__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [13] = _0495__X ;
  assign _0494__R0 = ( _0495__R | _0495__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [13] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[13] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [13] = ( _0495__R | _0495__C & _0494__T ) & { 1{ _0494_ != 1'b1 }} ;
  assign _0496_ = _0495_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[14];
  assign _0496__S = 0 ;
  logic [0:0] _0495__C0 ;
  logic [0:0] _0495__R0 ;
  logic [0:0] _0495__X0 ;
  assign _0496__T = _0495__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [14] ;
  assign _0495__C0 = _0496__C ;
  assign _0495__X0 = _0496__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [14] = _0496__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [14] = _0496__X ;
  assign _0495__R0 = ( _0496__R | _0496__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [14] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[14] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [14] = ( _0496__R | _0496__C & _0495__T ) & { 1{ _0495_ != 1'b1 }} ;
  assign _0497_ = _0496_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[15];
  assign _0497__S = 0 ;
  logic [0:0] _0496__C0 ;
  logic [0:0] _0496__R0 ;
  logic [0:0] _0496__X0 ;
  assign _0497__T = _0496__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [15] ;
  assign _0496__C0 = _0497__C ;
  assign _0496__X0 = _0497__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [15] = _0497__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [15] = _0497__X ;
  assign _0496__R0 = ( _0497__R | _0497__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [15] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[15] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [15] = ( _0497__R | _0497__C & _0496__T ) & { 1{ _0496_ != 1'b1 }} ;
  assign _0498_ = _0497_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[16];
  assign _0498__S = 0 ;
  logic [0:0] _0497__C0 ;
  logic [0:0] _0497__R0 ;
  logic [0:0] _0497__X0 ;
  assign _0498__T = _0497__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [16] ;
  assign _0497__C0 = _0498__C ;
  assign _0497__X0 = _0498__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [16] = _0498__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [16] = _0498__X ;
  assign _0497__R0 = ( _0498__R | _0498__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [16] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[16] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [16] = ( _0498__R | _0498__C & _0497__T ) & { 1{ _0497_ != 1'b1 }} ;
  assign _0499_ = _0498_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[17];
  assign _0499__S = 0 ;
  logic [0:0] _0498__C0 ;
  logic [0:0] _0498__R0 ;
  logic [0:0] _0498__X0 ;
  assign _0499__T = _0498__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [17] ;
  assign _0498__C0 = _0499__C ;
  assign _0498__X0 = _0499__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [17] = _0499__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [17] = _0499__X ;
  assign _0498__R0 = ( _0499__R | _0499__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [17] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[17] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [17] = ( _0499__R | _0499__C & _0498__T ) & { 1{ _0498_ != 1'b1 }} ;
  assign _0500_ = _0499_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[18];
  assign _0500__S = 0 ;
  logic [0:0] _0499__C0 ;
  logic [0:0] _0499__R0 ;
  logic [0:0] _0499__X0 ;
  assign _0500__T = _0499__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [18] ;
  assign _0499__C0 = _0500__C ;
  assign _0499__X0 = _0500__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [18] = _0500__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [18] = _0500__X ;
  assign _0499__R0 = ( _0500__R | _0500__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [18] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[18] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [18] = ( _0500__R | _0500__C & _0499__T ) & { 1{ _0499_ != 1'b1 }} ;
  assign _0501_ = _0500_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[19];
  assign _0501__S = 0 ;
  logic [0:0] _0500__C0 ;
  logic [0:0] _0500__R0 ;
  logic [0:0] _0500__X0 ;
  assign _0501__T = _0500__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [19] ;
  assign _0500__C0 = _0501__C ;
  assign _0500__X0 = _0501__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [19] = _0501__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [19] = _0501__X ;
  assign _0500__R0 = ( _0501__R | _0501__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [19] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[19] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [19] = ( _0501__R | _0501__C & _0500__T ) & { 1{ _0500_ != 1'b1 }} ;
  assign _0502_ = _0501_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[20];
  assign _0502__S = 0 ;
  logic [0:0] _0501__C0 ;
  logic [0:0] _0501__R0 ;
  logic [0:0] _0501__X0 ;
  assign _0502__T = _0501__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [20] ;
  assign _0501__C0 = _0502__C ;
  assign _0501__X0 = _0502__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [20] = _0502__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [20] = _0502__X ;
  assign _0501__R0 = ( _0502__R | _0502__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [20] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[20] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [20] = ( _0502__R | _0502__C & _0501__T ) & { 1{ _0501_ != 1'b1 }} ;
  assign _0503_ = _0502_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[21];
  assign _0503__S = 0 ;
  logic [0:0] _0502__C0 ;
  logic [0:0] _0502__R0 ;
  logic [0:0] _0502__X0 ;
  assign _0503__T = _0502__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [21] ;
  assign _0502__C0 = _0503__C ;
  assign _0502__X0 = _0503__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [21] = _0503__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [21] = _0503__X ;
  assign _0502__R0 = ( _0503__R | _0503__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [21] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[21] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [21] = ( _0503__R | _0503__C & _0502__T ) & { 1{ _0502_ != 1'b1 }} ;
  assign _0504_ = _0503_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[22];
  assign _0504__S = 0 ;
  logic [0:0] _0503__C0 ;
  logic [0:0] _0503__R0 ;
  logic [0:0] _0503__X0 ;
  assign _0504__T = _0503__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [22] ;
  assign _0503__C0 = _0504__C ;
  assign _0503__X0 = _0504__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [22] = _0504__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [22] = _0504__X ;
  assign _0503__R0 = ( _0504__R | _0504__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [22] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[22] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [22] = ( _0504__R | _0504__C & _0503__T ) & { 1{ _0503_ != 1'b1 }} ;
  assign _0505_ = _0504_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[23];
  assign _0505__S = 0 ;
  logic [0:0] _0504__C0 ;
  logic [0:0] _0504__R0 ;
  logic [0:0] _0504__X0 ;
  assign _0505__T = _0504__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [23] ;
  assign _0504__C0 = _0505__C ;
  assign _0504__X0 = _0505__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [23] = _0505__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [23] = _0505__X ;
  assign _0504__R0 = ( _0505__R | _0505__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [23] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[23] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [23] = ( _0505__R | _0505__C & _0504__T ) & { 1{ _0504_ != 1'b1 }} ;
  assign _0506_ = _0505_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[24];
  assign _0506__S = 0 ;
  logic [0:0] _0505__C0 ;
  logic [0:0] _0505__R0 ;
  logic [0:0] _0505__X0 ;
  assign _0506__T = _0505__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [24] ;
  assign _0505__C0 = _0506__C ;
  assign _0505__X0 = _0506__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [24] = _0506__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [24] = _0506__X ;
  assign _0505__R0 = ( _0506__R | _0506__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [24] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[24] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [24] = ( _0506__R | _0506__C & _0505__T ) & { 1{ _0505_ != 1'b1 }} ;
  assign _0507_ = _0506_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[25];
  assign _0507__S = 0 ;
  logic [0:0] _0506__C0 ;
  logic [0:0] _0506__R0 ;
  logic [0:0] _0506__X0 ;
  assign _0507__T = _0506__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [25] ;
  assign _0506__C0 = _0507__C ;
  assign _0506__X0 = _0507__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [25] = _0507__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [25] = _0507__X ;
  assign _0506__R0 = ( _0507__R | _0507__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [25] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[25] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [25] = ( _0507__R | _0507__C & _0506__T ) & { 1{ _0506_ != 1'b1 }} ;
  assign _0508_ = _0507_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[26];
  assign _0508__S = 0 ;
  logic [0:0] _0507__C0 ;
  logic [0:0] _0507__R0 ;
  logic [0:0] _0507__X0 ;
  assign _0508__T = _0507__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [26] ;
  assign _0507__C0 = _0508__C ;
  assign _0507__X0 = _0508__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [26] = _0508__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [26] = _0508__X ;
  assign _0507__R0 = ( _0508__R | _0508__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [26] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[26] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [26] = ( _0508__R | _0508__C & _0507__T ) & { 1{ _0507_ != 1'b1 }} ;
  assign _0509_ = _0508_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[27];
  assign _0509__S = 0 ;
  logic [0:0] _0508__C0 ;
  logic [0:0] _0508__R0 ;
  logic [0:0] _0508__X0 ;
  assign _0509__T = _0508__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [27] ;
  assign _0508__C0 = _0509__C ;
  assign _0508__X0 = _0509__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [27] = _0509__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [27] = _0509__X ;
  assign _0508__R0 = ( _0509__R | _0509__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [27] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[27] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [27] = ( _0509__R | _0509__C & _0508__T ) & { 1{ _0508_ != 1'b1 }} ;
  assign _0510_ = _0509_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[28];
  assign _0510__S = 0 ;
  logic [0:0] _0509__C0 ;
  logic [0:0] _0509__R0 ;
  logic [0:0] _0509__X0 ;
  assign _0510__T = _0509__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [28] ;
  assign _0509__C0 = _0510__C ;
  assign _0509__X0 = _0510__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [28] = _0510__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [28] = _0510__X ;
  assign _0509__R0 = ( _0510__R | _0510__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [28] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[28] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [28] = ( _0510__R | _0510__C & _0509__T ) & { 1{ _0509_ != 1'b1 }} ;
  assign _0511_ = _0510_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[29];
  assign _0511__S = 0 ;
  logic [0:0] _0510__C0 ;
  logic [0:0] _0510__R0 ;
  logic [0:0] _0510__X0 ;
  assign _0511__T = _0510__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [29] ;
  assign _0510__C0 = _0511__C ;
  assign _0510__X0 = _0511__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [29] = _0511__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [29] = _0511__X ;
  assign _0510__R0 = ( _0511__R | _0511__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [29] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[29] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [29] = ( _0511__R | _0511__C & _0510__T ) & { 1{ _0510_ != 1'b1 }} ;
  assign _0512_ = _0511_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[30];
  assign _0512__S = 0 ;
  logic [0:0] _0511__C0 ;
  logic [0:0] _0511__R0 ;
  logic [0:0] _0511__X0 ;
  assign _0512__T = _0511__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [30] ;
  assign _0511__C0 = _0512__C ;
  assign _0511__X0 = _0512__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [30] = _0512__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [30] = _0512__X ;
  assign _0511__R0 = ( _0512__R | _0512__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [30] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[30] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [30] = ( _0512__R | _0512__C & _0511__T ) & { 1{ _0511_ != 1'b1 }} ;
  assign _0513_ = _0512_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[31];
  assign _0513__S = 0 ;
  logic [0:0] _0512__C0 ;
  logic [0:0] _0512__R0 ;
  logic [0:0] _0512__X0 ;
  assign _0513__T = _0512__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [31] ;
  assign _0512__C0 = _0513__C ;
  assign _0512__X0 = _0513__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [31] = _0513__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [31] = _0513__X ;
  assign _0512__R0 = ( _0513__R | _0513__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [31] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[31] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [31] = ( _0513__R | _0513__C & _0512__T ) & { 1{ _0512_ != 1'b1 }} ;
  assign _0514_ = _0513_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[32];
  assign _0514__S = 0 ;
  logic [0:0] _0513__C0 ;
  logic [0:0] _0513__R0 ;
  logic [0:0] _0513__X0 ;
  assign _0514__T = _0513__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [32] ;
  assign _0513__C0 = _0514__C ;
  assign _0513__X0 = _0514__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [32] = _0514__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [32] = _0514__X ;
  assign _0513__R0 = ( _0514__R | _0514__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [32] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[32] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [32] = ( _0514__R | _0514__C & _0513__T ) & { 1{ _0513_ != 1'b1 }} ;
  assign _0515_ = _0514_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[33];
  assign _0515__S = 0 ;
  logic [0:0] _0514__C0 ;
  logic [0:0] _0514__R0 ;
  logic [0:0] _0514__X0 ;
  assign _0515__T = _0514__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [33] ;
  assign _0514__C0 = _0515__C ;
  assign _0514__X0 = _0515__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [33] = _0515__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [33] = _0515__X ;
  assign _0514__R0 = ( _0515__R | _0515__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [33] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[33] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [33] = ( _0515__R | _0515__C & _0514__T ) & { 1{ _0514_ != 1'b1 }} ;
  assign _0516_ = _0515_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[34];
  assign _0516__S = 0 ;
  logic [0:0] _0515__C0 ;
  logic [0:0] _0515__R0 ;
  logic [0:0] _0515__X0 ;
  assign _0516__T = _0515__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [34] ;
  assign _0515__C0 = _0516__C ;
  assign _0515__X0 = _0516__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [34] = _0516__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [34] = _0516__X ;
  assign _0515__R0 = ( _0516__R | _0516__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [34] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[34] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [34] = ( _0516__R | _0516__C & _0515__T ) & { 1{ _0515_ != 1'b1 }} ;
  assign _0517_ = _0516_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[35];
  assign _0517__S = 0 ;
  logic [0:0] _0516__C0 ;
  logic [0:0] _0516__R0 ;
  logic [0:0] _0516__X0 ;
  assign _0517__T = _0516__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [35] ;
  assign _0516__C0 = _0517__C ;
  assign _0516__X0 = _0517__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [35] = _0517__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [35] = _0517__X ;
  assign _0516__R0 = ( _0517__R | _0517__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [35] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[35] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [35] = ( _0517__R | _0517__C & _0516__T ) & { 1{ _0516_ != 1'b1 }} ;
  assign _0518_ = _0517_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[36];
  assign _0518__S = 0 ;
  logic [0:0] _0517__C0 ;
  logic [0:0] _0517__R0 ;
  logic [0:0] _0517__X0 ;
  assign _0518__T = _0517__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [36] ;
  assign _0517__C0 = _0518__C ;
  assign _0517__X0 = _0518__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [36] = _0518__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [36] = _0518__X ;
  assign _0517__R0 = ( _0518__R | _0518__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [36] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[36] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [36] = ( _0518__R | _0518__C & _0517__T ) & { 1{ _0517_ != 1'b1 }} ;
  assign _0519_ = _0518_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[37];
  assign _0519__S = 0 ;
  logic [0:0] _0518__C0 ;
  logic [0:0] _0518__R0 ;
  logic [0:0] _0518__X0 ;
  assign _0519__T = _0518__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [37] ;
  assign _0518__C0 = _0519__C ;
  assign _0518__X0 = _0519__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [37] = _0519__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [37] = _0519__X ;
  assign _0518__R0 = ( _0519__R | _0519__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [37] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[37] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [37] = ( _0519__R | _0519__C & _0518__T ) & { 1{ _0518_ != 1'b1 }} ;
  assign _0520_ = _0519_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[38];
  assign _0520__S = 0 ;
  logic [0:0] _0519__C0 ;
  logic [0:0] _0519__R0 ;
  logic [0:0] _0519__X0 ;
  assign _0520__T = _0519__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [38] ;
  assign _0519__C0 = _0520__C ;
  assign _0519__X0 = _0520__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [38] = _0520__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [38] = _0520__X ;
  assign _0519__R0 = ( _0520__R | _0520__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [38] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[38] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [38] = ( _0520__R | _0520__C & _0519__T ) & { 1{ _0519_ != 1'b1 }} ;
  assign _0521_ = _0520_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[39];
  assign _0521__S = 0 ;
  logic [0:0] _0520__C0 ;
  logic [0:0] _0520__R0 ;
  logic [0:0] _0520__X0 ;
  assign _0521__T = _0520__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [39] ;
  assign _0520__C0 = _0521__C ;
  assign _0520__X0 = _0521__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [39] = _0521__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [39] = _0521__X ;
  assign _0520__R0 = ( _0521__R | _0521__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [39] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[39] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [39] = ( _0521__R | _0521__C & _0520__T ) & { 1{ _0520_ != 1'b1 }} ;
  assign _0522_ = _0521_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[40];
  assign _0522__S = 0 ;
  logic [0:0] _0521__C0 ;
  logic [0:0] _0521__R0 ;
  logic [0:0] _0521__X0 ;
  assign _0522__T = _0521__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [40] ;
  assign _0521__C0 = _0522__C ;
  assign _0521__X0 = _0522__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [40] = _0522__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [40] = _0522__X ;
  assign _0521__R0 = ( _0522__R | _0522__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [40] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[40] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [40] = ( _0522__R | _0522__C & _0521__T ) & { 1{ _0521_ != 1'b1 }} ;
  assign _0523_ = _0522_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[41];
  assign _0523__S = 0 ;
  logic [0:0] _0522__C0 ;
  logic [0:0] _0522__R0 ;
  logic [0:0] _0522__X0 ;
  assign _0523__T = _0522__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [41] ;
  assign _0522__C0 = _0523__C ;
  assign _0522__X0 = _0523__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [41] = _0523__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [41] = _0523__X ;
  assign _0522__R0 = ( _0523__R | _0523__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [41] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[41] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [41] = ( _0523__R | _0523__C & _0522__T ) & { 1{ _0522_ != 1'b1 }} ;
  assign _0524_ = _0523_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[42];
  assign _0524__S = 0 ;
  logic [0:0] _0523__C0 ;
  logic [0:0] _0523__R0 ;
  logic [0:0] _0523__X0 ;
  assign _0524__T = _0523__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [42] ;
  assign _0523__C0 = _0524__C ;
  assign _0523__X0 = _0524__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [42] = _0524__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [42] = _0524__X ;
  assign _0523__R0 = ( _0524__R | _0524__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [42] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[42] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [42] = ( _0524__R | _0524__C & _0523__T ) & { 1{ _0523_ != 1'b1 }} ;
  assign _0525_ = _0524_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[43];
  assign _0525__S = 0 ;
  logic [0:0] _0524__C0 ;
  logic [0:0] _0524__R0 ;
  logic [0:0] _0524__X0 ;
  assign _0525__T = _0524__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [43] ;
  assign _0524__C0 = _0525__C ;
  assign _0524__X0 = _0525__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [43] = _0525__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [43] = _0525__X ;
  assign _0524__R0 = ( _0525__R | _0525__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [43] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[43] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [43] = ( _0525__R | _0525__C & _0524__T ) & { 1{ _0524_ != 1'b1 }} ;
  assign _0526_ = _0525_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[44];
  assign _0526__S = 0 ;
  logic [0:0] _0525__C0 ;
  logic [0:0] _0525__R0 ;
  logic [0:0] _0525__X0 ;
  assign _0526__T = _0525__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [44] ;
  assign _0525__C0 = _0526__C ;
  assign _0525__X0 = _0526__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [44] = _0526__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [44] = _0526__X ;
  assign _0525__R0 = ( _0526__R | _0526__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [44] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[44] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [44] = ( _0526__R | _0526__C & _0525__T ) & { 1{ _0525_ != 1'b1 }} ;
  assign _0527_ = _0526_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[45];
  assign _0527__S = 0 ;
  logic [0:0] _0526__C0 ;
  logic [0:0] _0526__R0 ;
  logic [0:0] _0526__X0 ;
  assign _0527__T = _0526__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [45] ;
  assign _0526__C0 = _0527__C ;
  assign _0526__X0 = _0527__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [45] = _0527__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [45] = _0527__X ;
  assign _0526__R0 = ( _0527__R | _0527__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [45] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[45] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [45] = ( _0527__R | _0527__C & _0526__T ) & { 1{ _0526_ != 1'b1 }} ;
  assign _0528_ = _0527_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[46];
  assign _0528__S = 0 ;
  logic [0:0] _0527__C0 ;
  logic [0:0] _0527__R0 ;
  logic [0:0] _0527__X0 ;
  assign _0528__T = _0527__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [46] ;
  assign _0527__C0 = _0528__C ;
  assign _0527__X0 = _0528__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [46] = _0528__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [46] = _0528__X ;
  assign _0527__R0 = ( _0528__R | _0528__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [46] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[46] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [46] = ( _0528__R | _0528__C & _0527__T ) & { 1{ _0527_ != 1'b1 }} ;
  assign _0529_ = _0528_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[47];
  assign _0529__S = 0 ;
  logic [0:0] _0528__C0 ;
  logic [0:0] _0528__R0 ;
  logic [0:0] _0528__X0 ;
  assign _0529__T = _0528__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [47] ;
  assign _0528__C0 = _0529__C ;
  assign _0528__X0 = _0529__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [47] = _0529__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [47] = _0529__X ;
  assign _0528__R0 = ( _0529__R | _0529__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [47] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[47] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [47] = ( _0529__R | _0529__C & _0528__T ) & { 1{ _0528_ != 1'b1 }} ;
  assign _0530_ = _0529_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[48];
  assign _0530__S = 0 ;
  logic [0:0] _0529__C0 ;
  logic [0:0] _0529__R0 ;
  logic [0:0] _0529__X0 ;
  assign _0530__T = _0529__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [48] ;
  assign _0529__C0 = _0530__C ;
  assign _0529__X0 = _0530__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [48] = _0530__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [48] = _0530__X ;
  assign _0529__R0 = ( _0530__R | _0530__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [48] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[48] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [48] = ( _0530__R | _0530__C & _0529__T ) & { 1{ _0529_ != 1'b1 }} ;
  assign _0531_ = _0530_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[49];
  assign _0531__S = 0 ;
  logic [0:0] _0530__C0 ;
  logic [0:0] _0530__R0 ;
  logic [0:0] _0530__X0 ;
  assign _0531__T = _0530__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [49] ;
  assign _0530__C0 = _0531__C ;
  assign _0530__X0 = _0531__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [49] = _0531__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [49] = _0531__X ;
  assign _0530__R0 = ( _0531__R | _0531__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [49] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[49] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [49] = ( _0531__R | _0531__C & _0530__T ) & { 1{ _0530_ != 1'b1 }} ;
  assign _0532_ = _0531_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[50];
  assign _0532__S = 0 ;
  logic [0:0] _0531__C0 ;
  logic [0:0] _0531__R0 ;
  logic [0:0] _0531__X0 ;
  assign _0532__T = _0531__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [50] ;
  assign _0531__C0 = _0532__C ;
  assign _0531__X0 = _0532__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [50] = _0532__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [50] = _0532__X ;
  assign _0531__R0 = ( _0532__R | _0532__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [50] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[50] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [50] = ( _0532__R | _0532__C & _0531__T ) & { 1{ _0531_ != 1'b1 }} ;
  assign _0533_ = _0532_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[51];
  assign _0533__S = 0 ;
  logic [0:0] _0532__C0 ;
  logic [0:0] _0532__R0 ;
  logic [0:0] _0532__X0 ;
  assign _0533__T = _0532__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [51] ;
  assign _0532__C0 = _0533__C ;
  assign _0532__X0 = _0533__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [51] = _0533__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [51] = _0533__X ;
  assign _0532__R0 = ( _0533__R | _0533__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [51] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[51] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [51] = ( _0533__R | _0533__C & _0532__T ) & { 1{ _0532_ != 1'b1 }} ;
  assign _0534_ = _0533_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[52];
  assign _0534__S = 0 ;
  logic [0:0] _0533__C0 ;
  logic [0:0] _0533__R0 ;
  logic [0:0] _0533__X0 ;
  assign _0534__T = _0533__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [52] ;
  assign _0533__C0 = _0534__C ;
  assign _0533__X0 = _0534__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [52] = _0534__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [52] = _0534__X ;
  assign _0533__R0 = ( _0534__R | _0534__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [52] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[52] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [52] = ( _0534__R | _0534__C & _0533__T ) & { 1{ _0533_ != 1'b1 }} ;
  assign _0535_ = _0534_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[53];
  assign _0535__S = 0 ;
  logic [0:0] _0534__C0 ;
  logic [0:0] _0534__R0 ;
  logic [0:0] _0534__X0 ;
  assign _0535__T = _0534__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [53] ;
  assign _0534__C0 = _0535__C ;
  assign _0534__X0 = _0535__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [53] = _0535__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [53] = _0535__X ;
  assign _0534__R0 = ( _0535__R | _0535__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [53] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[53] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [53] = ( _0535__R | _0535__C & _0534__T ) & { 1{ _0534_ != 1'b1 }} ;
  assign _0536_ = _0535_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[54];
  assign _0536__S = 0 ;
  logic [0:0] _0535__C0 ;
  logic [0:0] _0535__R0 ;
  logic [0:0] _0535__X0 ;
  assign _0536__T = _0535__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [54] ;
  assign _0535__C0 = _0536__C ;
  assign _0535__X0 = _0536__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [54] = _0536__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [54] = _0536__X ;
  assign _0535__R0 = ( _0536__R | _0536__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [54] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[54] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [54] = ( _0536__R | _0536__C & _0535__T ) & { 1{ _0535_ != 1'b1 }} ;
  assign _0537_ = _0536_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[55];
  assign _0537__S = 0 ;
  logic [0:0] _0536__C0 ;
  logic [0:0] _0536__R0 ;
  logic [0:0] _0536__X0 ;
  assign _0537__T = _0536__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [55] ;
  assign _0536__C0 = _0537__C ;
  assign _0536__X0 = _0537__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [55] = _0537__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [55] = _0537__X ;
  assign _0536__R0 = ( _0537__R | _0537__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [55] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[55] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [55] = ( _0537__R | _0537__C & _0536__T ) & { 1{ _0536_ != 1'b1 }} ;
  assign _0538_ = _0537_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[56];
  assign _0538__S = 0 ;
  logic [0:0] _0537__C0 ;
  logic [0:0] _0537__R0 ;
  logic [0:0] _0537__X0 ;
  assign _0538__T = _0537__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [56] ;
  assign _0537__C0 = _0538__C ;
  assign _0537__X0 = _0538__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [56] = _0538__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [56] = _0538__X ;
  assign _0537__R0 = ( _0538__R | _0538__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [56] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[56] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [56] = ( _0538__R | _0538__C & _0537__T ) & { 1{ _0537_ != 1'b1 }} ;
  assign _0539_ = _0538_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[57];
  assign _0539__S = 0 ;
  logic [0:0] _0538__C0 ;
  logic [0:0] _0538__R0 ;
  logic [0:0] _0538__X0 ;
  assign _0539__T = _0538__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [57] ;
  assign _0538__C0 = _0539__C ;
  assign _0538__X0 = _0539__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [57] = _0539__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [57] = _0539__X ;
  assign _0538__R0 = ( _0539__R | _0539__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [57] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[57] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [57] = ( _0539__R | _0539__C & _0538__T ) & { 1{ _0538_ != 1'b1 }} ;
  assign _0540_ = _0539_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[58];
  assign _0540__S = 0 ;
  logic [0:0] _0539__C0 ;
  logic [0:0] _0539__R0 ;
  logic [0:0] _0539__X0 ;
  assign _0540__T = _0539__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [58] ;
  assign _0539__C0 = _0540__C ;
  assign _0539__X0 = _0540__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [58] = _0540__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [58] = _0540__X ;
  assign _0539__R0 = ( _0540__R | _0540__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [58] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[58] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [58] = ( _0540__R | _0540__C & _0539__T ) & { 1{ _0539_ != 1'b1 }} ;
  assign _0541_ = _0540_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[59];
  assign _0541__S = 0 ;
  logic [0:0] _0540__C0 ;
  logic [0:0] _0540__R0 ;
  logic [0:0] _0540__X0 ;
  assign _0541__T = _0540__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [59] ;
  assign _0540__C0 = _0541__C ;
  assign _0540__X0 = _0541__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [59] = _0541__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [59] = _0541__X ;
  assign _0540__R0 = ( _0541__R | _0541__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [59] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[59] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [59] = ( _0541__R | _0541__C & _0540__T ) & { 1{ _0540_ != 1'b1 }} ;
  assign _0542_ = _0541_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[60];
  assign _0542__S = 0 ;
  logic [0:0] _0541__C0 ;
  logic [0:0] _0541__R0 ;
  logic [0:0] _0541__X0 ;
  assign _0542__T = _0541__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [60] ;
  assign _0541__C0 = _0542__C ;
  assign _0541__X0 = _0542__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [60] = _0542__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [60] = _0542__X ;
  assign _0541__R0 = ( _0542__R | _0542__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [60] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[60] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [60] = ( _0542__R | _0542__C & _0541__T ) & { 1{ _0541_ != 1'b1 }} ;
  assign _0543_ = _0542_ | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[61];
  assign _0543__S = 0 ;
  logic [0:0] _0542__C0 ;
  logic [0:0] _0542__R0 ;
  logic [0:0] _0542__X0 ;
  assign _0543__T = _0542__T | IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [61] ;
  assign _0542__C0 = _0543__C ;
  assign _0542__X0 = _0543__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [61] = _0543__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [61] = _0543__X ;
  assign _0542__R0 = ( _0543__R | _0543__C & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T [61] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva[61] != 1'b1 }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [61] = ( _0543__R | _0543__C & _0542__T ) & { 1{ _0542_ != 1'b1 }} ;
  assign _0544_ = _0543_ | _0268_;
  assign _0544__S = 0 ;
  logic [0:0] _0543__C0 ;
  logic [0:0] _0543__R0 ;
  logic [0:0] _0543__X0 ;
  logic [0:0] _0268__C0 ;
  logic [0:0] _0268__R0 ;
  logic [0:0] _0268__X0 ;
  assign _0544__T = _0543__T | _0268__T ;
  assign _0543__C0 = _0544__C ;
  assign _0543__X0 = _0544__X ;
  assign _0268__C0 = _0544__C ;
  assign _0268__X0 = _0544__X ;
  assign _0543__R0 = ( _0544__R | _0544__C & _0268__T ) & { 1{ _0268_ != 1'b1 }} ;
  assign _0268__R0 = ( _0544__R | _0544__C & _0543__T ) & { 1{ _0543_ != 1'b1 }} ;
  assign _0545_ = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[50] | _0270_;
  assign _0545__S = 0 ;
  logic [0:0] _0270__C0 ;
  logic [0:0] _0270__R0 ;
  logic [0:0] _0270__X0 ;
  assign _0545__T = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T [50] | _0270__T ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [50] = _0545__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [50] = _0545__X ;
  assign _0270__C0 = _0545__C ;
  assign _0270__X0 = _0545__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [50] = ( _0545__R | _0545__C & _0270__T ) & { 1{ _0270_ != 1'b1 }} ;
  assign _0270__R0 = ( _0545__R | _0545__C & IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T [50] ) & { 1{ IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[50] != 1'b1 }} ;
  assign _0546_ = _0232_ | FpMantDecShiftRight_10U_6U_10U_stick_mask_sva[10];
  assign _0546__S = 0 ;
  logic [0:0] _0232__C0 ;
  logic [0:0] _0232__R0 ;
  logic [0:0] _0232__X0 ;
  assign _0546__T = _0232__T | FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_T [10] ;
  assign _0232__C0 = _0546__C ;
  assign _0232__X0 = _0546__X ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_C0 [10] = _0546__C ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X0 [10] = _0546__X ;
  assign _0232__R0 = ( _0546__R | _0546__C & FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_T [10] ) & { 1{ FpMantDecShiftRight_10U_6U_10U_stick_mask_sva[10] != 1'b1 }} ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_R0 [10] = ( _0546__R | _0546__C & _0232__T ) & { 1{ _0232_ != 1'b1 }} ;
  assign _0547_ = _0546_ | _0233_;
  assign _0547__S = 0 ;
  logic [0:0] _0546__C0 ;
  logic [0:0] _0546__R0 ;
  logic [0:0] _0546__X0 ;
  logic [0:0] _0233__C0 ;
  logic [0:0] _0233__R0 ;
  logic [0:0] _0233__X0 ;
  assign _0547__T = _0546__T | _0233__T ;
  assign _0546__C0 = _0547__C ;
  assign _0546__X0 = _0547__X ;
  assign _0233__C0 = _0547__C ;
  assign _0233__X0 = _0547__X ;
  assign _0546__R0 = ( _0547__R | _0547__C & _0233__T ) & { 1{ _0233_ != 1'b1 }} ;
  assign _0233__R0 = ( _0547__R | _0547__C & _0546__T ) & { 1{ _0546_ != 1'b1 }} ;
  assign _0548_ = _0547_ | FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2;
  assign _0548__S = 0 ;
  logic [0:0] _0547__C0 ;
  logic [0:0] _0547__R0 ;
  logic [0:0] _0547__X0 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_C0 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_R0 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_X0 ;
  assign _0548__T = _0547__T | FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_T ;
  assign _0547__C0 = _0548__C ;
  assign _0547__X0 = _0548__X ;
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_C0 = _0548__C ;
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_X0 = _0548__X ;
  assign _0547__R0 = ( _0548__R | _0548__C & FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_T ) & { 1{ FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2 != 1'b1 }} ;
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_R0 = ( _0548__R | _0548__C & _0547__T ) & { 1{ _0547_ != 1'b1 }} ;
  assign or_tmp_11 = chn_data_in_rsci_bawt | nor_10_cse;
  assign or_tmp_11_S = 0 ;
  logic [0:0] chn_data_in_rsci_bawt_C4 ;
  logic [0:0] chn_data_in_rsci_bawt_R4 ;
  logic [0:0] chn_data_in_rsci_bawt_X4 ;
  logic [0:0] nor_10_cse_C2 ;
  logic [0:0] nor_10_cse_R2 ;
  logic [0:0] nor_10_cse_X2 ;
  assign or_tmp_11_T = chn_data_in_rsci_bawt_T | nor_10_cse_T ;
  assign chn_data_in_rsci_bawt_C4 = or_tmp_11_C ;
  assign chn_data_in_rsci_bawt_X4 = or_tmp_11_X ;
  assign nor_10_cse_C2 = or_tmp_11_C ;
  assign nor_10_cse_X2 = or_tmp_11_X ;
  assign chn_data_in_rsci_bawt_R4 = ( or_tmp_11_R | or_tmp_11_C & nor_10_cse_T ) & { 1{ nor_10_cse != 1'b1 }} ;
  assign nor_10_cse_R2 = ( or_tmp_11_R | or_tmp_11_C & chn_data_in_rsci_bawt_T ) & { 1{ chn_data_in_rsci_bawt != 1'b1 }} ;
  assign or_tmp_17 = or_16_cse | _0256_;
  assign or_tmp_17_S = 0 ;
  logic [0:0] or_16_cse_C1 ;
  logic [0:0] or_16_cse_R1 ;
  logic [0:0] or_16_cse_X1 ;
  logic [0:0] _0256__C2 ;
  logic [0:0] _0256__R2 ;
  logic [0:0] _0256__X2 ;
  assign or_tmp_17_T = or_16_cse_T | _0256__T ;
  assign or_16_cse_C1 = or_tmp_17_C ;
  assign or_16_cse_X1 = or_tmp_17_X ;
  assign _0256__C2 = or_tmp_17_C ;
  assign _0256__X2 = or_tmp_17_X ;
  assign or_16_cse_R1 = ( or_tmp_17_R | or_tmp_17_C & _0256__T ) & { 1{ _0256_ != 1'b1 }} ;
  assign _0256__R2 = ( or_tmp_17_R | or_tmp_17_C & or_16_cse_T ) & { 1{ or_16_cse != 1'b1 }} ;
  assign _0549_ = _0228_ | chn_data_out_rsci_bawt;
  assign _0549__S = 0 ;
  logic [0:0] _0228__C1 ;
  logic [0:0] _0228__R1 ;
  logic [0:0] _0228__X1 ;
  logic [0:0] chn_data_out_rsci_bawt_C9 ;
  logic [0:0] chn_data_out_rsci_bawt_R9 ;
  logic [0:0] chn_data_out_rsci_bawt_X9 ;
  assign _0549__T = _0228__T | chn_data_out_rsci_bawt_T ;
  assign _0228__C1 = _0549__C ;
  assign _0228__X1 = _0549__X ;
  assign chn_data_out_rsci_bawt_C9 = _0549__C ;
  assign chn_data_out_rsci_bawt_X9 = _0549__X ;
  assign _0228__R1 = ( _0549__R | _0549__C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign chn_data_out_rsci_bawt_R9 = ( _0549__R | _0549__C & _0228__T ) & { 1{ _0228_ != 1'b1 }} ;
  assign or_tmp_25 = _0549_ | _0271_;
  assign or_tmp_25_S = 0 ;
  logic [0:0] _0549__C0 ;
  logic [0:0] _0549__R0 ;
  logic [0:0] _0549__X0 ;
  logic [0:0] _0271__C0 ;
  logic [0:0] _0271__R0 ;
  logic [0:0] _0271__X0 ;
  assign or_tmp_25_T = _0549__T | _0271__T ;
  assign _0549__C0 = or_tmp_25_C ;
  assign _0549__X0 = or_tmp_25_X ;
  assign _0271__C0 = or_tmp_25_C ;
  assign _0271__X0 = or_tmp_25_X ;
  assign _0549__R0 = ( or_tmp_25_R | or_tmp_25_C & _0271__T ) & { 1{ _0271_ != 1'b1 }} ;
  assign _0271__R0 = ( or_tmp_25_R | or_tmp_25_C & _0549__T ) & { 1{ _0549_ != 1'b1 }} ;
  assign or_tmp_28 = or_2_cse | main_stage_v_2;
  assign or_tmp_28_S = 0 ;
  logic [0:0] or_2_cse_C30 ;
  logic [0:0] or_2_cse_R30 ;
  logic [0:0] or_2_cse_X30 ;
  logic [0:0] main_stage_v_2_C13 ;
  logic [0:0] main_stage_v_2_R13 ;
  logic [0:0] main_stage_v_2_X13 ;
  assign or_tmp_28_T = or_2_cse_T | main_stage_v_2_T ;
  assign or_2_cse_C30 = or_tmp_28_C ;
  assign or_2_cse_X30 = or_tmp_28_X ;
  assign main_stage_v_2_C13 = or_tmp_28_C ;
  assign main_stage_v_2_X13 = or_tmp_28_X ;
  assign or_2_cse_R30 = ( or_tmp_28_R | or_tmp_28_C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 1'b1 }} ;
  assign main_stage_v_2_R13 = ( or_tmp_28_R | or_tmp_28_C & or_2_cse_T ) & { 1{ or_2_cse != 1'b1 }} ;
  assign _0550_ = nor_77_cse | chn_data_out_rsci_bawt;
  assign _0550__S = 0 ;
  logic [0:0] nor_77_cse_C0 ;
  logic [0:0] nor_77_cse_R0 ;
  logic [0:0] nor_77_cse_X0 ;
  logic [0:0] chn_data_out_rsci_bawt_C10 ;
  logic [0:0] chn_data_out_rsci_bawt_R10 ;
  logic [0:0] chn_data_out_rsci_bawt_X10 ;
  assign _0550__T = nor_77_cse_T | chn_data_out_rsci_bawt_T ;
  assign nor_77_cse_C0 = _0550__C ;
  assign nor_77_cse_X0 = _0550__X ;
  assign chn_data_out_rsci_bawt_C10 = _0550__C ;
  assign chn_data_out_rsci_bawt_X10 = _0550__X ;
  assign nor_77_cse_R0 = ( _0550__R | _0550__C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign chn_data_out_rsci_bawt_R10 = ( _0550__R | _0550__C & nor_77_cse_T ) & { 1{ nor_77_cse != 1'b1 }} ;
  assign _0551_ = _0550_ | not_tmp_24;
  assign _0551__S = 0 ;
  logic [0:0] _0550__C0 ;
  logic [0:0] _0550__R0 ;
  logic [0:0] _0550__X0 ;
  logic [0:0] not_tmp_24_C2 ;
  logic [0:0] not_tmp_24_R2 ;
  logic [0:0] not_tmp_24_X2 ;
  assign _0551__T = _0550__T | not_tmp_24_T ;
  assign _0550__C0 = _0551__C ;
  assign _0550__X0 = _0551__X ;
  assign not_tmp_24_C2 = _0551__C ;
  assign not_tmp_24_X2 = _0551__X ;
  assign _0550__R0 = ( _0551__R | _0551__C & not_tmp_24_T ) & { 1{ not_tmp_24 != 1'b1 }} ;
  assign not_tmp_24_R2 = ( _0551__R | _0551__C & _0550__T ) & { 1{ _0550_ != 1'b1 }} ;
  assign or_37_nl = main_stage_v_1 | nor_10_cse;
  assign or_37_nl_S = 0 ;
  logic [0:0] main_stage_v_1_C9 ;
  logic [0:0] main_stage_v_1_R9 ;
  logic [0:0] main_stage_v_1_X9 ;
  logic [0:0] nor_10_cse_C3 ;
  logic [0:0] nor_10_cse_R3 ;
  logic [0:0] nor_10_cse_X3 ;
  assign or_37_nl_T = main_stage_v_1_T | nor_10_cse_T ;
  assign main_stage_v_1_C9 = or_37_nl_C ;
  assign main_stage_v_1_X9 = or_37_nl_X ;
  assign nor_10_cse_C3 = or_37_nl_C ;
  assign nor_10_cse_X3 = or_37_nl_X ;
  assign main_stage_v_1_R9 = ( or_37_nl_R | or_37_nl_C & nor_10_cse_T ) & { 1{ nor_10_cse != 1'b1 }} ;
  assign nor_10_cse_R3 = ( or_37_nl_R | or_37_nl_C & main_stage_v_1_T ) & { 1{ main_stage_v_1 != 1'b1 }} ;
  assign _0552_ = _0251_ | _0240_;
  assign _0552__S = 0 ;
  logic [0:0] _0251__C2 ;
  logic [0:0] _0251__R2 ;
  logic [0:0] _0251__X2 ;
  logic [0:0] _0240__C4 ;
  logic [0:0] _0240__R4 ;
  logic [0:0] _0240__X4 ;
  assign _0552__T = _0251__T | _0240__T ;
  assign _0251__C2 = _0552__C ;
  assign _0251__X2 = _0552__X ;
  assign _0240__C4 = _0552__C ;
  assign _0240__X4 = _0552__X ;
  assign _0251__R2 = ( _0552__R | _0552__C & _0240__T ) & { 1{ _0240_ != 1'b1 }} ;
  assign _0240__R4 = ( _0552__R | _0552__C & _0251__T ) & { 1{ _0251_ != 1'b1 }} ;
  assign _0553_ = _0552_ | chn_data_out_rsci_bawt;
  assign _0553__S = 0 ;
  logic [0:0] _0552__C0 ;
  logic [0:0] _0552__R0 ;
  logic [0:0] _0552__X0 ;
  logic [0:0] chn_data_out_rsci_bawt_C11 ;
  logic [0:0] chn_data_out_rsci_bawt_R11 ;
  logic [0:0] chn_data_out_rsci_bawt_X11 ;
  assign _0553__T = _0552__T | chn_data_out_rsci_bawt_T ;
  assign _0552__C0 = _0553__C ;
  assign _0552__X0 = _0553__X ;
  assign chn_data_out_rsci_bawt_C11 = _0553__C ;
  assign chn_data_out_rsci_bawt_X11 = _0553__X ;
  assign _0552__R0 = ( _0553__R | _0553__C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign chn_data_out_rsci_bawt_R11 = ( _0553__R | _0553__C & _0552__T ) & { 1{ _0552_ != 1'b1 }} ;
  assign or_tmp_39 = IsNaN_6U_10U_nor_itm_2 | IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2;
  assign or_tmp_39_S = 0 ;
  logic [0:0] IsNaN_6U_10U_nor_itm_2_C0 ;
  logic [0:0] IsNaN_6U_10U_nor_itm_2_R0 ;
  logic [0:0] IsNaN_6U_10U_nor_itm_2_X0 ;
  logic [0:0] IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_C0 ;
  logic [0:0] IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_R0 ;
  logic [0:0] IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_X0 ;
  assign or_tmp_39_T = IsNaN_6U_10U_nor_itm_2_T | IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_T ;
  assign IsNaN_6U_10U_nor_itm_2_C0 = or_tmp_39_C ;
  assign IsNaN_6U_10U_nor_itm_2_X0 = or_tmp_39_X ;
  assign IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_C0 = or_tmp_39_C ;
  assign IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_X0 = or_tmp_39_X ;
  assign IsNaN_6U_10U_nor_itm_2_R0 = ( or_tmp_39_R | or_tmp_39_C & IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_T ) & { 1{ IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2 != 1'b1 }} ;
  assign IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_R0 = ( or_tmp_39_R | or_tmp_39_C & IsNaN_6U_10U_nor_itm_2_T ) & { 1{ IsNaN_6U_10U_nor_itm_2 != 1'b1 }} ;
  assign _0554_ = or_69_nl | _0240_;
  assign _0554__S = 0 ;
  logic [0:0] or_69_nl_C2 ;
  logic [0:0] or_69_nl_R2 ;
  logic [0:0] or_69_nl_X2 ;
  logic [0:0] _0240__C5 ;
  logic [0:0] _0240__R5 ;
  logic [0:0] _0240__X5 ;
  assign _0554__T = or_69_nl_T | _0240__T ;
  assign or_69_nl_C2 = _0554__C ;
  assign or_69_nl_X2 = _0554__X ;
  assign _0240__C5 = _0554__C ;
  assign _0240__X5 = _0554__X ;
  assign or_69_nl_R2 = ( _0554__R | _0554__C & _0240__T ) & { 1{ _0240_ != 1'b1 }} ;
  assign _0240__R5 = ( _0554__R | _0554__C & or_69_nl_T ) & { 1{ or_69_nl != 1'b1 }} ;
  assign or_tmp_59 = _0554_ | chn_data_out_rsci_bawt;
  assign or_tmp_59_S = 0 ;
  logic [0:0] _0554__C0 ;
  logic [0:0] _0554__R0 ;
  logic [0:0] _0554__X0 ;
  logic [0:0] chn_data_out_rsci_bawt_C12 ;
  logic [0:0] chn_data_out_rsci_bawt_R12 ;
  logic [0:0] chn_data_out_rsci_bawt_X12 ;
  assign or_tmp_59_T = _0554__T | chn_data_out_rsci_bawt_T ;
  assign _0554__C0 = or_tmp_59_C ;
  assign _0554__X0 = or_tmp_59_X ;
  assign chn_data_out_rsci_bawt_C12 = or_tmp_59_C ;
  assign chn_data_out_rsci_bawt_X12 = or_tmp_59_X ;
  assign _0554__R0 = ( or_tmp_59_R | or_tmp_59_C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign chn_data_out_rsci_bawt_R12 = ( or_tmp_59_R | or_tmp_59_C & _0554__T ) & { 1{ _0554_ != 1'b1 }} ;
  assign _0555_ = _0272_ | _0240_;
  assign _0555__S = 0 ;
  logic [0:0] _0272__C0 ;
  logic [0:0] _0272__R0 ;
  logic [0:0] _0272__X0 ;
  logic [0:0] _0240__C6 ;
  logic [0:0] _0240__R6 ;
  logic [0:0] _0240__X6 ;
  assign _0555__T = _0272__T | _0240__T ;
  assign _0272__C0 = _0555__C ;
  assign _0272__X0 = _0555__X ;
  assign _0240__C6 = _0555__C ;
  assign _0240__X6 = _0555__X ;
  assign _0272__R0 = ( _0555__R | _0555__C & _0240__T ) & { 1{ _0240_ != 1'b1 }} ;
  assign _0240__R6 = ( _0555__R | _0555__C & _0272__T ) & { 1{ _0272_ != 1'b1 }} ;
  assign _0556_ = _0555_ | chn_data_out_rsci_bawt;
  assign _0556__S = 0 ;
  logic [0:0] _0555__C0 ;
  logic [0:0] _0555__R0 ;
  logic [0:0] _0555__X0 ;
  logic [0:0] chn_data_out_rsci_bawt_C13 ;
  logic [0:0] chn_data_out_rsci_bawt_R13 ;
  logic [0:0] chn_data_out_rsci_bawt_X13 ;
  assign _0556__T = _0555__T | chn_data_out_rsci_bawt_T ;
  assign _0555__C0 = _0556__C ;
  assign _0555__X0 = _0556__X ;
  assign chn_data_out_rsci_bawt_C13 = _0556__C ;
  assign chn_data_out_rsci_bawt_X13 = _0556__X ;
  assign _0555__R0 = ( _0556__R | _0556__C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign chn_data_out_rsci_bawt_R13 = ( _0556__R | _0556__C & _0555__T ) & { 1{ _0555_ != 1'b1 }} ;
  assign _0557_ = reg_chn_data_out_rsci_ld_core_psct_cse | _0251_;
  assign _0557__S = 0 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_C7 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_R7 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_X7 ;
  logic [0:0] _0251__C3 ;
  logic [0:0] _0251__R3 ;
  logic [0:0] _0251__X3 ;
  assign _0557__T = reg_chn_data_out_rsci_ld_core_psct_cse_T | _0251__T ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_C7 = _0557__C ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_X7 = _0557__X ;
  assign _0251__C3 = _0557__C ;
  assign _0251__X3 = _0557__X ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_R7 = ( _0557__R | _0557__C & _0251__T ) & { 1{ _0251_ != 1'b1 }} ;
  assign _0251__R3 = ( _0557__R | _0557__C & reg_chn_data_out_rsci_ld_core_psct_cse_T ) & { 1{ reg_chn_data_out_rsci_ld_core_psct_cse != 1'b1 }} ;
  assign or_tmp_71 = nor_10_cse | main_stage_v_2;
  assign or_tmp_71_S = 0 ;
  logic [0:0] nor_10_cse_C4 ;
  logic [0:0] nor_10_cse_R4 ;
  logic [0:0] nor_10_cse_X4 ;
  logic [0:0] main_stage_v_2_C14 ;
  logic [0:0] main_stage_v_2_R14 ;
  logic [0:0] main_stage_v_2_X14 ;
  assign or_tmp_71_T = nor_10_cse_T | main_stage_v_2_T ;
  assign nor_10_cse_C4 = or_tmp_71_C ;
  assign nor_10_cse_X4 = or_tmp_71_X ;
  assign main_stage_v_2_C14 = or_tmp_71_C ;
  assign main_stage_v_2_X14 = or_tmp_71_X ;
  assign nor_10_cse_R4 = ( or_tmp_71_R | or_tmp_71_C & main_stage_v_2_T ) & { 1{ main_stage_v_2 != 1'b1 }} ;
  assign main_stage_v_2_R14 = ( or_tmp_71_R | or_tmp_71_C & nor_10_cse_T ) & { 1{ nor_10_cse != 1'b1 }} ;
  assign _0558_ = reg_chn_data_out_rsci_ld_core_psct_cse | _0274_;
  assign _0558__S = 0 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_C8 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_R8 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_X8 ;
  logic [0:0] _0274__C0 ;
  logic [0:0] _0274__R0 ;
  logic [0:0] _0274__X0 ;
  assign _0558__T = reg_chn_data_out_rsci_ld_core_psct_cse_T | _0274__T ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_C8 = _0558__C ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_X8 = _0558__X ;
  assign _0274__C0 = _0558__C ;
  assign _0274__X0 = _0558__X ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_R8 = ( _0558__R | _0558__C & _0274__T ) & { 1{ _0274_ != 1'b1 }} ;
  assign _0274__R0 = ( _0558__R | _0558__C & reg_chn_data_out_rsci_ld_core_psct_cse_T ) & { 1{ reg_chn_data_out_rsci_ld_core_psct_cse != 1'b1 }} ;
  assign or_tmp_94 = nor_tmp_42 | not_tmp_57;
  assign or_tmp_94_S = 0 ;
  logic [0:0] nor_tmp_42_C10 ;
  logic [0:0] nor_tmp_42_R10 ;
  logic [0:0] nor_tmp_42_X10 ;
  logic [0:0] not_tmp_57_C1 ;
  logic [0:0] not_tmp_57_R1 ;
  logic [0:0] not_tmp_57_X1 ;
  assign or_tmp_94_T = nor_tmp_42_T | not_tmp_57_T ;
  assign nor_tmp_42_C10 = or_tmp_94_C ;
  assign nor_tmp_42_X10 = or_tmp_94_X ;
  assign not_tmp_57_C1 = or_tmp_94_C ;
  assign not_tmp_57_X1 = or_tmp_94_X ;
  assign nor_tmp_42_R10 = ( or_tmp_94_R | or_tmp_94_C & not_tmp_57_T ) & { 1{ not_tmp_57 != 1'b1 }} ;
  assign not_tmp_57_R1 = ( or_tmp_94_R | or_tmp_94_C & nor_tmp_42_T ) & { 1{ nor_tmp_42 != 1'b1 }} ;
  assign or_112_cse = _0248_ | or_27_cse;
  assign or_112_cse_S = 0 ;
  logic [0:0] _0248__C2 ;
  logic [0:0] _0248__R2 ;
  logic [0:0] _0248__X2 ;
  logic [0:0] or_27_cse_C1 ;
  logic [0:0] or_27_cse_R1 ;
  logic [0:0] or_27_cse_X1 ;
  assign or_112_cse_T = _0248__T | or_27_cse_T ;
  assign _0248__C2 = or_112_cse_C ;
  assign _0248__X2 = or_112_cse_X ;
  assign or_27_cse_C1 = or_112_cse_C ;
  assign or_27_cse_X1 = or_112_cse_X ;
  assign _0248__R2 = ( or_112_cse_R | or_112_cse_C & or_27_cse_T ) & { 1{ or_27_cse != 1'b1 }} ;
  assign or_27_cse_R1 = ( or_112_cse_R | or_112_cse_C & _0248__T ) & { 1{ _0248_ != 1'b1 }} ;
  assign _0559_ = or_2_cse | io_read_cfg_precision_rsc_svs_st_4[0];
  assign _0559__S = 0 ;
  assign { io_read_cfg_precision_rsc_svs_st_4_R9 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X9 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C9 [1:1] } = 0;
  logic [0:0] or_2_cse_C31 ;
  logic [0:0] or_2_cse_R31 ;
  logic [0:0] or_2_cse_X31 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C10 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R10 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X10 ;
  assign _0559__T = or_2_cse_T | io_read_cfg_precision_rsc_svs_st_4_T [0] ;
  assign or_2_cse_C31 = _0559__C ;
  assign or_2_cse_X31 = _0559__X ;
  assign io_read_cfg_precision_rsc_svs_st_4_C10 [0] = _0559__C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X10 [0] = _0559__X ;
  assign or_2_cse_R31 = ( _0559__R | _0559__C & io_read_cfg_precision_rsc_svs_st_4_T [0] ) & { 1{ io_read_cfg_precision_rsc_svs_st_4[0] != 1'b1 }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R10 [0] = ( _0559__R | _0559__C & or_2_cse_T ) & { 1{ or_2_cse != 1'b1 }} ;
  assign or_tmp_117 = _0559_ | nor_82_cse;
  assign or_tmp_117_S = 0 ;
  logic [0:0] _0559__C0 ;
  logic [0:0] _0559__R0 ;
  logic [0:0] _0559__X0 ;
  logic [0:0] nor_82_cse_C1 ;
  logic [0:0] nor_82_cse_R1 ;
  logic [0:0] nor_82_cse_X1 ;
  assign or_tmp_117_T = _0559__T | nor_82_cse_T ;
  assign _0559__C0 = or_tmp_117_C ;
  assign _0559__X0 = or_tmp_117_X ;
  assign nor_82_cse_C1 = or_tmp_117_C ;
  assign nor_82_cse_X1 = or_tmp_117_X ;
  assign _0559__R0 = ( or_tmp_117_R | or_tmp_117_C & nor_82_cse_T ) & { 1{ nor_82_cse != 1'b1 }} ;
  assign nor_82_cse_R1 = ( or_tmp_117_R | or_tmp_117_C & _0559__T ) & { 1{ _0559_ != 1'b1 }} ;
  assign _0560_ = chn_data_out_rsci_bawt | _0275_;
  assign _0560__S = 0 ;
  logic [0:0] chn_data_out_rsci_bawt_C14 ;
  logic [0:0] chn_data_out_rsci_bawt_R14 ;
  logic [0:0] chn_data_out_rsci_bawt_X14 ;
  logic [0:0] _0275__C0 ;
  logic [0:0] _0275__R0 ;
  logic [0:0] _0275__X0 ;
  assign _0560__T = chn_data_out_rsci_bawt_T | _0275__T ;
  assign chn_data_out_rsci_bawt_C14 = _0560__C ;
  assign chn_data_out_rsci_bawt_X14 = _0560__X ;
  assign _0275__C0 = _0560__C ;
  assign _0275__X0 = _0560__X ;
  assign chn_data_out_rsci_bawt_R14 = ( _0560__R | _0560__C & _0275__T ) & { 1{ _0275_ != 1'b1 }} ;
  assign _0275__R0 = ( _0560__R | _0560__C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign chn_data_in_rsci_ld_core_psct_mx0c0 = main_stage_en_1 | fsm_output[0];
  assign chn_data_in_rsci_ld_core_psct_mx0c0_S = 0 ;
  logic [0:0] main_stage_en_1_C3 ;
  logic [0:0] main_stage_en_1_R3 ;
  logic [0:0] main_stage_en_1_X3 ;
  logic [1:0] fsm_output_C2 ;
  logic [1:0] fsm_output_R2 ;
  logic [1:0] fsm_output_X2 ;
  assign chn_data_in_rsci_ld_core_psct_mx0c0_T = main_stage_en_1_T | fsm_output_T [0] ;
  assign main_stage_en_1_C3 = chn_data_in_rsci_ld_core_psct_mx0c0_C ;
  assign main_stage_en_1_X3 = chn_data_in_rsci_ld_core_psct_mx0c0_X ;
  assign fsm_output_C2 [0] = chn_data_in_rsci_ld_core_psct_mx0c0_C ;
  assign fsm_output_X2 [0] = chn_data_in_rsci_ld_core_psct_mx0c0_X ;
  assign main_stage_en_1_R3 = ( chn_data_in_rsci_ld_core_psct_mx0c0_R | chn_data_in_rsci_ld_core_psct_mx0c0_C & fsm_output_T [0] ) & { 1{ fsm_output[0] != 1'b1 }} ;
  assign fsm_output_R2 [0] = ( chn_data_in_rsci_ld_core_psct_mx0c0_R | chn_data_in_rsci_ld_core_psct_mx0c0_C & main_stage_en_1_T ) & { 1{ main_stage_en_1 != 1'b1 }} ;
  assign or_tmp_164 = io_read_cfg_precision_rsc_svs_st_5[1] | nor_tmp;
  assign or_tmp_164_S = 0 ;
  assign { io_read_cfg_precision_rsc_svs_st_5_R6 [0] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_5_X6 [0] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_5_C6 [0] } = 0;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_C7 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_R7 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_X7 ;
  logic [0:0] nor_tmp_C1 ;
  logic [0:0] nor_tmp_R1 ;
  logic [0:0] nor_tmp_X1 ;
  assign or_tmp_164_T = io_read_cfg_precision_rsc_svs_st_5_T [1] | nor_tmp_T ;
  assign io_read_cfg_precision_rsc_svs_st_5_C7 [1] = or_tmp_164_C ;
  assign io_read_cfg_precision_rsc_svs_st_5_X7 [1] = or_tmp_164_X ;
  assign nor_tmp_C1 = or_tmp_164_C ;
  assign nor_tmp_X1 = or_tmp_164_X ;
  assign io_read_cfg_precision_rsc_svs_st_5_R7 [1] = ( or_tmp_164_R | or_tmp_164_C & nor_tmp_T ) & { 1{ nor_tmp != 1'b1 }} ;
  assign nor_tmp_R1 = ( or_tmp_164_R | or_tmp_164_C & io_read_cfg_precision_rsc_svs_st_5_T [1] ) & { 1{ io_read_cfg_precision_rsc_svs_st_5[1] != 1'b1 }} ;
  assign _0561_ = mux_nl | nor_dfs;
  assign _0561__S = 0 ;
  logic [0:0] mux_nl_C0 ;
  logic [0:0] mux_nl_R0 ;
  logic [0:0] mux_nl_X0 ;
  logic [0:0] nor_dfs_C16 ;
  logic [0:0] nor_dfs_R16 ;
  logic [0:0] nor_dfs_X16 ;
  assign _0561__T = mux_nl_T | nor_dfs_T ;
  assign mux_nl_C0 = _0561__C ;
  assign mux_nl_X0 = _0561__X ;
  assign nor_dfs_C16 = _0561__C ;
  assign nor_dfs_X16 = _0561__X ;
  assign mux_nl_R0 = ( _0561__R | _0561__C & nor_dfs_T ) & { 1{ nor_dfs != 1'b1 }} ;
  assign nor_dfs_R16 = ( _0561__R | _0561__C & mux_nl_T ) & { 1{ mux_nl != 1'b1 }} ;
  assign _0562_ = _0217_ | IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl;
  assign _0562__S = 0 ;
  logic [0:0] _0217__C0 ;
  logic [0:0] _0217__R0 ;
  logic [0:0] _0217__X0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_C0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_R0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_X0 ;
  assign _0562__T = _0217__T | IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_T ;
  assign _0217__C0 = _0562__C ;
  assign _0217__X0 = _0562__X ;
  assign IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_C0 = _0562__C ;
  assign IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_X0 = _0562__X ;
  assign _0217__R0 = ( _0562__R | _0562__C & IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_T ) & { 1{ IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl != 1'b1 }} ;
  assign IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_R0 = ( _0562__R | _0562__C & _0217__T ) & { 1{ _0217_ != 1'b1 }} ;
  assign _0563_ = _0562_ | nor_dfs;
  assign _0563__S = 0 ;
  logic [0:0] _0562__C0 ;
  logic [0:0] _0562__R0 ;
  logic [0:0] _0562__X0 ;
  logic [0:0] nor_dfs_C17 ;
  logic [0:0] nor_dfs_R17 ;
  logic [0:0] nor_dfs_X17 ;
  assign _0563__T = _0562__T | nor_dfs_T ;
  assign _0562__C0 = _0563__C ;
  assign _0562__X0 = _0563__X ;
  assign nor_dfs_C17 = _0563__C ;
  assign nor_dfs_X17 = _0563__X ;
  assign _0562__R0 = ( _0563__R | _0563__C & nor_dfs_T ) & { 1{ nor_dfs != 1'b1 }} ;
  assign nor_dfs_R17 = ( _0563__R | _0563__C & _0562__T ) & { 1{ _0562_ != 1'b1 }} ;
  assign _0564_ = _0563_ | nor_tmp_43;
  assign _0564__S = 0 ;
  logic [0:0] _0563__C0 ;
  logic [0:0] _0563__R0 ;
  logic [0:0] _0563__X0 ;
  logic [0:0] nor_tmp_43_C18 ;
  logic [0:0] nor_tmp_43_R18 ;
  logic [0:0] nor_tmp_43_X18 ;
  assign _0564__T = _0563__T | nor_tmp_43_T ;
  assign _0563__C0 = _0564__C ;
  assign _0563__X0 = _0564__X ;
  assign nor_tmp_43_C18 = _0564__C ;
  assign nor_tmp_43_X18 = _0564__X ;
  assign _0563__R0 = ( _0564__R | _0564__C & nor_tmp_43_T ) & { 1{ nor_tmp_43 != 1'b1 }} ;
  assign nor_tmp_43_R18 = ( _0564__R | _0564__C & _0563__T ) & { 1{ _0563_ != 1'b1 }} ;
  assign _0565_ = and_dcpl_24 | and_dcpl_25;
  assign _0565__S = 0 ;
  logic [0:0] and_dcpl_24_C0 ;
  logic [0:0] and_dcpl_24_R0 ;
  logic [0:0] and_dcpl_24_X0 ;
  logic [0:0] and_dcpl_25_C1 ;
  logic [0:0] and_dcpl_25_R1 ;
  logic [0:0] and_dcpl_25_X1 ;
  assign _0565__T = and_dcpl_24_T | and_dcpl_25_T ;
  assign and_dcpl_24_C0 = _0565__C ;
  assign and_dcpl_24_X0 = _0565__X ;
  assign and_dcpl_25_C1 = _0565__C ;
  assign and_dcpl_25_X1 = _0565__X ;
  assign and_dcpl_24_R0 = ( _0565__R | _0565__C & and_dcpl_25_T ) & { 1{ and_dcpl_25 != 1'b1 }} ;
  assign and_dcpl_25_R1 = ( _0565__R | _0565__C & and_dcpl_24_T ) & { 1{ and_dcpl_24 != 1'b1 }} ;
  assign _0566_ = or_tmp_146 | main_stage_v_1_mx0c1;
  assign _0566__S = 0 ;
  logic [0:0] or_tmp_146_C0 ;
  logic [0:0] or_tmp_146_R0 ;
  logic [0:0] or_tmp_146_X0 ;
  logic [0:0] main_stage_v_1_mx0c1_C1 ;
  logic [0:0] main_stage_v_1_mx0c1_R1 ;
  logic [0:0] main_stage_v_1_mx0c1_X1 ;
  assign _0566__T = or_tmp_146_T | main_stage_v_1_mx0c1_T ;
  assign or_tmp_146_C0 = _0566__C ;
  assign or_tmp_146_X0 = _0566__X ;
  assign main_stage_v_1_mx0c1_C1 = _0566__C ;
  assign main_stage_v_1_mx0c1_X1 = _0566__X ;
  assign or_tmp_146_R0 = ( _0566__R | _0566__C & main_stage_v_1_mx0c1_T ) & { 1{ main_stage_v_1_mx0c1 != 1'b1 }} ;
  assign main_stage_v_1_mx0c1_R1 = ( _0566__R | _0566__C & or_tmp_146_T ) & { 1{ or_tmp_146 != 1'b1 }} ;
  assign _0567_ = and_70_cse | main_stage_v_2_mx0c1;
  assign _0567__S = 0 ;
  logic [0:0] and_70_cse_C1 ;
  logic [0:0] and_70_cse_R1 ;
  logic [0:0] and_70_cse_X1 ;
  logic [0:0] main_stage_v_2_mx0c1_C1 ;
  logic [0:0] main_stage_v_2_mx0c1_R1 ;
  logic [0:0] main_stage_v_2_mx0c1_X1 ;
  assign _0567__T = and_70_cse_T | main_stage_v_2_mx0c1_T ;
  assign and_70_cse_C1 = _0567__C ;
  assign and_70_cse_X1 = _0567__X ;
  assign main_stage_v_2_mx0c1_C1 = _0567__C ;
  assign main_stage_v_2_mx0c1_X1 = _0567__X ;
  assign and_70_cse_R1 = ( _0567__R | _0567__C & main_stage_v_2_mx0c1_T ) & { 1{ main_stage_v_2_mx0c1 != 1'b1 }} ;
  assign main_stage_v_2_mx0c1_R1 = ( _0567__R | _0567__C & and_70_cse_T ) & { 1{ and_70_cse != 1'b1 }} ;
  assign _0568_ = _0001_ | _0249_;
  assign _0568__S = 0 ;
  logic [0:0] _0001__C0 ;
  logic [0:0] _0001__R0 ;
  logic [0:0] _0001__X0 ;
  logic [0:0] _0249__C1 ;
  logic [0:0] _0249__R1 ;
  logic [0:0] _0249__X1 ;
  assign _0568__T = _0001__T | _0249__T ;
  assign _0001__C0 = _0568__C ;
  assign _0001__X0 = _0568__X ;
  assign _0249__C1 = _0568__C ;
  assign _0249__X1 = _0568__X ;
  assign _0001__R0 = ( _0568__R | _0568__C & _0249__T ) & { 1{ _0249_ != 1'b1 }} ;
  assign _0249__R1 = ( _0568__R | _0568__C & _0001__T ) & { 1{ _0001_ != 1'b1 }} ;
  assign _0569_ = _0568_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3;
  assign _0569__S = 0 ;
  logic [0:0] _0568__C0 ;
  logic [0:0] _0568__R0 ;
  logic [0:0] _0568__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X2 ;
  assign _0569__T = _0568__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_T ;
  assign _0568__C0 = _0569__C ;
  assign _0568__X0 = _0569__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C2 = _0569__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X2 = _0569__X ;
  assign _0568__R0 = ( _0569__R | _0569__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3 != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R2 = ( _0569__R | _0569__C & _0568__T ) & { 1{ _0568_ != 1'b1 }} ;
  assign _0570_ = _0569_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3;
  assign _0570__S = 0 ;
  logic [0:0] _0569__C0 ;
  logic [0:0] _0569__R0 ;
  logic [0:0] _0569__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X1 ;
  assign _0570__T = _0569__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_T ;
  assign _0569__C0 = _0570__C ;
  assign _0569__X0 = _0570__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C1 = _0570__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X1 = _0570__X ;
  assign _0569__R0 = ( _0570__R | _0570__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3 != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R1 = ( _0570__R | _0570__C & _0569__T ) & { 1{ _0569_ != 1'b1 }} ;
  assign _0571_ = _0570_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3;
  assign _0571__S = 0 ;
  logic [0:0] _0570__C0 ;
  logic [0:0] _0570__R0 ;
  logic [0:0] _0570__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X1 ;
  assign _0571__T = _0570__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_T ;
  assign _0570__C0 = _0571__C ;
  assign _0570__X0 = _0571__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C1 = _0571__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X1 = _0571__X ;
  assign _0570__R0 = ( _0571__R | _0571__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3 != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R1 = ( _0571__R | _0571__C & _0570__T ) & { 1{ _0570_ != 1'b1 }} ;
  assign _0572_ = _0571_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3;
  assign _0572__S = 0 ;
  logic [0:0] _0571__C0 ;
  logic [0:0] _0571__R0 ;
  logic [0:0] _0571__X0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X1 ;
  assign _0572__T = _0571__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_T ;
  assign _0571__C0 = _0572__C ;
  assign _0571__X0 = _0572__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C1 = _0572__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X1 = _0572__X ;
  assign _0571__R0 = ( _0572__R | _0572__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_T ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3 != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R1 = ( _0572__R | _0572__C & _0571__T ) & { 1{ _0571_ != 1'b1 }} ;
  assign _0573_ = _0572_ | _0286_;
  assign _0573__S = 0 ;
  logic [0:0] _0572__C0 ;
  logic [0:0] _0572__R0 ;
  logic [0:0] _0572__X0 ;
  logic [0:0] _0286__C0 ;
  logic [0:0] _0286__R0 ;
  logic [0:0] _0286__X0 ;
  assign _0573__T = _0572__T | _0286__T ;
  assign _0572__C0 = _0573__C ;
  assign _0572__X0 = _0573__X ;
  assign _0286__C0 = _0573__C ;
  assign _0286__X0 = _0573__X ;
  assign _0572__R0 = ( _0573__R | _0573__C & _0286__T ) & { 1{ _0286_ != 1'b1 }} ;
  assign _0286__R0 = ( _0573__R | _0573__C & _0572__T ) & { 1{ _0572_ != 1'b1 }} ;
  assign _0574_ = _0287_ | io_read_cfg_precision_rsc_svs_st_4[0];
  assign _0574__S = 0 ;
  assign { io_read_cfg_precision_rsc_svs_st_4_R10 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X10 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C10 [1:1] } = 0;
  logic [0:0] _0287__C0 ;
  logic [0:0] _0287__R0 ;
  logic [0:0] _0287__X0 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C11 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R11 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X11 ;
  assign _0574__T = _0287__T | io_read_cfg_precision_rsc_svs_st_4_T [0] ;
  assign _0287__C0 = _0574__C ;
  assign _0287__X0 = _0574__X ;
  assign io_read_cfg_precision_rsc_svs_st_4_C11 [0] = _0574__C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X11 [0] = _0574__X ;
  assign _0287__R0 = ( _0574__R | _0574__C & io_read_cfg_precision_rsc_svs_st_4_T [0] ) & { 1{ io_read_cfg_precision_rsc_svs_st_4[0] != 1'b1 }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R11 [0] = ( _0574__R | _0574__C & _0287__T ) & { 1{ _0287_ != 1'b1 }} ;
  assign _0575_ = _0111_ | main_stage_v_3_mx0c1;
  assign _0575__S = 0 ;
  logic [0:0] _0111__C1 ;
  logic [0:0] _0111__R1 ;
  logic [0:0] _0111__X1 ;
  logic [0:0] main_stage_v_3_mx0c1_C1 ;
  logic [0:0] main_stage_v_3_mx0c1_R1 ;
  logic [0:0] main_stage_v_3_mx0c1_X1 ;
  assign _0575__T = _0111__T | main_stage_v_3_mx0c1_T ;
  assign _0111__C1 = _0575__C ;
  assign _0111__X1 = _0575__X ;
  assign main_stage_v_3_mx0c1_C1 = _0575__C ;
  assign main_stage_v_3_mx0c1_X1 = _0575__X ;
  assign _0111__R1 = ( _0575__R | _0575__C & main_stage_v_3_mx0c1_T ) & { 1{ main_stage_v_3_mx0c1 != 1'b1 }} ;
  assign main_stage_v_3_mx0c1_R1 = ( _0575__R | _0575__C & _0111__T ) & { 1{ _0111_ != 1'b1 }} ;
  assign _0576_ = _0160_ | _0253_;
  assign _0576__S = 0 ;
  logic [0:0] _0160__C0 ;
  logic [0:0] _0160__R0 ;
  logic [0:0] _0160__X0 ;
  logic [0:0] _0253__C1 ;
  logic [0:0] _0253__R1 ;
  logic [0:0] _0253__X1 ;
  assign _0576__T = _0160__T | _0253__T ;
  assign _0160__C0 = _0576__C ;
  assign _0160__X0 = _0576__X ;
  assign _0253__C1 = _0576__C ;
  assign _0253__X1 = _0576__X ;
  assign _0160__R0 = ( _0576__R | _0576__C & _0253__T ) & { 1{ _0253_ != 1'b1 }} ;
  assign _0253__R1 = ( _0576__R | _0576__C & _0160__T ) & { 1{ _0160_ != 1'b1 }} ;
  assign _0577_ = _0576_ | IsNaN_6U_10U_land_lpi_1_dfm_4;
  assign _0577__S = 0 ;
  logic [0:0] _0576__C0 ;
  logic [0:0] _0576__R0 ;
  logic [0:0] _0576__X0 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_C2 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_R2 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_X2 ;
  assign _0577__T = _0576__T | IsNaN_6U_10U_land_lpi_1_dfm_4_T ;
  assign _0576__C0 = _0577__C ;
  assign _0576__X0 = _0577__X ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_C2 = _0577__C ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_X2 = _0577__X ;
  assign _0576__R0 = ( _0577__R | _0577__C & IsNaN_6U_10U_land_lpi_1_dfm_4_T ) & { 1{ IsNaN_6U_10U_land_lpi_1_dfm_4 != 1'b1 }} ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_R2 = ( _0577__R | _0577__C & _0576__T ) & { 1{ _0576_ != 1'b1 }} ;
  assign _0578_ = _0234_ | FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0[10];
  assign _0578__S = 0 ;
  logic [0:0] _0234__C0 ;
  logic [0:0] _0234__R0 ;
  logic [0:0] _0234__X0 ;
  assign _0578__T = _0234__T | FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_T [10] ;
  assign _0234__C0 = _0578__C ;
  assign _0234__X0 = _0578__X ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_C0 [10] = _0578__C ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_X0 [10] = _0578__X ;
  assign _0234__R0 = ( _0578__R | _0578__C & FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_T [10] ) & { 1{ FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0[10] != 1'b1 }} ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_R0 [10] = ( _0578__R | _0578__C & _0234__T ) & { 1{ _0234_ != 1'b1 }} ;
  assign _0579_ = _0165_ | and_89_rgt;
  assign _0579__S = 0 ;
  logic [0:0] _0165__C1 ;
  logic [0:0] _0165__R1 ;
  logic [0:0] _0165__X1 ;
  logic [0:0] and_89_rgt_C0 ;
  logic [0:0] and_89_rgt_R0 ;
  logic [0:0] and_89_rgt_X0 ;
  assign _0579__T = _0165__T | and_89_rgt_T ;
  assign _0165__C1 = _0579__C ;
  assign _0165__X1 = _0579__X ;
  assign and_89_rgt_C0 = _0579__C ;
  assign and_89_rgt_X0 = _0579__X ;
  assign _0165__R1 = ( _0579__R | _0579__C & and_89_rgt_T ) & { 1{ and_89_rgt != 1'b1 }} ;
  assign and_89_rgt_R0 = ( _0579__R | _0579__C & _0165__T ) & { 1{ _0165_ != 1'b1 }} ;
  assign _0580_ = _0168_ | and_92_rgt;
  assign _0580__S = 0 ;
  logic [0:0] _0168__C0 ;
  logic [0:0] _0168__R0 ;
  logic [0:0] _0168__X0 ;
  logic [0:0] and_92_rgt_C0 ;
  logic [0:0] and_92_rgt_R0 ;
  logic [0:0] and_92_rgt_X0 ;
  assign _0580__T = _0168__T | and_92_rgt_T ;
  assign _0168__C0 = _0580__C ;
  assign _0168__X0 = _0580__X ;
  assign and_92_rgt_C0 = _0580__C ;
  assign and_92_rgt_X0 = _0580__X ;
  assign _0168__R0 = ( _0580__R | _0580__C & and_92_rgt_T ) & { 1{ and_92_rgt != 1'b1 }} ;
  assign and_92_rgt_R0 = ( _0580__R | _0580__C & _0168__T ) & { 1{ _0168_ != 1'b1 }} ;
  assign _0581_ = and_dcpl_22 | _0278_;
  assign _0581__S = 0 ;
  logic [0:0] and_dcpl_22_C3 ;
  logic [0:0] and_dcpl_22_R3 ;
  logic [0:0] and_dcpl_22_X3 ;
  logic [0:0] _0278__C1 ;
  logic [0:0] _0278__R1 ;
  logic [0:0] _0278__X1 ;
  assign _0581__T = and_dcpl_22_T | _0278__T ;
  assign and_dcpl_22_C3 = _0581__C ;
  assign and_dcpl_22_X3 = _0581__X ;
  assign _0278__C1 = _0581__C ;
  assign _0278__X1 = _0581__X ;
  assign and_dcpl_22_R3 = ( _0581__R | _0581__C & _0278__T ) & { 1{ _0278_ != 1'b1 }} ;
  assign _0278__R1 = ( _0581__R | _0581__C & and_dcpl_22_T ) & { 1{ and_dcpl_22 != 1'b1 }} ;
  assign _0582_ = _0581_ | or_16_cse;
  assign _0582__S = 0 ;
  logic [0:0] _0581__C0 ;
  logic [0:0] _0581__R0 ;
  logic [0:0] _0581__X0 ;
  logic [0:0] or_16_cse_C2 ;
  logic [0:0] or_16_cse_R2 ;
  logic [0:0] or_16_cse_X2 ;
  assign _0582__T = _0581__T | or_16_cse_T ;
  assign _0581__C0 = _0582__C ;
  assign _0581__X0 = _0582__X ;
  assign or_16_cse_C2 = _0582__C ;
  assign or_16_cse_X2 = _0582__X ;
  assign _0581__R0 = ( _0582__R | _0582__C & or_16_cse_T ) & { 1{ or_16_cse != 1'b1 }} ;
  assign or_16_cse_R2 = ( _0582__R | _0582__C & _0581__T ) & { 1{ _0581_ != 1'b1 }} ;
  assign _0583_ = _0582_ | _0254_;
  assign _0583__S = 0 ;
  logic [0:0] _0582__C0 ;
  logic [0:0] _0582__R0 ;
  logic [0:0] _0582__X0 ;
  logic [0:0] _0254__C2 ;
  logic [0:0] _0254__R2 ;
  logic [0:0] _0254__X2 ;
  assign _0583__T = _0582__T | _0254__T ;
  assign _0582__C0 = _0583__C ;
  assign _0582__X0 = _0583__X ;
  assign _0254__C2 = _0583__C ;
  assign _0254__X2 = _0583__X ;
  assign _0582__R0 = ( _0583__R | _0583__C & _0254__T ) & { 1{ _0254_ != 1'b1 }} ;
  assign _0254__R2 = ( _0583__R | _0583__C & _0582__T ) & { 1{ _0582_ != 1'b1 }} ;
  assign _0584_ = _0583_ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign _0584__S = 0 ;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R1 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R1 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R1 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R1 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R1 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X1 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X1 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X1 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X1 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X1 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C1 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C1 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C1 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C1 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C1 [4] } = 0;
  logic [0:0] _0583__C0 ;
  logic [0:0] _0583__R0 ;
  logic [0:0] _0583__X0 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C2 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R2 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X2 ;
  assign _0584__T = _0583__T | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T [5] ;
  assign _0583__C0 = _0584__C ;
  assign _0583__X0 = _0584__X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C2 [5] = _0584__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X2 [5] = _0584__X ;
  assign _0583__R0 = ( _0584__R | _0584__C & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T [5] ) & { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5] != 1'b1 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R2 [5] = ( _0584__R | _0584__C & _0583__T ) & { 1{ _0583_ != 1'b1 }} ;
  assign _0585_ = _0584_ | fsm_output[0];
  assign _0585__S = 0 ;
  assign { fsm_output_R2 [1:1] } = 0;
  assign { fsm_output_X2 [1:1] } = 0;
  assign { fsm_output_C2 [1:1] } = 0;
  logic [0:0] _0584__C0 ;
  logic [0:0] _0584__R0 ;
  logic [0:0] _0584__X0 ;
  logic [1:0] fsm_output_C3 ;
  logic [1:0] fsm_output_R3 ;
  logic [1:0] fsm_output_X3 ;
  assign _0585__T = _0584__T | fsm_output_T [0] ;
  assign _0584__C0 = _0585__C ;
  assign _0584__X0 = _0585__X ;
  assign fsm_output_C3 [0] = _0585__C ;
  assign fsm_output_X3 [0] = _0585__X ;
  assign _0584__R0 = ( _0585__R | _0585__C & fsm_output_T [0] ) & { 1{ fsm_output[0] != 1'b1 }} ;
  assign fsm_output_R3 [0] = ( _0585__R | _0585__C & _0584__T ) & { 1{ _0584_ != 1'b1 }} ;
  assign _0586_ = _0583_ | fsm_output[0];
  assign _0586__S = 0 ;
  assign { fsm_output_R3 [1:1] } = 0;
  assign { fsm_output_X3 [1:1] } = 0;
  assign { fsm_output_C3 [1:1] } = 0;
  logic [0:0] _0583__C1 ;
  logic [0:0] _0583__R1 ;
  logic [0:0] _0583__X1 ;
  logic [1:0] fsm_output_C4 ;
  logic [1:0] fsm_output_R4 ;
  logic [1:0] fsm_output_X4 ;
  assign _0586__T = _0583__T | fsm_output_T [0] ;
  assign _0583__C1 = _0586__C ;
  assign _0583__X1 = _0586__X ;
  assign fsm_output_C4 [0] = _0586__C ;
  assign fsm_output_X4 [0] = _0586__X ;
  assign _0583__R1 = ( _0586__R | _0586__C & fsm_output_T [0] ) & { 1{ fsm_output[0] != 1'b1 }} ;
  assign fsm_output_R4 [0] = ( _0586__R | _0586__C & _0583__T ) & { 1{ _0583_ != 1'b1 }} ;
  assign _0587_ = _0219_ | _0220_;
  assign _0587__S = 0 ;
  logic [0:0] _0219__C0 ;
  logic [0:0] _0219__R0 ;
  logic [0:0] _0219__X0 ;
  logic [0:0] _0220__C0 ;
  logic [0:0] _0220__R0 ;
  logic [0:0] _0220__X0 ;
  assign _0587__T = _0219__T | _0220__T ;
  assign _0219__C0 = _0587__C ;
  assign _0219__X0 = _0587__X ;
  assign _0220__C0 = _0587__C ;
  assign _0220__X0 = _0587__X ;
  assign _0219__R0 = ( _0587__R | _0587__C & _0220__T ) & { 1{ _0220_ != 1'b1 }} ;
  assign _0220__R0 = ( _0587__R | _0587__C & _0219__T ) & { 1{ _0219_ != 1'b1 }} ;
  assign IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl = _0587_ | _0221_;
  assign IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_S = 0 ;
  logic [0:0] _0587__C0 ;
  logic [0:0] _0587__R0 ;
  logic [0:0] _0587__X0 ;
  logic [0:0] _0221__C0 ;
  logic [0:0] _0221__R0 ;
  logic [0:0] _0221__X0 ;
  assign IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_T = _0587__T | _0221__T ;
  assign _0587__C0 = IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_C ;
  assign _0587__X0 = IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_X ;
  assign _0221__C0 = IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_C ;
  assign _0221__X0 = IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_X ;
  assign _0587__R0 = ( IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_R | IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_C & _0221__T ) & { 1{ _0221_ != 1'b1 }} ;
  assign _0221__R0 = ( IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_R | IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_C & _0587__T ) & { 1{ _0587_ != 1'b1 }} ;
  assign _0588_ = or_16_cse | _0278_;
  assign _0588__S = 0 ;
  logic [0:0] or_16_cse_C3 ;
  logic [0:0] or_16_cse_R3 ;
  logic [0:0] or_16_cse_X3 ;
  logic [0:0] _0278__C2 ;
  logic [0:0] _0278__R2 ;
  logic [0:0] _0278__X2 ;
  assign _0588__T = or_16_cse_T | _0278__T ;
  assign or_16_cse_C3 = _0588__C ;
  assign or_16_cse_X3 = _0588__X ;
  assign _0278__C2 = _0588__C ;
  assign _0278__X2 = _0588__X ;
  assign or_16_cse_R3 = ( _0588__R | _0588__C & _0278__T ) & { 1{ _0278_ != 1'b1 }} ;
  assign _0278__R2 = ( _0588__R | _0588__C & or_16_cse_T ) & { 1{ or_16_cse != 1'b1 }} ;
  assign or_11_nl = _0342_ | or_16_cse;
  assign or_11_nl_S = 0 ;
  logic [0:0] _0342__C1 ;
  logic [0:0] _0342__R1 ;
  logic [0:0] _0342__X1 ;
  logic [0:0] or_16_cse_C4 ;
  logic [0:0] or_16_cse_R4 ;
  logic [0:0] or_16_cse_X4 ;
  assign or_11_nl_T = _0342__T | or_16_cse_T ;
  assign _0342__C1 = or_11_nl_C ;
  assign _0342__X1 = or_11_nl_X ;
  assign or_16_cse_C4 = or_11_nl_C ;
  assign or_16_cse_X4 = or_11_nl_X ;
  assign _0342__R1 = ( or_11_nl_R | or_11_nl_C & or_16_cse_T ) & { 1{ or_16_cse != 1'b1 }} ;
  assign or_16_cse_R4 = ( or_11_nl_R | or_11_nl_C & _0342__T ) & { 1{ _0342_ != 1'b1 }} ;
  assign _0589_ = or_11_nl | _0256_;
  assign _0589__S = 0 ;
  logic [0:0] or_11_nl_C0 ;
  logic [0:0] or_11_nl_R0 ;
  logic [0:0] or_11_nl_X0 ;
  logic [0:0] _0256__C3 ;
  logic [0:0] _0256__R3 ;
  logic [0:0] _0256__X3 ;
  assign _0589__T = or_11_nl_T | _0256__T ;
  assign or_11_nl_C0 = _0589__C ;
  assign or_11_nl_X0 = _0589__X ;
  assign _0256__C3 = _0589__C ;
  assign _0256__X3 = _0589__X ;
  assign or_11_nl_R0 = ( _0589__R | _0589__C & _0256__T ) & { 1{ _0256_ != 1'b1 }} ;
  assign _0256__R3 = ( _0589__R | _0589__C & or_11_nl_T ) & { 1{ or_11_nl != 1'b1 }} ;
  assign or_13_nl = _0254_ | or_16_cse;
  assign or_13_nl_S = 0 ;
  logic [0:0] _0254__C3 ;
  logic [0:0] _0254__R3 ;
  logic [0:0] _0254__X3 ;
  logic [0:0] or_16_cse_C5 ;
  logic [0:0] or_16_cse_R5 ;
  logic [0:0] or_16_cse_X5 ;
  assign or_13_nl_T = _0254__T | or_16_cse_T ;
  assign _0254__C3 = or_13_nl_C ;
  assign _0254__X3 = or_13_nl_X ;
  assign or_16_cse_C5 = or_13_nl_C ;
  assign or_16_cse_X5 = or_13_nl_X ;
  assign _0254__R3 = ( or_13_nl_R | or_13_nl_C & or_16_cse_T ) & { 1{ or_16_cse != 1'b1 }} ;
  assign or_16_cse_R5 = ( or_13_nl_R | or_13_nl_C & _0254__T ) & { 1{ _0254_ != 1'b1 }} ;
  assign or_24_nl = _0248_ | io_read_cfg_precision_rsc_svs_st_4[0];
  assign or_24_nl_S = 0 ;
  assign { io_read_cfg_precision_rsc_svs_st_4_R11 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X11 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C11 [1:1] } = 0;
  logic [0:0] _0248__C3 ;
  logic [0:0] _0248__R3 ;
  logic [0:0] _0248__X3 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C12 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R12 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X12 ;
  assign or_24_nl_T = _0248__T | io_read_cfg_precision_rsc_svs_st_4_T [0] ;
  assign _0248__C3 = or_24_nl_C ;
  assign _0248__X3 = or_24_nl_X ;
  assign io_read_cfg_precision_rsc_svs_st_4_C12 [0] = or_24_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X12 [0] = or_24_nl_X ;
  assign _0248__R3 = ( or_24_nl_R | or_24_nl_C & io_read_cfg_precision_rsc_svs_st_4_T [0] ) & { 1{ io_read_cfg_precision_rsc_svs_st_4[0] != 1'b1 }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R12 [0] = ( or_24_nl_R | or_24_nl_C & _0248__T ) & { 1{ _0248_ != 1'b1 }} ;
  assign IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl = _0224_ | _0308_;
  assign IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_S = 0 ;
  logic [0:0] _0224__C0 ;
  logic [0:0] _0224__R0 ;
  logic [0:0] _0224__X0 ;
  logic [0:0] _0308__C0 ;
  logic [0:0] _0308__R0 ;
  logic [0:0] _0308__X0 ;
  assign IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_T = _0224__T | _0308__T ;
  assign _0224__C0 = IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_C ;
  assign _0224__X0 = IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_X ;
  assign _0308__C0 = IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_C ;
  assign _0308__X0 = IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_X ;
  assign _0224__R0 = ( IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_R | IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_C & _0308__T ) & { 1{ _0308_ != 1'b1 }} ;
  assign _0308__R0 = ( IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_R | IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_C & _0224__T ) & { 1{ _0224_ != 1'b1 }} ;
  assign _0590_ = _0228_ | IsNaN_6U_10U_land_lpi_1_dfm_4;
  assign _0590__S = 0 ;
  logic [0:0] _0228__C2 ;
  logic [0:0] _0228__R2 ;
  logic [0:0] _0228__X2 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_C3 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_R3 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_X3 ;
  assign _0590__T = _0228__T | IsNaN_6U_10U_land_lpi_1_dfm_4_T ;
  assign _0228__C2 = _0590__C ;
  assign _0228__X2 = _0590__X ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_C3 = _0590__C ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_X3 = _0590__X ;
  assign _0228__R2 = ( _0590__R | _0590__C & IsNaN_6U_10U_land_lpi_1_dfm_4_T ) & { 1{ IsNaN_6U_10U_land_lpi_1_dfm_4 != 1'b1 }} ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_R3 = ( _0590__R | _0590__C & _0228__T ) & { 1{ _0228_ != 1'b1 }} ;
  assign _0591_ = _0590_ | _0251_;
  assign _0591__S = 0 ;
  logic [0:0] _0590__C0 ;
  logic [0:0] _0590__R0 ;
  logic [0:0] _0590__X0 ;
  logic [0:0] _0251__C4 ;
  logic [0:0] _0251__R4 ;
  logic [0:0] _0251__X4 ;
  assign _0591__T = _0590__T | _0251__T ;
  assign _0590__C0 = _0591__C ;
  assign _0590__X0 = _0591__X ;
  assign _0251__C4 = _0591__C ;
  assign _0251__X4 = _0591__X ;
  assign _0590__R0 = ( _0591__R | _0591__C & _0251__T ) & { 1{ _0251_ != 1'b1 }} ;
  assign _0251__R4 = ( _0591__R | _0591__C & _0590__T ) & { 1{ _0590_ != 1'b1 }} ;
  assign _0592_ = equal_tmp_2 | _0237_;
  assign _0592__S = 0 ;
  logic [0:0] equal_tmp_2_C18 ;
  logic [0:0] equal_tmp_2_R18 ;
  logic [0:0] equal_tmp_2_X18 ;
  logic [0:0] _0237__C0 ;
  logic [0:0] _0237__R0 ;
  logic [0:0] _0237__X0 ;
  assign _0592__T = equal_tmp_2_T | _0237__T ;
  assign equal_tmp_2_C18 = _0592__C ;
  assign equal_tmp_2_X18 = _0592__X ;
  assign _0237__C0 = _0592__C ;
  assign _0237__X0 = _0592__X ;
  assign equal_tmp_2_R18 = ( _0592__R | _0592__C & _0237__T ) & { 1{ _0237_ != 1'b1 }} ;
  assign _0237__R0 = ( _0592__R | _0592__C & equal_tmp_2_T ) & { 1{ equal_tmp_2 != 1'b1 }} ;
  assign _0593_ = _0592_ | IsNaN_6U_10U_land_lpi_1_dfm_5;
  assign _0593__S = 0 ;
  logic [0:0] _0592__C0 ;
  logic [0:0] _0592__R0 ;
  logic [0:0] _0592__X0 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_5_C0 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_5_R0 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_5_X0 ;
  assign _0593__T = _0592__T | IsNaN_6U_10U_land_lpi_1_dfm_5_T ;
  assign _0592__C0 = _0593__C ;
  assign _0592__X0 = _0593__X ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_5_C0 = _0593__C ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_5_X0 = _0593__X ;
  assign _0592__R0 = ( _0593__R | _0593__C & IsNaN_6U_10U_land_lpi_1_dfm_5_T ) & { 1{ IsNaN_6U_10U_land_lpi_1_dfm_5 != 1'b1 }} ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_5_R0 = ( _0593__R | _0593__C & _0592__T ) & { 1{ _0592_ != 1'b1 }} ;
  assign _0594_ = _0309_ | nor_tmp_43;
  assign _0594__S = 0 ;
  logic [0:0] _0309__C0 ;
  logic [0:0] _0309__R0 ;
  logic [0:0] _0309__X0 ;
  logic [0:0] nor_tmp_43_C19 ;
  logic [0:0] nor_tmp_43_R19 ;
  logic [0:0] nor_tmp_43_X19 ;
  assign _0594__T = _0309__T | nor_tmp_43_T ;
  assign _0309__C0 = _0594__C ;
  assign _0309__X0 = _0594__X ;
  assign nor_tmp_43_C19 = _0594__C ;
  assign nor_tmp_43_X19 = _0594__X ;
  assign _0309__R0 = ( _0594__R | _0594__C & nor_tmp_43_T ) & { 1{ nor_tmp_43 != 1'b1 }} ;
  assign nor_tmp_43_R19 = ( _0594__R | _0594__C & _0309__T ) & { 1{ _0309_ != 1'b1 }} ;
  assign _0595_ = _0331_ | nor_tmp_42;
  assign _0595__S = 0 ;
  logic [0:0] _0331__C1 ;
  logic [0:0] _0331__R1 ;
  logic [0:0] _0331__X1 ;
  logic [0:0] nor_tmp_42_C11 ;
  logic [0:0] nor_tmp_42_R11 ;
  logic [0:0] nor_tmp_42_X11 ;
  assign _0595__T = _0331__T | nor_tmp_42_T ;
  assign _0331__C1 = _0595__C ;
  assign _0331__X1 = _0595__X ;
  assign nor_tmp_42_C11 = _0595__C ;
  assign nor_tmp_42_X11 = _0595__X ;
  assign _0331__R1 = ( _0595__R | _0595__C & nor_tmp_42_T ) & { 1{ nor_tmp_42 != 1'b1 }} ;
  assign nor_tmp_42_R11 = ( _0595__R | _0595__C & _0331__T ) & { 1{ _0331_ != 1'b1 }} ;
  assign _0596_ = _0238_ | equal_tmp_2;
  assign _0596__S = 0 ;
  logic [0:0] _0238__C3 ;
  logic [0:0] _0238__R3 ;
  logic [0:0] _0238__X3 ;
  logic [0:0] equal_tmp_2_C19 ;
  logic [0:0] equal_tmp_2_R19 ;
  logic [0:0] equal_tmp_2_X19 ;
  assign _0596__T = _0238__T | equal_tmp_2_T ;
  assign _0238__C3 = _0596__C ;
  assign _0238__X3 = _0596__X ;
  assign equal_tmp_2_C19 = _0596__C ;
  assign equal_tmp_2_X19 = _0596__X ;
  assign _0238__R3 = ( _0596__R | _0596__C & equal_tmp_2_T ) & { 1{ equal_tmp_2 != 1'b1 }} ;
  assign equal_tmp_2_R19 = ( _0596__R | _0596__C & _0238__T ) & { 1{ _0238_ != 1'b1 }} ;
  assign or_91_nl = _0596_ | nor_tmp_43;
  assign or_91_nl_S = 0 ;
  logic [0:0] _0596__C0 ;
  logic [0:0] _0596__R0 ;
  logic [0:0] _0596__X0 ;
  logic [0:0] nor_tmp_43_C20 ;
  logic [0:0] nor_tmp_43_R20 ;
  logic [0:0] nor_tmp_43_X20 ;
  assign or_91_nl_T = _0596__T | nor_tmp_43_T ;
  assign _0596__C0 = or_91_nl_C ;
  assign _0596__X0 = or_91_nl_X ;
  assign nor_tmp_43_C20 = or_91_nl_C ;
  assign nor_tmp_43_X20 = or_91_nl_X ;
  assign _0596__R0 = ( or_91_nl_R | or_91_nl_C & nor_tmp_43_T ) & { 1{ nor_tmp_43 != 1'b1 }} ;
  assign nor_tmp_43_R20 = ( or_91_nl_R | or_91_nl_C & _0596__T ) & { 1{ _0596_ != 1'b1 }} ;
  assign _0597_ = or_91_nl | _0237_;
  assign _0597__S = 0 ;
  logic [0:0] or_91_nl_C0 ;
  logic [0:0] or_91_nl_R0 ;
  logic [0:0] or_91_nl_X0 ;
  logic [0:0] _0237__C1 ;
  logic [0:0] _0237__R1 ;
  logic [0:0] _0237__X1 ;
  assign _0597__T = or_91_nl_T | _0237__T ;
  assign or_91_nl_C0 = _0597__C ;
  assign or_91_nl_X0 = _0597__X ;
  assign _0237__C1 = _0597__C ;
  assign _0237__X1 = _0597__X ;
  assign or_91_nl_R0 = ( _0597__R | _0597__C & _0237__T ) & { 1{ _0237_ != 1'b1 }} ;
  assign _0237__R1 = ( _0597__R | _0597__C & or_91_nl_T ) & { 1{ or_91_nl != 1'b1 }} ;
  assign _0598_ = _0290_ | _0240_;
  assign _0598__S = 0 ;
  logic [0:0] _0290__C1 ;
  logic [0:0] _0290__R1 ;
  logic [0:0] _0290__X1 ;
  logic [0:0] _0240__C7 ;
  logic [0:0] _0240__R7 ;
  logic [0:0] _0240__X7 ;
  assign _0598__T = _0290__T | _0240__T ;
  assign _0290__C1 = _0598__C ;
  assign _0290__X1 = _0598__X ;
  assign _0240__C7 = _0598__C ;
  assign _0240__X7 = _0598__X ;
  assign _0290__R1 = ( _0598__R | _0598__C & _0240__T ) & { 1{ _0240_ != 1'b1 }} ;
  assign _0240__R7 = ( _0598__R | _0598__C & _0290__T ) & { 1{ _0290_ != 1'b1 }} ;
  assign _0599_ = _0598_ | chn_data_out_rsci_bawt;
  assign _0599__S = 0 ;
  logic [0:0] _0598__C0 ;
  logic [0:0] _0598__R0 ;
  logic [0:0] _0598__X0 ;
  logic [0:0] chn_data_out_rsci_bawt_C15 ;
  logic [0:0] chn_data_out_rsci_bawt_R15 ;
  logic [0:0] chn_data_out_rsci_bawt_X15 ;
  assign _0599__T = _0598__T | chn_data_out_rsci_bawt_T ;
  assign _0598__C0 = _0599__C ;
  assign _0598__X0 = _0599__X ;
  assign chn_data_out_rsci_bawt_C15 = _0599__C ;
  assign chn_data_out_rsci_bawt_X15 = _0599__X ;
  assign _0598__R0 = ( _0599__R | _0599__C & chn_data_out_rsci_bawt_T ) & { 1{ chn_data_out_rsci_bawt != 1'b1 }} ;
  assign chn_data_out_rsci_bawt_R15 = ( _0599__R | _0599__C & _0598__T ) & { 1{ _0598_ != 1'b1 }} ;
  assign _0600_ = io_read_cfg_precision_rsc_svs_st_5[1] | _0291_;
  assign _0600__S = 0 ;
  assign { io_read_cfg_precision_rsc_svs_st_5_R7 [0] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_5_X7 [0] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_5_C7 [0] } = 0;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_C8 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_R8 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_X8 ;
  logic [0:0] _0291__C1 ;
  logic [0:0] _0291__R1 ;
  logic [0:0] _0291__X1 ;
  assign _0600__T = io_read_cfg_precision_rsc_svs_st_5_T [1] | _0291__T ;
  assign io_read_cfg_precision_rsc_svs_st_5_C8 [1] = _0600__C ;
  assign io_read_cfg_precision_rsc_svs_st_5_X8 [1] = _0600__X ;
  assign _0291__C1 = _0600__C ;
  assign _0291__X1 = _0600__X ;
  assign io_read_cfg_precision_rsc_svs_st_5_R8 [1] = ( _0600__R | _0600__C & _0291__T ) & { 1{ _0291_ != 1'b1 }} ;
  assign _0291__R1 = ( _0600__R | _0600__C & io_read_cfg_precision_rsc_svs_st_5_T [1] ) & { 1{ io_read_cfg_precision_rsc_svs_st_5[1] != 1'b1 }} ;
  assign _0601_ = nor_tmp_42 | _0253_;
  assign _0601__S = 0 ;
  logic [0:0] nor_tmp_42_C12 ;
  logic [0:0] nor_tmp_42_R12 ;
  logic [0:0] nor_tmp_42_X12 ;
  logic [0:0] _0253__C2 ;
  logic [0:0] _0253__R2 ;
  logic [0:0] _0253__X2 ;
  assign _0601__T = nor_tmp_42_T | _0253__T ;
  assign nor_tmp_42_C12 = _0601__C ;
  assign nor_tmp_42_X12 = _0601__X ;
  assign _0253__C2 = _0601__C ;
  assign _0253__X2 = _0601__X ;
  assign nor_tmp_42_R12 = ( _0601__R | _0601__C & _0253__T ) & { 1{ _0253_ != 1'b1 }} ;
  assign _0253__R2 = ( _0601__R | _0601__C & nor_tmp_42_T ) & { 1{ nor_tmp_42 != 1'b1 }} ;
  assign or_202_nl = _0601_ | IsNaN_6U_10U_land_lpi_1_dfm_4;
  assign or_202_nl_S = 0 ;
  logic [0:0] _0601__C0 ;
  logic [0:0] _0601__R0 ;
  logic [0:0] _0601__X0 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_C4 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_R4 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_X4 ;
  assign or_202_nl_T = _0601__T | IsNaN_6U_10U_land_lpi_1_dfm_4_T ;
  assign _0601__C0 = or_202_nl_C ;
  assign _0601__X0 = or_202_nl_X ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_C4 = or_202_nl_C ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_X4 = or_202_nl_X ;
  assign _0601__R0 = ( or_202_nl_R | or_202_nl_C & IsNaN_6U_10U_land_lpi_1_dfm_4_T ) & { 1{ IsNaN_6U_10U_land_lpi_1_dfm_4 != 1'b1 }} ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_R4 = ( or_202_nl_R | or_202_nl_C & _0601__T ) & { 1{ _0601_ != 1'b1 }} ;
  assign _0602_ = and_133_cse | _0251_;
  assign _0602__S = 0 ;
  logic [0:0] and_133_cse_C0 ;
  logic [0:0] and_133_cse_R0 ;
  logic [0:0] and_133_cse_X0 ;
  logic [0:0] _0251__C5 ;
  logic [0:0] _0251__R5 ;
  logic [0:0] _0251__X5 ;
  assign _0602__T = and_133_cse_T | _0251__T ;
  assign and_133_cse_C0 = _0602__C ;
  assign and_133_cse_X0 = _0602__X ;
  assign _0251__C5 = _0602__C ;
  assign _0251__X5 = _0602__X ;
  assign and_133_cse_R0 = ( _0602__R | _0602__C & _0251__T ) & { 1{ _0251_ != 1'b1 }} ;
  assign _0251__R5 = ( _0602__R | _0602__C & and_133_cse_T ) & { 1{ and_133_cse != 1'b1 }} ;
  assign _0603_ = _0602_ | or_28_cse;
  assign _0603__S = 0 ;
  logic [0:0] _0602__C0 ;
  logic [0:0] _0602__R0 ;
  logic [0:0] _0602__X0 ;
  logic [0:0] or_28_cse_C4 ;
  logic [0:0] or_28_cse_R4 ;
  logic [0:0] or_28_cse_X4 ;
  assign _0603__T = _0602__T | or_28_cse_T ;
  assign _0602__C0 = _0603__C ;
  assign _0602__X0 = _0603__X ;
  assign or_28_cse_C4 = _0603__C ;
  assign or_28_cse_X4 = _0603__X ;
  assign _0602__R0 = ( _0603__R | _0603__C & or_28_cse_T ) & { 1{ or_28_cse != 1'b1 }} ;
  assign or_28_cse_R4 = ( _0603__R | _0603__C & _0602__T ) & { 1{ _0602_ != 1'b1 }} ;
  assign _0604_ = _0603_ | nor_10_cse;
  assign _0604__S = 0 ;
  logic [0:0] _0603__C1 ;
  logic [0:0] _0603__R1 ;
  logic [0:0] _0603__X1 ;
  logic [0:0] nor_10_cse_C5 ;
  logic [0:0] nor_10_cse_R5 ;
  logic [0:0] nor_10_cse_X5 ;
  assign _0604__T = _0603__T | nor_10_cse_T ;
  assign _0603__C1 = _0604__C ;
  assign _0603__X1 = _0604__X ;
  assign nor_10_cse_C5 = _0604__C ;
  assign nor_10_cse_X5 = _0604__X ;
  assign _0603__R1 = ( _0604__R | _0604__C & nor_10_cse_T ) & { 1{ nor_10_cse != 1'b1 }} ;
  assign nor_10_cse_R5 = ( _0604__R | _0604__C & _0603__T ) & { 1{ _0603_ != 1'b1 }} ;
  assign _0605_ = and_135_cse | _0238_;
  assign _0605__S = 0 ;
  logic [0:0] and_135_cse_C2 ;
  logic [0:0] and_135_cse_R2 ;
  logic [0:0] and_135_cse_X2 ;
  logic [0:0] _0238__C4 ;
  logic [0:0] _0238__R4 ;
  logic [0:0] _0238__X4 ;
  assign _0605__T = and_135_cse_T | _0238__T ;
  assign and_135_cse_C2 = _0605__C ;
  assign and_135_cse_X2 = _0605__X ;
  assign _0238__C4 = _0605__C ;
  assign _0238__X4 = _0605__X ;
  assign and_135_cse_R2 = ( _0605__R | _0605__C & _0238__T ) & { 1{ _0238_ != 1'b1 }} ;
  assign _0238__R4 = ( _0605__R | _0605__C & and_135_cse_T ) & { 1{ and_135_cse != 1'b1 }} ;
  assign or_80_nl = _0605_ | or_dcpl_10;
  assign or_80_nl_S = 0 ;
  logic [0:0] _0605__C0 ;
  logic [0:0] _0605__R0 ;
  logic [0:0] _0605__X0 ;
  logic [0:0] or_dcpl_10_C2 ;
  logic [0:0] or_dcpl_10_R2 ;
  logic [0:0] or_dcpl_10_X2 ;
  assign or_80_nl_T = _0605__T | or_dcpl_10_T ;
  assign _0605__C0 = or_80_nl_C ;
  assign _0605__X0 = or_80_nl_X ;
  assign or_dcpl_10_C2 = or_80_nl_C ;
  assign or_dcpl_10_X2 = or_80_nl_X ;
  assign _0605__R0 = ( or_80_nl_R | or_80_nl_C & or_dcpl_10_T ) & { 1{ or_dcpl_10 != 1'b1 }} ;
  assign or_dcpl_10_R2 = ( or_80_nl_R | or_80_nl_C & _0605__T ) & { 1{ _0605_ != 1'b1 }} ;
  assign or_87_nl = nor_10_cse | nor_tmp_26;
  assign or_87_nl_S = 0 ;
  logic [0:0] nor_10_cse_C6 ;
  logic [0:0] nor_10_cse_R6 ;
  logic [0:0] nor_10_cse_X6 ;
  logic [0:0] nor_tmp_26_C1 ;
  logic [0:0] nor_tmp_26_R1 ;
  logic [0:0] nor_tmp_26_X1 ;
  assign or_87_nl_T = nor_10_cse_T | nor_tmp_26_T ;
  assign nor_10_cse_C6 = or_87_nl_C ;
  assign nor_10_cse_X6 = or_87_nl_X ;
  assign nor_tmp_26_C1 = or_87_nl_C ;
  assign nor_tmp_26_X1 = or_87_nl_X ;
  assign nor_10_cse_R6 = ( or_87_nl_R | or_87_nl_C & nor_tmp_26_T ) & { 1{ nor_tmp_26 != 1'b1 }} ;
  assign nor_tmp_26_R1 = ( or_87_nl_R | or_87_nl_C & nor_10_cse_T ) & { 1{ nor_10_cse != 1'b1 }} ;
  assign or_85_nl = _0310_ | nor_tmp_43;
  assign or_85_nl_S = 0 ;
  logic [0:0] _0310__C0 ;
  logic [0:0] _0310__R0 ;
  logic [0:0] _0310__X0 ;
  logic [0:0] nor_tmp_43_C21 ;
  logic [0:0] nor_tmp_43_R21 ;
  logic [0:0] nor_tmp_43_X21 ;
  assign or_85_nl_T = _0310__T | nor_tmp_43_T ;
  assign _0310__C0 = or_85_nl_C ;
  assign _0310__X0 = or_85_nl_X ;
  assign nor_tmp_43_C21 = or_85_nl_C ;
  assign nor_tmp_43_X21 = or_85_nl_X ;
  assign _0310__R0 = ( or_85_nl_R | or_85_nl_C & nor_tmp_43_T ) & { 1{ nor_tmp_43 != 1'b1 }} ;
  assign nor_tmp_43_R21 = ( or_85_nl_R | or_85_nl_C & _0310__T ) & { 1{ _0310_ != 1'b1 }} ;
  assign _0606_ = and_86_tmp | mux_84_tmp;
  assign _0606__S = 0 ;
  logic [0:0] and_86_tmp_C1 ;
  logic [0:0] and_86_tmp_R1 ;
  logic [0:0] and_86_tmp_X1 ;
  logic [0:0] mux_84_tmp_C11 ;
  logic [0:0] mux_84_tmp_R11 ;
  logic [0:0] mux_84_tmp_X11 ;
  assign _0606__T = and_86_tmp_T | mux_84_tmp_T ;
  assign and_86_tmp_C1 = _0606__C ;
  assign and_86_tmp_X1 = _0606__X ;
  assign mux_84_tmp_C11 = _0606__C ;
  assign mux_84_tmp_X11 = _0606__X ;
  assign and_86_tmp_R1 = ( _0606__R | _0606__C & mux_84_tmp_T ) & { 1{ mux_84_tmp != 1'b1 }} ;
  assign mux_84_tmp_R11 = ( _0606__R | _0606__C & and_86_tmp_T ) & { 1{ and_86_tmp != 1'b1 }} ;
  assign or_89_nl = nor_10_cse | nor_tmp_29;
  assign or_89_nl_S = 0 ;
  logic [0:0] nor_10_cse_C7 ;
  logic [0:0] nor_10_cse_R7 ;
  logic [0:0] nor_10_cse_X7 ;
  logic [0:0] nor_tmp_29_C1 ;
  logic [0:0] nor_tmp_29_R1 ;
  logic [0:0] nor_tmp_29_X1 ;
  assign or_89_nl_T = nor_10_cse_T | nor_tmp_29_T ;
  assign nor_10_cse_C7 = or_89_nl_C ;
  assign nor_10_cse_X7 = or_89_nl_X ;
  assign nor_tmp_29_C1 = or_89_nl_C ;
  assign nor_tmp_29_X1 = or_89_nl_X ;
  assign nor_10_cse_R7 = ( or_89_nl_R | or_89_nl_C & nor_tmp_29_T ) & { 1{ nor_tmp_29 != 1'b1 }} ;
  assign nor_tmp_29_R1 = ( or_89_nl_R | or_89_nl_C & nor_10_cse_T ) & { 1{ nor_10_cse != 1'b1 }} ;
  assign _0607_ = reg_chn_data_out_rsci_ld_core_psct_cse | _0312_;
  assign _0607__S = 0 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_C9 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_R9 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_X9 ;
  logic [0:0] _0312__C0 ;
  logic [0:0] _0312__R0 ;
  logic [0:0] _0312__X0 ;
  assign _0607__T = reg_chn_data_out_rsci_ld_core_psct_cse_T | _0312__T ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_C9 = _0607__C ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_X9 = _0607__X ;
  assign _0312__C0 = _0607__C ;
  assign _0312__X0 = _0607__X ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_R9 = ( _0607__R | _0607__C & _0312__T ) & { 1{ _0312_ != 1'b1 }} ;
  assign _0312__R0 = ( _0607__R | _0607__C & reg_chn_data_out_rsci_ld_core_psct_cse_T ) & { 1{ reg_chn_data_out_rsci_ld_core_psct_cse != 1'b1 }} ;
  assign or_94_nl = or_153_nl | not_tmp_57;
  assign or_94_nl_S = 0 ;
  logic [0:0] or_153_nl_C0 ;
  logic [0:0] or_153_nl_R0 ;
  logic [0:0] or_153_nl_X0 ;
  logic [0:0] not_tmp_57_C2 ;
  logic [0:0] not_tmp_57_R2 ;
  logic [0:0] not_tmp_57_X2 ;
  assign or_94_nl_T = or_153_nl_T | not_tmp_57_T ;
  assign or_153_nl_C0 = or_94_nl_C ;
  assign or_153_nl_X0 = or_94_nl_X ;
  assign not_tmp_57_C2 = or_94_nl_C ;
  assign not_tmp_57_X2 = or_94_nl_X ;
  assign or_153_nl_R0 = ( or_94_nl_R | or_94_nl_C & not_tmp_57_T ) & { 1{ not_tmp_57 != 1'b1 }} ;
  assign not_tmp_57_R2 = ( or_94_nl_R | or_94_nl_C & or_153_nl_T ) & { 1{ or_153_nl != 1'b1 }} ;
  assign _0608_ = reg_chn_data_out_rsci_ld_core_psct_cse | _0313_;
  assign _0608__S = 0 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_C10 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_R10 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_X10 ;
  logic [0:0] _0313__C0 ;
  logic [0:0] _0313__R0 ;
  logic [0:0] _0313__X0 ;
  assign _0608__T = reg_chn_data_out_rsci_ld_core_psct_cse_T | _0313__T ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_C10 = _0608__C ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_X10 = _0608__X ;
  assign _0313__C0 = _0608__C ;
  assign _0313__X0 = _0608__X ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_R10 = ( _0608__R | _0608__C & _0313__T ) & { 1{ _0313_ != 1'b1 }} ;
  assign _0313__R0 = ( _0608__R | _0608__C & reg_chn_data_out_rsci_ld_core_psct_cse_T ) & { 1{ reg_chn_data_out_rsci_ld_core_psct_cse != 1'b1 }} ;
  assign _0609_ = _0184_ | _0190_;
  assign _0609__S = 0 ;
  logic [0:0] _0184__C0 ;
  logic [0:0] _0184__R0 ;
  logic [0:0] _0184__X0 ;
  logic [0:0] _0190__C0 ;
  logic [0:0] _0190__R0 ;
  logic [0:0] _0190__X0 ;
  assign _0609__T = _0184__T | _0190__T ;
  assign _0184__C0 = _0609__C ;
  assign _0184__X0 = _0609__X ;
  assign _0190__C0 = _0609__C ;
  assign _0190__X0 = _0609__X ;
  assign _0184__R0 = ( _0609__R | _0609__C & _0190__T ) & { 1{ _0190_ != 1'b1 }} ;
  assign _0190__R0 = ( _0609__R | _0609__C & _0184__T ) & { 1{ _0184_ != 1'b1 }} ;
  assign _0610_ = _0185_ | _0191_;
  assign _0610__S = 0 ;
  logic [0:0] _0185__C0 ;
  logic [0:0] _0185__R0 ;
  logic [0:0] _0185__X0 ;
  logic [0:0] _0191__C0 ;
  logic [0:0] _0191__R0 ;
  logic [0:0] _0191__X0 ;
  assign _0610__T = _0185__T | _0191__T ;
  assign _0185__C0 = _0610__C ;
  assign _0185__X0 = _0610__X ;
  assign _0191__C0 = _0610__C ;
  assign _0191__X0 = _0610__X ;
  assign _0185__R0 = ( _0610__R | _0610__C & _0191__T ) & { 1{ _0191_ != 1'b1 }} ;
  assign _0191__R0 = ( _0610__R | _0610__C & _0185__T ) & { 1{ _0185_ != 1'b1 }} ;
  assign _0611_ = _0186_ | _0192_;
  assign _0611__S = 0 ;
  logic [0:0] _0186__C0 ;
  logic [0:0] _0186__R0 ;
  logic [0:0] _0186__X0 ;
  logic [0:0] _0192__C0 ;
  logic [0:0] _0192__R0 ;
  logic [0:0] _0192__X0 ;
  assign _0611__T = _0186__T | _0192__T ;
  assign _0186__C0 = _0611__C ;
  assign _0186__X0 = _0611__X ;
  assign _0192__C0 = _0611__C ;
  assign _0192__X0 = _0611__X ;
  assign _0186__R0 = ( _0611__R | _0611__C & _0192__T ) & { 1{ _0192_ != 1'b1 }} ;
  assign _0192__R0 = ( _0611__R | _0611__C & _0186__T ) & { 1{ _0186_ != 1'b1 }} ;
  assign _0612_ = _0187_ | _0193_;
  assign _0612__S = 0 ;
  logic [0:0] _0187__C0 ;
  logic [0:0] _0187__R0 ;
  logic [0:0] _0187__X0 ;
  logic [0:0] _0193__C0 ;
  logic [0:0] _0193__R0 ;
  logic [0:0] _0193__X0 ;
  assign _0612__T = _0187__T | _0193__T ;
  assign _0187__C0 = _0612__C ;
  assign _0187__X0 = _0612__X ;
  assign _0193__C0 = _0612__C ;
  assign _0193__X0 = _0612__X ;
  assign _0187__R0 = ( _0612__R | _0612__C & _0193__T ) & { 1{ _0193_ != 1'b1 }} ;
  assign _0193__R0 = ( _0612__R | _0612__C & _0187__T ) & { 1{ _0187_ != 1'b1 }} ;
  assign _0613_ = _0188_ | _0194_;
  assign _0613__S = 0 ;
  logic [0:0] _0188__C0 ;
  logic [0:0] _0188__R0 ;
  logic [0:0] _0188__X0 ;
  logic [0:0] _0194__C0 ;
  logic [0:0] _0194__R0 ;
  logic [0:0] _0194__X0 ;
  assign _0613__T = _0188__T | _0194__T ;
  assign _0188__C0 = _0613__C ;
  assign _0188__X0 = _0613__X ;
  assign _0194__C0 = _0613__C ;
  assign _0194__X0 = _0613__X ;
  assign _0188__R0 = ( _0613__R | _0613__C & _0194__T ) & { 1{ _0194_ != 1'b1 }} ;
  assign _0194__R0 = ( _0613__R | _0613__C & _0188__T ) & { 1{ _0188_ != 1'b1 }} ;
  assign _0614_ = _0189_ | _0195_;
  assign _0614__S = 0 ;
  logic [0:0] _0189__C0 ;
  logic [0:0] _0189__R0 ;
  logic [0:0] _0189__X0 ;
  logic [0:0] _0195__C0 ;
  logic [0:0] _0195__R0 ;
  logic [0:0] _0195__X0 ;
  assign _0614__T = _0189__T | _0195__T ;
  assign _0189__C0 = _0614__C ;
  assign _0189__X0 = _0614__X ;
  assign _0195__C0 = _0614__C ;
  assign _0195__X0 = _0614__X ;
  assign _0189__R0 = ( _0614__R | _0614__C & _0195__T ) & { 1{ _0195_ != 1'b1 }} ;
  assign _0195__R0 = ( _0614__R | _0614__C & _0189__T ) & { 1{ _0189_ != 1'b1 }} ;
  assign _0615_ = _0609_ | _0196_;
  assign _0615__S = 0 ;
  logic [0:0] _0609__C0 ;
  logic [0:0] _0609__R0 ;
  logic [0:0] _0609__X0 ;
  logic [0:0] _0196__C0 ;
  logic [0:0] _0196__R0 ;
  logic [0:0] _0196__X0 ;
  assign _0615__T = _0609__T | _0196__T ;
  assign _0609__C0 = _0615__C ;
  assign _0609__X0 = _0615__X ;
  assign _0196__C0 = _0615__C ;
  assign _0196__X0 = _0615__X ;
  assign _0609__R0 = ( _0615__R | _0615__C & _0196__T ) & { 1{ _0196_ != 1'b1 }} ;
  assign _0196__R0 = ( _0615__R | _0615__C & _0609__T ) & { 1{ _0609_ != 1'b1 }} ;
  assign _0616_ = _0610_ | _0197_;
  assign _0616__S = 0 ;
  logic [0:0] _0610__C0 ;
  logic [0:0] _0610__R0 ;
  logic [0:0] _0610__X0 ;
  logic [0:0] _0197__C0 ;
  logic [0:0] _0197__R0 ;
  logic [0:0] _0197__X0 ;
  assign _0616__T = _0610__T | _0197__T ;
  assign _0610__C0 = _0616__C ;
  assign _0610__X0 = _0616__X ;
  assign _0197__C0 = _0616__C ;
  assign _0197__X0 = _0616__X ;
  assign _0610__R0 = ( _0616__R | _0616__C & _0197__T ) & { 1{ _0197_ != 1'b1 }} ;
  assign _0197__R0 = ( _0616__R | _0616__C & _0610__T ) & { 1{ _0610_ != 1'b1 }} ;
  assign _0617_ = _0611_ | _0198_;
  assign _0617__S = 0 ;
  logic [0:0] _0611__C0 ;
  logic [0:0] _0611__R0 ;
  logic [0:0] _0611__X0 ;
  logic [0:0] _0198__C0 ;
  logic [0:0] _0198__R0 ;
  logic [0:0] _0198__X0 ;
  assign _0617__T = _0611__T | _0198__T ;
  assign _0611__C0 = _0617__C ;
  assign _0611__X0 = _0617__X ;
  assign _0198__C0 = _0617__C ;
  assign _0198__X0 = _0617__X ;
  assign _0611__R0 = ( _0617__R | _0617__C & _0198__T ) & { 1{ _0198_ != 1'b1 }} ;
  assign _0198__R0 = ( _0617__R | _0617__C & _0611__T ) & { 1{ _0611_ != 1'b1 }} ;
  assign _0618_ = _0612_ | _0199_;
  assign _0618__S = 0 ;
  logic [0:0] _0612__C0 ;
  logic [0:0] _0612__R0 ;
  logic [0:0] _0612__X0 ;
  logic [0:0] _0199__C0 ;
  logic [0:0] _0199__R0 ;
  logic [0:0] _0199__X0 ;
  assign _0618__T = _0612__T | _0199__T ;
  assign _0612__C0 = _0618__C ;
  assign _0612__X0 = _0618__X ;
  assign _0199__C0 = _0618__C ;
  assign _0199__X0 = _0618__X ;
  assign _0612__R0 = ( _0618__R | _0618__C & _0199__T ) & { 1{ _0199_ != 1'b1 }} ;
  assign _0199__R0 = ( _0618__R | _0618__C & _0612__T ) & { 1{ _0612_ != 1'b1 }} ;
  assign _0619_ = _0613_ | _0200_;
  assign _0619__S = 0 ;
  logic [0:0] _0613__C0 ;
  logic [0:0] _0613__R0 ;
  logic [0:0] _0613__X0 ;
  logic [0:0] _0200__C0 ;
  logic [0:0] _0200__R0 ;
  logic [0:0] _0200__X0 ;
  assign _0619__T = _0613__T | _0200__T ;
  assign _0613__C0 = _0619__C ;
  assign _0613__X0 = _0619__X ;
  assign _0200__C0 = _0619__C ;
  assign _0200__X0 = _0619__X ;
  assign _0613__R0 = ( _0619__R | _0619__C & _0200__T ) & { 1{ _0200_ != 1'b1 }} ;
  assign _0200__R0 = ( _0619__R | _0619__C & _0613__T ) & { 1{ _0613_ != 1'b1 }} ;
  assign _0620_ = _0614_ | _0201_;
  assign _0620__S = 0 ;
  logic [0:0] _0614__C0 ;
  logic [0:0] _0614__R0 ;
  logic [0:0] _0614__X0 ;
  logic [0:0] _0201__C0 ;
  logic [0:0] _0201__R0 ;
  logic [0:0] _0201__X0 ;
  assign _0620__T = _0614__T | _0201__T ;
  assign _0614__C0 = _0620__C ;
  assign _0614__X0 = _0620__X ;
  assign _0201__C0 = _0620__C ;
  assign _0201__X0 = _0620__X ;
  assign _0614__R0 = ( _0620__R | _0620__C & _0201__T ) & { 1{ _0201_ != 1'b1 }} ;
  assign _0201__R0 = ( _0620__R | _0620__C & _0614__T ) & { 1{ _0614_ != 1'b1 }} ;
  assign _0621_ = _0202_ | _0203_;
  assign _0621__S = 0 ;
  logic [9:0] _0202__C0 ;
  logic [9:0] _0202__R0 ;
  logic [9:0] _0202__X0 ;
  logic [9:0] _0203__C0 ;
  logic [9:0] _0203__R0 ;
  logic [9:0] _0203__X0 ;
  assign _0621__T = _0202__T | _0203__T ;
  assign _0202__C0 = _0621__C ;
  assign _0202__X0 = _0621__X ;
  assign _0203__C0 = _0621__C ;
  assign _0203__X0 = _0621__X ;
  assign _0202__R0 = ( _0621__R | _0621__C & _0203__T ) & { 10{ _0203_ != 10'b1111111111 }} ;
  assign _0203__R0 = ( _0621__R | _0621__C & _0202__T ) & { 10{ _0202_ != 10'b1111111111 }} ;
  assign _0622_ = _0621_ | _0204_;
  assign _0622__S = 0 ;
  logic [9:0] _0621__C0 ;
  logic [9:0] _0621__R0 ;
  logic [9:0] _0621__X0 ;
  logic [9:0] _0204__C0 ;
  logic [9:0] _0204__R0 ;
  logic [9:0] _0204__X0 ;
  assign _0622__T = _0621__T | _0204__T ;
  assign _0621__C0 = _0622__C ;
  assign _0621__X0 = _0622__X ;
  assign _0204__C0 = _0622__C ;
  assign _0204__X0 = _0622__X ;
  assign _0621__R0 = ( _0622__R | _0622__C & _0204__T ) & { 10{ _0204_ != 10'b1111111111 }} ;
  assign _0204__R0 = ( _0622__R | _0622__C & _0621__T ) & { 10{ _0621_ != 10'b1111111111 }} ;
  assign _0623_ = _0205_ | _0206_;
  assign _0623__S = 0 ;
  logic [3:0] _0205__C0 ;
  logic [3:0] _0205__R0 ;
  logic [3:0] _0205__X0 ;
  logic [3:0] _0206__C0 ;
  logic [3:0] _0206__R0 ;
  logic [3:0] _0206__X0 ;
  assign _0623__T = _0205__T | _0206__T ;
  assign _0205__C0 = _0623__C ;
  assign _0205__X0 = _0623__X ;
  assign _0206__C0 = _0623__C ;
  assign _0206__X0 = _0623__X ;
  assign _0205__R0 = ( _0623__R | _0623__C & _0206__T ) & { 4{ _0206_ != 4'b1111 }} ;
  assign _0206__R0 = ( _0623__R | _0623__C & _0205__T ) & { 4{ _0205_ != 4'b1111 }} ;
  assign _0624_ = _0623_ | _0207_;
  assign _0624__S = 0 ;
  logic [3:0] _0623__C0 ;
  logic [3:0] _0623__R0 ;
  logic [3:0] _0623__X0 ;
  logic [3:0] _0207__C0 ;
  logic [3:0] _0207__R0 ;
  logic [3:0] _0207__X0 ;
  assign _0624__T = _0623__T | _0207__T ;
  assign _0623__C0 = _0624__C ;
  assign _0623__X0 = _0624__X ;
  assign _0207__C0 = _0624__C ;
  assign _0207__X0 = _0624__X ;
  assign _0623__R0 = ( _0624__R | _0624__C & _0207__T ) & { 4{ _0207_ != 4'b1111 }} ;
  assign _0207__R0 = ( _0624__R | _0624__C & _0623__T ) & { 4{ _0623_ != 4'b1111 }} ;
  assign _0625_ = _0208_ | _0209_;
  assign _0625__S = 0 ;
  logic [5:0] _0208__C0 ;
  logic [5:0] _0208__R0 ;
  logic [5:0] _0208__X0 ;
  logic [5:0] _0209__C0 ;
  logic [5:0] _0209__R0 ;
  logic [5:0] _0209__X0 ;
  assign _0625__T = _0208__T | _0209__T ;
  assign _0208__C0 = _0625__C ;
  assign _0208__X0 = _0625__X ;
  assign _0209__C0 = _0625__C ;
  assign _0209__X0 = _0625__X ;
  assign _0208__R0 = ( _0625__R | _0625__C & _0209__T ) & { 6{ _0209_ != 6'b111111 }} ;
  assign _0209__R0 = ( _0625__R | _0625__C & _0208__T ) & { 6{ _0208_ != 6'b111111 }} ;
  assign _0626_ = _0625_ | _0210_;
  assign _0626__S = 0 ;
  logic [5:0] _0625__C0 ;
  logic [5:0] _0625__R0 ;
  logic [5:0] _0625__X0 ;
  logic [5:0] _0210__C0 ;
  logic [5:0] _0210__R0 ;
  logic [5:0] _0210__X0 ;
  assign _0626__T = _0625__T | _0210__T ;
  assign _0625__C0 = _0626__C ;
  assign _0625__X0 = _0626__X ;
  assign _0210__C0 = _0626__C ;
  assign _0210__X0 = _0626__X ;
  assign _0625__R0 = ( _0626__R | _0626__C & _0210__T ) & { 6{ _0210_ != 6'b111111 }} ;
  assign _0210__R0 = ( _0626__R | _0626__C & _0625__T ) & { 6{ _0625_ != 6'b111111 }} ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs <= _0015_;
  logic [0:0] _0015__X0 ;
  logic [0:0] _0015__R0 ;
  logic [0:0] _0015__C0 ;
  assign _0015__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_S != _0015__S }} ;
  assign _0015__R0 = 0 ;
  assign _0015__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_T 		<= !nvdla_core_rstn ? 0 : ( _0015__T & _0015__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_t_flag ? 1 : | _0015__T & ( | _0015__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs <= _0010_;
  logic [0:0] _0010__X0 ;
  logic [0:0] _0010__R0 ;
  logic [0:0] _0010__C0 ;
  assign _0010__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_S != _0010__S }} ;
  assign _0010__R0 = 0 ;
  assign _0010__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_T 		<= !nvdla_core_rstn ? 0 : ( _0010__T & _0010__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_t_flag ? 1 : | _0010__T & ( | _0010__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      cfg_mul_in_1_sva_3 <= 16'b0000000000000000;
    else
      cfg_mul_in_1_sva_3 <= _0054_;
  logic [15:0] _0054__X0 ;
  logic [15:0] _0054__R0 ;
  logic [15:0] _0054__C0 ;
  assign _0054__X0 = { 16{ cfg_mul_in_1_sva_3_S != _0054__S }} ;
  assign _0054__R0 = 0 ;
  assign _0054__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      cfg_mul_in_1_sva_3_T 		<= !nvdla_core_rstn ? 0 : ( _0054__T & _0054__X0 );
  always @( posedge nvdla_core_clk )
      cfg_mul_in_1_sva_3_t_flag 	<= !nvdla_core_rstn ? 0 : cfg_mul_in_1_sva_3_t_flag ? 1 : | _0054__T & ( | _0054__X0 );
  always @( posedge nvdla_core_clk )
      cfg_mul_in_1_sva_3_r_flag 	<= !nvdla_core_rstn ? 0 : cfg_mul_in_1_sva_3_r_flag ? 1 : cfg_mul_in_1_sva_3_t_flag ? 0 : ( | cfg_mul_in_1_sva_3_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntSubExt_25U_25U_26U_o_acc_itm_2 <= 26'b00000000000000000000000000;
    else
      IntSubExt_25U_25U_26U_o_acc_itm_2 <= _0049_;
  logic [25:0] _0049__X0 ;
  logic [25:0] _0049__R0 ;
  logic [25:0] _0049__C0 ;
  assign _0049__X0 = { 26{ IntSubExt_25U_25U_26U_o_acc_itm_2_S != _0049__S }} ;
  assign _0049__R0 = 0 ;
  assign _0049__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntSubExt_25U_25U_26U_o_acc_itm_2_T 		<= !nvdla_core_rstn ? 0 : ( _0049__T & _0049__X0 );
  always @( posedge nvdla_core_clk )
      IntSubExt_25U_25U_26U_o_acc_itm_2_t_flag 	<= !nvdla_core_rstn ? 0 : IntSubExt_25U_25U_26U_o_acc_itm_2_t_flag ? 1 : | _0049__T & ( | _0049__X0 );
  always @( posedge nvdla_core_clk )
      IntSubExt_25U_25U_26U_o_acc_itm_2_r_flag 	<= !nvdla_core_rstn ? 0 : IntSubExt_25U_25U_26U_o_acc_itm_2_r_flag ? 1 : IntSubExt_25U_25U_26U_o_acc_itm_2_t_flag ? 0 : ( | IntSubExt_25U_25U_26U_o_acc_itm_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntSubExt_25U_25U_26U_1_o_acc_itm_2 <= 26'b00000000000000000000000000;
    else
      IntSubExt_25U_25U_26U_1_o_acc_itm_2 <= _0048_;
  logic [25:0] _0048__X0 ;
  logic [25:0] _0048__R0 ;
  logic [25:0] _0048__C0 ;
  assign _0048__X0 = { 26{ IntSubExt_25U_25U_26U_1_o_acc_itm_2_S != _0048__S }} ;
  assign _0048__R0 = 0 ;
  assign _0048__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntSubExt_25U_25U_26U_1_o_acc_itm_2_T 		<= !nvdla_core_rstn ? 0 : ( _0048__T & _0048__X0 );
  always @( posedge nvdla_core_clk )
      IntSubExt_25U_25U_26U_1_o_acc_itm_2_t_flag 	<= !nvdla_core_rstn ? 0 : IntSubExt_25U_25U_26U_1_o_acc_itm_2_t_flag ? 1 : | _0048__T & ( | _0048__X0 );
  always @( posedge nvdla_core_clk )
      IntSubExt_25U_25U_26U_1_o_acc_itm_2_r_flag 	<= !nvdla_core_rstn ? 0 : IntSubExt_25U_25U_26U_1_o_acc_itm_2_r_flag ? 1 : IntSubExt_25U_25U_26U_1_o_acc_itm_2_t_flag ? 0 : ( | IntSubExt_25U_25U_26U_1_o_acc_itm_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IsNaN_6U_10U_nor_itm_2 <= 1'b0;
    else
      IsNaN_6U_10U_nor_itm_2 <= _0053_;
  logic [0:0] _0053__X0 ;
  logic [0:0] _0053__R0 ;
  logic [0:0] _0053__C0 ;
  assign _0053__X0 = { 1{ IsNaN_6U_10U_nor_itm_2_S != _0053__S }} ;
  assign _0053__R0 = 0 ;
  assign _0053__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IsNaN_6U_10U_nor_itm_2_T 		<= !nvdla_core_rstn ? 0 : ( _0053__T & _0053__X0 );
  always @( posedge nvdla_core_clk )
      IsNaN_6U_10U_nor_itm_2_t_flag 	<= !nvdla_core_rstn ? 0 : IsNaN_6U_10U_nor_itm_2_t_flag ? 1 : | _0053__T & ( | _0053__X0 );
  always @( posedge nvdla_core_clk )
      IsNaN_6U_10U_nor_itm_2_r_flag 	<= !nvdla_core_rstn ? 0 : IsNaN_6U_10U_nor_itm_2_r_flag ? 1 : IsNaN_6U_10U_nor_itm_2_t_flag ? 0 : ( | IsNaN_6U_10U_nor_itm_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2 <= 1'b0;
    else
      IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2 <= _0050_;
  logic [0:0] _0050__X0 ;
  logic [0:0] _0050__R0 ;
  logic [0:0] _0050__C0 ;
  assign _0050__X0 = { 1{ IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_S != _0050__S }} ;
  assign _0050__R0 = 0 ;
  assign _0050__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_T 		<= !nvdla_core_rstn ? 0 : ( _0050__T & _0050__X0 );
  always @( posedge nvdla_core_clk )
      IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_t_flag 	<= !nvdla_core_rstn ? 0 : IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_t_flag ? 1 : | _0050__T & ( | _0050__X0 );
  always @( posedge nvdla_core_clk )
      IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_r_flag 	<= !nvdla_core_rstn ? 0 : IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_r_flag ? 1 : IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_t_flag ? 0 : ( | IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3 <= _0011_;
  logic [0:0] _0011__X0 ;
  logic [0:0] _0011__R0 ;
  logic [0:0] _0011__C0 ;
  assign _0011__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_S != _0011__S }} ;
  assign _0011__R0 = 0 ;
  assign _0011__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_T 		<= !nvdla_core_rstn ? 0 : ( _0011__T & _0011__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_t_flag ? 1 : | _0011__T & ( | _0011__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3 <= _0016_;
  logic [0:0] _0016__X0 ;
  logic [0:0] _0016__R0 ;
  logic [0:0] _0016__C0 ;
  assign _0016__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_S != _0016__S }} ;
  assign _0016__R0 = 0 ;
  assign _0016__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_T 		<= !nvdla_core_rstn ? 0 : ( _0016__T & _0016__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_t_flag ? 1 : | _0016__T & ( | _0016__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4 <= _0020_;
  logic [0:0] _0020__X0 ;
  logic [0:0] _0020__R0 ;
  logic [0:0] _0020__C0 ;
  assign _0020__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_S != _0020__S }} ;
  assign _0020__R0 = 0 ;
  assign _0020__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_T 		<= !nvdla_core_rstn ? 0 : ( _0020__T & _0020__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_t_flag ? 1 : | _0020__T & ( | _0020__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      cfg_truncate_1_sva_4 <= 6'b000000;
    else
      cfg_truncate_1_sva_4 <= _0056_;
  logic [5:0] _0056__X0 ;
  logic [5:0] _0056__R0 ;
  logic [5:0] _0056__C0 ;
  assign _0056__X0 = { 6{ cfg_truncate_1_sva_4_S != _0056__S }} ;
  assign _0056__R0 = 0 ;
  assign _0056__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      cfg_truncate_1_sva_4_T 		<= !nvdla_core_rstn ? 0 : ( _0056__T & _0056__X0 );
  always @( posedge nvdla_core_clk )
      cfg_truncate_1_sva_4_t_flag 	<= !nvdla_core_rstn ? 0 : cfg_truncate_1_sva_4_t_flag ? 1 : | _0056__T & ( | _0056__X0 );
  always @( posedge nvdla_core_clk )
      cfg_truncate_1_sva_4_r_flag 	<= !nvdla_core_rstn ? 0 : cfg_truncate_1_sva_4_r_flag ? 1 : cfg_truncate_1_sva_4_t_flag ? 0 : ( | cfg_truncate_1_sva_4_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntMulExt_26U_16U_42U_return_sva_2 <= 42'b000000000000000000000000000000000000000000;
    else
      IntMulExt_26U_16U_42U_return_sva_2 <= _0028_;
  logic [41:0] _0028__X0 ;
  logic [41:0] _0028__R0 ;
  logic [41:0] _0028__C0 ;
  assign _0028__X0 = { 42{ IntMulExt_26U_16U_42U_return_sva_2_S != _0028__S }} ;
  assign _0028__R0 = 0 ;
  assign _0028__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntMulExt_26U_16U_42U_return_sva_2_T 		<= !nvdla_core_rstn ? 0 : ( _0028__T & _0028__X0 );
  always @( posedge nvdla_core_clk )
      IntMulExt_26U_16U_42U_return_sva_2_t_flag 	<= !nvdla_core_rstn ? 0 : IntMulExt_26U_16U_42U_return_sva_2_t_flag ? 1 : | _0028__T & ( | _0028__X0 );
  always @( posedge nvdla_core_clk )
      IntMulExt_26U_16U_42U_return_sva_2_r_flag 	<= !nvdla_core_rstn ? 0 : IntMulExt_26U_16U_42U_return_sva_2_r_flag ? 1 : IntMulExt_26U_16U_42U_return_sva_2_t_flag ? 0 : ( | IntMulExt_26U_16U_42U_return_sva_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2 <= 10'b0000000000;
    else
      FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2 <= _0026_;
  logic [9:0] _0026__X0 ;
  logic [9:0] _0026__R0 ;
  logic [9:0] _0026__C0 ;
  assign _0026__X0 = { 10{ FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_S != _0026__S }} ;
  assign _0026__R0 = 0 ;
  assign _0026__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_T 		<= !nvdla_core_rstn ? 0 : ( _0026__T & _0026__X0 );
  always @( posedge nvdla_core_clk )
      FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_t_flag 	<= !nvdla_core_rstn ? 0 : FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_t_flag ? 1 : | _0026__T & ( | _0026__X0 );
  always @( posedge nvdla_core_clk )
      FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_r_flag 	<= !nvdla_core_rstn ? 0 : FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_r_flag ? 1 : FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_t_flag ? 0 : ( | FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2 <= 11'b00000000000;
    else
      FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2 <= _0025_;
  logic [10:0] _0025__X0 ;
  logic [10:0] _0025__R0 ;
  logic [10:0] _0025__C0 ;
  assign _0025__X0 = { 11{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_S != _0025__S }} ;
  assign _0025__R0 = 0 ;
  assign _0025__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_T 		<= !nvdla_core_rstn ? 0 : ( _0025__T & _0025__X0 );
  always @( posedge nvdla_core_clk )
      FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_t_flag 	<= !nvdla_core_rstn ? 0 : FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_t_flag ? 1 : | _0025__T & ( | _0025__X0 );
  always @( posedge nvdla_core_clk )
      FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_r_flag 	<= !nvdla_core_rstn ? 0 : FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_r_flag ? 1 : FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_t_flag ? 0 : ( | FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2 <= 1'b0;
    else
      FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2 <= _0024_;
  logic [0:0] _0024__X0 ;
  logic [0:0] _0024__R0 ;
  logic [0:0] _0024__C0 ;
  assign _0024__X0 = { 1{ FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_S != _0024__S }} ;
  assign _0024__R0 = 0 ;
  assign _0024__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_T 		<= !nvdla_core_rstn ? 0 : ( _0024__T & _0024__X0 );
  always @( posedge nvdla_core_clk )
      FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_t_flag 	<= !nvdla_core_rstn ? 0 : FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_t_flag ? 1 : | _0024__T & ( | _0024__X0 );
  always @( posedge nvdla_core_clk )
      FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_r_flag 	<= !nvdla_core_rstn ? 0 : FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_r_flag ? 1 : FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_t_flag ? 0 : ( | FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2 <= 1'b0;
    else
      FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2 <= _0027_;
  logic [0:0] _0027__X0 ;
  logic [0:0] _0027__R0 ;
  logic [0:0] _0027__C0 ;
  assign _0027__X0 = { 1{ FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_S != _0027__S }} ;
  assign _0027__R0 = 0 ;
  assign _0027__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_T 		<= !nvdla_core_rstn ? 0 : ( _0027__T & _0027__X0 );
  always @( posedge nvdla_core_clk )
      FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_t_flag 	<= !nvdla_core_rstn ? 0 : FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_t_flag ? 1 : | _0027__T & ( | _0027__X0 );
  always @( posedge nvdla_core_clk )
      FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_r_flag 	<= !nvdla_core_rstn ? 0 : FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_r_flag ? 1 : FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_t_flag ? 0 : ( | FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      cfg_truncate_1_sva_3 <= 6'b000000;
    else
      cfg_truncate_1_sva_3 <= _0055_;
  logic [5:0] _0055__X0 ;
  logic [5:0] _0055__R0 ;
  logic [5:0] _0055__C0 ;
  assign _0055__X0 = { 6{ cfg_truncate_1_sva_3_S != _0055__S }} ;
  assign _0055__R0 = 0 ;
  assign _0055__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      cfg_truncate_1_sva_3_T 		<= !nvdla_core_rstn ? 0 : ( _0055__T & _0055__X0 );
  always @( posedge nvdla_core_clk )
      cfg_truncate_1_sva_3_t_flag 	<= !nvdla_core_rstn ? 0 : cfg_truncate_1_sva_3_t_flag ? 1 : | _0055__T & ( | _0055__X0 );
  always @( posedge nvdla_core_clk )
      cfg_truncate_1_sva_3_r_flag 	<= !nvdla_core_rstn ? 0 : cfg_truncate_1_sva_3_r_flag ? 1 : cfg_truncate_1_sva_3_t_flag ? 0 : ( | cfg_truncate_1_sva_3_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntMulExt_34U_16U_50U_return_sva_2 <= 50'b00000000000000000000000000000000000000000000000000;
    else
      IntMulExt_34U_16U_50U_return_sva_2 <= _0029_;
  logic [49:0] _0029__X0 ;
  logic [49:0] _0029__R0 ;
  logic [49:0] _0029__C0 ;
  assign _0029__X0 = { 50{ IntMulExt_34U_16U_50U_return_sva_2_S != _0029__S }} ;
  assign _0029__R0 = 0 ;
  assign _0029__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntMulExt_34U_16U_50U_return_sva_2_T 		<= !nvdla_core_rstn ? 0 : ( _0029__T & _0029__X0 );
  always @( posedge nvdla_core_clk )
      IntMulExt_34U_16U_50U_return_sva_2_t_flag 	<= !nvdla_core_rstn ? 0 : IntMulExt_34U_16U_50U_return_sva_2_t_flag ? 1 : | _0029__T & ( | _0029__X0 );
  always @( posedge nvdla_core_clk )
      IntMulExt_34U_16U_50U_return_sva_2_r_flag 	<= !nvdla_core_rstn ? 0 : IntMulExt_34U_16U_50U_return_sva_2_r_flag ? 1 : IntMulExt_34U_16U_50U_return_sva_2_t_flag ? 0 : ( | IntMulExt_34U_16U_50U_return_sva_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IsNaN_6U_10U_land_lpi_1_dfm_4 <= 1'b0;
    else
      IsNaN_6U_10U_land_lpi_1_dfm_4 <= _0051_;
  logic [0:0] _0051__X0 ;
  logic [0:0] _0051__R0 ;
  logic [0:0] _0051__C0 ;
  assign _0051__X0 = { 1{ IsNaN_6U_10U_land_lpi_1_dfm_4_S != _0051__S }} ;
  assign _0051__R0 = 0 ;
  assign _0051__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IsNaN_6U_10U_land_lpi_1_dfm_4_T 		<= !nvdla_core_rstn ? 0 : ( _0051__T & _0051__X0 );
  always @( posedge nvdla_core_clk )
      IsNaN_6U_10U_land_lpi_1_dfm_4_t_flag 	<= !nvdla_core_rstn ? 0 : IsNaN_6U_10U_land_lpi_1_dfm_4_t_flag ? 1 : | _0051__T & ( | _0051__X0 );
  always @( posedge nvdla_core_clk )
      IsNaN_6U_10U_land_lpi_1_dfm_4_r_flag 	<= !nvdla_core_rstn ? 0 : IsNaN_6U_10U_land_lpi_1_dfm_4_r_flag ? 1 : IsNaN_6U_10U_land_lpi_1_dfm_4_t_flag ? 0 : ( | IsNaN_6U_10U_land_lpi_1_dfm_4_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 <= _0021_;
  logic [0:0] _0021__X0 ;
  logic [0:0] _0021__R0 ;
  logic [0:0] _0021__C0 ;
  assign _0021__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_S != _0021__S }} ;
  assign _0021__R0 = 0 ;
  assign _0021__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_T 		<= !nvdla_core_rstn ? 0 : ( _0021__T & _0021__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_t_flag ? 1 : | _0021__T & ( | _0021__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 <= _0017_;
  logic [0:0] _0017__X0 ;
  logic [0:0] _0017__R0 ;
  logic [0:0] _0017__C0 ;
  assign _0017__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_S != _0017__S }} ;
  assign _0017__R0 = 0 ;
  assign _0017__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_T 		<= !nvdla_core_rstn ? 0 : ( _0017__T & _0017__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_t_flag ? 1 : | _0017__T & ( | _0017__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 <= _0012_;
  logic [0:0] _0012__X0 ;
  logic [0:0] _0012__R0 ;
  logic [0:0] _0012__C0 ;
  assign _0012__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_S != _0012__S }} ;
  assign _0012__R0 = 0 ;
  assign _0012__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T 		<= !nvdla_core_rstn ? 0 : ( _0012__T & _0012__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_t_flag ? 1 : | _0012__T & ( | _0012__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      i_data_sva_2_16_1 <= 1'b0;
    else
      i_data_sva_2_16_1 <= _0073_;
  logic [0:0] _0073__X0 ;
  logic [0:0] _0073__R0 ;
  logic [0:0] _0073__C0 ;
  assign _0073__X0 = { 1{ i_data_sva_2_16_1_S != _0073__S }} ;
  assign _0073__R0 = 0 ;
  assign _0073__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      i_data_sva_2_16_1_T 		<= !nvdla_core_rstn ? 0 : ( _0073__T & _0073__X0 );
  always @( posedge nvdla_core_clk )
      i_data_sva_2_16_1_t_flag 	<= !nvdla_core_rstn ? 0 : i_data_sva_2_16_1_t_flag ? 1 : | _0073__T & ( | _0073__X0 );
  always @( posedge nvdla_core_clk )
      i_data_sva_2_16_1_r_flag 	<= !nvdla_core_rstn ? 0 : i_data_sva_2_16_1_r_flag ? 1 : i_data_sva_2_16_1_t_flag ? 0 : ( | i_data_sva_2_16_1_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      i_data_sva_2_14_0_1 <= 15'b000000000000000;
    else
      i_data_sva_2_14_0_1 <= _0072_;
  logic [14:0] _0072__X0 ;
  logic [14:0] _0072__R0 ;
  logic [14:0] _0072__C0 ;
  assign _0072__X0 = { 15{ i_data_sva_2_14_0_1_S != _0072__S }} ;
  assign _0072__R0 = 0 ;
  assign _0072__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      i_data_sva_2_14_0_1_T 		<= !nvdla_core_rstn ? 0 : ( _0072__T & _0072__X0 );
  always @( posedge nvdla_core_clk )
      i_data_sva_2_14_0_1_t_flag 	<= !nvdla_core_rstn ? 0 : i_data_sva_2_14_0_1_t_flag ? 1 : | _0072__T & ( | _0072__X0 );
  always @( posedge nvdla_core_clk )
      i_data_sva_2_14_0_1_r_flag 	<= !nvdla_core_rstn ? 0 : i_data_sva_2_14_0_1_r_flag ? 1 : i_data_sva_2_14_0_1_t_flag ? 0 : ( | i_data_sva_2_14_0_1_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2 <= _0009_;
  logic [0:0] _0009__X0 ;
  logic [0:0] _0009__R0 ;
  logic [0:0] _0009__C0 ;
  assign _0009__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_S != _0009__S }} ;
  assign _0009__R0 = 0 ;
  assign _0009__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_T 		<= !nvdla_core_rstn ? 0 : ( _0009__T & _0009__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_t_flag ? 1 : | _0009__T & ( | _0009__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_50U_6U_16U_o_15_sva_4 <= 1'b0;
    else
      IntShiftRightSat_50U_6U_16U_o_15_sva_4 <= _0036_;
  logic [0:0] _0036__X0 ;
  logic [0:0] _0036__R0 ;
  logic [0:0] _0036__C0 ;
  assign _0036__X0 = { 1{ IntShiftRightSat_50U_6U_16U_o_15_sva_4_S != _0036__S }} ;
  assign _0036__R0 = 0 ;
  assign _0036__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_50U_6U_16U_o_15_sva_4_T 		<= !nvdla_core_rstn ? 0 : ( _0036__T & _0036__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_50U_6U_16U_o_15_sva_4_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_50U_6U_16U_o_15_sva_4_t_flag ? 1 : | _0036__T & ( | _0036__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_50U_6U_16U_o_15_sva_4_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_50U_6U_16U_o_15_sva_4_r_flag ? 1 : IntShiftRightSat_50U_6U_16U_o_15_sva_4_t_flag ? 0 : ( | IntShiftRightSat_50U_6U_16U_o_15_sva_4_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm <= 10'b0000000000;
    else
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm <= _0087_;
  logic [9:0] _0087__X0 ;
  logic [9:0] _0087__R0 ;
  logic [9:0] _0087__C0 ;
  assign _0087__X0 = { 10{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_S != _0087__S }} ;
  assign _0087__R0 = 0 ;
  assign _0087__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T 		<= !nvdla_core_rstn ? 0 : ( _0087__T & _0087__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_t_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_t_flag ? 1 : | _0087__T & ( | _0087__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_r_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_r_flag ? 1 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_t_flag ? 0 : ( | reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1 <= 3'b000;
    else
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1 <= _0085_;
  logic [2:0] _0085__X0 ;
  logic [2:0] _0085__R0 ;
  logic [2:0] _0085__C0 ;
  assign _0085__X0 = { 3{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_S != _0085__S }} ;
  assign _0085__R0 = 0 ;
  assign _0085__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_T 		<= !nvdla_core_rstn ? 0 : ( _0085__T & _0085__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_t_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_t_flag ? 1 : | _0085__T & ( | _0085__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_r_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_r_flag ? 1 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_t_flag ? 0 : ( | reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0 <= 1'b0;
    else
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0 <= _0084_;
  logic [0:0] _0084__X0 ;
  logic [0:0] _0084__R0 ;
  logic [0:0] _0084__C0 ;
  assign _0084__X0 = { 1{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_S != _0084__S }} ;
  assign _0084__R0 = 0 ;
  assign _0084__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_T 		<= !nvdla_core_rstn ? 0 : ( _0084__T & _0084__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_t_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_t_flag ? 1 : | _0084__T & ( | _0084__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_r_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_r_flag ? 1 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_t_flag ? 0 : ( | reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_50U_6U_16U_o_0_sva_4 <= 1'b0;
    else
      IntShiftRightSat_50U_6U_16U_o_0_sva_4 <= _0034_;
  logic [0:0] _0034__X0 ;
  logic [0:0] _0034__R0 ;
  logic [0:0] _0034__C0 ;
  assign _0034__X0 = { 1{ IntShiftRightSat_50U_6U_16U_o_0_sva_4_S != _0034__S }} ;
  assign _0034__R0 = 0 ;
  assign _0034__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_50U_6U_16U_o_0_sva_4_T 		<= !nvdla_core_rstn ? 0 : ( _0034__T & _0034__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_50U_6U_16U_o_0_sva_4_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_50U_6U_16U_o_0_sva_4_t_flag ? 1 : | _0034__T & ( | _0034__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_50U_6U_16U_o_0_sva_4_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_50U_6U_16U_o_0_sva_4_r_flag ? 1 : IntShiftRightSat_50U_6U_16U_o_0_sva_4_t_flag ? 0 : ( | IntShiftRightSat_50U_6U_16U_o_0_sva_4_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      equal_tmp_2 <= 1'b0;
    else
      equal_tmp_2 <= _0070_;
  logic [0:0] _0070__X0 ;
  logic [0:0] _0070__R0 ;
  logic [0:0] _0070__C0 ;
  assign _0070__X0 = { 1{ equal_tmp_2_S != _0070__S }} ;
  assign _0070__R0 = 0 ;
  assign _0070__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      equal_tmp_2_T 		<= !nvdla_core_rstn ? 0 : ( _0070__T & _0070__X0 );
  always @( posedge nvdla_core_clk )
      equal_tmp_2_t_flag 	<= !nvdla_core_rstn ? 0 : equal_tmp_2_t_flag ? 1 : | _0070__T & ( | _0070__X0 );
  always @( posedge nvdla_core_clk )
      equal_tmp_2_r_flag 	<= !nvdla_core_rstn ? 0 : equal_tmp_2_r_flag ? 1 : equal_tmp_2_t_flag ? 0 : ( | equal_tmp_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nor_tmp_43 <= 1'b0;
    else
      nor_tmp_43 <= _0081_;
  logic [0:0] _0081__X0 ;
  logic [0:0] _0081__R0 ;
  logic [0:0] _0081__C0 ;
  assign _0081__X0 = { 1{ nor_tmp_43_S != _0081__S }} ;
  assign _0081__R0 = 0 ;
  assign _0081__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nor_tmp_43_T 		<= !nvdla_core_rstn ? 0 : ( _0081__T & _0081__X0 );
  always @( posedge nvdla_core_clk )
      nor_tmp_43_t_flag 	<= !nvdla_core_rstn ? 0 : nor_tmp_43_t_flag ? 1 : | _0081__T & ( | _0081__X0 );
  always @( posedge nvdla_core_clk )
      nor_tmp_43_r_flag 	<= !nvdla_core_rstn ? 0 : nor_tmp_43_r_flag ? 1 : nor_tmp_43_t_flag ? 0 : ( | nor_tmp_43_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      io_read_cfg_precision_rsc_svs_st_6 <= 2'b00;
    else
      io_read_cfg_precision_rsc_svs_st_6 <= _0076_;
  logic [1:0] _0076__X0 ;
  logic [1:0] _0076__R0 ;
  logic [1:0] _0076__C0 ;
  assign _0076__X0 = { 2{ io_read_cfg_precision_rsc_svs_st_6_S != _0076__S }} ;
  assign _0076__R0 = 0 ;
  assign _0076__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      io_read_cfg_precision_rsc_svs_st_6_T 		<= !nvdla_core_rstn ? 0 : ( _0076__T & _0076__X0 );
  always @( posedge nvdla_core_clk )
      io_read_cfg_precision_rsc_svs_st_6_t_flag 	<= !nvdla_core_rstn ? 0 : io_read_cfg_precision_rsc_svs_st_6_t_flag ? 1 : | _0076__T & ( | _0076__X0 );
  always @( posedge nvdla_core_clk )
      io_read_cfg_precision_rsc_svs_st_6_r_flag 	<= !nvdla_core_rstn ? 0 : io_read_cfg_precision_rsc_svs_st_6_r_flag ? 1 : io_read_cfg_precision_rsc_svs_st_6_t_flag ? 0 : ( | io_read_cfg_precision_rsc_svs_st_6_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2 <= 6'b000000;
    else
      IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2 <= _0046_;
  logic [5:0] _0046__X0 ;
  logic [5:0] _0046__R0 ;
  logic [5:0] _0046__C0 ;
  assign _0046__X0 = { 6{ IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_S != _0046__S }} ;
  assign _0046__R0 = 0 ;
  assign _0046__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_T 		<= !nvdla_core_rstn ? 0 : ( _0046__T & _0046__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_t_flag ? 1 : | _0046__T & ( | _0046__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_r_flag ? 1 : IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_t_flag ? 0 : ( | IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm <= 4'b0000;
    else
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm <= _0089_;
  logic [3:0] _0089__X0 ;
  logic [3:0] _0089__R0 ;
  logic [3:0] _0089__C0 ;
  assign _0089__X0 = { 4{ reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_S != _0089__S }} ;
  assign _0089__R0 = 0 ;
  assign _0089__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_T 		<= !nvdla_core_rstn ? 0 : ( _0089__T & _0089__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_t_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_t_flag ? 1 : | _0089__T & ( | _0089__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_r_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_r_flag ? 1 : reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_t_flag ? 0 : ( | reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm <= 2'b00;
    else
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm <= _0090_;
  logic [1:0] _0090__X0 ;
  logic [1:0] _0090__R0 ;
  logic [1:0] _0090__C0 ;
  assign _0090__X0 = { 2{ reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_S != _0090__S }} ;
  assign _0090__R0 = 0 ;
  assign _0090__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_T 		<= !nvdla_core_rstn ? 0 : ( _0090__T & _0090__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_t_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_t_flag ? 1 : | _0090__T & ( | _0090__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_r_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_r_flag ? 1 : reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_t_flag ? 0 : ( | reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2 <= _0047_;
  logic [0:0] _0047__X0 ;
  logic [0:0] _0047__R0 ;
  logic [0:0] _0047__C0 ;
  assign _0047__X0 = { 1{ IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_S != _0047__S }} ;
  assign _0047__R0 = 0 ;
  assign _0047__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_T 		<= !nvdla_core_rstn ? 0 : ( _0047__T & _0047__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_t_flag ? 1 : | _0047__T & ( | _0047__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_r_flag ? 1 : IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_t_flag ? 0 : ( | IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_42U_6U_8U_i_sva_2 <= 42'b000000000000000000000000000000000000000000;
    else
      IntShiftRightSat_42U_6U_8U_i_sva_2 <= _0032_;
  logic [41:0] _0032__X0 ;
  logic [41:0] _0032__R0 ;
  logic [41:0] _0032__C0 ;
  assign _0032__X0 = { 42{ IntShiftRightSat_42U_6U_8U_i_sva_2_S != _0032__S }} ;
  assign _0032__R0 = 0 ;
  assign _0032__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_42U_6U_8U_i_sva_2_T 		<= !nvdla_core_rstn ? 0 : ( _0032__T & _0032__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_42U_6U_8U_i_sva_2_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_42U_6U_8U_i_sva_2_t_flag ? 1 : | _0032__T & ( | _0032__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_42U_6U_8U_i_sva_2_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_42U_6U_8U_i_sva_2_r_flag ? 1 : IntShiftRightSat_42U_6U_8U_i_sva_2_t_flag ? 0 : ( | IntShiftRightSat_42U_6U_8U_i_sva_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2 <= _0041_;
  logic [0:0] _0041__X0 ;
  logic [0:0] _0041__R0 ;
  logic [0:0] _0041__C0 ;
  assign _0041__X0 = { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_S != _0041__S }} ;
  assign _0041__R0 = 0 ;
  assign _0041__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_T 		<= !nvdla_core_rstn ? 0 : ( _0041__T & _0041__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_t_flag ? 1 : | _0041__T & ( | _0041__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_r_flag ? 1 : IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_t_flag ? 0 : ( | IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_42U_6U_8U_1_i_sva_2 <= 42'b000000000000000000000000000000000000000000;
    else
      IntShiftRightSat_42U_6U_8U_1_i_sva_2 <= _0030_;
  logic [41:0] _0030__X0 ;
  logic [41:0] _0030__R0 ;
  logic [41:0] _0030__C0 ;
  assign _0030__X0 = { 42{ IntShiftRightSat_42U_6U_8U_1_i_sva_2_S != _0030__S }} ;
  assign _0030__R0 = 0 ;
  assign _0030__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_42U_6U_8U_1_i_sva_2_T 		<= !nvdla_core_rstn ? 0 : ( _0030__T & _0030__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_42U_6U_8U_1_i_sva_2_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_42U_6U_8U_1_i_sva_2_t_flag ? 1 : | _0030__T & ( | _0030__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_42U_6U_8U_1_i_sva_2_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_42U_6U_8U_1_i_sva_2_r_flag ? 1 : IntShiftRightSat_42U_6U_8U_1_i_sva_2_t_flag ? 0 : ( | IntShiftRightSat_42U_6U_8U_1_i_sva_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2 <= _0045_;
  logic [0:0] _0045__X0 ;
  logic [0:0] _0045__R0 ;
  logic [0:0] _0045__C0 ;
  assign _0045__X0 = { 1{ IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_S != _0045__S }} ;
  assign _0045__R0 = 0 ;
  assign _0045__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_T 		<= !nvdla_core_rstn ? 0 : ( _0045__T & _0045__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_t_flag ? 1 : | _0045__T & ( | _0045__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_r_flag ? 1 : IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_t_flag ? 0 : ( | IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2 <= _0040_;
  logic [0:0] _0040__X0 ;
  logic [0:0] _0040__R0 ;
  logic [0:0] _0040__C0 ;
  assign _0040__X0 = { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_S != _0040__S }} ;
  assign _0040__R0 = 0 ;
  assign _0040__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_T 		<= !nvdla_core_rstn ? 0 : ( _0040__T & _0040__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_t_flag ? 1 : | _0040__T & ( | _0040__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_r_flag ? 1 : IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_t_flag ? 0 : ( | IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1 <= _0043_;
  logic [0:0] _0043__X0 ;
  logic [0:0] _0043__R0 ;
  logic [0:0] _0043__C0 ;
  assign _0043__X0 = { 1{ IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_S != _0043__S }} ;
  assign _0043__R0 = 0 ;
  assign _0043__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_T 		<= !nvdla_core_rstn ? 0 : ( _0043__T & _0043__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_t_flag ? 1 : | _0043__T & ( | _0043__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_r_flag ? 1 : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_t_flag ? 0 : ( | IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1 <= _0044_;
  logic [0:0] _0044__X0 ;
  logic [0:0] _0044__R0 ;
  logic [0:0] _0044__C0 ;
  assign _0044__X0 = { 1{ IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_S != _0044__S }} ;
  assign _0044__R0 = 0 ;
  assign _0044__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_T 		<= !nvdla_core_rstn ? 0 : ( _0044__T & _0044__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_t_flag ? 1 : | _0044__T & ( | _0044__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_r_flag ? 1 : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_t_flag ? 0 : ( | IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1 <= _0042_;
  logic [0:0] _0042__X0 ;
  logic [0:0] _0042__R0 ;
  logic [0:0] _0042__C0 ;
  assign _0042__X0 = { 1{ IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_S != _0042__S }} ;
  assign _0042__R0 = 0 ;
  assign _0042__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_T 		<= !nvdla_core_rstn ? 0 : ( _0042__T & _0042__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_t_flag ? 1 : | _0042__T & ( | _0042__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_r_flag ? 1 : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_t_flag ? 0 : ( | IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1 <= _0038_;
  logic [0:0] _0038__X0 ;
  logic [0:0] _0038__R0 ;
  logic [0:0] _0038__C0 ;
  assign _0038__X0 = { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_S != _0038__S }} ;
  assign _0038__R0 = 0 ;
  assign _0038__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_T 		<= !nvdla_core_rstn ? 0 : ( _0038__T & _0038__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_t_flag ? 1 : | _0038__T & ( | _0038__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_r_flag ? 1 : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_t_flag ? 0 : ( | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1 <= _0039_;
  logic [0:0] _0039__X0 ;
  logic [0:0] _0039__R0 ;
  logic [0:0] _0039__C0 ;
  assign _0039__X0 = { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_S != _0039__S }} ;
  assign _0039__R0 = 0 ;
  assign _0039__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_T 		<= !nvdla_core_rstn ? 0 : ( _0039__T & _0039__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_t_flag ? 1 : | _0039__T & ( | _0039__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_r_flag ? 1 : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_t_flag ? 0 : ( | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1 <= 1'b0;
    else
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1 <= _0037_;
  logic [0:0] _0037__X0 ;
  logic [0:0] _0037__R0 ;
  logic [0:0] _0037__C0 ;
  assign _0037__X0 = { 1{ IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_S != _0037__S }} ;
  assign _0037__R0 = 0 ;
  assign _0037__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_T 		<= !nvdla_core_rstn ? 0 : ( _0037__T & _0037__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_t_flag ? 1 : | _0037__T & ( | _0037__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_r_flag ? 1 : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_t_flag ? 0 : ( | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm <= 1'b0;
    else
      IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm <= _0031_;
  logic [0:0] _0031__X0 ;
  logic [0:0] _0031__R0 ;
  logic [0:0] _0031__C0 ;
  assign _0031__X0 = { 1{ IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_S != _0031__S }} ;
  assign _0031__R0 = 0 ;
  assign _0031__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_T 		<= !nvdla_core_rstn ? 0 : ( _0031__T & _0031__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_t_flag ? 1 : | _0031__T & ( | _0031__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_r_flag ? 1 : IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_t_flag ? 0 : ( | IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IsNaN_6U_10U_land_lpi_1_dfm_5 <= 1'b0;
    else
      IsNaN_6U_10U_land_lpi_1_dfm_5 <= _0052_;
  logic [0:0] _0052__X0 ;
  logic [0:0] _0052__R0 ;
  logic [0:0] _0052__C0 ;
  assign _0052__X0 = { 1{ IsNaN_6U_10U_land_lpi_1_dfm_5_S != _0052__S }} ;
  assign _0052__R0 = 0 ;
  assign _0052__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IsNaN_6U_10U_land_lpi_1_dfm_5_T 		<= !nvdla_core_rstn ? 0 : ( _0052__T & _0052__X0 );
  always @( posedge nvdla_core_clk )
      IsNaN_6U_10U_land_lpi_1_dfm_5_t_flag 	<= !nvdla_core_rstn ? 0 : IsNaN_6U_10U_land_lpi_1_dfm_5_t_flag ? 1 : | _0052__T & ( | _0052__X0 );
  always @( posedge nvdla_core_clk )
      IsNaN_6U_10U_land_lpi_1_dfm_5_r_flag 	<= !nvdla_core_rstn ? 0 : IsNaN_6U_10U_land_lpi_1_dfm_5_r_flag ? 1 : IsNaN_6U_10U_land_lpi_1_dfm_5_t_flag ? 0 : ( | IsNaN_6U_10U_land_lpi_1_dfm_5_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 <= _0022_;
  logic [0:0] _0022__X0 ;
  logic [0:0] _0022__R0 ;
  logic [0:0] _0022__C0 ;
  assign _0022__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_S != _0022__S }} ;
  assign _0022__R0 = 0 ;
  assign _0022__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_T 		<= !nvdla_core_rstn ? 0 : ( _0022__T & _0022__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_t_flag ? 1 : | _0022__T & ( | _0022__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      main_stage_v_3 <= 1'b0;
    else
      main_stage_v_3 <= _0079_;
  logic [0:0] _0079__X0 ;
  logic [0:0] _0079__R0 ;
  logic [0:0] _0079__C0 ;
  assign _0079__X0 = { 1{ main_stage_v_3_S != _0079__S }} ;
  assign _0079__R0 = 0 ;
  assign _0079__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      main_stage_v_3_T 		<= !nvdla_core_rstn ? 0 : ( _0079__T & _0079__X0 );
  always @( posedge nvdla_core_clk )
      main_stage_v_3_t_flag 	<= !nvdla_core_rstn ? 0 : main_stage_v_3_t_flag ? 1 : | _0079__T & ( | _0079__X0 );
  always @( posedge nvdla_core_clk )
      main_stage_v_3_r_flag 	<= !nvdla_core_rstn ? 0 : main_stage_v_3_r_flag ? 1 : main_stage_v_3_t_flag ? 0 : ( | main_stage_v_3_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nor_tmp_42 <= 1'b0;
    else
      nor_tmp_42 <= _0080_;
  logic [0:0] _0080__X0 ;
  logic [0:0] _0080__R0 ;
  logic [0:0] _0080__C0 ;
  assign _0080__X0 = { 1{ nor_tmp_42_S != _0080__S }} ;
  assign _0080__R0 = 0 ;
  assign _0080__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nor_tmp_42_T 		<= !nvdla_core_rstn ? 0 : ( _0080__T & _0080__X0 );
  always @( posedge nvdla_core_clk )
      nor_tmp_42_t_flag 	<= !nvdla_core_rstn ? 0 : nor_tmp_42_t_flag ? 1 : | _0080__T & ( | _0080__X0 );
  always @( posedge nvdla_core_clk )
      nor_tmp_42_r_flag 	<= !nvdla_core_rstn ? 0 : nor_tmp_42_r_flag ? 1 : nor_tmp_42_t_flag ? 0 : ( | nor_tmp_42_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      io_read_cfg_precision_rsc_svs_st_5 <= 2'b00;
    else
      io_read_cfg_precision_rsc_svs_st_5 <= _0075_;
  logic [1:0] _0075__X0 ;
  logic [1:0] _0075__R0 ;
  logic [1:0] _0075__C0 ;
  assign _0075__X0 = { 2{ io_read_cfg_precision_rsc_svs_st_5_S != _0075__S }} ;
  assign _0075__R0 = 0 ;
  assign _0075__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      io_read_cfg_precision_rsc_svs_st_5_T 		<= !nvdla_core_rstn ? 0 : ( _0075__T & _0075__X0 );
  always @( posedge nvdla_core_clk )
      io_read_cfg_precision_rsc_svs_st_5_t_flag 	<= !nvdla_core_rstn ? 0 : io_read_cfg_precision_rsc_svs_st_5_t_flag ? 1 : | _0075__T & ( | _0075__X0 );
  always @( posedge nvdla_core_clk )
      io_read_cfg_precision_rsc_svs_st_5_r_flag 	<= !nvdla_core_rstn ? 0 : io_read_cfg_precision_rsc_svs_st_5_r_flag ? 1 : io_read_cfg_precision_rsc_svs_st_5_t_flag ? 0 : ( | io_read_cfg_precision_rsc_svs_st_5_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm <= 11'b00000000000;
    else
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm <= _0086_;
  logic [10:0] _0086__X0 ;
  logic [10:0] _0086__R0 ;
  logic [10:0] _0086__C0 ;
  assign _0086__X0 = { 11{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_S != _0086__S }} ;
  assign _0086__R0 = 0 ;
  assign _0086__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_T 		<= !nvdla_core_rstn ? 0 : ( _0086__T & _0086__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_t_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_t_flag ? 1 : | _0086__T & ( | _0086__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_r_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_r_flag ? 1 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_t_flag ? 0 : ( | reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm <= 3'b000;
    else
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm <= _0088_;
  logic [2:0] _0088__X0 ;
  logic [2:0] _0088__R0 ;
  logic [2:0] _0088__C0 ;
  assign _0088__X0 = { 3{ reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_S != _0088__S }} ;
  assign _0088__R0 = 0 ;
  assign _0088__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_T 		<= !nvdla_core_rstn ? 0 : ( _0088__T & _0088__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_t_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_t_flag ? 1 : | _0088__T & ( | _0088__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_r_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_r_flag ? 1 : reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_t_flag ? 0 : ( | reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_50U_6U_16U_o_15_sva_3 <= 1'b0;
    else
      IntShiftRightSat_50U_6U_16U_o_15_sva_3 <= _0035_;
  logic [0:0] _0035__X0 ;
  logic [0:0] _0035__R0 ;
  logic [0:0] _0035__C0 ;
  assign _0035__X0 = { 1{ IntShiftRightSat_50U_6U_16U_o_15_sva_3_S != _0035__S }} ;
  assign _0035__R0 = 0 ;
  assign _0035__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_50U_6U_16U_o_15_sva_3_T 		<= !nvdla_core_rstn ? 0 : ( _0035__T & _0035__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_50U_6U_16U_o_15_sva_3_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_50U_6U_16U_o_15_sva_3_t_flag ? 1 : | _0035__T & ( | _0035__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_50U_6U_16U_o_15_sva_3_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_50U_6U_16U_o_15_sva_3_r_flag ? 1 : IntShiftRightSat_50U_6U_16U_o_15_sva_3_t_flag ? 0 : ( | IntShiftRightSat_50U_6U_16U_o_15_sva_3_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      IntShiftRightSat_50U_6U_16U_o_0_sva_3 <= 1'b0;
    else
      IntShiftRightSat_50U_6U_16U_o_0_sva_3 <= _0033_;
  logic [0:0] _0033__X0 ;
  logic [0:0] _0033__R0 ;
  logic [0:0] _0033__C0 ;
  assign _0033__X0 = { 1{ IntShiftRightSat_50U_6U_16U_o_0_sva_3_S != _0033__S }} ;
  assign _0033__R0 = 0 ;
  assign _0033__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_50U_6U_16U_o_0_sva_3_T 		<= !nvdla_core_rstn ? 0 : ( _0033__T & _0033__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_50U_6U_16U_o_0_sva_3_t_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_50U_6U_16U_o_0_sva_3_t_flag ? 1 : | _0033__T & ( | _0033__X0 );
  always @( posedge nvdla_core_clk )
      IntShiftRightSat_50U_6U_16U_o_0_sva_3_r_flag 	<= !nvdla_core_rstn ? 0 : IntShiftRightSat_50U_6U_16U_o_0_sva_3_r_flag ? 1 : IntShiftRightSat_50U_6U_16U_o_0_sva_3_t_flag ? 0 : ( | IntShiftRightSat_50U_6U_16U_o_0_sva_3_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_i_1_itm <= 42'b000000000000000000000000000000000000000000;
    else
      reg_IntShiftRightSat_50U_6U_16U_i_1_itm <= _0082_;
  logic [41:0] _0082__X0 ;
  logic [41:0] _0082__R0 ;
  logic [41:0] _0082__C0 ;
  assign _0082__X0 = { 42{ reg_IntShiftRightSat_50U_6U_16U_i_1_itm_S != _0082__S }} ;
  assign _0082__R0 = 0 ;
  assign _0082__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_i_1_itm_T 		<= !nvdla_core_rstn ? 0 : ( _0082__T & _0082__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_i_1_itm_t_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_i_1_itm_t_flag ? 1 : | _0082__T & ( | _0082__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_i_1_itm_r_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_i_1_itm_r_flag ? 1 : reg_IntShiftRightSat_50U_6U_16U_i_1_itm_t_flag ? 0 : ( | reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_IntShiftRightSat_50U_6U_16U_i_itm <= 8'b00000000;
    else
      reg_IntShiftRightSat_50U_6U_16U_i_itm <= _0083_;
  logic [7:0] _0083__X0 ;
  logic [7:0] _0083__R0 ;
  logic [7:0] _0083__C0 ;
  assign _0083__X0 = { 8{ reg_IntShiftRightSat_50U_6U_16U_i_itm_S != _0083__S }} ;
  assign _0083__R0 = 0 ;
  assign _0083__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_i_itm_T 		<= !nvdla_core_rstn ? 0 : ( _0083__T & _0083__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_i_itm_t_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_i_itm_t_flag ? 1 : | _0083__T & ( | _0083__X0 );
  always @( posedge nvdla_core_clk )
      reg_IntShiftRightSat_50U_6U_16U_i_itm_r_flag 	<= !nvdla_core_rstn ? 0 : reg_IntShiftRightSat_50U_6U_16U_i_itm_r_flag ? 1 : reg_IntShiftRightSat_50U_6U_16U_i_itm_t_flag ? 0 : ( | reg_IntShiftRightSat_50U_6U_16U_i_itm_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4 <= _0023_;
  logic [0:0] _0023__X0 ;
  logic [0:0] _0023__R0 ;
  logic [0:0] _0023__C0 ;
  assign _0023__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_S != _0023__S }} ;
  assign _0023__R0 = 0 ;
  assign _0023__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_T 		<= !nvdla_core_rstn ? 0 : ( _0023__T & _0023__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_t_flag ? 1 : | _0023__T & ( | _0023__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4 <= _0019_;
  logic [0:0] _0019__X0 ;
  logic [0:0] _0019__R0 ;
  logic [0:0] _0019__C0 ;
  assign _0019__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_S != _0019__S }} ;
  assign _0019__R0 = 0 ;
  assign _0019__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_T 		<= !nvdla_core_rstn ? 0 : ( _0019__T & _0019__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_t_flag ? 1 : | _0019__T & ( | _0019__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4 <= _0014_;
  logic [0:0] _0014__X0 ;
  logic [0:0] _0014__R0 ;
  logic [0:0] _0014__C0 ;
  assign _0014__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_S != _0014__S }} ;
  assign _0014__R0 = 0 ;
  assign _0014__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_T 		<= !nvdla_core_rstn ? 0 : ( _0014__T & _0014__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_t_flag ? 1 : | _0014__T & ( | _0014__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      main_stage_v_2 <= 1'b0;
    else
      main_stage_v_2 <= _0078_;
  logic [0:0] _0078__X0 ;
  logic [0:0] _0078__R0 ;
  logic [0:0] _0078__C0 ;
  assign _0078__X0 = { 1{ main_stage_v_2_S != _0078__S }} ;
  assign _0078__R0 = 0 ;
  assign _0078__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      main_stage_v_2_T 		<= !nvdla_core_rstn ? 0 : ( _0078__T & _0078__X0 );
  always @( posedge nvdla_core_clk )
      main_stage_v_2_t_flag 	<= !nvdla_core_rstn ? 0 : main_stage_v_2_t_flag ? 1 : | _0078__T & ( | _0078__X0 );
  always @( posedge nvdla_core_clk )
      main_stage_v_2_r_flag 	<= !nvdla_core_rstn ? 0 : main_stage_v_2_r_flag ? 1 : main_stage_v_2_t_flag ? 0 : ( | main_stage_v_2_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      io_read_cfg_precision_rsc_svs_st_4 <= 2'b00;
    else
      io_read_cfg_precision_rsc_svs_st_4 <= _0074_;
  logic [1:0] _0074__X0 ;
  logic [1:0] _0074__R0 ;
  logic [1:0] _0074__C0 ;
  assign _0074__X0 = { 2{ io_read_cfg_precision_rsc_svs_st_4_S != _0074__S }} ;
  assign _0074__R0 = 0 ;
  assign _0074__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      io_read_cfg_precision_rsc_svs_st_4_T 		<= !nvdla_core_rstn ? 0 : ( _0074__T & _0074__X0 );
  always @( posedge nvdla_core_clk )
      io_read_cfg_precision_rsc_svs_st_4_t_flag 	<= !nvdla_core_rstn ? 0 : io_read_cfg_precision_rsc_svs_st_4_t_flag ? 1 : | _0074__T & ( | _0074__X0 );
  always @( posedge nvdla_core_clk )
      io_read_cfg_precision_rsc_svs_st_4_r_flag 	<= !nvdla_core_rstn ? 0 : io_read_cfg_precision_rsc_svs_st_4_r_flag ? 1 : io_read_cfg_precision_rsc_svs_st_4_t_flag ? 0 : ( | io_read_cfg_precision_rsc_svs_st_4_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3 <= _0018_;
  logic [0:0] _0018__X0 ;
  logic [0:0] _0018__R0 ;
  logic [0:0] _0018__C0 ;
  assign _0018__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_S != _0018__S }} ;
  assign _0018__R0 = 0 ;
  assign _0018__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_T 		<= !nvdla_core_rstn ? 0 : ( _0018__T & _0018__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_t_flag ? 1 : | _0018__T & ( | _0018__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3 <= 1'b0;
    else
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3 <= _0013_;
  logic [0:0] _0013__X0 ;
  logic [0:0] _0013__R0 ;
  logic [0:0] _0013__C0 ;
  assign _0013__X0 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_S != _0013__S }} ;
  assign _0013__R0 = 0 ;
  assign _0013__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_T 		<= !nvdla_core_rstn ? 0 : ( _0013__T & _0013__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_t_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_t_flag ? 1 : | _0013__T & ( | _0013__X0 );
  always @( posedge nvdla_core_clk )
      FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_r_flag 	<= !nvdla_core_rstn ? 0 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_r_flag ? 1 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_t_flag ? 0 : ( | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      i_data_sva_1_16_0_1 <= 17'b00000000000000000;
    else
      i_data_sva_1_16_0_1 <= _0071_;
  logic [16:0] _0071__X0 ;
  logic [16:0] _0071__R0 ;
  logic [16:0] _0071__C0 ;
  assign _0071__X0 = { 17{ i_data_sva_1_16_0_1_S != _0071__S }} ;
  assign _0071__R0 = 0 ;
  assign _0071__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      i_data_sva_1_16_0_1_T 		<= !nvdla_core_rstn ? 0 : ( _0071__T & _0071__X0 );
  always @( posedge nvdla_core_clk )
      i_data_sva_1_16_0_1_t_flag 	<= !nvdla_core_rstn ? 0 : i_data_sva_1_16_0_1_t_flag ? 1 : | _0071__T & ( | _0071__X0 );
  always @( posedge nvdla_core_clk )
      i_data_sva_1_16_0_1_r_flag 	<= !nvdla_core_rstn ? 0 : i_data_sva_1_16_0_1_r_flag ? 1 : i_data_sva_1_16_0_1_t_flag ? 0 : ( | i_data_sva_1_16_0_1_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      main_stage_v_1 <= 1'b0;
    else
      main_stage_v_1 <= _0077_;
  logic [0:0] _0077__X0 ;
  logic [0:0] _0077__R0 ;
  logic [0:0] _0077__C0 ;
  assign _0077__X0 = { 1{ main_stage_v_1_S != _0077__S }} ;
  assign _0077__R0 = 0 ;
  assign _0077__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      main_stage_v_1_T 		<= !nvdla_core_rstn ? 0 : ( _0077__T & _0077__X0 );
  always @( posedge nvdla_core_clk )
      main_stage_v_1_t_flag 	<= !nvdla_core_rstn ? 0 : main_stage_v_1_t_flag ? 1 : | _0077__T & ( | _0077__X0 );
  always @( posedge nvdla_core_clk )
      main_stage_v_1_r_flag 	<= !nvdla_core_rstn ? 0 : main_stage_v_1_r_flag ? 1 : main_stage_v_1_t_flag ? 0 : ( | main_stage_v_1_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_chn_data_out_rsci_ld_core_psct_cse <= 1'b0;
    else
      reg_chn_data_out_rsci_ld_core_psct_cse <= _0091_;
  logic [0:0] _0091__X0 ;
  logic [0:0] _0091__R0 ;
  logic [0:0] _0091__C0 ;
  assign _0091__X0 = { 1{ reg_chn_data_out_rsci_ld_core_psct_cse_S != _0091__S }} ;
  assign _0091__R0 = 0 ;
  assign _0091__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_chn_data_out_rsci_ld_core_psct_cse_T 		<= !nvdla_core_rstn ? 0 : ( _0091__T & _0091__X0 );
  always @( posedge nvdla_core_clk )
      reg_chn_data_out_rsci_ld_core_psct_cse_t_flag 	<= !nvdla_core_rstn ? 0 : reg_chn_data_out_rsci_ld_core_psct_cse_t_flag ? 1 : | _0091__T & ( | _0091__X0 );
  always @( posedge nvdla_core_clk )
      reg_chn_data_out_rsci_ld_core_psct_cse_r_flag 	<= !nvdla_core_rstn ? 0 : reg_chn_data_out_rsci_ld_core_psct_cse_r_flag ? 1 : reg_chn_data_out_rsci_ld_core_psct_cse_t_flag ? 0 : ( | reg_chn_data_out_rsci_ld_core_psct_cse_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_17 <= 1'b0;
    else
      chn_data_out_rsci_d_17 <= _0064_;
  logic [0:0] _0064__X0 ;
  logic [0:0] _0064__R0 ;
  logic [0:0] _0064__C0 ;
  assign _0064__X0 = { 1{ chn_data_out_rsci_d_17_S != _0064__S }} ;
  assign _0064__R0 = 0 ;
  assign _0064__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_17_T 		<= !nvdla_core_rstn ? 0 : ( _0064__T & _0064__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_17_t_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_17_t_flag ? 1 : | _0064__T & ( | _0064__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_17_r_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_17_r_flag ? 1 : chn_data_out_rsci_d_17_t_flag ? 0 : ( | chn_data_out_rsci_d_17_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_16 <= 1'b0;
    else
      chn_data_out_rsci_d_16 <= _0063_;
  logic [0:0] _0063__X0 ;
  logic [0:0] _0063__R0 ;
  logic [0:0] _0063__C0 ;
  assign _0063__X0 = { 1{ chn_data_out_rsci_d_16_S != _0063__S }} ;
  assign _0063__R0 = 0 ;
  assign _0063__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_16_T 		<= !nvdla_core_rstn ? 0 : ( _0063__T & _0063__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_16_t_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_16_t_flag ? 1 : | _0063__T & ( | _0063__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_16_r_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_16_r_flag ? 1 : chn_data_out_rsci_d_16_t_flag ? 0 : ( | chn_data_out_rsci_d_16_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_13_10 <= 4'b0000;
    else
      chn_data_out_rsci_d_13_10 <= _0060_;
  logic [3:0] _0060__X0 ;
  logic [3:0] _0060__R0 ;
  logic [3:0] _0060__C0 ;
  assign _0060__X0 = { 4{ chn_data_out_rsci_d_13_10_S != _0060__S }} ;
  assign _0060__R0 = 0 ;
  assign _0060__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_13_10_T 		<= !nvdla_core_rstn ? 0 : ( _0060__T & _0060__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_13_10_t_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_13_10_t_flag ? 1 : | _0060__T & ( | _0060__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_13_10_r_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_13_10_r_flag ? 1 : chn_data_out_rsci_d_13_10_t_flag ? 0 : ( | chn_data_out_rsci_d_13_10_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_9 <= 1'b0;
    else
      chn_data_out_rsci_d_9 <= _0068_;
  logic [0:0] _0068__X0 ;
  logic [0:0] _0068__R0 ;
  logic [0:0] _0068__C0 ;
  assign _0068__X0 = { 1{ chn_data_out_rsci_d_9_S != _0068__S }} ;
  assign _0068__R0 = 0 ;
  assign _0068__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_9_T 		<= !nvdla_core_rstn ? 0 : ( _0068__T & _0068__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_9_t_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_9_t_flag ? 1 : | _0068__T & ( | _0068__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_9_r_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_9_r_flag ? 1 : chn_data_out_rsci_d_9_t_flag ? 0 : ( | chn_data_out_rsci_d_9_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_8 <= 1'b0;
    else
      chn_data_out_rsci_d_8 <= _0067_;
  logic [0:0] _0067__X0 ;
  logic [0:0] _0067__R0 ;
  logic [0:0] _0067__C0 ;
  assign _0067__X0 = { 1{ chn_data_out_rsci_d_8_S != _0067__S }} ;
  assign _0067__R0 = 0 ;
  assign _0067__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_8_T 		<= !nvdla_core_rstn ? 0 : ( _0067__T & _0067__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_8_t_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_8_t_flag ? 1 : | _0067__T & ( | _0067__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_8_r_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_8_r_flag ? 1 : chn_data_out_rsci_d_8_t_flag ? 0 : ( | chn_data_out_rsci_d_8_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_0 <= 1'b0;
    else
      chn_data_out_rsci_d_0 <= _0059_;
  logic [0:0] _0059__X0 ;
  logic [0:0] _0059__R0 ;
  logic [0:0] _0059__C0 ;
  assign _0059__X0 = { 1{ chn_data_out_rsci_d_0_S != _0059__S }} ;
  assign _0059__R0 = 0 ;
  assign _0059__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_0_T 		<= !nvdla_core_rstn ? 0 : ( _0059__T & _0059__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_0_t_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_0_t_flag ? 1 : | _0059__T & ( | _0059__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_0_r_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_0_r_flag ? 1 : chn_data_out_rsci_d_0_t_flag ? 0 : ( | chn_data_out_rsci_d_0_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_15 <= 1'b0;
    else
      chn_data_out_rsci_d_15 <= _0062_;
  logic [0:0] _0062__X0 ;
  logic [0:0] _0062__R0 ;
  logic [0:0] _0062__C0 ;
  assign _0062__X0 = { 1{ chn_data_out_rsci_d_15_S != _0062__S }} ;
  assign _0062__R0 = 0 ;
  assign _0062__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_15_T 		<= !nvdla_core_rstn ? 0 : ( _0062__T & _0062__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_15_t_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_15_t_flag ? 1 : | _0062__T & ( | _0062__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_15_r_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_15_r_flag ? 1 : chn_data_out_rsci_d_15_t_flag ? 0 : ( | chn_data_out_rsci_d_15_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_14 <= 1'b0;
    else
      chn_data_out_rsci_d_14 <= _0061_;
  logic [0:0] _0061__X0 ;
  logic [0:0] _0061__R0 ;
  logic [0:0] _0061__C0 ;
  assign _0061__X0 = { 1{ chn_data_out_rsci_d_14_S != _0061__S }} ;
  assign _0061__R0 = 0 ;
  assign _0061__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_14_T 		<= !nvdla_core_rstn ? 0 : ( _0061__T & _0061__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_14_t_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_14_t_flag ? 1 : | _0061__T & ( | _0061__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_14_r_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_14_r_flag ? 1 : chn_data_out_rsci_d_14_t_flag ? 0 : ( | chn_data_out_rsci_d_14_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_7 <= 1'b0;
    else
      chn_data_out_rsci_d_7 <= _0066_;
  logic [0:0] _0066__X0 ;
  logic [0:0] _0066__R0 ;
  logic [0:0] _0066__C0 ;
  assign _0066__X0 = { 1{ chn_data_out_rsci_d_7_S != _0066__S }} ;
  assign _0066__R0 = 0 ;
  assign _0066__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_7_T 		<= !nvdla_core_rstn ? 0 : ( _0066__T & _0066__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_7_t_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_7_t_flag ? 1 : | _0066__T & ( | _0066__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_7_r_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_7_r_flag ? 1 : chn_data_out_rsci_d_7_t_flag ? 0 : ( | chn_data_out_rsci_d_7_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_d_6_1 <= 6'b000000;
    else
      chn_data_out_rsci_d_6_1 <= _0065_;
  logic [5:0] _0065__X0 ;
  logic [5:0] _0065__R0 ;
  logic [5:0] _0065__C0 ;
  assign _0065__X0 = { 6{ chn_data_out_rsci_d_6_1_S != _0065__S }} ;
  assign _0065__R0 = 0 ;
  assign _0065__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_6_1_T 		<= !nvdla_core_rstn ? 0 : ( _0065__T & _0065__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_6_1_t_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_6_1_t_flag ? 1 : | _0065__T & ( | _0065__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_d_6_1_r_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_d_6_1_r_flag ? 1 : chn_data_out_rsci_d_6_1_t_flag ? 0 : ( | chn_data_out_rsci_d_6_1_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_in_rsci_ld_core_psct <= 1'b0;
    else
      chn_data_in_rsci_ld_core_psct <= _0058_;
  logic [0:0] _0058__X0 ;
  logic [0:0] _0058__R0 ;
  logic [0:0] _0058__C0 ;
  assign _0058__X0 = { 1{ chn_data_in_rsci_ld_core_psct_S != _0058__S }} ;
  assign _0058__R0 = 0 ;
  assign _0058__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_data_in_rsci_ld_core_psct_T 		<= !nvdla_core_rstn ? 0 : ( _0058__T & _0058__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_in_rsci_ld_core_psct_t_flag 	<= !nvdla_core_rstn ? 0 : chn_data_in_rsci_ld_core_psct_t_flag ? 1 : | _0058__T & ( | _0058__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_in_rsci_ld_core_psct_r_flag 	<= !nvdla_core_rstn ? 0 : chn_data_in_rsci_ld_core_psct_r_flag ? 1 : chn_data_in_rsci_ld_core_psct_t_flag ? 0 : ( | chn_data_in_rsci_ld_core_psct_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_out_rsci_iswt0 <= 1'b0;
    else
      chn_data_out_rsci_iswt0 <= _0069_;
  logic [0:0] _0069__X0 ;
  logic [0:0] _0069__R0 ;
  logic [0:0] _0069__C0 ;
  assign _0069__X0 = { 1{ chn_data_out_rsci_iswt0_S != _0069__S }} ;
  assign _0069__R0 = 0 ;
  assign _0069__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_iswt0_T 		<= !nvdla_core_rstn ? 0 : ( _0069__T & _0069__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_iswt0_t_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_iswt0_t_flag ? 1 : | _0069__T & ( | _0069__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_out_rsci_iswt0_r_flag 	<= !nvdla_core_rstn ? 0 : chn_data_out_rsci_iswt0_r_flag ? 1 : chn_data_out_rsci_iswt0_t_flag ? 0 : ( | chn_data_out_rsci_iswt0_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_data_in_rsci_iswt0 <= 1'b0;
    else
      chn_data_in_rsci_iswt0 <= _0057_;
  logic [0:0] _0057__X0 ;
  logic [0:0] _0057__R0 ;
  logic [0:0] _0057__C0 ;
  assign _0057__X0 = { 1{ chn_data_in_rsci_iswt0_S != _0057__S }} ;
  assign _0057__R0 = 0 ;
  assign _0057__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_data_in_rsci_iswt0_T 		<= !nvdla_core_rstn ? 0 : ( _0057__T & _0057__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_in_rsci_iswt0_t_flag 	<= !nvdla_core_rstn ? 0 : chn_data_in_rsci_iswt0_t_flag ? 1 : | _0057__T & ( | _0057__X0 );
  always @( posedge nvdla_core_clk )
      chn_data_in_rsci_iswt0_r_flag 	<= !nvdla_core_rstn ? 0 : chn_data_in_rsci_iswt0_r_flag ? 1 : chn_data_in_rsci_iswt0_t_flag ? 0 : ( | chn_data_in_rsci_iswt0_R ) ;
  assign mux_69_nl = main_stage_v_1 ? mux_68_nl : and_tmp_6;
  logic [0:0] main_stage_v_1_C10 ;
  logic [0:0] main_stage_v_1_R10 ;
  logic [0:0] main_stage_v_1_X10 ;
  assign main_stage_v_1_C10 = | mux_69_nl_C ;
  assign main_stage_v_1_X10 = | mux_69_nl_X ;
  assign mux_69_nl_T = main_stage_v_1 ? ( { 1{ main_stage_v_1_T  }} | mux_68_nl_T ) : ( { 1{ main_stage_v_1_T  }} | and_tmp_6_T );
  assign mux_69_nl_S = main_stage_v_1 ? mux_68_nl_S : and_tmp_6_S ;
  assign main_stage_v_1_R10 = ( | (mux_69_nl_R | ( mux_69_nl_C & ( { 1{ main_stage_v_1 }} & mux_68_nl_T | { 1{ !main_stage_v_1 }} & and_tmp_6_T )))) && mux_68_nl != and_tmp_6 ;
  logic [0:0] mux_68_nl_C0 ;
  logic [0:0] mux_68_nl_R0 ;
  logic [0:0] mux_68_nl_X0 ;
  assign mux_68_nl_C0 = { 1{ main_stage_v_1 }} ;
  assign mux_68_nl_R0 = { 1{ main_stage_v_1 }} & ( mux_69_nl_R | ( { 1{ main_stage_v_1_T  }} & mux_69_nl_C ));
  assign mux_68_nl_X0 = { 1{ main_stage_v_1 }} & mux_69_nl_X ;
  logic [0:0] and_tmp_6_C0 ;
  logic [0:0] and_tmp_6_R0 ;
  logic [0:0] and_tmp_6_X0 ;
  assign and_tmp_6_C0 = { 1{ !main_stage_v_1 }} ;
  assign and_tmp_6_R0 = { 1{ !main_stage_v_1 }} & ( mux_69_nl_R | ( { 1{ main_stage_v_1_T  }} & mux_69_nl_C ));
  assign and_tmp_6_X0 = { 1{ !main_stage_v_1 }} & mux_69_nl_X ;
  assign mux_68_nl = _0227_ ? nand_7_nl : and_tmp_6;
  logic [0:0] _0227__C1 ;
  logic [0:0] _0227__R1 ;
  logic [0:0] _0227__X1 ;
  assign _0227__C1 = | mux_68_nl_C ;
  assign _0227__X1 = | mux_68_nl_X ;
  assign mux_68_nl_T = _0227_ ? ( { 1{ _0227__T  }} | nand_7_nl_T ) : ( { 1{ _0227__T  }} | and_tmp_6_T );
  assign mux_68_nl_S = _0227_ ? nand_7_nl_S : and_tmp_6_S ;
  assign _0227__R1 = ( | (mux_68_nl_R | ( mux_68_nl_C & ( { 1{ _0227_ }} & nand_7_nl_T | { 1{ !_0227_ }} & and_tmp_6_T )))) && nand_7_nl != and_tmp_6 ;
  logic [0:0] nand_7_nl_C0 ;
  logic [0:0] nand_7_nl_R0 ;
  logic [0:0] nand_7_nl_X0 ;
  assign nand_7_nl_C0 = { 1{ _0227_ }} ;
  assign nand_7_nl_R0 = { 1{ _0227_ }} & ( mux_68_nl_R | ( { 1{ _0227__T  }} & mux_68_nl_C ));
  assign nand_7_nl_X0 = { 1{ _0227_ }} & mux_68_nl_X ;
  logic [0:0] and_tmp_6_C1 ;
  logic [0:0] and_tmp_6_R1 ;
  logic [0:0] and_tmp_6_X1 ;
  assign and_tmp_6_C1 = { 1{ !_0227_ }} ;
  assign and_tmp_6_R1 = { 1{ !_0227_ }} & ( mux_68_nl_R | ( { 1{ _0227__T  }} & mux_68_nl_C ));
  assign and_tmp_6_X1 = { 1{ !_0227_ }} & mux_68_nl_X ;
  assign mux_67_nl = and_130_nl ? nand_9_nl : and_dcpl_16;
  logic [0:0] and_130_nl_C0 ;
  logic [0:0] and_130_nl_R0 ;
  logic [0:0] and_130_nl_X0 ;
  assign and_130_nl_C0 = | mux_67_nl_C ;
  assign and_130_nl_X0 = | mux_67_nl_X ;
  assign mux_67_nl_T = and_130_nl ? ( { 1{ and_130_nl_T  }} | nand_9_nl_T ) : ( { 1{ and_130_nl_T  }} | and_dcpl_16_T );
  assign mux_67_nl_S = and_130_nl ? nand_9_nl_S : and_dcpl_16_S ;
  assign and_130_nl_R0 = ( | (mux_67_nl_R | ( mux_67_nl_C & ( { 1{ and_130_nl }} & nand_9_nl_T | { 1{ !and_130_nl }} & and_dcpl_16_T )))) && nand_9_nl != and_dcpl_16 ;
  logic [0:0] nand_9_nl_C0 ;
  logic [0:0] nand_9_nl_R0 ;
  logic [0:0] nand_9_nl_X0 ;
  assign nand_9_nl_C0 = { 1{ and_130_nl }} ;
  assign nand_9_nl_R0 = { 1{ and_130_nl }} & ( mux_67_nl_R | ( { 1{ and_130_nl_T  }} & mux_67_nl_C ));
  assign nand_9_nl_X0 = { 1{ and_130_nl }} & mux_67_nl_X ;
  logic [0:0] and_dcpl_16_C0 ;
  logic [0:0] and_dcpl_16_R0 ;
  logic [0:0] and_dcpl_16_X0 ;
  assign and_dcpl_16_C0 = { 1{ !and_130_nl }} ;
  assign and_dcpl_16_R0 = { 1{ !and_130_nl }} & ( mux_67_nl_R | ( { 1{ and_130_nl_T  }} & mux_67_nl_C ));
  assign and_dcpl_16_X0 = { 1{ !and_130_nl }} & mux_67_nl_X ;
  assign mux_64_nl = or_91_nl ? or_94_nl : mux_63_nl;
  logic [0:0] or_91_nl_C1 ;
  logic [0:0] or_91_nl_R1 ;
  logic [0:0] or_91_nl_X1 ;
  assign or_91_nl_C1 = | mux_64_nl_C ;
  assign or_91_nl_X1 = | mux_64_nl_X ;
  assign mux_64_nl_T = or_91_nl ? ( { 1{ or_91_nl_T  }} | or_94_nl_T ) : ( { 1{ or_91_nl_T  }} | mux_63_nl_T );
  assign mux_64_nl_S = or_91_nl ? or_94_nl_S : mux_63_nl_S ;
  assign or_91_nl_R1 = ( | (mux_64_nl_R | ( mux_64_nl_C & ( { 1{ or_91_nl }} & or_94_nl_T | { 1{ !or_91_nl }} & mux_63_nl_T )))) && or_94_nl != mux_63_nl ;
  logic [0:0] or_94_nl_C0 ;
  logic [0:0] or_94_nl_R0 ;
  logic [0:0] or_94_nl_X0 ;
  assign or_94_nl_C0 = { 1{ or_91_nl }} ;
  assign or_94_nl_R0 = { 1{ or_91_nl }} & ( mux_64_nl_R | ( { 1{ or_91_nl_T  }} & mux_64_nl_C ));
  assign or_94_nl_X0 = { 1{ or_91_nl }} & mux_64_nl_X ;
  logic [0:0] mux_63_nl_C0 ;
  logic [0:0] mux_63_nl_R0 ;
  logic [0:0] mux_63_nl_X0 ;
  assign mux_63_nl_C0 = { 1{ !or_91_nl }} ;
  assign mux_63_nl_R0 = { 1{ !or_91_nl }} & ( mux_64_nl_R | ( { 1{ or_91_nl_T  }} & mux_64_nl_C ));
  assign mux_63_nl_X0 = { 1{ !or_91_nl }} & mux_64_nl_X ;
  assign mux_63_nl = chn_data_out_rsci_bawt ? or_tmp_94 : nor_52_nl;
  logic [0:0] chn_data_out_rsci_bawt_C16 ;
  logic [0:0] chn_data_out_rsci_bawt_R16 ;
  logic [0:0] chn_data_out_rsci_bawt_X16 ;
  assign chn_data_out_rsci_bawt_C16 = | mux_63_nl_C ;
  assign chn_data_out_rsci_bawt_X16 = | mux_63_nl_X ;
  assign mux_63_nl_T = chn_data_out_rsci_bawt ? ( { 1{ chn_data_out_rsci_bawt_T  }} | or_tmp_94_T ) : ( { 1{ chn_data_out_rsci_bawt_T  }} | nor_52_nl_T );
  assign mux_63_nl_S = chn_data_out_rsci_bawt ? or_tmp_94_S : nor_52_nl_S ;
  assign chn_data_out_rsci_bawt_R16 = ( | (mux_63_nl_R | ( mux_63_nl_C & ( { 1{ chn_data_out_rsci_bawt }} & or_tmp_94_T | { 1{ !chn_data_out_rsci_bawt }} & nor_52_nl_T )))) && or_tmp_94 != nor_52_nl ;
  logic [0:0] or_tmp_94_C1 ;
  logic [0:0] or_tmp_94_R1 ;
  logic [0:0] or_tmp_94_X1 ;
  assign or_tmp_94_C1 = { 1{ chn_data_out_rsci_bawt }} ;
  assign or_tmp_94_R1 = { 1{ chn_data_out_rsci_bawt }} & ( mux_63_nl_R | ( { 1{ chn_data_out_rsci_bawt_T  }} & mux_63_nl_C ));
  assign or_tmp_94_X1 = { 1{ chn_data_out_rsci_bawt }} & mux_63_nl_X ;
  logic [0:0] nor_52_nl_C0 ;
  logic [0:0] nor_52_nl_R0 ;
  logic [0:0] nor_52_nl_X0 ;
  assign nor_52_nl_C0 = { 1{ !chn_data_out_rsci_bawt }} ;
  assign nor_52_nl_R0 = { 1{ !chn_data_out_rsci_bawt }} & ( mux_63_nl_R | ( { 1{ chn_data_out_rsci_bawt_T  }} & mux_63_nl_C ));
  assign nor_52_nl_X0 = { 1{ !chn_data_out_rsci_bawt }} & mux_63_nl_X ;
  assign mux_62_nl = and_131_nl ? or_89_nl : mux_61_nl;
  logic [0:0] and_131_nl_C0 ;
  logic [0:0] and_131_nl_R0 ;
  logic [0:0] and_131_nl_X0 ;
  assign and_131_nl_C0 = | mux_62_nl_C ;
  assign and_131_nl_X0 = | mux_62_nl_X ;
  assign mux_62_nl_T = and_131_nl ? ( { 1{ and_131_nl_T  }} | or_89_nl_T ) : ( { 1{ and_131_nl_T  }} | mux_61_nl_T );
  assign mux_62_nl_S = and_131_nl ? or_89_nl_S : mux_61_nl_S ;
  assign and_131_nl_R0 = ( | (mux_62_nl_R | ( mux_62_nl_C & ( { 1{ and_131_nl }} & or_89_nl_T | { 1{ !and_131_nl }} & mux_61_nl_T )))) && or_89_nl != mux_61_nl ;
  logic [0:0] or_89_nl_C0 ;
  logic [0:0] or_89_nl_R0 ;
  logic [0:0] or_89_nl_X0 ;
  assign or_89_nl_C0 = { 1{ and_131_nl }} ;
  assign or_89_nl_R0 = { 1{ and_131_nl }} & ( mux_62_nl_R | ( { 1{ and_131_nl_T  }} & mux_62_nl_C ));
  assign or_89_nl_X0 = { 1{ and_131_nl }} & mux_62_nl_X ;
  logic [0:0] mux_61_nl_C0 ;
  logic [0:0] mux_61_nl_R0 ;
  logic [0:0] mux_61_nl_X0 ;
  assign mux_61_nl_C0 = { 1{ !and_131_nl }} ;
  assign mux_61_nl_R0 = { 1{ !and_131_nl }} & ( mux_62_nl_R | ( { 1{ and_131_nl_T  }} & mux_62_nl_C ));
  assign mux_61_nl_X0 = { 1{ !and_131_nl }} & mux_62_nl_X ;
  assign mux_61_nl = chn_data_out_rsci_bawt ? nor_tmp_29 : nor_53_nl;
  logic [0:0] chn_data_out_rsci_bawt_C17 ;
  logic [0:0] chn_data_out_rsci_bawt_R17 ;
  logic [0:0] chn_data_out_rsci_bawt_X17 ;
  assign chn_data_out_rsci_bawt_C17 = | mux_61_nl_C ;
  assign chn_data_out_rsci_bawt_X17 = | mux_61_nl_X ;
  assign mux_61_nl_T = chn_data_out_rsci_bawt ? ( { 1{ chn_data_out_rsci_bawt_T  }} | nor_tmp_29_T ) : ( { 1{ chn_data_out_rsci_bawt_T  }} | nor_53_nl_T );
  assign mux_61_nl_S = chn_data_out_rsci_bawt ? nor_tmp_29_S : nor_53_nl_S ;
  assign chn_data_out_rsci_bawt_R17 = ( | (mux_61_nl_R | ( mux_61_nl_C & ( { 1{ chn_data_out_rsci_bawt }} & nor_tmp_29_T | { 1{ !chn_data_out_rsci_bawt }} & nor_53_nl_T )))) && nor_tmp_29 != nor_53_nl ;
  logic [0:0] nor_tmp_29_C2 ;
  logic [0:0] nor_tmp_29_R2 ;
  logic [0:0] nor_tmp_29_X2 ;
  assign nor_tmp_29_C2 = { 1{ chn_data_out_rsci_bawt }} ;
  assign nor_tmp_29_R2 = { 1{ chn_data_out_rsci_bawt }} & ( mux_61_nl_R | ( { 1{ chn_data_out_rsci_bawt_T  }} & mux_61_nl_C ));
  assign nor_tmp_29_X2 = { 1{ chn_data_out_rsci_bawt }} & mux_61_nl_X ;
  logic [0:0] nor_53_nl_C0 ;
  logic [0:0] nor_53_nl_R0 ;
  logic [0:0] nor_53_nl_X0 ;
  assign nor_53_nl_C0 = { 1{ !chn_data_out_rsci_bawt }} ;
  assign nor_53_nl_R0 = { 1{ !chn_data_out_rsci_bawt }} & ( mux_61_nl_R | ( { 1{ chn_data_out_rsci_bawt_T  }} & mux_61_nl_C ));
  assign nor_53_nl_X0 = { 1{ !chn_data_out_rsci_bawt }} & mux_61_nl_X ;
  assign _0003_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 ? FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl : 10'b0000000000;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X1 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C1 = | _0003__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X1 = | _0003__X ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_C0 ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_R0 ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_C0 = { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_R0 = { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 }} & ( _0003__R | ( { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_T  }} & _0003__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X0 = { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 }} & _0003__X ;
  assign _0003__T = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 ? ( { 10{ | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_T ) : { 10{ | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_T  }};
  assign _0003__S = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 ? FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_S : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R1 = ( | (_0003__R | ( { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_T & _0003__C ))) && FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl != 10'b0000000000 ;
  assign _0002_ = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 ? 10'b0000000000 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X2 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C2 = | _0002__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X2 = | _0002__X ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_C0 ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_R0 ;
  logic [9:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_C0 = { 10{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 }};
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_R0 = { 10{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 }} & ( _0002__R | ( { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_T  }} & _0002__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_X0 = { 10{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 }} & _0002__X ;
  assign _0002__T = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 ? { 10{ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_T  }} : ( { 10{ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_T );
  assign _0002__S = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R2 = ( | (_0002__R | ( { 10{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_T & _0002__C ))) && 10'b0000000000 != FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 ? i_data_sva_2_14_0_1[9:0] : FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva[9:0];
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X2 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C2 = | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X2 = | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_T = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 ? ( { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T  }} | i_data_sva_2_14_0_1_T [9:0] ) : ( { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T  }} | FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_T [9:0] );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_S = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 ? i_data_sva_2_14_0_1_S : FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R2 = ( | (FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_R | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_C & ( { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} & i_data_sva_2_14_0_1_T [9:0] | { 10{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} & FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_T [9:0] )))) && i_data_sva_2_14_0_1[9:0] != FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva[9:0] ;
  assign { i_data_sva_2_14_0_1_R1 [10], i_data_sva_2_14_0_1_R1 [11], i_data_sva_2_14_0_1_R1 [12], i_data_sva_2_14_0_1_R1 [13] } = 0;
  assign { i_data_sva_2_14_0_1_X1 [10], i_data_sva_2_14_0_1_X1 [11], i_data_sva_2_14_0_1_X1 [12], i_data_sva_2_14_0_1_X1 [13] } = 0;
  assign { i_data_sva_2_14_0_1_C1 [10], i_data_sva_2_14_0_1_C1 [11], i_data_sva_2_14_0_1_C1 [12], i_data_sva_2_14_0_1_C1 [13] } = 0;
  logic [14:0] i_data_sva_2_14_0_1_C2 ;
  logic [14:0] i_data_sva_2_14_0_1_R2 ;
  logic [14:0] i_data_sva_2_14_0_1_X2 ;
  assign i_data_sva_2_14_0_1_C2 [9:0] = { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} ;
  assign i_data_sva_2_14_0_1_R2 [9:0] = { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} & ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_R | ( { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T  }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_C ));
  assign i_data_sva_2_14_0_1_X2 [9:0] = { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_X ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X0 ;
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C0 [9:0] = { 10{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} ;
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R0 [9:0] = { 10{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} & ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_R | ( { 10{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T  }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_C ));
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X0 [9:0] = { 10{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_X ;
  assign mux_60_nl = main_stage_v_3 ? mux_59_nl : mux_tmp_50;
  logic [0:0] main_stage_v_3_C6 ;
  logic [0:0] main_stage_v_3_R6 ;
  logic [0:0] main_stage_v_3_X6 ;
  assign main_stage_v_3_C6 = | mux_60_nl_C ;
  assign main_stage_v_3_X6 = | mux_60_nl_X ;
  assign mux_60_nl_T = main_stage_v_3 ? ( { 1{ main_stage_v_3_T  }} | mux_59_nl_T ) : ( { 1{ main_stage_v_3_T  }} | mux_tmp_50_T );
  assign mux_60_nl_S = main_stage_v_3 ? mux_59_nl_S : mux_tmp_50_S ;
  assign main_stage_v_3_R6 = ( | (mux_60_nl_R | ( mux_60_nl_C & ( { 1{ main_stage_v_3 }} & mux_59_nl_T | { 1{ !main_stage_v_3 }} & mux_tmp_50_T )))) && mux_59_nl != mux_tmp_50 ;
  logic [0:0] mux_59_nl_C0 ;
  logic [0:0] mux_59_nl_R0 ;
  logic [0:0] mux_59_nl_X0 ;
  assign mux_59_nl_C0 = { 1{ main_stage_v_3 }} ;
  assign mux_59_nl_R0 = { 1{ main_stage_v_3 }} & ( mux_60_nl_R | ( { 1{ main_stage_v_3_T  }} & mux_60_nl_C ));
  assign mux_59_nl_X0 = { 1{ main_stage_v_3 }} & mux_60_nl_X ;
  logic [0:0] mux_tmp_50_C0 ;
  logic [0:0] mux_tmp_50_R0 ;
  logic [0:0] mux_tmp_50_X0 ;
  assign mux_tmp_50_C0 = { 1{ !main_stage_v_3 }} ;
  assign mux_tmp_50_R0 = { 1{ !main_stage_v_3 }} & ( mux_60_nl_R | ( { 1{ main_stage_v_3_T  }} & mux_60_nl_C ));
  assign mux_tmp_50_X0 = { 1{ !main_stage_v_3 }} & mux_60_nl_X ;
  assign mux_59_nl = or_85_nl ? or_87_nl : mux_tmp_50;
  logic [0:0] or_85_nl_C0 ;
  logic [0:0] or_85_nl_R0 ;
  logic [0:0] or_85_nl_X0 ;
  assign or_85_nl_C0 = | mux_59_nl_C ;
  assign or_85_nl_X0 = | mux_59_nl_X ;
  assign mux_59_nl_T = or_85_nl ? ( { 1{ or_85_nl_T  }} | or_87_nl_T ) : ( { 1{ or_85_nl_T  }} | mux_tmp_50_T );
  assign mux_59_nl_S = or_85_nl ? or_87_nl_S : mux_tmp_50_S ;
  assign or_85_nl_R0 = ( | (mux_59_nl_R | ( mux_59_nl_C & ( { 1{ or_85_nl }} & or_87_nl_T | { 1{ !or_85_nl }} & mux_tmp_50_T )))) && or_87_nl != mux_tmp_50 ;
  logic [0:0] or_87_nl_C0 ;
  logic [0:0] or_87_nl_R0 ;
  logic [0:0] or_87_nl_X0 ;
  assign or_87_nl_C0 = { 1{ or_85_nl }} ;
  assign or_87_nl_R0 = { 1{ or_85_nl }} & ( mux_59_nl_R | ( { 1{ or_85_nl_T  }} & mux_59_nl_C ));
  assign or_87_nl_X0 = { 1{ or_85_nl }} & mux_59_nl_X ;
  logic [0:0] mux_tmp_50_C1 ;
  logic [0:0] mux_tmp_50_R1 ;
  logic [0:0] mux_tmp_50_X1 ;
  assign mux_tmp_50_C1 = { 1{ !or_85_nl }} ;
  assign mux_tmp_50_R1 = { 1{ !or_85_nl }} & ( mux_59_nl_R | ( { 1{ or_85_nl_T  }} & mux_59_nl_C ));
  assign mux_tmp_50_X1 = { 1{ !or_85_nl }} & mux_59_nl_X ;
  assign mux_56_nl = or_80_nl ? nor_55_nl : nand_12_nl;
  logic [0:0] or_80_nl_C0 ;
  logic [0:0] or_80_nl_R0 ;
  logic [0:0] or_80_nl_X0 ;
  assign or_80_nl_C0 = | mux_56_nl_C ;
  assign or_80_nl_X0 = | mux_56_nl_X ;
  assign mux_56_nl_T = or_80_nl ? ( { 1{ or_80_nl_T  }} | nor_55_nl_T ) : ( { 1{ or_80_nl_T  }} | nand_12_nl_T );
  assign mux_56_nl_S = or_80_nl ? nor_55_nl_S : nand_12_nl_S ;
  assign or_80_nl_R0 = ( | (mux_56_nl_R | ( mux_56_nl_C & ( { 1{ or_80_nl }} & nor_55_nl_T | { 1{ !or_80_nl }} & nand_12_nl_T )))) && nor_55_nl != nand_12_nl ;
  logic [0:0] nor_55_nl_C0 ;
  logic [0:0] nor_55_nl_R0 ;
  logic [0:0] nor_55_nl_X0 ;
  assign nor_55_nl_C0 = { 1{ or_80_nl }} ;
  assign nor_55_nl_R0 = { 1{ or_80_nl }} & ( mux_56_nl_R | ( { 1{ or_80_nl_T  }} & mux_56_nl_C ));
  assign nor_55_nl_X0 = { 1{ or_80_nl }} & mux_56_nl_X ;
  logic [0:0] nand_12_nl_C0 ;
  logic [0:0] nand_12_nl_R0 ;
  logic [0:0] nand_12_nl_X0 ;
  assign nand_12_nl_C0 = { 1{ !or_80_nl }} ;
  assign nand_12_nl_R0 = { 1{ !or_80_nl }} & ( mux_56_nl_R | ( { 1{ or_80_nl_T  }} & mux_56_nl_C ));
  assign nand_12_nl_X0 = { 1{ !or_80_nl }} & mux_56_nl_X ;
  assign mux_88_nl = or_202_nl ? or_tmp_164 : mux_87_nl;
  logic [0:0] or_202_nl_C0 ;
  logic [0:0] or_202_nl_R0 ;
  logic [0:0] or_202_nl_X0 ;
  assign or_202_nl_C0 = | mux_88_nl_C ;
  assign or_202_nl_X0 = | mux_88_nl_X ;
  assign mux_88_nl_T = or_202_nl ? ( { 1{ or_202_nl_T  }} | or_tmp_164_T ) : ( { 1{ or_202_nl_T  }} | mux_87_nl_T );
  assign mux_88_nl_S = or_202_nl ? or_tmp_164_S : mux_87_nl_S ;
  assign or_202_nl_R0 = ( | (mux_88_nl_R | ( mux_88_nl_C & ( { 1{ or_202_nl }} & or_tmp_164_T | { 1{ !or_202_nl }} & mux_87_nl_T )))) && or_tmp_164 != mux_87_nl ;
  logic [0:0] or_tmp_164_C0 ;
  logic [0:0] or_tmp_164_R0 ;
  logic [0:0] or_tmp_164_X0 ;
  assign or_tmp_164_C0 = { 1{ or_202_nl }} ;
  assign or_tmp_164_R0 = { 1{ or_202_nl }} & ( mux_88_nl_R | ( { 1{ or_202_nl_T  }} & mux_88_nl_C ));
  assign or_tmp_164_X0 = { 1{ or_202_nl }} & mux_88_nl_X ;
  logic [0:0] mux_87_nl_C0 ;
  logic [0:0] mux_87_nl_R0 ;
  logic [0:0] mux_87_nl_X0 ;
  assign mux_87_nl_C0 = { 1{ !or_202_nl }} ;
  assign mux_87_nl_R0 = { 1{ !or_202_nl }} & ( mux_88_nl_R | ( { 1{ or_202_nl_T  }} & mux_88_nl_C ));
  assign mux_87_nl_X0 = { 1{ !or_202_nl }} & mux_88_nl_X ;
  assign mux_87_nl = or_28_cse ? nor_93_nl : or_tmp_164;
  logic [0:0] or_28_cse_C5 ;
  logic [0:0] or_28_cse_R5 ;
  logic [0:0] or_28_cse_X5 ;
  assign or_28_cse_C5 = | mux_87_nl_C ;
  assign or_28_cse_X5 = | mux_87_nl_X ;
  assign mux_87_nl_T = or_28_cse ? ( { 1{ or_28_cse_T  }} | nor_93_nl_T ) : ( { 1{ or_28_cse_T  }} | or_tmp_164_T );
  assign mux_87_nl_S = or_28_cse ? nor_93_nl_S : or_tmp_164_S ;
  assign or_28_cse_R5 = ( | (mux_87_nl_R | ( mux_87_nl_C & ( { 1{ or_28_cse }} & nor_93_nl_T | { 1{ !or_28_cse }} & or_tmp_164_T )))) && nor_93_nl != or_tmp_164 ;
  logic [0:0] nor_93_nl_C0 ;
  logic [0:0] nor_93_nl_R0 ;
  logic [0:0] nor_93_nl_X0 ;
  assign nor_93_nl_C0 = { 1{ or_28_cse }} ;
  assign nor_93_nl_R0 = { 1{ or_28_cse }} & ( mux_87_nl_R | ( { 1{ or_28_cse_T  }} & mux_87_nl_C ));
  assign nor_93_nl_X0 = { 1{ or_28_cse }} & mux_87_nl_X ;
  logic [0:0] or_tmp_164_C1 ;
  logic [0:0] or_tmp_164_R1 ;
  logic [0:0] or_tmp_164_X1 ;
  assign or_tmp_164_C1 = { 1{ !or_28_cse }} ;
  assign or_tmp_164_R1 = { 1{ !or_28_cse }} & ( mux_87_nl_R | ( { 1{ or_28_cse_T  }} & mux_87_nl_C ));
  assign or_tmp_164_X1 = { 1{ !or_28_cse }} & mux_87_nl_X ;
  assign mux_48_nl = main_stage_v_2 ? mux_43_nl : mux_47_nl;
  logic [0:0] main_stage_v_2_C15 ;
  logic [0:0] main_stage_v_2_R15 ;
  logic [0:0] main_stage_v_2_X15 ;
  assign main_stage_v_2_C15 = | mux_48_nl_C ;
  assign main_stage_v_2_X15 = | mux_48_nl_X ;
  assign mux_48_nl_T = main_stage_v_2 ? ( { 1{ main_stage_v_2_T  }} | mux_43_nl_T ) : ( { 1{ main_stage_v_2_T  }} | mux_47_nl_T );
  assign mux_48_nl_S = main_stage_v_2 ? mux_43_nl_S : mux_47_nl_S ;
  assign main_stage_v_2_R15 = ( | (mux_48_nl_R | ( mux_48_nl_C & ( { 1{ main_stage_v_2 }} & mux_43_nl_T | { 1{ !main_stage_v_2 }} & mux_47_nl_T )))) && mux_43_nl != mux_47_nl ;
  logic [0:0] mux_43_nl_C0 ;
  logic [0:0] mux_43_nl_R0 ;
  logic [0:0] mux_43_nl_X0 ;
  assign mux_43_nl_C0 = { 1{ main_stage_v_2 }} ;
  assign mux_43_nl_R0 = { 1{ main_stage_v_2 }} & ( mux_48_nl_R | ( { 1{ main_stage_v_2_T  }} & mux_48_nl_C ));
  assign mux_43_nl_X0 = { 1{ main_stage_v_2 }} & mux_48_nl_X ;
  logic [0:0] mux_47_nl_C0 ;
  logic [0:0] mux_47_nl_R0 ;
  logic [0:0] mux_47_nl_X0 ;
  assign mux_47_nl_C0 = { 1{ !main_stage_v_2 }} ;
  assign mux_47_nl_R0 = { 1{ !main_stage_v_2 }} & ( mux_48_nl_R | ( { 1{ main_stage_v_2_T  }} & mux_48_nl_C ));
  assign mux_47_nl_X0 = { 1{ !main_stage_v_2 }} & mux_48_nl_X ;
  assign mux_47_nl = main_stage_v_1 ? mux_44_nl : mux_46_nl;
  logic [0:0] main_stage_v_1_C11 ;
  logic [0:0] main_stage_v_1_R11 ;
  logic [0:0] main_stage_v_1_X11 ;
  assign main_stage_v_1_C11 = | mux_47_nl_C ;
  assign main_stage_v_1_X11 = | mux_47_nl_X ;
  assign mux_47_nl_T = main_stage_v_1 ? ( { 1{ main_stage_v_1_T  }} | mux_44_nl_T ) : ( { 1{ main_stage_v_1_T  }} | mux_46_nl_T );
  assign mux_47_nl_S = main_stage_v_1 ? mux_44_nl_S : mux_46_nl_S ;
  assign main_stage_v_1_R11 = ( | (mux_47_nl_R | ( mux_47_nl_C & ( { 1{ main_stage_v_1 }} & mux_44_nl_T | { 1{ !main_stage_v_1 }} & mux_46_nl_T )))) && mux_44_nl != mux_46_nl ;
  logic [0:0] mux_44_nl_C0 ;
  logic [0:0] mux_44_nl_R0 ;
  logic [0:0] mux_44_nl_X0 ;
  assign mux_44_nl_C0 = { 1{ main_stage_v_1 }} ;
  assign mux_44_nl_R0 = { 1{ main_stage_v_1 }} & ( mux_47_nl_R | ( { 1{ main_stage_v_1_T  }} & mux_47_nl_C ));
  assign mux_44_nl_X0 = { 1{ main_stage_v_1 }} & mux_47_nl_X ;
  logic [0:0] mux_46_nl_C0 ;
  logic [0:0] mux_46_nl_R0 ;
  logic [0:0] mux_46_nl_X0 ;
  assign mux_46_nl_C0 = { 1{ !main_stage_v_1 }} ;
  assign mux_46_nl_R0 = { 1{ !main_stage_v_1 }} & ( mux_47_nl_R | ( { 1{ main_stage_v_1_T  }} & mux_47_nl_C ));
  assign mux_46_nl_X0 = { 1{ !main_stage_v_1 }} & mux_47_nl_X ;
  assign mux_46_nl = or_64_cse ? or_tmp_59 : mux_45_nl;
  logic [0:0] or_64_cse_C1 ;
  logic [0:0] or_64_cse_R1 ;
  logic [0:0] or_64_cse_X1 ;
  assign or_64_cse_C1 = | mux_46_nl_C ;
  assign or_64_cse_X1 = | mux_46_nl_X ;
  assign mux_46_nl_T = or_64_cse ? ( { 1{ or_64_cse_T  }} | or_tmp_59_T ) : ( { 1{ or_64_cse_T  }} | mux_45_nl_T );
  assign mux_46_nl_S = or_64_cse ? or_tmp_59_S : mux_45_nl_S ;
  assign or_64_cse_R1 = ( | (mux_46_nl_R | ( mux_46_nl_C & ( { 1{ or_64_cse }} & or_tmp_59_T | { 1{ !or_64_cse }} & mux_45_nl_T )))) && or_tmp_59 != mux_45_nl ;
  logic [0:0] or_tmp_59_C0 ;
  logic [0:0] or_tmp_59_R0 ;
  logic [0:0] or_tmp_59_X0 ;
  assign or_tmp_59_C0 = { 1{ or_64_cse }} ;
  assign or_tmp_59_R0 = { 1{ or_64_cse }} & ( mux_46_nl_R | ( { 1{ or_64_cse_T  }} & mux_46_nl_C ));
  assign or_tmp_59_X0 = { 1{ or_64_cse }} & mux_46_nl_X ;
  logic [0:0] mux_45_nl_C0 ;
  logic [0:0] mux_45_nl_R0 ;
  logic [0:0] mux_45_nl_X0 ;
  assign mux_45_nl_C0 = { 1{ !or_64_cse }} ;
  assign mux_45_nl_R0 = { 1{ !or_64_cse }} & ( mux_46_nl_R | ( { 1{ or_64_cse_T  }} & mux_46_nl_C ));
  assign mux_45_nl_X0 = { 1{ !or_64_cse }} & mux_46_nl_X ;
  assign mux_45_nl = chn_data_in_rsci_bawt ? nor_63_nl : or_tmp_59;
  logic [0:0] chn_data_in_rsci_bawt_C5 ;
  logic [0:0] chn_data_in_rsci_bawt_R5 ;
  logic [0:0] chn_data_in_rsci_bawt_X5 ;
  assign chn_data_in_rsci_bawt_C5 = | mux_45_nl_C ;
  assign chn_data_in_rsci_bawt_X5 = | mux_45_nl_X ;
  assign mux_45_nl_T = chn_data_in_rsci_bawt ? ( { 1{ chn_data_in_rsci_bawt_T  }} | nor_63_nl_T ) : ( { 1{ chn_data_in_rsci_bawt_T  }} | or_tmp_59_T );
  assign mux_45_nl_S = chn_data_in_rsci_bawt ? nor_63_nl_S : or_tmp_59_S ;
  assign chn_data_in_rsci_bawt_R5 = ( | (mux_45_nl_R | ( mux_45_nl_C & ( { 1{ chn_data_in_rsci_bawt }} & nor_63_nl_T | { 1{ !chn_data_in_rsci_bawt }} & or_tmp_59_T )))) && nor_63_nl != or_tmp_59 ;
  logic [0:0] nor_63_nl_C0 ;
  logic [0:0] nor_63_nl_R0 ;
  logic [0:0] nor_63_nl_X0 ;
  assign nor_63_nl_C0 = { 1{ chn_data_in_rsci_bawt }} ;
  assign nor_63_nl_R0 = { 1{ chn_data_in_rsci_bawt }} & ( mux_45_nl_R | ( { 1{ chn_data_in_rsci_bawt_T  }} & mux_45_nl_C ));
  assign nor_63_nl_X0 = { 1{ chn_data_in_rsci_bawt }} & mux_45_nl_X ;
  logic [0:0] or_tmp_59_C1 ;
  logic [0:0] or_tmp_59_R1 ;
  logic [0:0] or_tmp_59_X1 ;
  assign or_tmp_59_C1 = { 1{ !chn_data_in_rsci_bawt }} ;
  assign or_tmp_59_R1 = { 1{ !chn_data_in_rsci_bawt }} & ( mux_45_nl_R | ( { 1{ chn_data_in_rsci_bawt_T  }} & mux_45_nl_C ));
  assign or_tmp_59_X1 = { 1{ !chn_data_in_rsci_bawt }} & mux_45_nl_X ;
  assign mux_44_nl = or_27_cse ? or_tmp_59 : not_tmp_42;
  logic [0:0] or_27_cse_C2 ;
  logic [0:0] or_27_cse_R2 ;
  logic [0:0] or_27_cse_X2 ;
  assign or_27_cse_C2 = | mux_44_nl_C ;
  assign or_27_cse_X2 = | mux_44_nl_X ;
  assign mux_44_nl_T = or_27_cse ? ( { 1{ or_27_cse_T  }} | or_tmp_59_T ) : ( { 1{ or_27_cse_T  }} | not_tmp_42_T );
  assign mux_44_nl_S = or_27_cse ? or_tmp_59_S : not_tmp_42_S ;
  assign or_27_cse_R2 = ( | (mux_44_nl_R | ( mux_44_nl_C & ( { 1{ or_27_cse }} & or_tmp_59_T | { 1{ !or_27_cse }} & not_tmp_42_T )))) && or_tmp_59 != not_tmp_42 ;
  logic [0:0] or_tmp_59_C2 ;
  logic [0:0] or_tmp_59_R2 ;
  logic [0:0] or_tmp_59_X2 ;
  assign or_tmp_59_C2 = { 1{ or_27_cse }} ;
  assign or_tmp_59_R2 = { 1{ or_27_cse }} & ( mux_44_nl_R | ( { 1{ or_27_cse_T  }} & mux_44_nl_C ));
  assign or_tmp_59_X2 = { 1{ or_27_cse }} & mux_44_nl_X ;
  logic [0:0] not_tmp_42_C0 ;
  logic [0:0] not_tmp_42_R0 ;
  logic [0:0] not_tmp_42_X0 ;
  assign not_tmp_42_C0 = { 1{ !or_27_cse }} ;
  assign not_tmp_42_R0 = { 1{ !or_27_cse }} & ( mux_44_nl_R | ( { 1{ or_27_cse_T  }} & mux_44_nl_C ));
  assign not_tmp_42_X0 = { 1{ !or_27_cse }} & mux_44_nl_X ;
  assign mux_43_nl = or_28_cse ? or_tmp_59 : not_tmp_42;
  logic [0:0] or_28_cse_C6 ;
  logic [0:0] or_28_cse_R6 ;
  logic [0:0] or_28_cse_X6 ;
  assign or_28_cse_C6 = | mux_43_nl_C ;
  assign or_28_cse_X6 = | mux_43_nl_X ;
  assign mux_43_nl_T = or_28_cse ? ( { 1{ or_28_cse_T  }} | or_tmp_59_T ) : ( { 1{ or_28_cse_T  }} | not_tmp_42_T );
  assign mux_43_nl_S = or_28_cse ? or_tmp_59_S : not_tmp_42_S ;
  assign or_28_cse_R6 = ( | (mux_43_nl_R | ( mux_43_nl_C & ( { 1{ or_28_cse }} & or_tmp_59_T | { 1{ !or_28_cse }} & not_tmp_42_T )))) && or_tmp_59 != not_tmp_42 ;
  logic [0:0] or_tmp_59_C3 ;
  logic [0:0] or_tmp_59_R3 ;
  logic [0:0] or_tmp_59_X3 ;
  assign or_tmp_59_C3 = { 1{ or_28_cse }} ;
  assign or_tmp_59_R3 = { 1{ or_28_cse }} & ( mux_43_nl_R | ( { 1{ or_28_cse_T  }} & mux_43_nl_C ));
  assign or_tmp_59_X3 = { 1{ or_28_cse }} & mux_43_nl_X ;
  logic [0:0] not_tmp_42_C1 ;
  logic [0:0] not_tmp_42_R1 ;
  logic [0:0] not_tmp_42_X1 ;
  assign not_tmp_42_C1 = { 1{ !or_28_cse }} ;
  assign not_tmp_42_R1 = { 1{ !or_28_cse }} & ( mux_43_nl_R | ( { 1{ or_28_cse_T  }} & mux_43_nl_C ));
  assign not_tmp_42_X1 = { 1{ !or_28_cse }} & mux_43_nl_X ;
  assign mux_42_nl = or_2_cse ? nor_67_nl : nor_69_nl;
  logic [0:0] or_2_cse_C32 ;
  logic [0:0] or_2_cse_R32 ;
  logic [0:0] or_2_cse_X32 ;
  assign or_2_cse_C32 = | mux_42_nl_C ;
  assign or_2_cse_X32 = | mux_42_nl_X ;
  assign mux_42_nl_T = or_2_cse ? ( { 1{ or_2_cse_T  }} | nor_67_nl_T ) : ( { 1{ or_2_cse_T  }} | nor_69_nl_T );
  assign mux_42_nl_S = or_2_cse ? nor_67_nl_S : nor_69_nl_S ;
  assign or_2_cse_R32 = ( | (mux_42_nl_R | ( mux_42_nl_C & ( { 1{ or_2_cse }} & nor_67_nl_T | { 1{ !or_2_cse }} & nor_69_nl_T )))) && nor_67_nl != nor_69_nl ;
  logic [0:0] nor_67_nl_C0 ;
  logic [0:0] nor_67_nl_R0 ;
  logic [0:0] nor_67_nl_X0 ;
  assign nor_67_nl_C0 = { 1{ or_2_cse }} ;
  assign nor_67_nl_R0 = { 1{ or_2_cse }} & ( mux_42_nl_R | ( { 1{ or_2_cse_T  }} & mux_42_nl_C ));
  assign nor_67_nl_X0 = { 1{ or_2_cse }} & mux_42_nl_X ;
  logic [0:0] nor_69_nl_C0 ;
  logic [0:0] nor_69_nl_R0 ;
  logic [0:0] nor_69_nl_X0 ;
  assign nor_69_nl_C0 = { 1{ !or_2_cse }} ;
  assign nor_69_nl_R0 = { 1{ !or_2_cse }} & ( mux_42_nl_R | ( { 1{ or_2_cse_T  }} & mux_42_nl_C ));
  assign nor_69_nl_X0 = { 1{ !or_2_cse }} & mux_42_nl_X ;
  assign mux_41_nl = or_2_cse ? mux_40_nl : and_139_nl;
  logic [0:0] or_2_cse_C33 ;
  logic [0:0] or_2_cse_R33 ;
  logic [0:0] or_2_cse_X33 ;
  assign or_2_cse_C33 = | mux_41_nl_C ;
  assign or_2_cse_X33 = | mux_41_nl_X ;
  assign mux_41_nl_T = or_2_cse ? ( { 1{ or_2_cse_T  }} | mux_40_nl_T ) : ( { 1{ or_2_cse_T  }} | and_139_nl_T );
  assign mux_41_nl_S = or_2_cse ? mux_40_nl_S : and_139_nl_S ;
  assign or_2_cse_R33 = ( | (mux_41_nl_R | ( mux_41_nl_C & ( { 1{ or_2_cse }} & mux_40_nl_T | { 1{ !or_2_cse }} & and_139_nl_T )))) && mux_40_nl != and_139_nl ;
  logic [0:0] mux_40_nl_C0 ;
  logic [0:0] mux_40_nl_R0 ;
  logic [0:0] mux_40_nl_X0 ;
  assign mux_40_nl_C0 = { 1{ or_2_cse }} ;
  assign mux_40_nl_R0 = { 1{ or_2_cse }} & ( mux_41_nl_R | ( { 1{ or_2_cse_T  }} & mux_41_nl_C ));
  assign mux_40_nl_X0 = { 1{ or_2_cse }} & mux_41_nl_X ;
  logic [0:0] and_139_nl_C0 ;
  logic [0:0] and_139_nl_R0 ;
  logic [0:0] and_139_nl_X0 ;
  assign and_139_nl_C0 = { 1{ !or_2_cse }} ;
  assign and_139_nl_R0 = { 1{ !or_2_cse }} & ( mux_41_nl_R | ( { 1{ or_2_cse_T  }} & mux_41_nl_C ));
  assign and_139_nl_X0 = { 1{ !or_2_cse }} & mux_41_nl_X ;
  assign mux_40_nl = nor_tmp_42 ? main_stage_v_2 : nor_70_nl;
  logic [0:0] nor_tmp_42_C13 ;
  logic [0:0] nor_tmp_42_R13 ;
  logic [0:0] nor_tmp_42_X13 ;
  assign nor_tmp_42_C13 = | mux_40_nl_C ;
  assign nor_tmp_42_X13 = | mux_40_nl_X ;
  assign mux_40_nl_T = nor_tmp_42 ? ( { 1{ nor_tmp_42_T  }} | main_stage_v_2_T ) : ( { 1{ nor_tmp_42_T  }} | nor_70_nl_T );
  assign mux_40_nl_S = nor_tmp_42 ? main_stage_v_2_S : nor_70_nl_S ;
  assign nor_tmp_42_R13 = ( | (mux_40_nl_R | ( mux_40_nl_C & ( { 1{ nor_tmp_42 }} & main_stage_v_2_T | { 1{ !nor_tmp_42 }} & nor_70_nl_T )))) && main_stage_v_2 != nor_70_nl ;
  logic [0:0] main_stage_v_2_C16 ;
  logic [0:0] main_stage_v_2_R16 ;
  logic [0:0] main_stage_v_2_X16 ;
  assign main_stage_v_2_C16 = { 1{ nor_tmp_42 }} ;
  assign main_stage_v_2_R16 = { 1{ nor_tmp_42 }} & ( mux_40_nl_R | ( { 1{ nor_tmp_42_T  }} & mux_40_nl_C ));
  assign main_stage_v_2_X16 = { 1{ nor_tmp_42 }} & mux_40_nl_X ;
  logic [0:0] nor_70_nl_C0 ;
  logic [0:0] nor_70_nl_R0 ;
  logic [0:0] nor_70_nl_X0 ;
  assign nor_70_nl_C0 = { 1{ !nor_tmp_42 }} ;
  assign nor_70_nl_R0 = { 1{ !nor_tmp_42 }} & ( mux_40_nl_R | ( { 1{ nor_tmp_42_T  }} & mux_40_nl_C ));
  assign nor_70_nl_X0 = { 1{ !nor_tmp_42 }} & mux_40_nl_X ;
  assign mux_85_nl = io_read_cfg_precision_rsc_svs_st_4[0] ? IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp : _0001_;
  assign { io_read_cfg_precision_rsc_svs_st_4_R12 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X12 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C12 [1:1] } = 0;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C13 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R13 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X13 ;
  assign io_read_cfg_precision_rsc_svs_st_4_C13 [0] = | mux_85_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X13 [0] = | mux_85_nl_X ;
  assign mux_85_nl_T = io_read_cfg_precision_rsc_svs_st_4[0] ? ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} | IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_T ) : ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} | _0001__T );
  assign mux_85_nl_S = io_read_cfg_precision_rsc_svs_st_4[0] ? IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_S : _0001__S ;
  assign io_read_cfg_precision_rsc_svs_st_4_R13 [0] = ( | (mux_85_nl_R | ( mux_85_nl_C & ( { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_T | { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & _0001__T )))) && IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp != _0001_ ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X1 ;
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C1 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} ;
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R1 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & ( mux_85_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} & mux_85_nl_C ));
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X1 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & mux_85_nl_X ;
  logic [0:0] _0001__C1 ;
  logic [0:0] _0001__R1 ;
  logic [0:0] _0001__X1 ;
  assign _0001__C1 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} ;
  assign _0001__R1 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & ( mux_85_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} & mux_85_nl_C ));
  assign _0001__X1 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & mux_85_nl_X ;
  assign mux_24_nl = main_stage_v_1 ? mux_23_nl : not_tmp_25;
  logic [0:0] main_stage_v_1_C12 ;
  logic [0:0] main_stage_v_1_R12 ;
  logic [0:0] main_stage_v_1_X12 ;
  assign main_stage_v_1_C12 = | mux_24_nl_C ;
  assign main_stage_v_1_X12 = | mux_24_nl_X ;
  assign mux_24_nl_T = main_stage_v_1 ? ( { 1{ main_stage_v_1_T  }} | mux_23_nl_T ) : ( { 1{ main_stage_v_1_T  }} | not_tmp_25_T );
  assign mux_24_nl_S = main_stage_v_1 ? mux_23_nl_S : not_tmp_25_S ;
  assign main_stage_v_1_R12 = ( | (mux_24_nl_R | ( mux_24_nl_C & ( { 1{ main_stage_v_1 }} & mux_23_nl_T | { 1{ !main_stage_v_1 }} & not_tmp_25_T )))) && mux_23_nl != not_tmp_25 ;
  logic [0:0] mux_23_nl_C0 ;
  logic [0:0] mux_23_nl_R0 ;
  logic [0:0] mux_23_nl_X0 ;
  assign mux_23_nl_C0 = { 1{ main_stage_v_1 }} ;
  assign mux_23_nl_R0 = { 1{ main_stage_v_1 }} & ( mux_24_nl_R | ( { 1{ main_stage_v_1_T  }} & mux_24_nl_C ));
  assign mux_23_nl_X0 = { 1{ main_stage_v_1 }} & mux_24_nl_X ;
  logic [0:0] not_tmp_25_C0 ;
  logic [0:0] not_tmp_25_R0 ;
  logic [0:0] not_tmp_25_X0 ;
  assign not_tmp_25_C0 = { 1{ !main_stage_v_1 }} ;
  assign not_tmp_25_R0 = { 1{ !main_stage_v_1 }} & ( mux_24_nl_R | ( { 1{ main_stage_v_1_T  }} & mux_24_nl_C ));
  assign not_tmp_25_X0 = { 1{ !main_stage_v_1 }} & mux_24_nl_X ;
  assign mux_23_nl = or_27_cse ? mux_22_nl : not_tmp_25;
  logic [0:0] or_27_cse_C3 ;
  logic [0:0] or_27_cse_R3 ;
  logic [0:0] or_27_cse_X3 ;
  assign or_27_cse_C3 = | mux_23_nl_C ;
  assign or_27_cse_X3 = | mux_23_nl_X ;
  assign mux_23_nl_T = or_27_cse ? ( { 1{ or_27_cse_T  }} | mux_22_nl_T ) : ( { 1{ or_27_cse_T  }} | not_tmp_25_T );
  assign mux_23_nl_S = or_27_cse ? mux_22_nl_S : not_tmp_25_S ;
  assign or_27_cse_R3 = ( | (mux_23_nl_R | ( mux_23_nl_C & ( { 1{ or_27_cse }} & mux_22_nl_T | { 1{ !or_27_cse }} & not_tmp_25_T )))) && mux_22_nl != not_tmp_25 ;
  logic [0:0] mux_22_nl_C0 ;
  logic [0:0] mux_22_nl_R0 ;
  logic [0:0] mux_22_nl_X0 ;
  assign mux_22_nl_C0 = { 1{ or_27_cse }} ;
  assign mux_22_nl_R0 = { 1{ or_27_cse }} & ( mux_23_nl_R | ( { 1{ or_27_cse_T  }} & mux_23_nl_C ));
  assign mux_22_nl_X0 = { 1{ or_27_cse }} & mux_23_nl_X ;
  logic [0:0] not_tmp_25_C1 ;
  logic [0:0] not_tmp_25_R1 ;
  logic [0:0] not_tmp_25_X1 ;
  assign not_tmp_25_C1 = { 1{ !or_27_cse }} ;
  assign not_tmp_25_R1 = { 1{ !or_27_cse }} & ( mux_23_nl_R | ( { 1{ or_27_cse_T  }} & mux_23_nl_C ));
  assign not_tmp_25_X1 = { 1{ !or_27_cse }} & mux_23_nl_X ;
  assign mux_22_nl = or_28_cse ? or_tmp_28 : or_2_cse;
  logic [0:0] or_28_cse_C7 ;
  logic [0:0] or_28_cse_R7 ;
  logic [0:0] or_28_cse_X7 ;
  assign or_28_cse_C7 = | mux_22_nl_C ;
  assign or_28_cse_X7 = | mux_22_nl_X ;
  assign mux_22_nl_T = or_28_cse ? ( { 1{ or_28_cse_T  }} | or_tmp_28_T ) : ( { 1{ or_28_cse_T  }} | or_2_cse_T );
  assign mux_22_nl_S = or_28_cse ? or_tmp_28_S : or_2_cse_S ;
  assign or_28_cse_R7 = ( | (mux_22_nl_R | ( mux_22_nl_C & ( { 1{ or_28_cse }} & or_tmp_28_T | { 1{ !or_28_cse }} & or_2_cse_T )))) && or_tmp_28 != or_2_cse ;
  logic [0:0] or_tmp_28_C0 ;
  logic [0:0] or_tmp_28_R0 ;
  logic [0:0] or_tmp_28_X0 ;
  assign or_tmp_28_C0 = { 1{ or_28_cse }} ;
  assign or_tmp_28_R0 = { 1{ or_28_cse }} & ( mux_22_nl_R | ( { 1{ or_28_cse_T  }} & mux_22_nl_C ));
  assign or_tmp_28_X0 = { 1{ or_28_cse }} & mux_22_nl_X ;
  logic [0:0] or_2_cse_C34 ;
  logic [0:0] or_2_cse_R34 ;
  logic [0:0] or_2_cse_X34 ;
  assign or_2_cse_C34 = { 1{ !or_28_cse }} ;
  assign or_2_cse_R34 = { 1{ !or_28_cse }} & ( mux_22_nl_R | ( { 1{ or_28_cse_T  }} & mux_22_nl_C ));
  assign or_2_cse_X34 = { 1{ !or_28_cse }} & mux_22_nl_X ;
  assign mux_21_nl = or_24_nl ? or_tmp_25 : mux_20_nl;
  logic [0:0] or_24_nl_C0 ;
  logic [0:0] or_24_nl_R0 ;
  logic [0:0] or_24_nl_X0 ;
  assign or_24_nl_C0 = | mux_21_nl_C ;
  assign or_24_nl_X0 = | mux_21_nl_X ;
  assign mux_21_nl_T = or_24_nl ? ( { 1{ or_24_nl_T  }} | or_tmp_25_T ) : ( { 1{ or_24_nl_T  }} | mux_20_nl_T );
  assign mux_21_nl_S = or_24_nl ? or_tmp_25_S : mux_20_nl_S ;
  assign or_24_nl_R0 = ( | (mux_21_nl_R | ( mux_21_nl_C & ( { 1{ or_24_nl }} & or_tmp_25_T | { 1{ !or_24_nl }} & mux_20_nl_T )))) && or_tmp_25 != mux_20_nl ;
  logic [0:0] or_tmp_25_C0 ;
  logic [0:0] or_tmp_25_R0 ;
  logic [0:0] or_tmp_25_X0 ;
  assign or_tmp_25_C0 = { 1{ or_24_nl }} ;
  assign or_tmp_25_R0 = { 1{ or_24_nl }} & ( mux_21_nl_R | ( { 1{ or_24_nl_T  }} & mux_21_nl_C ));
  assign or_tmp_25_X0 = { 1{ or_24_nl }} & mux_21_nl_X ;
  logic [0:0] mux_20_nl_C0 ;
  logic [0:0] mux_20_nl_R0 ;
  logic [0:0] mux_20_nl_X0 ;
  assign mux_20_nl_C0 = { 1{ !or_24_nl }} ;
  assign mux_20_nl_R0 = { 1{ !or_24_nl }} & ( mux_21_nl_R | ( { 1{ or_24_nl_T  }} & mux_21_nl_C ));
  assign mux_20_nl_X0 = { 1{ !or_24_nl }} & mux_21_nl_X ;
  assign mux_20_nl = and_146_nl ? _0000_ : or_tmp_25;
  logic [0:0] and_146_nl_C1 ;
  logic [0:0] and_146_nl_R1 ;
  logic [0:0] and_146_nl_X1 ;
  assign and_146_nl_C1 = | mux_20_nl_C ;
  assign and_146_nl_X1 = | mux_20_nl_X ;
  assign mux_20_nl_T = and_146_nl ? ( { 1{ and_146_nl_T  }} | _0000__T ) : ( { 1{ and_146_nl_T  }} | or_tmp_25_T );
  assign mux_20_nl_S = and_146_nl ? _0000__S : or_tmp_25_S ;
  assign and_146_nl_R1 = ( | (mux_20_nl_R | ( mux_20_nl_C & ( { 1{ and_146_nl }} & _0000__T | { 1{ !and_146_nl }} & or_tmp_25_T )))) && _0000_ != or_tmp_25 ;
  logic [0:0] _0000__C0 ;
  logic [0:0] _0000__R0 ;
  logic [0:0] _0000__X0 ;
  assign _0000__C0 = { 1{ and_146_nl }} ;
  assign _0000__R0 = { 1{ and_146_nl }} & ( mux_20_nl_R | ( { 1{ and_146_nl_T  }} & mux_20_nl_C ));
  assign _0000__X0 = { 1{ and_146_nl }} & mux_20_nl_X ;
  logic [0:0] or_tmp_25_C1 ;
  logic [0:0] or_tmp_25_R1 ;
  logic [0:0] or_tmp_25_X1 ;
  assign or_tmp_25_C1 = { 1{ !and_146_nl }} ;
  assign or_tmp_25_R1 = { 1{ !and_146_nl }} & ( mux_20_nl_R | ( { 1{ and_146_nl_T  }} & mux_20_nl_C ));
  assign or_tmp_25_X1 = { 1{ !and_146_nl }} & mux_20_nl_X ;
  assign mux_19_nl = _0228_ ? or_2_cse : nand_1_nl;
  logic [0:0] _0228__C3 ;
  logic [0:0] _0228__R3 ;
  logic [0:0] _0228__X3 ;
  assign _0228__C3 = | mux_19_nl_C ;
  assign _0228__X3 = | mux_19_nl_X ;
  assign mux_19_nl_T = _0228_ ? ( { 1{ _0228__T  }} | or_2_cse_T ) : ( { 1{ _0228__T  }} | nand_1_nl_T );
  assign mux_19_nl_S = _0228_ ? or_2_cse_S : nand_1_nl_S ;
  assign _0228__R3 = ( | (mux_19_nl_R | ( mux_19_nl_C & ( { 1{ _0228_ }} & or_2_cse_T | { 1{ !_0228_ }} & nand_1_nl_T )))) && or_2_cse != nand_1_nl ;
  logic [0:0] or_2_cse_C35 ;
  logic [0:0] or_2_cse_R35 ;
  logic [0:0] or_2_cse_X35 ;
  assign or_2_cse_C35 = { 1{ _0228_ }} ;
  assign or_2_cse_R35 = { 1{ _0228_ }} & ( mux_19_nl_R | ( { 1{ _0228__T  }} & mux_19_nl_C ));
  assign or_2_cse_X35 = { 1{ _0228_ }} & mux_19_nl_X ;
  logic [0:0] nand_1_nl_C0 ;
  logic [0:0] nand_1_nl_R0 ;
  logic [0:0] nand_1_nl_X0 ;
  assign nand_1_nl_C0 = { 1{ !_0228_ }} ;
  assign nand_1_nl_R0 = { 1{ !_0228_ }} & ( mux_19_nl_R | ( { 1{ _0228__T  }} & mux_19_nl_C ));
  assign nand_1_nl_X0 = { 1{ !_0228_ }} & mux_19_nl_X ;
  assign mux_18_nl = or_2_cse ? mux_16_nl : mux_17_nl;
  logic [0:0] or_2_cse_C36 ;
  logic [0:0] or_2_cse_R36 ;
  logic [0:0] or_2_cse_X36 ;
  assign or_2_cse_C36 = | mux_18_nl_C ;
  assign or_2_cse_X36 = | mux_18_nl_X ;
  assign mux_18_nl_T = or_2_cse ? ( { 1{ or_2_cse_T  }} | mux_16_nl_T ) : ( { 1{ or_2_cse_T  }} | mux_17_nl_T );
  assign mux_18_nl_S = or_2_cse ? mux_16_nl_S : mux_17_nl_S ;
  assign or_2_cse_R36 = ( | (mux_18_nl_R | ( mux_18_nl_C & ( { 1{ or_2_cse }} & mux_16_nl_T | { 1{ !or_2_cse }} & mux_17_nl_T )))) && mux_16_nl != mux_17_nl ;
  logic [0:0] mux_16_nl_C0 ;
  logic [0:0] mux_16_nl_R0 ;
  logic [0:0] mux_16_nl_X0 ;
  assign mux_16_nl_C0 = { 1{ or_2_cse }} ;
  assign mux_16_nl_R0 = { 1{ or_2_cse }} & ( mux_18_nl_R | ( { 1{ or_2_cse_T  }} & mux_18_nl_C ));
  assign mux_16_nl_X0 = { 1{ or_2_cse }} & mux_18_nl_X ;
  logic [0:0] mux_17_nl_C0 ;
  logic [0:0] mux_17_nl_R0 ;
  logic [0:0] mux_17_nl_X0 ;
  assign mux_17_nl_C0 = { 1{ !or_2_cse }} ;
  assign mux_17_nl_R0 = { 1{ !or_2_cse }} & ( mux_18_nl_R | ( { 1{ or_2_cse_T  }} & mux_18_nl_C ));
  assign mux_17_nl_X0 = { 1{ !or_2_cse }} & mux_18_nl_X ;
  assign mux_17_nl = io_read_cfg_precision_rsc_svs_st_5[0] ? main_stage_v_2 : and_148_nl;
  assign io_read_cfg_precision_rsc_svs_st_5_C8 [0] = | mux_17_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_5_X8 [0] = | mux_17_nl_X ;
  assign mux_17_nl_T = io_read_cfg_precision_rsc_svs_st_5[0] ? ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [0] }} | main_stage_v_2_T ) : ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [0] }} | and_148_nl_T );
  assign mux_17_nl_S = io_read_cfg_precision_rsc_svs_st_5[0] ? main_stage_v_2_S : and_148_nl_S ;
  assign io_read_cfg_precision_rsc_svs_st_5_R8 [0] = ( | (mux_17_nl_R | ( mux_17_nl_C & ( { 1{ io_read_cfg_precision_rsc_svs_st_5[0] }} & main_stage_v_2_T | { 1{ !io_read_cfg_precision_rsc_svs_st_5[0] }} & and_148_nl_T )))) && main_stage_v_2 != and_148_nl ;
  logic [0:0] main_stage_v_2_C17 ;
  logic [0:0] main_stage_v_2_R17 ;
  logic [0:0] main_stage_v_2_X17 ;
  assign main_stage_v_2_C17 = { 1{ io_read_cfg_precision_rsc_svs_st_5[0] }} ;
  assign main_stage_v_2_R17 = { 1{ io_read_cfg_precision_rsc_svs_st_5[0] }} & ( mux_17_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [0] }} & mux_17_nl_C ));
  assign main_stage_v_2_X17 = { 1{ io_read_cfg_precision_rsc_svs_st_5[0] }} & mux_17_nl_X ;
  logic [0:0] and_148_nl_C0 ;
  logic [0:0] and_148_nl_R0 ;
  logic [0:0] and_148_nl_X0 ;
  assign and_148_nl_C0 = { 1{ !io_read_cfg_precision_rsc_svs_st_5[0] }} ;
  assign and_148_nl_R0 = { 1{ !io_read_cfg_precision_rsc_svs_st_5[0] }} & ( mux_17_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [0] }} & mux_17_nl_C ));
  assign and_148_nl_X0 = { 1{ !io_read_cfg_precision_rsc_svs_st_5[0] }} & mux_17_nl_X ;
  assign mux_16_nl = io_read_cfg_precision_rsc_svs_st_4[0] ? main_stage_v_1 : and_147_nl;
  assign { io_read_cfg_precision_rsc_svs_st_4_R13 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X13 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C13 [1:1] } = 0;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C14 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R14 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X14 ;
  assign io_read_cfg_precision_rsc_svs_st_4_C14 [0] = | mux_16_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X14 [0] = | mux_16_nl_X ;
  assign mux_16_nl_T = io_read_cfg_precision_rsc_svs_st_4[0] ? ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} | main_stage_v_1_T ) : ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} | and_147_nl_T );
  assign mux_16_nl_S = io_read_cfg_precision_rsc_svs_st_4[0] ? main_stage_v_1_S : and_147_nl_S ;
  assign io_read_cfg_precision_rsc_svs_st_4_R14 [0] = ( | (mux_16_nl_R | ( mux_16_nl_C & ( { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & main_stage_v_1_T | { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & and_147_nl_T )))) && main_stage_v_1 != and_147_nl ;
  logic [0:0] main_stage_v_1_C13 ;
  logic [0:0] main_stage_v_1_R13 ;
  logic [0:0] main_stage_v_1_X13 ;
  assign main_stage_v_1_C13 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} ;
  assign main_stage_v_1_R13 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & ( mux_16_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} & mux_16_nl_C ));
  assign main_stage_v_1_X13 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & mux_16_nl_X ;
  logic [0:0] and_147_nl_C0 ;
  logic [0:0] and_147_nl_R0 ;
  logic [0:0] and_147_nl_X0 ;
  assign and_147_nl_C0 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} ;
  assign and_147_nl_R0 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & ( mux_16_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} & mux_16_nl_C ));
  assign and_147_nl_X0 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & mux_16_nl_X ;
  assign mux_15_nl = main_stage_v_1 ? or_tmp_11 : main_stage_en_1;
  logic [0:0] main_stage_v_1_C14 ;
  logic [0:0] main_stage_v_1_R14 ;
  logic [0:0] main_stage_v_1_X14 ;
  assign main_stage_v_1_C14 = | mux_15_nl_C ;
  assign main_stage_v_1_X14 = | mux_15_nl_X ;
  assign mux_15_nl_T = main_stage_v_1 ? ( { 1{ main_stage_v_1_T  }} | or_tmp_11_T ) : ( { 1{ main_stage_v_1_T  }} | main_stage_en_1_T );
  assign mux_15_nl_S = main_stage_v_1 ? or_tmp_11_S : main_stage_en_1_S ;
  assign main_stage_v_1_R14 = ( | (mux_15_nl_R | ( mux_15_nl_C & ( { 1{ main_stage_v_1 }} & or_tmp_11_T | { 1{ !main_stage_v_1 }} & main_stage_en_1_T )))) && or_tmp_11 != main_stage_en_1 ;
  logic [0:0] or_tmp_11_C0 ;
  logic [0:0] or_tmp_11_R0 ;
  logic [0:0] or_tmp_11_X0 ;
  assign or_tmp_11_C0 = { 1{ main_stage_v_1 }} ;
  assign or_tmp_11_R0 = { 1{ main_stage_v_1 }} & ( mux_15_nl_R | ( { 1{ main_stage_v_1_T  }} & mux_15_nl_C ));
  assign or_tmp_11_X0 = { 1{ main_stage_v_1 }} & mux_15_nl_X ;
  logic [0:0] main_stage_en_1_C4 ;
  logic [0:0] main_stage_en_1_R4 ;
  logic [0:0] main_stage_en_1_X4 ;
  assign main_stage_en_1_C4 = { 1{ !main_stage_v_1 }} ;
  assign main_stage_en_1_R4 = { 1{ !main_stage_v_1 }} & ( mux_15_nl_R | ( { 1{ main_stage_v_1_T  }} & mux_15_nl_C ));
  assign main_stage_en_1_X4 = { 1{ !main_stage_v_1 }} & mux_15_nl_X ;
  assign mux_12_nl = and_150_nl ? mux_11_nl : and_149_nl;
  logic [0:0] and_150_nl_C0 ;
  logic [0:0] and_150_nl_R0 ;
  logic [0:0] and_150_nl_X0 ;
  assign and_150_nl_C0 = | mux_12_nl_C ;
  assign and_150_nl_X0 = | mux_12_nl_X ;
  assign mux_12_nl_T = and_150_nl ? ( { 1{ and_150_nl_T  }} | mux_11_nl_T ) : ( { 1{ and_150_nl_T  }} | and_149_nl_T );
  assign mux_12_nl_S = and_150_nl ? mux_11_nl_S : and_149_nl_S ;
  assign and_150_nl_R0 = ( | (mux_12_nl_R | ( mux_12_nl_C & ( { 1{ and_150_nl }} & mux_11_nl_T | { 1{ !and_150_nl }} & and_149_nl_T )))) && mux_11_nl != and_149_nl ;
  logic [0:0] mux_11_nl_C0 ;
  logic [0:0] mux_11_nl_R0 ;
  logic [0:0] mux_11_nl_X0 ;
  assign mux_11_nl_C0 = { 1{ and_150_nl }} ;
  assign mux_11_nl_R0 = { 1{ and_150_nl }} & ( mux_12_nl_R | ( { 1{ and_150_nl_T  }} & mux_12_nl_C ));
  assign mux_11_nl_X0 = { 1{ and_150_nl }} & mux_12_nl_X ;
  logic [0:0] and_149_nl_C0 ;
  logic [0:0] and_149_nl_R0 ;
  logic [0:0] and_149_nl_X0 ;
  assign and_149_nl_C0 = { 1{ !and_150_nl }} ;
  assign and_149_nl_R0 = { 1{ !and_150_nl }} & ( mux_12_nl_R | ( { 1{ and_150_nl_T  }} & mux_12_nl_C ));
  assign and_149_nl_X0 = { 1{ !and_150_nl }} & mux_12_nl_X ;
  assign mux_11_nl = or_13_nl ? nor_10_cse : or_tmp_11;
  logic [0:0] or_13_nl_C0 ;
  logic [0:0] or_13_nl_R0 ;
  logic [0:0] or_13_nl_X0 ;
  assign or_13_nl_C0 = | mux_11_nl_C ;
  assign or_13_nl_X0 = | mux_11_nl_X ;
  assign mux_11_nl_T = or_13_nl ? ( { 1{ or_13_nl_T  }} | nor_10_cse_T ) : ( { 1{ or_13_nl_T  }} | or_tmp_11_T );
  assign mux_11_nl_S = or_13_nl ? nor_10_cse_S : or_tmp_11_S ;
  assign or_13_nl_R0 = ( | (mux_11_nl_R | ( mux_11_nl_C & ( { 1{ or_13_nl }} & nor_10_cse_T | { 1{ !or_13_nl }} & or_tmp_11_T )))) && nor_10_cse != or_tmp_11 ;
  logic [0:0] nor_10_cse_C8 ;
  logic [0:0] nor_10_cse_R8 ;
  logic [0:0] nor_10_cse_X8 ;
  assign nor_10_cse_C8 = { 1{ or_13_nl }} ;
  assign nor_10_cse_R8 = { 1{ or_13_nl }} & ( mux_11_nl_R | ( { 1{ or_13_nl_T  }} & mux_11_nl_C ));
  assign nor_10_cse_X8 = { 1{ or_13_nl }} & mux_11_nl_X ;
  logic [0:0] or_tmp_11_C1 ;
  logic [0:0] or_tmp_11_R1 ;
  logic [0:0] or_tmp_11_X1 ;
  assign or_tmp_11_C1 = { 1{ !or_13_nl }} ;
  assign or_tmp_11_R1 = { 1{ !or_13_nl }} & ( mux_11_nl_R | ( { 1{ or_13_nl_T  }} & mux_11_nl_C ));
  assign or_tmp_11_X1 = { 1{ !or_13_nl }} & mux_11_nl_X ;
  assign mux_10_nl = or_8_nl ? nor_87_nl : mux_9_nl;
  logic [0:0] or_8_nl_C1 ;
  logic [0:0] or_8_nl_R1 ;
  logic [0:0] or_8_nl_X1 ;
  assign or_8_nl_C1 = | mux_10_nl_C ;
  assign or_8_nl_X1 = | mux_10_nl_X ;
  assign mux_10_nl_T = or_8_nl ? ( { 1{ or_8_nl_T  }} | nor_87_nl_T ) : ( { 1{ or_8_nl_T  }} | mux_9_nl_T );
  assign mux_10_nl_S = or_8_nl ? nor_87_nl_S : mux_9_nl_S ;
  assign or_8_nl_R1 = ( | (mux_10_nl_R | ( mux_10_nl_C & ( { 1{ or_8_nl }} & nor_87_nl_T | { 1{ !or_8_nl }} & mux_9_nl_T )))) && nor_87_nl != mux_9_nl ;
  logic [0:0] nor_87_nl_C0 ;
  logic [0:0] nor_87_nl_R0 ;
  logic [0:0] nor_87_nl_X0 ;
  assign nor_87_nl_C0 = { 1{ or_8_nl }} ;
  assign nor_87_nl_R0 = { 1{ or_8_nl }} & ( mux_10_nl_R | ( { 1{ or_8_nl_T  }} & mux_10_nl_C ));
  assign nor_87_nl_X0 = { 1{ or_8_nl }} & mux_10_nl_X ;
  logic [0:0] mux_9_nl_C0 ;
  logic [0:0] mux_9_nl_R0 ;
  logic [0:0] mux_9_nl_X0 ;
  assign mux_9_nl_C0 = { 1{ !or_8_nl }} ;
  assign mux_9_nl_R0 = { 1{ !or_8_nl }} & ( mux_10_nl_R | ( { 1{ or_8_nl_T  }} & mux_10_nl_C ));
  assign mux_9_nl_X0 = { 1{ !or_8_nl }} & mux_10_nl_X ;
  assign mux_9_nl = or_11_nl ? nor_10_cse : or_tmp_11;
  logic [0:0] or_11_nl_C1 ;
  logic [0:0] or_11_nl_R1 ;
  logic [0:0] or_11_nl_X1 ;
  assign or_11_nl_C1 = | mux_9_nl_C ;
  assign or_11_nl_X1 = | mux_9_nl_X ;
  assign mux_9_nl_T = or_11_nl ? ( { 1{ or_11_nl_T  }} | nor_10_cse_T ) : ( { 1{ or_11_nl_T  }} | or_tmp_11_T );
  assign mux_9_nl_S = or_11_nl ? nor_10_cse_S : or_tmp_11_S ;
  assign or_11_nl_R1 = ( | (mux_9_nl_R | ( mux_9_nl_C & ( { 1{ or_11_nl }} & nor_10_cse_T | { 1{ !or_11_nl }} & or_tmp_11_T )))) && nor_10_cse != or_tmp_11 ;
  logic [0:0] nor_10_cse_C9 ;
  logic [0:0] nor_10_cse_R9 ;
  logic [0:0] nor_10_cse_X9 ;
  assign nor_10_cse_C9 = { 1{ or_11_nl }} ;
  assign nor_10_cse_R9 = { 1{ or_11_nl }} & ( mux_9_nl_R | ( { 1{ or_11_nl_T  }} & mux_9_nl_C ));
  assign nor_10_cse_X9 = { 1{ or_11_nl }} & mux_9_nl_X ;
  logic [0:0] or_tmp_11_C2 ;
  logic [0:0] or_tmp_11_R2 ;
  logic [0:0] or_tmp_11_X2 ;
  assign or_tmp_11_C2 = { 1{ !or_11_nl }} ;
  assign or_tmp_11_R2 = { 1{ !or_11_nl }} & ( mux_9_nl_R | ( { 1{ or_11_nl_T  }} & mux_9_nl_C ));
  assign or_tmp_11_X2 = { 1{ !or_11_nl }} & mux_9_nl_X ;
  assign mux_8_nl = or_2_cse ? nor_nl : and_151_nl;
  logic [0:0] or_2_cse_C37 ;
  logic [0:0] or_2_cse_R37 ;
  logic [0:0] or_2_cse_X37 ;
  assign or_2_cse_C37 = | mux_8_nl_C ;
  assign or_2_cse_X37 = | mux_8_nl_X ;
  assign mux_8_nl_T = or_2_cse ? ( { 1{ or_2_cse_T  }} | nor_nl_T ) : ( { 1{ or_2_cse_T  }} | and_151_nl_T );
  assign mux_8_nl_S = or_2_cse ? nor_nl_S : and_151_nl_S ;
  assign or_2_cse_R37 = ( | (mux_8_nl_R | ( mux_8_nl_C & ( { 1{ or_2_cse }} & nor_nl_T | { 1{ !or_2_cse }} & and_151_nl_T )))) && nor_nl != and_151_nl ;
  logic [0:0] nor_nl_C0 ;
  logic [0:0] nor_nl_R0 ;
  logic [0:0] nor_nl_X0 ;
  assign nor_nl_C0 = { 1{ or_2_cse }} ;
  assign nor_nl_R0 = { 1{ or_2_cse }} & ( mux_8_nl_R | ( { 1{ or_2_cse_T  }} & mux_8_nl_C ));
  assign nor_nl_X0 = { 1{ or_2_cse }} & mux_8_nl_X ;
  logic [0:0] and_151_nl_C0 ;
  logic [0:0] and_151_nl_R0 ;
  logic [0:0] and_151_nl_X0 ;
  assign and_151_nl_C0 = { 1{ !or_2_cse }} ;
  assign and_151_nl_R0 = { 1{ !or_2_cse }} & ( mux_8_nl_R | ( { 1{ or_2_cse_T  }} & mux_8_nl_C ));
  assign and_151_nl_X0 = { 1{ !or_2_cse }} & mux_8_nl_X ;
  assign IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl = or_dcpl_10 ? IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm : IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0;
  logic [0:0] or_dcpl_10_C3 ;
  logic [0:0] or_dcpl_10_R3 ;
  logic [0:0] or_dcpl_10_X3 ;
  assign or_dcpl_10_C3 = | IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_C ;
  assign or_dcpl_10_X3 = | IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_X ;
  assign IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_T = or_dcpl_10 ? ( { 1{ or_dcpl_10_T  }} | IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_T ) : ( { 1{ or_dcpl_10_T  }} | IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_T );
  assign IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_S = or_dcpl_10 ? IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_S : IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_S ;
  assign or_dcpl_10_R3 = ( | (IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_R | ( IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_C & ( { 1{ or_dcpl_10 }} & IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_T | { 1{ !or_dcpl_10 }} & IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_T )))) && IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm != IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_C0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_R0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_X0 ;
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_C0 = { 1{ or_dcpl_10 }} ;
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_R0 = { 1{ or_dcpl_10 }} & ( IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_R | ( { 1{ or_dcpl_10_T  }} & IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_C ));
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_X0 = { 1{ or_dcpl_10 }} & IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_X ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_C0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_R0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_X0 ;
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_C0 = { 1{ !or_dcpl_10 }} ;
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_R0 = { 1{ !or_dcpl_10 }} & ( IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_R | ( { 1{ or_dcpl_10_T  }} & IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_C ));
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_X0 = { 1{ !or_dcpl_10 }} & IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_X ;
  assign mux_nl = nor_tmp_43 ? FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 : IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl;
  logic [0:0] nor_tmp_43_C22 ;
  logic [0:0] nor_tmp_43_R22 ;
  logic [0:0] nor_tmp_43_X22 ;
  assign nor_tmp_43_C22 = | mux_nl_C ;
  assign nor_tmp_43_X22 = | mux_nl_X ;
  assign mux_nl_T = nor_tmp_43 ? ( { 1{ nor_tmp_43_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_T ) : ( { 1{ nor_tmp_43_T  }} | IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_T );
  assign mux_nl_S = nor_tmp_43 ? FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_S : IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_S ;
  assign nor_tmp_43_R22 = ( | (mux_nl_R | ( mux_nl_C & ( { 1{ nor_tmp_43 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_T | { 1{ !nor_tmp_43 }} & IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_T )))) && FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 != IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_C0 = { 1{ nor_tmp_43 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_R0 = { 1{ nor_tmp_43 }} & ( mux_nl_R | ( { 1{ nor_tmp_43_T  }} & mux_nl_C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X0 = { 1{ nor_tmp_43 }} & mux_nl_X ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_C0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_R0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_X0 ;
  assign IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_C0 = { 1{ !nor_tmp_43 }} ;
  assign IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_R0 = { 1{ !nor_tmp_43 }} & ( mux_nl_R | ( { 1{ nor_tmp_43_T  }} & mux_nl_C ));
  assign IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_X0 = { 1{ !nor_tmp_43 }} & mux_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl = IsNaN_6U_10U_land_lpi_1_dfm_5 ? 4'b1111 : FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_5_C1 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_5_R1 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_5_X1 ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_5_C1 = | FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_C ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_5_X1 = | FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_X ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_C0 ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_R0 ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_C0 = { 4{ !IsNaN_6U_10U_land_lpi_1_dfm_5 }};
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_R0 = { 4{ !IsNaN_6U_10U_land_lpi_1_dfm_5 }} & ( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_R | ( { 4{ IsNaN_6U_10U_land_lpi_1_dfm_5_T  }} & FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_X0 = { 4{ !IsNaN_6U_10U_land_lpi_1_dfm_5 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_T = IsNaN_6U_10U_land_lpi_1_dfm_5 ? { 4{ | IsNaN_6U_10U_land_lpi_1_dfm_5_T  }} : ( { 4{ | IsNaN_6U_10U_land_lpi_1_dfm_5_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_T );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_S = IsNaN_6U_10U_land_lpi_1_dfm_5 ? IsNaN_6U_10U_land_lpi_1_dfm_5_S : FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_S ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_5_R1 = ( | (FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_R | ( { 4{ !IsNaN_6U_10U_land_lpi_1_dfm_5 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_T & FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_C ))) && 4'b1111 != FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 ? reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm : 4'b1110;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X1 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_C1 = | FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X1 = | FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_X ;
  logic [3:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_C0 ;
  logic [3:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_R0 ;
  logic [3:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X0 ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_C0 = { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 }} ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_R0 = { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 }} & ( FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_R | ( { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_T  }} & FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_C ));
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X0 = { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_T = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 ? ( { 4{ | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_T  }} | reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_T ) : { 4{ | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_T  }};
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_S = FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 ? reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_S : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_R1 = ( | (FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_R | ( { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 }} & reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_T & FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_C ))) && reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm != 4'b1110 ;
  assign mux_75_itm = main_stage_v_1 ? mux_tmp_66 : or_tmp_17;
  logic [0:0] main_stage_v_1_C15 ;
  logic [0:0] main_stage_v_1_R15 ;
  logic [0:0] main_stage_v_1_X15 ;
  assign main_stage_v_1_C15 = | mux_75_itm_C ;
  assign main_stage_v_1_X15 = | mux_75_itm_X ;
  assign mux_75_itm_T = main_stage_v_1 ? ( { 1{ main_stage_v_1_T  }} | mux_tmp_66_T ) : ( { 1{ main_stage_v_1_T  }} | or_tmp_17_T );
  assign mux_75_itm_S = main_stage_v_1 ? mux_tmp_66_S : or_tmp_17_S ;
  assign main_stage_v_1_R15 = ( | (mux_75_itm_R | ( mux_75_itm_C & ( { 1{ main_stage_v_1 }} & mux_tmp_66_T | { 1{ !main_stage_v_1 }} & or_tmp_17_T )))) && mux_tmp_66 != or_tmp_17 ;
  logic [0:0] mux_tmp_66_C0 ;
  logic [0:0] mux_tmp_66_R0 ;
  logic [0:0] mux_tmp_66_X0 ;
  assign mux_tmp_66_C0 = { 1{ main_stage_v_1 }} ;
  assign mux_tmp_66_R0 = { 1{ main_stage_v_1 }} & ( mux_75_itm_R | ( { 1{ main_stage_v_1_T  }} & mux_75_itm_C ));
  assign mux_tmp_66_X0 = { 1{ main_stage_v_1 }} & mux_75_itm_X ;
  logic [0:0] or_tmp_17_C0 ;
  logic [0:0] or_tmp_17_R0 ;
  logic [0:0] or_tmp_17_X0 ;
  assign or_tmp_17_C0 = { 1{ !main_stage_v_1 }} ;
  assign or_tmp_17_R0 = { 1{ !main_stage_v_1 }} & ( mux_75_itm_R | ( { 1{ main_stage_v_1_T  }} & mux_75_itm_C ));
  assign or_tmp_17_X0 = { 1{ !main_stage_v_1 }} & mux_75_itm_X ;
  assign mux_tmp_66 = or_16_cse ? or_tmp_117 : mux_73_nl;
  logic [0:0] or_16_cse_C6 ;
  logic [0:0] or_16_cse_R6 ;
  logic [0:0] or_16_cse_X6 ;
  assign or_16_cse_C6 = | mux_tmp_66_C ;
  assign or_16_cse_X6 = | mux_tmp_66_X ;
  assign mux_tmp_66_T = or_16_cse ? ( { 1{ or_16_cse_T  }} | or_tmp_117_T ) : ( { 1{ or_16_cse_T  }} | mux_73_nl_T );
  assign mux_tmp_66_S = or_16_cse ? or_tmp_117_S : mux_73_nl_S ;
  assign or_16_cse_R6 = ( | (mux_tmp_66_R | ( mux_tmp_66_C & ( { 1{ or_16_cse }} & or_tmp_117_T | { 1{ !or_16_cse }} & mux_73_nl_T )))) && or_tmp_117 != mux_73_nl ;
  logic [0:0] or_tmp_117_C0 ;
  logic [0:0] or_tmp_117_R0 ;
  logic [0:0] or_tmp_117_X0 ;
  assign or_tmp_117_C0 = { 1{ or_16_cse }} ;
  assign or_tmp_117_R0 = { 1{ or_16_cse }} & ( mux_tmp_66_R | ( { 1{ or_16_cse_T  }} & mux_tmp_66_C ));
  assign or_tmp_117_X0 = { 1{ or_16_cse }} & mux_tmp_66_X ;
  logic [0:0] mux_73_nl_C0 ;
  logic [0:0] mux_73_nl_R0 ;
  logic [0:0] mux_73_nl_X0 ;
  assign mux_73_nl_C0 = { 1{ !or_16_cse }} ;
  assign mux_73_nl_R0 = { 1{ !or_16_cse }} & ( mux_tmp_66_R | ( { 1{ or_16_cse_T  }} & mux_tmp_66_C ));
  assign mux_73_nl_X0 = { 1{ !or_16_cse }} & mux_tmp_66_X ;
  assign mux_73_nl = chn_data_in_rsci_bawt ? nor_45_nl : or_tmp_117;
  logic [0:0] chn_data_in_rsci_bawt_C6 ;
  logic [0:0] chn_data_in_rsci_bawt_R6 ;
  logic [0:0] chn_data_in_rsci_bawt_X6 ;
  assign chn_data_in_rsci_bawt_C6 = | mux_73_nl_C ;
  assign chn_data_in_rsci_bawt_X6 = | mux_73_nl_X ;
  assign mux_73_nl_T = chn_data_in_rsci_bawt ? ( { 1{ chn_data_in_rsci_bawt_T  }} | nor_45_nl_T ) : ( { 1{ chn_data_in_rsci_bawt_T  }} | or_tmp_117_T );
  assign mux_73_nl_S = chn_data_in_rsci_bawt ? nor_45_nl_S : or_tmp_117_S ;
  assign chn_data_in_rsci_bawt_R6 = ( | (mux_73_nl_R | ( mux_73_nl_C & ( { 1{ chn_data_in_rsci_bawt }} & nor_45_nl_T | { 1{ !chn_data_in_rsci_bawt }} & or_tmp_117_T )))) && nor_45_nl != or_tmp_117 ;
  logic [0:0] nor_45_nl_C0 ;
  logic [0:0] nor_45_nl_R0 ;
  logic [0:0] nor_45_nl_X0 ;
  assign nor_45_nl_C0 = { 1{ chn_data_in_rsci_bawt }} ;
  assign nor_45_nl_R0 = { 1{ chn_data_in_rsci_bawt }} & ( mux_73_nl_R | ( { 1{ chn_data_in_rsci_bawt_T  }} & mux_73_nl_C ));
  assign nor_45_nl_X0 = { 1{ chn_data_in_rsci_bawt }} & mux_73_nl_X ;
  logic [0:0] or_tmp_117_C1 ;
  logic [0:0] or_tmp_117_R1 ;
  logic [0:0] or_tmp_117_X1 ;
  assign or_tmp_117_C1 = { 1{ !chn_data_in_rsci_bawt }} ;
  assign or_tmp_117_R1 = { 1{ !chn_data_in_rsci_bawt }} & ( mux_73_nl_R | ( { 1{ chn_data_in_rsci_bawt_T  }} & mux_73_nl_C ));
  assign or_tmp_117_X1 = { 1{ !chn_data_in_rsci_bawt }} & mux_73_nl_X ;
  assign mux_tmp_50 = chn_data_out_rsci_bawt ? nor_tmp_26 : nor_54_nl;
  logic [0:0] chn_data_out_rsci_bawt_C18 ;
  logic [0:0] chn_data_out_rsci_bawt_R18 ;
  logic [0:0] chn_data_out_rsci_bawt_X18 ;
  assign chn_data_out_rsci_bawt_C18 = | mux_tmp_50_C ;
  assign chn_data_out_rsci_bawt_X18 = | mux_tmp_50_X ;
  assign mux_tmp_50_T = chn_data_out_rsci_bawt ? ( { 1{ chn_data_out_rsci_bawt_T  }} | nor_tmp_26_T ) : ( { 1{ chn_data_out_rsci_bawt_T  }} | nor_54_nl_T );
  assign mux_tmp_50_S = chn_data_out_rsci_bawt ? nor_tmp_26_S : nor_54_nl_S ;
  assign chn_data_out_rsci_bawt_R18 = ( | (mux_tmp_50_R | ( mux_tmp_50_C & ( { 1{ chn_data_out_rsci_bawt }} & nor_tmp_26_T | { 1{ !chn_data_out_rsci_bawt }} & nor_54_nl_T )))) && nor_tmp_26 != nor_54_nl ;
  logic [0:0] nor_tmp_26_C2 ;
  logic [0:0] nor_tmp_26_R2 ;
  logic [0:0] nor_tmp_26_X2 ;
  assign nor_tmp_26_C2 = { 1{ chn_data_out_rsci_bawt }} ;
  assign nor_tmp_26_R2 = { 1{ chn_data_out_rsci_bawt }} & ( mux_tmp_50_R | ( { 1{ chn_data_out_rsci_bawt_T  }} & mux_tmp_50_C ));
  assign nor_tmp_26_X2 = { 1{ chn_data_out_rsci_bawt }} & mux_tmp_50_X ;
  logic [0:0] nor_54_nl_C0 ;
  logic [0:0] nor_54_nl_R0 ;
  logic [0:0] nor_54_nl_X0 ;
  assign nor_54_nl_C0 = { 1{ !chn_data_out_rsci_bawt }} ;
  assign nor_54_nl_R0 = { 1{ !chn_data_out_rsci_bawt }} & ( mux_tmp_50_R | ( { 1{ chn_data_out_rsci_bawt_T  }} & mux_tmp_50_C ));
  assign nor_54_nl_X0 = { 1{ !chn_data_out_rsci_bawt }} & mux_tmp_50_X ;
  assign mux_tmp_41 = chn_data_out_rsci_bawt ? main_stage_v_2 : nor_62_nl;
  logic [0:0] chn_data_out_rsci_bawt_C19 ;
  logic [0:0] chn_data_out_rsci_bawt_R19 ;
  logic [0:0] chn_data_out_rsci_bawt_X19 ;
  assign chn_data_out_rsci_bawt_C19 = | mux_tmp_41_C ;
  assign chn_data_out_rsci_bawt_X19 = | mux_tmp_41_X ;
  assign mux_tmp_41_T = chn_data_out_rsci_bawt ? ( { 1{ chn_data_out_rsci_bawt_T  }} | main_stage_v_2_T ) : ( { 1{ chn_data_out_rsci_bawt_T  }} | nor_62_nl_T );
  assign mux_tmp_41_S = chn_data_out_rsci_bawt ? main_stage_v_2_S : nor_62_nl_S ;
  assign chn_data_out_rsci_bawt_R19 = ( | (mux_tmp_41_R | ( mux_tmp_41_C & ( { 1{ chn_data_out_rsci_bawt }} & main_stage_v_2_T | { 1{ !chn_data_out_rsci_bawt }} & nor_62_nl_T )))) && main_stage_v_2 != nor_62_nl ;
  logic [0:0] main_stage_v_2_C18 ;
  logic [0:0] main_stage_v_2_R18 ;
  logic [0:0] main_stage_v_2_X18 ;
  assign main_stage_v_2_C18 = { 1{ chn_data_out_rsci_bawt }} ;
  assign main_stage_v_2_R18 = { 1{ chn_data_out_rsci_bawt }} & ( mux_tmp_41_R | ( { 1{ chn_data_out_rsci_bawt_T  }} & mux_tmp_41_C ));
  assign main_stage_v_2_X18 = { 1{ chn_data_out_rsci_bawt }} & mux_tmp_41_X ;
  logic [0:0] nor_62_nl_C0 ;
  logic [0:0] nor_62_nl_R0 ;
  logic [0:0] nor_62_nl_X0 ;
  assign nor_62_nl_C0 = { 1{ !chn_data_out_rsci_bawt }} ;
  assign nor_62_nl_R0 = { 1{ !chn_data_out_rsci_bawt }} & ( mux_tmp_41_R | ( { 1{ chn_data_out_rsci_bawt_T  }} & mux_tmp_41_C ));
  assign nor_62_nl_X0 = { 1{ !chn_data_out_rsci_bawt }} & mux_tmp_41_X ;
  assign mux_tmp_22 = io_read_cfg_precision_rsc_svs_st_4[0] ? mux_28_nl : nor_78_nl;
  assign { io_read_cfg_precision_rsc_svs_st_4_R14 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X14 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C14 [1:1] } = 0;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C15 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R15 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X15 ;
  assign io_read_cfg_precision_rsc_svs_st_4_C15 [0] = | mux_tmp_22_C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X15 [0] = | mux_tmp_22_X ;
  assign mux_tmp_22_T = io_read_cfg_precision_rsc_svs_st_4[0] ? ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} | mux_28_nl_T ) : ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} | nor_78_nl_T );
  assign mux_tmp_22_S = io_read_cfg_precision_rsc_svs_st_4[0] ? mux_28_nl_S : nor_78_nl_S ;
  assign io_read_cfg_precision_rsc_svs_st_4_R15 [0] = ( | (mux_tmp_22_R | ( mux_tmp_22_C & ( { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & mux_28_nl_T | { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & nor_78_nl_T )))) && mux_28_nl != nor_78_nl ;
  logic [0:0] mux_28_nl_C0 ;
  logic [0:0] mux_28_nl_R0 ;
  logic [0:0] mux_28_nl_X0 ;
  assign mux_28_nl_C0 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} ;
  assign mux_28_nl_R0 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & ( mux_tmp_22_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} & mux_tmp_22_C ));
  assign mux_28_nl_X0 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & mux_tmp_22_X ;
  logic [0:0] nor_78_nl_C0 ;
  logic [0:0] nor_78_nl_R0 ;
  logic [0:0] nor_78_nl_X0 ;
  assign nor_78_nl_C0 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} ;
  assign nor_78_nl_R0 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & ( mux_tmp_22_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} & mux_tmp_22_C ));
  assign nor_78_nl_X0 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & mux_tmp_22_X ;
  assign mux_28_nl = main_stage_v_2 ? or_37_nl : and_70_cse;
  logic [0:0] main_stage_v_2_C19 ;
  logic [0:0] main_stage_v_2_R19 ;
  logic [0:0] main_stage_v_2_X19 ;
  assign main_stage_v_2_C19 = | mux_28_nl_C ;
  assign main_stage_v_2_X19 = | mux_28_nl_X ;
  assign mux_28_nl_T = main_stage_v_2 ? ( { 1{ main_stage_v_2_T  }} | or_37_nl_T ) : ( { 1{ main_stage_v_2_T  }} | and_70_cse_T );
  assign mux_28_nl_S = main_stage_v_2 ? or_37_nl_S : and_70_cse_S ;
  assign main_stage_v_2_R19 = ( | (mux_28_nl_R | ( mux_28_nl_C & ( { 1{ main_stage_v_2 }} & or_37_nl_T | { 1{ !main_stage_v_2 }} & and_70_cse_T )))) && or_37_nl != and_70_cse ;
  logic [0:0] or_37_nl_C0 ;
  logic [0:0] or_37_nl_R0 ;
  logic [0:0] or_37_nl_X0 ;
  assign or_37_nl_C0 = { 1{ main_stage_v_2 }} ;
  assign or_37_nl_R0 = { 1{ main_stage_v_2 }} & ( mux_28_nl_R | ( { 1{ main_stage_v_2_T  }} & mux_28_nl_C ));
  assign or_37_nl_X0 = { 1{ main_stage_v_2 }} & mux_28_nl_X ;
  logic [0:0] and_70_cse_C2 ;
  logic [0:0] and_70_cse_R2 ;
  logic [0:0] and_70_cse_X2 ;
  assign and_70_cse_C2 = { 1{ !main_stage_v_2 }} ;
  assign and_70_cse_R2 = { 1{ !main_stage_v_2 }} & ( mux_28_nl_R | ( { 1{ main_stage_v_2_T  }} & mux_28_nl_C ));
  assign and_70_cse_X2 = { 1{ !main_stage_v_2 }} & mux_28_nl_X ;
  logic [5:0] fangyuan32;
  logic [5:0] fangyuan32_T ;
  logic [5:0] fangyuan32_R ;
  logic [5:0] fangyuan32_C ;
  logic [5:0] fangyuan32_X ;
  assign fangyuan32 = { reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm, reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm };
  assign fangyuan32_T = {  reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_T , reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_T  };
  logic [13:0] fangyuan32_S ;
  assign fangyuan32_S = 0 ;
  logic [1:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_R0 ;
  logic [1:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_X0 ;
  logic [1:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_C0 ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_R0 = fangyuan32_R [5:4] ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_X0 = fangyuan32_X [5:4] ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_C0 = fangyuan32_C [5:4] ;
  logic [3:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_R1 ;
  logic [3:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X1 ;
  logic [3:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_C1 ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_R1 = fangyuan32_R [3:0] ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X1 = fangyuan32_X [3:0] ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_C1 = fangyuan32_C [3:0] ;

  assign _0008_ = and_137_cse ? 6'b111111 : fangyuan32;
  logic [0:0] and_137_cse_C2 ;
  logic [0:0] and_137_cse_R2 ;
  logic [0:0] and_137_cse_X2 ;
  assign and_137_cse_C2 = | _0008__C ;
  assign and_137_cse_X2 = | _0008__X ;
  logic [5:0] fangyuan32_C0 ;
  logic [5:0] fangyuan32_R0 ;
  logic [5:0] fangyuan32_X0 ;
  assign fangyuan32_C0 = { 6{ !and_137_cse }};
  assign fangyuan32_R0 = { 6{ !and_137_cse }} & ( _0008__R | ( { 6{ and_137_cse_T  }} & _0008__C ));
  assign fangyuan32_X0 = { 6{ !and_137_cse }} & _0008__X ;
  assign _0008__T = and_137_cse ? { 6{ | and_137_cse_T  }} : ( { 6{ | and_137_cse_T  }} | fangyuan32_T );
  assign _0008__S = and_137_cse ? and_137_cse_S : fangyuan32_S ;
  assign and_137_cse_R2 = ( | (_0008__R | ( { 6{ !and_137_cse }} & fangyuan32_T & _0008__C ))) && 6'b111111 != fangyuan32 ;
  assign _0007_ = and_135_cse ? 6'b111111 : IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2;
  logic [0:0] and_135_cse_C3 ;
  logic [0:0] and_135_cse_R3 ;
  logic [0:0] and_135_cse_X3 ;
  assign and_135_cse_C3 = | _0007__C ;
  assign and_135_cse_X3 = | _0007__X ;
  logic [5:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_C0 ;
  logic [5:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_R0 ;
  logic [5:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_X0 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_C0 = { 6{ !and_135_cse }};
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_R0 = { 6{ !and_135_cse }} & ( _0007__R | ( { 6{ and_135_cse_T  }} & _0007__C ));
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_X0 = { 6{ !and_135_cse }} & _0007__X ;
  assign _0007__T = and_135_cse ? { 6{ | and_135_cse_T  }} : ( { 6{ | and_135_cse_T  }} | IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_T );
  assign _0007__S = and_135_cse ? and_135_cse_S : IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_S ;
  assign and_135_cse_R3 = ( | (_0007__R | ( { 6{ !and_135_cse }} & IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_T & _0007__C ))) && 6'b111111 != IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2 ;
  assign _0005_ = IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva ? 14'b11111111111111 : IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C2 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_R2 ;
  logic [0:0] IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X2 ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C2 = | _0005__C ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X2 = | _0005__X ;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_C0 ;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_R0 ;
  logic [13:0] IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_X0 ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_C0 = { 14{ !IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva }};
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_R0 = { 14{ !IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva }} & ( _0005__R | ( { 14{ IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_T  }} & _0005__C ));
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_X0 = { 14{ !IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva }} & _0005__X ;
  assign _0005__T = IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva ? { 14{ | IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_T  }} : ( { 14{ | IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_T  }} | IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_T );
  assign _0005__S = IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva ? IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_S : IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_S ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_R2 = ( | (_0005__R | ( { 14{ !IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva }} & IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_T & _0005__C ))) && 14'b11111111111111 != IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl ;
  assign _0004_ = _0545_ ? IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[14:1] : 14'b11111111111111;
  logic [0:0] _0545__C1 ;
  logic [0:0] _0545__R1 ;
  logic [0:0] _0545__X1 ;
  assign _0545__C1 = | _0004__C ;
  assign _0545__X1 = | _0004__X ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [14:1] = { 14{ _0545_ }} ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [14:1] = { 14{ _0545_ }} & ( _0004__R | ( { 14{ _0545__T  }} & _0004__C ));
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [14:1] = { 14{ _0545_ }} & _0004__X ;
  assign _0004__T = _0545_ ? ( { 14{ | _0545__T  }} | IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T [14:1] ) : { 14{ | _0545__T  }};
  assign _0004__S = _0545_ ? IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_S : _0545__S ;
  assign _0545__R1 = ( | (_0004__R | ( { 14{ _0545_ }} & IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T [14:1] & _0004__C ))) && IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[14:1] != 14'b11111111111111 ;
  assign mux_78_nl = or_112_cse ? nor_44_nl : mux_77_nl;
  logic [0:0] or_112_cse_C0 ;
  logic [0:0] or_112_cse_R0 ;
  logic [0:0] or_112_cse_X0 ;
  assign or_112_cse_C0 = | mux_78_nl_C ;
  assign or_112_cse_X0 = | mux_78_nl_X ;
  assign mux_78_nl_T = or_112_cse ? ( { 1{ or_112_cse_T  }} | nor_44_nl_T ) : ( { 1{ or_112_cse_T  }} | mux_77_nl_T );
  assign mux_78_nl_S = or_112_cse ? nor_44_nl_S : mux_77_nl_S ;
  assign or_112_cse_R0 = ( | (mux_78_nl_R | ( mux_78_nl_C & ( { 1{ or_112_cse }} & nor_44_nl_T | { 1{ !or_112_cse }} & mux_77_nl_T )))) && nor_44_nl != mux_77_nl ;
  logic [0:0] nor_44_nl_C0 ;
  logic [0:0] nor_44_nl_R0 ;
  logic [0:0] nor_44_nl_X0 ;
  assign nor_44_nl_C0 = { 1{ or_112_cse }} ;
  assign nor_44_nl_R0 = { 1{ or_112_cse }} & ( mux_78_nl_R | ( { 1{ or_112_cse_T  }} & mux_78_nl_C ));
  assign nor_44_nl_X0 = { 1{ or_112_cse }} & mux_78_nl_X ;
  logic [0:0] mux_77_nl_C0 ;
  logic [0:0] mux_77_nl_R0 ;
  logic [0:0] mux_77_nl_X0 ;
  assign mux_77_nl_C0 = { 1{ !or_112_cse }} ;
  assign mux_77_nl_R0 = { 1{ !or_112_cse }} & ( mux_78_nl_R | ( { 1{ or_112_cse_T  }} & mux_78_nl_C ));
  assign mux_77_nl_X0 = { 1{ !or_112_cse }} & mux_78_nl_X ;
  assign mux_77_nl = or_64_cse ? nor_10_cse : or_tmp_11;
  logic [0:0] or_64_cse_C2 ;
  logic [0:0] or_64_cse_R2 ;
  logic [0:0] or_64_cse_X2 ;
  assign or_64_cse_C2 = | mux_77_nl_C ;
  assign or_64_cse_X2 = | mux_77_nl_X ;
  assign mux_77_nl_T = or_64_cse ? ( { 1{ or_64_cse_T  }} | nor_10_cse_T ) : ( { 1{ or_64_cse_T  }} | or_tmp_11_T );
  assign mux_77_nl_S = or_64_cse ? nor_10_cse_S : or_tmp_11_S ;
  assign or_64_cse_R2 = ( | (mux_77_nl_R | ( mux_77_nl_C & ( { 1{ or_64_cse }} & nor_10_cse_T | { 1{ !or_64_cse }} & or_tmp_11_T )))) && nor_10_cse != or_tmp_11 ;
  logic [0:0] nor_10_cse_C10 ;
  logic [0:0] nor_10_cse_R10 ;
  logic [0:0] nor_10_cse_X10 ;
  assign nor_10_cse_C10 = { 1{ or_64_cse }} ;
  assign nor_10_cse_R10 = { 1{ or_64_cse }} & ( mux_77_nl_R | ( { 1{ or_64_cse_T  }} & mux_77_nl_C ));
  assign nor_10_cse_X10 = { 1{ or_64_cse }} & mux_77_nl_X ;
  logic [0:0] or_tmp_11_C3 ;
  logic [0:0] or_tmp_11_R3 ;
  logic [0:0] or_tmp_11_X3 ;
  assign or_tmp_11_C3 = { 1{ !or_64_cse }} ;
  assign or_tmp_11_R3 = { 1{ !or_64_cse }} & ( mux_77_nl_R | ( { 1{ or_64_cse_T  }} & mux_77_nl_C ));
  assign or_tmp_11_X3 = { 1{ !or_64_cse }} & mux_77_nl_X ;
  assign mux_76_nl = _0326_ ? or_tmp_17 : mux_tmp_66;
  logic [0:0] _0326__C1 ;
  logic [0:0] _0326__R1 ;
  logic [0:0] _0326__X1 ;
  assign _0326__C1 = | mux_76_nl_C ;
  assign _0326__X1 = | mux_76_nl_X ;
  assign mux_76_nl_T = _0326_ ? ( { 1{ _0326__T  }} | or_tmp_17_T ) : ( { 1{ _0326__T  }} | mux_tmp_66_T );
  assign mux_76_nl_S = _0326_ ? or_tmp_17_S : mux_tmp_66_S ;
  assign _0326__R1 = ( | (mux_76_nl_R | ( mux_76_nl_C & ( { 1{ _0326_ }} & or_tmp_17_T | { 1{ !_0326_ }} & mux_tmp_66_T )))) && or_tmp_17 != mux_tmp_66 ;
  logic [0:0] or_tmp_17_C1 ;
  logic [0:0] or_tmp_17_R1 ;
  logic [0:0] or_tmp_17_X1 ;
  assign or_tmp_17_C1 = { 1{ _0326_ }} ;
  assign or_tmp_17_R1 = { 1{ _0326_ }} & ( mux_76_nl_R | ( { 1{ _0326__T  }} & mux_76_nl_C ));
  assign or_tmp_17_X1 = { 1{ _0326_ }} & mux_76_nl_X ;
  logic [0:0] mux_tmp_66_C1 ;
  logic [0:0] mux_tmp_66_R1 ;
  logic [0:0] mux_tmp_66_X1 ;
  assign mux_tmp_66_C1 = { 1{ !_0326_ }} ;
  assign mux_tmp_66_R1 = { 1{ !_0326_ }} & ( mux_76_nl_R | ( { 1{ _0326__T  }} & mux_76_nl_C ));
  assign mux_tmp_66_X1 = { 1{ !_0326_ }} & mux_76_nl_X ;
  assign mux_72_nl = or_112_cse ? nor_46_nl : mux_71_nl;
  logic [0:0] or_112_cse_C1 ;
  logic [0:0] or_112_cse_R1 ;
  logic [0:0] or_112_cse_X1 ;
  assign or_112_cse_C1 = | mux_72_nl_C ;
  assign or_112_cse_X1 = | mux_72_nl_X ;
  assign mux_72_nl_T = or_112_cse ? ( { 1{ or_112_cse_T  }} | nor_46_nl_T ) : ( { 1{ or_112_cse_T  }} | mux_71_nl_T );
  assign mux_72_nl_S = or_112_cse ? nor_46_nl_S : mux_71_nl_S ;
  assign or_112_cse_R1 = ( | (mux_72_nl_R | ( mux_72_nl_C & ( { 1{ or_112_cse }} & nor_46_nl_T | { 1{ !or_112_cse }} & mux_71_nl_T )))) && nor_46_nl != mux_71_nl ;
  logic [0:0] nor_46_nl_C0 ;
  logic [0:0] nor_46_nl_R0 ;
  logic [0:0] nor_46_nl_X0 ;
  assign nor_46_nl_C0 = { 1{ or_112_cse }} ;
  assign nor_46_nl_R0 = { 1{ or_112_cse }} & ( mux_72_nl_R | ( { 1{ or_112_cse_T  }} & mux_72_nl_C ));
  assign nor_46_nl_X0 = { 1{ or_112_cse }} & mux_72_nl_X ;
  logic [0:0] mux_71_nl_C0 ;
  logic [0:0] mux_71_nl_R0 ;
  logic [0:0] mux_71_nl_X0 ;
  assign mux_71_nl_C0 = { 1{ !or_112_cse }} ;
  assign mux_71_nl_R0 = { 1{ !or_112_cse }} & ( mux_72_nl_R | ( { 1{ or_112_cse_T  }} & mux_72_nl_C ));
  assign mux_71_nl_X0 = { 1{ !or_112_cse }} & mux_72_nl_X ;
  assign mux_71_nl = or_28_cse ? or_2_cse : or_tmp_28;
  logic [0:0] or_28_cse_C8 ;
  logic [0:0] or_28_cse_R8 ;
  logic [0:0] or_28_cse_X8 ;
  assign or_28_cse_C8 = | mux_71_nl_C ;
  assign or_28_cse_X8 = | mux_71_nl_X ;
  assign mux_71_nl_T = or_28_cse ? ( { 1{ or_28_cse_T  }} | or_2_cse_T ) : ( { 1{ or_28_cse_T  }} | or_tmp_28_T );
  assign mux_71_nl_S = or_28_cse ? or_2_cse_S : or_tmp_28_S ;
  assign or_28_cse_R8 = ( | (mux_71_nl_R | ( mux_71_nl_C & ( { 1{ or_28_cse }} & or_2_cse_T | { 1{ !or_28_cse }} & or_tmp_28_T )))) && or_2_cse != or_tmp_28 ;
  logic [0:0] or_2_cse_C38 ;
  logic [0:0] or_2_cse_R38 ;
  logic [0:0] or_2_cse_X38 ;
  assign or_2_cse_C38 = { 1{ or_28_cse }} ;
  assign or_2_cse_R38 = { 1{ or_28_cse }} & ( mux_71_nl_R | ( { 1{ or_28_cse_T  }} & mux_71_nl_C ));
  assign or_2_cse_X38 = { 1{ or_28_cse }} & mux_71_nl_X ;
  logic [0:0] or_tmp_28_C1 ;
  logic [0:0] or_tmp_28_R1 ;
  logic [0:0] or_tmp_28_X1 ;
  assign or_tmp_28_C1 = { 1{ !or_28_cse }} ;
  assign or_tmp_28_R1 = { 1{ !or_28_cse }} & ( mux_71_nl_R | ( { 1{ or_28_cse_T  }} & mux_71_nl_C ));
  assign or_tmp_28_X1 = { 1{ !or_28_cse }} & mux_71_nl_X ;
  assign mux_70_nl = or_2_cse ? and_129_nl : nor_49_nl;
  logic [0:0] or_2_cse_C39 ;
  logic [0:0] or_2_cse_R39 ;
  logic [0:0] or_2_cse_X39 ;
  assign or_2_cse_C39 = | mux_70_nl_C ;
  assign or_2_cse_X39 = | mux_70_nl_X ;
  assign mux_70_nl_T = or_2_cse ? ( { 1{ or_2_cse_T  }} | and_129_nl_T ) : ( { 1{ or_2_cse_T  }} | nor_49_nl_T );
  assign mux_70_nl_S = or_2_cse ? and_129_nl_S : nor_49_nl_S ;
  assign or_2_cse_R39 = ( | (mux_70_nl_R | ( mux_70_nl_C & ( { 1{ or_2_cse }} & and_129_nl_T | { 1{ !or_2_cse }} & nor_49_nl_T )))) && and_129_nl != nor_49_nl ;
  logic [0:0] and_129_nl_C0 ;
  logic [0:0] and_129_nl_R0 ;
  logic [0:0] and_129_nl_X0 ;
  assign and_129_nl_C0 = { 1{ or_2_cse }} ;
  assign and_129_nl_R0 = { 1{ or_2_cse }} & ( mux_70_nl_R | ( { 1{ or_2_cse_T  }} & mux_70_nl_C ));
  assign and_129_nl_X0 = { 1{ or_2_cse }} & mux_70_nl_X ;
  logic [0:0] nor_49_nl_C0 ;
  logic [0:0] nor_49_nl_R0 ;
  logic [0:0] nor_49_nl_X0 ;
  assign nor_49_nl_C0 = { 1{ !or_2_cse }} ;
  assign nor_49_nl_R0 = { 1{ !or_2_cse }} & ( mux_70_nl_R | ( { 1{ or_2_cse_T  }} & mux_70_nl_C ));
  assign nor_49_nl_X0 = { 1{ !or_2_cse }} & mux_70_nl_X ;
  assign mux_66_nl = main_stage_v_1 ? mux_65_nl : or_100_nl;
  logic [0:0] main_stage_v_1_C16 ;
  logic [0:0] main_stage_v_1_R16 ;
  logic [0:0] main_stage_v_1_X16 ;
  assign main_stage_v_1_C16 = | mux_66_nl_C ;
  assign main_stage_v_1_X16 = | mux_66_nl_X ;
  assign mux_66_nl_T = main_stage_v_1 ? ( { 1{ main_stage_v_1_T  }} | mux_65_nl_T ) : ( { 1{ main_stage_v_1_T  }} | or_100_nl_T );
  assign mux_66_nl_S = main_stage_v_1 ? mux_65_nl_S : or_100_nl_S ;
  assign main_stage_v_1_R16 = ( | (mux_66_nl_R | ( mux_66_nl_C & ( { 1{ main_stage_v_1 }} & mux_65_nl_T | { 1{ !main_stage_v_1 }} & or_100_nl_T )))) && mux_65_nl != or_100_nl ;
  logic [0:0] mux_65_nl_C0 ;
  logic [0:0] mux_65_nl_R0 ;
  logic [0:0] mux_65_nl_X0 ;
  assign mux_65_nl_C0 = { 1{ main_stage_v_1 }} ;
  assign mux_65_nl_R0 = { 1{ main_stage_v_1 }} & ( mux_66_nl_R | ( { 1{ main_stage_v_1_T  }} & mux_66_nl_C ));
  assign mux_65_nl_X0 = { 1{ main_stage_v_1 }} & mux_66_nl_X ;
  logic [0:0] or_100_nl_C0 ;
  logic [0:0] or_100_nl_R0 ;
  logic [0:0] or_100_nl_X0 ;
  assign or_100_nl_C0 = { 1{ !main_stage_v_1 }} ;
  assign or_100_nl_R0 = { 1{ !main_stage_v_1 }} & ( mux_66_nl_R | ( { 1{ main_stage_v_1_T  }} & mux_66_nl_C ));
  assign or_100_nl_X0 = { 1{ !main_stage_v_1 }} & mux_66_nl_X ;
  assign mux_65_nl = or_2_cse ? or_7_cse : or_tmp_94;
  logic [0:0] or_2_cse_C40 ;
  logic [0:0] or_2_cse_R40 ;
  logic [0:0] or_2_cse_X40 ;
  assign or_2_cse_C40 = | mux_65_nl_C ;
  assign or_2_cse_X40 = | mux_65_nl_X ;
  assign mux_65_nl_T = or_2_cse ? ( { 1{ or_2_cse_T  }} | or_7_cse_T ) : ( { 1{ or_2_cse_T  }} | or_tmp_94_T );
  assign mux_65_nl_S = or_2_cse ? or_7_cse_S : or_tmp_94_S ;
  assign or_2_cse_R40 = ( | (mux_65_nl_R | ( mux_65_nl_C & ( { 1{ or_2_cse }} & or_7_cse_T | { 1{ !or_2_cse }} & or_tmp_94_T )))) && or_7_cse != or_tmp_94 ;
  logic [0:0] or_7_cse_C2 ;
  logic [0:0] or_7_cse_R2 ;
  logic [0:0] or_7_cse_X2 ;
  assign or_7_cse_C2 = { 1{ or_2_cse }} ;
  assign or_7_cse_R2 = { 1{ or_2_cse }} & ( mux_65_nl_R | ( { 1{ or_2_cse_T  }} & mux_65_nl_C ));
  assign or_7_cse_X2 = { 1{ or_2_cse }} & mux_65_nl_X ;
  logic [0:0] or_tmp_94_C2 ;
  logic [0:0] or_tmp_94_R2 ;
  logic [0:0] or_tmp_94_X2 ;
  assign or_tmp_94_C2 = { 1{ !or_2_cse }} ;
  assign or_tmp_94_R2 = { 1{ !or_2_cse }} & ( mux_65_nl_R | ( { 1{ or_2_cse_T  }} & mux_65_nl_C ));
  assign or_tmp_94_X2 = { 1{ !or_2_cse }} & mux_65_nl_X ;
  assign mux_84_tmp = nor_tmp_43 ? or_153_nl : and_dcpl_41;
  logic [0:0] nor_tmp_43_C23 ;
  logic [0:0] nor_tmp_43_R23 ;
  logic [0:0] nor_tmp_43_X23 ;
  assign nor_tmp_43_C23 = | mux_84_tmp_C ;
  assign nor_tmp_43_X23 = | mux_84_tmp_X ;
  assign mux_84_tmp_T = nor_tmp_43 ? ( { 1{ nor_tmp_43_T  }} | or_153_nl_T ) : ( { 1{ nor_tmp_43_T  }} | and_dcpl_41_T );
  assign mux_84_tmp_S = nor_tmp_43 ? or_153_nl_S : and_dcpl_41_S ;
  assign nor_tmp_43_R23 = ( | (mux_84_tmp_R | ( mux_84_tmp_C & ( { 1{ nor_tmp_43 }} & or_153_nl_T | { 1{ !nor_tmp_43 }} & and_dcpl_41_T )))) && or_153_nl != and_dcpl_41 ;
  logic [0:0] or_153_nl_C1 ;
  logic [0:0] or_153_nl_R1 ;
  logic [0:0] or_153_nl_X1 ;
  assign or_153_nl_C1 = { 1{ nor_tmp_43 }} ;
  assign or_153_nl_R1 = { 1{ nor_tmp_43 }} & ( mux_84_tmp_R | ( { 1{ nor_tmp_43_T  }} & mux_84_tmp_C ));
  assign or_153_nl_X1 = { 1{ nor_tmp_43 }} & mux_84_tmp_X ;
  logic [0:0] and_dcpl_41_C1 ;
  logic [0:0] and_dcpl_41_R1 ;
  logic [0:0] and_dcpl_41_X1 ;
  assign and_dcpl_41_C1 = { 1{ !nor_tmp_43 }} ;
  assign and_dcpl_41_R1 = { 1{ !nor_tmp_43 }} & ( mux_84_tmp_R | ( { 1{ nor_tmp_43_T  }} & mux_84_tmp_C ));
  assign and_dcpl_41_X1 = { 1{ !nor_tmp_43 }} & mux_84_tmp_X ;
  assign mux_57_nl = main_stage_v_3 ? or_tmp_71 : mux_tmp_41;
  logic [0:0] main_stage_v_3_C7 ;
  logic [0:0] main_stage_v_3_R7 ;
  logic [0:0] main_stage_v_3_X7 ;
  assign main_stage_v_3_C7 = | mux_57_nl_C ;
  assign main_stage_v_3_X7 = | mux_57_nl_X ;
  assign mux_57_nl_T = main_stage_v_3 ? ( { 1{ main_stage_v_3_T  }} | or_tmp_71_T ) : ( { 1{ main_stage_v_3_T  }} | mux_tmp_41_T );
  assign mux_57_nl_S = main_stage_v_3 ? or_tmp_71_S : mux_tmp_41_S ;
  assign main_stage_v_3_R7 = ( | (mux_57_nl_R | ( mux_57_nl_C & ( { 1{ main_stage_v_3 }} & or_tmp_71_T | { 1{ !main_stage_v_3 }} & mux_tmp_41_T )))) && or_tmp_71 != mux_tmp_41 ;
  logic [0:0] or_tmp_71_C0 ;
  logic [0:0] or_tmp_71_R0 ;
  logic [0:0] or_tmp_71_X0 ;
  assign or_tmp_71_C0 = { 1{ main_stage_v_3 }} ;
  assign or_tmp_71_R0 = { 1{ main_stage_v_3 }} & ( mux_57_nl_R | ( { 1{ main_stage_v_3_T  }} & mux_57_nl_C ));
  assign or_tmp_71_X0 = { 1{ main_stage_v_3 }} & mux_57_nl_X ;
  logic [0:0] mux_tmp_41_C1 ;
  logic [0:0] mux_tmp_41_R1 ;
  logic [0:0] mux_tmp_41_X1 ;
  assign mux_tmp_41_C1 = { 1{ !main_stage_v_3 }} ;
  assign mux_tmp_41_R1 = { 1{ !main_stage_v_3 }} & ( mux_57_nl_R | ( { 1{ main_stage_v_3_T  }} & mux_57_nl_C ));
  assign mux_tmp_41_X1 = { 1{ !main_stage_v_3 }} & mux_57_nl_X ;
  logic [5:0] fangyuan33;
  logic [5:0] fangyuan33_T ;
  logic [5:0] fangyuan33_R ;
  logic [5:0] fangyuan33_C ;
  logic [5:0] fangyuan33_X ;
  assign fangyuan33 = { 2'b00, FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl };
  assign fangyuan33_T = {  2'h0 , FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_T  };
  logic [13:0] fangyuan33_S ;
  assign fangyuan33_S = 0 ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_R0 ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_X0 ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_C0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_R0 = fangyuan33_R [3:0] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_X0 = fangyuan33_X [3:0] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_C0 = fangyuan33_C [3:0] ;

  assign IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm = mux_83_nl ? fangyuan33 : IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl;
  logic [0:0] mux_83_nl_C0 ;
  logic [0:0] mux_83_nl_R0 ;
  logic [0:0] mux_83_nl_X0 ;
  assign mux_83_nl_C0 = | IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_C ;
  assign mux_83_nl_X0 = | IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_T = mux_83_nl ? ( { 6{ mux_83_nl_T  }} | fangyuan33_T ) : ( { 6{ mux_83_nl_T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_T );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_S = mux_83_nl ? fangyuan33_S : IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_S ;
  assign mux_83_nl_R0 = ( | (IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_R | ( IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_C & ( { 6{ mux_83_nl }} & fangyuan33_T | { 6{ !mux_83_nl }} & IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_T )))) && fangyuan33 != IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl ;
  logic [5:0] fangyuan33_C0 ;
  logic [5:0] fangyuan33_R0 ;
  logic [5:0] fangyuan33_X0 ;
  assign fangyuan33_C0 = { 6{ mux_83_nl }} ;
  assign fangyuan33_R0 = { 6{ mux_83_nl }} & ( IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_R | ( { 6{ mux_83_nl_T  }} & IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_C ));
  assign fangyuan33_X0 = { 6{ mux_83_nl }} & IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_X ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_C0 ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_R0 ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_X0 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_C0 = { 6{ !mux_83_nl }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_R0 = { 6{ !mux_83_nl }} & ( IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_R | ( { 6{ mux_83_nl_T  }} & IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_X0 = { 6{ !mux_83_nl }} & IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_X ;
  assign mux_83_nl = io_read_cfg_precision_rsc_svs_st_6[1] ? or_152_nl : and_83_nl;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_6_C2 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_6_R2 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_6_X2 ;
  assign io_read_cfg_precision_rsc_svs_st_6_C2 [1] = | mux_83_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_6_X2 [1] = | mux_83_nl_X ;
  assign mux_83_nl_T = io_read_cfg_precision_rsc_svs_st_6[1] ? ( { 1{ io_read_cfg_precision_rsc_svs_st_6_T  [1] }} | or_152_nl_T ) : ( { 1{ io_read_cfg_precision_rsc_svs_st_6_T  [1] }} | and_83_nl_T );
  assign mux_83_nl_S = io_read_cfg_precision_rsc_svs_st_6[1] ? or_152_nl_S : and_83_nl_S ;
  assign io_read_cfg_precision_rsc_svs_st_6_R2 [1] = ( | (mux_83_nl_R | ( mux_83_nl_C & ( { 1{ io_read_cfg_precision_rsc_svs_st_6[1] }} & or_152_nl_T | { 1{ !io_read_cfg_precision_rsc_svs_st_6[1] }} & and_83_nl_T )))) && or_152_nl != and_83_nl ;
  logic [0:0] or_152_nl_C0 ;
  logic [0:0] or_152_nl_R0 ;
  logic [0:0] or_152_nl_X0 ;
  assign or_152_nl_C0 = { 1{ io_read_cfg_precision_rsc_svs_st_6[1] }} ;
  assign or_152_nl_R0 = { 1{ io_read_cfg_precision_rsc_svs_st_6[1] }} & ( mux_83_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_6_T  [1] }} & mux_83_nl_C ));
  assign or_152_nl_X0 = { 1{ io_read_cfg_precision_rsc_svs_st_6[1] }} & mux_83_nl_X ;
  logic [0:0] and_83_nl_C0 ;
  logic [0:0] and_83_nl_R0 ;
  logic [0:0] and_83_nl_X0 ;
  assign and_83_nl_C0 = { 1{ !io_read_cfg_precision_rsc_svs_st_6[1] }} ;
  assign and_83_nl_R0 = { 1{ !io_read_cfg_precision_rsc_svs_st_6[1] }} & ( mux_83_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_6_T  [1] }} & mux_83_nl_C ));
  assign and_83_nl_X0 = { 1{ !io_read_cfg_precision_rsc_svs_st_6[1] }} & mux_83_nl_X ;
  assign _0006_ = _0348_ ? IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[6:1] : 6'b111111;
  logic [0:0] _0348__C1 ;
  logic [0:0] _0348__R1 ;
  logic [0:0] _0348__X1 ;
  assign _0348__C1 = | _0006__C ;
  assign _0348__X1 = | _0006__X ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C1 [6:1] = { 6{ _0348_ }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R1 [6:1] = { 6{ _0348_ }} & ( _0006__R | ( { 6{ _0348__T  }} & _0006__C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X1 [6:1] = { 6{ _0348_ }} & _0006__X ;
  assign _0006__T = _0348_ ? ( { 6{ | _0348__T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [6:1] ) : { 6{ | _0348__T  }};
  assign _0006__S = _0348_ ? IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_S : _0348__S ;
  assign _0348__R1 = ( | (_0006__R | ( { 6{ _0348_ }} & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [6:1] & _0006__C ))) && IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[6:1] != 6'b111111 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 ? 4'b0000 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X3 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C3 = | FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X3 = | FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_X ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_C0 ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_R0 ;
  logic [3:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_C0 = { 4{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 }};
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_R0 = { 4{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 }} & ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_R | ( { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_T  }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_X0 = { 4{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_T = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 ? { 4{ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_T  }} : ( { 4{ | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_T );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_S = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R3 = ( | (FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_R | ( { 4{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_T & FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_C ))) && 4'b0000 != FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl ;
  logic [3:0] fangyuan34;
  logic [3:0] fangyuan34_T ;
  logic [3:0] fangyuan34_R ;
  logic [3:0] fangyuan34_C ;
  logic [3:0] fangyuan34_X ;
  assign fangyuan34 = { 3'b000, FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva[10] };
  assign fangyuan34_T = {  3'h0 , FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_T [10]  };
  logic [13:0] fangyuan34_S ;
  assign fangyuan34_S = 0 ;
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R0 [10:10] = fangyuan34_R [0:0] ;
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X0 [10:10] = fangyuan34_X [0:0] ;
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C0 [10:10] = fangyuan34_C [0:0] ;

  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 ? i_data_sva_2_14_0_1[13:10] : fangyuan34;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X3 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C3 = | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X3 = | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_T = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 ? ( { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T  }} | i_data_sva_2_14_0_1_T [13:10] ) : ( { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T  }} | fangyuan34_T );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_S = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 ? i_data_sva_2_14_0_1_S : fangyuan34_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R3 = ( | (FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_R | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_C & ( { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} & i_data_sva_2_14_0_1_T [13:10] | { 4{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} & fangyuan34_T )))) && i_data_sva_2_14_0_1[13:10] != fangyuan34 ;
  assign i_data_sva_2_14_0_1_C2 [13:10] = { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} ;
  assign i_data_sva_2_14_0_1_R2 [13:10] = { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} & ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_R | ( { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T  }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_C ));
  assign i_data_sva_2_14_0_1_X2 [13:10] = { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_X ;
  logic [3:0] fangyuan34_C0 ;
  logic [3:0] fangyuan34_R0 ;
  logic [3:0] fangyuan34_X0 ;
  assign fangyuan34_C0 = { 4{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} ;
  assign fangyuan34_R0 = { 4{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} & ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_R | ( { 4{ FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T  }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_C ));
  assign fangyuan34_X0 = { 4{ !FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_X ;
  assign mux_52_nl = io_read_cfg_precision_rsc_svs_st_5[0] ? nor_60_nl : mux_51_nl;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_C9 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_R9 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_X9 ;
  assign io_read_cfg_precision_rsc_svs_st_5_C9 [0] = | mux_52_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_5_X9 [0] = | mux_52_nl_X ;
  assign mux_52_nl_T = io_read_cfg_precision_rsc_svs_st_5[0] ? ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [0] }} | nor_60_nl_T ) : ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [0] }} | mux_51_nl_T );
  assign mux_52_nl_S = io_read_cfg_precision_rsc_svs_st_5[0] ? nor_60_nl_S : mux_51_nl_S ;
  assign io_read_cfg_precision_rsc_svs_st_5_R9 [0] = ( | (mux_52_nl_R | ( mux_52_nl_C & ( { 1{ io_read_cfg_precision_rsc_svs_st_5[0] }} & nor_60_nl_T | { 1{ !io_read_cfg_precision_rsc_svs_st_5[0] }} & mux_51_nl_T )))) && nor_60_nl != mux_51_nl ;
  logic [0:0] nor_60_nl_C0 ;
  logic [0:0] nor_60_nl_R0 ;
  logic [0:0] nor_60_nl_X0 ;
  assign nor_60_nl_C0 = { 1{ io_read_cfg_precision_rsc_svs_st_5[0] }} ;
  assign nor_60_nl_R0 = { 1{ io_read_cfg_precision_rsc_svs_st_5[0] }} & ( mux_52_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [0] }} & mux_52_nl_C ));
  assign nor_60_nl_X0 = { 1{ io_read_cfg_precision_rsc_svs_st_5[0] }} & mux_52_nl_X ;
  logic [0:0] mux_51_nl_C0 ;
  logic [0:0] mux_51_nl_R0 ;
  logic [0:0] mux_51_nl_X0 ;
  assign mux_51_nl_C0 = { 1{ !io_read_cfg_precision_rsc_svs_st_5[0] }} ;
  assign mux_51_nl_R0 = { 1{ !io_read_cfg_precision_rsc_svs_st_5[0] }} & ( mux_52_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [0] }} & mux_52_nl_C ));
  assign mux_51_nl_X0 = { 1{ !io_read_cfg_precision_rsc_svs_st_5[0] }} & mux_52_nl_X ;
  assign mux_51_nl = or_69_nl ? nor_61_nl : mux_50_nl;
  logic [0:0] or_69_nl_C3 ;
  logic [0:0] or_69_nl_R3 ;
  logic [0:0] or_69_nl_X3 ;
  assign or_69_nl_C3 = | mux_51_nl_C ;
  assign or_69_nl_X3 = | mux_51_nl_X ;
  assign mux_51_nl_T = or_69_nl ? ( { 1{ or_69_nl_T  }} | nor_61_nl_T ) : ( { 1{ or_69_nl_T  }} | mux_50_nl_T );
  assign mux_51_nl_S = or_69_nl ? nor_61_nl_S : mux_50_nl_S ;
  assign or_69_nl_R3 = ( | (mux_51_nl_R | ( mux_51_nl_C & ( { 1{ or_69_nl }} & nor_61_nl_T | { 1{ !or_69_nl }} & mux_50_nl_T )))) && nor_61_nl != mux_50_nl ;
  logic [0:0] nor_61_nl_C0 ;
  logic [0:0] nor_61_nl_R0 ;
  logic [0:0] nor_61_nl_X0 ;
  assign nor_61_nl_C0 = { 1{ or_69_nl }} ;
  assign nor_61_nl_R0 = { 1{ or_69_nl }} & ( mux_51_nl_R | ( { 1{ or_69_nl_T  }} & mux_51_nl_C ));
  assign nor_61_nl_X0 = { 1{ or_69_nl }} & mux_51_nl_X ;
  logic [0:0] mux_50_nl_C0 ;
  logic [0:0] mux_50_nl_R0 ;
  logic [0:0] mux_50_nl_X0 ;
  assign mux_50_nl_C0 = { 1{ !or_69_nl }} ;
  assign mux_50_nl_R0 = { 1{ !or_69_nl }} & ( mux_51_nl_R | ( { 1{ or_69_nl_T  }} & mux_51_nl_C ));
  assign mux_50_nl_X0 = { 1{ !or_69_nl }} & mux_51_nl_X ;
  assign mux_50_nl = io_read_cfg_precision_rsc_svs_st_5[1] ? nor_10_cse : or_tmp_71;
  assign io_read_cfg_precision_rsc_svs_st_5_C9 [1] = | mux_50_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_5_X9 [1] = | mux_50_nl_X ;
  assign mux_50_nl_T = io_read_cfg_precision_rsc_svs_st_5[1] ? ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [1] }} | nor_10_cse_T ) : ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [1] }} | or_tmp_71_T );
  assign mux_50_nl_S = io_read_cfg_precision_rsc_svs_st_5[1] ? nor_10_cse_S : or_tmp_71_S ;
  assign io_read_cfg_precision_rsc_svs_st_5_R9 [1] = ( | (mux_50_nl_R | ( mux_50_nl_C & ( { 1{ io_read_cfg_precision_rsc_svs_st_5[1] }} & nor_10_cse_T | { 1{ !io_read_cfg_precision_rsc_svs_st_5[1] }} & or_tmp_71_T )))) && nor_10_cse != or_tmp_71 ;
  logic [0:0] nor_10_cse_C11 ;
  logic [0:0] nor_10_cse_R11 ;
  logic [0:0] nor_10_cse_X11 ;
  assign nor_10_cse_C11 = { 1{ io_read_cfg_precision_rsc_svs_st_5[1] }} ;
  assign nor_10_cse_R11 = { 1{ io_read_cfg_precision_rsc_svs_st_5[1] }} & ( mux_50_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [1] }} & mux_50_nl_C ));
  assign nor_10_cse_X11 = { 1{ io_read_cfg_precision_rsc_svs_st_5[1] }} & mux_50_nl_X ;
  logic [0:0] or_tmp_71_C1 ;
  logic [0:0] or_tmp_71_R1 ;
  logic [0:0] or_tmp_71_X1 ;
  assign or_tmp_71_C1 = { 1{ !io_read_cfg_precision_rsc_svs_st_5[1] }} ;
  assign or_tmp_71_R1 = { 1{ !io_read_cfg_precision_rsc_svs_st_5[1] }} & ( mux_50_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [1] }} & mux_50_nl_C ));
  assign or_tmp_71_X1 = { 1{ !io_read_cfg_precision_rsc_svs_st_5[1] }} & mux_50_nl_X ;
  assign mux_39_nl = main_stage_v_1 ? or_tmp_28 : nor_73_nl;
  logic [0:0] main_stage_v_1_C17 ;
  logic [0:0] main_stage_v_1_R17 ;
  logic [0:0] main_stage_v_1_X17 ;
  assign main_stage_v_1_C17 = | mux_39_nl_C ;
  assign main_stage_v_1_X17 = | mux_39_nl_X ;
  assign mux_39_nl_T = main_stage_v_1 ? ( { 1{ main_stage_v_1_T  }} | or_tmp_28_T ) : ( { 1{ main_stage_v_1_T  }} | nor_73_nl_T );
  assign mux_39_nl_S = main_stage_v_1 ? or_tmp_28_S : nor_73_nl_S ;
  assign main_stage_v_1_R17 = ( | (mux_39_nl_R | ( mux_39_nl_C & ( { 1{ main_stage_v_1 }} & or_tmp_28_T | { 1{ !main_stage_v_1 }} & nor_73_nl_T )))) && or_tmp_28 != nor_73_nl ;
  logic [0:0] or_tmp_28_C2 ;
  logic [0:0] or_tmp_28_R2 ;
  logic [0:0] or_tmp_28_X2 ;
  assign or_tmp_28_C2 = { 1{ main_stage_v_1 }} ;
  assign or_tmp_28_R2 = { 1{ main_stage_v_1 }} & ( mux_39_nl_R | ( { 1{ main_stage_v_1_T  }} & mux_39_nl_C ));
  assign or_tmp_28_X2 = { 1{ main_stage_v_1 }} & mux_39_nl_X ;
  logic [0:0] nor_73_nl_C0 ;
  logic [0:0] nor_73_nl_R0 ;
  logic [0:0] nor_73_nl_X0 ;
  assign nor_73_nl_C0 = { 1{ !main_stage_v_1 }} ;
  assign nor_73_nl_R0 = { 1{ !main_stage_v_1 }} & ( mux_39_nl_R | ( { 1{ main_stage_v_1_T  }} & mux_39_nl_C ));
  assign nor_73_nl_X0 = { 1{ !main_stage_v_1 }} & mux_39_nl_X ;
  logic [13:0] fangyuan35;
  logic [13:0] fangyuan35_T ;
  logic [13:0] fangyuan35_R ;
  logic [13:0] fangyuan35_C ;
  logic [13:0] fangyuan35_X ;
  assign fangyuan35 = { 3'b000, FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0 };
  assign fangyuan35_T = {  3'h0 , FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_T  };
  logic [13:0] fangyuan35_S ;
  assign fangyuan35_S = 0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_R1 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_X1 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_C1 ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_R1 = fangyuan35_R [10:0] ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_X1 = fangyuan35_X [10:0] ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_C1 = fangyuan35_C [10:0] ;

  assign IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm = mux_82_nl ? fangyuan35 : IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0;
  logic [0:0] mux_82_nl_C0 ;
  logic [0:0] mux_82_nl_R0 ;
  logic [0:0] mux_82_nl_X0 ;
  assign mux_82_nl_C0 = | IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_C ;
  assign mux_82_nl_X0 = | IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_X ;
  assign IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_T = mux_82_nl ? ( { 14{ mux_82_nl_T  }} | fangyuan35_T ) : ( { 14{ mux_82_nl_T  }} | IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_T );
  assign IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_S = mux_82_nl ? fangyuan35_S : IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_S ;
  assign mux_82_nl_R0 = ( | (IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_R | ( IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_C & ( { 14{ mux_82_nl }} & fangyuan35_T | { 14{ !mux_82_nl }} & IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_T )))) && fangyuan35 != IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0 ;
  logic [13:0] fangyuan35_C0 ;
  logic [13:0] fangyuan35_R0 ;
  logic [13:0] fangyuan35_X0 ;
  assign fangyuan35_C0 = { 14{ mux_82_nl }} ;
  assign fangyuan35_R0 = { 14{ mux_82_nl }} & ( IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_R | ( { 14{ mux_82_nl_T  }} & IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_C ));
  assign fangyuan35_X0 = { 14{ mux_82_nl }} & IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_X ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_C1 ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_R1 ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_X1 ;
  assign IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_C1 = { 14{ !mux_82_nl }} ;
  assign IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_R1 = { 14{ !mux_82_nl }} & ( IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_R | ( { 14{ mux_82_nl_T  }} & IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_C ));
  assign IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_X1 = { 14{ !mux_82_nl }} & IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_X ;
  assign mux_82_nl = io_read_cfg_precision_rsc_svs_st_4[0] ? nor_95_nl : mux_81_nl;
  assign { io_read_cfg_precision_rsc_svs_st_4_R15 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X15 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C15 [1:1] } = 0;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C16 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R16 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X16 ;
  assign io_read_cfg_precision_rsc_svs_st_4_C16 [0] = | mux_82_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X16 [0] = | mux_82_nl_X ;
  assign mux_82_nl_T = io_read_cfg_precision_rsc_svs_st_4[0] ? ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} | nor_95_nl_T ) : ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} | mux_81_nl_T );
  assign mux_82_nl_S = io_read_cfg_precision_rsc_svs_st_4[0] ? nor_95_nl_S : mux_81_nl_S ;
  assign io_read_cfg_precision_rsc_svs_st_4_R16 [0] = ( | (mux_82_nl_R | ( mux_82_nl_C & ( { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & nor_95_nl_T | { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & mux_81_nl_T )))) && nor_95_nl != mux_81_nl ;
  logic [0:0] nor_95_nl_C0 ;
  logic [0:0] nor_95_nl_R0 ;
  logic [0:0] nor_95_nl_X0 ;
  assign nor_95_nl_C0 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} ;
  assign nor_95_nl_R0 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & ( mux_82_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} & mux_82_nl_C ));
  assign nor_95_nl_X0 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & mux_82_nl_X ;
  logic [0:0] mux_81_nl_C0 ;
  logic [0:0] mux_81_nl_R0 ;
  logic [0:0] mux_81_nl_X0 ;
  assign mux_81_nl_C0 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} ;
  assign mux_81_nl_R0 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & ( mux_82_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} & mux_82_nl_C ));
  assign mux_81_nl_X0 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & mux_82_nl_X ;
  assign mux_81_nl = io_read_cfg_precision_rsc_svs_st_5[0] ? or_2_cse : or_148_nl;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_C10 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_R10 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_X10 ;
  assign io_read_cfg_precision_rsc_svs_st_5_C10 [0] = | mux_81_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_5_X10 [0] = | mux_81_nl_X ;
  assign mux_81_nl_T = io_read_cfg_precision_rsc_svs_st_5[0] ? ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [0] }} | or_2_cse_T ) : ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [0] }} | or_148_nl_T );
  assign mux_81_nl_S = io_read_cfg_precision_rsc_svs_st_5[0] ? or_2_cse_S : or_148_nl_S ;
  assign io_read_cfg_precision_rsc_svs_st_5_R10 [0] = ( | (mux_81_nl_R | ( mux_81_nl_C & ( { 1{ io_read_cfg_precision_rsc_svs_st_5[0] }} & or_2_cse_T | { 1{ !io_read_cfg_precision_rsc_svs_st_5[0] }} & or_148_nl_T )))) && or_2_cse != or_148_nl ;
  logic [0:0] or_2_cse_C41 ;
  logic [0:0] or_2_cse_R41 ;
  logic [0:0] or_2_cse_X41 ;
  assign or_2_cse_C41 = { 1{ io_read_cfg_precision_rsc_svs_st_5[0] }} ;
  assign or_2_cse_R41 = { 1{ io_read_cfg_precision_rsc_svs_st_5[0] }} & ( mux_81_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [0] }} & mux_81_nl_C ));
  assign or_2_cse_X41 = { 1{ io_read_cfg_precision_rsc_svs_st_5[0] }} & mux_81_nl_X ;
  logic [0:0] or_148_nl_C0 ;
  logic [0:0] or_148_nl_R0 ;
  logic [0:0] or_148_nl_X0 ;
  assign or_148_nl_C0 = { 1{ !io_read_cfg_precision_rsc_svs_st_5[0] }} ;
  assign or_148_nl_R0 = { 1{ !io_read_cfg_precision_rsc_svs_st_5[0] }} & ( mux_81_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_5_T  [0] }} & mux_81_nl_C ));
  assign or_148_nl_X0 = { 1{ !io_read_cfg_precision_rsc_svs_st_5[0] }} & mux_81_nl_X ;
  assign mux_33_nl = nor_tmp_42 ? mux_tmp_22 : mux_32_nl;
  logic [0:0] nor_tmp_42_C14 ;
  logic [0:0] nor_tmp_42_R14 ;
  logic [0:0] nor_tmp_42_X14 ;
  assign nor_tmp_42_C14 = | mux_33_nl_C ;
  assign nor_tmp_42_X14 = | mux_33_nl_X ;
  assign mux_33_nl_T = nor_tmp_42 ? ( { 1{ nor_tmp_42_T  }} | mux_tmp_22_T ) : ( { 1{ nor_tmp_42_T  }} | mux_32_nl_T );
  assign mux_33_nl_S = nor_tmp_42 ? mux_tmp_22_S : mux_32_nl_S ;
  assign nor_tmp_42_R14 = ( | (mux_33_nl_R | ( mux_33_nl_C & ( { 1{ nor_tmp_42 }} & mux_tmp_22_T | { 1{ !nor_tmp_42 }} & mux_32_nl_T )))) && mux_tmp_22 != mux_32_nl ;
  logic [0:0] mux_tmp_22_C0 ;
  logic [0:0] mux_tmp_22_R0 ;
  logic [0:0] mux_tmp_22_X0 ;
  assign mux_tmp_22_C0 = { 1{ nor_tmp_42 }} ;
  assign mux_tmp_22_R0 = { 1{ nor_tmp_42 }} & ( mux_33_nl_R | ( { 1{ nor_tmp_42_T  }} & mux_33_nl_C ));
  assign mux_tmp_22_X0 = { 1{ nor_tmp_42 }} & mux_33_nl_X ;
  logic [0:0] mux_32_nl_C0 ;
  logic [0:0] mux_32_nl_R0 ;
  logic [0:0] mux_32_nl_X0 ;
  assign mux_32_nl_C0 = { 1{ !nor_tmp_42 }} ;
  assign mux_32_nl_R0 = { 1{ !nor_tmp_42 }} & ( mux_33_nl_R | ( { 1{ nor_tmp_42_T  }} & mux_33_nl_C ));
  assign mux_32_nl_X0 = { 1{ !nor_tmp_42 }} & mux_33_nl_X ;
  assign mux_32_nl = and_142_nl ? mux_tmp_22 : and_197_nl;
  logic [0:0] and_142_nl_C0 ;
  logic [0:0] and_142_nl_R0 ;
  logic [0:0] and_142_nl_X0 ;
  assign and_142_nl_C0 = | mux_32_nl_C ;
  assign and_142_nl_X0 = | mux_32_nl_X ;
  assign mux_32_nl_T = and_142_nl ? ( { 1{ and_142_nl_T  }} | mux_tmp_22_T ) : ( { 1{ and_142_nl_T  }} | and_197_nl_T );
  assign mux_32_nl_S = and_142_nl ? mux_tmp_22_S : and_197_nl_S ;
  assign and_142_nl_R0 = ( | (mux_32_nl_R | ( mux_32_nl_C & ( { 1{ and_142_nl }} & mux_tmp_22_T | { 1{ !and_142_nl }} & and_197_nl_T )))) && mux_tmp_22 != and_197_nl ;
  logic [0:0] mux_tmp_22_C1 ;
  logic [0:0] mux_tmp_22_R1 ;
  logic [0:0] mux_tmp_22_X1 ;
  assign mux_tmp_22_C1 = { 1{ and_142_nl }} ;
  assign mux_tmp_22_R1 = { 1{ and_142_nl }} & ( mux_32_nl_R | ( { 1{ and_142_nl_T  }} & mux_32_nl_C ));
  assign mux_tmp_22_X1 = { 1{ and_142_nl }} & mux_32_nl_X ;
  logic [0:0] and_197_nl_C0 ;
  logic [0:0] and_197_nl_R0 ;
  logic [0:0] and_197_nl_X0 ;
  assign and_197_nl_C0 = { 1{ !and_142_nl }} ;
  assign and_197_nl_R0 = { 1{ !and_142_nl }} & ( mux_32_nl_R | ( { 1{ and_142_nl_T  }} & mux_32_nl_C ));
  assign and_197_nl_X0 = { 1{ !and_142_nl }} & mux_32_nl_X ;
  logic [49:0] fangyuan36;
  logic [49:0] fangyuan36_T ;
  logic [49:0] fangyuan36_R ;
  logic [49:0] fangyuan36_C ;
  logic [49:0] fangyuan36_X ;
  assign fangyuan36 = { 8'b00000000, IntMulExt_26U_16U_42U_1_o_mul_nl };
  assign fangyuan36_T = {  8'h0 , IntMulExt_26U_16U_42U_1_o_mul_nl_T  };
  logic [13:0] fangyuan36_S ;
  assign fangyuan36_S = 0 ;
  logic [41:0] IntMulExt_26U_16U_42U_1_o_mul_nl_R0 ;
  logic [41:0] IntMulExt_26U_16U_42U_1_o_mul_nl_X0 ;
  logic [41:0] IntMulExt_26U_16U_42U_1_o_mul_nl_C0 ;
  assign IntMulExt_26U_16U_42U_1_o_mul_nl_R0 = fangyuan36_R [41:0] ;
  assign IntMulExt_26U_16U_42U_1_o_mul_nl_X0 = fangyuan36_X [41:0] ;
  assign IntMulExt_26U_16U_42U_1_o_mul_nl_C0 = fangyuan36_C [41:0] ;

  assign IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm = mux_80_nl ? IntShiftRightSat_50U_6U_16U_i_sva_mx0w0 : fangyuan36;
  logic [0:0] mux_80_nl_C0 ;
  logic [0:0] mux_80_nl_R0 ;
  logic [0:0] mux_80_nl_X0 ;
  assign mux_80_nl_C0 = | IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_C ;
  assign mux_80_nl_X0 = | IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_X ;
  assign IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_T = mux_80_nl ? ( { 50{ mux_80_nl_T  }} | IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_T ) : ( { 50{ mux_80_nl_T  }} | fangyuan36_T );
  assign IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_S = mux_80_nl ? IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_S : fangyuan36_S ;
  assign mux_80_nl_R0 = ( | (IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_R | ( IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_C & ( { 50{ mux_80_nl }} & IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_T | { 50{ !mux_80_nl }} & fangyuan36_T )))) && IntShiftRightSat_50U_6U_16U_i_sva_mx0w0 != fangyuan36 ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_C1 ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_R1 ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_X1 ;
  assign IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_C1 = { 50{ mux_80_nl }} ;
  assign IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_R1 = { 50{ mux_80_nl }} & ( IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_R | ( { 50{ mux_80_nl_T  }} & IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_C ));
  assign IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_X1 = { 50{ mux_80_nl }} & IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_X ;
  logic [49:0] fangyuan36_C0 ;
  logic [49:0] fangyuan36_R0 ;
  logic [49:0] fangyuan36_X0 ;
  assign fangyuan36_C0 = { 50{ !mux_80_nl }} ;
  assign fangyuan36_R0 = { 50{ !mux_80_nl }} & ( IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_R | ( { 50{ mux_80_nl_T  }} & IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_C ));
  assign fangyuan36_X0 = { 50{ !mux_80_nl }} & IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_X ;
  assign mux_80_nl = io_read_cfg_precision_rsc_svs_st_4[0] ? or_144_nl : nor_43_nl;
  assign { io_read_cfg_precision_rsc_svs_st_4_R16 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X16 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C16 [1:1] } = 0;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C17 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R17 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X17 ;
  assign io_read_cfg_precision_rsc_svs_st_4_C17 [0] = | mux_80_nl_C ;
  assign io_read_cfg_precision_rsc_svs_st_4_X17 [0] = | mux_80_nl_X ;
  assign mux_80_nl_T = io_read_cfg_precision_rsc_svs_st_4[0] ? ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} | or_144_nl_T ) : ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} | nor_43_nl_T );
  assign mux_80_nl_S = io_read_cfg_precision_rsc_svs_st_4[0] ? or_144_nl_S : nor_43_nl_S ;
  assign io_read_cfg_precision_rsc_svs_st_4_R17 [0] = ( | (mux_80_nl_R | ( mux_80_nl_C & ( { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & or_144_nl_T | { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & nor_43_nl_T )))) && or_144_nl != nor_43_nl ;
  logic [0:0] or_144_nl_C1 ;
  logic [0:0] or_144_nl_R1 ;
  logic [0:0] or_144_nl_X1 ;
  assign or_144_nl_C1 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} ;
  assign or_144_nl_R1 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & ( mux_80_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} & mux_80_nl_C ));
  assign or_144_nl_X1 = { 1{ io_read_cfg_precision_rsc_svs_st_4[0] }} & mux_80_nl_X ;
  logic [0:0] nor_43_nl_C0 ;
  logic [0:0] nor_43_nl_R0 ;
  logic [0:0] nor_43_nl_X0 ;
  assign nor_43_nl_C0 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} ;
  assign nor_43_nl_R0 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & ( mux_80_nl_R | ( { 1{ io_read_cfg_precision_rsc_svs_st_4_T  [0] }} & mux_80_nl_C ));
  assign nor_43_nl_X0 = { 1{ !io_read_cfg_precision_rsc_svs_st_4[0] }} & mux_80_nl_X ;
  assign _0015_ = _0172_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5] : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs;
  logic [0:0] _0172__C0 ;
  logic [0:0] _0172__R0 ;
  logic [0:0] _0172__X0 ;
  assign _0172__C0 = | _0015__C ;
  assign _0172__X0 = | _0015__X ;
  assign _0015__T = _0172_ ? ( { 1{ _0172__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T [5] ) : ( { 1{ _0172__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_T );
  assign _0015__S = _0172_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_S ;
  assign _0172__R0 = ( | (_0015__R | ( _0015__C & ( { 1{ _0172_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T [5] | { 1{ !_0172_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_T )))) && FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5] != FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs ;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R2 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R2 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R2 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R2 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R2 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X2 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X2 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X2 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X2 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X2 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C2 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C2 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C2 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C2 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C2 [4] } = 0;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C3 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R3 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X3 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C3 [5] = { 1{ _0172_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R3 [5] = { 1{ _0172_ }} & ( _0015__R | ( { 1{ _0172__T  }} & _0015__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X3 [5] = { 1{ _0172_ }} & _0015__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_C0 = { 1{ !_0172_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_R0 = { 1{ !_0172_ }} & ( _0015__R | ( { 1{ _0172__T  }} & _0015__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_X0 = { 1{ !_0172_ }} & _0015__X ;
  assign _0010_ = _0171_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6] : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs;
  logic [0:0] _0171__C0 ;
  logic [0:0] _0171__R0 ;
  logic [0:0] _0171__X0 ;
  assign _0171__C0 = | _0010__C ;
  assign _0171__X0 = | _0010__X ;
  assign _0010__T = _0171_ ? ( { 1{ _0171__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_T [6] ) : ( { 1{ _0171__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_T );
  assign _0010__S = _0171_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_S ;
  assign _0171__R0 = ( | (_0010__R | ( _0010__C & ( { 1{ _0171_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_T [6] | { 1{ !_0171_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_T )))) && FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6] != FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C0 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R0 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C0 [6] = { 1{ _0171_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R0 [6] = { 1{ _0171_ }} & ( _0010__R | ( { 1{ _0171__T  }} & _0010__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X0 [6] = { 1{ _0171_ }} & _0010__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_C0 = { 1{ !_0171_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_R0 = { 1{ !_0171_ }} & ( _0010__R | ( { 1{ _0171__T  }} & _0010__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_X0 = { 1{ !_0171_ }} & _0010__X ;
  assign _0048_ = IntSubExt_25U_25U_26U_1_o_and_cse ? nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2 : IntSubExt_25U_25U_26U_1_o_acc_itm_2;
  logic [0:0] IntSubExt_25U_25U_26U_1_o_and_cse_C0 ;
  logic [0:0] IntSubExt_25U_25U_26U_1_o_and_cse_R0 ;
  logic [0:0] IntSubExt_25U_25U_26U_1_o_and_cse_X0 ;
  assign IntSubExt_25U_25U_26U_1_o_and_cse_C0 = | _0048__C ;
  assign IntSubExt_25U_25U_26U_1_o_and_cse_X0 = | _0048__X ;
  assign _0048__T = IntSubExt_25U_25U_26U_1_o_and_cse ? ( { 26{ IntSubExt_25U_25U_26U_1_o_and_cse_T  }} | nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_T ) : ( { 26{ IntSubExt_25U_25U_26U_1_o_and_cse_T  }} | IntSubExt_25U_25U_26U_1_o_acc_itm_2_T );
  assign _0048__S = IntSubExt_25U_25U_26U_1_o_and_cse ? nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_S : IntSubExt_25U_25U_26U_1_o_acc_itm_2_S ;
  assign IntSubExt_25U_25U_26U_1_o_and_cse_R0 = ( | (_0048__R | ( _0048__C & ( { 26{ IntSubExt_25U_25U_26U_1_o_and_cse }} & nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_T | { 26{ !IntSubExt_25U_25U_26U_1_o_and_cse }} & IntSubExt_25U_25U_26U_1_o_acc_itm_2_T )))) && nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2 != IntSubExt_25U_25U_26U_1_o_acc_itm_2 ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_C0 ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_R0 ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_X0 ;
  assign nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_C0 = { 26{ IntSubExt_25U_25U_26U_1_o_and_cse }} ;
  assign nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_R0 = { 26{ IntSubExt_25U_25U_26U_1_o_and_cse }} & ( _0048__R | ( { 26{ IntSubExt_25U_25U_26U_1_o_and_cse_T  }} & _0048__C ));
  assign nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_X0 = { 26{ IntSubExt_25U_25U_26U_1_o_and_cse }} & _0048__X ;
  logic [25:0] IntSubExt_25U_25U_26U_1_o_acc_itm_2_C1 ;
  logic [25:0] IntSubExt_25U_25U_26U_1_o_acc_itm_2_R1 ;
  logic [25:0] IntSubExt_25U_25U_26U_1_o_acc_itm_2_X1 ;
  assign IntSubExt_25U_25U_26U_1_o_acc_itm_2_C1 = { 26{ !IntSubExt_25U_25U_26U_1_o_and_cse }} ;
  assign IntSubExt_25U_25U_26U_1_o_acc_itm_2_R1 = { 26{ !IntSubExt_25U_25U_26U_1_o_and_cse }} & ( _0048__R | ( { 26{ IntSubExt_25U_25U_26U_1_o_and_cse_T  }} & _0048__C ));
  assign IntSubExt_25U_25U_26U_1_o_acc_itm_2_X1 = { 26{ !IntSubExt_25U_25U_26U_1_o_and_cse }} & _0048__X ;
  assign _0049_ = IntSubExt_25U_25U_26U_1_o_and_cse ? nl_IntSubExt_25U_25U_26U_o_acc_itm_2 : IntSubExt_25U_25U_26U_o_acc_itm_2;
  logic [0:0] IntSubExt_25U_25U_26U_1_o_and_cse_C1 ;
  logic [0:0] IntSubExt_25U_25U_26U_1_o_and_cse_R1 ;
  logic [0:0] IntSubExt_25U_25U_26U_1_o_and_cse_X1 ;
  assign IntSubExt_25U_25U_26U_1_o_and_cse_C1 = | _0049__C ;
  assign IntSubExt_25U_25U_26U_1_o_and_cse_X1 = | _0049__X ;
  assign _0049__T = IntSubExt_25U_25U_26U_1_o_and_cse ? ( { 26{ IntSubExt_25U_25U_26U_1_o_and_cse_T  }} | nl_IntSubExt_25U_25U_26U_o_acc_itm_2_T ) : ( { 26{ IntSubExt_25U_25U_26U_1_o_and_cse_T  }} | IntSubExt_25U_25U_26U_o_acc_itm_2_T );
  assign _0049__S = IntSubExt_25U_25U_26U_1_o_and_cse ? nl_IntSubExt_25U_25U_26U_o_acc_itm_2_S : IntSubExt_25U_25U_26U_o_acc_itm_2_S ;
  assign IntSubExt_25U_25U_26U_1_o_and_cse_R1 = ( | (_0049__R | ( _0049__C & ( { 26{ IntSubExt_25U_25U_26U_1_o_and_cse }} & nl_IntSubExt_25U_25U_26U_o_acc_itm_2_T | { 26{ !IntSubExt_25U_25U_26U_1_o_and_cse }} & IntSubExt_25U_25U_26U_o_acc_itm_2_T )))) && nl_IntSubExt_25U_25U_26U_o_acc_itm_2 != IntSubExt_25U_25U_26U_o_acc_itm_2 ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_o_acc_itm_2_C0 ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_o_acc_itm_2_R0 ;
  logic [25:0] nl_IntSubExt_25U_25U_26U_o_acc_itm_2_X0 ;
  assign nl_IntSubExt_25U_25U_26U_o_acc_itm_2_C0 = { 26{ IntSubExt_25U_25U_26U_1_o_and_cse }} ;
  assign nl_IntSubExt_25U_25U_26U_o_acc_itm_2_R0 = { 26{ IntSubExt_25U_25U_26U_1_o_and_cse }} & ( _0049__R | ( { 26{ IntSubExt_25U_25U_26U_1_o_and_cse_T  }} & _0049__C ));
  assign nl_IntSubExt_25U_25U_26U_o_acc_itm_2_X0 = { 26{ IntSubExt_25U_25U_26U_1_o_and_cse }} & _0049__X ;
  logic [25:0] IntSubExt_25U_25U_26U_o_acc_itm_2_C1 ;
  logic [25:0] IntSubExt_25U_25U_26U_o_acc_itm_2_R1 ;
  logic [25:0] IntSubExt_25U_25U_26U_o_acc_itm_2_X1 ;
  assign IntSubExt_25U_25U_26U_o_acc_itm_2_C1 = { 26{ !IntSubExt_25U_25U_26U_1_o_and_cse }} ;
  assign IntSubExt_25U_25U_26U_o_acc_itm_2_R1 = { 26{ !IntSubExt_25U_25U_26U_1_o_and_cse }} & ( _0049__R | ( { 26{ IntSubExt_25U_25U_26U_1_o_and_cse_T  }} & _0049__C ));
  assign IntSubExt_25U_25U_26U_o_acc_itm_2_X1 = { 26{ !IntSubExt_25U_25U_26U_1_o_and_cse }} & _0049__X ;
  assign _0054_ = IntSubExt_25U_25U_26U_1_o_and_cse ? cfg_mul_in_rsci_d : cfg_mul_in_1_sva_3;
  logic [0:0] IntSubExt_25U_25U_26U_1_o_and_cse_C2 ;
  logic [0:0] IntSubExt_25U_25U_26U_1_o_and_cse_R2 ;
  logic [0:0] IntSubExt_25U_25U_26U_1_o_and_cse_X2 ;
  assign IntSubExt_25U_25U_26U_1_o_and_cse_C2 = | _0054__C ;
  assign IntSubExt_25U_25U_26U_1_o_and_cse_X2 = | _0054__X ;
  assign _0054__T = IntSubExt_25U_25U_26U_1_o_and_cse ? ( { 16{ IntSubExt_25U_25U_26U_1_o_and_cse_T  }} | cfg_mul_in_rsci_d_T ) : ( { 16{ IntSubExt_25U_25U_26U_1_o_and_cse_T  }} | cfg_mul_in_1_sva_3_T );
  assign _0054__S = IntSubExt_25U_25U_26U_1_o_and_cse ? cfg_mul_in_rsci_d_S : cfg_mul_in_1_sva_3_S ;
  assign IntSubExt_25U_25U_26U_1_o_and_cse_R2 = ( | (_0054__R | ( _0054__C & ( { 16{ IntSubExt_25U_25U_26U_1_o_and_cse }} & cfg_mul_in_rsci_d_T | { 16{ !IntSubExt_25U_25U_26U_1_o_and_cse }} & cfg_mul_in_1_sva_3_T )))) && cfg_mul_in_rsci_d != cfg_mul_in_1_sva_3 ;
  logic [15:0] cfg_mul_in_rsci_d_C1 ;
  logic [15:0] cfg_mul_in_rsci_d_R1 ;
  logic [15:0] cfg_mul_in_rsci_d_X1 ;
  assign cfg_mul_in_rsci_d_C1 = { 16{ IntSubExt_25U_25U_26U_1_o_and_cse }} ;
  assign cfg_mul_in_rsci_d_R1 = { 16{ IntSubExt_25U_25U_26U_1_o_and_cse }} & ( _0054__R | ( { 16{ IntSubExt_25U_25U_26U_1_o_and_cse_T  }} & _0054__C ));
  assign cfg_mul_in_rsci_d_X1 = { 16{ IntSubExt_25U_25U_26U_1_o_and_cse }} & _0054__X ;
  logic [15:0] cfg_mul_in_1_sva_3_C2 ;
  logic [15:0] cfg_mul_in_1_sva_3_R2 ;
  logic [15:0] cfg_mul_in_1_sva_3_X2 ;
  assign cfg_mul_in_1_sva_3_C2 = { 16{ !IntSubExt_25U_25U_26U_1_o_and_cse }} ;
  assign cfg_mul_in_1_sva_3_R2 = { 16{ !IntSubExt_25U_25U_26U_1_o_and_cse }} & ( _0054__R | ( { 16{ IntSubExt_25U_25U_26U_1_o_and_cse_T  }} & _0054__C ));
  assign cfg_mul_in_1_sva_3_X2 = { 16{ !IntSubExt_25U_25U_26U_1_o_and_cse }} & _0054__X ;
  assign _0050_ = IsNaN_6U_10U_and_cse ? _0301_ : IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2;
  logic [0:0] IsNaN_6U_10U_and_cse_C0 ;
  logic [0:0] IsNaN_6U_10U_and_cse_R0 ;
  logic [0:0] IsNaN_6U_10U_and_cse_X0 ;
  assign IsNaN_6U_10U_and_cse_C0 = | _0050__C ;
  assign IsNaN_6U_10U_and_cse_X0 = | _0050__X ;
  assign _0050__T = IsNaN_6U_10U_and_cse ? ( { 1{ IsNaN_6U_10U_and_cse_T  }} | _0301__T ) : ( { 1{ IsNaN_6U_10U_and_cse_T  }} | IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_T );
  assign _0050__S = IsNaN_6U_10U_and_cse ? _0301__S : IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_S ;
  assign IsNaN_6U_10U_and_cse_R0 = ( | (_0050__R | ( _0050__C & ( { 1{ IsNaN_6U_10U_and_cse }} & _0301__T | { 1{ !IsNaN_6U_10U_and_cse }} & IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_T )))) && _0301_ != IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2 ;
  logic [0:0] _0301__C0 ;
  logic [0:0] _0301__R0 ;
  logic [0:0] _0301__X0 ;
  assign _0301__C0 = { 1{ IsNaN_6U_10U_and_cse }} ;
  assign _0301__R0 = { 1{ IsNaN_6U_10U_and_cse }} & ( _0050__R | ( { 1{ IsNaN_6U_10U_and_cse_T  }} & _0050__C ));
  assign _0301__X0 = { 1{ IsNaN_6U_10U_and_cse }} & _0050__X ;
  logic [0:0] IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_C1 ;
  logic [0:0] IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_R1 ;
  logic [0:0] IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_X1 ;
  assign IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_C1 = { 1{ !IsNaN_6U_10U_and_cse }} ;
  assign IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_R1 = { 1{ !IsNaN_6U_10U_and_cse }} & ( _0050__R | ( { 1{ IsNaN_6U_10U_and_cse_T  }} & _0050__C ));
  assign IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_X1 = { 1{ !IsNaN_6U_10U_and_cse }} & _0050__X ;
  assign _0053_ = IsNaN_6U_10U_and_cse ? _0300_ : IsNaN_6U_10U_nor_itm_2;
  logic [0:0] IsNaN_6U_10U_and_cse_C1 ;
  logic [0:0] IsNaN_6U_10U_and_cse_R1 ;
  logic [0:0] IsNaN_6U_10U_and_cse_X1 ;
  assign IsNaN_6U_10U_and_cse_C1 = | _0053__C ;
  assign IsNaN_6U_10U_and_cse_X1 = | _0053__X ;
  assign _0053__T = IsNaN_6U_10U_and_cse ? ( { 1{ IsNaN_6U_10U_and_cse_T  }} | _0300__T ) : ( { 1{ IsNaN_6U_10U_and_cse_T  }} | IsNaN_6U_10U_nor_itm_2_T );
  assign _0053__S = IsNaN_6U_10U_and_cse ? _0300__S : IsNaN_6U_10U_nor_itm_2_S ;
  assign IsNaN_6U_10U_and_cse_R1 = ( | (_0053__R | ( _0053__C & ( { 1{ IsNaN_6U_10U_and_cse }} & _0300__T | { 1{ !IsNaN_6U_10U_and_cse }} & IsNaN_6U_10U_nor_itm_2_T )))) && _0300_ != IsNaN_6U_10U_nor_itm_2 ;
  logic [0:0] _0300__C0 ;
  logic [0:0] _0300__R0 ;
  logic [0:0] _0300__X0 ;
  assign _0300__C0 = { 1{ IsNaN_6U_10U_and_cse }} ;
  assign _0300__R0 = { 1{ IsNaN_6U_10U_and_cse }} & ( _0053__R | ( { 1{ IsNaN_6U_10U_and_cse_T  }} & _0053__C ));
  assign _0300__X0 = { 1{ IsNaN_6U_10U_and_cse }} & _0053__X ;
  logic [0:0] IsNaN_6U_10U_nor_itm_2_C1 ;
  logic [0:0] IsNaN_6U_10U_nor_itm_2_R1 ;
  logic [0:0] IsNaN_6U_10U_nor_itm_2_X1 ;
  assign IsNaN_6U_10U_nor_itm_2_C1 = { 1{ !IsNaN_6U_10U_and_cse }} ;
  assign IsNaN_6U_10U_nor_itm_2_R1 = { 1{ !IsNaN_6U_10U_and_cse }} & ( _0053__R | ( { 1{ IsNaN_6U_10U_and_cse_T  }} & _0053__C ));
  assign IsNaN_6U_10U_nor_itm_2_X1 = { 1{ !IsNaN_6U_10U_and_cse }} & _0053__X ;
  assign _0097_ = and_92_rgt ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6];
  logic [0:0] and_92_rgt_C1 ;
  logic [0:0] and_92_rgt_R1 ;
  logic [0:0] and_92_rgt_X1 ;
  assign and_92_rgt_C1 = | _0097__C ;
  assign and_92_rgt_X1 = | _0097__X ;
  assign _0097__T = and_92_rgt ? ( { 1{ and_92_rgt_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_T ) : ( { 1{ and_92_rgt_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_T [6] );
  assign _0097__S = and_92_rgt ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_S ;
  assign and_92_rgt_R1 = ( | (_0097__R | ( _0097__C & ( { 1{ and_92_rgt }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_T | { 1{ !and_92_rgt }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_T [6] )))) && FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs != FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6] ;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R0 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R0 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R0 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R0 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R0 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R0 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X0 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X0 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X0 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X0 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X0 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X0 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C0 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C0 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C0 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C0 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C0 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C0 [5] } = 0;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_X1 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_C1 = { 1{ and_92_rgt }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_R1 = { 1{ and_92_rgt }} & ( _0097__R | ( { 1{ and_92_rgt_T  }} & _0097__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_X1 = { 1{ and_92_rgt }} & _0097__X ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C1 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R1 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X1 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C1 [6] = { 1{ !and_92_rgt }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R1 [6] = { 1{ !and_92_rgt }} & ( _0097__R | ( { 1{ and_92_rgt_T  }} & _0097__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X1 [6] = { 1{ !and_92_rgt }} & _0097__X ;
  assign _0011_ = _0170_ ? _0097_ : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3;
  logic [0:0] _0170__C0 ;
  logic [0:0] _0170__R0 ;
  logic [0:0] _0170__X0 ;
  assign _0170__C0 = | _0011__C ;
  assign _0170__X0 = | _0011__X ;
  assign _0011__T = _0170_ ? ( { 1{ _0170__T  }} | _0097__T ) : ( { 1{ _0170__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_T );
  assign _0011__S = _0170_ ? _0097__S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_S ;
  assign _0170__R0 = ( | (_0011__R | ( _0011__C & ( { 1{ _0170_ }} & _0097__T | { 1{ !_0170_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_T )))) && _0097_ != FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3 ;
  logic [0:0] _0097__C0 ;
  logic [0:0] _0097__R0 ;
  logic [0:0] _0097__X0 ;
  assign _0097__C0 = { 1{ _0170_ }} ;
  assign _0097__R0 = { 1{ _0170_ }} & ( _0011__R | ( { 1{ _0170__T  }} & _0011__C ));
  assign _0097__X0 = { 1{ _0170_ }} & _0011__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X2 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C2 = { 1{ !_0170_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R2 = { 1{ !_0170_ }} & ( _0011__R | ( { 1{ _0170__T  }} & _0011__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X2 = { 1{ !_0170_ }} & _0011__X ;
  assign _0096_ = and_89_rgt ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  logic [0:0] and_89_rgt_C1 ;
  logic [0:0] and_89_rgt_R1 ;
  logic [0:0] and_89_rgt_X1 ;
  assign and_89_rgt_C1 = | _0096__C ;
  assign and_89_rgt_X1 = | _0096__X ;
  assign _0096__T = and_89_rgt ? ( { 1{ and_89_rgt_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_T ) : ( { 1{ and_89_rgt_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T [5] );
  assign _0096__S = and_89_rgt ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_S ;
  assign and_89_rgt_R1 = ( | (_0096__R | ( _0096__C & ( { 1{ and_89_rgt }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_T | { 1{ !and_89_rgt }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T [5] )))) && FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs != FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5] ;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R3 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R3 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R3 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R3 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R3 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X3 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X3 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X3 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X3 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X3 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C3 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C3 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C3 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C3 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C3 [4] } = 0;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_X1 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_C1 = { 1{ and_89_rgt }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_R1 = { 1{ and_89_rgt }} & ( _0096__R | ( { 1{ and_89_rgt_T  }} & _0096__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_X1 = { 1{ and_89_rgt }} & _0096__X ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C4 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R4 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X4 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C4 [5] = { 1{ !and_89_rgt }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R4 [5] = { 1{ !and_89_rgt }} & ( _0096__R | ( { 1{ and_89_rgt_T  }} & _0096__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X4 [5] = { 1{ !and_89_rgt }} & _0096__X ;
  assign _0016_ = _0167_ ? _0096_ : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3;
  logic [0:0] _0167__C0 ;
  logic [0:0] _0167__R0 ;
  logic [0:0] _0167__X0 ;
  assign _0167__C0 = | _0016__C ;
  assign _0167__X0 = | _0016__X ;
  assign _0016__T = _0167_ ? ( { 1{ _0167__T  }} | _0096__T ) : ( { 1{ _0167__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_T );
  assign _0016__S = _0167_ ? _0096__S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_S ;
  assign _0167__R0 = ( | (_0016__R | ( _0016__C & ( { 1{ _0167_ }} & _0096__T | { 1{ !_0167_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_T )))) && _0096_ != FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3 ;
  logic [0:0] _0096__C0 ;
  logic [0:0] _0096__R0 ;
  logic [0:0] _0096__X0 ;
  assign _0096__C0 = { 1{ _0167_ }} ;
  assign _0096__R0 = { 1{ _0167_ }} & ( _0016__R | ( { 1{ _0167__T  }} & _0016__C ));
  assign _0096__X0 = { 1{ _0167_ }} & _0016__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X2 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C2 = { 1{ !_0167_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R2 = { 1{ !_0167_ }} & ( _0016__R | ( { 1{ _0167__T  }} & _0016__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X2 = { 1{ !_0167_ }} & _0016__X ;
  assign _0020_ = _0164_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6] : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4;
  logic [0:0] _0164__C0 ;
  logic [0:0] _0164__R0 ;
  logic [0:0] _0164__X0 ;
  assign _0164__C0 = | _0020__C ;
  assign _0164__X0 = | _0020__X ;
  assign _0020__T = _0164_ ? ( { 1{ _0164__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_T [6] ) : ( { 1{ _0164__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_T );
  assign _0020__S = _0164_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_S : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_S ;
  assign _0164__R0 = ( | (_0020__R | ( _0020__C & ( { 1{ _0164_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_T [6] | { 1{ !_0164_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_T )))) && FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6] != FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4 ;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R2 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R2 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R2 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R2 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R2 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R2 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X2 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X2 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X2 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X2 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X2 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X2 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C2 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C2 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C2 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C2 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C2 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C2 [5] } = 0;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C3 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R3 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X3 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C3 [6] = { 1{ _0164_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R3 [6] = { 1{ _0164_ }} & ( _0020__R | ( { 1{ _0164__T  }} & _0020__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X3 [6] = { 1{ _0164_ }} & _0020__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X3 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C3 = { 1{ !_0164_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R3 = { 1{ !_0164_ }} & ( _0020__R | ( { 1{ _0164__T  }} & _0020__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X3 = { 1{ !_0164_ }} & _0020__X ;
  assign _0028_ = cfg_truncate_and_1_cse ? _0226_ : IntMulExt_26U_16U_42U_return_sva_2;
  logic [0:0] cfg_truncate_and_1_cse_C0 ;
  logic [0:0] cfg_truncate_and_1_cse_R0 ;
  logic [0:0] cfg_truncate_and_1_cse_X0 ;
  assign cfg_truncate_and_1_cse_C0 = | _0028__C ;
  assign cfg_truncate_and_1_cse_X0 = | _0028__X ;
  assign _0028__T = cfg_truncate_and_1_cse ? ( { 42{ cfg_truncate_and_1_cse_T  }} | _0226__T ) : ( { 42{ cfg_truncate_and_1_cse_T  }} | IntMulExt_26U_16U_42U_return_sva_2_T );
  assign _0028__S = cfg_truncate_and_1_cse ? _0226__S : IntMulExt_26U_16U_42U_return_sva_2_S ;
  assign cfg_truncate_and_1_cse_R0 = ( | (_0028__R | ( _0028__C & ( { 42{ cfg_truncate_and_1_cse }} & _0226__T | { 42{ !cfg_truncate_and_1_cse }} & IntMulExt_26U_16U_42U_return_sva_2_T )))) && _0226_ != IntMulExt_26U_16U_42U_return_sva_2 ;
  logic [41:0] _0226__C0 ;
  logic [41:0] _0226__R0 ;
  logic [41:0] _0226__X0 ;
  assign _0226__C0 = { 42{ cfg_truncate_and_1_cse }} ;
  assign _0226__R0 = { 42{ cfg_truncate_and_1_cse }} & ( _0028__R | ( { 42{ cfg_truncate_and_1_cse_T  }} & _0028__C ));
  assign _0226__X0 = { 42{ cfg_truncate_and_1_cse }} & _0028__X ;
  logic [41:0] IntMulExt_26U_16U_42U_return_sva_2_C0 ;
  logic [41:0] IntMulExt_26U_16U_42U_return_sva_2_R0 ;
  logic [41:0] IntMulExt_26U_16U_42U_return_sva_2_X0 ;
  assign IntMulExt_26U_16U_42U_return_sva_2_C0 = { 42{ !cfg_truncate_and_1_cse }} ;
  assign IntMulExt_26U_16U_42U_return_sva_2_R0 = { 42{ !cfg_truncate_and_1_cse }} & ( _0028__R | ( { 42{ cfg_truncate_and_1_cse_T  }} & _0028__C ));
  assign IntMulExt_26U_16U_42U_return_sva_2_X0 = { 42{ !cfg_truncate_and_1_cse }} & _0028__X ;
  assign _0056_ = cfg_truncate_and_1_cse ? cfg_truncate_1_sva_3 : cfg_truncate_1_sva_4;
  logic [0:0] cfg_truncate_and_1_cse_C1 ;
  logic [0:0] cfg_truncate_and_1_cse_R1 ;
  logic [0:0] cfg_truncate_and_1_cse_X1 ;
  assign cfg_truncate_and_1_cse_C1 = | _0056__C ;
  assign cfg_truncate_and_1_cse_X1 = | _0056__X ;
  assign _0056__T = cfg_truncate_and_1_cse ? ( { 6{ cfg_truncate_and_1_cse_T  }} | cfg_truncate_1_sva_3_T ) : ( { 6{ cfg_truncate_and_1_cse_T  }} | cfg_truncate_1_sva_4_T );
  assign _0056__S = cfg_truncate_and_1_cse ? cfg_truncate_1_sva_3_S : cfg_truncate_1_sva_4_S ;
  assign cfg_truncate_and_1_cse_R1 = ( | (_0056__R | ( _0056__C & ( { 6{ cfg_truncate_and_1_cse }} & cfg_truncate_1_sva_3_T | { 6{ !cfg_truncate_and_1_cse }} & cfg_truncate_1_sva_4_T )))) && cfg_truncate_1_sva_3 != cfg_truncate_1_sva_4 ;
  logic [5:0] cfg_truncate_1_sva_3_C0 ;
  logic [5:0] cfg_truncate_1_sva_3_R0 ;
  logic [5:0] cfg_truncate_1_sva_3_X0 ;
  assign cfg_truncate_1_sva_3_C0 = { 6{ cfg_truncate_and_1_cse }} ;
  assign cfg_truncate_1_sva_3_R0 = { 6{ cfg_truncate_and_1_cse }} & ( _0056__R | ( { 6{ cfg_truncate_and_1_cse_T  }} & _0056__C ));
  assign cfg_truncate_1_sva_3_X0 = { 6{ cfg_truncate_and_1_cse }} & _0056__X ;
  logic [5:0] cfg_truncate_1_sva_4_C0 ;
  logic [5:0] cfg_truncate_1_sva_4_R0 ;
  logic [5:0] cfg_truncate_1_sva_4_X0 ;
  assign cfg_truncate_1_sva_4_C0 = { 6{ !cfg_truncate_and_1_cse }} ;
  assign cfg_truncate_1_sva_4_R0 = { 6{ !cfg_truncate_and_1_cse }} & ( _0056__R | ( { 6{ cfg_truncate_and_1_cse_T  }} & _0056__C ));
  assign cfg_truncate_1_sva_4_X0 = { 6{ !cfg_truncate_and_1_cse }} & _0056__X ;
  assign _0027_ = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? FpMantDecShiftRight_10U_6U_10U_least_mask_sva[10] : FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C0 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R0 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X0 ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C0 = | _0027__C ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X0 = | _0027__X ;
  assign _0027__T = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? ( { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} | FpMantDecShiftRight_10U_6U_10U_least_mask_sva_T [10] ) : ( { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} | FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_T );
  assign _0027__S = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? FpMantDecShiftRight_10U_6U_10U_least_mask_sva_S : FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_S ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R0 = ( | (_0027__R | ( _0027__C & ( { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & FpMantDecShiftRight_10U_6U_10U_least_mask_sva_T [10] | { 1{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_T )))) && FpMantDecShiftRight_10U_6U_10U_least_mask_sva[10] != FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2 ;
  assign FpMantDecShiftRight_10U_6U_10U_least_mask_sva_C0 [10] = { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} ;
  assign FpMantDecShiftRight_10U_6U_10U_least_mask_sva_R0 [10] = { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & ( _0027__R | ( { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} & _0027__C ));
  assign FpMantDecShiftRight_10U_6U_10U_least_mask_sva_X0 [10] = { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & _0027__X ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_C1 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_R1 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_X1 ;
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_C1 = { 1{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} ;
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_R1 = { 1{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & ( _0027__R | ( { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} & _0027__C ));
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_X1 = { 1{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & _0027__X ;
  assign _0024_ = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? _0578_ : FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C1 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R1 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X1 ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C1 = | _0024__C ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X1 = | _0024__X ;
  assign _0024__T = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? ( { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} | _0578__T ) : ( { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} | FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_T );
  assign _0024__S = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? _0578__S : FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_S ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R1 = ( | (_0024__R | ( _0024__C & ( { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & _0578__T | { 1{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_T )))) && _0578_ != FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2 ;
  logic [0:0] _0578__C0 ;
  logic [0:0] _0578__R0 ;
  logic [0:0] _0578__X0 ;
  assign _0578__C0 = { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} ;
  assign _0578__R0 = { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & ( _0024__R | ( { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} & _0024__C ));
  assign _0578__X0 = { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & _0024__X ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_C1 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_R1 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_X1 ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_C1 = { 1{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} ;
  assign FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_R1 = { 1{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & ( _0024__R | ( { 1{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} & _0024__C ));
  assign FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_X1 = { 1{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & _0024__X ;
  assign _0025_ = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm : FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C2 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R2 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X2 ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C2 = | _0025__C ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X2 = | _0025__X ;
  assign _0025__T = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? ( { 11{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} | FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_T ) : ( { 11{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} | FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_T );
  assign _0025__S = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_S : FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_S ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R2 = ( | (_0025__R | ( _0025__C & ( { 11{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_T | { 11{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_T )))) && FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm != FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_C0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_R0 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_X0 ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_C0 = { 11{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_R0 = { 11{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & ( _0025__R | ( { 11{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} & _0025__C ));
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_X0 = { 11{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & _0025__X ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_C1 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_R1 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_X1 ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_C1 = { 11{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_R1 = { 11{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & ( _0025__R | ( { 11{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} & _0025__C ));
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_X1 = { 11{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & _0025__X ;
  assign _0026_ = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? _0163_ : FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C3 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R3 ;
  logic [0:0] FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X3 ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C3 = | _0026__C ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X3 = | _0026__X ;
  assign _0026__T = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? ( { 10{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} | _0163__T ) : ( { 10{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} | FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_T );
  assign _0026__S = FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse ? _0163__S : FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_S ;
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R3 = ( | (_0026__R | ( _0026__C & ( { 10{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & _0163__T | { 10{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_T )))) && _0163_ != FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2 ;
  logic [9:0] _0163__C0 ;
  logic [9:0] _0163__R0 ;
  logic [9:0] _0163__X0 ;
  assign _0163__C0 = { 10{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} ;
  assign _0163__R0 = { 10{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & ( _0026__R | ( { 10{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} & _0026__C ));
  assign _0163__X0 = { 10{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & _0026__X ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_C1 ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_R1 ;
  logic [9:0] FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_X1 ;
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_C1 = { 10{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} ;
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_R1 = { 10{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & ( _0026__R | ( { 10{ FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_T  }} & _0026__C ));
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_X1 = { 10{ !FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse }} & _0026__X ;
  assign _0055_ = _0162_ ? cfg_truncate_rsci_d : cfg_truncate_1_sva_3;
  logic [0:0] _0162__C0 ;
  logic [0:0] _0162__R0 ;
  logic [0:0] _0162__X0 ;
  assign _0162__C0 = | _0055__C ;
  assign _0162__X0 = | _0055__X ;
  assign _0055__T = _0162_ ? ( { 6{ _0162__T  }} | cfg_truncate_rsci_d_T ) : ( { 6{ _0162__T  }} | cfg_truncate_1_sva_3_T );
  assign _0055__S = _0162_ ? cfg_truncate_rsci_d_S : cfg_truncate_1_sva_3_S ;
  assign _0162__R0 = ( | (_0055__R | ( _0055__C & ( { 6{ _0162_ }} & cfg_truncate_rsci_d_T | { 6{ !_0162_ }} & cfg_truncate_1_sva_3_T )))) && cfg_truncate_rsci_d != cfg_truncate_1_sva_3 ;
  logic [5:0] cfg_truncate_rsci_d_C0 ;
  logic [5:0] cfg_truncate_rsci_d_R0 ;
  logic [5:0] cfg_truncate_rsci_d_X0 ;
  assign cfg_truncate_rsci_d_C0 = { 6{ _0162_ }} ;
  assign cfg_truncate_rsci_d_R0 = { 6{ _0162_ }} & ( _0055__R | ( { 6{ _0162__T  }} & _0055__C ));
  assign cfg_truncate_rsci_d_X0 = { 6{ _0162_ }} & _0055__X ;
  logic [5:0] cfg_truncate_1_sva_3_C1 ;
  logic [5:0] cfg_truncate_1_sva_3_R1 ;
  logic [5:0] cfg_truncate_1_sva_3_X1 ;
  assign cfg_truncate_1_sva_3_C1 = { 6{ !_0162_ }} ;
  assign cfg_truncate_1_sva_3_R1 = { 6{ !_0162_ }} & ( _0055__R | ( { 6{ _0162__T  }} & _0055__C ));
  assign cfg_truncate_1_sva_3_X1 = { 6{ !_0162_ }} & _0055__X ;
  assign _0029_ = _0161_ ? _0225_ : IntMulExt_34U_16U_50U_return_sva_2;
  logic [0:0] _0161__C0 ;
  logic [0:0] _0161__R0 ;
  logic [0:0] _0161__X0 ;
  assign _0161__C0 = | _0029__C ;
  assign _0161__X0 = | _0029__X ;
  assign _0029__T = _0161_ ? ( { 50{ _0161__T  }} | _0225__T ) : ( { 50{ _0161__T  }} | IntMulExt_34U_16U_50U_return_sva_2_T );
  assign _0029__S = _0161_ ? _0225__S : IntMulExt_34U_16U_50U_return_sva_2_S ;
  assign _0161__R0 = ( | (_0029__R | ( _0029__C & ( { 50{ _0161_ }} & _0225__T | { 50{ !_0161_ }} & IntMulExt_34U_16U_50U_return_sva_2_T )))) && _0225_ != IntMulExt_34U_16U_50U_return_sva_2 ;
  logic [49:0] _0225__C0 ;
  logic [49:0] _0225__R0 ;
  logic [49:0] _0225__X0 ;
  assign _0225__C0 = { 50{ _0161_ }} ;
  assign _0225__R0 = { 50{ _0161_ }} & ( _0029__R | ( { 50{ _0161__T  }} & _0029__C ));
  assign _0225__X0 = { 50{ _0161_ }} & _0029__X ;
  logic [49:0] IntMulExt_34U_16U_50U_return_sva_2_C0 ;
  logic [49:0] IntMulExt_34U_16U_50U_return_sva_2_R0 ;
  logic [49:0] IntMulExt_34U_16U_50U_return_sva_2_X0 ;
  assign IntMulExt_34U_16U_50U_return_sva_2_C0 = { 50{ !_0161_ }} ;
  assign IntMulExt_34U_16U_50U_return_sva_2_R0 = { 50{ !_0161_ }} & ( _0029__R | ( { 50{ _0161__T  }} & _0029__C ));
  assign IntMulExt_34U_16U_50U_return_sva_2_X0 = { 50{ !_0161_ }} & _0029__X ;
  assign _0072_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? i_data_sva_1_16_0_1[14:0] : i_data_sva_2_14_0_1;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R0 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X0 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C0 = | _0072__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X0 = | _0072__X ;
  assign _0072__T = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? ( { 15{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} | i_data_sva_1_16_0_1_T [14:0] ) : ( { 15{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} | i_data_sva_2_14_0_1_T );
  assign _0072__S = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? i_data_sva_1_16_0_1_S : i_data_sva_2_14_0_1_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R0 = ( | (_0072__R | ( _0072__C & ( { 15{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & i_data_sva_1_16_0_1_T [14:0] | { 15{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & i_data_sva_2_14_0_1_T )))) && i_data_sva_1_16_0_1[14:0] != i_data_sva_2_14_0_1 ;
  assign { i_data_sva_1_16_0_1_R1 [16:16] } = 0;
  assign { i_data_sva_1_16_0_1_X1 [16:16] } = 0;
  assign { i_data_sva_1_16_0_1_C1 [16:16] } = 0;
  assign { i_data_sva_2_14_0_1_R2 [14:14] } = 0;
  assign { i_data_sva_2_14_0_1_X2 [14:14] } = 0;
  assign { i_data_sva_2_14_0_1_C2 [14:14] } = 0;
  logic [16:0] i_data_sva_1_16_0_1_C2 ;
  logic [16:0] i_data_sva_1_16_0_1_R2 ;
  logic [16:0] i_data_sva_1_16_0_1_X2 ;
  assign i_data_sva_1_16_0_1_C2 [14:0] = { 15{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} ;
  assign i_data_sva_1_16_0_1_R2 [14:0] = { 15{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & ( _0072__R | ( { 15{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} & _0072__C ));
  assign i_data_sva_1_16_0_1_X2 [14:0] = { 15{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & _0072__X ;
  logic [14:0] i_data_sva_2_14_0_1_C3 ;
  logic [14:0] i_data_sva_2_14_0_1_R3 ;
  logic [14:0] i_data_sva_2_14_0_1_X3 ;
  assign i_data_sva_2_14_0_1_C3 = { 15{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} ;
  assign i_data_sva_2_14_0_1_R3 = { 15{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & ( _0072__R | ( { 15{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} & _0072__C ));
  assign i_data_sva_2_14_0_1_X3 = { 15{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & _0072__X ;
  assign _0073_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? i_data_sva_1_16_0_1[16] : i_data_sva_2_16_1;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X1 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C1 = | _0073__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X1 = | _0073__X ;
  assign _0073__T = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} | i_data_sva_1_16_0_1_T [16] ) : ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} | i_data_sva_2_16_1_T );
  assign _0073__S = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? i_data_sva_1_16_0_1_S : i_data_sva_2_16_1_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R1 = ( | (_0073__R | ( _0073__C & ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & i_data_sva_1_16_0_1_T [16] | { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & i_data_sva_2_16_1_T )))) && i_data_sva_1_16_0_1[16] != i_data_sva_2_16_1 ;
  assign i_data_sva_1_16_0_1_C2 [16] = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} ;
  assign i_data_sva_1_16_0_1_R2 [16] = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & ( _0073__R | ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} & _0073__C ));
  assign i_data_sva_1_16_0_1_X2 [16] = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & _0073__X ;
  logic [0:0] i_data_sva_2_16_1_C0 ;
  logic [0:0] i_data_sva_2_16_1_R0 ;
  logic [0:0] i_data_sva_2_16_1_X0 ;
  assign i_data_sva_2_16_1_C0 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} ;
  assign i_data_sva_2_16_1_R0 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & ( _0073__R | ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} & _0073__C ));
  assign i_data_sva_2_16_1_X0 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & _0073__X ;
  assign _0012_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X2 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C2 = | _0012__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X2 = | _0012__X ;
  assign _0012__T = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_T ) : ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T );
  assign _0012__S = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R2 = ( | (_0012__R | ( _0012__C & ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_T | { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_T )))) && FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3 != FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X3 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C3 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R3 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & ( _0012__R | ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} & _0012__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X3 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & _0012__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X4 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C4 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R4 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & ( _0012__R | ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} & _0012__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X4 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & _0012__X ;
  assign _0017_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X3 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C3 = | _0017__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X3 = | _0017__X ;
  assign _0017__T = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_T ) : ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_T );
  assign _0017__S = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R3 = ( | (_0017__R | ( _0017__C & ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_T | { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_T )))) && FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3 != FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X3 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C3 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R3 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & ( _0017__R | ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} & _0017__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X3 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & _0017__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X4 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C4 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R4 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & ( _0017__R | ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} & _0017__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X4 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & _0017__X ;
  assign _0021_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4 : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X4 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C4 = | _0021__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X4 = | _0021__X ;
  assign _0021__T = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_T ) : ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_T );
  assign _0021__S = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_S : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R4 = ( | (_0021__R | ( _0021__C & ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_T | { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_T )))) && FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4 != FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X4 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C4 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R4 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & ( _0021__R | ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} & _0021__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X4 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & _0021__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X2 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C2 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R2 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & ( _0021__R | ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} & _0021__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X2 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & _0021__X ;
  assign _0051_ = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? _0286_ : IsNaN_6U_10U_land_lpi_1_dfm_4;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C5 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R5 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X5 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C5 = | _0051__C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X5 = | _0051__X ;
  assign _0051__T = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} | _0286__T ) : ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} | IsNaN_6U_10U_land_lpi_1_dfm_4_T );
  assign _0051__S = FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse ? _0286__S : IsNaN_6U_10U_land_lpi_1_dfm_4_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R5 = ( | (_0051__R | ( _0051__C & ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & _0286__T | { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & IsNaN_6U_10U_land_lpi_1_dfm_4_T )))) && _0286_ != IsNaN_6U_10U_land_lpi_1_dfm_4 ;
  logic [0:0] _0286__C1 ;
  logic [0:0] _0286__R1 ;
  logic [0:0] _0286__X1 ;
  assign _0286__C1 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} ;
  assign _0286__R1 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & ( _0051__R | ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} & _0051__C ));
  assign _0286__X1 = { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & _0051__X ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_C5 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_R5 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_X5 ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_C5 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_R5 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & ( _0051__R | ( { 1{ FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_T  }} & _0051__C ));
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_X5 = { 1{ !FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse }} & _0051__X ;
  assign _0009_ = _0158_ ? _0577_ : FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2;
  logic [0:0] _0158__C0 ;
  logic [0:0] _0158__R0 ;
  logic [0:0] _0158__X0 ;
  assign _0158__C0 = | _0009__C ;
  assign _0158__X0 = | _0009__X ;
  assign _0009__T = _0158_ ? ( { 1{ _0158__T  }} | _0577__T ) : ( { 1{ _0158__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_T );
  assign _0009__S = _0158_ ? _0577__S : FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_S ;
  assign _0158__R0 = ( | (_0009__R | ( _0009__C & ( { 1{ _0158_ }} & _0577__T | { 1{ !_0158_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_T )))) && _0577_ != FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2 ;
  logic [0:0] _0577__C0 ;
  logic [0:0] _0577__R0 ;
  logic [0:0] _0577__X0 ;
  assign _0577__C0 = { 1{ _0158_ }} ;
  assign _0577__R0 = { 1{ _0158_ }} & ( _0009__R | ( { 1{ _0158__T  }} & _0009__C ));
  assign _0577__X0 = { 1{ _0158_ }} & _0009__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_C1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_R1 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_X1 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_C1 = { 1{ !_0158_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_R1 = { 1{ !_0158_ }} & ( _0009__R | ( { 1{ _0158__T  }} & _0009__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_X1 = { 1{ !_0158_ }} & _0009__X ;
  assign _0036_ = _0157_ ? IntShiftRightSat_50U_6U_16U_o_15_sva_3 : IntShiftRightSat_50U_6U_16U_o_15_sva_4;
  logic [0:0] _0157__C0 ;
  logic [0:0] _0157__R0 ;
  logic [0:0] _0157__X0 ;
  assign _0157__C0 = | _0036__C ;
  assign _0157__X0 = | _0036__X ;
  assign _0036__T = _0157_ ? ( { 1{ _0157__T  }} | IntShiftRightSat_50U_6U_16U_o_15_sva_3_T ) : ( { 1{ _0157__T  }} | IntShiftRightSat_50U_6U_16U_o_15_sva_4_T );
  assign _0036__S = _0157_ ? IntShiftRightSat_50U_6U_16U_o_15_sva_3_S : IntShiftRightSat_50U_6U_16U_o_15_sva_4_S ;
  assign _0157__R0 = ( | (_0036__R | ( _0036__C & ( { 1{ _0157_ }} & IntShiftRightSat_50U_6U_16U_o_15_sva_3_T | { 1{ !_0157_ }} & IntShiftRightSat_50U_6U_16U_o_15_sva_4_T )))) && IntShiftRightSat_50U_6U_16U_o_15_sva_3 != IntShiftRightSat_50U_6U_16U_o_15_sva_4 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_C4 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_R4 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_X4 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_C4 = { 1{ _0157_ }} ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_R4 = { 1{ _0157_ }} & ( _0036__R | ( { 1{ _0157__T  }} & _0036__C ));
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_X4 = { 1{ _0157_ }} & _0036__X ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_4_C1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_4_R1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_4_X1 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_4_C1 = { 1{ !_0157_ }} ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_4_R1 = { 1{ !_0157_ }} & ( _0036__R | ( { 1{ _0157__T  }} & _0036__C ));
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_4_X1 = { 1{ !_0157_ }} & _0036__X ;
  assign _0087_ = _0156_ ? _0622_ : reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm;
  logic [0:0] _0156__C0 ;
  logic [0:0] _0156__R0 ;
  logic [0:0] _0156__X0 ;
  assign _0156__C0 = | _0087__C ;
  assign _0156__X0 = | _0087__X ;
  assign _0087__T = _0156_ ? ( { 10{ _0156__T  }} | _0622__T ) : ( { 10{ _0156__T  }} | reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T );
  assign _0087__S = _0156_ ? _0622__S : reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_S ;
  assign _0156__R0 = ( | (_0087__R | ( _0087__C & ( { 10{ _0156_ }} & _0622__T | { 10{ !_0156_ }} & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_T )))) && _0622_ != reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm ;
  assign { reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R3 [0], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R3 [9:7] } = 0;
  assign { reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X3 [0], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X3 [9:7] } = 0;
  assign { reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C3 [0], reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C3 [9:7] } = 0;
  logic [9:0] _0622__C0 ;
  logic [9:0] _0622__R0 ;
  logic [9:0] _0622__X0 ;
  assign _0622__C0 = { 10{ _0156_ }} ;
  assign _0622__R0 = { 10{ _0156_ }} & ( _0087__R | ( { 10{ _0156__T  }} & _0087__C ));
  assign _0622__X0 = { 10{ _0156_ }} & _0087__X ;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C4 ;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R4 ;
  logic [9:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X4 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C4 = { 10{ !_0156_ }} ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R4 = { 10{ !_0156_ }} & ( _0087__R | ( { 10{ _0156__T  }} & _0087__C ));
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X4 = { 10{ !_0156_ }} & _0087__X ;
  assign _0084_ = and_187_ssc ? reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm[10] : reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0;
  logic [0:0] and_187_ssc_C0 ;
  logic [0:0] and_187_ssc_R0 ;
  logic [0:0] and_187_ssc_X0 ;
  assign and_187_ssc_C0 = | _0084__C ;
  assign and_187_ssc_X0 = | _0084__X ;
  assign _0084__T = and_187_ssc ? ( { 1{ and_187_ssc_T  }} | reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_T [10] ) : ( { 1{ and_187_ssc_T  }} | reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_T );
  assign _0084__S = and_187_ssc ? reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_S : reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_S ;
  assign and_187_ssc_R0 = ( | (_0084__R | ( _0084__C & ( { 1{ and_187_ssc }} & reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_T [10] | { 1{ !and_187_ssc }} & reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_T )))) && reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm[10] != reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C3 [10] = { 1{ and_187_ssc }} ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R3 [10] = { 1{ and_187_ssc }} & ( _0084__R | ( { 1{ and_187_ssc_T  }} & _0084__C ));
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X3 [10] = { 1{ and_187_ssc }} & _0084__X ;
  logic [0:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_C1 ;
  logic [0:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_R1 ;
  logic [0:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_X1 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_C1 = { 1{ !and_187_ssc }} ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_R1 = { 1{ !and_187_ssc }} & ( _0084__R | ( { 1{ and_187_ssc_T  }} & _0084__C ));
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_X1 = { 1{ !and_187_ssc }} & _0084__X ;
  assign _0085_ = and_187_ssc ? reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm : reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1;
  logic [0:0] and_187_ssc_C1 ;
  logic [0:0] and_187_ssc_R1 ;
  logic [0:0] and_187_ssc_X1 ;
  assign and_187_ssc_C1 = | _0085__C ;
  assign and_187_ssc_X1 = | _0085__X ;
  assign _0085__T = and_187_ssc ? ( { 3{ and_187_ssc_T  }} | reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_T ) : ( { 3{ and_187_ssc_T  }} | reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_T );
  assign _0085__S = and_187_ssc ? reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_S : reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_S ;
  assign and_187_ssc_R1 = ( | (_0085__R | ( _0085__C & ( { 3{ and_187_ssc }} & reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_T | { 3{ !and_187_ssc }} & reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_T )))) && reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm != reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C2 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R2 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X2 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C2 = { 3{ and_187_ssc }} ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R2 = { 3{ and_187_ssc }} & ( _0085__R | ( { 3{ and_187_ssc_T  }} & _0085__C ));
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X2 = { 3{ and_187_ssc }} & _0085__X ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_C1 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_R1 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_X1 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_C1 = { 3{ !and_187_ssc }} ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_R1 = { 3{ !and_187_ssc }} & ( _0085__R | ( { 3{ and_187_ssc_T  }} & _0085__C ));
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_X1 = { 3{ !and_187_ssc }} & _0085__X ;
  assign _0095_ = and_dcpl_40 ? i_data_sva_2_16_1 : IntShiftRightSat_50U_6U_16U_o_0_sva_3;
  logic [0:0] and_dcpl_40_C1 ;
  logic [0:0] and_dcpl_40_R1 ;
  logic [0:0] and_dcpl_40_X1 ;
  assign and_dcpl_40_C1 = | _0095__C ;
  assign and_dcpl_40_X1 = | _0095__X ;
  assign _0095__T = and_dcpl_40 ? ( { 1{ and_dcpl_40_T  }} | i_data_sva_2_16_1_T ) : ( { 1{ and_dcpl_40_T  }} | IntShiftRightSat_50U_6U_16U_o_0_sva_3_T );
  assign _0095__S = and_dcpl_40 ? i_data_sva_2_16_1_S : IntShiftRightSat_50U_6U_16U_o_0_sva_3_S ;
  assign and_dcpl_40_R1 = ( | (_0095__R | ( _0095__C & ( { 1{ and_dcpl_40 }} & i_data_sva_2_16_1_T | { 1{ !and_dcpl_40 }} & IntShiftRightSat_50U_6U_16U_o_0_sva_3_T )))) && i_data_sva_2_16_1 != IntShiftRightSat_50U_6U_16U_o_0_sva_3 ;
  logic [0:0] i_data_sva_2_16_1_C1 ;
  logic [0:0] i_data_sva_2_16_1_R1 ;
  logic [0:0] i_data_sva_2_16_1_X1 ;
  assign i_data_sva_2_16_1_C1 = { 1{ and_dcpl_40 }} ;
  assign i_data_sva_2_16_1_R1 = { 1{ and_dcpl_40 }} & ( _0095__R | ( { 1{ and_dcpl_40_T  }} & _0095__C ));
  assign i_data_sva_2_16_1_X1 = { 1{ and_dcpl_40 }} & _0095__X ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_3_C2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_3_R2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_3_X2 ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_C2 = { 1{ !and_dcpl_40 }} ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_R2 = { 1{ !and_dcpl_40 }} & ( _0095__R | ( { 1{ and_dcpl_40_T  }} & _0095__C ));
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_X2 = { 1{ !and_dcpl_40 }} & _0095__X ;
  assign _0034_ = _0153_ ? _0095_ : IntShiftRightSat_50U_6U_16U_o_0_sva_4;
  logic [0:0] _0153__C0 ;
  logic [0:0] _0153__R0 ;
  logic [0:0] _0153__X0 ;
  assign _0153__C0 = | _0034__C ;
  assign _0153__X0 = | _0034__X ;
  assign _0034__T = _0153_ ? ( { 1{ _0153__T  }} | _0095__T ) : ( { 1{ _0153__T  }} | IntShiftRightSat_50U_6U_16U_o_0_sva_4_T );
  assign _0034__S = _0153_ ? _0095__S : IntShiftRightSat_50U_6U_16U_o_0_sva_4_S ;
  assign _0153__R0 = ( | (_0034__R | ( _0034__C & ( { 1{ _0153_ }} & _0095__T | { 1{ !_0153_ }} & IntShiftRightSat_50U_6U_16U_o_0_sva_4_T )))) && _0095_ != IntShiftRightSat_50U_6U_16U_o_0_sva_4 ;
  logic [0:0] _0095__C0 ;
  logic [0:0] _0095__R0 ;
  logic [0:0] _0095__X0 ;
  assign _0095__C0 = { 1{ _0153_ }} ;
  assign _0095__R0 = { 1{ _0153_ }} & ( _0034__R | ( { 1{ _0153__T  }} & _0034__C ));
  assign _0095__X0 = { 1{ _0153_ }} & _0034__X ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_4_C2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_4_R2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_4_X2 ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_4_C2 = { 1{ !_0153_ }} ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_4_R2 = { 1{ !_0153_ }} & ( _0034__R | ( { 1{ _0153__T  }} & _0034__C ));
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_4_X2 = { 1{ !_0153_ }} & _0034__X ;
  assign _0076_ = and_183_cse ? io_read_cfg_precision_rsc_svs_st_5 : io_read_cfg_precision_rsc_svs_st_6;
  logic [0:0] and_183_cse_C0 ;
  logic [0:0] and_183_cse_R0 ;
  logic [0:0] and_183_cse_X0 ;
  assign and_183_cse_C0 = | _0076__C ;
  assign and_183_cse_X0 = | _0076__X ;
  assign _0076__T = and_183_cse ? ( { 2{ and_183_cse_T  }} | io_read_cfg_precision_rsc_svs_st_5_T ) : ( { 2{ and_183_cse_T  }} | io_read_cfg_precision_rsc_svs_st_6_T );
  assign _0076__S = and_183_cse ? io_read_cfg_precision_rsc_svs_st_5_S : io_read_cfg_precision_rsc_svs_st_6_S ;
  assign and_183_cse_R0 = ( | (_0076__R | ( _0076__C & ( { 2{ and_183_cse }} & io_read_cfg_precision_rsc_svs_st_5_T | { 2{ !and_183_cse }} & io_read_cfg_precision_rsc_svs_st_6_T )))) && io_read_cfg_precision_rsc_svs_st_5 != io_read_cfg_precision_rsc_svs_st_6 ;
  assign { io_read_cfg_precision_rsc_svs_st_5_R10 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_5_X10 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_5_C10 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_6_R2 [0] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_6_X2 [0] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_6_C2 [0] } = 0;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_C11 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_R11 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_X11 ;
  assign io_read_cfg_precision_rsc_svs_st_5_C11 = { 2{ and_183_cse }} ;
  assign io_read_cfg_precision_rsc_svs_st_5_R11 = { 2{ and_183_cse }} & ( _0076__R | ( { 2{ and_183_cse_T  }} & _0076__C ));
  assign io_read_cfg_precision_rsc_svs_st_5_X11 = { 2{ and_183_cse }} & _0076__X ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_6_C3 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_6_R3 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_6_X3 ;
  assign io_read_cfg_precision_rsc_svs_st_6_C3 = { 2{ !and_183_cse }} ;
  assign io_read_cfg_precision_rsc_svs_st_6_R3 = { 2{ !and_183_cse }} & ( _0076__R | ( { 2{ and_183_cse_T  }} & _0076__C ));
  assign io_read_cfg_precision_rsc_svs_st_6_X3 = { 2{ !and_183_cse }} & _0076__X ;
  assign _0081_ = and_183_cse ? nor_tmp_42 : nor_tmp_43;
  logic [0:0] and_183_cse_C1 ;
  logic [0:0] and_183_cse_R1 ;
  logic [0:0] and_183_cse_X1 ;
  assign and_183_cse_C1 = | _0081__C ;
  assign and_183_cse_X1 = | _0081__X ;
  assign _0081__T = and_183_cse ? ( { 1{ and_183_cse_T  }} | nor_tmp_42_T ) : ( { 1{ and_183_cse_T  }} | nor_tmp_43_T );
  assign _0081__S = and_183_cse ? nor_tmp_42_S : nor_tmp_43_S ;
  assign and_183_cse_R1 = ( | (_0081__R | ( _0081__C & ( { 1{ and_183_cse }} & nor_tmp_42_T | { 1{ !and_183_cse }} & nor_tmp_43_T )))) && nor_tmp_42 != nor_tmp_43 ;
  logic [0:0] nor_tmp_42_C15 ;
  logic [0:0] nor_tmp_42_R15 ;
  logic [0:0] nor_tmp_42_X15 ;
  assign nor_tmp_42_C15 = { 1{ and_183_cse }} ;
  assign nor_tmp_42_R15 = { 1{ and_183_cse }} & ( _0081__R | ( { 1{ and_183_cse_T  }} & _0081__C ));
  assign nor_tmp_42_X15 = { 1{ and_183_cse }} & _0081__X ;
  logic [0:0] nor_tmp_43_C24 ;
  logic [0:0] nor_tmp_43_R24 ;
  logic [0:0] nor_tmp_43_X24 ;
  assign nor_tmp_43_C24 = { 1{ !and_183_cse }} ;
  assign nor_tmp_43_R24 = { 1{ !and_183_cse }} & ( _0081__R | ( { 1{ and_183_cse_T  }} & _0081__C ));
  assign nor_tmp_43_X24 = { 1{ !and_183_cse }} & _0081__X ;
  assign _0070_ = and_183_cse ? nor_77_cse : equal_tmp_2;
  logic [0:0] and_183_cse_C2 ;
  logic [0:0] and_183_cse_R2 ;
  logic [0:0] and_183_cse_X2 ;
  assign and_183_cse_C2 = | _0070__C ;
  assign and_183_cse_X2 = | _0070__X ;
  assign _0070__T = and_183_cse ? ( { 1{ and_183_cse_T  }} | nor_77_cse_T ) : ( { 1{ and_183_cse_T  }} | equal_tmp_2_T );
  assign _0070__S = and_183_cse ? nor_77_cse_S : equal_tmp_2_S ;
  assign and_183_cse_R2 = ( | (_0070__R | ( _0070__C & ( { 1{ and_183_cse }} & nor_77_cse_T | { 1{ !and_183_cse }} & equal_tmp_2_T )))) && nor_77_cse != equal_tmp_2 ;
  logic [0:0] nor_77_cse_C1 ;
  logic [0:0] nor_77_cse_R1 ;
  logic [0:0] nor_77_cse_X1 ;
  assign nor_77_cse_C1 = { 1{ and_183_cse }} ;
  assign nor_77_cse_R1 = { 1{ and_183_cse }} & ( _0070__R | ( { 1{ and_183_cse_T  }} & _0070__C ));
  assign nor_77_cse_X1 = { 1{ and_183_cse }} & _0070__X ;
  logic [0:0] equal_tmp_2_C20 ;
  logic [0:0] equal_tmp_2_R20 ;
  logic [0:0] equal_tmp_2_X20 ;
  assign equal_tmp_2_C20 = { 1{ !and_183_cse }} ;
  assign equal_tmp_2_R20 = { 1{ !and_183_cse }} & ( _0070__R | ( { 1{ and_183_cse_T  }} & _0070__C ));
  assign equal_tmp_2_X20 = { 1{ !and_183_cse }} & _0070__X ;
  assign _0098_ = _0349_ ? IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[6:1] : 6'b111111;
  logic [0:0] _0349__C1 ;
  logic [0:0] _0349__R1 ;
  logic [0:0] _0349__X1 ;
  assign _0349__C1 = | _0098__C ;
  assign _0349__X1 = | _0098__X ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C1 [6:1] = { 6{ _0349_ }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R1 [6:1] = { 6{ _0349_ }} & ( _0098__R | ( { 6{ _0349__T  }} & _0098__C ));
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X1 [6:1] = { 6{ _0349_ }} & _0098__X ;
  assign _0098__T = _0349_ ? ( { 6{ | _0349__T  }} | IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [6:1] ) : { 6{ | _0349__T  }};
  assign _0098__S = _0349_ ? IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_S : _0349__S ;
  assign _0349__R1 = ( | (_0098__R | ( { 6{ _0349_ }} & IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [6:1] & _0098__C ))) && IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[6:1] != 6'b111111 ;
  assign _0046_ = _0152_ ? _0294_ : IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2;
  logic [0:0] _0152__C0 ;
  logic [0:0] _0152__R0 ;
  logic [0:0] _0152__X0 ;
  assign _0152__C0 = | _0046__C ;
  assign _0152__X0 = | _0046__X ;
  assign _0046__T = _0152_ ? ( { 6{ _0152__T  }} | _0294__T ) : ( { 6{ _0152__T  }} | IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_T );
  assign _0046__S = _0152_ ? _0294__S : IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_S ;
  assign _0152__R0 = ( | (_0046__R | ( _0046__C & ( { 6{ _0152_ }} & _0294__T | { 6{ !_0152_ }} & IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_T )))) && _0294_ != IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2 ;
  logic [5:0] _0294__C0 ;
  logic [5:0] _0294__R0 ;
  logic [5:0] _0294__X0 ;
  assign _0294__C0 = { 6{ _0152_ }} ;
  assign _0294__R0 = { 6{ _0152_ }} & ( _0046__R | ( { 6{ _0152__T  }} & _0046__C ));
  assign _0294__X0 = { 6{ _0152_ }} & _0046__X ;
  logic [5:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_C1 ;
  logic [5:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_R1 ;
  logic [5:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_X1 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_C1 = { 6{ !_0152_ }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_R1 = { 6{ !_0152_ }} & ( _0046__R | ( { 6{ _0152__T  }} & _0046__C ));
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_X1 = { 6{ !_0152_ }} & _0046__X ;
  assign _0089_ = _0151_ ? IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm[3:0] : reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm;
  logic [0:0] _0151__C0 ;
  logic [0:0] _0151__R0 ;
  logic [0:0] _0151__X0 ;
  assign _0151__C0 = | _0089__C ;
  assign _0151__X0 = | _0089__X ;
  assign _0089__T = _0151_ ? ( { 4{ _0151__T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_T [3:0] ) : ( { 4{ _0151__T  }} | reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_T );
  assign _0089__S = _0151_ ? IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_S : reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_S ;
  assign _0151__R0 = ( | (_0089__R | ( _0089__C & ( { 4{ _0151_ }} & IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_T [3:0] | { 4{ !_0151_ }} & reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_T )))) && IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm[3:0] != reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_C0 ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_R0 ;
  logic [5:0] IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_X0 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_C0 [3:0] = { 4{ _0151_ }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_R0 [3:0] = { 4{ _0151_ }} & ( _0089__R | ( { 4{ _0151__T  }} & _0089__C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_X0 [3:0] = { 4{ _0151_ }} & _0089__X ;
  logic [3:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_C2 ;
  logic [3:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_R2 ;
  logic [3:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X2 ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_C2 = { 4{ !_0151_ }} ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_R2 = { 4{ !_0151_ }} & ( _0089__R | ( { 4{ _0151__T  }} & _0089__C ));
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X2 = { 4{ !_0151_ }} & _0089__X ;
  assign _0090_ = _0147_ ? IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm[5:4] : reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm;
  logic [0:0] _0147__C0 ;
  logic [0:0] _0147__R0 ;
  logic [0:0] _0147__X0 ;
  assign _0147__C0 = | _0090__C ;
  assign _0147__X0 = | _0090__X ;
  assign _0090__T = _0147_ ? ( { 2{ _0147__T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_T [5:4] ) : ( { 2{ _0147__T  }} | reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_T );
  assign _0090__S = _0147_ ? IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_S : reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_S ;
  assign _0147__R0 = ( | (_0090__R | ( _0090__C & ( { 2{ _0147_ }} & IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_T [5:4] | { 2{ !_0147_ }} & reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_T )))) && IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm[5:4] != reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_C0 [5:4] = { 2{ _0147_ }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_R0 [5:4] = { 2{ _0147_ }} & ( _0090__R | ( { 2{ _0147__T  }} & _0090__C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_X0 [5:4] = { 2{ _0147_ }} & _0090__X ;
  logic [1:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_C1 ;
  logic [1:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_R1 ;
  logic [1:0] reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_X1 ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_C1 = { 2{ !_0147_ }} ;
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_R1 = { 2{ !_0147_ }} & ( _0090__R | ( { 2{ _0147__T  }} & _0090__C ));
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_X1 = { 2{ !_0147_ }} & _0090__X ;
  assign _0037_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[0] : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_C0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_R0 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_X0 ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_C0 = | _0037__C ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_X0 = | _0037__X ;
  assign _0037__T = IntShiftRightSat_42U_6U_8U_i_and_cse ? ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [0] ) : ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_T );
  assign _0037__S = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_S : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_S ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_R0 = ( | (_0037__R | ( _0037__C & ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [0] | { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_T )))) && IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[0] != IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C1 [0] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R1 [0] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0037__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0037__C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X1 [0] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0037__X ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_C1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_R1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_X1 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_C1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_R1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0037__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0037__C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_X1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0037__X ;
  assign _0039_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[7] : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_C1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_R1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_X1 ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_C1 = | _0039__C ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_X1 = | _0039__X ;
  assign _0039__T = IntShiftRightSat_42U_6U_8U_i_and_cse ? ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [7] ) : ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_T );
  assign _0039__S = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_S : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_S ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_R1 = ( | (_0039__R | ( _0039__C & ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [7] | { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_T )))) && IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[7] != IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1 ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [7] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [7] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0039__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0039__C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [7] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0039__X ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_C1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_R1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_X1 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_C1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_R1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0039__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0039__C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_X1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0039__X ;
  assign _0038_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[42] : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_C2 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_R2 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_X2 ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_C2 = | _0038__C ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_X2 = | _0038__X ;
  assign _0038__T = IntShiftRightSat_42U_6U_8U_i_and_cse ? ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [42] ) : ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_T );
  assign _0038__S = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_S : IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_S ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_R2 = ( | (_0038__R | ( _0038__C & ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [42] | { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_T )))) && IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[42] != IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [42] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [42] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0038__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0038__C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [42] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0038__X ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_C1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_R1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_X1 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_C1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_R1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0038__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0038__C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_X1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0038__X ;
  assign _0042_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[0] : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_C3 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_R3 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_X3 ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_C3 = | _0042__C ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_X3 = | _0042__X ;
  assign _0042__T = IntShiftRightSat_42U_6U_8U_i_and_cse ? ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [0] ) : ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_T );
  assign _0042__S = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_S : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_S ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_R3 = ( | (_0042__R | ( _0042__C & ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [0] | { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_T )))) && IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[0] != IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C1 [0] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R1 [0] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0042__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0042__C ));
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X1 [0] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0042__X ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_C1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_R1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_X1 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_C1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_R1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0042__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0042__C ));
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_X1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0042__X ;
  assign _0044_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[7] : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_C4 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_R4 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_X4 ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_C4 = | _0044__C ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_X4 = | _0044__X ;
  assign _0044__T = IntShiftRightSat_42U_6U_8U_i_and_cse ? ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [7] ) : ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_T );
  assign _0044__S = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_S : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_S ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_R4 = ( | (_0044__R | ( _0044__C & ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [7] | { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_T )))) && IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[7] != IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1 ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [7] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [7] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0044__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0044__C ));
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [7] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0044__X ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_C1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_R1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_X1 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_C1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_R1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0044__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0044__C ));
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_X1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0044__X ;
  assign _0043_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[42] : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_C5 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_R5 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_X5 ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_C5 = | _0043__C ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_X5 = | _0043__X ;
  assign _0043__T = IntShiftRightSat_42U_6U_8U_i_and_cse ? ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [42] ) : ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_T );
  assign _0043__S = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_S : IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_S ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_R5 = ( | (_0043__R | ( _0043__C & ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [42] | { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_T )))) && IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[42] != IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [42] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [42] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0043__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0043__C ));
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [42] = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0043__X ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_C1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_R1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_X1 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_C1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_R1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0043__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0043__C ));
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_X1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0043__X ;
  assign _0040_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp : IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_C6 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_R6 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_X6 ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_C6 = | _0040__C ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_X6 = | _0040__X ;
  assign _0040__T = IntShiftRightSat_42U_6U_8U_i_and_cse ? ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_T ) : ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_T );
  assign _0040__S = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_S : IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_S ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_R6 = ( | (_0040__R | ( _0040__C & ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_T | { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_T )))) && IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp != IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_C1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_R1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_X1 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_C1 = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_R1 = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0040__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0040__C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_X1 = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0040__X ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_C1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_R1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_X1 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_C1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_R1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0040__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0040__C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_X1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0040__X ;
  assign _0045_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp : IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_C7 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_R7 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_X7 ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_C7 = | _0045__C ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_X7 = | _0045__X ;
  assign _0045__T = IntShiftRightSat_42U_6U_8U_i_and_cse ? ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_T ) : ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_T );
  assign _0045__S = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_S : IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_S ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_R7 = ( | (_0045__R | ( _0045__C & ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_T | { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_T )))) && IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp != IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_C1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_R1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_X1 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_C1 = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_R1 = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0045__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0045__C ));
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_X1 = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0045__X ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_C1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_R1 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_X1 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_C1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_R1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0045__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0045__C ));
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_X1 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0045__X ;
  assign _0030_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRightSat_42U_6U_8U_1_i_rshift_itm : IntShiftRightSat_42U_6U_8U_1_i_sva_2;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_C8 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_R8 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_X8 ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_C8 = | _0030__C ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_X8 = | _0030__X ;
  assign _0030__T = IntShiftRightSat_42U_6U_8U_i_and_cse ? ( { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_T ) : ( { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRightSat_42U_6U_8U_1_i_sva_2_T );
  assign _0030__S = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_S : IntShiftRightSat_42U_6U_8U_1_i_sva_2_S ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_R8 = ( | (_0030__R | ( _0030__C & ( { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_T | { 42{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRightSat_42U_6U_8U_1_i_sva_2_T )))) && IntShiftRightSat_42U_6U_8U_1_i_rshift_itm != IntShiftRightSat_42U_6U_8U_1_i_sva_2 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_C0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_R0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_X0 ;
  assign IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_C0 = { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_R0 = { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0030__R | ( { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0030__C ));
  assign IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_X0 = { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0030__X ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2_C3 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2_R3 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_1_i_sva_2_X3 ;
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_C3 = { 42{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_R3 = { 42{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0030__R | ( { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0030__C ));
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_X3 = { 42{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0030__X ;
  assign _0041_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0 : IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_C9 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_R9 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_X9 ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_C9 = | _0041__C ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_X9 = | _0041__X ;
  assign _0041__T = IntShiftRightSat_42U_6U_8U_i_and_cse ? ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_T ) : ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_T );
  assign _0041__S = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_S : IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_S ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_R9 = ( | (_0041__R | ( _0041__C & ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_T | { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_T )))) && IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0 != IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_X0 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_C0 = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_R0 = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0041__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0041__C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_X0 = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0041__X ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_C2 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_R2 ;
  logic [0:0] IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X2 ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_C2 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_R2 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0041__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0041__C ));
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X2 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0041__X ;
  assign _0032_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRightSat_42U_6U_8U_i_rshift_itm : IntShiftRightSat_42U_6U_8U_i_sva_2;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_C10 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_R10 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_X10 ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_C10 = | _0032__C ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_X10 = | _0032__X ;
  assign _0032__T = IntShiftRightSat_42U_6U_8U_i_and_cse ? ( { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRightSat_42U_6U_8U_i_rshift_itm_T ) : ( { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRightSat_42U_6U_8U_i_sva_2_T );
  assign _0032__S = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRightSat_42U_6U_8U_i_rshift_itm_S : IntShiftRightSat_42U_6U_8U_i_sva_2_S ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_R10 = ( | (_0032__R | ( _0032__C & ( { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRightSat_42U_6U_8U_i_rshift_itm_T | { 42{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRightSat_42U_6U_8U_i_sva_2_T )))) && IntShiftRightSat_42U_6U_8U_i_rshift_itm != IntShiftRightSat_42U_6U_8U_i_sva_2 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_rshift_itm_C0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_rshift_itm_R0 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_rshift_itm_X0 ;
  assign IntShiftRightSat_42U_6U_8U_i_rshift_itm_C0 = { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRightSat_42U_6U_8U_i_rshift_itm_R0 = { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0032__R | ( { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0032__C ));
  assign IntShiftRightSat_42U_6U_8U_i_rshift_itm_X0 = { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0032__X ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2_C3 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2_R3 ;
  logic [41:0] IntShiftRightSat_42U_6U_8U_i_sva_2_X3 ;
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_C3 = { 42{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_R3 = { 42{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0032__R | ( { 42{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0032__C ));
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_X3 = { 42{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0032__X ;
  assign _0047_ = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0 : IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_C11 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_R11 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_i_and_cse_X11 ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_C11 = | _0047__C ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_X11 = | _0047__X ;
  assign _0047__T = IntShiftRightSat_42U_6U_8U_i_and_cse ? ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_T ) : ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} | IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_T );
  assign _0047__S = IntShiftRightSat_42U_6U_8U_i_and_cse ? IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_S : IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_S ;
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_R11 = ( | (_0047__R | ( _0047__C & ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_T | { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_T )))) && IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0 != IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_C0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_R0 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_X0 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_C0 = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_R0 = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0047__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0047__C ));
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_X0 = { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0047__X ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_C2 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_R2 ;
  logic [0:0] IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X2 ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_C2 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_R2 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & ( _0047__R | ( { 1{ IntShiftRightSat_42U_6U_8U_i_and_cse_T  }} & _0047__C ));
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X2 = { 1{ !IntShiftRightSat_42U_6U_8U_i_and_cse }} & _0047__X ;
  assign _0031_ = _0142_ ? IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0 : IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm;
  logic [0:0] _0142__C0 ;
  logic [0:0] _0142__R0 ;
  logic [0:0] _0142__X0 ;
  assign _0142__C0 = | _0031__C ;
  assign _0142__X0 = | _0031__X ;
  assign _0031__T = _0142_ ? ( { 1{ _0142__T  }} | IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_T ) : ( { 1{ _0142__T  }} | IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_T );
  assign _0031__S = _0142_ ? IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_S : IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_S ;
  assign _0142__R0 = ( | (_0031__R | ( _0031__C & ( { 1{ _0142_ }} & IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_T | { 1{ !_0142_ }} & IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_T )))) && IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0 != IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_C1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_R1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_X1 ;
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_C1 = { 1{ _0142_ }} ;
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_R1 = { 1{ _0142_ }} & ( _0031__R | ( { 1{ _0142__T  }} & _0031__C ));
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_X1 = { 1{ _0142_ }} & _0031__X ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_C1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_R1 ;
  logic [0:0] IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_X1 ;
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_C1 = { 1{ !_0142_ }} ;
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_R1 = { 1{ !_0142_ }} & ( _0031__R | ( { 1{ _0142__T  }} & _0031__C ));
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_X1 = { 1{ !_0142_ }} & _0031__X ;
  assign _0052_ = _0139_ ? IsNaN_6U_10U_land_lpi_1_dfm_4 : IsNaN_6U_10U_land_lpi_1_dfm_5;
  logic [0:0] _0139__C0 ;
  logic [0:0] _0139__R0 ;
  logic [0:0] _0139__X0 ;
  assign _0139__C0 = | _0052__C ;
  assign _0139__X0 = | _0052__X ;
  assign _0052__T = _0139_ ? ( { 1{ _0139__T  }} | IsNaN_6U_10U_land_lpi_1_dfm_4_T ) : ( { 1{ _0139__T  }} | IsNaN_6U_10U_land_lpi_1_dfm_5_T );
  assign _0052__S = _0139_ ? IsNaN_6U_10U_land_lpi_1_dfm_4_S : IsNaN_6U_10U_land_lpi_1_dfm_5_S ;
  assign _0139__R0 = ( | (_0052__R | ( _0052__C & ( { 1{ _0139_ }} & IsNaN_6U_10U_land_lpi_1_dfm_4_T | { 1{ !_0139_ }} & IsNaN_6U_10U_land_lpi_1_dfm_5_T )))) && IsNaN_6U_10U_land_lpi_1_dfm_4 != IsNaN_6U_10U_land_lpi_1_dfm_5 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_C6 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_R6 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_4_X6 ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_C6 = { 1{ _0139_ }} ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_R6 = { 1{ _0139_ }} & ( _0052__R | ( { 1{ _0139__T  }} & _0052__C ));
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_X6 = { 1{ _0139_ }} & _0052__X ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_5_C2 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_5_R2 ;
  logic [0:0] IsNaN_6U_10U_land_lpi_1_dfm_5_X2 ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_5_C2 = { 1{ !_0139_ }} ;
  assign IsNaN_6U_10U_land_lpi_1_dfm_5_R2 = { 1{ !_0139_ }} & ( _0052__R | ( { 1{ _0139__T  }} & _0052__C ));
  assign IsNaN_6U_10U_land_lpi_1_dfm_5_X2 = { 1{ !_0139_ }} & _0052__X ;
  assign _0094_ = and_dcpl_41 ? IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5;
  logic [0:0] and_dcpl_41_C2 ;
  logic [0:0] and_dcpl_41_R2 ;
  logic [0:0] and_dcpl_41_X2 ;
  assign and_dcpl_41_C2 = | _0094__C ;
  assign and_dcpl_41_X2 = | _0094__X ;
  assign _0094__T = and_dcpl_41 ? ( { 1{ and_dcpl_41_T  }} | IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_T ) : ( { 1{ and_dcpl_41_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_T );
  assign _0094__S = and_dcpl_41 ? IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_S : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_S ;
  assign and_dcpl_41_R2 = ( | (_0094__R | ( _0094__C & ( { 1{ and_dcpl_41 }} & IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_T | { 1{ !and_dcpl_41 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_T )))) && IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl != FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_C0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_R0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_X0 ;
  assign IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_C0 = { 1{ and_dcpl_41 }} ;
  assign IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_R0 = { 1{ and_dcpl_41 }} & ( _0094__R | ( { 1{ and_dcpl_41_T  }} & _0094__C ));
  assign IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_X0 = { 1{ and_dcpl_41 }} & _0094__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X3 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C3 = { 1{ !and_dcpl_41 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R3 = { 1{ !and_dcpl_41 }} & ( _0094__R | ( { 1{ and_dcpl_41_T  }} & _0094__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X3 = { 1{ !and_dcpl_41 }} & _0094__X ;
  assign _0022_ = _0138_ ? _0094_ : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6;
  logic [0:0] _0138__C0 ;
  logic [0:0] _0138__R0 ;
  logic [0:0] _0138__X0 ;
  assign _0138__C0 = | _0022__C ;
  assign _0138__X0 = | _0022__X ;
  assign _0022__T = _0138_ ? ( { 1{ _0138__T  }} | _0094__T ) : ( { 1{ _0138__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_T );
  assign _0022__S = _0138_ ? _0094__S : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_S ;
  assign _0138__R0 = ( | (_0022__R | ( _0022__C & ( { 1{ _0138_ }} & _0094__T | { 1{ !_0138_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_T )))) && _0094_ != FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 ;
  logic [0:0] _0094__C0 ;
  logic [0:0] _0094__R0 ;
  logic [0:0] _0094__X0 ;
  assign _0094__C0 = { 1{ _0138_ }} ;
  assign _0094__R0 = { 1{ _0138_ }} & ( _0022__R | ( { 1{ _0138__T  }} & _0022__C ));
  assign _0094__X0 = { 1{ _0138_ }} & _0022__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_C2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_R2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X2 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_C2 = { 1{ !_0138_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_R2 = { 1{ !_0138_ }} & ( _0022__R | ( { 1{ _0138__T  }} & _0022__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X2 = { 1{ !_0138_ }} & _0022__X ;
  assign _0079_ = _0136_ ? _0288_ : main_stage_v_3;
  logic [0:0] _0136__C0 ;
  logic [0:0] _0136__R0 ;
  logic [0:0] _0136__X0 ;
  assign _0136__C0 = | _0079__C ;
  assign _0136__X0 = | _0079__X ;
  assign _0079__T = _0136_ ? ( { 1{ _0136__T  }} | _0288__T ) : ( { 1{ _0136__T  }} | main_stage_v_3_T );
  assign _0079__S = _0136_ ? _0288__S : main_stage_v_3_S ;
  assign _0136__R0 = ( | (_0079__R | ( _0079__C & ( { 1{ _0136_ }} & _0288__T | { 1{ !_0136_ }} & main_stage_v_3_T )))) && _0288_ != main_stage_v_3 ;
  logic [0:0] _0288__C0 ;
  logic [0:0] _0288__R0 ;
  logic [0:0] _0288__X0 ;
  assign _0288__C0 = { 1{ _0136_ }} ;
  assign _0288__R0 = { 1{ _0136_ }} & ( _0079__R | ( { 1{ _0136__T  }} & _0079__C ));
  assign _0288__X0 = { 1{ _0136_ }} & _0079__X ;
  logic [0:0] main_stage_v_3_C8 ;
  logic [0:0] main_stage_v_3_R8 ;
  logic [0:0] main_stage_v_3_X8 ;
  assign main_stage_v_3_C8 = { 1{ !_0136_ }} ;
  assign main_stage_v_3_R8 = { 1{ !_0136_ }} & ( _0079__R | ( { 1{ _0136__T  }} & _0079__C ));
  assign main_stage_v_3_X8 = { 1{ !_0136_ }} & _0079__X ;
  assign _0075_ = and_173_cse ? io_read_cfg_precision_rsc_svs_st_4 : io_read_cfg_precision_rsc_svs_st_5;
  logic [0:0] and_173_cse_C0 ;
  logic [0:0] and_173_cse_R0 ;
  logic [0:0] and_173_cse_X0 ;
  assign and_173_cse_C0 = | _0075__C ;
  assign and_173_cse_X0 = | _0075__X ;
  assign _0075__T = and_173_cse ? ( { 2{ and_173_cse_T  }} | io_read_cfg_precision_rsc_svs_st_4_T ) : ( { 2{ and_173_cse_T  }} | io_read_cfg_precision_rsc_svs_st_5_T );
  assign _0075__S = and_173_cse ? io_read_cfg_precision_rsc_svs_st_4_S : io_read_cfg_precision_rsc_svs_st_5_S ;
  assign and_173_cse_R0 = ( | (_0075__R | ( _0075__C & ( { 2{ and_173_cse }} & io_read_cfg_precision_rsc_svs_st_4_T | { 2{ !and_173_cse }} & io_read_cfg_precision_rsc_svs_st_5_T )))) && io_read_cfg_precision_rsc_svs_st_4 != io_read_cfg_precision_rsc_svs_st_5 ;
  assign { io_read_cfg_precision_rsc_svs_st_4_R17 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X17 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C17 [1:1] } = 0;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C18 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R18 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X18 ;
  assign io_read_cfg_precision_rsc_svs_st_4_C18 = { 2{ and_173_cse }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R18 = { 2{ and_173_cse }} & ( _0075__R | ( { 2{ and_173_cse_T  }} & _0075__C ));
  assign io_read_cfg_precision_rsc_svs_st_4_X18 = { 2{ and_173_cse }} & _0075__X ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_C12 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_R12 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_5_X12 ;
  assign io_read_cfg_precision_rsc_svs_st_5_C12 = { 2{ !and_173_cse }} ;
  assign io_read_cfg_precision_rsc_svs_st_5_R12 = { 2{ !and_173_cse }} & ( _0075__R | ( { 2{ and_173_cse_T  }} & _0075__C ));
  assign io_read_cfg_precision_rsc_svs_st_5_X12 = { 2{ !and_173_cse }} & _0075__X ;
  assign _0080_ = and_173_cse ? io_read_cfg_precision_rsc_svs_st_4[0] : nor_tmp_42;
  logic [0:0] and_173_cse_C1 ;
  logic [0:0] and_173_cse_R1 ;
  logic [0:0] and_173_cse_X1 ;
  assign and_173_cse_C1 = | _0080__C ;
  assign and_173_cse_X1 = | _0080__X ;
  assign _0080__T = and_173_cse ? ( { 1{ and_173_cse_T  }} | io_read_cfg_precision_rsc_svs_st_4_T [0] ) : ( { 1{ and_173_cse_T  }} | nor_tmp_42_T );
  assign _0080__S = and_173_cse ? io_read_cfg_precision_rsc_svs_st_4_S : nor_tmp_42_S ;
  assign and_173_cse_R1 = ( | (_0080__R | ( _0080__C & ( { 1{ and_173_cse }} & io_read_cfg_precision_rsc_svs_st_4_T [0] | { 1{ !and_173_cse }} & nor_tmp_42_T )))) && io_read_cfg_precision_rsc_svs_st_4[0] != nor_tmp_42 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C19 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R19 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X19 ;
  assign io_read_cfg_precision_rsc_svs_st_4_C19 [0] = { 1{ and_173_cse }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R19 [0] = { 1{ and_173_cse }} & ( _0080__R | ( { 1{ and_173_cse_T  }} & _0080__C ));
  assign io_read_cfg_precision_rsc_svs_st_4_X19 [0] = { 1{ and_173_cse }} & _0080__X ;
  logic [0:0] nor_tmp_42_C16 ;
  logic [0:0] nor_tmp_42_R16 ;
  logic [0:0] nor_tmp_42_X16 ;
  assign nor_tmp_42_C16 = { 1{ !and_173_cse }} ;
  assign nor_tmp_42_R16 = { 1{ !and_173_cse }} & ( _0080__R | ( { 1{ and_173_cse_T  }} & _0080__C ));
  assign nor_tmp_42_X16 = { 1{ !and_173_cse }} & _0080__X ;
  assign _0086_ = _0135_ ? IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm[10:0] : reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm;
  logic [0:0] _0135__C0 ;
  logic [0:0] _0135__R0 ;
  logic [0:0] _0135__X0 ;
  assign _0135__C0 = | _0086__C ;
  assign _0135__X0 = | _0086__X ;
  assign _0086__T = _0135_ ? ( { 11{ _0135__T  }} | IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_T [10:0] ) : ( { 11{ _0135__T  }} | reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_T );
  assign _0086__S = _0135_ ? IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_S : reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_S ;
  assign _0135__R0 = ( | (_0086__R | ( _0086__C & ( { 11{ _0135_ }} & IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_T [10:0] | { 11{ !_0135_ }} & reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_T )))) && IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm[10:0] != reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_C0 ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_R0 ;
  logic [13:0] IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_X0 ;
  assign IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_C0 [10:0] = { 11{ _0135_ }} ;
  assign IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_R0 [10:0] = { 11{ _0135_ }} & ( _0086__R | ( { 11{ _0135__T  }} & _0086__C ));
  assign IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_X0 [10:0] = { 11{ _0135_ }} & _0086__X ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C4 ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R4 ;
  logic [10:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X4 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C4 = { 11{ !_0135_ }} ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R4 = { 11{ !_0135_ }} & ( _0086__R | ( { 11{ _0135__T  }} & _0086__C ));
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X4 = { 11{ !_0135_ }} & _0086__X ;
  assign _0088_ = _0133_ ? IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm[13:11] : reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm;
  logic [0:0] _0133__C0 ;
  logic [0:0] _0133__R0 ;
  logic [0:0] _0133__X0 ;
  assign _0133__C0 = | _0088__C ;
  assign _0133__X0 = | _0088__X ;
  assign _0088__T = _0133_ ? ( { 3{ _0133__T  }} | IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_T [13:11] ) : ( { 3{ _0133__T  }} | reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_T );
  assign _0088__S = _0133_ ? IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_S : reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_S ;
  assign _0133__R0 = ( | (_0088__R | ( _0088__C & ( { 3{ _0133_ }} & IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_T [13:11] | { 3{ !_0133_ }} & reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_T )))) && IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm[13:11] != reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm ;
  assign IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_C0 [13:11] = { 3{ _0133_ }} ;
  assign IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_R0 [13:11] = { 3{ _0133_ }} & ( _0088__R | ( { 3{ _0133__T  }} & _0088__C ));
  assign IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_X0 [13:11] = { 3{ _0133_ }} & _0088__X ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C3 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R3 ;
  logic [2:0] reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X3 ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C3 = { 3{ !_0133_ }} ;
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R3 = { 3{ !_0133_ }} & ( _0088__R | ( { 3{ _0133__T  }} & _0088__C ));
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X3 = { 3{ !_0133_ }} & _0088__X ;
  assign _0033_ = IntShiftRightSat_50U_6U_16U_o_and_cse ? IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0 : IntShiftRightSat_50U_6U_16U_o_0_sva_3;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_cse_C0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_cse_R0 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_cse_X0 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_cse_C0 = | _0033__C ;
  assign IntShiftRightSat_50U_6U_16U_o_and_cse_X0 = | _0033__X ;
  assign _0033__T = IntShiftRightSat_50U_6U_16U_o_and_cse ? ( { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse_T  }} | IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_T ) : ( { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse_T  }} | IntShiftRightSat_50U_6U_16U_o_0_sva_3_T );
  assign _0033__S = IntShiftRightSat_50U_6U_16U_o_and_cse ? IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_S : IntShiftRightSat_50U_6U_16U_o_0_sva_3_S ;
  assign IntShiftRightSat_50U_6U_16U_o_and_cse_R0 = ( | (_0033__R | ( _0033__C & ( { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse }} & IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_T | { 1{ !IntShiftRightSat_50U_6U_16U_o_and_cse }} & IntShiftRightSat_50U_6U_16U_o_0_sva_3_T )))) && IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0 != IntShiftRightSat_50U_6U_16U_o_0_sva_3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_C1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_R1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_X1 ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_C1 = { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse }} ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_R1 = { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse }} & ( _0033__R | ( { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse_T  }} & _0033__C ));
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_X1 = { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse }} & _0033__X ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_3_C3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_3_R3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_0_sva_3_X3 ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_C3 = { 1{ !IntShiftRightSat_50U_6U_16U_o_and_cse }} ;
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_R3 = { 1{ !IntShiftRightSat_50U_6U_16U_o_and_cse }} & ( _0033__R | ( { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse_T  }} & _0033__C ));
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_X3 = { 1{ !IntShiftRightSat_50U_6U_16U_o_and_cse }} & _0033__X ;
  assign _0035_ = IntShiftRightSat_50U_6U_16U_o_and_cse ? IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0 : IntShiftRightSat_50U_6U_16U_o_15_sva_3;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_cse_C1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_cse_R1 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_and_cse_X1 ;
  assign IntShiftRightSat_50U_6U_16U_o_and_cse_C1 = | _0035__C ;
  assign IntShiftRightSat_50U_6U_16U_o_and_cse_X1 = | _0035__X ;
  assign _0035__T = IntShiftRightSat_50U_6U_16U_o_and_cse ? ( { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse_T  }} | IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T ) : ( { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse_T  }} | IntShiftRightSat_50U_6U_16U_o_15_sva_3_T );
  assign _0035__S = IntShiftRightSat_50U_6U_16U_o_and_cse ? IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_S : IntShiftRightSat_50U_6U_16U_o_15_sva_3_S ;
  assign IntShiftRightSat_50U_6U_16U_o_and_cse_R1 = ( | (_0035__R | ( _0035__C & ( { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse }} & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_T | { 1{ !IntShiftRightSat_50U_6U_16U_o_and_cse }} & IntShiftRightSat_50U_6U_16U_o_15_sva_3_T )))) && IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0 != IntShiftRightSat_50U_6U_16U_o_15_sva_3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C35 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R35 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X35 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C35 = { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse }} ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R35 = { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse }} & ( _0035__R | ( { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse_T  }} & _0035__C ));
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X35 = { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse }} & _0035__X ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_C5 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_R5 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_o_15_sva_3_X5 ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_C5 = { 1{ !IntShiftRightSat_50U_6U_16U_o_and_cse }} ;
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_R5 = { 1{ !IntShiftRightSat_50U_6U_16U_o_and_cse }} & ( _0035__R | ( { 1{ IntShiftRightSat_50U_6U_16U_o_and_cse_T  }} & _0035__C ));
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_X5 = { 1{ !IntShiftRightSat_50U_6U_16U_o_and_cse }} & _0035__X ;
  assign _0082_ = _0131_ ? IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm[41:0] : reg_IntShiftRightSat_50U_6U_16U_i_1_itm;
  logic [0:0] _0131__C0 ;
  logic [0:0] _0131__R0 ;
  logic [0:0] _0131__X0 ;
  assign _0131__C0 = | _0082__C ;
  assign _0131__X0 = | _0082__X ;
  assign _0082__T = _0131_ ? ( { 42{ _0131__T  }} | IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_T [41:0] ) : ( { 42{ _0131__T  }} | reg_IntShiftRightSat_50U_6U_16U_i_1_itm_T );
  assign _0082__S = _0131_ ? IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_S : reg_IntShiftRightSat_50U_6U_16U_i_1_itm_S ;
  assign _0131__R0 = ( | (_0082__R | ( _0082__C & ( { 42{ _0131_ }} & IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_T [41:0] | { 42{ !_0131_ }} & reg_IntShiftRightSat_50U_6U_16U_i_1_itm_T )))) && IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm[41:0] != reg_IntShiftRightSat_50U_6U_16U_i_1_itm ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_C0 ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_R0 ;
  logic [49:0] IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_X0 ;
  assign IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_C0 [41:0] = { 42{ _0131_ }} ;
  assign IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_R0 [41:0] = { 42{ _0131_ }} & ( _0082__R | ( { 42{ _0131__T  }} & _0082__C ));
  assign IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_X0 [41:0] = { 42{ _0131_ }} & _0082__X ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C2 ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R2 ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X2 ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C2 = { 42{ !_0131_ }} ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R2 = { 42{ !_0131_ }} & ( _0082__R | ( { 42{ _0131__T  }} & _0082__C ));
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X2 = { 42{ !_0131_ }} & _0082__X ;
  assign _0083_ = _0128_ ? IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm[49:42] : reg_IntShiftRightSat_50U_6U_16U_i_itm;
  logic [0:0] _0128__C0 ;
  logic [0:0] _0128__R0 ;
  logic [0:0] _0128__X0 ;
  assign _0128__C0 = | _0083__C ;
  assign _0128__X0 = | _0083__X ;
  assign _0083__T = _0128_ ? ( { 8{ _0128__T  }} | IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_T [49:42] ) : ( { 8{ _0128__T  }} | reg_IntShiftRightSat_50U_6U_16U_i_itm_T );
  assign _0083__S = _0128_ ? IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_S : reg_IntShiftRightSat_50U_6U_16U_i_itm_S ;
  assign _0128__R0 = ( | (_0083__R | ( _0083__C & ( { 8{ _0128_ }} & IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_T [49:42] | { 8{ !_0128_ }} & reg_IntShiftRightSat_50U_6U_16U_i_itm_T )))) && IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm[49:42] != reg_IntShiftRightSat_50U_6U_16U_i_itm ;
  assign IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_C0 [49:42] = { 8{ _0128_ }} ;
  assign IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_R0 [49:42] = { 8{ _0128_ }} & ( _0083__R | ( { 8{ _0128__T  }} & _0083__C ));
  assign IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_X0 [49:42] = { 8{ _0128_ }} & _0083__X ;
  logic [7:0] reg_IntShiftRightSat_50U_6U_16U_i_itm_C2 ;
  logic [7:0] reg_IntShiftRightSat_50U_6U_16U_i_itm_R2 ;
  logic [7:0] reg_IntShiftRightSat_50U_6U_16U_i_itm_X2 ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_itm_C2 = { 8{ !_0128_ }} ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_itm_R2 = { 8{ !_0128_ }} & ( _0083__R | ( { 8{ _0128__T  }} & _0083__C ));
  assign reg_IntShiftRightSat_50U_6U_16U_i_itm_X2 = { 8{ !_0128_ }} & _0083__X ;
  assign _0093_ = and_dcpl_35 ? IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4;
  logic [0:0] and_dcpl_35_C1 ;
  logic [0:0] and_dcpl_35_R1 ;
  logic [0:0] and_dcpl_35_X1 ;
  assign and_dcpl_35_C1 = | _0093__C ;
  assign and_dcpl_35_X1 = | _0093__X ;
  assign _0093__T = and_dcpl_35 ? ( { 1{ and_dcpl_35_T  }} | IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_T ) : ( { 1{ and_dcpl_35_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_T );
  assign _0093__S = and_dcpl_35 ? IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_S : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_S ;
  assign and_dcpl_35_R1 = ( | (_0093__R | ( _0093__C & ( { 1{ and_dcpl_35 }} & IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_T | { 1{ !and_dcpl_35 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_T )))) && IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp != FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R2 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X2 ;
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C2 = { 1{ and_dcpl_35 }} ;
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R2 = { 1{ and_dcpl_35 }} & ( _0093__R | ( { 1{ and_dcpl_35_T  }} & _0093__C ));
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X2 = { 1{ and_dcpl_35 }} & _0093__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C5 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R5 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X5 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C5 = { 1{ !and_dcpl_35 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R5 = { 1{ !and_dcpl_35 }} & ( _0093__R | ( { 1{ and_dcpl_35_T  }} & _0093__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X5 = { 1{ !and_dcpl_35 }} & _0093__X ;
  assign _0023_ = _0125_ ? _0093_ : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4;
  logic [0:0] _0125__C0 ;
  logic [0:0] _0125__R0 ;
  logic [0:0] _0125__X0 ;
  assign _0125__C0 = | _0023__C ;
  assign _0125__X0 = | _0023__X ;
  assign _0023__T = _0125_ ? ( { 1{ _0125__T  }} | _0093__T ) : ( { 1{ _0125__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_T );
  assign _0023__S = _0125_ ? _0093__S : FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_S ;
  assign _0125__R0 = ( | (_0023__R | ( _0023__C & ( { 1{ _0125_ }} & _0093__T | { 1{ !_0125_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_T )))) && _0093_ != FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4 ;
  logic [0:0] _0093__C0 ;
  logic [0:0] _0093__R0 ;
  logic [0:0] _0093__X0 ;
  assign _0093__C0 = { 1{ _0125_ }} ;
  assign _0093__R0 = { 1{ _0125_ }} & ( _0023__R | ( { 1{ _0125__T  }} & _0023__C ));
  assign _0093__X0 = { 1{ _0125_ }} & _0023__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C5 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R5 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X5 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C5 = { 1{ !_0125_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R5 = { 1{ !_0125_ }} & ( _0023__R | ( { 1{ _0125__T  }} & _0023__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X5 = { 1{ !_0125_ }} & _0023__X ;
  assign _0019_ = _0124_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3 : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4;
  logic [0:0] _0124__C0 ;
  logic [0:0] _0124__R0 ;
  logic [0:0] _0124__X0 ;
  assign _0124__C0 = | _0019__C ;
  assign _0124__X0 = | _0019__X ;
  assign _0019__T = _0124_ ? ( { 1{ _0124__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_T ) : ( { 1{ _0124__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_T );
  assign _0019__S = _0124_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_S ;
  assign _0124__R0 = ( | (_0019__R | ( _0019__C & ( { 1{ _0124_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_T | { 1{ !_0124_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_T )))) && FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3 != FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X3 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C3 = { 1{ _0124_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R3 = { 1{ _0124_ }} & ( _0019__R | ( { 1{ _0124__T  }} & _0019__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X3 = { 1{ _0124_ }} & _0019__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_C2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_R2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X2 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_C2 = { 1{ !_0124_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_R2 = { 1{ !_0124_ }} & ( _0019__R | ( { 1{ _0124__T  }} & _0019__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X2 = { 1{ !_0124_ }} & _0019__X ;
  assign _0092_ = and_dcpl_35 ? IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3;
  logic [0:0] and_dcpl_35_C2 ;
  logic [0:0] and_dcpl_35_R2 ;
  logic [0:0] and_dcpl_35_X2 ;
  assign and_dcpl_35_C2 = | _0092__C ;
  assign and_dcpl_35_X2 = | _0092__X ;
  assign _0092__T = and_dcpl_35 ? ( { 1{ and_dcpl_35_T  }} | IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_T ) : ( { 1{ and_dcpl_35_T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_T );
  assign _0092__S = and_dcpl_35 ? IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_S ;
  assign and_dcpl_35_R2 = ( | (_0092__R | ( _0092__C & ( { 1{ and_dcpl_35 }} & IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_T | { 1{ !and_dcpl_35 }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_T )))) && IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp != FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R3 ;
  logic [0:0] IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X3 ;
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C3 = { 1{ and_dcpl_35 }} ;
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R3 = { 1{ and_dcpl_35 }} & ( _0092__R | ( { 1{ and_dcpl_35_T  }} & _0092__C ));
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X3 = { 1{ and_dcpl_35 }} & _0092__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X2 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C2 = { 1{ !and_dcpl_35 }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R2 = { 1{ !and_dcpl_35 }} & ( _0092__R | ( { 1{ and_dcpl_35_T  }} & _0092__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X2 = { 1{ !and_dcpl_35 }} & _0092__X ;
  assign _0014_ = _0123_ ? _0092_ : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4;
  logic [0:0] _0123__C0 ;
  logic [0:0] _0123__R0 ;
  logic [0:0] _0123__X0 ;
  assign _0123__C0 = | _0014__C ;
  assign _0123__X0 = | _0014__X ;
  assign _0014__T = _0123_ ? ( { 1{ _0123__T  }} | _0092__T ) : ( { 1{ _0123__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_T );
  assign _0014__S = _0123_ ? _0092__S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_S ;
  assign _0123__R0 = ( | (_0014__R | ( _0014__C & ( { 1{ _0123_ }} & _0092__T | { 1{ !_0123_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_T )))) && _0092_ != FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4 ;
  logic [0:0] _0092__C0 ;
  logic [0:0] _0092__R0 ;
  logic [0:0] _0092__X0 ;
  assign _0092__C0 = { 1{ _0123_ }} ;
  assign _0092__R0 = { 1{ _0123_ }} & ( _0014__R | ( { 1{ _0123__T  }} & _0014__C ));
  assign _0092__X0 = { 1{ _0123_ }} & _0014__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_C2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_R2 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X2 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_C2 = { 1{ !_0123_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_R2 = { 1{ !_0123_ }} & ( _0014__R | ( { 1{ _0123__T  }} & _0014__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X2 = { 1{ !_0123_ }} & _0014__X ;
  assign _0078_ = _0121_ ? _0284_ : main_stage_v_2;
  logic [0:0] _0121__C0 ;
  logic [0:0] _0121__R0 ;
  logic [0:0] _0121__X0 ;
  assign _0121__C0 = | _0078__C ;
  assign _0121__X0 = | _0078__X ;
  assign _0078__T = _0121_ ? ( { 1{ _0121__T  }} | _0284__T ) : ( { 1{ _0121__T  }} | main_stage_v_2_T );
  assign _0078__S = _0121_ ? _0284__S : main_stage_v_2_S ;
  assign _0121__R0 = ( | (_0078__R | ( _0078__C & ( { 1{ _0121_ }} & _0284__T | { 1{ !_0121_ }} & main_stage_v_2_T )))) && _0284_ != main_stage_v_2 ;
  logic [0:0] _0284__C0 ;
  logic [0:0] _0284__R0 ;
  logic [0:0] _0284__X0 ;
  assign _0284__C0 = { 1{ _0121_ }} ;
  assign _0284__R0 = { 1{ _0121_ }} & ( _0078__R | ( { 1{ _0121__T  }} & _0078__C ));
  assign _0284__X0 = { 1{ _0121_ }} & _0078__X ;
  logic [0:0] main_stage_v_2_C20 ;
  logic [0:0] main_stage_v_2_R20 ;
  logic [0:0] main_stage_v_2_X20 ;
  assign main_stage_v_2_C20 = { 1{ !_0121_ }} ;
  assign main_stage_v_2_R20 = { 1{ !_0121_ }} & ( _0078__R | ( { 1{ _0121__T  }} & _0078__C ));
  assign main_stage_v_2_X20 = { 1{ !_0121_ }} & _0078__X ;
  assign _0074_ = _0120_ ? cfg_precision_rsci_d : io_read_cfg_precision_rsc_svs_st_4;
  logic [0:0] _0120__C0 ;
  logic [0:0] _0120__R0 ;
  logic [0:0] _0120__X0 ;
  assign _0120__C0 = | _0074__C ;
  assign _0120__X0 = | _0074__X ;
  assign _0074__T = _0120_ ? ( { 2{ _0120__T  }} | cfg_precision_rsci_d_T ) : ( { 2{ _0120__T  }} | io_read_cfg_precision_rsc_svs_st_4_T );
  assign _0074__S = _0120_ ? cfg_precision_rsci_d_S : io_read_cfg_precision_rsc_svs_st_4_S ;
  assign _0120__R0 = ( | (_0074__R | ( _0074__C & ( { 2{ _0120_ }} & cfg_precision_rsci_d_T | { 2{ !_0120_ }} & io_read_cfg_precision_rsc_svs_st_4_T )))) && cfg_precision_rsci_d != io_read_cfg_precision_rsc_svs_st_4 ;
  assign { io_read_cfg_precision_rsc_svs_st_4_R19 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_X19 [1:1] } = 0;
  assign { io_read_cfg_precision_rsc_svs_st_4_C19 [1:1] } = 0;
  logic [1:0] cfg_precision_rsci_d_C4 ;
  logic [1:0] cfg_precision_rsci_d_R4 ;
  logic [1:0] cfg_precision_rsci_d_X4 ;
  assign cfg_precision_rsci_d_C4 = { 2{ _0120_ }} ;
  assign cfg_precision_rsci_d_R4 = { 2{ _0120_ }} & ( _0074__R | ( { 2{ _0120__T  }} & _0074__C ));
  assign cfg_precision_rsci_d_X4 = { 2{ _0120_ }} & _0074__X ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_C20 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_R20 ;
  logic [1:0] io_read_cfg_precision_rsc_svs_st_4_X20 ;
  assign io_read_cfg_precision_rsc_svs_st_4_C20 = { 2{ !_0120_ }} ;
  assign io_read_cfg_precision_rsc_svs_st_4_R20 = { 2{ !_0120_ }} & ( _0074__R | ( { 2{ _0120__T  }} & _0074__C ));
  assign io_read_cfg_precision_rsc_svs_st_4_X20 = { 2{ !_0120_ }} & _0074__X ;
  assign _0018_ = _0119_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5] : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3;
  logic [0:0] _0119__C0 ;
  logic [0:0] _0119__R0 ;
  logic [0:0] _0119__X0 ;
  assign _0119__C0 = | _0018__C ;
  assign _0119__X0 = | _0018__X ;
  assign _0018__T = _0119_ ? ( { 1{ _0119__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T [5] ) : ( { 1{ _0119__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_T );
  assign _0018__S = _0119_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_S ;
  assign _0119__R0 = ( | (_0018__R | ( _0018__C & ( { 1{ _0119_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T [5] | { 1{ !_0119_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_T )))) && FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5] != FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3 ;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R4 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R4 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R4 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R4 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R4 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X4 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X4 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X4 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X4 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X4 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C4 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C4 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C4 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C4 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C4 [4] } = 0;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C5 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R5 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X5 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C5 [5] = { 1{ _0119_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R5 [5] = { 1{ _0119_ }} & ( _0018__R | ( { 1{ _0119__T  }} & _0018__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X5 [5] = { 1{ _0119_ }} & _0018__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R4 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X4 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C4 = { 1{ !_0119_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R4 = { 1{ !_0119_ }} & ( _0018__R | ( { 1{ _0119__T  }} & _0018__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X4 = { 1{ !_0119_ }} & _0018__X ;
  assign _0013_ = _0118_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6] : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3;
  logic [0:0] _0118__C0 ;
  logic [0:0] _0118__R0 ;
  logic [0:0] _0118__X0 ;
  assign _0118__C0 = | _0013__C ;
  assign _0118__X0 = | _0013__X ;
  assign _0013__T = _0118_ ? ( { 1{ _0118__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_T [6] ) : ( { 1{ _0118__T  }} | FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_T );
  assign _0013__S = _0118_ ? FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_S : FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_S ;
  assign _0118__R0 = ( | (_0013__R | ( _0013__C & ( { 1{ _0118_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_T [6] | { 1{ !_0118_ }} & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_T )))) && FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6] != FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3 ;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R1 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R1 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R1 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R1 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R1 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R1 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X1 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X1 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X1 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X1 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X1 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X1 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C1 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C1 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C1 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C1 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C1 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C1 [5] } = 0;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C2 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R2 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X2 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C2 [6] = { 1{ _0118_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R2 [6] = { 1{ _0118_ }} & ( _0013__R | ( { 1{ _0118__T  }} & _0013__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X2 [6] = { 1{ _0118_ }} & _0013__X ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R3 ;
  logic [0:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X3 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C3 = { 1{ !_0118_ }} ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R3 = { 1{ !_0118_ }} & ( _0013__R | ( { 1{ _0118__T  }} & _0013__C ));
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X3 = { 1{ !_0118_ }} & _0013__X ;
  assign _0071_ = _0117_ ? chn_data_in_rsci_d_mxwt[16:0] : i_data_sva_1_16_0_1;
  logic [0:0] _0117__C0 ;
  logic [0:0] _0117__R0 ;
  logic [0:0] _0117__X0 ;
  assign _0117__C0 = | _0071__C ;
  assign _0117__X0 = | _0071__X ;
  assign _0071__T = _0117_ ? ( { 17{ _0117__T  }} | chn_data_in_rsci_d_mxwt_T [16:0] ) : ( { 17{ _0117__T  }} | i_data_sva_1_16_0_1_T );
  assign _0071__S = _0117_ ? chn_data_in_rsci_d_mxwt_S : i_data_sva_1_16_0_1_S ;
  assign _0117__R0 = ( | (_0071__R | ( _0071__C & ( { 17{ _0117_ }} & chn_data_in_rsci_d_mxwt_T [16:0] | { 17{ !_0117_ }} & i_data_sva_1_16_0_1_T )))) && chn_data_in_rsci_d_mxwt[16:0] != i_data_sva_1_16_0_1 ;
  assign { chn_data_in_rsci_d_mxwt_R3 [0], chn_data_in_rsci_d_mxwt_R3 [1], chn_data_in_rsci_d_mxwt_R3 [2], chn_data_in_rsci_d_mxwt_R3 [3], chn_data_in_rsci_d_mxwt_R3 [4], chn_data_in_rsci_d_mxwt_R3 [5], chn_data_in_rsci_d_mxwt_R3 [6], chn_data_in_rsci_d_mxwt_R3 [7], chn_data_in_rsci_d_mxwt_R3 [8], chn_data_in_rsci_d_mxwt_R3 [9], chn_data_in_rsci_d_mxwt_R3 [49:16] } = 0;
  assign { chn_data_in_rsci_d_mxwt_X3 [0], chn_data_in_rsci_d_mxwt_X3 [1], chn_data_in_rsci_d_mxwt_X3 [2], chn_data_in_rsci_d_mxwt_X3 [3], chn_data_in_rsci_d_mxwt_X3 [4], chn_data_in_rsci_d_mxwt_X3 [5], chn_data_in_rsci_d_mxwt_X3 [6], chn_data_in_rsci_d_mxwt_X3 [7], chn_data_in_rsci_d_mxwt_X3 [8], chn_data_in_rsci_d_mxwt_X3 [9], chn_data_in_rsci_d_mxwt_X3 [49:16] } = 0;
  assign { chn_data_in_rsci_d_mxwt_C3 [0], chn_data_in_rsci_d_mxwt_C3 [1], chn_data_in_rsci_d_mxwt_C3 [2], chn_data_in_rsci_d_mxwt_C3 [3], chn_data_in_rsci_d_mxwt_C3 [4], chn_data_in_rsci_d_mxwt_C3 [5], chn_data_in_rsci_d_mxwt_C3 [6], chn_data_in_rsci_d_mxwt_C3 [7], chn_data_in_rsci_d_mxwt_C3 [8], chn_data_in_rsci_d_mxwt_C3 [9], chn_data_in_rsci_d_mxwt_C3 [49:16] } = 0;
  assign { i_data_sva_1_16_0_1_R2 [15] } = 0;
  assign { i_data_sva_1_16_0_1_X2 [15] } = 0;
  assign { i_data_sva_1_16_0_1_C2 [15] } = 0;
  logic [49:0] chn_data_in_rsci_d_mxwt_C4 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_R4 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_X4 ;
  assign chn_data_in_rsci_d_mxwt_C4 [16:0] = { 17{ _0117_ }} ;
  assign chn_data_in_rsci_d_mxwt_R4 [16:0] = { 17{ _0117_ }} & ( _0071__R | ( { 17{ _0117__T  }} & _0071__C ));
  assign chn_data_in_rsci_d_mxwt_X4 [16:0] = { 17{ _0117_ }} & _0071__X ;
  logic [16:0] i_data_sva_1_16_0_1_C3 ;
  logic [16:0] i_data_sva_1_16_0_1_R3 ;
  logic [16:0] i_data_sva_1_16_0_1_X3 ;
  assign i_data_sva_1_16_0_1_C3 = { 17{ !_0117_ }} ;
  assign i_data_sva_1_16_0_1_R3 = { 17{ !_0117_ }} & ( _0071__R | ( { 17{ _0117__T  }} & _0071__C ));
  assign i_data_sva_1_16_0_1_X3 = { 17{ !_0117_ }} & _0071__X ;
  assign _0077_ = _0116_ ? _0283_ : main_stage_v_1;
  logic [0:0] _0116__C0 ;
  logic [0:0] _0116__R0 ;
  logic [0:0] _0116__X0 ;
  assign _0116__C0 = | _0077__C ;
  assign _0116__X0 = | _0077__X ;
  assign _0077__T = _0116_ ? ( { 1{ _0116__T  }} | _0283__T ) : ( { 1{ _0116__T  }} | main_stage_v_1_T );
  assign _0077__S = _0116_ ? _0283__S : main_stage_v_1_S ;
  assign _0116__R0 = ( | (_0077__R | ( _0077__C & ( { 1{ _0116_ }} & _0283__T | { 1{ !_0116_ }} & main_stage_v_1_T )))) && _0283_ != main_stage_v_1 ;
  logic [0:0] _0283__C0 ;
  logic [0:0] _0283__R0 ;
  logic [0:0] _0283__X0 ;
  assign _0283__C0 = { 1{ _0116_ }} ;
  assign _0283__R0 = { 1{ _0116_ }} & ( _0077__R | ( { 1{ _0116__T  }} & _0077__C ));
  assign _0283__X0 = { 1{ _0116_ }} & _0077__X ;
  logic [0:0] main_stage_v_1_C18 ;
  logic [0:0] main_stage_v_1_R18 ;
  logic [0:0] main_stage_v_1_X18 ;
  assign main_stage_v_1_C18 = { 1{ !_0116_ }} ;
  assign main_stage_v_1_R18 = { 1{ !_0116_ }} & ( _0077__R | ( { 1{ _0116__T  }} & _0077__C ));
  assign main_stage_v_1_X18 = { 1{ !_0116_ }} & _0077__X ;
  assign _0091_ = _0115_ ? _0282_ : reg_chn_data_out_rsci_ld_core_psct_cse;
  logic [0:0] _0115__C0 ;
  logic [0:0] _0115__R0 ;
  logic [0:0] _0115__X0 ;
  assign _0115__C0 = | _0091__C ;
  assign _0115__X0 = | _0091__X ;
  assign _0091__T = _0115_ ? ( { 1{ _0115__T  }} | _0282__T ) : ( { 1{ _0115__T  }} | reg_chn_data_out_rsci_ld_core_psct_cse_T );
  assign _0091__S = _0115_ ? _0282__S : reg_chn_data_out_rsci_ld_core_psct_cse_S ;
  assign _0115__R0 = ( | (_0091__R | ( _0091__C & ( { 1{ _0115_ }} & _0282__T | { 1{ !_0115_ }} & reg_chn_data_out_rsci_ld_core_psct_cse_T )))) && _0282_ != reg_chn_data_out_rsci_ld_core_psct_cse ;
  logic [0:0] _0282__C0 ;
  logic [0:0] _0282__R0 ;
  logic [0:0] _0282__X0 ;
  assign _0282__C0 = { 1{ _0115_ }} ;
  assign _0282__R0 = { 1{ _0115_ }} & ( _0091__R | ( { 1{ _0115__T  }} & _0091__C ));
  assign _0282__X0 = { 1{ _0115_ }} & _0091__X ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_C11 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_R11 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_X11 ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_C11 = { 1{ !_0115_ }} ;
  assign reg_chn_data_out_rsci_ld_core_psct_cse_R11 = { 1{ !_0115_ }} & ( _0091__R | ( { 1{ _0115__T  }} & _0091__C ));
  assign reg_chn_data_out_rsci_ld_core_psct_cse_X11 = { 1{ !_0115_ }} & _0091__X ;
  assign _0065_ = chn_data_out_and_cse ? _0626_ : chn_data_out_rsci_d_6_1;
  logic [0:0] chn_data_out_and_cse_C0 ;
  logic [0:0] chn_data_out_and_cse_R0 ;
  logic [0:0] chn_data_out_and_cse_X0 ;
  assign chn_data_out_and_cse_C0 = | _0065__C ;
  assign chn_data_out_and_cse_X0 = | _0065__X ;
  assign _0065__T = chn_data_out_and_cse ? ( { 6{ chn_data_out_and_cse_T  }} | _0626__T ) : ( { 6{ chn_data_out_and_cse_T  }} | chn_data_out_rsci_d_6_1_T );
  assign _0065__S = chn_data_out_and_cse ? _0626__S : chn_data_out_rsci_d_6_1_S ;
  assign chn_data_out_and_cse_R0 = ( | (_0065__R | ( _0065__C & ( { 6{ chn_data_out_and_cse }} & _0626__T | { 6{ !chn_data_out_and_cse }} & chn_data_out_rsci_d_6_1_T )))) && _0626_ != chn_data_out_rsci_d_6_1 ;
  logic [5:0] _0626__C0 ;
  logic [5:0] _0626__R0 ;
  logic [5:0] _0626__X0 ;
  assign _0626__C0 = { 6{ chn_data_out_and_cse }} ;
  assign _0626__R0 = { 6{ chn_data_out_and_cse }} & ( _0065__R | ( { 6{ chn_data_out_and_cse_T  }} & _0065__C ));
  assign _0626__X0 = { 6{ chn_data_out_and_cse }} & _0065__X ;
  logic [5:0] chn_data_out_rsci_d_6_1_C0 ;
  logic [5:0] chn_data_out_rsci_d_6_1_R0 ;
  logic [5:0] chn_data_out_rsci_d_6_1_X0 ;
  assign chn_data_out_rsci_d_6_1_C0 = { 6{ !chn_data_out_and_cse }} ;
  assign chn_data_out_rsci_d_6_1_R0 = { 6{ !chn_data_out_and_cse }} & ( _0065__R | ( { 6{ chn_data_out_and_cse_T  }} & _0065__C ));
  assign chn_data_out_rsci_d_6_1_X0 = { 6{ !chn_data_out_and_cse }} & _0065__X ;
  assign _0066_ = chn_data_out_and_cse ? _0616_ : chn_data_out_rsci_d_7;
  logic [0:0] chn_data_out_and_cse_C1 ;
  logic [0:0] chn_data_out_and_cse_R1 ;
  logic [0:0] chn_data_out_and_cse_X1 ;
  assign chn_data_out_and_cse_C1 = | _0066__C ;
  assign chn_data_out_and_cse_X1 = | _0066__X ;
  assign _0066__T = chn_data_out_and_cse ? ( { 1{ chn_data_out_and_cse_T  }} | _0616__T ) : ( { 1{ chn_data_out_and_cse_T  }} | chn_data_out_rsci_d_7_T );
  assign _0066__S = chn_data_out_and_cse ? _0616__S : chn_data_out_rsci_d_7_S ;
  assign chn_data_out_and_cse_R1 = ( | (_0066__R | ( _0066__C & ( { 1{ chn_data_out_and_cse }} & _0616__T | { 1{ !chn_data_out_and_cse }} & chn_data_out_rsci_d_7_T )))) && _0616_ != chn_data_out_rsci_d_7 ;
  logic [0:0] _0616__C0 ;
  logic [0:0] _0616__R0 ;
  logic [0:0] _0616__X0 ;
  assign _0616__C0 = { 1{ chn_data_out_and_cse }} ;
  assign _0616__R0 = { 1{ chn_data_out_and_cse }} & ( _0066__R | ( { 1{ chn_data_out_and_cse_T  }} & _0066__C ));
  assign _0616__X0 = { 1{ chn_data_out_and_cse }} & _0066__X ;
  logic [0:0] chn_data_out_rsci_d_7_C0 ;
  logic [0:0] chn_data_out_rsci_d_7_R0 ;
  logic [0:0] chn_data_out_rsci_d_7_X0 ;
  assign chn_data_out_rsci_d_7_C0 = { 1{ !chn_data_out_and_cse }} ;
  assign chn_data_out_rsci_d_7_R0 = { 1{ !chn_data_out_and_cse }} & ( _0066__R | ( { 1{ chn_data_out_and_cse_T  }} & _0066__C ));
  assign chn_data_out_rsci_d_7_X0 = { 1{ !chn_data_out_and_cse }} & _0066__X ;
  assign _0061_ = chn_data_out_and_cse ? _0619_ : chn_data_out_rsci_d_14;
  logic [0:0] chn_data_out_and_cse_C2 ;
  logic [0:0] chn_data_out_and_cse_R2 ;
  logic [0:0] chn_data_out_and_cse_X2 ;
  assign chn_data_out_and_cse_C2 = | _0061__C ;
  assign chn_data_out_and_cse_X2 = | _0061__X ;
  assign _0061__T = chn_data_out_and_cse ? ( { 1{ chn_data_out_and_cse_T  }} | _0619__T ) : ( { 1{ chn_data_out_and_cse_T  }} | chn_data_out_rsci_d_14_T );
  assign _0061__S = chn_data_out_and_cse ? _0619__S : chn_data_out_rsci_d_14_S ;
  assign chn_data_out_and_cse_R2 = ( | (_0061__R | ( _0061__C & ( { 1{ chn_data_out_and_cse }} & _0619__T | { 1{ !chn_data_out_and_cse }} & chn_data_out_rsci_d_14_T )))) && _0619_ != chn_data_out_rsci_d_14 ;
  logic [0:0] _0619__C0 ;
  logic [0:0] _0619__R0 ;
  logic [0:0] _0619__X0 ;
  assign _0619__C0 = { 1{ chn_data_out_and_cse }} ;
  assign _0619__R0 = { 1{ chn_data_out_and_cse }} & ( _0061__R | ( { 1{ chn_data_out_and_cse_T  }} & _0061__C ));
  assign _0619__X0 = { 1{ chn_data_out_and_cse }} & _0061__X ;
  logic [0:0] chn_data_out_rsci_d_14_C0 ;
  logic [0:0] chn_data_out_rsci_d_14_R0 ;
  logic [0:0] chn_data_out_rsci_d_14_X0 ;
  assign chn_data_out_rsci_d_14_C0 = { 1{ !chn_data_out_and_cse }} ;
  assign chn_data_out_rsci_d_14_R0 = { 1{ !chn_data_out_and_cse }} & ( _0061__R | ( { 1{ chn_data_out_and_cse_T  }} & _0061__C ));
  assign chn_data_out_rsci_d_14_X0 = { 1{ !chn_data_out_and_cse }} & _0061__X ;
  assign _0062_ = chn_data_out_and_cse ? _0620_ : chn_data_out_rsci_d_15;
  logic [0:0] chn_data_out_and_cse_C3 ;
  logic [0:0] chn_data_out_and_cse_R3 ;
  logic [0:0] chn_data_out_and_cse_X3 ;
  assign chn_data_out_and_cse_C3 = | _0062__C ;
  assign chn_data_out_and_cse_X3 = | _0062__X ;
  assign _0062__T = chn_data_out_and_cse ? ( { 1{ chn_data_out_and_cse_T  }} | _0620__T ) : ( { 1{ chn_data_out_and_cse_T  }} | chn_data_out_rsci_d_15_T );
  assign _0062__S = chn_data_out_and_cse ? _0620__S : chn_data_out_rsci_d_15_S ;
  assign chn_data_out_and_cse_R3 = ( | (_0062__R | ( _0062__C & ( { 1{ chn_data_out_and_cse }} & _0620__T | { 1{ !chn_data_out_and_cse }} & chn_data_out_rsci_d_15_T )))) && _0620_ != chn_data_out_rsci_d_15 ;
  logic [0:0] _0620__C0 ;
  logic [0:0] _0620__R0 ;
  logic [0:0] _0620__X0 ;
  assign _0620__C0 = { 1{ chn_data_out_and_cse }} ;
  assign _0620__R0 = { 1{ chn_data_out_and_cse }} & ( _0062__R | ( { 1{ chn_data_out_and_cse_T  }} & _0062__C ));
  assign _0620__X0 = { 1{ chn_data_out_and_cse }} & _0062__X ;
  logic [0:0] chn_data_out_rsci_d_15_C0 ;
  logic [0:0] chn_data_out_rsci_d_15_R0 ;
  logic [0:0] chn_data_out_rsci_d_15_X0 ;
  assign chn_data_out_rsci_d_15_C0 = { 1{ !chn_data_out_and_cse }} ;
  assign chn_data_out_rsci_d_15_R0 = { 1{ !chn_data_out_and_cse }} & ( _0062__R | ( { 1{ chn_data_out_and_cse_T  }} & _0062__C ));
  assign chn_data_out_rsci_d_15_X0 = { 1{ !chn_data_out_and_cse }} & _0062__X ;
  assign _0059_ = chn_data_out_and_cse ? _0615_ : chn_data_out_rsci_d_0;
  logic [0:0] chn_data_out_and_cse_C4 ;
  logic [0:0] chn_data_out_and_cse_R4 ;
  logic [0:0] chn_data_out_and_cse_X4 ;
  assign chn_data_out_and_cse_C4 = | _0059__C ;
  assign chn_data_out_and_cse_X4 = | _0059__X ;
  assign _0059__T = chn_data_out_and_cse ? ( { 1{ chn_data_out_and_cse_T  }} | _0615__T ) : ( { 1{ chn_data_out_and_cse_T  }} | chn_data_out_rsci_d_0_T );
  assign _0059__S = chn_data_out_and_cse ? _0615__S : chn_data_out_rsci_d_0_S ;
  assign chn_data_out_and_cse_R4 = ( | (_0059__R | ( _0059__C & ( { 1{ chn_data_out_and_cse }} & _0615__T | { 1{ !chn_data_out_and_cse }} & chn_data_out_rsci_d_0_T )))) && _0615_ != chn_data_out_rsci_d_0 ;
  logic [0:0] _0615__C0 ;
  logic [0:0] _0615__R0 ;
  logic [0:0] _0615__X0 ;
  assign _0615__C0 = { 1{ chn_data_out_and_cse }} ;
  assign _0615__R0 = { 1{ chn_data_out_and_cse }} & ( _0059__R | ( { 1{ chn_data_out_and_cse_T  }} & _0059__C ));
  assign _0615__X0 = { 1{ chn_data_out_and_cse }} & _0059__X ;
  logic [0:0] chn_data_out_rsci_d_0_C0 ;
  logic [0:0] chn_data_out_rsci_d_0_R0 ;
  logic [0:0] chn_data_out_rsci_d_0_X0 ;
  assign chn_data_out_rsci_d_0_C0 = { 1{ !chn_data_out_and_cse }} ;
  assign chn_data_out_rsci_d_0_R0 = { 1{ !chn_data_out_and_cse }} & ( _0059__R | ( { 1{ chn_data_out_and_cse_T  }} & _0059__C ));
  assign chn_data_out_rsci_d_0_X0 = { 1{ !chn_data_out_and_cse }} & _0059__X ;
  assign _0067_ = chn_data_out_and_cse ? _0617_ : chn_data_out_rsci_d_8;
  logic [0:0] chn_data_out_and_cse_C5 ;
  logic [0:0] chn_data_out_and_cse_R5 ;
  logic [0:0] chn_data_out_and_cse_X5 ;
  assign chn_data_out_and_cse_C5 = | _0067__C ;
  assign chn_data_out_and_cse_X5 = | _0067__X ;
  assign _0067__T = chn_data_out_and_cse ? ( { 1{ chn_data_out_and_cse_T  }} | _0617__T ) : ( { 1{ chn_data_out_and_cse_T  }} | chn_data_out_rsci_d_8_T );
  assign _0067__S = chn_data_out_and_cse ? _0617__S : chn_data_out_rsci_d_8_S ;
  assign chn_data_out_and_cse_R5 = ( | (_0067__R | ( _0067__C & ( { 1{ chn_data_out_and_cse }} & _0617__T | { 1{ !chn_data_out_and_cse }} & chn_data_out_rsci_d_8_T )))) && _0617_ != chn_data_out_rsci_d_8 ;
  logic [0:0] _0617__C0 ;
  logic [0:0] _0617__R0 ;
  logic [0:0] _0617__X0 ;
  assign _0617__C0 = { 1{ chn_data_out_and_cse }} ;
  assign _0617__R0 = { 1{ chn_data_out_and_cse }} & ( _0067__R | ( { 1{ chn_data_out_and_cse_T  }} & _0067__C ));
  assign _0617__X0 = { 1{ chn_data_out_and_cse }} & _0067__X ;
  logic [0:0] chn_data_out_rsci_d_8_C0 ;
  logic [0:0] chn_data_out_rsci_d_8_R0 ;
  logic [0:0] chn_data_out_rsci_d_8_X0 ;
  assign chn_data_out_rsci_d_8_C0 = { 1{ !chn_data_out_and_cse }} ;
  assign chn_data_out_rsci_d_8_R0 = { 1{ !chn_data_out_and_cse }} & ( _0067__R | ( { 1{ chn_data_out_and_cse_T  }} & _0067__C ));
  assign chn_data_out_rsci_d_8_X0 = { 1{ !chn_data_out_and_cse }} & _0067__X ;
  assign _0068_ = chn_data_out_and_cse ? _0618_ : chn_data_out_rsci_d_9;
  logic [0:0] chn_data_out_and_cse_C6 ;
  logic [0:0] chn_data_out_and_cse_R6 ;
  logic [0:0] chn_data_out_and_cse_X6 ;
  assign chn_data_out_and_cse_C6 = | _0068__C ;
  assign chn_data_out_and_cse_X6 = | _0068__X ;
  assign _0068__T = chn_data_out_and_cse ? ( { 1{ chn_data_out_and_cse_T  }} | _0618__T ) : ( { 1{ chn_data_out_and_cse_T  }} | chn_data_out_rsci_d_9_T );
  assign _0068__S = chn_data_out_and_cse ? _0618__S : chn_data_out_rsci_d_9_S ;
  assign chn_data_out_and_cse_R6 = ( | (_0068__R | ( _0068__C & ( { 1{ chn_data_out_and_cse }} & _0618__T | { 1{ !chn_data_out_and_cse }} & chn_data_out_rsci_d_9_T )))) && _0618_ != chn_data_out_rsci_d_9 ;
  logic [0:0] _0618__C0 ;
  logic [0:0] _0618__R0 ;
  logic [0:0] _0618__X0 ;
  assign _0618__C0 = { 1{ chn_data_out_and_cse }} ;
  assign _0618__R0 = { 1{ chn_data_out_and_cse }} & ( _0068__R | ( { 1{ chn_data_out_and_cse_T  }} & _0068__C ));
  assign _0618__X0 = { 1{ chn_data_out_and_cse }} & _0068__X ;
  logic [0:0] chn_data_out_rsci_d_9_C0 ;
  logic [0:0] chn_data_out_rsci_d_9_R0 ;
  logic [0:0] chn_data_out_rsci_d_9_X0 ;
  assign chn_data_out_rsci_d_9_C0 = { 1{ !chn_data_out_and_cse }} ;
  assign chn_data_out_rsci_d_9_R0 = { 1{ !chn_data_out_and_cse }} & ( _0068__R | ( { 1{ chn_data_out_and_cse_T  }} & _0068__C ));
  assign chn_data_out_rsci_d_9_X0 = { 1{ !chn_data_out_and_cse }} & _0068__X ;
  assign _0060_ = chn_data_out_and_cse ? _0624_ : chn_data_out_rsci_d_13_10;
  logic [0:0] chn_data_out_and_cse_C7 ;
  logic [0:0] chn_data_out_and_cse_R7 ;
  logic [0:0] chn_data_out_and_cse_X7 ;
  assign chn_data_out_and_cse_C7 = | _0060__C ;
  assign chn_data_out_and_cse_X7 = | _0060__X ;
  assign _0060__T = chn_data_out_and_cse ? ( { 4{ chn_data_out_and_cse_T  }} | _0624__T ) : ( { 4{ chn_data_out_and_cse_T  }} | chn_data_out_rsci_d_13_10_T );
  assign _0060__S = chn_data_out_and_cse ? _0624__S : chn_data_out_rsci_d_13_10_S ;
  assign chn_data_out_and_cse_R7 = ( | (_0060__R | ( _0060__C & ( { 4{ chn_data_out_and_cse }} & _0624__T | { 4{ !chn_data_out_and_cse }} & chn_data_out_rsci_d_13_10_T )))) && _0624_ != chn_data_out_rsci_d_13_10 ;
  logic [3:0] _0624__C0 ;
  logic [3:0] _0624__R0 ;
  logic [3:0] _0624__X0 ;
  assign _0624__C0 = { 4{ chn_data_out_and_cse }} ;
  assign _0624__R0 = { 4{ chn_data_out_and_cse }} & ( _0060__R | ( { 4{ chn_data_out_and_cse_T  }} & _0060__C ));
  assign _0624__X0 = { 4{ chn_data_out_and_cse }} & _0060__X ;
  logic [3:0] chn_data_out_rsci_d_13_10_C0 ;
  logic [3:0] chn_data_out_rsci_d_13_10_R0 ;
  logic [3:0] chn_data_out_rsci_d_13_10_X0 ;
  assign chn_data_out_rsci_d_13_10_C0 = { 4{ !chn_data_out_and_cse }} ;
  assign chn_data_out_rsci_d_13_10_R0 = { 4{ !chn_data_out_and_cse }} & ( _0060__R | ( { 4{ chn_data_out_and_cse_T  }} & _0060__C ));
  assign chn_data_out_rsci_d_13_10_X0 = { 4{ !chn_data_out_and_cse }} & _0060__X ;
  assign _0063_ = chn_data_out_and_cse ? _0280_ : chn_data_out_rsci_d_16;
  logic [0:0] chn_data_out_and_cse_C8 ;
  logic [0:0] chn_data_out_and_cse_R8 ;
  logic [0:0] chn_data_out_and_cse_X8 ;
  assign chn_data_out_and_cse_C8 = | _0063__C ;
  assign chn_data_out_and_cse_X8 = | _0063__X ;
  assign _0063__T = chn_data_out_and_cse ? ( { 1{ chn_data_out_and_cse_T  }} | _0280__T ) : ( { 1{ chn_data_out_and_cse_T  }} | chn_data_out_rsci_d_16_T );
  assign _0063__S = chn_data_out_and_cse ? _0280__S : chn_data_out_rsci_d_16_S ;
  assign chn_data_out_and_cse_R8 = ( | (_0063__R | ( _0063__C & ( { 1{ chn_data_out_and_cse }} & _0280__T | { 1{ !chn_data_out_and_cse }} & chn_data_out_rsci_d_16_T )))) && _0280_ != chn_data_out_rsci_d_16 ;
  logic [0:0] _0280__C0 ;
  logic [0:0] _0280__R0 ;
  logic [0:0] _0280__X0 ;
  assign _0280__C0 = { 1{ chn_data_out_and_cse }} ;
  assign _0280__R0 = { 1{ chn_data_out_and_cse }} & ( _0063__R | ( { 1{ chn_data_out_and_cse_T  }} & _0063__C ));
  assign _0280__X0 = { 1{ chn_data_out_and_cse }} & _0063__X ;
  logic [0:0] chn_data_out_rsci_d_16_C0 ;
  logic [0:0] chn_data_out_rsci_d_16_R0 ;
  logic [0:0] chn_data_out_rsci_d_16_X0 ;
  assign chn_data_out_rsci_d_16_C0 = { 1{ !chn_data_out_and_cse }} ;
  assign chn_data_out_rsci_d_16_R0 = { 1{ !chn_data_out_and_cse }} & ( _0063__R | ( { 1{ chn_data_out_and_cse_T  }} & _0063__C ));
  assign chn_data_out_rsci_d_16_X0 = { 1{ !chn_data_out_and_cse }} & _0063__X ;
  assign _0064_ = chn_data_out_and_cse ? _0281_ : chn_data_out_rsci_d_17;
  logic [0:0] chn_data_out_and_cse_C9 ;
  logic [0:0] chn_data_out_and_cse_R9 ;
  logic [0:0] chn_data_out_and_cse_X9 ;
  assign chn_data_out_and_cse_C9 = | _0064__C ;
  assign chn_data_out_and_cse_X9 = | _0064__X ;
  assign _0064__T = chn_data_out_and_cse ? ( { 1{ chn_data_out_and_cse_T  }} | _0281__T ) : ( { 1{ chn_data_out_and_cse_T  }} | chn_data_out_rsci_d_17_T );
  assign _0064__S = chn_data_out_and_cse ? _0281__S : chn_data_out_rsci_d_17_S ;
  assign chn_data_out_and_cse_R9 = ( | (_0064__R | ( _0064__C & ( { 1{ chn_data_out_and_cse }} & _0281__T | { 1{ !chn_data_out_and_cse }} & chn_data_out_rsci_d_17_T )))) && _0281_ != chn_data_out_rsci_d_17 ;
  logic [0:0] _0281__C0 ;
  logic [0:0] _0281__R0 ;
  logic [0:0] _0281__X0 ;
  assign _0281__C0 = { 1{ chn_data_out_and_cse }} ;
  assign _0281__R0 = { 1{ chn_data_out_and_cse }} & ( _0064__R | ( { 1{ chn_data_out_and_cse_T  }} & _0064__C ));
  assign _0281__X0 = { 1{ chn_data_out_and_cse }} & _0064__X ;
  logic [0:0] chn_data_out_rsci_d_17_C0 ;
  logic [0:0] chn_data_out_rsci_d_17_R0 ;
  logic [0:0] chn_data_out_rsci_d_17_X0 ;
  assign chn_data_out_rsci_d_17_C0 = { 1{ !chn_data_out_and_cse }} ;
  assign chn_data_out_rsci_d_17_R0 = { 1{ !chn_data_out_and_cse }} & ( _0064__R | ( { 1{ chn_data_out_and_cse_T  }} & _0064__C ));
  assign chn_data_out_rsci_d_17_X0 = { 1{ !chn_data_out_and_cse }} & _0064__X ;
  assign _0058_ = _0114_ ? chn_data_in_rsci_ld_core_psct_mx0c0 : chn_data_in_rsci_ld_core_psct;
  logic [0:0] _0114__C0 ;
  logic [0:0] _0114__R0 ;
  logic [0:0] _0114__X0 ;
  assign _0114__C0 = | _0058__C ;
  assign _0114__X0 = | _0058__X ;
  assign _0058__T = _0114_ ? ( { 1{ _0114__T  }} | chn_data_in_rsci_ld_core_psct_mx0c0_T ) : ( { 1{ _0114__T  }} | chn_data_in_rsci_ld_core_psct_T );
  assign _0058__S = _0114_ ? chn_data_in_rsci_ld_core_psct_mx0c0_S : chn_data_in_rsci_ld_core_psct_S ;
  assign _0114__R0 = ( | (_0058__R | ( _0058__C & ( { 1{ _0114_ }} & chn_data_in_rsci_ld_core_psct_mx0c0_T | { 1{ !_0114_ }} & chn_data_in_rsci_ld_core_psct_T )))) && chn_data_in_rsci_ld_core_psct_mx0c0 != chn_data_in_rsci_ld_core_psct ;
  logic [0:0] chn_data_in_rsci_ld_core_psct_mx0c0_C1 ;
  logic [0:0] chn_data_in_rsci_ld_core_psct_mx0c0_R1 ;
  logic [0:0] chn_data_in_rsci_ld_core_psct_mx0c0_X1 ;
  assign chn_data_in_rsci_ld_core_psct_mx0c0_C1 = { 1{ _0114_ }} ;
  assign chn_data_in_rsci_ld_core_psct_mx0c0_R1 = { 1{ _0114_ }} & ( _0058__R | ( { 1{ _0114__T  }} & _0058__C ));
  assign chn_data_in_rsci_ld_core_psct_mx0c0_X1 = { 1{ _0114_ }} & _0058__X ;
  logic [0:0] chn_data_in_rsci_ld_core_psct_C0 ;
  logic [0:0] chn_data_in_rsci_ld_core_psct_R0 ;
  logic [0:0] chn_data_in_rsci_ld_core_psct_X0 ;
  assign chn_data_in_rsci_ld_core_psct_C0 = { 1{ !_0114_ }} ;
  assign chn_data_in_rsci_ld_core_psct_R0 = { 1{ !_0114_ }} & ( _0058__R | ( { 1{ _0114__T  }} & _0058__C ));
  assign chn_data_in_rsci_ld_core_psct_X0 = { 1{ !_0114_ }} & _0058__X ;
  assign _0057_ = core_wen ? _0279_ : chn_data_in_rsci_iswt0;
  logic [0:0] core_wen_C20 ;
  logic [0:0] core_wen_R20 ;
  logic [0:0] core_wen_X20 ;
  assign core_wen_C20 = | _0057__C ;
  assign core_wen_X20 = | _0057__X ;
  assign _0057__T = core_wen ? ( { 1{ core_wen_T  }} | _0279__T ) : ( { 1{ core_wen_T  }} | chn_data_in_rsci_iswt0_T );
  assign _0057__S = core_wen ? _0279__S : chn_data_in_rsci_iswt0_S ;
  assign core_wen_R20 = ( | (_0057__R | ( _0057__C & ( { 1{ core_wen }} & _0279__T | { 1{ !core_wen }} & chn_data_in_rsci_iswt0_T )))) && _0279_ != chn_data_in_rsci_iswt0 ;
  logic [0:0] _0279__C0 ;
  logic [0:0] _0279__R0 ;
  logic [0:0] _0279__X0 ;
  assign _0279__C0 = { 1{ core_wen }} ;
  assign _0279__R0 = { 1{ core_wen }} & ( _0057__R | ( { 1{ core_wen_T  }} & _0057__C ));
  assign _0279__X0 = { 1{ core_wen }} & _0057__X ;
  logic [0:0] chn_data_in_rsci_iswt0_C0 ;
  logic [0:0] chn_data_in_rsci_iswt0_R0 ;
  logic [0:0] chn_data_in_rsci_iswt0_X0 ;
  assign chn_data_in_rsci_iswt0_C0 = { 1{ !core_wen }} ;
  assign chn_data_in_rsci_iswt0_R0 = { 1{ !core_wen }} & ( _0057__R | ( { 1{ core_wen_T  }} & _0057__C ));
  assign chn_data_in_rsci_iswt0_X0 = { 1{ !core_wen }} & _0057__X ;
  assign _0069_ = core_wen ? and_dcpl_24 : chn_data_out_rsci_iswt0;
  logic [0:0] core_wen_C21 ;
  logic [0:0] core_wen_R21 ;
  logic [0:0] core_wen_X21 ;
  assign core_wen_C21 = | _0069__C ;
  assign core_wen_X21 = | _0069__X ;
  assign _0069__T = core_wen ? ( { 1{ core_wen_T  }} | and_dcpl_24_T ) : ( { 1{ core_wen_T  }} | chn_data_out_rsci_iswt0_T );
  assign _0069__S = core_wen ? and_dcpl_24_S : chn_data_out_rsci_iswt0_S ;
  assign core_wen_R21 = ( | (_0069__R | ( _0069__C & ( { 1{ core_wen }} & and_dcpl_24_T | { 1{ !core_wen }} & chn_data_out_rsci_iswt0_T )))) && and_dcpl_24 != chn_data_out_rsci_iswt0 ;
  logic [0:0] and_dcpl_24_C1 ;
  logic [0:0] and_dcpl_24_R1 ;
  logic [0:0] and_dcpl_24_X1 ;
  assign and_dcpl_24_C1 = { 1{ core_wen }} ;
  assign and_dcpl_24_R1 = { 1{ core_wen }} & ( _0069__R | ( { 1{ core_wen_T  }} & _0069__C ));
  assign and_dcpl_24_X1 = { 1{ core_wen }} & _0069__X ;
  logic [0:0] chn_data_out_rsci_iswt0_C0 ;
  logic [0:0] chn_data_out_rsci_iswt0_R0 ;
  logic [0:0] chn_data_out_rsci_iswt0_X0 ;
  assign chn_data_out_rsci_iswt0_C0 = { 1{ !core_wen }} ;
  assign chn_data_out_rsci_iswt0_R0 = { 1{ !core_wen }} & ( _0069__R | ( { 1{ core_wen_T  }} & _0069__C ));
  assign chn_data_out_rsci_iswt0_X0 = { 1{ !core_wen }} & _0069__X ;
  logic [33:0] fangyuan37;
  logic [33:0] fangyuan37_T ;
  logic [33:0] fangyuan37_R ;
  logic [33:0] fangyuan37_C ;
  logic [33:0] fangyuan37_X ;
  assign fangyuan37 = { chn_data_in_rsci_d_mxwt[32], chn_data_in_rsci_d_mxwt[32:0] };
  assign fangyuan37_T = {  chn_data_in_rsci_d_mxwt_T [32] , chn_data_in_rsci_d_mxwt_T [32:0]  };
  logic [13:0] fangyuan37_S ;
  assign fangyuan37_S = 0 ;
  assign chn_data_in_rsci_d_mxwt_R4 [32:32] = fangyuan37_R [33:33] ;
  assign chn_data_in_rsci_d_mxwt_X4 [32:32] = fangyuan37_X [33:33] ;
  assign chn_data_in_rsci_d_mxwt_C4 [32:32] = fangyuan37_C [33:33] ;
  assign { chn_data_in_rsci_d_mxwt_R4 [17], chn_data_in_rsci_d_mxwt_R4 [18], chn_data_in_rsci_d_mxwt_R4 [19], chn_data_in_rsci_d_mxwt_R4 [20], chn_data_in_rsci_d_mxwt_R4 [21], chn_data_in_rsci_d_mxwt_R4 [22], chn_data_in_rsci_d_mxwt_R4 [23], chn_data_in_rsci_d_mxwt_R4 [24], chn_data_in_rsci_d_mxwt_R4 [25], chn_data_in_rsci_d_mxwt_R4 [26], chn_data_in_rsci_d_mxwt_R4 [27], chn_data_in_rsci_d_mxwt_R4 [28], chn_data_in_rsci_d_mxwt_R4 [29], chn_data_in_rsci_d_mxwt_R4 [30], chn_data_in_rsci_d_mxwt_R4 [31], chn_data_in_rsci_d_mxwt_R4 [49:33] } = 0;
  assign { chn_data_in_rsci_d_mxwt_X4 [17], chn_data_in_rsci_d_mxwt_X4 [18], chn_data_in_rsci_d_mxwt_X4 [19], chn_data_in_rsci_d_mxwt_X4 [20], chn_data_in_rsci_d_mxwt_X4 [21], chn_data_in_rsci_d_mxwt_X4 [22], chn_data_in_rsci_d_mxwt_X4 [23], chn_data_in_rsci_d_mxwt_X4 [24], chn_data_in_rsci_d_mxwt_X4 [25], chn_data_in_rsci_d_mxwt_X4 [26], chn_data_in_rsci_d_mxwt_X4 [27], chn_data_in_rsci_d_mxwt_X4 [28], chn_data_in_rsci_d_mxwt_X4 [29], chn_data_in_rsci_d_mxwt_X4 [30], chn_data_in_rsci_d_mxwt_X4 [31], chn_data_in_rsci_d_mxwt_X4 [49:33] } = 0;
  assign { chn_data_in_rsci_d_mxwt_C4 [17], chn_data_in_rsci_d_mxwt_C4 [18], chn_data_in_rsci_d_mxwt_C4 [19], chn_data_in_rsci_d_mxwt_C4 [20], chn_data_in_rsci_d_mxwt_C4 [21], chn_data_in_rsci_d_mxwt_C4 [22], chn_data_in_rsci_d_mxwt_C4 [23], chn_data_in_rsci_d_mxwt_C4 [24], chn_data_in_rsci_d_mxwt_C4 [25], chn_data_in_rsci_d_mxwt_C4 [26], chn_data_in_rsci_d_mxwt_C4 [27], chn_data_in_rsci_d_mxwt_C4 [28], chn_data_in_rsci_d_mxwt_C4 [29], chn_data_in_rsci_d_mxwt_C4 [30], chn_data_in_rsci_d_mxwt_C4 [31], chn_data_in_rsci_d_mxwt_C4 [49:33] } = 0;
  logic [49:0] chn_data_in_rsci_d_mxwt_R5 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_X5 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_C5 ;
  assign chn_data_in_rsci_d_mxwt_R5 [32:0] = fangyuan37_R [32:0] ;
  assign chn_data_in_rsci_d_mxwt_X5 [32:0] = fangyuan37_X [32:0] ;
  assign chn_data_in_rsci_d_mxwt_C5 [32:0] = fangyuan37_C [32:0] ;
  logic [33:0] fangyuan38;
  logic [33:0] fangyuan38_T ;
  logic [33:0] fangyuan38_R ;
  logic [33:0] fangyuan38_C ;
  logic [33:0] fangyuan38_X ;
  assign fangyuan38 = { cfg_alu_in_rsci_d[31], cfg_alu_in_rsci_d[31], cfg_alu_in_rsci_d };
  assign fangyuan38_T = {  cfg_alu_in_rsci_d_T [31] , cfg_alu_in_rsci_d_T [31] , cfg_alu_in_rsci_d_T  };
  logic [13:0] fangyuan38_S ;
  assign fangyuan38_S = 0 ;
  logic [31:0] cfg_alu_in_rsci_d_R0 ;
  logic [31:0] cfg_alu_in_rsci_d_X0 ;
  logic [31:0] cfg_alu_in_rsci_d_C0 ;
  assign cfg_alu_in_rsci_d_R0 [31:31] = fangyuan38_R [33:33] ;
  assign cfg_alu_in_rsci_d_X0 [31:31] = fangyuan38_X [33:33] ;
  assign cfg_alu_in_rsci_d_C0 [31:31] = fangyuan38_C [33:33] ;
  assign { cfg_alu_in_rsci_d_R0 [0], cfg_alu_in_rsci_d_R0 [1], cfg_alu_in_rsci_d_R0 [2], cfg_alu_in_rsci_d_R0 [3], cfg_alu_in_rsci_d_R0 [4], cfg_alu_in_rsci_d_R0 [5], cfg_alu_in_rsci_d_R0 [6], cfg_alu_in_rsci_d_R0 [7], cfg_alu_in_rsci_d_R0 [8], cfg_alu_in_rsci_d_R0 [9], cfg_alu_in_rsci_d_R0 [10], cfg_alu_in_rsci_d_R0 [11], cfg_alu_in_rsci_d_R0 [12], cfg_alu_in_rsci_d_R0 [13], cfg_alu_in_rsci_d_R0 [14], cfg_alu_in_rsci_d_R0 [15], cfg_alu_in_rsci_d_R0 [16], cfg_alu_in_rsci_d_R0 [17], cfg_alu_in_rsci_d_R0 [18], cfg_alu_in_rsci_d_R0 [19], cfg_alu_in_rsci_d_R0 [20], cfg_alu_in_rsci_d_R0 [21], cfg_alu_in_rsci_d_R0 [22], cfg_alu_in_rsci_d_R0 [23], cfg_alu_in_rsci_d_R0 [24], cfg_alu_in_rsci_d_R0 [25], cfg_alu_in_rsci_d_R0 [26], cfg_alu_in_rsci_d_R0 [27], cfg_alu_in_rsci_d_R0 [28], cfg_alu_in_rsci_d_R0 [29], cfg_alu_in_rsci_d_R0 [30] } = 0;
  assign { cfg_alu_in_rsci_d_X0 [0], cfg_alu_in_rsci_d_X0 [1], cfg_alu_in_rsci_d_X0 [2], cfg_alu_in_rsci_d_X0 [3], cfg_alu_in_rsci_d_X0 [4], cfg_alu_in_rsci_d_X0 [5], cfg_alu_in_rsci_d_X0 [6], cfg_alu_in_rsci_d_X0 [7], cfg_alu_in_rsci_d_X0 [8], cfg_alu_in_rsci_d_X0 [9], cfg_alu_in_rsci_d_X0 [10], cfg_alu_in_rsci_d_X0 [11], cfg_alu_in_rsci_d_X0 [12], cfg_alu_in_rsci_d_X0 [13], cfg_alu_in_rsci_d_X0 [14], cfg_alu_in_rsci_d_X0 [15], cfg_alu_in_rsci_d_X0 [16], cfg_alu_in_rsci_d_X0 [17], cfg_alu_in_rsci_d_X0 [18], cfg_alu_in_rsci_d_X0 [19], cfg_alu_in_rsci_d_X0 [20], cfg_alu_in_rsci_d_X0 [21], cfg_alu_in_rsci_d_X0 [22], cfg_alu_in_rsci_d_X0 [23], cfg_alu_in_rsci_d_X0 [24], cfg_alu_in_rsci_d_X0 [25], cfg_alu_in_rsci_d_X0 [26], cfg_alu_in_rsci_d_X0 [27], cfg_alu_in_rsci_d_X0 [28], cfg_alu_in_rsci_d_X0 [29], cfg_alu_in_rsci_d_X0 [30] } = 0;
  assign { cfg_alu_in_rsci_d_C0 [0], cfg_alu_in_rsci_d_C0 [1], cfg_alu_in_rsci_d_C0 [2], cfg_alu_in_rsci_d_C0 [3], cfg_alu_in_rsci_d_C0 [4], cfg_alu_in_rsci_d_C0 [5], cfg_alu_in_rsci_d_C0 [6], cfg_alu_in_rsci_d_C0 [7], cfg_alu_in_rsci_d_C0 [8], cfg_alu_in_rsci_d_C0 [9], cfg_alu_in_rsci_d_C0 [10], cfg_alu_in_rsci_d_C0 [11], cfg_alu_in_rsci_d_C0 [12], cfg_alu_in_rsci_d_C0 [13], cfg_alu_in_rsci_d_C0 [14], cfg_alu_in_rsci_d_C0 [15], cfg_alu_in_rsci_d_C0 [16], cfg_alu_in_rsci_d_C0 [17], cfg_alu_in_rsci_d_C0 [18], cfg_alu_in_rsci_d_C0 [19], cfg_alu_in_rsci_d_C0 [20], cfg_alu_in_rsci_d_C0 [21], cfg_alu_in_rsci_d_C0 [22], cfg_alu_in_rsci_d_C0 [23], cfg_alu_in_rsci_d_C0 [24], cfg_alu_in_rsci_d_C0 [25], cfg_alu_in_rsci_d_C0 [26], cfg_alu_in_rsci_d_C0 [27], cfg_alu_in_rsci_d_C0 [28], cfg_alu_in_rsci_d_C0 [29], cfg_alu_in_rsci_d_C0 [30] } = 0;
  logic [31:0] cfg_alu_in_rsci_d_R1 ;
  logic [31:0] cfg_alu_in_rsci_d_X1 ;
  logic [31:0] cfg_alu_in_rsci_d_C1 ;
  assign cfg_alu_in_rsci_d_R1 [31:31] = fangyuan38_R [32:32] ;
  assign cfg_alu_in_rsci_d_X1 [31:31] = fangyuan38_X [32:32] ;
  assign cfg_alu_in_rsci_d_C1 [31:31] = fangyuan38_C [32:32] ;
  assign { cfg_alu_in_rsci_d_R1 [0], cfg_alu_in_rsci_d_R1 [1], cfg_alu_in_rsci_d_R1 [2], cfg_alu_in_rsci_d_R1 [3], cfg_alu_in_rsci_d_R1 [4], cfg_alu_in_rsci_d_R1 [5], cfg_alu_in_rsci_d_R1 [6], cfg_alu_in_rsci_d_R1 [7], cfg_alu_in_rsci_d_R1 [8], cfg_alu_in_rsci_d_R1 [9], cfg_alu_in_rsci_d_R1 [10], cfg_alu_in_rsci_d_R1 [11], cfg_alu_in_rsci_d_R1 [12], cfg_alu_in_rsci_d_R1 [13], cfg_alu_in_rsci_d_R1 [14], cfg_alu_in_rsci_d_R1 [15], cfg_alu_in_rsci_d_R1 [16], cfg_alu_in_rsci_d_R1 [17], cfg_alu_in_rsci_d_R1 [18], cfg_alu_in_rsci_d_R1 [19], cfg_alu_in_rsci_d_R1 [20], cfg_alu_in_rsci_d_R1 [21], cfg_alu_in_rsci_d_R1 [22], cfg_alu_in_rsci_d_R1 [23], cfg_alu_in_rsci_d_R1 [24], cfg_alu_in_rsci_d_R1 [25], cfg_alu_in_rsci_d_R1 [26], cfg_alu_in_rsci_d_R1 [27], cfg_alu_in_rsci_d_R1 [28], cfg_alu_in_rsci_d_R1 [29], cfg_alu_in_rsci_d_R1 [30] } = 0;
  assign { cfg_alu_in_rsci_d_X1 [0], cfg_alu_in_rsci_d_X1 [1], cfg_alu_in_rsci_d_X1 [2], cfg_alu_in_rsci_d_X1 [3], cfg_alu_in_rsci_d_X1 [4], cfg_alu_in_rsci_d_X1 [5], cfg_alu_in_rsci_d_X1 [6], cfg_alu_in_rsci_d_X1 [7], cfg_alu_in_rsci_d_X1 [8], cfg_alu_in_rsci_d_X1 [9], cfg_alu_in_rsci_d_X1 [10], cfg_alu_in_rsci_d_X1 [11], cfg_alu_in_rsci_d_X1 [12], cfg_alu_in_rsci_d_X1 [13], cfg_alu_in_rsci_d_X1 [14], cfg_alu_in_rsci_d_X1 [15], cfg_alu_in_rsci_d_X1 [16], cfg_alu_in_rsci_d_X1 [17], cfg_alu_in_rsci_d_X1 [18], cfg_alu_in_rsci_d_X1 [19], cfg_alu_in_rsci_d_X1 [20], cfg_alu_in_rsci_d_X1 [21], cfg_alu_in_rsci_d_X1 [22], cfg_alu_in_rsci_d_X1 [23], cfg_alu_in_rsci_d_X1 [24], cfg_alu_in_rsci_d_X1 [25], cfg_alu_in_rsci_d_X1 [26], cfg_alu_in_rsci_d_X1 [27], cfg_alu_in_rsci_d_X1 [28], cfg_alu_in_rsci_d_X1 [29], cfg_alu_in_rsci_d_X1 [30] } = 0;
  assign { cfg_alu_in_rsci_d_C1 [0], cfg_alu_in_rsci_d_C1 [1], cfg_alu_in_rsci_d_C1 [2], cfg_alu_in_rsci_d_C1 [3], cfg_alu_in_rsci_d_C1 [4], cfg_alu_in_rsci_d_C1 [5], cfg_alu_in_rsci_d_C1 [6], cfg_alu_in_rsci_d_C1 [7], cfg_alu_in_rsci_d_C1 [8], cfg_alu_in_rsci_d_C1 [9], cfg_alu_in_rsci_d_C1 [10], cfg_alu_in_rsci_d_C1 [11], cfg_alu_in_rsci_d_C1 [12], cfg_alu_in_rsci_d_C1 [13], cfg_alu_in_rsci_d_C1 [14], cfg_alu_in_rsci_d_C1 [15], cfg_alu_in_rsci_d_C1 [16], cfg_alu_in_rsci_d_C1 [17], cfg_alu_in_rsci_d_C1 [18], cfg_alu_in_rsci_d_C1 [19], cfg_alu_in_rsci_d_C1 [20], cfg_alu_in_rsci_d_C1 [21], cfg_alu_in_rsci_d_C1 [22], cfg_alu_in_rsci_d_C1 [23], cfg_alu_in_rsci_d_C1 [24], cfg_alu_in_rsci_d_C1 [25], cfg_alu_in_rsci_d_C1 [26], cfg_alu_in_rsci_d_C1 [27], cfg_alu_in_rsci_d_C1 [28], cfg_alu_in_rsci_d_C1 [29], cfg_alu_in_rsci_d_C1 [30] } = 0;
  logic [31:0] cfg_alu_in_rsci_d_R2 ;
  logic [31:0] cfg_alu_in_rsci_d_X2 ;
  logic [31:0] cfg_alu_in_rsci_d_C2 ;
  assign cfg_alu_in_rsci_d_R2 = fangyuan38_R [31:0] ;
  assign cfg_alu_in_rsci_d_X2 = fangyuan38_X [31:0] ;
  assign cfg_alu_in_rsci_d_C2 = fangyuan38_C [31:0] ;

  assign IntSubExt_33U_32U_34U_o_acc_nl = fangyuan37 - fangyuan38;
  assign IntSubExt_33U_32U_34U_o_acc_nl_S = 0 ;
  logic [33:0] fangyuan37_C0 ;
  logic [33:0] fangyuan37_R0 ;
  logic [33:0] fangyuan37_X0 ;
  logic [33:0] fangyuan38_C0 ;
  logic [33:0] fangyuan38_R0 ;
  logic [33:0] fangyuan38_X0 ;
  assign IntSubExt_33U_32U_34U_o_acc_nl_T = fangyuan37_T | fangyuan38_T ;
  assign fangyuan37_C0 = IntSubExt_33U_32U_34U_o_acc_nl_C ;
  assign fangyuan37_X0 = IntSubExt_33U_32U_34U_o_acc_nl_X ;
  assign fangyuan38_C0 = IntSubExt_33U_32U_34U_o_acc_nl_C ;
  assign fangyuan38_X0 = IntSubExt_33U_32U_34U_o_acc_nl_X ;
  assign fangyuan37_R0 = IntSubExt_33U_32U_34U_o_acc_nl_R | ( IntSubExt_33U_32U_34U_o_acc_nl_C & fangyuan38_T );
  assign fangyuan38_R0 = IntSubExt_33U_32U_34U_o_acc_nl_R | ( IntSubExt_33U_32U_34U_o_acc_nl_C & fangyuan37_T );
  logic [25:0] fangyuan39;
  logic [25:0] fangyuan39_T ;
  logic [25:0] fangyuan39_R ;
  logic [25:0] fangyuan39_C ;
  logic [25:0] fangyuan39_X ;
  assign fangyuan39 = { chn_data_in_rsci_d_mxwt[49], chn_data_in_rsci_d_mxwt[49:25] };
  assign fangyuan39_T = {  chn_data_in_rsci_d_mxwt_T [49] , chn_data_in_rsci_d_mxwt_T [49:25]  };
  logic [13:0] fangyuan39_S ;
  assign fangyuan39_S = 0 ;
  assign chn_data_in_rsci_d_mxwt_R5 [49:49] = fangyuan39_R [25:25] ;
  assign chn_data_in_rsci_d_mxwt_X5 [49:49] = fangyuan39_X [25:25] ;
  assign chn_data_in_rsci_d_mxwt_C5 [49:49] = fangyuan39_C [25:25] ;
  assign { chn_data_in_rsci_d_mxwt_R5 [33], chn_data_in_rsci_d_mxwt_R5 [34], chn_data_in_rsci_d_mxwt_R5 [35], chn_data_in_rsci_d_mxwt_R5 [36], chn_data_in_rsci_d_mxwt_R5 [37], chn_data_in_rsci_d_mxwt_R5 [38], chn_data_in_rsci_d_mxwt_R5 [39], chn_data_in_rsci_d_mxwt_R5 [40], chn_data_in_rsci_d_mxwt_R5 [41], chn_data_in_rsci_d_mxwt_R5 [42], chn_data_in_rsci_d_mxwt_R5 [43], chn_data_in_rsci_d_mxwt_R5 [44], chn_data_in_rsci_d_mxwt_R5 [45], chn_data_in_rsci_d_mxwt_R5 [46], chn_data_in_rsci_d_mxwt_R5 [47], chn_data_in_rsci_d_mxwt_R5 [48] } = 0;
  assign { chn_data_in_rsci_d_mxwt_X5 [33], chn_data_in_rsci_d_mxwt_X5 [34], chn_data_in_rsci_d_mxwt_X5 [35], chn_data_in_rsci_d_mxwt_X5 [36], chn_data_in_rsci_d_mxwt_X5 [37], chn_data_in_rsci_d_mxwt_X5 [38], chn_data_in_rsci_d_mxwt_X5 [39], chn_data_in_rsci_d_mxwt_X5 [40], chn_data_in_rsci_d_mxwt_X5 [41], chn_data_in_rsci_d_mxwt_X5 [42], chn_data_in_rsci_d_mxwt_X5 [43], chn_data_in_rsci_d_mxwt_X5 [44], chn_data_in_rsci_d_mxwt_X5 [45], chn_data_in_rsci_d_mxwt_X5 [46], chn_data_in_rsci_d_mxwt_X5 [47], chn_data_in_rsci_d_mxwt_X5 [48] } = 0;
  assign { chn_data_in_rsci_d_mxwt_C5 [33], chn_data_in_rsci_d_mxwt_C5 [34], chn_data_in_rsci_d_mxwt_C5 [35], chn_data_in_rsci_d_mxwt_C5 [36], chn_data_in_rsci_d_mxwt_C5 [37], chn_data_in_rsci_d_mxwt_C5 [38], chn_data_in_rsci_d_mxwt_C5 [39], chn_data_in_rsci_d_mxwt_C5 [40], chn_data_in_rsci_d_mxwt_C5 [41], chn_data_in_rsci_d_mxwt_C5 [42], chn_data_in_rsci_d_mxwt_C5 [43], chn_data_in_rsci_d_mxwt_C5 [44], chn_data_in_rsci_d_mxwt_C5 [45], chn_data_in_rsci_d_mxwt_C5 [46], chn_data_in_rsci_d_mxwt_C5 [47], chn_data_in_rsci_d_mxwt_C5 [48] } = 0;
  logic [49:0] chn_data_in_rsci_d_mxwt_R6 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_X6 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_C6 ;
  assign chn_data_in_rsci_d_mxwt_R6 [49:25] = fangyuan39_R [24:0] ;
  assign chn_data_in_rsci_d_mxwt_X6 [49:25] = fangyuan39_X [24:0] ;
  assign chn_data_in_rsci_d_mxwt_C6 [49:25] = fangyuan39_C [24:0] ;
  logic [25:0] fangyuan40;
  logic [25:0] fangyuan40_T ;
  logic [25:0] fangyuan40_R ;
  logic [25:0] fangyuan40_C ;
  logic [25:0] fangyuan40_X ;
  assign fangyuan40 = { cfg_alu_in_rsci_d[24], cfg_alu_in_rsci_d[24:0] };
  assign fangyuan40_T = {  cfg_alu_in_rsci_d_T [24] , cfg_alu_in_rsci_d_T [24:0]  };
  logic [13:0] fangyuan40_S ;
  assign fangyuan40_S = 0 ;
  logic [31:0] cfg_alu_in_rsci_d_R3 ;
  logic [31:0] cfg_alu_in_rsci_d_X3 ;
  logic [31:0] cfg_alu_in_rsci_d_C3 ;
  assign cfg_alu_in_rsci_d_R3 [24:24] = fangyuan40_R [25:25] ;
  assign cfg_alu_in_rsci_d_X3 [24:24] = fangyuan40_X [25:25] ;
  assign cfg_alu_in_rsci_d_C3 [24:24] = fangyuan40_C [25:25] ;
  assign { cfg_alu_in_rsci_d_R3 [0], cfg_alu_in_rsci_d_R3 [1], cfg_alu_in_rsci_d_R3 [2], cfg_alu_in_rsci_d_R3 [3], cfg_alu_in_rsci_d_R3 [4], cfg_alu_in_rsci_d_R3 [5], cfg_alu_in_rsci_d_R3 [6], cfg_alu_in_rsci_d_R3 [7], cfg_alu_in_rsci_d_R3 [8], cfg_alu_in_rsci_d_R3 [9], cfg_alu_in_rsci_d_R3 [10], cfg_alu_in_rsci_d_R3 [11], cfg_alu_in_rsci_d_R3 [12], cfg_alu_in_rsci_d_R3 [13], cfg_alu_in_rsci_d_R3 [14], cfg_alu_in_rsci_d_R3 [15], cfg_alu_in_rsci_d_R3 [16], cfg_alu_in_rsci_d_R3 [17], cfg_alu_in_rsci_d_R3 [18], cfg_alu_in_rsci_d_R3 [19], cfg_alu_in_rsci_d_R3 [20], cfg_alu_in_rsci_d_R3 [21], cfg_alu_in_rsci_d_R3 [22], cfg_alu_in_rsci_d_R3 [23], cfg_alu_in_rsci_d_R3 [31:25] } = 0;
  assign { cfg_alu_in_rsci_d_X3 [0], cfg_alu_in_rsci_d_X3 [1], cfg_alu_in_rsci_d_X3 [2], cfg_alu_in_rsci_d_X3 [3], cfg_alu_in_rsci_d_X3 [4], cfg_alu_in_rsci_d_X3 [5], cfg_alu_in_rsci_d_X3 [6], cfg_alu_in_rsci_d_X3 [7], cfg_alu_in_rsci_d_X3 [8], cfg_alu_in_rsci_d_X3 [9], cfg_alu_in_rsci_d_X3 [10], cfg_alu_in_rsci_d_X3 [11], cfg_alu_in_rsci_d_X3 [12], cfg_alu_in_rsci_d_X3 [13], cfg_alu_in_rsci_d_X3 [14], cfg_alu_in_rsci_d_X3 [15], cfg_alu_in_rsci_d_X3 [16], cfg_alu_in_rsci_d_X3 [17], cfg_alu_in_rsci_d_X3 [18], cfg_alu_in_rsci_d_X3 [19], cfg_alu_in_rsci_d_X3 [20], cfg_alu_in_rsci_d_X3 [21], cfg_alu_in_rsci_d_X3 [22], cfg_alu_in_rsci_d_X3 [23], cfg_alu_in_rsci_d_X3 [31:25] } = 0;
  assign { cfg_alu_in_rsci_d_C3 [0], cfg_alu_in_rsci_d_C3 [1], cfg_alu_in_rsci_d_C3 [2], cfg_alu_in_rsci_d_C3 [3], cfg_alu_in_rsci_d_C3 [4], cfg_alu_in_rsci_d_C3 [5], cfg_alu_in_rsci_d_C3 [6], cfg_alu_in_rsci_d_C3 [7], cfg_alu_in_rsci_d_C3 [8], cfg_alu_in_rsci_d_C3 [9], cfg_alu_in_rsci_d_C3 [10], cfg_alu_in_rsci_d_C3 [11], cfg_alu_in_rsci_d_C3 [12], cfg_alu_in_rsci_d_C3 [13], cfg_alu_in_rsci_d_C3 [14], cfg_alu_in_rsci_d_C3 [15], cfg_alu_in_rsci_d_C3 [16], cfg_alu_in_rsci_d_C3 [17], cfg_alu_in_rsci_d_C3 [18], cfg_alu_in_rsci_d_C3 [19], cfg_alu_in_rsci_d_C3 [20], cfg_alu_in_rsci_d_C3 [21], cfg_alu_in_rsci_d_C3 [22], cfg_alu_in_rsci_d_C3 [23], cfg_alu_in_rsci_d_C3 [31:25] } = 0;
  logic [31:0] cfg_alu_in_rsci_d_R4 ;
  logic [31:0] cfg_alu_in_rsci_d_X4 ;
  logic [31:0] cfg_alu_in_rsci_d_C4 ;
  assign cfg_alu_in_rsci_d_R4 [24:0] = fangyuan40_R [24:0] ;
  assign cfg_alu_in_rsci_d_X4 [24:0] = fangyuan40_X [24:0] ;
  assign cfg_alu_in_rsci_d_C4 [24:0] = fangyuan40_C [24:0] ;

  assign nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2 = fangyuan39 - fangyuan40;
  assign nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_S = 0 ;
  logic [25:0] fangyuan39_C0 ;
  logic [25:0] fangyuan39_R0 ;
  logic [25:0] fangyuan39_X0 ;
  logic [25:0] fangyuan40_C0 ;
  logic [25:0] fangyuan40_R0 ;
  logic [25:0] fangyuan40_X0 ;
  assign nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_T = fangyuan39_T | fangyuan40_T ;
  assign fangyuan39_C0 = nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_C ;
  assign fangyuan39_X0 = nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_X ;
  assign fangyuan40_C0 = nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_C ;
  assign fangyuan40_X0 = nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_X ;
  assign fangyuan39_R0 = nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_R | ( nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_C & fangyuan40_T );
  assign fangyuan40_R0 = nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_R | ( nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_C & fangyuan39_T );
  logic [25:0] fangyuan41;
  logic [25:0] fangyuan41_T ;
  logic [25:0] fangyuan41_R ;
  logic [25:0] fangyuan41_C ;
  logic [25:0] fangyuan41_X ;
  assign fangyuan41 = { chn_data_in_rsci_d_mxwt[24], chn_data_in_rsci_d_mxwt[24:0] };
  assign fangyuan41_T = {  chn_data_in_rsci_d_mxwt_T [24] , chn_data_in_rsci_d_mxwt_T [24:0]  };
  logic [13:0] fangyuan41_S ;
  assign fangyuan41_S = 0 ;
  assign chn_data_in_rsci_d_mxwt_R6 [24:24] = fangyuan41_R [25:25] ;
  assign chn_data_in_rsci_d_mxwt_X6 [24:24] = fangyuan41_X [25:25] ;
  assign chn_data_in_rsci_d_mxwt_C6 [24:24] = fangyuan41_C [25:25] ;
  assign { chn_data_in_rsci_d_mxwt_R6 [0], chn_data_in_rsci_d_mxwt_R6 [1], chn_data_in_rsci_d_mxwt_R6 [2], chn_data_in_rsci_d_mxwt_R6 [3], chn_data_in_rsci_d_mxwt_R6 [4], chn_data_in_rsci_d_mxwt_R6 [5], chn_data_in_rsci_d_mxwt_R6 [6], chn_data_in_rsci_d_mxwt_R6 [7], chn_data_in_rsci_d_mxwt_R6 [8], chn_data_in_rsci_d_mxwt_R6 [9], chn_data_in_rsci_d_mxwt_R6 [10], chn_data_in_rsci_d_mxwt_R6 [11], chn_data_in_rsci_d_mxwt_R6 [12], chn_data_in_rsci_d_mxwt_R6 [13], chn_data_in_rsci_d_mxwt_R6 [14], chn_data_in_rsci_d_mxwt_R6 [15], chn_data_in_rsci_d_mxwt_R6 [16], chn_data_in_rsci_d_mxwt_R6 [17], chn_data_in_rsci_d_mxwt_R6 [18], chn_data_in_rsci_d_mxwt_R6 [19], chn_data_in_rsci_d_mxwt_R6 [20], chn_data_in_rsci_d_mxwt_R6 [21], chn_data_in_rsci_d_mxwt_R6 [22], chn_data_in_rsci_d_mxwt_R6 [23] } = 0;
  assign { chn_data_in_rsci_d_mxwt_X6 [0], chn_data_in_rsci_d_mxwt_X6 [1], chn_data_in_rsci_d_mxwt_X6 [2], chn_data_in_rsci_d_mxwt_X6 [3], chn_data_in_rsci_d_mxwt_X6 [4], chn_data_in_rsci_d_mxwt_X6 [5], chn_data_in_rsci_d_mxwt_X6 [6], chn_data_in_rsci_d_mxwt_X6 [7], chn_data_in_rsci_d_mxwt_X6 [8], chn_data_in_rsci_d_mxwt_X6 [9], chn_data_in_rsci_d_mxwt_X6 [10], chn_data_in_rsci_d_mxwt_X6 [11], chn_data_in_rsci_d_mxwt_X6 [12], chn_data_in_rsci_d_mxwt_X6 [13], chn_data_in_rsci_d_mxwt_X6 [14], chn_data_in_rsci_d_mxwt_X6 [15], chn_data_in_rsci_d_mxwt_X6 [16], chn_data_in_rsci_d_mxwt_X6 [17], chn_data_in_rsci_d_mxwt_X6 [18], chn_data_in_rsci_d_mxwt_X6 [19], chn_data_in_rsci_d_mxwt_X6 [20], chn_data_in_rsci_d_mxwt_X6 [21], chn_data_in_rsci_d_mxwt_X6 [22], chn_data_in_rsci_d_mxwt_X6 [23] } = 0;
  assign { chn_data_in_rsci_d_mxwt_C6 [0], chn_data_in_rsci_d_mxwt_C6 [1], chn_data_in_rsci_d_mxwt_C6 [2], chn_data_in_rsci_d_mxwt_C6 [3], chn_data_in_rsci_d_mxwt_C6 [4], chn_data_in_rsci_d_mxwt_C6 [5], chn_data_in_rsci_d_mxwt_C6 [6], chn_data_in_rsci_d_mxwt_C6 [7], chn_data_in_rsci_d_mxwt_C6 [8], chn_data_in_rsci_d_mxwt_C6 [9], chn_data_in_rsci_d_mxwt_C6 [10], chn_data_in_rsci_d_mxwt_C6 [11], chn_data_in_rsci_d_mxwt_C6 [12], chn_data_in_rsci_d_mxwt_C6 [13], chn_data_in_rsci_d_mxwt_C6 [14], chn_data_in_rsci_d_mxwt_C6 [15], chn_data_in_rsci_d_mxwt_C6 [16], chn_data_in_rsci_d_mxwt_C6 [17], chn_data_in_rsci_d_mxwt_C6 [18], chn_data_in_rsci_d_mxwt_C6 [19], chn_data_in_rsci_d_mxwt_C6 [20], chn_data_in_rsci_d_mxwt_C6 [21], chn_data_in_rsci_d_mxwt_C6 [22], chn_data_in_rsci_d_mxwt_C6 [23] } = 0;
  logic [49:0] chn_data_in_rsci_d_mxwt_R7 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_X7 ;
  logic [49:0] chn_data_in_rsci_d_mxwt_C7 ;
  assign chn_data_in_rsci_d_mxwt_R7 [24:0] = fangyuan41_R [24:0] ;
  assign chn_data_in_rsci_d_mxwt_X7 [24:0] = fangyuan41_X [24:0] ;
  assign chn_data_in_rsci_d_mxwt_C7 [24:0] = fangyuan41_C [24:0] ;
  logic [25:0] fangyuan42;
  logic [25:0] fangyuan42_T ;
  logic [25:0] fangyuan42_R ;
  logic [25:0] fangyuan42_C ;
  logic [25:0] fangyuan42_X ;
  assign fangyuan42 = { cfg_alu_in_rsci_d[24], cfg_alu_in_rsci_d[24:0] };
  assign fangyuan42_T = {  cfg_alu_in_rsci_d_T [24] , cfg_alu_in_rsci_d_T [24:0]  };
  logic [13:0] fangyuan42_S ;
  assign fangyuan42_S = 0 ;
  assign { cfg_alu_in_rsci_d_R4 [31:25] } = 0;
  assign { cfg_alu_in_rsci_d_X4 [31:25] } = 0;
  assign { cfg_alu_in_rsci_d_C4 [31:25] } = 0;
  logic [31:0] cfg_alu_in_rsci_d_R5 ;
  logic [31:0] cfg_alu_in_rsci_d_X5 ;
  logic [31:0] cfg_alu_in_rsci_d_C5 ;
  assign cfg_alu_in_rsci_d_R5 [24:24] = fangyuan42_R [25:25] ;
  assign cfg_alu_in_rsci_d_X5 [24:24] = fangyuan42_X [25:25] ;
  assign cfg_alu_in_rsci_d_C5 [24:24] = fangyuan42_C [25:25] ;
  assign { cfg_alu_in_rsci_d_R5 [0], cfg_alu_in_rsci_d_R5 [1], cfg_alu_in_rsci_d_R5 [2], cfg_alu_in_rsci_d_R5 [3], cfg_alu_in_rsci_d_R5 [4], cfg_alu_in_rsci_d_R5 [5], cfg_alu_in_rsci_d_R5 [6], cfg_alu_in_rsci_d_R5 [7], cfg_alu_in_rsci_d_R5 [8], cfg_alu_in_rsci_d_R5 [9], cfg_alu_in_rsci_d_R5 [10], cfg_alu_in_rsci_d_R5 [11], cfg_alu_in_rsci_d_R5 [12], cfg_alu_in_rsci_d_R5 [13], cfg_alu_in_rsci_d_R5 [14], cfg_alu_in_rsci_d_R5 [15], cfg_alu_in_rsci_d_R5 [16], cfg_alu_in_rsci_d_R5 [17], cfg_alu_in_rsci_d_R5 [18], cfg_alu_in_rsci_d_R5 [19], cfg_alu_in_rsci_d_R5 [20], cfg_alu_in_rsci_d_R5 [21], cfg_alu_in_rsci_d_R5 [22], cfg_alu_in_rsci_d_R5 [23], cfg_alu_in_rsci_d_R5 [31:25] } = 0;
  assign { cfg_alu_in_rsci_d_X5 [0], cfg_alu_in_rsci_d_X5 [1], cfg_alu_in_rsci_d_X5 [2], cfg_alu_in_rsci_d_X5 [3], cfg_alu_in_rsci_d_X5 [4], cfg_alu_in_rsci_d_X5 [5], cfg_alu_in_rsci_d_X5 [6], cfg_alu_in_rsci_d_X5 [7], cfg_alu_in_rsci_d_X5 [8], cfg_alu_in_rsci_d_X5 [9], cfg_alu_in_rsci_d_X5 [10], cfg_alu_in_rsci_d_X5 [11], cfg_alu_in_rsci_d_X5 [12], cfg_alu_in_rsci_d_X5 [13], cfg_alu_in_rsci_d_X5 [14], cfg_alu_in_rsci_d_X5 [15], cfg_alu_in_rsci_d_X5 [16], cfg_alu_in_rsci_d_X5 [17], cfg_alu_in_rsci_d_X5 [18], cfg_alu_in_rsci_d_X5 [19], cfg_alu_in_rsci_d_X5 [20], cfg_alu_in_rsci_d_X5 [21], cfg_alu_in_rsci_d_X5 [22], cfg_alu_in_rsci_d_X5 [23], cfg_alu_in_rsci_d_X5 [31:25] } = 0;
  assign { cfg_alu_in_rsci_d_C5 [0], cfg_alu_in_rsci_d_C5 [1], cfg_alu_in_rsci_d_C5 [2], cfg_alu_in_rsci_d_C5 [3], cfg_alu_in_rsci_d_C5 [4], cfg_alu_in_rsci_d_C5 [5], cfg_alu_in_rsci_d_C5 [6], cfg_alu_in_rsci_d_C5 [7], cfg_alu_in_rsci_d_C5 [8], cfg_alu_in_rsci_d_C5 [9], cfg_alu_in_rsci_d_C5 [10], cfg_alu_in_rsci_d_C5 [11], cfg_alu_in_rsci_d_C5 [12], cfg_alu_in_rsci_d_C5 [13], cfg_alu_in_rsci_d_C5 [14], cfg_alu_in_rsci_d_C5 [15], cfg_alu_in_rsci_d_C5 [16], cfg_alu_in_rsci_d_C5 [17], cfg_alu_in_rsci_d_C5 [18], cfg_alu_in_rsci_d_C5 [19], cfg_alu_in_rsci_d_C5 [20], cfg_alu_in_rsci_d_C5 [21], cfg_alu_in_rsci_d_C5 [22], cfg_alu_in_rsci_d_C5 [23], cfg_alu_in_rsci_d_C5 [31:25] } = 0;
  logic [31:0] cfg_alu_in_rsci_d_R6 ;
  logic [31:0] cfg_alu_in_rsci_d_X6 ;
  logic [31:0] cfg_alu_in_rsci_d_C6 ;
  assign cfg_alu_in_rsci_d_R6 [24:0] = fangyuan42_R [24:0] ;
  assign cfg_alu_in_rsci_d_X6 [24:0] = fangyuan42_X [24:0] ;
  assign cfg_alu_in_rsci_d_C6 [24:0] = fangyuan42_C [24:0] ;

  assign nl_IntSubExt_25U_25U_26U_o_acc_itm_2 = fangyuan41 - fangyuan42;
  assign nl_IntSubExt_25U_25U_26U_o_acc_itm_2_S = 0 ;
  logic [25:0] fangyuan41_C0 ;
  logic [25:0] fangyuan41_R0 ;
  logic [25:0] fangyuan41_X0 ;
  logic [25:0] fangyuan42_C0 ;
  logic [25:0] fangyuan42_R0 ;
  logic [25:0] fangyuan42_X0 ;
  assign nl_IntSubExt_25U_25U_26U_o_acc_itm_2_T = fangyuan41_T | fangyuan42_T ;
  assign fangyuan41_C0 = nl_IntSubExt_25U_25U_26U_o_acc_itm_2_C ;
  assign fangyuan41_X0 = nl_IntSubExt_25U_25U_26U_o_acc_itm_2_X ;
  assign fangyuan42_C0 = nl_IntSubExt_25U_25U_26U_o_acc_itm_2_C ;
  assign fangyuan42_X0 = nl_IntSubExt_25U_25U_26U_o_acc_itm_2_X ;
  assign fangyuan41_R0 = nl_IntSubExt_25U_25U_26U_o_acc_itm_2_R | ( nl_IntSubExt_25U_25U_26U_o_acc_itm_2_C & fangyuan42_T );
  assign fangyuan42_R0 = nl_IntSubExt_25U_25U_26U_o_acc_itm_2_R | ( nl_IntSubExt_25U_25U_26U_o_acc_itm_2_C & fangyuan41_T );
  logic [6:0] nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_R0 ;
  logic [6:0] nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_X0 ;
  logic [6:0] nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_C0 ;
// module: \$paramod\CDP_OCVT_mgc_shift_bl_v4\width_a=1\signd_a=0\width_s=7\width_z=11
  \$paramod\CDP_OCVT_mgc_shift_bl_v4\width_a=1\signd_a=0\width_s=7\width_z=11 FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg (
    .a_T (  1'h0  ),
    .a_R (  nouse_zy0  ),
    .a_X (  nouse_zy1  ),
    .a_C (  nouse_zy2  ),
    .a_S ( 1'h0 ),
    .s_T (  nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_T  ),
    .s_R (  nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_R0  ),
    .s_X (  nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_X0  ),
    .s_C (  nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_C0  ),
    .s_S (  nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .z_T (  FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_T  ),
    .z_R0 (  FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_R  ),
    .z_X0 (  FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_X  ),
    .z_C0 (  FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_C  ),
    .z_S ( FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_S ),
    .z ( FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0 ),
    .a ( 1'b1 ),
    .s ( nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s )
  );
  logic [1-1:0] nouse_zy0 ;
  logic [1-1:0] nouse_zy1 ;
  logic [1-1:0] nouse_zy2 ;
  logic [16:0] i_data_sva_1_16_0_1_R4 ;
  logic [16:0] i_data_sva_1_16_0_1_X4 ;
  logic [16:0] i_data_sva_1_16_0_1_C4 ;
  assign { nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R0 [5:1] } = 0;
  assign { nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X0 [5:1] } = 0;
  assign { nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C0 [5:1] } = 0;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R1 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X1 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C1 ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R1 ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X1 ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C1 ;
// module: \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=11\signd_a=0\width_s=6\width_z=11
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=11\signd_a=0\width_s=6\width_z=11 FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg (
    .a_T ( {  1'h0 , i_data_sva_1_16_0_1_T [9:0]  } ),
    .a_R ( {  nouse_zy3 , i_data_sva_1_16_0_1_R4 [9:0]  } ),
    .a_X ( {  nouse_zy4 , i_data_sva_1_16_0_1_X4 [9:0]  } ),
    .a_C ( {  nouse_zy5 , i_data_sva_1_16_0_1_C4 [9:0]  } ),
    .a_S ( {  1'h0 , i_data_sva_1_16_0_1_S [9:0]  } ),
    .s_T ( {  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_T , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_T [0]  } ),
    .s_R ( {  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R1 , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R1 [0]  } ),
    .s_X ( {  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X1 , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X1 [0]  } ),
    .s_C ( {  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C1 , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C1 [0]  } ),
    .s_S ( {  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_S , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_S [0]  } ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .z_T (  FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_T  ),
    .z_R0 (  FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_R  ),
    .z_X0 (  FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_X  ),
    .z_C0 (  FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_C  ),
    .z_S ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_S ),
    .z ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm ),
    .a ( { 1'b1, i_data_sva_1_16_0_1[9:0] } ),
    .s ( { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva, nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] } )
  );
  logic [1-1:0] nouse_zy3 ;
  logic [1-1:0] nouse_zy4 ;
  logic [1-1:0] nouse_zy5 ;
  assign { nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R1 [5:1] } = 0;
  assign { nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X1 [5:1] } = 0;
  assign { nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C1 [5:1] } = 0;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R2 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X2 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C2 ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R2 ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X2 ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C2 ;
// module: \$paramod\CDP_OCVT_mgc_shift_l_v4\width_a=1\signd_a=0\width_s=6\width_z=11
  \$paramod\CDP_OCVT_mgc_shift_l_v4\width_a=1\signd_a=0\width_s=6\width_z=11 FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg (
    .a_T (  1'h0  ),
    .a_R (  nouse_zy6  ),
    .a_X (  nouse_zy7  ),
    .a_C (  nouse_zy8  ),
    .a_S ( 1'h0 ),
    .s_T ( {  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_T , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_T [0]  } ),
    .s_R ( {  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R2 , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R2 [0]  } ),
    .s_X ( {  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X2 , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X2 [0]  } ),
    .s_C ( {  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C2 , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C2 [0]  } ),
    .s_S ( {  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_S , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_S [0]  } ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .z_T (  FpMantDecShiftRight_10U_6U_10U_least_mask_sva_T  ),
    .z_R0 (  FpMantDecShiftRight_10U_6U_10U_least_mask_sva_R  ),
    .z_X0 (  FpMantDecShiftRight_10U_6U_10U_least_mask_sva_X  ),
    .z_C0 (  FpMantDecShiftRight_10U_6U_10U_least_mask_sva_C  ),
    .z_S ( FpMantDecShiftRight_10U_6U_10U_least_mask_sva_S ),
    .z ( FpMantDecShiftRight_10U_6U_10U_least_mask_sva ),
    .a ( 1'b1 ),
    .s ( { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva, nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] } )
  );
  logic [1-1:0] nouse_zy6 ;
  logic [1-1:0] nouse_zy7 ;
  logic [1-1:0] nouse_zy8 ;
  logic [0:0] chn_data_in_rsc_vz_R0 ;
  logic [0:0] chn_data_in_rsc_vz_X0 ;
  logic [0:0] chn_data_in_rsc_vz_C0 ;
  logic [49:0] chn_data_in_rsc_z_R0 ;
  logic [49:0] chn_data_in_rsc_z_X0 ;
  logic [49:0] chn_data_in_rsc_z_C0 ;
  logic [0:0] chn_data_in_rsci_iswt0_R1 ;
  logic [0:0] chn_data_in_rsci_iswt0_X1 ;
  logic [0:0] chn_data_in_rsci_iswt0_C1 ;
  logic [0:0] chn_data_in_rsci_ld_core_psct_R1 ;
  logic [0:0] chn_data_in_rsci_ld_core_psct_X1 ;
  logic [0:0] chn_data_in_rsci_ld_core_psct_C1 ;
  logic [0:0] chn_data_in_rsci_oswt_R0 ;
  logic [0:0] chn_data_in_rsci_oswt_X0 ;
  logic [0:0] chn_data_in_rsci_oswt_C0 ;
  logic [0:0] core_wen_R22 ;
  logic [0:0] core_wen_X22 ;
  logic [0:0] core_wen_C22 ;
  logic [0:0] core_wten_R0 ;
  logic [0:0] core_wten_X0 ;
  logic [0:0] core_wten_C0 ;
  logic [0:0] nvdla_core_rstn_R0 ;
  logic [0:0] nvdla_core_rstn_X0 ;
  logic [0:0] nvdla_core_rstn_C0 ;
// module: HLS_cdp_ocvt_core_chn_data_in_rsci
  HLS_cdp_ocvt_core_chn_data_in_rsci HLS_cdp_ocvt_core_chn_data_in_rsci_inst (
    .chn_data_in_rsc_vz_T (  chn_data_in_rsc_vz_T  ),
    .chn_data_in_rsc_vz_R (  chn_data_in_rsc_vz_R0  ),
    .chn_data_in_rsc_vz_X (  chn_data_in_rsc_vz_X0  ),
    .chn_data_in_rsc_vz_C (  chn_data_in_rsc_vz_C0  ),
    .chn_data_in_rsc_vz_S (  chn_data_in_rsc_vz_S  ),
    .chn_data_in_rsc_z_T (  chn_data_in_rsc_z_T  ),
    .chn_data_in_rsc_z_R (  chn_data_in_rsc_z_R0  ),
    .chn_data_in_rsc_z_X (  chn_data_in_rsc_z_X0  ),
    .chn_data_in_rsc_z_C (  chn_data_in_rsc_z_C0  ),
    .chn_data_in_rsc_z_S (  chn_data_in_rsc_z_S  ),
    .chn_data_in_rsci_iswt0_T (  chn_data_in_rsci_iswt0_T  ),
    .chn_data_in_rsci_iswt0_R (  chn_data_in_rsci_iswt0_R1  ),
    .chn_data_in_rsci_iswt0_X (  chn_data_in_rsci_iswt0_X1  ),
    .chn_data_in_rsci_iswt0_C (  chn_data_in_rsci_iswt0_C1  ),
    .chn_data_in_rsci_iswt0_S (  chn_data_in_rsci_iswt0_S  ),
    .chn_data_in_rsci_ld_core_psct_T (  chn_data_in_rsci_ld_core_psct_T  ),
    .chn_data_in_rsci_ld_core_psct_R (  chn_data_in_rsci_ld_core_psct_R1  ),
    .chn_data_in_rsci_ld_core_psct_X (  chn_data_in_rsci_ld_core_psct_X1  ),
    .chn_data_in_rsci_ld_core_psct_C (  chn_data_in_rsci_ld_core_psct_C1  ),
    .chn_data_in_rsci_ld_core_psct_S (  chn_data_in_rsci_ld_core_psct_S  ),
    .chn_data_in_rsci_oswt_T (  chn_data_in_rsci_oswt_T  ),
    .chn_data_in_rsci_oswt_R (  chn_data_in_rsci_oswt_R0  ),
    .chn_data_in_rsci_oswt_X (  chn_data_in_rsci_oswt_X0  ),
    .chn_data_in_rsci_oswt_C (  chn_data_in_rsci_oswt_C0  ),
    .chn_data_in_rsci_oswt_S (  chn_data_in_rsci_oswt_S  ),
    .core_wen_T (  core_wen_T  ),
    .core_wen_R (  core_wen_R22  ),
    .core_wen_X (  core_wen_X22  ),
    .core_wen_C (  core_wen_C22  ),
    .core_wen_S (  core_wen_S  ),
    .core_wten_T (  core_wten_T  ),
    .core_wten_R (  core_wten_R0  ),
    .core_wten_X (  core_wten_X0  ),
    .core_wten_C (  core_wten_C0  ),
    .core_wten_S (  core_wten_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R0  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X0  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C0  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .chn_data_in_rsc_lz_T (  chn_data_in_rsc_lz_T  ),
    .chn_data_in_rsc_lz_R0 (  chn_data_in_rsc_lz_R  ),
    .chn_data_in_rsc_lz_X0 (  chn_data_in_rsc_lz_X  ),
    .chn_data_in_rsc_lz_C0 (  chn_data_in_rsc_lz_C  ),
    .chn_data_in_rsc_lz_S ( chn_data_in_rsc_lz_S ),
    .chn_data_in_rsci_bawt_T (  chn_data_in_rsci_bawt_T  ),
    .chn_data_in_rsci_bawt_R0 (  chn_data_in_rsci_bawt_R  ),
    .chn_data_in_rsci_bawt_X0 (  chn_data_in_rsci_bawt_X  ),
    .chn_data_in_rsci_bawt_C0 (  chn_data_in_rsci_bawt_C  ),
    .chn_data_in_rsci_bawt_S ( chn_data_in_rsci_bawt_S ),
    .chn_data_in_rsci_d_mxwt_T (  chn_data_in_rsci_d_mxwt_T  ),
    .chn_data_in_rsci_d_mxwt_R0 (  chn_data_in_rsci_d_mxwt_R  ),
    .chn_data_in_rsci_d_mxwt_X0 (  chn_data_in_rsci_d_mxwt_X  ),
    .chn_data_in_rsci_d_mxwt_C0 (  chn_data_in_rsci_d_mxwt_C  ),
    .chn_data_in_rsci_d_mxwt_S ( chn_data_in_rsci_d_mxwt_S ),
    .chn_data_in_rsci_wen_comp_T (  chn_data_in_rsci_wen_comp_T  ),
    .chn_data_in_rsci_wen_comp_R0 (  chn_data_in_rsci_wen_comp_R  ),
    .chn_data_in_rsci_wen_comp_X0 (  chn_data_in_rsci_wen_comp_X  ),
    .chn_data_in_rsci_wen_comp_C0 (  chn_data_in_rsci_wen_comp_C  ),
    .chn_data_in_rsci_wen_comp_S ( chn_data_in_rsci_wen_comp_S ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .chn_data_in_rsci_d_mxwt ( chn_data_in_rsci_d_mxwt ),
    .chn_data_in_rsci_ld_core_psct ( chn_data_in_rsci_ld_core_psct ),
    .chn_data_in_rsci_bawt ( chn_data_in_rsci_bawt ),
    .chn_data_in_rsc_z ( chn_data_in_rsc_z ),
    .chn_data_in_rsc_lz ( chn_data_in_rsc_lz ),
    .chn_data_in_rsc_vz ( chn_data_in_rsc_vz ),
    .chn_data_in_rsci_iswt0 ( chn_data_in_rsci_iswt0 ),
    .core_wten ( core_wten ),
    .core_wen ( core_wen ),
    .chn_data_in_rsci_oswt ( chn_data_in_rsci_oswt ),
    .chn_data_in_rsci_wen_comp ( chn_data_in_rsci_wen_comp )
  );
  logic [0:0] chn_data_out_rsc_vz_R0 ;
  logic [0:0] chn_data_out_rsc_vz_X0 ;
  logic [0:0] chn_data_out_rsc_vz_C0 ;
  logic [0:0] chn_data_out_rsci_d_17_R1 ;
  logic [0:0] chn_data_out_rsci_d_17_X1 ;
  logic [0:0] chn_data_out_rsci_d_17_C1 ;
  logic [0:0] chn_data_out_rsci_d_16_R1 ;
  logic [0:0] chn_data_out_rsci_d_16_X1 ;
  logic [0:0] chn_data_out_rsci_d_16_C1 ;
  logic [0:0] chn_data_out_rsci_d_15_R1 ;
  logic [0:0] chn_data_out_rsci_d_15_X1 ;
  logic [0:0] chn_data_out_rsci_d_15_C1 ;
  logic [0:0] chn_data_out_rsci_d_14_R1 ;
  logic [0:0] chn_data_out_rsci_d_14_X1 ;
  logic [0:0] chn_data_out_rsci_d_14_C1 ;
  logic [3:0] chn_data_out_rsci_d_13_10_R1 ;
  logic [3:0] chn_data_out_rsci_d_13_10_X1 ;
  logic [3:0] chn_data_out_rsci_d_13_10_C1 ;
  logic [0:0] chn_data_out_rsci_d_9_R1 ;
  logic [0:0] chn_data_out_rsci_d_9_X1 ;
  logic [0:0] chn_data_out_rsci_d_9_C1 ;
  logic [0:0] chn_data_out_rsci_d_8_R1 ;
  logic [0:0] chn_data_out_rsci_d_8_X1 ;
  logic [0:0] chn_data_out_rsci_d_8_C1 ;
  logic [0:0] chn_data_out_rsci_d_7_R1 ;
  logic [0:0] chn_data_out_rsci_d_7_X1 ;
  logic [0:0] chn_data_out_rsci_d_7_C1 ;
  logic [5:0] chn_data_out_rsci_d_6_1_R1 ;
  logic [5:0] chn_data_out_rsci_d_6_1_X1 ;
  logic [5:0] chn_data_out_rsci_d_6_1_C1 ;
  logic [0:0] chn_data_out_rsci_d_0_R1 ;
  logic [0:0] chn_data_out_rsci_d_0_X1 ;
  logic [0:0] chn_data_out_rsci_d_0_C1 ;
  logic [0:0] chn_data_out_rsci_iswt0_R1 ;
  logic [0:0] chn_data_out_rsci_iswt0_X1 ;
  logic [0:0] chn_data_out_rsci_iswt0_C1 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_R12 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_X12 ;
  logic [0:0] reg_chn_data_out_rsci_ld_core_psct_cse_C12 ;
  logic [0:0] chn_data_out_rsci_oswt_R0 ;
  logic [0:0] chn_data_out_rsci_oswt_X0 ;
  logic [0:0] chn_data_out_rsci_oswt_C0 ;
  logic [0:0] core_wen_R23 ;
  logic [0:0] core_wen_X23 ;
  logic [0:0] core_wen_C23 ;
  logic [0:0] core_wten_R1 ;
  logic [0:0] core_wten_X1 ;
  logic [0:0] core_wten_C1 ;
  logic [0:0] nvdla_core_rstn_R1 ;
  logic [0:0] nvdla_core_rstn_X1 ;
  logic [0:0] nvdla_core_rstn_C1 ;
// module: HLS_cdp_ocvt_core_chn_data_out_rsci
  HLS_cdp_ocvt_core_chn_data_out_rsci HLS_cdp_ocvt_core_chn_data_out_rsci_inst (
    .chn_data_out_rsc_vz_T (  chn_data_out_rsc_vz_T  ),
    .chn_data_out_rsc_vz_R (  chn_data_out_rsc_vz_R0  ),
    .chn_data_out_rsc_vz_X (  chn_data_out_rsc_vz_X0  ),
    .chn_data_out_rsc_vz_C (  chn_data_out_rsc_vz_C0  ),
    .chn_data_out_rsc_vz_S (  chn_data_out_rsc_vz_S  ),
    .chn_data_out_rsci_d_T ( {  chn_data_out_rsci_d_17_T , chn_data_out_rsci_d_16_T , chn_data_out_rsci_d_15_T , chn_data_out_rsci_d_14_T , chn_data_out_rsci_d_13_10_T , chn_data_out_rsci_d_9_T , chn_data_out_rsci_d_8_T , chn_data_out_rsci_d_7_T , chn_data_out_rsci_d_6_1_T , chn_data_out_rsci_d_0_T  } ),
    .chn_data_out_rsci_d_R ( {  chn_data_out_rsci_d_17_R1 , chn_data_out_rsci_d_16_R1 , chn_data_out_rsci_d_15_R1 , chn_data_out_rsci_d_14_R1 , chn_data_out_rsci_d_13_10_R1 , chn_data_out_rsci_d_9_R1 , chn_data_out_rsci_d_8_R1 , chn_data_out_rsci_d_7_R1 , chn_data_out_rsci_d_6_1_R1 , chn_data_out_rsci_d_0_R1  } ),
    .chn_data_out_rsci_d_X ( {  chn_data_out_rsci_d_17_X1 , chn_data_out_rsci_d_16_X1 , chn_data_out_rsci_d_15_X1 , chn_data_out_rsci_d_14_X1 , chn_data_out_rsci_d_13_10_X1 , chn_data_out_rsci_d_9_X1 , chn_data_out_rsci_d_8_X1 , chn_data_out_rsci_d_7_X1 , chn_data_out_rsci_d_6_1_X1 , chn_data_out_rsci_d_0_X1  } ),
    .chn_data_out_rsci_d_C ( {  chn_data_out_rsci_d_17_C1 , chn_data_out_rsci_d_16_C1 , chn_data_out_rsci_d_15_C1 , chn_data_out_rsci_d_14_C1 , chn_data_out_rsci_d_13_10_C1 , chn_data_out_rsci_d_9_C1 , chn_data_out_rsci_d_8_C1 , chn_data_out_rsci_d_7_C1 , chn_data_out_rsci_d_6_1_C1 , chn_data_out_rsci_d_0_C1  } ),
    .chn_data_out_rsci_d_S ( {  chn_data_out_rsci_d_17_S , chn_data_out_rsci_d_16_S , chn_data_out_rsci_d_15_S , chn_data_out_rsci_d_14_S , chn_data_out_rsci_d_13_10_S , chn_data_out_rsci_d_9_S , chn_data_out_rsci_d_8_S , chn_data_out_rsci_d_7_S , chn_data_out_rsci_d_6_1_S , chn_data_out_rsci_d_0_S  } ),
    .chn_data_out_rsci_iswt0_T (  chn_data_out_rsci_iswt0_T  ),
    .chn_data_out_rsci_iswt0_R (  chn_data_out_rsci_iswt0_R1  ),
    .chn_data_out_rsci_iswt0_X (  chn_data_out_rsci_iswt0_X1  ),
    .chn_data_out_rsci_iswt0_C (  chn_data_out_rsci_iswt0_C1  ),
    .chn_data_out_rsci_iswt0_S (  chn_data_out_rsci_iswt0_S  ),
    .chn_data_out_rsci_ld_core_psct_T (  reg_chn_data_out_rsci_ld_core_psct_cse_T  ),
    .chn_data_out_rsci_ld_core_psct_R (  reg_chn_data_out_rsci_ld_core_psct_cse_R12  ),
    .chn_data_out_rsci_ld_core_psct_X (  reg_chn_data_out_rsci_ld_core_psct_cse_X12  ),
    .chn_data_out_rsci_ld_core_psct_C (  reg_chn_data_out_rsci_ld_core_psct_cse_C12  ),
    .chn_data_out_rsci_ld_core_psct_S (  reg_chn_data_out_rsci_ld_core_psct_cse_S  ),
    .chn_data_out_rsci_oswt_T (  chn_data_out_rsci_oswt_T  ),
    .chn_data_out_rsci_oswt_R (  chn_data_out_rsci_oswt_R0  ),
    .chn_data_out_rsci_oswt_X (  chn_data_out_rsci_oswt_X0  ),
    .chn_data_out_rsci_oswt_C (  chn_data_out_rsci_oswt_C0  ),
    .chn_data_out_rsci_oswt_S (  chn_data_out_rsci_oswt_S  ),
    .core_wen_T (  core_wen_T  ),
    .core_wen_R (  core_wen_R23  ),
    .core_wen_X (  core_wen_X23  ),
    .core_wen_C (  core_wen_C23  ),
    .core_wen_S (  core_wen_S  ),
    .core_wten_T (  core_wten_T  ),
    .core_wten_R (  core_wten_R1  ),
    .core_wten_X (  core_wten_X1  ),
    .core_wten_C (  core_wten_C1  ),
    .core_wten_S (  core_wten_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R1  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X1  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C1  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .chn_data_out_rsc_lz_T (  chn_data_out_rsc_lz_T  ),
    .chn_data_out_rsc_lz_R0 (  chn_data_out_rsc_lz_R  ),
    .chn_data_out_rsc_lz_X0 (  chn_data_out_rsc_lz_X  ),
    .chn_data_out_rsc_lz_C0 (  chn_data_out_rsc_lz_C  ),
    .chn_data_out_rsc_lz_S ( chn_data_out_rsc_lz_S ),
    .chn_data_out_rsc_z_T (  chn_data_out_rsc_z_T  ),
    .chn_data_out_rsc_z_R0 (  chn_data_out_rsc_z_R  ),
    .chn_data_out_rsc_z_X0 (  chn_data_out_rsc_z_X  ),
    .chn_data_out_rsc_z_C0 (  chn_data_out_rsc_z_C  ),
    .chn_data_out_rsc_z_S ( chn_data_out_rsc_z_S ),
    .chn_data_out_rsci_bawt_T (  chn_data_out_rsci_bawt_T  ),
    .chn_data_out_rsci_bawt_R0 (  chn_data_out_rsci_bawt_R  ),
    .chn_data_out_rsci_bawt_X0 (  chn_data_out_rsci_bawt_X  ),
    .chn_data_out_rsci_bawt_C0 (  chn_data_out_rsci_bawt_C  ),
    .chn_data_out_rsci_bawt_S ( chn_data_out_rsci_bawt_S ),
    .chn_data_out_rsci_wen_comp_T (  chn_data_out_rsci_wen_comp_T  ),
    .chn_data_out_rsci_wen_comp_R0 (  chn_data_out_rsci_wen_comp_R  ),
    .chn_data_out_rsci_wen_comp_X0 (  chn_data_out_rsci_wen_comp_X  ),
    .chn_data_out_rsci_wen_comp_C0 (  chn_data_out_rsci_wen_comp_C  ),
    .chn_data_out_rsci_wen_comp_S ( chn_data_out_rsci_wen_comp_S ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .chn_data_out_rsci_d ( { chn_data_out_rsci_d_17, chn_data_out_rsci_d_16, chn_data_out_rsci_d_15, chn_data_out_rsci_d_14, chn_data_out_rsci_d_13_10, chn_data_out_rsci_d_9, chn_data_out_rsci_d_8, chn_data_out_rsci_d_7, chn_data_out_rsci_d_6_1, chn_data_out_rsci_d_0 } ),
    .chn_data_out_rsci_iswt0 ( chn_data_out_rsci_iswt0 ),
    .chn_data_out_rsci_wen_comp ( chn_data_out_rsci_wen_comp ),
    .chn_data_out_rsc_vz ( chn_data_out_rsc_vz ),
    .chn_data_out_rsc_lz ( chn_data_out_rsc_lz ),
    .chn_data_out_rsci_bawt ( chn_data_out_rsci_bawt ),
    .chn_data_out_rsci_ld_core_psct ( reg_chn_data_out_rsci_ld_core_psct_cse ),
    .chn_data_out_rsc_z ( chn_data_out_rsc_z ),
    .chn_data_out_rsci_oswt ( chn_data_out_rsci_oswt ),
    .core_wten ( core_wten ),
    .core_wen ( core_wen )
  );
  logic [0:0] core_wen_R24 ;
  logic [0:0] core_wen_X24 ;
  logic [0:0] core_wen_C24 ;
  logic [0:0] nvdla_core_rstn_R2 ;
  logic [0:0] nvdla_core_rstn_X2 ;
  logic [0:0] nvdla_core_rstn_C2 ;
// module: HLS_cdp_ocvt_core_core_fsm
  HLS_cdp_ocvt_core_core_fsm HLS_cdp_ocvt_core_core_fsm_inst (
    .core_wen_T (  core_wen_T  ),
    .core_wen_R (  core_wen_R24  ),
    .core_wen_X (  core_wen_X24  ),
    .core_wen_C (  core_wen_C24  ),
    .core_wen_S (  core_wen_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R2  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X2  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C2  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .fsm_output_T (  fsm_output_T  ),
    .fsm_output_R0 (  fsm_output_R  ),
    .fsm_output_X0 (  fsm_output_X  ),
    .fsm_output_C0 (  fsm_output_C  ),
    .fsm_output_S ( fsm_output_S ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .core_wen ( core_wen ),
    .fsm_output ( fsm_output )
  );
  logic [0:0] chn_data_in_rsci_wen_comp_R0 ;
  logic [0:0] chn_data_in_rsci_wen_comp_X0 ;
  logic [0:0] chn_data_in_rsci_wen_comp_C0 ;
  logic [0:0] chn_data_out_rsci_wen_comp_R0 ;
  logic [0:0] chn_data_out_rsci_wen_comp_X0 ;
  logic [0:0] chn_data_out_rsci_wen_comp_C0 ;
  logic [0:0] nvdla_core_rstn_R3 ;
  logic [0:0] nvdla_core_rstn_X3 ;
  logic [0:0] nvdla_core_rstn_C3 ;
// module: HLS_cdp_ocvt_core_staller
  HLS_cdp_ocvt_core_staller HLS_cdp_ocvt_core_staller_inst (
    .chn_data_in_rsci_wen_comp_T (  chn_data_in_rsci_wen_comp_T  ),
    .chn_data_in_rsci_wen_comp_R (  chn_data_in_rsci_wen_comp_R0  ),
    .chn_data_in_rsci_wen_comp_X (  chn_data_in_rsci_wen_comp_X0  ),
    .chn_data_in_rsci_wen_comp_C (  chn_data_in_rsci_wen_comp_C0  ),
    .chn_data_in_rsci_wen_comp_S (  chn_data_in_rsci_wen_comp_S  ),
    .chn_data_out_rsci_wen_comp_T (  chn_data_out_rsci_wen_comp_T  ),
    .chn_data_out_rsci_wen_comp_R (  chn_data_out_rsci_wen_comp_R0  ),
    .chn_data_out_rsci_wen_comp_X (  chn_data_out_rsci_wen_comp_X0  ),
    .chn_data_out_rsci_wen_comp_C (  chn_data_out_rsci_wen_comp_C0  ),
    .chn_data_out_rsci_wen_comp_S (  chn_data_out_rsci_wen_comp_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R3  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X3  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C3  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .core_wen_T (  core_wen_T  ),
    .core_wen_R0 (  core_wen_R  ),
    .core_wen_X0 (  core_wen_X  ),
    .core_wen_C0 (  core_wen_C  ),
    .core_wen_S ( core_wen_S ),
    .core_wten_T (  core_wten_T  ),
    .core_wten_R0 (  core_wten_R  ),
    .core_wten_X0 (  core_wten_X  ),
    .core_wten_C0 (  core_wten_C  ),
    .core_wten_S ( core_wten_S ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .chn_data_out_rsci_wen_comp ( chn_data_out_rsci_wen_comp ),
    .chn_data_in_rsci_wen_comp ( chn_data_in_rsci_wen_comp ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .core_wen ( core_wen ),
    .core_wten ( core_wten )
  );
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R3 ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X3 ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C3 ;
  logic [5:0] cfg_truncate_1_sva_4_R1 ;
  logic [5:0] cfg_truncate_1_sva_4_X1 ;
  logic [5:0] cfg_truncate_1_sva_4_C1 ;
// module: \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=42\signd_a=1\width_s=6\width_z=42
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=42\signd_a=1\width_s=6\width_z=42 IntShiftRightSat_42U_6U_8U_1_i_rshift_rg (
    .a_T (  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_T  ),
    .a_R (  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R3  ),
    .a_X (  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X3  ),
    .a_C (  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C3  ),
    .a_S (  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_S  ),
    .s_T (  cfg_truncate_1_sva_4_T  ),
    .s_R (  cfg_truncate_1_sva_4_R1  ),
    .s_X (  cfg_truncate_1_sva_4_X1  ),
    .s_C (  cfg_truncate_1_sva_4_C1  ),
    .s_S (  cfg_truncate_1_sva_4_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .z_T (  IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_T  ),
    .z_R0 (  IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_R  ),
    .z_X0 (  IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_X  ),
    .z_C0 (  IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_C  ),
    .z_S ( IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_S ),
    .z ( IntShiftRightSat_42U_6U_8U_1_i_rshift_itm ),
    .a ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm ),
    .s ( cfg_truncate_1_sva_4 )
  );
  logic [41:0] IntMulExt_26U_16U_42U_return_sva_2_R1 ;
  logic [41:0] IntMulExt_26U_16U_42U_return_sva_2_X1 ;
  logic [41:0] IntMulExt_26U_16U_42U_return_sva_2_C1 ;
  logic [5:0] cfg_truncate_1_sva_4_R2 ;
  logic [5:0] cfg_truncate_1_sva_4_X2 ;
  logic [5:0] cfg_truncate_1_sva_4_C2 ;
// module: \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=42\signd_a=1\width_s=6\width_z=42
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=42\signd_a=1\width_s=6\width_z=42 IntShiftRightSat_42U_6U_8U_i_rshift_rg (
    .a_T (  IntMulExt_26U_16U_42U_return_sva_2_T  ),
    .a_R (  IntMulExt_26U_16U_42U_return_sva_2_R1  ),
    .a_X (  IntMulExt_26U_16U_42U_return_sva_2_X1  ),
    .a_C (  IntMulExt_26U_16U_42U_return_sva_2_C1  ),
    .a_S (  IntMulExt_26U_16U_42U_return_sva_2_S  ),
    .s_T (  cfg_truncate_1_sva_4_T  ),
    .s_R (  cfg_truncate_1_sva_4_R2  ),
    .s_X (  cfg_truncate_1_sva_4_X2  ),
    .s_C (  cfg_truncate_1_sva_4_C2  ),
    .s_S (  cfg_truncate_1_sva_4_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .z_T (  IntShiftRightSat_42U_6U_8U_i_rshift_itm_T  ),
    .z_R0 (  IntShiftRightSat_42U_6U_8U_i_rshift_itm_R  ),
    .z_X0 (  IntShiftRightSat_42U_6U_8U_i_rshift_itm_X  ),
    .z_C0 (  IntShiftRightSat_42U_6U_8U_i_rshift_itm_C  ),
    .z_S ( IntShiftRightSat_42U_6U_8U_i_rshift_itm_S ),
    .z ( IntShiftRightSat_42U_6U_8U_i_rshift_itm ),
    .a ( IntMulExt_26U_16U_42U_return_sva_2 ),
    .s ( cfg_truncate_1_sva_4 )
  );
  logic [49:0] IntMulExt_34U_16U_50U_return_sva_2_R1 ;
  logic [49:0] IntMulExt_34U_16U_50U_return_sva_2_X1 ;
  logic [49:0] IntMulExt_34U_16U_50U_return_sva_2_C1 ;
  logic [5:0] cfg_truncate_1_sva_3_R2 ;
  logic [5:0] cfg_truncate_1_sva_3_X2 ;
  logic [5:0] cfg_truncate_1_sva_3_C2 ;
// module: \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=50\signd_a=1\width_s=6\width_z=50
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=50\signd_a=1\width_s=6\width_z=50 IntShiftRightSat_50U_6U_16U_i_rshift_rg (
    .a_T (  IntMulExt_34U_16U_50U_return_sva_2_T  ),
    .a_R (  IntMulExt_34U_16U_50U_return_sva_2_R1  ),
    .a_X (  IntMulExt_34U_16U_50U_return_sva_2_X1  ),
    .a_C (  IntMulExt_34U_16U_50U_return_sva_2_C1  ),
    .a_S (  IntMulExt_34U_16U_50U_return_sva_2_S  ),
    .s_T (  cfg_truncate_1_sva_3_T  ),
    .s_R (  cfg_truncate_1_sva_3_R2  ),
    .s_X (  cfg_truncate_1_sva_3_X2  ),
    .s_C (  cfg_truncate_1_sva_3_C2  ),
    .s_S (  cfg_truncate_1_sva_3_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .z_T (  IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_T  ),
    .z_R0 (  IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_R  ),
    .z_X0 (  IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_X  ),
    .z_C0 (  IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_C  ),
    .z_S ( IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_S ),
    .z ( IntShiftRightSat_50U_6U_16U_i_sva_mx0w0 ),
    .a ( IntMulExt_34U_16U_50U_return_sva_2 ),
    .s ( cfg_truncate_1_sva_3 )
  );
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R4 ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X4 ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C4 ;
  logic [5:0] cfg_truncate_1_sva_4_R3 ;
  logic [5:0] cfg_truncate_1_sva_4_X3 ;
  logic [5:0] cfg_truncate_1_sva_4_C3 ;
// module: \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=105\signd_a=1\width_s=6\width_z=105
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=105\signd_a=1\width_s=6\width_z=105 IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg (
    .a_T ( {  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_T , 63'h0  } ),
    .a_R ( {  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R4 , nouse_zy9  } ),
    .a_X ( {  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X4 , nouse_zy10  } ),
    .a_C ( {  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C4 , nouse_zy11  } ),
    .a_S ( {  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_S , 63'h0  } ),
    .s_T (  cfg_truncate_1_sva_4_T  ),
    .s_R (  cfg_truncate_1_sva_4_R3  ),
    .s_X (  cfg_truncate_1_sva_4_X3  ),
    .s_C (  cfg_truncate_1_sva_4_C3  ),
    .s_S (  cfg_truncate_1_sva_4_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .z_T (  IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_T  ),
    .z_R0 (  IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R  ),
    .z_X0 (  IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X  ),
    .z_C0 (  IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C  ),
    .z_S ( IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_S ),
    .z ( IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva ),
    .a ( { reg_IntShiftRightSat_50U_6U_16U_i_1_itm, 63'b000000000000000000000000000000000000000000000000000000000000000 } ),
    .s ( cfg_truncate_1_sva_4 )
  );
  logic [63-1:0] nouse_zy9 ;
  logic [63-1:0] nouse_zy10 ;
  logic [63-1:0] nouse_zy11 ;
  logic [41:0] IntMulExt_26U_16U_42U_return_sva_2_R2 ;
  logic [41:0] IntMulExt_26U_16U_42U_return_sva_2_X2 ;
  logic [41:0] IntMulExt_26U_16U_42U_return_sva_2_C2 ;
  logic [5:0] cfg_truncate_1_sva_4_R4 ;
  logic [5:0] cfg_truncate_1_sva_4_X4 ;
  logic [5:0] cfg_truncate_1_sva_4_C4 ;
// module: \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=105\signd_a=1\width_s=6\width_z=105
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=105\signd_a=1\width_s=6\width_z=105 IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg (
    .a_T ( {  IntMulExt_26U_16U_42U_return_sva_2_T , 63'h0  } ),
    .a_R ( {  IntMulExt_26U_16U_42U_return_sva_2_R2 , nouse_zy12  } ),
    .a_X ( {  IntMulExt_26U_16U_42U_return_sva_2_X2 , nouse_zy13  } ),
    .a_C ( {  IntMulExt_26U_16U_42U_return_sva_2_C2 , nouse_zy14  } ),
    .a_S ( {  IntMulExt_26U_16U_42U_return_sva_2_S , 63'h0  } ),
    .s_T (  cfg_truncate_1_sva_4_T  ),
    .s_R (  cfg_truncate_1_sva_4_R4  ),
    .s_X (  cfg_truncate_1_sva_4_X4  ),
    .s_C (  cfg_truncate_1_sva_4_C4  ),
    .s_S (  cfg_truncate_1_sva_4_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .z_T (  IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_T  ),
    .z_R0 (  IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R  ),
    .z_X0 (  IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X  ),
    .z_C0 (  IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C  ),
    .z_S ( IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_S ),
    .z ( IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva ),
    .a ( { IntMulExt_26U_16U_42U_return_sva_2, 63'b000000000000000000000000000000000000000000000000000000000000000 } ),
    .s ( cfg_truncate_1_sva_4 )
  );
  logic [63-1:0] nouse_zy12 ;
  logic [63-1:0] nouse_zy13 ;
  logic [63-1:0] nouse_zy14 ;
  logic [49:0] IntMulExt_34U_16U_50U_return_sva_2_R2 ;
  logic [49:0] IntMulExt_34U_16U_50U_return_sva_2_X2 ;
  logic [49:0] IntMulExt_34U_16U_50U_return_sva_2_C2 ;
  logic [5:0] cfg_truncate_1_sva_3_R3 ;
  logic [5:0] cfg_truncate_1_sva_3_X3 ;
  logic [5:0] cfg_truncate_1_sva_3_C3 ;
// module: \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=113\signd_a=1\width_s=6\width_z=113
  \$paramod\CDP_OCVT_mgc_shift_r_v4\width_a=113\signd_a=1\width_s=6\width_z=113 IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg (
    .a_T ( {  IntMulExt_34U_16U_50U_return_sva_2_T , 63'h0  } ),
    .a_R ( {  IntMulExt_34U_16U_50U_return_sva_2_R2 , nouse_zy15  } ),
    .a_X ( {  IntMulExt_34U_16U_50U_return_sva_2_X2 , nouse_zy16  } ),
    .a_C ( {  IntMulExt_34U_16U_50U_return_sva_2_C2 , nouse_zy17  } ),
    .a_S ( {  IntMulExt_34U_16U_50U_return_sva_2_S , 63'h0  } ),
    .s_T (  cfg_truncate_1_sva_3_T  ),
    .s_R (  cfg_truncate_1_sva_3_R3  ),
    .s_X (  cfg_truncate_1_sva_3_X3  ),
    .s_C (  cfg_truncate_1_sva_3_C3  ),
    .s_S (  cfg_truncate_1_sva_3_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .z_T (  IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_T  ),
    .z_R0 (  IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R  ),
    .z_X0 (  IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X  ),
    .z_C0 (  IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C  ),
    .z_S ( IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_S ),
    .z ( IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva ),
    .a ( { IntMulExt_34U_16U_50U_return_sva_2, 63'b000000000000000000000000000000000000000000000000000000000000000 } ),
    .s ( cfg_truncate_1_sva_3 )
  );
  logic [63-1:0] nouse_zy15 ;
  logic [63-1:0] nouse_zy16 ;
  logic [63-1:0] nouse_zy17 ;
  logic [31:0] cfg_alu_in_rsc_z_R0 ;
  logic [31:0] cfg_alu_in_rsc_z_X0 ;
  logic [31:0] cfg_alu_in_rsc_z_C0 ;
// module: \$paramod\CDP_OCVT_mgc_in_wire_v1\rscid=2\width=32
  \$paramod\CDP_OCVT_mgc_in_wire_v1\rscid=2\width=32 cfg_alu_in_rsci (
    .z_T (  cfg_alu_in_rsc_z_T  ),
    .z_R (  cfg_alu_in_rsc_z_R0  ),
    .z_X (  cfg_alu_in_rsc_z_X0  ),
    .z_C (  cfg_alu_in_rsc_z_C0  ),
    .z_S (  cfg_alu_in_rsc_z_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .d_T (  cfg_alu_in_rsci_d_T  ),
    .d_R0 (  cfg_alu_in_rsci_d_R  ),
    .d_X0 (  cfg_alu_in_rsci_d_X  ),
    .d_C0 (  cfg_alu_in_rsci_d_C  ),
    .d_S ( cfg_alu_in_rsci_d_S ),
    .z ( cfg_alu_in_rsc_z ),
    .d ( cfg_alu_in_rsci_d )
  );
  logic [15:0] cfg_mul_in_rsc_z_R0 ;
  logic [15:0] cfg_mul_in_rsc_z_X0 ;
  logic [15:0] cfg_mul_in_rsc_z_C0 ;
// module: \$paramod\CDP_OCVT_mgc_in_wire_v1\rscid=3\width=16
  \$paramod\CDP_OCVT_mgc_in_wire_v1\rscid=3\width=16 cfg_mul_in_rsci (
    .z_T (  cfg_mul_in_rsc_z_T  ),
    .z_R (  cfg_mul_in_rsc_z_R0  ),
    .z_X (  cfg_mul_in_rsc_z_X0  ),
    .z_C (  cfg_mul_in_rsc_z_C0  ),
    .z_S (  cfg_mul_in_rsc_z_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .d_T (  cfg_mul_in_rsci_d_T  ),
    .d_R0 (  cfg_mul_in_rsci_d_R  ),
    .d_X0 (  cfg_mul_in_rsci_d_X  ),
    .d_C0 (  cfg_mul_in_rsci_d_C  ),
    .d_S ( cfg_mul_in_rsci_d_S ),
    .z ( cfg_mul_in_rsc_z ),
    .d ( cfg_mul_in_rsci_d )
  );
  logic [1:0] cfg_precision_rsc_z_R0 ;
  logic [1:0] cfg_precision_rsc_z_X0 ;
  logic [1:0] cfg_precision_rsc_z_C0 ;
// module: \$paramod\CDP_OCVT_mgc_in_wire_v1\rscid=5\width=2
  \$paramod\CDP_OCVT_mgc_in_wire_v1\rscid=5\width=2 cfg_precision_rsci (
    .z_T (  cfg_precision_rsc_z_T  ),
    .z_R (  cfg_precision_rsc_z_R0  ),
    .z_X (  cfg_precision_rsc_z_X0  ),
    .z_C (  cfg_precision_rsc_z_C0  ),
    .z_S (  cfg_precision_rsc_z_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .d_T (  cfg_precision_rsci_d_T  ),
    .d_R0 (  cfg_precision_rsci_d_R  ),
    .d_X0 (  cfg_precision_rsci_d_X  ),
    .d_C0 (  cfg_precision_rsci_d_C  ),
    .d_S ( cfg_precision_rsci_d_S ),
    .z ( cfg_precision_rsc_z ),
    .d ( cfg_precision_rsci_d )
  );
  logic [5:0] cfg_truncate_rsc_z_R0 ;
  logic [5:0] cfg_truncate_rsc_z_X0 ;
  logic [5:0] cfg_truncate_rsc_z_C0 ;
// module: \$paramod\CDP_OCVT_mgc_in_wire_v1\rscid=4\width=6
  \$paramod\CDP_OCVT_mgc_in_wire_v1\rscid=4\width=6 cfg_truncate_rsci (
    .z_T (  cfg_truncate_rsc_z_T  ),
    .z_R (  cfg_truncate_rsc_z_R0  ),
    .z_X (  cfg_truncate_rsc_z_X0  ),
    .z_C (  cfg_truncate_rsc_z_C0  ),
    .z_S (  cfg_truncate_rsc_z_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .d_T (  cfg_truncate_rsci_d_T  ),
    .d_R0 (  cfg_truncate_rsci_d_R  ),
    .d_X0 (  cfg_truncate_rsci_d_X  ),
    .d_C0 (  cfg_truncate_rsci_d_C  ),
    .d_S ( cfg_truncate_rsci_d_S ),
    .z ( cfg_truncate_rsc_z ),
    .d ( cfg_truncate_rsci_d )
  );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1 = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6];
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R3 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R3 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R3 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R3 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R3 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R3 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X3 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X3 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X3 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X3 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X3 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X3 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C3 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C3 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C3 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C3 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C3 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C3 [5] } = 0;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C4 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R4 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X4 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1_T = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_T [6] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C4 [6] = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1_C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R4 [6] = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1_R ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X4 [6] = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1_S = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6 = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6];
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R2 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R2 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R2 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R2 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R2 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R2 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X2 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X2 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X2 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X2 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X2 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X2 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C2 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C2 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C2 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C2 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C2 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C2 [5] } = 0;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C3 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R3 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X3 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_T = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_T [6] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C3 [6] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R3 [6] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_R ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X3 [6] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_S = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_S ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1 = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5];
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R5 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R5 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R5 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R5 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R5 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X5 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X5 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X5 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X5 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X5 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C5 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C5 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C5 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C5 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C5 [4] } = 0;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C6 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R6 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X6 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1_T = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T [5] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C6 [5] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1_C ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R6 [5] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1_R ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X6 [5] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1_X ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1_S = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_S ;
  assign chn_data_in_rsci_oswt_unreg = or_tmp_146;
  logic [0:0] or_tmp_146_C1 ;
  logic [0:0] or_tmp_146_R1 ;
  logic [0:0] or_tmp_146_X1 ;
  assign chn_data_in_rsci_oswt_unreg_T = or_tmp_146_T ;
  assign or_tmp_146_C1 = chn_data_in_rsci_oswt_unreg_C ;
  assign or_tmp_146_R1 = chn_data_in_rsci_oswt_unreg_R ;
  assign or_tmp_146_X1 = chn_data_in_rsci_oswt_unreg_X ;
  assign chn_data_in_rsci_oswt_unreg_S = or_tmp_146_S ;
  assign chn_data_out_rsci_oswt_unreg = and_dcpl_9;
  logic [0:0] and_dcpl_9_C1 ;
  logic [0:0] and_dcpl_9_R1 ;
  logic [0:0] and_dcpl_9_X1 ;
  assign chn_data_out_rsci_oswt_unreg_T = and_dcpl_9_T ;
  assign and_dcpl_9_C1 = chn_data_out_rsci_oswt_unreg_C ;
  assign and_dcpl_9_R1 = chn_data_out_rsci_oswt_unreg_R ;
  assign and_dcpl_9_X1 = chn_data_out_rsci_oswt_unreg_X ;
  assign chn_data_out_rsci_oswt_unreg_S = and_dcpl_9_S ;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl[6:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R4 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R4 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R4 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R4 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R4 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R4 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X4 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X4 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X4 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X4 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X4 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X4 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C4 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C4 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C4 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C4 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C4 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C4 [5] } = 0;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C5 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R5 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X5 ;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_T [6:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C5 = nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C [6:0] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R5 = nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R [6:0] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X5 = nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X [6:0] ;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_S = FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_S ;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl[6:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R3 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R3 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R3 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R3 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R3 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R3 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X3 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X3 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X3 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X3 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X3 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X3 [5] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C3 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C3 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C3 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C3 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C3 [4], FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C3 [5] } = 0;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C4 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R4 ;
  logic [6:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X4 ;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_T [6:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C4 = nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C [6:0] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R4 = nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R [6:0] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X4 = nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X [6:0] ;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_S = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_S ;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva[4:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C3 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R3 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X3 ;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_T [4:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C3 = nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C [4:0] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R3 = nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R [4:0] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X3 = nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X [4:0] ;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_S = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_S ;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl[5:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R6 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R6 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R6 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R6 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R6 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X6 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X6 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X6 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X6 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X6 [4] } = 0;
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C6 [0], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C6 [1], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C6 [2], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C6 [3], FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C6 [4] } = 0;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C7 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R7 ;
  logic [5:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X7 ;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T [5:0] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C7 = nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C [5:0] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R7 = nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R [5:0] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X7 = nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X [5:0] ;
  assign nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_S = FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_S ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a = i_data_sva_1_16_0_1[9:0];
  assign { i_data_sva_1_16_0_1_R4 [16:10] } = 0;
  assign { i_data_sva_1_16_0_1_X4 [16:10] } = 0;
  assign { i_data_sva_1_16_0_1_C4 [16:10] } = 0;
  logic [16:0] i_data_sva_1_16_0_1_C5 ;
  logic [16:0] i_data_sva_1_16_0_1_R5 ;
  logic [16:0] i_data_sva_1_16_0_1_X5 ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a_T = i_data_sva_1_16_0_1_T [9:0] ;
  assign i_data_sva_1_16_0_1_C5 [9:0] = nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a_C ;
  assign i_data_sva_1_16_0_1_R5 [9:0] = nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a_R ;
  assign i_data_sva_1_16_0_1_X5 [9:0] = nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a_X ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a_S = i_data_sva_1_16_0_1_S ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[5:1] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C4 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R4 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X4 ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_T [5:1] = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_T ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C4 = nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C [5:1] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R4 = nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R [5:1] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X4 = nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X [5:1] ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_S = FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_S ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s = { FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva, nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s[0] };
  assign nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_T = {  FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_T , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_T [0]  };
  logic [13:0] nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_S ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_S = 0 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R5 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X5 ;
  logic [4:0] FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C5 ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R5 = nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_R [5:1] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X5 = nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_X [5:1] ;
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C5 = nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_C [5:1] ;
  assign { nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R2 [5:1] } = 0;
  assign { nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X2 [5:1] } = 0;
  assign { nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C2 [5:1] } = 0;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R3 ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X3 ;
  logic [5:0] nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C3 ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R3 [0:0] = nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_R [0:0] ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X3 [0:0] = nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_X [0:0] ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C3 [0:0] = nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_C [0:0] ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva[10:0] = FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C1 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R1 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X1 ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_T [10:0] = FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_T ;
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C1 = nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C [10:0] ;
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R1 = nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R [10:0] ;
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X1 = nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X [10:0] ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_S = FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_S ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva[10:0] = FpMantDecShiftRight_10U_6U_10U_stick_mask_sva;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_C1 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_R1 ;
  logic [10:0] FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X1 ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_T [10:0] = FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_T ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_C1 = nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_C [10:0] ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_R1 = nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_R [10:0] ;
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X1 = nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X [10:0] ;
  assign nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_S = FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_S ;
  assign nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d = { chn_data_out_rsci_d_17, chn_data_out_rsci_d_16, chn_data_out_rsci_d_15, chn_data_out_rsci_d_14, chn_data_out_rsci_d_13_10, chn_data_out_rsci_d_9, chn_data_out_rsci_d_8, chn_data_out_rsci_d_7, chn_data_out_rsci_d_6_1, chn_data_out_rsci_d_0 };
  assign nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_T = {  chn_data_out_rsci_d_17_T , chn_data_out_rsci_d_16_T , chn_data_out_rsci_d_15_T , chn_data_out_rsci_d_14_T , chn_data_out_rsci_d_13_10_T , chn_data_out_rsci_d_9_T , chn_data_out_rsci_d_8_T , chn_data_out_rsci_d_7_T , chn_data_out_rsci_d_6_1_T , chn_data_out_rsci_d_0_T  };
  logic [13:0] nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_S ;
  assign nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_S = 0 ;
  logic [0:0] chn_data_out_rsci_d_17_R2 ;
  logic [0:0] chn_data_out_rsci_d_17_X2 ;
  logic [0:0] chn_data_out_rsci_d_17_C2 ;
  assign chn_data_out_rsci_d_17_R2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_R [17:17] ;
  assign chn_data_out_rsci_d_17_X2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_X [17:17] ;
  assign chn_data_out_rsci_d_17_C2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_C [17:17] ;
  logic [0:0] chn_data_out_rsci_d_16_R2 ;
  logic [0:0] chn_data_out_rsci_d_16_X2 ;
  logic [0:0] chn_data_out_rsci_d_16_C2 ;
  assign chn_data_out_rsci_d_16_R2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_R [16:16] ;
  assign chn_data_out_rsci_d_16_X2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_X [16:16] ;
  assign chn_data_out_rsci_d_16_C2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_C [16:16] ;
  logic [0:0] chn_data_out_rsci_d_15_R2 ;
  logic [0:0] chn_data_out_rsci_d_15_X2 ;
  logic [0:0] chn_data_out_rsci_d_15_C2 ;
  assign chn_data_out_rsci_d_15_R2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_R [15:15] ;
  assign chn_data_out_rsci_d_15_X2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_X [15:15] ;
  assign chn_data_out_rsci_d_15_C2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_C [15:15] ;
  logic [0:0] chn_data_out_rsci_d_14_R2 ;
  logic [0:0] chn_data_out_rsci_d_14_X2 ;
  logic [0:0] chn_data_out_rsci_d_14_C2 ;
  assign chn_data_out_rsci_d_14_R2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_R [14:14] ;
  assign chn_data_out_rsci_d_14_X2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_X [14:14] ;
  assign chn_data_out_rsci_d_14_C2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_C [14:14] ;
  logic [3:0] chn_data_out_rsci_d_13_10_R2 ;
  logic [3:0] chn_data_out_rsci_d_13_10_X2 ;
  logic [3:0] chn_data_out_rsci_d_13_10_C2 ;
  assign chn_data_out_rsci_d_13_10_R2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_R [13:10] ;
  assign chn_data_out_rsci_d_13_10_X2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_X [13:10] ;
  assign chn_data_out_rsci_d_13_10_C2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_C [13:10] ;
  logic [0:0] chn_data_out_rsci_d_9_R2 ;
  logic [0:0] chn_data_out_rsci_d_9_X2 ;
  logic [0:0] chn_data_out_rsci_d_9_C2 ;
  assign chn_data_out_rsci_d_9_R2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_R [9:9] ;
  assign chn_data_out_rsci_d_9_X2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_X [9:9] ;
  assign chn_data_out_rsci_d_9_C2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_C [9:9] ;
  logic [0:0] chn_data_out_rsci_d_8_R2 ;
  logic [0:0] chn_data_out_rsci_d_8_X2 ;
  logic [0:0] chn_data_out_rsci_d_8_C2 ;
  assign chn_data_out_rsci_d_8_R2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_R [8:8] ;
  assign chn_data_out_rsci_d_8_X2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_X [8:8] ;
  assign chn_data_out_rsci_d_8_C2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_C [8:8] ;
  logic [0:0] chn_data_out_rsci_d_7_R2 ;
  logic [0:0] chn_data_out_rsci_d_7_X2 ;
  logic [0:0] chn_data_out_rsci_d_7_C2 ;
  assign chn_data_out_rsci_d_7_R2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_R [7:7] ;
  assign chn_data_out_rsci_d_7_X2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_X [7:7] ;
  assign chn_data_out_rsci_d_7_C2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_C [7:7] ;
  logic [5:0] chn_data_out_rsci_d_6_1_R2 ;
  logic [5:0] chn_data_out_rsci_d_6_1_X2 ;
  logic [5:0] chn_data_out_rsci_d_6_1_C2 ;
  assign chn_data_out_rsci_d_6_1_R2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_R [6:1] ;
  assign chn_data_out_rsci_d_6_1_X2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_X [6:1] ;
  assign chn_data_out_rsci_d_6_1_C2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_C [6:1] ;
  logic [0:0] chn_data_out_rsci_d_0_R2 ;
  logic [0:0] chn_data_out_rsci_d_0_X2 ;
  logic [0:0] chn_data_out_rsci_d_0_C2 ;
  assign chn_data_out_rsci_d_0_R2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_R [0:0] ;
  assign chn_data_out_rsci_d_0_X2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_X [0:0] ;
  assign chn_data_out_rsci_d_0_C2 = nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_C [0:0] ;
  assign nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl[8:0] = IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C34 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R34 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X34 ;
  assign nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T [8:0] = IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_T ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C34 = nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R34 = nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X34 = nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X [8:0] ;
  assign nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_S = IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_S ;
  assign nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl[8:0] = IntShiftRightSat_42U_6U_8U_1_oif_acc_nl;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C34 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R34 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X34 ;
  assign nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T [8:0] = IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_T ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C34 = nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R34 = nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X34 = nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X [8:0] ;
  assign nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_S = IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_S ;
  assign nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl[8:0] = IntShiftRightSat_42U_6U_8U_oif_1_acc_nl;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C34 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R34 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X34 ;
  assign nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T [8:0] = IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_T ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C34 = nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R34 = nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X34 = nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X [8:0] ;
  assign nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_S = IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_S ;
  assign nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl[8:0] = IntShiftRightSat_42U_6U_8U_oif_acc_nl;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_C34 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_R34 ;
  logic [8:0] IntShiftRightSat_42U_6U_8U_oif_acc_nl_X34 ;
  assign nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl_T [8:0] = IntShiftRightSat_42U_6U_8U_oif_acc_nl_T ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C34 = nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl_C [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R34 = nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl_R [8:0] ;
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X34 = nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl_X [8:0] ;
  assign nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl_S = IntShiftRightSat_42U_6U_8U_oif_acc_nl_S ;
  assign nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl[16:0] = IntShiftRightSat_50U_6U_16U_oif_1_acc_nl;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C34 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R34 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X34 ;
  assign nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T [16:0] = IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_T ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C34 = nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C [16:0] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R34 = nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R [16:0] ;
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X34 = nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X [16:0] ;
  assign nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_S = IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_S ;
  assign nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl[16:0] = IntShiftRightSat_50U_6U_16U_oif_acc_nl;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_C34 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_R34 ;
  logic [16:0] IntShiftRightSat_50U_6U_16U_oif_acc_nl_X34 ;
  assign nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl_T [16:0] = IntShiftRightSat_50U_6U_16U_oif_acc_nl_T ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C34 = nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl_C [16:0] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R34 = nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl_R [16:0] ;
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X34 = nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl_X [16:0] ;
  assign nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl_S = IntShiftRightSat_50U_6U_16U_oif_acc_nl_S ;
  assign nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a = { reg_IntShiftRightSat_50U_6U_16U_i_1_itm, 63'b000000000000000000000000000000000000000000000000000000000000000 };
  assign nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_T = {  reg_IntShiftRightSat_50U_6U_16U_i_1_itm_T , 63'h0  };
  logic [13:0] nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_S ;
  assign nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_S = 0 ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R5 ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X5 ;
  logic [41:0] reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C5 ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R5 = nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_R [104:63] ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X5 = nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_X [104:63] ;
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C5 = nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_C [104:63] ;
  assign nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp[42:0] = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp;
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [0], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [1], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [2], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [3], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [4], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [5], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [6], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [8], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [9], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [10], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [11], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [12], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [13], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [14], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [15], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [16], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [17], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [18], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [19], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [20], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [21], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [22], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [23], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [24], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [25], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [26], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [27], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [28], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [29], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [30], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [31], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [32], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [33], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [34], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [35], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [36], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [37], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [38], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [39], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [40], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 [41] } = 0;
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [0], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [1], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [2], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [3], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [4], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [5], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [6], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [8], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [9], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [10], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [11], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [12], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [13], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [14], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [15], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [16], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [17], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [18], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [19], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [20], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [21], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [22], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [23], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [24], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [25], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [26], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [27], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [28], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [29], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [30], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [31], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [32], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [33], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [34], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [35], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [36], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [37], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [38], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [39], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [40], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 [41] } = 0;
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [0], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [1], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [2], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [3], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [4], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [5], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [6], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [8], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [9], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [10], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [11], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [12], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [13], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [14], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [15], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [16], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [17], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [18], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [19], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [20], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [21], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [22], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [23], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [24], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [25], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [26], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [27], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [28], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [29], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [30], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [31], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [32], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [33], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [34], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [35], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [36], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [37], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [38], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [39], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [40], IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 [41] } = 0;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C3 ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R3 ;
  logic [42:0] IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X3 ;
  assign nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T [42:0] = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_T ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C3 = nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C [42:0] ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R3 = nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R [42:0] ;
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X3 = nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X [42:0] ;
  assign nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_S = IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_S ;
  assign nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a = { IntMulExt_26U_16U_42U_return_sva_2, 63'b000000000000000000000000000000000000000000000000000000000000000 };
  assign nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_T = {  IntMulExt_26U_16U_42U_return_sva_2_T , 63'h0  };
  logic [13:0] nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_S ;
  assign nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_S = 0 ;
  logic [41:0] IntMulExt_26U_16U_42U_return_sva_2_R3 ;
  logic [41:0] IntMulExt_26U_16U_42U_return_sva_2_X3 ;
  logic [41:0] IntMulExt_26U_16U_42U_return_sva_2_C3 ;
  assign IntMulExt_26U_16U_42U_return_sva_2_R3 = nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_R [104:63] ;
  assign IntMulExt_26U_16U_42U_return_sva_2_X3 = nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_X [104:63] ;
  assign IntMulExt_26U_16U_42U_return_sva_2_C3 = nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_C [104:63] ;
  assign nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp[42:0] = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp;
  assign { IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [0], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [1], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [2], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [3], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [4], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [5], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [6], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [8], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [9], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [10], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [11], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [12], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [13], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [14], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [15], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [16], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [17], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [18], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [19], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [20], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [21], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [22], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [23], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [24], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [25], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [26], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [27], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [28], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [29], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [30], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [31], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [32], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [33], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [34], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [35], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [36], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [37], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [38], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [39], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [40], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 [41] } = 0;
  assign { IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [0], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [1], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [2], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [3], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [4], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [5], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [6], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [8], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [9], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [10], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [11], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [12], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [13], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [14], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [15], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [16], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [17], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [18], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [19], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [20], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [21], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [22], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [23], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [24], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [25], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [26], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [27], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [28], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [29], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [30], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [31], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [32], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [33], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [34], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [35], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [36], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [37], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [38], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [39], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [40], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 [41] } = 0;
  assign { IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [0], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [1], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [2], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [3], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [4], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [5], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [6], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [8], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [9], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [10], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [11], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [12], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [13], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [14], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [15], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [16], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [17], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [18], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [19], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [20], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [21], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [22], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [23], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [24], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [25], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [26], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [27], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [28], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [29], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [30], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [31], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [32], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [33], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [34], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [35], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [36], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [37], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [38], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [39], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [40], IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 [41] } = 0;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C3 ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R3 ;
  logic [42:0] IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X3 ;
  assign nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T [42:0] = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_T ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C3 = nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C [42:0] ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R3 = nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R [42:0] ;
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X3 = nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X [42:0] ;
  assign nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_S = IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_S ;
  assign nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a = { IntMulExt_34U_16U_50U_return_sva_2, 63'b000000000000000000000000000000000000000000000000000000000000000 };
  assign nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_T = {  IntMulExt_34U_16U_50U_return_sva_2_T , 63'h0  };
  logic [13:0] nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_S ;
  assign nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_S = 0 ;
  logic [49:0] IntMulExt_34U_16U_50U_return_sva_2_R3 ;
  logic [49:0] IntMulExt_34U_16U_50U_return_sva_2_X3 ;
  logic [49:0] IntMulExt_34U_16U_50U_return_sva_2_C3 ;
  assign IntMulExt_34U_16U_50U_return_sva_2_R3 = nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_R [112:63] ;
  assign IntMulExt_34U_16U_50U_return_sva_2_X3 = nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_X [112:63] ;
  assign IntMulExt_34U_16U_50U_return_sva_2_C3 = nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_C [112:63] ;
  assign nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva[50:0] = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [16], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [17], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [18], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [19], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [20], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [21], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [22], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [23], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [24], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [25], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [26], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [27], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [28], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [29], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [30], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [31], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [32], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [33], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [34], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [35], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [36], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [37], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [38], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [39], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [40], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [41], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [42], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [43], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [44], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [45], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [46], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [47], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [48], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 [49] } = 0;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [16], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [17], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [18], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [19], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [20], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [21], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [22], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [23], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [24], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [25], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [26], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [27], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [28], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [29], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [30], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [31], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [32], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [33], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [34], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [35], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [36], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [37], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [38], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [39], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [40], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [41], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [42], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [43], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [44], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [45], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [46], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [47], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [48], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 [49] } = 0;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [16], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [17], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [18], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [19], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [20], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [21], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [22], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [23], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [24], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [25], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [26], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [27], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [28], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [29], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [30], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [31], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [32], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [33], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [34], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [35], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [36], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [37], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [38], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [39], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [40], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [41], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [42], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [43], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [44], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [45], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [46], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [47], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [48], IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 [49] } = 0;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C3 ;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R3 ;
  logic [50:0] IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X3 ;
  assign nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T [50:0] = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_T ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C3 = nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C [50:0] ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R3 = nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R [50:0] ;
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X3 = nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X [50:0] ;
  assign nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_S = IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_S ;
  assign nl_IntSubExt_33U_32U_34U_o_acc_nl[33:0] = IntSubExt_33U_32U_34U_o_acc_nl;
  logic [33:0] IntSubExt_33U_32U_34U_o_acc_nl_C1 ;
  logic [33:0] IntSubExt_33U_32U_34U_o_acc_nl_R1 ;
  logic [33:0] IntSubExt_33U_32U_34U_o_acc_nl_X1 ;
  assign nl_IntSubExt_33U_32U_34U_o_acc_nl_T [33:0] = IntSubExt_33U_32U_34U_o_acc_nl_T ;
  assign IntSubExt_33U_32U_34U_o_acc_nl_C1 = nl_IntSubExt_33U_32U_34U_o_acc_nl_C [33:0] ;
  assign IntSubExt_33U_32U_34U_o_acc_nl_R1 = nl_IntSubExt_33U_32U_34U_o_acc_nl_R [33:0] ;
  assign IntSubExt_33U_32U_34U_o_acc_nl_X1 = nl_IntSubExt_33U_32U_34U_o_acc_nl_X [33:0] ;
  assign nl_IntSubExt_33U_32U_34U_o_acc_nl_S = IntSubExt_33U_32U_34U_o_acc_nl_S ;
  assign cfg_truncate_rsc_z_C = ( cfg_truncate_rsc_z_C0 );
  assign cfg_precision_rsc_z_C = ( cfg_precision_rsc_z_C0 );
  assign cfg_mul_in_rsc_z_C = ( cfg_mul_in_rsc_z_C0 );
  assign cfg_alu_in_rsc_z_C = ( cfg_alu_in_rsc_z_C0 );
  assign chn_data_out_rsci_wen_comp_C = ( chn_data_out_rsci_wen_comp_C0 );
  assign chn_data_in_rsci_wen_comp_C = ( chn_data_in_rsci_wen_comp_C0 );
  assign chn_data_out_rsci_oswt_C = ( chn_data_out_rsci_oswt_C0 );
  assign chn_data_out_rsc_vz_C = ( chn_data_out_rsc_vz_C0 );
  assign nvdla_core_rstn_C = ( nvdla_core_rstn_C0 ) | ( nvdla_core_rstn_C1 ) | ( nvdla_core_rstn_C2 ) | ( nvdla_core_rstn_C3 );
  assign core_wten_C = ( core_wten_C0 ) | ( core_wten_C1 );
  assign chn_data_in_rsci_oswt_C = ( chn_data_in_rsci_oswt_C0 );
  assign chn_data_in_rsc_z_C = ( chn_data_in_rsc_z_C0 );
  assign chn_data_in_rsc_vz_C = ( chn_data_in_rsc_vz_C0 );
  assign nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_C = ( nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_C0 );
  assign fangyuan42_C = ( fangyuan42_C0 );
  assign fangyuan41_C = ( fangyuan41_C0 );
  assign fangyuan40_C = ( fangyuan40_C0 );
  assign fangyuan39_C = ( fangyuan39_C0 );
  assign fangyuan38_C = ( fangyuan38_C0 );
  assign fangyuan37_C = ( fangyuan37_C0 );
  assign cfg_alu_in_rsci_d_C = ( cfg_alu_in_rsci_d_C0 ) | ( cfg_alu_in_rsci_d_C1 ) | ( cfg_alu_in_rsci_d_C2 ) | ( cfg_alu_in_rsci_d_C3 ) | ( cfg_alu_in_rsci_d_C4 ) | ( cfg_alu_in_rsci_d_C5 ) | ( cfg_alu_in_rsci_d_C6 );
  assign chn_data_out_rsci_iswt0_C = ( chn_data_out_rsci_iswt0_C0 ) | ( chn_data_out_rsci_iswt0_C1 );
  assign chn_data_in_rsci_iswt0_C = ( chn_data_in_rsci_iswt0_C0 ) | ( chn_data_in_rsci_iswt0_C1 );
  assign _0279__C = ( _0279__C0 );
  assign chn_data_in_rsci_ld_core_psct_C = ( chn_data_in_rsci_ld_core_psct_C0 ) | ( chn_data_in_rsci_ld_core_psct_C1 );
  assign _0114__C = ( _0114__C0 );
  assign chn_data_out_rsci_d_17_C = ( chn_data_out_rsci_d_17_C0 ) | ( chn_data_out_rsci_d_17_C1 ) | ( chn_data_out_rsci_d_17_C2 );
  assign _0281__C = ( _0281__C0 );
  assign chn_data_out_rsci_d_16_C = ( chn_data_out_rsci_d_16_C0 ) | ( chn_data_out_rsci_d_16_C1 ) | ( chn_data_out_rsci_d_16_C2 );
  assign _0280__C = ( _0280__C0 );
  assign chn_data_out_rsci_d_13_10_C = ( chn_data_out_rsci_d_13_10_C0 ) | ( chn_data_out_rsci_d_13_10_C1 ) | ( chn_data_out_rsci_d_13_10_C2 );
  assign _0624__C = ( _0624__C0 );
  assign chn_data_out_rsci_d_9_C = ( chn_data_out_rsci_d_9_C0 ) | ( chn_data_out_rsci_d_9_C1 ) | ( chn_data_out_rsci_d_9_C2 );
  assign _0618__C = ( _0618__C0 );
  assign chn_data_out_rsci_d_8_C = ( chn_data_out_rsci_d_8_C0 ) | ( chn_data_out_rsci_d_8_C1 ) | ( chn_data_out_rsci_d_8_C2 );
  assign chn_data_out_rsci_d_0_C = ( chn_data_out_rsci_d_0_C0 ) | ( chn_data_out_rsci_d_0_C1 ) | ( chn_data_out_rsci_d_0_C2 );
  assign _0615__C = ( _0615__C0 );
  assign chn_data_out_rsci_d_15_C = ( chn_data_out_rsci_d_15_C0 ) | ( chn_data_out_rsci_d_15_C1 ) | ( chn_data_out_rsci_d_15_C2 );
  assign _0620__C = ( _0620__C0 );
  assign chn_data_out_rsci_d_14_C = ( chn_data_out_rsci_d_14_C0 ) | ( chn_data_out_rsci_d_14_C1 ) | ( chn_data_out_rsci_d_14_C2 );
  assign _0619__C = ( _0619__C0 );
  assign _0616__C = ( _0616__C0 );
  assign chn_data_out_rsci_d_6_1_C = ( chn_data_out_rsci_d_6_1_C0 ) | ( chn_data_out_rsci_d_6_1_C1 ) | ( chn_data_out_rsci_d_6_1_C2 );
  assign _0626__C = ( _0626__C0 );
  assign chn_data_out_and_cse_C = ( chn_data_out_and_cse_C0 ) | ( chn_data_out_and_cse_C1 ) | ( chn_data_out_and_cse_C2 ) | ( chn_data_out_and_cse_C3 ) | ( chn_data_out_and_cse_C4 ) | ( chn_data_out_and_cse_C5 ) | ( chn_data_out_and_cse_C6 ) | ( chn_data_out_and_cse_C7 ) | ( chn_data_out_and_cse_C8 ) | ( chn_data_out_and_cse_C9 );
  assign _0282__C = ( _0282__C0 );
  assign _0115__C = ( _0115__C0 );
  assign _0283__C = ( _0283__C0 );
  assign _0116__C = ( _0116__C0 );
  assign _0117__C = ( _0117__C0 );
  assign _0118__C = ( _0118__C0 );
  assign _0119__C = ( _0119__C0 );
  assign _0120__C = ( _0120__C0 );
  assign _0284__C = ( _0284__C0 );
  assign _0121__C = ( _0121__C0 );
  assign _0092__C = ( _0092__C0 );
  assign _0123__C = ( _0123__C0 );
  assign _0124__C = ( _0124__C0 );
  assign _0093__C = ( _0093__C0 );
  assign _0125__C = ( _0125__C0 );
  assign _0128__C = ( _0128__C0 );
  assign IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_C = ( IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_C0 );
  assign _0131__C = ( _0131__C0 );
  assign IntShiftRightSat_50U_6U_16U_o_and_cse_C = ( IntShiftRightSat_50U_6U_16U_o_and_cse_C0 ) | ( IntShiftRightSat_50U_6U_16U_o_and_cse_C1 );
  assign _0133__C = ( _0133__C0 );
  assign IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_C = ( IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_C0 );
  assign _0135__C = ( _0135__C0 );
  assign and_173_cse_C = ( and_173_cse_C0 ) | ( and_173_cse_C1 );
  assign _0288__C = ( _0288__C0 );
  assign _0136__C = ( _0136__C0 );
  assign _0094__C = ( _0094__C0 );
  assign _0138__C = ( _0138__C0 );
  assign IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_C = ( IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_C0 );
  assign _0139__C = ( _0139__C0 );
  assign _0142__C = ( _0142__C0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_C = ( IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_C0 );
  assign IntShiftRightSat_42U_6U_8U_i_rshift_itm_C = ( IntShiftRightSat_42U_6U_8U_i_rshift_itm_C0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_C = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_C0 );
  assign IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_C = ( IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_C0 );
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_C = ( IntShiftRightSat_42U_6U_8U_i_and_cse_C0 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_C1 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_C2 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_C3 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_C4 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_C5 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_C6 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_C7 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_C8 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_C9 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_C10 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_C11 );
  assign _0147__C = ( _0147__C0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_C = ( IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_C0 );
  assign _0151__C = ( _0151__C0 );
  assign _0294__C = ( _0294__C0 );
  assign _0152__C = ( _0152__C0 );
  assign and_183_cse_C = ( and_183_cse_C0 ) | ( and_183_cse_C1 ) | ( and_183_cse_C2 );
  assign _0095__C = ( _0095__C0 );
  assign _0153__C = ( _0153__C0 );
  assign and_187_ssc_C = ( and_187_ssc_C0 ) | ( and_187_ssc_C1 );
  assign _0622__C = ( _0622__C0 );
  assign _0156__C = ( _0156__C0 );
  assign _0157__C = ( _0157__C0 );
  assign _0577__C = ( _0577__C0 );
  assign _0158__C = ( _0158__C0 );
  assign i_data_sva_2_16_1_C = ( i_data_sva_2_16_1_C0 ) | ( i_data_sva_2_16_1_C1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_C5 );
  assign IntMulExt_34U_16U_50U_return_sva_2_C = ( IntMulExt_34U_16U_50U_return_sva_2_C0 ) | ( IntMulExt_34U_16U_50U_return_sva_2_C1 ) | ( IntMulExt_34U_16U_50U_return_sva_2_C2 ) | ( IntMulExt_34U_16U_50U_return_sva_2_C3 );
  assign _0225__C = ( _0225__C0 );
  assign _0161__C = ( _0161__C0 );
  assign cfg_truncate_rsci_d_C = ( cfg_truncate_rsci_d_C0 );
  assign chn_data_out_rsci_d_7_C = ( chn_data_out_rsci_d_7_C0 ) | ( chn_data_out_rsci_d_7_C1 ) | ( chn_data_out_rsci_d_7_C2 );
  assign _0162__C = ( _0162__C0 );
  assign _0163__C = ( _0163__C0 );
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_C = ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_C0 );
  assign _0578__C = ( _0578__C0 );
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C = ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C0 ) | ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C1 ) | ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C2 ) | ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_C3 );
  assign cfg_truncate_1_sva_4_C = ( cfg_truncate_1_sva_4_C0 ) | ( cfg_truncate_1_sva_4_C1 ) | ( cfg_truncate_1_sva_4_C2 ) | ( cfg_truncate_1_sva_4_C3 ) | ( cfg_truncate_1_sva_4_C4 );
  assign cfg_truncate_1_sva_3_C = ( cfg_truncate_1_sva_3_C0 ) | ( cfg_truncate_1_sva_3_C1 ) | ( cfg_truncate_1_sva_3_C2 ) | ( cfg_truncate_1_sva_3_C3 );
  assign IntMulExt_26U_16U_42U_return_sva_2_C = ( IntMulExt_26U_16U_42U_return_sva_2_C0 ) | ( IntMulExt_26U_16U_42U_return_sva_2_C1 ) | ( IntMulExt_26U_16U_42U_return_sva_2_C2 ) | ( IntMulExt_26U_16U_42U_return_sva_2_C3 );
  assign _0226__C = ( _0226__C0 );
  assign cfg_truncate_and_1_cse_C = ( cfg_truncate_and_1_cse_C0 ) | ( cfg_truncate_and_1_cse_C1 );
  assign _0164__C = ( _0164__C0 );
  assign _0096__C = ( _0096__C0 );
  assign _0167__C = ( _0167__C0 );
  assign _0097__C = ( _0097__C0 );
  assign _0170__C = ( _0170__C0 );
  assign _0301__C = ( _0301__C0 );
  assign IsNaN_6U_10U_and_cse_C = ( IsNaN_6U_10U_and_cse_C0 ) | ( IsNaN_6U_10U_and_cse_C1 );
  assign nl_IntSubExt_25U_25U_26U_o_acc_itm_2_C = ( nl_IntSubExt_25U_25U_26U_o_acc_itm_2_C0 );
  assign nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_C = ( nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_C0 );
  assign IntSubExt_25U_25U_26U_1_o_and_cse_C = ( IntSubExt_25U_25U_26U_1_o_and_cse_C0 ) | ( IntSubExt_25U_25U_26U_1_o_and_cse_C1 ) | ( IntSubExt_25U_25U_26U_1_o_and_cse_C2 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_C1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C4 );
  assign _0171__C = ( _0171__C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_C1 );
  assign _0172__C = ( _0172__C0 );
  assign nor_43_nl_C = ( nor_43_nl_C0 );
  assign fangyuan36_C = ( fangyuan36_C0 );
  assign mux_80_nl_C = ( mux_80_nl_C0 );
  assign IntMulExt_26U_16U_42U_1_o_mul_nl_C = ( IntMulExt_26U_16U_42U_1_o_mul_nl_C0 );
  assign and_197_nl_C = ( and_197_nl_C0 );
  assign and_142_nl_C = ( and_142_nl_C0 );
  assign mux_32_nl_C = ( mux_32_nl_C0 );
  assign mux_tmp_22_C = ( mux_tmp_22_C0 ) | ( mux_tmp_22_C1 );
  assign or_148_nl_C = ( or_148_nl_C0 );
  assign mux_81_nl_C = ( mux_81_nl_C0 );
  assign nor_95_nl_C = ( nor_95_nl_C0 );
  assign fangyuan35_C = ( fangyuan35_C0 );
  assign mux_82_nl_C = ( mux_82_nl_C0 );
  assign nor_73_nl_C = ( nor_73_nl_C0 );
  assign mux_50_nl_C = ( mux_50_nl_C0 );
  assign nor_61_nl_C = ( nor_61_nl_C0 );
  assign mux_51_nl_C = ( mux_51_nl_C0 );
  assign nor_60_nl_C = ( nor_60_nl_C0 );
  assign fangyuan34_C = ( fangyuan34_C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_C0 );
  assign and_83_nl_C = ( and_83_nl_C0 );
  assign or_152_nl_C = ( or_152_nl_C0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_C = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_C0 );
  assign fangyuan33_C = ( fangyuan33_C0 );
  assign mux_83_nl_C = ( mux_83_nl_C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_C0 );
  assign or_tmp_71_C = ( or_tmp_71_C0 ) | ( or_tmp_71_C1 );
  assign or_100_nl_C = ( or_100_nl_C0 );
  assign mux_65_nl_C = ( mux_65_nl_C0 );
  assign nor_49_nl_C = ( nor_49_nl_C0 );
  assign and_129_nl_C = ( and_129_nl_C0 );
  assign mux_71_nl_C = ( mux_71_nl_C0 );
  assign nor_46_nl_C = ( nor_46_nl_C0 );
  assign mux_77_nl_C = ( mux_77_nl_C0 );
  assign or_112_cse_C = ( or_112_cse_C0 ) | ( or_112_cse_C1 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_C = ( IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_C0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_C = ( IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_C0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_C1 );
  assign fangyuan32_C = ( fangyuan32_C0 );
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_C = ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_C0 ) | ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_C1 );
  assign or_37_nl_C = ( or_37_nl_C0 );
  assign nor_78_nl_C = ( nor_78_nl_C0 );
  assign mux_28_nl_C = ( mux_28_nl_C0 );
  assign nor_62_nl_C = ( nor_62_nl_C0 );
  assign nor_54_nl_C = ( nor_54_nl_C0 );
  assign nor_45_nl_C = ( nor_45_nl_C0 );
  assign mux_73_nl_C = ( mux_73_nl_C0 );
  assign or_tmp_117_C = ( or_tmp_117_C0 ) | ( or_tmp_117_C1 );
  assign or_tmp_17_C = ( or_tmp_17_C0 ) | ( or_tmp_17_C1 );
  assign mux_tmp_66_C = ( mux_tmp_66_C0 ) | ( mux_tmp_66_C1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_C0 );
  assign IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_C = ( IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_C2 );
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_C = ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_C0 ) | ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_C1 );
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_C = ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_C0 ) | ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_C1 );
  assign and_151_nl_C = ( and_151_nl_C0 );
  assign nor_nl_C = ( nor_nl_C0 );
  assign mux_9_nl_C = ( mux_9_nl_C0 );
  assign nor_87_nl_C = ( nor_87_nl_C0 );
  assign or_13_nl_C = ( or_13_nl_C0 );
  assign and_149_nl_C = ( and_149_nl_C0 );
  assign mux_11_nl_C = ( mux_11_nl_C0 );
  assign and_150_nl_C = ( and_150_nl_C0 );
  assign or_tmp_11_C = ( or_tmp_11_C0 ) | ( or_tmp_11_C1 ) | ( or_tmp_11_C2 ) | ( or_tmp_11_C3 );
  assign and_147_nl_C = ( and_147_nl_C0 );
  assign mux_17_nl_C = ( mux_17_nl_C0 );
  assign mux_16_nl_C = ( mux_16_nl_C0 );
  assign nand_1_nl_C = ( nand_1_nl_C0 );
  assign _0000__C = ( _0000__C0 );
  assign mux_20_nl_C = ( mux_20_nl_C0 );
  assign or_tmp_25_C = ( or_tmp_25_C0 ) | ( or_tmp_25_C1 );
  assign or_24_nl_C = ( or_24_nl_C0 );
  assign or_tmp_28_C = ( or_tmp_28_C0 ) | ( or_tmp_28_C1 ) | ( or_tmp_28_C2 );
  assign mux_22_nl_C = ( mux_22_nl_C0 );
  assign not_tmp_25_C = ( not_tmp_25_C0 ) | ( not_tmp_25_C1 );
  assign mux_23_nl_C = ( mux_23_nl_C0 );
  assign and_139_nl_C = ( and_139_nl_C0 );
  assign mux_40_nl_C = ( mux_40_nl_C0 );
  assign nor_69_nl_C = ( nor_69_nl_C0 );
  assign nor_67_nl_C = ( nor_67_nl_C0 );
  assign not_tmp_42_C = ( not_tmp_42_C0 ) | ( not_tmp_42_C1 );
  assign nor_63_nl_C = ( nor_63_nl_C0 );
  assign mux_45_nl_C = ( mux_45_nl_C0 );
  assign or_tmp_59_C = ( or_tmp_59_C0 ) | ( or_tmp_59_C1 ) | ( or_tmp_59_C2 ) | ( or_tmp_59_C3 );
  assign mux_46_nl_C = ( mux_46_nl_C0 );
  assign mux_44_nl_C = ( mux_44_nl_C0 );
  assign mux_47_nl_C = ( mux_47_nl_C0 );
  assign mux_43_nl_C = ( mux_43_nl_C0 );
  assign nor_93_nl_C = ( nor_93_nl_C0 );
  assign mux_87_nl_C = ( mux_87_nl_C0 );
  assign or_tmp_164_C = ( or_tmp_164_C0 ) | ( or_tmp_164_C1 );
  assign or_202_nl_C = ( or_202_nl_C0 );
  assign nand_12_nl_C = ( nand_12_nl_C0 );
  assign nor_55_nl_C = ( nor_55_nl_C0 );
  assign or_80_nl_C = ( or_80_nl_C0 );
  assign or_87_nl_C = ( or_87_nl_C0 );
  assign or_85_nl_C = ( or_85_nl_C0 );
  assign mux_tmp_50_C = ( mux_tmp_50_C0 ) | ( mux_tmp_50_C1 );
  assign mux_59_nl_C = ( mux_59_nl_C0 );
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C = ( FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C0 ) | ( FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_C0 );
  assign nor_53_nl_C = ( nor_53_nl_C0 );
  assign mux_61_nl_C = ( mux_61_nl_C0 );
  assign or_89_nl_C = ( or_89_nl_C0 );
  assign and_131_nl_C = ( and_131_nl_C0 );
  assign nor_52_nl_C = ( nor_52_nl_C0 );
  assign mux_63_nl_C = ( mux_63_nl_C0 );
  assign or_94_nl_C = ( or_94_nl_C0 );
  assign and_dcpl_16_C = ( and_dcpl_16_C0 );
  assign nand_9_nl_C = ( nand_9_nl_C0 );
  assign and_130_nl_C = ( and_130_nl_C0 );
  assign nand_7_nl_C = ( nand_7_nl_C0 );
  assign and_tmp_6_C = ( and_tmp_6_C0 ) | ( and_tmp_6_C1 );
  assign mux_68_nl_C = ( mux_68_nl_C0 );
  assign _0057__C = ( _0057__C0 );
  assign _0069__C = ( _0069__C0 );
  assign _0058__C = ( _0058__C0 );
  assign _0065__C = ( _0065__C0 );
  assign _0066__C = ( _0066__C0 );
  assign _0061__C = ( _0061__C0 );
  assign _0062__C = ( _0062__C0 );
  assign _0059__C = ( _0059__C0 );
  assign _0067__C = ( _0067__C0 );
  assign _0068__C = ( _0068__C0 );
  assign _0060__C = ( _0060__C0 );
  assign _0063__C = ( _0063__C0 );
  assign _0064__C = ( _0064__C0 );
  assign _0091__C = ( _0091__C0 );
  assign _0077__C = ( _0077__C0 );
  assign _0071__C = ( _0071__C0 );
  assign _0013__C = ( _0013__C0 );
  assign _0074__C = ( _0074__C0 );
  assign _0078__C = ( _0078__C0 );
  assign _0014__C = ( _0014__C0 );
  assign _0019__C = ( _0019__C0 );
  assign _0023__C = ( _0023__C0 );
  assign _0083__C = ( _0083__C0 );
  assign _0082__C = ( _0082__C0 );
  assign _0033__C = ( _0033__C0 );
  assign _0035__C = ( _0035__C0 );
  assign _0088__C = ( _0088__C0 );
  assign _0086__C = ( _0086__C0 );
  assign _0075__C = ( _0075__C0 );
  assign _0080__C = ( _0080__C0 );
  assign _0079__C = ( _0079__C0 );
  assign _0022__C = ( _0022__C0 );
  assign _0052__C = ( _0052__C0 );
  assign _0031__C = ( _0031__C0 );
  assign _0037__C = ( _0037__C0 );
  assign _0039__C = ( _0039__C0 );
  assign _0038__C = ( _0038__C0 );
  assign _0042__C = ( _0042__C0 );
  assign _0044__C = ( _0044__C0 );
  assign _0043__C = ( _0043__C0 );
  assign _0040__C = ( _0040__C0 );
  assign _0045__C = ( _0045__C0 );
  assign _0030__C = ( _0030__C0 );
  assign _0041__C = ( _0041__C0 );
  assign _0032__C = ( _0032__C0 );
  assign _0047__C = ( _0047__C0 );
  assign _0090__C = ( _0090__C0 );
  assign _0089__C = ( _0089__C0 );
  assign _0046__C = ( _0046__C0 );
  assign _0076__C = ( _0076__C0 );
  assign _0081__C = ( _0081__C0 );
  assign _0070__C = ( _0070__C0 );
  assign _0034__C = ( _0034__C0 );
  assign _0084__C = ( _0084__C0 );
  assign _0085__C = ( _0085__C0 );
  assign _0036__C = ( _0036__C0 );
  assign _0009__C = ( _0009__C0 );
  assign _0072__C = ( _0072__C0 );
  assign _0073__C = ( _0073__C0 );
  assign _0012__C = ( _0012__C0 );
  assign _0017__C = ( _0017__C0 );
  assign _0021__C = ( _0021__C0 );
  assign _0051__C = ( _0051__C0 );
  assign _0300__C = ( _0300__C0 );
  assign _0029__C = ( _0029__C0 );
  assign _0055__C = ( _0055__C0 );
  assign _0027__C = ( _0027__C0 );
  assign _0024__C = ( _0024__C0 );
  assign _0025__C = ( _0025__C0 );
  assign _0028__C = ( _0028__C0 );
  assign _0056__C = ( _0056__C0 );
  assign _0020__C = ( _0020__C0 );
  assign _0016__C = ( _0016__C0 );
  assign _0011__C = ( _0011__C0 );
  assign _0050__C = ( _0050__C0 );
  assign _0053__C = ( _0053__C0 );
  assign _0048__C = ( _0048__C0 );
  assign _0049__C = ( _0049__C0 );
  assign _0054__C = ( _0054__C0 );
  assign _0010__C = ( _0010__C0 );
  assign _0015__C = ( _0015__C0 );
  assign _0210__C = ( _0210__C0 );
  assign _0625__C = ( _0625__C0 );
  assign _0209__C = ( _0209__C0 );
  assign _0208__C = ( _0208__C0 );
  assign _0207__C = ( _0207__C0 );
  assign _0623__C = ( _0623__C0 );
  assign _0206__C = ( _0206__C0 );
  assign _0205__C = ( _0205__C0 );
  assign _0204__C = ( _0204__C0 );
  assign _0621__C = ( _0621__C0 );
  assign _0203__C = ( _0203__C0 );
  assign _0202__C = ( _0202__C0 );
  assign _0201__C = ( _0201__C0 );
  assign _0614__C = ( _0614__C0 );
  assign _0200__C = ( _0200__C0 );
  assign _0613__C = ( _0613__C0 );
  assign _0199__C = ( _0199__C0 );
  assign _0612__C = ( _0612__C0 );
  assign _0198__C = ( _0198__C0 );
  assign _0611__C = ( _0611__C0 );
  assign nor_70_nl_C = ( nor_70_nl_C0 );
  assign _0197__C = ( _0197__C0 );
  assign _0610__C = ( _0610__C0 );
  assign _0196__C = ( _0196__C0 );
  assign nor_44_nl_C = ( nor_44_nl_C0 );
  assign _0609__C = ( _0609__C0 );
  assign _0195__C = ( _0195__C0 );
  assign _0189__C = ( _0189__C0 );
  assign _0194__C = ( _0194__C0 );
  assign _0188__C = ( _0188__C0 );
  assign _0193__C = ( _0193__C0 );
  assign _0187__C = ( _0187__C0 );
  assign _0192__C = ( _0192__C0 );
  assign _0186__C = ( _0186__C0 );
  assign _0191__C = ( _0191__C0 );
  assign _0185__C = ( _0185__C0 );
  assign _0190__C = ( _0190__C0 );
  assign _0184__C = ( _0184__C0 );
  assign _0313__C = ( _0313__C0 );
  assign or_153_nl_C = ( or_153_nl_C0 ) | ( or_153_nl_C1 );
  assign _0312__C = ( _0312__C0 );
  assign _0310__C = ( _0310__C0 );
  assign _0605__C = ( _0605__C0 );
  assign _0602__C = ( _0602__C0 );
  assign and_133_cse_C = ( and_133_cse_C0 );
  assign _0601__C = ( _0601__C0 );
  assign _0598__C = ( _0598__C0 );
  assign or_91_nl_C = ( or_91_nl_C0 ) | ( or_91_nl_C1 );
  assign _0596__C = ( _0596__C0 );
  assign _0309__C = ( _0309__C0 );
  assign IsNaN_6U_10U_land_lpi_1_dfm_5_C = ( IsNaN_6U_10U_land_lpi_1_dfm_5_C0 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_5_C1 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_5_C2 );
  assign _0592__C = ( _0592__C0 );
  assign _0237__C = ( _0237__C0 ) | ( _0237__C1 );
  assign _0590__C = ( _0590__C0 );
  assign _0308__C = ( _0308__C0 );
  assign _0224__C = ( _0224__C0 );
  assign or_11_nl_C = ( or_11_nl_C0 ) | ( or_11_nl_C1 );
  assign _0221__C = ( _0221__C0 );
  assign _0587__C = ( _0587__C0 );
  assign _0220__C = ( _0220__C0 );
  assign _0219__C = ( _0219__C0 );
  assign _0584__C = ( _0584__C0 );
  assign _0583__C = ( _0583__C0 ) | ( _0583__C1 );
  assign _0582__C = ( _0582__C0 );
  assign _0581__C = ( _0581__C0 );
  assign and_92_rgt_C = ( and_92_rgt_C0 ) | ( and_92_rgt_C1 );
  assign _0168__C = ( _0168__C0 );
  assign and_89_rgt_C = ( and_89_rgt_C0 ) | ( and_89_rgt_C1 );
  assign _0234__C = ( _0234__C0 );
  assign _0576__C = ( _0576__C0 );
  assign _0160__C = ( _0160__C0 );
  assign _0287__C = ( _0287__C0 );
  assign _0286__C = ( _0286__C0 ) | ( _0286__C1 );
  assign _0572__C = ( _0572__C0 );
  assign _0571__C = ( _0571__C0 );
  assign _0570__C = ( _0570__C0 );
  assign _0569__C = ( _0569__C0 );
  assign _0568__C = ( _0568__C0 );
  assign _0001__C = ( _0001__C0 ) | ( _0001__C1 );
  assign or_tmp_146_C = ( or_tmp_146_C0 ) | ( or_tmp_146_C1 );
  assign and_dcpl_24_C = ( and_dcpl_24_C0 ) | ( and_dcpl_24_C1 );
  assign _0563__C = ( _0563__C0 );
  assign _0562__C = ( _0562__C0 );
  assign IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_C = ( IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_C0 );
  assign _0217__C = ( _0217__C0 );
  assign mux_nl_C = ( mux_nl_C0 );
  assign _0275__C = ( _0275__C0 );
  assign and_148_nl_C = ( and_148_nl_C0 );
  assign _0559__C = ( _0559__C0 );
  assign _0274__C = ( _0274__C0 );
  assign _0555__C = ( _0555__C0 );
  assign _0272__C = ( _0272__C0 );
  assign _0554__C = ( _0554__C0 );
  assign IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_C = ( IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_C0 ) | ( IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_C1 );
  assign IsNaN_6U_10U_nor_itm_2_C = ( IsNaN_6U_10U_nor_itm_2_C0 ) | ( IsNaN_6U_10U_nor_itm_2_C1 );
  assign _0552__C = ( _0552__C0 );
  assign _0550__C = ( _0550__C0 );
  assign nor_77_cse_C = ( nor_77_cse_C0 ) | ( nor_77_cse_C1 );
  assign _0271__C = ( _0271__C0 );
  assign _0549__C = ( _0549__C0 );
  assign _0547__C = ( _0547__C0 );
  assign _0233__C = ( _0233__C0 );
  assign _0546__C = ( _0546__C0 );
  assign _0232__C = ( _0232__C0 );
  assign _0270__C = ( _0270__C0 );
  assign _0543__C = ( _0543__C0 );
  assign _0542__C = ( _0542__C0 );
  assign _0541__C = ( _0541__C0 );
  assign _0540__C = ( _0540__C0 );
  assign _0539__C = ( _0539__C0 );
  assign _0538__C = ( _0538__C0 );
  assign _0537__C = ( _0537__C0 );
  assign _0536__C = ( _0536__C0 );
  assign _0535__C = ( _0535__C0 );
  assign _0534__C = ( _0534__C0 );
  assign _0533__C = ( _0533__C0 );
  assign _0532__C = ( _0532__C0 );
  assign _0531__C = ( _0531__C0 );
  assign _0530__C = ( _0530__C0 );
  assign _0529__C = ( _0529__C0 );
  assign _0528__C = ( _0528__C0 );
  assign _0527__C = ( _0527__C0 );
  assign _0526__C = ( _0526__C0 );
  assign _0525__C = ( _0525__C0 );
  assign _0524__C = ( _0524__C0 );
  assign _0523__C = ( _0523__C0 );
  assign _0522__C = ( _0522__C0 );
  assign _0521__C = ( _0521__C0 );
  assign _0520__C = ( _0520__C0 );
  assign _0519__C = ( _0519__C0 );
  assign _0518__C = ( _0518__C0 );
  assign _0517__C = ( _0517__C0 );
  assign _0516__C = ( _0516__C0 );
  assign _0515__C = ( _0515__C0 );
  assign _0514__C = ( _0514__C0 );
  assign _0513__C = ( _0513__C0 );
  assign _0512__C = ( _0512__C0 );
  assign _0511__C = ( _0511__C0 );
  assign _0510__C = ( _0510__C0 );
  assign _0509__C = ( _0509__C0 );
  assign _0508__C = ( _0508__C0 );
  assign _0507__C = ( _0507__C0 );
  assign _0506__C = ( _0506__C0 );
  assign _0505__C = ( _0505__C0 );
  assign _0504__C = ( _0504__C0 );
  assign _0503__C = ( _0503__C0 );
  assign _0502__C = ( _0502__C0 );
  assign _0501__C = ( _0501__C0 );
  assign _0500__C = ( _0500__C0 );
  assign _0026__C = ( _0026__C0 );
  assign _0499__C = ( _0499__C0 );
  assign _0498__C = ( _0498__C0 );
  assign _0497__C = ( _0497__C0 );
  assign _0496__C = ( _0496__C0 );
  assign _0495__C = ( _0495__C0 );
  assign _0494__C = ( _0494__C0 );
  assign _0493__C = ( _0493__C0 );
  assign _0492__C = ( _0492__C0 );
  assign _0491__C = ( _0491__C0 );
  assign _0490__C = ( _0490__C0 );
  assign _0489__C = ( _0489__C0 );
  assign _0488__C = ( _0488__C0 );
  assign _0487__C = ( _0487__C0 );
  assign _0486__C = ( _0486__C0 );
  assign _0485__C = ( _0485__C0 );
  assign _0483__C = ( _0483__C0 );
  assign _0267__C = ( _0267__C0 );
  assign _0481__C = ( _0481__C0 );
  assign _0480__C = ( _0480__C0 );
  assign _0479__C = ( _0479__C0 );
  assign _0018__C = ( _0018__C0 );
  assign _0478__C = ( _0478__C0 );
  assign _0477__C = ( _0477__C0 );
  assign _0476__C = ( _0476__C0 );
  assign _0475__C = ( _0475__C0 );
  assign _0474__C = ( _0474__C0 );
  assign _0473__C = ( _0473__C0 );
  assign _0472__C = ( _0472__C0 );
  assign _0471__C = ( _0471__C0 );
  assign _0470__C = ( _0470__C0 );
  assign _0469__C = ( _0469__C0 );
  assign _0468__C = ( _0468__C0 );
  assign _0467__C = ( _0467__C0 );
  assign _0466__C = ( _0466__C0 );
  assign _0465__C = ( _0465__C0 );
  assign _0464__C = ( _0464__C0 );
  assign _0463__C = ( _0463__C0 );
  assign _0462__C = ( _0462__C0 );
  assign _0461__C = ( _0461__C0 );
  assign _0460__C = ( _0460__C0 );
  assign _0459__C = ( _0459__C0 );
  assign _0458__C = ( _0458__C0 );
  assign _0457__C = ( _0457__C0 );
  assign _0456__C = ( _0456__C0 );
  assign _0455__C = ( _0455__C0 );
  assign _0454__C = ( _0454__C0 );
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_C = ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_C0 ) | ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_C1 ) | ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_C2 );
  assign _0453__C = ( _0453__C0 );
  assign _0452__C = ( _0452__C0 );
  assign _0451__C = ( _0451__C0 );
  assign _0450__C = ( _0450__C0 );
  assign _0449__C = ( _0449__C0 );
  assign _0448__C = ( _0448__C0 );
  assign _0447__C = ( _0447__C0 );
  assign _0446__C = ( _0446__C0 );
  assign _0445__C = ( _0445__C0 );
  assign _0444__C = ( _0444__C0 );
  assign _0443__C = ( _0443__C0 );
  assign _0442__C = ( _0442__C0 );
  assign _0441__C = ( _0441__C0 );
  assign _0440__C = ( _0440__C0 );
  assign _0439__C = ( _0439__C0 );
  assign _0438__C = ( _0438__C0 );
  assign _0437__C = ( _0437__C0 );
  assign _0436__C = ( _0436__C0 );
  assign _0435__C = ( _0435__C0 );
  assign _0434__C = ( _0434__C0 );
  assign _0433__C = ( _0433__C0 );
  assign _0432__C = ( _0432__C0 );
  assign _0431__C = ( _0431__C0 );
  assign _0430__C = ( _0430__C0 );
  assign _0429__C = ( _0429__C0 );
  assign _0428__C = ( _0428__C0 );
  assign _0427__C = ( _0427__C0 );
  assign _0426__C = ( _0426__C0 );
  assign _0425__C = ( _0425__C0 );
  assign _0424__C = ( _0424__C0 );
  assign _0423__C = ( _0423__C0 );
  assign _0422__C = ( _0422__C0 );
  assign _0421__C = ( _0421__C0 );
  assign _0266__C = ( _0266__C0 );
  assign _0419__C = ( _0419__C0 );
  assign _0418__C = ( _0418__C0 );
  assign _0417__C = ( _0417__C0 );
  assign _0416__C = ( _0416__C0 );
  assign _0415__C = ( _0415__C0 );
  assign _0414__C = ( _0414__C0 );
  assign _0413__C = ( _0413__C0 );
  assign _0412__C = ( _0412__C0 );
  assign _0411__C = ( _0411__C0 );
  assign _0410__C = ( _0410__C0 );
  assign _0409__C = ( _0409__C0 );
  assign _0408__C = ( _0408__C0 );
  assign _0407__C = ( _0407__C0 );
  assign _0406__C = ( _0406__C0 );
  assign _0405__C = ( _0405__C0 );
  assign _0404__C = ( _0404__C0 );
  assign _0403__C = ( _0403__C0 );
  assign _0402__C = ( _0402__C0 );
  assign _0401__C = ( _0401__C0 );
  assign _0400__C = ( _0400__C0 );
  assign _0399__C = ( _0399__C0 );
  assign _0398__C = ( _0398__C0 );
  assign _0397__C = ( _0397__C0 );
  assign _0396__C = ( _0396__C0 );
  assign _0395__C = ( _0395__C0 );
  assign _0394__C = ( _0394__C0 );
  assign _0393__C = ( _0393__C0 );
  assign _0392__C = ( _0392__C0 );
  assign _0391__C = ( _0391__C0 );
  assign _0390__C = ( _0390__C0 );
  assign _0389__C = ( _0389__C0 );
  assign _0388__C = ( _0388__C0 );
  assign _0387__C = ( _0387__C0 );
  assign _0386__C = ( _0386__C0 );
  assign _0385__C = ( _0385__C0 );
  assign _0383__C = ( _0383__C0 );
  assign _0382__C = ( _0382__C0 );
  assign _0381__C = ( _0381__C0 );
  assign _0380__C = ( _0380__C0 );
  assign _0379__C = ( _0379__C0 );
  assign _0378__C = ( _0378__C0 );
  assign _0377__C = ( _0377__C0 );
  assign _0376__C = ( _0376__C0 );
  assign _0375__C = ( _0375__C0 );
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_C = ( FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_C0 ) | ( FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_C1 );
  assign _0374__C = ( _0374__C0 );
  assign _0373__C = ( _0373__C0 );
  assign _0372__C = ( _0372__C0 );
  assign _0371__C = ( _0371__C0 );
  assign _0370__C = ( _0370__C0 );
  assign _0369__C = ( _0369__C0 );
  assign _0368__C = ( _0368__C0 );
  assign _0367__C = ( _0367__C0 );
  assign _0366__C = ( _0366__C0 );
  assign _0365__C = ( _0365__C0 );
  assign _0364__C = ( _0364__C0 );
  assign _0363__C = ( _0363__C0 );
  assign _0362__C = ( _0362__C0 );
  assign _0361__C = ( _0361__C0 );
  assign _0360__C = ( _0360__C0 );
  assign _0359__C = ( _0359__C0 );
  assign _0265__C = ( _0265__C0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_C = ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_C0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_C1 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_C = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_C0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_C1 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_C2 );
  assign _0264__C = ( _0264__C0 );
  assign and_137_cse_C = ( and_137_cse_C0 ) | ( and_137_cse_C1 ) | ( and_137_cse_C2 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_C = ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_C0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_C1 );
  assign _0263__C = ( _0263__C0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_C = ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_C0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_C1 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_C = ( IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_C0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_C1 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_C2 );
  assign _0262__C = ( _0262__C0 );
  assign and_135_cse_C = ( and_135_cse_C0 ) | ( and_135_cse_C1 ) | ( and_135_cse_C2 ) | ( and_135_cse_C3 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_C = ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_C0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_C1 );
  assign _0261__C = ( _0261__C0 );
  assign _0260__C = ( _0260__C0 );
  assign _0213__C = ( _0213__C0 );
  assign _0212__C = ( _0212__C0 );
  assign _0259__C = ( _0259__C0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_C = ( IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_C0 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_C1 );
  assign _0258__C = ( _0258__C0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C = ( IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C0 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C1 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_C2 );
  assign or_64_cse_C = ( or_64_cse_C0 ) | ( or_64_cse_C1 ) | ( or_64_cse_C2 );
  assign _0087__C = ( _0087__C0 );
  assign _0340__C = ( _0340__C0 );
  assign _0338__C = ( _0338__C0 );
  assign _0337__C = ( _0337__C0 );
  assign _0336__C = ( _0336__C0 );
  assign _0253__C = ( _0253__C0 ) | ( _0253__C1 ) | ( _0253__C2 );
  assign _0335__C = ( _0335__C0 );
  assign _0334__C = ( _0334__C0 );
  assign _0333__C = ( _0333__C0 );
  assign _0332__C = ( _0332__C0 );
  assign _0252__C = ( _0252__C0 );
  assign _0331__C = ( _0331__C0 ) | ( _0331__C1 );
  assign _0228__C = ( _0228__C0 ) | ( _0228__C1 ) | ( _0228__C2 ) | ( _0228__C3 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_C3 );
  assign _0329__C = ( _0329__C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_C3 );
  assign _0328__C = ( _0328__C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_C3 );
  assign or_8_nl_C = ( or_8_nl_C0 ) | ( or_8_nl_C1 );
  assign _0327__C = ( _0327__C0 );
  assign _0249__C = ( _0249__C0 ) | ( _0249__C1 );
  assign _0326__C = ( _0326__C0 ) | ( _0326__C1 );
  assign _0227__C = ( _0227__C0 ) | ( _0227__C1 );
  assign not_tmp_57_C = ( not_tmp_57_C0 ) | ( not_tmp_57_C1 ) | ( not_tmp_57_C2 );
  assign _0325__C = ( _0325__C0 );
  assign _0245__C = ( _0245__C0 );
  assign _0322__C = ( _0322__C0 );
  assign and_dcpl_41_C = ( and_dcpl_41_C0 ) | ( and_dcpl_41_C1 ) | ( and_dcpl_41_C2 );
  assign and_dcpl_40_C = ( and_dcpl_40_C0 ) | ( and_dcpl_40_C1 );
  assign not_tmp_24_C = ( not_tmp_24_C0 ) | ( not_tmp_24_C1 ) | ( not_tmp_24_C2 );
  assign _0244__C = ( _0244__C0 );
  assign or_144_nl_C = ( or_144_nl_C0 ) | ( or_144_nl_C1 );
  assign _0318__C = ( _0318__C0 );
  assign _0317__C = ( _0317__C0 );
  assign and_dcpl_35_C = ( and_dcpl_35_C0 ) | ( and_dcpl_35_C1 ) | ( and_dcpl_35_C2 );
  assign _0099__C = ( _0099__C0 );
  assign nor_82_cse_C = ( nor_82_cse_C0 ) | ( nor_82_cse_C1 );
  assign _0240__C = ( _0240__C0 ) | ( _0240__C1 ) | ( _0240__C2 ) | ( _0240__C3 ) | ( _0240__C4 ) | ( _0240__C5 ) | ( _0240__C6 ) | ( _0240__C7 );
  assign _0183__C = ( _0183__C0 );
  assign _0182__C = ( _0182__C0 );
  assign _0608__C = ( _0608__C0 );
  assign or_tmp_94_C = ( or_tmp_94_C0 ) | ( or_tmp_94_C1 ) | ( or_tmp_94_C2 );
  assign _0607__C = ( _0607__C0 );
  assign nor_tmp_29_C = ( nor_tmp_29_C0 ) | ( nor_tmp_29_C1 ) | ( nor_tmp_29_C2 );
  assign _0606__C = ( _0606__C0 );
  assign _0003__C = ( _0003__C0 );
  assign _0002__C = ( _0002__C0 );
  assign _0181__C = ( _0181__C0 );
  assign _0604__C = ( _0604__C0 );
  assign _0600__C = ( _0600__C0 );
  assign _0599__C = ( _0599__C0 );
  assign _0384__C = ( _0384__C0 );
  assign _0597__C = ( _0597__C0 );
  assign _0595__C = ( _0595__C0 );
  assign _0593__C = ( _0593__C0 );
  assign _0591__C = ( _0591__C0 );
  assign _0180__C = ( _0180__C0 );
  assign mux_19_nl_C = ( mux_19_nl_C0 );
  assign _0179__C = ( _0179__C0 );
  assign _0178__C = ( _0178__C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_C2 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_C4 );
  assign _0589__C = ( _0589__C0 );
  assign _0588__C = ( _0588__C0 );
  assign _0586__C = ( _0586__C0 );
  assign _0585__C = ( _0585__C0 );
  assign _0218__C = ( _0218__C0 );
  assign _0235__C = ( _0235__C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C5 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C6 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C7 );
  assign mux_75_itm_C = ( mux_75_itm_C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_C4 );
  assign mux_64_nl_C = ( mux_64_nl_C0 );
  assign _0098__C = ( _0098__C0 );
  assign mux_88_nl_C = ( mux_88_nl_C0 );
  assign nor_tmp_C = ( nor_tmp_C0 ) | ( nor_tmp_C1 );
  assign or_69_nl_C = ( or_69_nl_C0 ) | ( or_69_nl_C1 ) | ( or_69_nl_C2 ) | ( or_69_nl_C3 );
  assign main_stage_v_3_mx0c1_C = ( main_stage_v_3_mx0c1_C0 ) | ( main_stage_v_3_mx0c1_C1 );
  assign _0268__C = ( _0268__C0 );
  assign _0573__C = ( _0573__C0 );
  assign mux_21_nl_C = ( mux_21_nl_C0 );
  assign main_stage_v_2_mx0c1_C = ( main_stage_v_2_mx0c1_C0 ) | ( main_stage_v_2_mx0c1_C1 );
  assign main_stage_v_1_mx0c1_C = ( main_stage_v_1_mx0c1_C0 ) | ( main_stage_v_1_mx0c1_C1 );
  assign and_dcpl_25_C = ( and_dcpl_25_C0 ) | ( and_dcpl_25_C1 );
  assign _0564__C = ( _0564__C0 );
  assign _0561__C = ( _0561__C0 );
  assign _0113__C = ( _0113__C0 );
  assign _0560__C = ( _0560__C0 );
  assign _0109__C = ( _0109__C0 );
  assign _0107__C = ( _0107__C0 );
  assign _0558__C = ( _0558__C0 );
  assign nor_tmp_26_C = ( nor_tmp_26_C0 ) | ( nor_tmp_26_C1 ) | ( nor_tmp_26_C2 );
  assign _0557__C = ( _0557__C0 );
  assign _0556__C = ( _0556__C0 );
  assign or_dcpl_10_C = ( or_dcpl_10_C0 ) | ( or_dcpl_10_C1 ) | ( or_dcpl_10_C2 ) | ( or_dcpl_10_C3 );
  assign _0553__C = ( _0553__C0 );
  assign _0551__C = ( _0551__C0 );
  assign _0106__C = ( _0106__C0 );
  assign _0105__C = ( _0105__C0 );
  assign _0545__C = ( _0545__C0 ) | ( _0545__C1 );
  assign _0231__C = ( _0231__C0 );
  assign _0216__C = ( _0216__C0 );
  assign _0358__C = ( _0358__C0 );
  assign _0357__C = ( _0357__C0 );
  assign _0356__C = ( _0356__C0 );
  assign _0008__C = ( _0008__C0 );
  assign _0355__C = ( _0355__C0 );
  assign _0354__C = ( _0354__C0 );
  assign _0353__C = ( _0353__C0 );
  assign _0352__C = ( _0352__C0 );
  assign _0007__C = ( _0007__C0 );
  assign _0351__C = ( _0351__C0 );
  assign _0350__C = ( _0350__C0 );
  assign _0215__C = ( _0215__C0 );
  assign _0349__C = ( _0349__C0 ) | ( _0349__C1 );
  assign _0230__C = ( _0230__C0 );
  assign _0214__C = ( _0214__C0 );
  assign _0348__C = ( _0348__C0 ) | ( _0348__C1 );
  assign _0229__C = ( _0229__C0 );
  assign _0347__C = ( _0347__C0 );
  assign _0346__C = ( _0346__C0 );
  assign _0005__C = ( _0005__C0 );
  assign _0004__C = ( _0004__C0 );
  assign _0345__C = ( _0345__C0 );
  assign _0344__C = ( _0344__C0 );
  assign _0343__C = ( _0343__C0 );
  assign _0617__C = ( _0617__C0 );
  assign mux_76_nl_C = ( mux_76_nl_C0 );
  assign _0341__C = ( _0341__C0 );
  assign _0339__C = ( _0339__C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_C3 );
  assign _0330__C = ( _0330__C0 );
  assign mux_66_nl_C = ( mux_66_nl_C0 );
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_C = ( IsNaN_6U_10U_land_lpi_1_dfm_4_C0 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_C1 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_C2 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_C3 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_C4 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_C5 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_C6 );
  assign _0484__C = ( _0484__C0 );
  assign _0006__C = ( _0006__C0 );
  assign _0324__C = ( _0324__C0 );
  assign mux_tmp_41_C = ( mux_tmp_41_C0 ) | ( mux_tmp_41_C1 );
  assign _0323__C = ( _0323__C0 );
  assign _0321__C = ( _0321__C0 );
  assign _0101__C = ( _0101__C0 );
  assign _0320__C = ( _0320__C0 );
  assign and_dcpl_22_C = ( and_dcpl_22_C0 ) | ( and_dcpl_22_C1 ) | ( and_dcpl_22_C2 ) | ( and_dcpl_22_C3 );
  assign _0319__C = ( _0319__C0 );
  assign or_27_cse_C = ( or_27_cse_C0 ) | ( or_27_cse_C1 ) | ( or_27_cse_C2 ) | ( or_27_cse_C3 );
  assign _0316__C = ( _0316__C0 );
  assign fangyuan31_C = ( fangyuan31_C0 );
  assign fangyuan30_C = ( fangyuan30_C0 );
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_C = ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C0 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C1 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C2 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C3 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C4 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C5 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C6 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C7 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C8 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C9 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C10 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C11 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C12 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C13 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C14 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C15 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C16 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C17 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C18 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C19 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C20 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C21 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C22 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C23 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C24 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C25 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C26 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C27 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C28 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C29 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C30 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C31 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C32 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C33 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_C34 );
  assign FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_C = ( FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_C0 );
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_C = ( FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_C0 ) | ( FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_C1 );
  assign FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_C = ( FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_C0 );
  assign fangyuan29_C = ( fangyuan29_C0 );
  assign IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_C = ( IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_C0 ) | ( IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_C1 );
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_C = ( IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_C0 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_C1 );
  assign IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_C = ( IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_C0 ) | ( IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_C1 );
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C = ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C0 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C1 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C2 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C3 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C4 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C5 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C6 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C7 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C8 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C9 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C10 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C11 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C12 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C13 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C14 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C15 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C16 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C17 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C18 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C19 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C20 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C21 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C22 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C23 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C24 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C25 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C26 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C27 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C28 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C29 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C30 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C31 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C32 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C33 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C34 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_C35 );
  assign io_read_cfg_precision_rsc_svs_st_6_C = ( io_read_cfg_precision_rsc_svs_st_6_C0 ) | ( io_read_cfg_precision_rsc_svs_st_6_C1 ) | ( io_read_cfg_precision_rsc_svs_st_6_C2 ) | ( io_read_cfg_precision_rsc_svs_st_6_C3 );
  assign IntSubExt_25U_25U_26U_o_acc_itm_2_C = ( IntSubExt_25U_25U_26U_o_acc_itm_2_C0 ) | ( IntSubExt_25U_25U_26U_o_acc_itm_2_C1 );
  assign cfg_mul_in_rsci_d_C = ( cfg_mul_in_rsci_d_C0 ) | ( cfg_mul_in_rsci_d_C1 );
  assign IntSubExt_33U_32U_34U_o_acc_nl_C = ( IntSubExt_33U_32U_34U_o_acc_nl_C0 ) | ( IntSubExt_33U_32U_34U_o_acc_nl_C1 );
  assign cfg_mul_in_1_sva_3_C = ( cfg_mul_in_1_sva_3_C0 ) | ( cfg_mul_in_1_sva_3_C1 ) | ( cfg_mul_in_1_sva_3_C2 );
  assign IntSubExt_25U_25U_26U_1_o_acc_itm_2_C = ( IntSubExt_25U_25U_26U_1_o_acc_itm_2_C0 ) | ( IntSubExt_25U_25U_26U_1_o_acc_itm_2_C1 );
  assign fangyuan28_C = ( fangyuan28_C0 );
  assign fangyuan27_C = ( fangyuan27_C0 );
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C = ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C0 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C1 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C2 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C3 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C4 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C5 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C6 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C7 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C8 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C9 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C10 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C11 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C12 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C13 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C14 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C15 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C16 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C17 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C18 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C19 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C20 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C21 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C22 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C23 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C24 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C25 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C26 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C27 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C28 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C29 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C30 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C31 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C32 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C33 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C34 );
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C = ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C0 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C1 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C2 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C3 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C4 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_C5 );
  assign reg_IntShiftRightSat_50U_6U_16U_i_itm_C = ( reg_IntShiftRightSat_50U_6U_16U_i_itm_C0 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_itm_C1 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_itm_C2 );
  assign fangyuan26_C = ( fangyuan26_C0 );
  assign fangyuan25_C = ( fangyuan25_C0 );
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_C = ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C0 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C1 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C2 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C3 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C4 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C5 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C6 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C7 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C8 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C9 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C10 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C11 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C12 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C13 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C14 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C15 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C16 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C17 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C18 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C19 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C20 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C21 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C22 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C23 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C24 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C25 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C26 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C27 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C28 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C29 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C30 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C31 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C32 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C33 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_C34 );
  assign fangyuan24_C = ( fangyuan24_C0 );
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_C = ( IntShiftRightSat_42U_6U_8U_i_sva_2_C0 ) | ( IntShiftRightSat_42U_6U_8U_i_sva_2_C1 ) | ( IntShiftRightSat_42U_6U_8U_i_sva_2_C2 ) | ( IntShiftRightSat_42U_6U_8U_i_sva_2_C3 );
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C = ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C0 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C1 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C2 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C3 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C4 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C5 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C6 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C7 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C8 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C9 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C10 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C11 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C12 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C13 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C14 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C15 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C16 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C17 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C18 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C19 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C20 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C21 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C22 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C23 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C24 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C25 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C26 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C27 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C28 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C29 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C30 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C31 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C32 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C33 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C34 );
  assign fangyuan23_C = ( fangyuan23_C0 );
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C = ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C0 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C1 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C2 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C3 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C4 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C5 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C6 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C7 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C8 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C9 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C10 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C11 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C12 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C13 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C14 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C15 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C16 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C17 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C18 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C19 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C20 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C21 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C22 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C23 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C24 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C25 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C26 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C27 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C28 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C29 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C30 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C31 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C32 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C33 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C34 );
  assign fangyuan22_C = ( fangyuan22_C0 );
  assign fangyuan21_C = ( fangyuan21_C0 );
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_C = ( IntShiftRightSat_42U_6U_8U_1_i_sva_2_C0 ) | ( IntShiftRightSat_42U_6U_8U_1_i_sva_2_C1 ) | ( IntShiftRightSat_42U_6U_8U_1_i_sva_2_C2 ) | ( IntShiftRightSat_42U_6U_8U_1_i_sva_2_C3 );
  assign fangyuan20_C = ( fangyuan20_C0 );
  assign fangyuan19_C = ( fangyuan19_C0 );
  assign fangyuan18_C = ( fangyuan18_C0 );
  assign fangyuan17_C = ( fangyuan17_C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_C0 );
  assign fangyuan16_C = ( fangyuan16_C0 );
  assign fangyuan15_C = ( fangyuan15_C0 );
  assign fangyuan14_C = ( fangyuan14_C0 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_C = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_C0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_C1 );
  assign fangyuan13_C = ( fangyuan13_C0 );
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C = ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C0 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C1 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C2 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C3 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C4 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C5 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C6 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C7 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C8 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_C9 );
  assign fangyuan12_C = ( fangyuan12_C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_C0 );
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_C = ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_C0 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_C1 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_C2 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_C3 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_C4 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_C5 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_C6 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_C7 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_C8 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_C9 );
  assign fangyuan11_C = ( fangyuan11_C0 );
  assign mux_84_tmp_C = ( mux_84_tmp_C0 ) | ( mux_84_tmp_C1 ) | ( mux_84_tmp_C2 ) | ( mux_84_tmp_C3 ) | ( mux_84_tmp_C4 ) | ( mux_84_tmp_C5 ) | ( mux_84_tmp_C6 ) | ( mux_84_tmp_C7 ) | ( mux_84_tmp_C8 ) | ( mux_84_tmp_C9 ) | ( mux_84_tmp_C10 ) | ( mux_84_tmp_C11 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_C1 );
  assign nor_dfs_C = ( nor_dfs_C0 ) | ( nor_dfs_C1 ) | ( nor_dfs_C2 ) | ( nor_dfs_C3 ) | ( nor_dfs_C4 ) | ( nor_dfs_C5 ) | ( nor_dfs_C6 ) | ( nor_dfs_C7 ) | ( nor_dfs_C8 ) | ( nor_dfs_C9 ) | ( nor_dfs_C10 ) | ( nor_dfs_C11 ) | ( nor_dfs_C12 ) | ( nor_dfs_C13 ) | ( nor_dfs_C14 ) | ( nor_dfs_C15 ) | ( nor_dfs_C16 ) | ( nor_dfs_C17 );
  assign equal_tmp_2_C = ( equal_tmp_2_C0 ) | ( equal_tmp_2_C1 ) | ( equal_tmp_2_C2 ) | ( equal_tmp_2_C3 ) | ( equal_tmp_2_C4 ) | ( equal_tmp_2_C5 ) | ( equal_tmp_2_C6 ) | ( equal_tmp_2_C7 ) | ( equal_tmp_2_C8 ) | ( equal_tmp_2_C9 ) | ( equal_tmp_2_C10 ) | ( equal_tmp_2_C11 ) | ( equal_tmp_2_C12 ) | ( equal_tmp_2_C13 ) | ( equal_tmp_2_C14 ) | ( equal_tmp_2_C15 ) | ( equal_tmp_2_C16 ) | ( equal_tmp_2_C17 ) | ( equal_tmp_2_C18 ) | ( equal_tmp_2_C19 ) | ( equal_tmp_2_C20 );
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_4_C = ( IntShiftRightSat_50U_6U_16U_o_15_sva_4_C0 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_4_C1 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_C = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_C0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_C1 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C1 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C2 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C3 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_C4 );
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_4_C = ( IntShiftRightSat_50U_6U_16U_o_0_sva_4_C0 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_4_C1 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_4_C2 );
  assign _0315__C = ( _0315__C0 );
  assign _0314__C = ( _0314__C0 );
  assign nor_tmp_43_C = ( nor_tmp_43_C0 ) | ( nor_tmp_43_C1 ) | ( nor_tmp_43_C2 ) | ( nor_tmp_43_C3 ) | ( nor_tmp_43_C4 ) | ( nor_tmp_43_C5 ) | ( nor_tmp_43_C6 ) | ( nor_tmp_43_C7 ) | ( nor_tmp_43_C8 ) | ( nor_tmp_43_C9 ) | ( nor_tmp_43_C10 ) | ( nor_tmp_43_C11 ) | ( nor_tmp_43_C12 ) | ( nor_tmp_43_C13 ) | ( nor_tmp_43_C14 ) | ( nor_tmp_43_C15 ) | ( nor_tmp_43_C16 ) | ( nor_tmp_43_C17 ) | ( nor_tmp_43_C18 ) | ( nor_tmp_43_C19 ) | ( nor_tmp_43_C20 ) | ( nor_tmp_43_C21 ) | ( nor_tmp_43_C22 ) | ( nor_tmp_43_C23 ) | ( nor_tmp_43_C24 );
  assign _0311__C = ( _0311__C0 );
  assign and_86_tmp_C = ( and_86_tmp_C0 ) | ( and_86_tmp_C1 );
  assign _0603__C = ( _0603__C0 ) | ( _0603__C1 );
  assign _0594__C = ( _0594__C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_C2 );
  assign _0236__C = ( _0236__C0 );
  assign _0307__C = ( _0307__C0 );
  assign nor_10_cse_C = ( nor_10_cse_C0 ) | ( nor_10_cse_C1 ) | ( nor_10_cse_C2 ) | ( nor_10_cse_C3 ) | ( nor_10_cse_C4 ) | ( nor_10_cse_C5 ) | ( nor_10_cse_C6 ) | ( nor_10_cse_C7 ) | ( nor_10_cse_C8 ) | ( nor_10_cse_C9 ) | ( nor_10_cse_C10 ) | ( nor_10_cse_C11 );
  assign _0177__C = ( _0177__C0 );
  assign _0306__C = ( _0306__C0 );
  assign _0176__C = ( _0176__C0 );
  assign _0175__C = ( _0175__C0 );
  assign _0305__C = ( _0305__C0 );
  assign and_146_nl_C = ( and_146_nl_C0 ) | ( and_146_nl_C1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_C5 );
  assign _0174__C = ( _0174__C0 );
  assign _0223__C = ( _0223__C0 );
  assign _0173__C = ( _0173__C0 );
  assign _0222__C = ( _0222__C0 );
  assign _0304__C = ( _0304__C0 );
  assign _0303__C = ( _0303__C0 );
  assign _0302__C = ( _0302__C0 );
  assign _0169__C = ( _0169__C0 );
  assign _0580__C = ( _0580__C0 );
  assign _0299__C = ( _0299__C0 );
  assign _0165__C = ( _0165__C0 ) | ( _0165__C1 );
  assign _0166__C = ( _0166__C0 );
  assign _0579__C = ( _0579__C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C5 );
  assign _0298__C = ( _0298__C0 ) | ( _0298__C1 ) | ( _0298__C2 );
  assign FpMantDecShiftRight_10U_6U_10U_least_mask_sva_C = ( FpMantDecShiftRight_10U_6U_10U_least_mask_sva_C0 );
  assign mux_69_nl_C = ( mux_69_nl_C0 );
  assign mux_67_nl_C = ( mux_67_nl_C0 );
  assign _0243__C = ( _0243__C0 );
  assign _0297__C = ( _0297__C0 );
  assign _0159__C = ( _0159__C0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_C4 );
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C = ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C0 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C1 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C2 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C3 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C4 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C5 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C6 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C7 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C8 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C9 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C10 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C11 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C12 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C13 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C14 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C15 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C16 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C17 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C18 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C19 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C20 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C21 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C22 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C23 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C24 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C25 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C26 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C27 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C28 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C29 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C30 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C31 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C32 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C33 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C34 );
  assign _0296__C = ( _0296__C0 );
  assign _0295__C = ( _0295__C0 );
  assign mux_62_nl_C = ( mux_62_nl_C0 );
  assign _0155__C = ( _0155__C0 );
  assign _0154__C = ( _0154__C0 );
  assign mux_60_nl_C = ( mux_60_nl_C0 );
  assign mux_56_nl_C = ( mux_56_nl_C0 );
  assign _0150__C = ( _0150__C0 );
  assign _0149__C = ( _0149__C0 );
  assign _0148__C = ( _0148__C0 );
  assign _0293__C = ( _0293__C0 );
  assign _0146__C = ( _0146__C0 );
  assign _0292__C = ( _0292__C0 );
  assign _0145__C = ( _0145__C0 );
  assign _0144__C = ( _0144__C0 );
  assign _0291__C = ( _0291__C0 ) | ( _0291__C1 );
  assign _0143__C = ( _0143__C0 );
  assign _0242__C = ( _0242__C0 ) | ( _0242__C1 ) | ( _0242__C2 );
  assign mux_48_nl_C = ( mux_48_nl_C0 );
  assign _0141__C = ( _0141__C0 );
  assign _0290__C = ( _0290__C0 ) | ( _0290__C1 );
  assign _0140__C = ( _0140__C0 );
  assign _0289__C = ( _0289__C0 );
  assign mux_42_nl_C = ( mux_42_nl_C0 );
  assign mux_41_nl_C = ( mux_41_nl_C0 );
  assign _0137__C = ( _0137__C0 ) | ( _0137__C1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_C0 );
  assign _0575__C = ( _0575__C0 );
  assign _0134__C = ( _0134__C0 );
  assign _0574__C = ( _0574__C0 );
  assign _0132__C = ( _0132__C0 );
  assign _0130__C = ( _0130__C0 );
  assign _0129__C = ( _0129__C0 );
  assign mux_85_nl_C = ( mux_85_nl_C0 );
  assign _0127__C = ( _0127__C0 );
  assign _0126__C = ( _0126__C0 );
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C = ( IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C0 ) | ( IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C1 ) | ( IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C2 ) | ( IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_C3 );
  assign and_dcpl_52_C = ( and_dcpl_52_C0 ) | ( and_dcpl_52_C1 ) | ( and_dcpl_52_C2 );
  assign mux_24_nl_C = ( mux_24_nl_C0 );
  assign _0285__C = ( _0285__C0 );
  assign mux_18_nl_C = ( mux_18_nl_C0 );
  assign _0122__C = ( _0122__C0 ) | ( _0122__C1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_C0 );
  assign _0567__C = ( _0567__C0 );
  assign mux_15_nl_C = ( mux_15_nl_C0 );
  assign mux_12_nl_C = ( mux_12_nl_C0 );
  assign mux_10_nl_C = ( mux_10_nl_C0 );
  assign mux_8_nl_C = ( mux_8_nl_C0 );
  assign _0566__C = ( _0566__C0 );
  assign chn_data_in_rsci_ld_core_psct_mx0c0_C = ( chn_data_in_rsci_ld_core_psct_mx0c0_C0 ) | ( chn_data_in_rsci_ld_core_psct_mx0c0_C1 );
  assign _0256__C = ( _0256__C0 ) | ( _0256__C1 ) | ( _0256__C2 ) | ( _0256__C3 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C = ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C1 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C2 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C3 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_C = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_C0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_C1 );
  assign _0112__C = ( _0112__C0 );
  assign _0251__C = ( _0251__C0 ) | ( _0251__C1 ) | ( _0251__C2 ) | ( _0251__C3 ) | ( _0251__C4 ) | ( _0251__C5 );
  assign _0248__C = ( _0248__C0 ) | ( _0248__C1 ) | ( _0248__C2 ) | ( _0248__C3 );
  assign _0111__C = ( _0111__C0 ) | ( _0111__C1 );
  assign _0110__C = ( _0110__C0 );
  assign _0278__C = ( _0278__C0 ) | ( _0278__C1 ) | ( _0278__C2 );
  assign fsm_output_C = ( fsm_output_C0 ) | ( fsm_output_C1 ) | ( fsm_output_C2 ) | ( fsm_output_C3 ) | ( fsm_output_C4 );
  assign main_stage_en_1_C = ( main_stage_en_1_C0 ) | ( main_stage_en_1_C1 ) | ( main_stage_en_1_C2 ) | ( main_stage_en_1_C3 ) | ( main_stage_en_1_C4 );
  assign _0277__C = ( _0277__C0 );
  assign _0238__C = ( _0238__C0 ) | ( _0238__C1 ) | ( _0238__C2 ) | ( _0238__C3 ) | ( _0238__C4 );
  assign and_dcpl_9_C = ( and_dcpl_9_C0 ) | ( and_dcpl_9_C1 );
  assign _0276__C = ( _0276__C0 );
  assign or_7_cse_C = ( or_7_cse_C0 ) | ( or_7_cse_C1 ) | ( or_7_cse_C2 );
  assign _0108__C = ( _0108__C0 ) | ( _0108__C1 );
  assign or_16_cse_C = ( or_16_cse_C0 ) | ( or_16_cse_C1 ) | ( or_16_cse_C2 ) | ( or_16_cse_C3 ) | ( or_16_cse_C4 ) | ( or_16_cse_C5 ) | ( or_16_cse_C6 );
  assign or_28_cse_C = ( or_28_cse_C0 ) | ( or_28_cse_C1 ) | ( or_28_cse_C2 ) | ( or_28_cse_C3 ) | ( or_28_cse_C4 ) | ( or_28_cse_C5 ) | ( or_28_cse_C6 ) | ( or_28_cse_C7 ) | ( or_28_cse_C8 );
  assign or_209_cse_C = ( or_209_cse_C0 ) | ( or_209_cse_C1 );
  assign _0273__C = ( _0273__C0 );
  assign main_stage_v_3_C = ( main_stage_v_3_C0 ) | ( main_stage_v_3_C1 ) | ( main_stage_v_3_C2 ) | ( main_stage_v_3_C3 ) | ( main_stage_v_3_C4 ) | ( main_stage_v_3_C5 ) | ( main_stage_v_3_C6 ) | ( main_stage_v_3_C7 ) | ( main_stage_v_3_C8 );
  assign _0104__C = ( _0104__C0 );
  assign and_dcpl_15_C = ( and_dcpl_15_C0 ) | ( and_dcpl_15_C1 );
  assign cfg_precision_rsci_d_C = ( cfg_precision_rsci_d_C0 ) | ( cfg_precision_rsci_d_C1 ) | ( cfg_precision_rsci_d_C2 ) | ( cfg_precision_rsci_d_C3 ) | ( cfg_precision_rsci_d_C4 );
  assign chn_data_out_rsci_bawt_C = ( chn_data_out_rsci_bawt_C0 ) | ( chn_data_out_rsci_bawt_C1 ) | ( chn_data_out_rsci_bawt_C2 ) | ( chn_data_out_rsci_bawt_C3 ) | ( chn_data_out_rsci_bawt_C4 ) | ( chn_data_out_rsci_bawt_C5 ) | ( chn_data_out_rsci_bawt_C6 ) | ( chn_data_out_rsci_bawt_C7 ) | ( chn_data_out_rsci_bawt_C8 ) | ( chn_data_out_rsci_bawt_C9 ) | ( chn_data_out_rsci_bawt_C10 ) | ( chn_data_out_rsci_bawt_C11 ) | ( chn_data_out_rsci_bawt_C12 ) | ( chn_data_out_rsci_bawt_C13 ) | ( chn_data_out_rsci_bawt_C14 ) | ( chn_data_out_rsci_bawt_C15 ) | ( chn_data_out_rsci_bawt_C16 ) | ( chn_data_out_rsci_bawt_C17 ) | ( chn_data_out_rsci_bawt_C18 ) | ( chn_data_out_rsci_bawt_C19 );
  assign FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_C = ( FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_C0 ) | ( FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_C1 );
  assign i_data_sva_1_16_0_1_C = ( i_data_sva_1_16_0_1_C0 ) | ( i_data_sva_1_16_0_1_C1 ) | ( i_data_sva_1_16_0_1_C2 ) | ( i_data_sva_1_16_0_1_C3 ) | ( i_data_sva_1_16_0_1_C4 ) | ( i_data_sva_1_16_0_1_C5 );
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_C = ( FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_C0 ) | ( FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_C1 );
  assign i_data_sva_2_14_0_1_C = ( i_data_sva_2_14_0_1_C0 ) | ( i_data_sva_2_14_0_1_C1 ) | ( i_data_sva_2_14_0_1_C2 ) | ( i_data_sva_2_14_0_1_C3 );
  assign _0548__C = ( _0548__C0 );
  assign FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_C = ( FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_C0 ) | ( FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_C1 );
  assign _0269__C = ( _0269__C0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C = ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C0 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C1 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C2 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C3 );
  assign _0544__C = ( _0544__C0 );
  assign _0482__C = ( _0482__C0 );
  assign _0420__C = ( _0420__C0 );
  assign chn_data_in_rsci_bawt_C = ( chn_data_in_rsci_bawt_C0 ) | ( chn_data_in_rsci_bawt_C1 ) | ( chn_data_in_rsci_bawt_C2 ) | ( chn_data_in_rsci_bawt_C3 ) | ( chn_data_in_rsci_bawt_C4 ) | ( chn_data_in_rsci_bawt_C5 ) | ( chn_data_in_rsci_bawt_C6 );
  assign mux_78_nl_C = ( mux_78_nl_C0 );
  assign _0255__C = ( _0255__C0 );
  assign _0342__C = ( _0342__C0 ) | ( _0342__C1 );
  assign _0254__C = ( _0254__C0 ) | ( _0254__C1 ) | ( _0254__C2 ) | ( _0254__C3 );
  assign mux_72_nl_C = ( mux_72_nl_C0 );
  assign mux_70_nl_C = ( mux_70_nl_C0 );
  assign _0250__C = ( _0250__C0 );
  assign or_tmp_39_C = ( or_tmp_39_C0 ) | ( or_tmp_39_C1 );
  assign _0247__C = ( _0247__C0 );
  assign _0103__C = ( _0103__C0 );
  assign _0102__C = ( _0102__C0 );
  assign main_stage_v_2_C = ( main_stage_v_2_C0 ) | ( main_stage_v_2_C1 ) | ( main_stage_v_2_C2 ) | ( main_stage_v_2_C3 ) | ( main_stage_v_2_C4 ) | ( main_stage_v_2_C5 ) | ( main_stage_v_2_C6 ) | ( main_stage_v_2_C7 ) | ( main_stage_v_2_C8 ) | ( main_stage_v_2_C9 ) | ( main_stage_v_2_C10 ) | ( main_stage_v_2_C11 ) | ( main_stage_v_2_C12 ) | ( main_stage_v_2_C13 ) | ( main_stage_v_2_C14 ) | ( main_stage_v_2_C15 ) | ( main_stage_v_2_C16 ) | ( main_stage_v_2_C17 ) | ( main_stage_v_2_C18 ) | ( main_stage_v_2_C19 ) | ( main_stage_v_2_C20 );
  assign _0246__C = ( _0246__C0 );
  assign mux_57_nl_C = ( mux_57_nl_C0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_C = ( IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_C0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_C1 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_C = ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_C0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_C1 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C = ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C1 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C2 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C3 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_C = ( IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_C0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_C1 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_C = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_C0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_C1 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_C = ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_C0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_C1 );
  assign mux_52_nl_C = ( mux_52_nl_C0 );
  assign mux_39_nl_C = ( mux_39_nl_C0 );
  assign nor_tmp_42_C = ( nor_tmp_42_C0 ) | ( nor_tmp_42_C1 ) | ( nor_tmp_42_C2 ) | ( nor_tmp_42_C3 ) | ( nor_tmp_42_C4 ) | ( nor_tmp_42_C5 ) | ( nor_tmp_42_C6 ) | ( nor_tmp_42_C7 ) | ( nor_tmp_42_C8 ) | ( nor_tmp_42_C9 ) | ( nor_tmp_42_C10 ) | ( nor_tmp_42_C11 ) | ( nor_tmp_42_C12 ) | ( nor_tmp_42_C13 ) | ( nor_tmp_42_C14 ) | ( nor_tmp_42_C15 ) | ( nor_tmp_42_C16 );
  assign reg_chn_data_out_rsci_ld_core_psct_cse_C = ( reg_chn_data_out_rsci_ld_core_psct_cse_C0 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_C1 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_C2 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_C3 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_C4 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_C5 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_C6 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_C7 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_C8 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_C9 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_C10 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_C11 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_C12 );
  assign mux_33_nl_C = ( mux_33_nl_C0 );
  assign _0100__C = ( _0100__C0 ) | ( _0100__C1 ) | ( _0100__C2 ) | ( _0100__C3 ) | ( _0100__C4 ) | ( _0100__C5 ) | ( _0100__C6 ) | ( _0100__C7 ) | ( _0100__C8 ) | ( _0100__C9 ) | ( _0100__C10 ) | ( _0100__C11 ) | ( _0100__C12 ) | ( _0100__C13 ) | ( _0100__C14 ) | ( _0100__C15 ) | ( _0100__C16 ) | ( _0100__C17 ) | ( _0100__C18 ) | ( _0100__C19 ) | ( _0100__C20 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_C5 );
  assign io_read_cfg_precision_rsc_svs_st_5_C = ( io_read_cfg_precision_rsc_svs_st_5_C0 ) | ( io_read_cfg_precision_rsc_svs_st_5_C1 ) | ( io_read_cfg_precision_rsc_svs_st_5_C2 ) | ( io_read_cfg_precision_rsc_svs_st_5_C3 ) | ( io_read_cfg_precision_rsc_svs_st_5_C4 ) | ( io_read_cfg_precision_rsc_svs_st_5_C5 ) | ( io_read_cfg_precision_rsc_svs_st_5_C6 ) | ( io_read_cfg_precision_rsc_svs_st_5_C7 ) | ( io_read_cfg_precision_rsc_svs_st_5_C8 ) | ( io_read_cfg_precision_rsc_svs_st_5_C9 ) | ( io_read_cfg_precision_rsc_svs_st_5_C10 ) | ( io_read_cfg_precision_rsc_svs_st_5_C11 ) | ( io_read_cfg_precision_rsc_svs_st_5_C12 );
  assign io_read_cfg_precision_rsc_svs_st_4_C = ( io_read_cfg_precision_rsc_svs_st_4_C0 ) | ( io_read_cfg_precision_rsc_svs_st_4_C1 ) | ( io_read_cfg_precision_rsc_svs_st_4_C2 ) | ( io_read_cfg_precision_rsc_svs_st_4_C3 ) | ( io_read_cfg_precision_rsc_svs_st_4_C4 ) | ( io_read_cfg_precision_rsc_svs_st_4_C5 ) | ( io_read_cfg_precision_rsc_svs_st_4_C6 ) | ( io_read_cfg_precision_rsc_svs_st_4_C7 ) | ( io_read_cfg_precision_rsc_svs_st_4_C8 ) | ( io_read_cfg_precision_rsc_svs_st_4_C9 ) | ( io_read_cfg_precision_rsc_svs_st_4_C10 ) | ( io_read_cfg_precision_rsc_svs_st_4_C11 ) | ( io_read_cfg_precision_rsc_svs_st_4_C12 ) | ( io_read_cfg_precision_rsc_svs_st_4_C13 ) | ( io_read_cfg_precision_rsc_svs_st_4_C14 ) | ( io_read_cfg_precision_rsc_svs_st_4_C15 ) | ( io_read_cfg_precision_rsc_svs_st_4_C16 ) | ( io_read_cfg_precision_rsc_svs_st_4_C17 ) | ( io_read_cfg_precision_rsc_svs_st_4_C18 ) | ( io_read_cfg_precision_rsc_svs_st_4_C19 ) | ( io_read_cfg_precision_rsc_svs_st_4_C20 );
  assign and_70_cse_C = ( and_70_cse_C0 ) | ( and_70_cse_C1 ) | ( and_70_cse_C2 );
  assign _0241__C = ( _0241__C0 );
  assign main_stage_v_1_C = ( main_stage_v_1_C0 ) | ( main_stage_v_1_C1 ) | ( main_stage_v_1_C2 ) | ( main_stage_v_1_C3 ) | ( main_stage_v_1_C4 ) | ( main_stage_v_1_C5 ) | ( main_stage_v_1_C6 ) | ( main_stage_v_1_C7 ) | ( main_stage_v_1_C8 ) | ( main_stage_v_1_C9 ) | ( main_stage_v_1_C10 ) | ( main_stage_v_1_C11 ) | ( main_stage_v_1_C12 ) | ( main_stage_v_1_C13 ) | ( main_stage_v_1_C14 ) | ( main_stage_v_1_C15 ) | ( main_stage_v_1_C16 ) | ( main_stage_v_1_C17 ) | ( main_stage_v_1_C18 );
  assign or_2_cse_C = ( or_2_cse_C0 ) | ( or_2_cse_C1 ) | ( or_2_cse_C2 ) | ( or_2_cse_C3 ) | ( or_2_cse_C4 ) | ( or_2_cse_C5 ) | ( or_2_cse_C6 ) | ( or_2_cse_C7 ) | ( or_2_cse_C8 ) | ( or_2_cse_C9 ) | ( or_2_cse_C10 ) | ( or_2_cse_C11 ) | ( or_2_cse_C12 ) | ( or_2_cse_C13 ) | ( or_2_cse_C14 ) | ( or_2_cse_C15 ) | ( or_2_cse_C16 ) | ( or_2_cse_C17 ) | ( or_2_cse_C18 ) | ( or_2_cse_C19 ) | ( or_2_cse_C20 ) | ( or_2_cse_C21 ) | ( or_2_cse_C22 ) | ( or_2_cse_C23 ) | ( or_2_cse_C24 ) | ( or_2_cse_C25 ) | ( or_2_cse_C26 ) | ( or_2_cse_C27 ) | ( or_2_cse_C28 ) | ( or_2_cse_C29 ) | ( or_2_cse_C30 ) | ( or_2_cse_C31 ) | ( or_2_cse_C32 ) | ( or_2_cse_C33 ) | ( or_2_cse_C34 ) | ( or_2_cse_C35 ) | ( or_2_cse_C36 ) | ( or_2_cse_C37 ) | ( or_2_cse_C38 ) | ( or_2_cse_C39 ) | ( or_2_cse_C40 ) | ( or_2_cse_C41 );
  assign _0239__C = ( _0239__C0 );
  assign core_wen_C = ( core_wen_C0 ) | ( core_wen_C1 ) | ( core_wen_C2 ) | ( core_wen_C3 ) | ( core_wen_C4 ) | ( core_wen_C5 ) | ( core_wen_C6 ) | ( core_wen_C7 ) | ( core_wen_C8 ) | ( core_wen_C9 ) | ( core_wen_C10 ) | ( core_wen_C11 ) | ( core_wen_C12 ) | ( core_wen_C13 ) | ( core_wen_C14 ) | ( core_wen_C15 ) | ( core_wen_C16 ) | ( core_wen_C17 ) | ( core_wen_C18 ) | ( core_wen_C19 ) | ( core_wen_C20 ) | ( core_wen_C21 ) | ( core_wen_C22 ) | ( core_wen_C23 ) | ( core_wen_C24 );
  assign fangyuan10_C = ( fangyuan10_C0 );
  assign fangyuan9_C = ( fangyuan9_C0 );
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_C = ( IntShiftRightSat_50U_6U_16U_o_0_sva_3_C0 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_3_C1 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_3_C2 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_3_C3 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C1 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C2 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_C3 );
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_C = ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_C0 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_C1 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_C2 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_C3 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_C4 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_C5 );
  assign fangyuan8_C = ( fangyuan8_C0 );
  assign fangyuan7_C = ( fangyuan7_C0 );
  assign fangyuan6_C = ( fangyuan6_C0 );
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_C = ( IntShiftRightSat_42U_6U_8U_o_0_sva_C0 ) | ( IntShiftRightSat_42U_6U_8U_o_0_sva_C1 ) | ( IntShiftRightSat_42U_6U_8U_o_0_sva_C2 ) | ( IntShiftRightSat_42U_6U_8U_o_0_sva_C3 );
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_C = ( IntShiftRightSat_42U_6U_8U_o_6_1_sva_C0 ) | ( IntShiftRightSat_42U_6U_8U_o_6_1_sva_C1 ) | ( IntShiftRightSat_42U_6U_8U_o_6_1_sva_C2 ) | ( IntShiftRightSat_42U_6U_8U_o_6_1_sva_C3 );
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_C = ( IntShiftRightSat_42U_6U_8U_o_7_sva_C0 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C1 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C2 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C3 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C4 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C5 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C6 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C7 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C8 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C9 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C10 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C11 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C12 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C13 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C14 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C15 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C16 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C17 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C18 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C19 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C20 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C21 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C22 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C23 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C24 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C25 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C26 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C27 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C28 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C29 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C30 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C31 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C32 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C33 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C34 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C35 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C36 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C37 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C38 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_C39 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C1 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C2 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C3 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_C4 );
  assign FpMantDecShiftRight_10U_6U_10U_carry_and_nl_C = ( FpMantDecShiftRight_10U_6U_10U_carry_and_nl_C0 );
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_C = ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_C0 ) | ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_C1 );
  assign _0565__C = ( _0565__C0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_nl_C = ( IntShiftRight_50U_6U_16U_obits_fixed_and_nl_C0 );
  assign fangyuan5_C = ( fangyuan5_C0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C = ( IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C0 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C1 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_and_nl_C = ( IntShiftRight_42U_6U_8U_obits_fixed_and_nl_C0 );
  assign fangyuan4_C = ( fangyuan4_C0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C = ( IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C1 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_C = ( IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_C0 );
  assign fangyuan3_C = ( fangyuan3_C0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C = ( IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C1 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 );
  assign _0211__C = ( _0211__C0 );
  assign fangyuan2_C = ( fangyuan2_C0 );
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_C = ( IntShiftRightSat_42U_6U_8U_1_o_0_sva_C0 ) | ( IntShiftRightSat_42U_6U_8U_1_o_0_sva_C1 ) | ( IntShiftRightSat_42U_6U_8U_1_o_0_sva_C2 ) | ( IntShiftRightSat_42U_6U_8U_1_o_0_sva_C3 );
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C = ( IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C0 ) | ( IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C1 ) | ( IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C2 ) | ( IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_C3 );
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_C = ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C0 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C1 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C2 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C3 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C4 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C5 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C6 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C7 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C8 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C9 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C10 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C11 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C12 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C13 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C14 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C15 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C16 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C17 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C18 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C19 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C20 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C21 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C22 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C23 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C24 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C25 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C26 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C27 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C28 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C29 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C30 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C31 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C32 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C33 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C34 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C35 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C36 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C37 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C38 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_C39 );
  assign chn_data_in_rsci_d_mxwt_C = ( chn_data_in_rsci_d_mxwt_C0 ) | ( chn_data_in_rsci_d_mxwt_C1 ) | ( chn_data_in_rsci_d_mxwt_C2 ) | ( chn_data_in_rsci_d_mxwt_C3 ) | ( chn_data_in_rsci_d_mxwt_C4 ) | ( chn_data_in_rsci_d_mxwt_C5 ) | ( chn_data_in_rsci_d_mxwt_C6 ) | ( chn_data_in_rsci_d_mxwt_C7 );
  assign fangyuan1_C = ( fangyuan1_C0 );
  assign _0257__C = ( _0257__C0 );
  assign fangyuan0_C = ( fangyuan0_C0 );
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C = ( nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C0 ) | ( nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C1 ) | ( nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C2 ) | ( nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C3 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C5 );
  assign chn_data_out_rsci_oswt_unreg_C = ( chn_data_out_rsci_oswt_unreg_C0 );
  assign chn_data_out_rsc_z_C = ( chn_data_out_rsc_z_C0 );
  assign chn_data_out_rsc_lz_C = ( chn_data_out_rsc_lz_C0 );
  assign chn_data_in_rsci_oswt_unreg_C = ( chn_data_in_rsci_oswt_unreg_C0 );
  assign chn_data_in_rsc_lz_C = ( chn_data_in_rsc_lz_C0 );
  assign cfg_truncate_rsc_z_X = ( cfg_truncate_rsc_z_X0 );
  assign cfg_precision_rsc_z_X = ( cfg_precision_rsc_z_X0 );
  assign cfg_mul_in_rsc_z_X = ( cfg_mul_in_rsc_z_X0 );
  assign cfg_alu_in_rsc_z_X = ( cfg_alu_in_rsc_z_X0 );
  assign chn_data_out_rsci_wen_comp_X = ( chn_data_out_rsci_wen_comp_X0 );
  assign chn_data_in_rsci_wen_comp_X = ( chn_data_in_rsci_wen_comp_X0 );
  assign chn_data_out_rsci_oswt_X = ( chn_data_out_rsci_oswt_X0 );
  assign chn_data_out_rsc_vz_X = ( chn_data_out_rsc_vz_X0 );
  assign nvdla_core_rstn_X = ( nvdla_core_rstn_X0 ) | ( nvdla_core_rstn_X1 ) | ( nvdla_core_rstn_X2 ) | ( nvdla_core_rstn_X3 );
  assign core_wten_X = ( core_wten_X0 ) | ( core_wten_X1 );
  assign chn_data_in_rsci_oswt_X = ( chn_data_in_rsci_oswt_X0 );
  assign chn_data_in_rsc_z_X = ( chn_data_in_rsc_z_X0 );
  assign chn_data_in_rsc_vz_X = ( chn_data_in_rsc_vz_X0 );
  assign nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_X = ( nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_X0 );
  assign fangyuan42_X = ( fangyuan42_X0 );
  assign fangyuan41_X = ( fangyuan41_X0 );
  assign fangyuan40_X = ( fangyuan40_X0 );
  assign fangyuan39_X = ( fangyuan39_X0 );
  assign fangyuan38_X = ( fangyuan38_X0 );
  assign fangyuan37_X = ( fangyuan37_X0 );
  assign cfg_alu_in_rsci_d_X = ( cfg_alu_in_rsci_d_X0 ) | ( cfg_alu_in_rsci_d_X1 ) | ( cfg_alu_in_rsci_d_X2 ) | ( cfg_alu_in_rsci_d_X3 ) | ( cfg_alu_in_rsci_d_X4 ) | ( cfg_alu_in_rsci_d_X5 ) | ( cfg_alu_in_rsci_d_X6 );
  assign chn_data_out_rsci_iswt0_X = ( chn_data_out_rsci_iswt0_X0 ) | ( chn_data_out_rsci_iswt0_X1 );
  assign chn_data_in_rsci_iswt0_X = ( chn_data_in_rsci_iswt0_X0 ) | ( chn_data_in_rsci_iswt0_X1 );
  assign _0279__X = ( _0279__X0 );
  assign chn_data_in_rsci_ld_core_psct_X = ( chn_data_in_rsci_ld_core_psct_X0 ) | ( chn_data_in_rsci_ld_core_psct_X1 );
  assign _0114__X = ( _0114__X0 );
  assign chn_data_out_rsci_d_17_X = ( chn_data_out_rsci_d_17_X0 ) | ( chn_data_out_rsci_d_17_X1 ) | ( chn_data_out_rsci_d_17_X2 );
  assign _0281__X = ( _0281__X0 );
  assign chn_data_out_rsci_d_16_X = ( chn_data_out_rsci_d_16_X0 ) | ( chn_data_out_rsci_d_16_X1 ) | ( chn_data_out_rsci_d_16_X2 );
  assign _0280__X = ( _0280__X0 );
  assign chn_data_out_rsci_d_13_10_X = ( chn_data_out_rsci_d_13_10_X0 ) | ( chn_data_out_rsci_d_13_10_X1 ) | ( chn_data_out_rsci_d_13_10_X2 );
  assign _0624__X = ( _0624__X0 );
  assign chn_data_out_rsci_d_9_X = ( chn_data_out_rsci_d_9_X0 ) | ( chn_data_out_rsci_d_9_X1 ) | ( chn_data_out_rsci_d_9_X2 );
  assign _0618__X = ( _0618__X0 );
  assign chn_data_out_rsci_d_8_X = ( chn_data_out_rsci_d_8_X0 ) | ( chn_data_out_rsci_d_8_X1 ) | ( chn_data_out_rsci_d_8_X2 );
  assign chn_data_out_rsci_d_0_X = ( chn_data_out_rsci_d_0_X0 ) | ( chn_data_out_rsci_d_0_X1 ) | ( chn_data_out_rsci_d_0_X2 );
  assign _0615__X = ( _0615__X0 );
  assign chn_data_out_rsci_d_15_X = ( chn_data_out_rsci_d_15_X0 ) | ( chn_data_out_rsci_d_15_X1 ) | ( chn_data_out_rsci_d_15_X2 );
  assign _0620__X = ( _0620__X0 );
  assign chn_data_out_rsci_d_14_X = ( chn_data_out_rsci_d_14_X0 ) | ( chn_data_out_rsci_d_14_X1 ) | ( chn_data_out_rsci_d_14_X2 );
  assign _0619__X = ( _0619__X0 );
  assign _0616__X = ( _0616__X0 );
  assign chn_data_out_rsci_d_6_1_X = ( chn_data_out_rsci_d_6_1_X0 ) | ( chn_data_out_rsci_d_6_1_X1 ) | ( chn_data_out_rsci_d_6_1_X2 );
  assign _0626__X = ( _0626__X0 );
  assign chn_data_out_and_cse_X = ( chn_data_out_and_cse_X0 ) | ( chn_data_out_and_cse_X1 ) | ( chn_data_out_and_cse_X2 ) | ( chn_data_out_and_cse_X3 ) | ( chn_data_out_and_cse_X4 ) | ( chn_data_out_and_cse_X5 ) | ( chn_data_out_and_cse_X6 ) | ( chn_data_out_and_cse_X7 ) | ( chn_data_out_and_cse_X8 ) | ( chn_data_out_and_cse_X9 );
  assign _0282__X = ( _0282__X0 );
  assign _0115__X = ( _0115__X0 );
  assign _0283__X = ( _0283__X0 );
  assign _0116__X = ( _0116__X0 );
  assign _0117__X = ( _0117__X0 );
  assign _0118__X = ( _0118__X0 );
  assign _0119__X = ( _0119__X0 );
  assign _0120__X = ( _0120__X0 );
  assign _0284__X = ( _0284__X0 );
  assign _0121__X = ( _0121__X0 );
  assign _0092__X = ( _0092__X0 );
  assign _0123__X = ( _0123__X0 );
  assign _0124__X = ( _0124__X0 );
  assign _0093__X = ( _0093__X0 );
  assign _0125__X = ( _0125__X0 );
  assign _0128__X = ( _0128__X0 );
  assign IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_X = ( IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_X0 );
  assign _0131__X = ( _0131__X0 );
  assign IntShiftRightSat_50U_6U_16U_o_and_cse_X = ( IntShiftRightSat_50U_6U_16U_o_and_cse_X0 ) | ( IntShiftRightSat_50U_6U_16U_o_and_cse_X1 );
  assign _0133__X = ( _0133__X0 );
  assign IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_X = ( IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_X0 );
  assign _0135__X = ( _0135__X0 );
  assign and_173_cse_X = ( and_173_cse_X0 ) | ( and_173_cse_X1 );
  assign _0288__X = ( _0288__X0 );
  assign _0136__X = ( _0136__X0 );
  assign _0094__X = ( _0094__X0 );
  assign _0138__X = ( _0138__X0 );
  assign IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_X = ( IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_X0 );
  assign _0139__X = ( _0139__X0 );
  assign _0142__X = ( _0142__X0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_X = ( IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_X0 );
  assign IntShiftRightSat_42U_6U_8U_i_rshift_itm_X = ( IntShiftRightSat_42U_6U_8U_i_rshift_itm_X0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_X = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_X0 );
  assign IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_X = ( IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_X0 );
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_X = ( IntShiftRightSat_42U_6U_8U_i_and_cse_X0 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X1 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X2 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X3 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X4 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X5 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X6 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X7 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X8 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X9 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X10 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X11 );
  assign _0147__X = ( _0147__X0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_X = ( IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_X0 );
  assign _0151__X = ( _0151__X0 );
  assign _0294__X = ( _0294__X0 );
  assign _0152__X = ( _0152__X0 );
  assign and_183_cse_X = ( and_183_cse_X0 ) | ( and_183_cse_X1 ) | ( and_183_cse_X2 );
  assign _0095__X = ( _0095__X0 );
  assign _0153__X = ( _0153__X0 );
  assign and_187_ssc_X = ( and_187_ssc_X0 ) | ( and_187_ssc_X1 );
  assign _0622__X = ( _0622__X0 );
  assign _0156__X = ( _0156__X0 );
  assign _0157__X = ( _0157__X0 );
  assign _0577__X = ( _0577__X0 );
  assign _0158__X = ( _0158__X0 );
  assign i_data_sva_2_16_1_X = ( i_data_sva_2_16_1_X0 ) | ( i_data_sva_2_16_1_X1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X5 );
  assign IntMulExt_34U_16U_50U_return_sva_2_X = ( IntMulExt_34U_16U_50U_return_sva_2_X0 ) | ( IntMulExt_34U_16U_50U_return_sva_2_X1 ) | ( IntMulExt_34U_16U_50U_return_sva_2_X2 ) | ( IntMulExt_34U_16U_50U_return_sva_2_X3 );
  assign _0225__X = ( _0225__X0 );
  assign _0161__X = ( _0161__X0 );
  assign cfg_truncate_rsci_d_X = ( cfg_truncate_rsci_d_X0 );
  assign chn_data_out_rsci_d_7_X = ( chn_data_out_rsci_d_7_X0 ) | ( chn_data_out_rsci_d_7_X1 ) | ( chn_data_out_rsci_d_7_X2 );
  assign _0162__X = ( _0162__X0 );
  assign _0163__X = ( _0163__X0 );
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_X = ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_X0 );
  assign _0578__X = ( _0578__X0 );
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X = ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X0 ) | ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X1 ) | ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X2 ) | ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X3 );
  assign cfg_truncate_1_sva_4_X = ( cfg_truncate_1_sva_4_X0 ) | ( cfg_truncate_1_sva_4_X1 ) | ( cfg_truncate_1_sva_4_X2 ) | ( cfg_truncate_1_sva_4_X3 ) | ( cfg_truncate_1_sva_4_X4 );
  assign cfg_truncate_1_sva_3_X = ( cfg_truncate_1_sva_3_X0 ) | ( cfg_truncate_1_sva_3_X1 ) | ( cfg_truncate_1_sva_3_X2 ) | ( cfg_truncate_1_sva_3_X3 );
  assign IntMulExt_26U_16U_42U_return_sva_2_X = ( IntMulExt_26U_16U_42U_return_sva_2_X0 ) | ( IntMulExt_26U_16U_42U_return_sva_2_X1 ) | ( IntMulExt_26U_16U_42U_return_sva_2_X2 ) | ( IntMulExt_26U_16U_42U_return_sva_2_X3 );
  assign _0226__X = ( _0226__X0 );
  assign cfg_truncate_and_1_cse_X = ( cfg_truncate_and_1_cse_X0 ) | ( cfg_truncate_and_1_cse_X1 );
  assign _0164__X = ( _0164__X0 );
  assign _0096__X = ( _0096__X0 );
  assign _0167__X = ( _0167__X0 );
  assign _0097__X = ( _0097__X0 );
  assign _0170__X = ( _0170__X0 );
  assign _0301__X = ( _0301__X0 );
  assign IsNaN_6U_10U_and_cse_X = ( IsNaN_6U_10U_and_cse_X0 ) | ( IsNaN_6U_10U_and_cse_X1 );
  assign nl_IntSubExt_25U_25U_26U_o_acc_itm_2_X = ( nl_IntSubExt_25U_25U_26U_o_acc_itm_2_X0 );
  assign nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_X = ( nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_X0 );
  assign IntSubExt_25U_25U_26U_1_o_and_cse_X = ( IntSubExt_25U_25U_26U_1_o_and_cse_X0 ) | ( IntSubExt_25U_25U_26U_1_o_and_cse_X1 ) | ( IntSubExt_25U_25U_26U_1_o_and_cse_X2 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_X1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X4 );
  assign _0171__X = ( _0171__X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_X1 );
  assign _0172__X = ( _0172__X0 );
  assign nor_43_nl_X = ( nor_43_nl_X0 );
  assign fangyuan36_X = ( fangyuan36_X0 );
  assign mux_80_nl_X = ( mux_80_nl_X0 );
  assign IntMulExt_26U_16U_42U_1_o_mul_nl_X = ( IntMulExt_26U_16U_42U_1_o_mul_nl_X0 );
  assign and_197_nl_X = ( and_197_nl_X0 );
  assign and_142_nl_X = ( and_142_nl_X0 );
  assign mux_32_nl_X = ( mux_32_nl_X0 );
  assign mux_tmp_22_X = ( mux_tmp_22_X0 ) | ( mux_tmp_22_X1 );
  assign or_148_nl_X = ( or_148_nl_X0 );
  assign mux_81_nl_X = ( mux_81_nl_X0 );
  assign nor_95_nl_X = ( nor_95_nl_X0 );
  assign fangyuan35_X = ( fangyuan35_X0 );
  assign mux_82_nl_X = ( mux_82_nl_X0 );
  assign nor_73_nl_X = ( nor_73_nl_X0 );
  assign mux_50_nl_X = ( mux_50_nl_X0 );
  assign nor_61_nl_X = ( nor_61_nl_X0 );
  assign mux_51_nl_X = ( mux_51_nl_X0 );
  assign nor_60_nl_X = ( nor_60_nl_X0 );
  assign fangyuan34_X = ( fangyuan34_X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_X0 );
  assign and_83_nl_X = ( and_83_nl_X0 );
  assign or_152_nl_X = ( or_152_nl_X0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_X = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_X0 );
  assign fangyuan33_X = ( fangyuan33_X0 );
  assign mux_83_nl_X = ( mux_83_nl_X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_X0 );
  assign or_tmp_71_X = ( or_tmp_71_X0 ) | ( or_tmp_71_X1 );
  assign or_100_nl_X = ( or_100_nl_X0 );
  assign mux_65_nl_X = ( mux_65_nl_X0 );
  assign nor_49_nl_X = ( nor_49_nl_X0 );
  assign and_129_nl_X = ( and_129_nl_X0 );
  assign mux_71_nl_X = ( mux_71_nl_X0 );
  assign nor_46_nl_X = ( nor_46_nl_X0 );
  assign mux_77_nl_X = ( mux_77_nl_X0 );
  assign or_112_cse_X = ( or_112_cse_X0 ) | ( or_112_cse_X1 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_X = ( IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_X0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_X = ( IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_X0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_X1 );
  assign fangyuan32_X = ( fangyuan32_X0 );
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_X = ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_X0 ) | ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_X1 );
  assign or_37_nl_X = ( or_37_nl_X0 );
  assign nor_78_nl_X = ( nor_78_nl_X0 );
  assign mux_28_nl_X = ( mux_28_nl_X0 );
  assign nor_62_nl_X = ( nor_62_nl_X0 );
  assign nor_54_nl_X = ( nor_54_nl_X0 );
  assign nor_45_nl_X = ( nor_45_nl_X0 );
  assign mux_73_nl_X = ( mux_73_nl_X0 );
  assign or_tmp_117_X = ( or_tmp_117_X0 ) | ( or_tmp_117_X1 );
  assign or_tmp_17_X = ( or_tmp_17_X0 ) | ( or_tmp_17_X1 );
  assign mux_tmp_66_X = ( mux_tmp_66_X0 ) | ( mux_tmp_66_X1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_X0 );
  assign IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_X = ( IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X2 );
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_X = ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_X0 ) | ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_X1 );
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_X = ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_X0 ) | ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_X1 );
  assign and_151_nl_X = ( and_151_nl_X0 );
  assign nor_nl_X = ( nor_nl_X0 );
  assign mux_9_nl_X = ( mux_9_nl_X0 );
  assign nor_87_nl_X = ( nor_87_nl_X0 );
  assign or_13_nl_X = ( or_13_nl_X0 );
  assign and_149_nl_X = ( and_149_nl_X0 );
  assign mux_11_nl_X = ( mux_11_nl_X0 );
  assign and_150_nl_X = ( and_150_nl_X0 );
  assign or_tmp_11_X = ( or_tmp_11_X0 ) | ( or_tmp_11_X1 ) | ( or_tmp_11_X2 ) | ( or_tmp_11_X3 );
  assign and_147_nl_X = ( and_147_nl_X0 );
  assign mux_17_nl_X = ( mux_17_nl_X0 );
  assign mux_16_nl_X = ( mux_16_nl_X0 );
  assign nand_1_nl_X = ( nand_1_nl_X0 );
  assign _0000__X = ( _0000__X0 );
  assign mux_20_nl_X = ( mux_20_nl_X0 );
  assign or_tmp_25_X = ( or_tmp_25_X0 ) | ( or_tmp_25_X1 );
  assign or_24_nl_X = ( or_24_nl_X0 );
  assign or_tmp_28_X = ( or_tmp_28_X0 ) | ( or_tmp_28_X1 ) | ( or_tmp_28_X2 );
  assign mux_22_nl_X = ( mux_22_nl_X0 );
  assign not_tmp_25_X = ( not_tmp_25_X0 ) | ( not_tmp_25_X1 );
  assign mux_23_nl_X = ( mux_23_nl_X0 );
  assign and_139_nl_X = ( and_139_nl_X0 );
  assign mux_40_nl_X = ( mux_40_nl_X0 );
  assign nor_69_nl_X = ( nor_69_nl_X0 );
  assign nor_67_nl_X = ( nor_67_nl_X0 );
  assign not_tmp_42_X = ( not_tmp_42_X0 ) | ( not_tmp_42_X1 );
  assign nor_63_nl_X = ( nor_63_nl_X0 );
  assign mux_45_nl_X = ( mux_45_nl_X0 );
  assign or_tmp_59_X = ( or_tmp_59_X0 ) | ( or_tmp_59_X1 ) | ( or_tmp_59_X2 ) | ( or_tmp_59_X3 );
  assign mux_46_nl_X = ( mux_46_nl_X0 );
  assign mux_44_nl_X = ( mux_44_nl_X0 );
  assign mux_47_nl_X = ( mux_47_nl_X0 );
  assign mux_43_nl_X = ( mux_43_nl_X0 );
  assign nor_93_nl_X = ( nor_93_nl_X0 );
  assign mux_87_nl_X = ( mux_87_nl_X0 );
  assign or_tmp_164_X = ( or_tmp_164_X0 ) | ( or_tmp_164_X1 );
  assign or_202_nl_X = ( or_202_nl_X0 );
  assign nand_12_nl_X = ( nand_12_nl_X0 );
  assign nor_55_nl_X = ( nor_55_nl_X0 );
  assign or_80_nl_X = ( or_80_nl_X0 );
  assign or_87_nl_X = ( or_87_nl_X0 );
  assign or_85_nl_X = ( or_85_nl_X0 );
  assign mux_tmp_50_X = ( mux_tmp_50_X0 ) | ( mux_tmp_50_X1 );
  assign mux_59_nl_X = ( mux_59_nl_X0 );
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X = ( FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X0 ) | ( FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X0 );
  assign nor_53_nl_X = ( nor_53_nl_X0 );
  assign mux_61_nl_X = ( mux_61_nl_X0 );
  assign or_89_nl_X = ( or_89_nl_X0 );
  assign and_131_nl_X = ( and_131_nl_X0 );
  assign nor_52_nl_X = ( nor_52_nl_X0 );
  assign mux_63_nl_X = ( mux_63_nl_X0 );
  assign or_94_nl_X = ( or_94_nl_X0 );
  assign and_dcpl_16_X = ( and_dcpl_16_X0 );
  assign nand_9_nl_X = ( nand_9_nl_X0 );
  assign and_130_nl_X = ( and_130_nl_X0 );
  assign nand_7_nl_X = ( nand_7_nl_X0 );
  assign and_tmp_6_X = ( and_tmp_6_X0 ) | ( and_tmp_6_X1 );
  assign mux_68_nl_X = ( mux_68_nl_X0 );
  assign _0057__X = ( _0057__X0 );
  assign _0069__X = ( _0069__X0 );
  assign _0058__X = ( _0058__X0 );
  assign _0065__X = ( _0065__X0 );
  assign _0066__X = ( _0066__X0 );
  assign _0061__X = ( _0061__X0 );
  assign _0062__X = ( _0062__X0 );
  assign _0059__X = ( _0059__X0 );
  assign _0067__X = ( _0067__X0 );
  assign _0068__X = ( _0068__X0 );
  assign _0060__X = ( _0060__X0 );
  assign _0063__X = ( _0063__X0 );
  assign _0064__X = ( _0064__X0 );
  assign _0091__X = ( _0091__X0 );
  assign _0077__X = ( _0077__X0 );
  assign _0071__X = ( _0071__X0 );
  assign _0013__X = ( _0013__X0 );
  assign _0074__X = ( _0074__X0 );
  assign _0078__X = ( _0078__X0 );
  assign _0014__X = ( _0014__X0 );
  assign _0019__X = ( _0019__X0 );
  assign _0023__X = ( _0023__X0 );
  assign _0083__X = ( _0083__X0 );
  assign _0082__X = ( _0082__X0 );
  assign _0033__X = ( _0033__X0 );
  assign _0035__X = ( _0035__X0 );
  assign _0088__X = ( _0088__X0 );
  assign _0086__X = ( _0086__X0 );
  assign _0075__X = ( _0075__X0 );
  assign _0080__X = ( _0080__X0 );
  assign _0079__X = ( _0079__X0 );
  assign _0022__X = ( _0022__X0 );
  assign _0052__X = ( _0052__X0 );
  assign _0031__X = ( _0031__X0 );
  assign _0037__X = ( _0037__X0 );
  assign _0039__X = ( _0039__X0 );
  assign _0038__X = ( _0038__X0 );
  assign _0042__X = ( _0042__X0 );
  assign _0044__X = ( _0044__X0 );
  assign _0043__X = ( _0043__X0 );
  assign _0040__X = ( _0040__X0 );
  assign _0045__X = ( _0045__X0 );
  assign _0030__X = ( _0030__X0 );
  assign _0041__X = ( _0041__X0 );
  assign _0032__X = ( _0032__X0 );
  assign _0047__X = ( _0047__X0 );
  assign _0090__X = ( _0090__X0 );
  assign _0089__X = ( _0089__X0 );
  assign _0046__X = ( _0046__X0 );
  assign _0076__X = ( _0076__X0 );
  assign _0081__X = ( _0081__X0 );
  assign _0070__X = ( _0070__X0 );
  assign _0034__X = ( _0034__X0 );
  assign _0084__X = ( _0084__X0 );
  assign _0085__X = ( _0085__X0 );
  assign _0036__X = ( _0036__X0 );
  assign _0009__X = ( _0009__X0 );
  assign _0072__X = ( _0072__X0 );
  assign _0073__X = ( _0073__X0 );
  assign _0012__X = ( _0012__X0 );
  assign _0017__X = ( _0017__X0 );
  assign _0021__X = ( _0021__X0 );
  assign _0051__X = ( _0051__X0 );
  assign _0300__X = ( _0300__X0 );
  assign _0029__X = ( _0029__X0 );
  assign _0055__X = ( _0055__X0 );
  assign _0027__X = ( _0027__X0 );
  assign _0024__X = ( _0024__X0 );
  assign _0025__X = ( _0025__X0 );
  assign _0028__X = ( _0028__X0 );
  assign _0056__X = ( _0056__X0 );
  assign _0020__X = ( _0020__X0 );
  assign _0016__X = ( _0016__X0 );
  assign _0011__X = ( _0011__X0 );
  assign _0050__X = ( _0050__X0 );
  assign _0053__X = ( _0053__X0 );
  assign _0048__X = ( _0048__X0 );
  assign _0049__X = ( _0049__X0 );
  assign _0054__X = ( _0054__X0 );
  assign _0010__X = ( _0010__X0 );
  assign _0015__X = ( _0015__X0 );
  assign _0210__X = ( _0210__X0 );
  assign _0625__X = ( _0625__X0 );
  assign _0209__X = ( _0209__X0 );
  assign _0208__X = ( _0208__X0 );
  assign _0207__X = ( _0207__X0 );
  assign _0623__X = ( _0623__X0 );
  assign _0206__X = ( _0206__X0 );
  assign _0205__X = ( _0205__X0 );
  assign _0204__X = ( _0204__X0 );
  assign _0621__X = ( _0621__X0 );
  assign _0203__X = ( _0203__X0 );
  assign _0202__X = ( _0202__X0 );
  assign _0201__X = ( _0201__X0 );
  assign _0614__X = ( _0614__X0 );
  assign _0200__X = ( _0200__X0 );
  assign _0613__X = ( _0613__X0 );
  assign _0199__X = ( _0199__X0 );
  assign _0612__X = ( _0612__X0 );
  assign _0198__X = ( _0198__X0 );
  assign _0611__X = ( _0611__X0 );
  assign nor_70_nl_X = ( nor_70_nl_X0 );
  assign _0197__X = ( _0197__X0 );
  assign _0610__X = ( _0610__X0 );
  assign _0196__X = ( _0196__X0 );
  assign nor_44_nl_X = ( nor_44_nl_X0 );
  assign _0609__X = ( _0609__X0 );
  assign _0195__X = ( _0195__X0 );
  assign _0189__X = ( _0189__X0 );
  assign _0194__X = ( _0194__X0 );
  assign _0188__X = ( _0188__X0 );
  assign _0193__X = ( _0193__X0 );
  assign _0187__X = ( _0187__X0 );
  assign _0192__X = ( _0192__X0 );
  assign _0186__X = ( _0186__X0 );
  assign _0191__X = ( _0191__X0 );
  assign _0185__X = ( _0185__X0 );
  assign _0190__X = ( _0190__X0 );
  assign _0184__X = ( _0184__X0 );
  assign _0313__X = ( _0313__X0 );
  assign or_153_nl_X = ( or_153_nl_X0 ) | ( or_153_nl_X1 );
  assign _0312__X = ( _0312__X0 );
  assign _0310__X = ( _0310__X0 );
  assign _0605__X = ( _0605__X0 );
  assign _0602__X = ( _0602__X0 );
  assign and_133_cse_X = ( and_133_cse_X0 );
  assign _0601__X = ( _0601__X0 );
  assign _0598__X = ( _0598__X0 );
  assign or_91_nl_X = ( or_91_nl_X0 ) | ( or_91_nl_X1 );
  assign _0596__X = ( _0596__X0 );
  assign _0309__X = ( _0309__X0 );
  assign IsNaN_6U_10U_land_lpi_1_dfm_5_X = ( IsNaN_6U_10U_land_lpi_1_dfm_5_X0 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_5_X1 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_5_X2 );
  assign _0592__X = ( _0592__X0 );
  assign _0237__X = ( _0237__X0 ) | ( _0237__X1 );
  assign _0590__X = ( _0590__X0 );
  assign _0308__X = ( _0308__X0 );
  assign _0224__X = ( _0224__X0 );
  assign or_11_nl_X = ( or_11_nl_X0 ) | ( or_11_nl_X1 );
  assign _0221__X = ( _0221__X0 );
  assign _0587__X = ( _0587__X0 );
  assign _0220__X = ( _0220__X0 );
  assign _0219__X = ( _0219__X0 );
  assign _0584__X = ( _0584__X0 );
  assign _0583__X = ( _0583__X0 ) | ( _0583__X1 );
  assign _0582__X = ( _0582__X0 );
  assign _0581__X = ( _0581__X0 );
  assign and_92_rgt_X = ( and_92_rgt_X0 ) | ( and_92_rgt_X1 );
  assign _0168__X = ( _0168__X0 );
  assign and_89_rgt_X = ( and_89_rgt_X0 ) | ( and_89_rgt_X1 );
  assign _0234__X = ( _0234__X0 );
  assign _0576__X = ( _0576__X0 );
  assign _0160__X = ( _0160__X0 );
  assign _0287__X = ( _0287__X0 );
  assign _0286__X = ( _0286__X0 ) | ( _0286__X1 );
  assign _0572__X = ( _0572__X0 );
  assign _0571__X = ( _0571__X0 );
  assign _0570__X = ( _0570__X0 );
  assign _0569__X = ( _0569__X0 );
  assign _0568__X = ( _0568__X0 );
  assign _0001__X = ( _0001__X0 ) | ( _0001__X1 );
  assign or_tmp_146_X = ( or_tmp_146_X0 ) | ( or_tmp_146_X1 );
  assign and_dcpl_24_X = ( and_dcpl_24_X0 ) | ( and_dcpl_24_X1 );
  assign _0563__X = ( _0563__X0 );
  assign _0562__X = ( _0562__X0 );
  assign IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_X = ( IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_X0 );
  assign _0217__X = ( _0217__X0 );
  assign mux_nl_X = ( mux_nl_X0 );
  assign _0275__X = ( _0275__X0 );
  assign and_148_nl_X = ( and_148_nl_X0 );
  assign _0559__X = ( _0559__X0 );
  assign _0274__X = ( _0274__X0 );
  assign _0555__X = ( _0555__X0 );
  assign _0272__X = ( _0272__X0 );
  assign _0554__X = ( _0554__X0 );
  assign IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_X = ( IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_X0 ) | ( IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_X1 );
  assign IsNaN_6U_10U_nor_itm_2_X = ( IsNaN_6U_10U_nor_itm_2_X0 ) | ( IsNaN_6U_10U_nor_itm_2_X1 );
  assign _0552__X = ( _0552__X0 );
  assign _0550__X = ( _0550__X0 );
  assign nor_77_cse_X = ( nor_77_cse_X0 ) | ( nor_77_cse_X1 );
  assign _0271__X = ( _0271__X0 );
  assign _0549__X = ( _0549__X0 );
  assign _0547__X = ( _0547__X0 );
  assign _0233__X = ( _0233__X0 );
  assign _0546__X = ( _0546__X0 );
  assign _0232__X = ( _0232__X0 );
  assign _0270__X = ( _0270__X0 );
  assign _0543__X = ( _0543__X0 );
  assign _0542__X = ( _0542__X0 );
  assign _0541__X = ( _0541__X0 );
  assign _0540__X = ( _0540__X0 );
  assign _0539__X = ( _0539__X0 );
  assign _0538__X = ( _0538__X0 );
  assign _0537__X = ( _0537__X0 );
  assign _0536__X = ( _0536__X0 );
  assign _0535__X = ( _0535__X0 );
  assign _0534__X = ( _0534__X0 );
  assign _0533__X = ( _0533__X0 );
  assign _0532__X = ( _0532__X0 );
  assign _0531__X = ( _0531__X0 );
  assign _0530__X = ( _0530__X0 );
  assign _0529__X = ( _0529__X0 );
  assign _0528__X = ( _0528__X0 );
  assign _0527__X = ( _0527__X0 );
  assign _0526__X = ( _0526__X0 );
  assign _0525__X = ( _0525__X0 );
  assign _0524__X = ( _0524__X0 );
  assign _0523__X = ( _0523__X0 );
  assign _0522__X = ( _0522__X0 );
  assign _0521__X = ( _0521__X0 );
  assign _0520__X = ( _0520__X0 );
  assign _0519__X = ( _0519__X0 );
  assign _0518__X = ( _0518__X0 );
  assign _0517__X = ( _0517__X0 );
  assign _0516__X = ( _0516__X0 );
  assign _0515__X = ( _0515__X0 );
  assign _0514__X = ( _0514__X0 );
  assign _0513__X = ( _0513__X0 );
  assign _0512__X = ( _0512__X0 );
  assign _0511__X = ( _0511__X0 );
  assign _0510__X = ( _0510__X0 );
  assign _0509__X = ( _0509__X0 );
  assign _0508__X = ( _0508__X0 );
  assign _0507__X = ( _0507__X0 );
  assign _0506__X = ( _0506__X0 );
  assign _0505__X = ( _0505__X0 );
  assign _0504__X = ( _0504__X0 );
  assign _0503__X = ( _0503__X0 );
  assign _0502__X = ( _0502__X0 );
  assign _0501__X = ( _0501__X0 );
  assign _0500__X = ( _0500__X0 );
  assign _0026__X = ( _0026__X0 );
  assign _0499__X = ( _0499__X0 );
  assign _0498__X = ( _0498__X0 );
  assign _0497__X = ( _0497__X0 );
  assign _0496__X = ( _0496__X0 );
  assign _0495__X = ( _0495__X0 );
  assign _0494__X = ( _0494__X0 );
  assign _0493__X = ( _0493__X0 );
  assign _0492__X = ( _0492__X0 );
  assign _0491__X = ( _0491__X0 );
  assign _0490__X = ( _0490__X0 );
  assign _0489__X = ( _0489__X0 );
  assign _0488__X = ( _0488__X0 );
  assign _0487__X = ( _0487__X0 );
  assign _0486__X = ( _0486__X0 );
  assign _0485__X = ( _0485__X0 );
  assign _0483__X = ( _0483__X0 );
  assign _0267__X = ( _0267__X0 );
  assign _0481__X = ( _0481__X0 );
  assign _0480__X = ( _0480__X0 );
  assign _0479__X = ( _0479__X0 );
  assign _0018__X = ( _0018__X0 );
  assign _0478__X = ( _0478__X0 );
  assign _0477__X = ( _0477__X0 );
  assign _0476__X = ( _0476__X0 );
  assign _0475__X = ( _0475__X0 );
  assign _0474__X = ( _0474__X0 );
  assign _0473__X = ( _0473__X0 );
  assign _0472__X = ( _0472__X0 );
  assign _0471__X = ( _0471__X0 );
  assign _0470__X = ( _0470__X0 );
  assign _0469__X = ( _0469__X0 );
  assign _0468__X = ( _0468__X0 );
  assign _0467__X = ( _0467__X0 );
  assign _0466__X = ( _0466__X0 );
  assign _0465__X = ( _0465__X0 );
  assign _0464__X = ( _0464__X0 );
  assign _0463__X = ( _0463__X0 );
  assign _0462__X = ( _0462__X0 );
  assign _0461__X = ( _0461__X0 );
  assign _0460__X = ( _0460__X0 );
  assign _0459__X = ( _0459__X0 );
  assign _0458__X = ( _0458__X0 );
  assign _0457__X = ( _0457__X0 );
  assign _0456__X = ( _0456__X0 );
  assign _0455__X = ( _0455__X0 );
  assign _0454__X = ( _0454__X0 );
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X = ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X0 ) | ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X1 ) | ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X2 );
  assign _0453__X = ( _0453__X0 );
  assign _0452__X = ( _0452__X0 );
  assign _0451__X = ( _0451__X0 );
  assign _0450__X = ( _0450__X0 );
  assign _0449__X = ( _0449__X0 );
  assign _0448__X = ( _0448__X0 );
  assign _0447__X = ( _0447__X0 );
  assign _0446__X = ( _0446__X0 );
  assign _0445__X = ( _0445__X0 );
  assign _0444__X = ( _0444__X0 );
  assign _0443__X = ( _0443__X0 );
  assign _0442__X = ( _0442__X0 );
  assign _0441__X = ( _0441__X0 );
  assign _0440__X = ( _0440__X0 );
  assign _0439__X = ( _0439__X0 );
  assign _0438__X = ( _0438__X0 );
  assign _0437__X = ( _0437__X0 );
  assign _0436__X = ( _0436__X0 );
  assign _0435__X = ( _0435__X0 );
  assign _0434__X = ( _0434__X0 );
  assign _0433__X = ( _0433__X0 );
  assign _0432__X = ( _0432__X0 );
  assign _0431__X = ( _0431__X0 );
  assign _0430__X = ( _0430__X0 );
  assign _0429__X = ( _0429__X0 );
  assign _0428__X = ( _0428__X0 );
  assign _0427__X = ( _0427__X0 );
  assign _0426__X = ( _0426__X0 );
  assign _0425__X = ( _0425__X0 );
  assign _0424__X = ( _0424__X0 );
  assign _0423__X = ( _0423__X0 );
  assign _0422__X = ( _0422__X0 );
  assign _0421__X = ( _0421__X0 );
  assign _0266__X = ( _0266__X0 );
  assign _0419__X = ( _0419__X0 );
  assign _0418__X = ( _0418__X0 );
  assign _0417__X = ( _0417__X0 );
  assign _0416__X = ( _0416__X0 );
  assign _0415__X = ( _0415__X0 );
  assign _0414__X = ( _0414__X0 );
  assign _0413__X = ( _0413__X0 );
  assign _0412__X = ( _0412__X0 );
  assign _0411__X = ( _0411__X0 );
  assign _0410__X = ( _0410__X0 );
  assign _0409__X = ( _0409__X0 );
  assign _0408__X = ( _0408__X0 );
  assign _0407__X = ( _0407__X0 );
  assign _0406__X = ( _0406__X0 );
  assign _0405__X = ( _0405__X0 );
  assign _0404__X = ( _0404__X0 );
  assign _0403__X = ( _0403__X0 );
  assign _0402__X = ( _0402__X0 );
  assign _0401__X = ( _0401__X0 );
  assign _0400__X = ( _0400__X0 );
  assign _0399__X = ( _0399__X0 );
  assign _0398__X = ( _0398__X0 );
  assign _0397__X = ( _0397__X0 );
  assign _0396__X = ( _0396__X0 );
  assign _0395__X = ( _0395__X0 );
  assign _0394__X = ( _0394__X0 );
  assign _0393__X = ( _0393__X0 );
  assign _0392__X = ( _0392__X0 );
  assign _0391__X = ( _0391__X0 );
  assign _0390__X = ( _0390__X0 );
  assign _0389__X = ( _0389__X0 );
  assign _0388__X = ( _0388__X0 );
  assign _0387__X = ( _0387__X0 );
  assign _0386__X = ( _0386__X0 );
  assign _0385__X = ( _0385__X0 );
  assign _0383__X = ( _0383__X0 );
  assign _0382__X = ( _0382__X0 );
  assign _0381__X = ( _0381__X0 );
  assign _0380__X = ( _0380__X0 );
  assign _0379__X = ( _0379__X0 );
  assign _0378__X = ( _0378__X0 );
  assign _0377__X = ( _0377__X0 );
  assign _0376__X = ( _0376__X0 );
  assign _0375__X = ( _0375__X0 );
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_X = ( FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_X0 ) | ( FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_X1 );
  assign _0374__X = ( _0374__X0 );
  assign _0373__X = ( _0373__X0 );
  assign _0372__X = ( _0372__X0 );
  assign _0371__X = ( _0371__X0 );
  assign _0370__X = ( _0370__X0 );
  assign _0369__X = ( _0369__X0 );
  assign _0368__X = ( _0368__X0 );
  assign _0367__X = ( _0367__X0 );
  assign _0366__X = ( _0366__X0 );
  assign _0365__X = ( _0365__X0 );
  assign _0364__X = ( _0364__X0 );
  assign _0363__X = ( _0363__X0 );
  assign _0362__X = ( _0362__X0 );
  assign _0361__X = ( _0361__X0 );
  assign _0360__X = ( _0360__X0 );
  assign _0359__X = ( _0359__X0 );
  assign _0265__X = ( _0265__X0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_X = ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_X0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_X1 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X1 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X2 );
  assign _0264__X = ( _0264__X0 );
  assign and_137_cse_X = ( and_137_cse_X0 ) | ( and_137_cse_X1 ) | ( and_137_cse_X2 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_X = ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_X0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_X1 );
  assign _0263__X = ( _0263__X0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_X = ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_X0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_X1 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X = ( IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X1 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X2 );
  assign _0262__X = ( _0262__X0 );
  assign and_135_cse_X = ( and_135_cse_X0 ) | ( and_135_cse_X1 ) | ( and_135_cse_X2 ) | ( and_135_cse_X3 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_X = ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_X0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_X1 );
  assign _0261__X = ( _0261__X0 );
  assign _0260__X = ( _0260__X0 );
  assign _0213__X = ( _0213__X0 );
  assign _0212__X = ( _0212__X0 );
  assign _0259__X = ( _0259__X0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_X = ( IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_X0 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_X1 );
  assign _0258__X = ( _0258__X0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X = ( IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X0 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X1 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X2 );
  assign or_64_cse_X = ( or_64_cse_X0 ) | ( or_64_cse_X1 ) | ( or_64_cse_X2 );
  assign _0087__X = ( _0087__X0 );
  assign _0340__X = ( _0340__X0 );
  assign _0338__X = ( _0338__X0 );
  assign _0337__X = ( _0337__X0 );
  assign _0336__X = ( _0336__X0 );
  assign _0253__X = ( _0253__X0 ) | ( _0253__X1 ) | ( _0253__X2 );
  assign _0335__X = ( _0335__X0 );
  assign _0334__X = ( _0334__X0 );
  assign _0333__X = ( _0333__X0 );
  assign _0332__X = ( _0332__X0 );
  assign _0252__X = ( _0252__X0 );
  assign _0331__X = ( _0331__X0 ) | ( _0331__X1 );
  assign _0228__X = ( _0228__X0 ) | ( _0228__X1 ) | ( _0228__X2 ) | ( _0228__X3 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X3 );
  assign _0329__X = ( _0329__X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X3 );
  assign _0328__X = ( _0328__X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X3 );
  assign or_8_nl_X = ( or_8_nl_X0 ) | ( or_8_nl_X1 );
  assign _0327__X = ( _0327__X0 );
  assign _0249__X = ( _0249__X0 ) | ( _0249__X1 );
  assign _0326__X = ( _0326__X0 ) | ( _0326__X1 );
  assign _0227__X = ( _0227__X0 ) | ( _0227__X1 );
  assign not_tmp_57_X = ( not_tmp_57_X0 ) | ( not_tmp_57_X1 ) | ( not_tmp_57_X2 );
  assign _0325__X = ( _0325__X0 );
  assign _0245__X = ( _0245__X0 );
  assign _0322__X = ( _0322__X0 );
  assign and_dcpl_41_X = ( and_dcpl_41_X0 ) | ( and_dcpl_41_X1 ) | ( and_dcpl_41_X2 );
  assign and_dcpl_40_X = ( and_dcpl_40_X0 ) | ( and_dcpl_40_X1 );
  assign not_tmp_24_X = ( not_tmp_24_X0 ) | ( not_tmp_24_X1 ) | ( not_tmp_24_X2 );
  assign _0244__X = ( _0244__X0 );
  assign or_144_nl_X = ( or_144_nl_X0 ) | ( or_144_nl_X1 );
  assign _0318__X = ( _0318__X0 );
  assign _0317__X = ( _0317__X0 );
  assign and_dcpl_35_X = ( and_dcpl_35_X0 ) | ( and_dcpl_35_X1 ) | ( and_dcpl_35_X2 );
  assign _0099__X = ( _0099__X0 );
  assign nor_82_cse_X = ( nor_82_cse_X0 ) | ( nor_82_cse_X1 );
  assign _0240__X = ( _0240__X0 ) | ( _0240__X1 ) | ( _0240__X2 ) | ( _0240__X3 ) | ( _0240__X4 ) | ( _0240__X5 ) | ( _0240__X6 ) | ( _0240__X7 );
  assign _0183__X = ( _0183__X0 );
  assign _0182__X = ( _0182__X0 );
  assign _0608__X = ( _0608__X0 );
  assign or_tmp_94_X = ( or_tmp_94_X0 ) | ( or_tmp_94_X1 ) | ( or_tmp_94_X2 );
  assign _0607__X = ( _0607__X0 );
  assign nor_tmp_29_X = ( nor_tmp_29_X0 ) | ( nor_tmp_29_X1 ) | ( nor_tmp_29_X2 );
  assign _0606__X = ( _0606__X0 );
  assign _0003__X = ( _0003__X0 );
  assign _0002__X = ( _0002__X0 );
  assign _0181__X = ( _0181__X0 );
  assign _0604__X = ( _0604__X0 );
  assign _0600__X = ( _0600__X0 );
  assign _0599__X = ( _0599__X0 );
  assign _0384__X = ( _0384__X0 );
  assign _0597__X = ( _0597__X0 );
  assign _0595__X = ( _0595__X0 );
  assign _0593__X = ( _0593__X0 );
  assign _0591__X = ( _0591__X0 );
  assign _0180__X = ( _0180__X0 );
  assign mux_19_nl_X = ( mux_19_nl_X0 );
  assign _0179__X = ( _0179__X0 );
  assign _0178__X = ( _0178__X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X2 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X4 );
  assign _0589__X = ( _0589__X0 );
  assign _0588__X = ( _0588__X0 );
  assign _0586__X = ( _0586__X0 );
  assign _0585__X = ( _0585__X0 );
  assign _0218__X = ( _0218__X0 );
  assign _0235__X = ( _0235__X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X5 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X6 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X7 );
  assign mux_75_itm_X = ( mux_75_itm_X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X4 );
  assign mux_64_nl_X = ( mux_64_nl_X0 );
  assign _0098__X = ( _0098__X0 );
  assign mux_88_nl_X = ( mux_88_nl_X0 );
  assign nor_tmp_X = ( nor_tmp_X0 ) | ( nor_tmp_X1 );
  assign or_69_nl_X = ( or_69_nl_X0 ) | ( or_69_nl_X1 ) | ( or_69_nl_X2 ) | ( or_69_nl_X3 );
  assign main_stage_v_3_mx0c1_X = ( main_stage_v_3_mx0c1_X0 ) | ( main_stage_v_3_mx0c1_X1 );
  assign _0268__X = ( _0268__X0 );
  assign _0573__X = ( _0573__X0 );
  assign mux_21_nl_X = ( mux_21_nl_X0 );
  assign main_stage_v_2_mx0c1_X = ( main_stage_v_2_mx0c1_X0 ) | ( main_stage_v_2_mx0c1_X1 );
  assign main_stage_v_1_mx0c1_X = ( main_stage_v_1_mx0c1_X0 ) | ( main_stage_v_1_mx0c1_X1 );
  assign and_dcpl_25_X = ( and_dcpl_25_X0 ) | ( and_dcpl_25_X1 );
  assign _0564__X = ( _0564__X0 );
  assign _0561__X = ( _0561__X0 );
  assign _0113__X = ( _0113__X0 );
  assign _0560__X = ( _0560__X0 );
  assign _0109__X = ( _0109__X0 );
  assign _0107__X = ( _0107__X0 );
  assign _0558__X = ( _0558__X0 );
  assign nor_tmp_26_X = ( nor_tmp_26_X0 ) | ( nor_tmp_26_X1 ) | ( nor_tmp_26_X2 );
  assign _0557__X = ( _0557__X0 );
  assign _0556__X = ( _0556__X0 );
  assign or_dcpl_10_X = ( or_dcpl_10_X0 ) | ( or_dcpl_10_X1 ) | ( or_dcpl_10_X2 ) | ( or_dcpl_10_X3 );
  assign _0553__X = ( _0553__X0 );
  assign _0551__X = ( _0551__X0 );
  assign _0106__X = ( _0106__X0 );
  assign _0105__X = ( _0105__X0 );
  assign _0545__X = ( _0545__X0 ) | ( _0545__X1 );
  assign _0231__X = ( _0231__X0 );
  assign _0216__X = ( _0216__X0 );
  assign _0358__X = ( _0358__X0 );
  assign _0357__X = ( _0357__X0 );
  assign _0356__X = ( _0356__X0 );
  assign _0008__X = ( _0008__X0 );
  assign _0355__X = ( _0355__X0 );
  assign _0354__X = ( _0354__X0 );
  assign _0353__X = ( _0353__X0 );
  assign _0352__X = ( _0352__X0 );
  assign _0007__X = ( _0007__X0 );
  assign _0351__X = ( _0351__X0 );
  assign _0350__X = ( _0350__X0 );
  assign _0215__X = ( _0215__X0 );
  assign _0349__X = ( _0349__X0 ) | ( _0349__X1 );
  assign _0230__X = ( _0230__X0 );
  assign _0214__X = ( _0214__X0 );
  assign _0348__X = ( _0348__X0 ) | ( _0348__X1 );
  assign _0229__X = ( _0229__X0 );
  assign _0347__X = ( _0347__X0 );
  assign _0346__X = ( _0346__X0 );
  assign _0005__X = ( _0005__X0 );
  assign _0004__X = ( _0004__X0 );
  assign _0345__X = ( _0345__X0 );
  assign _0344__X = ( _0344__X0 );
  assign _0343__X = ( _0343__X0 );
  assign _0617__X = ( _0617__X0 );
  assign mux_76_nl_X = ( mux_76_nl_X0 );
  assign _0341__X = ( _0341__X0 );
  assign _0339__X = ( _0339__X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X3 );
  assign _0330__X = ( _0330__X0 );
  assign mux_66_nl_X = ( mux_66_nl_X0 );
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_X = ( IsNaN_6U_10U_land_lpi_1_dfm_4_X0 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_X1 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_X2 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_X3 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_X4 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_X5 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_X6 );
  assign _0484__X = ( _0484__X0 );
  assign _0006__X = ( _0006__X0 );
  assign _0324__X = ( _0324__X0 );
  assign mux_tmp_41_X = ( mux_tmp_41_X0 ) | ( mux_tmp_41_X1 );
  assign _0323__X = ( _0323__X0 );
  assign _0321__X = ( _0321__X0 );
  assign _0101__X = ( _0101__X0 );
  assign _0320__X = ( _0320__X0 );
  assign and_dcpl_22_X = ( and_dcpl_22_X0 ) | ( and_dcpl_22_X1 ) | ( and_dcpl_22_X2 ) | ( and_dcpl_22_X3 );
  assign _0319__X = ( _0319__X0 );
  assign or_27_cse_X = ( or_27_cse_X0 ) | ( or_27_cse_X1 ) | ( or_27_cse_X2 ) | ( or_27_cse_X3 );
  assign _0316__X = ( _0316__X0 );
  assign fangyuan31_X = ( fangyuan31_X0 );
  assign fangyuan30_X = ( fangyuan30_X0 );
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_X = ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X33 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X34 );
  assign FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_X = ( FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_X0 );
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_X = ( FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_X0 ) | ( FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_X1 );
  assign FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_X = ( FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_X0 );
  assign fangyuan29_X = ( fangyuan29_X0 );
  assign IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_X = ( IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_X0 ) | ( IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_X1 );
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_X = ( IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_X0 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_X1 );
  assign IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_X = ( IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_X0 ) | ( IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_X1 );
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X = ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X0 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X1 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X2 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X3 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X4 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X5 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X6 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X7 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X8 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X9 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X10 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X11 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X12 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X13 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X14 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X15 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X16 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X17 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X18 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X19 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X20 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X21 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X22 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X23 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X24 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X25 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X26 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X27 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X28 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X29 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X30 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X31 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X32 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X33 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X34 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X35 );
  assign io_read_cfg_precision_rsc_svs_st_6_X = ( io_read_cfg_precision_rsc_svs_st_6_X0 ) | ( io_read_cfg_precision_rsc_svs_st_6_X1 ) | ( io_read_cfg_precision_rsc_svs_st_6_X2 ) | ( io_read_cfg_precision_rsc_svs_st_6_X3 );
  assign IntSubExt_25U_25U_26U_o_acc_itm_2_X = ( IntSubExt_25U_25U_26U_o_acc_itm_2_X0 ) | ( IntSubExt_25U_25U_26U_o_acc_itm_2_X1 );
  assign cfg_mul_in_rsci_d_X = ( cfg_mul_in_rsci_d_X0 ) | ( cfg_mul_in_rsci_d_X1 );
  assign IntSubExt_33U_32U_34U_o_acc_nl_X = ( IntSubExt_33U_32U_34U_o_acc_nl_X0 ) | ( IntSubExt_33U_32U_34U_o_acc_nl_X1 );
  assign cfg_mul_in_1_sva_3_X = ( cfg_mul_in_1_sva_3_X0 ) | ( cfg_mul_in_1_sva_3_X1 ) | ( cfg_mul_in_1_sva_3_X2 );
  assign IntSubExt_25U_25U_26U_1_o_acc_itm_2_X = ( IntSubExt_25U_25U_26U_1_o_acc_itm_2_X0 ) | ( IntSubExt_25U_25U_26U_1_o_acc_itm_2_X1 );
  assign fangyuan28_X = ( fangyuan28_X0 );
  assign fangyuan27_X = ( fangyuan27_X0 );
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X = ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X33 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X34 );
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X = ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X0 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X1 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X2 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X3 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X4 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X5 );
  assign reg_IntShiftRightSat_50U_6U_16U_i_itm_X = ( reg_IntShiftRightSat_50U_6U_16U_i_itm_X0 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_itm_X1 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_itm_X2 );
  assign fangyuan26_X = ( fangyuan26_X0 );
  assign fangyuan25_X = ( fangyuan25_X0 );
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_X = ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X0 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X1 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X2 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X3 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X4 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X5 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X6 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X7 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X8 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X9 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X10 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X11 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X12 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X13 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X14 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X15 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X16 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X17 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X18 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X19 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X20 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X21 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X22 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X23 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X24 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X25 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X26 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X27 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X28 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X29 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X30 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X31 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X32 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X33 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X34 );
  assign fangyuan24_X = ( fangyuan24_X0 );
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_X = ( IntShiftRightSat_42U_6U_8U_i_sva_2_X0 ) | ( IntShiftRightSat_42U_6U_8U_i_sva_2_X1 ) | ( IntShiftRightSat_42U_6U_8U_i_sva_2_X2 ) | ( IntShiftRightSat_42U_6U_8U_i_sva_2_X3 );
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X = ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X0 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X1 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X2 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X3 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X4 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X5 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X6 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X7 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X8 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X9 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X10 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X11 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X12 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X13 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X14 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X15 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X16 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X17 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X18 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X19 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X20 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X21 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X22 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X23 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X24 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X25 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X26 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X27 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X28 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X29 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X30 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X31 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X32 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X33 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X34 );
  assign fangyuan23_X = ( fangyuan23_X0 );
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X = ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X0 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X1 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X2 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X3 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X4 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X5 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X6 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X7 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X8 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X9 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X10 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X11 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X12 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X13 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X14 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X15 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X16 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X17 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X18 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X19 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X20 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X21 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X22 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X23 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X24 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X25 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X26 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X27 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X28 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X29 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X30 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X31 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X32 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X33 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X34 );
  assign fangyuan22_X = ( fangyuan22_X0 );
  assign fangyuan21_X = ( fangyuan21_X0 );
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_X = ( IntShiftRightSat_42U_6U_8U_1_i_sva_2_X0 ) | ( IntShiftRightSat_42U_6U_8U_1_i_sva_2_X1 ) | ( IntShiftRightSat_42U_6U_8U_1_i_sva_2_X2 ) | ( IntShiftRightSat_42U_6U_8U_1_i_sva_2_X3 );
  assign fangyuan20_X = ( fangyuan20_X0 );
  assign fangyuan19_X = ( fangyuan19_X0 );
  assign fangyuan18_X = ( fangyuan18_X0 );
  assign fangyuan17_X = ( fangyuan17_X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_X0 );
  assign fangyuan16_X = ( fangyuan16_X0 );
  assign fangyuan15_X = ( fangyuan15_X0 );
  assign fangyuan14_X = ( fangyuan14_X0 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_X = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_X0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_X1 );
  assign fangyuan13_X = ( fangyuan13_X0 );
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X = ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X0 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X1 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X2 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X3 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X4 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X5 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X6 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X7 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X8 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X9 );
  assign fangyuan12_X = ( fangyuan12_X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X0 );
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_X = ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X0 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X1 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X2 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X3 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X4 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X5 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X6 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X7 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X8 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X9 );
  assign fangyuan11_X = ( fangyuan11_X0 );
  assign mux_84_tmp_X = ( mux_84_tmp_X0 ) | ( mux_84_tmp_X1 ) | ( mux_84_tmp_X2 ) | ( mux_84_tmp_X3 ) | ( mux_84_tmp_X4 ) | ( mux_84_tmp_X5 ) | ( mux_84_tmp_X6 ) | ( mux_84_tmp_X7 ) | ( mux_84_tmp_X8 ) | ( mux_84_tmp_X9 ) | ( mux_84_tmp_X10 ) | ( mux_84_tmp_X11 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_X1 );
  assign nor_dfs_X = ( nor_dfs_X0 ) | ( nor_dfs_X1 ) | ( nor_dfs_X2 ) | ( nor_dfs_X3 ) | ( nor_dfs_X4 ) | ( nor_dfs_X5 ) | ( nor_dfs_X6 ) | ( nor_dfs_X7 ) | ( nor_dfs_X8 ) | ( nor_dfs_X9 ) | ( nor_dfs_X10 ) | ( nor_dfs_X11 ) | ( nor_dfs_X12 ) | ( nor_dfs_X13 ) | ( nor_dfs_X14 ) | ( nor_dfs_X15 ) | ( nor_dfs_X16 ) | ( nor_dfs_X17 );
  assign equal_tmp_2_X = ( equal_tmp_2_X0 ) | ( equal_tmp_2_X1 ) | ( equal_tmp_2_X2 ) | ( equal_tmp_2_X3 ) | ( equal_tmp_2_X4 ) | ( equal_tmp_2_X5 ) | ( equal_tmp_2_X6 ) | ( equal_tmp_2_X7 ) | ( equal_tmp_2_X8 ) | ( equal_tmp_2_X9 ) | ( equal_tmp_2_X10 ) | ( equal_tmp_2_X11 ) | ( equal_tmp_2_X12 ) | ( equal_tmp_2_X13 ) | ( equal_tmp_2_X14 ) | ( equal_tmp_2_X15 ) | ( equal_tmp_2_X16 ) | ( equal_tmp_2_X17 ) | ( equal_tmp_2_X18 ) | ( equal_tmp_2_X19 ) | ( equal_tmp_2_X20 );
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_4_X = ( IntShiftRightSat_50U_6U_16U_o_15_sva_4_X0 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_4_X1 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_X = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_X0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_X1 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X1 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X2 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X3 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X4 );
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_4_X = ( IntShiftRightSat_50U_6U_16U_o_0_sva_4_X0 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_4_X1 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_4_X2 );
  assign _0315__X = ( _0315__X0 );
  assign _0314__X = ( _0314__X0 );
  assign nor_tmp_43_X = ( nor_tmp_43_X0 ) | ( nor_tmp_43_X1 ) | ( nor_tmp_43_X2 ) | ( nor_tmp_43_X3 ) | ( nor_tmp_43_X4 ) | ( nor_tmp_43_X5 ) | ( nor_tmp_43_X6 ) | ( nor_tmp_43_X7 ) | ( nor_tmp_43_X8 ) | ( nor_tmp_43_X9 ) | ( nor_tmp_43_X10 ) | ( nor_tmp_43_X11 ) | ( nor_tmp_43_X12 ) | ( nor_tmp_43_X13 ) | ( nor_tmp_43_X14 ) | ( nor_tmp_43_X15 ) | ( nor_tmp_43_X16 ) | ( nor_tmp_43_X17 ) | ( nor_tmp_43_X18 ) | ( nor_tmp_43_X19 ) | ( nor_tmp_43_X20 ) | ( nor_tmp_43_X21 ) | ( nor_tmp_43_X22 ) | ( nor_tmp_43_X23 ) | ( nor_tmp_43_X24 );
  assign _0311__X = ( _0311__X0 );
  assign and_86_tmp_X = ( and_86_tmp_X0 ) | ( and_86_tmp_X1 );
  assign _0603__X = ( _0603__X0 ) | ( _0603__X1 );
  assign _0594__X = ( _0594__X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X2 );
  assign _0236__X = ( _0236__X0 );
  assign _0307__X = ( _0307__X0 );
  assign nor_10_cse_X = ( nor_10_cse_X0 ) | ( nor_10_cse_X1 ) | ( nor_10_cse_X2 ) | ( nor_10_cse_X3 ) | ( nor_10_cse_X4 ) | ( nor_10_cse_X5 ) | ( nor_10_cse_X6 ) | ( nor_10_cse_X7 ) | ( nor_10_cse_X8 ) | ( nor_10_cse_X9 ) | ( nor_10_cse_X10 ) | ( nor_10_cse_X11 );
  assign _0177__X = ( _0177__X0 );
  assign _0306__X = ( _0306__X0 );
  assign _0176__X = ( _0176__X0 );
  assign _0175__X = ( _0175__X0 );
  assign _0305__X = ( _0305__X0 );
  assign and_146_nl_X = ( and_146_nl_X0 ) | ( and_146_nl_X1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X5 );
  assign _0174__X = ( _0174__X0 );
  assign _0223__X = ( _0223__X0 );
  assign _0173__X = ( _0173__X0 );
  assign _0222__X = ( _0222__X0 );
  assign _0304__X = ( _0304__X0 );
  assign _0303__X = ( _0303__X0 );
  assign _0302__X = ( _0302__X0 );
  assign _0169__X = ( _0169__X0 );
  assign _0580__X = ( _0580__X0 );
  assign _0299__X = ( _0299__X0 );
  assign _0165__X = ( _0165__X0 ) | ( _0165__X1 );
  assign _0166__X = ( _0166__X0 );
  assign _0579__X = ( _0579__X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X5 );
  assign _0298__X = ( _0298__X0 ) | ( _0298__X1 ) | ( _0298__X2 );
  assign FpMantDecShiftRight_10U_6U_10U_least_mask_sva_X = ( FpMantDecShiftRight_10U_6U_10U_least_mask_sva_X0 );
  assign mux_69_nl_X = ( mux_69_nl_X0 );
  assign mux_67_nl_X = ( mux_67_nl_X0 );
  assign _0243__X = ( _0243__X0 );
  assign _0297__X = ( _0297__X0 );
  assign _0159__X = ( _0159__X0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X4 );
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X = ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X0 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X1 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X2 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X3 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X4 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X5 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X6 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X7 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X8 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X9 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X10 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X11 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X12 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X13 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X14 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X15 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X16 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X17 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X18 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X19 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X20 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X21 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X22 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X23 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X24 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X25 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X26 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X27 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X28 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X29 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X30 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X31 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X32 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X33 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X34 );
  assign _0296__X = ( _0296__X0 );
  assign _0295__X = ( _0295__X0 );
  assign mux_62_nl_X = ( mux_62_nl_X0 );
  assign _0155__X = ( _0155__X0 );
  assign _0154__X = ( _0154__X0 );
  assign mux_60_nl_X = ( mux_60_nl_X0 );
  assign mux_56_nl_X = ( mux_56_nl_X0 );
  assign _0150__X = ( _0150__X0 );
  assign _0149__X = ( _0149__X0 );
  assign _0148__X = ( _0148__X0 );
  assign _0293__X = ( _0293__X0 );
  assign _0146__X = ( _0146__X0 );
  assign _0292__X = ( _0292__X0 );
  assign _0145__X = ( _0145__X0 );
  assign _0144__X = ( _0144__X0 );
  assign _0291__X = ( _0291__X0 ) | ( _0291__X1 );
  assign _0143__X = ( _0143__X0 );
  assign _0242__X = ( _0242__X0 ) | ( _0242__X1 ) | ( _0242__X2 );
  assign mux_48_nl_X = ( mux_48_nl_X0 );
  assign _0141__X = ( _0141__X0 );
  assign _0290__X = ( _0290__X0 ) | ( _0290__X1 );
  assign _0140__X = ( _0140__X0 );
  assign _0289__X = ( _0289__X0 );
  assign mux_42_nl_X = ( mux_42_nl_X0 );
  assign mux_41_nl_X = ( mux_41_nl_X0 );
  assign _0137__X = ( _0137__X0 ) | ( _0137__X1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_X0 );
  assign _0575__X = ( _0575__X0 );
  assign _0134__X = ( _0134__X0 );
  assign _0574__X = ( _0574__X0 );
  assign _0132__X = ( _0132__X0 );
  assign _0130__X = ( _0130__X0 );
  assign _0129__X = ( _0129__X0 );
  assign mux_85_nl_X = ( mux_85_nl_X0 );
  assign _0127__X = ( _0127__X0 );
  assign _0126__X = ( _0126__X0 );
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X = ( IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X0 ) | ( IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X1 ) | ( IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X2 ) | ( IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X3 );
  assign and_dcpl_52_X = ( and_dcpl_52_X0 ) | ( and_dcpl_52_X1 ) | ( and_dcpl_52_X2 );
  assign mux_24_nl_X = ( mux_24_nl_X0 );
  assign _0285__X = ( _0285__X0 );
  assign mux_18_nl_X = ( mux_18_nl_X0 );
  assign _0122__X = ( _0122__X0 ) | ( _0122__X1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_X0 );
  assign _0567__X = ( _0567__X0 );
  assign mux_15_nl_X = ( mux_15_nl_X0 );
  assign mux_12_nl_X = ( mux_12_nl_X0 );
  assign mux_10_nl_X = ( mux_10_nl_X0 );
  assign mux_8_nl_X = ( mux_8_nl_X0 );
  assign _0566__X = ( _0566__X0 );
  assign chn_data_in_rsci_ld_core_psct_mx0c0_X = ( chn_data_in_rsci_ld_core_psct_mx0c0_X0 ) | ( chn_data_in_rsci_ld_core_psct_mx0c0_X1 );
  assign _0256__X = ( _0256__X0 ) | ( _0256__X1 ) | ( _0256__X2 ) | ( _0256__X3 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X = ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X1 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X3 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_X = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_X0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_X1 );
  assign _0112__X = ( _0112__X0 );
  assign _0251__X = ( _0251__X0 ) | ( _0251__X1 ) | ( _0251__X2 ) | ( _0251__X3 ) | ( _0251__X4 ) | ( _0251__X5 );
  assign _0248__X = ( _0248__X0 ) | ( _0248__X1 ) | ( _0248__X2 ) | ( _0248__X3 );
  assign _0111__X = ( _0111__X0 ) | ( _0111__X1 );
  assign _0110__X = ( _0110__X0 );
  assign _0278__X = ( _0278__X0 ) | ( _0278__X1 ) | ( _0278__X2 );
  assign fsm_output_X = ( fsm_output_X0 ) | ( fsm_output_X1 ) | ( fsm_output_X2 ) | ( fsm_output_X3 ) | ( fsm_output_X4 );
  assign main_stage_en_1_X = ( main_stage_en_1_X0 ) | ( main_stage_en_1_X1 ) | ( main_stage_en_1_X2 ) | ( main_stage_en_1_X3 ) | ( main_stage_en_1_X4 );
  assign _0277__X = ( _0277__X0 );
  assign _0238__X = ( _0238__X0 ) | ( _0238__X1 ) | ( _0238__X2 ) | ( _0238__X3 ) | ( _0238__X4 );
  assign and_dcpl_9_X = ( and_dcpl_9_X0 ) | ( and_dcpl_9_X1 );
  assign _0276__X = ( _0276__X0 );
  assign or_7_cse_X = ( or_7_cse_X0 ) | ( or_7_cse_X1 ) | ( or_7_cse_X2 );
  assign _0108__X = ( _0108__X0 ) | ( _0108__X1 );
  assign or_16_cse_X = ( or_16_cse_X0 ) | ( or_16_cse_X1 ) | ( or_16_cse_X2 ) | ( or_16_cse_X3 ) | ( or_16_cse_X4 ) | ( or_16_cse_X5 ) | ( or_16_cse_X6 );
  assign or_28_cse_X = ( or_28_cse_X0 ) | ( or_28_cse_X1 ) | ( or_28_cse_X2 ) | ( or_28_cse_X3 ) | ( or_28_cse_X4 ) | ( or_28_cse_X5 ) | ( or_28_cse_X6 ) | ( or_28_cse_X7 ) | ( or_28_cse_X8 );
  assign or_209_cse_X = ( or_209_cse_X0 ) | ( or_209_cse_X1 );
  assign _0273__X = ( _0273__X0 );
  assign main_stage_v_3_X = ( main_stage_v_3_X0 ) | ( main_stage_v_3_X1 ) | ( main_stage_v_3_X2 ) | ( main_stage_v_3_X3 ) | ( main_stage_v_3_X4 ) | ( main_stage_v_3_X5 ) | ( main_stage_v_3_X6 ) | ( main_stage_v_3_X7 ) | ( main_stage_v_3_X8 );
  assign _0104__X = ( _0104__X0 );
  assign and_dcpl_15_X = ( and_dcpl_15_X0 ) | ( and_dcpl_15_X1 );
  assign cfg_precision_rsci_d_X = ( cfg_precision_rsci_d_X0 ) | ( cfg_precision_rsci_d_X1 ) | ( cfg_precision_rsci_d_X2 ) | ( cfg_precision_rsci_d_X3 ) | ( cfg_precision_rsci_d_X4 );
  assign chn_data_out_rsci_bawt_X = ( chn_data_out_rsci_bawt_X0 ) | ( chn_data_out_rsci_bawt_X1 ) | ( chn_data_out_rsci_bawt_X2 ) | ( chn_data_out_rsci_bawt_X3 ) | ( chn_data_out_rsci_bawt_X4 ) | ( chn_data_out_rsci_bawt_X5 ) | ( chn_data_out_rsci_bawt_X6 ) | ( chn_data_out_rsci_bawt_X7 ) | ( chn_data_out_rsci_bawt_X8 ) | ( chn_data_out_rsci_bawt_X9 ) | ( chn_data_out_rsci_bawt_X10 ) | ( chn_data_out_rsci_bawt_X11 ) | ( chn_data_out_rsci_bawt_X12 ) | ( chn_data_out_rsci_bawt_X13 ) | ( chn_data_out_rsci_bawt_X14 ) | ( chn_data_out_rsci_bawt_X15 ) | ( chn_data_out_rsci_bawt_X16 ) | ( chn_data_out_rsci_bawt_X17 ) | ( chn_data_out_rsci_bawt_X18 ) | ( chn_data_out_rsci_bawt_X19 );
  assign FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_X = ( FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_X0 ) | ( FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_X1 );
  assign i_data_sva_1_16_0_1_X = ( i_data_sva_1_16_0_1_X0 ) | ( i_data_sva_1_16_0_1_X1 ) | ( i_data_sva_1_16_0_1_X2 ) | ( i_data_sva_1_16_0_1_X3 ) | ( i_data_sva_1_16_0_1_X4 ) | ( i_data_sva_1_16_0_1_X5 );
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X = ( FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X0 ) | ( FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X1 );
  assign i_data_sva_2_14_0_1_X = ( i_data_sva_2_14_0_1_X0 ) | ( i_data_sva_2_14_0_1_X1 ) | ( i_data_sva_2_14_0_1_X2 ) | ( i_data_sva_2_14_0_1_X3 );
  assign _0548__X = ( _0548__X0 );
  assign FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_X = ( FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_X0 ) | ( FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_X1 );
  assign _0269__X = ( _0269__X0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X = ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X3 );
  assign _0544__X = ( _0544__X0 );
  assign _0482__X = ( _0482__X0 );
  assign _0420__X = ( _0420__X0 );
  assign chn_data_in_rsci_bawt_X = ( chn_data_in_rsci_bawt_X0 ) | ( chn_data_in_rsci_bawt_X1 ) | ( chn_data_in_rsci_bawt_X2 ) | ( chn_data_in_rsci_bawt_X3 ) | ( chn_data_in_rsci_bawt_X4 ) | ( chn_data_in_rsci_bawt_X5 ) | ( chn_data_in_rsci_bawt_X6 );
  assign mux_78_nl_X = ( mux_78_nl_X0 );
  assign _0255__X = ( _0255__X0 );
  assign _0342__X = ( _0342__X0 ) | ( _0342__X1 );
  assign _0254__X = ( _0254__X0 ) | ( _0254__X1 ) | ( _0254__X2 ) | ( _0254__X3 );
  assign mux_72_nl_X = ( mux_72_nl_X0 );
  assign mux_70_nl_X = ( mux_70_nl_X0 );
  assign _0250__X = ( _0250__X0 );
  assign or_tmp_39_X = ( or_tmp_39_X0 ) | ( or_tmp_39_X1 );
  assign _0247__X = ( _0247__X0 );
  assign _0103__X = ( _0103__X0 );
  assign _0102__X = ( _0102__X0 );
  assign main_stage_v_2_X = ( main_stage_v_2_X0 ) | ( main_stage_v_2_X1 ) | ( main_stage_v_2_X2 ) | ( main_stage_v_2_X3 ) | ( main_stage_v_2_X4 ) | ( main_stage_v_2_X5 ) | ( main_stage_v_2_X6 ) | ( main_stage_v_2_X7 ) | ( main_stage_v_2_X8 ) | ( main_stage_v_2_X9 ) | ( main_stage_v_2_X10 ) | ( main_stage_v_2_X11 ) | ( main_stage_v_2_X12 ) | ( main_stage_v_2_X13 ) | ( main_stage_v_2_X14 ) | ( main_stage_v_2_X15 ) | ( main_stage_v_2_X16 ) | ( main_stage_v_2_X17 ) | ( main_stage_v_2_X18 ) | ( main_stage_v_2_X19 ) | ( main_stage_v_2_X20 );
  assign _0246__X = ( _0246__X0 );
  assign mux_57_nl_X = ( mux_57_nl_X0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_X = ( IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_X0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_X1 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_X = ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_X0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_X1 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X = ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X1 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X3 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_X = ( IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_X0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_X1 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_X = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_X0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_X1 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_X = ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_X0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_X1 );
  assign mux_52_nl_X = ( mux_52_nl_X0 );
  assign mux_39_nl_X = ( mux_39_nl_X0 );
  assign nor_tmp_42_X = ( nor_tmp_42_X0 ) | ( nor_tmp_42_X1 ) | ( nor_tmp_42_X2 ) | ( nor_tmp_42_X3 ) | ( nor_tmp_42_X4 ) | ( nor_tmp_42_X5 ) | ( nor_tmp_42_X6 ) | ( nor_tmp_42_X7 ) | ( nor_tmp_42_X8 ) | ( nor_tmp_42_X9 ) | ( nor_tmp_42_X10 ) | ( nor_tmp_42_X11 ) | ( nor_tmp_42_X12 ) | ( nor_tmp_42_X13 ) | ( nor_tmp_42_X14 ) | ( nor_tmp_42_X15 ) | ( nor_tmp_42_X16 );
  assign reg_chn_data_out_rsci_ld_core_psct_cse_X = ( reg_chn_data_out_rsci_ld_core_psct_cse_X0 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X1 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X2 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X3 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X4 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X5 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X6 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X7 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X8 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X9 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X10 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X11 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X12 );
  assign mux_33_nl_X = ( mux_33_nl_X0 );
  assign _0100__X = ( _0100__X0 ) | ( _0100__X1 ) | ( _0100__X2 ) | ( _0100__X3 ) | ( _0100__X4 ) | ( _0100__X5 ) | ( _0100__X6 ) | ( _0100__X7 ) | ( _0100__X8 ) | ( _0100__X9 ) | ( _0100__X10 ) | ( _0100__X11 ) | ( _0100__X12 ) | ( _0100__X13 ) | ( _0100__X14 ) | ( _0100__X15 ) | ( _0100__X16 ) | ( _0100__X17 ) | ( _0100__X18 ) | ( _0100__X19 ) | ( _0100__X20 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X5 );
  assign io_read_cfg_precision_rsc_svs_st_5_X = ( io_read_cfg_precision_rsc_svs_st_5_X0 ) | ( io_read_cfg_precision_rsc_svs_st_5_X1 ) | ( io_read_cfg_precision_rsc_svs_st_5_X2 ) | ( io_read_cfg_precision_rsc_svs_st_5_X3 ) | ( io_read_cfg_precision_rsc_svs_st_5_X4 ) | ( io_read_cfg_precision_rsc_svs_st_5_X5 ) | ( io_read_cfg_precision_rsc_svs_st_5_X6 ) | ( io_read_cfg_precision_rsc_svs_st_5_X7 ) | ( io_read_cfg_precision_rsc_svs_st_5_X8 ) | ( io_read_cfg_precision_rsc_svs_st_5_X9 ) | ( io_read_cfg_precision_rsc_svs_st_5_X10 ) | ( io_read_cfg_precision_rsc_svs_st_5_X11 ) | ( io_read_cfg_precision_rsc_svs_st_5_X12 );
  assign io_read_cfg_precision_rsc_svs_st_4_X = ( io_read_cfg_precision_rsc_svs_st_4_X0 ) | ( io_read_cfg_precision_rsc_svs_st_4_X1 ) | ( io_read_cfg_precision_rsc_svs_st_4_X2 ) | ( io_read_cfg_precision_rsc_svs_st_4_X3 ) | ( io_read_cfg_precision_rsc_svs_st_4_X4 ) | ( io_read_cfg_precision_rsc_svs_st_4_X5 ) | ( io_read_cfg_precision_rsc_svs_st_4_X6 ) | ( io_read_cfg_precision_rsc_svs_st_4_X7 ) | ( io_read_cfg_precision_rsc_svs_st_4_X8 ) | ( io_read_cfg_precision_rsc_svs_st_4_X9 ) | ( io_read_cfg_precision_rsc_svs_st_4_X10 ) | ( io_read_cfg_precision_rsc_svs_st_4_X11 ) | ( io_read_cfg_precision_rsc_svs_st_4_X12 ) | ( io_read_cfg_precision_rsc_svs_st_4_X13 ) | ( io_read_cfg_precision_rsc_svs_st_4_X14 ) | ( io_read_cfg_precision_rsc_svs_st_4_X15 ) | ( io_read_cfg_precision_rsc_svs_st_4_X16 ) | ( io_read_cfg_precision_rsc_svs_st_4_X17 ) | ( io_read_cfg_precision_rsc_svs_st_4_X18 ) | ( io_read_cfg_precision_rsc_svs_st_4_X19 ) | ( io_read_cfg_precision_rsc_svs_st_4_X20 );
  assign and_70_cse_X = ( and_70_cse_X0 ) | ( and_70_cse_X1 ) | ( and_70_cse_X2 );
  assign _0241__X = ( _0241__X0 );
  assign main_stage_v_1_X = ( main_stage_v_1_X0 ) | ( main_stage_v_1_X1 ) | ( main_stage_v_1_X2 ) | ( main_stage_v_1_X3 ) | ( main_stage_v_1_X4 ) | ( main_stage_v_1_X5 ) | ( main_stage_v_1_X6 ) | ( main_stage_v_1_X7 ) | ( main_stage_v_1_X8 ) | ( main_stage_v_1_X9 ) | ( main_stage_v_1_X10 ) | ( main_stage_v_1_X11 ) | ( main_stage_v_1_X12 ) | ( main_stage_v_1_X13 ) | ( main_stage_v_1_X14 ) | ( main_stage_v_1_X15 ) | ( main_stage_v_1_X16 ) | ( main_stage_v_1_X17 ) | ( main_stage_v_1_X18 );
  assign or_2_cse_X = ( or_2_cse_X0 ) | ( or_2_cse_X1 ) | ( or_2_cse_X2 ) | ( or_2_cse_X3 ) | ( or_2_cse_X4 ) | ( or_2_cse_X5 ) | ( or_2_cse_X6 ) | ( or_2_cse_X7 ) | ( or_2_cse_X8 ) | ( or_2_cse_X9 ) | ( or_2_cse_X10 ) | ( or_2_cse_X11 ) | ( or_2_cse_X12 ) | ( or_2_cse_X13 ) | ( or_2_cse_X14 ) | ( or_2_cse_X15 ) | ( or_2_cse_X16 ) | ( or_2_cse_X17 ) | ( or_2_cse_X18 ) | ( or_2_cse_X19 ) | ( or_2_cse_X20 ) | ( or_2_cse_X21 ) | ( or_2_cse_X22 ) | ( or_2_cse_X23 ) | ( or_2_cse_X24 ) | ( or_2_cse_X25 ) | ( or_2_cse_X26 ) | ( or_2_cse_X27 ) | ( or_2_cse_X28 ) | ( or_2_cse_X29 ) | ( or_2_cse_X30 ) | ( or_2_cse_X31 ) | ( or_2_cse_X32 ) | ( or_2_cse_X33 ) | ( or_2_cse_X34 ) | ( or_2_cse_X35 ) | ( or_2_cse_X36 ) | ( or_2_cse_X37 ) | ( or_2_cse_X38 ) | ( or_2_cse_X39 ) | ( or_2_cse_X40 ) | ( or_2_cse_X41 );
  assign _0239__X = ( _0239__X0 );
  assign core_wen_X = ( core_wen_X0 ) | ( core_wen_X1 ) | ( core_wen_X2 ) | ( core_wen_X3 ) | ( core_wen_X4 ) | ( core_wen_X5 ) | ( core_wen_X6 ) | ( core_wen_X7 ) | ( core_wen_X8 ) | ( core_wen_X9 ) | ( core_wen_X10 ) | ( core_wen_X11 ) | ( core_wen_X12 ) | ( core_wen_X13 ) | ( core_wen_X14 ) | ( core_wen_X15 ) | ( core_wen_X16 ) | ( core_wen_X17 ) | ( core_wen_X18 ) | ( core_wen_X19 ) | ( core_wen_X20 ) | ( core_wen_X21 ) | ( core_wen_X22 ) | ( core_wen_X23 ) | ( core_wen_X24 );
  assign fangyuan10_X = ( fangyuan10_X0 );
  assign fangyuan9_X = ( fangyuan9_X0 );
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_X = ( IntShiftRightSat_50U_6U_16U_o_0_sva_3_X0 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_3_X1 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_3_X2 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_3_X3 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X1 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X2 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X3 );
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_X = ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_X0 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_X1 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_X2 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_X3 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_X4 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_X5 );
  assign fangyuan8_X = ( fangyuan8_X0 );
  assign fangyuan7_X = ( fangyuan7_X0 );
  assign fangyuan6_X = ( fangyuan6_X0 );
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_X = ( IntShiftRightSat_42U_6U_8U_o_0_sva_X0 ) | ( IntShiftRightSat_42U_6U_8U_o_0_sva_X1 ) | ( IntShiftRightSat_42U_6U_8U_o_0_sva_X2 ) | ( IntShiftRightSat_42U_6U_8U_o_0_sva_X3 );
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_X = ( IntShiftRightSat_42U_6U_8U_o_6_1_sva_X0 ) | ( IntShiftRightSat_42U_6U_8U_o_6_1_sva_X1 ) | ( IntShiftRightSat_42U_6U_8U_o_6_1_sva_X2 ) | ( IntShiftRightSat_42U_6U_8U_o_6_1_sva_X3 );
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_X = ( IntShiftRightSat_42U_6U_8U_o_7_sva_X0 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X1 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X2 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X3 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X4 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X5 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X6 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X7 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X8 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X9 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X10 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X11 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X12 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X13 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X14 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X15 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X16 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X17 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X18 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X19 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X20 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X21 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X22 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X23 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X24 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X25 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X26 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X27 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X28 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X29 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X30 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X31 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X32 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X33 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X34 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X35 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X36 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X37 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X38 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X39 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X1 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X2 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X3 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X4 );
  assign FpMantDecShiftRight_10U_6U_10U_carry_and_nl_X = ( FpMantDecShiftRight_10U_6U_10U_carry_and_nl_X0 );
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_X = ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_X0 ) | ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_X1 );
  assign _0565__X = ( _0565__X0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_nl_X = ( IntShiftRight_50U_6U_16U_obits_fixed_and_nl_X0 );
  assign fangyuan5_X = ( fangyuan5_X0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X = ( IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_and_nl_X = ( IntShiftRight_42U_6U_8U_obits_fixed_and_nl_X0 );
  assign fangyuan4_X = ( fangyuan4_X0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X = ( IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_X = ( IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_X0 );
  assign fangyuan3_X = ( fangyuan3_X0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X = ( IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 );
  assign _0211__X = ( _0211__X0 );
  assign fangyuan2_X = ( fangyuan2_X0 );
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_X = ( IntShiftRightSat_42U_6U_8U_1_o_0_sva_X0 ) | ( IntShiftRightSat_42U_6U_8U_1_o_0_sva_X1 ) | ( IntShiftRightSat_42U_6U_8U_1_o_0_sva_X2 ) | ( IntShiftRightSat_42U_6U_8U_1_o_0_sva_X3 );
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X = ( IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X0 ) | ( IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X1 ) | ( IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X2 ) | ( IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X3 );
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_X = ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X0 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X1 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X2 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X3 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X4 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X5 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X6 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X7 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X8 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X9 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X10 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X11 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X12 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X13 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X14 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X15 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X16 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X17 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X18 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X19 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X20 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X21 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X22 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X23 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X24 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X25 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X26 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X27 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X28 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X29 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X30 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X31 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X32 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X33 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X34 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X35 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X36 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X37 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X38 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X39 );
  assign chn_data_in_rsci_d_mxwt_X = ( chn_data_in_rsci_d_mxwt_X0 ) | ( chn_data_in_rsci_d_mxwt_X1 ) | ( chn_data_in_rsci_d_mxwt_X2 ) | ( chn_data_in_rsci_d_mxwt_X3 ) | ( chn_data_in_rsci_d_mxwt_X4 ) | ( chn_data_in_rsci_d_mxwt_X5 ) | ( chn_data_in_rsci_d_mxwt_X6 ) | ( chn_data_in_rsci_d_mxwt_X7 );
  assign fangyuan1_X = ( fangyuan1_X0 );
  assign _0257__X = ( _0257__X0 );
  assign fangyuan0_X = ( fangyuan0_X0 );
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X = ( nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X0 ) | ( nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X1 ) | ( nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X2 ) | ( nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X3 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X5 );
  assign chn_data_out_rsci_oswt_unreg_X = ( chn_data_out_rsci_oswt_unreg_X0 );
  assign chn_data_out_rsc_z_X = ( chn_data_out_rsc_z_X0 );
  assign chn_data_out_rsc_lz_X = ( chn_data_out_rsc_lz_X0 );
  assign chn_data_in_rsci_oswt_unreg_X = ( chn_data_in_rsci_oswt_unreg_X0 );
  assign chn_data_in_rsc_lz_X = ( chn_data_in_rsc_lz_X0 );
  assign cfg_truncate_rsc_z_R = ( cfg_truncate_rsc_z_X0 & cfg_truncate_rsc_z_R0 );
  assign cfg_precision_rsc_z_R = ( cfg_precision_rsc_z_X0 & cfg_precision_rsc_z_R0 );
  assign cfg_mul_in_rsc_z_R = ( cfg_mul_in_rsc_z_X0 & cfg_mul_in_rsc_z_R0 );
  assign cfg_alu_in_rsc_z_R = ( cfg_alu_in_rsc_z_X0 & cfg_alu_in_rsc_z_R0 );
  assign chn_data_out_rsci_wen_comp_R = ( chn_data_out_rsci_wen_comp_X0 & chn_data_out_rsci_wen_comp_R0 );
  assign chn_data_in_rsci_wen_comp_R = ( chn_data_in_rsci_wen_comp_X0 & chn_data_in_rsci_wen_comp_R0 );
  assign chn_data_out_rsci_oswt_R = ( chn_data_out_rsci_oswt_X0 & chn_data_out_rsci_oswt_R0 );
  assign chn_data_out_rsc_vz_R = ( chn_data_out_rsc_vz_X0 & chn_data_out_rsc_vz_R0 );
  assign nvdla_core_rstn_R = ( nvdla_core_rstn_X0 & nvdla_core_rstn_R0 ) | ( nvdla_core_rstn_X1 & nvdla_core_rstn_R1 ) | ( nvdla_core_rstn_X2 & nvdla_core_rstn_R2 ) | ( nvdla_core_rstn_X3 & nvdla_core_rstn_R3 );
  assign core_wten_R = ( core_wten_X0 & core_wten_R0 ) | ( core_wten_X1 & core_wten_R1 );
  assign chn_data_in_rsci_oswt_R = ( chn_data_in_rsci_oswt_X0 & chn_data_in_rsci_oswt_R0 );
  assign chn_data_in_rsc_z_R = ( chn_data_in_rsc_z_X0 & chn_data_in_rsc_z_R0 );
  assign chn_data_in_rsc_vz_R = ( chn_data_in_rsc_vz_X0 & chn_data_in_rsc_vz_R0 );
  assign nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_R = ( nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_X0 & nl_FpMantDecShiftRight_10U_6U_10U_guard_mask_lshift_rg_s_R0 );
  assign fangyuan42_R = ( fangyuan42_X0 & fangyuan42_R0 );
  assign fangyuan41_R = ( fangyuan41_X0 & fangyuan41_R0 );
  assign fangyuan40_R = ( fangyuan40_X0 & fangyuan40_R0 );
  assign fangyuan39_R = ( fangyuan39_X0 & fangyuan39_R0 );
  assign fangyuan38_R = ( fangyuan38_X0 & fangyuan38_R0 );
  assign fangyuan37_R = ( fangyuan37_X0 & fangyuan37_R0 );
  assign cfg_alu_in_rsci_d_R = ( cfg_alu_in_rsci_d_X0 & cfg_alu_in_rsci_d_R0 ) | ( cfg_alu_in_rsci_d_X1 & cfg_alu_in_rsci_d_R1 ) | ( cfg_alu_in_rsci_d_X2 & cfg_alu_in_rsci_d_R2 ) | ( cfg_alu_in_rsci_d_X3 & cfg_alu_in_rsci_d_R3 ) | ( cfg_alu_in_rsci_d_X4 & cfg_alu_in_rsci_d_R4 ) | ( cfg_alu_in_rsci_d_X5 & cfg_alu_in_rsci_d_R5 ) | ( cfg_alu_in_rsci_d_X6 & cfg_alu_in_rsci_d_R6 );
  assign chn_data_out_rsci_iswt0_R = ( chn_data_out_rsci_iswt0_X0 & chn_data_out_rsci_iswt0_R0 ) | ( chn_data_out_rsci_iswt0_X1 & chn_data_out_rsci_iswt0_R1 );
  assign chn_data_in_rsci_iswt0_R = ( chn_data_in_rsci_iswt0_X0 & chn_data_in_rsci_iswt0_R0 ) | ( chn_data_in_rsci_iswt0_X1 & chn_data_in_rsci_iswt0_R1 );
  assign _0279__R = ( _0279__X0 & _0279__R0 );
  assign chn_data_in_rsci_ld_core_psct_R = ( chn_data_in_rsci_ld_core_psct_X0 & chn_data_in_rsci_ld_core_psct_R0 ) | ( chn_data_in_rsci_ld_core_psct_X1 & chn_data_in_rsci_ld_core_psct_R1 );
  assign _0114__R = ( _0114__X0 & _0114__R0 );
  assign chn_data_out_rsci_d_17_R = ( chn_data_out_rsci_d_17_X0 & chn_data_out_rsci_d_17_R0 ) | ( chn_data_out_rsci_d_17_X1 & chn_data_out_rsci_d_17_R1 ) | ( chn_data_out_rsci_d_17_X2 & chn_data_out_rsci_d_17_R2 );
  assign _0281__R = ( _0281__X0 & _0281__R0 );
  assign chn_data_out_rsci_d_16_R = ( chn_data_out_rsci_d_16_X0 & chn_data_out_rsci_d_16_R0 ) | ( chn_data_out_rsci_d_16_X1 & chn_data_out_rsci_d_16_R1 ) | ( chn_data_out_rsci_d_16_X2 & chn_data_out_rsci_d_16_R2 );
  assign _0280__R = ( _0280__X0 & _0280__R0 );
  assign chn_data_out_rsci_d_13_10_R = ( chn_data_out_rsci_d_13_10_X0 & chn_data_out_rsci_d_13_10_R0 ) | ( chn_data_out_rsci_d_13_10_X1 & chn_data_out_rsci_d_13_10_R1 ) | ( chn_data_out_rsci_d_13_10_X2 & chn_data_out_rsci_d_13_10_R2 );
  assign _0624__R = ( _0624__X0 & _0624__R0 );
  assign chn_data_out_rsci_d_9_R = ( chn_data_out_rsci_d_9_X0 & chn_data_out_rsci_d_9_R0 ) | ( chn_data_out_rsci_d_9_X1 & chn_data_out_rsci_d_9_R1 ) | ( chn_data_out_rsci_d_9_X2 & chn_data_out_rsci_d_9_R2 );
  assign _0618__R = ( _0618__X0 & _0618__R0 );
  assign chn_data_out_rsci_d_8_R = ( chn_data_out_rsci_d_8_X0 & chn_data_out_rsci_d_8_R0 ) | ( chn_data_out_rsci_d_8_X1 & chn_data_out_rsci_d_8_R1 ) | ( chn_data_out_rsci_d_8_X2 & chn_data_out_rsci_d_8_R2 );
  assign chn_data_out_rsci_d_0_R = ( chn_data_out_rsci_d_0_X0 & chn_data_out_rsci_d_0_R0 ) | ( chn_data_out_rsci_d_0_X1 & chn_data_out_rsci_d_0_R1 ) | ( chn_data_out_rsci_d_0_X2 & chn_data_out_rsci_d_0_R2 );
  assign _0615__R = ( _0615__X0 & _0615__R0 );
  assign chn_data_out_rsci_d_15_R = ( chn_data_out_rsci_d_15_X0 & chn_data_out_rsci_d_15_R0 ) | ( chn_data_out_rsci_d_15_X1 & chn_data_out_rsci_d_15_R1 ) | ( chn_data_out_rsci_d_15_X2 & chn_data_out_rsci_d_15_R2 );
  assign _0620__R = ( _0620__X0 & _0620__R0 );
  assign chn_data_out_rsci_d_14_R = ( chn_data_out_rsci_d_14_X0 & chn_data_out_rsci_d_14_R0 ) | ( chn_data_out_rsci_d_14_X1 & chn_data_out_rsci_d_14_R1 ) | ( chn_data_out_rsci_d_14_X2 & chn_data_out_rsci_d_14_R2 );
  assign _0619__R = ( _0619__X0 & _0619__R0 );
  assign _0616__R = ( _0616__X0 & _0616__R0 );
  assign chn_data_out_rsci_d_6_1_R = ( chn_data_out_rsci_d_6_1_X0 & chn_data_out_rsci_d_6_1_R0 ) | ( chn_data_out_rsci_d_6_1_X1 & chn_data_out_rsci_d_6_1_R1 ) | ( chn_data_out_rsci_d_6_1_X2 & chn_data_out_rsci_d_6_1_R2 );
  assign _0626__R = ( _0626__X0 & _0626__R0 );
  assign chn_data_out_and_cse_R = ( chn_data_out_and_cse_X0 & chn_data_out_and_cse_R0 ) | ( chn_data_out_and_cse_X1 & chn_data_out_and_cse_R1 ) | ( chn_data_out_and_cse_X2 & chn_data_out_and_cse_R2 ) | ( chn_data_out_and_cse_X3 & chn_data_out_and_cse_R3 ) | ( chn_data_out_and_cse_X4 & chn_data_out_and_cse_R4 ) | ( chn_data_out_and_cse_X5 & chn_data_out_and_cse_R5 ) | ( chn_data_out_and_cse_X6 & chn_data_out_and_cse_R6 ) | ( chn_data_out_and_cse_X7 & chn_data_out_and_cse_R7 ) | ( chn_data_out_and_cse_X8 & chn_data_out_and_cse_R8 ) | ( chn_data_out_and_cse_X9 & chn_data_out_and_cse_R9 );
  assign _0282__R = ( _0282__X0 & _0282__R0 );
  assign _0115__R = ( _0115__X0 & _0115__R0 );
  assign _0283__R = ( _0283__X0 & _0283__R0 );
  assign _0116__R = ( _0116__X0 & _0116__R0 );
  assign _0117__R = ( _0117__X0 & _0117__R0 );
  assign _0118__R = ( _0118__X0 & _0118__R0 );
  assign _0119__R = ( _0119__X0 & _0119__R0 );
  assign _0120__R = ( _0120__X0 & _0120__R0 );
  assign _0284__R = ( _0284__X0 & _0284__R0 );
  assign _0121__R = ( _0121__X0 & _0121__R0 );
  assign _0092__R = ( _0092__X0 & _0092__R0 );
  assign _0123__R = ( _0123__X0 & _0123__R0 );
  assign _0124__R = ( _0124__X0 & _0124__R0 );
  assign _0093__R = ( _0093__X0 & _0093__R0 );
  assign _0125__R = ( _0125__X0 & _0125__R0 );
  assign _0128__R = ( _0128__X0 & _0128__R0 );
  assign IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_R = ( IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_X0 & IntShiftRightSat_50U_6U_16U_i_mux1h_1_itm_R0 );
  assign _0131__R = ( _0131__X0 & _0131__R0 );
  assign IntShiftRightSat_50U_6U_16U_o_and_cse_R = ( IntShiftRightSat_50U_6U_16U_o_and_cse_X0 & IntShiftRightSat_50U_6U_16U_o_and_cse_R0 ) | ( IntShiftRightSat_50U_6U_16U_o_and_cse_X1 & IntShiftRightSat_50U_6U_16U_o_and_cse_R1 );
  assign _0133__R = ( _0133__X0 & _0133__R0 );
  assign IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_R = ( IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_X0 & IntShiftRightSat_50U_6U_16U_o_mux1h_2_itm_R0 );
  assign _0135__R = ( _0135__X0 & _0135__R0 );
  assign and_173_cse_R = ( and_173_cse_X0 & and_173_cse_R0 ) | ( and_173_cse_X1 & and_173_cse_R1 );
  assign _0288__R = ( _0288__X0 & _0288__R0 );
  assign _0136__R = ( _0136__X0 & _0136__R0 );
  assign _0094__R = ( _0094__X0 & _0094__R0 );
  assign _0138__R = ( _0138__X0 & _0138__R0 );
  assign IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_R = ( IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_X0 & IntShiftRightSat_50U_6U_16U_if_IntShiftRightSat_50U_6U_16U_if_or_1_nl_R0 );
  assign _0139__R = ( _0139__X0 & _0139__R0 );
  assign _0142__R = ( _0142__X0 & _0142__R0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_R = ( IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_X0 & IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_mx0w0_R0 );
  assign IntShiftRightSat_42U_6U_8U_i_rshift_itm_R = ( IntShiftRightSat_42U_6U_8U_i_rshift_itm_X0 & IntShiftRightSat_42U_6U_8U_i_rshift_itm_R0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_R = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_X0 & IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_mx0w0_R0 );
  assign IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_R = ( IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_X0 & IntShiftRightSat_42U_6U_8U_1_i_rshift_itm_R0 );
  assign IntShiftRightSat_42U_6U_8U_i_and_cse_R = ( IntShiftRightSat_42U_6U_8U_i_and_cse_X0 & IntShiftRightSat_42U_6U_8U_i_and_cse_R0 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X1 & IntShiftRightSat_42U_6U_8U_i_and_cse_R1 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X2 & IntShiftRightSat_42U_6U_8U_i_and_cse_R2 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X3 & IntShiftRightSat_42U_6U_8U_i_and_cse_R3 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X4 & IntShiftRightSat_42U_6U_8U_i_and_cse_R4 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X5 & IntShiftRightSat_42U_6U_8U_i_and_cse_R5 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X6 & IntShiftRightSat_42U_6U_8U_i_and_cse_R6 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X7 & IntShiftRightSat_42U_6U_8U_i_and_cse_R7 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X8 & IntShiftRightSat_42U_6U_8U_i_and_cse_R8 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X9 & IntShiftRightSat_42U_6U_8U_i_and_cse_R9 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X10 & IntShiftRightSat_42U_6U_8U_i_and_cse_R10 ) | ( IntShiftRightSat_42U_6U_8U_i_and_cse_X11 & IntShiftRightSat_42U_6U_8U_i_and_cse_R11 );
  assign _0147__R = ( _0147__X0 & _0147__R0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_R = ( IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_X0 & IntShiftRight_42U_6U_8U_1_obits_fixed_mux1h_4_itm_R0 );
  assign _0151__R = ( _0151__X0 & _0151__R0 );
  assign _0294__R = ( _0294__X0 & _0294__R0 );
  assign _0152__R = ( _0152__X0 & _0152__R0 );
  assign and_183_cse_R = ( and_183_cse_X0 & and_183_cse_R0 ) | ( and_183_cse_X1 & and_183_cse_R1 ) | ( and_183_cse_X2 & and_183_cse_R2 );
  assign _0095__R = ( _0095__X0 & _0095__R0 );
  assign _0153__R = ( _0153__X0 & _0153__R0 );
  assign and_187_ssc_R = ( and_187_ssc_X0 & and_187_ssc_R0 ) | ( and_187_ssc_X1 & and_187_ssc_R1 );
  assign _0622__R = ( _0622__X0 & _0622__R0 );
  assign _0156__R = ( _0156__X0 & _0156__R0 );
  assign _0157__R = ( _0157__X0 & _0157__R0 );
  assign _0577__R = ( _0577__X0 & _0577__R0 );
  assign _0158__R = ( _0158__X0 & _0158__R0 );
  assign i_data_sva_2_16_1_R = ( i_data_sva_2_16_1_X0 & i_data_sva_2_16_1_R0 ) | ( i_data_sva_2_16_1_X1 & i_data_sva_2_16_1_R1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X4 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_X5 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_and_3_cse_R5 );
  assign IntMulExt_34U_16U_50U_return_sva_2_R = ( IntMulExt_34U_16U_50U_return_sva_2_X0 & IntMulExt_34U_16U_50U_return_sva_2_R0 ) | ( IntMulExt_34U_16U_50U_return_sva_2_X1 & IntMulExt_34U_16U_50U_return_sva_2_R1 ) | ( IntMulExt_34U_16U_50U_return_sva_2_X2 & IntMulExt_34U_16U_50U_return_sva_2_R2 ) | ( IntMulExt_34U_16U_50U_return_sva_2_X3 & IntMulExt_34U_16U_50U_return_sva_2_R3 );
  assign _0225__R = ( _0225__X0 & _0225__R0 );
  assign _0161__R = ( _0161__X0 & _0161__R0 );
  assign cfg_truncate_rsci_d_R = ( cfg_truncate_rsci_d_X0 & cfg_truncate_rsci_d_R0 );
  assign chn_data_out_rsci_d_7_R = ( chn_data_out_rsci_d_7_X0 & chn_data_out_rsci_d_7_R0 ) | ( chn_data_out_rsci_d_7_X1 & chn_data_out_rsci_d_7_R1 ) | ( chn_data_out_rsci_d_7_X2 & chn_data_out_rsci_d_7_R2 );
  assign _0162__R = ( _0162__X0 & _0162__R0 );
  assign _0163__R = ( _0163__X0 & _0163__R0 );
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_R = ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_X0 & FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_R0 );
  assign _0578__R = ( _0578__X0 & _0578__R0 );
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R = ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X0 & FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R0 ) | ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X1 & FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R1 ) | ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X2 & FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R2 ) | ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_X3 & FpMantDecShiftRight_10U_6U_10U_i_mant_s_and_cse_R3 );
  assign cfg_truncate_1_sva_4_R = ( cfg_truncate_1_sva_4_X0 & cfg_truncate_1_sva_4_R0 ) | ( cfg_truncate_1_sva_4_X1 & cfg_truncate_1_sva_4_R1 ) | ( cfg_truncate_1_sva_4_X2 & cfg_truncate_1_sva_4_R2 ) | ( cfg_truncate_1_sva_4_X3 & cfg_truncate_1_sva_4_R3 ) | ( cfg_truncate_1_sva_4_X4 & cfg_truncate_1_sva_4_R4 );
  assign cfg_truncate_1_sva_3_R = ( cfg_truncate_1_sva_3_X0 & cfg_truncate_1_sva_3_R0 ) | ( cfg_truncate_1_sva_3_X1 & cfg_truncate_1_sva_3_R1 ) | ( cfg_truncate_1_sva_3_X2 & cfg_truncate_1_sva_3_R2 ) | ( cfg_truncate_1_sva_3_X3 & cfg_truncate_1_sva_3_R3 );
  assign IntMulExt_26U_16U_42U_return_sva_2_R = ( IntMulExt_26U_16U_42U_return_sva_2_X0 & IntMulExt_26U_16U_42U_return_sva_2_R0 ) | ( IntMulExt_26U_16U_42U_return_sva_2_X1 & IntMulExt_26U_16U_42U_return_sva_2_R1 ) | ( IntMulExt_26U_16U_42U_return_sva_2_X2 & IntMulExt_26U_16U_42U_return_sva_2_R2 ) | ( IntMulExt_26U_16U_42U_return_sva_2_X3 & IntMulExt_26U_16U_42U_return_sva_2_R3 );
  assign _0226__R = ( _0226__X0 & _0226__R0 );
  assign cfg_truncate_and_1_cse_R = ( cfg_truncate_and_1_cse_X0 & cfg_truncate_and_1_cse_R0 ) | ( cfg_truncate_and_1_cse_X1 & cfg_truncate_and_1_cse_R1 );
  assign _0164__R = ( _0164__X0 & _0164__R0 );
  assign _0096__R = ( _0096__X0 & _0096__R0 );
  assign _0167__R = ( _0167__X0 & _0167__R0 );
  assign _0097__R = ( _0097__X0 & _0097__R0 );
  assign _0170__R = ( _0170__X0 & _0170__R0 );
  assign _0301__R = ( _0301__X0 & _0301__R0 );
  assign IsNaN_6U_10U_and_cse_R = ( IsNaN_6U_10U_and_cse_X0 & IsNaN_6U_10U_and_cse_R0 ) | ( IsNaN_6U_10U_and_cse_X1 & IsNaN_6U_10U_and_cse_R1 );
  assign nl_IntSubExt_25U_25U_26U_o_acc_itm_2_R = ( nl_IntSubExt_25U_25U_26U_o_acc_itm_2_X0 & nl_IntSubExt_25U_25U_26U_o_acc_itm_2_R0 );
  assign nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_R = ( nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_X0 & nl_IntSubExt_25U_25U_26U_1_o_acc_itm_2_R0 );
  assign IntSubExt_25U_25U_26U_1_o_and_cse_R = ( IntSubExt_25U_25U_26U_1_o_and_cse_X0 & IntSubExt_25U_25U_26U_1_o_and_cse_R0 ) | ( IntSubExt_25U_25U_26U_1_o_and_cse_X1 & IntSubExt_25U_25U_26U_1_o_and_cse_R1 ) | ( IntSubExt_25U_25U_26U_1_o_and_cse_X2 & IntSubExt_25U_25U_26U_1_o_and_cse_R2 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_R1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X4 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R4 );
  assign _0171__R = ( _0171__X0 & _0171__R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_R1 );
  assign _0172__R = ( _0172__X0 & _0172__R0 );
  assign nor_43_nl_R = ( nor_43_nl_X0 & nor_43_nl_R0 );
  assign fangyuan36_R = ( fangyuan36_X0 & fangyuan36_R0 );
  assign mux_80_nl_R = ( mux_80_nl_X0 & mux_80_nl_R0 );
  assign IntMulExt_26U_16U_42U_1_o_mul_nl_R = ( IntMulExt_26U_16U_42U_1_o_mul_nl_X0 & IntMulExt_26U_16U_42U_1_o_mul_nl_R0 );
  assign and_197_nl_R = ( and_197_nl_X0 & and_197_nl_R0 );
  assign and_142_nl_R = ( and_142_nl_X0 & and_142_nl_R0 );
  assign mux_32_nl_R = ( mux_32_nl_X0 & mux_32_nl_R0 );
  assign mux_tmp_22_R = ( mux_tmp_22_X0 & mux_tmp_22_R0 ) | ( mux_tmp_22_X1 & mux_tmp_22_R1 );
  assign or_148_nl_R = ( or_148_nl_X0 & or_148_nl_R0 );
  assign mux_81_nl_R = ( mux_81_nl_X0 & mux_81_nl_R0 );
  assign nor_95_nl_R = ( nor_95_nl_X0 & nor_95_nl_R0 );
  assign fangyuan35_R = ( fangyuan35_X0 & fangyuan35_R0 );
  assign mux_82_nl_R = ( mux_82_nl_X0 & mux_82_nl_R0 );
  assign nor_73_nl_R = ( nor_73_nl_X0 & nor_73_nl_R0 );
  assign mux_50_nl_R = ( mux_50_nl_X0 & mux_50_nl_R0 );
  assign nor_61_nl_R = ( nor_61_nl_X0 & nor_61_nl_R0 );
  assign mux_51_nl_R = ( mux_51_nl_X0 & mux_51_nl_R0 );
  assign nor_60_nl_R = ( nor_60_nl_X0 & nor_60_nl_R0 );
  assign fangyuan34_R = ( fangyuan34_X0 & fangyuan34_R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_6_nl_R0 );
  assign and_83_nl_R = ( and_83_nl_X0 & and_83_nl_R0 );
  assign or_152_nl_R = ( or_152_nl_X0 & or_152_nl_R0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_R = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_X0 & IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_nl_R0 );
  assign fangyuan33_R = ( fangyuan33_X0 & fangyuan33_R0 );
  assign mux_83_nl_R = ( mux_83_nl_X0 & mux_83_nl_R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_FpExpoWidthDec_6U_5U_10U_1U_1U_else_and_2_nl_R0 );
  assign or_tmp_71_R = ( or_tmp_71_X0 & or_tmp_71_R0 ) | ( or_tmp_71_X1 & or_tmp_71_R1 );
  assign or_100_nl_R = ( or_100_nl_X0 & or_100_nl_R0 );
  assign mux_65_nl_R = ( mux_65_nl_X0 & mux_65_nl_R0 );
  assign nor_49_nl_R = ( nor_49_nl_X0 & nor_49_nl_R0 );
  assign and_129_nl_R = ( and_129_nl_X0 & and_129_nl_R0 );
  assign mux_71_nl_R = ( mux_71_nl_X0 & mux_71_nl_R0 );
  assign nor_46_nl_R = ( nor_46_nl_X0 & nor_46_nl_R0 );
  assign mux_77_nl_R = ( mux_77_nl_X0 & mux_77_nl_R0 );
  assign or_112_cse_R = ( or_112_cse_X0 & or_112_cse_R0 ) | ( or_112_cse_X1 & or_112_cse_R1 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_R = ( IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_X0 & IntShiftRight_50U_6U_16U_obits_fixed_nor_2_nl_R0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_R = ( IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_X0 & IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_R0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_X1 & IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_R1 );
  assign fangyuan32_R = ( fangyuan32_X0 & fangyuan32_R0 );
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_R = ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_X0 & reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_R0 ) | ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_X1 & reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_R1 );
  assign or_37_nl_R = ( or_37_nl_X0 & or_37_nl_R0 );
  assign nor_78_nl_R = ( nor_78_nl_X0 & nor_78_nl_R0 );
  assign mux_28_nl_R = ( mux_28_nl_X0 & mux_28_nl_R0 );
  assign nor_62_nl_R = ( nor_62_nl_X0 & nor_62_nl_R0 );
  assign nor_54_nl_R = ( nor_54_nl_X0 & nor_54_nl_R0 );
  assign nor_45_nl_R = ( nor_45_nl_X0 & nor_45_nl_R0 );
  assign mux_73_nl_R = ( mux_73_nl_X0 & mux_73_nl_R0 );
  assign or_tmp_117_R = ( or_tmp_117_X0 & or_tmp_117_R0 ) | ( or_tmp_117_X1 & or_tmp_117_R1 );
  assign or_tmp_17_R = ( or_tmp_17_X0 & or_tmp_17_R0 ) | ( or_tmp_17_X1 & or_tmp_17_R1 );
  assign mux_tmp_66_R = ( mux_tmp_66_X0 & mux_tmp_66_R0 ) | ( mux_tmp_66_X1 & mux_tmp_66_R1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_mux_6_nl_R0 );
  assign IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_R = ( IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_X0 & IntShiftRightSat_42U_6U_8U_if_IntShiftRightSat_42U_6U_8U_if_or_1_nl_R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_R2 );
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_R = ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_X0 & IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_R0 ) | ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_X1 & IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_mx1w0_R1 );
  assign IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_R = ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_X0 & IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_R0 ) | ( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_X1 & IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_R1 );
  assign and_151_nl_R = ( and_151_nl_X0 & and_151_nl_R0 );
  assign nor_nl_R = ( nor_nl_X0 & nor_nl_R0 );
  assign mux_9_nl_R = ( mux_9_nl_X0 & mux_9_nl_R0 );
  assign nor_87_nl_R = ( nor_87_nl_X0 & nor_87_nl_R0 );
  assign or_13_nl_R = ( or_13_nl_X0 & or_13_nl_R0 );
  assign and_149_nl_R = ( and_149_nl_X0 & and_149_nl_R0 );
  assign mux_11_nl_R = ( mux_11_nl_X0 & mux_11_nl_R0 );
  assign and_150_nl_R = ( and_150_nl_X0 & and_150_nl_R0 );
  assign or_tmp_11_R = ( or_tmp_11_X0 & or_tmp_11_R0 ) | ( or_tmp_11_X1 & or_tmp_11_R1 ) | ( or_tmp_11_X2 & or_tmp_11_R2 ) | ( or_tmp_11_X3 & or_tmp_11_R3 );
  assign and_147_nl_R = ( and_147_nl_X0 & and_147_nl_R0 );
  assign mux_17_nl_R = ( mux_17_nl_X0 & mux_17_nl_R0 );
  assign mux_16_nl_R = ( mux_16_nl_X0 & mux_16_nl_R0 );
  assign nand_1_nl_R = ( nand_1_nl_X0 & nand_1_nl_R0 );
  assign _0000__R = ( _0000__X0 & _0000__R0 );
  assign mux_20_nl_R = ( mux_20_nl_X0 & mux_20_nl_R0 );
  assign or_tmp_25_R = ( or_tmp_25_X0 & or_tmp_25_R0 ) | ( or_tmp_25_X1 & or_tmp_25_R1 );
  assign or_24_nl_R = ( or_24_nl_X0 & or_24_nl_R0 );
  assign or_tmp_28_R = ( or_tmp_28_X0 & or_tmp_28_R0 ) | ( or_tmp_28_X1 & or_tmp_28_R1 ) | ( or_tmp_28_X2 & or_tmp_28_R2 );
  assign mux_22_nl_R = ( mux_22_nl_X0 & mux_22_nl_R0 );
  assign not_tmp_25_R = ( not_tmp_25_X0 & not_tmp_25_R0 ) | ( not_tmp_25_X1 & not_tmp_25_R1 );
  assign mux_23_nl_R = ( mux_23_nl_X0 & mux_23_nl_R0 );
  assign and_139_nl_R = ( and_139_nl_X0 & and_139_nl_R0 );
  assign mux_40_nl_R = ( mux_40_nl_X0 & mux_40_nl_R0 );
  assign nor_69_nl_R = ( nor_69_nl_X0 & nor_69_nl_R0 );
  assign nor_67_nl_R = ( nor_67_nl_X0 & nor_67_nl_R0 );
  assign not_tmp_42_R = ( not_tmp_42_X0 & not_tmp_42_R0 ) | ( not_tmp_42_X1 & not_tmp_42_R1 );
  assign nor_63_nl_R = ( nor_63_nl_X0 & nor_63_nl_R0 );
  assign mux_45_nl_R = ( mux_45_nl_X0 & mux_45_nl_R0 );
  assign or_tmp_59_R = ( or_tmp_59_X0 & or_tmp_59_R0 ) | ( or_tmp_59_X1 & or_tmp_59_R1 ) | ( or_tmp_59_X2 & or_tmp_59_R2 ) | ( or_tmp_59_X3 & or_tmp_59_R3 );
  assign mux_46_nl_R = ( mux_46_nl_X0 & mux_46_nl_R0 );
  assign mux_44_nl_R = ( mux_44_nl_X0 & mux_44_nl_R0 );
  assign mux_47_nl_R = ( mux_47_nl_X0 & mux_47_nl_R0 );
  assign mux_43_nl_R = ( mux_43_nl_X0 & mux_43_nl_R0 );
  assign nor_93_nl_R = ( nor_93_nl_X0 & nor_93_nl_R0 );
  assign mux_87_nl_R = ( mux_87_nl_X0 & mux_87_nl_R0 );
  assign or_tmp_164_R = ( or_tmp_164_X0 & or_tmp_164_R0 ) | ( or_tmp_164_X1 & or_tmp_164_R1 );
  assign or_202_nl_R = ( or_202_nl_X0 & or_202_nl_R0 );
  assign nand_12_nl_R = ( nand_12_nl_X0 & nand_12_nl_R0 );
  assign nor_55_nl_R = ( nor_55_nl_X0 & nor_55_nl_R0 );
  assign or_80_nl_R = ( or_80_nl_X0 & or_80_nl_R0 );
  assign or_87_nl_R = ( or_87_nl_X0 & or_87_nl_R0 );
  assign or_85_nl_R = ( or_85_nl_X0 & or_85_nl_R0 );
  assign mux_tmp_50_R = ( mux_tmp_50_X0 & mux_tmp_50_R0 ) | ( mux_tmp_50_X1 & mux_tmp_50_R1 );
  assign mux_59_nl_R = ( mux_59_nl_X0 & mux_59_nl_R0 );
  assign FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R = ( FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X0 & FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R0 ) | ( FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X1 & FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_mux_nl_R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_R0 );
  assign nor_53_nl_R = ( nor_53_nl_X0 & nor_53_nl_R0 );
  assign mux_61_nl_R = ( mux_61_nl_X0 & mux_61_nl_R0 );
  assign or_89_nl_R = ( or_89_nl_X0 & or_89_nl_R0 );
  assign and_131_nl_R = ( and_131_nl_X0 & and_131_nl_R0 );
  assign nor_52_nl_R = ( nor_52_nl_X0 & nor_52_nl_R0 );
  assign mux_63_nl_R = ( mux_63_nl_X0 & mux_63_nl_R0 );
  assign or_94_nl_R = ( or_94_nl_X0 & or_94_nl_R0 );
  assign and_dcpl_16_R = ( and_dcpl_16_X0 & and_dcpl_16_R0 );
  assign nand_9_nl_R = ( nand_9_nl_X0 & nand_9_nl_R0 );
  assign and_130_nl_R = ( and_130_nl_X0 & and_130_nl_R0 );
  assign nand_7_nl_R = ( nand_7_nl_X0 & nand_7_nl_R0 );
  assign and_tmp_6_R = ( and_tmp_6_X0 & and_tmp_6_R0 ) | ( and_tmp_6_X1 & and_tmp_6_R1 );
  assign mux_68_nl_R = ( mux_68_nl_X0 & mux_68_nl_R0 );
  assign _0057__R = ( _0057__X0 & _0057__R0 );
  assign _0069__R = ( _0069__X0 & _0069__R0 );
  assign _0058__R = ( _0058__X0 & _0058__R0 );
  assign _0065__R = ( _0065__X0 & _0065__R0 );
  assign _0066__R = ( _0066__X0 & _0066__R0 );
  assign _0061__R = ( _0061__X0 & _0061__R0 );
  assign _0062__R = ( _0062__X0 & _0062__R0 );
  assign _0059__R = ( _0059__X0 & _0059__R0 );
  assign _0067__R = ( _0067__X0 & _0067__R0 );
  assign _0068__R = ( _0068__X0 & _0068__R0 );
  assign _0060__R = ( _0060__X0 & _0060__R0 );
  assign _0063__R = ( _0063__X0 & _0063__R0 );
  assign _0064__R = ( _0064__X0 & _0064__R0 );
  assign _0091__R = ( _0091__X0 & _0091__R0 );
  assign _0077__R = ( _0077__X0 & _0077__R0 );
  assign _0071__R = ( _0071__X0 & _0071__R0 );
  assign _0013__R = ( _0013__X0 & _0013__R0 );
  assign _0074__R = ( _0074__X0 & _0074__R0 );
  assign _0078__R = ( _0078__X0 & _0078__R0 );
  assign _0014__R = ( _0014__X0 & _0014__R0 );
  assign _0019__R = ( _0019__X0 & _0019__R0 );
  assign _0023__R = ( _0023__X0 & _0023__R0 );
  assign _0083__R = ( _0083__X0 & _0083__R0 );
  assign _0082__R = ( _0082__X0 & _0082__R0 );
  assign _0033__R = ( _0033__X0 & _0033__R0 );
  assign _0035__R = ( _0035__X0 & _0035__R0 );
  assign _0088__R = ( _0088__X0 & _0088__R0 );
  assign _0086__R = ( _0086__X0 & _0086__R0 );
  assign _0075__R = ( _0075__X0 & _0075__R0 );
  assign _0080__R = ( _0080__X0 & _0080__R0 );
  assign _0079__R = ( _0079__X0 & _0079__R0 );
  assign _0022__R = ( _0022__X0 & _0022__R0 );
  assign _0052__R = ( _0052__X0 & _0052__R0 );
  assign _0031__R = ( _0031__X0 & _0031__R0 );
  assign _0037__R = ( _0037__X0 & _0037__R0 );
  assign _0039__R = ( _0039__X0 & _0039__R0 );
  assign _0038__R = ( _0038__X0 & _0038__R0 );
  assign _0042__R = ( _0042__X0 & _0042__R0 );
  assign _0044__R = ( _0044__X0 & _0044__R0 );
  assign _0043__R = ( _0043__X0 & _0043__R0 );
  assign _0040__R = ( _0040__X0 & _0040__R0 );
  assign _0045__R = ( _0045__X0 & _0045__R0 );
  assign _0030__R = ( _0030__X0 & _0030__R0 );
  assign _0041__R = ( _0041__X0 & _0041__R0 );
  assign _0032__R = ( _0032__X0 & _0032__R0 );
  assign _0047__R = ( _0047__X0 & _0047__R0 );
  assign _0090__R = ( _0090__X0 & _0090__R0 );
  assign _0089__R = ( _0089__X0 & _0089__R0 );
  assign _0046__R = ( _0046__X0 & _0046__R0 );
  assign _0076__R = ( _0076__X0 & _0076__R0 );
  assign _0081__R = ( _0081__X0 & _0081__R0 );
  assign _0070__R = ( _0070__X0 & _0070__R0 );
  assign _0034__R = ( _0034__X0 & _0034__R0 );
  assign _0084__R = ( _0084__X0 & _0084__R0 );
  assign _0085__R = ( _0085__X0 & _0085__R0 );
  assign _0036__R = ( _0036__X0 & _0036__R0 );
  assign _0009__R = ( _0009__X0 & _0009__R0 );
  assign _0072__R = ( _0072__X0 & _0072__R0 );
  assign _0073__R = ( _0073__X0 & _0073__R0 );
  assign _0012__R = ( _0012__X0 & _0012__R0 );
  assign _0017__R = ( _0017__X0 & _0017__R0 );
  assign _0021__R = ( _0021__X0 & _0021__R0 );
  assign _0051__R = ( _0051__X0 & _0051__R0 );
  assign _0300__R = ( _0300__X0 & _0300__R0 );
  assign _0029__R = ( _0029__X0 & _0029__R0 );
  assign _0055__R = ( _0055__X0 & _0055__R0 );
  assign _0027__R = ( _0027__X0 & _0027__R0 );
  assign _0024__R = ( _0024__X0 & _0024__R0 );
  assign _0025__R = ( _0025__X0 & _0025__R0 );
  assign _0028__R = ( _0028__X0 & _0028__R0 );
  assign _0056__R = ( _0056__X0 & _0056__R0 );
  assign _0020__R = ( _0020__X0 & _0020__R0 );
  assign _0016__R = ( _0016__X0 & _0016__R0 );
  assign _0011__R = ( _0011__X0 & _0011__R0 );
  assign _0050__R = ( _0050__X0 & _0050__R0 );
  assign _0053__R = ( _0053__X0 & _0053__R0 );
  assign _0048__R = ( _0048__X0 & _0048__R0 );
  assign _0049__R = ( _0049__X0 & _0049__R0 );
  assign _0054__R = ( _0054__X0 & _0054__R0 );
  assign _0010__R = ( _0010__X0 & _0010__R0 );
  assign _0015__R = ( _0015__X0 & _0015__R0 );
  assign _0210__R = ( _0210__X0 & _0210__R0 );
  assign _0625__R = ( _0625__X0 & _0625__R0 );
  assign _0209__R = ( _0209__X0 & _0209__R0 );
  assign _0208__R = ( _0208__X0 & _0208__R0 );
  assign _0207__R = ( _0207__X0 & _0207__R0 );
  assign _0623__R = ( _0623__X0 & _0623__R0 );
  assign _0206__R = ( _0206__X0 & _0206__R0 );
  assign _0205__R = ( _0205__X0 & _0205__R0 );
  assign _0204__R = ( _0204__X0 & _0204__R0 );
  assign _0621__R = ( _0621__X0 & _0621__R0 );
  assign _0203__R = ( _0203__X0 & _0203__R0 );
  assign _0202__R = ( _0202__X0 & _0202__R0 );
  assign _0201__R = ( _0201__X0 & _0201__R0 );
  assign _0614__R = ( _0614__X0 & _0614__R0 );
  assign _0200__R = ( _0200__X0 & _0200__R0 );
  assign _0613__R = ( _0613__X0 & _0613__R0 );
  assign _0199__R = ( _0199__X0 & _0199__R0 );
  assign _0612__R = ( _0612__X0 & _0612__R0 );
  assign _0198__R = ( _0198__X0 & _0198__R0 );
  assign _0611__R = ( _0611__X0 & _0611__R0 );
  assign nor_70_nl_R = ( nor_70_nl_X0 & nor_70_nl_R0 );
  assign _0197__R = ( _0197__X0 & _0197__R0 );
  assign _0610__R = ( _0610__X0 & _0610__R0 );
  assign _0196__R = ( _0196__X0 & _0196__R0 );
  assign nor_44_nl_R = ( nor_44_nl_X0 & nor_44_nl_R0 );
  assign _0609__R = ( _0609__X0 & _0609__R0 );
  assign _0195__R = ( _0195__X0 & _0195__R0 );
  assign _0189__R = ( _0189__X0 & _0189__R0 );
  assign _0194__R = ( _0194__X0 & _0194__R0 );
  assign _0188__R = ( _0188__X0 & _0188__R0 );
  assign _0193__R = ( _0193__X0 & _0193__R0 );
  assign _0187__R = ( _0187__X0 & _0187__R0 );
  assign _0192__R = ( _0192__X0 & _0192__R0 );
  assign _0186__R = ( _0186__X0 & _0186__R0 );
  assign _0191__R = ( _0191__X0 & _0191__R0 );
  assign _0185__R = ( _0185__X0 & _0185__R0 );
  assign _0190__R = ( _0190__X0 & _0190__R0 );
  assign _0184__R = ( _0184__X0 & _0184__R0 );
  assign _0313__R = ( _0313__X0 & _0313__R0 );
  assign or_153_nl_R = ( or_153_nl_X0 & or_153_nl_R0 ) | ( or_153_nl_X1 & or_153_nl_R1 );
  assign _0312__R = ( _0312__X0 & _0312__R0 );
  assign _0310__R = ( _0310__X0 & _0310__R0 );
  assign _0605__R = ( _0605__X0 & _0605__R0 );
  assign _0602__R = ( _0602__X0 & _0602__R0 );
  assign and_133_cse_R = ( and_133_cse_X0 & and_133_cse_R0 );
  assign _0601__R = ( _0601__X0 & _0601__R0 );
  assign _0598__R = ( _0598__X0 & _0598__R0 );
  assign or_91_nl_R = ( or_91_nl_X0 & or_91_nl_R0 ) | ( or_91_nl_X1 & or_91_nl_R1 );
  assign _0596__R = ( _0596__X0 & _0596__R0 );
  assign _0309__R = ( _0309__X0 & _0309__R0 );
  assign IsNaN_6U_10U_land_lpi_1_dfm_5_R = ( IsNaN_6U_10U_land_lpi_1_dfm_5_X0 & IsNaN_6U_10U_land_lpi_1_dfm_5_R0 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_5_X1 & IsNaN_6U_10U_land_lpi_1_dfm_5_R1 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_5_X2 & IsNaN_6U_10U_land_lpi_1_dfm_5_R2 );
  assign _0592__R = ( _0592__X0 & _0592__R0 );
  assign _0237__R = ( _0237__X0 & _0237__R0 ) | ( _0237__X1 & _0237__R1 );
  assign _0590__R = ( _0590__X0 & _0590__R0 );
  assign _0308__R = ( _0308__X0 & _0308__R0 );
  assign _0224__R = ( _0224__X0 & _0224__R0 );
  assign or_11_nl_R = ( or_11_nl_X0 & or_11_nl_R0 ) | ( or_11_nl_X1 & or_11_nl_R1 );
  assign _0221__R = ( _0221__X0 & _0221__R0 );
  assign _0587__R = ( _0587__X0 & _0587__R0 );
  assign _0220__R = ( _0220__X0 & _0220__R0 );
  assign _0219__R = ( _0219__X0 & _0219__R0 );
  assign _0584__R = ( _0584__X0 & _0584__R0 );
  assign _0583__R = ( _0583__X0 & _0583__R0 ) | ( _0583__X1 & _0583__R1 );
  assign _0582__R = ( _0582__X0 & _0582__R0 );
  assign _0581__R = ( _0581__X0 & _0581__R0 );
  assign and_92_rgt_R = ( and_92_rgt_X0 & and_92_rgt_R0 ) | ( and_92_rgt_X1 & and_92_rgt_R1 );
  assign _0168__R = ( _0168__X0 & _0168__R0 );
  assign and_89_rgt_R = ( and_89_rgt_X0 & and_89_rgt_R0 ) | ( and_89_rgt_X1 & and_89_rgt_R1 );
  assign _0234__R = ( _0234__X0 & _0234__R0 );
  assign _0576__R = ( _0576__X0 & _0576__R0 );
  assign _0160__R = ( _0160__X0 & _0160__R0 );
  assign _0287__R = ( _0287__X0 & _0287__R0 );
  assign _0286__R = ( _0286__X0 & _0286__R0 ) | ( _0286__X1 & _0286__R1 );
  assign _0572__R = ( _0572__X0 & _0572__R0 );
  assign _0571__R = ( _0571__X0 & _0571__R0 );
  assign _0570__R = ( _0570__X0 & _0570__R0 );
  assign _0569__R = ( _0569__X0 & _0569__R0 );
  assign _0568__R = ( _0568__X0 & _0568__R0 );
  assign _0001__R = ( _0001__X0 & _0001__R0 ) | ( _0001__X1 & _0001__R1 );
  assign or_tmp_146_R = ( or_tmp_146_X0 & or_tmp_146_R0 ) | ( or_tmp_146_X1 & or_tmp_146_R1 );
  assign and_dcpl_24_R = ( and_dcpl_24_X0 & and_dcpl_24_R0 ) | ( and_dcpl_24_X1 & and_dcpl_24_R1 );
  assign _0563__R = ( _0563__X0 & _0563__R0 );
  assign _0562__R = ( _0562__X0 & _0562__R0 );
  assign IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_R = ( IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_X0 & IntShiftRightSat_42U_6U_8U_1_oelse_mux_1_nl_R0 );
  assign _0217__R = ( _0217__X0 & _0217__R0 );
  assign mux_nl_R = ( mux_nl_X0 & mux_nl_R0 );
  assign _0275__R = ( _0275__X0 & _0275__R0 );
  assign and_148_nl_R = ( and_148_nl_X0 & and_148_nl_R0 );
  assign _0559__R = ( _0559__X0 & _0559__R0 );
  assign _0274__R = ( _0274__X0 & _0274__R0 );
  assign _0555__R = ( _0555__X0 & _0555__R0 );
  assign _0272__R = ( _0272__X0 & _0272__R0 );
  assign _0554__R = ( _0554__X0 & _0554__R0 );
  assign IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_R = ( IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_X0 & IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_R0 ) | ( IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_X1 & IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_R1 );
  assign IsNaN_6U_10U_nor_itm_2_R = ( IsNaN_6U_10U_nor_itm_2_X0 & IsNaN_6U_10U_nor_itm_2_R0 ) | ( IsNaN_6U_10U_nor_itm_2_X1 & IsNaN_6U_10U_nor_itm_2_R1 );
  assign _0552__R = ( _0552__X0 & _0552__R0 );
  assign _0550__R = ( _0550__X0 & _0550__R0 );
  assign nor_77_cse_R = ( nor_77_cse_X0 & nor_77_cse_R0 ) | ( nor_77_cse_X1 & nor_77_cse_R1 );
  assign _0271__R = ( _0271__X0 & _0271__R0 );
  assign _0549__R = ( _0549__X0 & _0549__R0 );
  assign _0547__R = ( _0547__X0 & _0547__R0 );
  assign _0233__R = ( _0233__X0 & _0233__R0 );
  assign _0546__R = ( _0546__X0 & _0546__R0 );
  assign _0232__R = ( _0232__X0 & _0232__R0 );
  assign _0270__R = ( _0270__X0 & _0270__R0 );
  assign _0543__R = ( _0543__X0 & _0543__R0 );
  assign _0542__R = ( _0542__X0 & _0542__R0 );
  assign _0541__R = ( _0541__X0 & _0541__R0 );
  assign _0540__R = ( _0540__X0 & _0540__R0 );
  assign _0539__R = ( _0539__X0 & _0539__R0 );
  assign _0538__R = ( _0538__X0 & _0538__R0 );
  assign _0537__R = ( _0537__X0 & _0537__R0 );
  assign _0536__R = ( _0536__X0 & _0536__R0 );
  assign _0535__R = ( _0535__X0 & _0535__R0 );
  assign _0534__R = ( _0534__X0 & _0534__R0 );
  assign _0533__R = ( _0533__X0 & _0533__R0 );
  assign _0532__R = ( _0532__X0 & _0532__R0 );
  assign _0531__R = ( _0531__X0 & _0531__R0 );
  assign _0530__R = ( _0530__X0 & _0530__R0 );
  assign _0529__R = ( _0529__X0 & _0529__R0 );
  assign _0528__R = ( _0528__X0 & _0528__R0 );
  assign _0527__R = ( _0527__X0 & _0527__R0 );
  assign _0526__R = ( _0526__X0 & _0526__R0 );
  assign _0525__R = ( _0525__X0 & _0525__R0 );
  assign _0524__R = ( _0524__X0 & _0524__R0 );
  assign _0523__R = ( _0523__X0 & _0523__R0 );
  assign _0522__R = ( _0522__X0 & _0522__R0 );
  assign _0521__R = ( _0521__X0 & _0521__R0 );
  assign _0520__R = ( _0520__X0 & _0520__R0 );
  assign _0519__R = ( _0519__X0 & _0519__R0 );
  assign _0518__R = ( _0518__X0 & _0518__R0 );
  assign _0517__R = ( _0517__X0 & _0517__R0 );
  assign _0516__R = ( _0516__X0 & _0516__R0 );
  assign _0515__R = ( _0515__X0 & _0515__R0 );
  assign _0514__R = ( _0514__X0 & _0514__R0 );
  assign _0513__R = ( _0513__X0 & _0513__R0 );
  assign _0512__R = ( _0512__X0 & _0512__R0 );
  assign _0511__R = ( _0511__X0 & _0511__R0 );
  assign _0510__R = ( _0510__X0 & _0510__R0 );
  assign _0509__R = ( _0509__X0 & _0509__R0 );
  assign _0508__R = ( _0508__X0 & _0508__R0 );
  assign _0507__R = ( _0507__X0 & _0507__R0 );
  assign _0506__R = ( _0506__X0 & _0506__R0 );
  assign _0505__R = ( _0505__X0 & _0505__R0 );
  assign _0504__R = ( _0504__X0 & _0504__R0 );
  assign _0503__R = ( _0503__X0 & _0503__R0 );
  assign _0502__R = ( _0502__X0 & _0502__R0 );
  assign _0501__R = ( _0501__X0 & _0501__R0 );
  assign _0500__R = ( _0500__X0 & _0500__R0 );
  assign _0026__R = ( _0026__X0 & _0026__R0 );
  assign _0499__R = ( _0499__X0 & _0499__R0 );
  assign _0498__R = ( _0498__X0 & _0498__R0 );
  assign _0497__R = ( _0497__X0 & _0497__R0 );
  assign _0496__R = ( _0496__X0 & _0496__R0 );
  assign _0495__R = ( _0495__X0 & _0495__R0 );
  assign _0494__R = ( _0494__X0 & _0494__R0 );
  assign _0493__R = ( _0493__X0 & _0493__R0 );
  assign _0492__R = ( _0492__X0 & _0492__R0 );
  assign _0491__R = ( _0491__X0 & _0491__R0 );
  assign _0490__R = ( _0490__X0 & _0490__R0 );
  assign _0489__R = ( _0489__X0 & _0489__R0 );
  assign _0488__R = ( _0488__X0 & _0488__R0 );
  assign _0487__R = ( _0487__X0 & _0487__R0 );
  assign _0486__R = ( _0486__X0 & _0486__R0 );
  assign _0485__R = ( _0485__X0 & _0485__R0 );
  assign _0483__R = ( _0483__X0 & _0483__R0 );
  assign _0267__R = ( _0267__X0 & _0267__R0 );
  assign _0481__R = ( _0481__X0 & _0481__R0 );
  assign _0480__R = ( _0480__X0 & _0480__R0 );
  assign _0479__R = ( _0479__X0 & _0479__R0 );
  assign _0018__R = ( _0018__X0 & _0018__R0 );
  assign _0478__R = ( _0478__X0 & _0478__R0 );
  assign _0477__R = ( _0477__X0 & _0477__R0 );
  assign _0476__R = ( _0476__X0 & _0476__R0 );
  assign _0475__R = ( _0475__X0 & _0475__R0 );
  assign _0474__R = ( _0474__X0 & _0474__R0 );
  assign _0473__R = ( _0473__X0 & _0473__R0 );
  assign _0472__R = ( _0472__X0 & _0472__R0 );
  assign _0471__R = ( _0471__X0 & _0471__R0 );
  assign _0470__R = ( _0470__X0 & _0470__R0 );
  assign _0469__R = ( _0469__X0 & _0469__R0 );
  assign _0468__R = ( _0468__X0 & _0468__R0 );
  assign _0467__R = ( _0467__X0 & _0467__R0 );
  assign _0466__R = ( _0466__X0 & _0466__R0 );
  assign _0465__R = ( _0465__X0 & _0465__R0 );
  assign _0464__R = ( _0464__X0 & _0464__R0 );
  assign _0463__R = ( _0463__X0 & _0463__R0 );
  assign _0462__R = ( _0462__X0 & _0462__R0 );
  assign _0461__R = ( _0461__X0 & _0461__R0 );
  assign _0460__R = ( _0460__X0 & _0460__R0 );
  assign _0459__R = ( _0459__X0 & _0459__R0 );
  assign _0458__R = ( _0458__X0 & _0458__R0 );
  assign _0457__R = ( _0457__X0 & _0457__R0 );
  assign _0456__R = ( _0456__X0 & _0456__R0 );
  assign _0455__R = ( _0455__X0 & _0455__R0 );
  assign _0454__R = ( _0454__X0 & _0454__R0 );
  assign reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_R = ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X0 & reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_R0 ) | ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X1 & reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_R1 ) | ( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_X2 & reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_R2 );
  assign _0453__R = ( _0453__X0 & _0453__R0 );
  assign _0452__R = ( _0452__X0 & _0452__R0 );
  assign _0451__R = ( _0451__X0 & _0451__R0 );
  assign _0450__R = ( _0450__X0 & _0450__R0 );
  assign _0449__R = ( _0449__X0 & _0449__R0 );
  assign _0448__R = ( _0448__X0 & _0448__R0 );
  assign _0447__R = ( _0447__X0 & _0447__R0 );
  assign _0446__R = ( _0446__X0 & _0446__R0 );
  assign _0445__R = ( _0445__X0 & _0445__R0 );
  assign _0444__R = ( _0444__X0 & _0444__R0 );
  assign _0443__R = ( _0443__X0 & _0443__R0 );
  assign _0442__R = ( _0442__X0 & _0442__R0 );
  assign _0441__R = ( _0441__X0 & _0441__R0 );
  assign _0440__R = ( _0440__X0 & _0440__R0 );
  assign _0439__R = ( _0439__X0 & _0439__R0 );
  assign _0438__R = ( _0438__X0 & _0438__R0 );
  assign _0437__R = ( _0437__X0 & _0437__R0 );
  assign _0436__R = ( _0436__X0 & _0436__R0 );
  assign _0435__R = ( _0435__X0 & _0435__R0 );
  assign _0434__R = ( _0434__X0 & _0434__R0 );
  assign _0433__R = ( _0433__X0 & _0433__R0 );
  assign _0432__R = ( _0432__X0 & _0432__R0 );
  assign _0431__R = ( _0431__X0 & _0431__R0 );
  assign _0430__R = ( _0430__X0 & _0430__R0 );
  assign _0429__R = ( _0429__X0 & _0429__R0 );
  assign _0428__R = ( _0428__X0 & _0428__R0 );
  assign _0427__R = ( _0427__X0 & _0427__R0 );
  assign _0426__R = ( _0426__X0 & _0426__R0 );
  assign _0425__R = ( _0425__X0 & _0425__R0 );
  assign _0424__R = ( _0424__X0 & _0424__R0 );
  assign _0423__R = ( _0423__X0 & _0423__R0 );
  assign _0422__R = ( _0422__X0 & _0422__R0 );
  assign _0421__R = ( _0421__X0 & _0421__R0 );
  assign _0266__R = ( _0266__X0 & _0266__R0 );
  assign _0419__R = ( _0419__X0 & _0419__R0 );
  assign _0418__R = ( _0418__X0 & _0418__R0 );
  assign _0417__R = ( _0417__X0 & _0417__R0 );
  assign _0416__R = ( _0416__X0 & _0416__R0 );
  assign _0415__R = ( _0415__X0 & _0415__R0 );
  assign _0414__R = ( _0414__X0 & _0414__R0 );
  assign _0413__R = ( _0413__X0 & _0413__R0 );
  assign _0412__R = ( _0412__X0 & _0412__R0 );
  assign _0411__R = ( _0411__X0 & _0411__R0 );
  assign _0410__R = ( _0410__X0 & _0410__R0 );
  assign _0409__R = ( _0409__X0 & _0409__R0 );
  assign _0408__R = ( _0408__X0 & _0408__R0 );
  assign _0407__R = ( _0407__X0 & _0407__R0 );
  assign _0406__R = ( _0406__X0 & _0406__R0 );
  assign _0405__R = ( _0405__X0 & _0405__R0 );
  assign _0404__R = ( _0404__X0 & _0404__R0 );
  assign _0403__R = ( _0403__X0 & _0403__R0 );
  assign _0402__R = ( _0402__X0 & _0402__R0 );
  assign _0401__R = ( _0401__X0 & _0401__R0 );
  assign _0400__R = ( _0400__X0 & _0400__R0 );
  assign _0399__R = ( _0399__X0 & _0399__R0 );
  assign _0398__R = ( _0398__X0 & _0398__R0 );
  assign _0397__R = ( _0397__X0 & _0397__R0 );
  assign _0396__R = ( _0396__X0 & _0396__R0 );
  assign _0395__R = ( _0395__X0 & _0395__R0 );
  assign _0394__R = ( _0394__X0 & _0394__R0 );
  assign _0393__R = ( _0393__X0 & _0393__R0 );
  assign _0392__R = ( _0392__X0 & _0392__R0 );
  assign _0391__R = ( _0391__X0 & _0391__R0 );
  assign _0390__R = ( _0390__X0 & _0390__R0 );
  assign _0389__R = ( _0389__X0 & _0389__R0 );
  assign _0388__R = ( _0388__X0 & _0388__R0 );
  assign _0387__R = ( _0387__X0 & _0387__R0 );
  assign _0386__R = ( _0386__X0 & _0386__R0 );
  assign _0385__R = ( _0385__X0 & _0385__R0 );
  assign _0383__R = ( _0383__X0 & _0383__R0 );
  assign _0382__R = ( _0382__X0 & _0382__R0 );
  assign _0381__R = ( _0381__X0 & _0381__R0 );
  assign _0380__R = ( _0380__X0 & _0380__R0 );
  assign _0379__R = ( _0379__X0 & _0379__R0 );
  assign _0378__R = ( _0378__X0 & _0378__R0 );
  assign _0377__R = ( _0377__X0 & _0377__R0 );
  assign _0376__R = ( _0376__X0 & _0376__R0 );
  assign _0375__R = ( _0375__X0 & _0375__R0 );
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_R = ( FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_X0 & FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_R0 ) | ( FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_X1 & FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_R1 );
  assign _0374__R = ( _0374__X0 & _0374__R0 );
  assign _0373__R = ( _0373__X0 & _0373__R0 );
  assign _0372__R = ( _0372__X0 & _0372__R0 );
  assign _0371__R = ( _0371__X0 & _0371__R0 );
  assign _0370__R = ( _0370__X0 & _0370__R0 );
  assign _0369__R = ( _0369__X0 & _0369__R0 );
  assign _0368__R = ( _0368__X0 & _0368__R0 );
  assign _0367__R = ( _0367__X0 & _0367__R0 );
  assign _0366__R = ( _0366__X0 & _0366__R0 );
  assign _0365__R = ( _0365__X0 & _0365__R0 );
  assign _0364__R = ( _0364__X0 & _0364__R0 );
  assign _0363__R = ( _0363__X0 & _0363__R0 );
  assign _0362__R = ( _0362__X0 & _0362__R0 );
  assign _0361__R = ( _0361__X0 & _0361__R0 );
  assign _0360__R = ( _0360__X0 & _0360__R0 );
  assign _0359__R = ( _0359__X0 & _0359__R0 );
  assign _0265__R = ( _0265__X0 & _0265__R0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_R = ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_X0 & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_R0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_X1 & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_R1 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_R = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X0 & IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_R0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X1 & IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_R1 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_X2 & IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_R2 );
  assign _0264__R = ( _0264__X0 & _0264__R0 );
  assign and_137_cse_R = ( and_137_cse_X0 & and_137_cse_R0 ) | ( and_137_cse_X1 & and_137_cse_R1 ) | ( and_137_cse_X2 & and_137_cse_R2 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_R = ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_X0 & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_R0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_X1 & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_R1 );
  assign _0263__R = ( _0263__X0 & _0263__R0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_R = ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_X0 & IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_R0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_X1 & IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_R1 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_R = ( IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X0 & IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_R0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X1 & IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_R1 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_X2 & IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_R2 );
  assign _0262__R = ( _0262__X0 & _0262__R0 );
  assign and_135_cse_R = ( and_135_cse_X0 & and_135_cse_R0 ) | ( and_135_cse_X1 & and_135_cse_R1 ) | ( and_135_cse_X2 & and_135_cse_R2 ) | ( and_135_cse_X3 & and_135_cse_R3 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_R = ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_X0 & IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_R0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_X1 & IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_R1 );
  assign _0261__R = ( _0261__X0 & _0261__R0 );
  assign _0260__R = ( _0260__X0 & _0260__R0 );
  assign _0213__R = ( _0213__X0 & _0213__R0 );
  assign _0212__R = ( _0212__X0 & _0212__R0 );
  assign _0259__R = ( _0259__X0 & _0259__R0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_R = ( IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_X0 & IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_R0 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_X1 & IntShiftRight_50U_6U_16U_obits_fixed_nor_ovfl_sva_R1 );
  assign _0258__R = ( _0258__X0 & _0258__R0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_R = ( IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X0 & IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_R0 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X1 & IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_R1 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_X2 & IntShiftRight_50U_6U_16U_obits_fixed_and_unfl_sva_R2 );
  assign or_64_cse_R = ( or_64_cse_X0 & or_64_cse_R0 ) | ( or_64_cse_X1 & or_64_cse_R1 ) | ( or_64_cse_X2 & or_64_cse_R2 );
  assign _0087__R = ( _0087__X0 & _0087__R0 );
  assign _0340__R = ( _0340__X0 & _0340__R0 );
  assign _0338__R = ( _0338__X0 & _0338__R0 );
  assign _0337__R = ( _0337__X0 & _0337__R0 );
  assign _0336__R = ( _0336__X0 & _0336__R0 );
  assign _0253__R = ( _0253__X0 & _0253__R0 ) | ( _0253__X1 & _0253__R1 ) | ( _0253__X2 & _0253__R2 );
  assign _0335__R = ( _0335__X0 & _0335__R0 );
  assign _0334__R = ( _0334__X0 & _0334__R0 );
  assign _0333__R = ( _0333__X0 & _0333__R0 );
  assign _0332__R = ( _0332__X0 & _0332__R0 );
  assign _0252__R = ( _0252__X0 & _0252__R0 );
  assign _0331__R = ( _0331__X0 & _0331__R0 ) | ( _0331__X1 & _0331__R1 );
  assign _0228__R = ( _0228__X0 & _0228__R0 ) | ( _0228__X1 & _0228__R1 ) | ( _0228__X2 & _0228__R2 ) | ( _0228__X3 & _0228__R3 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_R3 );
  assign _0329__R = ( _0329__X0 & _0329__R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_R3 );
  assign _0328__R = ( _0328__X0 & _0328__R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_R3 );
  assign or_8_nl_R = ( or_8_nl_X0 & or_8_nl_R0 ) | ( or_8_nl_X1 & or_8_nl_R1 );
  assign _0327__R = ( _0327__X0 & _0327__R0 );
  assign _0249__R = ( _0249__X0 & _0249__R0 ) | ( _0249__X1 & _0249__R1 );
  assign _0326__R = ( _0326__X0 & _0326__R0 ) | ( _0326__X1 & _0326__R1 );
  assign _0227__R = ( _0227__X0 & _0227__R0 ) | ( _0227__X1 & _0227__R1 );
  assign not_tmp_57_R = ( not_tmp_57_X0 & not_tmp_57_R0 ) | ( not_tmp_57_X1 & not_tmp_57_R1 ) | ( not_tmp_57_X2 & not_tmp_57_R2 );
  assign _0325__R = ( _0325__X0 & _0325__R0 );
  assign _0245__R = ( _0245__X0 & _0245__R0 );
  assign _0322__R = ( _0322__X0 & _0322__R0 );
  assign and_dcpl_41_R = ( and_dcpl_41_X0 & and_dcpl_41_R0 ) | ( and_dcpl_41_X1 & and_dcpl_41_R1 ) | ( and_dcpl_41_X2 & and_dcpl_41_R2 );
  assign and_dcpl_40_R = ( and_dcpl_40_X0 & and_dcpl_40_R0 ) | ( and_dcpl_40_X1 & and_dcpl_40_R1 );
  assign not_tmp_24_R = ( not_tmp_24_X0 & not_tmp_24_R0 ) | ( not_tmp_24_X1 & not_tmp_24_R1 ) | ( not_tmp_24_X2 & not_tmp_24_R2 );
  assign _0244__R = ( _0244__X0 & _0244__R0 );
  assign or_144_nl_R = ( or_144_nl_X0 & or_144_nl_R0 ) | ( or_144_nl_X1 & or_144_nl_R1 );
  assign _0318__R = ( _0318__X0 & _0318__R0 );
  assign _0317__R = ( _0317__X0 & _0317__R0 );
  assign and_dcpl_35_R = ( and_dcpl_35_X0 & and_dcpl_35_R0 ) | ( and_dcpl_35_X1 & and_dcpl_35_R1 ) | ( and_dcpl_35_X2 & and_dcpl_35_R2 );
  assign _0099__R = ( _0099__X0 & _0099__R0 );
  assign nor_82_cse_R = ( nor_82_cse_X0 & nor_82_cse_R0 ) | ( nor_82_cse_X1 & nor_82_cse_R1 );
  assign _0240__R = ( _0240__X0 & _0240__R0 ) | ( _0240__X1 & _0240__R1 ) | ( _0240__X2 & _0240__R2 ) | ( _0240__X3 & _0240__R3 ) | ( _0240__X4 & _0240__R4 ) | ( _0240__X5 & _0240__R5 ) | ( _0240__X6 & _0240__R6 ) | ( _0240__X7 & _0240__R7 );
  assign _0183__R = ( _0183__X0 & _0183__R0 );
  assign _0182__R = ( _0182__X0 & _0182__R0 );
  assign _0608__R = ( _0608__X0 & _0608__R0 );
  assign or_tmp_94_R = ( or_tmp_94_X0 & or_tmp_94_R0 ) | ( or_tmp_94_X1 & or_tmp_94_R1 ) | ( or_tmp_94_X2 & or_tmp_94_R2 );
  assign _0607__R = ( _0607__X0 & _0607__R0 );
  assign nor_tmp_29_R = ( nor_tmp_29_X0 & nor_tmp_29_R0 ) | ( nor_tmp_29_X1 & nor_tmp_29_R1 ) | ( nor_tmp_29_X2 & nor_tmp_29_R2 );
  assign _0606__R = ( _0606__X0 & _0606__R0 );
  assign _0003__R = ( _0003__X0 & _0003__R0 );
  assign _0002__R = ( _0002__X0 & _0002__R0 );
  assign _0181__R = ( _0181__X0 & _0181__R0 );
  assign _0604__R = ( _0604__X0 & _0604__R0 );
  assign _0600__R = ( _0600__X0 & _0600__R0 );
  assign _0599__R = ( _0599__X0 & _0599__R0 );
  assign _0384__R = ( _0384__X0 & _0384__R0 );
  assign _0597__R = ( _0597__X0 & _0597__R0 );
  assign _0595__R = ( _0595__X0 & _0595__R0 );
  assign _0593__R = ( _0593__X0 & _0593__R0 );
  assign _0591__R = ( _0591__X0 & _0591__R0 );
  assign _0180__R = ( _0180__X0 & _0180__R0 );
  assign mux_19_nl_R = ( mux_19_nl_X0 & mux_19_nl_R0 );
  assign _0179__R = ( _0179__X0 & _0179__R0 );
  assign _0178__R = ( _0178__X0 & _0178__R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_R2 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_X4 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_R4 );
  assign _0589__R = ( _0589__X0 & _0589__R0 );
  assign _0588__R = ( _0588__X0 & _0588__R0 );
  assign _0586__R = ( _0586__X0 & _0586__R0 );
  assign _0585__R = ( _0585__X0 & _0585__R0 );
  assign _0218__R = ( _0218__X0 & _0218__R0 );
  assign _0235__R = ( _0235__X0 & _0235__R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X4 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X5 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R5 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X6 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R6 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X7 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R7 );
  assign mux_75_itm_R = ( mux_75_itm_X0 & mux_75_itm_R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_X4 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_R4 );
  assign mux_64_nl_R = ( mux_64_nl_X0 & mux_64_nl_R0 );
  assign _0098__R = ( _0098__X0 & _0098__R0 );
  assign mux_88_nl_R = ( mux_88_nl_X0 & mux_88_nl_R0 );
  assign nor_tmp_R = ( nor_tmp_X0 & nor_tmp_R0 ) | ( nor_tmp_X1 & nor_tmp_R1 );
  assign or_69_nl_R = ( or_69_nl_X0 & or_69_nl_R0 ) | ( or_69_nl_X1 & or_69_nl_R1 ) | ( or_69_nl_X2 & or_69_nl_R2 ) | ( or_69_nl_X3 & or_69_nl_R3 );
  assign main_stage_v_3_mx0c1_R = ( main_stage_v_3_mx0c1_X0 & main_stage_v_3_mx0c1_R0 ) | ( main_stage_v_3_mx0c1_X1 & main_stage_v_3_mx0c1_R1 );
  assign _0268__R = ( _0268__X0 & _0268__R0 );
  assign _0573__R = ( _0573__X0 & _0573__R0 );
  assign mux_21_nl_R = ( mux_21_nl_X0 & mux_21_nl_R0 );
  assign main_stage_v_2_mx0c1_R = ( main_stage_v_2_mx0c1_X0 & main_stage_v_2_mx0c1_R0 ) | ( main_stage_v_2_mx0c1_X1 & main_stage_v_2_mx0c1_R1 );
  assign main_stage_v_1_mx0c1_R = ( main_stage_v_1_mx0c1_X0 & main_stage_v_1_mx0c1_R0 ) | ( main_stage_v_1_mx0c1_X1 & main_stage_v_1_mx0c1_R1 );
  assign and_dcpl_25_R = ( and_dcpl_25_X0 & and_dcpl_25_R0 ) | ( and_dcpl_25_X1 & and_dcpl_25_R1 );
  assign _0564__R = ( _0564__X0 & _0564__R0 );
  assign _0561__R = ( _0561__X0 & _0561__R0 );
  assign _0113__R = ( _0113__X0 & _0113__R0 );
  assign _0560__R = ( _0560__X0 & _0560__R0 );
  assign _0109__R = ( _0109__X0 & _0109__R0 );
  assign _0107__R = ( _0107__X0 & _0107__R0 );
  assign _0558__R = ( _0558__X0 & _0558__R0 );
  assign nor_tmp_26_R = ( nor_tmp_26_X0 & nor_tmp_26_R0 ) | ( nor_tmp_26_X1 & nor_tmp_26_R1 ) | ( nor_tmp_26_X2 & nor_tmp_26_R2 );
  assign _0557__R = ( _0557__X0 & _0557__R0 );
  assign _0556__R = ( _0556__X0 & _0556__R0 );
  assign or_dcpl_10_R = ( or_dcpl_10_X0 & or_dcpl_10_R0 ) | ( or_dcpl_10_X1 & or_dcpl_10_R1 ) | ( or_dcpl_10_X2 & or_dcpl_10_R2 ) | ( or_dcpl_10_X3 & or_dcpl_10_R3 );
  assign _0553__R = ( _0553__X0 & _0553__R0 );
  assign _0551__R = ( _0551__X0 & _0551__R0 );
  assign _0106__R = ( _0106__X0 & _0106__R0 );
  assign _0105__R = ( _0105__X0 & _0105__R0 );
  assign _0545__R = ( _0545__X0 & _0545__R0 ) | ( _0545__X1 & _0545__R1 );
  assign _0231__R = ( _0231__X0 & _0231__R0 );
  assign _0216__R = ( _0216__X0 & _0216__R0 );
  assign _0358__R = ( _0358__X0 & _0358__R0 );
  assign _0357__R = ( _0357__X0 & _0357__R0 );
  assign _0356__R = ( _0356__X0 & _0356__R0 );
  assign _0008__R = ( _0008__X0 & _0008__R0 );
  assign _0355__R = ( _0355__X0 & _0355__R0 );
  assign _0354__R = ( _0354__X0 & _0354__R0 );
  assign _0353__R = ( _0353__X0 & _0353__R0 );
  assign _0352__R = ( _0352__X0 & _0352__R0 );
  assign _0007__R = ( _0007__X0 & _0007__R0 );
  assign _0351__R = ( _0351__X0 & _0351__R0 );
  assign _0350__R = ( _0350__X0 & _0350__R0 );
  assign _0215__R = ( _0215__X0 & _0215__R0 );
  assign _0349__R = ( _0349__X0 & _0349__R0 ) | ( _0349__X1 & _0349__R1 );
  assign _0230__R = ( _0230__X0 & _0230__R0 );
  assign _0214__R = ( _0214__X0 & _0214__R0 );
  assign _0348__R = ( _0348__X0 & _0348__R0 ) | ( _0348__X1 & _0348__R1 );
  assign _0229__R = ( _0229__X0 & _0229__R0 );
  assign _0347__R = ( _0347__X0 & _0347__R0 );
  assign _0346__R = ( _0346__X0 & _0346__R0 );
  assign _0005__R = ( _0005__X0 & _0005__R0 );
  assign _0004__R = ( _0004__X0 & _0004__R0 );
  assign _0345__R = ( _0345__X0 & _0345__R0 );
  assign _0344__R = ( _0344__X0 & _0344__R0 );
  assign _0343__R = ( _0343__X0 & _0343__R0 );
  assign _0617__R = ( _0617__X0 & _0617__R0 );
  assign mux_76_nl_R = ( mux_76_nl_X0 & mux_76_nl_R0 );
  assign _0341__R = ( _0341__X0 & _0341__R0 );
  assign _0339__R = ( _0339__X0 & _0339__R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_R3 );
  assign _0330__R = ( _0330__X0 & _0330__R0 );
  assign mux_66_nl_R = ( mux_66_nl_X0 & mux_66_nl_R0 );
  assign IsNaN_6U_10U_land_lpi_1_dfm_4_R = ( IsNaN_6U_10U_land_lpi_1_dfm_4_X0 & IsNaN_6U_10U_land_lpi_1_dfm_4_R0 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_X1 & IsNaN_6U_10U_land_lpi_1_dfm_4_R1 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_X2 & IsNaN_6U_10U_land_lpi_1_dfm_4_R2 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_X3 & IsNaN_6U_10U_land_lpi_1_dfm_4_R3 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_X4 & IsNaN_6U_10U_land_lpi_1_dfm_4_R4 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_X5 & IsNaN_6U_10U_land_lpi_1_dfm_4_R5 ) | ( IsNaN_6U_10U_land_lpi_1_dfm_4_X6 & IsNaN_6U_10U_land_lpi_1_dfm_4_R6 );
  assign _0484__R = ( _0484__X0 & _0484__R0 );
  assign _0006__R = ( _0006__X0 & _0006__R0 );
  assign _0324__R = ( _0324__X0 & _0324__R0 );
  assign mux_tmp_41_R = ( mux_tmp_41_X0 & mux_tmp_41_R0 ) | ( mux_tmp_41_X1 & mux_tmp_41_R1 );
  assign _0323__R = ( _0323__X0 & _0323__R0 );
  assign _0321__R = ( _0321__X0 & _0321__R0 );
  assign _0101__R = ( _0101__X0 & _0101__R0 );
  assign _0320__R = ( _0320__X0 & _0320__R0 );
  assign and_dcpl_22_R = ( and_dcpl_22_X0 & and_dcpl_22_R0 ) | ( and_dcpl_22_X1 & and_dcpl_22_R1 ) | ( and_dcpl_22_X2 & and_dcpl_22_R2 ) | ( and_dcpl_22_X3 & and_dcpl_22_R3 );
  assign _0319__R = ( _0319__X0 & _0319__R0 );
  assign or_27_cse_R = ( or_27_cse_X0 & or_27_cse_R0 ) | ( or_27_cse_X1 & or_27_cse_R1 ) | ( or_27_cse_X2 & or_27_cse_R2 ) | ( or_27_cse_X3 & or_27_cse_R3 );
  assign _0316__R = ( _0316__X0 & _0316__R0 );
  assign fangyuan31_R = ( fangyuan31_X0 & fangyuan31_R0 );
  assign fangyuan30_R = ( fangyuan30_X0 & fangyuan30_R0 );
  assign IntShiftRightSat_50U_6U_16U_oif_acc_nl_R = ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X0 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R0 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X1 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R1 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X2 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R2 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X3 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R3 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X4 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R4 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X5 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R5 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X6 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R6 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X7 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R7 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X8 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R8 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X9 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R9 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X10 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R10 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X11 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R11 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X12 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R12 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X13 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R13 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X14 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R14 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X15 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R15 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X16 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R16 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X17 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R17 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X18 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R18 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X19 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R19 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X20 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R20 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X21 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R21 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X22 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R22 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X23 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R23 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X24 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R24 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X25 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R25 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X26 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R26 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X27 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R27 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X28 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R28 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X29 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R29 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X30 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R30 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X31 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R31 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X32 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R32 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X33 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R33 ) | ( IntShiftRightSat_50U_6U_16U_oif_acc_nl_X34 & IntShiftRightSat_50U_6U_16U_oif_acc_nl_R34 );
  assign FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_R = ( FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_X0 & FpMantDecShiftRight_10U_6U_10U_guard_bits_9_0_sva_R0 );
  assign FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_R = ( FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_X0 & FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_R0 ) | ( FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_X1 & FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_R1 );
  assign FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_R = ( FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_X0 & FpMantDecShiftRight_10U_6U_10U_stick_bits_9_0_sva_R0 );
  assign fangyuan29_R = ( fangyuan29_X0 & fangyuan29_R0 );
  assign IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_R = ( IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_X0 & IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_R0 ) | ( IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_X1 & IntShiftRightSat_50U_6U_16U_i_sva_mx0w0_R1 );
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_R = ( IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_X0 & IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_R0 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_X1 & IntShiftRightSat_50U_6U_16U_o_0_sva_mx0w0_R1 );
  assign IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_R = ( IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_X0 & IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_R0 ) | ( IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_X1 & IntShiftRightSat_50U_6U_16U_o_14_1_sva_mx0w0_R1 );
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R = ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X0 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R0 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X1 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R1 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X2 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R2 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X3 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R3 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X4 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R4 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X5 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R5 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X6 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R6 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X7 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R7 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X8 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R8 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X9 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R9 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X10 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R10 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X11 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R11 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X12 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R12 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X13 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R13 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X14 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R14 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X15 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R15 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X16 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R16 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X17 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R17 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X18 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R18 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X19 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R19 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X20 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R20 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X21 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R21 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X22 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R22 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X23 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R23 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X24 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R24 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X25 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R25 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X26 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R26 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X27 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R27 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X28 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R28 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X29 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R29 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X30 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R30 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X31 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R31 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X32 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R32 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X33 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R33 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X34 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R34 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_X35 & IntShiftRightSat_50U_6U_16U_o_15_sva_mx0w0_R35 );
  assign io_read_cfg_precision_rsc_svs_st_6_R = ( io_read_cfg_precision_rsc_svs_st_6_X0 & io_read_cfg_precision_rsc_svs_st_6_R0 ) | ( io_read_cfg_precision_rsc_svs_st_6_X1 & io_read_cfg_precision_rsc_svs_st_6_R1 ) | ( io_read_cfg_precision_rsc_svs_st_6_X2 & io_read_cfg_precision_rsc_svs_st_6_R2 ) | ( io_read_cfg_precision_rsc_svs_st_6_X3 & io_read_cfg_precision_rsc_svs_st_6_R3 );
  assign IntSubExt_25U_25U_26U_o_acc_itm_2_R = ( IntSubExt_25U_25U_26U_o_acc_itm_2_X0 & IntSubExt_25U_25U_26U_o_acc_itm_2_R0 ) | ( IntSubExt_25U_25U_26U_o_acc_itm_2_X1 & IntSubExt_25U_25U_26U_o_acc_itm_2_R1 );
  assign cfg_mul_in_rsci_d_R = ( cfg_mul_in_rsci_d_X0 & cfg_mul_in_rsci_d_R0 ) | ( cfg_mul_in_rsci_d_X1 & cfg_mul_in_rsci_d_R1 );
  assign IntSubExt_33U_32U_34U_o_acc_nl_R = ( IntSubExt_33U_32U_34U_o_acc_nl_X0 & IntSubExt_33U_32U_34U_o_acc_nl_R0 ) | ( IntSubExt_33U_32U_34U_o_acc_nl_X1 & IntSubExt_33U_32U_34U_o_acc_nl_R1 );
  assign cfg_mul_in_1_sva_3_R = ( cfg_mul_in_1_sva_3_X0 & cfg_mul_in_1_sva_3_R0 ) | ( cfg_mul_in_1_sva_3_X1 & cfg_mul_in_1_sva_3_R1 ) | ( cfg_mul_in_1_sva_3_X2 & cfg_mul_in_1_sva_3_R2 );
  assign IntSubExt_25U_25U_26U_1_o_acc_itm_2_R = ( IntSubExt_25U_25U_26U_1_o_acc_itm_2_X0 & IntSubExt_25U_25U_26U_1_o_acc_itm_2_R0 ) | ( IntSubExt_25U_25U_26U_1_o_acc_itm_2_X1 & IntSubExt_25U_25U_26U_1_o_acc_itm_2_R1 );
  assign fangyuan28_R = ( fangyuan28_X0 & fangyuan28_R0 );
  assign fangyuan27_R = ( fangyuan27_X0 & fangyuan27_R0 );
  assign IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R = ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X0 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R0 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X1 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R1 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X2 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R2 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X3 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R3 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X4 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R4 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X5 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R5 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X6 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R6 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X7 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R7 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X8 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R8 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X9 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R9 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X10 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R10 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X11 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R11 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X12 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R12 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X13 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R13 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X14 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R14 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X15 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R15 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X16 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R16 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X17 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R17 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X18 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R18 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X19 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R19 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X20 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R20 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X21 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R21 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X22 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R22 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X23 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R23 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X24 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R24 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X25 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R25 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X26 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R26 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X27 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R27 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X28 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R28 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X29 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R29 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X30 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R30 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X31 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R31 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X32 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R32 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X33 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R33 ) | ( IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X34 & IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R34 );
  assign reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R = ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X0 & reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R0 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X1 & reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R1 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X2 & reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R2 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X3 & reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R3 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X4 & reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R4 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_X5 & reg_IntShiftRightSat_50U_6U_16U_i_1_itm_R5 );
  assign reg_IntShiftRightSat_50U_6U_16U_i_itm_R = ( reg_IntShiftRightSat_50U_6U_16U_i_itm_X0 & reg_IntShiftRightSat_50U_6U_16U_i_itm_R0 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_itm_X1 & reg_IntShiftRightSat_50U_6U_16U_i_itm_R1 ) | ( reg_IntShiftRightSat_50U_6U_16U_i_itm_X2 & reg_IntShiftRightSat_50U_6U_16U_i_itm_R2 );
  assign fangyuan26_R = ( fangyuan26_X0 & fangyuan26_R0 );
  assign fangyuan25_R = ( fangyuan25_X0 & fangyuan25_R0 );
  assign IntShiftRightSat_42U_6U_8U_oif_acc_nl_R = ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X0 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R0 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X1 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R1 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X2 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R2 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X3 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R3 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X4 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R4 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X5 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R5 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X6 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R6 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X7 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R7 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X8 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R8 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X9 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R9 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X10 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R10 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X11 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R11 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X12 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R12 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X13 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R13 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X14 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R14 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X15 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R15 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X16 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R16 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X17 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R17 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X18 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R18 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X19 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R19 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X20 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R20 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X21 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R21 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X22 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R22 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X23 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R23 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X24 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R24 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X25 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R25 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X26 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R26 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X27 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R27 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X28 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R28 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X29 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R29 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X30 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R30 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X31 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R31 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X32 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R32 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X33 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R33 ) | ( IntShiftRightSat_42U_6U_8U_oif_acc_nl_X34 & IntShiftRightSat_42U_6U_8U_oif_acc_nl_R34 );
  assign fangyuan24_R = ( fangyuan24_X0 & fangyuan24_R0 );
  assign IntShiftRightSat_42U_6U_8U_i_sva_2_R = ( IntShiftRightSat_42U_6U_8U_i_sva_2_X0 & IntShiftRightSat_42U_6U_8U_i_sva_2_R0 ) | ( IntShiftRightSat_42U_6U_8U_i_sva_2_X1 & IntShiftRightSat_42U_6U_8U_i_sva_2_R1 ) | ( IntShiftRightSat_42U_6U_8U_i_sva_2_X2 & IntShiftRightSat_42U_6U_8U_i_sva_2_R2 ) | ( IntShiftRightSat_42U_6U_8U_i_sva_2_X3 & IntShiftRightSat_42U_6U_8U_i_sva_2_R3 );
  assign IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R = ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X0 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R0 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X1 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R1 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X2 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R2 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X3 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R3 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X4 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R4 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X5 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R5 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X6 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R6 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X7 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R7 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X8 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R8 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X9 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R9 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X10 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R10 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X11 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R11 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X12 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R12 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X13 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R13 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X14 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R14 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X15 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R15 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X16 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R16 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X17 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R17 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X18 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R18 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X19 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R19 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X20 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R20 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X21 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R21 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X22 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R22 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X23 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R23 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X24 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R24 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X25 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R25 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X26 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R26 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X27 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R27 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X28 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R28 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X29 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R29 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X30 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R30 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X31 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R31 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X32 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R32 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X33 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R33 ) | ( IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X34 & IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R34 );
  assign fangyuan23_R = ( fangyuan23_X0 & fangyuan23_R0 );
  assign IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R = ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X0 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R0 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X1 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R1 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X2 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R2 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X3 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R3 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X4 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R4 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X5 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R5 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X6 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R6 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X7 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R7 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X8 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R8 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X9 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R9 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X10 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R10 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X11 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R11 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X12 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R12 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X13 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R13 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X14 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R14 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X15 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R15 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X16 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R16 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X17 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R17 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X18 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R18 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X19 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R19 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X20 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R20 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X21 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R21 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X22 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R22 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X23 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R23 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X24 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R24 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X25 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R25 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X26 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R26 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X27 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R27 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X28 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R28 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X29 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R29 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X30 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R30 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X31 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R31 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X32 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R32 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X33 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R33 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X34 & IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R34 );
  assign fangyuan22_R = ( fangyuan22_X0 & fangyuan22_R0 );
  assign fangyuan21_R = ( fangyuan21_X0 & fangyuan21_R0 );
  assign IntShiftRightSat_42U_6U_8U_1_i_sva_2_R = ( IntShiftRightSat_42U_6U_8U_1_i_sva_2_X0 & IntShiftRightSat_42U_6U_8U_1_i_sva_2_R0 ) | ( IntShiftRightSat_42U_6U_8U_1_i_sva_2_X1 & IntShiftRightSat_42U_6U_8U_1_i_sva_2_R1 ) | ( IntShiftRightSat_42U_6U_8U_1_i_sva_2_X2 & IntShiftRightSat_42U_6U_8U_1_i_sva_2_R2 ) | ( IntShiftRightSat_42U_6U_8U_1_i_sva_2_X3 & IntShiftRightSat_42U_6U_8U_1_i_sva_2_R3 );
  assign fangyuan20_R = ( fangyuan20_X0 & fangyuan20_R0 );
  assign fangyuan19_R = ( fangyuan19_X0 & fangyuan19_R0 );
  assign fangyuan18_R = ( fangyuan18_X0 & fangyuan18_R0 );
  assign fangyuan17_R = ( fangyuan17_X0 & fangyuan17_R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_3_nl_R0 );
  assign fangyuan16_R = ( fangyuan16_X0 & fangyuan16_R0 );
  assign fangyuan15_R = ( fangyuan15_X0 & fangyuan15_R0 );
  assign fangyuan14_R = ( fangyuan14_X0 & fangyuan14_R0 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_R = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_X0 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_R0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_X1 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_R1 );
  assign fangyuan13_R = ( fangyuan13_X0 & fangyuan13_R0 );
  assign IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R = ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X0 & IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R0 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X1 & IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R1 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X2 & IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R2 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X3 & IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R3 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X4 & IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R4 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X5 & IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R5 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X6 & IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R6 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X7 & IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R7 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X8 & IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R8 ) | ( IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_X9 & IntShiftRightSat_50U_6U_16U_o_IntShiftRightSat_50U_6U_16U_o_nor_nl_R9 );
  assign fangyuan12_R = ( fangyuan12_X0 & fangyuan12_R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_nand_nl_R0 );
  assign IntShiftRightSat_50U_6U_16U_o_and_7_nl_R = ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X0 & IntShiftRightSat_50U_6U_16U_o_and_7_nl_R0 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X1 & IntShiftRightSat_50U_6U_16U_o_and_7_nl_R1 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X2 & IntShiftRightSat_50U_6U_16U_o_and_7_nl_R2 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X3 & IntShiftRightSat_50U_6U_16U_o_and_7_nl_R3 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X4 & IntShiftRightSat_50U_6U_16U_o_and_7_nl_R4 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X5 & IntShiftRightSat_50U_6U_16U_o_and_7_nl_R5 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X6 & IntShiftRightSat_50U_6U_16U_o_and_7_nl_R6 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X7 & IntShiftRightSat_50U_6U_16U_o_and_7_nl_R7 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X8 & IntShiftRightSat_50U_6U_16U_o_and_7_nl_R8 ) | ( IntShiftRightSat_50U_6U_16U_o_and_7_nl_X9 & IntShiftRightSat_50U_6U_16U_o_and_7_nl_R9 );
  assign fangyuan11_R = ( fangyuan11_X0 & fangyuan11_R0 );
  assign mux_84_tmp_R = ( mux_84_tmp_X0 & mux_84_tmp_R0 ) | ( mux_84_tmp_X1 & mux_84_tmp_R1 ) | ( mux_84_tmp_X2 & mux_84_tmp_R2 ) | ( mux_84_tmp_X3 & mux_84_tmp_R3 ) | ( mux_84_tmp_X4 & mux_84_tmp_R4 ) | ( mux_84_tmp_X5 & mux_84_tmp_R5 ) | ( mux_84_tmp_X6 & mux_84_tmp_R6 ) | ( mux_84_tmp_X7 & mux_84_tmp_R7 ) | ( mux_84_tmp_X8 & mux_84_tmp_R8 ) | ( mux_84_tmp_X9 & mux_84_tmp_R9 ) | ( mux_84_tmp_X10 & mux_84_tmp_R10 ) | ( mux_84_tmp_X11 & mux_84_tmp_R11 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_R1 );
  assign nor_dfs_R = ( nor_dfs_X0 & nor_dfs_R0 ) | ( nor_dfs_X1 & nor_dfs_R1 ) | ( nor_dfs_X2 & nor_dfs_R2 ) | ( nor_dfs_X3 & nor_dfs_R3 ) | ( nor_dfs_X4 & nor_dfs_R4 ) | ( nor_dfs_X5 & nor_dfs_R5 ) | ( nor_dfs_X6 & nor_dfs_R6 ) | ( nor_dfs_X7 & nor_dfs_R7 ) | ( nor_dfs_X8 & nor_dfs_R8 ) | ( nor_dfs_X9 & nor_dfs_R9 ) | ( nor_dfs_X10 & nor_dfs_R10 ) | ( nor_dfs_X11 & nor_dfs_R11 ) | ( nor_dfs_X12 & nor_dfs_R12 ) | ( nor_dfs_X13 & nor_dfs_R13 ) | ( nor_dfs_X14 & nor_dfs_R14 ) | ( nor_dfs_X15 & nor_dfs_R15 ) | ( nor_dfs_X16 & nor_dfs_R16 ) | ( nor_dfs_X17 & nor_dfs_R17 );
  assign equal_tmp_2_R = ( equal_tmp_2_X0 & equal_tmp_2_R0 ) | ( equal_tmp_2_X1 & equal_tmp_2_R1 ) | ( equal_tmp_2_X2 & equal_tmp_2_R2 ) | ( equal_tmp_2_X3 & equal_tmp_2_R3 ) | ( equal_tmp_2_X4 & equal_tmp_2_R4 ) | ( equal_tmp_2_X5 & equal_tmp_2_R5 ) | ( equal_tmp_2_X6 & equal_tmp_2_R6 ) | ( equal_tmp_2_X7 & equal_tmp_2_R7 ) | ( equal_tmp_2_X8 & equal_tmp_2_R8 ) | ( equal_tmp_2_X9 & equal_tmp_2_R9 ) | ( equal_tmp_2_X10 & equal_tmp_2_R10 ) | ( equal_tmp_2_X11 & equal_tmp_2_R11 ) | ( equal_tmp_2_X12 & equal_tmp_2_R12 ) | ( equal_tmp_2_X13 & equal_tmp_2_R13 ) | ( equal_tmp_2_X14 & equal_tmp_2_R14 ) | ( equal_tmp_2_X15 & equal_tmp_2_R15 ) | ( equal_tmp_2_X16 & equal_tmp_2_R16 ) | ( equal_tmp_2_X17 & equal_tmp_2_R17 ) | ( equal_tmp_2_X18 & equal_tmp_2_R18 ) | ( equal_tmp_2_X19 & equal_tmp_2_R19 ) | ( equal_tmp_2_X20 & equal_tmp_2_R20 );
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_4_R = ( IntShiftRightSat_50U_6U_16U_o_15_sva_4_X0 & IntShiftRightSat_50U_6U_16U_o_15_sva_4_R0 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_4_X1 & IntShiftRightSat_50U_6U_16U_o_15_sva_4_R1 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_R = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_X0 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_R0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_X1 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_R1 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X0 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X1 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R1 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X2 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R2 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X3 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R3 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_X4 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_R4 );
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_4_R = ( IntShiftRightSat_50U_6U_16U_o_0_sva_4_X0 & IntShiftRightSat_50U_6U_16U_o_0_sva_4_R0 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_4_X1 & IntShiftRightSat_50U_6U_16U_o_0_sva_4_R1 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_4_X2 & IntShiftRightSat_50U_6U_16U_o_0_sva_4_R2 );
  assign _0315__R = ( _0315__X0 & _0315__R0 );
  assign _0314__R = ( _0314__X0 & _0314__R0 );
  assign nor_tmp_43_R = ( nor_tmp_43_X0 & nor_tmp_43_R0 ) | ( nor_tmp_43_X1 & nor_tmp_43_R1 ) | ( nor_tmp_43_X2 & nor_tmp_43_R2 ) | ( nor_tmp_43_X3 & nor_tmp_43_R3 ) | ( nor_tmp_43_X4 & nor_tmp_43_R4 ) | ( nor_tmp_43_X5 & nor_tmp_43_R5 ) | ( nor_tmp_43_X6 & nor_tmp_43_R6 ) | ( nor_tmp_43_X7 & nor_tmp_43_R7 ) | ( nor_tmp_43_X8 & nor_tmp_43_R8 ) | ( nor_tmp_43_X9 & nor_tmp_43_R9 ) | ( nor_tmp_43_X10 & nor_tmp_43_R10 ) | ( nor_tmp_43_X11 & nor_tmp_43_R11 ) | ( nor_tmp_43_X12 & nor_tmp_43_R12 ) | ( nor_tmp_43_X13 & nor_tmp_43_R13 ) | ( nor_tmp_43_X14 & nor_tmp_43_R14 ) | ( nor_tmp_43_X15 & nor_tmp_43_R15 ) | ( nor_tmp_43_X16 & nor_tmp_43_R16 ) | ( nor_tmp_43_X17 & nor_tmp_43_R17 ) | ( nor_tmp_43_X18 & nor_tmp_43_R18 ) | ( nor_tmp_43_X19 & nor_tmp_43_R19 ) | ( nor_tmp_43_X20 & nor_tmp_43_R20 ) | ( nor_tmp_43_X21 & nor_tmp_43_R21 ) | ( nor_tmp_43_X22 & nor_tmp_43_R22 ) | ( nor_tmp_43_X23 & nor_tmp_43_R23 ) | ( nor_tmp_43_X24 & nor_tmp_43_R24 );
  assign _0311__R = ( _0311__X0 & _0311__R0 );
  assign and_86_tmp_R = ( and_86_tmp_X0 & and_86_tmp_R0 ) | ( and_86_tmp_X1 & and_86_tmp_R1 );
  assign _0603__R = ( _0603__X0 & _0603__R0 ) | ( _0603__X1 & _0603__R1 );
  assign _0594__R = ( _0594__X0 & _0594__R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_R2 );
  assign _0236__R = ( _0236__X0 & _0236__R0 );
  assign _0307__R = ( _0307__X0 & _0307__R0 );
  assign nor_10_cse_R = ( nor_10_cse_X0 & nor_10_cse_R0 ) | ( nor_10_cse_X1 & nor_10_cse_R1 ) | ( nor_10_cse_X2 & nor_10_cse_R2 ) | ( nor_10_cse_X3 & nor_10_cse_R3 ) | ( nor_10_cse_X4 & nor_10_cse_R4 ) | ( nor_10_cse_X5 & nor_10_cse_R5 ) | ( nor_10_cse_X6 & nor_10_cse_R6 ) | ( nor_10_cse_X7 & nor_10_cse_R7 ) | ( nor_10_cse_X8 & nor_10_cse_R8 ) | ( nor_10_cse_X9 & nor_10_cse_R9 ) | ( nor_10_cse_X10 & nor_10_cse_R10 ) | ( nor_10_cse_X11 & nor_10_cse_R11 );
  assign _0177__R = ( _0177__X0 & _0177__R0 );
  assign _0306__R = ( _0306__X0 & _0306__R0 );
  assign _0176__R = ( _0176__X0 & _0176__R0 );
  assign _0175__R = ( _0175__X0 & _0175__R0 );
  assign _0305__R = ( _0305__X0 & _0305__R0 );
  assign and_146_nl_R = ( and_146_nl_X0 & and_146_nl_R0 ) | ( and_146_nl_X1 & and_146_nl_R1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X4 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_X5 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_R5 );
  assign _0174__R = ( _0174__X0 & _0174__R0 );
  assign _0223__R = ( _0223__X0 & _0223__R0 );
  assign _0173__R = ( _0173__X0 & _0173__R0 );
  assign _0222__R = ( _0222__X0 & _0222__R0 );
  assign _0304__R = ( _0304__X0 & _0304__R0 );
  assign _0303__R = ( _0303__X0 & _0303__R0 );
  assign _0302__R = ( _0302__X0 & _0302__R0 );
  assign _0169__R = ( _0169__X0 & _0169__R0 );
  assign _0580__R = ( _0580__X0 & _0580__R0 );
  assign _0299__R = ( _0299__X0 & _0299__R0 );
  assign _0165__R = ( _0165__X0 & _0165__R0 ) | ( _0165__X1 & _0165__R1 );
  assign _0166__R = ( _0166__X0 & _0166__R0 );
  assign _0579__R = ( _0579__X0 & _0579__R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X4 & FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X5 & FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R5 );
  assign _0298__R = ( _0298__X0 & _0298__R0 ) | ( _0298__X1 & _0298__R1 ) | ( _0298__X2 & _0298__R2 );
  assign FpMantDecShiftRight_10U_6U_10U_least_mask_sva_R = ( FpMantDecShiftRight_10U_6U_10U_least_mask_sva_X0 & FpMantDecShiftRight_10U_6U_10U_least_mask_sva_R0 );
  assign mux_69_nl_R = ( mux_69_nl_X0 & mux_69_nl_R0 );
  assign mux_67_nl_R = ( mux_67_nl_X0 & mux_67_nl_R0 );
  assign _0243__R = ( _0243__X0 & _0243__R0 );
  assign _0297__R = ( _0297__X0 & _0297__R0 );
  assign _0159__R = ( _0159__X0 & _0159__R0 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_X4 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_R4 );
  assign IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R = ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X0 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R0 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X1 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R1 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X2 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R2 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X3 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R3 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X4 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R4 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X5 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R5 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X6 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R6 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X7 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R7 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X8 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R8 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X9 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R9 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X10 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R10 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X11 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R11 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X12 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R12 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X13 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R13 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X14 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R14 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X15 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R15 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X16 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R16 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X17 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R17 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X18 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R18 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X19 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R19 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X20 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R20 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X21 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R21 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X22 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R22 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X23 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R23 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X24 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R24 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X25 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R25 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X26 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R26 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X27 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R27 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X28 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R28 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X29 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R29 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X30 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R30 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X31 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R31 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X32 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R32 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X33 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R33 ) | ( IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X34 & IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R34 );
  assign _0296__R = ( _0296__X0 & _0296__R0 );
  assign _0295__R = ( _0295__X0 & _0295__R0 );
  assign mux_62_nl_R = ( mux_62_nl_X0 & mux_62_nl_R0 );
  assign _0155__R = ( _0155__X0 & _0155__R0 );
  assign _0154__R = ( _0154__X0 & _0154__R0 );
  assign mux_60_nl_R = ( mux_60_nl_X0 & mux_60_nl_R0 );
  assign mux_56_nl_R = ( mux_56_nl_X0 & mux_56_nl_R0 );
  assign _0150__R = ( _0150__X0 & _0150__R0 );
  assign _0149__R = ( _0149__X0 & _0149__R0 );
  assign _0148__R = ( _0148__X0 & _0148__R0 );
  assign _0293__R = ( _0293__X0 & _0293__R0 );
  assign _0146__R = ( _0146__X0 & _0146__R0 );
  assign _0292__R = ( _0292__X0 & _0292__R0 );
  assign _0145__R = ( _0145__X0 & _0145__R0 );
  assign _0144__R = ( _0144__X0 & _0144__R0 );
  assign _0291__R = ( _0291__X0 & _0291__R0 ) | ( _0291__X1 & _0291__R1 );
  assign _0143__R = ( _0143__X0 & _0143__R0 );
  assign _0242__R = ( _0242__X0 & _0242__R0 ) | ( _0242__X1 & _0242__R1 ) | ( _0242__X2 & _0242__R2 );
  assign mux_48_nl_R = ( mux_48_nl_X0 & mux_48_nl_R0 );
  assign _0141__R = ( _0141__X0 & _0141__R0 );
  assign _0290__R = ( _0290__X0 & _0290__R0 ) | ( _0290__X1 & _0290__R1 );
  assign _0140__R = ( _0140__X0 & _0140__R0 );
  assign _0289__R = ( _0289__X0 & _0289__R0 );
  assign mux_42_nl_R = ( mux_42_nl_X0 & mux_42_nl_R0 );
  assign mux_41_nl_R = ( mux_41_nl_X0 & mux_41_nl_R0 );
  assign _0137__R = ( _0137__X0 & _0137__R0 ) | ( _0137__X1 & _0137__R1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_FpExpoWidthDec_6U_5U_10U_1U_1U_if_or_cse_R0 );
  assign _0575__R = ( _0575__X0 & _0575__R0 );
  assign _0134__R = ( _0134__X0 & _0134__R0 );
  assign _0574__R = ( _0574__X0 & _0574__R0 );
  assign _0132__R = ( _0132__X0 & _0132__R0 );
  assign _0130__R = ( _0130__X0 & _0130__R0 );
  assign _0129__R = ( _0129__X0 & _0129__R0 );
  assign mux_85_nl_R = ( mux_85_nl_X0 & mux_85_nl_R0 );
  assign _0127__R = ( _0127__X0 & _0127__R0 );
  assign _0126__R = ( _0126__X0 & _0126__R0 );
  assign IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R = ( IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X0 & IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R0 ) | ( IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X1 & IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R1 ) | ( IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X2 & IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R2 ) | ( IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_X3 & IntShiftRightSat_50U_6U_16U_IntShiftRightSat_50U_6U_16U_oelse_IntShiftRightSat_50U_6U_16U_if_unequal_tmp_R3 );
  assign and_dcpl_52_R = ( and_dcpl_52_X0 & and_dcpl_52_R0 ) | ( and_dcpl_52_X1 & and_dcpl_52_R1 ) | ( and_dcpl_52_X2 & and_dcpl_52_R2 );
  assign mux_24_nl_R = ( mux_24_nl_X0 & mux_24_nl_R0 );
  assign _0285__R = ( _0285__X0 & _0285__R0 );
  assign mux_18_nl_R = ( mux_18_nl_X0 & mux_18_nl_R0 );
  assign _0122__R = ( _0122__X0 & _0122__R0 ) | ( _0122__X1 & _0122__R1 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_or_1_cse_R0 );
  assign _0567__R = ( _0567__X0 & _0567__R0 );
  assign mux_15_nl_R = ( mux_15_nl_X0 & mux_15_nl_R0 );
  assign mux_12_nl_R = ( mux_12_nl_X0 & mux_12_nl_R0 );
  assign mux_10_nl_R = ( mux_10_nl_X0 & mux_10_nl_R0 );
  assign mux_8_nl_R = ( mux_8_nl_X0 & mux_8_nl_R0 );
  assign _0566__R = ( _0566__X0 & _0566__R0 );
  assign chn_data_in_rsci_ld_core_psct_mx0c0_R = ( chn_data_in_rsci_ld_core_psct_mx0c0_X0 & chn_data_in_rsci_ld_core_psct_mx0c0_R0 ) | ( chn_data_in_rsci_ld_core_psct_mx0c0_X1 & chn_data_in_rsci_ld_core_psct_mx0c0_R1 );
  assign _0256__R = ( _0256__X0 & _0256__R0 ) | ( _0256__X1 & _0256__R1 ) | ( _0256__X2 & _0256__R2 ) | ( _0256__X3 & _0256__R3 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R = ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X0 & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X1 & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R1 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X2 & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R2 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X3 & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R3 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_R = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_X0 & IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_R0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_X1 & IntShiftRight_42U_6U_8U_1_obits_fixed_nand_tmp_R1 );
  assign _0112__R = ( _0112__X0 & _0112__R0 );
  assign _0251__R = ( _0251__X0 & _0251__R0 ) | ( _0251__X1 & _0251__R1 ) | ( _0251__X2 & _0251__R2 ) | ( _0251__X3 & _0251__R3 ) | ( _0251__X4 & _0251__R4 ) | ( _0251__X5 & _0251__R5 );
  assign _0248__R = ( _0248__X0 & _0248__R0 ) | ( _0248__X1 & _0248__R1 ) | ( _0248__X2 & _0248__R2 ) | ( _0248__X3 & _0248__R3 );
  assign _0111__R = ( _0111__X0 & _0111__R0 ) | ( _0111__X1 & _0111__R1 );
  assign _0110__R = ( _0110__X0 & _0110__R0 );
  assign _0278__R = ( _0278__X0 & _0278__R0 ) | ( _0278__X1 & _0278__R1 ) | ( _0278__X2 & _0278__R2 );
  assign fsm_output_R = ( fsm_output_X0 & fsm_output_R0 ) | ( fsm_output_X1 & fsm_output_R1 ) | ( fsm_output_X2 & fsm_output_R2 ) | ( fsm_output_X3 & fsm_output_R3 ) | ( fsm_output_X4 & fsm_output_R4 );
  assign main_stage_en_1_R = ( main_stage_en_1_X0 & main_stage_en_1_R0 ) | ( main_stage_en_1_X1 & main_stage_en_1_R1 ) | ( main_stage_en_1_X2 & main_stage_en_1_R2 ) | ( main_stage_en_1_X3 & main_stage_en_1_R3 ) | ( main_stage_en_1_X4 & main_stage_en_1_R4 );
  assign _0277__R = ( _0277__X0 & _0277__R0 );
  assign _0238__R = ( _0238__X0 & _0238__R0 ) | ( _0238__X1 & _0238__R1 ) | ( _0238__X2 & _0238__R2 ) | ( _0238__X3 & _0238__R3 ) | ( _0238__X4 & _0238__R4 );
  assign and_dcpl_9_R = ( and_dcpl_9_X0 & and_dcpl_9_R0 ) | ( and_dcpl_9_X1 & and_dcpl_9_R1 );
  assign _0276__R = ( _0276__X0 & _0276__R0 );
  assign or_7_cse_R = ( or_7_cse_X0 & or_7_cse_R0 ) | ( or_7_cse_X1 & or_7_cse_R1 ) | ( or_7_cse_X2 & or_7_cse_R2 );
  assign _0108__R = ( _0108__X0 & _0108__R0 ) | ( _0108__X1 & _0108__R1 );
  assign or_16_cse_R = ( or_16_cse_X0 & or_16_cse_R0 ) | ( or_16_cse_X1 & or_16_cse_R1 ) | ( or_16_cse_X2 & or_16_cse_R2 ) | ( or_16_cse_X3 & or_16_cse_R3 ) | ( or_16_cse_X4 & or_16_cse_R4 ) | ( or_16_cse_X5 & or_16_cse_R5 ) | ( or_16_cse_X6 & or_16_cse_R6 );
  assign or_28_cse_R = ( or_28_cse_X0 & or_28_cse_R0 ) | ( or_28_cse_X1 & or_28_cse_R1 ) | ( or_28_cse_X2 & or_28_cse_R2 ) | ( or_28_cse_X3 & or_28_cse_R3 ) | ( or_28_cse_X4 & or_28_cse_R4 ) | ( or_28_cse_X5 & or_28_cse_R5 ) | ( or_28_cse_X6 & or_28_cse_R6 ) | ( or_28_cse_X7 & or_28_cse_R7 ) | ( or_28_cse_X8 & or_28_cse_R8 );
  assign or_209_cse_R = ( or_209_cse_X0 & or_209_cse_R0 ) | ( or_209_cse_X1 & or_209_cse_R1 );
  assign _0273__R = ( _0273__X0 & _0273__R0 );
  assign main_stage_v_3_R = ( main_stage_v_3_X0 & main_stage_v_3_R0 ) | ( main_stage_v_3_X1 & main_stage_v_3_R1 ) | ( main_stage_v_3_X2 & main_stage_v_3_R2 ) | ( main_stage_v_3_X3 & main_stage_v_3_R3 ) | ( main_stage_v_3_X4 & main_stage_v_3_R4 ) | ( main_stage_v_3_X5 & main_stage_v_3_R5 ) | ( main_stage_v_3_X6 & main_stage_v_3_R6 ) | ( main_stage_v_3_X7 & main_stage_v_3_R7 ) | ( main_stage_v_3_X8 & main_stage_v_3_R8 );
  assign _0104__R = ( _0104__X0 & _0104__R0 );
  assign and_dcpl_15_R = ( and_dcpl_15_X0 & and_dcpl_15_R0 ) | ( and_dcpl_15_X1 & and_dcpl_15_R1 );
  assign cfg_precision_rsci_d_R = ( cfg_precision_rsci_d_X0 & cfg_precision_rsci_d_R0 ) | ( cfg_precision_rsci_d_X1 & cfg_precision_rsci_d_R1 ) | ( cfg_precision_rsci_d_X2 & cfg_precision_rsci_d_R2 ) | ( cfg_precision_rsci_d_X3 & cfg_precision_rsci_d_R3 ) | ( cfg_precision_rsci_d_X4 & cfg_precision_rsci_d_R4 );
  assign chn_data_out_rsci_bawt_R = ( chn_data_out_rsci_bawt_X0 & chn_data_out_rsci_bawt_R0 ) | ( chn_data_out_rsci_bawt_X1 & chn_data_out_rsci_bawt_R1 ) | ( chn_data_out_rsci_bawt_X2 & chn_data_out_rsci_bawt_R2 ) | ( chn_data_out_rsci_bawt_X3 & chn_data_out_rsci_bawt_R3 ) | ( chn_data_out_rsci_bawt_X4 & chn_data_out_rsci_bawt_R4 ) | ( chn_data_out_rsci_bawt_X5 & chn_data_out_rsci_bawt_R5 ) | ( chn_data_out_rsci_bawt_X6 & chn_data_out_rsci_bawt_R6 ) | ( chn_data_out_rsci_bawt_X7 & chn_data_out_rsci_bawt_R7 ) | ( chn_data_out_rsci_bawt_X8 & chn_data_out_rsci_bawt_R8 ) | ( chn_data_out_rsci_bawt_X9 & chn_data_out_rsci_bawt_R9 ) | ( chn_data_out_rsci_bawt_X10 & chn_data_out_rsci_bawt_R10 ) | ( chn_data_out_rsci_bawt_X11 & chn_data_out_rsci_bawt_R11 ) | ( chn_data_out_rsci_bawt_X12 & chn_data_out_rsci_bawt_R12 ) | ( chn_data_out_rsci_bawt_X13 & chn_data_out_rsci_bawt_R13 ) | ( chn_data_out_rsci_bawt_X14 & chn_data_out_rsci_bawt_R14 ) | ( chn_data_out_rsci_bawt_X15 & chn_data_out_rsci_bawt_R15 ) | ( chn_data_out_rsci_bawt_X16 & chn_data_out_rsci_bawt_R16 ) | ( chn_data_out_rsci_bawt_X17 & chn_data_out_rsci_bawt_R17 ) | ( chn_data_out_rsci_bawt_X18 & chn_data_out_rsci_bawt_R18 ) | ( chn_data_out_rsci_bawt_X19 & chn_data_out_rsci_bawt_R19 );
  assign FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_R = ( FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_X0 & FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_R0 ) | ( FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_X1 & FpMantDecShiftRight_10U_6U_10U_guard_mask_sva_mx0w0_R1 );
  assign i_data_sva_1_16_0_1_R = ( i_data_sva_1_16_0_1_X0 & i_data_sva_1_16_0_1_R0 ) | ( i_data_sva_1_16_0_1_X1 & i_data_sva_1_16_0_1_R1 ) | ( i_data_sva_1_16_0_1_X2 & i_data_sva_1_16_0_1_R2 ) | ( i_data_sva_1_16_0_1_X3 & i_data_sva_1_16_0_1_R3 ) | ( i_data_sva_1_16_0_1_X4 & i_data_sva_1_16_0_1_R4 ) | ( i_data_sva_1_16_0_1_X5 & i_data_sva_1_16_0_1_R5 );
  assign FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_R = ( FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X0 & FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_R0 ) | ( FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X1 & FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_R1 );
  assign i_data_sva_2_14_0_1_R = ( i_data_sva_2_14_0_1_X0 & i_data_sva_2_14_0_1_R0 ) | ( i_data_sva_2_14_0_1_X1 & i_data_sva_2_14_0_1_R1 ) | ( i_data_sva_2_14_0_1_X2 & i_data_sva_2_14_0_1_R2 ) | ( i_data_sva_2_14_0_1_X3 & i_data_sva_2_14_0_1_R3 );
  assign _0548__R = ( _0548__X0 & _0548__R0 );
  assign FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_R = ( FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_X0 & FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_R0 ) | ( FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_X1 & FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_R1 );
  assign _0269__R = ( _0269__X0 & _0269__R0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R = ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X0 & IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R0 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X1 & IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R1 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X2 & IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R2 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X3 & IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R3 );
  assign _0544__R = ( _0544__X0 & _0544__R0 );
  assign _0482__R = ( _0482__X0 & _0482__R0 );
  assign _0420__R = ( _0420__X0 & _0420__R0 );
  assign chn_data_in_rsci_bawt_R = ( chn_data_in_rsci_bawt_X0 & chn_data_in_rsci_bawt_R0 ) | ( chn_data_in_rsci_bawt_X1 & chn_data_in_rsci_bawt_R1 ) | ( chn_data_in_rsci_bawt_X2 & chn_data_in_rsci_bawt_R2 ) | ( chn_data_in_rsci_bawt_X3 & chn_data_in_rsci_bawt_R3 ) | ( chn_data_in_rsci_bawt_X4 & chn_data_in_rsci_bawt_R4 ) | ( chn_data_in_rsci_bawt_X5 & chn_data_in_rsci_bawt_R5 ) | ( chn_data_in_rsci_bawt_X6 & chn_data_in_rsci_bawt_R6 );
  assign mux_78_nl_R = ( mux_78_nl_X0 & mux_78_nl_R0 );
  assign _0255__R = ( _0255__X0 & _0255__R0 );
  assign _0342__R = ( _0342__X0 & _0342__R0 ) | ( _0342__X1 & _0342__R1 );
  assign _0254__R = ( _0254__X0 & _0254__R0 ) | ( _0254__X1 & _0254__R1 ) | ( _0254__X2 & _0254__R2 ) | ( _0254__X3 & _0254__R3 );
  assign mux_72_nl_R = ( mux_72_nl_X0 & mux_72_nl_R0 );
  assign mux_70_nl_R = ( mux_70_nl_X0 & mux_70_nl_R0 );
  assign _0250__R = ( _0250__X0 & _0250__R0 );
  assign or_tmp_39_R = ( or_tmp_39_X0 & or_tmp_39_R0 ) | ( or_tmp_39_X1 & or_tmp_39_R1 );
  assign _0247__R = ( _0247__X0 & _0247__R0 );
  assign _0103__R = ( _0103__X0 & _0103__R0 );
  assign _0102__R = ( _0102__X0 & _0102__R0 );
  assign main_stage_v_2_R = ( main_stage_v_2_X0 & main_stage_v_2_R0 ) | ( main_stage_v_2_X1 & main_stage_v_2_R1 ) | ( main_stage_v_2_X2 & main_stage_v_2_R2 ) | ( main_stage_v_2_X3 & main_stage_v_2_R3 ) | ( main_stage_v_2_X4 & main_stage_v_2_R4 ) | ( main_stage_v_2_X5 & main_stage_v_2_R5 ) | ( main_stage_v_2_X6 & main_stage_v_2_R6 ) | ( main_stage_v_2_X7 & main_stage_v_2_R7 ) | ( main_stage_v_2_X8 & main_stage_v_2_R8 ) | ( main_stage_v_2_X9 & main_stage_v_2_R9 ) | ( main_stage_v_2_X10 & main_stage_v_2_R10 ) | ( main_stage_v_2_X11 & main_stage_v_2_R11 ) | ( main_stage_v_2_X12 & main_stage_v_2_R12 ) | ( main_stage_v_2_X13 & main_stage_v_2_R13 ) | ( main_stage_v_2_X14 & main_stage_v_2_R14 ) | ( main_stage_v_2_X15 & main_stage_v_2_R15 ) | ( main_stage_v_2_X16 & main_stage_v_2_R16 ) | ( main_stage_v_2_X17 & main_stage_v_2_R17 ) | ( main_stage_v_2_X18 & main_stage_v_2_R18 ) | ( main_stage_v_2_X19 & main_stage_v_2_R19 ) | ( main_stage_v_2_X20 & main_stage_v_2_R20 );
  assign _0246__R = ( _0246__X0 & _0246__R0 );
  assign mux_57_nl_R = ( mux_57_nl_X0 & mux_57_nl_R0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_R = ( IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_X0 & IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_R0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_X1 & IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_R1 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_R = ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_X0 & IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_R0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_X1 & IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_R1 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R = ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X0 & IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X1 & IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R1 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X2 & IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R2 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X3 & IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R3 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_R = ( IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_X0 & IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_R0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_X1 & IntShiftRight_42U_6U_8U_obits_fixed_nand_tmp_R1 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_R = ( IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_X0 & IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_R0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_X1 & IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_R1 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_R = ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_X0 & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_R0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_X1 & IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_R1 );
  assign mux_52_nl_R = ( mux_52_nl_X0 & mux_52_nl_R0 );
  assign mux_39_nl_R = ( mux_39_nl_X0 & mux_39_nl_R0 );
  assign nor_tmp_42_R = ( nor_tmp_42_X0 & nor_tmp_42_R0 ) | ( nor_tmp_42_X1 & nor_tmp_42_R1 ) | ( nor_tmp_42_X2 & nor_tmp_42_R2 ) | ( nor_tmp_42_X3 & nor_tmp_42_R3 ) | ( nor_tmp_42_X4 & nor_tmp_42_R4 ) | ( nor_tmp_42_X5 & nor_tmp_42_R5 ) | ( nor_tmp_42_X6 & nor_tmp_42_R6 ) | ( nor_tmp_42_X7 & nor_tmp_42_R7 ) | ( nor_tmp_42_X8 & nor_tmp_42_R8 ) | ( nor_tmp_42_X9 & nor_tmp_42_R9 ) | ( nor_tmp_42_X10 & nor_tmp_42_R10 ) | ( nor_tmp_42_X11 & nor_tmp_42_R11 ) | ( nor_tmp_42_X12 & nor_tmp_42_R12 ) | ( nor_tmp_42_X13 & nor_tmp_42_R13 ) | ( nor_tmp_42_X14 & nor_tmp_42_R14 ) | ( nor_tmp_42_X15 & nor_tmp_42_R15 ) | ( nor_tmp_42_X16 & nor_tmp_42_R16 );
  assign reg_chn_data_out_rsci_ld_core_psct_cse_R = ( reg_chn_data_out_rsci_ld_core_psct_cse_X0 & reg_chn_data_out_rsci_ld_core_psct_cse_R0 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X1 & reg_chn_data_out_rsci_ld_core_psct_cse_R1 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X2 & reg_chn_data_out_rsci_ld_core_psct_cse_R2 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X3 & reg_chn_data_out_rsci_ld_core_psct_cse_R3 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X4 & reg_chn_data_out_rsci_ld_core_psct_cse_R4 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X5 & reg_chn_data_out_rsci_ld_core_psct_cse_R5 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X6 & reg_chn_data_out_rsci_ld_core_psct_cse_R6 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X7 & reg_chn_data_out_rsci_ld_core_psct_cse_R7 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X8 & reg_chn_data_out_rsci_ld_core_psct_cse_R8 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X9 & reg_chn_data_out_rsci_ld_core_psct_cse_R9 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X10 & reg_chn_data_out_rsci_ld_core_psct_cse_R10 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X11 & reg_chn_data_out_rsci_ld_core_psct_cse_R11 ) | ( reg_chn_data_out_rsci_ld_core_psct_cse_X12 & reg_chn_data_out_rsci_ld_core_psct_cse_R12 );
  assign mux_33_nl_R = ( mux_33_nl_X0 & mux_33_nl_R0 );
  assign _0100__R = ( _0100__X0 & _0100__R0 ) | ( _0100__X1 & _0100__R1 ) | ( _0100__X2 & _0100__R2 ) | ( _0100__X3 & _0100__R3 ) | ( _0100__X4 & _0100__R4 ) | ( _0100__X5 & _0100__R5 ) | ( _0100__X6 & _0100__R6 ) | ( _0100__X7 & _0100__R7 ) | ( _0100__X8 & _0100__R8 ) | ( _0100__X9 & _0100__R9 ) | ( _0100__X10 & _0100__R10 ) | ( _0100__X11 & _0100__R11 ) | ( _0100__X12 & _0100__R12 ) | ( _0100__X13 & _0100__R13 ) | ( _0100__X14 & _0100__R14 ) | ( _0100__X15 & _0100__R15 ) | ( _0100__X16 & _0100__R16 ) | ( _0100__X17 & _0100__R17 ) | ( _0100__X18 & _0100__R18 ) | ( _0100__X19 & _0100__R19 ) | ( _0100__X20 & _0100__R20 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X4 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_X5 & FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_R5 );
  assign io_read_cfg_precision_rsc_svs_st_5_R = ( io_read_cfg_precision_rsc_svs_st_5_X0 & io_read_cfg_precision_rsc_svs_st_5_R0 ) | ( io_read_cfg_precision_rsc_svs_st_5_X1 & io_read_cfg_precision_rsc_svs_st_5_R1 ) | ( io_read_cfg_precision_rsc_svs_st_5_X2 & io_read_cfg_precision_rsc_svs_st_5_R2 ) | ( io_read_cfg_precision_rsc_svs_st_5_X3 & io_read_cfg_precision_rsc_svs_st_5_R3 ) | ( io_read_cfg_precision_rsc_svs_st_5_X4 & io_read_cfg_precision_rsc_svs_st_5_R4 ) | ( io_read_cfg_precision_rsc_svs_st_5_X5 & io_read_cfg_precision_rsc_svs_st_5_R5 ) | ( io_read_cfg_precision_rsc_svs_st_5_X6 & io_read_cfg_precision_rsc_svs_st_5_R6 ) | ( io_read_cfg_precision_rsc_svs_st_5_X7 & io_read_cfg_precision_rsc_svs_st_5_R7 ) | ( io_read_cfg_precision_rsc_svs_st_5_X8 & io_read_cfg_precision_rsc_svs_st_5_R8 ) | ( io_read_cfg_precision_rsc_svs_st_5_X9 & io_read_cfg_precision_rsc_svs_st_5_R9 ) | ( io_read_cfg_precision_rsc_svs_st_5_X10 & io_read_cfg_precision_rsc_svs_st_5_R10 ) | ( io_read_cfg_precision_rsc_svs_st_5_X11 & io_read_cfg_precision_rsc_svs_st_5_R11 ) | ( io_read_cfg_precision_rsc_svs_st_5_X12 & io_read_cfg_precision_rsc_svs_st_5_R12 );
  assign io_read_cfg_precision_rsc_svs_st_4_R = ( io_read_cfg_precision_rsc_svs_st_4_X0 & io_read_cfg_precision_rsc_svs_st_4_R0 ) | ( io_read_cfg_precision_rsc_svs_st_4_X1 & io_read_cfg_precision_rsc_svs_st_4_R1 ) | ( io_read_cfg_precision_rsc_svs_st_4_X2 & io_read_cfg_precision_rsc_svs_st_4_R2 ) | ( io_read_cfg_precision_rsc_svs_st_4_X3 & io_read_cfg_precision_rsc_svs_st_4_R3 ) | ( io_read_cfg_precision_rsc_svs_st_4_X4 & io_read_cfg_precision_rsc_svs_st_4_R4 ) | ( io_read_cfg_precision_rsc_svs_st_4_X5 & io_read_cfg_precision_rsc_svs_st_4_R5 ) | ( io_read_cfg_precision_rsc_svs_st_4_X6 & io_read_cfg_precision_rsc_svs_st_4_R6 ) | ( io_read_cfg_precision_rsc_svs_st_4_X7 & io_read_cfg_precision_rsc_svs_st_4_R7 ) | ( io_read_cfg_precision_rsc_svs_st_4_X8 & io_read_cfg_precision_rsc_svs_st_4_R8 ) | ( io_read_cfg_precision_rsc_svs_st_4_X9 & io_read_cfg_precision_rsc_svs_st_4_R9 ) | ( io_read_cfg_precision_rsc_svs_st_4_X10 & io_read_cfg_precision_rsc_svs_st_4_R10 ) | ( io_read_cfg_precision_rsc_svs_st_4_X11 & io_read_cfg_precision_rsc_svs_st_4_R11 ) | ( io_read_cfg_precision_rsc_svs_st_4_X12 & io_read_cfg_precision_rsc_svs_st_4_R12 ) | ( io_read_cfg_precision_rsc_svs_st_4_X13 & io_read_cfg_precision_rsc_svs_st_4_R13 ) | ( io_read_cfg_precision_rsc_svs_st_4_X14 & io_read_cfg_precision_rsc_svs_st_4_R14 ) | ( io_read_cfg_precision_rsc_svs_st_4_X15 & io_read_cfg_precision_rsc_svs_st_4_R15 ) | ( io_read_cfg_precision_rsc_svs_st_4_X16 & io_read_cfg_precision_rsc_svs_st_4_R16 ) | ( io_read_cfg_precision_rsc_svs_st_4_X17 & io_read_cfg_precision_rsc_svs_st_4_R17 ) | ( io_read_cfg_precision_rsc_svs_st_4_X18 & io_read_cfg_precision_rsc_svs_st_4_R18 ) | ( io_read_cfg_precision_rsc_svs_st_4_X19 & io_read_cfg_precision_rsc_svs_st_4_R19 ) | ( io_read_cfg_precision_rsc_svs_st_4_X20 & io_read_cfg_precision_rsc_svs_st_4_R20 );
  assign and_70_cse_R = ( and_70_cse_X0 & and_70_cse_R0 ) | ( and_70_cse_X1 & and_70_cse_R1 ) | ( and_70_cse_X2 & and_70_cse_R2 );
  assign _0241__R = ( _0241__X0 & _0241__R0 );
  assign main_stage_v_1_R = ( main_stage_v_1_X0 & main_stage_v_1_R0 ) | ( main_stage_v_1_X1 & main_stage_v_1_R1 ) | ( main_stage_v_1_X2 & main_stage_v_1_R2 ) | ( main_stage_v_1_X3 & main_stage_v_1_R3 ) | ( main_stage_v_1_X4 & main_stage_v_1_R4 ) | ( main_stage_v_1_X5 & main_stage_v_1_R5 ) | ( main_stage_v_1_X6 & main_stage_v_1_R6 ) | ( main_stage_v_1_X7 & main_stage_v_1_R7 ) | ( main_stage_v_1_X8 & main_stage_v_1_R8 ) | ( main_stage_v_1_X9 & main_stage_v_1_R9 ) | ( main_stage_v_1_X10 & main_stage_v_1_R10 ) | ( main_stage_v_1_X11 & main_stage_v_1_R11 ) | ( main_stage_v_1_X12 & main_stage_v_1_R12 ) | ( main_stage_v_1_X13 & main_stage_v_1_R13 ) | ( main_stage_v_1_X14 & main_stage_v_1_R14 ) | ( main_stage_v_1_X15 & main_stage_v_1_R15 ) | ( main_stage_v_1_X16 & main_stage_v_1_R16 ) | ( main_stage_v_1_X17 & main_stage_v_1_R17 ) | ( main_stage_v_1_X18 & main_stage_v_1_R18 );
  assign or_2_cse_R = ( or_2_cse_X0 & or_2_cse_R0 ) | ( or_2_cse_X1 & or_2_cse_R1 ) | ( or_2_cse_X2 & or_2_cse_R2 ) | ( or_2_cse_X3 & or_2_cse_R3 ) | ( or_2_cse_X4 & or_2_cse_R4 ) | ( or_2_cse_X5 & or_2_cse_R5 ) | ( or_2_cse_X6 & or_2_cse_R6 ) | ( or_2_cse_X7 & or_2_cse_R7 ) | ( or_2_cse_X8 & or_2_cse_R8 ) | ( or_2_cse_X9 & or_2_cse_R9 ) | ( or_2_cse_X10 & or_2_cse_R10 ) | ( or_2_cse_X11 & or_2_cse_R11 ) | ( or_2_cse_X12 & or_2_cse_R12 ) | ( or_2_cse_X13 & or_2_cse_R13 ) | ( or_2_cse_X14 & or_2_cse_R14 ) | ( or_2_cse_X15 & or_2_cse_R15 ) | ( or_2_cse_X16 & or_2_cse_R16 ) | ( or_2_cse_X17 & or_2_cse_R17 ) | ( or_2_cse_X18 & or_2_cse_R18 ) | ( or_2_cse_X19 & or_2_cse_R19 ) | ( or_2_cse_X20 & or_2_cse_R20 ) | ( or_2_cse_X21 & or_2_cse_R21 ) | ( or_2_cse_X22 & or_2_cse_R22 ) | ( or_2_cse_X23 & or_2_cse_R23 ) | ( or_2_cse_X24 & or_2_cse_R24 ) | ( or_2_cse_X25 & or_2_cse_R25 ) | ( or_2_cse_X26 & or_2_cse_R26 ) | ( or_2_cse_X27 & or_2_cse_R27 ) | ( or_2_cse_X28 & or_2_cse_R28 ) | ( or_2_cse_X29 & or_2_cse_R29 ) | ( or_2_cse_X30 & or_2_cse_R30 ) | ( or_2_cse_X31 & or_2_cse_R31 ) | ( or_2_cse_X32 & or_2_cse_R32 ) | ( or_2_cse_X33 & or_2_cse_R33 ) | ( or_2_cse_X34 & or_2_cse_R34 ) | ( or_2_cse_X35 & or_2_cse_R35 ) | ( or_2_cse_X36 & or_2_cse_R36 ) | ( or_2_cse_X37 & or_2_cse_R37 ) | ( or_2_cse_X38 & or_2_cse_R38 ) | ( or_2_cse_X39 & or_2_cse_R39 ) | ( or_2_cse_X40 & or_2_cse_R40 ) | ( or_2_cse_X41 & or_2_cse_R41 );
  assign _0239__R = ( _0239__X0 & _0239__R0 );
  assign core_wen_R = ( core_wen_X0 & core_wen_R0 ) | ( core_wen_X1 & core_wen_R1 ) | ( core_wen_X2 & core_wen_R2 ) | ( core_wen_X3 & core_wen_R3 ) | ( core_wen_X4 & core_wen_R4 ) | ( core_wen_X5 & core_wen_R5 ) | ( core_wen_X6 & core_wen_R6 ) | ( core_wen_X7 & core_wen_R7 ) | ( core_wen_X8 & core_wen_R8 ) | ( core_wen_X9 & core_wen_R9 ) | ( core_wen_X10 & core_wen_R10 ) | ( core_wen_X11 & core_wen_R11 ) | ( core_wen_X12 & core_wen_R12 ) | ( core_wen_X13 & core_wen_R13 ) | ( core_wen_X14 & core_wen_R14 ) | ( core_wen_X15 & core_wen_R15 ) | ( core_wen_X16 & core_wen_R16 ) | ( core_wen_X17 & core_wen_R17 ) | ( core_wen_X18 & core_wen_R18 ) | ( core_wen_X19 & core_wen_R19 ) | ( core_wen_X20 & core_wen_R20 ) | ( core_wen_X21 & core_wen_R21 ) | ( core_wen_X22 & core_wen_R22 ) | ( core_wen_X23 & core_wen_R23 ) | ( core_wen_X24 & core_wen_R24 );
  assign fangyuan10_R = ( fangyuan10_X0 & fangyuan10_R0 );
  assign fangyuan9_R = ( fangyuan9_X0 & fangyuan9_R0 );
  assign IntShiftRightSat_50U_6U_16U_o_0_sva_3_R = ( IntShiftRightSat_50U_6U_16U_o_0_sva_3_X0 & IntShiftRightSat_50U_6U_16U_o_0_sva_3_R0 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_3_X1 & IntShiftRightSat_50U_6U_16U_o_0_sva_3_R1 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_3_X2 & IntShiftRightSat_50U_6U_16U_o_0_sva_3_R2 ) | ( IntShiftRightSat_50U_6U_16U_o_0_sva_3_X3 & IntShiftRightSat_50U_6U_16U_o_0_sva_3_R3 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X0 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X1 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R1 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X2 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R2 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_X3 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_R3 );
  assign IntShiftRightSat_50U_6U_16U_o_15_sva_3_R = ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_X0 & IntShiftRightSat_50U_6U_16U_o_15_sva_3_R0 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_X1 & IntShiftRightSat_50U_6U_16U_o_15_sva_3_R1 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_X2 & IntShiftRightSat_50U_6U_16U_o_15_sva_3_R2 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_X3 & IntShiftRightSat_50U_6U_16U_o_15_sva_3_R3 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_X4 & IntShiftRightSat_50U_6U_16U_o_15_sva_3_R4 ) | ( IntShiftRightSat_50U_6U_16U_o_15_sva_3_X5 & IntShiftRightSat_50U_6U_16U_o_15_sva_3_R5 );
  assign fangyuan8_R = ( fangyuan8_X0 & fangyuan8_R0 );
  assign fangyuan7_R = ( fangyuan7_X0 & fangyuan7_R0 );
  assign fangyuan6_R = ( fangyuan6_X0 & fangyuan6_R0 );
  assign IntShiftRightSat_42U_6U_8U_o_0_sva_R = ( IntShiftRightSat_42U_6U_8U_o_0_sva_X0 & IntShiftRightSat_42U_6U_8U_o_0_sva_R0 ) | ( IntShiftRightSat_42U_6U_8U_o_0_sva_X1 & IntShiftRightSat_42U_6U_8U_o_0_sva_R1 ) | ( IntShiftRightSat_42U_6U_8U_o_0_sva_X2 & IntShiftRightSat_42U_6U_8U_o_0_sva_R2 ) | ( IntShiftRightSat_42U_6U_8U_o_0_sva_X3 & IntShiftRightSat_42U_6U_8U_o_0_sva_R3 );
  assign IntShiftRightSat_42U_6U_8U_o_6_1_sva_R = ( IntShiftRightSat_42U_6U_8U_o_6_1_sva_X0 & IntShiftRightSat_42U_6U_8U_o_6_1_sva_R0 ) | ( IntShiftRightSat_42U_6U_8U_o_6_1_sva_X1 & IntShiftRightSat_42U_6U_8U_o_6_1_sva_R1 ) | ( IntShiftRightSat_42U_6U_8U_o_6_1_sva_X2 & IntShiftRightSat_42U_6U_8U_o_6_1_sva_R2 ) | ( IntShiftRightSat_42U_6U_8U_o_6_1_sva_X3 & IntShiftRightSat_42U_6U_8U_o_6_1_sva_R3 );
  assign IntShiftRightSat_42U_6U_8U_o_7_sva_R = ( IntShiftRightSat_42U_6U_8U_o_7_sva_X0 & IntShiftRightSat_42U_6U_8U_o_7_sva_R0 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X1 & IntShiftRightSat_42U_6U_8U_o_7_sva_R1 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X2 & IntShiftRightSat_42U_6U_8U_o_7_sva_R2 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X3 & IntShiftRightSat_42U_6U_8U_o_7_sva_R3 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X4 & IntShiftRightSat_42U_6U_8U_o_7_sva_R4 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X5 & IntShiftRightSat_42U_6U_8U_o_7_sva_R5 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X6 & IntShiftRightSat_42U_6U_8U_o_7_sva_R6 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X7 & IntShiftRightSat_42U_6U_8U_o_7_sva_R7 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X8 & IntShiftRightSat_42U_6U_8U_o_7_sva_R8 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X9 & IntShiftRightSat_42U_6U_8U_o_7_sva_R9 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X10 & IntShiftRightSat_42U_6U_8U_o_7_sva_R10 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X11 & IntShiftRightSat_42U_6U_8U_o_7_sva_R11 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X12 & IntShiftRightSat_42U_6U_8U_o_7_sva_R12 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X13 & IntShiftRightSat_42U_6U_8U_o_7_sva_R13 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X14 & IntShiftRightSat_42U_6U_8U_o_7_sva_R14 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X15 & IntShiftRightSat_42U_6U_8U_o_7_sva_R15 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X16 & IntShiftRightSat_42U_6U_8U_o_7_sva_R16 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X17 & IntShiftRightSat_42U_6U_8U_o_7_sva_R17 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X18 & IntShiftRightSat_42U_6U_8U_o_7_sva_R18 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X19 & IntShiftRightSat_42U_6U_8U_o_7_sva_R19 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X20 & IntShiftRightSat_42U_6U_8U_o_7_sva_R20 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X21 & IntShiftRightSat_42U_6U_8U_o_7_sva_R21 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X22 & IntShiftRightSat_42U_6U_8U_o_7_sva_R22 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X23 & IntShiftRightSat_42U_6U_8U_o_7_sva_R23 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X24 & IntShiftRightSat_42U_6U_8U_o_7_sva_R24 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X25 & IntShiftRightSat_42U_6U_8U_o_7_sva_R25 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X26 & IntShiftRightSat_42U_6U_8U_o_7_sva_R26 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X27 & IntShiftRightSat_42U_6U_8U_o_7_sva_R27 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X28 & IntShiftRightSat_42U_6U_8U_o_7_sva_R28 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X29 & IntShiftRightSat_42U_6U_8U_o_7_sva_R29 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X30 & IntShiftRightSat_42U_6U_8U_o_7_sva_R30 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X31 & IntShiftRightSat_42U_6U_8U_o_7_sva_R31 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X32 & IntShiftRightSat_42U_6U_8U_o_7_sva_R32 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X33 & IntShiftRightSat_42U_6U_8U_o_7_sva_R33 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X34 & IntShiftRightSat_42U_6U_8U_o_7_sva_R34 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X35 & IntShiftRightSat_42U_6U_8U_o_7_sva_R35 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X36 & IntShiftRightSat_42U_6U_8U_o_7_sva_R36 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X37 & IntShiftRightSat_42U_6U_8U_o_7_sva_R37 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X38 & IntShiftRightSat_42U_6U_8U_o_7_sva_R38 ) | ( IntShiftRightSat_42U_6U_8U_o_7_sva_X39 & IntShiftRightSat_42U_6U_8U_o_7_sva_R39 );
  assign reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R = ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X0 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R0 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X1 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R1 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X2 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R2 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X3 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R3 ) | ( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_X4 & reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_R4 );
  assign FpMantDecShiftRight_10U_6U_10U_carry_and_nl_R = ( FpMantDecShiftRight_10U_6U_10U_carry_and_nl_X0 & FpMantDecShiftRight_10U_6U_10U_carry_and_nl_R0 );
  assign FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_R = ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_X0 & FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_R0 ) | ( FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_X1 & FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_R1 );
  assign _0565__R = ( _0565__X0 & _0565__R0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_and_nl_R = ( IntShiftRight_50U_6U_16U_obits_fixed_and_nl_X0 & IntShiftRight_50U_6U_16U_obits_fixed_and_nl_R0 );
  assign fangyuan5_R = ( fangyuan5_X0 & fangyuan5_R0 );
  assign IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R = ( IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X0 & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R0 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X1 & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R1 ) | ( IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 & IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_and_nl_R = ( IntShiftRight_42U_6U_8U_obits_fixed_and_nl_X0 & IntShiftRight_42U_6U_8U_obits_fixed_and_nl_R0 );
  assign fangyuan4_R = ( fangyuan4_X0 & fangyuan4_R0 );
  assign IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R = ( IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X0 & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R0 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X1 & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R1 ) | ( IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 & IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_R = ( IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_X0 & IntShiftRight_42U_6U_8U_1_obits_fixed_and_nl_R0 );
  assign fangyuan3_R = ( fangyuan3_X0 & fangyuan3_R0 );
  assign IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R = ( IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X0 & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R0 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X1 & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R1 ) | ( IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 & IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 );
  assign _0211__R = ( _0211__X0 & _0211__R0 );
  assign fangyuan2_R = ( fangyuan2_X0 & fangyuan2_R0 );
  assign IntShiftRightSat_42U_6U_8U_1_o_0_sva_R = ( IntShiftRightSat_42U_6U_8U_1_o_0_sva_X0 & IntShiftRightSat_42U_6U_8U_1_o_0_sva_R0 ) | ( IntShiftRightSat_42U_6U_8U_1_o_0_sva_X1 & IntShiftRightSat_42U_6U_8U_1_o_0_sva_R1 ) | ( IntShiftRightSat_42U_6U_8U_1_o_0_sva_X2 & IntShiftRightSat_42U_6U_8U_1_o_0_sva_R2 ) | ( IntShiftRightSat_42U_6U_8U_1_o_0_sva_X3 & IntShiftRightSat_42U_6U_8U_1_o_0_sva_R3 );
  assign IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R = ( IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X0 & IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R0 ) | ( IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X1 & IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R1 ) | ( IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X2 & IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R2 ) | ( IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_X3 & IntShiftRightSat_42U_6U_8U_1_o_6_1_sva_R3 );
  assign IntShiftRightSat_42U_6U_8U_1_o_7_sva_R = ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X0 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R0 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X1 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R1 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X2 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R2 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X3 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R3 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X4 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R4 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X5 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R5 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X6 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R6 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X7 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R7 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X8 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R8 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X9 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R9 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X10 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R10 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X11 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R11 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X12 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R12 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X13 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R13 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X14 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R14 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X15 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R15 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X16 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R16 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X17 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R17 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X18 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R18 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X19 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R19 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X20 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R20 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X21 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R21 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X22 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R22 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X23 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R23 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X24 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R24 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X25 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R25 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X26 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R26 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X27 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R27 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X28 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R28 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X29 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R29 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X30 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R30 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X31 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R31 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X32 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R32 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X33 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R33 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X34 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R34 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X35 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R35 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X36 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R36 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X37 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R37 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X38 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R38 ) | ( IntShiftRightSat_42U_6U_8U_1_o_7_sva_X39 & IntShiftRightSat_42U_6U_8U_1_o_7_sva_R39 );
  assign chn_data_in_rsci_d_mxwt_R = ( chn_data_in_rsci_d_mxwt_X0 & chn_data_in_rsci_d_mxwt_R0 ) | ( chn_data_in_rsci_d_mxwt_X1 & chn_data_in_rsci_d_mxwt_R1 ) | ( chn_data_in_rsci_d_mxwt_X2 & chn_data_in_rsci_d_mxwt_R2 ) | ( chn_data_in_rsci_d_mxwt_X3 & chn_data_in_rsci_d_mxwt_R3 ) | ( chn_data_in_rsci_d_mxwt_X4 & chn_data_in_rsci_d_mxwt_R4 ) | ( chn_data_in_rsci_d_mxwt_X5 & chn_data_in_rsci_d_mxwt_R5 ) | ( chn_data_in_rsci_d_mxwt_X6 & chn_data_in_rsci_d_mxwt_R6 ) | ( chn_data_in_rsci_d_mxwt_X7 & chn_data_in_rsci_d_mxwt_R7 );
  assign fangyuan1_R = ( fangyuan1_X0 & fangyuan1_R0 );
  assign _0257__R = ( _0257__X0 & _0257__R0 );
  assign fangyuan0_R = ( fangyuan0_X0 & fangyuan0_R0 );
  assign nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R = ( nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X0 & nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R0 ) | ( nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X1 & nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R1 ) | ( nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X2 & nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R2 ) | ( nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X3 & nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R3 );
  assign FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R = ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X0 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R0 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X1 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R1 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X2 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R2 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X3 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R3 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X4 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R4 ) | ( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X5 & FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R5 );
  assign chn_data_out_rsci_oswt_unreg_R = ( chn_data_out_rsci_oswt_unreg_X0 & chn_data_out_rsci_oswt_unreg_R0 );
  assign chn_data_out_rsc_z_R = ( chn_data_out_rsc_z_X0 & chn_data_out_rsc_z_R0 );
  assign chn_data_out_rsc_lz_R = ( chn_data_out_rsc_lz_X0 & chn_data_out_rsc_lz_R0 );
  assign chn_data_in_rsci_oswt_unreg_R = ( chn_data_in_rsci_oswt_unreg_X0 & chn_data_in_rsci_oswt_unreg_R0 );
  assign chn_data_in_rsc_lz_R = ( chn_data_in_rsc_lz_X0 & chn_data_in_rsc_lz_R0 );
 // ground taints for floating regs
 // ground taints for unused wires
  assign { FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1_R , FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1_C , FpExpoWidthDec_6U_5U_10U_1U_1U_acc_itm_6_1_X , FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_R , FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_C , FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_itm_6_X , FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1_R , FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1_C , FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_itm_5_1_X , nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_R , nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_C , nl_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_nl_X , nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_R , nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_C , nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_nl_X , nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_R , nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_C , nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_i_shift_acc_psp_sva_X , nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_R , nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_C , nl_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_nl_X , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a_R , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a_C , nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_a_X , nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_R , nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_C , nl_FpMantDecShiftRight_10U_6U_10U_least_mask_lshift_rg_s_X , nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_R , nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_C , nl_FpMantDecShiftRight_10U_6U_10U_o_mant_sum_sva_X , nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_R , nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_C , nl_FpMantDecShiftRight_10U_6U_10U_stick_mask_sva_X , nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_R , nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_C , nl_HLS_cdp_ocvt_core_chn_data_out_rsci_inst_chn_data_out_rsci_d_X , nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_R , nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_C , nl_IntShiftRightSat_42U_6U_8U_1_oif_1_acc_nl_X , nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_R , nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_C , nl_IntShiftRightSat_42U_6U_8U_1_oif_acc_nl_X , nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_R , nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_C , nl_IntShiftRightSat_42U_6U_8U_oif_1_acc_nl_X , nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl_R , nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl_C , nl_IntShiftRightSat_42U_6U_8U_oif_acc_nl_X , nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_R , nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_C , nl_IntShiftRightSat_50U_6U_16U_oif_1_acc_nl_X , nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl_R , nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl_C , nl_IntShiftRightSat_50U_6U_16U_oif_acc_nl_X , nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_R , nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_C , nl_IntShiftRight_42U_6U_8U_1_mbits_fixed_rshift_rg_a_X , nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_R , nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_C , nl_IntShiftRight_42U_6U_8U_1_obits_fixed_acc_tmp_X , nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_R , nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_C , nl_IntShiftRight_42U_6U_8U_mbits_fixed_rshift_rg_a_X , nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_R , nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_C , nl_IntShiftRight_42U_6U_8U_obits_fixed_acc_tmp_X , nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_R , nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_C , nl_IntShiftRight_50U_6U_16U_mbits_fixed_rshift_rg_a_X , nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_R , nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_C , nl_IntShiftRight_50U_6U_16U_obits_fixed_acc_sat_sva_X , nl_IntSubExt_33U_32U_34U_o_acc_nl_R , nl_IntSubExt_33U_32U_34U_o_acc_nl_C , nl_IntSubExt_33U_32U_34U_o_acc_nl_X  } = 0;
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) cfg_mul_in_1_sva_3_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) cfg_mul_in_1_sva_3_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) cfg_mul_in_1_sva_3_PREV_VAL1 <= cfg_mul_in_1_sva_3 ;
    if( INSTR_IN_ZY ) cfg_mul_in_1_sva_3_PREV_VAL2 <= cfg_mul_in_1_sva_3_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntSubExt_25U_25U_26U_o_acc_itm_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntSubExt_25U_25U_26U_o_acc_itm_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntSubExt_25U_25U_26U_o_acc_itm_2_PREV_VAL1 <= IntSubExt_25U_25U_26U_o_acc_itm_2 ;
    if( INSTR_IN_ZY ) IntSubExt_25U_25U_26U_o_acc_itm_2_PREV_VAL2 <= IntSubExt_25U_25U_26U_o_acc_itm_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntSubExt_25U_25U_26U_1_o_acc_itm_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntSubExt_25U_25U_26U_1_o_acc_itm_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntSubExt_25U_25U_26U_1_o_acc_itm_2_PREV_VAL1 <= IntSubExt_25U_25U_26U_1_o_acc_itm_2 ;
    if( INSTR_IN_ZY ) IntSubExt_25U_25U_26U_1_o_acc_itm_2_PREV_VAL2 <= IntSubExt_25U_25U_26U_1_o_acc_itm_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IsNaN_6U_10U_nor_itm_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IsNaN_6U_10U_nor_itm_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IsNaN_6U_10U_nor_itm_2_PREV_VAL1 <= IsNaN_6U_10U_nor_itm_2 ;
    if( INSTR_IN_ZY ) IsNaN_6U_10U_nor_itm_2_PREV_VAL2 <= IsNaN_6U_10U_nor_itm_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_PREV_VAL1 <= IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2 ;
    if( INSTR_IN_ZY ) IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_PREV_VAL2 <= IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) cfg_truncate_1_sva_4_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) cfg_truncate_1_sva_4_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) cfg_truncate_1_sva_4_PREV_VAL1 <= cfg_truncate_1_sva_4 ;
    if( INSTR_IN_ZY ) cfg_truncate_1_sva_4_PREV_VAL2 <= cfg_truncate_1_sva_4_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntMulExt_26U_16U_42U_return_sva_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntMulExt_26U_16U_42U_return_sva_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntMulExt_26U_16U_42U_return_sva_2_PREV_VAL1 <= IntMulExt_26U_16U_42U_return_sva_2 ;
    if( INSTR_IN_ZY ) IntMulExt_26U_16U_42U_return_sva_2_PREV_VAL2 <= IntMulExt_26U_16U_42U_return_sva_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_PREV_VAL1 <= FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2 ;
    if( INSTR_IN_ZY ) FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_PREV_VAL2 <= FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_PREV_VAL1 <= FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2 ;
    if( INSTR_IN_ZY ) FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_PREV_VAL2 <= FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_PREV_VAL1 <= FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2 ;
    if( INSTR_IN_ZY ) FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_PREV_VAL2 <= FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_PREV_VAL1 <= FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2 ;
    if( INSTR_IN_ZY ) FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_PREV_VAL2 <= FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) cfg_truncate_1_sva_3_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) cfg_truncate_1_sva_3_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) cfg_truncate_1_sva_3_PREV_VAL1 <= cfg_truncate_1_sva_3 ;
    if( INSTR_IN_ZY ) cfg_truncate_1_sva_3_PREV_VAL2 <= cfg_truncate_1_sva_3_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntMulExt_34U_16U_50U_return_sva_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntMulExt_34U_16U_50U_return_sva_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntMulExt_34U_16U_50U_return_sva_2_PREV_VAL1 <= IntMulExt_34U_16U_50U_return_sva_2 ;
    if( INSTR_IN_ZY ) IntMulExt_34U_16U_50U_return_sva_2_PREV_VAL2 <= IntMulExt_34U_16U_50U_return_sva_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IsNaN_6U_10U_land_lpi_1_dfm_4_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IsNaN_6U_10U_land_lpi_1_dfm_4_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IsNaN_6U_10U_land_lpi_1_dfm_4_PREV_VAL1 <= IsNaN_6U_10U_land_lpi_1_dfm_4 ;
    if( INSTR_IN_ZY ) IsNaN_6U_10U_land_lpi_1_dfm_4_PREV_VAL2 <= IsNaN_6U_10U_land_lpi_1_dfm_4_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) i_data_sva_2_16_1_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) i_data_sva_2_16_1_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) i_data_sva_2_16_1_PREV_VAL1 <= i_data_sva_2_16_1 ;
    if( INSTR_IN_ZY ) i_data_sva_2_16_1_PREV_VAL2 <= i_data_sva_2_16_1_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) i_data_sva_2_14_0_1_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) i_data_sva_2_14_0_1_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) i_data_sva_2_14_0_1_PREV_VAL1 <= i_data_sva_2_14_0_1 ;
    if( INSTR_IN_ZY ) i_data_sva_2_14_0_1_PREV_VAL2 <= i_data_sva_2_14_0_1_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRightSat_50U_6U_16U_o_15_sva_4_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRightSat_50U_6U_16U_o_15_sva_4_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRightSat_50U_6U_16U_o_15_sva_4_PREV_VAL1 <= IntShiftRightSat_50U_6U_16U_o_15_sva_4 ;
    if( INSTR_IN_ZY ) IntShiftRightSat_50U_6U_16U_o_15_sva_4_PREV_VAL2 <= IntShiftRightSat_50U_6U_16U_o_15_sva_4_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_PREV_VAL1 <= reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_PREV_VAL2 <= reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_PREV_VAL1 <= reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1 ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_PREV_VAL2 <= reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_PREV_VAL1 <= reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0 ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_PREV_VAL2 <= reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRightSat_50U_6U_16U_o_0_sva_4_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRightSat_50U_6U_16U_o_0_sva_4_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRightSat_50U_6U_16U_o_0_sva_4_PREV_VAL1 <= IntShiftRightSat_50U_6U_16U_o_0_sva_4 ;
    if( INSTR_IN_ZY ) IntShiftRightSat_50U_6U_16U_o_0_sva_4_PREV_VAL2 <= IntShiftRightSat_50U_6U_16U_o_0_sva_4_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) equal_tmp_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) equal_tmp_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) equal_tmp_2_PREV_VAL1 <= equal_tmp_2 ;
    if( INSTR_IN_ZY ) equal_tmp_2_PREV_VAL2 <= equal_tmp_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nor_tmp_43_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nor_tmp_43_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nor_tmp_43_PREV_VAL1 <= nor_tmp_43 ;
    if( INSTR_IN_ZY ) nor_tmp_43_PREV_VAL2 <= nor_tmp_43_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) io_read_cfg_precision_rsc_svs_st_6_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) io_read_cfg_precision_rsc_svs_st_6_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) io_read_cfg_precision_rsc_svs_st_6_PREV_VAL1 <= io_read_cfg_precision_rsc_svs_st_6 ;
    if( INSTR_IN_ZY ) io_read_cfg_precision_rsc_svs_st_6_PREV_VAL2 <= io_read_cfg_precision_rsc_svs_st_6_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_PREV_VAL1 <= IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_PREV_VAL2 <= IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_PREV_VAL1 <= reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm ;
    if( INSTR_IN_ZY ) reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_PREV_VAL2 <= reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_PREV_VAL1 <= reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm ;
    if( INSTR_IN_ZY ) reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_PREV_VAL2 <= reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_PREV_VAL1 <= IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_PREV_VAL2 <= IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRightSat_42U_6U_8U_i_sva_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRightSat_42U_6U_8U_i_sva_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRightSat_42U_6U_8U_i_sva_2_PREV_VAL1 <= IntShiftRightSat_42U_6U_8U_i_sva_2 ;
    if( INSTR_IN_ZY ) IntShiftRightSat_42U_6U_8U_i_sva_2_PREV_VAL2 <= IntShiftRightSat_42U_6U_8U_i_sva_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_PREV_VAL1 <= IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_PREV_VAL2 <= IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRightSat_42U_6U_8U_1_i_sva_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRightSat_42U_6U_8U_1_i_sva_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRightSat_42U_6U_8U_1_i_sva_2_PREV_VAL1 <= IntShiftRightSat_42U_6U_8U_1_i_sva_2 ;
    if( INSTR_IN_ZY ) IntShiftRightSat_42U_6U_8U_1_i_sva_2_PREV_VAL2 <= IntShiftRightSat_42U_6U_8U_1_i_sva_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_PREV_VAL1 <= IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_PREV_VAL2 <= IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_PREV_VAL1 <= IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_PREV_VAL2 <= IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL1 <= IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL2 <= IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL1 <= IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL2 <= IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL1 <= IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL2 <= IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL1 <= IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL2 <= IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL1 <= IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL2 <= IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL1 <= IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1 ;
    if( INSTR_IN_ZY ) IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL2 <= IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_PREV_VAL1 <= IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm ;
    if( INSTR_IN_ZY ) IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_PREV_VAL2 <= IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IsNaN_6U_10U_land_lpi_1_dfm_5_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IsNaN_6U_10U_land_lpi_1_dfm_5_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IsNaN_6U_10U_land_lpi_1_dfm_5_PREV_VAL1 <= IsNaN_6U_10U_land_lpi_1_dfm_5 ;
    if( INSTR_IN_ZY ) IsNaN_6U_10U_land_lpi_1_dfm_5_PREV_VAL2 <= IsNaN_6U_10U_land_lpi_1_dfm_5_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) main_stage_v_3_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) main_stage_v_3_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) main_stage_v_3_PREV_VAL1 <= main_stage_v_3 ;
    if( INSTR_IN_ZY ) main_stage_v_3_PREV_VAL2 <= main_stage_v_3_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nor_tmp_42_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nor_tmp_42_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nor_tmp_42_PREV_VAL1 <= nor_tmp_42 ;
    if( INSTR_IN_ZY ) nor_tmp_42_PREV_VAL2 <= nor_tmp_42_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) io_read_cfg_precision_rsc_svs_st_5_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) io_read_cfg_precision_rsc_svs_st_5_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) io_read_cfg_precision_rsc_svs_st_5_PREV_VAL1 <= io_read_cfg_precision_rsc_svs_st_5 ;
    if( INSTR_IN_ZY ) io_read_cfg_precision_rsc_svs_st_5_PREV_VAL2 <= io_read_cfg_precision_rsc_svs_st_5_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_PREV_VAL1 <= reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_PREV_VAL2 <= reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_PREV_VAL1 <= reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_PREV_VAL2 <= reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRightSat_50U_6U_16U_o_15_sva_3_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRightSat_50U_6U_16U_o_15_sva_3_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRightSat_50U_6U_16U_o_15_sva_3_PREV_VAL1 <= IntShiftRightSat_50U_6U_16U_o_15_sva_3 ;
    if( INSTR_IN_ZY ) IntShiftRightSat_50U_6U_16U_o_15_sva_3_PREV_VAL2 <= IntShiftRightSat_50U_6U_16U_o_15_sva_3_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) IntShiftRightSat_50U_6U_16U_o_0_sva_3_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) IntShiftRightSat_50U_6U_16U_o_0_sva_3_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) IntShiftRightSat_50U_6U_16U_o_0_sva_3_PREV_VAL1 <= IntShiftRightSat_50U_6U_16U_o_0_sva_3 ;
    if( INSTR_IN_ZY ) IntShiftRightSat_50U_6U_16U_o_0_sva_3_PREV_VAL2 <= IntShiftRightSat_50U_6U_16U_o_0_sva_3_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_i_1_itm_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_i_1_itm_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_i_1_itm_PREV_VAL1 <= reg_IntShiftRightSat_50U_6U_16U_i_1_itm ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_i_1_itm_PREV_VAL2 <= reg_IntShiftRightSat_50U_6U_16U_i_1_itm_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_i_itm_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_IntShiftRightSat_50U_6U_16U_i_itm_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_i_itm_PREV_VAL1 <= reg_IntShiftRightSat_50U_6U_16U_i_itm ;
    if( INSTR_IN_ZY ) reg_IntShiftRightSat_50U_6U_16U_i_itm_PREV_VAL2 <= reg_IntShiftRightSat_50U_6U_16U_i_itm_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) main_stage_v_2_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) main_stage_v_2_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) main_stage_v_2_PREV_VAL1 <= main_stage_v_2 ;
    if( INSTR_IN_ZY ) main_stage_v_2_PREV_VAL2 <= main_stage_v_2_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) io_read_cfg_precision_rsc_svs_st_4_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) io_read_cfg_precision_rsc_svs_st_4_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) io_read_cfg_precision_rsc_svs_st_4_PREV_VAL1 <= io_read_cfg_precision_rsc_svs_st_4 ;
    if( INSTR_IN_ZY ) io_read_cfg_precision_rsc_svs_st_4_PREV_VAL2 <= io_read_cfg_precision_rsc_svs_st_4_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_PREV_VAL1 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3 ;
    if( INSTR_IN_ZY ) FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_PREV_VAL2 <= FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) i_data_sva_1_16_0_1_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) i_data_sva_1_16_0_1_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) i_data_sva_1_16_0_1_PREV_VAL1 <= i_data_sva_1_16_0_1 ;
    if( INSTR_IN_ZY ) i_data_sva_1_16_0_1_PREV_VAL2 <= i_data_sva_1_16_0_1_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) main_stage_v_1_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) main_stage_v_1_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) main_stage_v_1_PREV_VAL1 <= main_stage_v_1 ;
    if( INSTR_IN_ZY ) main_stage_v_1_PREV_VAL2 <= main_stage_v_1_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_chn_data_out_rsci_ld_core_psct_cse_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_chn_data_out_rsci_ld_core_psct_cse_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_chn_data_out_rsci_ld_core_psct_cse_PREV_VAL1 <= reg_chn_data_out_rsci_ld_core_psct_cse ;
    if( INSTR_IN_ZY ) reg_chn_data_out_rsci_ld_core_psct_cse_PREV_VAL2 <= reg_chn_data_out_rsci_ld_core_psct_cse_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_17_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_17_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_17_PREV_VAL1 <= chn_data_out_rsci_d_17 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_17_PREV_VAL2 <= chn_data_out_rsci_d_17_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_16_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_16_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_16_PREV_VAL1 <= chn_data_out_rsci_d_16 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_16_PREV_VAL2 <= chn_data_out_rsci_d_16_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_13_10_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_13_10_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_13_10_PREV_VAL1 <= chn_data_out_rsci_d_13_10 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_13_10_PREV_VAL2 <= chn_data_out_rsci_d_13_10_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_9_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_9_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_9_PREV_VAL1 <= chn_data_out_rsci_d_9 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_9_PREV_VAL2 <= chn_data_out_rsci_d_9_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_8_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_8_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_8_PREV_VAL1 <= chn_data_out_rsci_d_8 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_8_PREV_VAL2 <= chn_data_out_rsci_d_8_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_0_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_0_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_0_PREV_VAL1 <= chn_data_out_rsci_d_0 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_0_PREV_VAL2 <= chn_data_out_rsci_d_0_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_15_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_15_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_15_PREV_VAL1 <= chn_data_out_rsci_d_15 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_15_PREV_VAL2 <= chn_data_out_rsci_d_15_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_14_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_14_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_14_PREV_VAL1 <= chn_data_out_rsci_d_14 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_14_PREV_VAL2 <= chn_data_out_rsci_d_14_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_7_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_7_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_7_PREV_VAL1 <= chn_data_out_rsci_d_7 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_7_PREV_VAL2 <= chn_data_out_rsci_d_7_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_6_1_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_data_out_rsci_d_6_1_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_6_1_PREV_VAL1 <= chn_data_out_rsci_d_6_1 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_d_6_1_PREV_VAL2 <= chn_data_out_rsci_d_6_1_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_data_in_rsci_ld_core_psct_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_data_in_rsci_ld_core_psct_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_data_in_rsci_ld_core_psct_PREV_VAL1 <= chn_data_in_rsci_ld_core_psct ;
    if( INSTR_IN_ZY ) chn_data_in_rsci_ld_core_psct_PREV_VAL2 <= chn_data_in_rsci_ld_core_psct_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_data_out_rsci_iswt0_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_data_out_rsci_iswt0_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_iswt0_PREV_VAL1 <= chn_data_out_rsci_iswt0 ;
    if( INSTR_IN_ZY ) chn_data_out_rsci_iswt0_PREV_VAL2 <= chn_data_out_rsci_iswt0_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_data_in_rsci_iswt0_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_data_in_rsci_iswt0_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_data_in_rsci_iswt0_PREV_VAL1 <= chn_data_in_rsci_iswt0 ;
    if( INSTR_IN_ZY ) chn_data_in_rsci_iswt0_PREV_VAL2 <= chn_data_in_rsci_iswt0_PREV_VAL1 ;
  end
 // ground taints for unused wire slices
  assign { cfg_alu_in_rsci_d_R6 [31:25] } = 0;
  assign { cfg_alu_in_rsci_d_X6 [31:25] } = 0;
  assign { cfg_alu_in_rsci_d_C6 [31:25] } = 0;
  assign { fsm_output_R4 [1:1] } = 0;
  assign { fsm_output_X4 [1:1] } = 0;
  assign { fsm_output_C4 [1:1] } = 0;
  assign { i_data_sva_1_16_0_1_R5 [16:10] } = 0;
  assign { i_data_sva_1_16_0_1_X5 [16:10] } = 0;
  assign { i_data_sva_1_16_0_1_C5 [16:10] } = 0;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [62], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [63], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [64], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [65], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [66], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [67], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [68], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [69], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [70], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [71], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [72], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [73], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [74], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [75], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [76], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [77], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [78], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [79], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [80], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [81], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [82], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [83], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [84], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [85], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [86], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [87], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [88], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [89], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [90], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [91], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [92], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [93], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [94], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [95], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [96], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [97], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [98], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [99], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [100], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [101], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [102], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [103], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [104], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [105], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [106], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [107], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [108], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [109], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [110], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_R2 [111] } = 0;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [62], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [63], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [64], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [65], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [66], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [67], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [68], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [69], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [70], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [71], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [72], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [73], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [74], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [75], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [76], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [77], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [78], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [79], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [80], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [81], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [82], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [83], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [84], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [85], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [86], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [87], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [88], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [89], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [90], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [91], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [92], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [93], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [94], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [95], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [96], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [97], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [98], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [99], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [100], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [101], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [102], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [103], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [104], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [105], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [106], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [107], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [108], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [109], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [110], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_X2 [111] } = 0;
  assign { IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [62], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [63], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [64], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [65], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [66], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [67], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [68], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [69], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [70], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [71], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [72], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [73], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [74], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [75], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [76], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [77], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [78], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [79], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [80], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [81], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [82], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [83], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [84], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [85], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [86], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [87], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [88], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [89], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [90], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [91], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [92], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [93], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [94], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [95], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [96], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [97], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [98], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [99], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [100], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [101], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [102], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [103], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [104], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [105], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [106], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [107], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [108], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [109], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [110], IntShiftRight_50U_6U_16U_obits_fixed_asn_rndi_sva_C2 [111] } = 0;
  assign { IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [62], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [63], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [64], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [65], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [66], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [67], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [68], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [69], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [70], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [71], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [72], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [73], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [74], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [75], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [76], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [77], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [78], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [79], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [80], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [81], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [82], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [83], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [84], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [85], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [86], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [87], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [88], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [89], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [90], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [91], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [92], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [93], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [94], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [95], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [96], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [97], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [98], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [99], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [100], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [101], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [102], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_R2 [103] } = 0;
  assign { IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [62], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [63], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [64], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [65], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [66], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [67], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [68], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [69], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [70], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [71], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [72], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [73], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [74], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [75], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [76], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [77], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [78], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [79], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [80], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [81], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [82], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [83], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [84], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [85], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [86], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [87], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [88], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [89], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [90], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [91], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [92], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [93], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [94], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [95], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [96], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [97], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [98], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [99], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [100], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [101], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [102], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_X2 [103] } = 0;
  assign { IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [62], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [63], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [64], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [65], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [66], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [67], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [68], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [69], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [70], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [71], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [72], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [73], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [74], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [75], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [76], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [77], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [78], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [79], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [80], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [81], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [82], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [83], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [84], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [85], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [86], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [87], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [88], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [89], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [90], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [91], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [92], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [93], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [94], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [95], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [96], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [97], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [98], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [99], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [100], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [101], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [102], IntShiftRight_42U_6U_8U_obits_fixed_asn_rndi_sva_C2 [103] } = 0;
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [62], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [63], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [64], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [65], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [66], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [67], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [68], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [69], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [70], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [71], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [72], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [73], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [74], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [75], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [76], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [77], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [78], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [79], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [80], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [81], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [82], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [83], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [84], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [85], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [86], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [87], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [88], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [89], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [90], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [91], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [92], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [93], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [94], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [95], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [96], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [97], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [98], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [99], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [100], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [101], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [102], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_R2 [103] } = 0;
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [62], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [63], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [64], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [65], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [66], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [67], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [68], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [69], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [70], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [71], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [72], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [73], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [74], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [75], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [76], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [77], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [78], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [79], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [80], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [81], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [82], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [83], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [84], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [85], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [86], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [87], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [88], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [89], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [90], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [91], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [92], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [93], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [94], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [95], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [96], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [97], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [98], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [99], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [100], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [101], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [102], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_X2 [103] } = 0;
  assign { IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [62], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [63], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [64], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [65], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [66], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [67], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [68], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [69], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [70], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [71], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [72], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [73], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [74], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [75], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [76], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [77], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [78], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [79], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [80], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [81], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [82], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [83], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [84], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [85], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [86], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [87], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [88], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [89], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [90], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [91], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [92], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [93], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [94], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [95], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [96], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [97], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [98], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [99], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [100], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [101], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [102], IntShiftRight_42U_6U_8U_1_obits_fixed_asn_rndi_sva_C2 [103] } = 0;
  assign { _0211__R0 [5:5] } = 0;
  assign { _0211__X0 [5:5] } = 0;
  assign { _0211__C0 [5:5] } = 0;
  assign { chn_data_in_rsci_d_mxwt_R7 [49:25] } = 0;
  assign { chn_data_in_rsci_d_mxwt_X7 [49:25] } = 0;
  assign { chn_data_in_rsci_d_mxwt_C7 [49:25] } = 0;
  assign { nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_R3 [5:1] } = 0;
  assign { nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_X3 [5:1] } = 0;
  assign { nl_FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_rg_s_C3 [5:1] } = 0;
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_FpExpoWidthDec_6U_5U_10U_1U_1U_or_2_itm_2_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_3_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_4_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_3_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_else_acc_6_svs_st_4_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_3_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_4_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_3_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_else_if_acc_5_svs_st_4_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_4_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_5_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_6_PREV_VAL2 );
  assert property( FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_r_flag == 0 || FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_PREV_VAL1 == FpExpoWidthDec_6U_5U_10U_1U_1U_if_slc_FpExpoWidthDec_6U_5U_10U_1U_1U_acc_6_svs_st_4_PREV_VAL2 );
  assert property( FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_r_flag == 0 || FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_PREV_VAL1 == FpMantDecShiftRight_10U_6U_10U_guard_or_itm_2_PREV_VAL2 );
  assert property( FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_r_flag == 0 || FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_PREV_VAL1 == FpMantDecShiftRight_10U_6U_10U_i_mant_s_rshift_itm_2_PREV_VAL2 );
  assert property( FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_r_flag == 0 || FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_PREV_VAL1 == FpMantDecShiftRight_10U_6U_10U_least_bits_9_0_sva_2_PREV_VAL2 );
  assert property( FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_r_flag == 0 || FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_PREV_VAL1 == FpMantDecShiftRight_10U_6U_10U_least_bits_slc_FpMantDecShiftRight_10U_6U_10U_least_mask_10_itm_2_PREV_VAL2 );
  assert property( IntMulExt_26U_16U_42U_return_sva_2_r_flag == 0 || IntMulExt_26U_16U_42U_return_sva_2_PREV_VAL1 == IntMulExt_26U_16U_42U_return_sva_2_PREV_VAL2 );
  assert property( IntMulExt_34U_16U_50U_return_sva_2_r_flag == 0 || IntMulExt_34U_16U_50U_return_sva_2_PREV_VAL1 == IntMulExt_34U_16U_50U_return_sva_2_PREV_VAL2 );
  assert property( IntShiftRightSat_42U_6U_8U_1_i_sva_2_r_flag == 0 || IntShiftRightSat_42U_6U_8U_1_i_sva_2_PREV_VAL1 == IntShiftRightSat_42U_6U_8U_1_i_sva_2_PREV_VAL2 );
  assert property( IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_r_flag == 0 || IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_PREV_VAL1 == IntShiftRightSat_42U_6U_8U_1_lor_lpi_1_dfm_PREV_VAL2 );
  assert property( IntShiftRightSat_42U_6U_8U_i_sva_2_r_flag == 0 || IntShiftRightSat_42U_6U_8U_i_sva_2_PREV_VAL1 == IntShiftRightSat_42U_6U_8U_i_sva_2_PREV_VAL2 );
  assert property( IntShiftRightSat_50U_6U_16U_o_0_sva_3_r_flag == 0 || IntShiftRightSat_50U_6U_16U_o_0_sva_3_PREV_VAL1 == IntShiftRightSat_50U_6U_16U_o_0_sva_3_PREV_VAL2 );
  assert property( IntShiftRightSat_50U_6U_16U_o_0_sva_4_r_flag == 0 || IntShiftRightSat_50U_6U_16U_o_0_sva_4_PREV_VAL1 == IntShiftRightSat_50U_6U_16U_o_0_sva_4_PREV_VAL2 );
  assert property( IntShiftRightSat_50U_6U_16U_o_15_sva_3_r_flag == 0 || IntShiftRightSat_50U_6U_16U_o_15_sva_3_PREV_VAL1 == IntShiftRightSat_50U_6U_16U_o_15_sva_3_PREV_VAL2 );
  assert property( IntShiftRightSat_50U_6U_16U_o_15_sva_4_r_flag == 0 || IntShiftRightSat_50U_6U_16U_o_15_sva_4_PREV_VAL1 == IntShiftRightSat_50U_6U_16U_o_15_sva_4_PREV_VAL2 );
  assert property( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_r_flag == 0 || IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL1 == IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL2 );
  assert property( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_r_flag == 0 || IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL1 == IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL2 );
  assert property( IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_r_flag == 0 || IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL1 == IntShiftRight_42U_6U_8U_1_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL2 );
  assert property( IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_r_flag == 0 || IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_PREV_VAL1 == IntShiftRight_42U_6U_8U_1_obits_fixed_nand_itm_2_PREV_VAL2 );
  assert property( IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_r_flag == 0 || IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_PREV_VAL1 == IntShiftRight_42U_6U_8U_1_obits_fixed_nor_ovfl_sva_2_PREV_VAL2 );
  assert property( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_r_flag == 0 || IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL1 == IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_0_1_PREV_VAL2 );
  assert property( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_r_flag == 0 || IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL1 == IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_42_1_PREV_VAL2 );
  assert property( IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_r_flag == 0 || IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL1 == IntShiftRight_42U_6U_8U_obits_fixed_acc_sat_sva_1_7_1_PREV_VAL2 );
  assert property( IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_r_flag == 0 || IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_PREV_VAL1 == IntShiftRight_42U_6U_8U_obits_fixed_nand_itm_2_PREV_VAL2 );
  assert property( IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_r_flag == 0 || IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_PREV_VAL1 == IntShiftRight_42U_6U_8U_obits_fixed_nor_2_itm_2_PREV_VAL2 );
  assert property( IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_r_flag == 0 || IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_PREV_VAL1 == IntShiftRight_42U_6U_8U_obits_fixed_nor_ovfl_sva_2_PREV_VAL2 );
  assert property( IntSubExt_25U_25U_26U_1_o_acc_itm_2_r_flag == 0 || IntSubExt_25U_25U_26U_1_o_acc_itm_2_PREV_VAL1 == IntSubExt_25U_25U_26U_1_o_acc_itm_2_PREV_VAL2 );
  assert property( IntSubExt_25U_25U_26U_o_acc_itm_2_r_flag == 0 || IntSubExt_25U_25U_26U_o_acc_itm_2_PREV_VAL1 == IntSubExt_25U_25U_26U_o_acc_itm_2_PREV_VAL2 );
  assert property( IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_r_flag == 0 || IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_PREV_VAL1 == IsNaN_6U_10U_IsNaN_6U_10U_nand_itm_2_PREV_VAL2 );
  assert property( IsNaN_6U_10U_land_lpi_1_dfm_4_r_flag == 0 || IsNaN_6U_10U_land_lpi_1_dfm_4_PREV_VAL1 == IsNaN_6U_10U_land_lpi_1_dfm_4_PREV_VAL2 );
  assert property( IsNaN_6U_10U_land_lpi_1_dfm_5_r_flag == 0 || IsNaN_6U_10U_land_lpi_1_dfm_5_PREV_VAL1 == IsNaN_6U_10U_land_lpi_1_dfm_5_PREV_VAL2 );
  assert property( IsNaN_6U_10U_nor_itm_2_r_flag == 0 || IsNaN_6U_10U_nor_itm_2_PREV_VAL1 == IsNaN_6U_10U_nor_itm_2_PREV_VAL2 );
  assert property( cfg_mul_in_1_sva_3_r_flag == 0 || cfg_mul_in_1_sva_3_PREV_VAL1 == cfg_mul_in_1_sva_3_PREV_VAL2 );
  assert property( cfg_truncate_1_sva_3_r_flag == 0 || cfg_truncate_1_sva_3_PREV_VAL1 == cfg_truncate_1_sva_3_PREV_VAL2 );
  assert property( cfg_truncate_1_sva_4_r_flag == 0 || cfg_truncate_1_sva_4_PREV_VAL1 == cfg_truncate_1_sva_4_PREV_VAL2 );
  assert property( chn_data_in_rsci_iswt0_r_flag == 0 || chn_data_in_rsci_iswt0_PREV_VAL1 == chn_data_in_rsci_iswt0_PREV_VAL2 );
  assert property( chn_data_in_rsci_ld_core_psct_r_flag == 0 || chn_data_in_rsci_ld_core_psct_PREV_VAL1 == chn_data_in_rsci_ld_core_psct_PREV_VAL2 );
  assert property( chn_data_out_rsci_d_0_r_flag == 0 || chn_data_out_rsci_d_0_PREV_VAL1 == chn_data_out_rsci_d_0_PREV_VAL2 );
  assert property( chn_data_out_rsci_d_13_10_r_flag == 0 || chn_data_out_rsci_d_13_10_PREV_VAL1 == chn_data_out_rsci_d_13_10_PREV_VAL2 );
  assert property( chn_data_out_rsci_d_14_r_flag == 0 || chn_data_out_rsci_d_14_PREV_VAL1 == chn_data_out_rsci_d_14_PREV_VAL2 );
  assert property( chn_data_out_rsci_d_15_r_flag == 0 || chn_data_out_rsci_d_15_PREV_VAL1 == chn_data_out_rsci_d_15_PREV_VAL2 );
  assert property( chn_data_out_rsci_d_16_r_flag == 0 || chn_data_out_rsci_d_16_PREV_VAL1 == chn_data_out_rsci_d_16_PREV_VAL2 );
  assert property( chn_data_out_rsci_d_17_r_flag == 0 || chn_data_out_rsci_d_17_PREV_VAL1 == chn_data_out_rsci_d_17_PREV_VAL2 );
  assert property( chn_data_out_rsci_d_6_1_r_flag == 0 || chn_data_out_rsci_d_6_1_PREV_VAL1 == chn_data_out_rsci_d_6_1_PREV_VAL2 );
  assert property( chn_data_out_rsci_d_7_r_flag == 0 || chn_data_out_rsci_d_7_PREV_VAL1 == chn_data_out_rsci_d_7_PREV_VAL2 );
  assert property( chn_data_out_rsci_d_8_r_flag == 0 || chn_data_out_rsci_d_8_PREV_VAL1 == chn_data_out_rsci_d_8_PREV_VAL2 );
  assert property( chn_data_out_rsci_d_9_r_flag == 0 || chn_data_out_rsci_d_9_PREV_VAL1 == chn_data_out_rsci_d_9_PREV_VAL2 );
  assert property( chn_data_out_rsci_iswt0_r_flag == 0 || chn_data_out_rsci_iswt0_PREV_VAL1 == chn_data_out_rsci_iswt0_PREV_VAL2 );
  assert property( equal_tmp_2_r_flag == 0 || equal_tmp_2_PREV_VAL1 == equal_tmp_2_PREV_VAL2 );
  assert property( i_data_sva_1_16_0_1_r_flag == 0 || i_data_sva_1_16_0_1_PREV_VAL1 == i_data_sva_1_16_0_1_PREV_VAL2 );
  assert property( i_data_sva_2_14_0_1_r_flag == 0 || i_data_sva_2_14_0_1_PREV_VAL1 == i_data_sva_2_14_0_1_PREV_VAL2 );
  assert property( i_data_sva_2_16_1_r_flag == 0 || i_data_sva_2_16_1_PREV_VAL1 == i_data_sva_2_16_1_PREV_VAL2 );
  assert property( io_read_cfg_precision_rsc_svs_st_4_r_flag == 0 || io_read_cfg_precision_rsc_svs_st_4_PREV_VAL1 == io_read_cfg_precision_rsc_svs_st_4_PREV_VAL2 );
  assert property( io_read_cfg_precision_rsc_svs_st_5_r_flag == 0 || io_read_cfg_precision_rsc_svs_st_5_PREV_VAL1 == io_read_cfg_precision_rsc_svs_st_5_PREV_VAL2 );
  assert property( io_read_cfg_precision_rsc_svs_st_6_r_flag == 0 || io_read_cfg_precision_rsc_svs_st_6_PREV_VAL1 == io_read_cfg_precision_rsc_svs_st_6_PREV_VAL2 );
  assert property( main_stage_v_1_r_flag == 0 || main_stage_v_1_PREV_VAL1 == main_stage_v_1_PREV_VAL2 );
  assert property( main_stage_v_2_r_flag == 0 || main_stage_v_2_PREV_VAL1 == main_stage_v_2_PREV_VAL2 );
  assert property( main_stage_v_3_r_flag == 0 || main_stage_v_3_PREV_VAL1 == main_stage_v_3_PREV_VAL2 );
  assert property( nor_tmp_42_r_flag == 0 || nor_tmp_42_PREV_VAL1 == nor_tmp_42_PREV_VAL2 );
  assert property( nor_tmp_43_r_flag == 0 || nor_tmp_43_PREV_VAL1 == nor_tmp_43_PREV_VAL2 );
  assert property( reg_IntShiftRightSat_50U_6U_16U_i_1_itm_r_flag == 0 || reg_IntShiftRightSat_50U_6U_16U_i_1_itm_PREV_VAL1 == reg_IntShiftRightSat_50U_6U_16U_i_1_itm_PREV_VAL2 );
  assert property( reg_IntShiftRightSat_50U_6U_16U_i_itm_r_flag == 0 || reg_IntShiftRightSat_50U_6U_16U_i_itm_PREV_VAL1 == reg_IntShiftRightSat_50U_6U_16U_i_itm_PREV_VAL2 );
  assert property( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_r_flag == 0 || reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_PREV_VAL1 == reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_0_PREV_VAL2 );
  assert property( reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_r_flag == 0 || reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_PREV_VAL1 == reg_IntShiftRightSat_50U_6U_16U_o_14_1_1_itm_3_1_PREV_VAL2 );
  assert property( reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_r_flag == 0 || reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_PREV_VAL1 == reg_IntShiftRightSat_50U_6U_16U_o_14_1_2_itm_PREV_VAL2 );
  assert property( reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_r_flag == 0 || reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_PREV_VAL1 == reg_IntShiftRightSat_50U_6U_16U_o_14_1_3_itm_PREV_VAL2 );
  assert property( reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_r_flag == 0 || reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_PREV_VAL1 == reg_IntShiftRightSat_50U_6U_16U_o_14_1_itm_PREV_VAL2 );
  assert property( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_r_flag == 0 || reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_PREV_VAL1 == reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_1_itm_PREV_VAL2 );
  assert property( reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_r_flag == 0 || reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_PREV_VAL1 == reg_IntShiftRight_42U_6U_8U_1_obits_fixed_nor_2_itm_PREV_VAL2 );
  assert property( reg_chn_data_out_rsci_ld_core_psct_cse_r_flag == 0 || reg_chn_data_out_rsci_ld_core_psct_cse_PREV_VAL1 == reg_chn_data_out_rsci_ld_core_psct_cse_PREV_VAL2 );
  assign rst_zy = !nvdla_core_rstn ;
endmodule
