// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2018 Fuzhou Rockchip Electronics Co., Ltd
 *
 */
#include <dt-bindings/display/drm_mipi_dsi.h>
#include <dt-bindings/clock/rk618-cru.h>

/ {
	backlight: backlight {
		status = "okay";
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 25000 0>;
		brightness-levels = <
			  0   1   2   3   4   5   6   7
			  8   9  10  11  12  13  14  15
			 16  17  18  19  20  21  22  23
			 24  25  26  27  28  29  30  31
			 32  33  34  35  36  37  38  39
			 40  41  42  43  44  45  46  47
			 48  49  50  51  52  53  54  55
			 56  57  58  59  60  61  62  63
			 64  65  66  67  68  69  70  71
			 72  73  74  75  76  77  78  79
			 80  81  82  83  84  85  86  87
			 88  89  90  91  92  93  94  95
			 96  97  98  99 100 101 102 103
			104 105 106 107 108 109 110 111
			112 113 114 115 116 117 118 119
			120 121 122 123 124 125 126 127
			128 129 130 131 132 133 134 135
			136 137 138 139 140 141 142 143
			144 145 146 147 148 149 150 151
			152 153 154 155 156 157 158 159
			160 161 162 163 164 165 166 167
			168 169 170 171 172 173 174 175
			176 177 178 179 180 181 182 183
			184 185 186 187 188 189 190 191
			192 193 194 195 196 197 198 199
			200 201 202 203 204 205 206 207
			208 209 210 211 212 213 214 215
			216 217 218 219 220 221 222 223
			224 225 226 227 228 229 230 231
			232 233 234 235 236 237 238 239
			240 241 242 243 244 245 246 247
			248 249 250 251 252 253 254 255>;
		default-brightness-level = <200>;
	};
};

&i2c0 {
	clock-frequency = <100000>;
	status = "okay";

        gt1x: gt1x@14 {
                compatible = "goodix,gt1x";
                reg = <0x14>;

		pinctrl-names = "default";
		pinctrl-0 = <&tp_int>;

                //power-supply = <&vcc18_lcd_n>;
                goodix,rst-gpio = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>;
                //goodix,irq-gpio = <&gpio4 RK_PC0 IRQ_TYPE_LEVEL_LOW>;
		goodix,irq-gpio = <&gpio0 RK_PB2 IRQ_TYPE_LEVEL_LOW>;
        };

	rk618@50 {
		compatible = "rockchip,rk618";
		reg = <0x50>;
		pinctrl-names = "default";
		pinctrl-0 = <&i2s_8ch_0_mclk>;
		clocks = <&cru SCLK_I2S0_8CH_TX_OUT>;
		clock-names = "clkin";
		assigned-clocks = <&cru SCLK_I2S0_8CH_TX_OUT>;
		assigned-clock-rates = <12000000>;
		//reset-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_LOW>;
		reset-gpios = <&gpio2 RK_PB4 GPIO_ACTIVE_LOW>;
		status = "okay";

		clock: cru {
			compatible = "rockchip,rk618-cru";
			clocks = <&cru SCLK_I2S0_8CH_TX_OUT>, <&cru DCLK_VOP>;
			clock-names = "clkin", "lcdc0_dclkp";
			assigned-clocks = <&clock SCALER_PLLIN_CLK>,
					  <&clock VIF_PLLIN_CLK>,
					  <&clock SCALER_CLK>,
					  <&clock VIF0_PRE_CLK>,
					  <&clock CODEC_CLK>,
					  <&clock DITHER_CLK>;
			assigned-clock-parents = <&cru SCLK_I2S0_8CH_TX_OUT>,
						 <&clock LCDC0_CLK>,
						 <&clock SCALER_PLL_CLK>,
						 <&clock VIF_PLL_CLK>,
						 <&cru SCLK_I2S0_8CH_TX_OUT>,
						 <&clock VIF0_CLK>;
			#clock-cells = <1>;
			status = "okay";
		};

		dsi {
			compatible = "rockchip,rk618-dsi";
			clocks = <&clock MIPI_CLK>;
			clock-names = "dsi";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					dsi_in_rgb: endpoint {
						remote-endpoint = <&rgb_out_dsi>;
					};
				};
			};

			panel@0 {
				compatible = "sitronix,st7703", "simple-panel-dsi";
				reg = <0>;
				enable-gpio = <&gpio2 RK_PB3 GPIO_ACTIVE_LOW>;
				backlight = <&backlight>;
				prepare-delay-ms = <2>;
				reset-delay-ms = <1>;
				init-delay-ms = <20>;
				enable-delay-ms = <120>;
				disable-delay-ms = <50>;
				unprepare-delay-ms = <20>;

				width-mm = <68>;
				height-mm = <121>;

				dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
					      MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;
				dsi,format = <MIPI_DSI_FMT_RGB888>;
				dsi,lanes = <4>;

				panel-init-sequence = [
					05 fa 01 11
					39 00 04 b9 f1 12 83
					39 00 1c ba 33 81 05 f9 0e 0e 00 00 00
						 00 00 00 00 00 44 25 00 91 0a
						 00 00 02 4f 01 00 00 37
					15 00 02 b8 25
					39 00 04 bf 02 11 00
					39 00 0b b3 0c 10 0a 50 03 ff 00 00 00
						 00
					39 00 0a c0 73 73 50 50 00 00 08 70 00
					15 00 02 bc 46
					15 00 02 cc 0b
					15 00 02 b4 80
					39 00 04 b2 c8 12 30
					39 00 0f e3 07 07 0b 0b 03 0b 00 00 00
						 00 ff 00 c0 10
					39 00 0d c1 53 00 1e 1e 77 e1 cc dd 67
						 77 33 33
					39 00 07 c6 00 00 ff ff 01 ff
					39 00 03 b5 09 09
					39 00 03 b6 87 95
					39 00 40 e9 c2 10 05 05 10 05 a0 12 31
						 23 3f 81 0a a0 37 18 00 80 01
						 00 00 00 00 80 01 00 00 00 48
						 f8 86 42 08 88 88 80 88 88 88
						 58 f8 87 53 18 88 88 81 88 88
						 88 00 00 00 01 00 00 00 00 00
						 00 00 00 00
					39 00 3e ea 00 1a 00 00 00 00 02 00 00
						 00 00 00 1f 88 81 35 78 88 88
						 85 88 88 88 0f 88 80 24 68 88
						 88 84 88 88 88 23 10 00 00 1c
						 00 00 00 00 00 00 00 00 00 00
						 00 00 00 00 00 30 05 a0 00 00
						 00 00
					39 00 23 e0 00 06 08 2a 31 3f 38 36 07
						 0c 0d 11 13 12 13 11 18 00 06
						 08 2a 31 3f 38 36 07 0c 0d 11
						 13 12 13 11 18
					05 32 01 29
				];

				panel-exit-sequence = [
					05 00 01 28
					05 00 01 10
				];

				display-timings {
					//native-mode = <&timing0>;
					native-mode = <&timing1>;

					timing1: timing1 {
						clock-frequency = <64000000>;
						hactive = <720>;
						vactive = <1280>;
						hfront-porch = <40>;
						hsync-len = <10>;
						hback-porch = <40>;
						vfront-porch = <22>;
						vsync-len = <4>;
						vback-porch = <11>;
						hsync-active = <0>;
						vsync-active = <0>;
						de-active = <0>;
						pixelclk-active = <0>;
					};
				};
			};
		};
	};
};


&display_subsystem {
	status = "okay";
};

&pinctrl {
	lcd {
		lcd_en: lcd-en {
			rockchip,pins = <2 RK_PB3 RK_FUNC_GPIO &pcfg_pull_up>;
		};
		tp_int: tp-int {
			//rockchip,pins =	<4 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>;
			rockchip,pins = <0 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};
};

&pwm1 {
	status = "okay";
};

&rgb {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&lcdc_ctl &lcdc_rgb888_m0>;

	ports {
		rgb_out: port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			rgb_out_dsi: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&dsi_in_rgb>;
			};
		};
	};
};

&route_rgb {
	logo,kernel = "logo_kernel.bmp";
	status = "okay";
};

&vop {
	status = "okay";
};
