0.7
2020.2
May 21 2025
22:59:56
/home/kevin/workspace/bidirectional-xor-memory/dual_port_memory.sv,1756918209,systemVerilog,,/home/kevin/workspace/bidirectional-xor-memory/lvt_memory.sv,,dual_port_memory,,uvm,../../../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
/home/kevin/workspace/bidirectional-xor-memory/lvt_memory.sv,1756661040,systemVerilog,,/home/kevin/workspace/bidirectional-xor-memory/xor_distributed_memory.sv,,lvt_memory,,uvm,../../../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
/home/kevin/workspace/bidirectional-xor-memory/lvt_memory_tb.sv,1755812728,systemVerilog,,,,lvt_memory_tb,,uvm,../../../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
/home/kevin/workspace/bidirectional-xor-memory/syn/lvt_memory_syn.sv,1756664655,systemVerilog,,,,lvt_memory_syn,,uvm,../../../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
/home/kevin/workspace/bidirectional-xor-memory/syn/syn.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
/home/kevin/workspace/bidirectional-xor-memory/xor_distributed_memory.sv,1756661097,systemVerilog,,/home/kevin/workspace/bidirectional-xor-memory/lvt_memory_tb.sv,,simple_distributed_ram;xor_distributed_memory,,uvm,../../../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
