

================================================================
== Vivado HLS Report for 'Sobel_1'
================================================================
* Date:           Wed Dec  5 01:56:08 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  164|  69428|  164|  69428|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+-----+-------+-----+-------+---------+
        |                    |          |   Latency   |   Interval  | Pipeline|
        |      Instance      |  Module  | min |  max  | min |  max  |   Type  |
        +--------------------+----------+-----+-------+-----+-------+---------+
        |grp_Filter2D_fu_68  |Filter2D  |  163|  69427|  163|  69427|   none  |
        +--------------------+----------+-----+-------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        5|     14|    1383|    2591|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      60|
|Register         |        -|      -|      68|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        5|     14|    1451|    2653|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+------+------+
    |      Instance      |  Module  | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------+----------+---------+-------+------+------+
    |grp_Filter2D_fu_68  |Filter2D  |        5|     14|  1383|  2591|
    +--------------------+----------+---------+-------+------+------+
    |Total               |          |        5|     14|  1383|  2591|
    +--------------------+----------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  15|          3|    1|          3|
    |ap_done                      |   9|          2|    1|          2|
    |p_dst_data_stream_V_V_write  |   9|          2|    1|          2|
    |p_src_cols_V_blk_n           |   9|          2|    1|          2|
    |p_src_data_stream_V_read     |   9|          2|    1|          2|
    |p_src_rows_V_blk_n           |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  60|         13|    6|         13|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |grp_Filter2D_fu_68_ap_start_reg  |   1|   0|    1|          0|
    |p_src_cols_V_read_reg_125        |  32|   0|   32|          0|
    |p_src_rows_V_read_reg_120        |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  68|   0|   68|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |        Sobel.1        | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |        Sobel.1        | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |        Sobel.1        | return value |
|ap_done                       | out |    1| ap_ctrl_hs |        Sobel.1        | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |        Sobel.1        | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |        Sobel.1        | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |        Sobel.1        | return value |
|p_src_rows_V_dout             |  in |   32|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_rows_V_empty_n          |  in |    1|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_rows_V_read             | out |    1|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_cols_V_dout             |  in |   32|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_cols_V_empty_n          |  in |    1|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_cols_V_read             | out |    1|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_data_stream_V_dout      |  in |    8|   ap_fifo  |  p_src_data_stream_V  |    pointer   |
|p_src_data_stream_V_empty_n   |  in |    1|   ap_fifo  |  p_src_data_stream_V  |    pointer   |
|p_src_data_stream_V_read      | out |    1|   ap_fifo  |  p_src_data_stream_V  |    pointer   |
|p_dst_data_stream_V_V_din     | out |   15|   ap_fifo  | p_dst_data_stream_V_V |    pointer   |
|p_dst_data_stream_V_V_full_n  |  in |    1|   ap_fifo  | p_dst_data_stream_V_V |    pointer   |
|p_dst_data_stream_V_V_write   | out |    1|   ap_fifo  | p_dst_data_stream_V_V |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

