<module id="MPU" HW_revision="" description="MPU Registers">
	<register id="MPU_TYPE" width="32" page="1" offset="0xd90" internal="0" description="MPU Type Register">
		<bitfield id="SEPARATE" description="unified/separate instruction and date memory maps" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="DREGION" description="Indicates the number of supported MPU data regions" begin="15" end="8" width="8" rwaccess="R"/>
		<bitfield id="IREGION" description="Indicates the number of supported MPU instruction regions" begin="23" end="16" width="8" rwaccess="R"/>
	</register>
	<register id="MPU_CTRL" width="32" page="1" offset="0xd94" internal="0" description="MPU Control Register">
		<bitfield id="ENABLE" description="Enables the MPU" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="HFNMIENA" description="Enables MPU during hard fault, NMI, and FAULTMASK handlers." begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="PRIVDEFENA" description="Enables privileged software access to the default memory map" begin="2" end="2" width="1" rwaccess="RW"/>
	</register>
	<register id="MPU_RNR" width="32" page="1" offset="0xd98" internal="0" description="MPU Region Number Register">
		<bitfield id="REGION" description="MPU region referred by the MPU_RBAR and MPU_RASR registers." begin="7" end="0" width="8" rwaccess="RW"/>
	</register>
	<register id="MPU_RBAR" width="32" page="1" offset="0xd9c" internal="0" description="MPU Region Base Address Register">
		<bitfield id="REGION" description="MPU region field" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="VALID" description="MPU Region Number valid bit" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="ADDR" description="Region base address field" begin="31" end="5" width="27" rwaccess="RW"/>
	</register>
	<register id="MPU_RASR" width="32" page="1" offset="0xda0" internal="0" description="MPU Region Attribute and Size Register">
		<bitfield id="ENABLE" description="Region enable bit." begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SIZE" description="Specifies the size of the MPU protection region." begin="5" end="1" width="5" rwaccess="RW"/>
		<bitfield id="SRD" description="Subregion disable bits" begin="15" end="8" width="8" rwaccess="RW"/>
		<bitfield id="B" description="Memory access attribute" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="C" description="Memory access attribute" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="S" description="Memory access attribute" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="TEX" description="Memory access attribute" begin="21" end="19" width="3" rwaccess="RW"/>
		<bitfield id="AP" description="Memory access attribute" begin="26" end="24" width="3" rwaccess="RW"/>
		<bitfield id="XN" description="Instruction access disable bit" begin="28" end="28" width="1" rwaccess="RW"/>
	</register>
	<register id="MPU_RBAR_A1" width="32" page="1" offset="0xda4" internal="0" description="Alias of RBAR">
		<bitfield id="REGION" description="MPU region field" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="VALID" description="MPU Region Number valid bit" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="ADDR" description="Region base address field" begin="31" end="5" width="27" rwaccess="RW"/>
	</register>
	<register id="MPU_RASR_A1" width="32" page="1" offset="0xda8" internal="0" description="Alias of RASR">
		<bitfield id="ENABLE" description="Region enable bit." begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SIZE" description="Specifies the size of the MPU protection region." begin="5" end="1" width="5" rwaccess="RW"/>
		<bitfield id="SRD" description="Subregion disable bits" begin="15" end="8" width="8" rwaccess="RW"/>
		<bitfield id="B" description="Memory access attribute" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="C" description="Memory access attribute" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="S" description="Memory access attribute" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="TEX" description="Memory access attribute" begin="21" end="19" width="3" rwaccess="RW"/>
		<bitfield id="AP" description="Memory access attribute" begin="26" end="24" width="3" rwaccess="RW"/>
		<bitfield id="XN" description="Instruction access disable bit" begin="28" end="28" width="1" rwaccess="RW"/>
	</register>
	<register id="MPU_RBAR_A2" width="32" page="1" offset="0xdac" internal="0" description="Alias of RBAR">
		<bitfield id="REGION" description="MPU region field" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="VALID" description="MPU Region Number valid bit" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="ADDR" description="Region base address field" begin="31" end="5" width="27" rwaccess="RW"/>
	</register>
	<register id="MPU_RASR_A2" width="32" page="1" offset="0xdb0" internal="0" description="Alias of RASR">
		<bitfield id="ENABLE" description="Region enable bit." begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SIZE" description="Specifies the size of the MPU protection region." begin="5" end="1" width="5" rwaccess="RW"/>
		<bitfield id="SRD" description="Subregion disable bits" begin="15" end="8" width="8" rwaccess="RW"/>
		<bitfield id="B" description="Memory access attribute" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="C" description="Memory access attribute" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="S" description="Memory access attribute" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="TEX" description="Memory access attribute" begin="21" end="19" width="3" rwaccess="RW"/>
		<bitfield id="AP" description="Memory access attribute" begin="26" end="24" width="3" rwaccess="RW"/>
		<bitfield id="XN" description="Instruction access disable bit" begin="28" end="28" width="1" rwaccess="RW"/>
	</register>
	<register id="MPU_RBAR_A3" width="32" page="1" offset="0xdb4" internal="0" description="Alias of RBAR">
		<bitfield id="REGION" description="MPU region field" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="VALID" description="MPU Region Number valid bit" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="ADDR" description="Region base address field" begin="31" end="5" width="27" rwaccess="RW"/>
	</register>
	<register id="MPU_RASR_A3" width="32" page="1" offset="0xdb8" internal="0" description="Alias of RASR">
		<bitfield id="ENABLE" description="Region enable bit." begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SIZE" description="Specifies the size of the MPU protection region." begin="5" end="1" width="5" rwaccess="RW"/>
		<bitfield id="SRD" description="Subregion disable bits" begin="15" end="8" width="8" rwaccess="RW"/>
		<bitfield id="B" description="Memory access attribute" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="C" description="Memory access attribute" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="S" description="Memory access attribute" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="TEX" description="Memory access attribute" begin="21" end="19" width="3" rwaccess="RW"/>
		<bitfield id="AP" description="Memory access attribute" begin="26" end="24" width="3" rwaccess="RW"/>
		<bitfield id="XN" description="Instruction access disable bit" begin="28" end="28" width="1" rwaccess="RW"/>
	</register>
</module>
