Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Receptor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Receptor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Receptor"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Receptor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Samuel/Desktop/cinvestav_1er_cuatri/Electrónica Digital/Unidad 1/Códigos VHDL/Spartan 3E/Practica 6/Infrarrojos/receptor.vhd" in Library work.
Entity <Receptor> compiled.
Entity <Receptor> (Architecture <Arq_Receptor>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Receptor> in library <work> (architecture <Arq_Receptor>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Receptor> in library <work> (Architecture <Arq_Receptor>).
Entity <Receptor> analyzed. Unit <Receptor> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Receptor>.
    Related source file is "C:/Users/Samuel/Desktop/cinvestav_1er_cuatri/Electrónica Digital/Unidad 1/Códigos VHDL/Spartan 3E/Practica 6/Infrarrojos/receptor.vhd".
WARNING:Xst:646 - Signal <vector<12:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vector<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit register for signal <leds>.
    Found 13-bit up counter for signal <clkdiv>.
    Found 4-bit up counter for signal <i>.
    Found 5-bit comparator greater for signal <i$cmp_gt0000> created at line 93.
    Found 4-bit up counter for signal <npulsos>.
    Found 5-bit up counter for signal <nref>.
    Found 5-bit register for signal <pivote>.
    Found 1-bit register for signal <rstin>.
    Found 7-bit register for signal <vector<7:1>>.
    Found 5-bit comparator lessequal for signal <vector_1$cmp_le0000> created at line 93.
    Found 5-bit comparator less for signal <vector_1$cmp_lt0000> created at line 95.
    Summary:
	inferred   4 Counter(s).
	inferred  20 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <Receptor> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 13-bit up counter                                     : 1
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 8
 5-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 3
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 13-bit up counter                                     : 1
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 3
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Receptor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Receptor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Receptor.ngr
Top Level Output File Name         : Receptor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 82
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 12
#      LUT2                        : 6
#      LUT3                        : 11
#      LUT4                        : 19
#      LUT4_D                      : 1
#      MUXCY                       : 12
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 13
# FlipFlops/Latches                : 46
#      FDC                         : 22
#      FDCE                        : 11
#      FDCE_1                      : 13
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 2
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       37  out of   4656     0%  
 Number of Slice Flip Flops:             46  out of   9312     0%  
 Number of 4 input LUTs:                 53  out of   9312     0%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkdiv_121                         | BUFG                   | 29    |
clk                                | BUFGP                  | 13    |
ent                                | IBUF+BUFG              | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clkdiv_or000062(npulsos_or00001:O) | NONE(i_0)              | 26    |
clkdiv_or0000(clkdiv_or000064:O)   | NONE(clkdiv_0)         | 13    |
rst                                | IBUF                   | 7     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.538ns (Maximum Frequency: 117.123MHz)
   Minimum input arrival time before clock: 3.338ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_121'
  Clock period: 8.538ns (frequency: 117.123MHz)
  Total number of paths / destination ports: 139 / 40
-------------------------------------------------------------------------
Delay:               4.269ns (Levels of Logic = 2)
  Source:            pivote_0 (FF)
  Destination:       vector_1 (FF)
  Source Clock:      clkdiv_121 falling
  Destination Clock: clkdiv_121 rising

  Data Path: pivote_0 to vector_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           2   0.591   0.622  pivote_0 (pivote_0)
     LUT4_D:I0->O          6   0.704   0.673  vector_6_not00011_SW0 (N22)
     LUT4:I3->O            1   0.704   0.420  vector_4_not00011 (vector_4_not0001)
     FDCE:CE                   0.555          vector_4
    ----------------------------------------
    Total                      4.269ns (2.554ns logic, 1.715ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.083ns (frequency: 244.918MHz)
  Total number of paths / destination ports: 91 / 13
-------------------------------------------------------------------------
Delay:               4.083ns (Levels of Logic = 13)
  Source:            clkdiv_1 (FF)
  Destination:       clkdiv_12 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clkdiv_1 to clkdiv_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  clkdiv_1 (clkdiv_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_clkdiv_cy<1>_rt (Mcount_clkdiv_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_clkdiv_cy<1> (Mcount_clkdiv_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clkdiv_cy<2> (Mcount_clkdiv_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clkdiv_cy<3> (Mcount_clkdiv_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clkdiv_cy<4> (Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clkdiv_cy<5> (Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clkdiv_cy<6> (Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clkdiv_cy<7> (Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clkdiv_cy<8> (Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clkdiv_cy<9> (Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clkdiv_cy<10> (Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_clkdiv_cy<11> (Mcount_clkdiv_cy<11>)
     XORCY:CI->O           1   0.804   0.000  Mcount_clkdiv_xor<12> (Result<12>)
     FDC:D                     0.308          clkdiv_12
    ----------------------------------------
    Total                      4.083ns (3.461ns logic, 0.622ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ent'
  Clock period: 2.656ns (frequency: 376.506MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.656ns (Levels of Logic = 1)
  Source:            npulsos_0 (FF)
  Destination:       npulsos_0 (FF)
  Source Clock:      ent rising
  Destination Clock: ent rising

  Data Path: npulsos_0 to npulsos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.633  npulsos_0 (npulsos_0)
     INV:I->O              1   0.704   0.420  Mcount_npulsos_xor<0>11_INV_0 (Result<0>1)
     FDC:D                     0.308          npulsos_0
    ----------------------------------------
    Total                      2.656ns (1.603ns logic, 1.053ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkdiv_121'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.338ns (Levels of Logic = 2)
  Source:            ent (PAD)
  Destination:       nref_0 (FF)
  Destination Clock: clkdiv_121 falling

  Data Path: ent to nref_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.108  ent_IBUF (ent_IBUF1)
     LUT2:I0->O            1   0.704   0.000  Mcount_nref_xor<0>11 (Mcount_nref)
     FDC:D                     0.308          nref_0
    ----------------------------------------
    Total                      3.338ns (2.230ns logic, 1.108ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_121'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            leds_6 (FF)
  Destination:       leds<6> (PAD)
  Source Clock:      clkdiv_121 falling

  Data Path: leds_6 to leds<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           1   0.591   0.420  leds_6 (leds_6)
     OBUF:I->O                 3.272          leds_6_OBUF (leds<6>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.06 secs
 
--> 

Total memory usage is 257044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

