$date
	Thu Aug 24 21:30:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! O_tb $end
$var reg 1 " A_tb $end
$var reg 1 # B_tb $end
$var reg 1 $ S_tb $end
$scope module mux1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ S $end
$var reg 1 ! O $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1!
1#
1"
#30
1$
0#
#40
0!
1#
0"
#90
