(root)_glue_logic   426.625   805.59   0.001   0.001
i_croc_soc/i_ext_intr_sync||i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no||i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n||i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no||(i_croc_soc)_glue_logic   426.624   805.592   0.001   0.001
i_croc_soc/i_user   426.624   805.591   0.001   0.001
i_croc_soc/i_croc/gen_sram_bank\[0\].i_sram   426.624   805.59   0.001   0.001
i_croc_soc/i_croc/gen_sram_bank\[1\].i_sram   573.114   504.876   0.001   0.001
i_croc_soc/i_croc/i_core_wrap_0   0   186.254   1329.6   189.842
i_croc_soc/i_croc/i_dm_top.i_dm_top   0   933.577   794.48   210.816
i_croc_soc/i_croc/i_dmi_jtag   0   1144.39   1329.6   182.387
i_croc_soc/i_croc/i_gpio   573.114   504.876   413.121   171.934
i_croc_soc/i_croc/i_timer   0   805.59   794.48   127.987
i_croc_soc/i_croc/i_uart_0   986.234   376.096   343.366   507.496
(i_croc_soc/i_croc)_glue_logic||i_croc_soc/i_croc/i_soc_ctrl   0   504.876   573.114   171.934
i_croc_soc/i_croc/i_core_wrap_1   0   0   1329.6   186.254
i_croc_soc/i_croc/i_uart_1   794.48   883.592   535.12   260.801
i_croc_soc/i_croc/gen_sram_bank\[0\].i_sram/gen_512x32xBx1.i_cut   0   676.81   794.48   128.78
i_croc_soc/i_croc/gen_sram_bank\[1\].i_sram/gen_512x32xBx1.i_cut   0   376.096   794.48   128.78
L0   -215.04   -215.46   0   586.666
L1   -215.04   371.206   0   586.666
L2   -215.04   957.872   0   586.666
T0   -215.04   1544.54   586.666   0
T1   371.626   1544.54   586.666   0
T2   958.292   1544.54   586.666   0
R0   1544.96   957.874   0   586.666
R1   1544.96   371.208   0   586.666
R2   1544.96   -215.458   0   586.666
B0   958.294   -215.46   586.666   0
B1   371.628   -215.46   586.666   0
B2   -215.038   -215.46   586.666   0
