
ubuntu-preinstalled/openvt:     file format elf32-littlearm


Disassembly of section .init:

00000b68 <.init>:
 b68:	push	{r3, lr}
 b6c:	bl	178c <__snprintf_chk@plt+0x9ac>
 b70:	pop	{r3, pc}

Disassembly of section .plt:

00000b74 <__cxa_finalize@plt-0x14>:
 b74:	push	{lr}		; (str lr, [sp, #-4]!)
 b78:	ldr	lr, [pc, #4]	; b84 <__cxa_finalize@plt-0x4>
 b7c:	add	lr, pc, lr
 b80:	ldr	pc, [lr, #8]!
 b84:	andeq	r2, r1, r4, ror r3

00000b88 <__cxa_finalize@plt>:
 b88:	add	ip, pc, #0, 12
 b8c:	add	ip, ip, #73728	; 0x12000
 b90:	ldr	pc, [ip, #884]!	; 0x374

00000b94 <strtol@plt>:
 b94:	add	ip, pc, #0, 12
 b98:	add	ip, ip, #73728	; 0x12000
 b9c:	ldr	pc, [ip, #876]!	; 0x36c

00000ba0 <getpwuid@plt>:
 ba0:	add	ip, pc, #0, 12
 ba4:	add	ip, ip, #73728	; 0x12000
 ba8:	ldr	pc, [ip, #868]!	; 0x364

00000bac <getuid@plt>:
 bac:	add	ip, pc, #0, 12
 bb0:	add	ip, ip, #73728	; 0x12000
 bb4:	ldr	pc, [ip, #860]!	; 0x35c

00000bb8 <free@plt>:
 bb8:	add	ip, pc, #0, 12
 bbc:	add	ip, ip, #73728	; 0x12000
 bc0:	ldr	pc, [ip, #852]!	; 0x354

00000bc4 <strndup@plt>:
 bc4:	add	ip, pc, #0, 12
 bc8:	add	ip, ip, #73728	; 0x12000
 bcc:	ldr	pc, [ip, #844]!	; 0x34c

00000bd0 <memcpy@plt>:
 bd0:	add	ip, pc, #0, 12
 bd4:	add	ip, ip, #73728	; 0x12000
 bd8:	ldr	pc, [ip, #836]!	; 0x344

00000bdc <execvp@plt>:
 bdc:	add	ip, pc, #0, 12
 be0:	add	ip, ip, #73728	; 0x12000
 be4:	ldr	pc, [ip, #828]!	; 0x33c

00000be8 <execlp@plt>:
 be8:	add	ip, pc, #0, 12
 bec:	add	ip, ip, #73728	; 0x12000
 bf0:	ldr	pc, [ip, #820]!	; 0x334

00000bf4 <dcgettext@plt>:
 bf4:	add	ip, pc, #0, 12
 bf8:	add	ip, ip, #73728	; 0x12000
 bfc:	ldr	pc, [ip, #812]!	; 0x32c

00000c00 <strdup@plt>:
 c00:	add	ip, pc, #0, 12
 c04:	add	ip, ip, #73728	; 0x12000
 c08:	ldr	pc, [ip, #804]!	; 0x324

00000c0c <__stack_chk_fail@plt>:
 c0c:	add	ip, pc, #0, 12
 c10:	add	ip, ip, #73728	; 0x12000
 c14:	ldr	pc, [ip, #796]!	; 0x31c

00000c18 <dup2@plt>:
 c18:	add	ip, pc, #0, 12
 c1c:	add	ip, ip, #73728	; 0x12000
 c20:	ldr	pc, [ip, #788]!	; 0x314

00000c24 <realloc@plt>:
 c24:	add	ip, pc, #0, 12
 c28:	add	ip, ip, #73728	; 0x12000
 c2c:	ldr	pc, [ip, #780]!	; 0x30c

00000c30 <textdomain@plt>:
 c30:	add	ip, pc, #0, 12
 c34:	add	ip, ip, #73728	; 0x12000
 c38:	ldr	pc, [ip, #772]!	; 0x304

00000c3c <geteuid@plt>:
 c3c:	add	ip, pc, #0, 12
 c40:	add	ip, ip, #73728	; 0x12000
 c44:	ldr	pc, [ip, #764]!	; 0x2fc

00000c48 <__xstat@plt>:
 c48:	add	ip, pc, #0, 12
 c4c:	add	ip, ip, #73728	; 0x12000
 c50:	ldr	pc, [ip, #756]!	; 0x2f4

00000c54 <strcat@plt>:
 c54:	add	ip, pc, #0, 12
 c58:	add	ip, ip, #73728	; 0x12000
 c5c:	ldr	pc, [ip, #748]!	; 0x2ec

00000c60 <ioctl@plt>:
 c60:	add	ip, pc, #0, 12
 c64:	add	ip, ip, #73728	; 0x12000
 c68:	ldr	pc, [ip, #740]!	; 0x2e4

00000c6c <waitpid@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #73728	; 0x12000
 c74:	ldr	pc, [ip, #732]!	; 0x2dc

00000c78 <opendir@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #73728	; 0x12000
 c80:	ldr	pc, [ip, #724]!	; 0x2d4

00000c84 <getenv@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #73728	; 0x12000
 c8c:	ldr	pc, [ip, #716]!	; 0x2cc

00000c90 <malloc@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #73728	; 0x12000
 c98:	ldr	pc, [ip, #708]!	; 0x2c4

00000c9c <__libc_start_main@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #73728	; 0x12000
 ca4:	ldr	pc, [ip, #700]!	; 0x2bc

00000ca8 <strerror@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #73728	; 0x12000
 cb0:	ldr	pc, [ip, #692]!	; 0x2b4

00000cb4 <__fxstat@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #73728	; 0x12000
 cbc:	ldr	pc, [ip, #684]!	; 0x2ac

00000cc0 <__vfprintf_chk@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #73728	; 0x12000
 cc8:	ldr	pc, [ip, #676]!	; 0x2a4

00000ccc <__gmon_start__@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #73728	; 0x12000
 cd4:	ldr	pc, [ip, #668]!	; 0x29c

00000cd8 <open@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #73728	; 0x12000
 ce0:	ldr	pc, [ip, #660]!	; 0x294

00000ce4 <getopt_long@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #73728	; 0x12000
 cec:	ldr	pc, [ip, #652]!	; 0x28c

00000cf0 <exit@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #73728	; 0x12000
 cf8:	ldr	pc, [ip, #644]!	; 0x284

00000cfc <strlen@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #73728	; 0x12000
 d04:	ldr	pc, [ip, #636]!	; 0x27c

00000d08 <setsid@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #73728	; 0x12000
 d10:	ldr	pc, [ip, #628]!	; 0x274

00000d14 <chown@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #73728	; 0x12000
 d1c:	ldr	pc, [ip, #620]!	; 0x26c

00000d20 <__errno_location@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #73728	; 0x12000
 d28:	ldr	pc, [ip, #612]!	; 0x264

00000d2c <__sprintf_chk@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #73728	; 0x12000
 d34:	ldr	pc, [ip, #604]!	; 0x25c

00000d38 <getgid@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #73728	; 0x12000
 d40:	ldr	pc, [ip, #596]!	; 0x254

00000d44 <__printf_chk@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #73728	; 0x12000
 d4c:	ldr	pc, [ip, #588]!	; 0x24c

00000d50 <__fprintf_chk@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #73728	; 0x12000
 d58:	ldr	pc, [ip, #580]!	; 0x244

00000d5c <access@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #73728	; 0x12000
 d64:	ldr	pc, [ip, #572]!	; 0x23c

00000d68 <setlocale@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #73728	; 0x12000
 d70:	ldr	pc, [ip, #564]!	; 0x234

00000d74 <fork@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #73728	; 0x12000
 d7c:	ldr	pc, [ip, #556]!	; 0x22c

00000d80 <readdir@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #73728	; 0x12000
 d88:	ldr	pc, [ip, #548]!	; 0x224

00000d8c <strrchr@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #73728	; 0x12000
 d94:	ldr	pc, [ip, #540]!	; 0x21c

00000d98 <setuid@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #73728	; 0x12000
 da0:	ldr	pc, [ip, #532]!	; 0x214

00000da4 <bindtextdomain@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #73728	; 0x12000
 dac:	ldr	pc, [ip, #524]!	; 0x20c

00000db0 <isatty@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #73728	; 0x12000
 db8:	ldr	pc, [ip, #516]!	; 0x204

00000dbc <abort@plt>:
 dbc:	add	ip, pc, #0, 12
 dc0:	add	ip, ip, #73728	; 0x12000
 dc4:	ldr	pc, [ip, #508]!	; 0x1fc

00000dc8 <close@plt>:
 dc8:	add	ip, pc, #0, 12
 dcc:	add	ip, ip, #73728	; 0x12000
 dd0:	ldr	pc, [ip, #500]!	; 0x1f4

00000dd4 <closedir@plt>:
 dd4:	add	ip, pc, #0, 12
 dd8:	add	ip, ip, #73728	; 0x12000
 ddc:	ldr	pc, [ip, #492]!	; 0x1ec

00000de0 <__snprintf_chk@plt>:
 de0:	add	ip, pc, #0, 12
 de4:	add	ip, ip, #73728	; 0x12000
 de8:	ldr	pc, [ip, #484]!	; 0x1e4

Disassembly of section .text:

00000dec <.text>:
     dec:	svcmi	0x00f0e92d
     df0:	cfldr32vc	mvfx15, [sp, #-692]	; 0xfffffd4c
     df4:	stmlt	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     df8:	beq	133d234 <progname@@Base+0x132a178>
     dfc:	stmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e00:	ldrbtmi	r4, [fp], #1549	; 0x60d
     e04:			; <UNDEFINED> instruction: 0xf8dfae2c
     e08:			; <UNDEFINED> instruction: 0x4607187c
     e0c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     e10:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
     e14:			; <UNDEFINED> instruction: 0x461c22b0
     e18:			; <UNDEFINED> instruction: 0xf04f930f
     e1c:			; <UNDEFINED> instruction: 0xf8ca33ff
     e20:	stmdavs	r3!, {ip, sp}
     e24:			; <UNDEFINED> instruction: 0xf7ff939b
     e28:			; <UNDEFINED> instruction: 0xf8d5eed4
     e2c:			; <UNDEFINED> instruction: 0x212f8000
     e30:			; <UNDEFINED> instruction: 0xf7ff4640
     e34:	smlatblt	r8, ip, pc, lr	; <UNPREDICTABLE>
     e38:	stmdaeq	r1, {r8, ip, sp, lr, pc}
     e3c:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     e40:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     e44:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     e48:			; <UNDEFINED> instruction: 0xf8cd2006
     e4c:			; <UNDEFINED> instruction: 0xf85b9018
     e50:	ldrbtmi	r3, [r9], #-3
     e54:	ldmdami	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e58:	stmdbls	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
     e5c:	andhi	pc, r0, r3, asr #17
     e60:	movwls	r4, #54396	; 0xd47c
     e64:	andls	pc, r8, sp, asr #17
     e68:	andsls	pc, ip, sp, asr #17
     e6c:	eorls	pc, r8, sp, asr #17
     e70:	svc	0x007af7ff
     e74:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e78:			; <UNDEFINED> instruction: 0xf8df4620
     e7c:	ldrbtmi	r8, [r9], #-2076	; 0xfffff7e4
     e80:	svc	0x0090f7ff
     e84:			; <UNDEFINED> instruction: 0xf7ff4620
     e88:			; <UNDEFINED> instruction: 0xf8dfeed4
     e8c:	ldrbtmi	r3, [r8], #2064	; 0x810
     e90:	andsls	pc, r4, sp, asr #17
     e94:	movwls	r4, #46203	; 0xb47b
     e98:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e9c:	movwls	r4, #50299	; 0xc47b
     ea0:	strcs	r4, [r0], #-1587	; 0xfffff9cd
     ea4:	strls	r4, [r0], #-1602	; 0xfffff9be
     ea8:	ldrtmi	r4, [r8], -r9, lsr #12
     eac:	svc	0x001af7ff
     eb0:	rsble	r1, sp, r3, asr #24
     eb4:	stmdacs	r1!, {r1, r2, r4, r6, fp, ip, sp}
     eb8:	bichi	pc, r0, #0, 4
     ebc:			; <UNDEFINED> instruction: 0xf010e8df
     ec0:			; <UNDEFINED> instruction: 0x03be03ad
     ec4:			; <UNDEFINED> instruction: 0x03be03be
     ec8:			; <UNDEFINED> instruction: 0x03be03be
     ecc:			; <UNDEFINED> instruction: 0x03be03be
     ed0:			; <UNDEFINED> instruction: 0x03be03be
     ed4:			; <UNDEFINED> instruction: 0x03be03be
     ed8:	strheq	r0, [r7], #-62	; 0xffffffc2
     edc:	strheq	r0, [r4], #-62	; 0xffffffc2
     ee0:			; <UNDEFINED> instruction: 0x03be0041
     ee4:			; <UNDEFINED> instruction: 0x03be03aa
     ee8:			; <UNDEFINED> instruction: 0x03be03be
     eec:			; <UNDEFINED> instruction: 0x03be003e
     ef0:			; <UNDEFINED> instruction: 0x03be03be
     ef4:			; <UNDEFINED> instruction: 0x03be03be
     ef8:	ldrhteq	r0, [fp], -lr
     efc:	strhteq	r0, [r8], -lr
     f00:	eoreq	r0, r2, r5, lsr #32
     f04:	movwls	r2, #25345	; 0x6301
     f08:	movwcs	lr, #6090	; 0x17ca
     f0c:	strb	r9, [r7, r9, lsl #6]
     f10:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     f14:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     f18:	sbcle	r2, r1, r0, lsl #16
     f1c:	andcs	r9, r5, #180224	; 0x2c000
     f20:			; <UNDEFINED> instruction: 0xf04f2000
     f24:			; <UNDEFINED> instruction: 0xf7ff0901
     f28:	tstcs	r0, r6, ror #28
     f2c:	strbmi	r4, [r8], -r2, lsl #12
     f30:	cdp2	0, 9, cr15, cr14, cr0, {0}
     f34:	movwcs	lr, #6068	; 0x17b4
     f38:	ldr	r9, [r1, r7, lsl #6]!
     f3c:	movwls	r2, #8961	; 0x2301
     f40:	movwcs	lr, #6062	; 0x17ae
     f44:	str	r9, [fp, r5, lsl #6]!
     f48:	movwls	r2, #33537	; 0x8301
     f4c:			; <UNDEFINED> instruction: 0xf8dfe7a8
     f50:	andcs	r3, sl, #84, 14	; 0x1500000
     f54:			; <UNDEFINED> instruction: 0xf85b2100
     f58:	stmdavs	r0!, {r0, r1, lr}
     f5c:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
     f60:			; <UNDEFINED> instruction: 0xf8ca1e43
     f64:	blcs	f80f6c <progname@@Base+0xf6deb0>
     f68:			; <UNDEFINED> instruction: 0xf7ffd806
     f6c:	movwcs	lr, #7712	; 0x1e20
     f70:			; <UNDEFINED> instruction: 0xf7ff930a
     f74:			; <UNDEFINED> instruction: 0xe793ef12
     f78:	andcs	r9, r5, #12, 18	; 0x30000
     f7c:			; <UNDEFINED> instruction: 0xf7ff2000
     f80:	stmdavs	r3!, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
     f84:	strmi	r2, [r2], -r0, lsl #2
     f88:			; <UNDEFINED> instruction: 0xf0002005
     f8c:			; <UNDEFINED> instruction: 0xe7ecfe71
     f90:			; <UNDEFINED> instruction: 0x8714f8df
     f94:			; <UNDEFINED> instruction: 0xf8dfae16
     f98:	ldrbtmi	r3, [r8], #1812	; 0x714
     f9c:	movwls	r4, #46203	; 0xb47b
     fa0:			; <UNDEFINED> instruction: 0x46214632
     fa4:			; <UNDEFINED> instruction: 0xf7ff2003
     fa8:	andcc	lr, r1, r6, lsl #29
     fac:	sbchi	pc, r7, r0
     fb0:	cfstrscs	mvf3, [r3], {1}
     fb4:	strdcs	sp, [r0], -r4
     fb8:	stc2l	0, cr15, [r2], {0}
     fbc:	movwls	r1, #48643	; 0xbe03
     fc0:	subhi	pc, r8, #192, 4
     fc4:	vpadd.i8	d26, d5, d4
     fc8:	stmdals	fp, {r0, r1, r8, sp, lr}
     fcc:	movwls	r4, #58906	; 0xe61a
     fd0:	mcr	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     fd4:	vmlal.s8	q9, d0, d0
     fd8:			; <UNDEFINED> instruction: 0xf8da8234
     fdc:	mrane	r3, r8, acc0
     fe0:	rsbhi	pc, fp, #0
     fe4:	ldmdblt	r2, {r0, r2, r9, fp, ip, pc}^
     fe8:	vqrdmulh.s<illegal width 8>	d2, d0, d15
     fec:	blls	3a1a40 <progname@@Base+0x38e984>
     ff0:	ldrdcs	pc, [r0], -sl
     ff4:			; <UNDEFINED> instruction: 0x4113889b
     ff8:			; <UNDEFINED> instruction: 0xf10007d9
     ffc:			; <UNDEFINED> instruction: 0xf1b9823d
    1000:			; <UNDEFINED> instruction: 0xf0400f00
    1004:			; <UNDEFINED> instruction: 0xf8df8134
    1008:			; <UNDEFINED> instruction: 0xf85b36a8
    100c:	stmdavs	r3!, {r0, r1, lr}
    1010:	vrshr.s64	d4, d27, #64
    1014:			; <UNDEFINED> instruction: 0xf85580a3
    1018:			; <UNDEFINED> instruction: 0xf8cd0023
    101c:			; <UNDEFINED> instruction: 0xf7ff9034
    1020:	andcc	lr, r2, lr, ror #28
    1024:	ldc2	0, cr15, [r4]
    1028:	blls	a5060 <progname@@Base+0x91fa4>
    102c:			; <UNDEFINED> instruction: 0xf0402b00
    1030:	blls	3218ac <progname@@Base+0x30e7f0>
    1034:	blls	928a4 <progname@@Base+0x7f7e8>
    1038:	stmdbls	sp, {r0, r1, r4, ip, sp, lr}
    103c:			; <UNDEFINED> instruction: 0xf0002900
    1040:	stmdals	ip, {r3, r4, r6, r9, pc}
    1044:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    1048:	blcs	27c58 <progname@@Base+0x14b9c>
    104c:	sbcshi	pc, r6, r0
    1050:	andcs	r6, r0, #2293760	; 0x230000
    1054:	bls	32589c <progname@@Base+0x3127e0>
    1058:	eorcs	pc, r3, r5, asr #16
    105c:	movwls	r1, #52307	; 0xcc53
    1060:	blcs	27c88 <progname@@Base+0x14bcc>
    1064:	sbchi	pc, sp, r0
    1068:	ldrdvc	pc, [r0], -sl
    106c:			; <UNDEFINED> instruction: 0xf8dfac58
    1070:	andcs	r3, sp, #68, 12	; 0x4400000
    1074:	strtmi	r2, [r0], -r1, lsl #2
    1078:	smlsdxls	r0, fp, r4, r4
    107c:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
    1080:	strtmi	r9, [r0], -r5, lsl #18
    1084:	stc2	0, cr15, [r0], {-0}
    1088:			; <UNDEFINED> instruction: 0xf7ff4680
    108c:			; <UNDEFINED> instruction: 0xf1b8ee4a
    1090:	strdls	r3, [r2], -pc	; <UNPREDICTABLE>
    1094:	cmphi	sl, r0	; <UNPREDICTABLE>
    1098:	blcs	27cc4 <progname@@Base+0x14c08>
    109c:	asrhi	pc, r0, #32	; <UNPREDICTABLE>
    10a0:	strtmi	r2, [r0], -r6, lsl #2
    10a4:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
    10a8:	blle	1a0b0b0 <progname@@Base+0x19f7ff4>
    10ac:	svceq	0x0000f1b9
    10b0:	blls	1f5294 <progname@@Base+0x1e21d8>
    10b4:			; <UNDEFINED> instruction: 0xf0402b00
    10b8:	andcs	r8, r0, r3, lsr #3
    10bc:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    10c0:			; <UNDEFINED> instruction: 0xf7ff2001
    10c4:	andcs	lr, r2, r2, lsl #29
    10c8:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
    10cc:	blcs	a7d00 <progname@@Base+0x94c44>
    10d0:	orrshi	pc, r2, r0, lsl #6
    10d4:	strbmi	r2, [r0], -r0, lsl #2
    10d8:	ldc	7, cr15, [lr, #1020]	; 0x3fc
    10dc:	rsbsle	r3, r5, r1
    10e0:	strbmi	r2, [r0], -r1, lsl #2
    10e4:	ldc	7, cr15, [r8, #1020]	; 0x3fc
    10e8:	rsble	r3, pc, r1
    10ec:	tstcs	r2, r0, asr #12
    10f0:	ldc	7, cr15, [r2, #1020]	; 0x3fc
    10f4:	rsble	r3, r9, r1
    10f8:	svceq	0x0000f1b9
    10fc:	stmdbls	sp, {r0, r4, r5, r6, r8, ip, lr, pc}
    1100:			; <UNDEFINED> instruction: 0xf0002900
    1104:			; <UNDEFINED> instruction: 0x464a81fd
    1108:			; <UNDEFINED> instruction: 0xf7ff980c
    110c:	blls	bc6cc <progname@@Base+0xa9610>
    1110:			; <UNDEFINED> instruction: 0xf8df207f
    1114:	strcs	r2, [r0], #-1444	; 0xfffffa5c
    1118:	ldrbtmi	r6, [sl], #-2073	; 0xfffff7e7
    111c:	stc2	0, cr15, [r8]
    1120:	stmdals	r6, {r1, r2, r8, r9, fp, ip, pc}
    1124:			; <UNDEFINED> instruction: 0xf0402b00
    1128:	blls	3e1370 <progname@@Base+0x3ce2b4>
    112c:	ldmdavs	fp, {r0, r1, r3, r4, r7, r9, fp, ip, pc}
    1130:			; <UNDEFINED> instruction: 0xf040429a
    1134:			; <UNDEFINED> instruction: 0xf50d82a0
    1138:	pop	{r0, r2, r3, r4, r8, sl, fp, ip, sp, lr}
    113c:	strdcs	r8, [r2, -r0]
    1140:			; <UNDEFINED> instruction: 0xf7ff4640
    1144:	andcc	lr, r1, sl, asr #27
    1148:	svcge	0x0032f47f
    114c:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
    1150:	stmdavs	r1, {r0, r1, r3, r9, fp, ip, pc}
    1154:			; <UNDEFINED> instruction: 0xf0002001
    1158:	str	pc, [r9, -fp, lsl #27]!
    115c:	ldrbeq	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1160:			; <UNDEFINED> instruction: 0xf7ff4478
    1164:	mulls	sp, r0, sp
    1168:			; <UNDEFINED> instruction: 0xf0002800
    116c:	stmdals	sp, {r0, r1, r2, r3, r4, r5, r9, pc}
    1170:	stcl	7, cr15, [r4, #1020]	; 0x3fc
    1174:			; <UNDEFINED> instruction: 0xf0003002
    1178:	andls	pc, ip, fp, lsl #26
    117c:	blls	baed8 <progname@@Base+0xa7e1c>
    1180:			; <UNDEFINED> instruction: 0xf8df2205
    1184:	andcs	r1, r0, ip, lsr r5
    1188:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    118c:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1190:	ldrtmi	r4, [r9], -r3, lsr #12
    1194:	andcs	r4, r5, r2, lsl #12
    1198:	stc2l	0, cr15, [sl, #-0]
    119c:	svceq	0x0000f1b9
    11a0:			; <UNDEFINED> instruction: 0xf7ffd187
    11a4:	stmdacs	r0, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
    11a8:			; <UNDEFINED> instruction: 0xf7ffd183
    11ac:	strmi	lr, [r7], -r0, lsl #26
    11b0:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    11b4:			; <UNDEFINED> instruction: 0x46024639
    11b8:			; <UNDEFINED> instruction: 0xf7ff4620
    11bc:	andcc	lr, r1, ip, lsr #27
    11c0:	subshi	pc, r1, #0
    11c4:			; <UNDEFINED> instruction: 0xf7ff4638
    11c8:	ldrb	lr, [r2, -r8, ror #27]!
    11cc:	andcs	r9, r1, r2, lsl #22
    11d0:	ldrbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    11d4:	ldrbtmi	r6, [sl], #-2073	; 0xfffff7e7
    11d8:	stc2l	0, cr15, [sl, #-0]
    11dc:	svceq	0x0000f1b9
    11e0:			; <UNDEFINED> instruction: 0xf8dfd08d
    11e4:	andcs	r1, r0, #228, 8	; 0xe4000000
    11e8:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
    11ec:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    11f0:	ldrbtmi	r9, [sl], #-2832	; 0xfffff4f0
    11f4:			; <UNDEFINED> instruction: 0xf7ff4608
    11f8:			; <UNDEFINED> instruction: 0xe788ecf8
    11fc:	tstls	r0, #2048	; 0x800
    1200:			; <UNDEFINED> instruction: 0xf7ffe72e
    1204:	mcrne	13, 0, lr, cr4, cr8, {5}
    1208:	ble	fe275238 <progname@@Base+0xfe26217c>
    120c:	stc	7, cr15, [r8, #1020]	; 0x3fc
    1210:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1214:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1218:			; <UNDEFINED> instruction: 0xf0002006
    121c:	ldrb	pc, [pc, -r9, lsr #26]!	; <UNPREDICTABLE>
    1220:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1224:			; <UNDEFINED> instruction: 0xf6bf2800
    1228:			; <UNDEFINED> instruction: 0xf7ffaf1f
    122c:			; <UNDEFINED> instruction: 0xf8dfed7a
    1230:	andcs	r1, r5, #164, 8	; 0xa4000000
    1234:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    1238:			; <UNDEFINED> instruction: 0xf7ff9808
    123c:			; <UNDEFINED> instruction: 0x4621ecdc
    1240:	andcs	r4, r5, r2, lsl #12
    1244:	ldc2	0, cr15, [r4, #-0]
    1248:	movwcs	lr, #1806	; 0x70e
    124c:	ldrmi	r4, [sl], -r0, lsr #12
    1250:	eorsvs	r4, r3, r1, lsr r6
    1254:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    1258:	blcs	27e7c <progname@@Base+0x14dc0>
    125c:	orrshi	pc, r3, r0, asr #32
    1260:			; <UNDEFINED> instruction: 0x06436830
    1264:			; <UNDEFINED> instruction: 0xf3c0bf0c
    1268:	rsbscs	r2, pc, r7
    126c:	blls	3bafe8 <progname@@Base+0x3a7f2c>
    1270:	strbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1274:			; <UNDEFINED> instruction: 0xf8b34478
    1278:			; <UNDEFINED> instruction: 0xf7ff8000
    127c:			; <UNDEFINED> instruction: 0x4607ecfe
    1280:			; <UNDEFINED> instruction: 0xf0002800
    1284:	ldfgep	f0, [r8], {170}	; 0xaa
    1288:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    128c:	andne	pc, fp, #64, 4
    1290:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    1294:	andhi	pc, r0, sp, asr #17
    1298:	movwls	r4, #9760	; 0x2620
    129c:	stcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    12a0:			; <UNDEFINED> instruction: 0x46214632
    12a4:			; <UNDEFINED> instruction: 0xf7ff2003
    12a8:	stmdacs	r0, {r4, r6, r7, sl, fp, sp, lr, pc}
    12ac:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
    12b0:	tstcs	r6, #3620864	; 0x374000
    12b4:	stmib	sp, {r4, r5, r7, r8, fp, sp, lr}^
    12b8:	ldmvs	r3!, {r1, r8, r9, sp}^
    12bc:	movwls	r9, #49165	; 0xc00d
    12c0:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    12c4:	stmdacs	r0, {r4, ip, pc}
    12c8:	orrshi	pc, fp, r0
    12cc:	ldrhi	pc, [r0], #-2271	; 0xfffff721
    12d0:			; <UNDEFINED> instruction: 0x463844f8
    12d4:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    12d8:	cmplt	r0, #2097152	; 0x200000
    12dc:	tstcs	r1, fp, lsl #4
    12e0:	strbmi	r9, [r3], -r0, lsl #4
    12e4:	andne	pc, fp, #64, 4
    12e8:			; <UNDEFINED> instruction: 0xf7ff4620
    12ec:	ldrtmi	lr, [r2], -r0, lsr #26
    12f0:	andcs	r4, r3, r1, lsr #12
    12f4:	stc	7, cr15, [r8], #1020	; 0x3fc
    12f8:	mvnle	r2, r0, lsl #16
    12fc:	movwcs	lr, #2518	; 0x9d6
    1300:	ldrdeq	lr, [r2, -sp]
    1304:	svclt	0x00084299
    1308:			; <UNDEFINED> instruction: 0xd1e24290
    130c:	bls	31b6e0 <progname@@Base+0x308624>
    1310:			; <UNDEFINED> instruction: 0xd1de429a
    1314:	bls	35b9e8 <progname@@Base+0x34892c>
    1318:			; <UNDEFINED> instruction: 0xd1da429a
    131c:	ldrtmi	r2, [r8], -r0, lsl #6
    1320:	movwls	r4, #54812	; 0xd61c
    1324:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    1328:	strls	r9, [ip], #-2832	; 0xfffff4f0
    132c:	tstls	r0, #1769472	; 0x1b0000
    1330:	stmibmi	ip!, {r1, r2, r4, r7, r9, sl, sp, lr, pc}^
    1334:	andls	r2, r2, r5, lsl #4
    1338:			; <UNDEFINED> instruction: 0xf7ff4479
    133c:	blls	bc4b4 <progname@@Base+0xa93f8>
    1340:			; <UNDEFINED> instruction: 0x46024619
    1344:			; <UNDEFINED> instruction: 0xf0002001
    1348:			; <UNDEFINED> instruction: 0xe7e7fc93
    134c:	movwls	r6, #34819	; 0x8803
    1350:	blcs	27f80 <progname@@Base+0x14ec4>
    1354:			; <UNDEFINED> instruction: 0xf8dad137
    1358:	strcc	r7, [r1, -r0]
    135c:	stcle	15, cr2, [r8], #-60	; 0xffffffc4
    1360:	strbmi	r4, [r0], -r1, ror #23
    1364:	strtmi	r9, [r5], -sl, lsl #10
    1368:			; <UNDEFINED> instruction: 0x9611447b
    136c:	cdpls	12, 0, cr9, cr5, cr14, {0}
    1370:	mul	r2, r8, r6
    1374:	svccs	0x00103701
    1378:	stmiahi	r3!, {r0, r1, r2, r4, ip, lr, pc}
    137c:			; <UNDEFINED> instruction: 0x07da413b
    1380:			; <UNDEFINED> instruction: 0x4643d4f8
    1384:	tstcs	r1, sp, lsl #4
    1388:	strtmi	r9, [r8], -r0, lsl #14
    138c:	stcl	7, cr15, [lr], {255}	; 0xff
    1390:			; <UNDEFINED> instruction: 0x46284631
    1394:	blx	1e3d39c <progname@@Base+0x1e2a2e0>
    1398:	blle	ffacb3a0 <progname@@Base+0xffab82e4>
    139c:	strmi	r4, [r0], ip, lsr #12
    13a0:	cdpls	13, 1, cr9, cr1, cr10, {0}
    13a4:	andvc	pc, r0, sl, asr #17
    13a8:			; <UNDEFINED> instruction: 0x462ce676
    13ac:	stcls	14, cr9, [sl, #-68]	; 0xffffffbc
    13b0:			; <UNDEFINED> instruction: 0xf8da4680
    13b4:	andcs	r7, sp, #0
    13b8:	smlabtcs	r1, ip, fp, r4
    13bc:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    13c0:			; <UNDEFINED> instruction: 0xf7ff9700
    13c4:	stmibmi	sl, {r2, r4, r5, r7, sl, fp, sp, lr, pc}^
    13c8:	andcs	r2, r0, r5, lsl #4
    13cc:			; <UNDEFINED> instruction: 0xf7ff4479
    13d0:			; <UNDEFINED> instruction: 0x4623ec12
    13d4:	strmi	r9, [r2], -r8, lsl #18
    13d8:			; <UNDEFINED> instruction: 0xf0002005
    13dc:	ldrb	pc, [fp], -r9, asr #24	; <UNPREDICTABLE>
    13e0:	andcs	r4, r5, #196, 18	; 0x310000
    13e4:	ldrbtmi	r2, [r9], #-0
    13e8:	stc	7, cr15, [r4], {255}	; 0xff
    13ec:	strmi	r4, [r1], -r2, lsr #12
    13f0:			; <UNDEFINED> instruction: 0xf0002000
    13f4:			; <UNDEFINED> instruction: 0xe653fbf5
    13f8:			; <UNDEFINED> instruction: 0xf7ff4618
    13fc:	strbt	lr, [r9], -r6, ror #25
    1400:	ldrdcs	pc, [r0], -sl
    1404:	tstvs	r6, r5, asr #4	; <UNPREDICTABLE>
    1408:			; <UNDEFINED> instruction: 0xf7ff4640
    140c:	stmdacs	r0, {r1, r3, r5, sl, fp, sp, lr, pc}
    1410:			; <UNDEFINED> instruction: 0xf8dad143
    1414:	vhadd.s8	d18, d5, d0
    1418:	strbmi	r6, [r0], -r7, lsl #2
    141c:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    1420:			; <UNDEFINED> instruction: 0xf43f2800
    1424:	blls	acd54 <progname@@Base+0x99c98>
    1428:	ldmibmi	r3!, {r0, r2, r9, sp}
    142c:	ldrbtmi	r2, [r9], #-0
    1430:			; <UNDEFINED> instruction: 0xf7ff681c
    1434:	strtmi	lr, [r1], -r0, ror #23
    1438:	andcs	r4, r1, r2, lsl #12
    143c:	ldc2	0, cr15, [r8], {-0}
    1440:			; <UNDEFINED> instruction: 0xf7ffe63b
    1444:	bmi	feb7c604 <progname@@Base+0xfeb69548>
    1448:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    144c:			; <UNDEFINED> instruction: 0xf0002004
    1450:	strb	pc, [r2, #3087]	; 0xc0f	; <UNPREDICTABLE>
    1454:	andcs	r4, r5, #2785280	; 0x2a8000
    1458:	ldrbtmi	r2, [r9], #-0
    145c:	bl	ff2bf460 <progname@@Base+0xff2ac3a4>
    1460:	strmi	r2, [r2], -r0, lsl #2
    1464:			; <UNDEFINED> instruction: 0xf0002002
    1468:	str	pc, [fp, #3075]!	; 0xc03
    146c:	bls	314308 <progname@@Base+0x30124c>
    1470:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1474:	strb	r8, [r0, #19]!
    1478:	andcs	r4, r5, #2670592	; 0x28c000
    147c:	ldrbtmi	r2, [r9], #-0
    1480:	bl	fee3f484 <progname@@Base+0xfee2c3c8>
    1484:	tstcs	r0, sp, lsl #22
    1488:			; <UNDEFINED> instruction: 0xf8da681a
    148c:	andls	r3, r0, #0
    1490:	andcs	r4, r7, r2, lsl #12
    1494:	blx	ffb3d49e <progname@@Base+0xffb2a3e2>
    1498:	blls	bab64 <progname@@Base+0xa7aa8>
    149c:	ldmibmi	fp, {r0, r2, r9, sp}
    14a0:	ldrbtmi	r2, [r9], #-0
    14a4:			; <UNDEFINED> instruction: 0xf7ff681c
    14a8:			; <UNDEFINED> instruction: 0xf8daeba6
    14ac:	strtmi	r3, [r1], -r0
    14b0:	andcs	r4, r1, r2, lsl #12
    14b4:	blx	ff73d4be <progname@@Base+0xff72a402>
    14b8:	ldrbmi	lr, [r2], -fp, lsr #15
    14bc:			; <UNDEFINED> instruction: 0x41acf44f
    14c0:			; <UNDEFINED> instruction: 0xf7ff980b
    14c4:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    14c8:			; <UNDEFINED> instruction: 0xf8dadb04
    14cc:	movwcc	r3, #4096	; 0x1000
    14d0:	cfldrsge	mvf15, [r5, #508]	; 0x1fc
    14d4:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    14d8:	andcs	r4, r5, #2310144	; 0x234000
    14dc:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    14e0:			; <UNDEFINED> instruction: 0xf7ff2000
    14e4:	strtmi	lr, [r1], -r8, lsl #23
    14e8:	andcs	r4, r3, r2, lsl #12
    14ec:	blx	ff03d4f6 <progname@@Base+0xff02a43a>
    14f0:	stmdavs	r3!, {r0, r2, r7, r8, sl, sp, lr, pc}
    14f4:			; <UNDEFINED> instruction: 0xf855980c
    14f8:			; <UNDEFINED> instruction: 0xf7ff1023
    14fc:	str	lr, [r3, #2988]!	; 0xbac
    1500:	stmdals	ip, {r0, r1, r3, r5, r6, r8, r9, fp, lr}
    1504:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1508:	bl	15b574 <progname@@Base+0x1484b8>
    150c:			; <UNDEFINED> instruction: 0xf7ff0181
    1510:	ldrb	lr, [ip, #2918]!	; 0xb66
    1514:	andcs	r9, r5, #1280	; 0x500
    1518:			; <UNDEFINED> instruction: 0x4620497e
    151c:			; <UNDEFINED> instruction: 0xf7ff4479
    1520:	blls	37c2d0 <progname@@Base+0x369214>
    1524:	ldmdavs	sl, {r0, r5, r9, sl, lr}
    1528:	ldrdcc	pc, [r0], -sl
    152c:	strmi	r9, [r2], -r0, lsl #4
    1530:			; <UNDEFINED> instruction: 0xf0002007
    1534:	ldrb	pc, [sl, #-2973]	; 0xfffff463	; <UNPREDICTABLE>
    1538:	bl	ffcbf53c <progname@@Base+0xffcac480>
    153c:	vpadd.i8	q10, q0, q11
    1540:	tstcs	r1, fp, lsl #4
    1544:	stmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    1548:	andhi	pc, r0, sp, asr #17
    154c:	strtmi	r9, [r0], -ip
    1550:	bl	ffb3f554 <progname@@Base+0xffb2c498>
    1554:			; <UNDEFINED> instruction: 0x46214632
    1558:			; <UNDEFINED> instruction: 0xf7ff2003
    155c:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    1560:	mcrge	4, 5, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    1564:	vqdmulh.s<illegal width 8>	d25, d0, d2
    1568:			; <UNDEFINED> instruction: 0xf8cd120b
    156c:	mrscs	r8, (UNDEF: 1)
    1570:			; <UNDEFINED> instruction: 0xf7ff4620
    1574:	bmi	1a7c4ec <progname@@Base+0x1a69430>
    1578:	stmdbls	ip, {r0, r1, r5, r9, sl, lr}
    157c:	andcs	r4, r1, sl, ror r4
    1580:	blx	1dbd58a <progname@@Base+0x1daa4ce>
    1584:	blls	3bafdc <progname@@Base+0x3a7f20>
    1588:	tstvs	r6, r5, asr #4	; <UNPREDICTABLE>
    158c:	ldmdahi	sl, {r0, r1, r3, fp, ip, pc}
    1590:	bl	19bf594 <progname@@Base+0x19ac4d8>
    1594:	cmple	r4, r0, lsl #16
    1598:	vqdmulh.s<illegal width 8>	d25, d5, d14
    159c:	stmdals	fp, {r0, r1, r2, r8, sp, lr}
    15a0:			; <UNDEFINED> instruction: 0xf7ff881a
    15a4:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    15a8:	stmdals	fp, {r2, r4, r6, r8, ip, lr, pc}
    15ac:	tstvs	r8, r5, asr #4	; <UNPREDICTABLE>
    15b0:	ldrdcs	pc, [r0], -sl
    15b4:	bl	153f5b8 <progname@@Base+0x152c4fc>
    15b8:			; <UNDEFINED> instruction: 0xf43f2800
    15bc:	ldmdbmi	r8, {r0, r4, r6, r9, sl, fp, sp, pc}^
    15c0:	andcs	r2, r0, r5, lsl #4
    15c4:			; <UNDEFINED> instruction: 0xf7ff4479
    15c8:			; <UNDEFINED> instruction: 0xf8daeb16
    15cc:	mrscs	r3, (UNDEF: 0)
    15d0:	andcs	r4, r8, r2, lsl #12
    15d4:	blx	133d5de <progname@@Base+0x132a522>
    15d8:			; <UNDEFINED> instruction: 0xf7ffe642
    15dc:	bmi	147c46c <progname@@Base+0x14693b0>
    15e0:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    15e4:			; <UNDEFINED> instruction: 0xf0002001
    15e8:	strb	pc, [ip], -r3, asr #22	; <UNPREDICTABLE>
    15ec:	andcs	r4, r5, #1277952	; 0x138000
    15f0:			; <UNDEFINED> instruction: 0xf7ff4479
    15f4:	strbmi	lr, [r9], -r0, lsl #22
    15f8:	andcs	r4, r7, r2, lsl #12
    15fc:	blx	e3d606 <progname@@Base+0xe2a54a>
    1600:			; <UNDEFINED> instruction: 0xf7ffe5b5
    1604:	bmi	127c444 <progname@@Base+0x1269388>
    1608:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    160c:			; <UNDEFINED> instruction: 0xf0002001
    1610:	ldrb	pc, [fp], -pc, lsr #22	; <UNPREDICTABLE>
    1614:			; <UNDEFINED> instruction: 0xf0002000
    1618:	stmdbmi	r5, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}^
    161c:	andcs	r2, r0, r5, lsl #4
    1620:			; <UNDEFINED> instruction: 0xf7ff4479
    1624:	blls	37c1cc <progname@@Base+0x369110>
    1628:	blmi	109b698 <progname@@Base+0x10885dc>
    162c:			; <UNDEFINED> instruction: 0x4601447b
    1630:			; <UNDEFINED> instruction: 0xf7ff2001
    1634:	andcs	lr, r0, r8, lsl #23
    1638:	bl	16bf63c <progname@@Base+0x16ac580>
    163c:			; <UNDEFINED> instruction: 0xf0002001
    1640:			; <UNDEFINED> instruction: 0xf7fff909
    1644:	bmi	f3c404 <progname@@Base+0xf29348>
    1648:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    164c:			; <UNDEFINED> instruction: 0xf0002008
    1650:	str	pc, [r1, pc, lsl #22]!
    1654:	bl	193f658 <progname@@Base+0x192c59c>
    1658:	ldrbtmi	r4, [sl], #-2616	; 0xfffff5c8
    165c:	andcs	r6, r8, r1, lsl #16
    1660:	blx	1bd66a <progname@@Base+0x1aa5ae>
    1664:	blls	bb4f0 <progname@@Base+0xa8434>
    1668:	bmi	d49684 <progname@@Base+0xd365c8>
    166c:	ldrbtmi	r6, [sl], #-2073	; 0xfffff7e7
    1670:	blx	fffbd678 <progname@@Base+0xfffaa5bc>
    1674:			; <UNDEFINED> instruction: 0xf7ffe5a6
    1678:	svclt	0x0000eaca
    167c:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    1680:	andeq	r0, r0, r8, ror #1
    1684:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    1688:	andeq	r0, r0, r4, ror #1
    168c:	andeq	r1, r0, sl, lsl r5
    1690:	andeq	r1, r0, r4, lsl #3
    1694:	andeq	r1, r0, r2, asr r1
    1698:	andeq	r1, r0, sl, lsr #3
    169c:	andeq	r1, r0, ip, ror #2
    16a0:	andeq	r1, r0, ip, asr #2
    16a4:	andeq	r0, r0, r4, lsl #2
    16a8:	andeq	r1, r0, sl, lsr #1
    16ac:	strheq	r1, [r0], -r4
    16b0:	andeq	r0, r0, ip, ror #1
    16b4:	ldrdeq	r1, [r0], -r8
    16b8:	andeq	r1, r0, r6, asr r1
    16bc:	andeq	r1, r0, ip, asr #32
    16c0:	andeq	r1, r0, r4, lsl #1
    16c4:	andeq	r1, r0, sl, lsl #1
    16c8:	andeq	r1, r0, lr, ror r0
    16cc:	andeq	r1, r0, r2, ror r0
    16d0:	andeq	r1, r0, r4, rrx
    16d4:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    16d8:	andeq	r0, r0, r4, asr #29
    16dc:			; <UNDEFINED> instruction: 0x00000ebe
    16e0:	andeq	r0, r0, r8, lsr #29
    16e4:	andeq	r0, r0, r0, asr lr
    16e8:	andeq	r0, r0, r8, ror #27
    16ec:	muleq	r0, r2, sp
    16f0:	andeq	r0, r0, r0, lsr #28
    16f4:	andeq	r0, r0, sl, lsl lr
    16f8:	andeq	r0, r0, sl, lsl lr
    16fc:	andeq	r0, r0, r0, asr ip
    1700:	andeq	r0, r0, r6, lsl #24
    1704:	andeq	r0, r0, ip, asr sp
    1708:	andeq	r0, r0, r2, lsl #25
    170c:	andeq	r0, r0, lr, lsl #27
    1710:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1714:	andeq	r0, r0, r8, lsr #23
    1718:	andeq	r0, r0, r8, lsl ip
    171c:	andeq	r0, r0, ip, ror #23
    1720:	andeq	r0, r0, r8, ror #25
    1724:	andeq	r0, r0, r0, ror #22
    1728:	andeq	r0, r0, r4, asr #23
    172c:	andeq	r0, r0, r4, ror #22
    1730:	andeq	r0, r0, r0, lsl #20
    1734:	andeq	r0, r0, r0, lsl #20
    1738:	andeq	r0, r0, r8, lsr ip
    173c:	andeq	r0, r0, sl, lsr ip
    1740:			; <UNDEFINED> instruction: 0x00000bba
    1744:	bleq	3d888 <progname@@Base+0x2a7cc>
    1748:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    174c:	strbtmi	fp, [sl], -r2, lsl #24
    1750:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1754:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1758:	ldrmi	sl, [sl], #776	; 0x308
    175c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1760:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1764:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1768:			; <UNDEFINED> instruction: 0xf85a4b06
    176c:	stmdami	r6, {r0, r1, ip, sp}
    1770:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1774:	b	fe4bf778 <progname@@Base+0xfe4ac6bc>
    1778:	bl	83f77c <progname@@Base+0x82c6c0>
    177c:	andeq	r1, r1, ip, ror r7
    1780:	ldrdeq	r0, [r0], -r8
    1784:	strdeq	r0, [r0], -r8
    1788:	strdeq	r0, [r0], -ip
    178c:	ldr	r3, [pc, #20]	; 17a8 <__snprintf_chk@plt+0x9c8>
    1790:	ldr	r2, [pc, #20]	; 17ac <__snprintf_chk@plt+0x9cc>
    1794:	add	r3, pc, r3
    1798:	ldr	r2, [r3, r2]
    179c:	cmp	r2, #0
    17a0:	bxeq	lr
    17a4:	b	ccc <__gmon_start__@plt>
    17a8:	andeq	r1, r1, ip, asr r7
    17ac:	strdeq	r0, [r0], -r4
    17b0:	blmi	1d37d0 <progname@@Base+0x1c0714>
    17b4:	bmi	1d299c <progname@@Base+0x1bf8e0>
    17b8:	addmi	r4, r3, #2063597568	; 0x7b000000
    17bc:	andle	r4, r3, sl, ror r4
    17c0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    17c4:	ldrmi	fp, [r8, -r3, lsl #2]
    17c8:	svclt	0x00004770
    17cc:	andeq	r1, r1, r0, lsl #18
    17d0:	strdeq	r1, [r1], -ip
    17d4:	andeq	r1, r1, r8, lsr r7
    17d8:	andeq	r0, r0, r0, ror #1
    17dc:	blmi	253804 <progname@@Base+0x240748>
    17e0:	bmi	2529c8 <progname@@Base+0x23f90c>
    17e4:	bne	6529d8 <progname@@Base+0x63f91c>
    17e8:	addne	r4, r9, sl, ror r4
    17ec:	bicsvc	lr, r1, r1, lsl #22
    17f0:	andle	r1, r3, r9, asr #32
    17f4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    17f8:	ldrmi	fp, [r8, -r3, lsl #2]
    17fc:	svclt	0x00004770
    1800:	ldrdeq	r1, [r1], -r4
    1804:	ldrdeq	r1, [r1], -r0
    1808:	andeq	r1, r1, ip, lsl #14
    180c:	andeq	r0, r0, r0, lsl #2
    1810:	blmi	2aec38 <progname@@Base+0x29bb7c>
    1814:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1818:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    181c:	blmi	26fdd0 <progname@@Base+0x25cd14>
    1820:	ldrdlt	r5, [r3, -r3]!
    1824:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1828:			; <UNDEFINED> instruction: 0xf7ff6818
    182c:			; <UNDEFINED> instruction: 0xf7ffe9ae
    1830:	blmi	1c1734 <progname@@Base+0x1ae678>
    1834:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1838:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    183c:	muleq	r1, lr, r8
    1840:	ldrdeq	r1, [r1], -ip
    1844:	ldrdeq	r0, [r0], -ip
    1848:	ldrdeq	r1, [r1], -sl
    184c:	andeq	r1, r1, lr, ror r8
    1850:	svclt	0x0000e7c4
    1854:	strmi	r4, [r4], -r9, lsl #18
    1858:	andcs	fp, r5, #8, 10	; 0x2000000
    185c:	andcs	r4, r0, r9, ror r4
    1860:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1864:	bmi	1d4484 <progname@@Base+0x1c13c8>
    1868:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    186c:			; <UNDEFINED> instruction: 0x4601681a
    1870:			; <UNDEFINED> instruction: 0xf7ff2001
    1874:	strtmi	lr, [r0], -r8, ror #20
    1878:	b	ebf87c <progname@@Base+0xeac7c0>
    187c:	andeq	r0, r0, r4, ror #9
    1880:	andeq	r1, r1, ip, lsl #13
    1884:	andeq	r0, r0, r4, ror #1
    1888:			; <UNDEFINED> instruction: 0x460db538
    188c:			; <UNDEFINED> instruction: 0xf7ff2102
    1890:	mcrrne	10, 2, lr, r1, cr4
    1894:	andle	r4, r7, r4, lsl #12
    1898:	vmax.s8	d20, d5, d26
    189c:			; <UNDEFINED> instruction: 0xf7ff410e
    18a0:	mcrrne	9, 14, lr, r2, cr0	; <UNPREDICTABLE>
    18a4:	andle	r4, r1, r3, lsl #12
    18a8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    18ac:	ldrmi	r4, [ip], -r0, lsr #12
    18b0:	b	fe2bf8b4 <progname@@Base+0xfe2ac7f8>
    18b4:	svclt	0x0000e7f8
    18b8:	tstcs	r2, r0, lsl r5
    18bc:			; <UNDEFINED> instruction: 0xf7ff4604
    18c0:	stmdacs	r0, {r2, r3, r9, fp, sp, lr, pc}
    18c4:	vldrlt	d13, [r0, #-0]
    18c8:	strtmi	r2, [r0], -r1, lsl #2
    18cc:	b	13f8d0 <progname@@Base+0x12c814>
    18d0:	ble	ffe0b8d8 <progname@@Base+0xffdf881c>
    18d4:	tstcs	r0, r0, lsr #12
    18d8:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18dc:	rscvc	lr, r0, r0, asr #20
    18e0:	svclt	0x0000bd10
    18e4:	tstcs	r0, r4, lsl fp
    18e8:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    18ec:	addlt	fp, r3, r0, lsr r5
    18f0:			; <UNDEFINED> instruction: 0x4605589c
    18f4:	andne	pc, r3, sp, lsl #17
    18f8:	movwls	r6, #6179	; 0x1823
    18fc:	b	163f900 <progname@@Base+0x162c844>
    1900:	andcs	fp, r0, r0, lsr r9
    1904:	stmdavs	r3!, {r0, r9, fp, ip, pc}
    1908:			; <UNDEFINED> instruction: 0xd112429a
    190c:	ldclt	0, cr11, [r0, #-12]!
    1910:			; <UNDEFINED> instruction: 0xf10d4628
    1914:			; <UNDEFINED> instruction: 0xf6440203
    1918:			; <UNDEFINED> instruction: 0xf7ff3133
    191c:	stmdacs	r0, {r1, r5, r7, r8, fp, sp, lr, pc}
    1920:			; <UNDEFINED> instruction: 0xf89dd1ef
    1924:	stmdacc	r1, {r0, r1}
    1928:	svclt	0x008c2801
    192c:	andcs	r2, r1, r0
    1930:			; <UNDEFINED> instruction: 0xf7ffe7e8
    1934:	svclt	0x0000e96c
    1938:	andeq	r1, r1, sl, lsl #12
    193c:	andeq	r0, r0, r8, ror #1
    1940:	mcrmi	5, 1, fp, cr9, cr0, {3}
    1944:	hvclt	33870	; 0x844e
    1948:			; <UNDEFINED> instruction: 0xf7ff4605
    194c:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    1950:			; <UNDEFINED> instruction: 0xf7ffdb38
    1954:	orrslt	pc, r0, #796	; 0x31c
    1958:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    195c:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
    1960:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    1964:	and	r3, r2, r4, lsl #10
    1968:	bleq	13fac4 <progname@@Base+0x12ca08>
    196c:			; <UNDEFINED> instruction: 0xf7ffb170
    1970:	cdpne	15, 0, cr15, cr4, cr3, {5}
    1974:			; <UNDEFINED> instruction: 0xf7ffdbf8
    1978:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    197c:	strtmi	sp, [r0], -ip, ror #3
    1980:	b	8bf984 <progname@@Base+0x8ac8c8>
    1984:	bleq	13fae0 <progname@@Base+0x12ca24>
    1988:	mvnsle	r2, r0, lsl #16
    198c:	strtmi	r4, [r0], -r4, lsl #12
    1990:			; <UNDEFINED> instruction: 0xffa8f7ff
    1994:	bicsle	r2, pc, r0, lsl #16
    1998:	cfstrscs	mvf3, [r3], {1}
    199c:	blmi	576180 <progname@@Base+0x5630c4>
    19a0:	ldmdbmi	r5, {r0, r2, r9, sp}
    19a4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    19a8:			; <UNDEFINED> instruction: 0xf7ff681c
    19ac:	tstcs	r1, r4, lsr #18
    19b0:	strtmi	r4, [r0], -r2, lsl #12
    19b4:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19b8:			; <UNDEFINED> instruction: 0xf7ff2001
    19bc:			; <UNDEFINED> instruction: 0x4620e99a
    19c0:	b	bf9c4 <progname@@Base+0xac908>
    19c4:	andcs	r4, r5, #11264	; 0x2c00
    19c8:	andcs	r4, r0, ip, lsl #18
    19cc:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    19d0:			; <UNDEFINED> instruction: 0xf7ff681c
    19d4:			; <UNDEFINED> instruction: 0x462be910
    19d8:	strmi	r2, [r2], -r1, lsl #2
    19dc:			; <UNDEFINED> instruction: 0xf7ff4620
    19e0:			; <UNDEFINED> instruction: 0x2001e9b8
    19e4:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19e8:			; <UNDEFINED> instruction: 0x000115b0
    19ec:	andeq	r1, r1, r8, ror r4
    19f0:	andeq	r0, r0, lr, lsr #19
    19f4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    19f8:	andeq	r0, r0, lr, lsl #19
    19fc:	andeq	r0, r0, r2, asr r9
    1a00:	svcmi	0x00f0e92d
    1a04:			; <UNDEFINED> instruction: 0xf8dfb089
    1a08:	mvfgesp	f0, #0.0
    1a0c:			; <UNDEFINED> instruction: 0xf10d4a49
    1a10:	stmdbmi	r9, {r2, r3, r9, fp}^
    1a14:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
    1a18:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
    1a1c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    1a20:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    1a24:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
    1a28:	ldrdmi	pc, [r0], -r9
    1a2c:	movwgt	r3, #13572	; 0x3504
    1a30:	andsvc	r4, sl, r3, asr #16
    1a34:	strls	r2, [r7], #-768	; 0xfffffd00
    1a38:			; <UNDEFINED> instruction: 0xf8ad4478
    1a3c:	and	r3, r2, r9, lsl r0
    1a40:	bleq	13fb9c <progname@@Base+0x12cae0>
    1a44:			; <UNDEFINED> instruction: 0xf7ffb1f8
    1a48:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
    1a4c:			; <UNDEFINED> instruction: 0xf7ffdbf8
    1a50:	orrlt	pc, r8, r9, asr #30
    1a54:			; <UNDEFINED> instruction: 0xf6444652
    1a58:	strtmi	r3, [r0], -r4, asr #2
    1a5c:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a60:	blle	24ba68 <progname@@Base+0x2389ac>
    1a64:	blcs	e8678 <progname@@Base+0xd55bc>
    1a68:	blcs	75bb4 <progname@@Base+0x62af8>
    1a6c:			; <UNDEFINED> instruction: 0xf1b7bf08
    1a70:	svclt	0x00083fff
    1a74:	rscle	r4, r3, r7, lsr #12
    1a78:			; <UNDEFINED> instruction: 0xf7ff4620
    1a7c:			; <UNDEFINED> instruction: 0xf855e9a6
    1a80:	stmdacs	r0, {r2, r8, r9, fp}
    1a84:			; <UNDEFINED> instruction: 0xf8dfd1df
    1a88:			; <UNDEFINED> instruction: 0xf10db0bc
    1a8c:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
    1a90:	strd	r4, [r2], -fp
    1a94:	cfstr32cs	mvfx3, [sp, #-4]
    1a98:	movwcs	sp, #12327	; 0x3027
    1a9c:	ldrmi	r2, [r9], -r1, lsl #4
    1aa0:	strlt	lr, [r0, #-2509]	; 0xfffff633
    1aa4:			; <UNDEFINED> instruction: 0xf7ff4650
    1aa8:			; <UNDEFINED> instruction: 0x4630e99c
    1aac:			; <UNDEFINED> instruction: 0xff04f7ff
    1ab0:	blle	ffbc92c8 <progname@@Base+0xffbb620c>
    1ab4:			; <UNDEFINED> instruction: 0xff16f7ff
    1ab8:	bge	ee0e0 <progname@@Base+0xdb024>
    1abc:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
    1ac0:			; <UNDEFINED> instruction: 0xf7ff4620
    1ac4:	stmdacs	r0, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
    1ac8:	blls	f86f4 <progname@@Base+0xe5638>
    1acc:	andsle	r2, lr, r3, lsl #22
    1ad0:	svclt	0x00082b01
    1ad4:	svccc	0x00fff1b7
    1ad8:	strtmi	fp, [r7], -r8, lsl #30
    1adc:			; <UNDEFINED> instruction: 0x4620d0da
    1ae0:			; <UNDEFINED> instruction: 0xf7ff3501
    1ae4:	vstrcs.16	s28, [sp, #-228]	; 0xffffff1c	; <UNPREDICTABLE>
    1ae8:	blmi	5f624c <progname@@Base+0x5e3190>
    1aec:	ldmdbmi	r7, {r0, r2, r9, sp}
    1af0:			; <UNDEFINED> instruction: 0xf8582000
    1af4:	ldrbtmi	r3, [r9], #-3
    1af8:			; <UNDEFINED> instruction: 0xf7ff681c
    1afc:	tstcs	r1, ip, ror r8
    1b00:	strtmi	r4, [r0], -r2, lsl #12
    1b04:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b08:			; <UNDEFINED> instruction: 0xf7ff2001
    1b0c:	ldclne	8, cr14, [fp], #-968	; 0xfffffc38
    1b10:	bls	1f5f38 <progname@@Base+0x1e2e7c>
    1b14:			; <UNDEFINED> instruction: 0xf8d94620
    1b18:	addsmi	r3, sl, #0
    1b1c:	andlt	sp, r9, r6, lsl #2
    1b20:	svchi	0x00f0e8bd
    1b24:			; <UNDEFINED> instruction: 0xf7ff4638
    1b28:	ubfx	lr, r0, #18, #19
    1b2c:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b30:	andeq	r1, r1, r0, ror #9
    1b34:	andeq	r0, r0, lr, ror #17
    1b38:	andeq	r0, r0, r8, ror #1
    1b3c:			; <UNDEFINED> instruction: 0x000113b2
    1b40:	ldrdeq	r0, [r0], -r8
    1b44:	andeq	r0, r0, r8, lsr r8
    1b48:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b4c:	andeq	r0, r0, lr, lsr r8
    1b50:	andcs	r4, r5, #2816	; 0xb00
    1b54:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    1b58:	andcs	r4, r0, sl, lsl #22
    1b5c:	stmiapl	r3!, {r1, r3, r8, fp, lr}^
    1b60:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    1b64:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b68:	tstcs	r1, r8, lsl #22
    1b6c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1b70:	strtmi	r4, [r8], -r2, lsl #12
    1b74:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b78:			; <UNDEFINED> instruction: 0xf7ff2047
    1b7c:	svclt	0x0000e8ba
    1b80:	muleq	r1, lr, r3
    1b84:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b88:	andeq	r0, r0, r4, asr #16
    1b8c:	andeq	r0, r0, r4, ror #1
    1b90:			; <UNDEFINED> instruction: 0xf7ffb508
    1b94:	tstlt	r0, lr, ror r8
    1b98:			; <UNDEFINED> instruction: 0xf7ffbd08
    1b9c:	svclt	0x0000ffd9
    1ba0:			; <UNDEFINED> instruction: 0xf7ffb508
    1ba4:	tstlt	r0, r0, asr #16
    1ba8:			; <UNDEFINED> instruction: 0xf7ffbd08
    1bac:	svclt	0x0000ffd1
    1bb0:			; <UNDEFINED> instruction: 0xf7ffb508
    1bb4:	tstlt	r0, r6, lsr #16
    1bb8:			; <UNDEFINED> instruction: 0xf7ffbd08
    1bbc:	svclt	0x0000ffc9
    1bc0:			; <UNDEFINED> instruction: 0xf7ffb508
    1bc4:	tstlt	r0, r0, lsl #16
    1bc8:			; <UNDEFINED> instruction: 0xf7ffbd08
    1bcc:	svclt	0x0000ffc1
    1bd0:	strlt	fp, [r8, #-288]	; 0xfffffee0
    1bd4:	svc	0x00f0f7fe
    1bd8:	stclt	0, cr2, [r8, #-0]
    1bdc:	ldrbmi	r2, [r0, -r0]!
    1be0:	tstcs	r1, lr, lsl #8
    1be4:	ldrblt	r4, [r0, #2844]!	; 0xb1c
    1be8:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
    1bec:	bge	26de04 <progname@@Base+0x25ad48>
    1bf0:			; <UNDEFINED> instruction: 0x46064c1b
    1bf4:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
    1bf8:	blvc	13fd48 <progname@@Base+0x12cc8c>
    1bfc:	ldrdgt	pc, [r0], -r5
    1c00:	bmi	666410 <progname@@Base+0x653354>
    1c04:	andgt	pc, ip, sp, asr #17
    1c08:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
    1c0c:	ldmdapl	ip, {r0, sl, ip, pc}
    1c10:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
    1c14:			; <UNDEFINED> instruction: 0xf7ff681b
    1c18:			; <UNDEFINED> instruction: 0x463ae89c
    1c1c:	tstcs	r1, r0, lsr #16
    1c20:			; <UNDEFINED> instruction: 0xf7ff9b02
    1c24:	cdpcs	8, 0, cr14, cr0, cr14, {2}
    1c28:	ldrtmi	sp, [r0], -sl, lsl #26
    1c2c:			; <UNDEFINED> instruction: 0xf7ff6824
    1c30:	bmi	3bbd28 <progname@@Base+0x3a8c6c>
    1c34:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1c38:	strtmi	r4, [r0], -r3, lsl #12
    1c3c:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c40:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
    1c44:			; <UNDEFINED> instruction: 0xd104429a
    1c48:	pop	{r2, ip, sp, pc}
    1c4c:	strdlt	r4, [r3], -r0
    1c50:			; <UNDEFINED> instruction: 0xf7fe4770
    1c54:	svclt	0x0000efdc
    1c58:	andeq	r1, r1, ip, lsl #6
    1c5c:	andeq	r0, r0, r8, ror #1
    1c60:	andeq	r0, r0, r4, ror #1
    1c64:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c68:	andeq	r0, r0, lr, lsr #15
    1c6c:	andeq	r0, r0, sl, lsl #15
    1c70:	strmi	fp, [r6], -ip, lsl #8
    1c74:			; <UNDEFINED> instruction: 0x460d4b19
    1c78:	addlt	fp, r4, r0, lsl #11
    1c7c:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
    1c80:	ldfeqd	f7, [r8], {13}
    1c84:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
    1c88:	ldmpl	sl, {r0, r8, sp}
    1c8c:	blvc	13fe04 <progname@@Base+0x12cd48>
    1c90:	andgt	pc, r8, sp, asr #17
    1c94:	ldrdgt	pc, [r0], -r2
    1c98:			; <UNDEFINED> instruction: 0xf8cd4a14
    1c9c:	ldrbtmi	ip, [sl], #-12
    1ca0:	strls	r5, [r1], #-2332	; 0xfffff6e4
    1ca4:	blls	57d1c <progname@@Base+0x44c60>
    1ca8:	ldmdavs	fp, {r5, fp, sp, lr}
    1cac:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cb0:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
    1cb4:	blls	8a0c0 <progname@@Base+0x77004>
    1cb8:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cbc:	stcle	13, cr2, [sl, #-0]
    1cc0:	stmdavs	r4!, {r3, r5, r9, sl, lr}
    1cc4:	svc	0x00f0f7fe
    1cc8:	tstcs	r1, r9, lsl #20
    1ccc:			; <UNDEFINED> instruction: 0x4603447a
    1cd0:			; <UNDEFINED> instruction: 0xf7ff4620
    1cd4:			; <UNDEFINED> instruction: 0x4630e83e
    1cd8:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cdc:	andeq	r1, r1, r6, ror r2
    1ce0:	andeq	r0, r0, r8, ror #1
    1ce4:	andeq	r0, r0, r4, ror #1
    1ce8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1cec:	andeq	r0, r0, sl, lsl r7
    1cf0:	strdeq	r0, [r0], -r4
    1cf4:	mvnsmi	lr, #737280	; 0xb4000
    1cf8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1cfc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1d00:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1d04:	svc	0x0030f7fe
    1d08:	blne	1d92f04 <progname@@Base+0x1d7fe48>
    1d0c:	strhle	r1, [sl], -r6
    1d10:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1d14:			; <UNDEFINED> instruction: 0xf8553401
    1d18:	strbmi	r3, [sl], -r4, lsl #30
    1d1c:	ldrtmi	r4, [r8], -r1, asr #12
    1d20:	adcmi	r4, r6, #152, 14	; 0x2600000
    1d24:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1d28:	svclt	0x000083f8
    1d2c:	ldrdeq	r1, [r1], -r2
    1d30:	andeq	r1, r1, r8, asr #1
    1d34:	svclt	0x00004770

Disassembly of section .fini:

00001d38 <.fini>:
    1d38:	push	{r3, lr}
    1d3c:	pop	{r3, pc}
