
output/boot.or32:     file format elf32-or32
output/boot.or32
architecture: or32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04001100

Program Header:
    LOAD off    0x00002000 vaddr 0x04000000 paddr 0x04000000 align 2**13
         filesz 0x00002a34 memsz 0x00002a34 flags r-x
    LOAD off    0x00004a34 vaddr 0x04002a34 paddr 0x04002a40 align 2**13
         filesz 0x00000000 memsz 0x0000000c flags rw-
    LOAD off    0x00004a40 vaddr 0x04002a40 paddr 0x04002a60 align 2**13
         filesz 0x00000014 memsz 0x000000c8 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00000fa0  04000000  04000000  00002000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00000160  04000fa0  04000fa0  00002fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00001934  04001100  04001100  00003100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .ispm_text    0000000c  04002a34  04002a40  00004a34  2**0
                  ALLOC
  4 .data         00000014  04002a40  04002a60  00004a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000000b4  04002a54  04002a74  00004a54  2**2
                  ALLOC
  6 .comment      00000051  00000000  00000000  00004a54  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000020  00000000  00000000  00004aa5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000077  00000000  00000000  00004ac5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00000147  00000000  00000000  00004b3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000000b0  00000000  00000000  00004c83  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00000286  00000000  00000000  00004d33  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000005cc  00000000  00000000  00004fbc  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000000ec  00000000  00000000  00005588  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000017f  00000000  00000000  00005674  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_pubtypes 00000024  00000000  00000000  000057f3  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
04000000 l    d  .reset	00000000 .reset
04000fa0 l    d  .rodata	00000000 .rodata
04001100 l    d  .text	00000000 .text
04002a34 l    d  .ispm_text	00000000 .ispm_text
04002a40 l    d  .data	00000000 .data
04002a54 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_pubtypes	00000000 .debug_pubtypes
00000000 l    df *ABS*	00000000 main.c
04000100 l       .reset	00000000 _reset
04001314 l       .text	00000000 _init_hw
04000200 l       .reset	00000000 _buserr_vector
04000300 l       .reset	00000000 _dpfault_vector
04000400 l       .reset	00000000 _ipfault_vector
04000500 l       .reset	00000000 _lpint_vector
04000600 l       .reset	00000000 _align_vector
04000700 l       .reset	00000000 _illinsn_vector
04000800 l       .reset	00000000 _hpint_vector
04000900 l       .reset	00000000 _dtlbmiss_vector
04000a00 l       .reset	00000000 _itlbmiss_vector
04000b00 l       .reset	00000000 _float_vector
04000c00 l       .reset	00000000 _syscall_vector
04000d00 l       .reset	00000000 _break_vector
04000e00 l       .reset	00000000 _trap_vector
04000f60 l       .reset	00000000 _reset_dummy_code
040029f4 l       .text	00000000 _text_dummy_code
0400141c l       .text	00000000 _enable_icache_end
040013dc l       .text	00000000 _ic_loop
040014cc l       .text	00000000 _enable_dcache_end
040014b0 l       .text	00000000 _dc_loop
00000000 l    df *ABS*	00000000 gpio.c
00000000 l    df *ABS*	00000000 cpu.c
00000000 l    df *ABS*	00000000 dma.c
00000000 l    df *ABS*	00000000 isr.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 string.c
040022cc g     F .text	00000080 Uart_Dec
04000fa0 g       .rodata	00000000 __rodata_s
04000034 g       .reset	00000000 _data_lma_e
04001a70 g     F .text	0000003c IntAdd
040026d0 g     F .text	00000048 printf
04002798 g     F .text	00000038 strlen_
0400002c g       .reset	00000000 _rodata_lma_e
04001c7c g     F .text	00000008 XsrTrap
04000044 g       .reset	00000000 _text_e
04000024 g       .reset	00000000 _ispm_data_lma_e
04002a60 g       *ABS*	00000000 __ispm_text_lma_e
00000100 g       *ABS*	00000000 heap_size
04002a40 g       .ispm_text	00000000 __ispm_text_e
04002a5c g     O .bss	00000004 gnIsrTick
04002688 g     F .text	00000020 snprintf
04001c8c g     F .text	00000008 XsrIpFault
04000e70 g       .reset	00000000 _save_gpr
0400234c g     F .text	00000070 Uart_Printf
04000014 g       .reset	00000000 _text_lma_e
04002a60 g       *ABS*	00000000 __ispm_data_lma_e
04000000 g       *ABS*	00000000 __reset_lma_s
04002718 g     F .text	00000080 strcpy_
04000fa0 g       *ABS*	00000000 __reset_lma_e
04002a40 g     O .data	00000011 gNumcode
04001668 g     F .text	0000002c GpioFuncPinOff
04001860 g     F .text	00000034 MemCpy
04001c54 g     F .text	00000008 XsrAlign
04007800 g       *ABS*	00000000 __except_stack_e
04001894 g     F .text	00000020 call
04008000 g       *ABS*	00000000 __isr_stack_s
040017e0 g     F .text	00000080 WaitXms
00000400 g       *ABS*	00000000 except_stack_size
040014f0 g     F .text	00000028 GpioEi
040023bc g     F .text	000002cc vsnprintf
0400006c g       .reset	00000000 _bss_e
040027d0 g     F .text	00000078 strrev
0400003c g       .reset	00000000 _reset_e
04001100 g       .text	00000000 __text_s
04002848 g     F .text	000000dc itoa
04001138 g     F .text	000000a4 syscall_A
04007ffc g       *ABS*	00000000 __isr_stack
0400004c g       .reset	00000000 _ispm_text_e
04000074 g       .reset	00000000 _stack_e
04000020 g       .reset	00000000 _ispm_data_lma_s
04000fa0 g       .reset	00000000 __reset_e
04000ee8 g       .reset	00000000 _rest_gpr
040016f4 g     F .text	00000054 _BssSectInit
04000030 g       .reset	00000000 _data_lma_s
04000010 g       .reset	00000000 _text_lma_s
0400001c g       .reset	00000000 _ispm_text_lma_e
04000060 g       .reset	00000000 _data_s
0400192c g     F .text	0000007c DmaMemSet
04002a60 g       *ABS*	00000000 __ispm_data_lma_s
04002a40 g       .ispm_text	00000000 __ispm_data_s
04001c5c g     F .text	00000008 XsrIllInsn
04002a60 g     O .bss	000000a8 tIntHandlers
04002a54 g       .data	00000000 __data_e
04007c00 g       *ABS*	00000000 __except_stack_s
04000054 g       .reset	00000000 _ispm_data_e
040015c0 g     F .text	0000002c GpioOutDir
00002a80 g       *ABS*	00000000 __lma_size
04002a74 g       *ABS*	00000000 __data_lma_e
04001544 g     F .text	00000028 GpioRiseEdge
04002b08 g       .bss	00000000 __bss_e
04001dac g     F .text	00000034 Uart_Tx
04001c4c g     F .text	00000008 XsrBusErr
04001100 g       *ABS*	00000000 __text_lma_s
04001c6c g     F .text	00000008 XsrSyscall
04001754 g     F .text	0000000c mfspr
04000058 g       .reset	00000000 _rodata_s
040019a8 g     F .text	00000088 DmaChkSum
04001518 g     F .text	0000002c GpioDi
04001c9c g     F .text	00000008 XsrItlbMiss
04000000 g       .reset	00000000 _lma_size
00000400 g       *ABS*	00000000 isr_stack_size
0400111c g     F .text	0000001c disable_jtag_ctrl_exception
00000000 g       *ABS*	00000000 __lma_start
040018b4 g     F .text	00000078 DmaMemCpy
04001f2c g     F .text	000002f4 Uart_Num
04001c74 g     F .text	00000008 XsrBreak
04001694 g     F .text	00000024 GpioGetPin
04001b48 g     F .text	00000104 XsrInt
00000400 g       *ABS*	00000000 stack_size
0400000c g       .reset	00000000 _reset_lma_e
040011dc g     F .text	00000060 trapcall_A
04000050 g       .reset	00000000 _ispm_data_s
04002a58 g     O .bss	00000004 xsr_tick_on
04002a60 g       *ABS*	00000000 __data_lma_s
0400156c g     F .text	0000002c GpioFallEdge
0400123c g     F .text	000000d8 main
040016b8 g     F .text	0000003c _DataSectInit
04002220 g     F .text	0000002c Uart_Byte
04001748 g     F .text	0000000c mtspr
04001640 g     F .text	00000028 GpioFuncPin
0400005c g       .reset	00000000 _rodata_e
04000040 g       .reset	00000000 _text_s
04002a54 g     O .bss	00000004 gnIrgTest_Cnt
04001de0 g     F .text	00000084 Uart_Str
04001d2c g     F .text	00000080 Uart_Init
04001c84 g     F .text	00000008 XsrDpFault
040026a8 g     F .text	00000028 sprintf
04000004 g       .reset	00000000 _lma_start
04000fa0 g       *ABS*	00000000 __rodata_lma_s
04000064 g       .reset	00000000 _data_e
04001e64 g     F .text	000000a0 Uart_Strn
04007800 g       *ABS*	00000000 __stack_s
04001aac g     F .text	00000050 IrqDisable
0400224c g     F .text	00000080 Uart_Hex
04000038 g       .reset	00000000 _reset_s
04001c94 g     F .text	00000008 XsrDtlbMiss
040015ec g     F .text	00000028 GpioSetHi
04000000 g       .reset	00000000 __reset_s
04001f04 g     F .text	00000028 Uart_Rx
040077fc g       *ABS*	00000000 __stack
04000018 g       .reset	00000000 _ispm_text_lma_s
04001c64 g     F .text	00000008 XsrFloatPoint
04000068 g       .reset	00000000 _bss_s
04002a40 g       *ABS*	00000000 __ispm_text_lma_s
0400136c g       .text	00000000 _enable_icache
04001598 g     F .text	00000028 GpioInDir
04001100 g       *ABS*	00000000 __rodata_lma_e
04000048 g       .reset	00000000 _ispm_text_s
04001a30 g     F .text	00000040 IntInit
04002924 g     F .text	000000d0 uitoan
04002a40 g       .ispm_text	00000000 __ispm_text_s
04001614 g     F .text	0000002c GpioSetLo
04001760 g     F .text	00000080 WaitXus
04001ca4 g     F .text	00000088 xsr_tick
04001100 g     F .text	0000001c enable_jtag_ctrl_exception
04001afc g     F .text	0000004c IrqEnable
04000070 g       .reset	00000000 _stack_s
04000008 g       .reset	00000000 _reset_lma_s
04000028 g       .reset	00000000 _rodata_lma_s
04002a54 g       .bss	00000000 __bss_s
04007400 g       *ABS*	00000000 __stack_e
04007c00 g       *ABS*	00000000 __isr_stack_e
04001100 g       .rodata	00000000 __rodata_e
04007bfc g       *ABS*	00000000 __except_stack
04001440 g       .text	00000000 _enable_dcache
04002a34 g       .text	00000000 __text_e
04002a34 g       *ABS*	00000000 __text_lma_e
04002a40 g       .data	00000000 __data_s
04002a40 g       .ispm_text	00000000 __ispm_data_e



Disassembly of section .reset:

04000000 <__reset_s>:
 4000000:	00 00 2a 80 	l.j 400aa00 <__isr_stack_s+0x2a00>

04000004 <_lma_start>:
 4000004:	00 00 00 00 	l.j 4000004 <_lma_start>

04000008 <_reset_lma_s>:
 4000008:	04 00 00 00 	l.jal 4000008 <_reset_lma_s>

0400000c <_reset_lma_e>:
 400000c:	04 00 0f a0 	l.jal 4003e8c <__bss_e+0x1384>

04000010 <_text_lma_s>:
 4000010:	04 00 11 00 	l.jal 4004410 <__bss_e+0x1908>

04000014 <_text_lma_e>:
 4000014:	04 00 2a 34 	l.jal 400a8e4 <__isr_stack_s+0x28e4>

04000018 <_ispm_text_lma_s>:
 4000018:	04 00 2a 40 	l.jal 400a918 <__isr_stack_s+0x2918>

0400001c <_ispm_text_lma_e>:
 400001c:	04 00 2a 60 	l.jal 400a99c <__isr_stack_s+0x299c>

04000020 <_ispm_data_lma_s>:
 4000020:	04 00 2a 60 	l.jal 400a9a0 <__isr_stack_s+0x29a0>

04000024 <_ispm_data_lma_e>:
 4000024:	04 00 2a 60 	l.jal 400a9a4 <__isr_stack_s+0x29a4>

04000028 <_rodata_lma_s>:
 4000028:	04 00 0f a0 	l.jal 4003ea8 <__bss_e+0x13a0>

0400002c <_rodata_lma_e>:
 400002c:	04 00 11 00 	l.jal 400442c <__bss_e+0x1924>

04000030 <_data_lma_s>:
 4000030:	04 00 2a 60 	l.jal 400a9b0 <__isr_stack_s+0x29b0>

04000034 <_data_lma_e>:
 4000034:	04 00 2a 74 	l.jal 400aa04 <__isr_stack_s+0x2a04>

04000038 <_reset_s>:
 4000038:	04 00 00 00 	l.jal 4000038 <_reset_s>

0400003c <_reset_e>:
 400003c:	04 00 0f a0 	l.jal 4003ebc <__bss_e+0x13b4>

04000040 <_text_s>:
 4000040:	04 00 11 00 	l.jal 4004440 <__bss_e+0x1938>

04000044 <_text_e>:
 4000044:	04 00 2a 34 	l.jal 400a914 <__isr_stack_s+0x2914>

04000048 <_ispm_text_s>:
 4000048:	04 00 2a 40 	l.jal 400a948 <__isr_stack_s+0x2948>

0400004c <_ispm_text_e>:
 400004c:	04 00 2a 40 	l.jal 400a94c <__isr_stack_s+0x294c>

04000050 <_ispm_data_s>:
 4000050:	04 00 2a 40 	l.jal 400a950 <__isr_stack_s+0x2950>

04000054 <_ispm_data_e>:
 4000054:	04 00 2a 40 	l.jal 400a954 <__isr_stack_s+0x2954>

04000058 <_rodata_s>:
 4000058:	04 00 0f a0 	l.jal 4003ed8 <__bss_e+0x13d0>

0400005c <_rodata_e>:
 400005c:	04 00 11 00 	l.jal 400445c <__bss_e+0x1954>

04000060 <_data_s>:
 4000060:	04 00 2a 40 	l.jal 400a960 <__isr_stack_s+0x2960>

04000064 <_data_e>:
 4000064:	04 00 2a 54 	l.jal 400a9b4 <__isr_stack_s+0x29b4>

04000068 <_bss_s>:
 4000068:	04 00 2a 54 	l.jal 400a9b8 <__isr_stack_s+0x29b8>

0400006c <_bss_e>:
 400006c:	04 00 2b 08 	l.jal 400ac8c <__isr_stack_s+0x2c8c>

04000070 <_stack_s>:
 4000070:	04 00 78 00 	l.jal 401e070 <__isr_stack_s+0x16070>

04000074 <_stack_e>:
 4000074:	04 00 74 00 	l.jal 401d074 <__isr_stack_s+0x15074>
	...

04000100 <_reset>:
 4000100:	15 00 00 00 	l.nop 0x0
 4000104:	a4 00 00 00 	l.andi r0,r0,0x0
 4000108:	a4 20 00 00 	l.andi r1,r0,0x0
 400010c:	a4 40 00 00 	l.andi r2,r0,0x0
 4000110:	a4 60 00 00 	l.andi r3,r0,0x0
 4000114:	a4 80 00 00 	l.andi r4,r0,0x0
 4000118:	a4 a0 00 00 	l.andi r5,r0,0x0
 400011c:	a4 c0 00 00 	l.andi r6,r0,0x0
 4000120:	a4 e0 00 00 	l.andi r7,r0,0x0
 4000124:	a5 00 00 00 	l.andi r8,r0,0x0
 4000128:	a5 20 00 00 	l.andi r9,r0,0x0
 400012c:	a5 40 00 00 	l.andi r10,r0,0x0
 4000130:	a5 60 00 00 	l.andi r11,r0,0x0
 4000134:	a5 80 00 00 	l.andi r12,r0,0x0
 4000138:	a5 a0 00 00 	l.andi r13,r0,0x0
 400013c:	a5 c0 00 00 	l.andi r14,r0,0x0
 4000140:	a5 e0 00 00 	l.andi r15,r0,0x0
 4000144:	a6 00 00 00 	l.andi r16,r0,0x0
 4000148:	a6 20 00 00 	l.andi r17,r0,0x0
 400014c:	a6 40 00 00 	l.andi r18,r0,0x0
 4000150:	a6 60 00 00 	l.andi r19,r0,0x0
 4000154:	a6 80 00 00 	l.andi r20,r0,0x0
 4000158:	a6 a0 00 00 	l.andi r21,r0,0x0
 400015c:	a6 c0 00 00 	l.andi r22,r0,0x0
 4000160:	a6 e0 00 00 	l.andi r23,r0,0x0
 4000164:	a7 00 00 00 	l.andi r24,r0,0x0
 4000168:	a7 20 00 00 	l.andi r25,r0,0x0
 400016c:	a7 40 00 00 	l.andi r26,r0,0x0
 4000170:	a7 60 00 00 	l.andi r27,r0,0x0
 4000174:	a7 80 00 00 	l.andi r28,r0,0x0
 4000178:	a7 a0 00 00 	l.andi r29,r0,0x0
 400017c:	a7 c0 00 00 	l.andi r30,r0,0x0
 4000180:	a7 e0 00 00 	l.andi r31,r0,0x0
 4000184:	18 60 04 00 	l.movhi r3,0x400
 4000188:	a8 63 13 14 	l.ori r3,r3,0x1314
 400018c:	44 00 18 00 	l.jr r3
 4000190:	15 00 00 00 	l.nop 0x0
	...

04000200 <_buserr_vector>:
 4000200:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000204:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000208:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400020c:	18 60 04 00 	l.movhi r3,0x400
 4000210:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000214:	48 00 18 00 	l.jalr r3
 4000218:	15 00 00 00 	l.nop 0x0
 400021c:	18 60 04 00 	l.movhi r3,0x400
 4000220:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000224:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000228:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400022c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000230:	18 60 04 00 	l.movhi r3,0x400
 4000234:	a8 63 1c 4c 	l.ori r3,r3,0x1c4c
 4000238:	48 00 18 00 	l.jalr r3
 400023c:	15 00 00 00 	l.nop 0x0
 4000240:	18 60 04 00 	l.movhi r3,0x400
 4000244:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000248:	84 23 00 00 	l.lwz r1,0x0(r3)
 400024c:	18 60 04 00 	l.movhi r3,0x400
 4000250:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000254:	48 00 18 00 	l.jalr r3
 4000258:	15 00 00 00 	l.nop 0x0
 400025c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000260:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000264:	9c 21 01 00 	l.addi r1,r1,0x100
 4000268:	24 00 00 00 	l.rfe 
 400026c:	15 00 00 00 	l.nop 0x0
	...

04000300 <_dpfault_vector>:
 4000300:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000304:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000308:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400030c:	18 60 04 00 	l.movhi r3,0x400
 4000310:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000314:	48 00 18 00 	l.jalr r3
 4000318:	15 00 00 00 	l.nop 0x0
 400031c:	18 60 04 00 	l.movhi r3,0x400
 4000320:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000324:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000328:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400032c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000330:	18 60 04 00 	l.movhi r3,0x400
 4000334:	a8 63 1c 84 	l.ori r3,r3,0x1c84
 4000338:	48 00 18 00 	l.jalr r3
 400033c:	15 00 00 00 	l.nop 0x0
 4000340:	18 60 04 00 	l.movhi r3,0x400
 4000344:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000348:	84 23 00 00 	l.lwz r1,0x0(r3)
 400034c:	18 60 04 00 	l.movhi r3,0x400
 4000350:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000354:	48 00 18 00 	l.jalr r3
 4000358:	15 00 00 00 	l.nop 0x0
 400035c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000360:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000364:	9c 21 01 00 	l.addi r1,r1,0x100
 4000368:	24 00 00 00 	l.rfe 
 400036c:	15 00 00 00 	l.nop 0x0
	...

04000400 <_ipfault_vector>:
 4000400:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000404:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000408:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400040c:	18 60 04 00 	l.movhi r3,0x400
 4000410:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000414:	48 00 18 00 	l.jalr r3
 4000418:	15 00 00 00 	l.nop 0x0
 400041c:	18 60 04 00 	l.movhi r3,0x400
 4000420:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000424:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000428:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400042c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000430:	18 60 04 00 	l.movhi r3,0x400
 4000434:	a8 63 1c 8c 	l.ori r3,r3,0x1c8c
 4000438:	48 00 18 00 	l.jalr r3
 400043c:	15 00 00 00 	l.nop 0x0
 4000440:	18 60 04 00 	l.movhi r3,0x400
 4000444:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000448:	84 23 00 00 	l.lwz r1,0x0(r3)
 400044c:	18 60 04 00 	l.movhi r3,0x400
 4000450:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000454:	48 00 18 00 	l.jalr r3
 4000458:	15 00 00 00 	l.nop 0x0
 400045c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000460:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000464:	9c 21 01 00 	l.addi r1,r1,0x100
 4000468:	24 00 00 00 	l.rfe 
 400046c:	15 00 00 00 	l.nop 0x0
	...

04000500 <_lpint_vector>:
 4000500:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000504:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000508:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400050c:	18 60 04 00 	l.movhi r3,0x400
 4000510:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000514:	48 00 18 00 	l.jalr r3
 4000518:	15 00 00 00 	l.nop 0x0
 400051c:	18 60 04 00 	l.movhi r3,0x400
 4000520:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000524:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000528:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400052c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000530:	18 60 04 00 	l.movhi r3,0x400
 4000534:	a8 63 1c a4 	l.ori r3,r3,0x1ca4
 4000538:	48 00 18 00 	l.jalr r3
 400053c:	15 00 00 00 	l.nop 0x0
 4000540:	18 60 04 00 	l.movhi r3,0x400
 4000544:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000548:	84 23 00 00 	l.lwz r1,0x0(r3)
 400054c:	18 60 04 00 	l.movhi r3,0x400
 4000550:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000554:	48 00 18 00 	l.jalr r3
 4000558:	15 00 00 00 	l.nop 0x0
 400055c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000560:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000564:	9c 21 01 00 	l.addi r1,r1,0x100
 4000568:	24 00 00 00 	l.rfe 
 400056c:	15 00 00 00 	l.nop 0x0
	...

04000600 <_align_vector>:
 4000600:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000604:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000608:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400060c:	18 60 04 00 	l.movhi r3,0x400
 4000610:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000614:	48 00 18 00 	l.jalr r3
 4000618:	15 00 00 00 	l.nop 0x0
 400061c:	18 60 04 00 	l.movhi r3,0x400
 4000620:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000624:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000628:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400062c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000630:	18 60 04 00 	l.movhi r3,0x400
 4000634:	a8 63 1c 54 	l.ori r3,r3,0x1c54
 4000638:	48 00 18 00 	l.jalr r3
 400063c:	15 00 00 00 	l.nop 0x0
 4000640:	18 60 04 00 	l.movhi r3,0x400
 4000644:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000648:	84 23 00 00 	l.lwz r1,0x0(r3)
 400064c:	18 60 04 00 	l.movhi r3,0x400
 4000650:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000654:	48 00 18 00 	l.jalr r3
 4000658:	15 00 00 00 	l.nop 0x0
 400065c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000660:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000664:	9c 21 01 00 	l.addi r1,r1,0x100
 4000668:	24 00 00 00 	l.rfe 
 400066c:	15 00 00 00 	l.nop 0x0
	...

04000700 <_illinsn_vector>:
 4000700:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000704:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000708:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400070c:	18 60 04 00 	l.movhi r3,0x400
 4000710:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000714:	48 00 18 00 	l.jalr r3
 4000718:	15 00 00 00 	l.nop 0x0
 400071c:	18 60 04 00 	l.movhi r3,0x400
 4000720:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000724:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000728:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400072c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000730:	18 60 04 00 	l.movhi r3,0x400
 4000734:	a8 63 1c 5c 	l.ori r3,r3,0x1c5c
 4000738:	48 00 18 00 	l.jalr r3
 400073c:	15 00 00 00 	l.nop 0x0
 4000740:	18 60 04 00 	l.movhi r3,0x400
 4000744:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000748:	84 23 00 00 	l.lwz r1,0x0(r3)
 400074c:	18 60 04 00 	l.movhi r3,0x400
 4000750:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000754:	48 00 18 00 	l.jalr r3
 4000758:	15 00 00 00 	l.nop 0x0
 400075c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000760:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000764:	9c 21 01 00 	l.addi r1,r1,0x100
 4000768:	24 00 00 00 	l.rfe 
 400076c:	15 00 00 00 	l.nop 0x0
	...

04000800 <_hpint_vector>:
 4000800:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000804:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000808:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400080c:	18 60 04 00 	l.movhi r3,0x400
 4000810:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000814:	48 00 18 00 	l.jalr r3
 4000818:	15 00 00 00 	l.nop 0x0
 400081c:	18 60 04 00 	l.movhi r3,0x400
 4000820:	a8 63 7f fc 	l.ori r3,r3,0x7ffc
 4000824:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000828:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400082c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000830:	18 60 04 00 	l.movhi r3,0x400
 4000834:	a8 63 1b 48 	l.ori r3,r3,0x1b48
 4000838:	48 00 18 00 	l.jalr r3
 400083c:	15 00 00 00 	l.nop 0x0
 4000840:	18 60 04 00 	l.movhi r3,0x400
 4000844:	a8 63 7f fc 	l.ori r3,r3,0x7ffc
 4000848:	84 23 00 00 	l.lwz r1,0x0(r3)
 400084c:	18 60 04 00 	l.movhi r3,0x400
 4000850:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000854:	48 00 18 00 	l.jalr r3
 4000858:	15 00 00 00 	l.nop 0x0
 400085c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000860:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000864:	9c 21 01 00 	l.addi r1,r1,0x100
 4000868:	24 00 00 00 	l.rfe 
 400086c:	15 00 00 00 	l.nop 0x0
	...

04000900 <_dtlbmiss_vector>:
 4000900:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000904:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000908:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400090c:	18 60 04 00 	l.movhi r3,0x400
 4000910:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000914:	48 00 18 00 	l.jalr r3
 4000918:	15 00 00 00 	l.nop 0x0
 400091c:	18 60 04 00 	l.movhi r3,0x400
 4000920:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000924:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000928:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400092c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000930:	18 60 04 00 	l.movhi r3,0x400
 4000934:	a8 63 1c 94 	l.ori r3,r3,0x1c94
 4000938:	48 00 18 00 	l.jalr r3
 400093c:	15 00 00 00 	l.nop 0x0
 4000940:	18 60 04 00 	l.movhi r3,0x400
 4000944:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000948:	84 23 00 00 	l.lwz r1,0x0(r3)
 400094c:	18 60 04 00 	l.movhi r3,0x400
 4000950:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000954:	48 00 18 00 	l.jalr r3
 4000958:	15 00 00 00 	l.nop 0x0
 400095c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000960:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000964:	9c 21 01 00 	l.addi r1,r1,0x100
 4000968:	24 00 00 00 	l.rfe 
 400096c:	15 00 00 00 	l.nop 0x0
	...

04000a00 <_itlbmiss_vector>:
 4000a00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000a04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000a08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000a0c:	18 60 04 00 	l.movhi r3,0x400
 4000a10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000a14:	48 00 18 00 	l.jalr r3
 4000a18:	15 00 00 00 	l.nop 0x0
 4000a1c:	18 60 04 00 	l.movhi r3,0x400
 4000a20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000a24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000a28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000a2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000a30:	18 60 04 00 	l.movhi r3,0x400
 4000a34:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000a38:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000a3c:	18 60 04 00 	l.movhi r3,0x400
 4000a40:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000a44:	48 00 18 00 	l.jalr r3
 4000a48:	15 00 00 00 	l.nop 0x0
 4000a4c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000a50:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000a54:	9c 21 01 00 	l.addi r1,r1,0x100
 4000a58:	24 00 00 00 	l.rfe 
 4000a5c:	15 00 00 00 	l.nop 0x0
	...

04000b00 <_float_vector>:
 4000b00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000b04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000b08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000b0c:	18 60 04 00 	l.movhi r3,0x400
 4000b10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000b14:	48 00 18 00 	l.jalr r3
 4000b18:	15 00 00 00 	l.nop 0x0
 4000b1c:	18 60 04 00 	l.movhi r3,0x400
 4000b20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000b24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000b28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000b2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000b30:	18 60 04 00 	l.movhi r3,0x400
 4000b34:	a8 63 1c 64 	l.ori r3,r3,0x1c64
 4000b38:	48 00 18 00 	l.jalr r3
 4000b3c:	15 00 00 00 	l.nop 0x0
 4000b40:	18 60 04 00 	l.movhi r3,0x400
 4000b44:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000b48:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000b4c:	18 60 04 00 	l.movhi r3,0x400
 4000b50:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000b54:	48 00 18 00 	l.jalr r3
 4000b58:	15 00 00 00 	l.nop 0x0
 4000b5c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000b60:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000b64:	9c 21 01 00 	l.addi r1,r1,0x100
 4000b68:	24 00 00 00 	l.rfe 
 4000b6c:	15 00 00 00 	l.nop 0x0
	...

04000c00 <_syscall_vector>:
 4000c00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000c04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000c08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000c0c:	18 60 04 00 	l.movhi r3,0x400
 4000c10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000c14:	48 00 18 00 	l.jalr r3
 4000c18:	15 00 00 00 	l.nop 0x0
 4000c1c:	18 60 04 00 	l.movhi r3,0x400
 4000c20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000c24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000c28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000c2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000c30:	18 60 04 00 	l.movhi r3,0x400
 4000c34:	a8 63 11 38 	l.ori r3,r3,0x1138
 4000c38:	48 00 18 00 	l.jalr r3
 4000c3c:	15 00 00 00 	l.nop 0x0
 4000c40:	18 60 04 00 	l.movhi r3,0x400
 4000c44:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000c48:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000c4c:	18 60 04 00 	l.movhi r3,0x400
 4000c50:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000c54:	48 00 18 00 	l.jalr r3
 4000c58:	15 00 00 00 	l.nop 0x0
 4000c5c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000c60:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000c64:	9c 21 01 00 	l.addi r1,r1,0x100
 4000c68:	24 00 00 00 	l.rfe 
 4000c6c:	15 00 00 00 	l.nop 0x0
	...

04000d00 <_break_vector>:
 4000d00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000d04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000d08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000d0c:	18 60 04 00 	l.movhi r3,0x400
 4000d10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000d14:	48 00 18 00 	l.jalr r3
 4000d18:	15 00 00 00 	l.nop 0x0
 4000d1c:	18 60 04 00 	l.movhi r3,0x400
 4000d20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000d24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000d28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000d2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000d30:	18 60 04 00 	l.movhi r3,0x400
 4000d34:	a8 63 1c 74 	l.ori r3,r3,0x1c74
 4000d38:	48 00 18 00 	l.jalr r3
 4000d3c:	15 00 00 00 	l.nop 0x0
 4000d40:	18 60 04 00 	l.movhi r3,0x400
 4000d44:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000d48:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000d4c:	18 60 04 00 	l.movhi r3,0x400
 4000d50:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000d54:	48 00 18 00 	l.jalr r3
 4000d58:	15 00 00 00 	l.nop 0x0
 4000d5c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000d60:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000d64:	9c 21 01 00 	l.addi r1,r1,0x100
 4000d68:	24 00 00 00 	l.rfe 
 4000d6c:	15 00 00 00 	l.nop 0x0
	...

04000e00 <_trap_vector>:
 4000e00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000e04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000e08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000e0c:	18 60 04 00 	l.movhi r3,0x400
 4000e10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000e14:	48 00 18 00 	l.jalr r3
 4000e18:	15 00 00 00 	l.nop 0x0
 4000e1c:	18 60 04 00 	l.movhi r3,0x400
 4000e20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000e24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000e28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000e2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000e30:	18 60 04 00 	l.movhi r3,0x400
 4000e34:	a8 63 1c 7c 	l.ori r3,r3,0x1c7c
 4000e38:	48 00 18 00 	l.jalr r3
 4000e3c:	15 00 00 00 	l.nop 0x0
 4000e40:	18 60 04 00 	l.movhi r3,0x400
 4000e44:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000e48:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000e4c:	18 60 04 00 	l.movhi r3,0x400
 4000e50:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000e54:	48 00 18 00 	l.jalr r3
 4000e58:	15 00 00 00 	l.nop 0x0
 4000e5c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000e60:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000e64:	9c 21 01 00 	l.addi r1,r1,0x100
 4000e68:	24 00 00 00 	l.rfe 
 4000e6c:	15 00 00 00 	l.nop 0x0

04000e70 <_save_gpr>:
 4000e70:	d4 01 10 00 	l.sw 0x0(r1),r2
 4000e74:	d4 01 20 08 	l.sw 0x8(r1),r4
 4000e78:	d4 01 28 0c 	l.sw 0xc(r1),r5
 4000e7c:	d4 01 30 10 	l.sw 0x10(r1),r6
 4000e80:	d4 01 38 14 	l.sw 0x14(r1),r7
 4000e84:	d4 01 40 18 	l.sw 0x18(r1),r8
 4000e88:	d4 01 50 20 	l.sw 0x20(r1),r10
 4000e8c:	d4 01 58 24 	l.sw 0x24(r1),r11
 4000e90:	d4 01 60 28 	l.sw 0x28(r1),r12
 4000e94:	d4 01 68 2c 	l.sw 0x2c(r1),r13
 4000e98:	d4 01 70 30 	l.sw 0x30(r1),r14
 4000e9c:	d4 01 78 34 	l.sw 0x34(r1),r15
 4000ea0:	d4 01 80 38 	l.sw 0x38(r1),r16
 4000ea4:	d4 01 88 3c 	l.sw 0x3c(r1),r17
 4000ea8:	d4 01 90 40 	l.sw 0x40(r1),r18
 4000eac:	d4 01 98 44 	l.sw 0x44(r1),r19
 4000eb0:	d4 01 a0 48 	l.sw 0x48(r1),r20
 4000eb4:	d4 01 a8 4c 	l.sw 0x4c(r1),r21
 4000eb8:	d4 01 b0 50 	l.sw 0x50(r1),r22
 4000ebc:	d4 01 b8 54 	l.sw 0x54(r1),r23
 4000ec0:	d4 01 c0 58 	l.sw 0x58(r1),r24
 4000ec4:	d4 01 c8 5c 	l.sw 0x5c(r1),r25
 4000ec8:	d4 01 d0 60 	l.sw 0x60(r1),r26
 4000ecc:	d4 01 d8 64 	l.sw 0x64(r1),r27
 4000ed0:	d4 01 e0 68 	l.sw 0x68(r1),r28
 4000ed4:	d4 01 e8 6c 	l.sw 0x6c(r1),r29
 4000ed8:	d4 01 f0 70 	l.sw 0x70(r1),r30
 4000edc:	d4 01 f8 74 	l.sw 0x74(r1),r31
 4000ee0:	44 00 48 00 	l.jr r9
 4000ee4:	15 00 00 00 	l.nop 0x0

04000ee8 <_rest_gpr>:
 4000ee8:	87 e1 00 74 	l.lwz r31,0x74(r1)
 4000eec:	87 c1 00 70 	l.lwz r30,0x70(r1)
 4000ef0:	87 a1 00 6c 	l.lwz r29,0x6c(r1)
 4000ef4:	87 81 00 68 	l.lwz r28,0x68(r1)
 4000ef8:	87 61 00 64 	l.lwz r27,0x64(r1)
 4000efc:	87 41 00 60 	l.lwz r26,0x60(r1)
 4000f00:	87 21 00 5c 	l.lwz r25,0x5c(r1)
 4000f04:	87 01 00 58 	l.lwz r24,0x58(r1)
 4000f08:	86 e1 00 54 	l.lwz r23,0x54(r1)
 4000f0c:	86 c1 00 50 	l.lwz r22,0x50(r1)
 4000f10:	86 a1 00 4c 	l.lwz r21,0x4c(r1)
 4000f14:	86 81 00 48 	l.lwz r20,0x48(r1)
 4000f18:	86 61 00 44 	l.lwz r19,0x44(r1)
 4000f1c:	86 41 00 40 	l.lwz r18,0x40(r1)
 4000f20:	86 21 00 3c 	l.lwz r17,0x3c(r1)
 4000f24:	86 01 00 38 	l.lwz r16,0x38(r1)
 4000f28:	85 e1 00 34 	l.lwz r15,0x34(r1)
 4000f2c:	85 c1 00 30 	l.lwz r14,0x30(r1)
 4000f30:	85 a1 00 2c 	l.lwz r13,0x2c(r1)
 4000f34:	85 81 00 28 	l.lwz r12,0x28(r1)
 4000f38:	85 61 00 24 	l.lwz r11,0x24(r1)
 4000f3c:	85 41 00 20 	l.lwz r10,0x20(r1)
 4000f40:	85 01 00 18 	l.lwz r8,0x18(r1)
 4000f44:	84 e1 00 14 	l.lwz r7,0x14(r1)
 4000f48:	84 c1 00 10 	l.lwz r6,0x10(r1)
 4000f4c:	84 a1 00 0c 	l.lwz r5,0xc(r1)
 4000f50:	84 81 00 08 	l.lwz r4,0x8(r1)
 4000f54:	84 41 00 00 	l.lwz r2,0x0(r1)
 4000f58:	44 00 48 00 	l.jr r9
 4000f5c:	15 00 00 00 	l.nop 0x0

04000f60 <_reset_dummy_code>:
 4000f60:	15 00 00 00 	l.nop 0x0
 4000f64:	15 00 00 00 	l.nop 0x0
 4000f68:	15 00 00 00 	l.nop 0x0
 4000f6c:	15 00 00 00 	l.nop 0x0
 4000f70:	15 00 00 00 	l.nop 0x0
 4000f74:	15 00 00 00 	l.nop 0x0
 4000f78:	15 00 00 00 	l.nop 0x0
 4000f7c:	15 00 00 00 	l.nop 0x0
 4000f80:	15 00 00 00 	l.nop 0x0
 4000f84:	15 00 00 00 	l.nop 0x0
 4000f88:	15 00 00 00 	l.nop 0x0
 4000f8c:	15 00 00 00 	l.nop 0x0
 4000f90:	15 00 00 00 	l.nop 0x0
 4000f94:	15 00 00 00 	l.nop 0x0
 4000f98:	15 00 00 00 	l.nop 0x0
 4000f9c:	15 00 00 00 	l.nop 0x0

Disassembly of section .rodata:

04000fa0 <__rodata_s>:
 4000fa0:	04 00 1f b8 	l.jal 4008e80 <__isr_stack_s+0xe80>
 4000fa4:	04 00 1f e4 	l.jal 4008f34 <__isr_stack_s+0xf34>
 4000fa8:	04 00 20 10 	l.jal 4008fe8 <__isr_stack_s+0xfe8>
 4000fac:	04 00 20 3c 	l.jal 400909c <__isr_stack_s+0x109c>
 4000fb0:	04 00 20 68 	l.jal 4009150 <__isr_stack_s+0x1150>
 4000fb4:	04 00 20 94 	l.jal 4009204 <__isr_stack_s+0x1204>
 4000fb8:	04 00 20 c0 	l.jal 40092b8 <__isr_stack_s+0x12b8>
 4000fbc:	04 00 20 ec 	l.jal 400936c <__isr_stack_s+0x136c>
 4000fc0:	04 00 21 18 	l.jal 4009420 <__isr_stack_s+0x1420>
 4000fc4:	04 00 21 44 	l.jal 40094d4 <__isr_stack_s+0x14d4>
 4000fc8:	04 00 21 70 	l.jal 4009588 <__isr_stack_s+0x1588>
 4000fcc:	04 00 21 9c 	l.jal 400963c <__isr_stack_s+0x163c>
 4000fd0:	04 00 21 c8 	l.jal 40096f0 <__isr_stack_s+0x16f0>
 4000fd4:	04 00 21 f4 	l.jal 40097a4 <__isr_stack_s+0x17a4>
 4000fd8:	04 00 1f 8c 	l.jal 4008e08 <__isr_stack_s+0xe08>
 4000fdc:	04 00 1f 5c 	l.jal 4008d4c <__isr_stack_s+0xd4c>
 4000fe0:	04 00 25 74 	l.jal 400a5b0 <__isr_stack_s+0x25b0>
 4000fe4:	04 00 24 30 	l.jal 400a0a4 <__isr_stack_s+0x20a4>
 4000fe8:	04 00 24 30 	l.jal 400a0a8 <__isr_stack_s+0x20a8>
 4000fec:	04 00 24 30 	l.jal 400a0ac <__isr_stack_s+0x20ac>
 4000ff0:	04 00 24 30 	l.jal 400a0b0 <__isr_stack_s+0x20b0>
 4000ff4:	04 00 24 30 	l.jal 400a0b4 <__isr_stack_s+0x20b4>
 4000ff8:	04 00 24 30 	l.jal 400a0b8 <__isr_stack_s+0x20b8>
 4000ffc:	04 00 24 30 	l.jal 400a0bc <__isr_stack_s+0x20bc>
 4001000:	04 00 24 30 	l.jal 400a0c0 <__isr_stack_s+0x20c0>
 4001004:	04 00 24 30 	l.jal 400a0c4 <__isr_stack_s+0x20c4>
 4001008:	04 00 24 30 	l.jal 400a0c8 <__isr_stack_s+0x20c8>
 400100c:	04 00 25 60 	l.jal 400a58c <__isr_stack_s+0x258c>
 4001010:	04 00 25 74 	l.jal 400a5e0 <__isr_stack_s+0x25e0>
 4001014:	04 00 24 30 	l.jal 400a0d4 <__isr_stack_s+0x20d4>
 4001018:	04 00 24 30 	l.jal 400a0d8 <__isr_stack_s+0x20d8>
 400101c:	04 00 24 30 	l.jal 400a0dc <__isr_stack_s+0x20dc>
 4001020:	04 00 24 30 	l.jal 400a0e0 <__isr_stack_s+0x20e0>
 4001024:	04 00 24 30 	l.jal 400a0e4 <__isr_stack_s+0x20e4>
 4001028:	04 00 24 30 	l.jal 400a0e8 <__isr_stack_s+0x20e8>
 400102c:	04 00 24 30 	l.jal 400a0ec <__isr_stack_s+0x20ec>
 4001030:	04 00 24 30 	l.jal 400a0f0 <__isr_stack_s+0x20f0>
 4001034:	04 00 24 30 	l.jal 400a0f4 <__isr_stack_s+0x20f4>
 4001038:	04 00 24 30 	l.jal 400a0f8 <__isr_stack_s+0x20f8>
 400103c:	04 00 24 30 	l.jal 400a0fc <__isr_stack_s+0x20fc>
 4001040:	04 00 24 30 	l.jal 400a100 <__isr_stack_s+0x2100>
 4001044:	04 00 24 30 	l.jal 400a104 <__isr_stack_s+0x2104>
 4001048:	04 00 24 30 	l.jal 400a108 <__isr_stack_s+0x2108>
 400104c:	04 00 25 08 	l.jal 400a46c <__isr_stack_s+0x246c>
 4001050:	04 00 24 30 	l.jal 400a110 <__isr_stack_s+0x2110>
 4001054:	04 00 25 74 	l.jal 400a624 <__isr_stack_s+0x2624>
 4001058:	04 00 24 30 	l.jal 400a118 <__isr_stack_s+0x2118>
 400105c:	04 00 24 30 	l.jal 400a11c <__isr_stack_s+0x211c>
 4001060:	04 00 25 74 	l.jal 400a630 <__isr_stack_s+0x2630>
 4001064:	53 79 73 63 	.word 0x53797363
 4001068:	61 6c 6c 20 	.word 0x616c6c20
 400106c:	3a 20 30 78 	.word 0x3a203078
 4001070:	30 31 0a 00 	.word 0x30310a00
 4001074:	53 79 73 63 	.word 0x53797363
 4001078:	61 6c 6c 20 	.word 0x616c6c20
 400107c:	3a 20 30 78 	.word 0x3a203078
 4001080:	30 32 0a 00 	.word 0x30320a00
 4001084:	53 79 73 63 	.word 0x53797363
 4001088:	61 6c 6c 20 	.word 0x616c6c20
 400108c:	3a 20 30 78 	.word 0x3a203078
 4001090:	30 33 0a 00 	.word 0x30330a00
 4001094:	53 79 73 63 	.word 0x53797363
 4001098:	61 6c 6c 20 	.word 0x616c6c20
 400109c:	3a 20 30 78 	.word 0x3a203078
 40010a0:	30 34 0a 00 	.word 0x30340a00
 40010a4:	53 79 73 63 	.word 0x53797363
 40010a8:	61 6c 6c 20 	.word 0x616c6c20
 40010ac:	3a 20 61 6e 	.word 0x3a20616e
 40010b0:	79 74 68 69 	l.cust3 
 40010b4:	6e 67 20 65 	.word 0x6e672065
 40010b8:	6c 73 65 0a 	.word 0x6c73650a
 40010bc:	00 41 41 0a 	l.j 50514e4 <__isr_stack_s+0x10494e4>
 40010c0:	00 61 64 64 	l.j 585a250 <__isr_stack_s+0x1852250>
 40010c4:	72 65 73 73 	l.cust1 
 40010c8:	20 3a 20 25 	.word 0x203a2025
 40010cc:	64 09 64 61 	.word 0x64096461
 40010d0:	74 61 20 3a 	l.cust2 
 40010d4:	20 25 64 0a 	.word 0x2025640a
 40010d8:	00 0a 43 50 	l.j 4291e18 <__isr_stack_s+0x289e18>
 40010dc:	55 20 53 54 	.word 0x55205354
 40010e0:	41 52 54 0a 	.word 0x4152540a
 40010e4:	00 2a 00 00 	l.j 4a810e4 <__isr_stack_s+0xa790e4>
	...

Disassembly of section .text:

04001100 <enable_jtag_ctrl_exception>:
#define sys_call(v) asm volatile("l.sys\t%0": : "n"(v));
	
// exception stops the core and turn over control to JTAG
#define _NOINS
_NOINS void enable_jtag_ctrl_exception(void)
{
 4001100:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001104:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  	mtspr(EXR1K_DSR,	 EXR1K_DSR_RSTE	 	// [0] Reset exception                
 4001108:	9c 60 30 14 	l.addi r3,r0,0x3014
						|EXR1K_DSR_FPE   	// [12] Floating Point Exception      
						|EXR1K_DSR_TE	  	// [13] Trap exception  				
					);	  	

	//TRACE("DSR: %x \r\n",mfspr(EXR1K_DSR));
}
 400110c:	9c 21 00 04 	l.addi r1,r1,0x4
 4001110:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	
// exception stops the core and turn over control to JTAG
#define _NOINS
_NOINS void enable_jtag_ctrl_exception(void)
{
  	mtspr(EXR1K_DSR,	 EXR1K_DSR_RSTE	 	// [0] Reset exception                
 4001114:	00 00 01 8d 	l.j 4001748 <mtspr>
 4001118:	9c 80 33 6d 	l.addi r4,r0,0x336d

0400111c <disable_jtag_ctrl_exception>:

	//TRACE("DSR: %x \r\n",mfspr(EXR1K_DSR));
}

_NOINS void disable_jtag_ctrl_exception(void)
{
 400111c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001120:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
	mtspr(EXR1K_DSR,0);
 4001124:	9c 60 30 14 	l.addi r3,r0,0x3014
}
 4001128:	9c 21 00 04 	l.addi r1,r1,0x4
 400112c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	//TRACE("DSR: %x \r\n",mfspr(EXR1K_DSR));
}

_NOINS void disable_jtag_ctrl_exception(void)
{
	mtspr(EXR1K_DSR,0);
 4001130:	00 00 01 86 	l.j 4001748 <mtspr>
 4001134:	9c 80 00 00 	l.addi r4,r0,0x0

04001138 <syscall_A>:
}

void syscall_A(void)
{
 4001138:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
 400113c:	9c 60 00 20 	l.addi r3,r0,0x20
 4001140:	04 00 01 85 	l.jal 4001754 <mfspr>
 4001144:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
 4001148:	94 6b ff fe 	l.lhz r3,0xfffffffe(r11)
 400114c:	bc 03 00 02 	l.sfeqi r3,0x2
 4001150:	10 00 00 19 	l.bf 40011b4 <syscall_A+0x7c>
 4001154:	bc 43 00 02 	l.sfgtui r3,0x2
 4001158:	0c 00 00 0c 	l.bnf 4001188 <syscall_A+0x50>
 400115c:	bc 03 00 01 	l.sfeqi r3,0x1
 4001160:	bc 03 00 03 	l.sfeqi r3,0x3
 4001164:	10 00 00 0f 	l.bf 40011a0 <syscall_A+0x68>
 4001168:	bc 03 00 04 	l.sfeqi r3,0x4
 400116c:	0c 00 00 09 	l.bnf 4001190 <syscall_A+0x58>
 4001170:	18 60 04 00 	l.movhi r3,0x400
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
 4001174:	18 60 04 00 	l.movhi r3,0x400
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 4001178:	9c 21 00 04 	l.addi r1,r1,0x4
 400117c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
 4001180:	00 00 05 54 	l.j 40026d0 <printf>
 4001184:	a8 63 10 94 	l.ori r3,r3,0x1094
void syscall_A(void)
{
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
 4001188:	10 00 00 10 	l.bf 40011c8 <syscall_A+0x90>
 400118c:	18 60 04 00 	l.movhi r3,0x400
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 4001190:	9c 21 00 04 	l.addi r1,r1,0x4
 4001194:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
 4001198:	00 00 05 4e 	l.j 40026d0 <printf>
 400119c:	a8 63 10 a4 	l.ori r3,r3,0x10a4
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
 40011a0:	18 60 04 00 	l.movhi r3,0x400
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 40011a4:	9c 21 00 04 	l.addi r1,r1,0x4
 40011a8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
 40011ac:	00 00 05 49 	l.j 40026d0 <printf>
 40011b0:	a8 63 10 84 	l.ori r3,r3,0x1084
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
 40011b4:	18 60 04 00 	l.movhi r3,0x400
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 40011b8:	9c 21 00 04 	l.addi r1,r1,0x4
 40011bc:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
 40011c0:	00 00 05 44 	l.j 40026d0 <printf>
 40011c4:	a8 63 10 74 	l.ori r3,r3,0x1074
{
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
 40011c8:	18 60 04 00 	l.movhi r3,0x400
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 40011cc:	9c 21 00 04 	l.addi r1,r1,0x4
 40011d0:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
{
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
 40011d4:	00 00 05 3f 	l.j 40026d0 <printf>
 40011d8:	a8 63 10 64 	l.ori r3,r3,0x1064

040011dc <trapcall_A>:
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
void trapcall_A(uint *addr)
{
 40011dc:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 40011e0:	a8 43 00 00 	l.ori r2,r3,0x0
	printf("AA\n");
 40011e4:	18 60 04 00 	l.movhi r3,0x400
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
void trapcall_A(uint *addr)
{
 40011e8:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
	printf("AA\n");
 40011ec:	a8 63 10 bd 	l.ori r3,r3,0x10bd
 40011f0:	04 00 05 38 	l.jal 40026d0 <printf>
 40011f4:	9c 21 ff f0 	l.addi r1,r1,0xfffffff0
	while(*addr != 0x00){
 40011f8:	84 82 00 00 	l.lwz r4,0x0(r2)
 40011fc:	bc 04 00 00 	l.sfeqi r4,0x0
 4001200:	10 00 00 0b 	l.bf 400122c <trapcall_A+0x50>
 4001204:	18 60 04 00 	l.movhi r3,0x400
		printf("address : %d\tdata : %d\n", addr, *addr);
 4001208:	d4 01 10 00 	l.sw 0x0(r1),r2
 400120c:	a8 63 10 c1 	l.ori r3,r3,0x10c1
		addr++;
 4001210:	9c 42 00 04 	l.addi r2,r2,0x4
}
void trapcall_A(uint *addr)
{
	printf("AA\n");
	while(*addr != 0x00){
		printf("address : %d\tdata : %d\n", addr, *addr);
 4001214:	04 00 05 2f 	l.jal 40026d0 <printf>
 4001218:	d4 01 20 04 	l.sw 0x4(r1),r4
	}
}
void trapcall_A(uint *addr)
{
	printf("AA\n");
	while(*addr != 0x00){
 400121c:	84 82 00 00 	l.lwz r4,0x0(r2)
 4001220:	bc 24 00 00 	l.sfnei r4,0x0
 4001224:	13 ff ff f9 	l.bf 4001208 <__isr_stack_s+0xffff9208>
 4001228:	18 60 04 00 	l.movhi r3,0x400
		printf("address : %d\tdata : %d\n", addr, *addr);
		addr++;
	}
}
 400122c:	9c 21 00 10 	l.addi r1,r1,0x10
 4001230:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4001234:	44 00 48 00 	l.jr r9
 4001238:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

0400123c <main>:

int main(void)
{
 400123c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
	
	mtspr(EXR1K_HTBCR,	 EXR1K_HTBCR_EN 	// HTB enable
 4001240:	9c 80 00 07 	l.addi r4,r0,0x7
 4001244:	9c 60 77 00 	l.addi r3,r0,0x7700
		addr++;
	}
}

int main(void)
{
 4001248:	d7 e1 17 f0 	l.sw 0xfffffff0(r1),r2
 400124c:	d7 e1 77 f4 	l.sw 0xfffffff4(r1),r14
 4001250:	d7 e1 87 f8 	l.sw 0xfffffff8(r1),r16
	
	mtspr(EXR1K_HTBCR,	 EXR1K_HTBCR_EN 	// HTB enable
 4001254:	04 00 01 3d 	l.jal 4001748 <mtspr>
 4001258:	9c 21 ff f0 	l.addi r1,r1,0xfffffff0
						|EXR1K_HTBCR_NE							// NOP enable
						|EXR1K_HTBCR_TE	);					// Timestamp enable: Enable Free running counter
	enable_jtag_ctrl_exception();
 400125c:	07 ff ff a9 	l.jal 4001100 <__isr_stack_s+0xffff9100>
 4001260:	15 00 00 00 	l.nop 0x0
	Uart_Init();
 4001264:	04 00 02 b2 	l.jal 4001d2c <Uart_Init>
 4001268:	15 00 00 00 	l.nop 0x0
	
	printf("\nCPU START\n");
 400126c:	18 60 04 00 	l.movhi r3,0x400
 4001270:	04 00 05 18 	l.jal 40026d0 <printf>
 4001274:	a8 63 10 d9 	l.ori r3,r3,0x10d9
	
	asm("l.sys 1");
 4001278:	20 00 00 01 	l.sys 0x1
	asm("l.sys 2");
 400127c:	20 00 00 02 	l.sys 0x2
	asm("l.sys 3");
 4001280:	20 00 00 03 	l.sys 0x3
	asm("l.sys 4");
 4001284:	20 00 00 04 	l.sys 0x4
	asm("l.sys 5");
 4001288:	20 00 00 05 	l.sys 0x5
	
int i=0;
for(i=0;i<32;i++){
 400128c:	9c 40 00 00 	l.addi r2,r0,0x0
		
	GpioEi(i);
 4001290:	04 00 00 98 	l.jal 40014f0 <GpioEi>
 4001294:	a8 62 00 00 	l.ori r3,r2,0x0
	GpioOutDir(i);
 4001298:	04 00 00 ca 	l.jal 40015c0 <GpioOutDir>
 400129c:	a8 62 00 00 	l.ori r3,r2,0x0
	GpioSetLo(i);
 40012a0:	a8 62 00 00 	l.ori r3,r2,0x0
 40012a4:	04 00 00 dc 	l.jal 4001614 <GpioSetLo>
 40012a8:	9c 42 00 01 	l.addi r2,r2,0x1
	asm("l.sys 3");
	asm("l.sys 4");
	asm("l.sys 5");
	
int i=0;
for(i=0;i<32;i++){
 40012ac:	bc 22 00 20 	l.sfnei r2,0x20
 40012b0:	13 ff ff f8 	l.bf 4001290 <__isr_stack_s+0xffff9290>
 40012b4:	9e 00 00 00 	l.addi r16,r0,0x0

int cnt=0;
	while(1)
	{
		cnt++;
		printf("*");
 40012b8:	18 60 04 00 	l.movhi r3,0x400
}

int cnt=0;
	while(1)
	{
		cnt++;
 40012bc:	9e 10 00 01 	l.addi r16,r16,0x1
		printf("*");
 40012c0:	a8 63 10 e5 	l.ori r3,r3,0x10e5
 40012c4:	04 00 05 03 	l.jal 40026d0 <printf>
 40012c8:	a5 d0 00 01 	l.andi r14,r16,0x1
		WaitXms(500);
 40012cc:	9c 60 01 f4 	l.addi r3,r0,0x1f4
 40012d0:	04 00 01 44 	l.jal 40017e0 <WaitXms>
 40012d4:	9c 40 00 00 	l.addi r2,r0,0x0
 40012d8:	00 00 00 07 	l.j 40012f4 <main+0xb8>
 40012dc:	15 00 00 00 	l.nop 0x0
		for(i=0;i<32;i++){
			asm("l.trap 0");
			if(cnt%2)GpioSetHi(i);
 40012e0:	04 00 00 c3 	l.jal 40015ec <GpioSetHi>
 40012e4:	9c 42 00 01 	l.addi r2,r2,0x1
	while(1)
	{
		cnt++;
		printf("*");
		WaitXms(500);
		for(i=0;i<32;i++){
 40012e8:	bc 22 00 20 	l.sfnei r2,0x20
 40012ec:	0f ff ff f4 	l.bnf 40012bc <__isr_stack_s+0xffff92bc>
 40012f0:	18 60 04 00 	l.movhi r3,0x400
			asm("l.trap 0");
 40012f4:	21 00 00 00 	l.trap 0x0
			if(cnt%2)GpioSetHi(i);
 40012f8:	bc 0e 00 00 	l.sfeqi r14,0x0
 40012fc:	0f ff ff f9 	l.bnf 40012e0 <__isr_stack_s+0xffff92e0>
 4001300:	a8 62 00 00 	l.ori r3,r2,0x0
			else     GpioSetLo(i);
 4001304:	04 00 00 c4 	l.jal 4001614 <GpioSetLo>
 4001308:	a8 62 00 00 	l.ori r3,r2,0x0
	while(1)
	{
		cnt++;
		printf("*");
		WaitXms(500);
		for(i=0;i<32;i++){
 400130c:	03 ff ff f7 	l.j 40012e8 <__isr_stack_s+0xffff92e8>
 4001310:	9c 42 00 01 	l.addi r2,r2,0x1

04001314 <_init_hw>:
 4001314:	18 20 04 00 	l.movhi r1,0x400
 4001318:	a8 21 77 fc 	l.ori r1,r1,0x77fc
 400131c:	9d 40 40 01 	l.addi r10,r0,0x4001
 4001320:	c0 00 50 11 	l.mtspr r0,r10,0x11
 4001324:	15 00 00 00 	l.nop 0x0
 4001328:	15 00 00 00 	l.nop 0x0
 400132c:	18 60 04 00 	l.movhi r3,0x400
 4001330:	a8 63 13 6c 	l.ori r3,r3,0x136c
 4001334:	48 00 18 00 	l.jalr r3
 4001338:	15 00 00 00 	l.nop 0x0
 400133c:	18 60 04 00 	l.movhi r3,0x400
 4001340:	a8 63 14 40 	l.ori r3,r3,0x1440
 4001344:	48 00 18 00 	l.jalr r3
 4001348:	15 00 00 00 	l.nop 0x0
 400134c:	18 60 04 00 	l.movhi r3,0x400
 4001350:	a8 63 16 f4 	l.ori r3,r3,0x16f4
 4001354:	48 00 18 00 	l.jalr r3
 4001358:	15 00 00 00 	l.nop 0x0
 400135c:	18 40 04 00 	l.movhi r2,0x400
 4001360:	a8 42 12 3c 	l.ori r2,r2,0x123c
 4001364:	44 00 10 00 	l.jr r2
 4001368:	9c 40 00 00 	l.addi r2,r0,0x0

0400136c <_enable_icache>:
 400136c:	9c 21 ff e8 	l.addi r1,r1,0xffffffe8
 4001370:	d4 01 18 00 	l.sw 0x0(r1),r3
 4001374:	d4 01 20 04 	l.sw 0x4(r1),r4
 4001378:	d4 01 28 08 	l.sw 0x8(r1),r5
 400137c:	d4 01 30 0c 	l.sw 0xc(r1),r6
 4001380:	d4 01 38 10 	l.sw 0x10(r1),r7
 4001384:	d4 01 70 14 	l.sw 0x14(r1),r14
 4001388:	b4 60 00 01 	l.mfspr r3,r0,0x1
 400138c:	a4 83 00 04 	l.andi r4,r3,0x4
 4001390:	e4 04 00 00 	l.sfeq r4,r0
 4001394:	10 00 00 22 	l.bf 400141c <_enable_icache_end>
 4001398:	15 00 00 00 	l.nop 0x0
 400139c:	b4 c0 00 11 	l.mfspr r6,r0,0x11
 40013a0:	9c a0 ff ff 	l.addi r5,r0,0xffffffff
 40013a4:	ac a5 00 10 	l.xori r5,r5,0x10
 40013a8:	e0 a6 28 03 	l.and r5,r6,r5
 40013ac:	c0 00 28 11 	l.mtspr r0,r5,0x11
 40013b0:	b4 60 00 06 	l.mfspr r3,r0,0x6
 40013b4:	a4 83 00 80 	l.andi r4,r3,0x80
 40013b8:	b8 a4 00 47 	l.srli r5,r4,0x7
 40013bc:	a8 c0 00 10 	l.ori r6,r0,0x10
 40013c0:	e1 c6 28 08 	l.sll r14,r6,r5
 40013c4:	a4 83 00 78 	l.andi r4,r3,0x78
 40013c8:	b8 a4 00 43 	l.srli r5,r4,0x3
 40013cc:	a8 c0 00 01 	l.ori r6,r0,0x1
 40013d0:	e0 e6 28 08 	l.sll r7,r6,r5
 40013d4:	9c c0 00 00 	l.addi r6,r0,0x0
 40013d8:	e0 ae 28 08 	l.sll r5,r14,r5

040013dc <_ic_loop>:
 40013dc:	c0 80 30 02 	l.mtspr r0,r6,0x2002
 40013e0:	e4 26 28 00 	l.sfne r6,r5
 40013e4:	13 ff ff fe 	l.bf 40013dc <__isr_stack_s+0xffff93dc>
 40013e8:	e0 c6 70 00 	l.add r6,r6,r14
 40013ec:	b4 c0 00 11 	l.mfspr r6,r0,0x11
 40013f0:	a8 c6 00 10 	l.ori r6,r6,0x10
 40013f4:	c0 00 30 11 	l.mtspr r0,r6,0x11
 40013f8:	15 00 00 00 	l.nop 0x0
 40013fc:	15 00 00 00 	l.nop 0x0
 4001400:	15 00 00 00 	l.nop 0x0
 4001404:	15 00 00 00 	l.nop 0x0
 4001408:	15 00 00 00 	l.nop 0x0
 400140c:	15 00 00 00 	l.nop 0x0
 4001410:	15 00 00 00 	l.nop 0x0
 4001414:	15 00 00 00 	l.nop 0x0
 4001418:	15 00 00 00 	l.nop 0x0

0400141c <_enable_icache_end>:
 400141c:	85 c1 00 14 	l.lwz r14,0x14(r1)
 4001420:	84 e1 00 10 	l.lwz r7,0x10(r1)
 4001424:	84 c1 00 0c 	l.lwz r6,0xc(r1)
 4001428:	84 a1 00 08 	l.lwz r5,0x8(r1)
 400142c:	84 81 00 04 	l.lwz r4,0x4(r1)
 4001430:	84 61 00 00 	l.lwz r3,0x0(r1)
 4001434:	9c 21 00 18 	l.addi r1,r1,0x18
 4001438:	44 00 48 00 	l.jr r9
 400143c:	15 00 00 00 	l.nop 0x0

04001440 <_enable_dcache>:
 4001440:	9c 21 ff e8 	l.addi r1,r1,0xffffffe8
 4001444:	d4 01 18 00 	l.sw 0x0(r1),r3
 4001448:	d4 01 20 04 	l.sw 0x4(r1),r4
 400144c:	d4 01 28 08 	l.sw 0x8(r1),r5
 4001450:	d4 01 30 0c 	l.sw 0xc(r1),r6
 4001454:	d4 01 38 10 	l.sw 0x10(r1),r7
 4001458:	d4 01 70 14 	l.sw 0x14(r1),r14
 400145c:	b4 60 00 01 	l.mfspr r3,r0,0x1
 4001460:	a4 83 00 02 	l.andi r4,r3,0x2
 4001464:	e4 04 00 00 	l.sfeq r4,r0
 4001468:	10 00 00 19 	l.bf 40014cc <_enable_dcache_end>
 400146c:	15 00 00 00 	l.nop 0x0
 4001470:	b4 c0 00 11 	l.mfspr r6,r0,0x11
 4001474:	9c a0 ff ff 	l.addi r5,r0,0xffffffff
 4001478:	ac a5 00 08 	l.xori r5,r5,0x8
 400147c:	e0 a6 28 03 	l.and r5,r6,r5
 4001480:	c0 00 28 11 	l.mtspr r0,r5,0x11
 4001484:	b4 60 00 05 	l.mfspr r3,r0,0x5
 4001488:	a4 83 00 80 	l.andi r4,r3,0x80
 400148c:	b8 a4 00 47 	l.srli r5,r4,0x7
 4001490:	a8 c0 00 10 	l.ori r6,r0,0x10
 4001494:	e1 c6 28 08 	l.sll r14,r6,r5
 4001498:	a4 83 00 78 	l.andi r4,r3,0x78
 400149c:	b8 a4 00 43 	l.srli r5,r4,0x3
 40014a0:	a8 c0 00 01 	l.ori r6,r0,0x1
 40014a4:	e0 e6 28 08 	l.sll r7,r6,r5
 40014a8:	9c c0 00 00 	l.addi r6,r0,0x0
 40014ac:	e0 ae 28 08 	l.sll r5,r14,r5

040014b0 <_dc_loop>:
 40014b0:	c0 60 30 03 	l.mtspr r0,r6,0x1803
 40014b4:	e4 26 28 00 	l.sfne r6,r5
 40014b8:	13 ff ff fe 	l.bf 40014b0 <__isr_stack_s+0xffff94b0>
 40014bc:	e0 c6 70 00 	l.add r6,r6,r14
 40014c0:	b4 c0 00 11 	l.mfspr r6,r0,0x11
 40014c4:	a8 c6 00 08 	l.ori r6,r6,0x8
 40014c8:	c0 00 30 11 	l.mtspr r0,r6,0x11

040014cc <_enable_dcache_end>:
 40014cc:	85 c1 00 14 	l.lwz r14,0x14(r1)
 40014d0:	84 e1 00 10 	l.lwz r7,0x10(r1)
 40014d4:	84 c1 00 0c 	l.lwz r6,0xc(r1)
 40014d8:	84 a1 00 08 	l.lwz r5,0x8(r1)
 40014dc:	84 81 00 04 	l.lwz r4,0x4(r1)
 40014e0:	84 61 00 00 	l.lwz r3,0x0(r1)
 40014e4:	9c 21 00 18 	l.addi r1,r1,0x18
 40014e8:	44 00 48 00 	l.jr r9
 40014ec:	15 00 00 00 	l.nop 0x0

040014f0 <GpioEi>:
 40014f0:	18 80 f8 30 	l.movhi r4,0xf830
 40014f4:	9c a0 00 01 	l.addi r5,r0,0x1
 40014f8:	a4 63 00 ff 	l.andi r3,r3,0xff
 40014fc:	a8 84 00 10 	l.ori r4,r4,0x10
 4001500:	e0 65 18 08 	l.sll r3,r5,r3
 4001504:	84 a4 00 00 	l.lwz r5,0x0(r4)
 4001508:	e0 63 28 04 	l.or r3,r3,r5
 400150c:	d4 04 18 00 	l.sw 0x0(r4),r3
 4001510:	44 00 48 00 	l.jr r9
 4001514:	15 00 00 00 	l.nop 0x0

04001518 <GpioDi>:
 4001518:	9c 80 00 01 	l.addi r4,r0,0x1
 400151c:	a4 63 00 ff 	l.andi r3,r3,0xff
 4001520:	e0 64 18 08 	l.sll r3,r4,r3
 4001524:	18 80 f8 30 	l.movhi r4,0xf830
 4001528:	a8 84 00 10 	l.ori r4,r4,0x10
 400152c:	ac 63 ff ff 	l.xori r3,r3,0xffffffff
 4001530:	84 a4 00 00 	l.lwz r5,0x0(r4)
 4001534:	e0 63 28 03 	l.and r3,r3,r5
 4001538:	d4 04 18 00 	l.sw 0x0(r4),r3
 400153c:	44 00 48 00 	l.jr r9
 4001540:	15 00 00 00 	l.nop 0x0

04001544 <GpioRiseEdge>:
 4001544:	18 80 f8 30 	l.movhi r4,0xf830
 4001548:	9c a0 00 01 	l.addi r5,r0,0x1
 400154c:	a4 63 00 ff 	l.andi r3,r3,0xff
 4001550:	a8 84 00 0c 	l.ori r4,r4,0xc
 4001554:	e0 65 18 08 	l.sll r3,r5,r3
 4001558:	84 a4 00 00 	l.lwz r5,0x0(r4)
 400155c:	e0 63 28 04 	l.or r3,r3,r5
 4001560:	d4 04 18 00 	l.sw 0x0(r4),r3
 4001564:	44 00 48 00 	l.jr r9
 4001568:	15 00 00 00 	l.nop 0x0

0400156c <GpioFallEdge>:
 400156c:	9c 80 00 01 	l.addi r4,r0,0x1
 4001570:	a4 63 00 ff 	l.andi r3,r3,0xff
 4001574:	e0 64 18 08 	l.sll r3,r4,r3
 4001578:	18 80 f8 30 	l.movhi r4,0xf830
 400157c:	a8 84 00 0c 	l.ori r4,r4,0xc
 4001580:	ac 63 ff ff 	l.xori r3,r3,0xffffffff
 4001584:	84 a4 00 00 	l.lwz r5,0x0(r4)
 4001588:	e0 63 28 03 	l.and r3,r3,r5
 400158c:	d4 04 18 00 	l.sw 0x0(r4),r3
 4001590:	44 00 48 00 	l.jr r9
 4001594:	15 00 00 00 	l.nop 0x0

04001598 <GpioInDir>:
 4001598:	18 80 f8 30 	l.movhi r4,0xf830
 400159c:	9c a0 00 01 	l.addi r5,r0,0x1
 40015a0:	a4 63 00 ff 	l.andi r3,r3,0xff
 40015a4:	a8 84 00 08 	l.ori r4,r4,0x8
 40015a8:	e0 65 18 08 	l.sll r3,r5,r3
 40015ac:	84 a4 00 00 	l.lwz r5,0x0(r4)
 40015b0:	e0 63 28 04 	l.or r3,r3,r5
 40015b4:	d4 04 18 00 	l.sw 0x0(r4),r3
 40015b8:	44 00 48 00 	l.jr r9
 40015bc:	15 00 00 00 	l.nop 0x0

040015c0 <GpioOutDir>:
 40015c0:	9c 80 00 01 	l.addi r4,r0,0x1
 40015c4:	a4 63 00 ff 	l.andi r3,r3,0xff
 40015c8:	e0 64 18 08 	l.sll r3,r4,r3
 40015cc:	18 80 f8 30 	l.movhi r4,0xf830
 40015d0:	a8 84 00 08 	l.ori r4,r4,0x8
 40015d4:	ac 63 ff ff 	l.xori r3,r3,0xffffffff
 40015d8:	84 a4 00 00 	l.lwz r5,0x0(r4)
 40015dc:	e0 63 28 03 	l.and r3,r3,r5
 40015e0:	d4 04 18 00 	l.sw 0x0(r4),r3
 40015e4:	44 00 48 00 	l.jr r9
 40015e8:	15 00 00 00 	l.nop 0x0

040015ec <GpioSetHi>:
 40015ec:	18 80 f8 30 	l.movhi r4,0xf830
 40015f0:	9c a0 00 01 	l.addi r5,r0,0x1
 40015f4:	a4 63 00 ff 	l.andi r3,r3,0xff
 40015f8:	a8 84 00 04 	l.ori r4,r4,0x4
 40015fc:	e0 65 18 08 	l.sll r3,r5,r3
 4001600:	84 a4 00 00 	l.lwz r5,0x0(r4)
 4001604:	e0 63 28 04 	l.or r3,r3,r5
 4001608:	d4 04 18 00 	l.sw 0x0(r4),r3
 400160c:	44 00 48 00 	l.jr r9
 4001610:	15 00 00 00 	l.nop 0x0

04001614 <GpioSetLo>:
 4001614:	9c 80 00 01 	l.addi r4,r0,0x1
 4001618:	a4 63 00 ff 	l.andi r3,r3,0xff
 400161c:	e0 64 18 08 	l.sll r3,r4,r3
 4001620:	18 80 f8 30 	l.movhi r4,0xf830
 4001624:	a8 84 00 04 	l.ori r4,r4,0x4
 4001628:	ac 63 ff ff 	l.xori r3,r3,0xffffffff
 400162c:	84 a4 00 00 	l.lwz r5,0x0(r4)
 4001630:	e0 63 28 03 	l.and r3,r3,r5
 4001634:	d4 04 18 00 	l.sw 0x0(r4),r3
 4001638:	44 00 48 00 	l.jr r9
 400163c:	15 00 00 00 	l.nop 0x0

04001640 <GpioFuncPin>:
 4001640:	18 80 f8 30 	l.movhi r4,0xf830
 4001644:	9c a0 00 01 	l.addi r5,r0,0x1
 4001648:	a4 63 00 ff 	l.andi r3,r3,0xff
 400164c:	a8 84 00 20 	l.ori r4,r4,0x20
 4001650:	e0 65 18 08 	l.sll r3,r5,r3
 4001654:	84 a4 00 00 	l.lwz r5,0x0(r4)
 4001658:	e0 63 28 04 	l.or r3,r3,r5
 400165c:	d4 04 18 00 	l.sw 0x0(r4),r3
 4001660:	44 00 48 00 	l.jr r9
 4001664:	15 00 00 00 	l.nop 0x0

04001668 <GpioFuncPinOff>:
 4001668:	9c 80 00 01 	l.addi r4,r0,0x1
 400166c:	a4 63 00 ff 	l.andi r3,r3,0xff
 4001670:	e0 64 18 08 	l.sll r3,r4,r3
 4001674:	18 80 f8 30 	l.movhi r4,0xf830
 4001678:	a8 84 00 20 	l.ori r4,r4,0x20
 400167c:	ac 63 ff ff 	l.xori r3,r3,0xffffffff
 4001680:	84 a4 00 00 	l.lwz r5,0x0(r4)
 4001684:	e0 63 28 03 	l.and r3,r3,r5
 4001688:	d4 04 18 00 	l.sw 0x0(r4),r3
 400168c:	44 00 48 00 	l.jr r9
 4001690:	15 00 00 00 	l.nop 0x0

04001694 <GpioGetPin>:
 4001694:	a4 63 00 ff 	l.andi r3,r3,0xff
 4001698:	9c 80 00 01 	l.addi r4,r0,0x1
 400169c:	18 a0 f8 30 	l.movhi r5,0xf830
 40016a0:	e0 84 18 08 	l.sll r4,r4,r3
 40016a4:	84 a5 00 00 	l.lwz r5,0x0(r5)
 40016a8:	e0 84 28 03 	l.and r4,r4,r5
 40016ac:	e0 64 18 48 	l.srl r3,r4,r3
 40016b0:	44 00 48 00 	l.jr r9
 40016b4:	a5 63 00 ff 	l.andi r11,r3,0xff

040016b8 <_DataSectInit>:
 40016b8:	18 80 04 00 	l.movhi r4,0x400
 40016bc:	18 60 04 00 	l.movhi r3,0x400
 40016c0:	a8 84 00 64 	l.ori r4,r4,0x64
 40016c4:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40016c8:	84 a4 00 00 	l.lwz r5,0x0(r4)
 40016cc:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 40016d0:	a8 63 00 60 	l.ori r3,r3,0x60
 40016d4:	18 80 04 00 	l.movhi r4,0x400
 40016d8:	84 63 00 00 	l.lwz r3,0x0(r3)
 40016dc:	a8 84 00 30 	l.ori r4,r4,0x30
 40016e0:	9c 21 00 04 	l.addi r1,r1,0x4
 40016e4:	84 84 00 00 	l.lwz r4,0x0(r4)
 40016e8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40016ec:	00 00 00 72 	l.j 40018b4 <DmaMemCpy>
 40016f0:	e0 a5 18 02 	l.sub r5,r5,r3

040016f4 <_BssSectInit>:
 40016f4:	18 60 04 00 	l.movhi r3,0x400
 40016f8:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 40016fc:	a8 63 00 68 	l.ori r3,r3,0x68
 4001700:	84 c3 00 00 	l.lwz r6,0x0(r3)
 4001704:	18 60 04 00 	l.movhi r3,0x400
 4001708:	a8 63 00 6c 	l.ori r3,r3,0x6c
 400170c:	84 a3 00 00 	l.lwz r5,0x0(r3)
 4001710:	e0 a5 30 02 	l.sub r5,r5,r6
 4001714:	bc 05 00 00 	l.sfeqi r5,0x0
 4001718:	10 00 00 09 	l.bf 400173c <_BssSectInit+0x48>
 400171c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001720:	9c 60 00 00 	l.addi r3,r0,0x0
 4001724:	e0 83 30 00 	l.add r4,r3,r6
 4001728:	9c 40 00 00 	l.addi r2,r0,0x0
 400172c:	9c 63 00 01 	l.addi r3,r3,0x1
 4001730:	e4 45 18 00 	l.sfgtu r5,r3
 4001734:	13 ff ff fc 	l.bf 4001724 <__isr_stack_s+0xffff9724>
 4001738:	d8 04 10 00 	l.sb 0x0(r4),r2
 400173c:	9c 21 00 04 	l.addi r1,r1,0x4
 4001740:	44 00 48 00 	l.jr r9
 4001744:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001748 <mtspr>:
 4001748:	c0 03 20 00 	l.mtspr r3,r4,0x0
 400174c:	44 00 48 00 	l.jr r9
 4001750:	15 00 00 00 	l.nop 0x0

04001754 <mfspr>:
 4001754:	b5 63 00 00 	l.mfspr r11,r3,0x0
 4001758:	44 00 48 00 	l.jr r9
 400175c:	15 00 00 00 	l.nop 0x0

04001760 <WaitXus>:
 4001760:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001764:	9c 21 ff f4 	l.addi r1,r1,0xfffffff4
 4001768:	9c 40 00 00 	l.addi r2,r0,0x0
 400176c:	d4 01 10 00 	l.sw 0x0(r1),r2
 4001770:	84 81 00 00 	l.lwz r4,0x0(r1)
 4001774:	e4 a3 20 00 	l.sfleu r3,r4
 4001778:	10 00 00 17 	l.bf 40017d4 <WaitXus+0x74>
 400177c:	15 00 00 00 	l.nop 0x0
 4001780:	9c 40 00 00 	l.addi r2,r0,0x0
 4001784:	d4 01 10 04 	l.sw 0x4(r1),r2
 4001788:	84 81 00 04 	l.lwz r4,0x4(r1)
 400178c:	bc 44 00 01 	l.sfgtui r4,0x1
 4001790:	10 00 00 0a 	l.bf 40017b8 <WaitXus+0x58>
 4001794:	15 00 00 00 	l.nop 0x0
 4001798:	15 00 00 00 	l.nop 0x0
 400179c:	84 81 00 04 	l.lwz r4,0x4(r1)
 40017a0:	9c 84 00 01 	l.addi r4,r4,0x1
 40017a4:	d4 01 20 04 	l.sw 0x4(r1),r4
 40017a8:	84 81 00 04 	l.lwz r4,0x4(r1)
 40017ac:	bc a4 00 01 	l.sfleui r4,0x1
 40017b0:	13 ff ff fa 	l.bf 4001798 <__isr_stack_s+0xffff9798>
 40017b4:	15 00 00 00 	l.nop 0x0
 40017b8:	84 81 00 00 	l.lwz r4,0x0(r1)
 40017bc:	9c 84 00 01 	l.addi r4,r4,0x1
 40017c0:	d4 01 20 00 	l.sw 0x0(r1),r4
 40017c4:	84 81 00 00 	l.lwz r4,0x0(r1)
 40017c8:	e4 84 18 00 	l.sfltu r4,r3
 40017cc:	13 ff ff ed 	l.bf 4001780 <__isr_stack_s+0xffff9780>
 40017d0:	15 00 00 00 	l.nop 0x0
 40017d4:	9c 21 00 0c 	l.addi r1,r1,0xc
 40017d8:	44 00 48 00 	l.jr r9
 40017dc:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

040017e0 <WaitXms>:
 40017e0:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 40017e4:	9c 21 ff f4 	l.addi r1,r1,0xfffffff4
 40017e8:	9c 40 00 00 	l.addi r2,r0,0x0
 40017ec:	d4 01 10 00 	l.sw 0x0(r1),r2
 40017f0:	84 81 00 00 	l.lwz r4,0x0(r1)
 40017f4:	e4 a3 20 00 	l.sfleu r3,r4
 40017f8:	10 00 00 17 	l.bf 4001854 <WaitXms+0x74>
 40017fc:	15 00 00 00 	l.nop 0x0
 4001800:	9c 40 00 00 	l.addi r2,r0,0x0
 4001804:	d4 01 10 04 	l.sw 0x4(r1),r2
 4001808:	84 81 00 04 	l.lwz r4,0x4(r1)
 400180c:	bc 44 07 cf 	l.sfgtui r4,0x7cf
 4001810:	10 00 00 0a 	l.bf 4001838 <WaitXms+0x58>
 4001814:	15 00 00 00 	l.nop 0x0
 4001818:	15 00 00 00 	l.nop 0x0
 400181c:	84 81 00 04 	l.lwz r4,0x4(r1)
 4001820:	9c 84 00 01 	l.addi r4,r4,0x1
 4001824:	d4 01 20 04 	l.sw 0x4(r1),r4
 4001828:	84 81 00 04 	l.lwz r4,0x4(r1)
 400182c:	bc a4 07 cf 	l.sfleui r4,0x7cf
 4001830:	13 ff ff fa 	l.bf 4001818 <__isr_stack_s+0xffff9818>
 4001834:	15 00 00 00 	l.nop 0x0
 4001838:	84 81 00 00 	l.lwz r4,0x0(r1)
 400183c:	9c 84 00 01 	l.addi r4,r4,0x1
 4001840:	d4 01 20 00 	l.sw 0x0(r1),r4
 4001844:	84 81 00 00 	l.lwz r4,0x0(r1)
 4001848:	e4 84 18 00 	l.sfltu r4,r3
 400184c:	13 ff ff ed 	l.bf 4001800 <__isr_stack_s+0xffff9800>
 4001850:	15 00 00 00 	l.nop 0x0
 4001854:	9c 21 00 0c 	l.addi r1,r1,0xc
 4001858:	44 00 48 00 	l.jr r9
 400185c:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001860 <MemCpy>:
 4001860:	bc 05 00 00 	l.sfeqi r5,0x0
 4001864:	10 00 00 0a 	l.bf 400188c <MemCpy+0x2c>
 4001868:	15 00 00 00 	l.nop 0x0
 400186c:	9c c0 00 00 	l.addi r6,r0,0x0
 4001870:	e1 04 30 00 	l.add r8,r4,r6
 4001874:	e0 e3 30 00 	l.add r7,r3,r6
 4001878:	8d 08 00 00 	l.lbz r8,0x0(r8)
 400187c:	9c c6 00 01 	l.addi r6,r6,0x1
 4001880:	e4 45 30 00 	l.sfgtu r5,r6
 4001884:	13 ff ff fb 	l.bf 4001870 <__isr_stack_s+0xffff9870>
 4001888:	d8 07 40 00 	l.sb 0x0(r7),r8
 400188c:	44 00 48 00 	l.jr r9
 4001890:	15 00 00 00 	l.nop 0x0

04001894 <call>:
 4001894:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001898:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 400189c:	48 00 18 00 	l.jalr r3
 40018a0:	15 00 00 00 	l.nop 0x0
 40018a4:	9c 21 00 04 	l.addi r1,r1,0x4
 40018a8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40018ac:	44 00 48 00 	l.jr r9
 40018b0:	15 00 00 00 	l.nop 0x0

040018b4 <DmaMemCpy>:
 40018b4:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 40018b8:	19 00 f1 00 	l.movhi r8,0xf100
 40018bc:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 40018c0:	84 e8 00 00 	l.lwz r7,0x0(r8)
 40018c4:	a4 e7 00 01 	l.andi r7,r7,0x1
 40018c8:	bc 27 00 00 	l.sfnei r7,0x0
 40018cc:	13 ff ff fd 	l.bf 40018c0 <__isr_stack_s+0xffff98c0>
 40018d0:	18 c0 f1 00 	l.movhi r6,0xf100
 40018d4:	a9 06 00 08 	l.ori r8,r6,0x8
 40018d8:	a8 e6 00 04 	l.ori r7,r6,0x4
 40018dc:	d4 08 18 00 	l.sw 0x0(r8),r3
 40018e0:	a8 66 00 0c 	l.ori r3,r6,0xc
 40018e4:	d4 07 20 00 	l.sw 0x0(r7),r4
 40018e8:	d4 03 28 00 	l.sw 0x0(r3),r5
 40018ec:	9c 40 ff cf 	l.addi r2,r0,0xffffffcf
 40018f0:	84 66 00 00 	l.lwz r3,0x0(r6)
 40018f4:	a8 86 00 00 	l.ori r4,r6,0x0
 40018f8:	e0 63 10 03 	l.and r3,r3,r2
 40018fc:	d4 06 18 00 	l.sw 0x0(r6),r3
 4001900:	84 66 00 00 	l.lwz r3,0x0(r6)
 4001904:	a8 63 00 01 	l.ori r3,r3,0x1
 4001908:	d4 06 18 00 	l.sw 0x0(r6),r3
 400190c:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001910:	a4 63 00 01 	l.andi r3,r3,0x1
 4001914:	bc 23 00 00 	l.sfnei r3,0x0
 4001918:	13 ff ff fd 	l.bf 400190c <__isr_stack_s+0xffff990c>
 400191c:	15 00 00 00 	l.nop 0x0
 4001920:	9c 21 00 04 	l.addi r1,r1,0x4
 4001924:	44 00 48 00 	l.jr r9
 4001928:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

0400192c <DmaMemSet>:
 400192c:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001930:	a4 84 00 ff 	l.andi r4,r4,0xff
 4001934:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001938:	19 00 f1 00 	l.movhi r8,0xf100
 400193c:	84 e8 00 00 	l.lwz r7,0x0(r8)
 4001940:	a4 e7 00 01 	l.andi r7,r7,0x1
 4001944:	bc 27 00 00 	l.sfnei r7,0x0
 4001948:	13 ff ff fd 	l.bf 400193c <__isr_stack_s+0xffff993c>
 400194c:	18 c0 f1 00 	l.movhi r6,0xf100
 4001950:	a9 06 00 08 	l.ori r8,r6,0x8
 4001954:	a8 e6 00 0c 	l.ori r7,r6,0xc
 4001958:	d4 08 18 00 	l.sw 0x0(r8),r3
 400195c:	d4 07 28 00 	l.sw 0x0(r7),r5
 4001960:	9c 40 ff cf 	l.addi r2,r0,0xffffffcf
 4001964:	84 66 00 00 	l.lwz r3,0x0(r6)
 4001968:	a8 a6 00 00 	l.ori r5,r6,0x0
 400196c:	e0 63 10 03 	l.and r3,r3,r2
 4001970:	a8 63 00 10 	l.ori r3,r3,0x10
 4001974:	d4 06 18 00 	l.sw 0x0(r6),r3
 4001978:	d8 06 20 02 	l.sb 0x2(r6),r4
 400197c:	84 66 00 00 	l.lwz r3,0x0(r6)
 4001980:	a8 63 00 01 	l.ori r3,r3,0x1
 4001984:	d4 06 18 00 	l.sw 0x0(r6),r3
 4001988:	84 65 00 00 	l.lwz r3,0x0(r5)
 400198c:	a4 63 00 01 	l.andi r3,r3,0x1
 4001990:	bc 23 00 00 	l.sfnei r3,0x0
 4001994:	13 ff ff fd 	l.bf 4001988 <__isr_stack_s+0xffff9988>
 4001998:	15 00 00 00 	l.nop 0x0
 400199c:	9c 21 00 04 	l.addi r1,r1,0x4
 40019a0:	44 00 48 00 	l.jr r9
 40019a4:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

040019a8 <DmaChkSum>:
 40019a8:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 40019ac:	18 e0 f1 00 	l.movhi r7,0xf100
 40019b0:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 40019b4:	84 c7 00 00 	l.lwz r6,0x0(r7)
 40019b8:	a4 c6 00 01 	l.andi r6,r6,0x1
 40019bc:	bc 26 00 00 	l.sfnei r6,0x0
 40019c0:	13 ff ff fd 	l.bf 40019b4 <__isr_stack_s+0xffff99b4>
 40019c4:	18 a0 f1 00 	l.movhi r5,0xf100
 40019c8:	85 05 00 00 	l.lwz r8,0x0(r5)
 40019cc:	a8 e5 00 04 	l.ori r7,r5,0x4
 40019d0:	a9 08 00 40 	l.ori r8,r8,0x40
 40019d4:	a8 c5 00 0c 	l.ori r6,r5,0xc
 40019d8:	d4 05 40 00 	l.sw 0x0(r5),r8
 40019dc:	d4 07 18 00 	l.sw 0x0(r7),r3
 40019e0:	d4 06 20 00 	l.sw 0x0(r6),r4
 40019e4:	9c 40 ff cf 	l.addi r2,r0,0xffffffcf
 40019e8:	84 65 00 00 	l.lwz r3,0x0(r5)
 40019ec:	a8 85 00 00 	l.ori r4,r5,0x0
 40019f0:	e0 63 10 03 	l.and r3,r3,r2
 40019f4:	a8 63 00 20 	l.ori r3,r3,0x20
 40019f8:	d4 05 18 00 	l.sw 0x0(r5),r3
 40019fc:	84 65 00 00 	l.lwz r3,0x0(r5)
 4001a00:	a8 63 00 01 	l.ori r3,r3,0x1
 4001a04:	d4 05 18 00 	l.sw 0x0(r5),r3
 4001a08:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001a0c:	a4 63 00 01 	l.andi r3,r3,0x1
 4001a10:	bc 23 00 00 	l.sfnei r3,0x0
 4001a14:	13 ff ff fd 	l.bf 4001a08 <__isr_stack_s+0xffff9a08>
 4001a18:	18 60 f1 00 	l.movhi r3,0xf100
 4001a1c:	a8 63 00 10 	l.ori r3,r3,0x10
 4001a20:	95 63 00 02 	l.lhz r11,0x2(r3)
 4001a24:	9c 21 00 04 	l.addi r1,r1,0x4
 4001a28:	44 00 48 00 	l.jr r9
 4001a2c:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001a30 <IntInit>:
 4001a30:	18 60 04 00 	l.movhi r3,0x400
 4001a34:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001a38:	a8 63 2a 60 	l.ori r3,r3,0x2a60
 4001a3c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001a40:	9c 40 00 00 	l.addi r2,r0,0x0
 4001a44:	d4 03 10 00 	l.sw 0x0(r3),r2
 4001a48:	d4 03 10 04 	l.sw 0x4(r3),r2
 4001a4c:	18 40 04 00 	l.movhi r2,0x400
 4001a50:	9c 63 00 08 	l.addi r3,r3,0x8
 4001a54:	a8 42 2b 08 	l.ori r2,r2,0x2b08
 4001a58:	e4 23 10 00 	l.sfne r3,r2
 4001a5c:	13 ff ff f9 	l.bf 4001a40 <__isr_stack_s+0xffff9a40>
 4001a60:	9d 60 00 00 	l.addi r11,r0,0x0
 4001a64:	9c 21 00 04 	l.addi r1,r1,0x4
 4001a68:	44 00 48 00 	l.jr r9
 4001a6c:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001a70 <IntAdd>:
 4001a70:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001a74:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
 4001a78:	bc 43 00 14 	l.sfgtui r3,0x14
 4001a7c:	10 00 00 09 	l.bf 4001aa0 <IntAdd+0x30>
 4001a80:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001a84:	18 40 04 00 	l.movhi r2,0x400
 4001a88:	b8 63 00 03 	l.slli r3,r3,0x3
 4001a8c:	a8 42 2a 60 	l.ori r2,r2,0x2a60
 4001a90:	9d 60 00 00 	l.addi r11,r0,0x0
 4001a94:	e0 63 10 00 	l.add r3,r3,r2
 4001a98:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001a9c:	d4 03 28 04 	l.sw 0x4(r3),r5
 4001aa0:	9c 21 00 04 	l.addi r1,r1,0x4
 4001aa4:	44 00 48 00 	l.jr r9
 4001aa8:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001aac <IrqDisable>:
 4001aac:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4001ab0:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001ab4:	a8 43 00 00 	l.ori r2,r3,0x0
 4001ab8:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4001abc:	bc 43 00 14 	l.sfgtui r3,0x14
 4001ac0:	10 00 00 0b 	l.bf 4001aec <IrqDisable+0x40>
 4001ac4:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
 4001ac8:	07 ff ff 23 	l.jal 4001754 <__isr_stack_s+0xffff9754>
 4001acc:	9c 60 48 00 	l.addi r3,r0,0x4800
 4001ad0:	9c 80 00 01 	l.addi r4,r0,0x1
 4001ad4:	9c 60 48 00 	l.addi r3,r0,0x4800
 4001ad8:	e0 44 10 08 	l.sll r2,r4,r2
 4001adc:	ac 82 ff ff 	l.xori r4,r2,0xffffffff
 4001ae0:	07 ff ff 1a 	l.jal 4001748 <__isr_stack_s+0xffff9748>
 4001ae4:	e0 8b 20 03 	l.and r4,r11,r4
 4001ae8:	9d 60 00 00 	l.addi r11,r0,0x0
 4001aec:	9c 21 00 08 	l.addi r1,r1,0x8
 4001af0:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4001af4:	44 00 48 00 	l.jr r9
 4001af8:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

04001afc <IrqEnable>:
 4001afc:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4001b00:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001b04:	a8 43 00 00 	l.ori r2,r3,0x0
 4001b08:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4001b0c:	bc 43 00 14 	l.sfgtui r3,0x14
 4001b10:	10 00 00 0a 	l.bf 4001b38 <IrqEnable+0x3c>
 4001b14:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
 4001b18:	07 ff ff 0f 	l.jal 4001754 <__isr_stack_s+0xffff9754>
 4001b1c:	9c 60 48 00 	l.addi r3,r0,0x4800
 4001b20:	9c 80 00 01 	l.addi r4,r0,0x1
 4001b24:	9c 60 48 00 	l.addi r3,r0,0x4800
 4001b28:	e0 44 10 08 	l.sll r2,r4,r2
 4001b2c:	07 ff ff 07 	l.jal 4001748 <__isr_stack_s+0xffff9748>
 4001b30:	e0 8b 10 04 	l.or r4,r11,r2
 4001b34:	9d 60 00 00 	l.addi r11,r0,0x0
 4001b38:	9c 21 00 08 	l.addi r1,r1,0x8
 4001b3c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4001b40:	44 00 48 00 	l.jr r9
 4001b44:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

04001b48 <XsrInt>:
 4001b48:	d7 e1 17 e4 	l.sw 0xffffffe4(r1),r2
 4001b4c:	18 40 04 00 	l.movhi r2,0x400
 4001b50:	d7 e1 a7 f4 	l.sw 0xfffffff4(r1),r20
 4001b54:	a8 42 2a 54 	l.ori r2,r2,0x2a54
 4001b58:	9e 80 00 01 	l.addi r20,r0,0x1
 4001b5c:	84 82 00 00 	l.lwz r4,0x0(r2)
 4001b60:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001b64:	e0 84 a0 00 	l.add r4,r4,r20
 4001b68:	d7 e1 97 f0 	l.sw 0xfffffff0(r1),r18
 4001b6c:	d7 e1 b7 f8 	l.sw 0xfffffff8(r1),r22
 4001b70:	d7 e1 77 e8 	l.sw 0xffffffe8(r1),r14
 4001b74:	d7 e1 87 ec 	l.sw 0xffffffec(r1),r16
 4001b78:	d4 02 20 00 	l.sw 0x0(r2),r4
 4001b7c:	9c 21 ff e4 	l.addi r1,r1,0xffffffe4
 4001b80:	9c 60 00 11 	l.addi r3,r0,0x11
 4001b84:	07 ff fe f4 	l.jal 4001754 <__isr_stack_s+0xffff9754>
 4001b88:	9c 40 ff f9 	l.addi r2,r0,0xfffffff9
 4001b8c:	9c 60 00 11 	l.addi r3,r0,0x11
 4001b90:	e0 8b 10 03 	l.and r4,r11,r2
 4001b94:	07 ff fe ed 	l.jal 4001748 <__isr_stack_s+0xffff9748>
 4001b98:	aa cb 00 00 	l.ori r22,r11,0x0
 4001b9c:	07 ff fe ee 	l.jal 4001754 <__isr_stack_s+0xffff9754>
 4001ba0:	9c 60 48 02 	l.addi r3,r0,0x4802
 4001ba4:	bc 0b 00 00 	l.sfeqi r11,0x0
 4001ba8:	10 00 00 1e 	l.bf 4001c20 <XsrInt+0xd8>
 4001bac:	aa 4b 00 00 	l.ori r18,r11,0x0
 4001bb0:	19 c0 04 00 	l.movhi r14,0x400
 4001bb4:	9c 40 00 00 	l.addi r2,r0,0x0
 4001bb8:	a9 ce 2a 60 	l.ori r14,r14,0x2a60
 4001bbc:	e2 14 10 08 	l.sll r16,r20,r2
 4001bc0:	e0 70 90 03 	l.and r3,r16,r18
 4001bc4:	bc 03 00 00 	l.sfeqi r3,0x0
 4001bc8:	10 00 00 0e 	l.bf 4001c00 <XsrInt+0xb8>
 4001bcc:	9c 42 00 01 	l.addi r2,r2,0x1
 4001bd0:	84 ae 00 00 	l.lwz r5,0x0(r14)
 4001bd4:	bc 05 00 00 	l.sfeqi r5,0x0
 4001bd8:	10 00 00 0b 	l.bf 4001c04 <XsrInt+0xbc>
 4001bdc:	bc 22 00 15 	l.sfnei r2,0x15
 4001be0:	84 6e 00 04 	l.lwz r3,0x4(r14)
 4001be4:	48 00 28 00 	l.jalr r5
 4001be8:	ae 10 ff ff 	l.xori r16,r16,0xffffffff
 4001bec:	07 ff fe da 	l.jal 4001754 <__isr_stack_s+0xffff9754>
 4001bf0:	9c 60 48 02 	l.addi r3,r0,0x4802
 4001bf4:	9c 60 48 02 	l.addi r3,r0,0x4802
 4001bf8:	07 ff fe d4 	l.jal 4001748 <__isr_stack_s+0xffff9748>
 4001bfc:	e0 8b 80 03 	l.and r4,r11,r16
 4001c00:	bc 22 00 15 	l.sfnei r2,0x15
 4001c04:	13 ff ff ee 	l.bf 4001bbc <__isr_stack_s+0xffff9bbc>
 4001c08:	9d ce 00 08 	l.addi r14,r14,0x8
 4001c0c:	07 ff fe d2 	l.jal 4001754 <__isr_stack_s+0xffff9754>
 4001c10:	9c 60 48 02 	l.addi r3,r0,0x4802
 4001c14:	bc 0b 00 00 	l.sfeqi r11,0x0
 4001c18:	0f ff ff e6 	l.bnf 4001bb0 <__isr_stack_s+0xffff9bb0>
 4001c1c:	aa 4b 00 00 	l.ori r18,r11,0x0
 4001c20:	9c 21 00 1c 	l.addi r1,r1,0x1c
 4001c24:	a8 96 00 00 	l.ori r4,r22,0x0
 4001c28:	9c 60 00 11 	l.addi r3,r0,0x11
 4001c2c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4001c30:	84 41 ff e4 	l.lwz r2,0xffffffe4(r1)
 4001c34:	85 c1 ff e8 	l.lwz r14,0xffffffe8(r1)
 4001c38:	86 01 ff ec 	l.lwz r16,0xffffffec(r1)
 4001c3c:	86 41 ff f0 	l.lwz r18,0xfffffff0(r1)
 4001c40:	86 81 ff f4 	l.lwz r20,0xfffffff4(r1)
 4001c44:	03 ff fe c1 	l.j 4001748 <__isr_stack_s+0xffff9748>
 4001c48:	86 c1 ff f8 	l.lwz r22,0xfffffff8(r1)

04001c4c <XsrBusErr>:
 4001c4c:	00 00 00 00 	l.j 4001c4c <XsrBusErr>
 4001c50:	15 00 00 00 	l.nop 0x0

04001c54 <XsrAlign>:
 4001c54:	00 00 00 00 	l.j 4001c54 <XsrAlign>
 4001c58:	15 00 00 00 	l.nop 0x0

04001c5c <XsrIllInsn>:
 4001c5c:	00 00 00 00 	l.j 4001c5c <XsrIllInsn>
 4001c60:	15 00 00 00 	l.nop 0x0

04001c64 <XsrFloatPoint>:
 4001c64:	00 00 00 00 	l.j 4001c64 <XsrFloatPoint>
 4001c68:	15 00 00 00 	l.nop 0x0

04001c6c <XsrSyscall>:
 4001c6c:	00 00 00 00 	l.j 4001c6c <XsrSyscall>
 4001c70:	15 00 00 00 	l.nop 0x0

04001c74 <XsrBreak>:
 4001c74:	00 00 00 00 	l.j 4001c74 <XsrBreak>
 4001c78:	15 00 00 00 	l.nop 0x0

04001c7c <XsrTrap>:
 4001c7c:	00 00 00 00 	l.j 4001c7c <XsrTrap>
 4001c80:	15 00 00 00 	l.nop 0x0

04001c84 <XsrDpFault>:
 4001c84:	00 00 00 00 	l.j 4001c84 <XsrDpFault>
 4001c88:	15 00 00 00 	l.nop 0x0

04001c8c <XsrIpFault>:
 4001c8c:	00 00 00 00 	l.j 4001c8c <XsrIpFault>
 4001c90:	15 00 00 00 	l.nop 0x0

04001c94 <XsrDtlbMiss>:
 4001c94:	00 00 00 00 	l.j 4001c94 <XsrDtlbMiss>
 4001c98:	15 00 00 00 	l.nop 0x0

04001c9c <XsrItlbMiss>:
 4001c9c:	00 00 00 00 	l.j 4001c9c <XsrItlbMiss>
 4001ca0:	15 00 00 00 	l.nop 0x0

04001ca4 <xsr_tick>:
 4001ca4:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001ca8:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4001cac:	9c 60 00 11 	l.addi r3,r0,0x11
 4001cb0:	07 ff fe a9 	l.jal 4001754 <__isr_stack_s+0xffff9754>
 4001cb4:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4001cb8:	9c a0 ff f9 	l.addi r5,r0,0xfffffff9
 4001cbc:	9c 60 00 11 	l.addi r3,r0,0x11
 4001cc0:	e0 8b 28 03 	l.and r4,r11,r5
 4001cc4:	07 ff fe a1 	l.jal 4001748 <__isr_stack_s+0xffff9748>
 4001cc8:	a8 4b 00 00 	l.ori r2,r11,0x0
 4001ccc:	18 a0 04 00 	l.movhi r5,0x400
 4001cd0:	18 80 04 00 	l.movhi r4,0x400
 4001cd4:	a8 a5 2a 58 	l.ori r5,r5,0x2a58
 4001cd8:	a8 84 2a 5c 	l.ori r4,r4,0x2a5c
 4001cdc:	84 c5 00 00 	l.lwz r6,0x0(r5)
 4001ce0:	9c 60 50 00 	l.addi r3,r0,0x5000
 4001ce4:	9c c6 00 01 	l.addi r6,r6,0x1
 4001ce8:	d4 05 30 00 	l.sw 0x0(r5),r6
 4001cec:	84 a4 00 00 	l.lwz r5,0x0(r4)
 4001cf0:	9c a5 00 01 	l.addi r5,r5,0x1
 4001cf4:	d4 04 28 00 	l.sw 0x0(r4),r5
 4001cf8:	07 ff fe 97 	l.jal 4001754 <__isr_stack_s+0xffff9754>
 4001cfc:	15 00 00 00 	l.nop 0x0
 4001d00:	18 a0 ef ff 	l.movhi r5,0xefff
 4001d04:	9c 60 50 00 	l.addi r3,r0,0x5000
 4001d08:	a8 a5 ff ff 	l.ori r5,r5,0xffff
 4001d0c:	07 ff fe 8f 	l.jal 4001748 <__isr_stack_s+0xffff9748>
 4001d10:	e0 8b 28 03 	l.and r4,r11,r5
 4001d14:	9c 21 00 08 	l.addi r1,r1,0x8
 4001d18:	a8 82 00 00 	l.ori r4,r2,0x0
 4001d1c:	9c 60 00 11 	l.addi r3,r0,0x11
 4001d20:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4001d24:	03 ff fe 89 	l.j 4001748 <__isr_stack_s+0xffff9748>
 4001d28:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

04001d2c <Uart_Init>:
 4001d2c:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001d30:	18 60 f8 00 	l.movhi r3,0xf800
 4001d34:	18 40 00 0f 	l.movhi r2,0xf
 4001d38:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001d3c:	a8 42 ff ff 	l.ori r2,r2,0xffff
 4001d40:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001d44:	e0 84 10 03 	l.and r4,r4,r2
 4001d48:	18 40 06 c0 	l.movhi r2,0x6c0
 4001d4c:	e0 84 10 04 	l.or r4,r4,r2
 4001d50:	9c 40 ef ff 	l.addi r2,r0,0xffffefff
 4001d54:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001d58:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001d5c:	e0 84 10 03 	l.and r4,r4,r2
 4001d60:	9c 40 f7 ff 	l.addi r2,r0,0xfffff7ff
 4001d64:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001d68:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001d6c:	e0 84 10 03 	l.and r4,r4,r2
 4001d70:	9c 40 ff f7 	l.addi r2,r0,0xfffffff7
 4001d74:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001d78:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001d7c:	e0 84 10 03 	l.and r4,r4,r2
 4001d80:	9c 40 fe ff 	l.addi r2,r0,0xfffffeff
 4001d84:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001d88:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001d8c:	e0 84 10 03 	l.and r4,r4,r2
 4001d90:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001d94:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001d98:	a8 84 20 00 	l.ori r4,r4,0x2000
 4001d9c:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001da0:	9c 21 00 04 	l.addi r1,r1,0x4
 4001da4:	44 00 48 00 	l.jr r9
 4001da8:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001dac <Uart_Tx>:
 4001dac:	b8 63 00 18 	l.slli r3,r3,0x18
 4001db0:	18 80 f8 00 	l.movhi r4,0xf800
 4001db4:	b8 a3 00 98 	l.srai r5,r3,0x18
 4001db8:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001dbc:	a4 63 00 20 	l.andi r3,r3,0x20
 4001dc0:	bc 23 00 00 	l.sfnei r3,0x0
 4001dc4:	13 ff ff fd 	l.bf 4001db8 <__isr_stack_s+0xffff9db8>
 4001dc8:	a4 65 00 ff 	l.andi r3,r5,0xff
 4001dcc:	18 80 f8 00 	l.movhi r4,0xf800
 4001dd0:	a8 84 00 04 	l.ori r4,r4,0x4
 4001dd4:	d8 04 18 02 	l.sb 0x2(r4),r3
 4001dd8:	44 00 48 00 	l.jr r9
 4001ddc:	15 00 00 00 	l.nop 0x0

04001de0 <Uart_Str>:
 4001de0:	90 c3 00 00 	l.lbs r6,0x0(r3)
 4001de4:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001de8:	bc 06 00 00 	l.sfeqi r6,0x0
 4001dec:	10 00 00 13 	l.bf 4001e38 <Uart_Str+0x58>
 4001df0:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001df4:	18 a0 f8 00 	l.movhi r5,0xf800
 4001df8:	a8 e5 00 04 	l.ori r7,r5,0x4
 4001dfc:	bc 26 00 0a 	l.sfnei r6,0xa
 4001e00:	0c 00 00 11 	l.bnf 4001e44 <Uart_Str+0x64>
 4001e04:	15 00 00 00 	l.nop 0x0
 4001e08:	9c 63 00 01 	l.addi r3,r3,0x1
 4001e0c:	84 85 00 00 	l.lwz r4,0x0(r5)
 4001e10:	a4 84 00 20 	l.andi r4,r4,0x20
 4001e14:	bc 24 00 00 	l.sfnei r4,0x0
 4001e18:	13 ff ff fd 	l.bf 4001e0c <__isr_stack_s+0xffff9e0c>
 4001e1c:	15 00 00 00 	l.nop 0x0
 4001e20:	a4 c6 00 ff 	l.andi r6,r6,0xff
 4001e24:	d8 07 30 02 	l.sb 0x2(r7),r6
 4001e28:	90 c3 00 00 	l.lbs r6,0x0(r3)
 4001e2c:	bc 26 00 00 	l.sfnei r6,0x0
 4001e30:	13 ff ff f4 	l.bf 4001e00 <__isr_stack_s+0xffff9e00>
 4001e34:	bc 26 00 0a 	l.sfnei r6,0xa
 4001e38:	9c 21 00 04 	l.addi r1,r1,0x4
 4001e3c:	44 00 48 00 	l.jr r9
 4001e40:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
 4001e44:	84 85 00 00 	l.lwz r4,0x0(r5)
 4001e48:	a4 84 00 20 	l.andi r4,r4,0x20
 4001e4c:	bc 24 00 00 	l.sfnei r4,0x0
 4001e50:	13 ff ff fd 	l.bf 4001e44 <__isr_stack_s+0xffff9e44>
 4001e54:	9c 40 00 0d 	l.addi r2,r0,0xd
 4001e58:	d8 07 10 02 	l.sb 0x2(r7),r2
 4001e5c:	03 ff ff eb 	l.j 4001e08 <__isr_stack_s+0xffff9e08>
 4001e60:	90 c3 00 00 	l.lbs r6,0x0(r3)

04001e64 <Uart_Strn>:
 4001e64:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001e68:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001e6c:	91 03 00 00 	l.lbs r8,0x0(r3)
 4001e70:	bc 08 00 00 	l.sfeqi r8,0x0
 4001e74:	10 00 00 12 	l.bf 4001ebc <Uart_Strn+0x58>
 4001e78:	a8 c8 00 00 	l.ori r6,r8,0x0
 4001e7c:	18 e0 f8 00 	l.movhi r7,0xf800
 4001e80:	9c c0 00 00 	l.addi r6,r0,0x0
 4001e84:	a9 67 00 04 	l.ori r11,r7,0x4
 4001e88:	84 a7 00 00 	l.lwz r5,0x0(r7)
 4001e8c:	a4 a5 00 20 	l.andi r5,r5,0x20
 4001e90:	bc 25 00 00 	l.sfnei r5,0x0
 4001e94:	13 ff ff fd 	l.bf 4001e88 <__isr_stack_s+0xffff9e88>
 4001e98:	15 00 00 00 	l.nop 0x0
 4001e9c:	a5 08 00 ff 	l.andi r8,r8,0xff
 4001ea0:	9c c6 00 01 	l.addi r6,r6,0x1
 4001ea4:	d8 0b 40 02 	l.sb 0x2(r11),r8
 4001ea8:	e0 a3 30 00 	l.add r5,r3,r6
 4001eac:	91 05 00 00 	l.lbs r8,0x0(r5)
 4001eb0:	bc 28 00 00 	l.sfnei r8,0x0
 4001eb4:	13 ff ff f5 	l.bf 4001e88 <__isr_stack_s+0xffff9e88>
 4001eb8:	15 00 00 00 	l.nop 0x0
 4001ebc:	e5 66 20 00 	l.sfges r6,r4
 4001ec0:	10 00 00 0e 	l.bf 4001ef8 <Uart_Strn+0x94>
 4001ec4:	15 00 00 00 	l.nop 0x0
 4001ec8:	18 a0 f8 00 	l.movhi r5,0xf800
 4001ecc:	a8 e5 00 04 	l.ori r7,r5,0x4
 4001ed0:	84 65 00 00 	l.lwz r3,0x0(r5)
 4001ed4:	a4 63 00 20 	l.andi r3,r3,0x20
 4001ed8:	bc 23 00 00 	l.sfnei r3,0x0
 4001edc:	13 ff ff fd 	l.bf 4001ed0 <__isr_stack_s+0xffff9ed0>
 4001ee0:	9c 40 00 20 	l.addi r2,r0,0x20
 4001ee4:	9c c6 00 01 	l.addi r6,r6,0x1
 4001ee8:	d8 07 10 02 	l.sb 0x2(r7),r2
 4001eec:	e5 44 30 00 	l.sfgts r4,r6
 4001ef0:	13 ff ff f8 	l.bf 4001ed0 <__isr_stack_s+0xffff9ed0>
 4001ef4:	15 00 00 00 	l.nop 0x0
 4001ef8:	9c 21 00 04 	l.addi r1,r1,0x4
 4001efc:	44 00 48 00 	l.jr r9
 4001f00:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001f04 <Uart_Rx>:
 4001f04:	18 a0 f8 00 	l.movhi r5,0xf800
 4001f08:	84 85 00 00 	l.lwz r4,0x0(r5)
 4001f0c:	a4 84 00 02 	l.andi r4,r4,0x2
 4001f10:	bc 24 00 00 	l.sfnei r4,0x0
 4001f14:	13 ff ff fd 	l.bf 4001f08 <__isr_stack_s+0xffff9f08>
 4001f18:	18 80 f8 00 	l.movhi r4,0xf800
 4001f1c:	a8 84 00 04 	l.ori r4,r4,0x4
 4001f20:	8c 84 00 03 	l.lbz r4,0x3(r4)
 4001f24:	44 00 48 00 	l.jr r9
 4001f28:	d8 03 20 00 	l.sb 0x0(r3),r4

04001f2c <Uart_Num>:
 4001f2c:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001f30:	a4 63 00 ff 	l.andi r3,r3,0xff
 4001f34:	bc 43 00 0f 	l.sfgtui r3,0xf
 4001f38:	10 00 00 12 	l.bf 4001f80 <Uart_Num+0x54>
 4001f3c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001f40:	18 40 04 00 	l.movhi r2,0x400
 4001f44:	b8 63 00 02 	l.slli r3,r3,0x2
 4001f48:	a8 42 0f a0 	l.ori r2,r2,0xfa0
 4001f4c:	e0 63 10 00 	l.add r3,r3,r2
 4001f50:	84 63 00 00 	l.lwz r3,0x0(r3)
 4001f54:	44 00 18 00 	l.jr r3
 4001f58:	15 00 00 00 	l.nop 0x0
 4001f5c:	18 80 f8 00 	l.movhi r4,0xf800
 4001f60:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001f64:	a4 63 00 20 	l.andi r3,r3,0x20
 4001f68:	bc 23 00 00 	l.sfnei r3,0x0
 4001f6c:	13 ff ff fd 	l.bf 4001f60 <__isr_stack_s+0xffff9f60>
 4001f70:	18 60 f8 00 	l.movhi r3,0xf800
 4001f74:	9c 40 00 46 	l.addi r2,r0,0x46
 4001f78:	a8 63 00 04 	l.ori r3,r3,0x4
 4001f7c:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001f80:	9c 21 00 04 	l.addi r1,r1,0x4
 4001f84:	44 00 48 00 	l.jr r9
 4001f88:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
 4001f8c:	18 80 f8 00 	l.movhi r4,0xf800
 4001f90:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001f94:	a4 63 00 20 	l.andi r3,r3,0x20
 4001f98:	bc 23 00 00 	l.sfnei r3,0x0
 4001f9c:	13 ff ff fd 	l.bf 4001f90 <__isr_stack_s+0xffff9f90>
 4001fa0:	18 60 f8 00 	l.movhi r3,0xf800
 4001fa4:	9c 40 00 45 	l.addi r2,r0,0x45
 4001fa8:	a8 63 00 04 	l.ori r3,r3,0x4
 4001fac:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001fb0:	03 ff ff f5 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 4001fb4:	9c 21 00 04 	l.addi r1,r1,0x4
 4001fb8:	18 80 f8 00 	l.movhi r4,0xf800
 4001fbc:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001fc0:	a4 63 00 20 	l.andi r3,r3,0x20
 4001fc4:	bc 23 00 00 	l.sfnei r3,0x0
 4001fc8:	13 ff ff fd 	l.bf 4001fbc <__isr_stack_s+0xffff9fbc>
 4001fcc:	18 60 f8 00 	l.movhi r3,0xf800
 4001fd0:	9c 40 00 30 	l.addi r2,r0,0x30
 4001fd4:	a8 63 00 04 	l.ori r3,r3,0x4
 4001fd8:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001fdc:	03 ff ff ea 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 4001fe0:	9c 21 00 04 	l.addi r1,r1,0x4
 4001fe4:	18 80 f8 00 	l.movhi r4,0xf800
 4001fe8:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001fec:	a4 63 00 20 	l.andi r3,r3,0x20
 4001ff0:	bc 23 00 00 	l.sfnei r3,0x0
 4001ff4:	13 ff ff fd 	l.bf 4001fe8 <__isr_stack_s+0xffff9fe8>
 4001ff8:	18 60 f8 00 	l.movhi r3,0xf800
 4001ffc:	9c 40 00 31 	l.addi r2,r0,0x31
 4002000:	a8 63 00 04 	l.ori r3,r3,0x4
 4002004:	d8 03 10 02 	l.sb 0x2(r3),r2
 4002008:	03 ff ff df 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 400200c:	9c 21 00 04 	l.addi r1,r1,0x4
 4002010:	18 80 f8 00 	l.movhi r4,0xf800
 4002014:	84 64 00 00 	l.lwz r3,0x0(r4)
 4002018:	a4 63 00 20 	l.andi r3,r3,0x20
 400201c:	bc 23 00 00 	l.sfnei r3,0x0
 4002020:	13 ff ff fd 	l.bf 4002014 <__isr_stack_s+0xffffa014>
 4002024:	18 60 f8 00 	l.movhi r3,0xf800
 4002028:	9c 40 00 32 	l.addi r2,r0,0x32
 400202c:	a8 63 00 04 	l.ori r3,r3,0x4
 4002030:	d8 03 10 02 	l.sb 0x2(r3),r2
 4002034:	03 ff ff d4 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 4002038:	9c 21 00 04 	l.addi r1,r1,0x4
 400203c:	18 80 f8 00 	l.movhi r4,0xf800
 4002040:	84 64 00 00 	l.lwz r3,0x0(r4)
 4002044:	a4 63 00 20 	l.andi r3,r3,0x20
 4002048:	bc 23 00 00 	l.sfnei r3,0x0
 400204c:	13 ff ff fd 	l.bf 4002040 <__isr_stack_s+0xffffa040>
 4002050:	18 60 f8 00 	l.movhi r3,0xf800
 4002054:	9c 40 00 33 	l.addi r2,r0,0x33
 4002058:	a8 63 00 04 	l.ori r3,r3,0x4
 400205c:	d8 03 10 02 	l.sb 0x2(r3),r2
 4002060:	03 ff ff c9 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 4002064:	9c 21 00 04 	l.addi r1,r1,0x4
 4002068:	18 80 f8 00 	l.movhi r4,0xf800
 400206c:	84 64 00 00 	l.lwz r3,0x0(r4)
 4002070:	a4 63 00 20 	l.andi r3,r3,0x20
 4002074:	bc 23 00 00 	l.sfnei r3,0x0
 4002078:	13 ff ff fd 	l.bf 400206c <__isr_stack_s+0xffffa06c>
 400207c:	18 60 f8 00 	l.movhi r3,0xf800
 4002080:	9c 40 00 34 	l.addi r2,r0,0x34
 4002084:	a8 63 00 04 	l.ori r3,r3,0x4
 4002088:	d8 03 10 02 	l.sb 0x2(r3),r2
 400208c:	03 ff ff be 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 4002090:	9c 21 00 04 	l.addi r1,r1,0x4
 4002094:	18 80 f8 00 	l.movhi r4,0xf800
 4002098:	84 64 00 00 	l.lwz r3,0x0(r4)
 400209c:	a4 63 00 20 	l.andi r3,r3,0x20
 40020a0:	bc 23 00 00 	l.sfnei r3,0x0
 40020a4:	13 ff ff fd 	l.bf 4002098 <__isr_stack_s+0xffffa098>
 40020a8:	18 60 f8 00 	l.movhi r3,0xf800
 40020ac:	9c 40 00 35 	l.addi r2,r0,0x35
 40020b0:	a8 63 00 04 	l.ori r3,r3,0x4
 40020b4:	d8 03 10 02 	l.sb 0x2(r3),r2
 40020b8:	03 ff ff b3 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 40020bc:	9c 21 00 04 	l.addi r1,r1,0x4
 40020c0:	18 80 f8 00 	l.movhi r4,0xf800
 40020c4:	84 64 00 00 	l.lwz r3,0x0(r4)
 40020c8:	a4 63 00 20 	l.andi r3,r3,0x20
 40020cc:	bc 23 00 00 	l.sfnei r3,0x0
 40020d0:	13 ff ff fd 	l.bf 40020c4 <__isr_stack_s+0xffffa0c4>
 40020d4:	18 60 f8 00 	l.movhi r3,0xf800
 40020d8:	9c 40 00 36 	l.addi r2,r0,0x36
 40020dc:	a8 63 00 04 	l.ori r3,r3,0x4
 40020e0:	d8 03 10 02 	l.sb 0x2(r3),r2
 40020e4:	03 ff ff a8 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 40020e8:	9c 21 00 04 	l.addi r1,r1,0x4
 40020ec:	18 80 f8 00 	l.movhi r4,0xf800
 40020f0:	84 64 00 00 	l.lwz r3,0x0(r4)
 40020f4:	a4 63 00 20 	l.andi r3,r3,0x20
 40020f8:	bc 23 00 00 	l.sfnei r3,0x0
 40020fc:	13 ff ff fd 	l.bf 40020f0 <__isr_stack_s+0xffffa0f0>
 4002100:	18 60 f8 00 	l.movhi r3,0xf800
 4002104:	9c 40 00 37 	l.addi r2,r0,0x37
 4002108:	a8 63 00 04 	l.ori r3,r3,0x4
 400210c:	d8 03 10 02 	l.sb 0x2(r3),r2
 4002110:	03 ff ff 9d 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 4002114:	9c 21 00 04 	l.addi r1,r1,0x4
 4002118:	18 80 f8 00 	l.movhi r4,0xf800
 400211c:	84 64 00 00 	l.lwz r3,0x0(r4)
 4002120:	a4 63 00 20 	l.andi r3,r3,0x20
 4002124:	bc 23 00 00 	l.sfnei r3,0x0
 4002128:	13 ff ff fd 	l.bf 400211c <__isr_stack_s+0xffffa11c>
 400212c:	18 60 f8 00 	l.movhi r3,0xf800
 4002130:	9c 40 00 38 	l.addi r2,r0,0x38
 4002134:	a8 63 00 04 	l.ori r3,r3,0x4
 4002138:	d8 03 10 02 	l.sb 0x2(r3),r2
 400213c:	03 ff ff 92 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 4002140:	9c 21 00 04 	l.addi r1,r1,0x4
 4002144:	18 80 f8 00 	l.movhi r4,0xf800
 4002148:	84 64 00 00 	l.lwz r3,0x0(r4)
 400214c:	a4 63 00 20 	l.andi r3,r3,0x20
 4002150:	bc 23 00 00 	l.sfnei r3,0x0
 4002154:	13 ff ff fd 	l.bf 4002148 <__isr_stack_s+0xffffa148>
 4002158:	18 60 f8 00 	l.movhi r3,0xf800
 400215c:	9c 40 00 39 	l.addi r2,r0,0x39
 4002160:	a8 63 00 04 	l.ori r3,r3,0x4
 4002164:	d8 03 10 02 	l.sb 0x2(r3),r2
 4002168:	03 ff ff 87 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 400216c:	9c 21 00 04 	l.addi r1,r1,0x4
 4002170:	18 80 f8 00 	l.movhi r4,0xf800
 4002174:	84 64 00 00 	l.lwz r3,0x0(r4)
 4002178:	a4 63 00 20 	l.andi r3,r3,0x20
 400217c:	bc 23 00 00 	l.sfnei r3,0x0
 4002180:	13 ff ff fd 	l.bf 4002174 <__isr_stack_s+0xffffa174>
 4002184:	18 60 f8 00 	l.movhi r3,0xf800
 4002188:	9c 40 00 41 	l.addi r2,r0,0x41
 400218c:	a8 63 00 04 	l.ori r3,r3,0x4
 4002190:	d8 03 10 02 	l.sb 0x2(r3),r2
 4002194:	03 ff ff 7c 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 4002198:	9c 21 00 04 	l.addi r1,r1,0x4
 400219c:	18 80 f8 00 	l.movhi r4,0xf800
 40021a0:	84 64 00 00 	l.lwz r3,0x0(r4)
 40021a4:	a4 63 00 20 	l.andi r3,r3,0x20
 40021a8:	bc 23 00 00 	l.sfnei r3,0x0
 40021ac:	13 ff ff fd 	l.bf 40021a0 <__isr_stack_s+0xffffa1a0>
 40021b0:	18 60 f8 00 	l.movhi r3,0xf800
 40021b4:	9c 40 00 42 	l.addi r2,r0,0x42
 40021b8:	a8 63 00 04 	l.ori r3,r3,0x4
 40021bc:	d8 03 10 02 	l.sb 0x2(r3),r2
 40021c0:	03 ff ff 71 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 40021c4:	9c 21 00 04 	l.addi r1,r1,0x4
 40021c8:	18 80 f8 00 	l.movhi r4,0xf800
 40021cc:	84 64 00 00 	l.lwz r3,0x0(r4)
 40021d0:	a4 63 00 20 	l.andi r3,r3,0x20
 40021d4:	bc 23 00 00 	l.sfnei r3,0x0
 40021d8:	13 ff ff fd 	l.bf 40021cc <__isr_stack_s+0xffffa1cc>
 40021dc:	18 60 f8 00 	l.movhi r3,0xf800
 40021e0:	9c 40 00 43 	l.addi r2,r0,0x43
 40021e4:	a8 63 00 04 	l.ori r3,r3,0x4
 40021e8:	d8 03 10 02 	l.sb 0x2(r3),r2
 40021ec:	03 ff ff 66 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 40021f0:	9c 21 00 04 	l.addi r1,r1,0x4
 40021f4:	18 80 f8 00 	l.movhi r4,0xf800
 40021f8:	84 64 00 00 	l.lwz r3,0x0(r4)
 40021fc:	a4 63 00 20 	l.andi r3,r3,0x20
 4002200:	bc 23 00 00 	l.sfnei r3,0x0
 4002204:	13 ff ff fd 	l.bf 40021f8 <__isr_stack_s+0xffffa1f8>
 4002208:	18 60 f8 00 	l.movhi r3,0xf800
 400220c:	9c 40 00 44 	l.addi r2,r0,0x44
 4002210:	a8 63 00 04 	l.ori r3,r3,0x4
 4002214:	d8 03 10 02 	l.sb 0x2(r3),r2
 4002218:	03 ff ff 5b 	l.j 4001f84 <__isr_stack_s+0xffff9f84>
 400221c:	9c 21 00 04 	l.addi r1,r1,0x4

04002220 <Uart_Byte>:
 4002220:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4002224:	a4 43 00 ff 	l.andi r2,r3,0xff
 4002228:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 400222c:	b8 62 00 44 	l.srli r3,r2,0x4
 4002230:	07 ff ff 3f 	l.jal 4001f2c <__isr_stack_s+0xffff9f2c>
 4002234:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4002238:	9c 21 00 08 	l.addi r1,r1,0x8
 400223c:	a4 62 00 0f 	l.andi r3,r2,0xf
 4002240:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4002244:	03 ff ff 3a 	l.j 4001f2c <__isr_stack_s+0xffff9f2c>
 4002248:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

0400224c <Uart_Hex>:
 400224c:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4002250:	a8 43 00 00 	l.ori r2,r3,0x0
 4002254:	b8 63 00 5c 	l.srli r3,r3,0x1c
 4002258:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 400225c:	07 ff ff 34 	l.jal 4001f2c <__isr_stack_s+0xffff9f2c>
 4002260:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4002264:	18 80 0f 00 	l.movhi r4,0xf00
 4002268:	e0 62 20 03 	l.and r3,r2,r4
 400226c:	07 ff ff 30 	l.jal 4001f2c <__isr_stack_s+0xffff9f2c>
 4002270:	b8 63 00 58 	l.srli r3,r3,0x18
 4002274:	18 80 00 f0 	l.movhi r4,0xf0
 4002278:	e0 62 20 03 	l.and r3,r2,r4
 400227c:	07 ff ff 2c 	l.jal 4001f2c <__isr_stack_s+0xffff9f2c>
 4002280:	b8 63 00 54 	l.srli r3,r3,0x14
 4002284:	18 80 00 0f 	l.movhi r4,0xf
 4002288:	e0 62 20 03 	l.and r3,r2,r4
 400228c:	07 ff ff 28 	l.jal 4001f2c <__isr_stack_s+0xffff9f2c>
 4002290:	b8 63 00 50 	l.srli r3,r3,0x10
 4002294:	a4 62 f0 00 	l.andi r3,r2,0xf000
 4002298:	07 ff ff 25 	l.jal 4001f2c <__isr_stack_s+0xffff9f2c>
 400229c:	b8 63 00 4c 	l.srli r3,r3,0xc
 40022a0:	a4 62 0f 00 	l.andi r3,r2,0xf00
 40022a4:	07 ff ff 22 	l.jal 4001f2c <__isr_stack_s+0xffff9f2c>
 40022a8:	b8 63 00 48 	l.srli r3,r3,0x8
 40022ac:	a4 62 00 f0 	l.andi r3,r2,0xf0
 40022b0:	07 ff ff 1f 	l.jal 4001f2c <__isr_stack_s+0xffff9f2c>
 40022b4:	b8 63 00 44 	l.srli r3,r3,0x4
 40022b8:	9c 21 00 08 	l.addi r1,r1,0x8
 40022bc:	a4 62 00 0f 	l.andi r3,r2,0xf
 40022c0:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40022c4:	03 ff ff 1a 	l.j 4001f2c <__isr_stack_s+0xffff9f2c>
 40022c8:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

040022cc <Uart_Dec>:
 40022cc:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
 40022d0:	a5 c3 00 ff 	l.andi r14,r3,0xff
 40022d4:	9c 60 00 64 	l.addi r3,r0,0x64
 40022d8:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40022dc:	e0 6e 1b 0a 	l.divu r3,r14,r3
 40022e0:	b8 63 00 18 	l.slli r3,r3,0x18
 40022e4:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
 40022e8:	9c 21 ff f4 	l.addi r1,r1,0xfffffff4
 40022ec:	07 ff ff 10 	l.jal 4001f2c <__isr_stack_s+0xffff9f2c>
 40022f0:	b8 63 00 98 	l.srai r3,r3,0x18
 40022f4:	9c 60 00 0a 	l.addi r3,r0,0xa
 40022f8:	e0 4e 1b 0a 	l.divu r2,r14,r3
 40022fc:	a4 82 00 ff 	l.andi r4,r2,0xff
 4002300:	e0 64 1b 0a 	l.divu r3,r4,r3
 4002304:	b8 a3 00 03 	l.slli r5,r3,0x3
 4002308:	e0 63 18 00 	l.add r3,r3,r3
 400230c:	e0 63 28 00 	l.add r3,r3,r5
 4002310:	e0 64 18 02 	l.sub r3,r4,r3
 4002314:	b8 63 00 18 	l.slli r3,r3,0x18
 4002318:	07 ff ff 05 	l.jal 4001f2c <__isr_stack_s+0xffff9f2c>
 400231c:	b8 63 00 98 	l.srai r3,r3,0x18
 4002320:	b8 62 00 03 	l.slli r3,r2,0x3
 4002324:	e0 42 10 00 	l.add r2,r2,r2
 4002328:	9c 21 00 0c 	l.addi r1,r1,0xc
 400232c:	e0 42 18 00 	l.add r2,r2,r3
 4002330:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4002334:	e1 ce 10 02 	l.sub r14,r14,r2
 4002338:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
 400233c:	b8 6e 00 18 	l.slli r3,r14,0x18
 4002340:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)
 4002344:	03 ff fe fa 	l.j 4001f2c <__isr_stack_s+0xffff9f2c>
 4002348:	b8 63 00 98 	l.srai r3,r3,0x18

0400234c <Uart_Printf>:
 400234c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002350:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4002354:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4002358:	07 ff fe a2 	l.jal 4001de0 <__isr_stack_s+0xffff9de0>
 400235c:	a8 44 00 00 	l.ori r2,r4,0x0
 4002360:	07 ff ff bb 	l.jal 400224c <__isr_stack_s+0xffffa24c>
 4002364:	a8 62 00 00 	l.ori r3,r2,0x0
 4002368:	18 a0 f8 00 	l.movhi r5,0xf800
 400236c:	84 65 00 00 	l.lwz r3,0x0(r5)
 4002370:	a4 63 00 20 	l.andi r3,r3,0x20
 4002374:	bc 23 00 00 	l.sfnei r3,0x0
 4002378:	13 ff ff fd 	l.bf 400236c <__isr_stack_s+0xffffa36c>
 400237c:	18 80 f8 00 	l.movhi r4,0xf800
 4002380:	a8 64 00 04 	l.ori r3,r4,0x4
 4002384:	9c 40 00 0d 	l.addi r2,r0,0xd
 4002388:	d8 03 10 02 	l.sb 0x2(r3),r2
 400238c:	84 64 00 00 	l.lwz r3,0x0(r4)
 4002390:	a4 63 00 20 	l.andi r3,r3,0x20
 4002394:	bc 23 00 00 	l.sfnei r3,0x0
 4002398:	13 ff ff fd 	l.bf 400238c <__isr_stack_s+0xffffa38c>
 400239c:	18 60 f8 00 	l.movhi r3,0xf800
 40023a0:	9c 40 00 0a 	l.addi r2,r0,0xa
 40023a4:	a8 63 00 04 	l.ori r3,r3,0x4
 40023a8:	d8 03 10 02 	l.sb 0x2(r3),r2
 40023ac:	9c 21 00 08 	l.addi r1,r1,0x8
 40023b0:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40023b4:	44 00 48 00 	l.jr r9
 40023b8:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

040023bc <vsnprintf>:
 40023bc:	d7 e1 17 d8 	l.sw 0xffffffd8(r1),r2
 40023c0:	d7 e1 87 e0 	l.sw 0xffffffe0(r1),r16
 40023c4:	d7 e1 97 e4 	l.sw 0xffffffe4(r1),r18
 40023c8:	d7 e1 a7 e8 	l.sw 0xffffffe8(r1),r20
 40023cc:	d7 e1 b7 ec 	l.sw 0xffffffec(r1),r22
 40023d0:	d7 e1 c7 f0 	l.sw 0xfffffff0(r1),r24
 40023d4:	d7 e1 d7 f4 	l.sw 0xfffffff4(r1),r26
 40023d8:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40023dc:	d7 e1 77 dc 	l.sw 0xffffffdc(r1),r14
 40023e0:	d7 e1 e7 f8 	l.sw 0xfffffff8(r1),r28
 40023e4:	9e 80 00 01 	l.addi r20,r0,0x1
 40023e8:	9c 21 ff b8 	l.addi r1,r1,0xffffffb8
 40023ec:	ab 03 00 00 	l.ori r24,r3,0x0
 40023f0:	aa c4 00 00 	l.ori r22,r4,0x0
 40023f4:	a8 45 00 00 	l.ori r2,r5,0x0
 40023f8:	aa 46 00 00 	l.ori r18,r6,0x0
 40023fc:	aa 03 00 00 	l.ori r16,r3,0x0
 4002400:	e2 94 18 02 	l.sub r20,r20,r3
 4002404:	ab 41 00 00 	l.ori r26,r1,0x0
 4002408:	90 a2 00 00 	l.lbs r5,0x0(r2)
 400240c:	bc 25 00 00 	l.sfnei r5,0x0
 4002410:	0c 00 00 0d 	l.bnf 4002444 <vsnprintf+0x88>
 4002414:	15 00 00 00 	l.nop 0x0
 4002418:	e0 f0 a0 00 	l.add r7,r16,r20
 400241c:	e4 67 b0 00 	l.sfgeu r7,r22
 4002420:	10 00 00 09 	l.bf 4002444 <vsnprintf+0x88>
 4002424:	bc 05 00 25 	l.sfeqi r5,0x25
 4002428:	10 00 00 16 	l.bf 4002480 <vsnprintf+0xc4>
 400242c:	9c 42 00 01 	l.addi r2,r2,0x1
 4002430:	d8 10 28 00 	l.sb 0x0(r16),r5
 4002434:	90 a2 00 00 	l.lbs r5,0x0(r2)
 4002438:	bc 25 00 00 	l.sfnei r5,0x0
 400243c:	13 ff ff f7 	l.bf 4002418 <__isr_stack_s+0xffffa418>
 4002440:	9e 10 00 01 	l.addi r16,r16,0x1
 4002444:	9c 40 00 00 	l.addi r2,r0,0x0
 4002448:	e1 70 c0 02 	l.sub r11,r16,r24
 400244c:	d8 10 10 00 	l.sb 0x0(r16),r2
 4002450:	9c 21 00 48 	l.addi r1,r1,0x48
 4002454:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4002458:	84 41 ff d8 	l.lwz r2,0xffffffd8(r1)
 400245c:	85 c1 ff dc 	l.lwz r14,0xffffffdc(r1)
 4002460:	86 01 ff e0 	l.lwz r16,0xffffffe0(r1)
 4002464:	86 41 ff e4 	l.lwz r18,0xffffffe4(r1)
 4002468:	86 81 ff e8 	l.lwz r20,0xffffffe8(r1)
 400246c:	86 c1 ff ec 	l.lwz r22,0xffffffec(r1)
 4002470:	87 01 ff f0 	l.lwz r24,0xfffffff0(r1)
 4002474:	87 41 ff f4 	l.lwz r26,0xfffffff4(r1)
 4002478:	44 00 48 00 	l.jr r9
 400247c:	87 81 ff f8 	l.lwz r28,0xfffffff8(r1)
 4002480:	90 a2 00 00 	l.lbs r5,0x0(r2)
 4002484:	bc 25 00 25 	l.sfnei r5,0x25
 4002488:	0c 00 00 62 	l.bnf 4002610 <vsnprintf+0x254>
 400248c:	9c 42 00 01 	l.addi r2,r2,0x1
 4002490:	bc 25 00 30 	l.sfnei r5,0x30
 4002494:	0c 00 00 5b 	l.bnf 4002600 <vsnprintf+0x244>
 4002498:	9c e0 00 20 	l.addi r7,r0,0x20
 400249c:	9d 05 ff d0 	l.addi r8,r5,0xffffffd0
 40024a0:	bc 48 00 09 	l.sfgtui r8,0x9
 40024a4:	10 00 00 0b 	l.bf 40024d0 <vsnprintf+0x114>
 40024a8:	9d c0 00 00 	l.addi r14,r0,0x0
 40024ac:	b9 8e 00 03 	l.slli r12,r14,0x3
 40024b0:	e1 ce 70 00 	l.add r14,r14,r14
 40024b4:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40024b8:	e1 ce 60 00 	l.add r14,r14,r12
 40024bc:	e1 ce 40 00 	l.add r14,r14,r8
 40024c0:	9d 05 ff d0 	l.addi r8,r5,0xffffffd0
 40024c4:	bc a8 00 09 	l.sfleui r8,0x9
 40024c8:	13 ff ff f9 	l.bf 40024ac <__isr_stack_s+0xffffa4ac>
 40024cc:	9c 42 00 01 	l.addi r2,r2,0x1
 40024d0:	bc 25 00 2e 	l.sfnei r5,0x2e
 40024d4:	0c 00 00 3f 	l.bnf 40025d0 <vsnprintf+0x214>
 40024d8:	15 00 00 00 	l.nop 0x0
 40024dc:	9c c5 ff a8 	l.addi r6,r5,0xffffffa8
 40024e0:	a4 c6 00 ff 	l.andi r6,r6,0xff
 40024e4:	bc 46 00 20 	l.sfgtui r6,0x20
 40024e8:	13 ff ff d2 	l.bf 4002430 <__isr_stack_s+0xffffa430>
 40024ec:	18 60 04 00 	l.movhi r3,0x400
 40024f0:	b8 c6 00 02 	l.slli r6,r6,0x2
 40024f4:	a8 63 0f e0 	l.ori r3,r3,0xfe0
 40024f8:	e0 c6 18 00 	l.add r6,r6,r3
 40024fc:	84 66 00 00 	l.lwz r3,0x0(r6)
 4002500:	44 00 18 00 	l.jr r3
 4002504:	15 00 00 00 	l.nop 0x0
 4002508:	87 92 00 00 	l.lwz r28,0x0(r18)
 400250c:	9e 52 00 04 	l.addi r18,r18,0x4
 4002510:	04 00 00 a2 	l.jal 4002798 <strlen_>
 4002514:	a8 7c 00 00 	l.ori r3,r28,0x0
 4002518:	e1 ce 58 02 	l.sub r14,r14,r11
 400251c:	bd ae 00 00 	l.sflesi r14,0x0
 4002520:	10 00 00 0b 	l.bf 400254c <vsnprintf+0x190>
 4002524:	a8 70 00 00 	l.ori r3,r16,0x0
 4002528:	9c a0 00 00 	l.addi r5,r0,0x0
 400252c:	e0 d0 28 00 	l.add r6,r16,r5
 4002530:	9c 60 00 20 	l.addi r3,r0,0x20
 4002534:	9c a5 00 01 	l.addi r5,r5,0x1
 4002538:	e4 25 70 00 	l.sfne r5,r14
 400253c:	13 ff ff fc 	l.bf 400252c <__isr_stack_s+0xffffa52c>
 4002540:	d8 06 18 00 	l.sb 0x0(r6),r3
 4002544:	e2 10 28 00 	l.add r16,r16,r5
 4002548:	a8 70 00 00 	l.ori r3,r16,0x0
 400254c:	a8 9c 00 00 	l.ori r4,r28,0x0
 4002550:	04 00 00 72 	l.jal 4002718 <strcpy_>
 4002554:	e2 10 58 00 	l.add r16,r16,r11
 4002558:	03 ff ff ad 	l.j 400240c <__isr_stack_s+0xffffa40c>
 400255c:	90 a2 00 00 	l.lbs r5,0x0(r2)
 4002560:	84 72 00 00 	l.lwz r3,0x0(r18)
 4002564:	9e 52 00 04 	l.addi r18,r18,0x4
 4002568:	d8 10 18 00 	l.sb 0x0(r16),r3
 400256c:	03 ff ff a7 	l.j 4002408 <__isr_stack_s+0xffffa408>
 4002570:	9e 10 00 01 	l.addi r16,r16,0x1
 4002574:	ac 65 00 64 	l.xori r3,r5,0x64
 4002578:	a4 63 00 ff 	l.andi r3,r3,0xff
 400257c:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
 4002580:	bd 83 00 00 	l.sfltsi r3,0x0
 4002584:	0c 00 00 28 	l.bnf 4002624 <vsnprintf+0x268>
 4002588:	ac 65 00 75 	l.xori r3,r5,0x75
 400258c:	84 72 00 00 	l.lwz r3,0x0(r18)
 4002590:	9c a0 00 0a 	l.addi r5,r0,0xa
 4002594:	bd 63 00 00 	l.sfgesi r3,0x0
 4002598:	0c 00 00 2f 	l.bnf 4002654 <vsnprintf+0x298>
 400259c:	9e 52 00 04 	l.addi r18,r18,0x4
 40025a0:	bd ae 00 1f 	l.sflesi r14,0x1f
 40025a4:	10 00 00 03 	l.bf 40025b0 <vsnprintf+0x1f4>
 40025a8:	a8 ce 00 00 	l.ori r6,r14,0x0
 40025ac:	9c c0 00 1f 	l.addi r6,r0,0x1f
 40025b0:	04 00 00 dd 	l.jal 4002924 <uitoan>
 40025b4:	a8 9a 00 00 	l.ori r4,r26,0x0
 40025b8:	a8 70 00 00 	l.ori r3,r16,0x0
 40025bc:	a8 81 00 00 	l.ori r4,r1,0x0
 40025c0:	04 00 00 56 	l.jal 4002718 <strcpy_>
 40025c4:	e2 10 58 00 	l.add r16,r16,r11
 40025c8:	03 ff ff 91 	l.j 400240c <__isr_stack_s+0xffffa40c>
 40025cc:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40025d0:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40025d4:	9c 65 ff d0 	l.addi r3,r5,0xffffffd0
 40025d8:	bc 43 00 09 	l.sfgtui r3,0x9
 40025dc:	13 ff ff c0 	l.bf 40024dc <__isr_stack_s+0xffffa4dc>
 40025e0:	9c 42 00 01 	l.addi r2,r2,0x1
 40025e4:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40025e8:	9d 05 ff d0 	l.addi r8,r5,0xffffffd0
 40025ec:	bc a8 00 09 	l.sfleui r8,0x9
 40025f0:	13 ff ff fd 	l.bf 40025e4 <__isr_stack_s+0xffffa5e4>
 40025f4:	9c 42 00 01 	l.addi r2,r2,0x1
 40025f8:	03 ff ff ba 	l.j 40024e0 <__isr_stack_s+0xffffa4e0>
 40025fc:	9c c5 ff a8 	l.addi r6,r5,0xffffffa8
 4002600:	90 a2 00 00 	l.lbs r5,0x0(r2)
 4002604:	9c e0 00 30 	l.addi r7,r0,0x30
 4002608:	03 ff ff a5 	l.j 400249c <__isr_stack_s+0xffffa49c>
 400260c:	9c 42 00 01 	l.addi r2,r2,0x1
 4002610:	d8 10 28 00 	l.sb 0x0(r16),r5
 4002614:	9e 10 00 01 	l.addi r16,r16,0x1
 4002618:	90 a2 00 00 	l.lbs r5,0x0(r2)
 400261c:	03 ff ff 9d 	l.j 4002490 <__isr_stack_s+0xffffa490>
 4002620:	9c 42 00 01 	l.addi r2,r2,0x1
 4002624:	a4 63 00 ff 	l.andi r3,r3,0xff
 4002628:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
 400262c:	bd 63 00 00 	l.sfgesi r3,0x0
 4002630:	0c 00 00 05 	l.bnf 4002644 <vsnprintf+0x288>
 4002634:	9c a0 00 10 	l.addi r5,r0,0x10
 4002638:	84 72 00 00 	l.lwz r3,0x0(r18)
 400263c:	03 ff ff d9 	l.j 40025a0 <__isr_stack_s+0xffffa5a0>
 4002640:	9e 52 00 04 	l.addi r18,r18,0x4
 4002644:	84 72 00 00 	l.lwz r3,0x0(r18)
 4002648:	9c a0 00 0a 	l.addi r5,r0,0xa
 400264c:	03 ff ff d5 	l.j 40025a0 <__isr_stack_s+0xffffa5a0>
 4002650:	9e 52 00 04 	l.addi r18,r18,0x4
 4002654:	a8 ce 00 00 	l.ori r6,r14,0x0
 4002658:	bd ae 00 1f 	l.sflesi r14,0x1f
 400265c:	0c 00 00 09 	l.bnf 4002680 <vsnprintf+0x2c4>
 4002660:	e0 60 18 02 	l.sub r3,r0,r3
 4002664:	a8 9a 00 00 	l.ori r4,r26,0x0
 4002668:	04 00 00 af 	l.jal 4002924 <uitoan>
 400266c:	9c a0 00 0a 	l.addi r5,r0,0xa
 4002670:	9c 60 00 2d 	l.addi r3,r0,0x2d
 4002674:	d8 10 18 00 	l.sb 0x0(r16),r3
 4002678:	03 ff ff d0 	l.j 40025b8 <__isr_stack_s+0xffffa5b8>
 400267c:	9e 10 00 01 	l.addi r16,r16,0x1
 4002680:	03 ff ff f9 	l.j 4002664 <__isr_stack_s+0xffffa664>
 4002684:	9c c0 00 1f 	l.addi r6,r0,0x1f

04002688 <snprintf>:
 4002688:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 400268c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4002690:	07 ff ff 4b 	l.jal 40023bc <__isr_stack_s+0xffffa3bc>
 4002694:	9c c1 00 04 	l.addi r6,r1,0x4
 4002698:	9c 21 00 04 	l.addi r1,r1,0x4
 400269c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40026a0:	44 00 48 00 	l.jr r9
 40026a4:	15 00 00 00 	l.nop 0x0

040026a8 <sprintf>:
 40026a8:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40026ac:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 40026b0:	a8 a4 00 00 	l.ori r5,r4,0x0
 40026b4:	9c c1 00 04 	l.addi r6,r1,0x4
 40026b8:	07 ff ff 41 	l.jal 40023bc <__isr_stack_s+0xffffa3bc>
 40026bc:	9c 80 04 00 	l.addi r4,r0,0x400
 40026c0:	9c 21 00 04 	l.addi r1,r1,0x4
 40026c4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40026c8:	44 00 48 00 	l.jr r9
 40026cc:	15 00 00 00 	l.nop 0x0

040026d0 <printf>:
 40026d0:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40026d4:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
 40026d8:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
 40026dc:	9c 21 fd f4 	l.addi r1,r1,0xfffffdf4
 40026e0:	a8 a3 00 00 	l.ori r5,r3,0x0
 40026e4:	9c c1 02 0c 	l.addi r6,r1,0x20c
 40026e8:	a8 61 00 00 	l.ori r3,r1,0x0
 40026ec:	07 ff ff 34 	l.jal 40023bc <__isr_stack_s+0xffffa3bc>
 40026f0:	9c 80 02 00 	l.addi r4,r0,0x200
 40026f4:	a8 61 00 00 	l.ori r3,r1,0x0
 40026f8:	07 ff fd ba 	l.jal 4001de0 <__isr_stack_s+0xffff9de0>
 40026fc:	a8 4b 00 00 	l.ori r2,r11,0x0
 4002700:	9c 21 02 0c 	l.addi r1,r1,0x20c
 4002704:	a9 62 00 00 	l.ori r11,r2,0x0
 4002708:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 400270c:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
 4002710:	44 00 48 00 	l.jr r9
 4002714:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

04002718 <strcpy_>:
 4002718:	e0 a0 20 02 	l.sub r5,r0,r4
 400271c:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4002720:	e0 a4 28 04 	l.or r5,r4,r5
 4002724:	bd 65 00 00 	l.sfgesi r5,0x0
 4002728:	10 00 00 17 	l.bf 4002784 <strcpy_+0x6c>
 400272c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4002730:	e0 a0 18 02 	l.sub r5,r0,r3
 4002734:	e0 a3 28 04 	l.or r5,r3,r5
 4002738:	bd 65 00 00 	l.sfgesi r5,0x0
 400273c:	10 00 00 12 	l.bf 4002784 <strcpy_+0x6c>
 4002740:	15 00 00 00 	l.nop 0x0
 4002744:	90 c4 00 00 	l.lbs r6,0x0(r4)
 4002748:	bc 06 00 00 	l.sfeqi r6,0x0
 400274c:	10 00 00 08 	l.bf 400276c <strcpy_+0x54>
 4002750:	a8 a3 00 00 	l.ori r5,r3,0x0
 4002754:	d8 05 30 00 	l.sb 0x0(r5),r6
 4002758:	9c 84 00 01 	l.addi r4,r4,0x1
 400275c:	90 c4 00 00 	l.lbs r6,0x0(r4)
 4002760:	bc 26 00 00 	l.sfnei r6,0x0
 4002764:	13 ff ff fc 	l.bf 4002754 <__isr_stack_s+0xffffa754>
 4002768:	9c a5 00 01 	l.addi r5,r5,0x1
 400276c:	9c 40 00 00 	l.addi r2,r0,0x0
 4002770:	a9 63 00 00 	l.ori r11,r3,0x0
 4002774:	d8 05 10 00 	l.sb 0x0(r5),r2
 4002778:	9c 21 00 04 	l.addi r1,r1,0x4
 400277c:	44 00 48 00 	l.jr r9
 4002780:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
 4002784:	9c 60 00 00 	l.addi r3,r0,0x0
 4002788:	9c 21 00 04 	l.addi r1,r1,0x4
 400278c:	a9 63 00 00 	l.ori r11,r3,0x0
 4002790:	44 00 48 00 	l.jr r9
 4002794:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04002798 <strlen_>:
 4002798:	91 63 00 00 	l.lbs r11,0x0(r3)
 400279c:	bc 0b 00 00 	l.sfeqi r11,0x0
 40027a0:	10 00 00 0a 	l.bf 40027c8 <strlen_+0x30>
 40027a4:	15 00 00 00 	l.nop 0x0
 40027a8:	9d 60 00 00 	l.addi r11,r0,0x0
 40027ac:	9d 6b 00 01 	l.addi r11,r11,0x1
 40027b0:	e0 83 58 00 	l.add r4,r3,r11
 40027b4:	90 84 00 00 	l.lbs r4,0x0(r4)
 40027b8:	bc 24 00 00 	l.sfnei r4,0x0
 40027bc:	13 ff ff fd 	l.bf 40027b0 <__isr_stack_s+0xffffa7b0>
 40027c0:	9d 6b 00 01 	l.addi r11,r11,0x1
 40027c4:	9d 6b ff ff 	l.addi r11,r11,0xffffffff
 40027c8:	44 00 48 00 	l.jr r9
 40027cc:	15 00 00 00 	l.nop 0x0

040027d0 <strrev>:
 40027d0:	90 c3 00 00 	l.lbs r6,0x0(r3)
 40027d4:	bc 06 00 00 	l.sfeqi r6,0x0
 40027d8:	10 00 00 0b 	l.bf 4002804 <strrev+0x34>
 40027dc:	9c 80 ff ff 	l.addi r4,r0,0xffffffff
 40027e0:	9c 80 00 00 	l.addi r4,r0,0x0
 40027e4:	9c 84 00 01 	l.addi r4,r4,0x1
 40027e8:	e0 a3 20 00 	l.add r5,r3,r4
 40027ec:	90 a5 00 00 	l.lbs r5,0x0(r5)
 40027f0:	bc 25 00 00 	l.sfnei r5,0x0
 40027f4:	13 ff ff fd 	l.bf 40027e8 <__isr_stack_s+0xffffa7e8>
 40027f8:	9c 84 00 01 	l.addi r4,r4,0x1
 40027fc:	9c 84 ff ff 	l.addi r4,r4,0xffffffff
 4002800:	9c 84 ff ff 	l.addi r4,r4,0xffffffff
 4002804:	e0 83 20 00 	l.add r4,r3,r4
 4002808:	e4 63 20 00 	l.sfgeu r3,r4
 400280c:	10 00 00 0d 	l.bf 4002840 <strrev+0x70>
 4002810:	15 00 00 00 	l.nop 0x0
 4002814:	00 00 00 03 	l.j 4002820 <strrev+0x50>
 4002818:	a8 a3 00 00 	l.ori r5,r3,0x0
 400281c:	90 c5 00 00 	l.lbs r6,0x0(r5)
 4002820:	90 e4 00 00 	l.lbs r7,0x0(r4)
 4002824:	d8 04 30 00 	l.sb 0x0(r4),r6
 4002828:	d8 05 38 00 	l.sb 0x0(r5),r7
 400282c:	9c 84 ff ff 	l.addi r4,r4,0xffffffff
 4002830:	9c a5 00 01 	l.addi r5,r5,0x1
 4002834:	e4 a4 28 00 	l.sfleu r4,r5
 4002838:	0f ff ff f9 	l.bnf 400281c <__isr_stack_s+0xffffa81c>
 400283c:	15 00 00 00 	l.nop 0x0
 4002840:	44 00 48 00 	l.jr r9
 4002844:	a9 63 00 00 	l.ori r11,r3,0x0

04002848 <itoa>:
 4002848:	d7 e1 17 f0 	l.sw 0xfffffff0(r1),r2
 400284c:	d7 e1 77 f4 	l.sw 0xfffffff4(r1),r14
 4002850:	d7 e1 87 f8 	l.sw 0xfffffff8(r1),r16
 4002854:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002858:	9c 45 ff fe 	l.addi r2,r5,0xfffffffe
 400285c:	9c 21 ff f0 	l.addi r1,r1,0xfffffff0
 4002860:	a9 c4 00 00 	l.ori r14,r4,0x0
 4002864:	bc a2 00 0e 	l.sfleui r2,0xe
 4002868:	0c 00 00 25 	l.bnf 40028fc <itoa+0xb4>
 400286c:	aa 06 00 00 	l.ori r16,r6,0x0
 4002870:	b8 83 00 9f 	l.srai r4,r3,0x1f
 4002874:	a8 4e 00 00 	l.ori r2,r14,0x0
 4002878:	e0 e4 18 05 	l.xor r7,r4,r3
 400287c:	e0 e7 20 02 	l.sub r7,r7,r4
 4002880:	e1 07 2b 09 	l.div r8,r7,r5
 4002884:	e1 88 2b 06 	l.mul r12,r8,r5
 4002888:	18 80 04 00 	l.movhi r4,0x400
 400288c:	e1 87 60 02 	l.sub r12,r7,r12
 4002890:	a8 84 2a 40 	l.ori r4,r4,0x2a40
 4002894:	a8 e8 00 00 	l.ori r7,r8,0x0
 4002898:	e1 0c 20 00 	l.add r8,r12,r4
 400289c:	bc 27 00 00 	l.sfnei r7,0x0
 40028a0:	8d 08 00 00 	l.lbz r8,0x0(r8)
 40028a4:	d8 02 40 00 	l.sb 0x0(r2),r8
 40028a8:	13 ff ff f6 	l.bf 4002880 <__isr_stack_s+0xffffa880>
 40028ac:	9c 42 00 01 	l.addi r2,r2,0x1
 40028b0:	bd 63 00 00 	l.sfgesi r3,0x0
 40028b4:	0c 00 00 0f 	l.bnf 40028f0 <itoa+0xa8>
 40028b8:	9c 60 00 2d 	l.addi r3,r0,0x2d
 40028bc:	9c 80 00 00 	l.addi r4,r0,0x0
 40028c0:	a8 6e 00 00 	l.ori r3,r14,0x0
 40028c4:	d8 02 20 00 	l.sb 0x0(r2),r4
 40028c8:	07 ff ff c2 	l.jal 40027d0 <__isr_stack_s+0xffffa7d0>
 40028cc:	e0 42 70 02 	l.sub r2,r2,r14
 40028d0:	d4 10 10 00 	l.sw 0x0(r16),r2
 40028d4:	9c 21 00 10 	l.addi r1,r1,0x10
 40028d8:	a9 6e 00 00 	l.ori r11,r14,0x0
 40028dc:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40028e0:	84 41 ff f0 	l.lwz r2,0xfffffff0(r1)
 40028e4:	85 c1 ff f4 	l.lwz r14,0xfffffff4(r1)
 40028e8:	44 00 48 00 	l.jr r9
 40028ec:	86 01 ff f8 	l.lwz r16,0xfffffff8(r1)
 40028f0:	d8 02 18 00 	l.sb 0x0(r2),r3
 40028f4:	03 ff ff f2 	l.j 40028bc <__isr_stack_s+0xffffa8bc>
 40028f8:	9c 42 00 01 	l.addi r2,r2,0x1
 40028fc:	9c 40 00 00 	l.addi r2,r0,0x0
 4002900:	9d c0 00 00 	l.addi r14,r0,0x0
 4002904:	d8 04 10 00 	l.sb 0x0(r4),r2
 4002908:	9c 21 00 10 	l.addi r1,r1,0x10
 400290c:	a9 6e 00 00 	l.ori r11,r14,0x0
 4002910:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4002914:	84 41 ff f0 	l.lwz r2,0xfffffff0(r1)
 4002918:	85 c1 ff f4 	l.lwz r14,0xfffffff4(r1)
 400291c:	44 00 48 00 	l.jr r9
 4002920:	86 01 ff f8 	l.lwz r16,0xfffffff8(r1)

04002924 <uitoan>:
 4002924:	b8 e7 00 18 	l.slli r7,r7,0x18
 4002928:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 400292c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002930:	9c 45 ff fe 	l.addi r2,r5,0xfffffffe
 4002934:	b9 67 00 98 	l.srai r11,r7,0x18
 4002938:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 400293c:	bc a2 00 0e 	l.sfleui r2,0xe
 4002940:	0c 00 00 25 	l.bnf 40029d4 <uitoan+0xb0>
 4002944:	a8 e4 00 00 	l.ori r7,r4,0x0
 4002948:	e0 43 2b 0a 	l.divu r2,r3,r5
 400294c:	e1 02 2b 06 	l.mul r8,r2,r5
 4002950:	19 80 04 00 	l.movhi r12,0x400
 4002954:	e1 03 40 02 	l.sub r8,r3,r8
 4002958:	a9 8c 2a 40 	l.ori r12,r12,0x2a40
 400295c:	a8 62 00 00 	l.ori r3,r2,0x0
 4002960:	e0 48 60 00 	l.add r2,r8,r12
 4002964:	bc 23 00 00 	l.sfnei r3,0x0
 4002968:	8c 42 00 00 	l.lbz r2,0x0(r2)
 400296c:	d8 07 10 00 	l.sb 0x0(r7),r2
 4002970:	13 ff ff f6 	l.bf 4002948 <__isr_stack_s+0xffffa948>
 4002974:	9c e7 00 01 	l.addi r7,r7,0x1
 4002978:	e0 47 20 02 	l.sub r2,r7,r4
 400297c:	e5 62 30 00 	l.sfges r2,r6
 4002980:	10 00 00 0c 	l.bf 40029b0 <uitoan+0x8c>
 4002984:	a8 a3 00 00 	l.ori r5,r3,0x0
 4002988:	e1 07 28 00 	l.add r8,r7,r5
 400298c:	9c a5 00 01 	l.addi r5,r5,0x1
 4002990:	d8 08 58 00 	l.sb 0x0(r8),r11
 4002994:	e1 05 10 00 	l.add r8,r5,r2
 4002998:	e5 46 40 00 	l.sfgts r6,r8
 400299c:	13 ff ff fc 	l.bf 400298c <__isr_stack_s+0xffffa98c>
 40029a0:	e1 07 28 00 	l.add r8,r7,r5
 40029a4:	e0 46 10 02 	l.sub r2,r6,r2
 40029a8:	e0 e7 10 00 	l.add r7,r7,r2
 40029ac:	e0 47 20 02 	l.sub r2,r7,r4
 40029b0:	9c 60 00 00 	l.addi r3,r0,0x0
 40029b4:	d8 07 18 00 	l.sb 0x0(r7),r3
 40029b8:	07 ff ff 86 	l.jal 40027d0 <__isr_stack_s+0xffffa7d0>
 40029bc:	a8 64 00 00 	l.ori r3,r4,0x0
 40029c0:	9c 21 00 08 	l.addi r1,r1,0x8
 40029c4:	a9 62 00 00 	l.ori r11,r2,0x0
 40029c8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40029cc:	44 00 48 00 	l.jr r9
 40029d0:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)
 40029d4:	9c 40 00 00 	l.addi r2,r0,0x0
 40029d8:	9c 21 00 08 	l.addi r1,r1,0x8
 40029dc:	d8 04 10 00 	l.sb 0x0(r4),r2
 40029e0:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40029e4:	9c 40 00 00 	l.addi r2,r0,0x0
 40029e8:	a9 62 00 00 	l.ori r11,r2,0x0
 40029ec:	44 00 48 00 	l.jr r9
 40029f0:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

040029f4 <_text_dummy_code>:
 40029f4:	15 00 00 00 	l.nop 0x0
 40029f8:	15 00 00 00 	l.nop 0x0
 40029fc:	15 00 00 00 	l.nop 0x0
 4002a00:	15 00 00 00 	l.nop 0x0
 4002a04:	15 00 00 00 	l.nop 0x0
 4002a08:	15 00 00 00 	l.nop 0x0
 4002a0c:	15 00 00 00 	l.nop 0x0
 4002a10:	15 00 00 00 	l.nop 0x0
 4002a14:	15 00 00 00 	l.nop 0x0
 4002a18:	15 00 00 00 	l.nop 0x0
 4002a1c:	15 00 00 00 	l.nop 0x0
 4002a20:	15 00 00 00 	l.nop 0x0
 4002a24:	15 00 00 00 	l.nop 0x0
 4002a28:	15 00 00 00 	l.nop 0x0
 4002a2c:	15 00 00 00 	l.nop 0x0
 4002a30:	15 00 00 00 	l.nop 0x0

Disassembly of section .ispm_text:

04002a34 <__ispm_data_e-0xc>:
	...

Disassembly of section .data:

04002a40 <__data_s>:
 4002a40:	30 31 32 33 	.word 0x30313233
 4002a44:	34 35 36 37 	.word 0x34353637
 4002a48:	38 39 41 42 	.word 0x38394142
 4002a4c:	43 44 45 46 	.word 0x43444546
 4002a50:	00 00 00 00 	l.j 4002a50 <__data_s+0x10>

Disassembly of section .bss:

04002a54 <__bss_s>:
 4002a54:	00 00 00 00 	l.j 4002a54 <__bss_s>

04002a58 <xsr_tick_on>:
 4002a58:	00 00 00 00 	l.j 4002a58 <xsr_tick_on>

04002a5c <gnIsrTick>:
 4002a5c:	00 00 00 00 	l.j 4002a5c <gnIsrTick>

04002a60 <tIntHandlers>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	47 43 43 3a 	l.jr r8
   4:	20 28 4f 70 	.word 0x20284f70
   8:	65 6e 52 49 	.word 0x656e5249
   c:	53 43 20 33 	.word 0x53432033
  10:	32 2d 62 69 	.word 0x322d6269
  14:	74 20 74 6f 	l.cust2 
  18:	6f 6c 63 68 	.word 0x6f6c6368
  1c:	61 69 6e 20 	.word 0x61696e20
  20:	66 6f 72 20 	.word 0x666f7220
  24:	6f 72 33 32 	.word 0x6f723332
  28:	2d 65 6c 66 	.word 0x2d656c66
  2c:	20 28 62 75 	.word 0x20286275
  30:	69 6c 74 20 	.word 0x696c7420
  34:	32 30 31 31 	.word 0x32303131
  38:	30 34 31 30 	.word 0x30343130
  3c:	29 29 20 34 	lv.addu.b r9,r9,r4
  40:	2e 35 2e 31 	.word 0x2e352e31
  44:	2d 6f 72 33 	.word 0x2d6f7233
  48:	32 2d 31 2e 	.word 0x322d312e
  4c:	30 72 63 34 	.word 0x30726334
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00 00 00 1c 	l.j 70 <__lma_start+0x70>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d584>
   8:	00 00 04 00 	l.j 1008 <except_stack_size+0xc08>
   c:	00 00 00 00 	l.j c <__lma_start+0xc>
  10:	04 00 11 00 	l.jal 4410 <__lma_size+0x1990>
  14:	00 00 02 14 	l.j 864 <except_stack_size+0x464>
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
   0:	00 00 00 73 	l.j 1cc <heap_size+0xcc>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d584>
   8:	00 00 00 00 	l.j 8 <__lma_start+0x8>
   c:	01 47 00 00 	l.j 51c000c <__isr_stack_s+0x11b800c>
  10:	00 88 65 6e 	l.j 22195c8 <__lma_size+0x2216b48>
  14:	61 62 6c 65 	.word 0x61626c65
  18:	5f 6a 74 61 	.word 0x5f6a7461
  1c:	67 5f 63 74 	.word 0x675f6374
  20:	72 6c 5f 65 	l.cust1 
  24:	78 63 65 70 	l.cust3 
  28:	74 69 6f 6e 	l.cust2 
  2c:	00 00 00 00 	l.j 2c <__lma_start+0x2c>
  30:	9d 64 69 73 	l.addi r11,r4,0x6973
  34:	61 62 6c 65 	.word 0x61626c65
  38:	5f 6a 74 61 	.word 0x5f6a7461
  3c:	67 5f 63 74 	.word 0x675f6374
  40:	72 6c 5f 65 	l.cust1 
  44:	78 63 65 70 	l.cust3 
  48:	74 69 6f 6e 	l.cust2 
  4c:	00 00 00 00 	l.j 4c <__lma_start+0x4c>
  50:	b2 73 79 73 	l.muli r19,r19,0x7973
  54:	63 61 6c 6c 	.word 0x63616c6c
  58:	5f 41 00 00 	.word 0x5f410000
  5c:	00 00 e1 74 	l.j 3862c <__lma_size+0x35bac>
  60:	72 61 70 63 	l.cust1 
  64:	61 6c 6c 5f 	.word 0x616c6c5f
  68:	41 00 00 00 	.word 0x41000000
  6c:	01 10 6d 61 	l.j 441b5f0 <__isr_stack_s+0x4135f0>
  70:	69 6e 00 00 	.word 0x696e0000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00 00 01 43 	l.j 50c <except_stack_size+0x10c>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d584>
   8:	00 00 04 01 	l.j 100c <except_stack_size+0xc0c>
   c:	00 00 00 d4 	l.j 35c <heap_size+0x25c>
  10:	01 00 00 00 	l.j 4000010 <_text_lma_s>
  14:	49 00 00 00 	l.jalr r0
  18:	88 04 00 11 	l.lws r0,0x11(r4)
  1c:	00 04 00 13 	l.j 100068 <__lma_size+0xfd5e8>
  20:	14 00 00 00 	.word 0x14000000
  24:	00 02 04 05 	l.j 81038 <__lma_size+0x7e5b8>
  28:	69 6e 74 00 	.word 0x696e7400
  2c:	03 00 00 00 	l.j fc00002c <__isr_stack_s+0xf7ff802c>
  30:	2d 02 35 00 	.word 0x2d023500
  34:	00 00 37 04 	l.j dc44 <__lma_size+0xb1c4>
  38:	04 07 00 00 	l.jal 1c0038 <__lma_size+0x1bd5b8>
  3c:	00 3c 03 00 	l.j f00c3c <__lma_size+0xefe1bc>
  40:	00 00 19 02 	l.j 6448 <__lma_size+0x39c8>
  44:	36 00 00 00 	.word 0x36000000
  48:	37 04 01 06 	.word 0x37040106
  4c:	00 00 00 62 	l.j 1d4 <heap_size+0xd4>
  50:	04 01 08 00 	l.jal 42050 <__lma_size+0x3f5d0>
  54:	00 00 59 04 	l.j 16464 <__lma_size+0x139e4>
  58:	01 06 00 00 	l.j 4180058 <__isr_stack_s+0x178058>
  5c:	00 5b 04 02 	l.j 16c1064 <__lma_size+0x16be5e4>
  60:	05 00 00 00 	l.jal 4000060 <_data_s>
  64:	ca 04 02 07 	lf.madd.s r16,r4,r0
  68:	00 00 00 b7 	l.j 344 <heap_size+0x244>
  6c:	04 04 05 00 	l.jal 10146c <__lma_size+0xfe9ec>
  70:	00 00 05 04 	l.j 1480 <except_stack_size+0x1080>
  74:	04 07 00 00 	l.jal 1c0074 <__lma_size+0x1bd5f4>
  78:	00 37 04 08 	l.j dc1098 <__lma_size+0xdbe618>
  7c:	05 00 00 00 	l.jal 400007c <_stack_e+0x8>
  80:	00 04 08 07 	l.j 10209c <__lma_size+0xff61c>
  84:	00 00 00 32 	l.j 14c <heap_size+0x4c>
  88:	05 01 00 00 	l.jal 4040088 <__isr_stack_s+0x38088>
  8c:	00 9c 01 2b 	l.j 2700538 <__lma_size+0x26fdab8>
  90:	01 04 00 11 	l.j 41000d4 <__isr_stack_s+0xf80d4>
  94:	00 04 00 11 	l.j 1000d8 <__lma_size+0xfd658>
  98:	1c 00 00 00 	.word 0x1c000000
  9c:	00 05 01 00 	l.j 14049c <__lma_size+0x13da1c>
  a0:	00 00 67 01 	l.j 19ca4 <__lma_size+0x17224>
  a4:	40 01 04 00 	.word 0x40010400
  a8:	11 1c 04 00 	l.bf 47010a8 <__isr_stack_s+0x6f90a8>
  ac:	11 38 00 00 	l.bf 4e000ac <__isr_stack_s+0xdf80ac>
  b0:	00 20 06 01 	l.j 8018b4 <__lma_size+0x7fee34>
  b4:	00 00 00 1e 	l.j 12c <heap_size+0x2c>
  b8:	01 45 01 04 	l.j 51404c8 <__isr_stack_s+0x11384c8>
  bc:	00 11 38 04 	l.j 44e0cc <__lma_size+0x44b64c>
  c0:	00 11 dc 00 	l.j 4770c0 <__lma_size+0x474640>
  c4:	00 00 40 00 	l.j 100c4 <__lma_size+0xd644>
  c8:	00 00 db 07 	l.j 36ce4 <__lma_size+0x34264>
  cc:	00 00 00 28 	l.j 16c <heap_size+0x6c>
  d0:	01 47 00 00 	l.j 51c00d0 <__isr_stack_s+0x11b80d0>
  d4:	00 db 00 00 	l.j 36c00d4 <__lma_size+0x36bd654>
  d8:	00 60 00 08 	l.j 18000f8 <__lma_size+0x17fd678>
  dc:	04 00 00 00 	l.jal dc <__lma_start+0xdc>
  e0:	2c 06 01 00 	.word 0x2c060100
  e4:	00 00 0e 01 	l.j 38e8 <__lma_size+0xe68>
  e8:	52 01 04 00 	.word 0x52010400
  ec:	11 dc 04 00 	l.bf 77010ec <__isr_stack_s+0x36f90ec>
  f0:	12 3c 00 00 	l.bf f8f000f0 <__isr_stack_s+0xf4ef80f0>
  f4:	00 a9 00 00 	l.j 2a400f4 <__lma_size+0x2a3d674>
  f8:	01 0a 09 00 	l.j 42824f8 <__isr_stack_s+0x27a4f8>
  fc:	00 00 54 01 	l.j 15100 <__lma_size+0x12680>
 100:	52 00 00 01 	.word 0x52000001
 104:	0a 00 00 00 	.word 0x0a000000
 108:	c9 00 08 04 	.word 0xc9000804
 10c:	00 00 00 3e 	l.j 204 <heap_size+0x104>
 110:	0a 01 00 00 	.word 0x0a010000
 114:	00 83 01 5b 	l.j 20c0680 <__lma_size+0x20bdc00>
 118:	01 00 00 00 	l.j 4000118 <_reset+0x18>
 11c:	25 04 00 12 	l.rfe 
 120:	3c 04 00 13 	.word 0x3c040013
 124:	14 00 00 01 	.word 0x14000001
 128:	0b 0b 69 00 	.word 0x0b0b6900
 12c:	01 6c 00 00 	l.j 5b0012c <__isr_stack_s+0x1af812c>
 130:	00 25 00 00 	l.j 940130 <__lma_size+0x93d6b0>
 134:	01 2b 0b 63 	l.j 4ac2ec0 <__isr_stack_s+0xabaec0>
 138:	6e 74 00 01 	.word 0x6e740001
 13c:	74 00 00 00 	l.cust2 
 140:	25 00 00 01 	l.rfe 
 144:	Address 0x0000000000000144 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	01 11 01 25 	l.j 4440494 <__isr_stack_s+0x438494>
   4:	0e 13 0b 03 	l.bnf f84c2c10 <__isr_stack_s+0xf44bac10>
   8:	0e 1b 0e 11 	l.bnf f86c384c <__isr_stack_s+0xf46bb84c>
   c:	01 12 01 10 	l.j 448044c <__isr_stack_s+0x47844c>
  10:	06 00 00 02 	l.jal f8000018 <__isr_stack_s+0xf3ff8018>
  14:	24 00 0b 0b 	l.rfe 
  18:	3e 0b 03 08 	.word 0x3e0b0308
  1c:	00 00 03 16 	l.j c74 <except_stack_size+0x874>
  20:	00 03 0e 3a 	l.j c3908 <__lma_size+0xc0e88>
  24:	0b 3b 0b 49 	.word 0x0b3b0b49
  28:	13 00 00 04 	l.bf fc000038 <__isr_stack_s+0xf7ff8038>
  2c:	24 00 0b 0b 	l.rfe 
  30:	3e 0b 03 0e 	.word 0x3e0b030e
  34:	00 00 05 2e 	l.j 14ec <except_stack_size+0x10ec>
  38:	00 3f 0c 03 	l.j fc3044 <__lma_size+0xfc05c4>
  3c:	0e 3a 0b 3b 	l.bnf f8e82d28 <__isr_stack_s+0xf4e7ad28>
  40:	0b 27 0c 11 	.word 0x0b270c11
  44:	01 12 01 40 	l.j 4480544 <__isr_stack_s+0x478544>
  48:	06 00 00 06 	l.jal f8000060 <__isr_stack_s+0xf3ff8060>
  4c:	2e 01 3f 0c 	.word 0x2e013f0c
  50:	03 0e 3a 0b 	l.j fc38e87c <__isr_stack_s+0xf838687c>
  54:	3b 0b 27 0c 	.word 0x3b0b270c
  58:	11 01 12 01 	l.bf 404485c <__isr_stack_s+0x3c85c>
  5c:	40 06 01 13 	.word 0x40060113
  60:	00 00 07 34 	l.j 1d30 <except_stack_size+0x1930>
  64:	00 03 0e 3a 	l.j c394c <__lma_size+0xc0ecc>
  68:	0b 3b 0b 49 	.word 0x0b3b0b49
  6c:	13 02 06 00 	l.bf fc08186c <__isr_stack_s+0xf807986c>
  70:	00 08 0f 00 	l.j 203c70 <__lma_size+0x2011f0>
  74:	0b 0b 49 13 	.word 0x0b0b4913
  78:	00 00 09 05 	l.j 248c <except_stack_size+0x208c>
  7c:	00 03 0e 3a 	l.j c3964 <__lma_size+0xc0ee4>
  80:	0b 3b 0b 49 	.word 0x0b3b0b49
  84:	13 02 06 00 	l.bf fc081884 <__isr_stack_s+0xf8079884>
  88:	00 0a 2e 01 	l.j 28b88c <__lma_size+0x288e0c>
  8c:	3f 0c 03 0e 	.word 0x3f0c030e
  90:	3a 0b 3b 0b 	.word 0x3a0b3b0b
  94:	27 0c 49 13 	l.rfe 
  98:	11 01 12 01 	l.bf 404489c <__isr_stack_s+0x3c89c>
  9c:	40 06 00 00 	.word 0x40060000
  a0:	0b 34 00 03 	.word 0x0b340003
  a4:	08 3a 0b 3b 	.word 0x083a0b3b
  a8:	0b 49 13 02 	.word 0x0b491302
  ac:	06 00 00 00 	l.jal f80000ac <__isr_stack_s+0xf3ff80ac>

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00 00 02 65 	l.j 994 <except_stack_size+0x594>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d584>
   8:	00 4b 01 01 	l.j 12c040c <__lma_size+0x12bd98c>
   c:	f6 f5 0a 00 	l.cust6 
  10:	01 01 01 01 	l.j 4040414 <__isr_stack_s+0x38414>
  14:	00 00 00 01 	l.j 18 <__lma_start+0x18>
  18:	2f 6f 70 74 	.word 0x2f6f7074
  1c:	2f 53 57 5f 	.word 0x2f53575f
  20:	4e 45 57 2f 	l.maci r5,0x572f
  24:	53 57 2f 62 	.word 0x53572f62
  28:	6f 6f 74 2f 	.word 0x6f6f742f
  2c:	73 72 63 2f 	l.cust1 
  30:	68 65 61 64 	.word 0x68656164
  34:	65 72 00 73 	.word 0x65720073
  38:	72 63 00 00 	l.cust1 
  3c:	6d 61 69 6e 	.word 0x6d61696e
  40:	2e 63 00 02 	.word 0x2e630002
  44:	00 00 62 6f 	l.j 18a00 <__lma_size+0x15f80>
  48:	6f 74 5f 64 	.word 0x6f745f64
  4c:	65 76 2e 68 	.word 0x65762e68
  50:	00 01 00 00 	l.j 40050 <__lma_size+0x3d5d0>
  54:	00 00 05 02 	l.j 145c <except_stack_size+0x105c>
  58:	04 00 11 00 	l.jal 4458 <__lma_size+0x19d8>
  5c:	3f 00 05 02 	.word 0x3f000502
  60:	04 00 11 08 	l.jal 4480 <__lma_size+0x1a00>
  64:	15 00 05 02 	l.nop 0x502
  68:	04 00 11 0c 	l.jal 4498 <__lma_size+0x1a18>
  6c:	25 00 05 02 	l.rfe 
  70:	04 00 11 14 	l.jal 44c0 <__lma_size+0x1a40>
  74:	03 6f 01 00 	l.j fdbc0474 <__isr_stack_s+0xf9bb8474>
  78:	05 02 04 00 	l.jal 4081078 <__isr_stack_s+0x79078>
  7c:	11 1c 28 00 	l.bf 470a07c <__isr_stack_s+0x70207c>
  80:	05 02 04 00 	l.jal 4081080 <__isr_stack_s+0x79080>
  84:	11 24 15 00 	l.bf 4905484 <__isr_stack_s+0x8fd484>
  88:	05 02 04 00 	l.jal 4081088 <__isr_stack_s+0x79088>
  8c:	11 28 15 00 	l.bf 4a0548c <__isr_stack_s+0x9fd48c>
  90:	05 02 04 00 	l.jal 4081090 <__isr_stack_s+0x79090>
  94:	11 30 13 00 	l.bf 4c04c94 <__isr_stack_s+0xbfcc94>
  98:	05 02 04 00 	l.jal 4081098 <__isr_stack_s+0x79098>
  9c:	11 38 18 00 	l.bf 4e0609c <__isr_stack_s+0xdfe09c>
  a0:	05 02 04 00 	l.jal 40810a0 <__isr_stack_s+0x790a0>
  a4:	11 3c 15 00 	l.bf 4f054a4 <__isr_stack_s+0xefd4a4>
  a8:	05 02 04 00 	l.jal 40810a8 <__isr_stack_s+0x790a8>
  ac:	11 40 01 00 	l.bf 50004ac <__isr_stack_s+0xff84ac>
  b0:	05 02 04 00 	l.jal 40810b0 <__isr_stack_s+0x790b0>
  b4:	11 48 17 00 	l.bf 5205cb4 <__isr_stack_s+0x11fdcb4>
  b8:	05 02 04 00 	l.jal 40810b8 <__isr_stack_s+0x790b8>
  bc:	11 74 18 00 	l.bf 5d060bc <__isr_stack_s+0x1cfe0bc>
  c0:	05 02 04 00 	l.jal 40810c0 <__isr_stack_s+0x790c0>
  c4:	11 78 17 00 	l.bf 5e05cc4 <__isr_stack_s+0x1dfdcc4>
  c8:	05 02 04 00 	l.jal 40810c8 <__isr_stack_s+0x790c8>
  cc:	11 80 11 00 	l.bf 60044cc <__isr_stack_s+0x1ffc4cc>
  d0:	05 02 04 00 	l.jal 40810d0 <__isr_stack_s+0x790d0>
  d4:	11 88 10 00 	l.bf 62040d4 <__isr_stack_s+0x21fc0d4>
  d8:	05 02 04 00 	l.jal 40810d8 <__isr_stack_s+0x790d8>
  dc:	11 90 1b 00 	l.bf 6406cdc <__isr_stack_s+0x23fecdc>
  e0:	05 02 04 00 	l.jal 40810e0 <__isr_stack_s+0x790e0>
  e4:	11 98 12 00 	l.bf 66048e4 <__isr_stack_s+0x25fc8e4>
  e8:	05 02 04 00 	l.jal 40810e8 <__isr_stack_s+0x790e8>
  ec:	11 a0 12 00 	l.bf 68048ec <__isr_stack_s+0x27fc8ec>
  f0:	05 02 04 00 	l.jal 40810f0 <__isr_stack_s+0x790f0>
  f4:	11 a4 18 00 	l.bf 69060f4 <__isr_stack_s+0x28fe0f4>
  f8:	05 02 04 00 	l.jal 40810f8 <__isr_stack_s+0x790f8>
  fc:	11 ac 10 00 	l.bf 6b040fc <__isr_stack_s+0x2afc0fc>
 100:	05 02 04 00 	l.jal 4081100 <__isr_stack_s+0x79100>
 104:	11 b4 13 00 	l.bf 6d04d04 <__isr_stack_s+0x2cfcd04>
 108:	05 02 04 00 	l.jal 4081108 <__isr_stack_s+0x79108>
 10c:	11 b8 19 00 	l.bf 6e0650c <__isr_stack_s+0x2dfe50c>
 110:	05 02 04 00 	l.jal 4081110 <__isr_stack_s+0x79110>
 114:	11 c0 0f 00 	l.bf 7003d14 <__isr_stack_s+0x2ffbd14>
 118:	05 02 04 00 	l.jal 4081118 <__isr_stack_s+0x79118>
 11c:	11 c8 13 00 	l.bf 7204d1c <__isr_stack_s+0x31fcd1c>
 120:	05 02 04 00 	l.jal 4081120 <__isr_stack_s+0x79120>
 124:	11 cc 1a 00 	l.bf 7306924 <__isr_stack_s+0x32fe924>
 128:	05 02 04 00 	l.jal 4081128 <__isr_stack_s+0x79128>
 12c:	11 d4 0e 00 	l.bf 750392c <__isr_stack_s+0x34fb92c>
 130:	05 02 04 00 	l.jal 4081130 <__isr_stack_s+0x79130>
 134:	11 dc 1c 00 	l.bf 7707134 <__isr_stack_s+0x36ff134>
 138:	05 02 04 00 	l.jal 4081138 <__isr_stack_s+0x79138>
 13c:	11 e4 15 00 	l.bf 790553c <__isr_stack_s+0x38fd53c>
 140:	05 02 04 00 	l.jal 4081140 <__isr_stack_s+0x79140>
 144:	11 e8 13 00 	l.bf 7a04d44 <__isr_stack_s+0x39fcd44>
 148:	05 02 04 00 	l.jal 4081148 <__isr_stack_s+0x79148>
 14c:	11 ec 15 00 	l.bf 7b0554c <__isr_stack_s+0x3afd54c>
 150:	05 02 04 00 	l.jal 4081150 <__isr_stack_s+0x79150>
 154:	11 f0 01 00 	l.bf 7c00554 <__isr_stack_s+0x3bf8554>
 158:	05 02 04 00 	l.jal 4081158 <__isr_stack_s+0x79158>
 15c:	11 f8 15 00 	l.bf 7e0555c <__isr_stack_s+0x3dfd55c>
 160:	05 02 04 00 	l.jal 4081160 <__isr_stack_s+0x79160>
 164:	12 08 15 00 	l.bf f8205564 <__isr_stack_s+0xf41fd564>
 168:	05 02 04 00 	l.jal 4081168 <__isr_stack_s+0x79168>
 16c:	12 10 15 00 	l.bf f840556c <__isr_stack_s+0xf43fd56c>
 170:	05 02 04 00 	l.jal 4081170 <__isr_stack_s+0x79170>
 174:	12 14 13 00 	l.bf f8504d74 <__isr_stack_s+0xf44fcd74>
 178:	05 02 04 00 	l.jal 4081178 <__isr_stack_s+0x79178>
 17c:	12 1c 13 00 	l.bf f8704d7c <__isr_stack_s+0xf46fcd7c>
 180:	05 02 04 00 	l.jal 4081180 <__isr_stack_s+0x79180>
 184:	12 2c 18 00 	l.bf f8b06184 <__isr_stack_s+0xf4afe184>
 188:	05 02 04 00 	l.jal 4081188 <__isr_stack_s+0x79188>
 18c:	12 3c 17 00 	l.bf f8f05d8c <__isr_stack_s+0xf4efdd8c>
 190:	05 02 04 00 	l.jal 4081190 <__isr_stack_s+0x79190>
 194:	12 40 16 00 	l.bf f9005994 <__isr_stack_s+0xf4ffd994>
 198:	05 02 04 00 	l.jal 4081198 <__isr_stack_s+0x79198>
 19c:	12 48 12 00 	l.bf f920499c <__isr_stack_s+0xf51fc99c>
 1a0:	05 02 04 00 	l.jal 40811a0 <__isr_stack_s+0x791a0>
 1a4:	12 54 16 00 	l.bf f95059a4 <__isr_stack_s+0xf54fd9a4>
 1a8:	05 02 04 00 	l.jal 40811a8 <__isr_stack_s+0x791a8>
 1ac:	12 5c 17 00 	l.bf f9705dac <__isr_stack_s+0xf56fddac>
 1b0:	05 02 04 00 	l.jal 40811b0 <__isr_stack_s+0x791b0>
 1b4:	12 64 15 00 	l.bf f99055b4 <__isr_stack_s+0xf58fd5b4>
 1b8:	05 02 04 00 	l.jal 40811b8 <__isr_stack_s+0x791b8>
 1bc:	12 6c 16 00 	l.bf f9b059bc <__isr_stack_s+0xf5afd9bc>
 1c0:	05 02 04 00 	l.jal 40811c0 <__isr_stack_s+0x791c0>
 1c4:	12 78 16 00 	l.bf f9e059c4 <__isr_stack_s+0xf5dfd9c4>
 1c8:	05 02 04 00 	l.jal 40811c8 <__isr_stack_s+0x791c8>
 1cc:	12 7c 15 00 	l.bf f9f055cc <__isr_stack_s+0xf5efd5cc>
 1d0:	05 02 04 00 	l.jal 40811d0 <__isr_stack_s+0x791d0>
 1d4:	12 80 15 00 	l.bf fa0055d4 <__isr_stack_s+0xf5ffd5d4>
 1d8:	05 02 04 00 	l.jal 40811d8 <__isr_stack_s+0x791d8>
 1dc:	12 84 15 00 	l.bf fa1055dc <__isr_stack_s+0xf60fd5dc>
 1e0:	05 02 04 00 	l.jal 40811e0 <__isr_stack_s+0x791e0>
 1e4:	12 88 15 00 	l.bf fa2055e4 <__isr_stack_s+0xf61fd5e4>
 1e8:	05 02 04 00 	l.jal 40811e8 <__isr_stack_s+0x791e8>
 1ec:	12 8c 17 00 	l.bf fa305dec <__isr_stack_s+0xf62fddec>
 1f0:	05 02 04 00 	l.jal 40811f0 <__isr_stack_s+0x791f0>
 1f4:	12 90 16 00 	l.bf fa4059f4 <__isr_stack_s+0xf63fd9f4>
 1f8:	05 02 04 00 	l.jal 40811f8 <__isr_stack_s+0x791f8>
 1fc:	12 98 15 00 	l.bf fa6055fc <__isr_stack_s+0xf65fd5fc>
 200:	05 02 04 00 	l.jal 4081200 <__isr_stack_s+0x79200>
 204:	12 a0 15 00 	l.bf fa805604 <__isr_stack_s+0xf67fd604>
 208:	05 02 04 00 	l.jal 4081208 <__isr_stack_s+0x79208>
 20c:	12 ac 10 00 	l.bf fab0420c <__isr_stack_s+0xf6afc20c>
 210:	05 02 04 00 	l.jal 4081210 <__isr_stack_s+0x79210>
 214:	12 b8 1f 00 	l.bf fae07e14 <__isr_stack_s+0xf6dffe14>
 218:	05 02 04 00 	l.jal 4081218 <__isr_stack_s+0x79218>
 21c:	12 bc 13 00 	l.bf faf04e1c <__isr_stack_s+0xf6efce1c>
 220:	05 02 04 00 	l.jal 4081220 <__isr_stack_s+0x79220>
 224:	12 c0 15 00 	l.bf fb005624 <__isr_stack_s+0xf6ffd624>
 228:	05 02 04 00 	l.jal 4081228 <__isr_stack_s+0x79228>
 22c:	12 cc 15 00 	l.bf fb30562c <__isr_stack_s+0xf72fd62c>
 230:	05 02 04 00 	l.jal 4081230 <__isr_stack_s+0x79230>
 234:	12 e0 17 00 	l.bf fb805e34 <__isr_stack_s+0xf77fde34>
 238:	05 02 04 00 	l.jal 4081238 <__isr_stack_s+0x79238>
 23c:	12 e8 12 00 	l.bf fba04a3c <__isr_stack_s+0xf79fca3c>
 240:	05 02 04 00 	l.jal 4081240 <__isr_stack_s+0x79240>
 244:	12 f4 15 00 	l.bf fbd05644 <__isr_stack_s+0xf7cfd644>
 248:	05 02 04 00 	l.jal 4081248 <__isr_stack_s+0x79248>
 24c:	12 f8 15 00 	l.bf fbe0564c <__isr_stack_s+0xf7dfd64c>
 250:	05 02 04 00 	l.jal 4081250 <__isr_stack_s+0x79250>
 254:	13 04 15 00 	l.bf fc105654 <__isr_stack_s+0xf80fd654>
 258:	05 02 04 00 	l.jal 4081258 <__isr_stack_s+0x79258>
 25c:	13 0c 11 00 	l.bf fc30465c <__isr_stack_s+0xf82fc65c>
 260:	05 02 04 00 	l.jal 4081260 <__isr_stack_s+0x79260>
 264:	13 14 00 01 	l.bf fc500268 <__isr_stack_s+0xf84f8268>
 268:	01 00 00 00 	l.j 4000268 <_buserr_vector+0x68>
 26c:	19 00 02 00 	l.movhi r8,0x200
 270:	00 00 13 01 	l.j 4e74 <__lma_size+0x23f4>
 274:	01 fb 0e 0d 	l.j 7ec3aa8 <__isr_stack_s+0x3ebbaa8>
 278:	00 01 01 01 	l.j 4067c <__lma_size+0x3dbfc>
 27c:	01 00 00 00 	l.j 400027c <_buserr_vector+0x7c>
 280:	01 00 00 01 	l.j 4000284 <_buserr_vector+0x84>
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	00 00 00 10 	l.j 40 <__lma_start+0x40>
   4:	ff ff ff ff 	l.cust8 
   8:	01 00 01 7c 	l.j 40005f8 <_lpint_vector+0xf8>
   c:	23 0c 01 00 	.word 0x230c0100
  10:	09 23 09 00 	.word 0x09230900
  14:	00 00 00 14 	l.j 64 <__lma_start+0x64>
  18:	00 00 00 00 	l.j 18 <__lma_start+0x18>
  1c:	04 00 11 00 	l.jal 441c <__lma_size+0x199c>
  20:	00 00 00 1c 	l.j 90 <__lma_start+0x90>
  24:	48 0e 04 89 	l.jalr r0
  28:	01 00 00 00 	l.j 4000028 <_rodata_lma_s>
  2c:	00 00 00 14 	l.j 7c <__lma_start+0x7c>
  30:	00 00 00 00 	l.j 30 <__lma_start+0x30>
  34:	04 00 11 1c 	l.jal 44a4 <__lma_size+0x1a24>
  38:	00 00 00 1c 	l.j a8 <__lma_start+0xa8>
  3c:	48 0e 04 89 	l.jalr r0
  40:	01 00 00 00 	l.j 4000040 <_text_s>
  44:	00 00 00 14 	l.j 94 <__lma_start+0x94>
  48:	00 00 00 00 	l.j 48 <__lma_start+0x48>
  4c:	04 00 11 38 	l.jal 452c <__lma_size+0x1aac>
  50:	00 00 00 a4 	l.j 2e0 <heap_size+0x1e0>
  54:	48 0e 04 89 	l.jalr r0
  58:	01 00 00 00 	l.j 4000058 <_rodata_s>
  5c:	00 00 00 14 	l.j ac <__lma_start+0xac>
  60:	00 00 00 00 	l.j 60 <__lma_start+0x60>
  64:	04 00 11 dc 	l.jal 47d4 <__lma_size+0x1d54>
  68:	00 00 00 60 	l.j 1e8 <heap_size+0xe8>
  6c:	44 82 02 50 	l.jr r0
  70:	0e 10 89 01 	l.bnf f8422474 <__isr_stack_s+0xf441a474>
  74:	00 00 00 18 	l.j d4 <__lma_start+0xd4>
  78:	00 00 00 00 	l.j 78 <__lma_start+0x78>
  7c:	04 00 12 3c 	l.jal 496c <__lma_size+0x1eec>
  80:	00 00 00 d8 	l.j 3e0 <heap_size+0x2e0>
  84:	58 0e 10 90 	.word 0x580e1090
  88:	02 8e 03 82 	l.j fa380e90 <__isr_stack_s+0xf6378e90>
  8c:	04 89 01 00 	l.jal 224048c <__lma_size+0x223da0c>
  90:	00 00 00 10 	l.j d0 <__lma_start+0xd0>
  94:	ff ff ff ff 	l.cust8 
  98:	01 00 01 7c 	l.j 4000688 <_align_vector+0x88>
  9c:	23 0c 01 00 	.word 0x230c0100
  a0:	09 23 09 00 	.word 0x09230900
  a4:	00 00 00 0c 	l.j d4 <__lma_start+0xd4>
  a8:	00 00 00 90 	l.j 2e8 <heap_size+0x1e8>
  ac:	04 00 14 f0 	l.jal 546c <__lma_size+0x29ec>
  b0:	00 00 00 28 	l.j 150 <heap_size+0x50>
  b4:	00 00 00 0c 	l.j e4 <__lma_start+0xe4>
  b8:	00 00 00 90 	l.j 2f8 <heap_size+0x1f8>
  bc:	04 00 15 18 	l.jal 551c <__lma_size+0x2a9c>
  c0:	00 00 00 2c 	l.j 170 <heap_size+0x70>
  c4:	00 00 00 0c 	l.j f4 <__lma_start+0xf4>
  c8:	00 00 00 90 	l.j 308 <heap_size+0x208>
  cc:	04 00 15 44 	l.jal 55dc <__lma_size+0x2b5c>
  d0:	00 00 00 28 	l.j 170 <heap_size+0x70>
  d4:	00 00 00 0c 	l.j 104 <heap_size+0x4>
  d8:	00 00 00 90 	l.j 318 <heap_size+0x218>
  dc:	04 00 15 6c 	l.jal 568c <__lma_size+0x2c0c>
  e0:	00 00 00 2c 	l.j 190 <heap_size+0x90>
  e4:	00 00 00 0c 	l.j 114 <heap_size+0x14>
  e8:	00 00 00 90 	l.j 328 <heap_size+0x228>
  ec:	04 00 15 98 	l.jal 574c <__lma_size+0x2ccc>
  f0:	00 00 00 28 	l.j 190 <heap_size+0x90>
  f4:	00 00 00 0c 	l.j 124 <heap_size+0x24>
  f8:	00 00 00 90 	l.j 338 <heap_size+0x238>
  fc:	04 00 15 c0 	l.jal 57fc <__lma_size+0x2d7c>
 100:	00 00 00 2c 	l.j 1b0 <heap_size+0xb0>
 104:	00 00 00 0c 	l.j 134 <heap_size+0x34>
 108:	00 00 00 90 	l.j 348 <heap_size+0x248>
 10c:	04 00 15 ec 	l.jal 58bc <__lma_size+0x2e3c>
 110:	00 00 00 28 	l.j 1b0 <heap_size+0xb0>
 114:	00 00 00 0c 	l.j 144 <heap_size+0x44>
 118:	00 00 00 90 	l.j 358 <heap_size+0x258>
 11c:	04 00 16 14 	l.jal 596c <__lma_size+0x2eec>
 120:	00 00 00 2c 	l.j 1d0 <heap_size+0xd0>
 124:	00 00 00 0c 	l.j 154 <heap_size+0x54>
 128:	00 00 00 90 	l.j 368 <heap_size+0x268>
 12c:	04 00 16 40 	l.jal 5a2c <__lma_size+0x2fac>
 130:	00 00 00 28 	l.j 1d0 <heap_size+0xd0>
 134:	00 00 00 0c 	l.j 164 <heap_size+0x64>
 138:	00 00 00 90 	l.j 378 <heap_size+0x278>
 13c:	04 00 16 68 	l.jal 5adc <__lma_size+0x305c>
 140:	00 00 00 2c 	l.j 1f0 <heap_size+0xf0>
 144:	00 00 00 0c 	l.j 174 <heap_size+0x74>
 148:	00 00 00 90 	l.j 388 <heap_size+0x288>
 14c:	04 00 16 94 	l.jal 5b9c <__lma_size+0x311c>
 150:	00 00 00 24 	l.j 1e0 <heap_size+0xe0>
 154:	00 00 00 10 	l.j 194 <heap_size+0x94>
 158:	ff ff ff ff 	l.cust8 
 15c:	01 00 01 7c 	l.j 400074c <_illinsn_vector+0x4c>
 160:	23 0c 01 00 	.word 0x230c0100
 164:	09 23 09 00 	.word 0x09230900
 168:	00 00 00 14 	l.j 1b8 <heap_size+0xb8>
 16c:	00 00 01 54 	l.j 6bc <except_stack_size+0x2bc>
 170:	04 00 16 b8 	l.jal 5c50 <__lma_size+0x31d0>
 174:	00 00 00 3c 	l.j 264 <heap_size+0x164>
 178:	58 0e 04 89 	.word 0x580e0489
 17c:	01 00 00 00 	l.j 400017c <_reset+0x7c>
 180:	00 00 00 14 	l.j 1d0 <heap_size+0xd0>
 184:	00 00 01 54 	l.j 6d4 <except_stack_size+0x2d4>
 188:	04 00 16 f4 	l.jal 5d58 <__lma_size+0x32d8>
 18c:	00 00 00 54 	l.j 2dc <heap_size+0x1dc>
 190:	64 0e 04 82 	.word 0x640e0482
 194:	01 00 00 00 	l.j 4000194 <_reset+0x94>
 198:	00 00 00 0c 	l.j 1c8 <heap_size+0xc8>
 19c:	00 00 01 54 	l.j 6ec <except_stack_size+0x2ec>
 1a0:	04 00 17 48 	l.jal 5ec0 <__lma_size+0x3440>
 1a4:	00 00 00 0c 	l.j 1d4 <heap_size+0xd4>
 1a8:	00 00 00 0c 	l.j 1d8 <heap_size+0xd8>
 1ac:	00 00 01 54 	l.j 6fc <except_stack_size+0x2fc>
 1b0:	04 00 17 54 	l.jal 5f00 <__lma_size+0x3480>
 1b4:	00 00 00 0c 	l.j 1e4 <heap_size+0xe4>
 1b8:	00 00 00 14 	l.j 208 <heap_size+0x108>
 1bc:	00 00 01 54 	l.j 70c <except_stack_size+0x30c>
 1c0:	04 00 17 60 	l.jal 5f40 <__lma_size+0x34c0>
 1c4:	00 00 00 80 	l.j 3c4 <heap_size+0x2c4>
 1c8:	48 0e 0c 82 	l.jalr r1
 1cc:	01 00 00 00 	l.j 40001cc <_reset+0xcc>
 1d0:	00 00 00 14 	l.j 220 <heap_size+0x120>
 1d4:	00 00 01 54 	l.j 724 <except_stack_size+0x324>
 1d8:	04 00 17 e0 	l.jal 6158 <__lma_size+0x36d8>
 1dc:	00 00 00 80 	l.j 3dc <heap_size+0x2dc>
 1e0:	48 0e 0c 82 	l.jalr r1
 1e4:	01 00 00 00 	l.j 40001e4 <_reset+0xe4>
 1e8:	00 00 00 0c 	l.j 218 <heap_size+0x118>
 1ec:	00 00 01 54 	l.j 73c <except_stack_size+0x33c>
 1f0:	04 00 18 60 	l.jal 6370 <__lma_size+0x38f0>
 1f4:	00 00 00 34 	l.j 2c4 <heap_size+0x1c4>
 1f8:	00 00 00 14 	l.j 248 <heap_size+0x148>
 1fc:	00 00 01 54 	l.j 74c <except_stack_size+0x34c>
 200:	04 00 18 94 	l.jal 6450 <__lma_size+0x39d0>
 204:	00 00 00 20 	l.j 284 <heap_size+0x184>
 208:	48 0e 04 89 	l.jalr r0
 20c:	01 00 00 00 	l.j 400020c <_buserr_vector+0xc>
 210:	00 00 00 10 	l.j 250 <heap_size+0x150>
 214:	ff ff ff ff 	l.cust8 
 218:	01 00 01 7c 	l.j 4000808 <_hpint_vector+0x8>
 21c:	23 0c 01 00 	.word 0x230c0100
 220:	09 23 09 00 	.word 0x09230900
 224:	00 00 00 14 	l.j 274 <heap_size+0x174>
 228:	00 00 02 10 	l.j a68 <except_stack_size+0x668>
 22c:	04 00 18 b4 	l.jal 64fc <__lma_size+0x3a7c>
 230:	00 00 00 78 	l.j 410 <except_stack_size+0x10>
 234:	4c 0e 04 82 	l.maci r14,0x482
 238:	01 00 00 00 	l.j 4000238 <_buserr_vector+0x38>
 23c:	00 00 00 14 	l.j 28c <heap_size+0x18c>
 240:	00 00 02 10 	l.j a80 <except_stack_size+0x680>
 244:	04 00 19 2c 	l.jal 66f4 <__lma_size+0x3c74>
 248:	00 00 00 7c 	l.j 438 <except_stack_size+0x38>
 24c:	4c 0e 04 82 	l.maci r14,0x482
 250:	01 00 00 00 	l.j 4000250 <_buserr_vector+0x50>
 254:	00 00 00 14 	l.j 2a4 <heap_size+0x1a4>
 258:	00 00 02 10 	l.j a98 <except_stack_size+0x698>
 25c:	04 00 19 a8 	l.jal 68fc <__lma_size+0x3e7c>
 260:	00 00 00 88 	l.j 480 <except_stack_size+0x80>
 264:	4c 0e 04 82 	l.maci r14,0x482
 268:	01 00 00 00 	l.j 4000268 <_buserr_vector+0x68>
 26c:	00 00 00 10 	l.j 2ac <heap_size+0x1ac>
 270:	ff ff ff ff 	l.cust8 
 274:	01 00 01 7c 	l.j 4000864 <_hpint_vector+0x64>
 278:	23 0c 01 00 	.word 0x230c0100
 27c:	09 23 09 00 	.word 0x09230900
 280:	00 00 00 14 	l.j 2d0 <heap_size+0x1d0>
 284:	00 00 02 6c 	l.j c34 <except_stack_size+0x834>
 288:	04 00 1a 30 	l.jal 6b48 <__lma_size+0x40c8>
 28c:	00 00 00 40 	l.j 38c <heap_size+0x28c>
 290:	50 0e 04 82 	.word 0x500e0482
 294:	01 00 00 00 	l.j 4000294 <_buserr_vector+0x94>
 298:	00 00 00 14 	l.j 2e8 <heap_size+0x1e8>
 29c:	00 00 02 6c 	l.j c4c <except_stack_size+0x84c>
 2a0:	04 00 1a 70 	l.jal 6c60 <__lma_size+0x41e0>
 2a4:	00 00 00 3c 	l.j 394 <heap_size+0x294>
 2a8:	4c 0e 04 82 	l.maci r14,0x482
 2ac:	01 00 00 00 	l.j 40002ac <_buserr_vector+0xac>
 2b0:	00 00 00 14 	l.j 300 <heap_size+0x200>
 2b4:	00 00 02 6c 	l.j c64 <except_stack_size+0x864>
 2b8:	04 00 1a ac 	l.jal 6d68 <__lma_size+0x42e8>
 2bc:	00 00 00 50 	l.j 3fc <heap_size+0x2fc>
 2c0:	48 89 01 82 	l.jalr r0
 2c4:	02 48 0e 08 	l.j f9203ae4 <__isr_stack_s+0xf51fbae4>
 2c8:	00 00 00 14 	l.j 318 <heap_size+0x218>
 2cc:	00 00 02 6c 	l.j c7c <except_stack_size+0x87c>
 2d0:	04 00 1a fc 	l.jal 6ec0 <__lma_size+0x4440>
 2d4:	00 00 00 4c 	l.j 404 <except_stack_size+0x4>
 2d8:	48 89 01 82 	l.jalr r0
 2dc:	02 48 0e 08 	l.j f9203afc <__isr_stack_s+0xf51fbafc>
 2e0:	00 00 00 20 	l.j 360 <heap_size+0x260>
 2e4:	00 00 02 6c 	l.j c94 <except_stack_size+0x894>
 2e8:	04 00 1b 48 	l.jal 7008 <__lma_size+0x4588>
 2ec:	00 00 01 04 	l.j 6fc <except_stack_size+0x2fc>
 2f0:	44 82 07 48 	l.jr r0
 2f4:	94 03 6c 0e 	l.lhz r0,0x6c0e(r3)
 2f8:	1c 90 05 8e 	.word 0x1c90058e
 2fc:	06 96 02 92 	l.jal fa580d44 <__isr_stack_s+0xf6578d44>
 300:	04 89 01 00 	l.jal 2240700 <__lma_size+0x223dc80>
 304:	00 00 00 0c 	l.j 334 <heap_size+0x234>
 308:	00 00 02 6c 	l.j cb8 <except_stack_size+0x8b8>
 30c:	04 00 1c 4c 	l.jal 743c <__lma_size+0x49bc>
 310:	00 00 00 08 	l.j 330 <heap_size+0x230>
 314:	00 00 00 0c 	l.j 344 <heap_size+0x244>
 318:	00 00 02 6c 	l.j cc8 <except_stack_size+0x8c8>
 31c:	04 00 1c 54 	l.jal 746c <__lma_size+0x49ec>
 320:	00 00 00 08 	l.j 340 <heap_size+0x240>
 324:	00 00 00 0c 	l.j 354 <heap_size+0x254>
 328:	00 00 02 6c 	l.j cd8 <except_stack_size+0x8d8>
 32c:	04 00 1c 5c 	l.jal 749c <__lma_size+0x4a1c>
 330:	00 00 00 08 	l.j 350 <heap_size+0x250>
 334:	00 00 00 0c 	l.j 364 <heap_size+0x264>
 338:	00 00 02 6c 	l.j ce8 <except_stack_size+0x8e8>
 33c:	04 00 1c 64 	l.jal 74cc <__lma_size+0x4a4c>
 340:	00 00 00 08 	l.j 360 <heap_size+0x260>
 344:	00 00 00 0c 	l.j 374 <heap_size+0x274>
 348:	00 00 02 6c 	l.j cf8 <except_stack_size+0x8f8>
 34c:	04 00 1c 6c 	l.jal 74fc <__lma_size+0x4a7c>
 350:	00 00 00 08 	l.j 370 <heap_size+0x270>
 354:	00 00 00 0c 	l.j 384 <heap_size+0x284>
 358:	00 00 02 6c 	l.j d08 <except_stack_size+0x908>
 35c:	04 00 1c 74 	l.jal 752c <__lma_size+0x4aac>
 360:	00 00 00 08 	l.j 380 <heap_size+0x280>
 364:	00 00 00 0c 	l.j 394 <heap_size+0x294>
 368:	00 00 02 6c 	l.j d18 <except_stack_size+0x918>
 36c:	04 00 1c 7c 	l.jal 755c <__lma_size+0x4adc>
 370:	00 00 00 08 	l.j 390 <heap_size+0x290>
 374:	00 00 00 0c 	l.j 3a4 <heap_size+0x2a4>
 378:	00 00 02 6c 	l.j d28 <except_stack_size+0x928>
 37c:	04 00 1c 84 	l.jal 758c <__lma_size+0x4b0c>
 380:	00 00 00 08 	l.j 3a0 <heap_size+0x2a0>
 384:	00 00 00 0c 	l.j 3b4 <heap_size+0x2b4>
 388:	00 00 02 6c 	l.j d38 <except_stack_size+0x938>
 38c:	04 00 1c 8c 	l.jal 75bc <__lma_size+0x4b3c>
 390:	00 00 00 08 	l.j 3b0 <heap_size+0x2b0>
 394:	00 00 00 0c 	l.j 3c4 <heap_size+0x2c4>
 398:	00 00 02 6c 	l.j d48 <except_stack_size+0x948>
 39c:	04 00 1c 94 	l.jal 75ec <__lma_size+0x4b6c>
 3a0:	00 00 00 08 	l.j 3c0 <heap_size+0x2c0>
 3a4:	00 00 00 0c 	l.j 3d4 <heap_size+0x2d4>
 3a8:	00 00 02 6c 	l.j d58 <except_stack_size+0x958>
 3ac:	04 00 1c 9c 	l.jal 761c <__lma_size+0x4b9c>
 3b0:	00 00 00 08 	l.j 3d0 <heap_size+0x2d0>
 3b4:	00 00 00 14 	l.j 404 <except_stack_size+0x4>
 3b8:	00 00 02 6c 	l.j d68 <except_stack_size+0x968>
 3bc:	04 00 1c a4 	l.jal 764c <__lma_size+0x4bcc>
 3c0:	00 00 00 88 	l.j 5e0 <except_stack_size+0x1e0>
 3c4:	4c 0e 08 82 	l.maci r14,0x882
 3c8:	02 89 01 00 	l.j fa2407c8 <__isr_stack_s+0xf62387c8>
 3cc:	00 00 00 10 	l.j 40c <except_stack_size+0xc>
 3d0:	ff ff ff ff 	l.cust8 
 3d4:	01 00 01 7c 	l.j 40009c4 <_dtlbmiss_vector+0xc4>
 3d8:	23 0c 01 00 	.word 0x230c0100
 3dc:	09 23 09 00 	.word 0x09230900
 3e0:	00 00 00 14 	l.j 430 <except_stack_size+0x30>
 3e4:	00 00 03 cc 	l.j 1314 <except_stack_size+0xf14>
 3e8:	04 00 1d 2c 	l.jal 7898 <__lma_size+0x4e18>
 3ec:	00 00 00 80 	l.j 5ec <except_stack_size+0x1ec>
 3f0:	44 82 01 54 	l.jr r0
 3f4:	0e 04 00 00 	l.bnf f81003f4 <__isr_stack_s+0xf40f83f4>
 3f8:	00 00 00 0c 	l.j 428 <except_stack_size+0x28>
 3fc:	00 00 03 cc 	l.j 132c <except_stack_size+0xf2c>
 400:	04 00 1d ac 	l.jal 7ab0 <__lma_size+0x5030>
 404:	00 00 00 34 	l.j 4d4 <except_stack_size+0xd4>
 408:	00 00 00 14 	l.j 458 <except_stack_size+0x58>
 40c:	00 00 03 cc 	l.j 133c <except_stack_size+0xf3c>
 410:	04 00 1d e0 	l.jal 7b90 <__lma_size+0x5110>
 414:	00 00 00 84 	l.j 624 <except_stack_size+0x224>
 418:	4c 0e 04 82 	l.maci r14,0x482
 41c:	01 00 00 00 	l.j 400041c <_ipfault_vector+0x1c>
 420:	00 00 00 14 	l.j 470 <except_stack_size+0x70>
 424:	00 00 03 cc 	l.j 1354 <except_stack_size+0xf54>
 428:	04 00 1e 64 	l.jal 7db8 <__lma_size+0x5338>
 42c:	00 00 00 a0 	l.j 6ac <except_stack_size+0x2ac>
 430:	48 0e 04 82 	l.jalr r0
 434:	01 00 00 00 	l.j 4000434 <_ipfault_vector+0x34>
 438:	00 00 00 0c 	l.j 468 <except_stack_size+0x68>
 43c:	00 00 03 cc 	l.j 136c <except_stack_size+0xf6c>
 440:	04 00 1f 04 	l.jal 8050 <__lma_size+0x55d0>
 444:	00 00 00 28 	l.j 4e4 <except_stack_size+0xe4>
 448:	00 00 00 14 	l.j 498 <except_stack_size+0x98>
 44c:	00 00 03 cc 	l.j 137c <except_stack_size+0xf7c>
 450:	04 00 1f 2c 	l.jal 8100 <__lma_size+0x5680>
 454:	00 00 02 f4 	l.j 1024 <except_stack_size+0xc24>
 458:	4c 0e 04 82 	l.maci r14,0x482
 45c:	01 00 00 00 	l.j 400045c <_ipfault_vector+0x5c>
 460:	00 00 00 14 	l.j 4b0 <except_stack_size+0xb0>
 464:	00 00 03 cc 	l.j 1394 <except_stack_size+0xf94>
 468:	04 00 22 20 	l.jal 8ce8 <__lma_size+0x6268>
 46c:	00 00 00 2c 	l.j 51c <except_stack_size+0x11c>
 470:	44 82 02 4c 	l.jr r0
 474:	0e 08 89 01 	l.bnf f8222878 <__isr_stack_s+0xf421a878>
 478:	00 00 00 14 	l.j 4c8 <except_stack_size+0xc8>
 47c:	00 00 03 cc 	l.j 13ac <except_stack_size+0xfac>
 480:	04 00 22 4c 	l.jal 8db0 <__lma_size+0x6330>
 484:	00 00 00 80 	l.j 684 <except_stack_size+0x284>
 488:	44 82 02 4c 	l.jr r0
 48c:	0e 08 89 01 	l.bnf f8222890 <__isr_stack_s+0xf421a890>
 490:	00 00 00 18 	l.j 4f0 <except_stack_size+0xf0>
 494:	00 00 03 cc 	l.j 13c4 <except_stack_size+0xfc4>
 498:	04 00 22 cc 	l.jal 8fc8 <__lma_size+0x6548>
 49c:	00 00 00 80 	l.j 69c <except_stack_size+0x29c>
 4a0:	44 8e 02 5c 	l.jr r0
 4a4:	0e 0c 82 03 	l.bnf f8320cb0 <__isr_stack_s+0xf4318cb0>
 4a8:	89 01 00 00 	l.lws r8,0x0(r1)
 4ac:	00 00 00 14 	l.j 4fc <except_stack_size+0xfc>
 4b0:	00 00 03 cc 	l.j 13e0 <except_stack_size+0xfe0>
 4b4:	04 00 23 4c 	l.jal 91e4 <__lma_size+0x6764>
 4b8:	00 00 00 70 	l.j 678 <except_stack_size+0x278>
 4bc:	4c 0e 08 82 	l.maci r14,0x882
 4c0:	02 89 01 00 	l.j fa2408c0 <__isr_stack_s+0xf62388c0>
 4c4:	00 00 00 10 	l.j 504 <except_stack_size+0x104>
 4c8:	ff ff ff ff 	l.cust8 
 4cc:	01 00 01 7c 	l.j 4000abc <_itlbmiss_vector+0xbc>
 4d0:	23 0c 01 00 	.word 0x230c0100
 4d4:	09 23 09 00 	.word 0x09230900
 4d8:	00 00 00 24 	l.j 568 <except_stack_size+0x168>
 4dc:	00 00 04 c4 	l.j 17ec <except_stack_size+0x13ec>
 4e0:	04 00 23 bc 	l.jal 93d0 <__lma_size+0x6950>
 4e4:	00 00 02 cc 	l.j 1014 <except_stack_size+0xc14>
 4e8:	68 9c 02 8e 	.word 0x689c028e
 4ec:	09 89 01 9a 	.word 0x0989019a
 4f0:	03 98 04 96 	l.j fe601748 <__isr_stack_s+0xfa5f9748>
 4f4:	05 94 06 92 	l.jal 6501f3c <__isr_stack_s+0x24f9f3c>
 4f8:	07 90 08 82 	l.jal fe402700 <__isr_stack_s+0xfa3fa700>
 4fc:	0a 48 0e 48 	.word 0x0a480e48
 500:	00 00 00 14 	l.j 550 <except_stack_size+0x150>
 504:	00 00 04 c4 	l.j 1814 <except_stack_size+0x1414>
 508:	04 00 26 88 	l.jal 9f28 <__lma_size+0x74a8>
 50c:	00 00 00 20 	l.j 58c <except_stack_size+0x18c>
 510:	48 0e 04 89 	l.jalr r0
 514:	01 00 00 00 	l.j 4000514 <_lpint_vector+0x14>
 518:	00 00 00 14 	l.j 568 <except_stack_size+0x168>
 51c:	00 00 04 c4 	l.j 182c <except_stack_size+0x142c>
 520:	04 00 26 a8 	l.jal 9fc0 <__lma_size+0x7540>
 524:	00 00 00 28 	l.j 5c4 <except_stack_size+0x1c4>
 528:	48 0e 04 89 	l.jalr r0
 52c:	01 00 00 00 	l.j 400052c <_lpint_vector+0x2c>
 530:	00 00 00 18 	l.j 590 <except_stack_size+0x190>
 534:	00 00 04 c4 	l.j 1844 <except_stack_size+0x1444>
 538:	04 00 26 d0 	l.jal a078 <__lma_size+0x75f8>
 53c:	00 00 00 48 	l.j 65c <except_stack_size+0x25c>
 540:	50 0e 8c 04 	.word 0x500e8c04
 544:	8e 02 82 03 	l.lbz r16,0xffff8203(r2)
 548:	89 01 00 00 	l.lws r8,0x0(r1)
 54c:	00 00 00 10 	l.j 58c <except_stack_size+0x18c>
 550:	ff ff ff ff 	l.cust8 
 554:	01 00 01 7c 	l.j 4000b44 <_float_vector+0x44>
 558:	23 0c 01 00 	.word 0x230c0100
 55c:	09 23 09 00 	.word 0x09230900
 560:	00 00 00 14 	l.j 5b0 <except_stack_size+0x1b0>
 564:	00 00 05 4c 	l.j 1a94 <except_stack_size+0x1694>
 568:	04 00 27 18 	l.jal a1c8 <__lma_size+0x7748>
 56c:	00 00 00 80 	l.j 76c <except_stack_size+0x36c>
 570:	50 0e 04 82 	.word 0x500e0482
 574:	01 00 00 00 	l.j 4000574 <_lpint_vector+0x74>
 578:	00 00 00 0c 	l.j 5a8 <except_stack_size+0x1a8>
 57c:	00 00 05 4c 	l.j 1aac <except_stack_size+0x16ac>
 580:	04 00 27 98 	l.jal a3e0 <__lma_size+0x7960>
 584:	00 00 00 38 	l.j 664 <except_stack_size+0x264>
 588:	00 00 00 0c 	l.j 5b8 <except_stack_size+0x1b8>
 58c:	00 00 05 4c 	l.j 1abc <except_stack_size+0x16bc>
 590:	04 00 27 d0 	l.jal a4d0 <__lma_size+0x7a50>
 594:	00 00 00 78 	l.j 774 <except_stack_size+0x374>
 598:	00 00 00 18 	l.j 5f8 <except_stack_size+0x1f8>
 59c:	00 00 05 4c 	l.j 1acc <except_stack_size+0x16cc>
 5a0:	04 00 28 48 	l.jal a6c0 <__lma_size+0x7c40>
 5a4:	00 00 00 dc 	l.j 914 <except_stack_size+0x514>
 5a8:	50 89 01 90 	.word 0x50890190
 5ac:	02 8e 03 82 	l.j fa3813b4 <__isr_stack_s+0xf63793b4>
 5b0:	04 48 0e 10 	l.jal 1203df0 <__lma_size+0x1201370>
 5b4:	00 00 00 14 	l.j 604 <except_stack_size+0x204>
 5b8:	00 00 05 4c 	l.j 1ae8 <except_stack_size+0x16e8>
 5bc:	04 00 29 24 	l.jal aa4c <__lma_size+0x7fcc>
 5c0:	00 00 00 d0 	l.j 900 <except_stack_size+0x500>
 5c4:	4c 89 01 82 	l.maci r9,0x182
 5c8:	02 4c 0e 08 	l.j f9303de8 <__isr_stack_s+0xf52fbde8>

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6c 6f 6e 67 	.word 0x6c6f6e67
   4:	20 6c 6f 6e 	.word 0x206c6f6e
   8:	67 20 69 6e 	.word 0x6720696e
   c:	74 00 74 72 	l.cust2 
  10:	61 70 63 61 	.word 0x61706361
  14:	6c 6c 5f 41 	.word 0x6c6c5f41
  18:	00 75 69 6e 	l.j 1d5a5d0 <__lma_size+0x1d57b50>
  1c:	74 00 73 79 	l.cust2 
  20:	73 63 61 6c 	l.cust1 
  24:	6c 5f 41 00 	.word 0x6c5f4100
  28:	65 70 63 72 	.word 0x65706372
  2c:	00 55 49 4e 	l.j 1552564 <__lma_size+0x154fae4>
  30:	54 00 6c 6f 	.word 0x54006c6f
  34:	6e 67 20 6c 	.word 0x6e67206c
  38:	6f 6e 67 20 	.word 0x6f6e6720
  3c:	75 6e 73 69 	l.cust2 
  40:	67 6e 65 64 	.word 0x676e6564
  44:	20 69 6e 74 	.word 0x20696e74
  48:	00 73 72 63 	l.j 1cdc9d4 <__lma_size+0x1cd9f54>
  4c:	2f 6d 61 69 	.word 0x2f6d6169
  50:	6e 2e 63 00 	.word 0x6e2e6300
  54:	61 64 64 72 	.word 0x61646472
  58:	00 75 6e 73 	l.j 1d5ba24 <__lma_size+0x1d58fa4>
  5c:	69 67 6e 65 	.word 0x69676e65
  60:	64 20 63 68 	.word 0x64206368
  64:	61 72 00 64 	.word 0x61720064
  68:	69 73 61 62 	.word 0x69736162
  6c:	6c 65 5f 6a 	.word 0x6c655f6a
  70:	74 61 67 5f 	l.cust2 
  74:	63 74 72 6c 	.word 0x6374726c
  78:	5f 65 78 63 	.word 0x5f657863
  7c:	65 70 74 69 	.word 0x65707469
  80:	6f 6e 00 6d 	.word 0x6f6e006d
  84:	61 69 6e 00 	.word 0x61696e00
  88:	2f 6f 70 74 	.word 0x2f6f7074
  8c:	2f 53 57 5f 	.word 0x2f53575f
  90:	4e 45 57 2f 	l.maci r5,0x572f
  94:	53 57 2f 62 	.word 0x53572f62
  98:	6f 6f 74 00 	.word 0x6f6f7400
  9c:	65 6e 61 62 	.word 0x656e6162
  a0:	6c 65 5f 6a 	.word 0x6c655f6a
  a4:	74 61 67 5f 	l.cust2 
  a8:	63 74 72 6c 	.word 0x6374726c
  ac:	5f 65 78 63 	.word 0x5f657863
  b0:	65 70 74 69 	.word 0x65707469
  b4:	6f 6e 00 73 	.word 0x6f6e0073
  b8:	68 6f 72 74 	.word 0x686f7274
  bc:	20 75 6e 73 	.word 0x20756e73
  c0:	69 67 6e 65 	.word 0x69676e65
  c4:	64 20 69 6e 	.word 0x6420696e
  c8:	74 00 73 68 	l.cust2 
  cc:	6f 72 74 20 	.word 0x6f727420
  d0:	69 6e 74 00 	.word 0x696e7400
  d4:	47 4e 55 20 	l.jr r10
  d8:	43 20 34 2e 	.word 0x4320342e
  dc:	35 2e 31 2d 	.word 0x352e312d
  e0:	6f 72 33 32 	.word 0x6f723332
  e4:	2d 31 2e 30 	.word 0x2d312e30
  e8:	72 63 34 00 	l.cust1 

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00 00 00 00 	l.j 0 <__lma_start>
   4:	00 00 00 08 	l.j 24 <__lma_start+0x24>
   8:	00 02 71 00 	l.j 9c408 <__lma_size+0x99988>
   c:	00 00 00 08 	l.j 2c <__lma_start+0x2c>
  10:	00 00 00 1c 	l.j 80 <__lma_start+0x80>
  14:	00 02 71 04 	l.j 9c424 <__lma_size+0x999a4>
	...
  20:	00 00 00 1c 	l.j 90 <__lma_start+0x90>
  24:	00 00 00 24 	l.j b4 <__lma_start+0xb4>
  28:	00 02 71 00 	l.j 9c428 <__lma_size+0x999a8>
  2c:	00 00 00 24 	l.j bc <__lma_start+0xbc>
  30:	00 00 00 38 	l.j 110 <heap_size+0x10>
  34:	00 02 71 04 	l.j 9c444 <__lma_size+0x999c4>
	...
  40:	00 00 00 38 	l.j 120 <heap_size+0x20>
  44:	00 00 00 40 	l.j 144 <heap_size+0x44>
  48:	00 02 71 00 	l.j 9c448 <__lma_size+0x999c8>
  4c:	00 00 00 40 	l.j 14c <heap_size+0x4c>
  50:	00 00 00 dc 	l.j 3c0 <heap_size+0x2c0>
  54:	00 02 71 04 	l.j 9c464 <__lma_size+0x999e4>
	...
  60:	00 00 00 48 	l.j 180 <heap_size+0x80>
  64:	00 00 00 87 	l.j 280 <heap_size+0x180>
  68:	00 03 7b 7c 	l.j dee58 <__lma_size+0xdc3d8>
  6c:	9f 00 00 00 	l.addi r24,r0,0x0
  70:	88 00 00 00 	l.lws r0,0x0(r0)
  74:	9f 00 03 7b 	l.addi r24,r0,0x37b
  78:	7c 9f 00 00 	l.cust4 
  7c:	00 a0 00 00 	l.j 280007c <__lma_size+0x27fd5fc>
  80:	00 b3 00 03 	l.j 2cc008c <__lma_size+0x2cbd60c>
  84:	7b 7c 9f 00 	l.cust3 
  88:	00 00 b4 00 	l.j 2d088 <__lma_size+0x2a608>
  8c:	00 00 c7 00 	l.j 31c8c <__lma_size+0x2f20c>
  90:	03 7b 7c 9f 	l.j fdedf30c <__isr_stack_s+0xf9ed730c>
  94:	00 00 00 c8 	l.j 3b4 <heap_size+0x2b4>
  98:	00 00 00 dc 	l.j 408 <except_stack_size+0x8>
  9c:	00 03 7b 7c 	l.j dee8c <__lma_size+0xdc40c>
  a0:	9f 00 00 00 	l.addi r24,r0,0x0
	...
  ac:	dc 00 00 00 	l.sh 0x0(r0),r0
  b0:	f0 00 02 71 	l.cust5 r0,r0,r0,0x13,0x11
  b4:	00 00 00 00 	l.j b4 <__lma_start+0xb4>
  b8:	f0 00 00 01 	l.cust5 r0,r0,r0,0x0,0x1
  bc:	3c 00 02 71 	.word 0x3c000271
  c0:	10 00 00 00 	l.bf c0 <__lma_start+0xc0>
	...
  cc:	dc 00 00 00 	l.sh 0x0(r0),r0
  d0:	e8 00 01 53 	.word 0xe8000153
  d4:	00 00 00 e8 	l.j 474 <except_stack_size+0x74>
  d8:	00 00 01 14 	l.j 528 <except_stack_size+0x128>
  dc:	00 01 52 00 	l.j 548dc <__lma_size+0x51e5c>
  e0:	00 01 14 00 	l.j 450e0 <__lma_size+0x42660>
  e4:	00 01 1b 00 	l.j 46ce4 <__lma_size+0x44264>
  e8:	02 71 00 00 	l.j f9c400e8 <__isr_stack_s+0xf5c380e8>
  ec:	00 01 1b 00 	l.j 46cec <__lma_size+0x4426c>
  f0:	00 01 1c 00 	l.j 470f0 <__lma_size+0x44670>
  f4:	03 72 7c 9f 	l.j fdc9f370 <__isr_stack_s+0xf9c97370>
  f8:	00 00 01 1c 	l.j 568 <except_stack_size+0x168>
  fc:	00 00 01 34 	l.j 5cc <except_stack_size+0x1cc>
 100:	00 01 52 00 	l.j 54900 <__lma_size+0x51e80>
	...
 10c:	00 01 3c 00 	l.j 4f10c <__lma_size+0x4c68c>
 110:	00 01 54 00 	l.j 55110 <__lma_size+0x52690>
 114:	02 71 00 00 	l.j f9c40114 <__isr_stack_s+0xf5c38114>
 118:	00 01 54 00 	l.j 55118 <__lma_size+0x52698>
 11c:	00 02 14 00 	l.j 8511c <__lma_size+0x8269c>
 120:	02 71 10 00 	l.j f9c44120 <__isr_stack_s+0xf5c3c120>
	...
 12c:	00 01 8c 00 	l.j 6312c <__lma_size+0x606ac>
 130:	00 01 90 00 	l.j 64130 <__lma_size+0x616b0>
 134:	02 30 9f 00 	l.j f8c27d34 <__isr_stack_s+0xf4c1fd34>
 138:	00 01 ac 00 	l.j 6b138 <__lma_size+0x686b8>
 13c:	00 01 d0 00 	l.j 7413c <__lma_size+0x716bc>
 140:	01 52 00 00 	l.j 5480140 <__isr_stack_s+0x1478140>
 144:	01 d8 00 00 	l.j 7600144 <__isr_stack_s+0x35f8144>
 148:	01 e0 00 02 	l.j 7800150 <__isr_stack_s+0x37f8150>
 14c:	30 9f 00 00 	.word 0x309f0000
 150:	01 e8 00 00 	l.j 7a00150 <__isr_stack_s+0x39f8150>
 154:	01 f4 00 01 	l.j 7d00158 <__isr_stack_s+0x3cf8158>
 158:	52 00 00 00 	.word 0x52000000
 15c:	00 00 00 00 	l.j 15c <heap_size+0x5c>
 160:	00 00 00 01 	l.j 164 <heap_size+0x64>
 164:	b8 00 00 01 	l.slli r0,r0,0x1
 168:	c0 00 01 60 	l.mtspr r0,r0,0x160
 16c:	00 00 01 c0 	l.j 86c <except_stack_size+0x46c>
 170:	00 00 02 14 	l.j 9c0 <except_stack_size+0x5c0>
 174:	00 01 60 00 	l.j 58174 <__lma_size+0x556f4>
 178:	00 00 00 00 	l.j 178 <heap_size+0x78>
 17c:	Address 0x000000000000017c is out of bounds.


Disassembly of section .debug_pubtypes:

00000000 <.debug_pubtypes>:
   0:	00 00 00 20 	l.j 80 <__lma_start+0x80>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d584>
   8:	00 00 00 00 	l.j 8 <__lma_start+0x8>
   c:	01 47 00 00 	l.j 51c000c <__isr_stack_s+0x11b800c>
  10:	00 2c 55 49 	l.j b15534 <__lma_size+0xb12ab4>
  14:	4e 54 00 00 	l.maci r20,0x0
  18:	00 00 3e 75 	l.j f9ec <__lma_size+0xcf6c>
  1c:	69 6e 74 00 	.word 0x696e7400
  20:	00 00 00 00 	l.j 20 <__lma_start+0x20>
