{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423852789417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423852789418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 12:39:49 2015 " "Processing started: Fri Feb 13 12:39:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423852789418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423852789418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off carry_ripple16 -c carry_ripple16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off carry_ripple16 -c carry_ripple16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423852789418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1423852789750 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1423852789834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423852789836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423852789836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423852789854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423852789854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_ripple16.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_ripple16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_ripple16 " "Found entity 1: carry_ripple16" {  } { { "carry_ripple16.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423852789874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423852789874 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reg_17.sv(7) " "Verilog HDL information at reg_17.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1423852789889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_17 " "Found entity 1: reg_17" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423852789889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423852789889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423852789905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423852789905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_ripple_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_ripple_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_ripple_unit " "Found entity 1: carry_ripple_unit" {  } { { "carry_ripple_unit.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423852789920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423852789920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "carry_ripple16 " "Elaborating entity \"carry_ripple16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423852789956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_17 reg_17:Reg " "Elaborating entity \"reg_17\" for hierarchy \"reg_17:Reg\"" {  } { { "carry_ripple16.sv" "Reg" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple16.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423852790027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_ripple_unit carry_ripple_unit:CRU " "Elaborating entity \"carry_ripple_unit\" for hierarchy \"carry_ripple_unit:CRU\"" {  } { { "carry_ripple16.sv" "CRU" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple16.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423852790091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder carry_ripple_unit:CRU\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"carry_ripple_unit:CRU\|full_adder:FA0\"" {  } { { "carry_ripple_unit.sv" "FA0" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple_unit.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423852790151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Ctrl " "Elaborating entity \"control\" for hierarchy \"control:Ctrl\"" {  } { { "carry_ripple16.sv" "Ctrl" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple16.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423852790287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:HexA0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:HexA0\"" {  } { { "carry_ripple16.sv" "HexA0" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple16.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423852790359 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[0\] reg_17:Reg\|Data_Out\[0\]~_emulated reg_17:Reg\|Data_Out\[0\]~1 " "Register \"reg_17:Reg\|Data_Out\[0\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[0\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[0\]~1\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[1\] reg_17:Reg\|Data_Out\[1\]~_emulated reg_17:Reg\|Data_Out\[1\]~6 " "Register \"reg_17:Reg\|Data_Out\[1\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[1\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[1\]~6\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[2\] reg_17:Reg\|Data_Out\[2\]~_emulated reg_17:Reg\|Data_Out\[2\]~11 " "Register \"reg_17:Reg\|Data_Out\[2\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[2\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[2\]~11\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[3\] reg_17:Reg\|Data_Out\[3\]~_emulated reg_17:Reg\|Data_Out\[3\]~16 " "Register \"reg_17:Reg\|Data_Out\[3\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[3\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[3\]~16\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[4\] reg_17:Reg\|Data_Out\[4\]~_emulated reg_17:Reg\|Data_Out\[4\]~21 " "Register \"reg_17:Reg\|Data_Out\[4\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[4\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[4\]~21\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[5\] reg_17:Reg\|Data_Out\[5\]~_emulated reg_17:Reg\|Data_Out\[5\]~26 " "Register \"reg_17:Reg\|Data_Out\[5\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[5\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[5\]~26\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[6\] reg_17:Reg\|Data_Out\[6\]~_emulated reg_17:Reg\|Data_Out\[6\]~31 " "Register \"reg_17:Reg\|Data_Out\[6\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[6\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[6\]~31\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[7\] reg_17:Reg\|Data_Out\[7\]~_emulated reg_17:Reg\|Data_Out\[7\]~36 " "Register \"reg_17:Reg\|Data_Out\[7\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[7\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[7\]~36\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[8\] reg_17:Reg\|Data_Out\[8\]~_emulated reg_17:Reg\|Data_Out\[8\]~41 " "Register \"reg_17:Reg\|Data_Out\[8\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[8\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[8\]~41\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[9\] reg_17:Reg\|Data_Out\[9\]~_emulated reg_17:Reg\|Data_Out\[9\]~46 " "Register \"reg_17:Reg\|Data_Out\[9\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[9\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[9\]~46\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[10\] reg_17:Reg\|Data_Out\[10\]~_emulated reg_17:Reg\|Data_Out\[10\]~51 " "Register \"reg_17:Reg\|Data_Out\[10\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[10\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[10\]~51\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[11\] reg_17:Reg\|Data_Out\[11\]~_emulated reg_17:Reg\|Data_Out\[11\]~56 " "Register \"reg_17:Reg\|Data_Out\[11\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[11\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[11\]~56\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[12\] reg_17:Reg\|Data_Out\[12\]~_emulated reg_17:Reg\|Data_Out\[12\]~61 " "Register \"reg_17:Reg\|Data_Out\[12\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[12\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[12\]~61\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[13\] reg_17:Reg\|Data_Out\[13\]~_emulated reg_17:Reg\|Data_Out\[13\]~66 " "Register \"reg_17:Reg\|Data_Out\[13\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[13\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[13\]~66\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[14\] reg_17:Reg\|Data_Out\[14\]~_emulated reg_17:Reg\|Data_Out\[14\]~71 " "Register \"reg_17:Reg\|Data_Out\[14\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[14\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[14\]~71\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[15\] reg_17:Reg\|Data_Out\[15\]~_emulated reg_17:Reg\|Data_Out\[15\]~76 " "Register \"reg_17:Reg\|Data_Out\[15\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[15\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[15\]~76\"" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423852791082 "|carry_ripple16|reg_17:Reg|Data_Out[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1423852791082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1423852791196 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1423852791580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/output_files/carry_ripple16.map.smsg " "Generated suppressed messages file U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/output_files/carry_ripple16.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1423852791627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423852792037 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423852792037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423852792223 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423852792223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423852792223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423852792223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423852792306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 12:39:52 2015 " "Processing ended: Fri Feb 13 12:39:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423852792306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423852792306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423852792306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423852792306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423852794803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423852794805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 12:39:54 2015 " "Processing started: Fri Feb 13 12:39:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423852794805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1423852794805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off carry_ripple16 -c carry_ripple16 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off carry_ripple16 -c carry_ripple16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1423852794805 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1423852794885 ""}
{ "Info" "0" "" "Project  = carry_ripple16" {  } {  } 0 0 "Project  = carry_ripple16" 0 0 "Fitter" 0 0 1423852794886 ""}
{ "Info" "0" "" "Revision = carry_ripple16" {  } {  } 0 0 "Revision = carry_ripple16" 0 0 "Fitter" 0 0 1423852794886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1423852795028 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "carry_ripple16 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"carry_ripple16\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1423852795270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423852795320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423852795320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423852795320 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1423852796053 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423852796147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423852796147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423852796147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423852796147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423852796147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423852796147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423852796147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423852796147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423852796147 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1423852796147 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 505 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423852796150 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 507 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423852796150 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 509 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423852796150 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 511 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423852796150 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 513 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423852796150 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1423852796150 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1423852796153 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1423852797328 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "carry_ripple16.sdc " "Synopsys Design Constraints File file not found: 'carry_ripple16.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1423852797328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1423852797329 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1423852797332 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1423852797332 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1423852797333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_17:Reg\|Data_Out\[15\]~99  " "Automatically promoted node reg_17:Reg\|Data_Out\[15\]~99 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423852797345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:Reg\|Data_Out\[0\]~0 " "Destination node reg_17:Reg\|Data_Out\[0\]~0" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_17:Reg|Data_Out[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 231 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423852797345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:Reg\|Data_Out\[0\]~2 " "Destination node reg_17:Reg\|Data_Out\[0\]~2" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_17:Reg|Data_Out[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 233 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423852797345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:Reg\|Data_Out\[1\]~7 " "Destination node reg_17:Reg\|Data_Out\[1\]~7" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_17:Reg|Data_Out[1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 238 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423852797345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:Reg\|Data_Out\[2\]~12 " "Destination node reg_17:Reg\|Data_Out\[2\]~12" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_17:Reg|Data_Out[2]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 243 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423852797345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:Reg\|Data_Out\[3\]~17 " "Destination node reg_17:Reg\|Data_Out\[3\]~17" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_17:Reg|Data_Out[3]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 248 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423852797345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:Reg\|Data_Out\[4\]~22 " "Destination node reg_17:Reg\|Data_Out\[4\]~22" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_17:Reg|Data_Out[4]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 253 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423852797345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:Reg\|Data_Out\[5\]~27 " "Destination node reg_17:Reg\|Data_Out\[5\]~27" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_17:Reg|Data_Out[5]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 258 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423852797345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:Reg\|Data_Out\[6\]~32 " "Destination node reg_17:Reg\|Data_Out\[6\]~32" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_17:Reg|Data_Out[6]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 263 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423852797345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:Reg\|Data_Out\[7\]~37 " "Destination node reg_17:Reg\|Data_Out\[7\]~37" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_17:Reg|Data_Out[7]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 268 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423852797345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:Reg\|Data_Out\[8\]~42 " "Destination node reg_17:Reg\|Data_Out\[8\]~42" {  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_17:Reg|Data_Out[8]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 273 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423852797345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1423852797345 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1423852797345 ""}  } { { "reg_17.sv" "" { Text "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_17:Reg|Data_Out[15]~99 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 0 { 0 ""} 0 389 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423852797345 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1423852798042 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423852798043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423852798043 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423852798044 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423852798044 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1423852798045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1423852798045 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1423852798046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1423852798059 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1423852798059 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1423852798059 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423852798164 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1423852798185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1423852801272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423852801419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1423852801464 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1423852805032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423852805032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1423852805763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 11 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1423852809574 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1423852809574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423852810584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1423852810585 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1423852810585 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1423852810598 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1423852810808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1423852811212 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1423852811447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1423852811842 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423852812609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/output_files/carry_ripple16.fit.smsg " "Generated suppressed messages file U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/output_files/carry_ripple16.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1423852813076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1466 " "Peak virtual memory: 1466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423852814387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 12:40:14 2015 " "Processing ended: Fri Feb 13 12:40:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423852814387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423852814387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423852814387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1423852814387 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1423852817789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423852817791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 12:40:17 2015 " "Processing started: Fri Feb 13 12:40:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423852817791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1423852817791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off carry_ripple16 -c carry_ripple16 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off carry_ripple16 -c carry_ripple16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1423852817791 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1423852821381 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1423852821519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423852823478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 12:40:23 2015 " "Processing ended: Fri Feb 13 12:40:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423852823478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423852823478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423852823478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1423852823478 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1423852824333 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1423852825971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423852825973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 12:40:25 2015 " "Processing started: Fri Feb 13 12:40:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423852825973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423852825973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta carry_ripple16 -c carry_ripple16 " "Command: quartus_sta carry_ripple16 -c carry_ripple16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423852825973 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1423852826050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1423852826256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1423852826257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1423852826312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1423852826312 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1423852826572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "carry_ripple16.sdc " "Synopsys Design Constraints File file not found: 'carry_ripple16.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1423852826876 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1423852826876 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Run Run " "create_clock -period 1.000 -name Run Run" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1423852826877 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Reset Reset " "create_clock -period 1.000 -name Reset Reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1423852826877 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1423852826877 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1423852826877 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1423852827496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827497 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1423852827499 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1423852827596 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1423852827646 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1423852827646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.345 " "Worst-case setup slack is -8.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.345            -117.138 Run  " "   -8.345            -117.138 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.397              -0.793 Clk  " "   -0.397              -0.793 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852827676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.071 " "Worst-case hold slack is 0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 Clk  " "    0.071               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914               0.000 Run  " "    0.914               0.000 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852827705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.516 " "Worst-case recovery slack is -4.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.516             -73.167 Run  " "   -4.516             -73.167 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.023              -7.900 Reset  " "   -1.023              -7.900 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 Clk  " "    0.436               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852827734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.657 " "Worst-case removal slack is -0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657              -1.314 Clk  " "   -0.657              -1.314 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277              -1.483 Reset  " "   -0.277              -1.483 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.079               0.000 Run  " "    1.079               0.000 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852827763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.845 Run  " "   -3.000             -24.845 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 Clk  " "   -3.000              -5.570 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Reset  " "   -3.000              -3.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852827793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852827793 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1423852828368 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1423852828392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1423852828923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829154 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1423852829190 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1423852829190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.510 " "Worst-case setup slack is -7.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.510            -104.916 Run  " "   -7.510            -104.916 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -0.452 Clk  " "   -0.228              -0.452 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852829222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.088 " "Worst-case hold slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 Clk  " "    0.088               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802               0.000 Run  " "    0.802               0.000 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852829257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.091 " "Worst-case recovery slack is -4.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.091             -66.258 Run  " "   -4.091             -66.258 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.093              -9.299 Reset  " "   -1.093              -9.299 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 Clk  " "    0.524               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852829290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.578 " "Worst-case removal slack is -0.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.578              -1.156 Clk  " "   -0.578              -1.156 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -1.329 Reset  " "   -0.254              -1.329 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.997               0.000 Run  " "    0.997               0.000 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852829322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.845 Run  " "   -3.000             -24.845 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 Clk  " "   -3.000              -5.570 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Reset  " "   -3.000              -3.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852829364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852829364 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1423852830013 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830266 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1423852830268 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1423852830268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.766 " "Worst-case setup slack is -3.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.766             -52.255 Run  " "   -3.766             -52.255 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.235              -0.470 Clk  " "   -0.235              -0.470 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852830303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.215 " "Worst-case hold slack is -0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215              -0.422 Clk  " "   -0.215              -0.422 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Run  " "    0.454               0.000 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852830339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.888 " "Worst-case recovery slack is -1.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.888             -30.153 Run  " "   -1.888             -30.153 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 Reset  " "    0.100               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 Clk  " "    0.231               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852830376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.572 " "Worst-case removal slack is -0.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.572              -1.144 Clk  " "   -0.572              -1.144 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -3.617 Reset  " "   -0.306              -3.617 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 Run  " "    0.483               0.000 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852830413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.726 Run  " "   -3.000             -22.726 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.102 Reset  " "   -3.000              -5.102 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.000 Clk  " "   -3.000              -5.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423852830448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423852830448 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1423852832344 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1423852832346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423852832911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 12:40:32 2015 " "Processing ended: Fri Feb 13 12:40:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423852832911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423852832911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423852832911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423852832911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423852839061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423852839063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 12:40:38 2015 " "Processing started: Fri Feb 13 12:40:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423852839063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423852839063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off carry_ripple16 -c carry_ripple16 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off carry_ripple16 -c carry_ripple16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423852839063 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_7_1200mv_85c_slow.svo U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_7_1200mv_85c_slow.svo in folder \"U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423852839652 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_7_1200mv_0c_slow.svo U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_7_1200mv_0c_slow.svo in folder \"U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423852839776 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_min_1200mv_0c_fast.svo U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_min_1200mv_0c_fast.svo in folder \"U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423852839887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16.svo U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16.svo in folder \"U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423852840030 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_7_1200mv_85c_v_slow.sdo U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_7_1200mv_85c_v_slow.sdo in folder \"U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423852840114 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_7_1200mv_0c_v_slow.sdo U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_7_1200mv_0c_v_slow.sdo in folder \"U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423852840320 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_min_1200mv_0c_v_fast.sdo U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_min_1200mv_0c_v_fast.sdo in folder \"U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423852840407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_v.sdo U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_v.sdo in folder \"U:/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423852840472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423852840608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 12:40:40 2015 " "Processing ended: Fri Feb 13 12:40:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423852840608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423852840608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423852840608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423852840608 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423852841404 ""}
