{"sha": "17f2908fcf058e145cff275966e34f8c7f57c2c5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTdmMjkwOGZjZjA1OGUxNDVjZmYyNzU5NjZlMzRmOGM3ZjU3YzJjNQ==", "commit": {"author": {"name": "Geng Qi", "email": "gengqi@linux.alibaba.com", "date": "2021-04-28T08:29:33Z"}, "committer": {"name": "Jim Wilson", "email": "jimw@sifive.com", "date": "2021-04-30T02:23:54Z"}, "message": "RISC-V: For '-march' and '-mabi' options, add 'Negative' property mentions itself.\n\nWhen use multi-lib riscv-tool-chain. A bug is triggered when there are two\n'-march' at command line.\nriscv64-unknown-elf-gcc -march=rv32gcp -mabi=ilp32f -march=rv32gcpzp64 HelloWorld.c\n/lhome/gengq/riscv64-linux-ptest/lib/gcc/riscv64-unknown-elf/10.2.0/../../../../riscv64-unknown-elf/bin/ld: /lhome/gengq/riscv64-linux-ptest/lib/gcc/riscv64-unknown-elf/10.2.0/../../../../riscv64-unknown-elf/lib/crt0.o: ABI is incompatible with that of the selected emulation:\n  target emulation `elf64-littleriscv' does not match `elf32-littleriscv'\n/lhome/gengq/riscv64-linux-ptest/lib/gcc/riscv64-unknown-elf/10.2.0/../../../../riscv64-unknown-elf/bin/ld: failed to merge target specific data of file /lhome/gengq/riscv64-linux-ptest/lib/gcc/riscv64-unknown-elf/10.2.0/../../../../riscv64-unknown-elf/lib/crt0.o\n/lhome/gengq/riscv64-linux-ptest/lib/gcc/riscv64-unknown-elf/10.2.0/../../../../riscv64-unknown-elf/bin/ld: /lhome/gengq/riscv64-linux-ptest/lib/gcc/riscv64-unknown-elf/10.2.0/crtbegin.o: ABI is incompatible with that of the selected emulation:\n  target emulation `elf64-littleriscv' does not match `elf32-littleriscv'\n/lhome/gengq/riscv64-linux-ptest/lib/gcc/riscv64-unknown-elf/10.2.0/../../../../riscv64-unknown-elf/bin/ld: failed to merge target specific data of file /lhome/gengq/riscv64-linux-ptest/lib/gcc/riscv64-unknown-elf/10.2.0/crtbegin.o\n......\n\nThis patch fix it. And the DRIVER would prune the extra '-march' and '-mabi'\noptions and keep only the last one valid.\n\ngcc/ChangeLog:\n\t* config/riscv/riscv.opt (march=,mabi=): Negative itself.", "tree": {"sha": "663df7420413ccfb2a429fedb8aa9e68e4d5e2ea", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/663df7420413ccfb2a429fedb8aa9e68e4d5e2ea"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/17f2908fcf058e145cff275966e34f8c7f57c2c5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/17f2908fcf058e145cff275966e34f8c7f57c2c5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/17f2908fcf058e145cff275966e34f8c7f57c2c5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/17f2908fcf058e145cff275966e34f8c7f57c2c5/comments", "author": {"login": "Geng-Qi-alibaba", "id": 74535016, "node_id": "MDQ6VXNlcjc0NTM1MDE2", "avatar_url": "https://avatars.githubusercontent.com/u/74535016?v=4", "gravatar_id": "", "url": "https://api.github.com/users/Geng-Qi-alibaba", "html_url": "https://github.com/Geng-Qi-alibaba", "followers_url": "https://api.github.com/users/Geng-Qi-alibaba/followers", "following_url": "https://api.github.com/users/Geng-Qi-alibaba/following{/other_user}", "gists_url": "https://api.github.com/users/Geng-Qi-alibaba/gists{/gist_id}", "starred_url": "https://api.github.com/users/Geng-Qi-alibaba/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/Geng-Qi-alibaba/subscriptions", "organizations_url": "https://api.github.com/users/Geng-Qi-alibaba/orgs", "repos_url": "https://api.github.com/users/Geng-Qi-alibaba/repos", "events_url": "https://api.github.com/users/Geng-Qi-alibaba/events{/privacy}", "received_events_url": "https://api.github.com/users/Geng-Qi-alibaba/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "6efd040c301b06fae51657c8370ad940c5c3d513", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6efd040c301b06fae51657c8370ad940c5c3d513", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6efd040c301b06fae51657c8370ad940c5c3d513"}], "stats": {"total": 4, "additions": 2, "deletions": 2}, "files": [{"sha": "5ff85c2143077b814f9b5bb9e94f4e8b3997312d", "filename": "gcc/config/riscv/riscv.opt", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/17f2908fcf058e145cff275966e34f8c7f57c2c5/gcc%2Fconfig%2Friscv%2Friscv.opt", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/17f2908fcf058e145cff275966e34f8c7f57c2c5/gcc%2Fconfig%2Friscv%2Friscv.opt", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv.opt?ref=17f2908fcf058e145cff275966e34f8c7f57c2c5", "patch": "@@ -38,7 +38,7 @@ Target Var(TARGET_PLT) Init(1)\n When generating -fpic code, allow the use of PLTs. Ignored for fno-pic.\n \n mabi=\n-Target RejectNegative Joined Enum(abi_type) Var(riscv_abi) Init(ABI_ILP32)\n+Target RejectNegative Joined Enum(abi_type) Var(riscv_abi) Init(ABI_ILP32) Negative(mabi=)\n Specify integer and floating-point calling convention.\n \n mpreferred-stack-boundary=\n@@ -79,7 +79,7 @@ Target Mask(DIV)\n Use hardware instructions for integer division.\n \n march=\n-Target RejectNegative Joined\n+Target RejectNegative Joined Negative(march=)\n -march=\tGenerate code for given RISC-V ISA (e.g. RV64IM).  ISA strings must be\n lower-case.\n "}]}