Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May  9 11:12:02 2025
| Host         : sri_ganesh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_syncIndex_control_sets_placed.rpt
| Design       : vga_syncIndex
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            5 |
| Yes          | No                    | No                     |               5 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------+------------------+------------------+----------------+--------------+
|   Clock Signal   | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------+------------------+------------------+----------------+--------------+
|  clk_BUFG        | hsyncoff      | hsyncon          |                1 |              1 |         1.00 |
|  clk_BUFG        | vsyncoff      | vsyncon          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |               |                  |                1 |              1 |         1.00 |
| ~pcount          |               |                  |                1 |              3 |         3.00 |
|  clk_BUFG        | hreset        |                  |                3 |              5 |         1.67 |
|  clk_BUFG        | hreset        | vc0              |                2 |              5 |         2.50 |
| ~pcount          |               | red[3]_i_1_n_0   |                5 |              9 |         1.80 |
|  clk_BUFG        | ec            | hreset           |                3 |             10 |         3.33 |
|  clk_BUFG        |               |                  |                8 |             11 |         1.38 |
| ~pcount          | red1          | addra            |                4 |             15 |         3.75 |
+------------------+---------------+------------------+------------------+----------------+--------------+


