#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024efc6da010 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000024efc93f730_0 .net "PC", 31 0, L_0000024efc9c93d0;  1 drivers
v0000024efc93edd0_0 .net "cycles_consumed", 31 0, v0000024efc93fd70_0;  1 drivers
v0000024efc93ef10_0 .var "input_clk", 0 0;
v0000024efc93f5f0_0 .var "rst", 0 0;
S_0000024efc5ed800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000024efc6da010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000024efc882f10 .functor NOR 1, v0000024efc93ef10_0, v0000024efc9341f0_0, C4<0>, C4<0>;
L_0000024efc883290 .functor AND 1, v0000024efc915640_0, v0000024efc9137a0_0, C4<1>, C4<1>;
L_0000024efc8834c0 .functor AND 1, L_0000024efc883290, L_0000024efc93f050, C4<1>, C4<1>;
L_0000024efc8826c0 .functor AND 1, v0000024efc9049e0_0, v0000024efc9046c0_0, C4<1>, C4<1>;
L_0000024efc881af0 .functor AND 1, L_0000024efc8826c0, L_0000024efc93f0f0, C4<1>, C4<1>;
L_0000024efc883530 .functor AND 1, v0000024efc9355f0_0, v0000024efc935910_0, C4<1>, C4<1>;
L_0000024efc881a10 .functor AND 1, L_0000024efc883530, L_0000024efc93fe10, C4<1>, C4<1>;
L_0000024efc881cb0 .functor AND 1, v0000024efc915640_0, v0000024efc9137a0_0, C4<1>, C4<1>;
L_0000024efc882110 .functor AND 1, L_0000024efc881cb0, L_0000024efc93f910, C4<1>, C4<1>;
L_0000024efc8822d0 .functor AND 1, v0000024efc9049e0_0, v0000024efc9046c0_0, C4<1>, C4<1>;
L_0000024efc881d20 .functor AND 1, L_0000024efc8822d0, L_0000024efc93fb90, C4<1>, C4<1>;
L_0000024efc881d90 .functor AND 1, v0000024efc9355f0_0, v0000024efc935910_0, C4<1>, C4<1>;
L_0000024efc881ee0 .functor AND 1, L_0000024efc881d90, L_0000024efc93ff50, C4<1>, C4<1>;
L_0000024efc948170 .functor NOT 1, L_0000024efc882f10, C4<0>, C4<0>, C4<0>;
L_0000024efc9471b0 .functor NOT 1, L_0000024efc882f10, C4<0>, C4<0>, C4<0>;
L_0000024efc95dcc0 .functor NOT 1, L_0000024efc882f10, C4<0>, C4<0>, C4<0>;
L_0000024efc95e510 .functor NOT 1, L_0000024efc882f10, C4<0>, C4<0>, C4<0>;
L_0000024efc95e580 .functor NOT 1, L_0000024efc882f10, C4<0>, C4<0>, C4<0>;
L_0000024efc9c93d0 .functor BUFZ 32, v0000024efc93b3b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024efc934150_0 .net "EX1_ALU_OPER1", 31 0, L_0000024efc947450;  1 drivers
v0000024efc935a50_0 .net "EX1_ALU_OPER2", 31 0, L_0000024efc95d0f0;  1 drivers
v0000024efc934b50_0 .net "EX1_PC", 31 0, v0000024efc916040_0;  1 drivers
v0000024efc935af0_0 .net "EX1_PFC", 31 0, v0000024efc915b40_0;  1 drivers
v0000024efc935b90_0 .net "EX1_PFC_to_IF", 31 0, L_0000024efc944690;  1 drivers
v0000024efc935cd0_0 .net "EX1_forward_to_B", 31 0, v0000024efc916a40_0;  1 drivers
v0000024efc935f50_0 .net "EX1_is_beq", 0 0, v0000024efc915be0_0;  1 drivers
v0000024efc936810_0 .net "EX1_is_bne", 0 0, v0000024efc9164a0_0;  1 drivers
v0000024efc937cb0_0 .net "EX1_is_jal", 0 0, v0000024efc915a00_0;  1 drivers
v0000024efc937c10_0 .net "EX1_is_jr", 0 0, v0000024efc915780_0;  1 drivers
v0000024efc937350_0 .net "EX1_is_oper2_immed", 0 0, v0000024efc915c80_0;  1 drivers
v0000024efc938610_0 .net "EX1_memread", 0 0, v0000024efc915d20_0;  1 drivers
v0000024efc936b30_0 .net "EX1_memwrite", 0 0, v0000024efc915dc0_0;  1 drivers
v0000024efc938750_0 .net "EX1_opcode", 11 0, v0000024efc916720_0;  1 drivers
v0000024efc938cf0_0 .net "EX1_predicted", 0 0, v0000024efc916180_0;  1 drivers
v0000024efc9387f0_0 .net "EX1_rd_ind", 4 0, v0000024efc916220_0;  1 drivers
v0000024efc938d90_0 .net "EX1_rd_indzero", 0 0, v0000024efc916540_0;  1 drivers
v0000024efc937710_0 .net "EX1_regwrite", 0 0, v0000024efc9167c0_0;  1 drivers
v0000024efc938e30_0 .net "EX1_rs1", 31 0, v0000024efc9162c0_0;  1 drivers
v0000024efc937850_0 .net "EX1_rs1_ind", 4 0, v0000024efc916360_0;  1 drivers
v0000024efc9370d0_0 .net "EX1_rs2", 31 0, v0000024efc916860_0;  1 drivers
v0000024efc937a30_0 .net "EX1_rs2_ind", 4 0, v0000024efc9169a0_0;  1 drivers
v0000024efc938ed0_0 .net "EX1_rs2_out", 31 0, L_0000024efc95d2b0;  1 drivers
v0000024efc938890_0 .net "EX2_ALU_OPER1", 31 0, v0000024efc914920_0;  1 drivers
v0000024efc9389d0_0 .net "EX2_ALU_OPER2", 31 0, v0000024efc914e20_0;  1 drivers
v0000024efc936bd0_0 .net "EX2_ALU_OUT", 31 0, L_0000024efc943d30;  1 drivers
v0000024efc937990_0 .net "EX2_PC", 31 0, v0000024efc915500_0;  1 drivers
v0000024efc9386b0_0 .net "EX2_PFC_to_IF", 31 0, v0000024efc9133e0_0;  1 drivers
v0000024efc9373f0_0 .net "EX2_forward_to_B", 31 0, v0000024efc913ca0_0;  1 drivers
v0000024efc9375d0_0 .net "EX2_is_beq", 0 0, v0000024efc914c40_0;  1 drivers
v0000024efc936c70_0 .net "EX2_is_bne", 0 0, v0000024efc9141a0_0;  1 drivers
v0000024efc938570_0 .net "EX2_is_jal", 0 0, v0000024efc913660_0;  1 drivers
v0000024efc936d10_0 .net "EX2_is_jr", 0 0, v0000024efc915000_0;  1 drivers
v0000024efc9369f0_0 .net "EX2_is_oper2_immed", 0 0, v0000024efc915140_0;  1 drivers
v0000024efc938f70_0 .net "EX2_memread", 0 0, v0000024efc913700_0;  1 drivers
v0000024efc937030_0 .net "EX2_memwrite", 0 0, v0000024efc914560_0;  1 drivers
v0000024efc939010_0 .net "EX2_opcode", 11 0, v0000024efc913e80_0;  1 drivers
v0000024efc936db0_0 .net "EX2_predicted", 0 0, v0000024efc9155a0_0;  1 drivers
v0000024efc9368b0_0 .net "EX2_rd_ind", 4 0, v0000024efc9146a0_0;  1 drivers
v0000024efc936a90_0 .net "EX2_rd_indzero", 0 0, v0000024efc9137a0_0;  1 drivers
v0000024efc938b10_0 .net "EX2_regwrite", 0 0, v0000024efc915640_0;  1 drivers
v0000024efc938a70_0 .net "EX2_rs1", 31 0, v0000024efc913de0_0;  1 drivers
v0000024efc936e50_0 .net "EX2_rs1_ind", 4 0, v0000024efc9138e0_0;  1 drivers
v0000024efc937670_0 .net "EX2_rs2_ind", 4 0, v0000024efc913980_0;  1 drivers
v0000024efc938930_0 .net "EX2_rs2_out", 31 0, v0000024efc913d40_0;  1 drivers
v0000024efc936950_0 .net "ID_INST", 31 0, v0000024efc91bff0_0;  1 drivers
v0000024efc936ef0_0 .net "ID_PC", 31 0, v0000024efc91c130_0;  1 drivers
v0000024efc937490_0 .net "ID_PFC_to_EX", 31 0, L_0000024efc9413f0;  1 drivers
v0000024efc938bb0_0 .net "ID_PFC_to_IF", 31 0, L_0000024efc940f90;  1 drivers
v0000024efc936f90_0 .net "ID_forward_to_B", 31 0, L_0000024efc941990;  1 drivers
v0000024efc938c50_0 .net "ID_is_beq", 0 0, L_0000024efc941530;  1 drivers
v0000024efc9382f0_0 .net "ID_is_bne", 0 0, L_0000024efc9415d0;  1 drivers
v0000024efc9381b0_0 .net "ID_is_j", 0 0, L_0000024efc944af0;  1 drivers
v0000024efc937170_0 .net "ID_is_jal", 0 0, L_0000024efc944eb0;  1 drivers
v0000024efc937210_0 .net "ID_is_jr", 0 0, L_0000024efc941710;  1 drivers
v0000024efc9372b0_0 .net "ID_is_oper2_immed", 0 0, L_0000024efc946650;  1 drivers
v0000024efc937530_0 .net "ID_memread", 0 0, L_0000024efc944190;  1 drivers
v0000024efc9377b0_0 .net "ID_memwrite", 0 0, L_0000024efc945310;  1 drivers
v0000024efc938110_0 .net "ID_opcode", 11 0, v0000024efc93a690_0;  1 drivers
v0000024efc937fd0_0 .net "ID_predicted", 0 0, v0000024efc91f0b0_0;  1 drivers
v0000024efc9378f0_0 .net "ID_rd_ind", 4 0, v0000024efc939150_0;  1 drivers
v0000024efc937ad0_0 .net "ID_regwrite", 0 0, L_0000024efc9447d0;  1 drivers
v0000024efc937b70_0 .net "ID_rs1", 31 0, v0000024efc919430_0;  1 drivers
v0000024efc937d50_0 .net "ID_rs1_ind", 4 0, v0000024efc93b450_0;  1 drivers
v0000024efc937df0_0 .net "ID_rs2", 31 0, v0000024efc918d50_0;  1 drivers
v0000024efc937e90_0 .net "ID_rs2_ind", 4 0, v0000024efc93ac30_0;  1 drivers
v0000024efc937f30_0 .net "IF_INST", 31 0, L_0000024efc947f40;  1 drivers
v0000024efc938070_0 .net "IF_pc", 31 0, v0000024efc93b3b0_0;  1 drivers
v0000024efc938250_0 .net "MEM_ALU_OUT", 31 0, v0000024efc905480_0;  1 drivers
v0000024efc938390_0 .net "MEM_Data_mem_out", 31 0, v0000024efc9352d0_0;  1 drivers
v0000024efc938430_0 .net "MEM_memread", 0 0, v0000024efc904c60_0;  1 drivers
v0000024efc9384d0_0 .net "MEM_memwrite", 0 0, v0000024efc905b60_0;  1 drivers
v0000024efc940590_0 .net "MEM_opcode", 11 0, v0000024efc905840_0;  1 drivers
v0000024efc93fcd0_0 .net "MEM_rd_ind", 4 0, v0000024efc9050c0_0;  1 drivers
v0000024efc93feb0_0 .net "MEM_rd_indzero", 0 0, v0000024efc9046c0_0;  1 drivers
v0000024efc93e790_0 .net "MEM_regwrite", 0 0, v0000024efc9049e0_0;  1 drivers
v0000024efc940810_0 .net "MEM_rs2", 31 0, v0000024efc9053e0_0;  1 drivers
v0000024efc93f190_0 .net "PC", 31 0, L_0000024efc9c93d0;  alias, 1 drivers
v0000024efc940b30_0 .net "STALL_ID1_FLUSH", 0 0, v0000024efc91d530_0;  1 drivers
v0000024efc940c70_0 .net "STALL_ID2_FLUSH", 0 0, v0000024efc91e570_0;  1 drivers
v0000024efc9409f0_0 .net "STALL_IF_FLUSH", 0 0, v0000024efc91f8d0_0;  1 drivers
v0000024efc93ee70_0 .net "WB_ALU_OUT", 31 0, v0000024efc935d70_0;  1 drivers
v0000024efc940d10_0 .net "WB_Data_mem_out", 31 0, v0000024efc934650_0;  1 drivers
v0000024efc93f7d0_0 .net "WB_memread", 0 0, v0000024efc936130_0;  1 drivers
v0000024efc9403b0_0 .net "WB_rd_ind", 4 0, v0000024efc934330_0;  1 drivers
v0000024efc93eab0_0 .net "WB_rd_indzero", 0 0, v0000024efc935910_0;  1 drivers
v0000024efc9406d0_0 .net "WB_regwrite", 0 0, v0000024efc9355f0_0;  1 drivers
v0000024efc940950_0 .net "Wrong_prediction", 0 0, L_0000024efc95e820;  1 drivers
v0000024efc93ed30_0 .net *"_ivl_1", 0 0, L_0000024efc883290;  1 drivers
v0000024efc93fc30_0 .net *"_ivl_13", 0 0, L_0000024efc883530;  1 drivers
v0000024efc940a90_0 .net *"_ivl_14", 0 0, L_0000024efc93fe10;  1 drivers
v0000024efc93e8d0_0 .net *"_ivl_19", 0 0, L_0000024efc881cb0;  1 drivers
v0000024efc93fff0_0 .net *"_ivl_2", 0 0, L_0000024efc93f050;  1 drivers
v0000024efc93f370_0 .net *"_ivl_20", 0 0, L_0000024efc93f910;  1 drivers
v0000024efc940450_0 .net *"_ivl_25", 0 0, L_0000024efc8822d0;  1 drivers
v0000024efc940630_0 .net *"_ivl_26", 0 0, L_0000024efc93fb90;  1 drivers
v0000024efc93efb0_0 .net *"_ivl_31", 0 0, L_0000024efc881d90;  1 drivers
v0000024efc93ea10_0 .net *"_ivl_32", 0 0, L_0000024efc93ff50;  1 drivers
v0000024efc940270_0 .net *"_ivl_40", 31 0, L_0000024efc944e10;  1 drivers
L_0000024efc960c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024efc940bd0_0 .net *"_ivl_43", 26 0, L_0000024efc960c58;  1 drivers
L_0000024efc960ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024efc93f870_0 .net/2u *"_ivl_44", 31 0, L_0000024efc960ca0;  1 drivers
v0000024efc940db0_0 .net *"_ivl_52", 31 0, L_0000024efc9b5e90;  1 drivers
L_0000024efc960d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024efc93e650_0 .net *"_ivl_55", 26 0, L_0000024efc960d30;  1 drivers
L_0000024efc960d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024efc93e6f0_0 .net/2u *"_ivl_56", 31 0, L_0000024efc960d78;  1 drivers
v0000024efc93f230_0 .net *"_ivl_7", 0 0, L_0000024efc8826c0;  1 drivers
v0000024efc93f2d0_0 .net *"_ivl_8", 0 0, L_0000024efc93f0f0;  1 drivers
v0000024efc93ebf0_0 .net "alu_selA", 1 0, L_0000024efc93f690;  1 drivers
v0000024efc940090_0 .net "alu_selB", 1 0, L_0000024efc941f30;  1 drivers
v0000024efc940310_0 .net "clk", 0 0, L_0000024efc882f10;  1 drivers
v0000024efc93fd70_0 .var "cycles_consumed", 31 0;
v0000024efc93e970_0 .net "exhaz", 0 0, L_0000024efc881af0;  1 drivers
v0000024efc93f550_0 .net "exhaz2", 0 0, L_0000024efc881d20;  1 drivers
v0000024efc93fa50_0 .net "hlt", 0 0, v0000024efc9341f0_0;  1 drivers
v0000024efc940130_0 .net "idhaz", 0 0, L_0000024efc8834c0;  1 drivers
v0000024efc93faf0_0 .net "idhaz2", 0 0, L_0000024efc882110;  1 drivers
v0000024efc93f4b0_0 .net "if_id_write", 0 0, v0000024efc91f1f0_0;  1 drivers
v0000024efc93f9b0_0 .net "input_clk", 0 0, v0000024efc93ef10_0;  1 drivers
v0000024efc9404f0_0 .net "is_branch_and_taken", 0 0, L_0000024efc947ca0;  1 drivers
v0000024efc93eb50_0 .net "memhaz", 0 0, L_0000024efc881a10;  1 drivers
v0000024efc940770_0 .net "memhaz2", 0 0, L_0000024efc881ee0;  1 drivers
v0000024efc9408b0_0 .net "pc_src", 2 0, L_0000024efc941850;  1 drivers
v0000024efc93e830_0 .net "pc_write", 0 0, v0000024efc91f330_0;  1 drivers
v0000024efc9401d0_0 .net "rst", 0 0, v0000024efc93f5f0_0;  1 drivers
v0000024efc93f410_0 .net "store_rs2_forward", 1 0, L_0000024efc940ef0;  1 drivers
v0000024efc93ec90_0 .net "wdata_to_reg_file", 31 0, L_0000024efc9c8cd0;  1 drivers
E_0000024efc88a1d0/0 .event negedge, v0000024efc91ef70_0;
E_0000024efc88a1d0/1 .event posedge, v0000024efc9058e0_0;
E_0000024efc88a1d0 .event/or E_0000024efc88a1d0/0, E_0000024efc88a1d0/1;
L_0000024efc93f050 .cmp/eq 5, v0000024efc9146a0_0, v0000024efc916360_0;
L_0000024efc93f0f0 .cmp/eq 5, v0000024efc9050c0_0, v0000024efc916360_0;
L_0000024efc93fe10 .cmp/eq 5, v0000024efc934330_0, v0000024efc916360_0;
L_0000024efc93f910 .cmp/eq 5, v0000024efc9146a0_0, v0000024efc9169a0_0;
L_0000024efc93fb90 .cmp/eq 5, v0000024efc9050c0_0, v0000024efc9169a0_0;
L_0000024efc93ff50 .cmp/eq 5, v0000024efc934330_0, v0000024efc9169a0_0;
L_0000024efc944e10 .concat [ 5 27 0 0], v0000024efc939150_0, L_0000024efc960c58;
L_0000024efc945d10 .cmp/ne 32, L_0000024efc944e10, L_0000024efc960ca0;
L_0000024efc9b5e90 .concat [ 5 27 0 0], v0000024efc9146a0_0, L_0000024efc960d30;
L_0000024efc9b5fd0 .cmp/ne 32, L_0000024efc9b5e90, L_0000024efc960d78;
S_0000024efc5ed990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000024efc881a80 .functor NOT 1, L_0000024efc881af0, C4<0>, C4<0>, C4<0>;
L_0000024efc882030 .functor AND 1, L_0000024efc881a10, L_0000024efc881a80, C4<1>, C4<1>;
L_0000024efc881b60 .functor OR 1, L_0000024efc8834c0, L_0000024efc882030, C4<0>, C4<0>;
L_0000024efc881bd0 .functor OR 1, L_0000024efc8834c0, L_0000024efc881af0, C4<0>, C4<0>;
v0000024efc8a7ef0_0 .net *"_ivl_12", 0 0, L_0000024efc881bd0;  1 drivers
v0000024efc8a91b0_0 .net *"_ivl_2", 0 0, L_0000024efc881a80;  1 drivers
v0000024efc8a85d0_0 .net *"_ivl_5", 0 0, L_0000024efc882030;  1 drivers
v0000024efc8a82b0_0 .net *"_ivl_7", 0 0, L_0000024efc881b60;  1 drivers
v0000024efc8a8b70_0 .net "alu_selA", 1 0, L_0000024efc93f690;  alias, 1 drivers
v0000024efc8a8530_0 .net "exhaz", 0 0, L_0000024efc881af0;  alias, 1 drivers
v0000024efc8a94d0_0 .net "idhaz", 0 0, L_0000024efc8834c0;  alias, 1 drivers
v0000024efc8a8e90_0 .net "memhaz", 0 0, L_0000024efc881a10;  alias, 1 drivers
L_0000024efc93f690 .concat8 [ 1 1 0 0], L_0000024efc881b60, L_0000024efc881bd0;
S_0000024efc6a6060 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000024efc882420 .functor NOT 1, L_0000024efc881d20, C4<0>, C4<0>, C4<0>;
L_0000024efc881fc0 .functor AND 1, L_0000024efc881ee0, L_0000024efc882420, C4<1>, C4<1>;
L_0000024efc882340 .functor OR 1, L_0000024efc882110, L_0000024efc881fc0, C4<0>, C4<0>;
L_0000024efc882730 .functor NOT 1, v0000024efc915c80_0, C4<0>, C4<0>, C4<0>;
L_0000024efc882500 .functor AND 1, L_0000024efc882340, L_0000024efc882730, C4<1>, C4<1>;
L_0000024efc8827a0 .functor OR 1, L_0000024efc882110, L_0000024efc881d20, C4<0>, C4<0>;
L_0000024efc882810 .functor NOT 1, v0000024efc915c80_0, C4<0>, C4<0>, C4<0>;
L_0000024efc8835a0 .functor AND 1, L_0000024efc8827a0, L_0000024efc882810, C4<1>, C4<1>;
v0000024efc8a9890_0 .net "EX1_is_oper2_immed", 0 0, v0000024efc915c80_0;  alias, 1 drivers
v0000024efc8a79f0_0 .net *"_ivl_11", 0 0, L_0000024efc882500;  1 drivers
v0000024efc8a7a90_0 .net *"_ivl_16", 0 0, L_0000024efc8827a0;  1 drivers
v0000024efc8a80d0_0 .net *"_ivl_17", 0 0, L_0000024efc882810;  1 drivers
v0000024efc8a8710_0 .net *"_ivl_2", 0 0, L_0000024efc882420;  1 drivers
v0000024efc8a9110_0 .net *"_ivl_20", 0 0, L_0000024efc8835a0;  1 drivers
v0000024efc8a87b0_0 .net *"_ivl_5", 0 0, L_0000024efc881fc0;  1 drivers
v0000024efc8a8170_0 .net *"_ivl_7", 0 0, L_0000024efc882340;  1 drivers
v0000024efc8a8210_0 .net *"_ivl_8", 0 0, L_0000024efc882730;  1 drivers
v0000024efc8a8350_0 .net "alu_selB", 1 0, L_0000024efc941f30;  alias, 1 drivers
v0000024efc8a9250_0 .net "exhaz", 0 0, L_0000024efc881d20;  alias, 1 drivers
v0000024efc8a83f0_0 .net "idhaz", 0 0, L_0000024efc882110;  alias, 1 drivers
v0000024efc8a8850_0 .net "memhaz", 0 0, L_0000024efc881ee0;  alias, 1 drivers
L_0000024efc941f30 .concat8 [ 1 1 0 0], L_0000024efc882500, L_0000024efc8835a0;
S_0000024efc6a61f0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000024efc883610 .functor NOT 1, L_0000024efc881d20, C4<0>, C4<0>, C4<0>;
L_0000024efc883680 .functor AND 1, L_0000024efc881ee0, L_0000024efc883610, C4<1>, C4<1>;
L_0000024efc8836f0 .functor OR 1, L_0000024efc882110, L_0000024efc883680, C4<0>, C4<0>;
L_0000024efc883760 .functor OR 1, L_0000024efc882110, L_0000024efc881d20, C4<0>, C4<0>;
v0000024efc8a8490_0 .net *"_ivl_12", 0 0, L_0000024efc883760;  1 drivers
v0000024efc8a88f0_0 .net *"_ivl_2", 0 0, L_0000024efc883610;  1 drivers
v0000024efc8a8cb0_0 .net *"_ivl_5", 0 0, L_0000024efc883680;  1 drivers
v0000024efc8a8a30_0 .net *"_ivl_7", 0 0, L_0000024efc8836f0;  1 drivers
v0000024efc8a8c10_0 .net "exhaz", 0 0, L_0000024efc881d20;  alias, 1 drivers
v0000024efc8a8f30_0 .net "idhaz", 0 0, L_0000024efc882110;  alias, 1 drivers
v0000024efc825580_0 .net "memhaz", 0 0, L_0000024efc881ee0;  alias, 1 drivers
v0000024efc826340_0 .net "store_rs2_forward", 1 0, L_0000024efc940ef0;  alias, 1 drivers
L_0000024efc940ef0 .concat8 [ 1 1 0 0], L_0000024efc8836f0, L_0000024efc883760;
S_0000024efc6729c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000024efc825c60_0 .net "EX_ALU_OUT", 31 0, L_0000024efc943d30;  alias, 1 drivers
v0000024efc826200_0 .net "EX_memread", 0 0, v0000024efc913700_0;  alias, 1 drivers
v0000024efc810400_0 .net "EX_memwrite", 0 0, v0000024efc914560_0;  alias, 1 drivers
v0000024efc8104a0_0 .net "EX_opcode", 11 0, v0000024efc913e80_0;  alias, 1 drivers
v0000024efc905700_0 .net "EX_rd_ind", 4 0, v0000024efc9146a0_0;  alias, 1 drivers
v0000024efc904260_0 .net "EX_rd_indzero", 0 0, L_0000024efc9b5fd0;  1 drivers
v0000024efc9041c0_0 .net "EX_regwrite", 0 0, v0000024efc915640_0;  alias, 1 drivers
v0000024efc903c20_0 .net "EX_rs2_out", 31 0, v0000024efc913d40_0;  alias, 1 drivers
v0000024efc905480_0 .var "MEM_ALU_OUT", 31 0;
v0000024efc904c60_0 .var "MEM_memread", 0 0;
v0000024efc905b60_0 .var "MEM_memwrite", 0 0;
v0000024efc905840_0 .var "MEM_opcode", 11 0;
v0000024efc9050c0_0 .var "MEM_rd_ind", 4 0;
v0000024efc9046c0_0 .var "MEM_rd_indzero", 0 0;
v0000024efc9049e0_0 .var "MEM_regwrite", 0 0;
v0000024efc9053e0_0 .var "MEM_rs2", 31 0;
v0000024efc904300_0 .net "clk", 0 0, L_0000024efc95e510;  1 drivers
v0000024efc9058e0_0 .net "rst", 0 0, v0000024efc93f5f0_0;  alias, 1 drivers
E_0000024efc88a9d0 .event posedge, v0000024efc9058e0_0, v0000024efc904300_0;
S_0000024efc672b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000024efc6b1500 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024efc6b1538 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024efc6b1570 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024efc6b15a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024efc6b15e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024efc6b1618 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024efc6b1650 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024efc6b1688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024efc6b16c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024efc6b16f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024efc6b1730 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024efc6b1768 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024efc6b17a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024efc6b17d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024efc6b1810 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024efc6b1848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024efc6b1880 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024efc6b18b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024efc6b18f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024efc6b1928 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024efc6b1960 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024efc6b1998 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024efc6b19d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024efc6b1a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024efc6b1a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024efc95e430 .functor XOR 1, L_0000024efc95e200, v0000024efc9155a0_0, C4<0>, C4<0>;
L_0000024efc95e7b0 .functor NOT 1, L_0000024efc95e430, C4<0>, C4<0>, C4<0>;
L_0000024efc95e740 .functor OR 1, v0000024efc93f5f0_0, L_0000024efc95e7b0, C4<0>, C4<0>;
L_0000024efc95e820 .functor NOT 1, L_0000024efc95e740, C4<0>, C4<0>, C4<0>;
v0000024efc908130_0 .net "ALU_OP", 3 0, v0000024efc9077d0_0;  1 drivers
v0000024efc90b150_0 .net "BranchDecision", 0 0, L_0000024efc95e200;  1 drivers
v0000024efc90aed0_0 .net "CF", 0 0, v0000024efc909df0_0;  1 drivers
v0000024efc90b1f0_0 .net "EX_opcode", 11 0, v0000024efc913e80_0;  alias, 1 drivers
v0000024efc90a4d0_0 .net "Wrong_prediction", 0 0, L_0000024efc95e820;  alias, 1 drivers
v0000024efc90a610_0 .net "ZF", 0 0, L_0000024efc95d5c0;  1 drivers
L_0000024efc960ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024efc90af70_0 .net/2u *"_ivl_0", 31 0, L_0000024efc960ce8;  1 drivers
v0000024efc90a750_0 .net *"_ivl_11", 0 0, L_0000024efc95e740;  1 drivers
v0000024efc90b3d0_0 .net *"_ivl_2", 31 0, L_0000024efc943c90;  1 drivers
v0000024efc90a570_0 .net *"_ivl_6", 0 0, L_0000024efc95e430;  1 drivers
v0000024efc90a6b0_0 .net *"_ivl_8", 0 0, L_0000024efc95e7b0;  1 drivers
v0000024efc90b0b0_0 .net "alu_out", 31 0, L_0000024efc943d30;  alias, 1 drivers
v0000024efc90a9d0_0 .net "alu_outw", 31 0, v0000024efc907730_0;  1 drivers
v0000024efc90b290_0 .net "is_beq", 0 0, v0000024efc914c40_0;  alias, 1 drivers
v0000024efc909fd0_0 .net "is_bne", 0 0, v0000024efc9141a0_0;  alias, 1 drivers
v0000024efc90ad90_0 .net "is_jal", 0 0, v0000024efc913660_0;  alias, 1 drivers
v0000024efc90b330_0 .net "oper1", 31 0, v0000024efc914920_0;  alias, 1 drivers
v0000024efc90aa70_0 .net "oper2", 31 0, v0000024efc914e20_0;  alias, 1 drivers
v0000024efc90b510_0 .net "pc", 31 0, v0000024efc915500_0;  alias, 1 drivers
v0000024efc90a890_0 .net "predicted", 0 0, v0000024efc9155a0_0;  alias, 1 drivers
v0000024efc90a390_0 .net "rst", 0 0, v0000024efc93f5f0_0;  alias, 1 drivers
L_0000024efc943c90 .arith/sum 32, v0000024efc915500_0, L_0000024efc960ce8;
L_0000024efc943d30 .functor MUXZ 32, v0000024efc907730_0, L_0000024efc943c90, v0000024efc913660_0, C4<>;
S_0000024efc6c9b60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000024efc672b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000024efc95e0b0 .functor AND 1, v0000024efc914c40_0, L_0000024efc95cbb0, C4<1>, C4<1>;
L_0000024efc95e190 .functor NOT 1, L_0000024efc95cbb0, C4<0>, C4<0>, C4<0>;
L_0000024efc95d080 .functor AND 1, v0000024efc9141a0_0, L_0000024efc95e190, C4<1>, C4<1>;
L_0000024efc95e200 .functor OR 1, L_0000024efc95e0b0, L_0000024efc95d080, C4<0>, C4<0>;
v0000024efc907a50_0 .net "BranchDecision", 0 0, L_0000024efc95e200;  alias, 1 drivers
v0000024efc9084f0_0 .net *"_ivl_2", 0 0, L_0000024efc95e190;  1 drivers
v0000024efc908630_0 .net "is_beq", 0 0, v0000024efc914c40_0;  alias, 1 drivers
v0000024efc909cb0_0 .net "is_beq_taken", 0 0, L_0000024efc95e0b0;  1 drivers
v0000024efc9086d0_0 .net "is_bne", 0 0, v0000024efc9141a0_0;  alias, 1 drivers
v0000024efc908810_0 .net "is_bne_taken", 0 0, L_0000024efc95d080;  1 drivers
v0000024efc908950_0 .net "is_eq", 0 0, L_0000024efc95cbb0;  1 drivers
v0000024efc909990_0 .net "oper1", 31 0, v0000024efc914920_0;  alias, 1 drivers
v0000024efc907af0_0 .net "oper2", 31 0, v0000024efc914e20_0;  alias, 1 drivers
S_0000024efc6c9cf0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000024efc6c9b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000024efc95cd00 .functor XOR 1, L_0000024efc945e50, L_0000024efc946170, C4<0>, C4<0>;
L_0000024efc95d160 .functor XOR 1, L_0000024efc946210, L_0000024efc946350, C4<0>, C4<0>;
L_0000024efc95de80 .functor XOR 1, L_0000024efc9462b0, L_0000024efc946530, C4<0>, C4<0>;
L_0000024efc95d630 .functor XOR 1, L_0000024efc9463f0, L_0000024efc946490, C4<0>, C4<0>;
L_0000024efc95d6a0 .functor XOR 1, L_0000024efc945ef0, L_0000024efc945f90, C4<0>, C4<0>;
L_0000024efc95db00 .functor XOR 1, L_0000024efc946030, L_0000024efc9460d0, C4<0>, C4<0>;
L_0000024efc95e4a0 .functor XOR 1, L_0000024efc9b3ff0, L_0000024efc9b2bf0, C4<0>, C4<0>;
L_0000024efc95ce50 .functor XOR 1, L_0000024efc9b3550, L_0000024efc9b2c90, C4<0>, C4<0>;
L_0000024efc95dd30 .functor XOR 1, L_0000024efc9b4db0, L_0000024efc9b3690, C4<0>, C4<0>;
L_0000024efc95cc90 .functor XOR 1, L_0000024efc9b49f0, L_0000024efc9b3d70, C4<0>, C4<0>;
L_0000024efc95c980 .functor XOR 1, L_0000024efc9b3cd0, L_0000024efc9b3730, C4<0>, C4<0>;
L_0000024efc95d4e0 .functor XOR 1, L_0000024efc9b2830, L_0000024efc9b4c70, C4<0>, C4<0>;
L_0000024efc95dbe0 .functor XOR 1, L_0000024efc9b3e10, L_0000024efc9b3370, C4<0>, C4<0>;
L_0000024efc95dda0 .functor XOR 1, L_0000024efc9b3eb0, L_0000024efc9b4d10, C4<0>, C4<0>;
L_0000024efc95e120 .functor XOR 1, L_0000024efc9b48b0, L_0000024efc9b41d0, C4<0>, C4<0>;
L_0000024efc95d1d0 .functor XOR 1, L_0000024efc9b44f0, L_0000024efc9b4e50, C4<0>, C4<0>;
L_0000024efc95e2e0 .functor XOR 1, L_0000024efc9b28d0, L_0000024efc9b3410, C4<0>, C4<0>;
L_0000024efc95ca60 .functor XOR 1, L_0000024efc9b4810, L_0000024efc9b4bd0, C4<0>, C4<0>;
L_0000024efc95cd70 .functor XOR 1, L_0000024efc9b4630, L_0000024efc9b3f50, C4<0>, C4<0>;
L_0000024efc95c910 .functor XOR 1, L_0000024efc9b30f0, L_0000024efc9b2d30, C4<0>, C4<0>;
L_0000024efc95e3c0 .functor XOR 1, L_0000024efc9b2fb0, L_0000024efc9b4950, C4<0>, C4<0>;
L_0000024efc95d470 .functor XOR 1, L_0000024efc9b35f0, L_0000024efc9b3230, C4<0>, C4<0>;
L_0000024efc95de10 .functor XOR 1, L_0000024efc9b3c30, L_0000024efc9b4450, C4<0>, C4<0>;
L_0000024efc95d710 .functor XOR 1, L_0000024efc9b34b0, L_0000024efc9b4090, C4<0>, C4<0>;
L_0000024efc95dfd0 .functor XOR 1, L_0000024efc9b4130, L_0000024efc9b3050, C4<0>, C4<0>;
L_0000024efc95e040 .functor XOR 1, L_0000024efc9b4590, L_0000024efc9b2f10, C4<0>, C4<0>;
L_0000024efc95cb40 .functor XOR 1, L_0000024efc9b4270, L_0000024efc9b4770, C4<0>, C4<0>;
L_0000024efc95d780 .functor XOR 1, L_0000024efc9b4ef0, L_0000024efc9b3190, C4<0>, C4<0>;
L_0000024efc95d7f0 .functor XOR 1, L_0000024efc9b4310, L_0000024efc9b32d0, C4<0>, C4<0>;
L_0000024efc95cf30 .functor XOR 1, L_0000024efc9b46d0, L_0000024efc9b37d0, C4<0>, C4<0>;
L_0000024efc95d010 .functor XOR 1, L_0000024efc9b2ab0, L_0000024efc9b2970, C4<0>, C4<0>;
L_0000024efc95c9f0 .functor XOR 1, L_0000024efc9b43b0, L_0000024efc9b4a90, C4<0>, C4<0>;
L_0000024efc95cbb0/0/0 .functor OR 1, L_0000024efc9b4b30, L_0000024efc9b2a10, L_0000024efc9b2dd0, L_0000024efc9b2b50;
L_0000024efc95cbb0/0/4 .functor OR 1, L_0000024efc9b3870, L_0000024efc9b2e70, L_0000024efc9b3910, L_0000024efc9b39b0;
L_0000024efc95cbb0/0/8 .functor OR 1, L_0000024efc9b3a50, L_0000024efc9b3af0, L_0000024efc9b3b90, L_0000024efc9b6430;
L_0000024efc95cbb0/0/12 .functor OR 1, L_0000024efc9b61b0, L_0000024efc9b6ed0, L_0000024efc9b7510, L_0000024efc9b5f30;
L_0000024efc95cbb0/0/16 .functor OR 1, L_0000024efc9b67f0, L_0000024efc9b50d0, L_0000024efc9b7150, L_0000024efc9b71f0;
L_0000024efc95cbb0/0/20 .functor OR 1, L_0000024efc9b5850, L_0000024efc9b5710, L_0000024efc9b5990, L_0000024efc9b7650;
L_0000024efc95cbb0/0/24 .functor OR 1, L_0000024efc9b70b0, L_0000024efc9b69d0, L_0000024efc9b5ad0, L_0000024efc9b7470;
L_0000024efc95cbb0/0/28 .functor OR 1, L_0000024efc9b7290, L_0000024efc9b6cf0, L_0000024efc9b75b0, L_0000024efc9b5210;
L_0000024efc95cbb0/1/0 .functor OR 1, L_0000024efc95cbb0/0/0, L_0000024efc95cbb0/0/4, L_0000024efc95cbb0/0/8, L_0000024efc95cbb0/0/12;
L_0000024efc95cbb0/1/4 .functor OR 1, L_0000024efc95cbb0/0/16, L_0000024efc95cbb0/0/20, L_0000024efc95cbb0/0/24, L_0000024efc95cbb0/0/28;
L_0000024efc95cbb0 .functor NOR 1, L_0000024efc95cbb0/1/0, L_0000024efc95cbb0/1/4, C4<0>, C4<0>;
v0000024efc903e00_0 .net *"_ivl_0", 0 0, L_0000024efc95cd00;  1 drivers
v0000024efc905160_0 .net *"_ivl_101", 0 0, L_0000024efc9b3410;  1 drivers
v0000024efc904620_0 .net *"_ivl_102", 0 0, L_0000024efc95ca60;  1 drivers
v0000024efc903ae0_0 .net *"_ivl_105", 0 0, L_0000024efc9b4810;  1 drivers
v0000024efc905660_0 .net *"_ivl_107", 0 0, L_0000024efc9b4bd0;  1 drivers
v0000024efc9039a0_0 .net *"_ivl_108", 0 0, L_0000024efc95cd70;  1 drivers
v0000024efc903900_0 .net *"_ivl_11", 0 0, L_0000024efc946350;  1 drivers
v0000024efc904440_0 .net *"_ivl_111", 0 0, L_0000024efc9b4630;  1 drivers
v0000024efc903b80_0 .net *"_ivl_113", 0 0, L_0000024efc9b3f50;  1 drivers
v0000024efc905ca0_0 .net *"_ivl_114", 0 0, L_0000024efc95c910;  1 drivers
v0000024efc9037c0_0 .net *"_ivl_117", 0 0, L_0000024efc9b30f0;  1 drivers
v0000024efc9043a0_0 .net *"_ivl_119", 0 0, L_0000024efc9b2d30;  1 drivers
v0000024efc9044e0_0 .net *"_ivl_12", 0 0, L_0000024efc95de80;  1 drivers
v0000024efc903cc0_0 .net *"_ivl_120", 0 0, L_0000024efc95e3c0;  1 drivers
v0000024efc904f80_0 .net *"_ivl_123", 0 0, L_0000024efc9b2fb0;  1 drivers
v0000024efc903d60_0 .net *"_ivl_125", 0 0, L_0000024efc9b4950;  1 drivers
v0000024efc905200_0 .net *"_ivl_126", 0 0, L_0000024efc95d470;  1 drivers
v0000024efc904580_0 .net *"_ivl_129", 0 0, L_0000024efc9b35f0;  1 drivers
v0000024efc905520_0 .net *"_ivl_131", 0 0, L_0000024efc9b3230;  1 drivers
v0000024efc905d40_0 .net *"_ivl_132", 0 0, L_0000024efc95de10;  1 drivers
v0000024efc904760_0 .net *"_ivl_135", 0 0, L_0000024efc9b3c30;  1 drivers
v0000024efc904d00_0 .net *"_ivl_137", 0 0, L_0000024efc9b4450;  1 drivers
v0000024efc903720_0 .net *"_ivl_138", 0 0, L_0000024efc95d710;  1 drivers
v0000024efc905980_0 .net *"_ivl_141", 0 0, L_0000024efc9b34b0;  1 drivers
v0000024efc904800_0 .net *"_ivl_143", 0 0, L_0000024efc9b4090;  1 drivers
v0000024efc903860_0 .net *"_ivl_144", 0 0, L_0000024efc95dfd0;  1 drivers
v0000024efc904ee0_0 .net *"_ivl_147", 0 0, L_0000024efc9b4130;  1 drivers
v0000024efc904da0_0 .net *"_ivl_149", 0 0, L_0000024efc9b3050;  1 drivers
v0000024efc904e40_0 .net *"_ivl_15", 0 0, L_0000024efc9462b0;  1 drivers
v0000024efc904080_0 .net *"_ivl_150", 0 0, L_0000024efc95e040;  1 drivers
v0000024efc903a40_0 .net *"_ivl_153", 0 0, L_0000024efc9b4590;  1 drivers
v0000024efc903ea0_0 .net *"_ivl_155", 0 0, L_0000024efc9b2f10;  1 drivers
v0000024efc9052a0_0 .net *"_ivl_156", 0 0, L_0000024efc95cb40;  1 drivers
v0000024efc903f40_0 .net *"_ivl_159", 0 0, L_0000024efc9b4270;  1 drivers
v0000024efc905340_0 .net *"_ivl_161", 0 0, L_0000024efc9b4770;  1 drivers
v0000024efc903680_0 .net *"_ivl_162", 0 0, L_0000024efc95d780;  1 drivers
v0000024efc905a20_0 .net *"_ivl_165", 0 0, L_0000024efc9b4ef0;  1 drivers
v0000024efc9048a0_0 .net *"_ivl_167", 0 0, L_0000024efc9b3190;  1 drivers
v0000024efc905020_0 .net *"_ivl_168", 0 0, L_0000024efc95d7f0;  1 drivers
v0000024efc905ac0_0 .net *"_ivl_17", 0 0, L_0000024efc946530;  1 drivers
v0000024efc904120_0 .net *"_ivl_171", 0 0, L_0000024efc9b4310;  1 drivers
v0000024efc905de0_0 .net *"_ivl_173", 0 0, L_0000024efc9b32d0;  1 drivers
v0000024efc904940_0 .net *"_ivl_174", 0 0, L_0000024efc95cf30;  1 drivers
v0000024efc9055c0_0 .net *"_ivl_177", 0 0, L_0000024efc9b46d0;  1 drivers
v0000024efc904a80_0 .net *"_ivl_179", 0 0, L_0000024efc9b37d0;  1 drivers
v0000024efc904b20_0 .net *"_ivl_18", 0 0, L_0000024efc95d630;  1 drivers
v0000024efc905c00_0 .net *"_ivl_180", 0 0, L_0000024efc95d010;  1 drivers
v0000024efc9057a0_0 .net *"_ivl_183", 0 0, L_0000024efc9b2ab0;  1 drivers
v0000024efc904bc0_0 .net *"_ivl_185", 0 0, L_0000024efc9b2970;  1 drivers
v0000024efc906ba0_0 .net *"_ivl_186", 0 0, L_0000024efc95c9f0;  1 drivers
v0000024efc906060_0 .net *"_ivl_190", 0 0, L_0000024efc9b43b0;  1 drivers
v0000024efc9070a0_0 .net *"_ivl_192", 0 0, L_0000024efc9b4a90;  1 drivers
v0000024efc906240_0 .net *"_ivl_194", 0 0, L_0000024efc9b4b30;  1 drivers
v0000024efc906ec0_0 .net *"_ivl_196", 0 0, L_0000024efc9b2a10;  1 drivers
v0000024efc907320_0 .net *"_ivl_198", 0 0, L_0000024efc9b2dd0;  1 drivers
v0000024efc906880_0 .net *"_ivl_200", 0 0, L_0000024efc9b2b50;  1 drivers
v0000024efc907280_0 .net *"_ivl_202", 0 0, L_0000024efc9b3870;  1 drivers
v0000024efc907460_0 .net *"_ivl_204", 0 0, L_0000024efc9b2e70;  1 drivers
v0000024efc905e80_0 .net *"_ivl_206", 0 0, L_0000024efc9b3910;  1 drivers
v0000024efc906600_0 .net *"_ivl_208", 0 0, L_0000024efc9b39b0;  1 drivers
v0000024efc906420_0 .net *"_ivl_21", 0 0, L_0000024efc9463f0;  1 drivers
v0000024efc906c40_0 .net *"_ivl_210", 0 0, L_0000024efc9b3a50;  1 drivers
v0000024efc906ce0_0 .net *"_ivl_212", 0 0, L_0000024efc9b3af0;  1 drivers
v0000024efc9071e0_0 .net *"_ivl_214", 0 0, L_0000024efc9b3b90;  1 drivers
v0000024efc9073c0_0 .net *"_ivl_216", 0 0, L_0000024efc9b6430;  1 drivers
v0000024efc906e20_0 .net *"_ivl_218", 0 0, L_0000024efc9b61b0;  1 drivers
v0000024efc906920_0 .net *"_ivl_220", 0 0, L_0000024efc9b6ed0;  1 drivers
v0000024efc9064c0_0 .net *"_ivl_222", 0 0, L_0000024efc9b7510;  1 drivers
v0000024efc906100_0 .net *"_ivl_224", 0 0, L_0000024efc9b5f30;  1 drivers
v0000024efc9062e0_0 .net *"_ivl_226", 0 0, L_0000024efc9b67f0;  1 drivers
v0000024efc906560_0 .net *"_ivl_228", 0 0, L_0000024efc9b50d0;  1 drivers
v0000024efc906f60_0 .net *"_ivl_23", 0 0, L_0000024efc946490;  1 drivers
v0000024efc907500_0 .net *"_ivl_230", 0 0, L_0000024efc9b7150;  1 drivers
v0000024efc906b00_0 .net *"_ivl_232", 0 0, L_0000024efc9b71f0;  1 drivers
v0000024efc905fc0_0 .net *"_ivl_234", 0 0, L_0000024efc9b5850;  1 drivers
v0000024efc9061a0_0 .net *"_ivl_236", 0 0, L_0000024efc9b5710;  1 drivers
v0000024efc906380_0 .net *"_ivl_238", 0 0, L_0000024efc9b5990;  1 drivers
v0000024efc906740_0 .net *"_ivl_24", 0 0, L_0000024efc95d6a0;  1 drivers
v0000024efc905f20_0 .net *"_ivl_240", 0 0, L_0000024efc9b7650;  1 drivers
v0000024efc9066a0_0 .net *"_ivl_242", 0 0, L_0000024efc9b70b0;  1 drivers
v0000024efc907000_0 .net *"_ivl_244", 0 0, L_0000024efc9b69d0;  1 drivers
v0000024efc9069c0_0 .net *"_ivl_246", 0 0, L_0000024efc9b5ad0;  1 drivers
v0000024efc9067e0_0 .net *"_ivl_248", 0 0, L_0000024efc9b7470;  1 drivers
v0000024efc906a60_0 .net *"_ivl_250", 0 0, L_0000024efc9b7290;  1 drivers
v0000024efc906d80_0 .net *"_ivl_252", 0 0, L_0000024efc9b6cf0;  1 drivers
v0000024efc907140_0 .net *"_ivl_254", 0 0, L_0000024efc9b75b0;  1 drivers
v0000024efc825bc0_0 .net *"_ivl_256", 0 0, L_0000024efc9b5210;  1 drivers
v0000024efc9081d0_0 .net *"_ivl_27", 0 0, L_0000024efc945ef0;  1 drivers
v0000024efc909710_0 .net *"_ivl_29", 0 0, L_0000024efc945f90;  1 drivers
v0000024efc9093f0_0 .net *"_ivl_3", 0 0, L_0000024efc945e50;  1 drivers
v0000024efc909170_0 .net *"_ivl_30", 0 0, L_0000024efc95db00;  1 drivers
v0000024efc907ff0_0 .net *"_ivl_33", 0 0, L_0000024efc946030;  1 drivers
v0000024efc909490_0 .net *"_ivl_35", 0 0, L_0000024efc9460d0;  1 drivers
v0000024efc908310_0 .net *"_ivl_36", 0 0, L_0000024efc95e4a0;  1 drivers
v0000024efc908090_0 .net *"_ivl_39", 0 0, L_0000024efc9b3ff0;  1 drivers
v0000024efc9089f0_0 .net *"_ivl_41", 0 0, L_0000024efc9b2bf0;  1 drivers
v0000024efc908770_0 .net *"_ivl_42", 0 0, L_0000024efc95ce50;  1 drivers
v0000024efc907cd0_0 .net *"_ivl_45", 0 0, L_0000024efc9b3550;  1 drivers
v0000024efc9088b0_0 .net *"_ivl_47", 0 0, L_0000024efc9b2c90;  1 drivers
v0000024efc909530_0 .net *"_ivl_48", 0 0, L_0000024efc95dd30;  1 drivers
v0000024efc9097b0_0 .net *"_ivl_5", 0 0, L_0000024efc946170;  1 drivers
v0000024efc9095d0_0 .net *"_ivl_51", 0 0, L_0000024efc9b4db0;  1 drivers
v0000024efc908270_0 .net *"_ivl_53", 0 0, L_0000024efc9b3690;  1 drivers
v0000024efc907c30_0 .net *"_ivl_54", 0 0, L_0000024efc95cc90;  1 drivers
v0000024efc907e10_0 .net *"_ivl_57", 0 0, L_0000024efc9b49f0;  1 drivers
v0000024efc908c70_0 .net *"_ivl_59", 0 0, L_0000024efc9b3d70;  1 drivers
v0000024efc908590_0 .net *"_ivl_6", 0 0, L_0000024efc95d160;  1 drivers
v0000024efc9083b0_0 .net *"_ivl_60", 0 0, L_0000024efc95c980;  1 drivers
v0000024efc908a90_0 .net *"_ivl_63", 0 0, L_0000024efc9b3cd0;  1 drivers
v0000024efc908b30_0 .net *"_ivl_65", 0 0, L_0000024efc9b3730;  1 drivers
v0000024efc909030_0 .net *"_ivl_66", 0 0, L_0000024efc95d4e0;  1 drivers
v0000024efc909670_0 .net *"_ivl_69", 0 0, L_0000024efc9b2830;  1 drivers
v0000024efc909ad0_0 .net *"_ivl_71", 0 0, L_0000024efc9b4c70;  1 drivers
v0000024efc907910_0 .net *"_ivl_72", 0 0, L_0000024efc95dbe0;  1 drivers
v0000024efc908450_0 .net *"_ivl_75", 0 0, L_0000024efc9b3e10;  1 drivers
v0000024efc908ef0_0 .net *"_ivl_77", 0 0, L_0000024efc9b3370;  1 drivers
v0000024efc909210_0 .net *"_ivl_78", 0 0, L_0000024efc95dda0;  1 drivers
v0000024efc9090d0_0 .net *"_ivl_81", 0 0, L_0000024efc9b3eb0;  1 drivers
v0000024efc908bd0_0 .net *"_ivl_83", 0 0, L_0000024efc9b4d10;  1 drivers
v0000024efc908d10_0 .net *"_ivl_84", 0 0, L_0000024efc95e120;  1 drivers
v0000024efc9079b0_0 .net *"_ivl_87", 0 0, L_0000024efc9b48b0;  1 drivers
v0000024efc908db0_0 .net *"_ivl_89", 0 0, L_0000024efc9b41d0;  1 drivers
v0000024efc907870_0 .net *"_ivl_9", 0 0, L_0000024efc946210;  1 drivers
v0000024efc909350_0 .net *"_ivl_90", 0 0, L_0000024efc95d1d0;  1 drivers
v0000024efc909b70_0 .net *"_ivl_93", 0 0, L_0000024efc9b44f0;  1 drivers
v0000024efc908f90_0 .net *"_ivl_95", 0 0, L_0000024efc9b4e50;  1 drivers
v0000024efc908e50_0 .net *"_ivl_96", 0 0, L_0000024efc95e2e0;  1 drivers
v0000024efc9092b0_0 .net *"_ivl_99", 0 0, L_0000024efc9b28d0;  1 drivers
v0000024efc909850_0 .net "a", 31 0, v0000024efc914920_0;  alias, 1 drivers
v0000024efc907eb0_0 .net "b", 31 0, v0000024efc914e20_0;  alias, 1 drivers
v0000024efc909c10_0 .net "out", 0 0, L_0000024efc95cbb0;  alias, 1 drivers
v0000024efc9098f0_0 .net "temp", 31 0, L_0000024efc9b2790;  1 drivers
L_0000024efc945e50 .part v0000024efc914920_0, 0, 1;
L_0000024efc946170 .part v0000024efc914e20_0, 0, 1;
L_0000024efc946210 .part v0000024efc914920_0, 1, 1;
L_0000024efc946350 .part v0000024efc914e20_0, 1, 1;
L_0000024efc9462b0 .part v0000024efc914920_0, 2, 1;
L_0000024efc946530 .part v0000024efc914e20_0, 2, 1;
L_0000024efc9463f0 .part v0000024efc914920_0, 3, 1;
L_0000024efc946490 .part v0000024efc914e20_0, 3, 1;
L_0000024efc945ef0 .part v0000024efc914920_0, 4, 1;
L_0000024efc945f90 .part v0000024efc914e20_0, 4, 1;
L_0000024efc946030 .part v0000024efc914920_0, 5, 1;
L_0000024efc9460d0 .part v0000024efc914e20_0, 5, 1;
L_0000024efc9b3ff0 .part v0000024efc914920_0, 6, 1;
L_0000024efc9b2bf0 .part v0000024efc914e20_0, 6, 1;
L_0000024efc9b3550 .part v0000024efc914920_0, 7, 1;
L_0000024efc9b2c90 .part v0000024efc914e20_0, 7, 1;
L_0000024efc9b4db0 .part v0000024efc914920_0, 8, 1;
L_0000024efc9b3690 .part v0000024efc914e20_0, 8, 1;
L_0000024efc9b49f0 .part v0000024efc914920_0, 9, 1;
L_0000024efc9b3d70 .part v0000024efc914e20_0, 9, 1;
L_0000024efc9b3cd0 .part v0000024efc914920_0, 10, 1;
L_0000024efc9b3730 .part v0000024efc914e20_0, 10, 1;
L_0000024efc9b2830 .part v0000024efc914920_0, 11, 1;
L_0000024efc9b4c70 .part v0000024efc914e20_0, 11, 1;
L_0000024efc9b3e10 .part v0000024efc914920_0, 12, 1;
L_0000024efc9b3370 .part v0000024efc914e20_0, 12, 1;
L_0000024efc9b3eb0 .part v0000024efc914920_0, 13, 1;
L_0000024efc9b4d10 .part v0000024efc914e20_0, 13, 1;
L_0000024efc9b48b0 .part v0000024efc914920_0, 14, 1;
L_0000024efc9b41d0 .part v0000024efc914e20_0, 14, 1;
L_0000024efc9b44f0 .part v0000024efc914920_0, 15, 1;
L_0000024efc9b4e50 .part v0000024efc914e20_0, 15, 1;
L_0000024efc9b28d0 .part v0000024efc914920_0, 16, 1;
L_0000024efc9b3410 .part v0000024efc914e20_0, 16, 1;
L_0000024efc9b4810 .part v0000024efc914920_0, 17, 1;
L_0000024efc9b4bd0 .part v0000024efc914e20_0, 17, 1;
L_0000024efc9b4630 .part v0000024efc914920_0, 18, 1;
L_0000024efc9b3f50 .part v0000024efc914e20_0, 18, 1;
L_0000024efc9b30f0 .part v0000024efc914920_0, 19, 1;
L_0000024efc9b2d30 .part v0000024efc914e20_0, 19, 1;
L_0000024efc9b2fb0 .part v0000024efc914920_0, 20, 1;
L_0000024efc9b4950 .part v0000024efc914e20_0, 20, 1;
L_0000024efc9b35f0 .part v0000024efc914920_0, 21, 1;
L_0000024efc9b3230 .part v0000024efc914e20_0, 21, 1;
L_0000024efc9b3c30 .part v0000024efc914920_0, 22, 1;
L_0000024efc9b4450 .part v0000024efc914e20_0, 22, 1;
L_0000024efc9b34b0 .part v0000024efc914920_0, 23, 1;
L_0000024efc9b4090 .part v0000024efc914e20_0, 23, 1;
L_0000024efc9b4130 .part v0000024efc914920_0, 24, 1;
L_0000024efc9b3050 .part v0000024efc914e20_0, 24, 1;
L_0000024efc9b4590 .part v0000024efc914920_0, 25, 1;
L_0000024efc9b2f10 .part v0000024efc914e20_0, 25, 1;
L_0000024efc9b4270 .part v0000024efc914920_0, 26, 1;
L_0000024efc9b4770 .part v0000024efc914e20_0, 26, 1;
L_0000024efc9b4ef0 .part v0000024efc914920_0, 27, 1;
L_0000024efc9b3190 .part v0000024efc914e20_0, 27, 1;
L_0000024efc9b4310 .part v0000024efc914920_0, 28, 1;
L_0000024efc9b32d0 .part v0000024efc914e20_0, 28, 1;
L_0000024efc9b46d0 .part v0000024efc914920_0, 29, 1;
L_0000024efc9b37d0 .part v0000024efc914e20_0, 29, 1;
L_0000024efc9b2ab0 .part v0000024efc914920_0, 30, 1;
L_0000024efc9b2970 .part v0000024efc914e20_0, 30, 1;
LS_0000024efc9b2790_0_0 .concat8 [ 1 1 1 1], L_0000024efc95cd00, L_0000024efc95d160, L_0000024efc95de80, L_0000024efc95d630;
LS_0000024efc9b2790_0_4 .concat8 [ 1 1 1 1], L_0000024efc95d6a0, L_0000024efc95db00, L_0000024efc95e4a0, L_0000024efc95ce50;
LS_0000024efc9b2790_0_8 .concat8 [ 1 1 1 1], L_0000024efc95dd30, L_0000024efc95cc90, L_0000024efc95c980, L_0000024efc95d4e0;
LS_0000024efc9b2790_0_12 .concat8 [ 1 1 1 1], L_0000024efc95dbe0, L_0000024efc95dda0, L_0000024efc95e120, L_0000024efc95d1d0;
LS_0000024efc9b2790_0_16 .concat8 [ 1 1 1 1], L_0000024efc95e2e0, L_0000024efc95ca60, L_0000024efc95cd70, L_0000024efc95c910;
LS_0000024efc9b2790_0_20 .concat8 [ 1 1 1 1], L_0000024efc95e3c0, L_0000024efc95d470, L_0000024efc95de10, L_0000024efc95d710;
LS_0000024efc9b2790_0_24 .concat8 [ 1 1 1 1], L_0000024efc95dfd0, L_0000024efc95e040, L_0000024efc95cb40, L_0000024efc95d780;
LS_0000024efc9b2790_0_28 .concat8 [ 1 1 1 1], L_0000024efc95d7f0, L_0000024efc95cf30, L_0000024efc95d010, L_0000024efc95c9f0;
LS_0000024efc9b2790_1_0 .concat8 [ 4 4 4 4], LS_0000024efc9b2790_0_0, LS_0000024efc9b2790_0_4, LS_0000024efc9b2790_0_8, LS_0000024efc9b2790_0_12;
LS_0000024efc9b2790_1_4 .concat8 [ 4 4 4 4], LS_0000024efc9b2790_0_16, LS_0000024efc9b2790_0_20, LS_0000024efc9b2790_0_24, LS_0000024efc9b2790_0_28;
L_0000024efc9b2790 .concat8 [ 16 16 0 0], LS_0000024efc9b2790_1_0, LS_0000024efc9b2790_1_4;
L_0000024efc9b43b0 .part v0000024efc914920_0, 31, 1;
L_0000024efc9b4a90 .part v0000024efc914e20_0, 31, 1;
L_0000024efc9b4b30 .part L_0000024efc9b2790, 0, 1;
L_0000024efc9b2a10 .part L_0000024efc9b2790, 1, 1;
L_0000024efc9b2dd0 .part L_0000024efc9b2790, 2, 1;
L_0000024efc9b2b50 .part L_0000024efc9b2790, 3, 1;
L_0000024efc9b3870 .part L_0000024efc9b2790, 4, 1;
L_0000024efc9b2e70 .part L_0000024efc9b2790, 5, 1;
L_0000024efc9b3910 .part L_0000024efc9b2790, 6, 1;
L_0000024efc9b39b0 .part L_0000024efc9b2790, 7, 1;
L_0000024efc9b3a50 .part L_0000024efc9b2790, 8, 1;
L_0000024efc9b3af0 .part L_0000024efc9b2790, 9, 1;
L_0000024efc9b3b90 .part L_0000024efc9b2790, 10, 1;
L_0000024efc9b6430 .part L_0000024efc9b2790, 11, 1;
L_0000024efc9b61b0 .part L_0000024efc9b2790, 12, 1;
L_0000024efc9b6ed0 .part L_0000024efc9b2790, 13, 1;
L_0000024efc9b7510 .part L_0000024efc9b2790, 14, 1;
L_0000024efc9b5f30 .part L_0000024efc9b2790, 15, 1;
L_0000024efc9b67f0 .part L_0000024efc9b2790, 16, 1;
L_0000024efc9b50d0 .part L_0000024efc9b2790, 17, 1;
L_0000024efc9b7150 .part L_0000024efc9b2790, 18, 1;
L_0000024efc9b71f0 .part L_0000024efc9b2790, 19, 1;
L_0000024efc9b5850 .part L_0000024efc9b2790, 20, 1;
L_0000024efc9b5710 .part L_0000024efc9b2790, 21, 1;
L_0000024efc9b5990 .part L_0000024efc9b2790, 22, 1;
L_0000024efc9b7650 .part L_0000024efc9b2790, 23, 1;
L_0000024efc9b70b0 .part L_0000024efc9b2790, 24, 1;
L_0000024efc9b69d0 .part L_0000024efc9b2790, 25, 1;
L_0000024efc9b5ad0 .part L_0000024efc9b2790, 26, 1;
L_0000024efc9b7470 .part L_0000024efc9b2790, 27, 1;
L_0000024efc9b7290 .part L_0000024efc9b2790, 28, 1;
L_0000024efc9b6cf0 .part L_0000024efc9b2790, 29, 1;
L_0000024efc9b75b0 .part L_0000024efc9b2790, 30, 1;
L_0000024efc9b5210 .part L_0000024efc9b2790, 31, 1;
S_0000024efc70d960 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000024efc672b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000024efc88b4d0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000024efc95d5c0 .functor NOT 1, L_0000024efc943bf0, C4<0>, C4<0>, C4<0>;
v0000024efc907b90_0 .net "A", 31 0, v0000024efc914920_0;  alias, 1 drivers
v0000024efc909a30_0 .net "ALUOP", 3 0, v0000024efc9077d0_0;  alias, 1 drivers
v0000024efc909d50_0 .net "B", 31 0, v0000024efc914e20_0;  alias, 1 drivers
v0000024efc909df0_0 .var "CF", 0 0;
v0000024efc907690_0 .net "ZF", 0 0, L_0000024efc95d5c0;  alias, 1 drivers
v0000024efc907f50_0 .net *"_ivl_1", 0 0, L_0000024efc943bf0;  1 drivers
v0000024efc907730_0 .var "res", 31 0;
E_0000024efc88b550 .event anyedge, v0000024efc909a30_0, v0000024efc909850_0, v0000024efc907eb0_0, v0000024efc909df0_0;
L_0000024efc943bf0 .reduce/or v0000024efc907730_0;
S_0000024efc70daf0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000024efc672b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000024efc8be3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024efc8be3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024efc8be430 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024efc8be468 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024efc8be4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024efc8be4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024efc8be510 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024efc8be548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024efc8be580 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024efc8be5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024efc8be5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024efc8be628 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024efc8be660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024efc8be698 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024efc8be6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024efc8be708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024efc8be740 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024efc8be778 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024efc8be7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024efc8be7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024efc8be820 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024efc8be858 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024efc8be890 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024efc8be8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024efc8be900 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024efc9077d0_0 .var "ALU_OP", 3 0;
v0000024efc907d70_0 .net "opcode", 11 0, v0000024efc913e80_0;  alias, 1 drivers
E_0000024efc88b2d0 .event anyedge, v0000024efc8104a0_0;
S_0000024efc8be940 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000024efc915820_0 .net "EX1_forward_to_B", 31 0, v0000024efc916a40_0;  alias, 1 drivers
v0000024efc916b80_0 .net "EX_PFC", 31 0, v0000024efc915b40_0;  alias, 1 drivers
v0000024efc916680_0 .net "EX_PFC_to_IF", 31 0, L_0000024efc944690;  alias, 1 drivers
v0000024efc9160e0_0 .net "alu_selA", 1 0, L_0000024efc93f690;  alias, 1 drivers
v0000024efc916400_0 .net "alu_selB", 1 0, L_0000024efc941f30;  alias, 1 drivers
v0000024efc915f00_0 .net "ex_haz", 31 0, v0000024efc905480_0;  alias, 1 drivers
v0000024efc9165e0_0 .net "id_haz", 31 0, L_0000024efc943d30;  alias, 1 drivers
v0000024efc915e60_0 .net "is_jr", 0 0, v0000024efc915780_0;  alias, 1 drivers
v0000024efc915aa0_0 .net "mem_haz", 31 0, L_0000024efc9c8cd0;  alias, 1 drivers
v0000024efc916c20_0 .net "oper1", 31 0, L_0000024efc947450;  alias, 1 drivers
v0000024efc9158c0_0 .net "oper2", 31 0, L_0000024efc95d0f0;  alias, 1 drivers
v0000024efc915960_0 .net "pc", 31 0, v0000024efc916040_0;  alias, 1 drivers
v0000024efc916ae0_0 .net "rs1", 31 0, v0000024efc9162c0_0;  alias, 1 drivers
v0000024efc915fa0_0 .net "rs2_in", 31 0, v0000024efc916860_0;  alias, 1 drivers
v0000024efc916900_0 .net "rs2_out", 31 0, L_0000024efc95d2b0;  alias, 1 drivers
v0000024efc9156e0_0 .net "store_rs2_forward", 1 0, L_0000024efc940ef0;  alias, 1 drivers
L_0000024efc944690 .functor MUXZ 32, v0000024efc915b40_0, L_0000024efc947450, v0000024efc915780_0, C4<>;
S_0000024efc710200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000024efc8be940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024efc88b3d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000024efc9467a0 .functor NOT 1, L_0000024efc945090, C4<0>, C4<0>, C4<0>;
L_0000024efc946810 .functor NOT 1, L_0000024efc943790, C4<0>, C4<0>, C4<0>;
L_0000024efc946b90 .functor NOT 1, L_0000024efc945950, C4<0>, C4<0>, C4<0>;
L_0000024efc947290 .functor NOT 1, L_0000024efc945db0, C4<0>, C4<0>, C4<0>;
L_0000024efc946b20 .functor AND 32, L_0000024efc946730, v0000024efc9162c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc946c70 .functor AND 32, L_0000024efc946960, L_0000024efc9c8cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc947a00 .functor OR 32, L_0000024efc946b20, L_0000024efc946c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024efc946ce0 .functor AND 32, L_0000024efc946f10, v0000024efc905480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc946d50 .functor OR 32, L_0000024efc947a00, L_0000024efc946ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024efc9473e0 .functor AND 32, L_0000024efc946c00, L_0000024efc943d30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc947450 .functor OR 32, L_0000024efc946d50, L_0000024efc9473e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024efc90a110_0 .net *"_ivl_1", 0 0, L_0000024efc945090;  1 drivers
v0000024efc90ac50_0 .net *"_ivl_13", 0 0, L_0000024efc945950;  1 drivers
v0000024efc90acf0_0 .net *"_ivl_14", 0 0, L_0000024efc946b90;  1 drivers
v0000024efc90ae30_0 .net *"_ivl_19", 0 0, L_0000024efc943dd0;  1 drivers
v0000024efc90b010_0 .net *"_ivl_2", 0 0, L_0000024efc9467a0;  1 drivers
v0000024efc90e4a0_0 .net *"_ivl_23", 0 0, L_0000024efc944ff0;  1 drivers
v0000024efc90ddc0_0 .net *"_ivl_27", 0 0, L_0000024efc945db0;  1 drivers
v0000024efc90eb80_0 .net *"_ivl_28", 0 0, L_0000024efc947290;  1 drivers
v0000024efc90d320_0 .net *"_ivl_33", 0 0, L_0000024efc944370;  1 drivers
v0000024efc90ef40_0 .net *"_ivl_37", 0 0, L_0000024efc945270;  1 drivers
v0000024efc90db40_0 .net *"_ivl_40", 31 0, L_0000024efc946b20;  1 drivers
v0000024efc90d460_0 .net *"_ivl_42", 31 0, L_0000024efc946c70;  1 drivers
v0000024efc90e720_0 .net *"_ivl_44", 31 0, L_0000024efc947a00;  1 drivers
v0000024efc90f440_0 .net *"_ivl_46", 31 0, L_0000024efc946ce0;  1 drivers
v0000024efc90da00_0 .net *"_ivl_48", 31 0, L_0000024efc946d50;  1 drivers
v0000024efc90f3a0_0 .net *"_ivl_50", 31 0, L_0000024efc9473e0;  1 drivers
v0000024efc90d6e0_0 .net *"_ivl_7", 0 0, L_0000024efc943790;  1 drivers
v0000024efc90e7c0_0 .net *"_ivl_8", 0 0, L_0000024efc946810;  1 drivers
v0000024efc90e900_0 .net "ina", 31 0, v0000024efc9162c0_0;  alias, 1 drivers
v0000024efc90d3c0_0 .net "inb", 31 0, L_0000024efc9c8cd0;  alias, 1 drivers
v0000024efc90f1c0_0 .net "inc", 31 0, v0000024efc905480_0;  alias, 1 drivers
v0000024efc90e540_0 .net "ind", 31 0, L_0000024efc943d30;  alias, 1 drivers
v0000024efc90f300_0 .net "out", 31 0, L_0000024efc947450;  alias, 1 drivers
v0000024efc90e860_0 .net "s0", 31 0, L_0000024efc946730;  1 drivers
v0000024efc90d000_0 .net "s1", 31 0, L_0000024efc946960;  1 drivers
v0000024efc90ee00_0 .net "s2", 31 0, L_0000024efc946f10;  1 drivers
v0000024efc90d500_0 .net "s3", 31 0, L_0000024efc946c00;  1 drivers
v0000024efc90eae0_0 .net "sel", 1 0, L_0000024efc93f690;  alias, 1 drivers
L_0000024efc945090 .part L_0000024efc93f690, 1, 1;
LS_0000024efc944550_0_0 .concat [ 1 1 1 1], L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0;
LS_0000024efc944550_0_4 .concat [ 1 1 1 1], L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0;
LS_0000024efc944550_0_8 .concat [ 1 1 1 1], L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0;
LS_0000024efc944550_0_12 .concat [ 1 1 1 1], L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0;
LS_0000024efc944550_0_16 .concat [ 1 1 1 1], L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0;
LS_0000024efc944550_0_20 .concat [ 1 1 1 1], L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0;
LS_0000024efc944550_0_24 .concat [ 1 1 1 1], L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0;
LS_0000024efc944550_0_28 .concat [ 1 1 1 1], L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0, L_0000024efc9467a0;
LS_0000024efc944550_1_0 .concat [ 4 4 4 4], LS_0000024efc944550_0_0, LS_0000024efc944550_0_4, LS_0000024efc944550_0_8, LS_0000024efc944550_0_12;
LS_0000024efc944550_1_4 .concat [ 4 4 4 4], LS_0000024efc944550_0_16, LS_0000024efc944550_0_20, LS_0000024efc944550_0_24, LS_0000024efc944550_0_28;
L_0000024efc944550 .concat [ 16 16 0 0], LS_0000024efc944550_1_0, LS_0000024efc944550_1_4;
L_0000024efc943790 .part L_0000024efc93f690, 0, 1;
LS_0000024efc945630_0_0 .concat [ 1 1 1 1], L_0000024efc946810, L_0000024efc946810, L_0000024efc946810, L_0000024efc946810;
LS_0000024efc945630_0_4 .concat [ 1 1 1 1], L_0000024efc946810, L_0000024efc946810, L_0000024efc946810, L_0000024efc946810;
LS_0000024efc945630_0_8 .concat [ 1 1 1 1], L_0000024efc946810, L_0000024efc946810, L_0000024efc946810, L_0000024efc946810;
LS_0000024efc945630_0_12 .concat [ 1 1 1 1], L_0000024efc946810, L_0000024efc946810, L_0000024efc946810, L_0000024efc946810;
LS_0000024efc945630_0_16 .concat [ 1 1 1 1], L_0000024efc946810, L_0000024efc946810, L_0000024efc946810, L_0000024efc946810;
LS_0000024efc945630_0_20 .concat [ 1 1 1 1], L_0000024efc946810, L_0000024efc946810, L_0000024efc946810, L_0000024efc946810;
LS_0000024efc945630_0_24 .concat [ 1 1 1 1], L_0000024efc946810, L_0000024efc946810, L_0000024efc946810, L_0000024efc946810;
LS_0000024efc945630_0_28 .concat [ 1 1 1 1], L_0000024efc946810, L_0000024efc946810, L_0000024efc946810, L_0000024efc946810;
LS_0000024efc945630_1_0 .concat [ 4 4 4 4], LS_0000024efc945630_0_0, LS_0000024efc945630_0_4, LS_0000024efc945630_0_8, LS_0000024efc945630_0_12;
LS_0000024efc945630_1_4 .concat [ 4 4 4 4], LS_0000024efc945630_0_16, LS_0000024efc945630_0_20, LS_0000024efc945630_0_24, LS_0000024efc945630_0_28;
L_0000024efc945630 .concat [ 16 16 0 0], LS_0000024efc945630_1_0, LS_0000024efc945630_1_4;
L_0000024efc945950 .part L_0000024efc93f690, 1, 1;
LS_0000024efc9456d0_0_0 .concat [ 1 1 1 1], L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90;
LS_0000024efc9456d0_0_4 .concat [ 1 1 1 1], L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90;
LS_0000024efc9456d0_0_8 .concat [ 1 1 1 1], L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90;
LS_0000024efc9456d0_0_12 .concat [ 1 1 1 1], L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90;
LS_0000024efc9456d0_0_16 .concat [ 1 1 1 1], L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90;
LS_0000024efc9456d0_0_20 .concat [ 1 1 1 1], L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90;
LS_0000024efc9456d0_0_24 .concat [ 1 1 1 1], L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90;
LS_0000024efc9456d0_0_28 .concat [ 1 1 1 1], L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90, L_0000024efc946b90;
LS_0000024efc9456d0_1_0 .concat [ 4 4 4 4], LS_0000024efc9456d0_0_0, LS_0000024efc9456d0_0_4, LS_0000024efc9456d0_0_8, LS_0000024efc9456d0_0_12;
LS_0000024efc9456d0_1_4 .concat [ 4 4 4 4], LS_0000024efc9456d0_0_16, LS_0000024efc9456d0_0_20, LS_0000024efc9456d0_0_24, LS_0000024efc9456d0_0_28;
L_0000024efc9456d0 .concat [ 16 16 0 0], LS_0000024efc9456d0_1_0, LS_0000024efc9456d0_1_4;
L_0000024efc943dd0 .part L_0000024efc93f690, 0, 1;
LS_0000024efc944870_0_0 .concat [ 1 1 1 1], L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0;
LS_0000024efc944870_0_4 .concat [ 1 1 1 1], L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0;
LS_0000024efc944870_0_8 .concat [ 1 1 1 1], L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0;
LS_0000024efc944870_0_12 .concat [ 1 1 1 1], L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0;
LS_0000024efc944870_0_16 .concat [ 1 1 1 1], L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0;
LS_0000024efc944870_0_20 .concat [ 1 1 1 1], L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0;
LS_0000024efc944870_0_24 .concat [ 1 1 1 1], L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0;
LS_0000024efc944870_0_28 .concat [ 1 1 1 1], L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0, L_0000024efc943dd0;
LS_0000024efc944870_1_0 .concat [ 4 4 4 4], LS_0000024efc944870_0_0, LS_0000024efc944870_0_4, LS_0000024efc944870_0_8, LS_0000024efc944870_0_12;
LS_0000024efc944870_1_4 .concat [ 4 4 4 4], LS_0000024efc944870_0_16, LS_0000024efc944870_0_20, LS_0000024efc944870_0_24, LS_0000024efc944870_0_28;
L_0000024efc944870 .concat [ 16 16 0 0], LS_0000024efc944870_1_0, LS_0000024efc944870_1_4;
L_0000024efc944ff0 .part L_0000024efc93f690, 1, 1;
LS_0000024efc943fb0_0_0 .concat [ 1 1 1 1], L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0;
LS_0000024efc943fb0_0_4 .concat [ 1 1 1 1], L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0;
LS_0000024efc943fb0_0_8 .concat [ 1 1 1 1], L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0;
LS_0000024efc943fb0_0_12 .concat [ 1 1 1 1], L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0;
LS_0000024efc943fb0_0_16 .concat [ 1 1 1 1], L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0;
LS_0000024efc943fb0_0_20 .concat [ 1 1 1 1], L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0;
LS_0000024efc943fb0_0_24 .concat [ 1 1 1 1], L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0;
LS_0000024efc943fb0_0_28 .concat [ 1 1 1 1], L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0, L_0000024efc944ff0;
LS_0000024efc943fb0_1_0 .concat [ 4 4 4 4], LS_0000024efc943fb0_0_0, LS_0000024efc943fb0_0_4, LS_0000024efc943fb0_0_8, LS_0000024efc943fb0_0_12;
LS_0000024efc943fb0_1_4 .concat [ 4 4 4 4], LS_0000024efc943fb0_0_16, LS_0000024efc943fb0_0_20, LS_0000024efc943fb0_0_24, LS_0000024efc943fb0_0_28;
L_0000024efc943fb0 .concat [ 16 16 0 0], LS_0000024efc943fb0_1_0, LS_0000024efc943fb0_1_4;
L_0000024efc945db0 .part L_0000024efc93f690, 0, 1;
LS_0000024efc945b30_0_0 .concat [ 1 1 1 1], L_0000024efc947290, L_0000024efc947290, L_0000024efc947290, L_0000024efc947290;
LS_0000024efc945b30_0_4 .concat [ 1 1 1 1], L_0000024efc947290, L_0000024efc947290, L_0000024efc947290, L_0000024efc947290;
LS_0000024efc945b30_0_8 .concat [ 1 1 1 1], L_0000024efc947290, L_0000024efc947290, L_0000024efc947290, L_0000024efc947290;
LS_0000024efc945b30_0_12 .concat [ 1 1 1 1], L_0000024efc947290, L_0000024efc947290, L_0000024efc947290, L_0000024efc947290;
LS_0000024efc945b30_0_16 .concat [ 1 1 1 1], L_0000024efc947290, L_0000024efc947290, L_0000024efc947290, L_0000024efc947290;
LS_0000024efc945b30_0_20 .concat [ 1 1 1 1], L_0000024efc947290, L_0000024efc947290, L_0000024efc947290, L_0000024efc947290;
LS_0000024efc945b30_0_24 .concat [ 1 1 1 1], L_0000024efc947290, L_0000024efc947290, L_0000024efc947290, L_0000024efc947290;
LS_0000024efc945b30_0_28 .concat [ 1 1 1 1], L_0000024efc947290, L_0000024efc947290, L_0000024efc947290, L_0000024efc947290;
LS_0000024efc945b30_1_0 .concat [ 4 4 4 4], LS_0000024efc945b30_0_0, LS_0000024efc945b30_0_4, LS_0000024efc945b30_0_8, LS_0000024efc945b30_0_12;
LS_0000024efc945b30_1_4 .concat [ 4 4 4 4], LS_0000024efc945b30_0_16, LS_0000024efc945b30_0_20, LS_0000024efc945b30_0_24, LS_0000024efc945b30_0_28;
L_0000024efc945b30 .concat [ 16 16 0 0], LS_0000024efc945b30_1_0, LS_0000024efc945b30_1_4;
L_0000024efc944370 .part L_0000024efc93f690, 1, 1;
LS_0000024efc9442d0_0_0 .concat [ 1 1 1 1], L_0000024efc944370, L_0000024efc944370, L_0000024efc944370, L_0000024efc944370;
LS_0000024efc9442d0_0_4 .concat [ 1 1 1 1], L_0000024efc944370, L_0000024efc944370, L_0000024efc944370, L_0000024efc944370;
LS_0000024efc9442d0_0_8 .concat [ 1 1 1 1], L_0000024efc944370, L_0000024efc944370, L_0000024efc944370, L_0000024efc944370;
LS_0000024efc9442d0_0_12 .concat [ 1 1 1 1], L_0000024efc944370, L_0000024efc944370, L_0000024efc944370, L_0000024efc944370;
LS_0000024efc9442d0_0_16 .concat [ 1 1 1 1], L_0000024efc944370, L_0000024efc944370, L_0000024efc944370, L_0000024efc944370;
LS_0000024efc9442d0_0_20 .concat [ 1 1 1 1], L_0000024efc944370, L_0000024efc944370, L_0000024efc944370, L_0000024efc944370;
LS_0000024efc9442d0_0_24 .concat [ 1 1 1 1], L_0000024efc944370, L_0000024efc944370, L_0000024efc944370, L_0000024efc944370;
LS_0000024efc9442d0_0_28 .concat [ 1 1 1 1], L_0000024efc944370, L_0000024efc944370, L_0000024efc944370, L_0000024efc944370;
LS_0000024efc9442d0_1_0 .concat [ 4 4 4 4], LS_0000024efc9442d0_0_0, LS_0000024efc9442d0_0_4, LS_0000024efc9442d0_0_8, LS_0000024efc9442d0_0_12;
LS_0000024efc9442d0_1_4 .concat [ 4 4 4 4], LS_0000024efc9442d0_0_16, LS_0000024efc9442d0_0_20, LS_0000024efc9442d0_0_24, LS_0000024efc9442d0_0_28;
L_0000024efc9442d0 .concat [ 16 16 0 0], LS_0000024efc9442d0_1_0, LS_0000024efc9442d0_1_4;
L_0000024efc945270 .part L_0000024efc93f690, 0, 1;
LS_0000024efc945a90_0_0 .concat [ 1 1 1 1], L_0000024efc945270, L_0000024efc945270, L_0000024efc945270, L_0000024efc945270;
LS_0000024efc945a90_0_4 .concat [ 1 1 1 1], L_0000024efc945270, L_0000024efc945270, L_0000024efc945270, L_0000024efc945270;
LS_0000024efc945a90_0_8 .concat [ 1 1 1 1], L_0000024efc945270, L_0000024efc945270, L_0000024efc945270, L_0000024efc945270;
LS_0000024efc945a90_0_12 .concat [ 1 1 1 1], L_0000024efc945270, L_0000024efc945270, L_0000024efc945270, L_0000024efc945270;
LS_0000024efc945a90_0_16 .concat [ 1 1 1 1], L_0000024efc945270, L_0000024efc945270, L_0000024efc945270, L_0000024efc945270;
LS_0000024efc945a90_0_20 .concat [ 1 1 1 1], L_0000024efc945270, L_0000024efc945270, L_0000024efc945270, L_0000024efc945270;
LS_0000024efc945a90_0_24 .concat [ 1 1 1 1], L_0000024efc945270, L_0000024efc945270, L_0000024efc945270, L_0000024efc945270;
LS_0000024efc945a90_0_28 .concat [ 1 1 1 1], L_0000024efc945270, L_0000024efc945270, L_0000024efc945270, L_0000024efc945270;
LS_0000024efc945a90_1_0 .concat [ 4 4 4 4], LS_0000024efc945a90_0_0, LS_0000024efc945a90_0_4, LS_0000024efc945a90_0_8, LS_0000024efc945a90_0_12;
LS_0000024efc945a90_1_4 .concat [ 4 4 4 4], LS_0000024efc945a90_0_16, LS_0000024efc945a90_0_20, LS_0000024efc945a90_0_24, LS_0000024efc945a90_0_28;
L_0000024efc945a90 .concat [ 16 16 0 0], LS_0000024efc945a90_1_0, LS_0000024efc945a90_1_4;
S_0000024efc710390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024efc710200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024efc946730 .functor AND 32, L_0000024efc944550, L_0000024efc945630, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024efc90b470_0 .net "in1", 31 0, L_0000024efc944550;  1 drivers
v0000024efc909e90_0 .net "in2", 31 0, L_0000024efc945630;  1 drivers
v0000024efc90a250_0 .net "out", 31 0, L_0000024efc946730;  alias, 1 drivers
S_0000024efc6c82c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024efc710200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024efc946960 .functor AND 32, L_0000024efc9456d0, L_0000024efc944870, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024efc90a7f0_0 .net "in1", 31 0, L_0000024efc9456d0;  1 drivers
v0000024efc90a070_0 .net "in2", 31 0, L_0000024efc944870;  1 drivers
v0000024efc90a930_0 .net "out", 31 0, L_0000024efc946960;  alias, 1 drivers
S_0000024efc6c8450 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024efc710200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024efc946f10 .functor AND 32, L_0000024efc943fb0, L_0000024efc945b30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024efc90ab10_0 .net "in1", 31 0, L_0000024efc943fb0;  1 drivers
v0000024efc90a1b0_0 .net "in2", 31 0, L_0000024efc945b30;  1 drivers
v0000024efc90a2f0_0 .net "out", 31 0, L_0000024efc946f10;  alias, 1 drivers
S_0000024efc90c350 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024efc710200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024efc946c00 .functor AND 32, L_0000024efc9442d0, L_0000024efc945a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024efc90abb0_0 .net "in1", 31 0, L_0000024efc9442d0;  1 drivers
v0000024efc90a430_0 .net "in2", 31 0, L_0000024efc945a90;  1 drivers
v0000024efc909f30_0 .net "out", 31 0, L_0000024efc946c00;  alias, 1 drivers
S_0000024efc90c030 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000024efc8be940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024efc88b410 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000024efc947530 .functor NOT 1, L_0000024efc944910, C4<0>, C4<0>, C4<0>;
L_0000024efc947a70 .functor NOT 1, L_0000024efc945450, C4<0>, C4<0>, C4<0>;
L_0000024efc947b50 .functor NOT 1, L_0000024efc944a50, C4<0>, C4<0>, C4<0>;
L_0000024efc95df60 .functor NOT 1, L_0000024efc9445f0, C4<0>, C4<0>, C4<0>;
L_0000024efc95d9b0 .functor AND 32, L_0000024efc946e30, v0000024efc916a40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc95cfa0 .functor AND 32, L_0000024efc947ae0, L_0000024efc9c8cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc95e270 .functor OR 32, L_0000024efc95d9b0, L_0000024efc95cfa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024efc95d860 .functor AND 32, L_0000024efc881f50, v0000024efc905480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc95db70 .functor OR 32, L_0000024efc95e270, L_0000024efc95d860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024efc95dc50 .functor AND 32, L_0000024efc95d550, L_0000024efc943d30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc95d0f0 .functor OR 32, L_0000024efc95db70, L_0000024efc95dc50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024efc90e2c0_0 .net *"_ivl_1", 0 0, L_0000024efc944910;  1 drivers
v0000024efc90eea0_0 .net *"_ivl_13", 0 0, L_0000024efc944a50;  1 drivers
v0000024efc90d640_0 .net *"_ivl_14", 0 0, L_0000024efc947b50;  1 drivers
v0000024efc90efe0_0 .net *"_ivl_19", 0 0, L_0000024efc945770;  1 drivers
v0000024efc90daa0_0 .net *"_ivl_2", 0 0, L_0000024efc947530;  1 drivers
v0000024efc90d780_0 .net *"_ivl_23", 0 0, L_0000024efc9449b0;  1 drivers
v0000024efc90d820_0 .net *"_ivl_27", 0 0, L_0000024efc9445f0;  1 drivers
v0000024efc90f580_0 .net *"_ivl_28", 0 0, L_0000024efc95df60;  1 drivers
v0000024efc90dbe0_0 .net *"_ivl_33", 0 0, L_0000024efc945590;  1 drivers
v0000024efc90dc80_0 .net *"_ivl_37", 0 0, L_0000024efc943650;  1 drivers
v0000024efc90f120_0 .net *"_ivl_40", 31 0, L_0000024efc95d9b0;  1 drivers
v0000024efc90e360_0 .net *"_ivl_42", 31 0, L_0000024efc95cfa0;  1 drivers
v0000024efc90f260_0 .net *"_ivl_44", 31 0, L_0000024efc95e270;  1 drivers
v0000024efc90cf60_0 .net *"_ivl_46", 31 0, L_0000024efc95d860;  1 drivers
v0000024efc90f620_0 .net *"_ivl_48", 31 0, L_0000024efc95db70;  1 drivers
v0000024efc90e680_0 .net *"_ivl_50", 31 0, L_0000024efc95dc50;  1 drivers
v0000024efc90df00_0 .net *"_ivl_7", 0 0, L_0000024efc945450;  1 drivers
v0000024efc90d8c0_0 .net *"_ivl_8", 0 0, L_0000024efc947a70;  1 drivers
v0000024efc90d0a0_0 .net "ina", 31 0, v0000024efc916a40_0;  alias, 1 drivers
v0000024efc90cec0_0 .net "inb", 31 0, L_0000024efc9c8cd0;  alias, 1 drivers
v0000024efc90ec20_0 .net "inc", 31 0, v0000024efc905480_0;  alias, 1 drivers
v0000024efc90d960_0 .net "ind", 31 0, L_0000024efc943d30;  alias, 1 drivers
v0000024efc90dd20_0 .net "out", 31 0, L_0000024efc95d0f0;  alias, 1 drivers
v0000024efc90dfa0_0 .net "s0", 31 0, L_0000024efc946e30;  1 drivers
v0000024efc90e040_0 .net "s1", 31 0, L_0000024efc947ae0;  1 drivers
v0000024efc90e0e0_0 .net "s2", 31 0, L_0000024efc881f50;  1 drivers
v0000024efc90e180_0 .net "s3", 31 0, L_0000024efc95d550;  1 drivers
v0000024efc90e220_0 .net "sel", 1 0, L_0000024efc941f30;  alias, 1 drivers
L_0000024efc944910 .part L_0000024efc941f30, 1, 1;
LS_0000024efc943b50_0_0 .concat [ 1 1 1 1], L_0000024efc947530, L_0000024efc947530, L_0000024efc947530, L_0000024efc947530;
LS_0000024efc943b50_0_4 .concat [ 1 1 1 1], L_0000024efc947530, L_0000024efc947530, L_0000024efc947530, L_0000024efc947530;
LS_0000024efc943b50_0_8 .concat [ 1 1 1 1], L_0000024efc947530, L_0000024efc947530, L_0000024efc947530, L_0000024efc947530;
LS_0000024efc943b50_0_12 .concat [ 1 1 1 1], L_0000024efc947530, L_0000024efc947530, L_0000024efc947530, L_0000024efc947530;
LS_0000024efc943b50_0_16 .concat [ 1 1 1 1], L_0000024efc947530, L_0000024efc947530, L_0000024efc947530, L_0000024efc947530;
LS_0000024efc943b50_0_20 .concat [ 1 1 1 1], L_0000024efc947530, L_0000024efc947530, L_0000024efc947530, L_0000024efc947530;
LS_0000024efc943b50_0_24 .concat [ 1 1 1 1], L_0000024efc947530, L_0000024efc947530, L_0000024efc947530, L_0000024efc947530;
LS_0000024efc943b50_0_28 .concat [ 1 1 1 1], L_0000024efc947530, L_0000024efc947530, L_0000024efc947530, L_0000024efc947530;
LS_0000024efc943b50_1_0 .concat [ 4 4 4 4], LS_0000024efc943b50_0_0, LS_0000024efc943b50_0_4, LS_0000024efc943b50_0_8, LS_0000024efc943b50_0_12;
LS_0000024efc943b50_1_4 .concat [ 4 4 4 4], LS_0000024efc943b50_0_16, LS_0000024efc943b50_0_20, LS_0000024efc943b50_0_24, LS_0000024efc943b50_0_28;
L_0000024efc943b50 .concat [ 16 16 0 0], LS_0000024efc943b50_1_0, LS_0000024efc943b50_1_4;
L_0000024efc945450 .part L_0000024efc941f30, 0, 1;
LS_0000024efc945bd0_0_0 .concat [ 1 1 1 1], L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70;
LS_0000024efc945bd0_0_4 .concat [ 1 1 1 1], L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70;
LS_0000024efc945bd0_0_8 .concat [ 1 1 1 1], L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70;
LS_0000024efc945bd0_0_12 .concat [ 1 1 1 1], L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70;
LS_0000024efc945bd0_0_16 .concat [ 1 1 1 1], L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70;
LS_0000024efc945bd0_0_20 .concat [ 1 1 1 1], L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70;
LS_0000024efc945bd0_0_24 .concat [ 1 1 1 1], L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70;
LS_0000024efc945bd0_0_28 .concat [ 1 1 1 1], L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70, L_0000024efc947a70;
LS_0000024efc945bd0_1_0 .concat [ 4 4 4 4], LS_0000024efc945bd0_0_0, LS_0000024efc945bd0_0_4, LS_0000024efc945bd0_0_8, LS_0000024efc945bd0_0_12;
LS_0000024efc945bd0_1_4 .concat [ 4 4 4 4], LS_0000024efc945bd0_0_16, LS_0000024efc945bd0_0_20, LS_0000024efc945bd0_0_24, LS_0000024efc945bd0_0_28;
L_0000024efc945bd0 .concat [ 16 16 0 0], LS_0000024efc945bd0_1_0, LS_0000024efc945bd0_1_4;
L_0000024efc944a50 .part L_0000024efc941f30, 1, 1;
LS_0000024efc944230_0_0 .concat [ 1 1 1 1], L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50;
LS_0000024efc944230_0_4 .concat [ 1 1 1 1], L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50;
LS_0000024efc944230_0_8 .concat [ 1 1 1 1], L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50;
LS_0000024efc944230_0_12 .concat [ 1 1 1 1], L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50;
LS_0000024efc944230_0_16 .concat [ 1 1 1 1], L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50;
LS_0000024efc944230_0_20 .concat [ 1 1 1 1], L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50;
LS_0000024efc944230_0_24 .concat [ 1 1 1 1], L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50;
LS_0000024efc944230_0_28 .concat [ 1 1 1 1], L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50, L_0000024efc947b50;
LS_0000024efc944230_1_0 .concat [ 4 4 4 4], LS_0000024efc944230_0_0, LS_0000024efc944230_0_4, LS_0000024efc944230_0_8, LS_0000024efc944230_0_12;
LS_0000024efc944230_1_4 .concat [ 4 4 4 4], LS_0000024efc944230_0_16, LS_0000024efc944230_0_20, LS_0000024efc944230_0_24, LS_0000024efc944230_0_28;
L_0000024efc944230 .concat [ 16 16 0 0], LS_0000024efc944230_1_0, LS_0000024efc944230_1_4;
L_0000024efc945770 .part L_0000024efc941f30, 0, 1;
LS_0000024efc944f50_0_0 .concat [ 1 1 1 1], L_0000024efc945770, L_0000024efc945770, L_0000024efc945770, L_0000024efc945770;
LS_0000024efc944f50_0_4 .concat [ 1 1 1 1], L_0000024efc945770, L_0000024efc945770, L_0000024efc945770, L_0000024efc945770;
LS_0000024efc944f50_0_8 .concat [ 1 1 1 1], L_0000024efc945770, L_0000024efc945770, L_0000024efc945770, L_0000024efc945770;
LS_0000024efc944f50_0_12 .concat [ 1 1 1 1], L_0000024efc945770, L_0000024efc945770, L_0000024efc945770, L_0000024efc945770;
LS_0000024efc944f50_0_16 .concat [ 1 1 1 1], L_0000024efc945770, L_0000024efc945770, L_0000024efc945770, L_0000024efc945770;
LS_0000024efc944f50_0_20 .concat [ 1 1 1 1], L_0000024efc945770, L_0000024efc945770, L_0000024efc945770, L_0000024efc945770;
LS_0000024efc944f50_0_24 .concat [ 1 1 1 1], L_0000024efc945770, L_0000024efc945770, L_0000024efc945770, L_0000024efc945770;
LS_0000024efc944f50_0_28 .concat [ 1 1 1 1], L_0000024efc945770, L_0000024efc945770, L_0000024efc945770, L_0000024efc945770;
LS_0000024efc944f50_1_0 .concat [ 4 4 4 4], LS_0000024efc944f50_0_0, LS_0000024efc944f50_0_4, LS_0000024efc944f50_0_8, LS_0000024efc944f50_0_12;
LS_0000024efc944f50_1_4 .concat [ 4 4 4 4], LS_0000024efc944f50_0_16, LS_0000024efc944f50_0_20, LS_0000024efc944f50_0_24, LS_0000024efc944f50_0_28;
L_0000024efc944f50 .concat [ 16 16 0 0], LS_0000024efc944f50_1_0, LS_0000024efc944f50_1_4;
L_0000024efc9449b0 .part L_0000024efc941f30, 1, 1;
LS_0000024efc9453b0_0_0 .concat [ 1 1 1 1], L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0;
LS_0000024efc9453b0_0_4 .concat [ 1 1 1 1], L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0;
LS_0000024efc9453b0_0_8 .concat [ 1 1 1 1], L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0;
LS_0000024efc9453b0_0_12 .concat [ 1 1 1 1], L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0;
LS_0000024efc9453b0_0_16 .concat [ 1 1 1 1], L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0;
LS_0000024efc9453b0_0_20 .concat [ 1 1 1 1], L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0;
LS_0000024efc9453b0_0_24 .concat [ 1 1 1 1], L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0;
LS_0000024efc9453b0_0_28 .concat [ 1 1 1 1], L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0, L_0000024efc9449b0;
LS_0000024efc9453b0_1_0 .concat [ 4 4 4 4], LS_0000024efc9453b0_0_0, LS_0000024efc9453b0_0_4, LS_0000024efc9453b0_0_8, LS_0000024efc9453b0_0_12;
LS_0000024efc9453b0_1_4 .concat [ 4 4 4 4], LS_0000024efc9453b0_0_16, LS_0000024efc9453b0_0_20, LS_0000024efc9453b0_0_24, LS_0000024efc9453b0_0_28;
L_0000024efc9453b0 .concat [ 16 16 0 0], LS_0000024efc9453b0_1_0, LS_0000024efc9453b0_1_4;
L_0000024efc9445f0 .part L_0000024efc941f30, 0, 1;
LS_0000024efc944b90_0_0 .concat [ 1 1 1 1], L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60;
LS_0000024efc944b90_0_4 .concat [ 1 1 1 1], L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60;
LS_0000024efc944b90_0_8 .concat [ 1 1 1 1], L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60;
LS_0000024efc944b90_0_12 .concat [ 1 1 1 1], L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60;
LS_0000024efc944b90_0_16 .concat [ 1 1 1 1], L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60;
LS_0000024efc944b90_0_20 .concat [ 1 1 1 1], L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60;
LS_0000024efc944b90_0_24 .concat [ 1 1 1 1], L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60;
LS_0000024efc944b90_0_28 .concat [ 1 1 1 1], L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60, L_0000024efc95df60;
LS_0000024efc944b90_1_0 .concat [ 4 4 4 4], LS_0000024efc944b90_0_0, LS_0000024efc944b90_0_4, LS_0000024efc944b90_0_8, LS_0000024efc944b90_0_12;
LS_0000024efc944b90_1_4 .concat [ 4 4 4 4], LS_0000024efc944b90_0_16, LS_0000024efc944b90_0_20, LS_0000024efc944b90_0_24, LS_0000024efc944b90_0_28;
L_0000024efc944b90 .concat [ 16 16 0 0], LS_0000024efc944b90_1_0, LS_0000024efc944b90_1_4;
L_0000024efc945590 .part L_0000024efc941f30, 1, 1;
LS_0000024efc945130_0_0 .concat [ 1 1 1 1], L_0000024efc945590, L_0000024efc945590, L_0000024efc945590, L_0000024efc945590;
LS_0000024efc945130_0_4 .concat [ 1 1 1 1], L_0000024efc945590, L_0000024efc945590, L_0000024efc945590, L_0000024efc945590;
LS_0000024efc945130_0_8 .concat [ 1 1 1 1], L_0000024efc945590, L_0000024efc945590, L_0000024efc945590, L_0000024efc945590;
LS_0000024efc945130_0_12 .concat [ 1 1 1 1], L_0000024efc945590, L_0000024efc945590, L_0000024efc945590, L_0000024efc945590;
LS_0000024efc945130_0_16 .concat [ 1 1 1 1], L_0000024efc945590, L_0000024efc945590, L_0000024efc945590, L_0000024efc945590;
LS_0000024efc945130_0_20 .concat [ 1 1 1 1], L_0000024efc945590, L_0000024efc945590, L_0000024efc945590, L_0000024efc945590;
LS_0000024efc945130_0_24 .concat [ 1 1 1 1], L_0000024efc945590, L_0000024efc945590, L_0000024efc945590, L_0000024efc945590;
LS_0000024efc945130_0_28 .concat [ 1 1 1 1], L_0000024efc945590, L_0000024efc945590, L_0000024efc945590, L_0000024efc945590;
LS_0000024efc945130_1_0 .concat [ 4 4 4 4], LS_0000024efc945130_0_0, LS_0000024efc945130_0_4, LS_0000024efc945130_0_8, LS_0000024efc945130_0_12;
LS_0000024efc945130_1_4 .concat [ 4 4 4 4], LS_0000024efc945130_0_16, LS_0000024efc945130_0_20, LS_0000024efc945130_0_24, LS_0000024efc945130_0_28;
L_0000024efc945130 .concat [ 16 16 0 0], LS_0000024efc945130_1_0, LS_0000024efc945130_1_4;
L_0000024efc943650 .part L_0000024efc941f30, 0, 1;
LS_0000024efc943970_0_0 .concat [ 1 1 1 1], L_0000024efc943650, L_0000024efc943650, L_0000024efc943650, L_0000024efc943650;
LS_0000024efc943970_0_4 .concat [ 1 1 1 1], L_0000024efc943650, L_0000024efc943650, L_0000024efc943650, L_0000024efc943650;
LS_0000024efc943970_0_8 .concat [ 1 1 1 1], L_0000024efc943650, L_0000024efc943650, L_0000024efc943650, L_0000024efc943650;
LS_0000024efc943970_0_12 .concat [ 1 1 1 1], L_0000024efc943650, L_0000024efc943650, L_0000024efc943650, L_0000024efc943650;
LS_0000024efc943970_0_16 .concat [ 1 1 1 1], L_0000024efc943650, L_0000024efc943650, L_0000024efc943650, L_0000024efc943650;
LS_0000024efc943970_0_20 .concat [ 1 1 1 1], L_0000024efc943650, L_0000024efc943650, L_0000024efc943650, L_0000024efc943650;
LS_0000024efc943970_0_24 .concat [ 1 1 1 1], L_0000024efc943650, L_0000024efc943650, L_0000024efc943650, L_0000024efc943650;
LS_0000024efc943970_0_28 .concat [ 1 1 1 1], L_0000024efc943650, L_0000024efc943650, L_0000024efc943650, L_0000024efc943650;
LS_0000024efc943970_1_0 .concat [ 4 4 4 4], LS_0000024efc943970_0_0, LS_0000024efc943970_0_4, LS_0000024efc943970_0_8, LS_0000024efc943970_0_12;
LS_0000024efc943970_1_4 .concat [ 4 4 4 4], LS_0000024efc943970_0_16, LS_0000024efc943970_0_20, LS_0000024efc943970_0_24, LS_0000024efc943970_0_28;
L_0000024efc943970 .concat [ 16 16 0 0], LS_0000024efc943970_1_0, LS_0000024efc943970_1_4;
S_0000024efc90c800 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024efc90c030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024efc946e30 .functor AND 32, L_0000024efc943b50, L_0000024efc945bd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024efc90ecc0_0 .net "in1", 31 0, L_0000024efc943b50;  1 drivers
v0000024efc90e9a0_0 .net "in2", 31 0, L_0000024efc945bd0;  1 drivers
v0000024efc90de60_0 .net "out", 31 0, L_0000024efc946e30;  alias, 1 drivers
S_0000024efc90c4e0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024efc90c030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024efc947ae0 .functor AND 32, L_0000024efc944230, L_0000024efc944f50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024efc90d140_0 .net "in1", 31 0, L_0000024efc944230;  1 drivers
v0000024efc90f080_0 .net "in2", 31 0, L_0000024efc944f50;  1 drivers
v0000024efc90d1e0_0 .net "out", 31 0, L_0000024efc947ae0;  alias, 1 drivers
S_0000024efc90c670 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024efc90c030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024efc881f50 .functor AND 32, L_0000024efc9453b0, L_0000024efc944b90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024efc90d280_0 .net "in1", 31 0, L_0000024efc9453b0;  1 drivers
v0000024efc90e5e0_0 .net "in2", 31 0, L_0000024efc944b90;  1 drivers
v0000024efc90d5a0_0 .net "out", 31 0, L_0000024efc881f50;  alias, 1 drivers
S_0000024efc90c990 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024efc90c030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024efc95d550 .functor AND 32, L_0000024efc945130, L_0000024efc943970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024efc90f4e0_0 .net "in1", 31 0, L_0000024efc945130;  1 drivers
v0000024efc90e400_0 .net "in2", 31 0, L_0000024efc943970;  1 drivers
v0000024efc90ea40_0 .net "out", 31 0, L_0000024efc95d550;  alias, 1 drivers
S_0000024efc90cb20 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000024efc8be940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024efc88b810 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000024efc95cec0 .functor NOT 1, L_0000024efc945810, C4<0>, C4<0>, C4<0>;
L_0000024efc95d400 .functor NOT 1, L_0000024efc9436f0, C4<0>, C4<0>, C4<0>;
L_0000024efc95e350 .functor NOT 1, L_0000024efc9451d0, C4<0>, C4<0>, C4<0>;
L_0000024efc95d240 .functor NOT 1, L_0000024efc943e70, C4<0>, C4<0>, C4<0>;
L_0000024efc95da20 .functor AND 32, L_0000024efc95d320, v0000024efc916860_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc95d390 .functor AND 32, L_0000024efc95def0, L_0000024efc9c8cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc95da90 .functor OR 32, L_0000024efc95da20, L_0000024efc95d390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024efc95cc20 .functor AND 32, L_0000024efc95d8d0, v0000024efc905480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc95cde0 .functor OR 32, L_0000024efc95da90, L_0000024efc95cc20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024efc95cad0 .functor AND 32, L_0000024efc95d940, L_0000024efc943d30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc95d2b0 .functor OR 32, L_0000024efc95cde0, L_0000024efc95cad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024efc90fb20_0 .net *"_ivl_1", 0 0, L_0000024efc945810;  1 drivers
v0000024efc910980_0 .net *"_ivl_13", 0 0, L_0000024efc9451d0;  1 drivers
v0000024efc90fee0_0 .net *"_ivl_14", 0 0, L_0000024efc95e350;  1 drivers
v0000024efc910340_0 .net *"_ivl_19", 0 0, L_0000024efc9458b0;  1 drivers
v0000024efc90f800_0 .net *"_ivl_2", 0 0, L_0000024efc95cec0;  1 drivers
v0000024efc910a20_0 .net *"_ivl_23", 0 0, L_0000024efc945c70;  1 drivers
v0000024efc910480_0 .net *"_ivl_27", 0 0, L_0000024efc943e70;  1 drivers
v0000024efc9100c0_0 .net *"_ivl_28", 0 0, L_0000024efc95d240;  1 drivers
v0000024efc910160_0 .net *"_ivl_33", 0 0, L_0000024efc943a10;  1 drivers
v0000024efc90f940_0 .net *"_ivl_37", 0 0, L_0000024efc943ab0;  1 drivers
v0000024efc9107a0_0 .net *"_ivl_40", 31 0, L_0000024efc95da20;  1 drivers
v0000024efc910ca0_0 .net *"_ivl_42", 31 0, L_0000024efc95d390;  1 drivers
v0000024efc910ac0_0 .net *"_ivl_44", 31 0, L_0000024efc95da90;  1 drivers
v0000024efc9103e0_0 .net *"_ivl_46", 31 0, L_0000024efc95cc20;  1 drivers
v0000024efc910b60_0 .net *"_ivl_48", 31 0, L_0000024efc95cde0;  1 drivers
v0000024efc910520_0 .net *"_ivl_50", 31 0, L_0000024efc95cad0;  1 drivers
v0000024efc90fbc0_0 .net *"_ivl_7", 0 0, L_0000024efc9436f0;  1 drivers
v0000024efc910d40_0 .net *"_ivl_8", 0 0, L_0000024efc95d400;  1 drivers
v0000024efc90f760_0 .net "ina", 31 0, v0000024efc916860_0;  alias, 1 drivers
v0000024efc90f9e0_0 .net "inb", 31 0, L_0000024efc9c8cd0;  alias, 1 drivers
v0000024efc90fa80_0 .net "inc", 31 0, v0000024efc905480_0;  alias, 1 drivers
v0000024efc90fc60_0 .net "ind", 31 0, L_0000024efc943d30;  alias, 1 drivers
v0000024efc910200_0 .net "out", 31 0, L_0000024efc95d2b0;  alias, 1 drivers
v0000024efc90fd00_0 .net "s0", 31 0, L_0000024efc95d320;  1 drivers
v0000024efc90fda0_0 .net "s1", 31 0, L_0000024efc95def0;  1 drivers
v0000024efc9102a0_0 .net "s2", 31 0, L_0000024efc95d8d0;  1 drivers
v0000024efc916cc0_0 .net "s3", 31 0, L_0000024efc95d940;  1 drivers
v0000024efc916d60_0 .net "sel", 1 0, L_0000024efc940ef0;  alias, 1 drivers
L_0000024efc945810 .part L_0000024efc940ef0, 1, 1;
LS_0000024efc944d70_0_0 .concat [ 1 1 1 1], L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0;
LS_0000024efc944d70_0_4 .concat [ 1 1 1 1], L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0;
LS_0000024efc944d70_0_8 .concat [ 1 1 1 1], L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0;
LS_0000024efc944d70_0_12 .concat [ 1 1 1 1], L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0;
LS_0000024efc944d70_0_16 .concat [ 1 1 1 1], L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0;
LS_0000024efc944d70_0_20 .concat [ 1 1 1 1], L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0;
LS_0000024efc944d70_0_24 .concat [ 1 1 1 1], L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0;
LS_0000024efc944d70_0_28 .concat [ 1 1 1 1], L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0, L_0000024efc95cec0;
LS_0000024efc944d70_1_0 .concat [ 4 4 4 4], LS_0000024efc944d70_0_0, LS_0000024efc944d70_0_4, LS_0000024efc944d70_0_8, LS_0000024efc944d70_0_12;
LS_0000024efc944d70_1_4 .concat [ 4 4 4 4], LS_0000024efc944d70_0_16, LS_0000024efc944d70_0_20, LS_0000024efc944d70_0_24, LS_0000024efc944d70_0_28;
L_0000024efc944d70 .concat [ 16 16 0 0], LS_0000024efc944d70_1_0, LS_0000024efc944d70_1_4;
L_0000024efc9436f0 .part L_0000024efc940ef0, 0, 1;
LS_0000024efc944c30_0_0 .concat [ 1 1 1 1], L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400;
LS_0000024efc944c30_0_4 .concat [ 1 1 1 1], L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400;
LS_0000024efc944c30_0_8 .concat [ 1 1 1 1], L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400;
LS_0000024efc944c30_0_12 .concat [ 1 1 1 1], L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400;
LS_0000024efc944c30_0_16 .concat [ 1 1 1 1], L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400;
LS_0000024efc944c30_0_20 .concat [ 1 1 1 1], L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400;
LS_0000024efc944c30_0_24 .concat [ 1 1 1 1], L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400;
LS_0000024efc944c30_0_28 .concat [ 1 1 1 1], L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400, L_0000024efc95d400;
LS_0000024efc944c30_1_0 .concat [ 4 4 4 4], LS_0000024efc944c30_0_0, LS_0000024efc944c30_0_4, LS_0000024efc944c30_0_8, LS_0000024efc944c30_0_12;
LS_0000024efc944c30_1_4 .concat [ 4 4 4 4], LS_0000024efc944c30_0_16, LS_0000024efc944c30_0_20, LS_0000024efc944c30_0_24, LS_0000024efc944c30_0_28;
L_0000024efc944c30 .concat [ 16 16 0 0], LS_0000024efc944c30_1_0, LS_0000024efc944c30_1_4;
L_0000024efc9451d0 .part L_0000024efc940ef0, 1, 1;
LS_0000024efc944050_0_0 .concat [ 1 1 1 1], L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350;
LS_0000024efc944050_0_4 .concat [ 1 1 1 1], L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350;
LS_0000024efc944050_0_8 .concat [ 1 1 1 1], L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350;
LS_0000024efc944050_0_12 .concat [ 1 1 1 1], L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350;
LS_0000024efc944050_0_16 .concat [ 1 1 1 1], L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350;
LS_0000024efc944050_0_20 .concat [ 1 1 1 1], L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350;
LS_0000024efc944050_0_24 .concat [ 1 1 1 1], L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350;
LS_0000024efc944050_0_28 .concat [ 1 1 1 1], L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350, L_0000024efc95e350;
LS_0000024efc944050_1_0 .concat [ 4 4 4 4], LS_0000024efc944050_0_0, LS_0000024efc944050_0_4, LS_0000024efc944050_0_8, LS_0000024efc944050_0_12;
LS_0000024efc944050_1_4 .concat [ 4 4 4 4], LS_0000024efc944050_0_16, LS_0000024efc944050_0_20, LS_0000024efc944050_0_24, LS_0000024efc944050_0_28;
L_0000024efc944050 .concat [ 16 16 0 0], LS_0000024efc944050_1_0, LS_0000024efc944050_1_4;
L_0000024efc9458b0 .part L_0000024efc940ef0, 0, 1;
LS_0000024efc9459f0_0_0 .concat [ 1 1 1 1], L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0;
LS_0000024efc9459f0_0_4 .concat [ 1 1 1 1], L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0;
LS_0000024efc9459f0_0_8 .concat [ 1 1 1 1], L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0;
LS_0000024efc9459f0_0_12 .concat [ 1 1 1 1], L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0;
LS_0000024efc9459f0_0_16 .concat [ 1 1 1 1], L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0;
LS_0000024efc9459f0_0_20 .concat [ 1 1 1 1], L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0;
LS_0000024efc9459f0_0_24 .concat [ 1 1 1 1], L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0;
LS_0000024efc9459f0_0_28 .concat [ 1 1 1 1], L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0, L_0000024efc9458b0;
LS_0000024efc9459f0_1_0 .concat [ 4 4 4 4], LS_0000024efc9459f0_0_0, LS_0000024efc9459f0_0_4, LS_0000024efc9459f0_0_8, LS_0000024efc9459f0_0_12;
LS_0000024efc9459f0_1_4 .concat [ 4 4 4 4], LS_0000024efc9459f0_0_16, LS_0000024efc9459f0_0_20, LS_0000024efc9459f0_0_24, LS_0000024efc9459f0_0_28;
L_0000024efc9459f0 .concat [ 16 16 0 0], LS_0000024efc9459f0_1_0, LS_0000024efc9459f0_1_4;
L_0000024efc945c70 .part L_0000024efc940ef0, 1, 1;
LS_0000024efc9438d0_0_0 .concat [ 1 1 1 1], L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70;
LS_0000024efc9438d0_0_4 .concat [ 1 1 1 1], L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70;
LS_0000024efc9438d0_0_8 .concat [ 1 1 1 1], L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70;
LS_0000024efc9438d0_0_12 .concat [ 1 1 1 1], L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70;
LS_0000024efc9438d0_0_16 .concat [ 1 1 1 1], L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70;
LS_0000024efc9438d0_0_20 .concat [ 1 1 1 1], L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70;
LS_0000024efc9438d0_0_24 .concat [ 1 1 1 1], L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70;
LS_0000024efc9438d0_0_28 .concat [ 1 1 1 1], L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70, L_0000024efc945c70;
LS_0000024efc9438d0_1_0 .concat [ 4 4 4 4], LS_0000024efc9438d0_0_0, LS_0000024efc9438d0_0_4, LS_0000024efc9438d0_0_8, LS_0000024efc9438d0_0_12;
LS_0000024efc9438d0_1_4 .concat [ 4 4 4 4], LS_0000024efc9438d0_0_16, LS_0000024efc9438d0_0_20, LS_0000024efc9438d0_0_24, LS_0000024efc9438d0_0_28;
L_0000024efc9438d0 .concat [ 16 16 0 0], LS_0000024efc9438d0_1_0, LS_0000024efc9438d0_1_4;
L_0000024efc943e70 .part L_0000024efc940ef0, 0, 1;
LS_0000024efc944cd0_0_0 .concat [ 1 1 1 1], L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240;
LS_0000024efc944cd0_0_4 .concat [ 1 1 1 1], L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240;
LS_0000024efc944cd0_0_8 .concat [ 1 1 1 1], L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240;
LS_0000024efc944cd0_0_12 .concat [ 1 1 1 1], L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240;
LS_0000024efc944cd0_0_16 .concat [ 1 1 1 1], L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240;
LS_0000024efc944cd0_0_20 .concat [ 1 1 1 1], L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240;
LS_0000024efc944cd0_0_24 .concat [ 1 1 1 1], L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240;
LS_0000024efc944cd0_0_28 .concat [ 1 1 1 1], L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240, L_0000024efc95d240;
LS_0000024efc944cd0_1_0 .concat [ 4 4 4 4], LS_0000024efc944cd0_0_0, LS_0000024efc944cd0_0_4, LS_0000024efc944cd0_0_8, LS_0000024efc944cd0_0_12;
LS_0000024efc944cd0_1_4 .concat [ 4 4 4 4], LS_0000024efc944cd0_0_16, LS_0000024efc944cd0_0_20, LS_0000024efc944cd0_0_24, LS_0000024efc944cd0_0_28;
L_0000024efc944cd0 .concat [ 16 16 0 0], LS_0000024efc944cd0_1_0, LS_0000024efc944cd0_1_4;
L_0000024efc943a10 .part L_0000024efc940ef0, 1, 1;
LS_0000024efc9440f0_0_0 .concat [ 1 1 1 1], L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10;
LS_0000024efc9440f0_0_4 .concat [ 1 1 1 1], L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10;
LS_0000024efc9440f0_0_8 .concat [ 1 1 1 1], L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10;
LS_0000024efc9440f0_0_12 .concat [ 1 1 1 1], L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10;
LS_0000024efc9440f0_0_16 .concat [ 1 1 1 1], L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10;
LS_0000024efc9440f0_0_20 .concat [ 1 1 1 1], L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10;
LS_0000024efc9440f0_0_24 .concat [ 1 1 1 1], L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10;
LS_0000024efc9440f0_0_28 .concat [ 1 1 1 1], L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10, L_0000024efc943a10;
LS_0000024efc9440f0_1_0 .concat [ 4 4 4 4], LS_0000024efc9440f0_0_0, LS_0000024efc9440f0_0_4, LS_0000024efc9440f0_0_8, LS_0000024efc9440f0_0_12;
LS_0000024efc9440f0_1_4 .concat [ 4 4 4 4], LS_0000024efc9440f0_0_16, LS_0000024efc9440f0_0_20, LS_0000024efc9440f0_0_24, LS_0000024efc9440f0_0_28;
L_0000024efc9440f0 .concat [ 16 16 0 0], LS_0000024efc9440f0_1_0, LS_0000024efc9440f0_1_4;
L_0000024efc943ab0 .part L_0000024efc940ef0, 0, 1;
LS_0000024efc944410_0_0 .concat [ 1 1 1 1], L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0;
LS_0000024efc944410_0_4 .concat [ 1 1 1 1], L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0;
LS_0000024efc944410_0_8 .concat [ 1 1 1 1], L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0;
LS_0000024efc944410_0_12 .concat [ 1 1 1 1], L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0;
LS_0000024efc944410_0_16 .concat [ 1 1 1 1], L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0;
LS_0000024efc944410_0_20 .concat [ 1 1 1 1], L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0;
LS_0000024efc944410_0_24 .concat [ 1 1 1 1], L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0;
LS_0000024efc944410_0_28 .concat [ 1 1 1 1], L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0, L_0000024efc943ab0;
LS_0000024efc944410_1_0 .concat [ 4 4 4 4], LS_0000024efc944410_0_0, LS_0000024efc944410_0_4, LS_0000024efc944410_0_8, LS_0000024efc944410_0_12;
LS_0000024efc944410_1_4 .concat [ 4 4 4 4], LS_0000024efc944410_0_16, LS_0000024efc944410_0_20, LS_0000024efc944410_0_24, LS_0000024efc944410_0_28;
L_0000024efc944410 .concat [ 16 16 0 0], LS_0000024efc944410_1_0, LS_0000024efc944410_1_4;
S_0000024efc90ccb0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024efc90cb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024efc95d320 .functor AND 32, L_0000024efc944d70, L_0000024efc944c30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024efc90ed60_0 .net "in1", 31 0, L_0000024efc944d70;  1 drivers
v0000024efc9105c0_0 .net "in2", 31 0, L_0000024efc944c30;  1 drivers
v0000024efc910c00_0 .net "out", 31 0, L_0000024efc95d320;  alias, 1 drivers
S_0000024efc90bea0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024efc90cb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024efc95def0 .functor AND 32, L_0000024efc944050, L_0000024efc9459f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024efc90fe40_0 .net "in1", 31 0, L_0000024efc944050;  1 drivers
v0000024efc9108e0_0 .net "in2", 31 0, L_0000024efc9459f0;  1 drivers
v0000024efc90f8a0_0 .net "out", 31 0, L_0000024efc95def0;  alias, 1 drivers
S_0000024efc90c1c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024efc90cb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024efc95d8d0 .functor AND 32, L_0000024efc9438d0, L_0000024efc944cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024efc910840_0 .net "in1", 31 0, L_0000024efc9438d0;  1 drivers
v0000024efc90f6c0_0 .net "in2", 31 0, L_0000024efc944cd0;  1 drivers
v0000024efc910660_0 .net "out", 31 0, L_0000024efc95d8d0;  alias, 1 drivers
S_0000024efc912630 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024efc90cb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024efc95d940 .functor AND 32, L_0000024efc9440f0, L_0000024efc944410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024efc90ff80_0 .net "in1", 31 0, L_0000024efc9440f0;  1 drivers
v0000024efc910700_0 .net "in2", 31 0, L_0000024efc944410;  1 drivers
v0000024efc910020_0 .net "out", 31 0, L_0000024efc95d940;  alias, 1 drivers
S_0000024efc911820 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000024efc916e90 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024efc916ec8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024efc916f00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024efc916f38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024efc916f70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024efc916fa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024efc916fe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024efc917018 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024efc917050 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024efc917088 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024efc9170c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024efc9170f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024efc917130 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024efc917168 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024efc9171a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024efc9171d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024efc917210 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024efc917248 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024efc917280 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024efc9172b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024efc9172f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024efc917328 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024efc917360 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024efc917398 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024efc9173d0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024efc916040_0 .var "EX1_PC", 31 0;
v0000024efc915b40_0 .var "EX1_PFC", 31 0;
v0000024efc916a40_0 .var "EX1_forward_to_B", 31 0;
v0000024efc915be0_0 .var "EX1_is_beq", 0 0;
v0000024efc9164a0_0 .var "EX1_is_bne", 0 0;
v0000024efc915a00_0 .var "EX1_is_jal", 0 0;
v0000024efc915780_0 .var "EX1_is_jr", 0 0;
v0000024efc915c80_0 .var "EX1_is_oper2_immed", 0 0;
v0000024efc915d20_0 .var "EX1_memread", 0 0;
v0000024efc915dc0_0 .var "EX1_memwrite", 0 0;
v0000024efc916720_0 .var "EX1_opcode", 11 0;
v0000024efc916180_0 .var "EX1_predicted", 0 0;
v0000024efc916220_0 .var "EX1_rd_ind", 4 0;
v0000024efc916540_0 .var "EX1_rd_indzero", 0 0;
v0000024efc9167c0_0 .var "EX1_regwrite", 0 0;
v0000024efc9162c0_0 .var "EX1_rs1", 31 0;
v0000024efc916360_0 .var "EX1_rs1_ind", 4 0;
v0000024efc916860_0 .var "EX1_rs2", 31 0;
v0000024efc9169a0_0 .var "EX1_rs2_ind", 4 0;
v0000024efc913a20_0 .net "FLUSH", 0 0, v0000024efc91d530_0;  alias, 1 drivers
v0000024efc913520_0 .net "ID_PC", 31 0, v0000024efc91c130_0;  alias, 1 drivers
v0000024efc913840_0 .net "ID_PFC_to_EX", 31 0, L_0000024efc9413f0;  alias, 1 drivers
v0000024efc914a60_0 .net "ID_forward_to_B", 31 0, L_0000024efc941990;  alias, 1 drivers
v0000024efc915320_0 .net "ID_is_beq", 0 0, L_0000024efc941530;  alias, 1 drivers
v0000024efc914740_0 .net "ID_is_bne", 0 0, L_0000024efc9415d0;  alias, 1 drivers
v0000024efc914060_0 .net "ID_is_jal", 0 0, L_0000024efc944eb0;  alias, 1 drivers
v0000024efc913020_0 .net "ID_is_jr", 0 0, L_0000024efc941710;  alias, 1 drivers
v0000024efc914880_0 .net "ID_is_oper2_immed", 0 0, L_0000024efc946650;  alias, 1 drivers
v0000024efc914ec0_0 .net "ID_memread", 0 0, L_0000024efc944190;  alias, 1 drivers
v0000024efc912f80_0 .net "ID_memwrite", 0 0, L_0000024efc945310;  alias, 1 drivers
v0000024efc914380_0 .net "ID_opcode", 11 0, v0000024efc93a690_0;  alias, 1 drivers
v0000024efc913160_0 .net "ID_predicted", 0 0, v0000024efc91f0b0_0;  alias, 1 drivers
v0000024efc913f20_0 .net "ID_rd_ind", 4 0, v0000024efc939150_0;  alias, 1 drivers
v0000024efc9130c0_0 .net "ID_rd_indzero", 0 0, L_0000024efc945d10;  1 drivers
v0000024efc914b00_0 .net "ID_regwrite", 0 0, L_0000024efc9447d0;  alias, 1 drivers
v0000024efc914ba0_0 .net "ID_rs1", 31 0, v0000024efc919430_0;  alias, 1 drivers
v0000024efc9153c0_0 .net "ID_rs1_ind", 4 0, v0000024efc93b450_0;  alias, 1 drivers
v0000024efc9147e0_0 .net "ID_rs2", 31 0, v0000024efc918d50_0;  alias, 1 drivers
v0000024efc9144c0_0 .net "ID_rs2_ind", 4 0, v0000024efc93ac30_0;  alias, 1 drivers
v0000024efc9149c0_0 .net "clk", 0 0, L_0000024efc9471b0;  1 drivers
v0000024efc915280_0 .net "rst", 0 0, v0000024efc93f5f0_0;  alias, 1 drivers
E_0000024efc88afd0 .event posedge, v0000024efc9058e0_0, v0000024efc9149c0_0;
S_0000024efc911e60 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000024efc917410 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024efc917448 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024efc917480 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024efc9174b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024efc9174f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024efc917528 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024efc917560 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024efc917598 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024efc9175d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024efc917608 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024efc917640 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024efc917678 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024efc9176b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024efc9176e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024efc917720 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024efc917758 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024efc917790 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024efc9177c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024efc917800 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024efc917838 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024efc917870 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024efc9178a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024efc9178e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024efc917918 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024efc917950 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024efc913fc0_0 .net "EX1_ALU_OPER1", 31 0, L_0000024efc947450;  alias, 1 drivers
v0000024efc913200_0 .net "EX1_ALU_OPER2", 31 0, L_0000024efc95d0f0;  alias, 1 drivers
v0000024efc9132a0_0 .net "EX1_PC", 31 0, v0000024efc916040_0;  alias, 1 drivers
v0000024efc914240_0 .net "EX1_PFC_to_IF", 31 0, L_0000024efc944690;  alias, 1 drivers
v0000024efc914100_0 .net "EX1_forward_to_B", 31 0, v0000024efc916a40_0;  alias, 1 drivers
v0000024efc9135c0_0 .net "EX1_is_beq", 0 0, v0000024efc915be0_0;  alias, 1 drivers
v0000024efc914600_0 .net "EX1_is_bne", 0 0, v0000024efc9164a0_0;  alias, 1 drivers
v0000024efc9151e0_0 .net "EX1_is_jal", 0 0, v0000024efc915a00_0;  alias, 1 drivers
v0000024efc914d80_0 .net "EX1_is_jr", 0 0, v0000024efc915780_0;  alias, 1 drivers
v0000024efc914f60_0 .net "EX1_is_oper2_immed", 0 0, v0000024efc915c80_0;  alias, 1 drivers
v0000024efc912ee0_0 .net "EX1_memread", 0 0, v0000024efc915d20_0;  alias, 1 drivers
v0000024efc913ac0_0 .net "EX1_memwrite", 0 0, v0000024efc915dc0_0;  alias, 1 drivers
v0000024efc913b60_0 .net "EX1_opcode", 11 0, v0000024efc916720_0;  alias, 1 drivers
v0000024efc913480_0 .net "EX1_predicted", 0 0, v0000024efc916180_0;  alias, 1 drivers
v0000024efc915460_0 .net "EX1_rd_ind", 4 0, v0000024efc916220_0;  alias, 1 drivers
v0000024efc914ce0_0 .net "EX1_rd_indzero", 0 0, v0000024efc916540_0;  alias, 1 drivers
v0000024efc913340_0 .net "EX1_regwrite", 0 0, v0000024efc9167c0_0;  alias, 1 drivers
v0000024efc9150a0_0 .net "EX1_rs1", 31 0, v0000024efc9162c0_0;  alias, 1 drivers
v0000024efc913c00_0 .net "EX1_rs1_ind", 4 0, v0000024efc916360_0;  alias, 1 drivers
v0000024efc9142e0_0 .net "EX1_rs2_ind", 4 0, v0000024efc9169a0_0;  alias, 1 drivers
v0000024efc914420_0 .net "EX1_rs2_out", 31 0, L_0000024efc95d2b0;  alias, 1 drivers
v0000024efc914920_0 .var "EX2_ALU_OPER1", 31 0;
v0000024efc914e20_0 .var "EX2_ALU_OPER2", 31 0;
v0000024efc915500_0 .var "EX2_PC", 31 0;
v0000024efc9133e0_0 .var "EX2_PFC_to_IF", 31 0;
v0000024efc913ca0_0 .var "EX2_forward_to_B", 31 0;
v0000024efc914c40_0 .var "EX2_is_beq", 0 0;
v0000024efc9141a0_0 .var "EX2_is_bne", 0 0;
v0000024efc913660_0 .var "EX2_is_jal", 0 0;
v0000024efc915000_0 .var "EX2_is_jr", 0 0;
v0000024efc915140_0 .var "EX2_is_oper2_immed", 0 0;
v0000024efc913700_0 .var "EX2_memread", 0 0;
v0000024efc914560_0 .var "EX2_memwrite", 0 0;
v0000024efc913e80_0 .var "EX2_opcode", 11 0;
v0000024efc9155a0_0 .var "EX2_predicted", 0 0;
v0000024efc9146a0_0 .var "EX2_rd_ind", 4 0;
v0000024efc9137a0_0 .var "EX2_rd_indzero", 0 0;
v0000024efc915640_0 .var "EX2_regwrite", 0 0;
v0000024efc913de0_0 .var "EX2_rs1", 31 0;
v0000024efc9138e0_0 .var "EX2_rs1_ind", 4 0;
v0000024efc913980_0 .var "EX2_rs2_ind", 4 0;
v0000024efc913d40_0 .var "EX2_rs2_out", 31 0;
v0000024efc91f150_0 .net "FLUSH", 0 0, v0000024efc91e570_0;  alias, 1 drivers
v0000024efc91d210_0 .net "clk", 0 0, L_0000024efc95dcc0;  1 drivers
v0000024efc91db70_0 .net "rst", 0 0, v0000024efc93f5f0_0;  alias, 1 drivers
E_0000024efc88b850 .event posedge, v0000024efc9058e0_0, v0000024efc91d210_0;
S_0000024efc912310 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000024efc91f9a0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024efc91f9d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024efc91fa10 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024efc91fa48 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024efc91fa80 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024efc91fab8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024efc91faf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024efc91fb28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024efc91fb60 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024efc91fb98 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024efc91fbd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024efc91fc08 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024efc91fc40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024efc91fc78 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024efc91fcb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024efc91fce8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024efc91fd20 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024efc91fd58 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024efc91fd90 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024efc91fdc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024efc91fe00 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024efc91fe38 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024efc91fe70 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024efc91fea8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024efc91fee0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024efc947060 .functor OR 1, L_0000024efc941530, L_0000024efc9415d0, C4<0>, C4<0>;
L_0000024efc947ca0 .functor AND 1, L_0000024efc947060, L_0000024efc946f80, C4<1>, C4<1>;
L_0000024efc947760 .functor OR 1, L_0000024efc941530, L_0000024efc9415d0, C4<0>, C4<0>;
L_0000024efc948020 .functor AND 1, L_0000024efc947760, L_0000024efc946f80, C4<1>, C4<1>;
L_0000024efc946ea0 .functor OR 1, L_0000024efc941530, L_0000024efc9415d0, C4<0>, C4<0>;
L_0000024efc948090 .functor AND 1, L_0000024efc946ea0, v0000024efc91f0b0_0, C4<1>, C4<1>;
v0000024efc91bcd0_0 .net "EX1_memread", 0 0, v0000024efc915d20_0;  alias, 1 drivers
v0000024efc91b2d0_0 .net "EX1_opcode", 11 0, v0000024efc916720_0;  alias, 1 drivers
v0000024efc91b870_0 .net "EX1_rd_ind", 4 0, v0000024efc916220_0;  alias, 1 drivers
v0000024efc91c310_0 .net "EX1_rd_indzero", 0 0, v0000024efc916540_0;  alias, 1 drivers
v0000024efc91b7d0_0 .net "EX2_memread", 0 0, v0000024efc913700_0;  alias, 1 drivers
v0000024efc91b190_0 .net "EX2_opcode", 11 0, v0000024efc913e80_0;  alias, 1 drivers
v0000024efc91c450_0 .net "EX2_rd_ind", 4 0, v0000024efc9146a0_0;  alias, 1 drivers
v0000024efc91b910_0 .net "EX2_rd_indzero", 0 0, v0000024efc9137a0_0;  alias, 1 drivers
v0000024efc91a330_0 .net "ID_EX1_flush", 0 0, v0000024efc91d530_0;  alias, 1 drivers
v0000024efc91b370_0 .net "ID_EX2_flush", 0 0, v0000024efc91e570_0;  alias, 1 drivers
v0000024efc91b0f0_0 .net "ID_is_beq", 0 0, L_0000024efc941530;  alias, 1 drivers
v0000024efc91c630_0 .net "ID_is_bne", 0 0, L_0000024efc9415d0;  alias, 1 drivers
v0000024efc91c6d0_0 .net "ID_is_j", 0 0, L_0000024efc944af0;  alias, 1 drivers
v0000024efc91c8b0_0 .net "ID_is_jal", 0 0, L_0000024efc944eb0;  alias, 1 drivers
v0000024efc91a6f0_0 .net "ID_is_jr", 0 0, L_0000024efc941710;  alias, 1 drivers
v0000024efc91b9b0_0 .net "ID_opcode", 11 0, v0000024efc93a690_0;  alias, 1 drivers
v0000024efc91b230_0 .net "ID_rs1_ind", 4 0, v0000024efc93b450_0;  alias, 1 drivers
v0000024efc91aa10_0 .net "ID_rs2_ind", 4 0, v0000024efc93ac30_0;  alias, 1 drivers
v0000024efc91b410_0 .net "IF_ID_flush", 0 0, v0000024efc91f8d0_0;  alias, 1 drivers
v0000024efc91af10_0 .net "IF_ID_write", 0 0, v0000024efc91f1f0_0;  alias, 1 drivers
v0000024efc91c270_0 .net "PC_src", 2 0, L_0000024efc941850;  alias, 1 drivers
v0000024efc91c3b0_0 .net "PFC_to_EX", 31 0, L_0000024efc9413f0;  alias, 1 drivers
v0000024efc91be10_0 .net "PFC_to_IF", 31 0, L_0000024efc940f90;  alias, 1 drivers
v0000024efc91c4f0_0 .net "WB_rd_ind", 4 0, v0000024efc934330_0;  alias, 1 drivers
v0000024efc91ad30_0 .net "Wrong_prediction", 0 0, L_0000024efc95e820;  alias, 1 drivers
v0000024efc91a650_0 .net *"_ivl_11", 0 0, L_0000024efc948020;  1 drivers
v0000024efc91a510_0 .net *"_ivl_13", 9 0, L_0000024efc9418f0;  1 drivers
v0000024efc91a5b0_0 .net *"_ivl_15", 9 0, L_0000024efc942930;  1 drivers
v0000024efc91c770_0 .net *"_ivl_16", 9 0, L_0000024efc9429d0;  1 drivers
v0000024efc91a970_0 .net *"_ivl_19", 9 0, L_0000024efc942b10;  1 drivers
v0000024efc91ab50_0 .net *"_ivl_20", 9 0, L_0000024efc942070;  1 drivers
v0000024efc91b4b0_0 .net *"_ivl_25", 0 0, L_0000024efc946ea0;  1 drivers
v0000024efc91baf0_0 .net *"_ivl_27", 0 0, L_0000024efc948090;  1 drivers
v0000024efc91b5f0_0 .net *"_ivl_29", 9 0, L_0000024efc941670;  1 drivers
v0000024efc91c590_0 .net *"_ivl_3", 0 0, L_0000024efc947060;  1 drivers
L_0000024efc9601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000024efc91a3d0_0 .net/2u *"_ivl_30", 9 0, L_0000024efc9601f0;  1 drivers
v0000024efc91afb0_0 .net *"_ivl_32", 9 0, L_0000024efc941df0;  1 drivers
v0000024efc91c090_0 .net *"_ivl_35", 9 0, L_0000024efc9435b0;  1 drivers
v0000024efc91c950_0 .net *"_ivl_37", 9 0, L_0000024efc941fd0;  1 drivers
v0000024efc91b550_0 .net *"_ivl_38", 9 0, L_0000024efc942cf0;  1 drivers
v0000024efc91ba50_0 .net *"_ivl_40", 9 0, L_0000024efc941170;  1 drivers
L_0000024efc960238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91a290_0 .net/2s *"_ivl_45", 21 0, L_0000024efc960238;  1 drivers
L_0000024efc960280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91c810_0 .net/2s *"_ivl_50", 21 0, L_0000024efc960280;  1 drivers
v0000024efc91b050_0 .net *"_ivl_9", 0 0, L_0000024efc947760;  1 drivers
v0000024efc91a830_0 .net "clk", 0 0, L_0000024efc882f10;  alias, 1 drivers
v0000024efc91a470_0 .net "forward_to_B", 31 0, L_0000024efc941990;  alias, 1 drivers
v0000024efc91bb90_0 .net "imm", 31 0, v0000024efc9187b0_0;  1 drivers
v0000024efc91bc30_0 .net "inst", 31 0, v0000024efc91bff0_0;  alias, 1 drivers
v0000024efc91bd70_0 .net "is_branch_and_taken", 0 0, L_0000024efc947ca0;  alias, 1 drivers
v0000024efc91a1f0_0 .net "is_oper2_immed", 0 0, L_0000024efc946650;  alias, 1 drivers
v0000024efc91a790_0 .net "mem_read", 0 0, L_0000024efc944190;  alias, 1 drivers
v0000024efc91a8d0_0 .net "mem_write", 0 0, L_0000024efc945310;  alias, 1 drivers
v0000024efc91c1d0_0 .net "pc", 31 0, v0000024efc91c130_0;  alias, 1 drivers
v0000024efc91aab0_0 .net "pc_write", 0 0, v0000024efc91f330_0;  alias, 1 drivers
v0000024efc91beb0_0 .net "predicted", 0 0, L_0000024efc946f80;  1 drivers
v0000024efc91abf0_0 .net "predicted_to_EX", 0 0, v0000024efc91f0b0_0;  alias, 1 drivers
v0000024efc91ac90_0 .net "reg_write", 0 0, L_0000024efc9447d0;  alias, 1 drivers
v0000024efc91bf50_0 .net "reg_write_from_wb", 0 0, v0000024efc9355f0_0;  alias, 1 drivers
v0000024efc91add0_0 .net "rs1", 31 0, v0000024efc919430_0;  alias, 1 drivers
v0000024efc91ae70_0 .net "rs2", 31 0, v0000024efc918d50_0;  alias, 1 drivers
v0000024efc91b690_0 .net "rst", 0 0, v0000024efc93f5f0_0;  alias, 1 drivers
v0000024efc91b730_0 .net "wr_reg_data", 31 0, L_0000024efc9c8cd0;  alias, 1 drivers
L_0000024efc941990 .functor MUXZ 32, v0000024efc918d50_0, v0000024efc9187b0_0, L_0000024efc946650, C4<>;
L_0000024efc9418f0 .part v0000024efc91c130_0, 0, 10;
L_0000024efc942930 .part v0000024efc91bff0_0, 0, 10;
L_0000024efc9429d0 .arith/sum 10, L_0000024efc9418f0, L_0000024efc942930;
L_0000024efc942b10 .part v0000024efc91bff0_0, 0, 10;
L_0000024efc942070 .functor MUXZ 10, L_0000024efc942b10, L_0000024efc9429d0, L_0000024efc948020, C4<>;
L_0000024efc941670 .part v0000024efc91c130_0, 0, 10;
L_0000024efc941df0 .arith/sum 10, L_0000024efc941670, L_0000024efc9601f0;
L_0000024efc9435b0 .part v0000024efc91c130_0, 0, 10;
L_0000024efc941fd0 .part v0000024efc91bff0_0, 0, 10;
L_0000024efc942cf0 .arith/sum 10, L_0000024efc9435b0, L_0000024efc941fd0;
L_0000024efc941170 .functor MUXZ 10, L_0000024efc942cf0, L_0000024efc941df0, L_0000024efc948090, C4<>;
L_0000024efc940f90 .concat8 [ 10 22 0 0], L_0000024efc942070, L_0000024efc960238;
L_0000024efc9413f0 .concat8 [ 10 22 0 0], L_0000024efc941170, L_0000024efc960280;
S_0000024efc912180 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000024efc912310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000024efc91ff20 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024efc91ff58 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024efc91ff90 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024efc91ffc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024efc920000 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024efc920038 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024efc920070 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024efc9200a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024efc9200e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024efc920118 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024efc920150 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024efc920188 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024efc9201c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024efc9201f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024efc920230 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024efc920268 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024efc9202a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024efc9202d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024efc920310 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024efc920348 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024efc920380 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024efc9203b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024efc9203f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024efc920428 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024efc920460 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024efc9481e0 .functor OR 1, L_0000024efc946f80, L_0000024efc941ad0, C4<0>, C4<0>;
L_0000024efc9470d0 .functor OR 1, L_0000024efc9481e0, L_0000024efc9410d0, C4<0>, C4<0>;
v0000024efc91dcb0_0 .net "EX1_opcode", 11 0, v0000024efc916720_0;  alias, 1 drivers
v0000024efc91dd50_0 .net "EX2_opcode", 11 0, v0000024efc913e80_0;  alias, 1 drivers
v0000024efc91ecf0_0 .net "ID_opcode", 11 0, v0000024efc93a690_0;  alias, 1 drivers
v0000024efc91e1b0_0 .net "PC_src", 2 0, L_0000024efc941850;  alias, 1 drivers
v0000024efc91cb30_0 .net "Wrong_prediction", 0 0, L_0000024efc95e820;  alias, 1 drivers
L_0000024efc9603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000024efc91e430_0 .net/2u *"_ivl_0", 2 0, L_0000024efc9603e8;  1 drivers
v0000024efc91cf90_0 .net *"_ivl_10", 0 0, L_0000024efc942110;  1 drivers
L_0000024efc960508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000024efc91e4d0_0 .net/2u *"_ivl_12", 2 0, L_0000024efc960508;  1 drivers
L_0000024efc960550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91e070_0 .net/2u *"_ivl_14", 11 0, L_0000024efc960550;  1 drivers
v0000024efc91d2b0_0 .net *"_ivl_16", 0 0, L_0000024efc941ad0;  1 drivers
v0000024efc91ebb0_0 .net *"_ivl_19", 0 0, L_0000024efc9481e0;  1 drivers
L_0000024efc960430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91d5d0_0 .net/2u *"_ivl_2", 11 0, L_0000024efc960430;  1 drivers
L_0000024efc960598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91ddf0_0 .net/2u *"_ivl_20", 11 0, L_0000024efc960598;  1 drivers
v0000024efc91de90_0 .net *"_ivl_22", 0 0, L_0000024efc9410d0;  1 drivers
v0000024efc91e7f0_0 .net *"_ivl_25", 0 0, L_0000024efc9470d0;  1 drivers
L_0000024efc9605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000024efc91cd10_0 .net/2u *"_ivl_26", 2 0, L_0000024efc9605e0;  1 drivers
L_0000024efc960628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024efc91d030_0 .net/2u *"_ivl_28", 2 0, L_0000024efc960628;  1 drivers
v0000024efc91e930_0 .net *"_ivl_30", 2 0, L_0000024efc942250;  1 drivers
v0000024efc91d670_0 .net *"_ivl_32", 2 0, L_0000024efc9424d0;  1 drivers
v0000024efc91d8f0_0 .net *"_ivl_34", 2 0, L_0000024efc942390;  1 drivers
v0000024efc91dfd0_0 .net *"_ivl_4", 0 0, L_0000024efc941490;  1 drivers
L_0000024efc960478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024efc91cbd0_0 .net/2u *"_ivl_6", 2 0, L_0000024efc960478;  1 drivers
L_0000024efc9604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024efc91e110_0 .net/2u *"_ivl_8", 11 0, L_0000024efc9604c0;  1 drivers
v0000024efc91ec50_0 .net "clk", 0 0, L_0000024efc882f10;  alias, 1 drivers
v0000024efc91da30_0 .net "predicted", 0 0, L_0000024efc946f80;  alias, 1 drivers
v0000024efc91ce50_0 .net "predicted_to_EX", 0 0, v0000024efc91f0b0_0;  alias, 1 drivers
v0000024efc91e250_0 .net "rst", 0 0, v0000024efc93f5f0_0;  alias, 1 drivers
v0000024efc91e2f0_0 .net "state", 1 0, v0000024efc91d850_0;  1 drivers
L_0000024efc941490 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960430;
L_0000024efc942110 .cmp/eq 12, v0000024efc916720_0, L_0000024efc9604c0;
L_0000024efc941ad0 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960550;
L_0000024efc9410d0 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960598;
L_0000024efc942250 .functor MUXZ 3, L_0000024efc960628, L_0000024efc9605e0, L_0000024efc9470d0, C4<>;
L_0000024efc9424d0 .functor MUXZ 3, L_0000024efc942250, L_0000024efc960508, L_0000024efc942110, C4<>;
L_0000024efc942390 .functor MUXZ 3, L_0000024efc9424d0, L_0000024efc960478, L_0000024efc941490, C4<>;
L_0000024efc941850 .functor MUXZ 3, L_0000024efc942390, L_0000024efc9603e8, L_0000024efc95e820, C4<>;
S_0000024efc911cd0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000024efc912180;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000024efc9204a0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024efc9204d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024efc920510 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024efc920548 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024efc920580 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024efc9205b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024efc9205f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024efc920628 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024efc920660 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024efc920698 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024efc9206d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024efc920708 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024efc920740 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024efc920778 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024efc9207b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024efc9207e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024efc920820 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024efc920858 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024efc920890 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024efc9208c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024efc920900 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024efc920938 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024efc920970 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024efc9209a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024efc9209e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024efc947c30 .functor OR 1, L_0000024efc941030, L_0000024efc942a70, C4<0>, C4<0>;
L_0000024efc9477d0 .functor OR 1, L_0000024efc941a30, L_0000024efc941e90, C4<0>, C4<0>;
L_0000024efc948100 .functor AND 1, L_0000024efc947c30, L_0000024efc9477d0, C4<1>, C4<1>;
L_0000024efc9469d0 .functor NOT 1, L_0000024efc948100, C4<0>, C4<0>, C4<0>;
L_0000024efc946dc0 .functor OR 1, v0000024efc93f5f0_0, L_0000024efc9469d0, C4<0>, C4<0>;
L_0000024efc946f80 .functor NOT 1, L_0000024efc946dc0, C4<0>, C4<0>, C4<0>;
v0000024efc91dad0_0 .net "EX_opcode", 11 0, v0000024efc913e80_0;  alias, 1 drivers
v0000024efc91ee30_0 .net "ID_opcode", 11 0, v0000024efc93a690_0;  alias, 1 drivers
v0000024efc91df30_0 .net "Wrong_prediction", 0 0, L_0000024efc95e820;  alias, 1 drivers
L_0000024efc9602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91ed90_0 .net/2u *"_ivl_0", 11 0, L_0000024efc9602c8;  1 drivers
L_0000024efc960358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024efc91c9f0_0 .net/2u *"_ivl_10", 1 0, L_0000024efc960358;  1 drivers
v0000024efc91dc10_0 .net *"_ivl_12", 0 0, L_0000024efc941a30;  1 drivers
L_0000024efc9603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000024efc91d710_0 .net/2u *"_ivl_14", 1 0, L_0000024efc9603a0;  1 drivers
v0000024efc91e9d0_0 .net *"_ivl_16", 0 0, L_0000024efc941e90;  1 drivers
v0000024efc91eb10_0 .net *"_ivl_19", 0 0, L_0000024efc9477d0;  1 drivers
v0000024efc91e610_0 .net *"_ivl_2", 0 0, L_0000024efc941030;  1 drivers
v0000024efc91cc70_0 .net *"_ivl_21", 0 0, L_0000024efc948100;  1 drivers
v0000024efc91e750_0 .net *"_ivl_22", 0 0, L_0000024efc9469d0;  1 drivers
v0000024efc91ca90_0 .net *"_ivl_25", 0 0, L_0000024efc946dc0;  1 drivers
L_0000024efc960310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91d7b0_0 .net/2u *"_ivl_4", 11 0, L_0000024efc960310;  1 drivers
v0000024efc91f010_0 .net *"_ivl_6", 0 0, L_0000024efc942a70;  1 drivers
v0000024efc91d990_0 .net *"_ivl_9", 0 0, L_0000024efc947c30;  1 drivers
v0000024efc91ef70_0 .net "clk", 0 0, L_0000024efc882f10;  alias, 1 drivers
v0000024efc91d170_0 .net "predicted", 0 0, L_0000024efc946f80;  alias, 1 drivers
v0000024efc91f0b0_0 .var "predicted_to_EX", 0 0;
v0000024efc91cef0_0 .net "rst", 0 0, v0000024efc93f5f0_0;  alias, 1 drivers
v0000024efc91d850_0 .var "state", 1 0;
E_0000024efc88aad0 .event posedge, v0000024efc91ef70_0, v0000024efc9058e0_0;
L_0000024efc941030 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc9602c8;
L_0000024efc942a70 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960310;
L_0000024efc941a30 .cmp/eq 2, v0000024efc91d850_0, L_0000024efc960358;
L_0000024efc941e90 .cmp/eq 2, v0000024efc91d850_0, L_0000024efc9603a0;
S_0000024efc912c70 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000024efc912310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000024efc92aa40 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024efc92aa78 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024efc92aab0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024efc92aae8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024efc92ab20 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024efc92ab58 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024efc92ab90 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024efc92abc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024efc92ac00 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024efc92ac38 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024efc92ac70 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024efc92aca8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024efc92ace0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024efc92ad18 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024efc92ad50 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024efc92ad88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024efc92adc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024efc92adf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024efc92ae30 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024efc92ae68 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024efc92aea0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024efc92aed8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024efc92af10 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024efc92af48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024efc92af80 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024efc91d0d0_0 .net "EX1_memread", 0 0, v0000024efc915d20_0;  alias, 1 drivers
v0000024efc91e390_0 .net "EX1_rd_ind", 4 0, v0000024efc916220_0;  alias, 1 drivers
v0000024efc91eed0_0 .net "EX1_rd_indzero", 0 0, v0000024efc916540_0;  alias, 1 drivers
v0000024efc91d350_0 .net "EX2_memread", 0 0, v0000024efc913700_0;  alias, 1 drivers
v0000024efc91d3f0_0 .net "EX2_rd_ind", 4 0, v0000024efc9146a0_0;  alias, 1 drivers
v0000024efc91d490_0 .net "EX2_rd_indzero", 0 0, v0000024efc9137a0_0;  alias, 1 drivers
v0000024efc91d530_0 .var "ID_EX1_flush", 0 0;
v0000024efc91e570_0 .var "ID_EX2_flush", 0 0;
v0000024efc91e6b0_0 .net "ID_opcode", 11 0, v0000024efc93a690_0;  alias, 1 drivers
v0000024efc91e890_0 .net "ID_rs1_ind", 4 0, v0000024efc93b450_0;  alias, 1 drivers
v0000024efc91ea70_0 .net "ID_rs2_ind", 4 0, v0000024efc93ac30_0;  alias, 1 drivers
v0000024efc91f1f0_0 .var "IF_ID_Write", 0 0;
v0000024efc91f8d0_0 .var "IF_ID_flush", 0 0;
v0000024efc91f330_0 .var "PC_Write", 0 0;
v0000024efc91f470_0 .net "Wrong_prediction", 0 0, L_0000024efc95e820;  alias, 1 drivers
E_0000024efc88b010/0 .event anyedge, v0000024efc90a4d0_0, v0000024efc915d20_0, v0000024efc916540_0, v0000024efc9153c0_0;
E_0000024efc88b010/1 .event anyedge, v0000024efc916220_0, v0000024efc9144c0_0, v0000024efc826200_0, v0000024efc9137a0_0;
E_0000024efc88b010/2 .event anyedge, v0000024efc905700_0, v0000024efc914380_0;
E_0000024efc88b010 .event/or E_0000024efc88b010/0, E_0000024efc88b010/1, E_0000024efc88b010/2;
S_0000024efc9124a0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000024efc912310;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000024efc92afc0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024efc92aff8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024efc92b030 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024efc92b068 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024efc92b0a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024efc92b0d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024efc92b110 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024efc92b148 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024efc92b180 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024efc92b1b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024efc92b1f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024efc92b228 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024efc92b260 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024efc92b298 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024efc92b2d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024efc92b308 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024efc92b340 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024efc92b378 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024efc92b3b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024efc92b3e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024efc92b420 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024efc92b458 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024efc92b490 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024efc92b4c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024efc92b500 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024efc947d10 .functor OR 1, L_0000024efc942610, L_0000024efc9426b0, C4<0>, C4<0>;
L_0000024efc946ab0 .functor OR 1, L_0000024efc947d10, L_0000024efc942750, C4<0>, C4<0>;
L_0000024efc947df0 .functor OR 1, L_0000024efc946ab0, L_0000024efc941210, C4<0>, C4<0>;
L_0000024efc947920 .functor OR 1, L_0000024efc947df0, L_0000024efc9427f0, C4<0>, C4<0>;
L_0000024efc947990 .functor OR 1, L_0000024efc947920, L_0000024efc942d90, C4<0>, C4<0>;
L_0000024efc947370 .functor OR 1, L_0000024efc947990, L_0000024efc942e30, C4<0>, C4<0>;
L_0000024efc9474c0 .functor OR 1, L_0000024efc947370, L_0000024efc942f70, C4<0>, C4<0>;
L_0000024efc946650 .functor OR 1, L_0000024efc9474c0, L_0000024efc9412b0, C4<0>, C4<0>;
L_0000024efc947300 .functor OR 1, L_0000024efc944730, L_0000024efc943f10, C4<0>, C4<0>;
L_0000024efc947140 .functor OR 1, L_0000024efc947300, L_0000024efc943830, C4<0>, C4<0>;
L_0000024efc947d80 .functor OR 1, L_0000024efc947140, L_0000024efc9444b0, C4<0>, C4<0>;
L_0000024efc946880 .functor OR 1, L_0000024efc947d80, L_0000024efc9454f0, C4<0>, C4<0>;
v0000024efc91f790_0 .net "ID_opcode", 11 0, v0000024efc93a690_0;  alias, 1 drivers
L_0000024efc960670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91f5b0_0 .net/2u *"_ivl_0", 11 0, L_0000024efc960670;  1 drivers
L_0000024efc960700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91f830_0 .net/2u *"_ivl_10", 11 0, L_0000024efc960700;  1 drivers
L_0000024efc960bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91f290_0 .net/2u *"_ivl_102", 11 0, L_0000024efc960bc8;  1 drivers
L_0000024efc960c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91f3d0_0 .net/2u *"_ivl_106", 11 0, L_0000024efc960c10;  1 drivers
v0000024efc91f510_0 .net *"_ivl_12", 0 0, L_0000024efc942750;  1 drivers
v0000024efc91f650_0 .net *"_ivl_15", 0 0, L_0000024efc946ab0;  1 drivers
L_0000024efc960748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91f6f0_0 .net/2u *"_ivl_16", 11 0, L_0000024efc960748;  1 drivers
v0000024efc919e30_0 .net *"_ivl_18", 0 0, L_0000024efc941210;  1 drivers
v0000024efc918850_0 .net *"_ivl_2", 0 0, L_0000024efc942610;  1 drivers
v0000024efc919f70_0 .net *"_ivl_21", 0 0, L_0000024efc947df0;  1 drivers
L_0000024efc960790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000024efc9199d0_0 .net/2u *"_ivl_22", 11 0, L_0000024efc960790;  1 drivers
v0000024efc917db0_0 .net *"_ivl_24", 0 0, L_0000024efc9427f0;  1 drivers
v0000024efc917d10_0 .net *"_ivl_27", 0 0, L_0000024efc947920;  1 drivers
L_0000024efc9607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024efc919890_0 .net/2u *"_ivl_28", 11 0, L_0000024efc9607d8;  1 drivers
v0000024efc919a70_0 .net *"_ivl_30", 0 0, L_0000024efc942d90;  1 drivers
v0000024efc917ef0_0 .net *"_ivl_33", 0 0, L_0000024efc947990;  1 drivers
L_0000024efc960820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000024efc917e50_0 .net/2u *"_ivl_34", 11 0, L_0000024efc960820;  1 drivers
v0000024efc917c70_0 .net *"_ivl_36", 0 0, L_0000024efc942e30;  1 drivers
v0000024efc919750_0 .net *"_ivl_39", 0 0, L_0000024efc947370;  1 drivers
L_0000024efc9606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000024efc918530_0 .net/2u *"_ivl_4", 11 0, L_0000024efc9606b8;  1 drivers
L_0000024efc960868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000024efc918710_0 .net/2u *"_ivl_40", 11 0, L_0000024efc960868;  1 drivers
v0000024efc91a010_0 .net *"_ivl_42", 0 0, L_0000024efc942f70;  1 drivers
v0000024efc918990_0 .net *"_ivl_45", 0 0, L_0000024efc9474c0;  1 drivers
L_0000024efc9608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91a0b0_0 .net/2u *"_ivl_46", 11 0, L_0000024efc9608b0;  1 drivers
v0000024efc918170_0 .net *"_ivl_48", 0 0, L_0000024efc9412b0;  1 drivers
L_0000024efc9608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024efc91a150_0 .net/2u *"_ivl_52", 11 0, L_0000024efc9608f8;  1 drivers
L_0000024efc960940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024efc9179f0_0 .net/2u *"_ivl_56", 11 0, L_0000024efc960940;  1 drivers
v0000024efc9192f0_0 .net *"_ivl_6", 0 0, L_0000024efc9426b0;  1 drivers
L_0000024efc960988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024efc918df0_0 .net/2u *"_ivl_60", 11 0, L_0000024efc960988;  1 drivers
L_0000024efc9609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000024efc919b10_0 .net/2u *"_ivl_64", 11 0, L_0000024efc9609d0;  1 drivers
L_0000024efc960a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024efc917a90_0 .net/2u *"_ivl_68", 11 0, L_0000024efc960a18;  1 drivers
L_0000024efc960a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024efc919d90_0 .net/2u *"_ivl_72", 11 0, L_0000024efc960a60;  1 drivers
v0000024efc918f30_0 .net *"_ivl_74", 0 0, L_0000024efc944730;  1 drivers
L_0000024efc960aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024efc917b30_0 .net/2u *"_ivl_76", 11 0, L_0000024efc960aa8;  1 drivers
v0000024efc918ad0_0 .net *"_ivl_78", 0 0, L_0000024efc943f10;  1 drivers
v0000024efc9182b0_0 .net *"_ivl_81", 0 0, L_0000024efc947300;  1 drivers
L_0000024efc960af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024efc9196b0_0 .net/2u *"_ivl_82", 11 0, L_0000024efc960af0;  1 drivers
v0000024efc9188f0_0 .net *"_ivl_84", 0 0, L_0000024efc943830;  1 drivers
v0000024efc919c50_0 .net *"_ivl_87", 0 0, L_0000024efc947140;  1 drivers
L_0000024efc960b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024efc919390_0 .net/2u *"_ivl_88", 11 0, L_0000024efc960b38;  1 drivers
v0000024efc918030_0 .net *"_ivl_9", 0 0, L_0000024efc947d10;  1 drivers
v0000024efc918210_0 .net *"_ivl_90", 0 0, L_0000024efc9444b0;  1 drivers
v0000024efc919250_0 .net *"_ivl_93", 0 0, L_0000024efc947d80;  1 drivers
L_0000024efc960b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024efc917f90_0 .net/2u *"_ivl_94", 11 0, L_0000024efc960b80;  1 drivers
v0000024efc9180d0_0 .net *"_ivl_96", 0 0, L_0000024efc9454f0;  1 drivers
v0000024efc919ed0_0 .net *"_ivl_99", 0 0, L_0000024efc946880;  1 drivers
v0000024efc9183f0_0 .net "is_beq", 0 0, L_0000024efc941530;  alias, 1 drivers
v0000024efc918a30_0 .net "is_bne", 0 0, L_0000024efc9415d0;  alias, 1 drivers
v0000024efc919bb0_0 .net "is_j", 0 0, L_0000024efc944af0;  alias, 1 drivers
v0000024efc918350_0 .net "is_jal", 0 0, L_0000024efc944eb0;  alias, 1 drivers
v0000024efc917bd0_0 .net "is_jr", 0 0, L_0000024efc941710;  alias, 1 drivers
v0000024efc9197f0_0 .net "is_oper2_immed", 0 0, L_0000024efc946650;  alias, 1 drivers
v0000024efc918490_0 .net "memread", 0 0, L_0000024efc944190;  alias, 1 drivers
v0000024efc9185d0_0 .net "memwrite", 0 0, L_0000024efc945310;  alias, 1 drivers
v0000024efc918e90_0 .net "regwrite", 0 0, L_0000024efc9447d0;  alias, 1 drivers
L_0000024efc942610 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960670;
L_0000024efc9426b0 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc9606b8;
L_0000024efc942750 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960700;
L_0000024efc941210 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960748;
L_0000024efc9427f0 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960790;
L_0000024efc942d90 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc9607d8;
L_0000024efc942e30 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960820;
L_0000024efc942f70 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960868;
L_0000024efc9412b0 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc9608b0;
L_0000024efc941530 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc9608f8;
L_0000024efc9415d0 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960940;
L_0000024efc941710 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960988;
L_0000024efc944eb0 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc9609d0;
L_0000024efc944af0 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960a18;
L_0000024efc944730 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960a60;
L_0000024efc943f10 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960aa8;
L_0000024efc943830 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960af0;
L_0000024efc9444b0 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960b38;
L_0000024efc9454f0 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960b80;
L_0000024efc9447d0 .reduce/nor L_0000024efc946880;
L_0000024efc944190 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960bc8;
L_0000024efc945310 .cmp/eq 12, v0000024efc93a690_0, L_0000024efc960c10;
S_0000024efc912ae0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000024efc912310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000024efc92b540 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024efc92b578 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024efc92b5b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024efc92b5e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024efc92b620 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024efc92b658 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024efc92b690 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024efc92b6c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024efc92b700 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024efc92b738 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024efc92b770 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024efc92b7a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024efc92b7e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024efc92b818 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024efc92b850 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024efc92b888 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024efc92b8c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024efc92b8f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024efc92b930 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024efc92b968 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024efc92b9a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024efc92b9d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024efc92ba10 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024efc92ba48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024efc92ba80 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024efc9187b0_0 .var "Immed", 31 0;
v0000024efc918670_0 .net "Inst", 31 0, v0000024efc91bff0_0;  alias, 1 drivers
v0000024efc918b70_0 .net "opcode", 11 0, v0000024efc93a690_0;  alias, 1 drivers
E_0000024efc88ab50 .event anyedge, v0000024efc914380_0, v0000024efc918670_0;
S_0000024efc9119b0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000024efc912310;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000024efc919430_0 .var "Read_data1", 31 0;
v0000024efc918d50_0 .var "Read_data2", 31 0;
v0000024efc919070_0 .net "Read_reg1", 4 0, v0000024efc93b450_0;  alias, 1 drivers
v0000024efc918fd0_0 .net "Read_reg2", 4 0, v0000024efc93ac30_0;  alias, 1 drivers
v0000024efc919110_0 .net "Write_data", 31 0, L_0000024efc9c8cd0;  alias, 1 drivers
v0000024efc9191b0_0 .net "Write_en", 0 0, v0000024efc9355f0_0;  alias, 1 drivers
v0000024efc9194d0_0 .net "Write_reg", 4 0, v0000024efc934330_0;  alias, 1 drivers
v0000024efc919930_0 .net "clk", 0 0, L_0000024efc882f10;  alias, 1 drivers
v0000024efc919570_0 .var/i "i", 31 0;
v0000024efc919cf0 .array "reg_file", 0 31, 31 0;
v0000024efc919610_0 .net "rst", 0 0, v0000024efc93f5f0_0;  alias, 1 drivers
E_0000024efc88b890 .event posedge, v0000024efc91ef70_0;
S_0000024efc910ec0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000024efc9119b0;
 .timescale 0 0;
v0000024efc918cb0_0 .var/i "i", 31 0;
S_0000024efc9127c0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000024efc92bac0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024efc92baf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024efc92bb30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024efc92bb68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024efc92bba0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024efc92bbd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024efc92bc10 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024efc92bc48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024efc92bc80 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024efc92bcb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024efc92bcf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024efc92bd28 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024efc92bd60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024efc92bd98 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024efc92bdd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024efc92be08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024efc92be40 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024efc92be78 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024efc92beb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024efc92bee8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024efc92bf20 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024efc92bf58 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024efc92bf90 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024efc92bfc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024efc92c000 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024efc91bff0_0 .var "ID_INST", 31 0;
v0000024efc91c130_0 .var "ID_PC", 31 0;
v0000024efc93a690_0 .var "ID_opcode", 11 0;
v0000024efc939150_0 .var "ID_rd_ind", 4 0;
v0000024efc93b450_0 .var "ID_rs1_ind", 4 0;
v0000024efc93ac30_0 .var "ID_rs2_ind", 4 0;
v0000024efc9395b0_0 .net "IF_FLUSH", 0 0, v0000024efc91f8d0_0;  alias, 1 drivers
v0000024efc939bf0_0 .net "IF_INST", 31 0, L_0000024efc947f40;  alias, 1 drivers
v0000024efc93ad70_0 .net "IF_PC", 31 0, v0000024efc93b3b0_0;  alias, 1 drivers
v0000024efc93b590_0 .net "clk", 0 0, L_0000024efc948170;  1 drivers
v0000024efc93aaf0_0 .net "if_id_Write", 0 0, v0000024efc91f1f0_0;  alias, 1 drivers
v0000024efc939e70_0 .net "rst", 0 0, v0000024efc93f5f0_0;  alias, 1 drivers
E_0000024efc88add0 .event posedge, v0000024efc9058e0_0, v0000024efc93b590_0;
S_0000024efc911b40 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000024efc934970_0 .net "EX1_PFC", 31 0, L_0000024efc944690;  alias, 1 drivers
v0000024efc934fb0_0 .net "EX2_PFC", 31 0, v0000024efc9133e0_0;  alias, 1 drivers
v0000024efc9350f0_0 .net "ID_PFC", 31 0, L_0000024efc940f90;  alias, 1 drivers
v0000024efc934290_0 .net "PC_src", 2 0, L_0000024efc941850;  alias, 1 drivers
v0000024efc935190_0 .net "PC_write", 0 0, v0000024efc91f330_0;  alias, 1 drivers
L_0000024efc960088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024efc935050_0 .net/2u *"_ivl_0", 31 0, L_0000024efc960088;  1 drivers
v0000024efc935c30_0 .net "clk", 0 0, L_0000024efc882f10;  alias, 1 drivers
v0000024efc9364f0_0 .net "inst", 31 0, L_0000024efc947f40;  alias, 1 drivers
v0000024efc935230_0 .net "inst_mem_in", 31 0, v0000024efc93b3b0_0;  alias, 1 drivers
v0000024efc936090_0 .net "pc_reg_in", 31 0, L_0000024efc946ff0;  1 drivers
v0000024efc934470_0 .net "rst", 0 0, v0000024efc93f5f0_0;  alias, 1 drivers
L_0000024efc943470 .arith/sum 32, v0000024efc93b3b0_0, L_0000024efc960088;
S_0000024efc912950 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000024efc911b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000024efc947f40 .functor BUFZ 32, L_0000024efc9417b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024efc93ab90_0 .net "Data_Out", 31 0, L_0000024efc947f40;  alias, 1 drivers
v0000024efc939510 .array "InstMem", 0 1023, 31 0;
v0000024efc93a550_0 .net *"_ivl_0", 31 0, L_0000024efc9417b0;  1 drivers
v0000024efc939d30_0 .net *"_ivl_3", 9 0, L_0000024efc9433d0;  1 drivers
v0000024efc939650_0 .net *"_ivl_4", 11 0, L_0000024efc943510;  1 drivers
L_0000024efc9601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024efc93a730_0 .net *"_ivl_7", 1 0, L_0000024efc9601a8;  1 drivers
v0000024efc93b270_0 .net "addr", 31 0, v0000024efc93b3b0_0;  alias, 1 drivers
v0000024efc939ab0_0 .net "clk", 0 0, L_0000024efc882f10;  alias, 1 drivers
v0000024efc93b630_0 .var/i "i", 31 0;
L_0000024efc9417b0 .array/port v0000024efc939510, L_0000024efc943510;
L_0000024efc9433d0 .part v0000024efc93b3b0_0, 0, 10;
L_0000024efc943510 .concat [ 10 2 0 0], L_0000024efc9433d0, L_0000024efc9601a8;
S_0000024efc911050 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000024efc911b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000024efc88b650 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000024efc939790_0 .net "DataIn", 31 0, L_0000024efc946ff0;  alias, 1 drivers
v0000024efc93b3b0_0 .var "DataOut", 31 0;
v0000024efc93aa50_0 .net "PC_Write", 0 0, v0000024efc91f330_0;  alias, 1 drivers
v0000024efc9391f0_0 .net "clk", 0 0, L_0000024efc882f10;  alias, 1 drivers
v0000024efc93ae10_0 .net "rst", 0 0, v0000024efc93f5f0_0;  alias, 1 drivers
S_0000024efc9111e0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000024efc911b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000024efc88ba10 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000024efc883840 .functor NOT 1, L_0000024efc941350, C4<0>, C4<0>, C4<0>;
L_0000024efc8837d0 .functor NOT 1, L_0000024efc941cb0, C4<0>, C4<0>, C4<0>;
L_0000024efc8838b0 .functor AND 1, L_0000024efc883840, L_0000024efc8837d0, C4<1>, C4<1>;
L_0000024efc81e1d0 .functor NOT 1, L_0000024efc942570, C4<0>, C4<0>, C4<0>;
L_0000024efc81dd00 .functor AND 1, L_0000024efc8838b0, L_0000024efc81e1d0, C4<1>, C4<1>;
L_0000024efc81d910 .functor AND 32, L_0000024efc943290, L_0000024efc943470, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc81d9f0 .functor NOT 1, L_0000024efc942430, C4<0>, C4<0>, C4<0>;
L_0000024efc9482c0 .functor NOT 1, L_0000024efc943010, C4<0>, C4<0>, C4<0>;
L_0000024efc948330 .functor AND 1, L_0000024efc81d9f0, L_0000024efc9482c0, C4<1>, C4<1>;
L_0000024efc948250 .functor AND 1, L_0000024efc948330, L_0000024efc942890, C4<1>, C4<1>;
L_0000024efc9484f0 .functor AND 32, L_0000024efc9430b0, L_0000024efc940f90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc9483a0 .functor OR 32, L_0000024efc81d910, L_0000024efc9484f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024efc948480 .functor NOT 1, L_0000024efc943150, C4<0>, C4<0>, C4<0>;
L_0000024efc948410 .functor AND 1, L_0000024efc948480, L_0000024efc942bb0, C4<1>, C4<1>;
L_0000024efc948560 .functor NOT 1, L_0000024efc942ed0, C4<0>, C4<0>, C4<0>;
L_0000024efc947ed0 .functor AND 1, L_0000024efc948410, L_0000024efc948560, C4<1>, C4<1>;
L_0000024efc946a40 .functor AND 32, L_0000024efc940e50, v0000024efc93b3b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc947610 .functor OR 32, L_0000024efc9483a0, L_0000024efc946a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024efc9478b0 .functor NOT 1, L_0000024efc9431f0, C4<0>, C4<0>, C4<0>;
L_0000024efc947840 .functor AND 1, L_0000024efc9478b0, L_0000024efc9421b0, C4<1>, C4<1>;
L_0000024efc947bc0 .functor AND 1, L_0000024efc947840, L_0000024efc941c10, C4<1>, C4<1>;
L_0000024efc947680 .functor AND 32, L_0000024efc9422f0, L_0000024efc944690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc9475a0 .functor OR 32, L_0000024efc947610, L_0000024efc947680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024efc947220 .functor NOT 1, L_0000024efc943330, C4<0>, C4<0>, C4<0>;
L_0000024efc947fb0 .functor AND 1, L_0000024efc942c50, L_0000024efc947220, C4<1>, C4<1>;
L_0000024efc9476f0 .functor NOT 1, L_0000024efc941d50, C4<0>, C4<0>, C4<0>;
L_0000024efc9468f0 .functor AND 1, L_0000024efc947fb0, L_0000024efc9476f0, C4<1>, C4<1>;
L_0000024efc947e60 .functor AND 32, L_0000024efc941b70, v0000024efc9133e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc946ff0 .functor OR 32, L_0000024efc9475a0, L_0000024efc947e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024efc9396f0_0 .net *"_ivl_1", 0 0, L_0000024efc941350;  1 drivers
v0000024efc93b4f0_0 .net *"_ivl_11", 0 0, L_0000024efc942570;  1 drivers
v0000024efc93b310_0 .net *"_ivl_12", 0 0, L_0000024efc81e1d0;  1 drivers
v0000024efc939290_0 .net *"_ivl_14", 0 0, L_0000024efc81dd00;  1 drivers
v0000024efc93b6d0_0 .net *"_ivl_16", 31 0, L_0000024efc943290;  1 drivers
v0000024efc93acd0_0 .net *"_ivl_18", 31 0, L_0000024efc81d910;  1 drivers
v0000024efc939830_0 .net *"_ivl_2", 0 0, L_0000024efc883840;  1 drivers
v0000024efc939970_0 .net *"_ivl_21", 0 0, L_0000024efc942430;  1 drivers
v0000024efc939330_0 .net *"_ivl_22", 0 0, L_0000024efc81d9f0;  1 drivers
v0000024efc93b770_0 .net *"_ivl_25", 0 0, L_0000024efc943010;  1 drivers
v0000024efc939f10_0 .net *"_ivl_26", 0 0, L_0000024efc9482c0;  1 drivers
v0000024efc939470_0 .net *"_ivl_28", 0 0, L_0000024efc948330;  1 drivers
v0000024efc93a910_0 .net *"_ivl_31", 0 0, L_0000024efc942890;  1 drivers
v0000024efc93a7d0_0 .net *"_ivl_32", 0 0, L_0000024efc948250;  1 drivers
v0000024efc93a870_0 .net *"_ivl_34", 31 0, L_0000024efc9430b0;  1 drivers
v0000024efc939b50_0 .net *"_ivl_36", 31 0, L_0000024efc9484f0;  1 drivers
v0000024efc9398d0_0 .net *"_ivl_38", 31 0, L_0000024efc9483a0;  1 drivers
v0000024efc93b810_0 .net *"_ivl_41", 0 0, L_0000024efc943150;  1 drivers
v0000024efc93a410_0 .net *"_ivl_42", 0 0, L_0000024efc948480;  1 drivers
v0000024efc939a10_0 .net *"_ivl_45", 0 0, L_0000024efc942bb0;  1 drivers
v0000024efc93b130_0 .net *"_ivl_46", 0 0, L_0000024efc948410;  1 drivers
v0000024efc939dd0_0 .net *"_ivl_49", 0 0, L_0000024efc942ed0;  1 drivers
v0000024efc939c90_0 .net *"_ivl_5", 0 0, L_0000024efc941cb0;  1 drivers
v0000024efc93a9b0_0 .net *"_ivl_50", 0 0, L_0000024efc948560;  1 drivers
v0000024efc9390b0_0 .net *"_ivl_52", 0 0, L_0000024efc947ed0;  1 drivers
v0000024efc939fb0_0 .net *"_ivl_54", 31 0, L_0000024efc940e50;  1 drivers
v0000024efc93a050_0 .net *"_ivl_56", 31 0, L_0000024efc946a40;  1 drivers
v0000024efc93a0f0_0 .net *"_ivl_58", 31 0, L_0000024efc947610;  1 drivers
v0000024efc93a190_0 .net *"_ivl_6", 0 0, L_0000024efc8837d0;  1 drivers
v0000024efc93a230_0 .net *"_ivl_61", 0 0, L_0000024efc9431f0;  1 drivers
v0000024efc93a2d0_0 .net *"_ivl_62", 0 0, L_0000024efc9478b0;  1 drivers
v0000024efc93b1d0_0 .net *"_ivl_65", 0 0, L_0000024efc9421b0;  1 drivers
v0000024efc93aeb0_0 .net *"_ivl_66", 0 0, L_0000024efc947840;  1 drivers
v0000024efc93a370_0 .net *"_ivl_69", 0 0, L_0000024efc941c10;  1 drivers
v0000024efc93a4b0_0 .net *"_ivl_70", 0 0, L_0000024efc947bc0;  1 drivers
v0000024efc93a5f0_0 .net *"_ivl_72", 31 0, L_0000024efc9422f0;  1 drivers
v0000024efc93af50_0 .net *"_ivl_74", 31 0, L_0000024efc947680;  1 drivers
v0000024efc93aff0_0 .net *"_ivl_76", 31 0, L_0000024efc9475a0;  1 drivers
v0000024efc93b090_0 .net *"_ivl_79", 0 0, L_0000024efc942c50;  1 drivers
v0000024efc93bbd0_0 .net *"_ivl_8", 0 0, L_0000024efc8838b0;  1 drivers
v0000024efc93b950_0 .net *"_ivl_81", 0 0, L_0000024efc943330;  1 drivers
v0000024efc93bc70_0 .net *"_ivl_82", 0 0, L_0000024efc947220;  1 drivers
v0000024efc93be50_0 .net *"_ivl_84", 0 0, L_0000024efc947fb0;  1 drivers
v0000024efc93bef0_0 .net *"_ivl_87", 0 0, L_0000024efc941d50;  1 drivers
v0000024efc93bf90_0 .net *"_ivl_88", 0 0, L_0000024efc9476f0;  1 drivers
v0000024efc93ba90_0 .net *"_ivl_90", 0 0, L_0000024efc9468f0;  1 drivers
v0000024efc93b9f0_0 .net *"_ivl_92", 31 0, L_0000024efc941b70;  1 drivers
v0000024efc93bdb0_0 .net *"_ivl_94", 31 0, L_0000024efc947e60;  1 drivers
v0000024efc93b8b0_0 .net "ina", 31 0, L_0000024efc943470;  1 drivers
v0000024efc93bb30_0 .net "inb", 31 0, L_0000024efc940f90;  alias, 1 drivers
v0000024efc93bd10_0 .net "inc", 31 0, v0000024efc93b3b0_0;  alias, 1 drivers
v0000024efc936310_0 .net "ind", 31 0, L_0000024efc944690;  alias, 1 drivers
v0000024efc934f10_0 .net "ine", 31 0, v0000024efc9133e0_0;  alias, 1 drivers
L_0000024efc9600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024efc935e10_0 .net "inf", 31 0, L_0000024efc9600d0;  1 drivers
L_0000024efc960118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024efc934bf0_0 .net "ing", 31 0, L_0000024efc960118;  1 drivers
L_0000024efc960160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024efc936270_0 .net "inh", 31 0, L_0000024efc960160;  1 drivers
v0000024efc935ff0_0 .net "out", 31 0, L_0000024efc946ff0;  alias, 1 drivers
v0000024efc934c90_0 .net "sel", 2 0, L_0000024efc941850;  alias, 1 drivers
L_0000024efc941350 .part L_0000024efc941850, 2, 1;
L_0000024efc941cb0 .part L_0000024efc941850, 1, 1;
L_0000024efc942570 .part L_0000024efc941850, 0, 1;
LS_0000024efc943290_0_0 .concat [ 1 1 1 1], L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00;
LS_0000024efc943290_0_4 .concat [ 1 1 1 1], L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00;
LS_0000024efc943290_0_8 .concat [ 1 1 1 1], L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00;
LS_0000024efc943290_0_12 .concat [ 1 1 1 1], L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00;
LS_0000024efc943290_0_16 .concat [ 1 1 1 1], L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00;
LS_0000024efc943290_0_20 .concat [ 1 1 1 1], L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00;
LS_0000024efc943290_0_24 .concat [ 1 1 1 1], L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00;
LS_0000024efc943290_0_28 .concat [ 1 1 1 1], L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00, L_0000024efc81dd00;
LS_0000024efc943290_1_0 .concat [ 4 4 4 4], LS_0000024efc943290_0_0, LS_0000024efc943290_0_4, LS_0000024efc943290_0_8, LS_0000024efc943290_0_12;
LS_0000024efc943290_1_4 .concat [ 4 4 4 4], LS_0000024efc943290_0_16, LS_0000024efc943290_0_20, LS_0000024efc943290_0_24, LS_0000024efc943290_0_28;
L_0000024efc943290 .concat [ 16 16 0 0], LS_0000024efc943290_1_0, LS_0000024efc943290_1_4;
L_0000024efc942430 .part L_0000024efc941850, 2, 1;
L_0000024efc943010 .part L_0000024efc941850, 1, 1;
L_0000024efc942890 .part L_0000024efc941850, 0, 1;
LS_0000024efc9430b0_0_0 .concat [ 1 1 1 1], L_0000024efc948250, L_0000024efc948250, L_0000024efc948250, L_0000024efc948250;
LS_0000024efc9430b0_0_4 .concat [ 1 1 1 1], L_0000024efc948250, L_0000024efc948250, L_0000024efc948250, L_0000024efc948250;
LS_0000024efc9430b0_0_8 .concat [ 1 1 1 1], L_0000024efc948250, L_0000024efc948250, L_0000024efc948250, L_0000024efc948250;
LS_0000024efc9430b0_0_12 .concat [ 1 1 1 1], L_0000024efc948250, L_0000024efc948250, L_0000024efc948250, L_0000024efc948250;
LS_0000024efc9430b0_0_16 .concat [ 1 1 1 1], L_0000024efc948250, L_0000024efc948250, L_0000024efc948250, L_0000024efc948250;
LS_0000024efc9430b0_0_20 .concat [ 1 1 1 1], L_0000024efc948250, L_0000024efc948250, L_0000024efc948250, L_0000024efc948250;
LS_0000024efc9430b0_0_24 .concat [ 1 1 1 1], L_0000024efc948250, L_0000024efc948250, L_0000024efc948250, L_0000024efc948250;
LS_0000024efc9430b0_0_28 .concat [ 1 1 1 1], L_0000024efc948250, L_0000024efc948250, L_0000024efc948250, L_0000024efc948250;
LS_0000024efc9430b0_1_0 .concat [ 4 4 4 4], LS_0000024efc9430b0_0_0, LS_0000024efc9430b0_0_4, LS_0000024efc9430b0_0_8, LS_0000024efc9430b0_0_12;
LS_0000024efc9430b0_1_4 .concat [ 4 4 4 4], LS_0000024efc9430b0_0_16, LS_0000024efc9430b0_0_20, LS_0000024efc9430b0_0_24, LS_0000024efc9430b0_0_28;
L_0000024efc9430b0 .concat [ 16 16 0 0], LS_0000024efc9430b0_1_0, LS_0000024efc9430b0_1_4;
L_0000024efc943150 .part L_0000024efc941850, 2, 1;
L_0000024efc942bb0 .part L_0000024efc941850, 1, 1;
L_0000024efc942ed0 .part L_0000024efc941850, 0, 1;
LS_0000024efc940e50_0_0 .concat [ 1 1 1 1], L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0;
LS_0000024efc940e50_0_4 .concat [ 1 1 1 1], L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0;
LS_0000024efc940e50_0_8 .concat [ 1 1 1 1], L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0;
LS_0000024efc940e50_0_12 .concat [ 1 1 1 1], L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0;
LS_0000024efc940e50_0_16 .concat [ 1 1 1 1], L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0;
LS_0000024efc940e50_0_20 .concat [ 1 1 1 1], L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0;
LS_0000024efc940e50_0_24 .concat [ 1 1 1 1], L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0;
LS_0000024efc940e50_0_28 .concat [ 1 1 1 1], L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0, L_0000024efc947ed0;
LS_0000024efc940e50_1_0 .concat [ 4 4 4 4], LS_0000024efc940e50_0_0, LS_0000024efc940e50_0_4, LS_0000024efc940e50_0_8, LS_0000024efc940e50_0_12;
LS_0000024efc940e50_1_4 .concat [ 4 4 4 4], LS_0000024efc940e50_0_16, LS_0000024efc940e50_0_20, LS_0000024efc940e50_0_24, LS_0000024efc940e50_0_28;
L_0000024efc940e50 .concat [ 16 16 0 0], LS_0000024efc940e50_1_0, LS_0000024efc940e50_1_4;
L_0000024efc9431f0 .part L_0000024efc941850, 2, 1;
L_0000024efc9421b0 .part L_0000024efc941850, 1, 1;
L_0000024efc941c10 .part L_0000024efc941850, 0, 1;
LS_0000024efc9422f0_0_0 .concat [ 1 1 1 1], L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0;
LS_0000024efc9422f0_0_4 .concat [ 1 1 1 1], L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0;
LS_0000024efc9422f0_0_8 .concat [ 1 1 1 1], L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0;
LS_0000024efc9422f0_0_12 .concat [ 1 1 1 1], L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0;
LS_0000024efc9422f0_0_16 .concat [ 1 1 1 1], L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0;
LS_0000024efc9422f0_0_20 .concat [ 1 1 1 1], L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0;
LS_0000024efc9422f0_0_24 .concat [ 1 1 1 1], L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0;
LS_0000024efc9422f0_0_28 .concat [ 1 1 1 1], L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0, L_0000024efc947bc0;
LS_0000024efc9422f0_1_0 .concat [ 4 4 4 4], LS_0000024efc9422f0_0_0, LS_0000024efc9422f0_0_4, LS_0000024efc9422f0_0_8, LS_0000024efc9422f0_0_12;
LS_0000024efc9422f0_1_4 .concat [ 4 4 4 4], LS_0000024efc9422f0_0_16, LS_0000024efc9422f0_0_20, LS_0000024efc9422f0_0_24, LS_0000024efc9422f0_0_28;
L_0000024efc9422f0 .concat [ 16 16 0 0], LS_0000024efc9422f0_1_0, LS_0000024efc9422f0_1_4;
L_0000024efc942c50 .part L_0000024efc941850, 2, 1;
L_0000024efc943330 .part L_0000024efc941850, 1, 1;
L_0000024efc941d50 .part L_0000024efc941850, 0, 1;
LS_0000024efc941b70_0_0 .concat [ 1 1 1 1], L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0;
LS_0000024efc941b70_0_4 .concat [ 1 1 1 1], L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0;
LS_0000024efc941b70_0_8 .concat [ 1 1 1 1], L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0;
LS_0000024efc941b70_0_12 .concat [ 1 1 1 1], L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0;
LS_0000024efc941b70_0_16 .concat [ 1 1 1 1], L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0;
LS_0000024efc941b70_0_20 .concat [ 1 1 1 1], L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0;
LS_0000024efc941b70_0_24 .concat [ 1 1 1 1], L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0;
LS_0000024efc941b70_0_28 .concat [ 1 1 1 1], L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0, L_0000024efc9468f0;
LS_0000024efc941b70_1_0 .concat [ 4 4 4 4], LS_0000024efc941b70_0_0, LS_0000024efc941b70_0_4, LS_0000024efc941b70_0_8, LS_0000024efc941b70_0_12;
LS_0000024efc941b70_1_4 .concat [ 4 4 4 4], LS_0000024efc941b70_0_16, LS_0000024efc941b70_0_20, LS_0000024efc941b70_0_24, LS_0000024efc941b70_0_28;
L_0000024efc941b70 .concat [ 16 16 0 0], LS_0000024efc941b70_1_0, LS_0000024efc941b70_1_4;
S_0000024efc911ff0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000024efc934510_0 .net "Write_Data", 31 0, v0000024efc9053e0_0;  alias, 1 drivers
v0000024efc934a10_0 .net "addr", 31 0, v0000024efc905480_0;  alias, 1 drivers
v0000024efc935410_0 .net "clk", 0 0, L_0000024efc882f10;  alias, 1 drivers
v0000024efc935eb0_0 .net "mem_out", 31 0, v0000024efc9352d0_0;  alias, 1 drivers
v0000024efc936590_0 .net "mem_read", 0 0, v0000024efc904c60_0;  alias, 1 drivers
v0000024efc9354b0_0 .net "mem_write", 0 0, v0000024efc905b60_0;  alias, 1 drivers
S_0000024efc911500 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000024efc911ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000024efc9340b0 .array "DataMem", 1023 0, 31 0;
v0000024efc9343d0_0 .net "Data_In", 31 0, v0000024efc9053e0_0;  alias, 1 drivers
v0000024efc9352d0_0 .var "Data_Out", 31 0;
v0000024efc935870_0 .net "Write_en", 0 0, v0000024efc905b60_0;  alias, 1 drivers
v0000024efc935370_0 .net "addr", 31 0, v0000024efc905480_0;  alias, 1 drivers
v0000024efc934d30_0 .net "clk", 0 0, L_0000024efc882f10;  alias, 1 drivers
v0000024efc934dd0_0 .var/i "i", 31 0;
S_0000024efc911370 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000024efc93e070 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024efc93e0a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024efc93e0e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024efc93e118 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024efc93e150 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024efc93e188 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024efc93e1c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024efc93e1f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024efc93e230 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024efc93e268 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024efc93e2a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024efc93e2d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024efc93e310 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024efc93e348 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024efc93e380 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024efc93e3b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024efc93e3f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024efc93e428 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024efc93e460 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024efc93e498 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024efc93e4d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024efc93e508 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024efc93e540 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024efc93e578 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024efc93e5b0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024efc9348d0_0 .net "MEM_ALU_OUT", 31 0, v0000024efc905480_0;  alias, 1 drivers
v0000024efc934e70_0 .net "MEM_Data_mem_out", 31 0, v0000024efc9352d0_0;  alias, 1 drivers
v0000024efc9345b0_0 .net "MEM_memread", 0 0, v0000024efc904c60_0;  alias, 1 drivers
v0000024efc9363b0_0 .net "MEM_opcode", 11 0, v0000024efc905840_0;  alias, 1 drivers
v0000024efc934830_0 .net "MEM_rd_ind", 4 0, v0000024efc9050c0_0;  alias, 1 drivers
v0000024efc935550_0 .net "MEM_rd_indzero", 0 0, v0000024efc9046c0_0;  alias, 1 drivers
v0000024efc936630_0 .net "MEM_regwrite", 0 0, v0000024efc9049e0_0;  alias, 1 drivers
v0000024efc935d70_0 .var "WB_ALU_OUT", 31 0;
v0000024efc934650_0 .var "WB_Data_mem_out", 31 0;
v0000024efc936130_0 .var "WB_memread", 0 0;
v0000024efc934330_0 .var "WB_rd_ind", 4 0;
v0000024efc935910_0 .var "WB_rd_indzero", 0 0;
v0000024efc9355f0_0 .var "WB_regwrite", 0 0;
v0000024efc9359b0_0 .net "clk", 0 0, L_0000024efc95e580;  1 drivers
v0000024efc9341f0_0 .var "hlt", 0 0;
v0000024efc936450_0 .net "rst", 0 0, v0000024efc93f5f0_0;  alias, 1 drivers
E_0000024efc88b710 .event posedge, v0000024efc9058e0_0, v0000024efc9359b0_0;
S_0000024efc911690 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000024efc5ed800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000024efc95e5f0 .functor AND 32, v0000024efc934650_0, L_0000024efc9b66b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc95e660 .functor NOT 1, v0000024efc936130_0, C4<0>, C4<0>, C4<0>;
L_0000024efc95e6d0 .functor AND 32, v0000024efc935d70_0, L_0000024efc9b6070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024efc9c8cd0 .functor OR 32, L_0000024efc95e5f0, L_0000024efc95e6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024efc934790_0 .net "Write_Data_RegFile", 31 0, L_0000024efc9c8cd0;  alias, 1 drivers
v0000024efc9366d0_0 .net *"_ivl_0", 31 0, L_0000024efc9b66b0;  1 drivers
v0000024efc935690_0 .net *"_ivl_2", 31 0, L_0000024efc95e5f0;  1 drivers
v0000024efc9346f0_0 .net *"_ivl_4", 0 0, L_0000024efc95e660;  1 drivers
v0000024efc9361d0_0 .net *"_ivl_6", 31 0, L_0000024efc9b6070;  1 drivers
v0000024efc934ab0_0 .net *"_ivl_8", 31 0, L_0000024efc95e6d0;  1 drivers
v0000024efc936770_0 .net "alu_out", 31 0, v0000024efc935d70_0;  alias, 1 drivers
v0000024efc935730_0 .net "mem_out", 31 0, v0000024efc934650_0;  alias, 1 drivers
v0000024efc9357d0_0 .net "mem_read", 0 0, v0000024efc936130_0;  alias, 1 drivers
LS_0000024efc9b66b0_0_0 .concat [ 1 1 1 1], v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0;
LS_0000024efc9b66b0_0_4 .concat [ 1 1 1 1], v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0;
LS_0000024efc9b66b0_0_8 .concat [ 1 1 1 1], v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0;
LS_0000024efc9b66b0_0_12 .concat [ 1 1 1 1], v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0;
LS_0000024efc9b66b0_0_16 .concat [ 1 1 1 1], v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0;
LS_0000024efc9b66b0_0_20 .concat [ 1 1 1 1], v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0;
LS_0000024efc9b66b0_0_24 .concat [ 1 1 1 1], v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0;
LS_0000024efc9b66b0_0_28 .concat [ 1 1 1 1], v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0, v0000024efc936130_0;
LS_0000024efc9b66b0_1_0 .concat [ 4 4 4 4], LS_0000024efc9b66b0_0_0, LS_0000024efc9b66b0_0_4, LS_0000024efc9b66b0_0_8, LS_0000024efc9b66b0_0_12;
LS_0000024efc9b66b0_1_4 .concat [ 4 4 4 4], LS_0000024efc9b66b0_0_16, LS_0000024efc9b66b0_0_20, LS_0000024efc9b66b0_0_24, LS_0000024efc9b66b0_0_28;
L_0000024efc9b66b0 .concat [ 16 16 0 0], LS_0000024efc9b66b0_1_0, LS_0000024efc9b66b0_1_4;
LS_0000024efc9b6070_0_0 .concat [ 1 1 1 1], L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660;
LS_0000024efc9b6070_0_4 .concat [ 1 1 1 1], L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660;
LS_0000024efc9b6070_0_8 .concat [ 1 1 1 1], L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660;
LS_0000024efc9b6070_0_12 .concat [ 1 1 1 1], L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660;
LS_0000024efc9b6070_0_16 .concat [ 1 1 1 1], L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660;
LS_0000024efc9b6070_0_20 .concat [ 1 1 1 1], L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660;
LS_0000024efc9b6070_0_24 .concat [ 1 1 1 1], L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660;
LS_0000024efc9b6070_0_28 .concat [ 1 1 1 1], L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660, L_0000024efc95e660;
LS_0000024efc9b6070_1_0 .concat [ 4 4 4 4], LS_0000024efc9b6070_0_0, LS_0000024efc9b6070_0_4, LS_0000024efc9b6070_0_8, LS_0000024efc9b6070_0_12;
LS_0000024efc9b6070_1_4 .concat [ 4 4 4 4], LS_0000024efc9b6070_0_16, LS_0000024efc9b6070_0_20, LS_0000024efc9b6070_0_24, LS_0000024efc9b6070_0_28;
L_0000024efc9b6070 .concat [ 16 16 0 0], LS_0000024efc9b6070_1_0, LS_0000024efc9b6070_1_4;
    .scope S_0000024efc911050;
T_0 ;
    %wait E_0000024efc88aad0;
    %load/vec4 v0000024efc93ae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024efc93b3b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024efc93aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000024efc939790_0;
    %assign/vec4 v0000024efc93b3b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024efc912950;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024efc93b630_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000024efc93b630_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024efc93b630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %load/vec4 v0000024efc93b630_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024efc93b630_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537985034, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 806486016, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 941096962, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 37787680, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 2390294528, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 201326604, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 2927034368, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 575799297, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 38903842, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 41945130, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 337707001, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 134217747, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc939510, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000024efc9127c0;
T_2 ;
    %wait E_0000024efc88add0;
    %load/vec4 v0000024efc939e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000024efc91c130_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc91bff0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc939150_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc93ac30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc93b450_0, 0;
    %assign/vec4 v0000024efc93a690_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024efc93aaf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000024efc9395b0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000024efc91c130_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc91bff0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc939150_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc93ac30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc93b450_0, 0;
    %assign/vec4 v0000024efc93a690_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000024efc93aaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000024efc939bf0_0;
    %assign/vec4 v0000024efc91bff0_0, 0;
    %load/vec4 v0000024efc93ad70_0;
    %assign/vec4 v0000024efc91c130_0, 0;
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000024efc93ac30_0, 0;
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024efc93a690_0, 4, 5;
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024efc93a690_0, 4, 5;
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000024efc93b450_0, 0;
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000024efc939150_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000024efc939150_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000024efc939bf0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000024efc939150_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024efc9119b0;
T_3 ;
    %wait E_0000024efc88aad0;
    %load/vec4 v0000024efc919610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024efc919570_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000024efc919570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024efc919570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc919cf0, 0, 4;
    %load/vec4 v0000024efc919570_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024efc919570_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024efc9194d0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000024efc9191b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000024efc919110_0;
    %load/vec4 v0000024efc9194d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc919cf0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc919cf0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024efc9119b0;
T_4 ;
    %wait E_0000024efc88b890;
    %load/vec4 v0000024efc9194d0_0;
    %load/vec4 v0000024efc919070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000024efc9194d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000024efc9191b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000024efc919110_0;
    %assign/vec4 v0000024efc919430_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024efc919070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024efc919cf0, 4;
    %assign/vec4 v0000024efc919430_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024efc9119b0;
T_5 ;
    %wait E_0000024efc88b890;
    %load/vec4 v0000024efc9194d0_0;
    %load/vec4 v0000024efc918fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000024efc9194d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000024efc9191b0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000024efc919110_0;
    %assign/vec4 v0000024efc918d50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024efc918fd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024efc919cf0, 4;
    %assign/vec4 v0000024efc918d50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024efc9119b0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000024efc910ec0;
    %jmp t_0;
    .scope S_0000024efc910ec0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024efc918cb0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000024efc918cb0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000024efc918cb0_0;
    %ix/getv/s 4, v0000024efc918cb0_0;
    %load/vec4a v0000024efc919cf0, 4;
    %ix/getv/s 4, v0000024efc918cb0_0;
    %load/vec4a v0000024efc919cf0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024efc918cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024efc918cb0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000024efc9119b0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000024efc912ae0;
T_7 ;
    %wait E_0000024efc88ab50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024efc9187b0_0, 0, 32;
    %load/vec4 v0000024efc918b70_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024efc918b70_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024efc918670_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024efc9187b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000024efc918b70_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024efc918b70_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024efc918b70_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024efc918670_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024efc9187b0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000024efc918b70_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024efc918b70_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024efc918b70_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024efc918b70_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024efc918b70_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024efc918b70_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000024efc918670_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000024efc918670_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024efc9187b0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000024efc911cd0;
T_8 ;
    %wait E_0000024efc88aad0;
    %load/vec4 v0000024efc91cef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024efc91d850_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024efc91dad0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024efc91dad0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000024efc91d850_0;
    %load/vec4 v0000024efc91df30_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024efc91d850_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024efc91d850_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024efc91d850_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000024efc91d850_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024efc91d850_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024efc91d850_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024efc911cd0;
T_9 ;
    %wait E_0000024efc88aad0;
    %load/vec4 v0000024efc91cef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc91f0b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000024efc91d170_0;
    %assign/vec4 v0000024efc91f0b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024efc912c70;
T_10 ;
    %wait E_0000024efc88b010;
    %load/vec4 v0000024efc91f470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024efc91f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024efc91f1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc91f8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024efc91d530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024efc91e570_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024efc91d0d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000024efc91eed0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000024efc91e890_0;
    %load/vec4 v0000024efc91e390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000024efc91ea70_0;
    %load/vec4 v0000024efc91e390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000024efc91d350_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000024efc91d490_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000024efc91e890_0;
    %load/vec4 v0000024efc91d3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000024efc91ea70_0;
    %load/vec4 v0000024efc91d3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc91f330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc91f1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc91f8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024efc91d530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc91e570_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000024efc91e6b0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc91f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024efc91f1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024efc91f8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc91d530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc91e570_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024efc91f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024efc91f1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc91f8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc91d530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc91e570_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000024efc911820;
T_11 ;
    %wait E_0000024efc88afd0;
    %load/vec4 v0000024efc915280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000024efc916540_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc916a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc9164a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc916180_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc915b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc9167c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc916860_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc9162c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc916040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc916220_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc9169a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc916360_0, 0;
    %assign/vec4 v0000024efc916720_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000024efc913a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000024efc914380_0;
    %assign/vec4 v0000024efc916720_0, 0;
    %load/vec4 v0000024efc9153c0_0;
    %assign/vec4 v0000024efc916360_0, 0;
    %load/vec4 v0000024efc9144c0_0;
    %assign/vec4 v0000024efc9169a0_0, 0;
    %load/vec4 v0000024efc913f20_0;
    %assign/vec4 v0000024efc916220_0, 0;
    %load/vec4 v0000024efc913520_0;
    %assign/vec4 v0000024efc916040_0, 0;
    %load/vec4 v0000024efc914ba0_0;
    %assign/vec4 v0000024efc9162c0_0, 0;
    %load/vec4 v0000024efc9147e0_0;
    %assign/vec4 v0000024efc916860_0, 0;
    %load/vec4 v0000024efc914b00_0;
    %assign/vec4 v0000024efc9167c0_0, 0;
    %load/vec4 v0000024efc914ec0_0;
    %assign/vec4 v0000024efc915d20_0, 0;
    %load/vec4 v0000024efc912f80_0;
    %assign/vec4 v0000024efc915dc0_0, 0;
    %load/vec4 v0000024efc913840_0;
    %assign/vec4 v0000024efc915b40_0, 0;
    %load/vec4 v0000024efc913160_0;
    %assign/vec4 v0000024efc916180_0, 0;
    %load/vec4 v0000024efc914880_0;
    %assign/vec4 v0000024efc915c80_0, 0;
    %load/vec4 v0000024efc915320_0;
    %assign/vec4 v0000024efc915be0_0, 0;
    %load/vec4 v0000024efc914740_0;
    %assign/vec4 v0000024efc9164a0_0, 0;
    %load/vec4 v0000024efc913020_0;
    %assign/vec4 v0000024efc915780_0, 0;
    %load/vec4 v0000024efc914060_0;
    %assign/vec4 v0000024efc915a00_0, 0;
    %load/vec4 v0000024efc914a60_0;
    %assign/vec4 v0000024efc916a40_0, 0;
    %load/vec4 v0000024efc9130c0_0;
    %assign/vec4 v0000024efc916540_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000024efc916540_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc916a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc9164a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc916180_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc915b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc9167c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc916860_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc9162c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc916040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc916220_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc9169a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc916360_0, 0;
    %assign/vec4 v0000024efc916720_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000024efc911e60;
T_12 ;
    %wait E_0000024efc88b850;
    %load/vec4 v0000024efc91db70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000024efc9137a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc9133e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc913ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc913660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc9141a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc914c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc9155a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc914560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc913700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915640_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc913d40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc913de0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc915500_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc9146a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc913980_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc9138e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000024efc913e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc914e20_0, 0;
    %assign/vec4 v0000024efc914920_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000024efc91f150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000024efc913fc0_0;
    %assign/vec4 v0000024efc914920_0, 0;
    %load/vec4 v0000024efc913200_0;
    %assign/vec4 v0000024efc914e20_0, 0;
    %load/vec4 v0000024efc913b60_0;
    %assign/vec4 v0000024efc913e80_0, 0;
    %load/vec4 v0000024efc913c00_0;
    %assign/vec4 v0000024efc9138e0_0, 0;
    %load/vec4 v0000024efc9142e0_0;
    %assign/vec4 v0000024efc913980_0, 0;
    %load/vec4 v0000024efc915460_0;
    %assign/vec4 v0000024efc9146a0_0, 0;
    %load/vec4 v0000024efc9132a0_0;
    %assign/vec4 v0000024efc915500_0, 0;
    %load/vec4 v0000024efc9150a0_0;
    %assign/vec4 v0000024efc913de0_0, 0;
    %load/vec4 v0000024efc914420_0;
    %assign/vec4 v0000024efc913d40_0, 0;
    %load/vec4 v0000024efc913340_0;
    %assign/vec4 v0000024efc915640_0, 0;
    %load/vec4 v0000024efc912ee0_0;
    %assign/vec4 v0000024efc913700_0, 0;
    %load/vec4 v0000024efc913ac0_0;
    %assign/vec4 v0000024efc914560_0, 0;
    %load/vec4 v0000024efc913480_0;
    %assign/vec4 v0000024efc9155a0_0, 0;
    %load/vec4 v0000024efc914f60_0;
    %assign/vec4 v0000024efc915140_0, 0;
    %load/vec4 v0000024efc9135c0_0;
    %assign/vec4 v0000024efc914c40_0, 0;
    %load/vec4 v0000024efc914600_0;
    %assign/vec4 v0000024efc9141a0_0, 0;
    %load/vec4 v0000024efc914d80_0;
    %assign/vec4 v0000024efc915000_0, 0;
    %load/vec4 v0000024efc9151e0_0;
    %assign/vec4 v0000024efc913660_0, 0;
    %load/vec4 v0000024efc914100_0;
    %assign/vec4 v0000024efc913ca0_0, 0;
    %load/vec4 v0000024efc914240_0;
    %assign/vec4 v0000024efc9133e0_0, 0;
    %load/vec4 v0000024efc914ce0_0;
    %assign/vec4 v0000024efc9137a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000024efc9137a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc9133e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc913ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc913660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc9141a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc914c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc9155a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc914560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc913700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc915640_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc913d40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc913de0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc915500_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc9146a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc913980_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc9138e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000024efc913e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc914e20_0, 0;
    %assign/vec4 v0000024efc914920_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024efc70daf0;
T_13 ;
    %wait E_0000024efc88b2d0;
    %load/vec4 v0000024efc907d70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000024efc9077d0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000024efc70d960;
T_14 ;
    %wait E_0000024efc88b550;
    %load/vec4 v0000024efc909a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000024efc907b90_0;
    %pad/u 33;
    %load/vec4 v0000024efc909d50_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000024efc907730_0, 0;
    %assign/vec4 v0000024efc909df0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000024efc907b90_0;
    %pad/u 33;
    %load/vec4 v0000024efc909d50_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000024efc907730_0, 0;
    %assign/vec4 v0000024efc909df0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000024efc907b90_0;
    %pad/u 33;
    %load/vec4 v0000024efc909d50_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000024efc907730_0, 0;
    %assign/vec4 v0000024efc909df0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000024efc907b90_0;
    %pad/u 33;
    %load/vec4 v0000024efc909d50_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000024efc907730_0, 0;
    %assign/vec4 v0000024efc909df0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000024efc907b90_0;
    %pad/u 33;
    %load/vec4 v0000024efc909d50_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000024efc907730_0, 0;
    %assign/vec4 v0000024efc909df0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000024efc907b90_0;
    %pad/u 33;
    %load/vec4 v0000024efc909d50_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000024efc907730_0, 0;
    %assign/vec4 v0000024efc909df0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000024efc909d50_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000024efc909df0_0;
    %load/vec4 v0000024efc909d50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024efc907b90_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000024efc909d50_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000024efc909d50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000024efc909df0_0, 0;
    %load/vec4 v0000024efc907b90_0;
    %ix/getv 4, v0000024efc909d50_0;
    %shiftl 4;
    %assign/vec4 v0000024efc907730_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000024efc909d50_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000024efc909df0_0;
    %load/vec4 v0000024efc909d50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024efc907b90_0;
    %load/vec4 v0000024efc909d50_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000024efc909d50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000024efc909df0_0, 0;
    %load/vec4 v0000024efc907b90_0;
    %ix/getv 4, v0000024efc909d50_0;
    %shiftr 4;
    %assign/vec4 v0000024efc907730_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc909df0_0, 0;
    %load/vec4 v0000024efc907b90_0;
    %load/vec4 v0000024efc909d50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000024efc907730_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024efc909df0_0, 0;
    %load/vec4 v0000024efc909d50_0;
    %load/vec4 v0000024efc907b90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000024efc907730_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000024efc6729c0;
T_15 ;
    %wait E_0000024efc88a9d0;
    %load/vec4 v0000024efc9058e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000024efc9046c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc9049e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc905b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc904c60_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000024efc905840_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc9050c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc9053e0_0, 0;
    %assign/vec4 v0000024efc905480_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000024efc825c60_0;
    %assign/vec4 v0000024efc905480_0, 0;
    %load/vec4 v0000024efc903c20_0;
    %assign/vec4 v0000024efc9053e0_0, 0;
    %load/vec4 v0000024efc905700_0;
    %assign/vec4 v0000024efc9050c0_0, 0;
    %load/vec4 v0000024efc8104a0_0;
    %assign/vec4 v0000024efc905840_0, 0;
    %load/vec4 v0000024efc826200_0;
    %assign/vec4 v0000024efc904c60_0, 0;
    %load/vec4 v0000024efc810400_0;
    %assign/vec4 v0000024efc905b60_0, 0;
    %load/vec4 v0000024efc9041c0_0;
    %assign/vec4 v0000024efc9049e0_0, 0;
    %load/vec4 v0000024efc904260_0;
    %assign/vec4 v0000024efc9046c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000024efc911500;
T_16 ;
    %wait E_0000024efc88b890;
    %load/vec4 v0000024efc935870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000024efc9343d0_0;
    %load/vec4 v0000024efc935370_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc9340b0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000024efc911500;
T_17 ;
    %wait E_0000024efc88b890;
    %load/vec4 v0000024efc935370_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024efc9340b0, 4;
    %assign/vec4 v0000024efc9352d0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000024efc911500;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024efc934dd0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000024efc934dd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024efc934dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc9340b0, 0, 4;
    %load/vec4 v0000024efc934dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024efc934dd0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc9340b0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc9340b0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc9340b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc9340b0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc9340b0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc9340b0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc9340b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc9340b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc9340b0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024efc9340b0, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000024efc911500;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024efc934dd0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000024efc934dd0_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000024efc934dd0_0;
    %load/vec4a v0000024efc9340b0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000024efc934dd0_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024efc934dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024efc934dd0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000024efc911370;
T_20 ;
    %wait E_0000024efc88b710;
    %load/vec4 v0000024efc936450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000024efc935910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc9341f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc9355f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024efc936130_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024efc934330_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024efc934650_0, 0;
    %assign/vec4 v0000024efc935d70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000024efc9348d0_0;
    %assign/vec4 v0000024efc935d70_0, 0;
    %load/vec4 v0000024efc934e70_0;
    %assign/vec4 v0000024efc934650_0, 0;
    %load/vec4 v0000024efc9345b0_0;
    %assign/vec4 v0000024efc936130_0, 0;
    %load/vec4 v0000024efc934830_0;
    %assign/vec4 v0000024efc934330_0, 0;
    %load/vec4 v0000024efc936630_0;
    %assign/vec4 v0000024efc9355f0_0, 0;
    %load/vec4 v0000024efc935550_0;
    %assign/vec4 v0000024efc935910_0, 0;
    %load/vec4 v0000024efc9363b0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000024efc9341f0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000024efc5ed800;
T_21 ;
    %wait E_0000024efc88a1d0;
    %load/vec4 v0000024efc9401d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024efc93fd70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000024efc93fd70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024efc93fd70_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000024efc6da010;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024efc93ef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024efc93f5f0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000024efc6da010;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000024efc93ef10_0;
    %inv;
    %assign/vec4 v0000024efc93ef10_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000024efc6da010;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ScalarMultiplicationUsingAddition/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024efc93f5f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024efc93f5f0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000024efc93edd0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
