<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p821" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_821{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_821{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_821{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_821{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_821{left:165px;bottom:1022px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t6_821{left:103px;bottom:998px;letter-spacing:-0.16px;}
#t7_821{left:165px;bottom:998px;letter-spacing:-0.17px;}
#t8_821{left:236px;bottom:998px;letter-spacing:-0.11px;}
#t9_821{left:236px;bottom:981px;letter-spacing:-0.12px;}
#ta_821{left:236px;bottom:964px;letter-spacing:-0.12px;}
#tb_821{left:236px;bottom:947px;letter-spacing:-0.12px;}
#tc_821{left:236px;bottom:930px;letter-spacing:-0.12px;}
#td_821{left:165px;bottom:906px;letter-spacing:-0.15px;}
#te_821{left:236px;bottom:906px;letter-spacing:-0.11px;}
#tf_821{left:236px;bottom:889px;letter-spacing:-0.11px;}
#tg_821{left:236px;bottom:872px;letter-spacing:-0.11px;}
#th_821{left:236px;bottom:855px;letter-spacing:-0.11px;}
#ti_821{left:236px;bottom:839px;letter-spacing:-0.11px;}
#tj_821{left:236px;bottom:822px;letter-spacing:-0.11px;}
#tk_821{left:236px;bottom:805px;letter-spacing:-0.11px;}
#tl_821{left:236px;bottom:788px;letter-spacing:-0.11px;}
#tm_821{left:236px;bottom:771px;letter-spacing:-0.12px;}
#tn_821{left:165px;bottom:747px;letter-spacing:-0.16px;}
#to_821{left:236px;bottom:747px;letter-spacing:-0.1px;word-spacing:-0.52px;}
#tp_821{left:236px;bottom:730px;letter-spacing:-0.11px;}
#tq_821{left:236px;bottom:713px;letter-spacing:-0.11px;}
#tr_821{left:165px;bottom:689px;letter-spacing:-0.14px;}
#ts_821{left:236px;bottom:689px;letter-spacing:-0.11px;}
#tt_821{left:236px;bottom:672px;letter-spacing:-0.09px;}
#tu_821{left:236px;bottom:655px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tv_821{left:236px;bottom:639px;letter-spacing:-0.12px;}
#tw_821{left:236px;bottom:622px;letter-spacing:-0.12px;}
#tx_821{left:236px;bottom:605px;letter-spacing:-0.12px;}
#ty_821{left:165px;bottom:580px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_821{left:103px;bottom:556px;letter-spacing:-0.17px;}
#t10_821{left:236px;bottom:556px;letter-spacing:-0.16px;}
#t11_821{left:251px;bottom:536px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t12_821{left:251px;bottom:519px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t13_821{left:251px;bottom:499px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t14_821{left:251px;bottom:483px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#t15_821{left:251px;bottom:466px;letter-spacing:-0.11px;}
#t16_821{left:251px;bottom:449px;letter-spacing:-0.12px;}
#t17_821{left:251px;bottom:429px;letter-spacing:-0.11px;}
#t18_821{left:251px;bottom:412px;letter-spacing:-0.11px;}
#t19_821{left:251px;bottom:396px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1a_821{left:251px;bottom:379px;letter-spacing:-0.11px;}
#t1b_821{left:251px;bottom:362px;letter-spacing:-0.12px;}
#t1c_821{left:251px;bottom:342px;letter-spacing:-0.12px;}
#t1d_821{left:251px;bottom:325px;letter-spacing:-0.11px;}
#t1e_821{left:251px;bottom:305px;letter-spacing:-0.11px;}
#t1f_821{left:251px;bottom:289px;letter-spacing:-0.11px;}
#t1g_821{left:251px;bottom:272px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_821{left:165px;bottom:247px;letter-spacing:-0.15px;}
#t1i_821{left:236px;bottom:247px;letter-spacing:-0.11px;}
#t1j_821{left:236px;bottom:231px;letter-spacing:-0.11px;}
#t1k_821{left:236px;bottom:214px;letter-spacing:-0.11px;}
#t1l_821{left:236px;bottom:197px;letter-spacing:-0.11px;}
#t1m_821{left:236px;bottom:180px;letter-spacing:-0.12px;}
#t1n_821{left:248px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1o_821{left:324px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1p_821{left:84px;bottom:1063px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t1q_821{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t1r_821{left:375px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}

.s1_821{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_821{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_821{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s4_821{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_821{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_821{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_821{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts821" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg821Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg821" style="-webkit-user-select: none;"><object width="935" height="1210" data="821/821.svg" type="image/svg+xml" id="pdf821" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_821" class="t s1_821">CPUID—CPU Identification </span>
<span id="t2_821" class="t s2_821">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_821" class="t s1_821">Vol. 2A </span><span id="t4_821" class="t s1_821">3-225 </span>
<span id="t5_821" class="t s3_821">Architectural Performance Monitoring Leaf (Initial EAX Value = 0AH) </span>
<span id="t6_821" class="t s4_821">0AH </span><span id="t7_821" class="t s4_821">EAX </span><span id="t8_821" class="t s4_821">Bits 07-00: Version ID of architectural performance monitoring. </span>
<span id="t9_821" class="t s4_821">Bits 15-08: Number of general-purpose performance monitoring counter per logical processor. </span>
<span id="ta_821" class="t s4_821">Bits 23-16: Bit width of general-purpose, performance monitoring counter. </span>
<span id="tb_821" class="t s4_821">Bits 31-24: Length of EBX bit vector to enumerate architectural performance monitoring events. Archi- </span>
<span id="tc_821" class="t s4_821">tectural event x is supported if EBX[x]=0 &amp;&amp; EAX[31:24]&gt;x. </span>
<span id="td_821" class="t s4_821">EBX </span><span id="te_821" class="t s4_821">Bit 00: Core cycle event not available if 1 or if EAX[31:24]&lt;1. </span>
<span id="tf_821" class="t s4_821">Bit 01: Instruction retired event not available if 1 or if EAX[31:24]&lt;2. </span>
<span id="tg_821" class="t s4_821">Bit 02: Reference cycles event not available if 1 or if EAX[31:24]&lt;3. </span>
<span id="th_821" class="t s4_821">Bit 03: Last-level cache reference event not available if 1 or if EAX[31:24]&lt;4. </span>
<span id="ti_821" class="t s4_821">Bit 04: Last-level cache misses event not available if 1 or if EAX[31:24]&lt;5. </span>
<span id="tj_821" class="t s4_821">Bit 05: Branch instruction retired event not available if 1 or if EAX[31:24]&lt;6. </span>
<span id="tk_821" class="t s4_821">Bit 06: Branch mispredict retired event not available if 1 or if EAX[31:24]&lt;7. </span>
<span id="tl_821" class="t s4_821">Bit 07: Top-down slots event not available if 1 or if EAX[31:24]&lt;8. </span>
<span id="tm_821" class="t s4_821">Bits 31-08: Reserved = 0. </span>
<span id="tn_821" class="t s4_821">ECX </span><span id="to_821" class="t s4_821">Bits 31-00: Supported fixed counters bit mask. Fixed-function performance counter 'i' is supported if bit ‘i’ </span>
<span id="tp_821" class="t s4_821">is 1 (first counter index starts at zero). It is recommended to use the following logic to determine if a </span>
<span id="tq_821" class="t s4_821">Fixed Counter is supported: FxCtr[i]_is_supported := ECX[i] || (EDX[4:0] &gt; i); </span>
<span id="tr_821" class="t s4_821">EDX </span><span id="ts_821" class="t s4_821">Bits 04-00: Number of contiguous fixed-function performance counters starting from 0 (if Version ID &gt; </span>
<span id="tt_821" class="t s4_821">1). </span>
<span id="tu_821" class="t s4_821">Bits 12-05: Bit width of fixed-function performance counters (if Version ID &gt; 1). </span>
<span id="tv_821" class="t s4_821">Bits 14-13: Reserved = 0. </span>
<span id="tw_821" class="t s4_821">Bit 15: AnyThread deprecation. </span>
<span id="tx_821" class="t s4_821">Bits 31-16: Reserved = 0. </span>
<span id="ty_821" class="t s3_821">Extended Topology Enumeration Leaf (Initial EAX Value = 0BH) </span>
<span id="tz_821" class="t s4_821">0BH </span><span id="t10_821" class="t s5_821">NOTES: </span>
<span id="t11_821" class="t s3_821">CPUID leaf 1FH is a preferred superset to leaf 0BH. Intel recommends first checking for the existence </span>
<span id="t12_821" class="t s3_821">of Leaf 1FH before using leaf 0BH. </span>
<span id="t13_821" class="t s4_821">The sub-leaves of CPUID leaf 0BH describe an ordered hierarchy of logical processors starting from the </span>
<span id="t14_821" class="t s4_821">smallest-scoped domain of a Logical Processor (sub-leaf index 0) to the Core domain (sub-leaf index 1) </span>
<span id="t15_821" class="t s4_821">to the largest-scoped domain (the last valid sub-leaf index) that is implicitly subordinate to the </span>
<span id="t16_821" class="t s4_821">unenumerated highest-scoped domain of the processor package (socket). </span>
<span id="t17_821" class="t s4_821">The details of each valid domain is enumerated by a corresponding sub-leaf. Details for a domain </span>
<span id="t18_821" class="t s4_821">include its type and how all instances of that domain determine the number of logical processors and </span>
<span id="t19_821" class="t s4_821">x2 APIC ID partitioning at the next higher-scoped domain. The ordering of domains within the hierarchy </span>
<span id="t1a_821" class="t s4_821">is fixed architecturally as shown below. For a given processor, not all domains may be relevant or </span>
<span id="t1b_821" class="t s4_821">enumerated; however, the logical processor and core domains are always enumerated. </span>
<span id="t1c_821" class="t s4_821">For two valid sub-leaves N and N+1, sub-leaf N+1 represents the next immediate higher-scoped </span>
<span id="t1d_821" class="t s4_821">domain with respect to the domain of sub-leaf N for the given processor. </span>
<span id="t1e_821" class="t s4_821">If sub-leaf index “N” returns an invalid domain type in ECX[15:08] (00H), then all sub-leaves with an </span>
<span id="t1f_821" class="t s4_821">index greater than “N” shall also return an invalid domain type. A sub-leaf returning an invalid domain </span>
<span id="t1g_821" class="t s4_821">always returns 0 in EAX and EBX. </span>
<span id="t1h_821" class="t s4_821">EAX </span><span id="t1i_821" class="t s4_821">Bits 04-00: The number of bits that the x2APIC ID must be shifted to the right to address instances of </span>
<span id="t1j_821" class="t s4_821">the next higher-scoped domain. When logical processor is not supported by the processor, the value of </span>
<span id="t1k_821" class="t s4_821">this field at the Logical Processor domain sub-leaf may be returned as either 0 (no allocated bits in the </span>
<span id="t1l_821" class="t s4_821">x2APIC ID) or 1 (one allocated bit in the x2APIC ID); software should plan accordingly. </span>
<span id="t1m_821" class="t s4_821">Bits 31-05: Reserved. </span>
<span id="t1n_821" class="t s6_821">Table 3-8. </span><span id="t1o_821" class="t s6_821">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1p_821" class="t s7_821">Initial EAX </span>
<span id="t1q_821" class="t s7_821">Value </span><span id="t1r_821" class="t s7_821">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
